
---------- Begin Simulation Statistics ----------
final_tick                               258657899500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 246610                       # Simulator instruction rate (inst/s)
host_mem_usage                                 682396                       # Number of bytes of host memory used
host_op_rate                                   454194                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   405.50                       # Real time elapsed on the host
host_tick_rate                              637876625                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     184174857                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.258658                       # Number of seconds simulated
sim_ticks                                258657899500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             99.956150                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                10560954                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             10565587                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  5                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              1454                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          10562084                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                 30                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             215                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              185                       # Number of indirect misses.
system.cpu.branchPred.lookups                10570265                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    2706                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted           97                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     184174857                       # Number of ops (including micro ops) committed
system.cpu.cpi                               5.173158                       # CPI: cycles per instruction
system.cpu.discardedOps                          4216                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           44894837                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions           2086319                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           169106                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                       299997022                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.193306                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        517315799                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                97640483     53.02%     53.02% # Class of committed instruction
system.cpu.op_class_0::IntMult                 114699      0.06%     53.08% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      8      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      8      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      6      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     1      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               23      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     53.08% # Class of committed instruction
system.cpu.op_class_0::MemRead                2082677      1.13%     54.21% # Class of committed instruction
system.cpu.op_class_0::MemWrite              84336952     45.79%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                184174857                       # Class of committed instruction
system.cpu.tickCycles                       217318777                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    18                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      1299862                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       2616166                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests         4145                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1325392                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          123                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      2651104                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            123                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 258657899500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                433                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1299513                       # Transaction distribution
system.membus.trans_dist::CleanEvict              343                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1315877                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1315877                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           433                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      3932476                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                3932476                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    669650688                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               669650688                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1316310                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1316310    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             1316310                       # Request fanout histogram
system.membus.respLayer1.occupancy        22746122500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              8.8                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         23408625500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               9.1                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 258657899500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp              9349                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      2615652                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         8612                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            1107                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          1316363                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         1316363                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          8676                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          673                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side        25964                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      3950852                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               3976816                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side      4425728                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    674092800                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              678518528                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         1299979                       # Total snoops (count)
system.tol2bus.snoopTraffic                 332675328                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          2625691                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001625                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.040284                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                2621423     99.84%     99.84% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   4268      0.16%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            2625691                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         6624556000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        5926665493                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          39042499                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 258657899500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                 8388                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                 1006                       # number of demand (read+write) hits
system.l2.demand_hits::total                     9394                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                8388                       # number of overall hits
system.l2.overall_hits::.cpu.data                1006                       # number of overall hits
system.l2.overall_hits::total                    9394                       # number of overall hits
system.l2.demand_misses::.cpu.inst                288                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data            1316030                       # number of demand (read+write) misses
system.l2.demand_misses::total                1316318                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               288                       # number of overall misses
system.l2.overall_misses::.cpu.data           1316030                       # number of overall misses
system.l2.overall_misses::total               1316318                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     30207000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data 155084732500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     155114939500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     30207000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data 155084732500                       # number of overall miss cycles
system.l2.overall_miss_latency::total    155114939500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             8676                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data          1317036                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1325712                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            8676                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data         1317036                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1325712                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.033195                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.999236                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.992914                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.033195                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.999236                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.992914                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 104885.416667                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 117842.855026                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 117840.020041                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 104885.416667                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 117842.855026                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 117840.020041                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             1299513                       # number of writebacks
system.l2.writebacks::total                   1299513                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data               7                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   8                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data              7                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  8                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           287                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data       1316023                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1316310                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          287                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data      1316023                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1316310                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     27124500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data 141923923500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 141951048000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     27124500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data 141923923500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 141951048000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.033080                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.999231                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.992908                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.033080                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.999231                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.992908                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 94510.452962                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 107843.041877                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 107840.134923                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 94510.452962                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 107843.041877                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 107840.134923                       # average overall mshr miss latency
system.l2.replacements                        1299979                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      1316139                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1316139                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      1316139                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1316139                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         4497                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             4497                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         4497                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         4497                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data               486                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   486                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data         1315877                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1315877                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data 155066754000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  155066754000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data       1316363                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           1316363                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.999631                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.999631                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 117842.894131                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 117842.894131                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data      1315877                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        1315877                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data 141907984000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 141907984000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.999631                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.999631                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 107842.894131                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 107842.894131                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst           8388                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               8388                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          288                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              288                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     30207000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     30207000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         8676                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           8676                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.033195                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.033195                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 104885.416667                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 104885.416667                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          287                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          287                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     27124500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     27124500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.033080                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.033080                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 94510.452962                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 94510.452962                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data           520                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total               520                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          153                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             153                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     17978500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     17978500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          673                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           673                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.227340                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.227340                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 117506.535948                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 117506.535948                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            7                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            7                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data          146                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          146                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     15939500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     15939500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.216939                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.216939                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 109174.657534                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 109174.657534                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 258657899500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 16119.219932                       # Cycle average of tags in use
system.l2.tags.total_refs                     2646951                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1316363                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.010806                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     92000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       0.620127                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         5.068662                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     16113.531143                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.000038                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000309                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.983492                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.983839                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           53                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          461                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         4625                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        11245                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   6610281                       # Number of tag accesses
system.l2.tags.data_accesses                  6610281                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 258657899500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          73472                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data      336901888                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          336975360                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        73472                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         73472                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    332675328                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       332675328                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             287                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data         1316023                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1316310                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      1299513                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1299513                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst            284051                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data        1302499899                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1302783950                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst       284051                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           284051                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks     1286159551                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1286159551                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks     1286159551                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst           284051                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data       1302499899                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2588943501                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   5198052.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1148.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples   5264092.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001698386750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       284260                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       284261                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             7680773                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            4934191                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     1316310                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    1299513                       # Number of write requests accepted
system.mem_ctrls.readBursts                   5265240                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  5198052                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            329160                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            329176                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            329216                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            329148                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            329060                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            329136                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            329160                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            328992                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            328940                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            328928                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           328904                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           329140                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           329128                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           329104                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           329116                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           328932                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            324848                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            324933                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            325036                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            324988                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            324944                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            324960                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            324968                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            324848                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            324736                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            324736                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           324672                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           324920                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           324912                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           324892                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           324848                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           324780                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.04                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      27.61                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 214863550500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                26326200000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            313586800500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     40807.93                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                59557.93                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  4767792                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 4625642                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 90.55                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                88.99                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               5265240                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              5198052                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 1315997                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1315998                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 1315998                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 1316003                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     308                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                     307                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                     308                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                     304                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      4                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                 159470                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                 162092                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 279806                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 279911                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 284567                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 284580                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 284604                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 284608                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 284268                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 284288                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 284293                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 284295                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 284299                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 284280                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 284278                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 284275                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 284270                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 284266                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                 166526                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                 166418                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   2635                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      1069825                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    625.941746                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   460.777245                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   394.293112                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         7847      0.73%      0.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       235222     21.99%     22.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       196655     18.38%     41.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        28503      2.66%     43.77% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        40780      3.81%     47.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        10663      1.00%     48.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        70156      6.56%     55.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         7624      0.71%     55.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       472375     44.15%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      1069825                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       284261                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      18.522555                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.179934                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     83.201991                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-2047       284258    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-4095            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::18432-20479            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::38912-40959            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        284261                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       284260                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      18.286136                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     18.268801                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.814075                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             4386      1.54%      1.54% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               24      0.01%      1.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18           235493     82.84%     84.40% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             2580      0.91%     85.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20            38863     13.67%     98.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21             2554      0.90%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                2      0.00%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                1      0.00%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24              354      0.12%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        284260                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              336975360                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               332673344                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               336975360                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            332675328                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1302.78                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1286.15                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1302.78                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1286.16                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        20.23                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    10.18                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                   10.05                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  258657868000                       # Total gap between requests
system.mem_ctrls.avgGap                      98882.02                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        73472                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data    336901888                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    332673344                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 284050.864644093323                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 1302499899.099350690842                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1286151881.087242841721                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1148                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data      5264092                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      5198052                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     52377000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data 313534423500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 6097075379250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     45624.56                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     59560.97                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   1172953.90                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    89.78                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy           3818743320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           2029710210                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         18793850880                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        13564149120                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     20417726160.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      62579123520                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      46626424320                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       167829727530                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        648.848258                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 118301782500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   8636940000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 131719177000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy           3819821460                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy           2030275665                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         18799962720                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        13569499620                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     20417726160.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      62579928930                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      46625746080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       167842960635                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        648.899419                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 118298671250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   8636940000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 131722288250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON    258657899500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 258657899500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     31719323                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         31719323                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     31719323                       # number of overall hits
system.cpu.icache.overall_hits::total        31719323                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         8676                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           8676                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         8676                       # number of overall misses
system.cpu.icache.overall_misses::total          8676                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    155949000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    155949000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    155949000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    155949000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     31727999                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     31727999                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     31727999                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     31727999                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000273                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000273                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000273                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000273                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 17974.757953                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 17974.757953                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 17974.757953                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 17974.757953                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         8612                       # number of writebacks
system.cpu.icache.writebacks::total              8612                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst         8676                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         8676                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         8676                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         8676                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    147273000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    147273000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    147273000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    147273000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000273                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000273                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000273                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000273                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 16974.757953                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 16974.757953                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 16974.757953                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 16974.757953                       # average overall mshr miss latency
system.cpu.icache.replacements                   8612                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     31719323                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        31719323                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         8676                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          8676                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    155949000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    155949000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     31727999                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     31727999                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000273                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000273                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 17974.757953                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 17974.757953                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         8676                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         8676                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    147273000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    147273000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000273                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000273                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 16974.757953                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 16974.757953                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 258657899500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse            63.458511                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            31727999                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              8676                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           3656.984670                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            102500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst    63.458511                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.991539                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.991539                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           64                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          31736675                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         31736675                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 258657899500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 258657899500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 258657899500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     83748442                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         83748442                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     83748493                       # number of overall hits
system.cpu.dcache.overall_hits::total        83748493                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      2632163                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        2632163                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      2632183                       # number of overall misses
system.cpu.dcache.overall_misses::total       2632183                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data 321258323000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 321258323000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data 321258323000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 321258323000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     86380605                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     86380605                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     86380676                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     86380676                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.030472                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.030472                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.030472                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.030472                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 122051.074724                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 122051.074724                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 122050.147349                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 122050.147349                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      1316139                       # number of writebacks
system.cpu.dcache.writebacks::total           1316139                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data      1315137                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      1315137                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data      1315137                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      1315137                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data      1317026                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1317026                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data      1317036                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1317036                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data 157070034500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 157070034500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data 157071033000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 157071033000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.015247                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.015247                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.015247                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.015247                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 119261.149362                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 119261.149362                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 119261.001977                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 119261.001977                       # average overall mshr miss latency
system.cpu.dcache.replacements                1316780                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      2043338                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2043338                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          681                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           681                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     25825000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     25825000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      2044019                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2044019                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000333                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000333                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 37922.173275                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 37922.173275                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           18                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           18                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          663                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          663                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     23609500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     23609500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000324                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000324                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 35610.105581                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 35610.105581                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     81705104                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       81705104                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      2631482                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      2631482                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data 321232498000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 321232498000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     84336586                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     84336586                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.031202                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.031202                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 122072.846404                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 122072.846404                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data      1315119                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total      1315119                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data      1316363                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      1316363                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data 157046425000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 157046425000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.015608                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.015608                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 119303.281086                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 119303.281086                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           51                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            51                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           20                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           20                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           71                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           71                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.281690                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.281690                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           10                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           10                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       998500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       998500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.140845                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.140845                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data        99850                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total        99850                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           34                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           34                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           34                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           34                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           34                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           34                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           34                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           34                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 258657899500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.928383                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            85065597                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           1317036                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             64.588665                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            213500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   255.928383                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999720                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999720                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           53                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          203                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         174078524                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        174078524                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 258657899500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 258657899500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
