Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date              : Wed Jun  8 19:59:40 2022
| Host              : tuna running 64-bit Ubuntu 20.04.3 LTS
| Command           : report_timing_summary -max_paths 10 -file SCD_Inter_wrapper_timing_summary_routed.rpt -pb SCD_Inter_wrapper_timing_summary_routed.pb -rpx SCD_Inter_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design            : SCD_Inter_wrapper
| Device            : xczu28dr-ffvg1517
| Speed File        : -2  PRODUCTION 1.27 02-28-2020
| Temperature Grade : E
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.328        0.000                      0               269607        0.010        0.000                      0               269607        1.166        0.000                       0                 86399  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)         Period(ns)      Frequency(MHz)
-----     ------------         ----------      --------------
clk_pl_0  {0.000 2.667}        5.333           187.512         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pl_0            0.328        0.000                      0               269415        0.010        0.000                      0               269415        1.166        0.000                       0                 86399  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_pl_0           clk_pl_0                 3.562        0.000                      0                  192        0.208        0.000                      0                  192  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        0.328ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.010ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.166ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.328ns  (required time - arrival time)
  Source:                 SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/q_temp_0_V_U/gen_buffer[0].complexDemodulatercU_memcore_U/complexDemodulatercU_memcore_ram_U/ram_reg_bram_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E2 clocked by clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            SCD_Inter_i/model_SCD_0/inst/q_DC_18_V_U/gen_buffer[1].model_SCD_i_DC_0_V_memcore_U/model_SCD_i_DC_0_V_memcore_ram_U/ram_reg_bram_0/DINADIN[0]
                            (rising edge-triggered cell RAMB18E2 clocked by clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.333ns  (clk_pl_0 rise@5.333ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.513ns  (logic 1.079ns (23.909%)  route 3.434ns (76.091%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.995ns = ( 7.328 - 5.333 ) 
    Source Clock Delay      (SCD):    2.187ns
    Clock Pessimism Removal (CPR):    0.103ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.213ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.961ns (routing 0.565ns, distribution 1.396ns)
  Clock Net Delay (Destination): 1.813ns (routing 0.510ns, distribution 1.303ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=89571, routed)       1.961     2.187    SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/q_temp_0_V_U/gen_buffer[0].complexDemodulatercU_memcore_U/complexDemodulatercU_memcore_ram_U/ap_clk
    RAMB36_X4Y11         RAMB36E2                                     r  SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/q_temp_0_V_U/gen_buffer[0].complexDemodulatercU_memcore_U/complexDemodulatercU_memcore_ram_U/ram_reg_bram_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y11         RAMB36E2 (Prop_RAMB36E2_RAMB36_CLKARDCLK_DOUTADOUT[0])
                                                      0.981     3.168 r  SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/q_temp_0_V_U/gen_buffer[0].complexDemodulatercU_memcore_U/complexDemodulatercU_memcore_ram_U/ram_reg_bram_0/DOUTADOUT[0]
                         net (fo=64, routed)          3.189     6.357    SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/q_temp_0_V_U/gen_buffer[0].complexDemodulatercU_memcore_U/complexDemodulatercU_memcore_ram_U/buf_q0[0]_8[0]
    SLICE_X86Y118        LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.098     6.455 r  SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/q_temp_0_V_U/gen_buffer[0].complexDemodulatercU_memcore_U/complexDemodulatercU_memcore_ram_U/ram_reg_bram_0_i_34__81/O
                         net (fo=1, routed)           0.245     6.700    SCD_Inter_i/model_SCD_0/inst/q_DC_18_V_U/gen_buffer[1].model_SCD_i_DC_0_V_memcore_U/model_SCD_i_DC_0_V_memcore_ram_U/ram_reg_bram_0_4[0]
    RAMB18_X8Y48         RAMB18E2                                     r  SCD_Inter_i/model_SCD_0/inst/q_DC_18_V_U/gen_buffer[1].model_SCD_i_DC_0_V_memcore_U/model_SCD_i_DC_0_V_memcore_ram_U/ram_reg_bram_0/DINADIN[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      5.333     5.333 r  
    PS8_X0Y0             PS8                          0.000     5.333 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     5.490    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     5.515 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=89571, routed)       1.813     7.328    SCD_Inter_i/model_SCD_0/inst/q_DC_18_V_U/gen_buffer[1].model_SCD_i_DC_0_V_memcore_U/model_SCD_i_DC_0_V_memcore_ram_U/ap_clk
    RAMB18_X8Y48         RAMB18E2                                     r  SCD_Inter_i/model_SCD_0/inst/q_DC_18_V_U/gen_buffer[1].model_SCD_i_DC_0_V_memcore_U/model_SCD_i_DC_0_V_memcore_ram_U/ram_reg_bram_0/CLKARDCLK
                         clock pessimism              0.103     7.431    
                         clock uncertainty           -0.112     7.319    
    RAMB18_X8Y48         RAMB18E2 (Setup_RAMB18E2_L_RAMB180_CLKARDCLK_DINADIN[0])
                                                     -0.291     7.028    SCD_Inter_i/model_SCD_0/inst/q_DC_18_V_U/gen_buffer[1].model_SCD_i_DC_0_V_memcore_U/model_SCD_i_DC_0_V_memcore_ram_U/ram_reg_bram_0
  -------------------------------------------------------------------
                         required time                          7.028    
                         arrival time                          -6.700    
  -------------------------------------------------------------------
                         slack                                  0.328    

Slack (MET) :             0.343ns  (required time - arrival time)
  Source:                 SCD_Inter_i/Multi2One_0/inst/ap_CS_fsm_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_441/tmp_78_reg_11261_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.333ns  (clk_pl_0 rise@5.333ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.837ns  (logic 1.313ns (27.145%)  route 3.524ns (72.855%))
  Logic Levels:           13  (LUT3=2 LUT4=2 LUT5=3 LUT6=6)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.040ns = ( 7.373 - 5.333 ) 
    Source Clock Delay      (SCD):    2.145ns
    Clock Pessimism Removal (CPR):    0.125ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.213ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.919ns (routing 0.565ns, distribution 1.354ns)
  Clock Net Delay (Destination): 1.858ns (routing 0.510ns, distribution 1.348ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=89571, routed)       1.919     2.145    SCD_Inter_i/Multi2One_0/inst/ap_clk
    SLICE_X75Y272        FDRE                                         r  SCD_Inter_i/Multi2One_0/inst/ap_CS_fsm_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y272        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     2.223 r  SCD_Inter_i/Multi2One_0/inst/ap_CS_fsm_reg[26]/Q
                         net (fo=2, routed)           0.184     2.407    SCD_Inter_i/Multi2One_0/inst/regslice_both_r_AXI_out_value_V_value_U/obuf_inst/ap_CS_fsm_pp0_stage26
    SLICE_X76Y272        LUT4 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.099     2.506 r  SCD_Inter_i/Multi2One_0/inst/regslice_both_r_AXI_out_value_V_value_U/obuf_inst/r_AXI_in11_7_TREADY_INST_0_i_10/O
                         net (fo=2, routed)           0.044     2.550    SCD_Inter_i/Multi2One_0/inst/regslice_both_r_AXI_out_value_V_value_U/obuf_inst/r_AXI_in11_7_TREADY_INST_0_i_10_n_0
    SLICE_X76Y272        LUT5 (Prop_A6LUT_SLICEM_I4_O)
                                                      0.053     2.603 r  SCD_Inter_i/Multi2One_0/inst/regslice_both_r_AXI_out_value_V_value_U/obuf_inst/r_AXI_in11_7_TREADY_INST_0_i_4/O
                         net (fo=7, routed)           0.256     2.859    SCD_Inter_i/Multi2One_0/inst/Multi2One_AXILiteS_s_axi_U/ap_CS_fsm_reg[4]_5
    SLICE_X78Y270        LUT4 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.123     2.982 r  SCD_Inter_i/Multi2One_0/inst/Multi2One_AXILiteS_s_axi_U/r_AXI_in11_0_TREADY_INST_0_i_4/O
                         net (fo=4, routed)           0.052     3.034    SCD_Inter_i/Multi2One_0/inst/regslice_both_r_AXI_out_value_V_value_U/ibuf_inst/countn_new_61_reg_1208_reg[31]_0
    SLICE_X78Y270        LUT6 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.100     3.134 r  SCD_Inter_i/Multi2One_0/inst/regslice_both_r_AXI_out_value_V_value_U/ibuf_inst/r_AXI_in11_0_TREADY_INST_0_i_2/O
                         net (fo=30, routed)          0.101     3.235    SCD_Inter_i/Multi2One_0/inst/grp_Multi2One_func_fu_168/countn_new_61_reg_1208_reg[31]_0
    SLICE_X78Y271        LUT5 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.037     3.272 f  SCD_Inter_i/Multi2One_0/inst/grp_Multi2One_func_fu_168/r_AXI_in11_1_TREADY_INST_0_i_4/O
                         net (fo=116, routed)         0.356     3.628    SCD_Inter_i/Multi2One_0/inst/grp_Multi2One_func_fu_168/r_AXI_in11_1_TREADY_INST_0_i_4_n_0
    SLICE_X73Y271        LUT6 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.124     3.752 r  SCD_Inter_i/Multi2One_0/inst/grp_Multi2One_func_fu_168/r_AXI_in11_1_TREADY_INST_0_i_3/O
                         net (fo=70, routed)          0.095     3.847    SCD_Inter_i/Multi2One_0/inst/grp_Multi2One_func_fu_168/p_vld1_reg_35670
    SLICE_X73Y272        LUT5 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.051     3.898 r  SCD_Inter_i/Multi2One_0/inst/grp_Multi2One_func_fu_168/r_AXI_in11_1_TREADY_INST_0/O
                         net (fo=9, routed)           0.142     4.040    SCD_Inter_i/Multi2Multi_0/inst/regslice_both_r_AXI_out1_1_V_data_U/r_AXI_out1_1_TREADY
    SLICE_X72Y272        LUT3 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.091     4.131 f  SCD_Inter_i/Multi2Multi_0/inst/regslice_both_r_AXI_out1_1_V_data_U/sub_ln894_14_reg_10911_pp0_iter2_reg[0]_i_64/O
                         net (fo=1, routed)           0.230     4.361    SCD_Inter_i/Multi2Multi_0/inst/regslice_both_r_AXI_out1_9_V_data_U/regslice_both_r_AXI_out1_1_V_data_U_apdone_blk
    SLICE_X69Y272        LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.123     4.484 r  SCD_Inter_i/Multi2Multi_0/inst/regslice_both_r_AXI_out1_9_V_data_U/sub_ln894_14_reg_10911_pp0_iter2_reg[0]_i_57/O
                         net (fo=1, routed)           0.161     4.645    SCD_Inter_i/Multi2Multi_0/inst/regslice_both_r_AXI_out2_9_V_data_U/sub_ln894_14_reg_10911_pp0_iter2_reg[0]_i_5_0
    SLICE_X69Y277        LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.125     4.770 r  SCD_Inter_i/Multi2Multi_0/inst/regslice_both_r_AXI_out2_9_V_data_U/sub_ln894_14_reg_10911_pp0_iter2_reg[0]_i_22/O
                         net (fo=1, routed)           0.051     4.821    SCD_Inter_i/Multi2Multi_0/inst/regslice_both_r_AXI_out2_12_V_data_U/din0_buf1_reg[63]_2
    SLICE_X69Y277        LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.123     4.944 f  SCD_Inter_i/Multi2Multi_0/inst/regslice_both_r_AXI_out2_12_V_data_U/sub_ln894_14_reg_10911_pp0_iter2_reg[0]_i_5/O
                         net (fo=4, routed)           0.262     5.206    SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_441/Multi2Multi_dcmp_bkb_U16/din0_buf1_reg[63]_0
    SLICE_X69Y286        LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.089     5.295 r  SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_441/Multi2Multi_dcmp_bkb_U16/sub_ln894_14_reg_10911_pp0_iter2_reg[0]_i_1/O
                         net (fo=3631, routed)        0.436     5.731    SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_441/p_339_in
    SLICE_X71Y294        LUT3 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.097     5.828 r  SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_441/tmp_78_reg_11261[0]_i_1/O
                         net (fo=69, routed)          1.154     6.982    SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_441/lshr_ln912_4_reg_112560
    SLICE_X87Y311        FDRE                                         r  SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_441/tmp_78_reg_11261_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      5.333     5.333 r  
    PS8_X0Y0             PS8                          0.000     5.333 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     5.490    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     5.515 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=89571, routed)       1.858     7.373    SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_441/ap_clk
    SLICE_X87Y311        FDRE                                         r  SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_441/tmp_78_reg_11261_reg[0]/C
                         clock pessimism              0.125     7.498    
                         clock uncertainty           -0.112     7.386    
    SLICE_X87Y311        FDRE (Setup_GFF_SLICEM_C_CE)
                                                     -0.061     7.325    SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_441/tmp_78_reg_11261_reg[0]
  -------------------------------------------------------------------
                         required time                          7.325    
                         arrival time                          -6.982    
  -------------------------------------------------------------------
                         slack                                  0.343    

Slack (MET) :             0.343ns  (required time - arrival time)
  Source:                 SCD_Inter_i/Multi2One_0/inst/ap_CS_fsm_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_441/trunc_ln924_4_reg_11266_reg[51]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.333ns  (clk_pl_0 rise@5.333ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.837ns  (logic 1.313ns (27.145%)  route 3.524ns (72.855%))
  Logic Levels:           13  (LUT3=2 LUT4=2 LUT5=3 LUT6=6)
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.040ns = ( 7.373 - 5.333 ) 
    Source Clock Delay      (SCD):    2.145ns
    Clock Pessimism Removal (CPR):    0.125ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.213ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.919ns (routing 0.565ns, distribution 1.354ns)
  Clock Net Delay (Destination): 1.858ns (routing 0.510ns, distribution 1.348ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=89571, routed)       1.919     2.145    SCD_Inter_i/Multi2One_0/inst/ap_clk
    SLICE_X75Y272        FDRE                                         r  SCD_Inter_i/Multi2One_0/inst/ap_CS_fsm_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y272        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     2.223 r  SCD_Inter_i/Multi2One_0/inst/ap_CS_fsm_reg[26]/Q
                         net (fo=2, routed)           0.184     2.407    SCD_Inter_i/Multi2One_0/inst/regslice_both_r_AXI_out_value_V_value_U/obuf_inst/ap_CS_fsm_pp0_stage26
    SLICE_X76Y272        LUT4 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.099     2.506 r  SCD_Inter_i/Multi2One_0/inst/regslice_both_r_AXI_out_value_V_value_U/obuf_inst/r_AXI_in11_7_TREADY_INST_0_i_10/O
                         net (fo=2, routed)           0.044     2.550    SCD_Inter_i/Multi2One_0/inst/regslice_both_r_AXI_out_value_V_value_U/obuf_inst/r_AXI_in11_7_TREADY_INST_0_i_10_n_0
    SLICE_X76Y272        LUT5 (Prop_A6LUT_SLICEM_I4_O)
                                                      0.053     2.603 r  SCD_Inter_i/Multi2One_0/inst/regslice_both_r_AXI_out_value_V_value_U/obuf_inst/r_AXI_in11_7_TREADY_INST_0_i_4/O
                         net (fo=7, routed)           0.256     2.859    SCD_Inter_i/Multi2One_0/inst/Multi2One_AXILiteS_s_axi_U/ap_CS_fsm_reg[4]_5
    SLICE_X78Y270        LUT4 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.123     2.982 r  SCD_Inter_i/Multi2One_0/inst/Multi2One_AXILiteS_s_axi_U/r_AXI_in11_0_TREADY_INST_0_i_4/O
                         net (fo=4, routed)           0.052     3.034    SCD_Inter_i/Multi2One_0/inst/regslice_both_r_AXI_out_value_V_value_U/ibuf_inst/countn_new_61_reg_1208_reg[31]_0
    SLICE_X78Y270        LUT6 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.100     3.134 r  SCD_Inter_i/Multi2One_0/inst/regslice_both_r_AXI_out_value_V_value_U/ibuf_inst/r_AXI_in11_0_TREADY_INST_0_i_2/O
                         net (fo=30, routed)          0.101     3.235    SCD_Inter_i/Multi2One_0/inst/grp_Multi2One_func_fu_168/countn_new_61_reg_1208_reg[31]_0
    SLICE_X78Y271        LUT5 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.037     3.272 f  SCD_Inter_i/Multi2One_0/inst/grp_Multi2One_func_fu_168/r_AXI_in11_1_TREADY_INST_0_i_4/O
                         net (fo=116, routed)         0.356     3.628    SCD_Inter_i/Multi2One_0/inst/grp_Multi2One_func_fu_168/r_AXI_in11_1_TREADY_INST_0_i_4_n_0
    SLICE_X73Y271        LUT6 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.124     3.752 r  SCD_Inter_i/Multi2One_0/inst/grp_Multi2One_func_fu_168/r_AXI_in11_1_TREADY_INST_0_i_3/O
                         net (fo=70, routed)          0.095     3.847    SCD_Inter_i/Multi2One_0/inst/grp_Multi2One_func_fu_168/p_vld1_reg_35670
    SLICE_X73Y272        LUT5 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.051     3.898 r  SCD_Inter_i/Multi2One_0/inst/grp_Multi2One_func_fu_168/r_AXI_in11_1_TREADY_INST_0/O
                         net (fo=9, routed)           0.142     4.040    SCD_Inter_i/Multi2Multi_0/inst/regslice_both_r_AXI_out1_1_V_data_U/r_AXI_out1_1_TREADY
    SLICE_X72Y272        LUT3 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.091     4.131 f  SCD_Inter_i/Multi2Multi_0/inst/regslice_both_r_AXI_out1_1_V_data_U/sub_ln894_14_reg_10911_pp0_iter2_reg[0]_i_64/O
                         net (fo=1, routed)           0.230     4.361    SCD_Inter_i/Multi2Multi_0/inst/regslice_both_r_AXI_out1_9_V_data_U/regslice_both_r_AXI_out1_1_V_data_U_apdone_blk
    SLICE_X69Y272        LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.123     4.484 r  SCD_Inter_i/Multi2Multi_0/inst/regslice_both_r_AXI_out1_9_V_data_U/sub_ln894_14_reg_10911_pp0_iter2_reg[0]_i_57/O
                         net (fo=1, routed)           0.161     4.645    SCD_Inter_i/Multi2Multi_0/inst/regslice_both_r_AXI_out2_9_V_data_U/sub_ln894_14_reg_10911_pp0_iter2_reg[0]_i_5_0
    SLICE_X69Y277        LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.125     4.770 r  SCD_Inter_i/Multi2Multi_0/inst/regslice_both_r_AXI_out2_9_V_data_U/sub_ln894_14_reg_10911_pp0_iter2_reg[0]_i_22/O
                         net (fo=1, routed)           0.051     4.821    SCD_Inter_i/Multi2Multi_0/inst/regslice_both_r_AXI_out2_12_V_data_U/din0_buf1_reg[63]_2
    SLICE_X69Y277        LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.123     4.944 f  SCD_Inter_i/Multi2Multi_0/inst/regslice_both_r_AXI_out2_12_V_data_U/sub_ln894_14_reg_10911_pp0_iter2_reg[0]_i_5/O
                         net (fo=4, routed)           0.262     5.206    SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_441/Multi2Multi_dcmp_bkb_U16/din0_buf1_reg[63]_0
    SLICE_X69Y286        LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.089     5.295 r  SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_441/Multi2Multi_dcmp_bkb_U16/sub_ln894_14_reg_10911_pp0_iter2_reg[0]_i_1/O
                         net (fo=3631, routed)        0.436     5.731    SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_441/p_339_in
    SLICE_X71Y294        LUT3 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.097     5.828 r  SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_441/tmp_78_reg_11261[0]_i_1/O
                         net (fo=69, routed)          1.154     6.982    SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_441/lshr_ln912_4_reg_112560
    SLICE_X87Y311        FDRE                                         r  SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_441/trunc_ln924_4_reg_11266_reg[51]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      5.333     5.333 r  
    PS8_X0Y0             PS8                          0.000     5.333 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     5.490    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     5.515 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=89571, routed)       1.858     7.373    SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_441/ap_clk
    SLICE_X87Y311        FDRE                                         r  SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_441/trunc_ln924_4_reg_11266_reg[51]/C
                         clock pessimism              0.125     7.498    
                         clock uncertainty           -0.112     7.386    
    SLICE_X87Y311        FDRE (Setup_EFF_SLICEM_C_CE)
                                                     -0.061     7.325    SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_441/trunc_ln924_4_reg_11266_reg[51]
  -------------------------------------------------------------------
                         required time                          7.325    
                         arrival time                          -6.982    
  -------------------------------------------------------------------
                         slack                                  0.343    

Slack (MET) :             0.348ns  (required time - arrival time)
  Source:                 SCD_Inter_i/Multi2One_0/inst/ap_CS_fsm_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_441/trunc_ln924_4_reg_11266_reg[47]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.333ns  (clk_pl_0 rise@5.333ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.833ns  (logic 1.313ns (27.167%)  route 3.520ns (72.833%))
  Logic Levels:           13  (LUT3=2 LUT4=2 LUT5=3 LUT6=6)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.041ns = ( 7.374 - 5.333 ) 
    Source Clock Delay      (SCD):    2.145ns
    Clock Pessimism Removal (CPR):    0.125ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.213ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.919ns (routing 0.565ns, distribution 1.354ns)
  Clock Net Delay (Destination): 1.859ns (routing 0.510ns, distribution 1.349ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=89571, routed)       1.919     2.145    SCD_Inter_i/Multi2One_0/inst/ap_clk
    SLICE_X75Y272        FDRE                                         r  SCD_Inter_i/Multi2One_0/inst/ap_CS_fsm_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y272        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     2.223 r  SCD_Inter_i/Multi2One_0/inst/ap_CS_fsm_reg[26]/Q
                         net (fo=2, routed)           0.184     2.407    SCD_Inter_i/Multi2One_0/inst/regslice_both_r_AXI_out_value_V_value_U/obuf_inst/ap_CS_fsm_pp0_stage26
    SLICE_X76Y272        LUT4 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.099     2.506 r  SCD_Inter_i/Multi2One_0/inst/regslice_both_r_AXI_out_value_V_value_U/obuf_inst/r_AXI_in11_7_TREADY_INST_0_i_10/O
                         net (fo=2, routed)           0.044     2.550    SCD_Inter_i/Multi2One_0/inst/regslice_both_r_AXI_out_value_V_value_U/obuf_inst/r_AXI_in11_7_TREADY_INST_0_i_10_n_0
    SLICE_X76Y272        LUT5 (Prop_A6LUT_SLICEM_I4_O)
                                                      0.053     2.603 r  SCD_Inter_i/Multi2One_0/inst/regslice_both_r_AXI_out_value_V_value_U/obuf_inst/r_AXI_in11_7_TREADY_INST_0_i_4/O
                         net (fo=7, routed)           0.256     2.859    SCD_Inter_i/Multi2One_0/inst/Multi2One_AXILiteS_s_axi_U/ap_CS_fsm_reg[4]_5
    SLICE_X78Y270        LUT4 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.123     2.982 r  SCD_Inter_i/Multi2One_0/inst/Multi2One_AXILiteS_s_axi_U/r_AXI_in11_0_TREADY_INST_0_i_4/O
                         net (fo=4, routed)           0.052     3.034    SCD_Inter_i/Multi2One_0/inst/regslice_both_r_AXI_out_value_V_value_U/ibuf_inst/countn_new_61_reg_1208_reg[31]_0
    SLICE_X78Y270        LUT6 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.100     3.134 r  SCD_Inter_i/Multi2One_0/inst/regslice_both_r_AXI_out_value_V_value_U/ibuf_inst/r_AXI_in11_0_TREADY_INST_0_i_2/O
                         net (fo=30, routed)          0.101     3.235    SCD_Inter_i/Multi2One_0/inst/grp_Multi2One_func_fu_168/countn_new_61_reg_1208_reg[31]_0
    SLICE_X78Y271        LUT5 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.037     3.272 f  SCD_Inter_i/Multi2One_0/inst/grp_Multi2One_func_fu_168/r_AXI_in11_1_TREADY_INST_0_i_4/O
                         net (fo=116, routed)         0.356     3.628    SCD_Inter_i/Multi2One_0/inst/grp_Multi2One_func_fu_168/r_AXI_in11_1_TREADY_INST_0_i_4_n_0
    SLICE_X73Y271        LUT6 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.124     3.752 r  SCD_Inter_i/Multi2One_0/inst/grp_Multi2One_func_fu_168/r_AXI_in11_1_TREADY_INST_0_i_3/O
                         net (fo=70, routed)          0.095     3.847    SCD_Inter_i/Multi2One_0/inst/grp_Multi2One_func_fu_168/p_vld1_reg_35670
    SLICE_X73Y272        LUT5 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.051     3.898 r  SCD_Inter_i/Multi2One_0/inst/grp_Multi2One_func_fu_168/r_AXI_in11_1_TREADY_INST_0/O
                         net (fo=9, routed)           0.142     4.040    SCD_Inter_i/Multi2Multi_0/inst/regslice_both_r_AXI_out1_1_V_data_U/r_AXI_out1_1_TREADY
    SLICE_X72Y272        LUT3 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.091     4.131 f  SCD_Inter_i/Multi2Multi_0/inst/regslice_both_r_AXI_out1_1_V_data_U/sub_ln894_14_reg_10911_pp0_iter2_reg[0]_i_64/O
                         net (fo=1, routed)           0.230     4.361    SCD_Inter_i/Multi2Multi_0/inst/regslice_both_r_AXI_out1_9_V_data_U/regslice_both_r_AXI_out1_1_V_data_U_apdone_blk
    SLICE_X69Y272        LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.123     4.484 r  SCD_Inter_i/Multi2Multi_0/inst/regslice_both_r_AXI_out1_9_V_data_U/sub_ln894_14_reg_10911_pp0_iter2_reg[0]_i_57/O
                         net (fo=1, routed)           0.161     4.645    SCD_Inter_i/Multi2Multi_0/inst/regslice_both_r_AXI_out2_9_V_data_U/sub_ln894_14_reg_10911_pp0_iter2_reg[0]_i_5_0
    SLICE_X69Y277        LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.125     4.770 r  SCD_Inter_i/Multi2Multi_0/inst/regslice_both_r_AXI_out2_9_V_data_U/sub_ln894_14_reg_10911_pp0_iter2_reg[0]_i_22/O
                         net (fo=1, routed)           0.051     4.821    SCD_Inter_i/Multi2Multi_0/inst/regslice_both_r_AXI_out2_12_V_data_U/din0_buf1_reg[63]_2
    SLICE_X69Y277        LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.123     4.944 f  SCD_Inter_i/Multi2Multi_0/inst/regslice_both_r_AXI_out2_12_V_data_U/sub_ln894_14_reg_10911_pp0_iter2_reg[0]_i_5/O
                         net (fo=4, routed)           0.262     5.206    SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_441/Multi2Multi_dcmp_bkb_U16/din0_buf1_reg[63]_0
    SLICE_X69Y286        LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.089     5.295 r  SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_441/Multi2Multi_dcmp_bkb_U16/sub_ln894_14_reg_10911_pp0_iter2_reg[0]_i_1/O
                         net (fo=3631, routed)        0.436     5.731    SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_441/p_339_in
    SLICE_X71Y294        LUT3 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.097     5.828 r  SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_441/tmp_78_reg_11261[0]_i_1/O
                         net (fo=69, routed)          1.150     6.978    SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_441/lshr_ln912_4_reg_112560
    SLICE_X87Y311        FDRE                                         r  SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_441/trunc_ln924_4_reg_11266_reg[47]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      5.333     5.333 r  
    PS8_X0Y0             PS8                          0.000     5.333 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     5.490    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     5.515 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=89571, routed)       1.859     7.374    SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_441/ap_clk
    SLICE_X87Y311        FDRE                                         r  SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_441/trunc_ln924_4_reg_11266_reg[47]/C
                         clock pessimism              0.125     7.499    
                         clock uncertainty           -0.112     7.387    
    SLICE_X87Y311        FDRE (Setup_AFF_SLICEM_C_CE)
                                                     -0.061     7.326    SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_441/trunc_ln924_4_reg_11266_reg[47]
  -------------------------------------------------------------------
                         required time                          7.326    
                         arrival time                          -6.978    
  -------------------------------------------------------------------
                         slack                                  0.348    

Slack (MET) :             0.348ns  (required time - arrival time)
  Source:                 SCD_Inter_i/Multi2One_0/inst/ap_CS_fsm_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_441/trunc_ln924_4_reg_11266_reg[48]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.333ns  (clk_pl_0 rise@5.333ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.833ns  (logic 1.313ns (27.167%)  route 3.520ns (72.833%))
  Logic Levels:           13  (LUT3=2 LUT4=2 LUT5=3 LUT6=6)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.041ns = ( 7.374 - 5.333 ) 
    Source Clock Delay      (SCD):    2.145ns
    Clock Pessimism Removal (CPR):    0.125ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.213ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.919ns (routing 0.565ns, distribution 1.354ns)
  Clock Net Delay (Destination): 1.859ns (routing 0.510ns, distribution 1.349ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=89571, routed)       1.919     2.145    SCD_Inter_i/Multi2One_0/inst/ap_clk
    SLICE_X75Y272        FDRE                                         r  SCD_Inter_i/Multi2One_0/inst/ap_CS_fsm_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y272        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     2.223 r  SCD_Inter_i/Multi2One_0/inst/ap_CS_fsm_reg[26]/Q
                         net (fo=2, routed)           0.184     2.407    SCD_Inter_i/Multi2One_0/inst/regslice_both_r_AXI_out_value_V_value_U/obuf_inst/ap_CS_fsm_pp0_stage26
    SLICE_X76Y272        LUT4 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.099     2.506 r  SCD_Inter_i/Multi2One_0/inst/regslice_both_r_AXI_out_value_V_value_U/obuf_inst/r_AXI_in11_7_TREADY_INST_0_i_10/O
                         net (fo=2, routed)           0.044     2.550    SCD_Inter_i/Multi2One_0/inst/regslice_both_r_AXI_out_value_V_value_U/obuf_inst/r_AXI_in11_7_TREADY_INST_0_i_10_n_0
    SLICE_X76Y272        LUT5 (Prop_A6LUT_SLICEM_I4_O)
                                                      0.053     2.603 r  SCD_Inter_i/Multi2One_0/inst/regslice_both_r_AXI_out_value_V_value_U/obuf_inst/r_AXI_in11_7_TREADY_INST_0_i_4/O
                         net (fo=7, routed)           0.256     2.859    SCD_Inter_i/Multi2One_0/inst/Multi2One_AXILiteS_s_axi_U/ap_CS_fsm_reg[4]_5
    SLICE_X78Y270        LUT4 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.123     2.982 r  SCD_Inter_i/Multi2One_0/inst/Multi2One_AXILiteS_s_axi_U/r_AXI_in11_0_TREADY_INST_0_i_4/O
                         net (fo=4, routed)           0.052     3.034    SCD_Inter_i/Multi2One_0/inst/regslice_both_r_AXI_out_value_V_value_U/ibuf_inst/countn_new_61_reg_1208_reg[31]_0
    SLICE_X78Y270        LUT6 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.100     3.134 r  SCD_Inter_i/Multi2One_0/inst/regslice_both_r_AXI_out_value_V_value_U/ibuf_inst/r_AXI_in11_0_TREADY_INST_0_i_2/O
                         net (fo=30, routed)          0.101     3.235    SCD_Inter_i/Multi2One_0/inst/grp_Multi2One_func_fu_168/countn_new_61_reg_1208_reg[31]_0
    SLICE_X78Y271        LUT5 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.037     3.272 f  SCD_Inter_i/Multi2One_0/inst/grp_Multi2One_func_fu_168/r_AXI_in11_1_TREADY_INST_0_i_4/O
                         net (fo=116, routed)         0.356     3.628    SCD_Inter_i/Multi2One_0/inst/grp_Multi2One_func_fu_168/r_AXI_in11_1_TREADY_INST_0_i_4_n_0
    SLICE_X73Y271        LUT6 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.124     3.752 r  SCD_Inter_i/Multi2One_0/inst/grp_Multi2One_func_fu_168/r_AXI_in11_1_TREADY_INST_0_i_3/O
                         net (fo=70, routed)          0.095     3.847    SCD_Inter_i/Multi2One_0/inst/grp_Multi2One_func_fu_168/p_vld1_reg_35670
    SLICE_X73Y272        LUT5 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.051     3.898 r  SCD_Inter_i/Multi2One_0/inst/grp_Multi2One_func_fu_168/r_AXI_in11_1_TREADY_INST_0/O
                         net (fo=9, routed)           0.142     4.040    SCD_Inter_i/Multi2Multi_0/inst/regslice_both_r_AXI_out1_1_V_data_U/r_AXI_out1_1_TREADY
    SLICE_X72Y272        LUT3 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.091     4.131 f  SCD_Inter_i/Multi2Multi_0/inst/regslice_both_r_AXI_out1_1_V_data_U/sub_ln894_14_reg_10911_pp0_iter2_reg[0]_i_64/O
                         net (fo=1, routed)           0.230     4.361    SCD_Inter_i/Multi2Multi_0/inst/regslice_both_r_AXI_out1_9_V_data_U/regslice_both_r_AXI_out1_1_V_data_U_apdone_blk
    SLICE_X69Y272        LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.123     4.484 r  SCD_Inter_i/Multi2Multi_0/inst/regslice_both_r_AXI_out1_9_V_data_U/sub_ln894_14_reg_10911_pp0_iter2_reg[0]_i_57/O
                         net (fo=1, routed)           0.161     4.645    SCD_Inter_i/Multi2Multi_0/inst/regslice_both_r_AXI_out2_9_V_data_U/sub_ln894_14_reg_10911_pp0_iter2_reg[0]_i_5_0
    SLICE_X69Y277        LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.125     4.770 r  SCD_Inter_i/Multi2Multi_0/inst/regslice_both_r_AXI_out2_9_V_data_U/sub_ln894_14_reg_10911_pp0_iter2_reg[0]_i_22/O
                         net (fo=1, routed)           0.051     4.821    SCD_Inter_i/Multi2Multi_0/inst/regslice_both_r_AXI_out2_12_V_data_U/din0_buf1_reg[63]_2
    SLICE_X69Y277        LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.123     4.944 f  SCD_Inter_i/Multi2Multi_0/inst/regslice_both_r_AXI_out2_12_V_data_U/sub_ln894_14_reg_10911_pp0_iter2_reg[0]_i_5/O
                         net (fo=4, routed)           0.262     5.206    SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_441/Multi2Multi_dcmp_bkb_U16/din0_buf1_reg[63]_0
    SLICE_X69Y286        LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.089     5.295 r  SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_441/Multi2Multi_dcmp_bkb_U16/sub_ln894_14_reg_10911_pp0_iter2_reg[0]_i_1/O
                         net (fo=3631, routed)        0.436     5.731    SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_441/p_339_in
    SLICE_X71Y294        LUT3 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.097     5.828 r  SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_441/tmp_78_reg_11261[0]_i_1/O
                         net (fo=69, routed)          1.150     6.978    SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_441/lshr_ln912_4_reg_112560
    SLICE_X87Y311        FDRE                                         r  SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_441/trunc_ln924_4_reg_11266_reg[48]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      5.333     5.333 r  
    PS8_X0Y0             PS8                          0.000     5.333 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     5.490    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     5.515 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=89571, routed)       1.859     7.374    SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_441/ap_clk
    SLICE_X87Y311        FDRE                                         r  SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_441/trunc_ln924_4_reg_11266_reg[48]/C
                         clock pessimism              0.125     7.499    
                         clock uncertainty           -0.112     7.387    
    SLICE_X87Y311        FDRE (Setup_BFF_SLICEM_C_CE)
                                                     -0.061     7.326    SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_441/trunc_ln924_4_reg_11266_reg[48]
  -------------------------------------------------------------------
                         required time                          7.326    
                         arrival time                          -6.978    
  -------------------------------------------------------------------
                         slack                                  0.348    

Slack (MET) :             0.348ns  (required time - arrival time)
  Source:                 SCD_Inter_i/Multi2One_0/inst/ap_CS_fsm_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_441/trunc_ln924_4_reg_11266_reg[49]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.333ns  (clk_pl_0 rise@5.333ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.833ns  (logic 1.313ns (27.167%)  route 3.520ns (72.833%))
  Logic Levels:           13  (LUT3=2 LUT4=2 LUT5=3 LUT6=6)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.041ns = ( 7.374 - 5.333 ) 
    Source Clock Delay      (SCD):    2.145ns
    Clock Pessimism Removal (CPR):    0.125ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.213ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.919ns (routing 0.565ns, distribution 1.354ns)
  Clock Net Delay (Destination): 1.859ns (routing 0.510ns, distribution 1.349ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=89571, routed)       1.919     2.145    SCD_Inter_i/Multi2One_0/inst/ap_clk
    SLICE_X75Y272        FDRE                                         r  SCD_Inter_i/Multi2One_0/inst/ap_CS_fsm_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y272        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     2.223 r  SCD_Inter_i/Multi2One_0/inst/ap_CS_fsm_reg[26]/Q
                         net (fo=2, routed)           0.184     2.407    SCD_Inter_i/Multi2One_0/inst/regslice_both_r_AXI_out_value_V_value_U/obuf_inst/ap_CS_fsm_pp0_stage26
    SLICE_X76Y272        LUT4 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.099     2.506 r  SCD_Inter_i/Multi2One_0/inst/regslice_both_r_AXI_out_value_V_value_U/obuf_inst/r_AXI_in11_7_TREADY_INST_0_i_10/O
                         net (fo=2, routed)           0.044     2.550    SCD_Inter_i/Multi2One_0/inst/regslice_both_r_AXI_out_value_V_value_U/obuf_inst/r_AXI_in11_7_TREADY_INST_0_i_10_n_0
    SLICE_X76Y272        LUT5 (Prop_A6LUT_SLICEM_I4_O)
                                                      0.053     2.603 r  SCD_Inter_i/Multi2One_0/inst/regslice_both_r_AXI_out_value_V_value_U/obuf_inst/r_AXI_in11_7_TREADY_INST_0_i_4/O
                         net (fo=7, routed)           0.256     2.859    SCD_Inter_i/Multi2One_0/inst/Multi2One_AXILiteS_s_axi_U/ap_CS_fsm_reg[4]_5
    SLICE_X78Y270        LUT4 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.123     2.982 r  SCD_Inter_i/Multi2One_0/inst/Multi2One_AXILiteS_s_axi_U/r_AXI_in11_0_TREADY_INST_0_i_4/O
                         net (fo=4, routed)           0.052     3.034    SCD_Inter_i/Multi2One_0/inst/regslice_both_r_AXI_out_value_V_value_U/ibuf_inst/countn_new_61_reg_1208_reg[31]_0
    SLICE_X78Y270        LUT6 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.100     3.134 r  SCD_Inter_i/Multi2One_0/inst/regslice_both_r_AXI_out_value_V_value_U/ibuf_inst/r_AXI_in11_0_TREADY_INST_0_i_2/O
                         net (fo=30, routed)          0.101     3.235    SCD_Inter_i/Multi2One_0/inst/grp_Multi2One_func_fu_168/countn_new_61_reg_1208_reg[31]_0
    SLICE_X78Y271        LUT5 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.037     3.272 f  SCD_Inter_i/Multi2One_0/inst/grp_Multi2One_func_fu_168/r_AXI_in11_1_TREADY_INST_0_i_4/O
                         net (fo=116, routed)         0.356     3.628    SCD_Inter_i/Multi2One_0/inst/grp_Multi2One_func_fu_168/r_AXI_in11_1_TREADY_INST_0_i_4_n_0
    SLICE_X73Y271        LUT6 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.124     3.752 r  SCD_Inter_i/Multi2One_0/inst/grp_Multi2One_func_fu_168/r_AXI_in11_1_TREADY_INST_0_i_3/O
                         net (fo=70, routed)          0.095     3.847    SCD_Inter_i/Multi2One_0/inst/grp_Multi2One_func_fu_168/p_vld1_reg_35670
    SLICE_X73Y272        LUT5 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.051     3.898 r  SCD_Inter_i/Multi2One_0/inst/grp_Multi2One_func_fu_168/r_AXI_in11_1_TREADY_INST_0/O
                         net (fo=9, routed)           0.142     4.040    SCD_Inter_i/Multi2Multi_0/inst/regslice_both_r_AXI_out1_1_V_data_U/r_AXI_out1_1_TREADY
    SLICE_X72Y272        LUT3 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.091     4.131 f  SCD_Inter_i/Multi2Multi_0/inst/regslice_both_r_AXI_out1_1_V_data_U/sub_ln894_14_reg_10911_pp0_iter2_reg[0]_i_64/O
                         net (fo=1, routed)           0.230     4.361    SCD_Inter_i/Multi2Multi_0/inst/regslice_both_r_AXI_out1_9_V_data_U/regslice_both_r_AXI_out1_1_V_data_U_apdone_blk
    SLICE_X69Y272        LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.123     4.484 r  SCD_Inter_i/Multi2Multi_0/inst/regslice_both_r_AXI_out1_9_V_data_U/sub_ln894_14_reg_10911_pp0_iter2_reg[0]_i_57/O
                         net (fo=1, routed)           0.161     4.645    SCD_Inter_i/Multi2Multi_0/inst/regslice_both_r_AXI_out2_9_V_data_U/sub_ln894_14_reg_10911_pp0_iter2_reg[0]_i_5_0
    SLICE_X69Y277        LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.125     4.770 r  SCD_Inter_i/Multi2Multi_0/inst/regslice_both_r_AXI_out2_9_V_data_U/sub_ln894_14_reg_10911_pp0_iter2_reg[0]_i_22/O
                         net (fo=1, routed)           0.051     4.821    SCD_Inter_i/Multi2Multi_0/inst/regslice_both_r_AXI_out2_12_V_data_U/din0_buf1_reg[63]_2
    SLICE_X69Y277        LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.123     4.944 f  SCD_Inter_i/Multi2Multi_0/inst/regslice_both_r_AXI_out2_12_V_data_U/sub_ln894_14_reg_10911_pp0_iter2_reg[0]_i_5/O
                         net (fo=4, routed)           0.262     5.206    SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_441/Multi2Multi_dcmp_bkb_U16/din0_buf1_reg[63]_0
    SLICE_X69Y286        LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.089     5.295 r  SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_441/Multi2Multi_dcmp_bkb_U16/sub_ln894_14_reg_10911_pp0_iter2_reg[0]_i_1/O
                         net (fo=3631, routed)        0.436     5.731    SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_441/p_339_in
    SLICE_X71Y294        LUT3 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.097     5.828 r  SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_441/tmp_78_reg_11261[0]_i_1/O
                         net (fo=69, routed)          1.150     6.978    SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_441/lshr_ln912_4_reg_112560
    SLICE_X87Y311        FDRE                                         r  SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_441/trunc_ln924_4_reg_11266_reg[49]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      5.333     5.333 r  
    PS8_X0Y0             PS8                          0.000     5.333 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     5.490    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     5.515 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=89571, routed)       1.859     7.374    SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_441/ap_clk
    SLICE_X87Y311        FDRE                                         r  SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_441/trunc_ln924_4_reg_11266_reg[49]/C
                         clock pessimism              0.125     7.499    
                         clock uncertainty           -0.112     7.387    
    SLICE_X87Y311        FDRE (Setup_CFF_SLICEM_C_CE)
                                                     -0.061     7.326    SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_441/trunc_ln924_4_reg_11266_reg[49]
  -------------------------------------------------------------------
                         required time                          7.326    
                         arrival time                          -6.978    
  -------------------------------------------------------------------
                         slack                                  0.348    

Slack (MET) :             0.348ns  (required time - arrival time)
  Source:                 SCD_Inter_i/Multi2One_0/inst/ap_CS_fsm_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_441/trunc_ln924_4_reg_11266_reg[50]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.333ns  (clk_pl_0 rise@5.333ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.833ns  (logic 1.313ns (27.167%)  route 3.520ns (72.833%))
  Logic Levels:           13  (LUT3=2 LUT4=2 LUT5=3 LUT6=6)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.041ns = ( 7.374 - 5.333 ) 
    Source Clock Delay      (SCD):    2.145ns
    Clock Pessimism Removal (CPR):    0.125ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.213ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.919ns (routing 0.565ns, distribution 1.354ns)
  Clock Net Delay (Destination): 1.859ns (routing 0.510ns, distribution 1.349ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=89571, routed)       1.919     2.145    SCD_Inter_i/Multi2One_0/inst/ap_clk
    SLICE_X75Y272        FDRE                                         r  SCD_Inter_i/Multi2One_0/inst/ap_CS_fsm_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y272        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     2.223 r  SCD_Inter_i/Multi2One_0/inst/ap_CS_fsm_reg[26]/Q
                         net (fo=2, routed)           0.184     2.407    SCD_Inter_i/Multi2One_0/inst/regslice_both_r_AXI_out_value_V_value_U/obuf_inst/ap_CS_fsm_pp0_stage26
    SLICE_X76Y272        LUT4 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.099     2.506 r  SCD_Inter_i/Multi2One_0/inst/regslice_both_r_AXI_out_value_V_value_U/obuf_inst/r_AXI_in11_7_TREADY_INST_0_i_10/O
                         net (fo=2, routed)           0.044     2.550    SCD_Inter_i/Multi2One_0/inst/regslice_both_r_AXI_out_value_V_value_U/obuf_inst/r_AXI_in11_7_TREADY_INST_0_i_10_n_0
    SLICE_X76Y272        LUT5 (Prop_A6LUT_SLICEM_I4_O)
                                                      0.053     2.603 r  SCD_Inter_i/Multi2One_0/inst/regslice_both_r_AXI_out_value_V_value_U/obuf_inst/r_AXI_in11_7_TREADY_INST_0_i_4/O
                         net (fo=7, routed)           0.256     2.859    SCD_Inter_i/Multi2One_0/inst/Multi2One_AXILiteS_s_axi_U/ap_CS_fsm_reg[4]_5
    SLICE_X78Y270        LUT4 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.123     2.982 r  SCD_Inter_i/Multi2One_0/inst/Multi2One_AXILiteS_s_axi_U/r_AXI_in11_0_TREADY_INST_0_i_4/O
                         net (fo=4, routed)           0.052     3.034    SCD_Inter_i/Multi2One_0/inst/regslice_both_r_AXI_out_value_V_value_U/ibuf_inst/countn_new_61_reg_1208_reg[31]_0
    SLICE_X78Y270        LUT6 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.100     3.134 r  SCD_Inter_i/Multi2One_0/inst/regslice_both_r_AXI_out_value_V_value_U/ibuf_inst/r_AXI_in11_0_TREADY_INST_0_i_2/O
                         net (fo=30, routed)          0.101     3.235    SCD_Inter_i/Multi2One_0/inst/grp_Multi2One_func_fu_168/countn_new_61_reg_1208_reg[31]_0
    SLICE_X78Y271        LUT5 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.037     3.272 f  SCD_Inter_i/Multi2One_0/inst/grp_Multi2One_func_fu_168/r_AXI_in11_1_TREADY_INST_0_i_4/O
                         net (fo=116, routed)         0.356     3.628    SCD_Inter_i/Multi2One_0/inst/grp_Multi2One_func_fu_168/r_AXI_in11_1_TREADY_INST_0_i_4_n_0
    SLICE_X73Y271        LUT6 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.124     3.752 r  SCD_Inter_i/Multi2One_0/inst/grp_Multi2One_func_fu_168/r_AXI_in11_1_TREADY_INST_0_i_3/O
                         net (fo=70, routed)          0.095     3.847    SCD_Inter_i/Multi2One_0/inst/grp_Multi2One_func_fu_168/p_vld1_reg_35670
    SLICE_X73Y272        LUT5 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.051     3.898 r  SCD_Inter_i/Multi2One_0/inst/grp_Multi2One_func_fu_168/r_AXI_in11_1_TREADY_INST_0/O
                         net (fo=9, routed)           0.142     4.040    SCD_Inter_i/Multi2Multi_0/inst/regslice_both_r_AXI_out1_1_V_data_U/r_AXI_out1_1_TREADY
    SLICE_X72Y272        LUT3 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.091     4.131 f  SCD_Inter_i/Multi2Multi_0/inst/regslice_both_r_AXI_out1_1_V_data_U/sub_ln894_14_reg_10911_pp0_iter2_reg[0]_i_64/O
                         net (fo=1, routed)           0.230     4.361    SCD_Inter_i/Multi2Multi_0/inst/regslice_both_r_AXI_out1_9_V_data_U/regslice_both_r_AXI_out1_1_V_data_U_apdone_blk
    SLICE_X69Y272        LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.123     4.484 r  SCD_Inter_i/Multi2Multi_0/inst/regslice_both_r_AXI_out1_9_V_data_U/sub_ln894_14_reg_10911_pp0_iter2_reg[0]_i_57/O
                         net (fo=1, routed)           0.161     4.645    SCD_Inter_i/Multi2Multi_0/inst/regslice_both_r_AXI_out2_9_V_data_U/sub_ln894_14_reg_10911_pp0_iter2_reg[0]_i_5_0
    SLICE_X69Y277        LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.125     4.770 r  SCD_Inter_i/Multi2Multi_0/inst/regslice_both_r_AXI_out2_9_V_data_U/sub_ln894_14_reg_10911_pp0_iter2_reg[0]_i_22/O
                         net (fo=1, routed)           0.051     4.821    SCD_Inter_i/Multi2Multi_0/inst/regslice_both_r_AXI_out2_12_V_data_U/din0_buf1_reg[63]_2
    SLICE_X69Y277        LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.123     4.944 f  SCD_Inter_i/Multi2Multi_0/inst/regslice_both_r_AXI_out2_12_V_data_U/sub_ln894_14_reg_10911_pp0_iter2_reg[0]_i_5/O
                         net (fo=4, routed)           0.262     5.206    SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_441/Multi2Multi_dcmp_bkb_U16/din0_buf1_reg[63]_0
    SLICE_X69Y286        LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.089     5.295 r  SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_441/Multi2Multi_dcmp_bkb_U16/sub_ln894_14_reg_10911_pp0_iter2_reg[0]_i_1/O
                         net (fo=3631, routed)        0.436     5.731    SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_441/p_339_in
    SLICE_X71Y294        LUT3 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.097     5.828 r  SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_441/tmp_78_reg_11261[0]_i_1/O
                         net (fo=69, routed)          1.150     6.978    SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_441/lshr_ln912_4_reg_112560
    SLICE_X87Y311        FDRE                                         r  SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_441/trunc_ln924_4_reg_11266_reg[50]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      5.333     5.333 r  
    PS8_X0Y0             PS8                          0.000     5.333 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     5.490    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     5.515 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=89571, routed)       1.859     7.374    SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_441/ap_clk
    SLICE_X87Y311        FDRE                                         r  SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_441/trunc_ln924_4_reg_11266_reg[50]/C
                         clock pessimism              0.125     7.499    
                         clock uncertainty           -0.112     7.387    
    SLICE_X87Y311        FDRE (Setup_DFF_SLICEM_C_CE)
                                                     -0.061     7.326    SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_441/trunc_ln924_4_reg_11266_reg[50]
  -------------------------------------------------------------------
                         required time                          7.326    
                         arrival time                          -6.978    
  -------------------------------------------------------------------
                         slack                                  0.348    

Slack (MET) :             0.365ns  (required time - arrival time)
  Source:                 SCD_Inter_i/Multi2One_0/inst/ap_CS_fsm_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_441/trunc_ln924_4_reg_11266_reg[19]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.333ns  (clk_pl_0 rise@5.333ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.817ns  (logic 1.313ns (27.258%)  route 3.504ns (72.742%))
  Logic Levels:           13  (LUT3=2 LUT4=2 LUT5=3 LUT6=6)
  Clock Path Skew:        0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.042ns = ( 7.375 - 5.333 ) 
    Source Clock Delay      (SCD):    2.145ns
    Clock Pessimism Removal (CPR):    0.125ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.213ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.919ns (routing 0.565ns, distribution 1.354ns)
  Clock Net Delay (Destination): 1.860ns (routing 0.510ns, distribution 1.350ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=89571, routed)       1.919     2.145    SCD_Inter_i/Multi2One_0/inst/ap_clk
    SLICE_X75Y272        FDRE                                         r  SCD_Inter_i/Multi2One_0/inst/ap_CS_fsm_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y272        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     2.223 r  SCD_Inter_i/Multi2One_0/inst/ap_CS_fsm_reg[26]/Q
                         net (fo=2, routed)           0.184     2.407    SCD_Inter_i/Multi2One_0/inst/regslice_both_r_AXI_out_value_V_value_U/obuf_inst/ap_CS_fsm_pp0_stage26
    SLICE_X76Y272        LUT4 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.099     2.506 r  SCD_Inter_i/Multi2One_0/inst/regslice_both_r_AXI_out_value_V_value_U/obuf_inst/r_AXI_in11_7_TREADY_INST_0_i_10/O
                         net (fo=2, routed)           0.044     2.550    SCD_Inter_i/Multi2One_0/inst/regslice_both_r_AXI_out_value_V_value_U/obuf_inst/r_AXI_in11_7_TREADY_INST_0_i_10_n_0
    SLICE_X76Y272        LUT5 (Prop_A6LUT_SLICEM_I4_O)
                                                      0.053     2.603 r  SCD_Inter_i/Multi2One_0/inst/regslice_both_r_AXI_out_value_V_value_U/obuf_inst/r_AXI_in11_7_TREADY_INST_0_i_4/O
                         net (fo=7, routed)           0.256     2.859    SCD_Inter_i/Multi2One_0/inst/Multi2One_AXILiteS_s_axi_U/ap_CS_fsm_reg[4]_5
    SLICE_X78Y270        LUT4 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.123     2.982 r  SCD_Inter_i/Multi2One_0/inst/Multi2One_AXILiteS_s_axi_U/r_AXI_in11_0_TREADY_INST_0_i_4/O
                         net (fo=4, routed)           0.052     3.034    SCD_Inter_i/Multi2One_0/inst/regslice_both_r_AXI_out_value_V_value_U/ibuf_inst/countn_new_61_reg_1208_reg[31]_0
    SLICE_X78Y270        LUT6 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.100     3.134 r  SCD_Inter_i/Multi2One_0/inst/regslice_both_r_AXI_out_value_V_value_U/ibuf_inst/r_AXI_in11_0_TREADY_INST_0_i_2/O
                         net (fo=30, routed)          0.101     3.235    SCD_Inter_i/Multi2One_0/inst/grp_Multi2One_func_fu_168/countn_new_61_reg_1208_reg[31]_0
    SLICE_X78Y271        LUT5 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.037     3.272 f  SCD_Inter_i/Multi2One_0/inst/grp_Multi2One_func_fu_168/r_AXI_in11_1_TREADY_INST_0_i_4/O
                         net (fo=116, routed)         0.356     3.628    SCD_Inter_i/Multi2One_0/inst/grp_Multi2One_func_fu_168/r_AXI_in11_1_TREADY_INST_0_i_4_n_0
    SLICE_X73Y271        LUT6 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.124     3.752 r  SCD_Inter_i/Multi2One_0/inst/grp_Multi2One_func_fu_168/r_AXI_in11_1_TREADY_INST_0_i_3/O
                         net (fo=70, routed)          0.095     3.847    SCD_Inter_i/Multi2One_0/inst/grp_Multi2One_func_fu_168/p_vld1_reg_35670
    SLICE_X73Y272        LUT5 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.051     3.898 r  SCD_Inter_i/Multi2One_0/inst/grp_Multi2One_func_fu_168/r_AXI_in11_1_TREADY_INST_0/O
                         net (fo=9, routed)           0.142     4.040    SCD_Inter_i/Multi2Multi_0/inst/regslice_both_r_AXI_out1_1_V_data_U/r_AXI_out1_1_TREADY
    SLICE_X72Y272        LUT3 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.091     4.131 f  SCD_Inter_i/Multi2Multi_0/inst/regslice_both_r_AXI_out1_1_V_data_U/sub_ln894_14_reg_10911_pp0_iter2_reg[0]_i_64/O
                         net (fo=1, routed)           0.230     4.361    SCD_Inter_i/Multi2Multi_0/inst/regslice_both_r_AXI_out1_9_V_data_U/regslice_both_r_AXI_out1_1_V_data_U_apdone_blk
    SLICE_X69Y272        LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.123     4.484 r  SCD_Inter_i/Multi2Multi_0/inst/regslice_both_r_AXI_out1_9_V_data_U/sub_ln894_14_reg_10911_pp0_iter2_reg[0]_i_57/O
                         net (fo=1, routed)           0.161     4.645    SCD_Inter_i/Multi2Multi_0/inst/regslice_both_r_AXI_out2_9_V_data_U/sub_ln894_14_reg_10911_pp0_iter2_reg[0]_i_5_0
    SLICE_X69Y277        LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.125     4.770 r  SCD_Inter_i/Multi2Multi_0/inst/regslice_both_r_AXI_out2_9_V_data_U/sub_ln894_14_reg_10911_pp0_iter2_reg[0]_i_22/O
                         net (fo=1, routed)           0.051     4.821    SCD_Inter_i/Multi2Multi_0/inst/regslice_both_r_AXI_out2_12_V_data_U/din0_buf1_reg[63]_2
    SLICE_X69Y277        LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.123     4.944 f  SCD_Inter_i/Multi2Multi_0/inst/regslice_both_r_AXI_out2_12_V_data_U/sub_ln894_14_reg_10911_pp0_iter2_reg[0]_i_5/O
                         net (fo=4, routed)           0.262     5.206    SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_441/Multi2Multi_dcmp_bkb_U16/din0_buf1_reg[63]_0
    SLICE_X69Y286        LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.089     5.295 r  SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_441/Multi2Multi_dcmp_bkb_U16/sub_ln894_14_reg_10911_pp0_iter2_reg[0]_i_1/O
                         net (fo=3631, routed)        0.436     5.731    SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_441/p_339_in
    SLICE_X71Y294        LUT3 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.097     5.828 r  SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_441/tmp_78_reg_11261[0]_i_1/O
                         net (fo=69, routed)          1.134     6.962    SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_441/lshr_ln912_4_reg_112560
    SLICE_X87Y307        FDRE                                         r  SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_441/trunc_ln924_4_reg_11266_reg[19]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      5.333     5.333 r  
    PS8_X0Y0             PS8                          0.000     5.333 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     5.490    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     5.515 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=89571, routed)       1.860     7.375    SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_441/ap_clk
    SLICE_X87Y307        FDRE                                         r  SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_441/trunc_ln924_4_reg_11266_reg[19]/C
                         clock pessimism              0.125     7.500    
                         clock uncertainty           -0.112     7.388    
    SLICE_X87Y307        FDRE (Setup_EFF_SLICEM_C_CE)
                                                     -0.061     7.327    SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_441/trunc_ln924_4_reg_11266_reg[19]
  -------------------------------------------------------------------
                         required time                          7.327    
                         arrival time                          -6.962    
  -------------------------------------------------------------------
                         slack                                  0.365    

Slack (MET) :             0.365ns  (required time - arrival time)
  Source:                 SCD_Inter_i/Multi2One_0/inst/ap_CS_fsm_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_441/trunc_ln924_4_reg_11266_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.333ns  (clk_pl_0 rise@5.333ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.817ns  (logic 1.313ns (27.258%)  route 3.504ns (72.742%))
  Logic Levels:           13  (LUT3=2 LUT4=2 LUT5=3 LUT6=6)
  Clock Path Skew:        0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.042ns = ( 7.375 - 5.333 ) 
    Source Clock Delay      (SCD):    2.145ns
    Clock Pessimism Removal (CPR):    0.125ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.213ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.919ns (routing 0.565ns, distribution 1.354ns)
  Clock Net Delay (Destination): 1.860ns (routing 0.510ns, distribution 1.350ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=89571, routed)       1.919     2.145    SCD_Inter_i/Multi2One_0/inst/ap_clk
    SLICE_X75Y272        FDRE                                         r  SCD_Inter_i/Multi2One_0/inst/ap_CS_fsm_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y272        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     2.223 r  SCD_Inter_i/Multi2One_0/inst/ap_CS_fsm_reg[26]/Q
                         net (fo=2, routed)           0.184     2.407    SCD_Inter_i/Multi2One_0/inst/regslice_both_r_AXI_out_value_V_value_U/obuf_inst/ap_CS_fsm_pp0_stage26
    SLICE_X76Y272        LUT4 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.099     2.506 r  SCD_Inter_i/Multi2One_0/inst/regslice_both_r_AXI_out_value_V_value_U/obuf_inst/r_AXI_in11_7_TREADY_INST_0_i_10/O
                         net (fo=2, routed)           0.044     2.550    SCD_Inter_i/Multi2One_0/inst/regslice_both_r_AXI_out_value_V_value_U/obuf_inst/r_AXI_in11_7_TREADY_INST_0_i_10_n_0
    SLICE_X76Y272        LUT5 (Prop_A6LUT_SLICEM_I4_O)
                                                      0.053     2.603 r  SCD_Inter_i/Multi2One_0/inst/regslice_both_r_AXI_out_value_V_value_U/obuf_inst/r_AXI_in11_7_TREADY_INST_0_i_4/O
                         net (fo=7, routed)           0.256     2.859    SCD_Inter_i/Multi2One_0/inst/Multi2One_AXILiteS_s_axi_U/ap_CS_fsm_reg[4]_5
    SLICE_X78Y270        LUT4 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.123     2.982 r  SCD_Inter_i/Multi2One_0/inst/Multi2One_AXILiteS_s_axi_U/r_AXI_in11_0_TREADY_INST_0_i_4/O
                         net (fo=4, routed)           0.052     3.034    SCD_Inter_i/Multi2One_0/inst/regslice_both_r_AXI_out_value_V_value_U/ibuf_inst/countn_new_61_reg_1208_reg[31]_0
    SLICE_X78Y270        LUT6 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.100     3.134 r  SCD_Inter_i/Multi2One_0/inst/regslice_both_r_AXI_out_value_V_value_U/ibuf_inst/r_AXI_in11_0_TREADY_INST_0_i_2/O
                         net (fo=30, routed)          0.101     3.235    SCD_Inter_i/Multi2One_0/inst/grp_Multi2One_func_fu_168/countn_new_61_reg_1208_reg[31]_0
    SLICE_X78Y271        LUT5 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.037     3.272 f  SCD_Inter_i/Multi2One_0/inst/grp_Multi2One_func_fu_168/r_AXI_in11_1_TREADY_INST_0_i_4/O
                         net (fo=116, routed)         0.356     3.628    SCD_Inter_i/Multi2One_0/inst/grp_Multi2One_func_fu_168/r_AXI_in11_1_TREADY_INST_0_i_4_n_0
    SLICE_X73Y271        LUT6 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.124     3.752 r  SCD_Inter_i/Multi2One_0/inst/grp_Multi2One_func_fu_168/r_AXI_in11_1_TREADY_INST_0_i_3/O
                         net (fo=70, routed)          0.095     3.847    SCD_Inter_i/Multi2One_0/inst/grp_Multi2One_func_fu_168/p_vld1_reg_35670
    SLICE_X73Y272        LUT5 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.051     3.898 r  SCD_Inter_i/Multi2One_0/inst/grp_Multi2One_func_fu_168/r_AXI_in11_1_TREADY_INST_0/O
                         net (fo=9, routed)           0.142     4.040    SCD_Inter_i/Multi2Multi_0/inst/regslice_both_r_AXI_out1_1_V_data_U/r_AXI_out1_1_TREADY
    SLICE_X72Y272        LUT3 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.091     4.131 f  SCD_Inter_i/Multi2Multi_0/inst/regslice_both_r_AXI_out1_1_V_data_U/sub_ln894_14_reg_10911_pp0_iter2_reg[0]_i_64/O
                         net (fo=1, routed)           0.230     4.361    SCD_Inter_i/Multi2Multi_0/inst/regslice_both_r_AXI_out1_9_V_data_U/regslice_both_r_AXI_out1_1_V_data_U_apdone_blk
    SLICE_X69Y272        LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.123     4.484 r  SCD_Inter_i/Multi2Multi_0/inst/regslice_both_r_AXI_out1_9_V_data_U/sub_ln894_14_reg_10911_pp0_iter2_reg[0]_i_57/O
                         net (fo=1, routed)           0.161     4.645    SCD_Inter_i/Multi2Multi_0/inst/regslice_both_r_AXI_out2_9_V_data_U/sub_ln894_14_reg_10911_pp0_iter2_reg[0]_i_5_0
    SLICE_X69Y277        LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.125     4.770 r  SCD_Inter_i/Multi2Multi_0/inst/regslice_both_r_AXI_out2_9_V_data_U/sub_ln894_14_reg_10911_pp0_iter2_reg[0]_i_22/O
                         net (fo=1, routed)           0.051     4.821    SCD_Inter_i/Multi2Multi_0/inst/regslice_both_r_AXI_out2_12_V_data_U/din0_buf1_reg[63]_2
    SLICE_X69Y277        LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.123     4.944 f  SCD_Inter_i/Multi2Multi_0/inst/regslice_both_r_AXI_out2_12_V_data_U/sub_ln894_14_reg_10911_pp0_iter2_reg[0]_i_5/O
                         net (fo=4, routed)           0.262     5.206    SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_441/Multi2Multi_dcmp_bkb_U16/din0_buf1_reg[63]_0
    SLICE_X69Y286        LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.089     5.295 r  SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_441/Multi2Multi_dcmp_bkb_U16/sub_ln894_14_reg_10911_pp0_iter2_reg[0]_i_1/O
                         net (fo=3631, routed)        0.436     5.731    SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_441/p_339_in
    SLICE_X71Y294        LUT3 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.097     5.828 r  SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_441/tmp_78_reg_11261[0]_i_1/O
                         net (fo=69, routed)          1.134     6.962    SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_441/lshr_ln912_4_reg_112560
    SLICE_X87Y307        FDRE                                         r  SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_441/trunc_ln924_4_reg_11266_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      5.333     5.333 r  
    PS8_X0Y0             PS8                          0.000     5.333 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     5.490    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     5.515 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=89571, routed)       1.860     7.375    SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_441/ap_clk
    SLICE_X87Y307        FDRE                                         r  SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_441/trunc_ln924_4_reg_11266_reg[20]/C
                         clock pessimism              0.125     7.500    
                         clock uncertainty           -0.112     7.388    
    SLICE_X87Y307        FDRE (Setup_FFF_SLICEM_C_CE)
                                                     -0.061     7.327    SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_441/trunc_ln924_4_reg_11266_reg[20]
  -------------------------------------------------------------------
                         required time                          7.327    
                         arrival time                          -6.962    
  -------------------------------------------------------------------
                         slack                                  0.365    

Slack (MET) :             0.365ns  (required time - arrival time)
  Source:                 SCD_Inter_i/Multi2One_0/inst/ap_CS_fsm_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_441/trunc_ln924_4_reg_11266_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.333ns  (clk_pl_0 rise@5.333ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        4.817ns  (logic 1.313ns (27.258%)  route 3.504ns (72.742%))
  Logic Levels:           13  (LUT3=2 LUT4=2 LUT5=3 LUT6=6)
  Clock Path Skew:        0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.042ns = ( 7.375 - 5.333 ) 
    Source Clock Delay      (SCD):    2.145ns
    Clock Pessimism Removal (CPR):    0.125ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.213ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.919ns (routing 0.565ns, distribution 1.354ns)
  Clock Net Delay (Destination): 1.860ns (routing 0.510ns, distribution 1.350ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=89571, routed)       1.919     2.145    SCD_Inter_i/Multi2One_0/inst/ap_clk
    SLICE_X75Y272        FDRE                                         r  SCD_Inter_i/Multi2One_0/inst/ap_CS_fsm_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y272        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     2.223 r  SCD_Inter_i/Multi2One_0/inst/ap_CS_fsm_reg[26]/Q
                         net (fo=2, routed)           0.184     2.407    SCD_Inter_i/Multi2One_0/inst/regslice_both_r_AXI_out_value_V_value_U/obuf_inst/ap_CS_fsm_pp0_stage26
    SLICE_X76Y272        LUT4 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.099     2.506 r  SCD_Inter_i/Multi2One_0/inst/regslice_both_r_AXI_out_value_V_value_U/obuf_inst/r_AXI_in11_7_TREADY_INST_0_i_10/O
                         net (fo=2, routed)           0.044     2.550    SCD_Inter_i/Multi2One_0/inst/regslice_both_r_AXI_out_value_V_value_U/obuf_inst/r_AXI_in11_7_TREADY_INST_0_i_10_n_0
    SLICE_X76Y272        LUT5 (Prop_A6LUT_SLICEM_I4_O)
                                                      0.053     2.603 r  SCD_Inter_i/Multi2One_0/inst/regslice_both_r_AXI_out_value_V_value_U/obuf_inst/r_AXI_in11_7_TREADY_INST_0_i_4/O
                         net (fo=7, routed)           0.256     2.859    SCD_Inter_i/Multi2One_0/inst/Multi2One_AXILiteS_s_axi_U/ap_CS_fsm_reg[4]_5
    SLICE_X78Y270        LUT4 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.123     2.982 r  SCD_Inter_i/Multi2One_0/inst/Multi2One_AXILiteS_s_axi_U/r_AXI_in11_0_TREADY_INST_0_i_4/O
                         net (fo=4, routed)           0.052     3.034    SCD_Inter_i/Multi2One_0/inst/regslice_both_r_AXI_out_value_V_value_U/ibuf_inst/countn_new_61_reg_1208_reg[31]_0
    SLICE_X78Y270        LUT6 (Prop_E6LUT_SLICEM_I3_O)
                                                      0.100     3.134 r  SCD_Inter_i/Multi2One_0/inst/regslice_both_r_AXI_out_value_V_value_U/ibuf_inst/r_AXI_in11_0_TREADY_INST_0_i_2/O
                         net (fo=30, routed)          0.101     3.235    SCD_Inter_i/Multi2One_0/inst/grp_Multi2One_func_fu_168/countn_new_61_reg_1208_reg[31]_0
    SLICE_X78Y271        LUT5 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.037     3.272 f  SCD_Inter_i/Multi2One_0/inst/grp_Multi2One_func_fu_168/r_AXI_in11_1_TREADY_INST_0_i_4/O
                         net (fo=116, routed)         0.356     3.628    SCD_Inter_i/Multi2One_0/inst/grp_Multi2One_func_fu_168/r_AXI_in11_1_TREADY_INST_0_i_4_n_0
    SLICE_X73Y271        LUT6 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.124     3.752 r  SCD_Inter_i/Multi2One_0/inst/grp_Multi2One_func_fu_168/r_AXI_in11_1_TREADY_INST_0_i_3/O
                         net (fo=70, routed)          0.095     3.847    SCD_Inter_i/Multi2One_0/inst/grp_Multi2One_func_fu_168/p_vld1_reg_35670
    SLICE_X73Y272        LUT5 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.051     3.898 r  SCD_Inter_i/Multi2One_0/inst/grp_Multi2One_func_fu_168/r_AXI_in11_1_TREADY_INST_0/O
                         net (fo=9, routed)           0.142     4.040    SCD_Inter_i/Multi2Multi_0/inst/regslice_both_r_AXI_out1_1_V_data_U/r_AXI_out1_1_TREADY
    SLICE_X72Y272        LUT3 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.091     4.131 f  SCD_Inter_i/Multi2Multi_0/inst/regslice_both_r_AXI_out1_1_V_data_U/sub_ln894_14_reg_10911_pp0_iter2_reg[0]_i_64/O
                         net (fo=1, routed)           0.230     4.361    SCD_Inter_i/Multi2Multi_0/inst/regslice_both_r_AXI_out1_9_V_data_U/regslice_both_r_AXI_out1_1_V_data_U_apdone_blk
    SLICE_X69Y272        LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.123     4.484 r  SCD_Inter_i/Multi2Multi_0/inst/regslice_both_r_AXI_out1_9_V_data_U/sub_ln894_14_reg_10911_pp0_iter2_reg[0]_i_57/O
                         net (fo=1, routed)           0.161     4.645    SCD_Inter_i/Multi2Multi_0/inst/regslice_both_r_AXI_out2_9_V_data_U/sub_ln894_14_reg_10911_pp0_iter2_reg[0]_i_5_0
    SLICE_X69Y277        LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.125     4.770 r  SCD_Inter_i/Multi2Multi_0/inst/regslice_both_r_AXI_out2_9_V_data_U/sub_ln894_14_reg_10911_pp0_iter2_reg[0]_i_22/O
                         net (fo=1, routed)           0.051     4.821    SCD_Inter_i/Multi2Multi_0/inst/regslice_both_r_AXI_out2_12_V_data_U/din0_buf1_reg[63]_2
    SLICE_X69Y277        LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.123     4.944 f  SCD_Inter_i/Multi2Multi_0/inst/regslice_both_r_AXI_out2_12_V_data_U/sub_ln894_14_reg_10911_pp0_iter2_reg[0]_i_5/O
                         net (fo=4, routed)           0.262     5.206    SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_441/Multi2Multi_dcmp_bkb_U16/din0_buf1_reg[63]_0
    SLICE_X69Y286        LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.089     5.295 r  SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_441/Multi2Multi_dcmp_bkb_U16/sub_ln894_14_reg_10911_pp0_iter2_reg[0]_i_1/O
                         net (fo=3631, routed)        0.436     5.731    SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_441/p_339_in
    SLICE_X71Y294        LUT3 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.097     5.828 r  SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_441/tmp_78_reg_11261[0]_i_1/O
                         net (fo=69, routed)          1.134     6.962    SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_441/lshr_ln912_4_reg_112560
    SLICE_X87Y307        FDRE                                         r  SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_441/trunc_ln924_4_reg_11266_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      5.333     5.333 r  
    PS8_X0Y0             PS8                          0.000     5.333 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     5.490    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     5.515 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=89571, routed)       1.860     7.375    SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_441/ap_clk
    SLICE_X87Y307        FDRE                                         r  SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_441/trunc_ln924_4_reg_11266_reg[21]/C
                         clock pessimism              0.125     7.500    
                         clock uncertainty           -0.112     7.388    
    SLICE_X87Y307        FDRE (Setup_GFF_SLICEM_C_CE)
                                                     -0.061     7.327    SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_441/trunc_ln924_4_reg_11266_reg[21]
  -------------------------------------------------------------------
                         required time                          7.327    
                         arrival time                          -6.962    
  -------------------------------------------------------------------
                         slack                                  0.365    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_90/fft_ip_256_array_U0/grp_fft_config1_s_fu_45/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FW_1.BF_1/mux_out_A/use_lut6_2.latency1.Q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_90/fft_ip_256_array_U0/grp_fft_config1_s_fu_45/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FW_1.BF_1/out_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[6].i_srl16e0/D
                            (rising edge-triggered cell SRL16E clocked by clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.124ns  (logic 0.058ns (46.774%)  route 0.066ns (53.226%))
  Logic Levels:           0  
  Clock Path Skew:        0.082ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.188ns
    Source Clock Delay      (SCD):    1.871ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Net Delay (Source):      1.689ns (routing 0.510ns, distribution 1.179ns)
  Clock Net Delay (Destination): 1.962ns (routing 0.565ns, distribution 1.397ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=89571, routed)       1.689     1.871    SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_90/fft_ip_256_array_U0/grp_fft_config1_s_fu_45/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FW_1.BF_1/mux_out_A/aclk
    SLICE_X32Y61         FDRE                                         r  SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_90/fft_ip_256_array_U0/grp_fft_config1_s_fu_45/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FW_1.BF_1/mux_out_A/use_lut6_2.latency1.Q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y61         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.058     1.929 r  SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_90/fft_ip_256_array_U0/grp_fft_config1_s_fu_45/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FW_1.BF_1/mux_out_A/use_lut6_2.latency1.Q_reg[12]/Q
                         net (fo=1, routed)           0.066     1.995    SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_90/fft_ip_256_array_U0/grp_fft_config1_s_fu_45/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FW_1.BF_1/out_commutator_B/D[12]
    SLICE_X31Y61         SRL16E                                       r  SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_90/fft_ip_256_array_U0/grp_fft_config1_s_fu_45/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FW_1.BF_1/out_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[6].i_srl16e0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=89571, routed)       1.962     2.188    SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_90/fft_ip_256_array_U0/grp_fft_config1_s_fu_45/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FW_1.BF_1/out_commutator_B/aclk
    SLICE_X31Y61         SRL16E                                       r  SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_90/fft_ip_256_array_U0/grp_fft_config1_s_fu_45/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FW_1.BF_1/out_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[6].i_srl16e0/CLK
                         clock pessimism             -0.235     1.953    
    SLICE_X31Y61         SRL16E (Hold_H6LUT_SLICEM_CLK_D)
                                                      0.032     1.985    SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_90/fft_ip_256_array_U0/grp_fft_config1_s_fu_45/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[2].natural_order_input.PE/FW_1.BF_1/out_commutator_B/no_sclr_lut.real_shift_ram.use_baseblock.use_hlutnm_srls.srl_loop[6].i_srl16e0
  -------------------------------------------------------------------
                         required time                         -1.985    
                         arrival time                           1.995    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/save_input_U0/trunc_ln557_3_reg_6921_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/save_input_U0/trunc_ln565_3_reg_6940_pp0_iter2_reg_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.128ns  (logic 0.061ns (47.656%)  route 0.067ns (52.344%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.097ns
    Source Clock Delay      (SCD):    1.818ns
    Clock Pessimism Removal (CPR):    0.223ns
  Clock Net Delay (Source):      1.636ns (routing 0.510ns, distribution 1.126ns)
  Clock Net Delay (Destination): 1.871ns (routing 0.565ns, distribution 1.306ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=89571, routed)       1.636     1.818    SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/save_input_U0/ap_clk
    SLICE_X43Y10         FDRE                                         r  SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/save_input_U0/trunc_ln557_3_reg_6921_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y10         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.061     1.879 r  SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/save_input_U0/trunc_ln557_3_reg_6921_reg[29]/Q
                         net (fo=2, routed)           0.067     1.946    SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/save_input_U0/trunc_ln557_3_reg_6921[29]
    SLICE_X43Y11         FDRE                                         r  SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/save_input_U0/trunc_ln565_3_reg_6940_pp0_iter2_reg_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=89571, routed)       1.871     2.097    SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/save_input_U0/ap_clk
    SLICE_X43Y11         FDRE                                         r  SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/save_input_U0/trunc_ln565_3_reg_6940_pp0_iter2_reg_reg[29]/C
                         clock pessimism             -0.223     1.874    
    SLICE_X43Y11         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.062     1.936    SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/save_input_U0/trunc_ln565_3_reg_6940_pp0_iter2_reg_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.936    
                         arrival time                           1.946    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 SCD_Inter_i/axi_smc/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][2][userdata][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            SCD_Inter_i/axi_smc/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_28_41/RAMG/I
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.164ns  (logic 0.060ns (36.585%)  route 0.104ns (63.415%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.096ns
    Source Clock Delay      (SCD):    1.801ns
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Net Delay (Source):      1.619ns (routing 0.510ns, distribution 1.109ns)
  Clock Net Delay (Destination): 1.870ns (routing 0.565ns, distribution 1.305ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=89571, routed)       1.619     1.801    SCD_Inter_i/axi_smc/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/s_sc_aclk
    SLICE_X41Y66         FDRE                                         r  SCD_Inter_i/axi_smc/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][2][userdata][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y66         FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.060     1.861 r  SCD_Inter_i/axi_smc/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum_reg[bytes][2][userdata][5]/Q
                         net (fo=1, routed)           0.104     1.965    SCD_Inter_i/axi_smc/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_28_41/DIG0
    SLICE_X41Y62         RAMD32                                       r  SCD_Inter_i/axi_smc/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_28_41/RAMG/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=89571, routed)       1.870     2.096    SCD_Inter_i/axi_smc/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_28_41/WCLK
    SLICE_X41Y62         RAMD32                                       r  SCD_Inter_i/axi_smc/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_28_41/RAMG/CLK
                         clock pessimism             -0.219     1.877    
    SLICE_X41Y62         RAMD32 (Hold_G5LUT_SLICEM_CLK_I)
                                                      0.078     1.955    SCD_Inter_i/axi_smc/inst/s03_nodes/s03_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_28_41/RAMG
  -------------------------------------------------------------------
                         required time                         -1.955    
                         arrival time                           1.965    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 SCD_Inter_i/model_SCD_0/inst/cm_fft_test_U0/grp_CMF_function_fu_4936/qbuf_cm_8_V_reg_1618_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            SCD_Inter_i/model_SCD_0/inst/cm_fft_test_U0/grp_CMF_function_fu_4936/grp_fft_32_function_fu_752/q_in_8_V_read_1_reg_45219_pp0_iter1_reg_reg[13]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.059ns (19.094%)  route 0.250ns (80.906%))
  Logic Levels:           0  
  Clock Path Skew:        0.243ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.059ns
    Source Clock Delay      (SCD):    1.713ns
    Clock Pessimism Removal (CPR):    0.103ns
  Clock Net Delay (Source):      1.531ns (routing 0.510ns, distribution 1.021ns)
  Clock Net Delay (Destination): 1.833ns (routing 0.565ns, distribution 1.268ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=89571, routed)       1.531     1.713    SCD_Inter_i/model_SCD_0/inst/cm_fft_test_U0/grp_CMF_function_fu_4936/ap_clk
    SLICE_X58Y131        FDRE                                         r  SCD_Inter_i/model_SCD_0/inst/cm_fft_test_U0/grp_CMF_function_fu_4936/qbuf_cm_8_V_reg_1618_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y131        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.059     1.772 r  SCD_Inter_i/model_SCD_0/inst/cm_fft_test_U0/grp_CMF_function_fu_4936/qbuf_cm_8_V_reg_1618_reg[13]/Q
                         net (fo=1, routed)           0.250     2.022    SCD_Inter_i/model_SCD_0/inst/cm_fft_test_U0/grp_CMF_function_fu_4936/grp_fft_32_function_fu_752/q_in_8_V_read_1_reg_45219_pp0_iter2_reg_reg[15]__0_0[13]
    SLICE_X54Y119        SRL16E                                       r  SCD_Inter_i/model_SCD_0/inst/cm_fft_test_U0/grp_CMF_function_fu_4936/grp_fft_32_function_fu_752/q_in_8_V_read_1_reg_45219_pp0_iter1_reg_reg[13]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=89571, routed)       1.833     2.059    SCD_Inter_i/model_SCD_0/inst/cm_fft_test_U0/grp_CMF_function_fu_4936/grp_fft_32_function_fu_752/ap_clk
    SLICE_X54Y119        SRL16E                                       r  SCD_Inter_i/model_SCD_0/inst/cm_fft_test_U0/grp_CMF_function_fu_4936/grp_fft_32_function_fu_752/q_in_8_V_read_1_reg_45219_pp0_iter1_reg_reg[13]_srl2/CLK
                         clock pessimism             -0.103     1.956    
    SLICE_X54Y119        SRL16E (Hold_F5LUT_SLICEM_CLK_D)
                                                      0.056     2.012    SCD_Inter_i/model_SCD_0/inst/cm_fft_test_U0/grp_CMF_function_fu_4936/grp_fft_32_function_fu_752/q_in_8_V_read_1_reg_45219_pp0_iter1_reg_reg[13]_srl2
  -------------------------------------------------------------------
                         required time                         -2.012    
                         arrival time                           2.022    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 SCD_Inter_i/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_lsh_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            SCD_Inter_i/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_addr_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.222ns  (logic 0.059ns (26.577%)  route 0.163ns (73.423%))
  Logic Levels:           0  
  Clock Path Skew:        0.152ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.759ns
    Clock Pessimism Removal (CPR):    0.103ns
  Clock Net Delay (Source):      1.577ns (routing 0.510ns, distribution 1.067ns)
  Clock Net Delay (Destination): 1.788ns (routing 0.565ns, distribution 1.223ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=89571, routed)       1.577     1.759    SCD_Inter_i/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X50Y121        FDRE                                         r  SCD_Inter_i/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_lsh_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y121        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.059     1.818 r  SCD_Inter_i/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_lsh_reg[14]/Q
                         net (fo=3, routed)           0.163     1.981    SCD_Inter_i/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_lsh_reg[14]
    SLICE_X51Y118        FDRE                                         r  SCD_Inter_i/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_addr_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=89571, routed)       1.788     2.014    SCD_Inter_i/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X51Y118        FDRE                                         r  SCD_Inter_i/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_addr_reg_reg[14]/C
                         clock pessimism             -0.103     1.911    
    SLICE_X51Y118        FDRE (Hold_EFF_SLICEL_C_D)
                                                      0.060     1.971    SCD_Inter_i/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_addr_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.971    
                         arrival time                           1.981    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 SCD_Inter_i/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_lsh_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            SCD_Inter_i/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_addr_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.058ns (23.673%)  route 0.187ns (76.326%))
  Logic Levels:           0  
  Clock Path Skew:        0.175ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.757ns
    Clock Pessimism Removal (CPR):    0.103ns
  Clock Net Delay (Source):      1.575ns (routing 0.510ns, distribution 1.065ns)
  Clock Net Delay (Destination): 1.809ns (routing 0.565ns, distribution 1.244ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=89571, routed)       1.575     1.757    SCD_Inter_i/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X50Y121        FDRE                                         r  SCD_Inter_i/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_lsh_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y121        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.058     1.815 r  SCD_Inter_i/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_lsh_reg[8]/Q
                         net (fo=3, routed)           0.187     2.002    SCD_Inter_i/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_lsh_reg[8]
    SLICE_X49Y116        FDRE                                         r  SCD_Inter_i/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_addr_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=89571, routed)       1.809     2.035    SCD_Inter_i/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/m_axi_s2mm_aclk
    SLICE_X49Y116        FDRE                                         r  SCD_Inter_i/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_addr_reg_reg[8]/C
                         clock pessimism             -0.103     1.932    
    SLICE_X49Y116        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.060     1.992    SCD_Inter_i/axi_dma_3/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_addr_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.992    
                         arrival time                           2.002    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 SCD_Inter_i/model_SCD_0/inst/cm_fft_test_U0/grp_CMF_function_fu_4936/grp_fft_32_function_fu_752/i_in_22_V_read_1_reg_45289_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            SCD_Inter_i/model_SCD_0/inst/cm_fft_test_U0/grp_CMF_function_fu_4936/grp_fft_32_function_fu_752/trunc_ln1333_43_reg_45476_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.193ns  (logic 0.107ns (55.440%)  route 0.086ns (44.560%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.123ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.001ns
    Source Clock Delay      (SCD):    1.757ns
    Clock Pessimism Removal (CPR):    0.121ns
  Clock Net Delay (Source):      1.575ns (routing 0.510ns, distribution 1.065ns)
  Clock Net Delay (Destination): 1.775ns (routing 0.565ns, distribution 1.210ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=89571, routed)       1.575     1.757    SCD_Inter_i/model_SCD_0/inst/cm_fft_test_U0/grp_CMF_function_fu_4936/grp_fft_32_function_fu_752/ap_clk
    SLICE_X59Y59         FDRE                                         r  SCD_Inter_i/model_SCD_0/inst/cm_fft_test_U0/grp_CMF_function_fu_4936/grp_fft_32_function_fu_752/i_in_22_V_read_1_reg_45289_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y59         FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.060     1.817 r  SCD_Inter_i/model_SCD_0/inst/cm_fft_test_U0/grp_CMF_function_fu_4936/grp_fft_32_function_fu_752/i_in_22_V_read_1_reg_45289_reg[1]/Q
                         net (fo=4, routed)           0.076     1.893    SCD_Inter_i/model_SCD_0/inst/cm_fft_test_U0/grp_CMF_function_fu_4936/grp_fft_32_function_fu_752/i_in_22_V_read_1_reg_45289[1]
    SLICE_X59Y60         CARRY8 (Prop_CARRY8_SLICEL_DI[1]_O[2])
                                                      0.047     1.940 r  SCD_Inter_i/model_SCD_0/inst/cm_fft_test_U0/grp_CMF_function_fu_4936/grp_fft_32_function_fu_752/trunc_ln1333_43_reg_45476_reg[6]_i_1__0/O[2]
                         net (fo=1, routed)           0.010     1.950    SCD_Inter_i/model_SCD_0/inst/cm_fft_test_U0/grp_CMF_function_fu_4936/grp_fft_32_function_fu_752/sub_ln1193_35_fu_1464_p2[2]
    SLICE_X59Y60         FDRE                                         r  SCD_Inter_i/model_SCD_0/inst/cm_fft_test_U0/grp_CMF_function_fu_4936/grp_fft_32_function_fu_752/trunc_ln1333_43_reg_45476_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=89571, routed)       1.775     2.001    SCD_Inter_i/model_SCD_0/inst/cm_fft_test_U0/grp_CMF_function_fu_4936/grp_fft_32_function_fu_752/ap_clk
    SLICE_X59Y60         FDRE                                         r  SCD_Inter_i/model_SCD_0/inst/cm_fft_test_U0/grp_CMF_function_fu_4936/grp_fft_32_function_fu_752/trunc_ln1333_43_reg_45476_reg[1]/C
                         clock pessimism             -0.121     1.880    
    SLICE_X59Y60         FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.060     1.940    SCD_Inter_i/model_SCD_0/inst/cm_fft_test_U0/grp_CMF_function_fu_4936/grp_fft_32_function_fu_752/trunc_ln1333_43_reg_45476_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.940    
                         arrival time                           1.950    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_306/p_Result_23_12_reg_11741_reg[52]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_306/Multi2Multi_dcmp_bkb_U14/din0_buf1_reg[52]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.058ns (33.526%)  route 0.115ns (66.474%))
  Logic Levels:           0  
  Clock Path Skew:        0.101ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.156ns
    Source Clock Delay      (SCD):    1.878ns
    Clock Pessimism Removal (CPR):    0.177ns
  Clock Net Delay (Source):      1.696ns (routing 0.510ns, distribution 1.186ns)
  Clock Net Delay (Destination): 1.930ns (routing 0.565ns, distribution 1.365ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=89571, routed)       1.696     1.878    SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_306/ap_clk
    SLICE_X69Y246        FDRE                                         r  SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_306/p_Result_23_12_reg_11741_reg[52]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y246        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.058     1.936 r  SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_306/p_Result_23_12_reg_11741_reg[52]/Q
                         net (fo=1, routed)           0.115     2.051    SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_306/Multi2Multi_dcmp_bkb_U14/Q[52]
    SLICE_X68Y244        FDRE                                         r  SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_306/Multi2Multi_dcmp_bkb_U14/din0_buf1_reg[52]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=89571, routed)       1.930     2.156    SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_306/Multi2Multi_dcmp_bkb_U14/ap_clk
    SLICE_X68Y244        FDRE                                         r  SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_306/Multi2Multi_dcmp_bkb_U14/din0_buf1_reg[52]/C
                         clock pessimism             -0.177     1.979    
    SLICE_X68Y244        FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.062     2.041    SCD_Inter_i/Multi2Multi_0/inst/grp_Threshold_func_fu_306/Multi2Multi_dcmp_bkb_U14/din0_buf1_reg[52]
  -------------------------------------------------------------------
                         required time                         -2.041    
                         arrival time                           2.051    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 SCD_Inter_i/Multi2One_0/inst/grp_Multi2One_func_fu_168/add_ln114_12_reg_4282_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            SCD_Inter_i/Multi2One_0/inst/grp_Multi2One_func_fu_168/countn_new_73_reg_1356_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.080ns (43.716%)  route 0.103ns (56.284%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.113ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.304ns
    Source Clock Delay      (SCD):    2.003ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Net Delay (Source):      1.821ns (routing 0.510ns, distribution 1.311ns)
  Clock Net Delay (Destination): 2.078ns (routing 0.565ns, distribution 1.513ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=89571, routed)       1.821     2.003    SCD_Inter_i/Multi2One_0/inst/grp_Multi2One_func_fu_168/ap_clk
    SLICE_X86Y267        FDRE                                         r  SCD_Inter_i/Multi2One_0/inst/grp_Multi2One_func_fu_168/add_ln114_12_reg_4282_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y267        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.058     2.061 r  SCD_Inter_i/Multi2One_0/inst/grp_Multi2One_func_fu_168/add_ln114_12_reg_4282_reg[1]/Q
                         net (fo=2, routed)           0.077     2.138    SCD_Inter_i/Multi2One_0/inst/grp_Multi2One_func_fu_168/add_ln114_12_reg_4282[1]
    SLICE_X87Y267        LUT5 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.022     2.160 r  SCD_Inter_i/Multi2One_0/inst/grp_Multi2One_func_fu_168/countn_new_73_reg_1356[1]_i_1/O
                         net (fo=1, routed)           0.026     2.186    SCD_Inter_i/Multi2One_0/inst/grp_Multi2One_func_fu_168/ap_phi_mux_countn_new_73_phi_fu_1360_p8[1]
    SLICE_X87Y267        FDRE                                         r  SCD_Inter_i/Multi2One_0/inst/grp_Multi2One_func_fu_168/countn_new_73_reg_1356_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=89571, routed)       2.078     2.304    SCD_Inter_i/Multi2One_0/inst/grp_Multi2One_func_fu_168/ap_clk
    SLICE_X87Y267        FDRE                                         r  SCD_Inter_i/Multi2One_0/inst/grp_Multi2One_func_fu_168/countn_new_73_reg_1356_reg[1]/C
                         clock pessimism             -0.188     2.116    
    SLICE_X87Y267        FDRE (Hold_EFF_SLICEM_C_D)
                                                      0.060     2.176    SCD_Inter_i/Multi2One_0/inst/grp_Multi2One_func_fu_168/countn_new_73_reg_1356_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.176    
                         arrival time                           2.186    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 SCD_Inter_i/Multi2One_0/inst/grp_Multi2One_func_fu_168/ap_phi_reg_pp0_iter0_countn_new_18_reg_746_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            SCD_Inter_i/Multi2One_0/inst/grp_Multi2One_func_fu_168/ap_phi_reg_pp0_iter0_countn_new_25_reg_764_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.165ns  (logic 0.058ns (35.152%)  route 0.107ns (64.848%))
  Logic Levels:           0  
  Clock Path Skew:        0.093ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.061ns
    Source Clock Delay      (SCD):    1.798ns
    Clock Pessimism Removal (CPR):    0.170ns
  Clock Net Delay (Source):      1.616ns (routing 0.510ns, distribution 1.106ns)
  Clock Net Delay (Destination): 1.835ns (routing 0.565ns, distribution 1.270ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=89571, routed)       1.616     1.798    SCD_Inter_i/Multi2One_0/inst/grp_Multi2One_func_fu_168/ap_clk
    SLICE_X49Y269        FDRE                                         r  SCD_Inter_i/Multi2One_0/inst/grp_Multi2One_func_fu_168/ap_phi_reg_pp0_iter0_countn_new_18_reg_746_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y269        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.058     1.856 r  SCD_Inter_i/Multi2One_0/inst/grp_Multi2One_func_fu_168/ap_phi_reg_pp0_iter0_countn_new_18_reg_746_reg[23]/Q
                         net (fo=2, routed)           0.107     1.963    SCD_Inter_i/Multi2One_0/inst/grp_Multi2One_func_fu_168/ap_phi_reg_pp0_iter0_countn_new_18_reg_746_reg_n_0_[23]
    SLICE_X50Y268        FDRE                                         r  SCD_Inter_i/Multi2One_0/inst/grp_Multi2One_func_fu_168/ap_phi_reg_pp0_iter0_countn_new_25_reg_764_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=89571, routed)       1.835     2.061    SCD_Inter_i/Multi2One_0/inst/grp_Multi2One_func_fu_168/ap_clk
    SLICE_X50Y268        FDRE                                         r  SCD_Inter_i/Multi2One_0/inst/grp_Multi2One_func_fu_168/ap_phi_reg_pp0_iter0_countn_new_25_reg_764_reg[23]/C
                         clock pessimism             -0.170     1.891    
    SLICE_X50Y268        FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.062     1.953    SCD_Inter_i/Multi2One_0/inst/grp_Multi2One_func_fu_168/ap_phi_reg_pp0_iter0_countn_new_25_reg_764_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.953    
                         arrival time                           1.963    
  -------------------------------------------------------------------
                         slack                                  0.010    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pl_0
Waveform(ns):       { 0.000 2.667 }
Period(ns):         5.333
Sources:            { SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     PS8/MAXIGP0ACLK     n/a            3.000         5.333       2.333      PS8_X0Y0      SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Min Period        n/a     PS8/MAXIGP1ACLK     n/a            3.000         5.333       2.333      PS8_X0Y0      SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP1ACLK
Min Period        n/a     PS8/SAXIGP0RCLK     n/a            3.000         5.333       2.333      PS8_X0Y0      SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0RCLK
Min Period        n/a     PS8/SAXIGP0WCLK     n/a            3.000         5.333       2.333      PS8_X0Y0      SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0WCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.569         5.333       3.764      RAMB18_X5Y6   SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_130/i_fft_V_U/preprocess_i_fft_V_memcore_U/preprocess_i_fft_V_memcore_ram_U/ram_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.569         5.333       3.764      RAMB18_X5Y7   SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_130/q_fft_V_U/preprocess_i_fft_V_memcore_U/preprocess_i_fft_V_memcore_ram_U/ram_reg_bram_0/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.569         5.333       3.764      RAMB18_X4Y8   SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_130/xk_channel_U/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.569         5.333       3.764      RAMB18_X4Y8   SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_130/xk_channel_U/mem_reg/CLKBWRCLK
Min Period        n/a     RAMB18E2/CLKARDCLK  n/a            1.569         5.333       3.764      RAMB18_X3Y7   SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_130/xn_channel_U/mem_reg/CLKARDCLK
Min Period        n/a     RAMB18E2/CLKBWRCLK  n/a            1.569         5.333       3.764      RAMB18_X3Y7   SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_130/xn_channel_U/mem_reg/CLKBWRCLK
Low Pulse Width   Fast    PS8/MAXIGP0ACLK     n/a            1.500         2.667       1.166      PS8_X0Y0      SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Low Pulse Width   Fast    PS8/MAXIGP1ACLK     n/a            1.500         2.667       1.166      PS8_X0Y0      SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP1ACLK
Low Pulse Width   Fast    PS8/SAXIGP0RCLK     n/a            1.500         2.667       1.166      PS8_X0Y0      SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0RCLK
Low Pulse Width   Fast    PS8/SAXIGP0WCLK     n/a            1.500         2.667       1.166      PS8_X0Y0      SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0WCLK
Low Pulse Width   Slow    PS8/MAXIGP0ACLK     n/a            1.500         2.667       1.167      PS8_X0Y0      SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Low Pulse Width   Slow    PS8/SAXIGP0RCLK     n/a            1.500         2.667       1.167      PS8_X0Y0      SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0RCLK
Low Pulse Width   Slow    PS8/SAXIGP0WCLK     n/a            1.500         2.667       1.167      PS8_X0Y0      SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0WCLK
Low Pulse Width   Slow    PS8/MAXIGP1ACLK     n/a            1.500         2.667       1.167      PS8_X0Y0      SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP1ACLK
Low Pulse Width   Slow    RAMB18E2/CLKARDCLK  n/a            0.542         2.666       2.124      RAMB18_X4Y26  SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_70/fft_ip_256_array_U0/grp_fft_config1_s_fu_45/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/MEM/blk_ram.use_bram_only.mem/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/CLKARDCLK
Low Pulse Width   Slow    RAMB18E2/CLKBWRCLK  n/a            0.542         2.666       2.124      RAMB18_X7Y6   SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_110/xk_channel_U/mem_reg/CLKBWRCLK
High Pulse Width  Slow    PS8/MAXIGP0ACLK     n/a            1.500         2.667       1.166      PS8_X0Y0      SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
High Pulse Width  Slow    PS8/MAXIGP1ACLK     n/a            1.500         2.667       1.166      PS8_X0Y0      SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP1ACLK
High Pulse Width  Slow    PS8/SAXIGP0RCLK     n/a            1.500         2.667       1.166      PS8_X0Y0      SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0RCLK
High Pulse Width  Slow    PS8/SAXIGP0WCLK     n/a            1.500         2.667       1.166      PS8_X0Y0      SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0WCLK
High Pulse Width  Fast    PS8/SAXIGP0RCLK     n/a            1.500         2.667       1.167      PS8_X0Y0      SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0RCLK
High Pulse Width  Fast    PS8/SAXIGP0WCLK     n/a            1.500         2.667       1.167      PS8_X0Y0      SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/SAXIGP0WCLK
High Pulse Width  Fast    PS8/MAXIGP0ACLK     n/a            1.500         2.667       1.167      PS8_X0Y0      SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
High Pulse Width  Fast    PS8/MAXIGP1ACLK     n/a            1.500         2.667       1.167      PS8_X0Y0      SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP1ACLK
High Pulse Width  Fast    RAMB18E2/CLKBWRCLK  n/a            0.542         2.667       2.125      RAMB18_X3Y14  SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_90/fft_ip_256_array_U0/grp_fft_config1_s_fu_45/inst/U0/i_synth/xfft_inst/non_floating_point.arch_d.xfft_inst/pe_gen[0].natural_order_input.PE/FB_1.BF_1/MEM/blk_ram.use_bram_only.mem/depths_3to9.ram_loop[0].use_RAMB18.SDP_RAMB18E1_36x512/CLKBWRCLK
High Pulse Width  Fast    RAMB18E2/CLKARDCLK  n/a            0.542         2.667       2.125      RAMB18_X5Y6   SCD_Inter_i/model_SCD_0/inst/complexDemodulate_ar_U0/preprocess_parallel_U0/grp_preprocess_fu_130/i_fft_V_U/preprocess_i_fft_V_memcore_U/preprocess_i_fft_V_memcore_ram_U/ram_reg_bram_0/CLKARDCLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        3.562ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.208ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.562ns  (required time - arrival time)
  Source:                 SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.333ns  (clk_pl_0 rise@5.333ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.467ns  (logic 0.179ns (12.202%)  route 1.288ns (87.798%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.852ns = ( 7.185 - 5.333 ) 
    Source Clock Delay      (SCD):    2.154ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.213ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.928ns (routing 0.565ns, distribution 1.363ns)
  Clock Net Delay (Destination): 1.670ns (routing 0.510ns, distribution 1.160ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=89571, routed)       1.928     2.154    SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X24Y68         FDRE                                         r  SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y68         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     2.233 f  SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.212     2.445    SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X24Y68         LUT3 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.100     2.545 f  SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          1.076     3.621    SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X27Y84         FDCE                                         f  SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      5.333     5.333 r  
    PS8_X0Y0             PS8                          0.000     5.333 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     5.490    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     5.515 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=89571, routed)       1.670     7.185    SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X27Y84         FDCE                                         r  SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism              0.176     7.361    
                         clock uncertainty           -0.112     7.249    
    SLICE_X27Y84         FDCE (Recov_HFF_SLICEM_C_CLR)
                                                     -0.066     7.183    SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          7.183    
                         arrival time                          -3.621    
  -------------------------------------------------------------------
                         slack                                  3.562    

Slack (MET) :             3.562ns  (required time - arrival time)
  Source:                 SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.333ns  (clk_pl_0 rise@5.333ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.467ns  (logic 0.179ns (12.202%)  route 1.288ns (87.798%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.852ns = ( 7.185 - 5.333 ) 
    Source Clock Delay      (SCD):    2.154ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.213ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.928ns (routing 0.565ns, distribution 1.363ns)
  Clock Net Delay (Destination): 1.670ns (routing 0.510ns, distribution 1.160ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=89571, routed)       1.928     2.154    SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X24Y68         FDRE                                         r  SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y68         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     2.233 f  SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.212     2.445    SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X24Y68         LUT3 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.100     2.545 f  SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          1.076     3.621    SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X27Y84         FDCE                                         f  SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      5.333     5.333 r  
    PS8_X0Y0             PS8                          0.000     5.333 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     5.490    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     5.515 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=89571, routed)       1.670     7.185    SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X27Y84         FDCE                                         r  SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism              0.176     7.361    
                         clock uncertainty           -0.112     7.249    
    SLICE_X27Y84         FDCE (Recov_GFF_SLICEM_C_CLR)
                                                     -0.066     7.183    SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          7.183    
                         arrival time                          -3.621    
  -------------------------------------------------------------------
                         slack                                  3.562    

Slack (MET) :             3.562ns  (required time - arrival time)
  Source:                 SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.333ns  (clk_pl_0 rise@5.333ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.467ns  (logic 0.179ns (12.202%)  route 1.288ns (87.798%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.852ns = ( 7.185 - 5.333 ) 
    Source Clock Delay      (SCD):    2.154ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.213ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.928ns (routing 0.565ns, distribution 1.363ns)
  Clock Net Delay (Destination): 1.670ns (routing 0.510ns, distribution 1.160ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=89571, routed)       1.928     2.154    SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X24Y68         FDRE                                         r  SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y68         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     2.233 f  SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.212     2.445    SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X24Y68         LUT3 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.100     2.545 f  SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          1.076     3.621    SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X27Y84         FDCE                                         f  SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      5.333     5.333 r  
    PS8_X0Y0             PS8                          0.000     5.333 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     5.490    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     5.515 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=89571, routed)       1.670     7.185    SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X27Y84         FDCE                                         r  SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism              0.176     7.361    
                         clock uncertainty           -0.112     7.249    
    SLICE_X27Y84         FDCE (Recov_FFF_SLICEM_C_CLR)
                                                     -0.066     7.183    SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                          7.183    
                         arrival time                          -3.621    
  -------------------------------------------------------------------
                         slack                                  3.562    

Slack (MET) :             3.562ns  (required time - arrival time)
  Source:                 SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.333ns  (clk_pl_0 rise@5.333ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.467ns  (logic 0.179ns (12.202%)  route 1.288ns (87.798%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.852ns = ( 7.185 - 5.333 ) 
    Source Clock Delay      (SCD):    2.154ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.213ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.928ns (routing 0.565ns, distribution 1.363ns)
  Clock Net Delay (Destination): 1.670ns (routing 0.510ns, distribution 1.160ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=89571, routed)       1.928     2.154    SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X24Y68         FDRE                                         r  SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y68         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     2.233 f  SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.212     2.445    SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X24Y68         LUT3 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.100     2.545 f  SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          1.076     3.621    SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X27Y84         FDCE                                         f  SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      5.333     5.333 r  
    PS8_X0Y0             PS8                          0.000     5.333 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     5.490    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     5.515 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=89571, routed)       1.670     7.185    SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X27Y84         FDCE                                         r  SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/C
                         clock pessimism              0.176     7.361    
                         clock uncertainty           -0.112     7.249    
    SLICE_X27Y84         FDCE (Recov_HFF2_SLICEM_C_CLR)
                                                     -0.066     7.183    SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          7.183    
                         arrival time                          -3.621    
  -------------------------------------------------------------------
                         slack                                  3.562    

Slack (MET) :             3.562ns  (required time - arrival time)
  Source:                 SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.333ns  (clk_pl_0 rise@5.333ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.467ns  (logic 0.179ns (12.202%)  route 1.288ns (87.798%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.852ns = ( 7.185 - 5.333 ) 
    Source Clock Delay      (SCD):    2.154ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.213ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.928ns (routing 0.565ns, distribution 1.363ns)
  Clock Net Delay (Destination): 1.670ns (routing 0.510ns, distribution 1.160ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=89571, routed)       1.928     2.154    SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X24Y68         FDRE                                         r  SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y68         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     2.233 f  SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.212     2.445    SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X24Y68         LUT3 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.100     2.545 f  SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          1.076     3.621    SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X27Y84         FDCE                                         f  SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      5.333     5.333 r  
    PS8_X0Y0             PS8                          0.000     5.333 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     5.490    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     5.515 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=89571, routed)       1.670     7.185    SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X27Y84         FDCE                                         r  SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                         clock pessimism              0.176     7.361    
                         clock uncertainty           -0.112     7.249    
    SLICE_X27Y84         FDCE (Recov_GFF2_SLICEM_C_CLR)
                                                     -0.066     7.183    SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          7.183    
                         arrival time                          -3.621    
  -------------------------------------------------------------------
                         slack                                  3.562    

Slack (MET) :             3.562ns  (required time - arrival time)
  Source:                 SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.333ns  (clk_pl_0 rise@5.333ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.467ns  (logic 0.179ns (12.202%)  route 1.288ns (87.798%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.852ns = ( 7.185 - 5.333 ) 
    Source Clock Delay      (SCD):    2.154ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.213ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.928ns (routing 0.565ns, distribution 1.363ns)
  Clock Net Delay (Destination): 1.670ns (routing 0.510ns, distribution 1.160ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=89571, routed)       1.928     2.154    SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X24Y68         FDRE                                         r  SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y68         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     2.233 f  SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.212     2.445    SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X24Y68         LUT3 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.100     2.545 f  SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          1.076     3.621    SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X27Y84         FDCE                                         f  SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      5.333     5.333 r  
    PS8_X0Y0             PS8                          0.000     5.333 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     5.490    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     5.515 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=89571, routed)       1.670     7.185    SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X27Y84         FDCE                                         r  SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                         clock pessimism              0.176     7.361    
                         clock uncertainty           -0.112     7.249    
    SLICE_X27Y84         FDCE (Recov_FFF2_SLICEM_C_CLR)
                                                     -0.066     7.183    SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                          7.183    
                         arrival time                          -3.621    
  -------------------------------------------------------------------
                         slack                                  3.562    

Slack (MET) :             3.562ns  (required time - arrival time)
  Source:                 SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.333ns  (clk_pl_0 rise@5.333ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.467ns  (logic 0.179ns (12.202%)  route 1.288ns (87.798%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.126ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.852ns = ( 7.185 - 5.333 ) 
    Source Clock Delay      (SCD):    2.154ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.213ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.928ns (routing 0.565ns, distribution 1.363ns)
  Clock Net Delay (Destination): 1.670ns (routing 0.510ns, distribution 1.160ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=89571, routed)       1.928     2.154    SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X24Y68         FDRE                                         r  SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y68         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     2.233 f  SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.212     2.445    SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X24Y68         LUT3 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.100     2.545 f  SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          1.076     3.621    SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X27Y84         FDCE                                         f  SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      5.333     5.333 r  
    PS8_X0Y0             PS8                          0.000     5.333 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     5.490    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     5.515 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=89571, routed)       1.670     7.185    SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X27Y84         FDCE                                         r  SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/C
                         clock pessimism              0.176     7.361    
                         clock uncertainty           -0.112     7.249    
    SLICE_X27Y84         FDCE (Recov_EFF2_SLICEM_C_CLR)
                                                     -0.066     7.183    SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                          7.183    
                         arrival time                          -3.621    
  -------------------------------------------------------------------
                         slack                                  3.562    

Slack (MET) :             3.668ns  (required time - arrival time)
  Source:                 SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.333ns  (clk_pl_0 rise@5.333ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.360ns  (logic 0.179ns (13.162%)  route 1.181ns (86.838%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.851ns = ( 7.184 - 5.333 ) 
    Source Clock Delay      (SCD):    2.154ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.213ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.928ns (routing 0.565ns, distribution 1.363ns)
  Clock Net Delay (Destination): 1.669ns (routing 0.510ns, distribution 1.159ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=89571, routed)       1.928     2.154    SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X24Y68         FDRE                                         r  SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y68         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     2.233 f  SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.212     2.445    SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X24Y68         LUT3 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.100     2.545 f  SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.969     3.514    SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X26Y83         FDCE                                         f  SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      5.333     5.333 r  
    PS8_X0Y0             PS8                          0.000     5.333 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     5.490    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     5.515 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=89571, routed)       1.669     7.184    SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X26Y83         FDCE                                         r  SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism              0.176     7.360    
                         clock uncertainty           -0.112     7.248    
    SLICE_X26Y83         FDCE (Recov_HFF2_SLICEL_C_CLR)
                                                     -0.066     7.182    SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          7.182    
                         arrival time                          -3.514    
  -------------------------------------------------------------------
                         slack                                  3.668    

Slack (MET) :             3.668ns  (required time - arrival time)
  Source:                 SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.333ns  (clk_pl_0 rise@5.333ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.360ns  (logic 0.179ns (13.162%)  route 1.181ns (86.838%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.851ns = ( 7.184 - 5.333 ) 
    Source Clock Delay      (SCD):    2.154ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.213ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.928ns (routing 0.565ns, distribution 1.363ns)
  Clock Net Delay (Destination): 1.669ns (routing 0.510ns, distribution 1.159ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=89571, routed)       1.928     2.154    SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X24Y68         FDRE                                         r  SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y68         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     2.233 f  SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.212     2.445    SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X24Y68         LUT3 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.100     2.545 f  SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.969     3.514    SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]_0
    SLICE_X26Y83         FDCE                                         f  SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      5.333     5.333 r  
    PS8_X0Y0             PS8                          0.000     5.333 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     5.490    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     5.515 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=89571, routed)       1.669     7.184    SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X26Y83         FDCE                                         r  SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/C
                         clock pessimism              0.176     7.360    
                         clock uncertainty           -0.112     7.248    
    SLICE_X26Y83         FDCE (Recov_GFF2_SLICEL_C_CLR)
                                                     -0.066     7.182    SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                          7.182    
                         arrival time                          -3.514    
  -------------------------------------------------------------------
                         slack                                  3.668    

Slack (MET) :             3.668ns  (required time - arrival time)
  Source:                 SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.333ns  (clk_pl_0 rise@5.333ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.360ns  (logic 0.179ns (13.162%)  route 1.181ns (86.838%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.851ns = ( 7.184 - 5.333 ) 
    Source Clock Delay      (SCD):    2.154ns
    Clock Pessimism Removal (CPR):    0.176ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.213ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.928ns (routing 0.565ns, distribution 1.363ns)
  Clock Net Delay (Destination): 1.669ns (routing 0.510ns, distribution 1.159ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=89571, routed)       1.928     2.154    SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X24Y68         FDRE                                         r  SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y68         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     2.233 f  SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.212     2.445    SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X24Y68         LUT3 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.100     2.545 f  SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.969     3.514    SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X26Y83         FDCE                                         f  SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      5.333     5.333 r  
    PS8_X0Y0             PS8                          0.000     5.333 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     5.490    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     5.515 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=89571, routed)       1.669     7.184    SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X26Y83         FDCE                                         r  SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                         clock pessimism              0.176     7.360    
                         clock uncertainty           -0.112     7.248    
    SLICE_X26Y83         FDCE (Recov_HFF_SLICEL_C_CLR)
                                                     -0.066     7.182    SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                          7.182    
                         arrival time                          -3.514    
  -------------------------------------------------------------------
                         slack                                  3.668    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.062ns (30.542%)  route 0.141ns (69.458%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.302ns
    Source Clock Delay      (SCD):    1.144ns
    Clock Pessimism Removal (CPR):    0.143ns
  Clock Net Delay (Source):      1.024ns (routing 0.304ns, distribution 0.720ns)
  Clock Net Delay (Destination): 1.155ns (routing 0.340ns, distribution 0.815ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=89571, routed)       1.024     1.144    SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X26Y125        FDRE                                         r  SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y125        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.040     1.184 f  SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.073     1.257    SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X26Y125        LUT3 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.022     1.279 f  SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.068     1.347    SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X26Y125        FDPE                                         f  SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=89571, routed)       1.155     1.302    SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X26Y125        FDPE                                         r  SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/C
                         clock pessimism             -0.143     1.159    
    SLICE_X26Y125        FDPE (Remov_EFF_SLICEL_C_PRE)
                                                     -0.020     1.139    SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.139    
                         arrival time                           1.347    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.062ns (30.542%)  route 0.141ns (69.458%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.302ns
    Source Clock Delay      (SCD):    1.144ns
    Clock Pessimism Removal (CPR):    0.143ns
  Clock Net Delay (Source):      1.024ns (routing 0.304ns, distribution 0.720ns)
  Clock Net Delay (Destination): 1.155ns (routing 0.340ns, distribution 0.815ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=89571, routed)       1.024     1.144    SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X26Y125        FDRE                                         r  SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y125        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.040     1.184 f  SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.073     1.257    SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X26Y125        LUT3 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.022     1.279 f  SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.068     1.347    SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X26Y125        FDPE                                         f  SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=89571, routed)       1.155     1.302    SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X26Y125        FDPE                                         r  SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/C
                         clock pessimism             -0.143     1.159    
    SLICE_X26Y125        FDPE (Remov_EFF2_SLICEL_C_PRE)
                                                     -0.020     1.139    SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -1.139    
                         arrival time                           1.347    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.062ns (30.542%)  route 0.141ns (69.458%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.302ns
    Source Clock Delay      (SCD):    1.144ns
    Clock Pessimism Removal (CPR):    0.143ns
  Clock Net Delay (Source):      1.024ns (routing 0.304ns, distribution 0.720ns)
  Clock Net Delay (Destination): 1.155ns (routing 0.340ns, distribution 0.815ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=89571, routed)       1.024     1.144    SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X26Y125        FDRE                                         r  SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y125        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.040     1.184 f  SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.073     1.257    SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X26Y125        LUT3 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.022     1.279 f  SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.068     1.347    SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X26Y125        FDPE                                         f  SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=89571, routed)       1.155     1.302    SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X26Y125        FDPE                                         r  SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
                         clock pessimism             -0.143     1.159    
    SLICE_X26Y125        FDPE (Remov_FFF_SLICEL_C_PRE)
                                                     -0.020     1.139    SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.139    
                         arrival time                           1.347    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.062ns (30.542%)  route 0.141ns (69.458%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.302ns
    Source Clock Delay      (SCD):    1.144ns
    Clock Pessimism Removal (CPR):    0.143ns
  Clock Net Delay (Source):      1.024ns (routing 0.304ns, distribution 0.720ns)
  Clock Net Delay (Destination): 1.155ns (routing 0.340ns, distribution 0.815ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=89571, routed)       1.024     1.144    SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X26Y125        FDRE                                         r  SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y125        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.040     1.184 f  SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.073     1.257    SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X26Y125        LUT3 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.022     1.279 f  SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.068     1.347    SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X26Y125        FDPE                                         f  SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=89571, routed)       1.155     1.302    SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X26Y125        FDPE                                         r  SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                         clock pessimism             -0.143     1.159    
    SLICE_X26Y125        FDPE (Remov_FFF2_SLICEL_C_PRE)
                                                     -0.020     1.139    SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -1.139    
                         arrival time                           1.347    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.062ns (30.542%)  route 0.141ns (69.458%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.302ns
    Source Clock Delay      (SCD):    1.144ns
    Clock Pessimism Removal (CPR):    0.143ns
  Clock Net Delay (Source):      1.024ns (routing 0.304ns, distribution 0.720ns)
  Clock Net Delay (Destination): 1.155ns (routing 0.340ns, distribution 0.815ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=89571, routed)       1.024     1.144    SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X26Y125        FDRE                                         r  SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y125        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.040     1.184 f  SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.073     1.257    SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X26Y125        LUT3 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.022     1.279 f  SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.068     1.347    SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X26Y125        FDCE                                         f  SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=89571, routed)       1.155     1.302    SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X26Y125        FDCE                                         r  SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism             -0.143     1.159    
    SLICE_X26Y125        FDCE (Remov_GFF_SLICEL_C_CLR)
                                                     -0.020     1.139    SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.139    
                         arrival time                           1.347    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.062ns (30.542%)  route 0.141ns (69.458%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.302ns
    Source Clock Delay      (SCD):    1.144ns
    Clock Pessimism Removal (CPR):    0.143ns
  Clock Net Delay (Source):      1.024ns (routing 0.304ns, distribution 0.720ns)
  Clock Net Delay (Destination): 1.155ns (routing 0.340ns, distribution 0.815ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=89571, routed)       1.024     1.144    SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X26Y125        FDRE                                         r  SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y125        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.040     1.184 f  SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.073     1.257    SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X26Y125        LUT3 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.022     1.279 f  SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.068     1.347    SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X26Y125        FDCE                                         f  SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=89571, routed)       1.155     1.302    SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X26Y125        FDCE                                         r  SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism             -0.143     1.159    
    SLICE_X26Y125        FDCE (Remov_HFF2_SLICEL_C_CLR)
                                                     -0.020     1.139    SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.139    
                         arrival time                           1.347    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.062ns (30.542%)  route 0.141ns (69.458%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.302ns
    Source Clock Delay      (SCD):    1.144ns
    Clock Pessimism Removal (CPR):    0.143ns
  Clock Net Delay (Source):      1.024ns (routing 0.304ns, distribution 0.720ns)
  Clock Net Delay (Destination): 1.155ns (routing 0.340ns, distribution 0.815ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=89571, routed)       1.024     1.144    SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X26Y125        FDRE                                         r  SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y125        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.040     1.184 f  SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.073     1.257    SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X26Y125        LUT3 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.022     1.279 f  SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.068     1.347    SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg_0
    SLICE_X26Y125        FDCE                                         f  SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=89571, routed)       1.155     1.302    SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/clk
    SLICE_X26Y125        FDCE                                         r  SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
                         clock pessimism             -0.143     1.159    
    SLICE_X26Y125        FDCE (Remov_GFF2_SLICEL_C_CLR)
                                                     -0.020     1.139    SCD_Inter_i/ps8_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg
  -------------------------------------------------------------------
                         required time                         -1.139    
                         arrival time                           1.347    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.073ns (22.054%)  route 0.258ns (77.946%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.349ns
    Source Clock Delay      (SCD):    1.147ns
    Clock Pessimism Removal (CPR):    0.063ns
  Clock Net Delay (Source):      1.027ns (routing 0.304ns, distribution 0.723ns)
  Clock Net Delay (Destination): 1.202ns (routing 0.340ns, distribution 0.862ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=89571, routed)       1.027     1.147    SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X24Y166        FDRE                                         r  SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y166        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     1.185 f  SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.078     1.263    SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X24Y166        LUT3 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.035     1.298 f  SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.180     1.478    SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X25Y181        FDCE                                         f  SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=89571, routed)       1.202     1.349    SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X25Y181        FDCE                                         r  SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.063     1.286    
    SLICE_X25Y181        FDCE (Remov_EFF_SLICEL_C_CLR)
                                                     -0.020     1.266    SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.266    
                         arrival time                           1.478    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.073ns (22.054%)  route 0.258ns (77.946%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.349ns
    Source Clock Delay      (SCD):    1.147ns
    Clock Pessimism Removal (CPR):    0.063ns
  Clock Net Delay (Source):      1.027ns (routing 0.304ns, distribution 0.723ns)
  Clock Net Delay (Destination): 1.202ns (routing 0.340ns, distribution 0.862ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=89571, routed)       1.027     1.147    SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X24Y166        FDRE                                         r  SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y166        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     1.185 f  SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.078     1.263    SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X24Y166        LUT3 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.035     1.298 f  SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.180     1.478    SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X25Y181        FDCE                                         f  SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=89571, routed)       1.202     1.349    SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X25Y181        FDCE                                         r  SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                         clock pessimism             -0.063     1.286    
    SLICE_X25Y181        FDCE (Remov_EFF2_SLICEL_C_CLR)
                                                     -0.020     1.266    SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.266    
                         arrival time                           1.478    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Destination:            SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@2.667ns period=5.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.073ns (22.054%)  route 0.258ns (77.946%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.349ns
    Source Clock Delay      (SCD):    1.147ns
    Clock Pessimism Removal (CPR):    0.063ns
  Clock Net Delay (Source):      1.027ns (routing 0.304ns, distribution 0.723ns)
  Clock Net Delay (Destination): 1.202ns (routing 0.340ns, distribution 0.862ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=89571, routed)       1.027     1.147    SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X24Y166        FDRE                                         r  SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y166        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     1.185 f  SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.078     1.263    SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/sckt_wr_rst_cc[1]
    SLICE_X24Y166        LUT3 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.035     1.298 f  SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2/O
                         net (fo=32, routed)          0.180     1.478    SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X25Y181        FDCE                                         f  SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    SCD_Inter_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y71        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  SCD_Inter_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X2Y2 (CLOCK_ROOT)    net (fo=89571, routed)       1.202     1.349    SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X25Y181        FDCE                                         r  SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                         clock pessimism             -0.063     1.286    
    SLICE_X25Y181        FDCE (Remov_FFF_SLICEL_C_CLR)
                                                     -0.020     1.266    SCD_Inter_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.266    
                         arrival time                           1.478    
  -------------------------------------------------------------------
                         slack                                  0.212    





