0.7
2020.2
Nov  8 2024
22:36:57
C:/Users/Enoch/Git/Digital-Design-Learning/ram_single_port_sync_read/ram_single_port_sync_read.sim/sim_1/synth/func/xsim/ram_sp_sync_read_func_synth.v,1755469973,verilog,,,,glbl;ram_sp_sync_read,,,,,,,,
