INFO: [HLS 200-10] Running 'C:/Xilinx/Vivado/2017.3/bin/unwrapped/win64.o/vivado_hls.exe'
INFO: [HLS 200-10] For user 'Xavier' on host 'xaviermarinb4d2' (Windows NT_amd64 version 6.1) on Wed Jan 24 19:02:16 +0100 2018
INFO: [HLS 200-10] In directory 'Y:/Documents/MesDocuments/Cours_nsave/Enseirb-E3_nsave/pr310/git/Xavier_commit/hls'
INFO: [HLS 200-10] Opening project 'Y:/Documents/MesDocuments/Cours_nsave/Enseirb-E3_nsave/pr310/git/Xavier_commit/hls/test_module'.
INFO: [HLS 200-10] Opening solution 'Y:/Documents/MesDocuments/Cours_nsave/Enseirb-E3_nsave/pr310/git/Xavier_commit/hls/test_module/solution1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7a100tcsg324-1'
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
make: `csim.exe' is up to date.

             SystemC 2.3.0-ASI --- Jul  4 2013 11:46:47
        Copyright (c) 1996-2012 by all Contributors,
        ALL RIGHTS RESERVED

Initialisation des composants...
Creation du signal d'horloge...
Creation des signaux d'interconnexion...
Mapping des composants...
Lancement de la simulation du circuit...
Opening serial port successful...
1
avant assert
apres assert
