inv03f 1000
R0_nwell_X1
0 0 2 Nov 18 13:49:02 2024
Rule File Pathname: /home/cae1/Desktop/FPGA-OpenFPGA/ASIC_ADC/Cadence_sky/Sky130_DRC/drc_run/.technology.rul
"nwell_X1: off 0.005 grid nwell vertex"
R1_diff_X1
0 0 2 Nov 18 13:49:02 2024
Rule File Pathname: /home/cae1/Desktop/FPGA-OpenFPGA/ASIC_ADC/Cadence_sky/Sky130_DRC/drc_run/.technology.rul
"diff_X1: off 0.005 grid diff vertex"
R2_poly_X1
0 0 2 Nov 18 13:49:02 2024
Rule File Pathname: /home/cae1/Desktop/FPGA-OpenFPGA/ASIC_ADC/Cadence_sky/Sky130_DRC/drc_run/.technology.rul
"poly_X1: off 0.005 grid poly vertex"
R3_li1_X1
0 0 2 Nov 18 13:49:02 2024
Rule File Pathname: /home/cae1/Desktop/FPGA-OpenFPGA/ASIC_ADC/Cadence_sky/Sky130_DRC/drc_run/.technology.rul
"li1_X1: off 0.005 grid li1 vertex"
R4_mcon_X1
0 0 2 Nov 18 13:49:02 2024
Rule File Pathname: /home/cae1/Desktop/FPGA-OpenFPGA/ASIC_ADC/Cadence_sky/Sky130_DRC/drc_run/.technology.rul
"mcon_X1: off 0.005 grid mcon vertex"
R5_met1_X1
0 0 2 Nov 18 13:49:02 2024
Rule File Pathname: /home/cae1/Desktop/FPGA-OpenFPGA/ASIC_ADC/Cadence_sky/Sky130_DRC/drc_run/.technology.rul
"met1_X1: off 0.005 grid met1 vertex"
R6_via_X1
0 0 2 Nov 18 13:49:02 2024
Rule File Pathname: /home/cae1/Desktop/FPGA-OpenFPGA/ASIC_ADC/Cadence_sky/Sky130_DRC/drc_run/.technology.rul
"via_X1: off 0.005 grid via vertex"
R7_met2_X1
0 0 2 Nov 18 13:49:02 2024
Rule File Pathname: /home/cae1/Desktop/FPGA-OpenFPGA/ASIC_ADC/Cadence_sky/Sky130_DRC/drc_run/.technology.rul
"met2_X1: off 0.005 grid met2 vertex"
R8_via2_X1
0 0 2 Nov 18 13:49:02 2024
Rule File Pathname: /home/cae1/Desktop/FPGA-OpenFPGA/ASIC_ADC/Cadence_sky/Sky130_DRC/drc_run/.technology.rul
"via2_X1: off 0.005 grid via2 vertex"
R9_met3_X1
0 0 2 Nov 18 13:49:02 2024
Rule File Pathname: /home/cae1/Desktop/FPGA-OpenFPGA/ASIC_ADC/Cadence_sky/Sky130_DRC/drc_run/.technology.rul
"met3_X1: off 0.005 grid met3 vertex"
R10_via3_X1
0 0 2 Nov 18 13:49:02 2024
Rule File Pathname: /home/cae1/Desktop/FPGA-OpenFPGA/ASIC_ADC/Cadence_sky/Sky130_DRC/drc_run/.technology.rul
"via3_X1: off 0.005 grid via3 vertex"
R11_met4_X1
0 0 2 Nov 18 13:49:02 2024
Rule File Pathname: /home/cae1/Desktop/FPGA-OpenFPGA/ASIC_ADC/Cadence_sky/Sky130_DRC/drc_run/.technology.rul
"met4_X1: off 0.005 grid met4 vertex"
R12_via4_X1
0 0 2 Nov 18 13:49:02 2024
Rule File Pathname: /home/cae1/Desktop/FPGA-OpenFPGA/ASIC_ADC/Cadence_sky/Sky130_DRC/drc_run/.technology.rul
"via4_X1: off 0.005 grid via4 vertex"
R13_met5_X1
0 0 2 Nov 18 13:49:02 2024
Rule File Pathname: /home/cae1/Desktop/FPGA-OpenFPGA/ASIC_ADC/Cadence_sky/Sky130_DRC/drc_run/.technology.rul
"met5_X1: off 0.005 grid met5 vertex"
R14_pad_X1
0 0 2 Nov 18 13:49:02 2024
Rule File Pathname: /home/cae1/Desktop/FPGA-OpenFPGA/ASIC_ADC/Cadence_sky/Sky130_DRC/drc_run/.technology.rul
"pad_X1: off 0.005 grid pad vertex"
R15_cap_X1
0 0 2 Nov 18 13:49:02 2024
Rule File Pathname: /home/cae1/Desktop/FPGA-OpenFPGA/ASIC_ADC/Cadence_sky/Sky130_DRC/drc_run/.technology.rul
"cap_X1: off 0.005 grid capacitor vertex"
R16_ind_X1
0 0 2 Nov 18 13:49:02 2024
Rule File Pathname: /home/cae1/Desktop/FPGA-OpenFPGA/ASIC_ADC/Cadence_sky/Sky130_DRC/drc_run/.technology.rul
"ind_X1: off 0.005 grid inductor vertex"
R17_nwell_X2
0 0 2 Nov 18 13:49:02 2024
Rule File Pathname: /home/cae1/Desktop/FPGA-OpenFPGA/ASIC_ADC/Cadence_sky/Sky130_DRC/drc_run/.technology.rul
"nwell_X2: non-octagonal nwell edge"
R18_diff_X2
0 0 2 Nov 18 13:49:02 2024
Rule File Pathname: /home/cae1/Desktop/FPGA-OpenFPGA/ASIC_ADC/Cadence_sky/Sky130_DRC/drc_run/.technology.rul
"diff_X2: non-octagonal diff edge"
R19_met1_X2
0 0 2 Nov 18 13:49:02 2024
Rule File Pathname: /home/cae1/Desktop/FPGA-OpenFPGA/ASIC_ADC/Cadence_sky/Sky130_DRC/drc_run/.technology.rul
"met1_X2: non-octagonal met1 edge"
R20_met2_X2
0 0 2 Nov 18 13:49:02 2024
Rule File Pathname: /home/cae1/Desktop/FPGA-OpenFPGA/ASIC_ADC/Cadence_sky/Sky130_DRC/drc_run/.technology.rul
"met2_X2: non-octagonal met2 edge"
R21_met3_X2
0 0 2 Nov 18 13:49:02 2024
Rule File Pathname: /home/cae1/Desktop/FPGA-OpenFPGA/ASIC_ADC/Cadence_sky/Sky130_DRC/drc_run/.technology.rul
"met3_X2: non-octagonal met3 edge"
R22_met4_X2
0 0 2 Nov 18 13:49:02 2024
Rule File Pathname: /home/cae1/Desktop/FPGA-OpenFPGA/ASIC_ADC/Cadence_sky/Sky130_DRC/drc_run/.technology.rul
"met4_X2: non-octagonal met4 edge"
R23_met5_X2
0 0 2 Nov 18 13:49:02 2024
Rule File Pathname: /home/cae1/Desktop/FPGA-OpenFPGA/ASIC_ADC/Cadence_sky/Sky130_DRC/drc_run/.technology.rul
"met5_X2: non-octagonal met5 edge"
R24_cap_X2
0 0 2 Nov 18 13:49:02 2024
Rule File Pathname: /home/cae1/Desktop/FPGA-OpenFPGA/ASIC_ADC/Cadence_sky/Sky130_DRC/drc_run/.technology.rul
"cap_X2: non-octagonal capacitor edge"
R25_ind_X2
0 0 2 Nov 18 13:49:02 2024
Rule File Pathname: /home/cae1/Desktop/FPGA-OpenFPGA/ASIC_ADC/Cadence_sky/Sky130_DRC/drc_run/.technology.rul
"ind_X2: non-octagonal inductor edge"
