{
  "design": {
    "design_info": {
      "boundary_crc": "0xF2A321F5CFA5E97D",
      "device": "xczu47dr-ffve1156-2-i",
      "gen_directory": "../../../../dj_47dr_demo.gen/sources_1/bd/system_bd",
      "name": "system_bd",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2024.1",
      "validated": "true"
    },
    "design_tree": {
      "usp_rf_data_converter": "",
      "axi_spi_engine": {
        "axi_spi_engine": "",
        "spi_engine_execution": ""
      },
      "ps8_0_axi_periph": {
        "xbar": "",
        "s00_couplers": {
          "auto_pc": ""
        },
        "m00_couplers": {},
        "m01_couplers": {}
      },
      "rst_ps8_0_96M": "",
      "mts_clk_gen": {
        "util_ds_buf_pl_clk": "",
        "util_bufg_pl_clk": "",
        "util_ds_buf_pl_sysref": "",
        "clk_wiz_pl_clk": "",
        "xpm_cdc_gen_pl_sysref": "",
        "xpm_cdc_gen_mts_sysref": "",
        "xlconstant_0": ""
      },
      "xlconcat_0": "",
      "zynq_ultra_ps_e": ""
    },
    "interface_ports": {
      "spi": {
        "mode": "Master",
        "vlnv_bus_definition": "analog.com:interface:spi_engine:1.0",
        "vlnv": "analog.com:interface:spi_engine_rtl:1.0",
        "port_maps": {
          "sclk": {
            "physical_name": "spi_sclk",
            "direction": "O"
          },
          "sdi": {
            "physical_name": "spi_sdi",
            "direction": "I",
            "left": "2",
            "right": "0"
          },
          "sdo": {
            "physical_name": "spi_sdo",
            "direction": "O"
          },
          "sdo_t": {
            "physical_name": "spi_sdo_t",
            "direction": "O"
          },
          "three_wire": {
            "physical_name": "spi_three_wire",
            "direction": "O"
          },
          "cs": {
            "physical_name": "spi_cs",
            "direction": "O",
            "left": "2",
            "right": "0"
          }
        }
      },
      "pl_clk": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:diff_clock:1.0",
        "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "245760000"
          }
        },
        "port_maps": {
          "CLK_P": {
            "physical_name": "pl_clk_clk_p",
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "CLK_N": {
            "physical_name": "pl_clk_clk_n",
            "direction": "I",
            "left": "0",
            "right": "0"
          }
        }
      },
      "pl_sysref": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:diff_clock:1.0",
        "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          }
        },
        "port_maps": {
          "CLK_P": {
            "physical_name": "pl_sysref_clk_p",
            "direction": "I",
            "left": "0",
            "right": "0"
          },
          "CLK_N": {
            "physical_name": "pl_sysref_clk_n",
            "direction": "I",
            "left": "0",
            "right": "0"
          }
        }
      },
      "adc1_clk": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:diff_clock:1.0",
        "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          }
        },
        "port_maps": {
          "CLK_N": {
            "physical_name": "adc1_clk_clk_n",
            "direction": "I"
          },
          "CLK_P": {
            "physical_name": "adc1_clk_clk_p",
            "direction": "I"
          }
        }
      },
      "dac0_clk": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:diff_clock:1.0",
        "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0",
        "parameters": {
          "CAN_DEBUG": {
            "value": "false",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          }
        },
        "port_maps": {
          "CLK_N": {
            "physical_name": "dac0_clk_clk_n",
            "direction": "I"
          },
          "CLK_P": {
            "physical_name": "dac0_clk_clk_p",
            "direction": "I"
          }
        }
      },
      "m00_axis": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
        "vlnv": "xilinx.com:interface:axis_rtl:1.0",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "system_bd_m0_axis_aclk",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "HAS_TKEEP": {
            "value": "0",
            "value_src": "const_prop"
          },
          "HAS_TLAST": {
            "value": "0",
            "value_src": "const_prop"
          },
          "HAS_TREADY": {
            "value": "1",
            "value_src": "auto_prop"
          },
          "HAS_TSTRB": {
            "value": "0",
            "value_src": "const_prop"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          },
          "TDATA_NUM_BYTES": {
            "value": "2",
            "value_src": "auto_prop"
          },
          "TDEST_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          },
          "TID_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          },
          "TUSER_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          }
        },
        "port_maps": {
          "TDATA": {
            "physical_name": "m00_axis_tdata",
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "TREADY": {
            "physical_name": "m00_axis_tready",
            "direction": "I"
          },
          "TVALID": {
            "physical_name": "m00_axis_tvalid",
            "direction": "O"
          }
        }
      },
      "m01_axis": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
        "vlnv": "xilinx.com:interface:axis_rtl:1.0",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "system_bd_m0_axis_aclk",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "HAS_TKEEP": {
            "value": "0",
            "value_src": "const_prop"
          },
          "HAS_TLAST": {
            "value": "0",
            "value_src": "const_prop"
          },
          "HAS_TREADY": {
            "value": "1",
            "value_src": "auto_prop"
          },
          "HAS_TSTRB": {
            "value": "0",
            "value_src": "const_prop"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          },
          "TDATA_NUM_BYTES": {
            "value": "2",
            "value_src": "auto_prop"
          },
          "TDEST_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          },
          "TID_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          },
          "TUSER_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          }
        },
        "port_maps": {
          "TDATA": {
            "physical_name": "m01_axis_tdata",
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "TREADY": {
            "physical_name": "m01_axis_tready",
            "direction": "I"
          },
          "TVALID": {
            "physical_name": "m01_axis_tvalid",
            "direction": "O"
          }
        }
      },
      "m02_axis": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
        "vlnv": "xilinx.com:interface:axis_rtl:1.0",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "system_bd_m0_axis_aclk",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "HAS_TKEEP": {
            "value": "0",
            "value_src": "const_prop"
          },
          "HAS_TLAST": {
            "value": "0",
            "value_src": "const_prop"
          },
          "HAS_TREADY": {
            "value": "1",
            "value_src": "auto_prop"
          },
          "HAS_TSTRB": {
            "value": "0",
            "value_src": "const_prop"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          },
          "TDATA_NUM_BYTES": {
            "value": "2",
            "value_src": "auto_prop"
          },
          "TDEST_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          },
          "TID_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          },
          "TUSER_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          }
        },
        "port_maps": {
          "TDATA": {
            "physical_name": "m02_axis_tdata",
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "TREADY": {
            "physical_name": "m02_axis_tready",
            "direction": "I"
          },
          "TVALID": {
            "physical_name": "m02_axis_tvalid",
            "direction": "O"
          }
        }
      },
      "m03_axis": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
        "vlnv": "xilinx.com:interface:axis_rtl:1.0",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "system_bd_m0_axis_aclk",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "HAS_TKEEP": {
            "value": "0",
            "value_src": "const_prop"
          },
          "HAS_TLAST": {
            "value": "0",
            "value_src": "const_prop"
          },
          "HAS_TREADY": {
            "value": "1",
            "value_src": "auto_prop"
          },
          "HAS_TSTRB": {
            "value": "0",
            "value_src": "const_prop"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          },
          "TDATA_NUM_BYTES": {
            "value": "2",
            "value_src": "auto_prop"
          },
          "TDEST_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          },
          "TID_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          },
          "TUSER_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          }
        },
        "port_maps": {
          "TDATA": {
            "physical_name": "m03_axis_tdata",
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "TREADY": {
            "physical_name": "m03_axis_tready",
            "direction": "I"
          },
          "TVALID": {
            "physical_name": "m03_axis_tvalid",
            "direction": "O"
          }
        }
      },
      "m10_axis": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
        "vlnv": "xilinx.com:interface:axis_rtl:1.0",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "system_bd_m1_axis_aclk",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "HAS_TKEEP": {
            "value": "0",
            "value_src": "const_prop"
          },
          "HAS_TLAST": {
            "value": "0",
            "value_src": "const_prop"
          },
          "HAS_TREADY": {
            "value": "1",
            "value_src": "auto_prop"
          },
          "HAS_TSTRB": {
            "value": "0",
            "value_src": "const_prop"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          },
          "TDATA_NUM_BYTES": {
            "value": "2",
            "value_src": "auto_prop"
          },
          "TDEST_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          },
          "TID_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          },
          "TUSER_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          }
        },
        "port_maps": {
          "TDATA": {
            "physical_name": "m10_axis_tdata",
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "TREADY": {
            "physical_name": "m10_axis_tready",
            "direction": "I"
          },
          "TVALID": {
            "physical_name": "m10_axis_tvalid",
            "direction": "O"
          }
        }
      },
      "m11_axis": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
        "vlnv": "xilinx.com:interface:axis_rtl:1.0",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "system_bd_m1_axis_aclk",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "HAS_TKEEP": {
            "value": "0",
            "value_src": "const_prop"
          },
          "HAS_TLAST": {
            "value": "0",
            "value_src": "const_prop"
          },
          "HAS_TREADY": {
            "value": "1",
            "value_src": "auto_prop"
          },
          "HAS_TSTRB": {
            "value": "0",
            "value_src": "const_prop"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          },
          "TDATA_NUM_BYTES": {
            "value": "2",
            "value_src": "auto_prop"
          },
          "TDEST_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          },
          "TID_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          },
          "TUSER_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          }
        },
        "port_maps": {
          "TDATA": {
            "physical_name": "m11_axis_tdata",
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "TREADY": {
            "physical_name": "m11_axis_tready",
            "direction": "I"
          },
          "TVALID": {
            "physical_name": "m11_axis_tvalid",
            "direction": "O"
          }
        }
      },
      "m12_axis": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
        "vlnv": "xilinx.com:interface:axis_rtl:1.0",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "system_bd_m1_axis_aclk",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "HAS_TKEEP": {
            "value": "0",
            "value_src": "const_prop"
          },
          "HAS_TLAST": {
            "value": "0",
            "value_src": "const_prop"
          },
          "HAS_TREADY": {
            "value": "1",
            "value_src": "auto_prop"
          },
          "HAS_TSTRB": {
            "value": "0",
            "value_src": "const_prop"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          },
          "TDATA_NUM_BYTES": {
            "value": "2",
            "value_src": "auto_prop"
          },
          "TDEST_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          },
          "TID_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          },
          "TUSER_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          }
        },
        "port_maps": {
          "TDATA": {
            "physical_name": "m12_axis_tdata",
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "TREADY": {
            "physical_name": "m12_axis_tready",
            "direction": "I"
          },
          "TVALID": {
            "physical_name": "m12_axis_tvalid",
            "direction": "O"
          }
        }
      },
      "m13_axis": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
        "vlnv": "xilinx.com:interface:axis_rtl:1.0",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "system_bd_m1_axis_aclk",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "HAS_TKEEP": {
            "value": "0",
            "value_src": "const_prop"
          },
          "HAS_TLAST": {
            "value": "0",
            "value_src": "const_prop"
          },
          "HAS_TREADY": {
            "value": "1",
            "value_src": "auto_prop"
          },
          "HAS_TSTRB": {
            "value": "0",
            "value_src": "const_prop"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          },
          "TDATA_NUM_BYTES": {
            "value": "2",
            "value_src": "auto_prop"
          },
          "TDEST_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          },
          "TID_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          },
          "TUSER_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          }
        },
        "port_maps": {
          "TDATA": {
            "physical_name": "m13_axis_tdata",
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "TREADY": {
            "physical_name": "m13_axis_tready",
            "direction": "I"
          },
          "TVALID": {
            "physical_name": "m13_axis_tvalid",
            "direction": "O"
          }
        }
      },
      "m20_axis": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
        "vlnv": "xilinx.com:interface:axis_rtl:1.0",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "system_bd_m2_axis_aclk",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "HAS_TKEEP": {
            "value": "0",
            "value_src": "const_prop"
          },
          "HAS_TLAST": {
            "value": "0",
            "value_src": "const_prop"
          },
          "HAS_TREADY": {
            "value": "1",
            "value_src": "auto_prop"
          },
          "HAS_TSTRB": {
            "value": "0",
            "value_src": "const_prop"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          },
          "TDATA_NUM_BYTES": {
            "value": "2",
            "value_src": "auto_prop"
          },
          "TDEST_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          },
          "TID_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          },
          "TUSER_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          }
        },
        "port_maps": {
          "TDATA": {
            "physical_name": "m20_axis_tdata",
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "TREADY": {
            "physical_name": "m20_axis_tready",
            "direction": "I"
          },
          "TVALID": {
            "physical_name": "m20_axis_tvalid",
            "direction": "O"
          }
        }
      },
      "m21_axis": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
        "vlnv": "xilinx.com:interface:axis_rtl:1.0",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "system_bd_m2_axis_aclk",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "HAS_TKEEP": {
            "value": "0",
            "value_src": "const_prop"
          },
          "HAS_TLAST": {
            "value": "0",
            "value_src": "const_prop"
          },
          "HAS_TREADY": {
            "value": "1",
            "value_src": "auto_prop"
          },
          "HAS_TSTRB": {
            "value": "0",
            "value_src": "const_prop"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          },
          "TDATA_NUM_BYTES": {
            "value": "2",
            "value_src": "auto_prop"
          },
          "TDEST_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          },
          "TID_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          },
          "TUSER_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          }
        },
        "port_maps": {
          "TDATA": {
            "physical_name": "m21_axis_tdata",
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "TREADY": {
            "physical_name": "m21_axis_tready",
            "direction": "I"
          },
          "TVALID": {
            "physical_name": "m21_axis_tvalid",
            "direction": "O"
          }
        }
      },
      "m22_axis": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
        "vlnv": "xilinx.com:interface:axis_rtl:1.0",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "system_bd_m2_axis_aclk",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "HAS_TKEEP": {
            "value": "0",
            "value_src": "const_prop"
          },
          "HAS_TLAST": {
            "value": "0",
            "value_src": "const_prop"
          },
          "HAS_TREADY": {
            "value": "1",
            "value_src": "auto_prop"
          },
          "HAS_TSTRB": {
            "value": "0",
            "value_src": "const_prop"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          },
          "TDATA_NUM_BYTES": {
            "value": "2",
            "value_src": "auto_prop"
          },
          "TDEST_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          },
          "TID_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          },
          "TUSER_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          }
        },
        "port_maps": {
          "TDATA": {
            "physical_name": "m22_axis_tdata",
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "TREADY": {
            "physical_name": "m22_axis_tready",
            "direction": "I"
          },
          "TVALID": {
            "physical_name": "m22_axis_tvalid",
            "direction": "O"
          }
        }
      },
      "m23_axis": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
        "vlnv": "xilinx.com:interface:axis_rtl:1.0",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "system_bd_m2_axis_aclk",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "HAS_TKEEP": {
            "value": "0",
            "value_src": "const_prop"
          },
          "HAS_TLAST": {
            "value": "0",
            "value_src": "const_prop"
          },
          "HAS_TREADY": {
            "value": "1",
            "value_src": "auto_prop"
          },
          "HAS_TSTRB": {
            "value": "0",
            "value_src": "const_prop"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          },
          "TDATA_NUM_BYTES": {
            "value": "2",
            "value_src": "auto_prop"
          },
          "TDEST_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          },
          "TID_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          },
          "TUSER_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          }
        },
        "port_maps": {
          "TDATA": {
            "physical_name": "m23_axis_tdata",
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "TREADY": {
            "physical_name": "m23_axis_tready",
            "direction": "I"
          },
          "TVALID": {
            "physical_name": "m23_axis_tvalid",
            "direction": "O"
          }
        }
      },
      "m30_axis": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
        "vlnv": "xilinx.com:interface:axis_rtl:1.0",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "system_bd_m3_axis_aclk",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "HAS_TKEEP": {
            "value": "0",
            "value_src": "const_prop"
          },
          "HAS_TLAST": {
            "value": "0",
            "value_src": "const_prop"
          },
          "HAS_TREADY": {
            "value": "1",
            "value_src": "auto_prop"
          },
          "HAS_TSTRB": {
            "value": "0",
            "value_src": "const_prop"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          },
          "TDATA_NUM_BYTES": {
            "value": "2",
            "value_src": "auto_prop"
          },
          "TDEST_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          },
          "TID_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          },
          "TUSER_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          }
        },
        "port_maps": {
          "TDATA": {
            "physical_name": "m30_axis_tdata",
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "TREADY": {
            "physical_name": "m30_axis_tready",
            "direction": "I"
          },
          "TVALID": {
            "physical_name": "m30_axis_tvalid",
            "direction": "O"
          }
        }
      },
      "m31_axis": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
        "vlnv": "xilinx.com:interface:axis_rtl:1.0",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "system_bd_m3_axis_aclk",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "HAS_TKEEP": {
            "value": "0",
            "value_src": "const_prop"
          },
          "HAS_TLAST": {
            "value": "0",
            "value_src": "const_prop"
          },
          "HAS_TREADY": {
            "value": "1",
            "value_src": "auto_prop"
          },
          "HAS_TSTRB": {
            "value": "0",
            "value_src": "const_prop"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          },
          "TDATA_NUM_BYTES": {
            "value": "2",
            "value_src": "auto_prop"
          },
          "TDEST_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          },
          "TID_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          },
          "TUSER_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          }
        },
        "port_maps": {
          "TDATA": {
            "physical_name": "m31_axis_tdata",
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "TREADY": {
            "physical_name": "m31_axis_tready",
            "direction": "I"
          },
          "TVALID": {
            "physical_name": "m31_axis_tvalid",
            "direction": "O"
          }
        }
      },
      "m32_axis": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
        "vlnv": "xilinx.com:interface:axis_rtl:1.0",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "system_bd_m3_axis_aclk",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "HAS_TKEEP": {
            "value": "0",
            "value_src": "const_prop"
          },
          "HAS_TLAST": {
            "value": "0",
            "value_src": "const_prop"
          },
          "HAS_TREADY": {
            "value": "1",
            "value_src": "auto_prop"
          },
          "HAS_TSTRB": {
            "value": "0",
            "value_src": "const_prop"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          },
          "TDATA_NUM_BYTES": {
            "value": "2",
            "value_src": "auto_prop"
          },
          "TDEST_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          },
          "TID_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          },
          "TUSER_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          }
        },
        "port_maps": {
          "TDATA": {
            "physical_name": "m32_axis_tdata",
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "TREADY": {
            "physical_name": "m32_axis_tready",
            "direction": "I"
          },
          "TVALID": {
            "physical_name": "m32_axis_tvalid",
            "direction": "O"
          }
        }
      },
      "m33_axis": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
        "vlnv": "xilinx.com:interface:axis_rtl:1.0",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "system_bd_m3_axis_aclk",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "HAS_TKEEP": {
            "value": "0",
            "value_src": "const_prop"
          },
          "HAS_TLAST": {
            "value": "0",
            "value_src": "const_prop"
          },
          "HAS_TREADY": {
            "value": "1",
            "value_src": "auto_prop"
          },
          "HAS_TSTRB": {
            "value": "0",
            "value_src": "const_prop"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "LAYERED_METADATA": {
            "value": "undef",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          },
          "TDATA_NUM_BYTES": {
            "value": "2",
            "value_src": "auto_prop"
          },
          "TDEST_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          },
          "TID_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          },
          "TUSER_WIDTH": {
            "value": "0",
            "value_src": "const_prop"
          }
        },
        "port_maps": {
          "TDATA": {
            "physical_name": "m33_axis_tdata",
            "direction": "O",
            "left": "15",
            "right": "0"
          },
          "TREADY": {
            "physical_name": "m33_axis_tready",
            "direction": "I"
          },
          "TVALID": {
            "physical_name": "m33_axis_tvalid",
            "direction": "O"
          }
        }
      },
      "s00_axis": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
        "vlnv": "xilinx.com:interface:axis_rtl:1.0",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "system_bd_s0_axis_aclk",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "HAS_TKEEP": {
            "value": "0"
          },
          "HAS_TLAST": {
            "value": "0"
          },
          "HAS_TREADY": {
            "value": "1"
          },
          "HAS_TSTRB": {
            "value": "0"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "LAYERED_METADATA": {
            "value": "undef"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          },
          "TDATA_NUM_BYTES": {
            "value": "4"
          },
          "TDEST_WIDTH": {
            "value": "0"
          },
          "TID_WIDTH": {
            "value": "0"
          },
          "TUSER_WIDTH": {
            "value": "0"
          }
        },
        "port_maps": {
          "TDATA": {
            "physical_name": "s00_axis_tdata",
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "TREADY": {
            "physical_name": "s00_axis_tready",
            "direction": "O"
          },
          "TVALID": {
            "physical_name": "s00_axis_tvalid",
            "direction": "I"
          }
        }
      },
      "s02_axis": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
        "vlnv": "xilinx.com:interface:axis_rtl:1.0",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "system_bd_s0_axis_aclk",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "HAS_TKEEP": {
            "value": "0"
          },
          "HAS_TLAST": {
            "value": "0"
          },
          "HAS_TREADY": {
            "value": "1"
          },
          "HAS_TSTRB": {
            "value": "0"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "LAYERED_METADATA": {
            "value": "undef"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          },
          "TDATA_NUM_BYTES": {
            "value": "4"
          },
          "TDEST_WIDTH": {
            "value": "0"
          },
          "TID_WIDTH": {
            "value": "0"
          },
          "TUSER_WIDTH": {
            "value": "0"
          }
        },
        "port_maps": {
          "TDATA": {
            "physical_name": "s02_axis_tdata",
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "TREADY": {
            "physical_name": "s02_axis_tready",
            "direction": "O"
          },
          "TVALID": {
            "physical_name": "s02_axis_tvalid",
            "direction": "I"
          }
        }
      },
      "s10_axis": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
        "vlnv": "xilinx.com:interface:axis_rtl:1.0",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "system_bd_s1_axis_aclk",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "HAS_TKEEP": {
            "value": "0"
          },
          "HAS_TLAST": {
            "value": "0"
          },
          "HAS_TREADY": {
            "value": "1"
          },
          "HAS_TSTRB": {
            "value": "0"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "LAYERED_METADATA": {
            "value": "undef"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          },
          "TDATA_NUM_BYTES": {
            "value": "4"
          },
          "TDEST_WIDTH": {
            "value": "0"
          },
          "TID_WIDTH": {
            "value": "0"
          },
          "TUSER_WIDTH": {
            "value": "0"
          }
        },
        "port_maps": {
          "TDATA": {
            "physical_name": "s10_axis_tdata",
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "TREADY": {
            "physical_name": "s10_axis_tready",
            "direction": "O"
          },
          "TVALID": {
            "physical_name": "s10_axis_tvalid",
            "direction": "I"
          }
        }
      },
      "s12_axis": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
        "vlnv": "xilinx.com:interface:axis_rtl:1.0",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "system_bd_s1_axis_aclk",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "HAS_TKEEP": {
            "value": "0"
          },
          "HAS_TLAST": {
            "value": "0"
          },
          "HAS_TREADY": {
            "value": "1"
          },
          "HAS_TSTRB": {
            "value": "0"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "LAYERED_METADATA": {
            "value": "undef"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          },
          "TDATA_NUM_BYTES": {
            "value": "4"
          },
          "TDEST_WIDTH": {
            "value": "0"
          },
          "TID_WIDTH": {
            "value": "0"
          },
          "TUSER_WIDTH": {
            "value": "0"
          }
        },
        "port_maps": {
          "TDATA": {
            "physical_name": "s12_axis_tdata",
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "TREADY": {
            "physical_name": "s12_axis_tready",
            "direction": "O"
          },
          "TVALID": {
            "physical_name": "s12_axis_tvalid",
            "direction": "I"
          }
        }
      },
      "s20_axis": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
        "vlnv": "xilinx.com:interface:axis_rtl:1.0",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "system_bd_s2_axis_aclk",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "HAS_TKEEP": {
            "value": "0"
          },
          "HAS_TLAST": {
            "value": "0"
          },
          "HAS_TREADY": {
            "value": "1"
          },
          "HAS_TSTRB": {
            "value": "0"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "LAYERED_METADATA": {
            "value": "undef"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          },
          "TDATA_NUM_BYTES": {
            "value": "4"
          },
          "TDEST_WIDTH": {
            "value": "0"
          },
          "TID_WIDTH": {
            "value": "0"
          },
          "TUSER_WIDTH": {
            "value": "0"
          }
        },
        "port_maps": {
          "TDATA": {
            "physical_name": "s20_axis_tdata",
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "TREADY": {
            "physical_name": "s20_axis_tready",
            "direction": "O"
          },
          "TVALID": {
            "physical_name": "s20_axis_tvalid",
            "direction": "I"
          }
        }
      },
      "s22_axis": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
        "vlnv": "xilinx.com:interface:axis_rtl:1.0",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "system_bd_s2_axis_aclk",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "HAS_TKEEP": {
            "value": "0"
          },
          "HAS_TLAST": {
            "value": "0"
          },
          "HAS_TREADY": {
            "value": "1"
          },
          "HAS_TSTRB": {
            "value": "0"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "LAYERED_METADATA": {
            "value": "undef"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          },
          "TDATA_NUM_BYTES": {
            "value": "4"
          },
          "TDEST_WIDTH": {
            "value": "0"
          },
          "TID_WIDTH": {
            "value": "0"
          },
          "TUSER_WIDTH": {
            "value": "0"
          }
        },
        "port_maps": {
          "TDATA": {
            "physical_name": "s22_axis_tdata",
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "TREADY": {
            "physical_name": "s22_axis_tready",
            "direction": "O"
          },
          "TVALID": {
            "physical_name": "s22_axis_tvalid",
            "direction": "I"
          }
        }
      },
      "s30_axis": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
        "vlnv": "xilinx.com:interface:axis_rtl:1.0",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "system_bd_s3_axis_aclk",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "HAS_TKEEP": {
            "value": "0"
          },
          "HAS_TLAST": {
            "value": "0"
          },
          "HAS_TREADY": {
            "value": "1"
          },
          "HAS_TSTRB": {
            "value": "0"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "LAYERED_METADATA": {
            "value": "undef"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          },
          "TDATA_NUM_BYTES": {
            "value": "4"
          },
          "TDEST_WIDTH": {
            "value": "0"
          },
          "TID_WIDTH": {
            "value": "0"
          },
          "TUSER_WIDTH": {
            "value": "0"
          }
        },
        "port_maps": {
          "TDATA": {
            "physical_name": "s30_axis_tdata",
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "TREADY": {
            "physical_name": "s30_axis_tready",
            "direction": "O"
          },
          "TVALID": {
            "physical_name": "s30_axis_tvalid",
            "direction": "I"
          }
        }
      },
      "s32_axis": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:axis:1.0",
        "vlnv": "xilinx.com:interface:axis_rtl:1.0",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "system_bd_s3_axis_aclk",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "HAS_TKEEP": {
            "value": "0"
          },
          "HAS_TLAST": {
            "value": "0"
          },
          "HAS_TREADY": {
            "value": "1"
          },
          "HAS_TSTRB": {
            "value": "0"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "LAYERED_METADATA": {
            "value": "undef"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          },
          "TDATA_NUM_BYTES": {
            "value": "4"
          },
          "TDEST_WIDTH": {
            "value": "0"
          },
          "TID_WIDTH": {
            "value": "0"
          },
          "TUSER_WIDTH": {
            "value": "0"
          }
        },
        "port_maps": {
          "TDATA": {
            "physical_name": "s32_axis_tdata",
            "direction": "I",
            "left": "31",
            "right": "0"
          },
          "TREADY": {
            "physical_name": "s32_axis_tready",
            "direction": "O"
          },
          "TVALID": {
            "physical_name": "s32_axis_tvalid",
            "direction": "I"
          }
        }
      },
      "sysref_in": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:display_usp_rf_data_converter:diff_pins:1.0",
        "vlnv": "xilinx.com:display_usp_rf_data_converter:diff_pins_rtl:1.0",
        "port_maps": {
          "diff_n": {
            "physical_name": "sysref_in_diff_n",
            "direction": "I"
          },
          "diff_p": {
            "physical_name": "sysref_in_diff_p",
            "direction": "I"
          }
        }
      },
      "vin0_01": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:diff_analog_io:1.0",
        "vlnv": "xilinx.com:interface:diff_analog_io_rtl:1.0",
        "port_maps": {
          "V_N": {
            "physical_name": "vin0_01_v_n",
            "direction": "I"
          },
          "V_P": {
            "physical_name": "vin0_01_v_p",
            "direction": "I"
          }
        }
      },
      "vin0_23": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:diff_analog_io:1.0",
        "vlnv": "xilinx.com:interface:diff_analog_io_rtl:1.0",
        "port_maps": {
          "V_N": {
            "physical_name": "vin0_23_v_n",
            "direction": "I"
          },
          "V_P": {
            "physical_name": "vin0_23_v_p",
            "direction": "I"
          }
        }
      },
      "vin1_01": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:diff_analog_io:1.0",
        "vlnv": "xilinx.com:interface:diff_analog_io_rtl:1.0",
        "port_maps": {
          "V_N": {
            "physical_name": "vin1_01_v_n",
            "direction": "I"
          },
          "V_P": {
            "physical_name": "vin1_01_v_p",
            "direction": "I"
          }
        }
      },
      "vin1_23": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:diff_analog_io:1.0",
        "vlnv": "xilinx.com:interface:diff_analog_io_rtl:1.0",
        "port_maps": {
          "V_N": {
            "physical_name": "vin1_23_v_n",
            "direction": "I"
          },
          "V_P": {
            "physical_name": "vin1_23_v_p",
            "direction": "I"
          }
        }
      },
      "vin2_01": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:diff_analog_io:1.0",
        "vlnv": "xilinx.com:interface:diff_analog_io_rtl:1.0",
        "port_maps": {
          "V_N": {
            "physical_name": "vin2_01_v_n",
            "direction": "I"
          },
          "V_P": {
            "physical_name": "vin2_01_v_p",
            "direction": "I"
          }
        }
      },
      "vin2_23": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:diff_analog_io:1.0",
        "vlnv": "xilinx.com:interface:diff_analog_io_rtl:1.0",
        "port_maps": {
          "V_N": {
            "physical_name": "vin2_23_v_n",
            "direction": "I"
          },
          "V_P": {
            "physical_name": "vin2_23_v_p",
            "direction": "I"
          }
        }
      },
      "vin3_01": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:diff_analog_io:1.0",
        "vlnv": "xilinx.com:interface:diff_analog_io_rtl:1.0",
        "port_maps": {
          "V_N": {
            "physical_name": "vin3_01_v_n",
            "direction": "I"
          },
          "V_P": {
            "physical_name": "vin3_01_v_p",
            "direction": "I"
          }
        }
      },
      "vin3_23": {
        "mode": "Slave",
        "vlnv_bus_definition": "xilinx.com:interface:diff_analog_io:1.0",
        "vlnv": "xilinx.com:interface:diff_analog_io_rtl:1.0",
        "port_maps": {
          "V_N": {
            "physical_name": "vin3_23_v_n",
            "direction": "I"
          },
          "V_P": {
            "physical_name": "vin3_23_v_p",
            "direction": "I"
          }
        }
      },
      "vout00": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:diff_analog_io:1.0",
        "vlnv": "xilinx.com:interface:diff_analog_io_rtl:1.0",
        "port_maps": {
          "V_N": {
            "physical_name": "vout00_v_n",
            "direction": "O"
          },
          "V_P": {
            "physical_name": "vout00_v_p",
            "direction": "O"
          }
        }
      },
      "vout02": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:diff_analog_io:1.0",
        "vlnv": "xilinx.com:interface:diff_analog_io_rtl:1.0",
        "port_maps": {
          "V_N": {
            "physical_name": "vout02_v_n",
            "direction": "O"
          },
          "V_P": {
            "physical_name": "vout02_v_p",
            "direction": "O"
          }
        }
      },
      "vout10": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:diff_analog_io:1.0",
        "vlnv": "xilinx.com:interface:diff_analog_io_rtl:1.0",
        "port_maps": {
          "V_N": {
            "physical_name": "vout10_v_n",
            "direction": "O"
          },
          "V_P": {
            "physical_name": "vout10_v_p",
            "direction": "O"
          }
        }
      },
      "vout12": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:diff_analog_io:1.0",
        "vlnv": "xilinx.com:interface:diff_analog_io_rtl:1.0",
        "port_maps": {
          "V_N": {
            "physical_name": "vout12_v_n",
            "direction": "O"
          },
          "V_P": {
            "physical_name": "vout12_v_p",
            "direction": "O"
          }
        }
      },
      "vout20": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:diff_analog_io:1.0",
        "vlnv": "xilinx.com:interface:diff_analog_io_rtl:1.0",
        "port_maps": {
          "V_N": {
            "physical_name": "vout20_v_n",
            "direction": "O"
          },
          "V_P": {
            "physical_name": "vout20_v_p",
            "direction": "O"
          }
        }
      },
      "vout22": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:diff_analog_io:1.0",
        "vlnv": "xilinx.com:interface:diff_analog_io_rtl:1.0",
        "port_maps": {
          "V_N": {
            "physical_name": "vout22_v_n",
            "direction": "O"
          },
          "V_P": {
            "physical_name": "vout22_v_p",
            "direction": "O"
          }
        }
      },
      "vout30": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:diff_analog_io:1.0",
        "vlnv": "xilinx.com:interface:diff_analog_io_rtl:1.0",
        "port_maps": {
          "V_N": {
            "physical_name": "vout30_v_n",
            "direction": "O"
          },
          "V_P": {
            "physical_name": "vout30_v_p",
            "direction": "O"
          }
        }
      },
      "vout32": {
        "mode": "Master",
        "vlnv_bus_definition": "xilinx.com:interface:diff_analog_io:1.0",
        "vlnv": "xilinx.com:interface:diff_analog_io_rtl:1.0",
        "port_maps": {
          "V_N": {
            "physical_name": "vout32_v_n",
            "direction": "O"
          },
          "V_P": {
            "physical_name": "vout32_v_p",
            "direction": "O"
          }
        }
      }
    },
    "ports": {
      "spi_active": {
        "direction": "O"
      },
      "sys_rstn": {
        "type": "clk",
        "direction": "O",
        "parameters": {
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "sys_clk": {
        "direction": "O",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "system_bd_clk_wiz_0_0_clk_out1",
            "value_src": "default_prop"
          },
          "FREQ_HZ": {
            "value": "245760000",
            "value_src": "ip_prop"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "ip_prop"
          }
        }
      },
      "ps_clk0": {
        "type": "clk",
        "direction": "O",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "system_bd_zynq_ultra_ps_e_0_1_pl_clk0",
            "value_src": "default_prop"
          },
          "FREQ_HZ": {
            "value": "96968727",
            "value_src": "user_prop"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "clk_adc0": {
        "type": "clk",
        "direction": "O",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "system_bd_usp_rf_data_converter_0_0_clk_adc0",
            "value_src": "default_prop"
          },
          "FREQ_HZ": {
            "value": "38400000",
            "value_src": "user_prop"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "clk_adc1": {
        "type": "clk",
        "direction": "O",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "system_bd_usp_rf_data_converter_0_0_clk_adc1",
            "value_src": "default_prop"
          },
          "FREQ_HZ": {
            "value": "38400000",
            "value_src": "user_prop"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "clk_adc2": {
        "type": "clk",
        "direction": "O",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "system_bd_usp_rf_data_converter_0_0_clk_adc2",
            "value_src": "default_prop"
          },
          "FREQ_HZ": {
            "value": "38400000",
            "value_src": "user_prop"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "clk_adc3": {
        "type": "clk",
        "direction": "O",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "system_bd_usp_rf_data_converter_0_0_clk_adc3",
            "value_src": "default_prop"
          },
          "FREQ_HZ": {
            "value": "38400000",
            "value_src": "user_prop"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "clk_dac0": {
        "type": "clk",
        "direction": "O",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "system_bd_usp_rf_data_converter_0_0_clk_dac0",
            "value_src": "default_prop"
          },
          "FREQ_HZ": {
            "value": "38400000",
            "value_src": "user_prop"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "clk_dac1": {
        "type": "clk",
        "direction": "O",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "system_bd_usp_rf_data_converter_0_0_clk_dac1",
            "value_src": "default_prop"
          },
          "FREQ_HZ": {
            "value": "38400000",
            "value_src": "user_prop"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "clk_dac2": {
        "type": "clk",
        "direction": "O",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "system_bd_usp_rf_data_converter_0_0_clk_dac2",
            "value_src": "default_prop"
          },
          "FREQ_HZ": {
            "value": "38400000",
            "value_src": "user_prop"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "clk_dac3": {
        "type": "clk",
        "direction": "O",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "system_bd_usp_rf_data_converter_0_0_clk_dac3",
            "value_src": "default_prop"
          },
          "FREQ_HZ": {
            "value": "38400000",
            "value_src": "user_prop"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "m0_axis_aclk": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "ASSOCIATED_BUSIF": {
            "value": "m00_axis:m01_axis:m02_axis:m03_axis",
            "value_src": "default"
          },
          "ASSOCIATED_RESET": {
            "value": "m0_axis_aresetn"
          },
          "CLK_DOMAIN": {
            "value": "system_bd_m0_axis_aclk",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "m0_axis_aresetn": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "default"
          }
        }
      },
      "m1_axis_aclk": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "ASSOCIATED_BUSIF": {
            "value": "m10_axis:m11_axis:m12_axis:m13_axis",
            "value_src": "default"
          },
          "ASSOCIATED_RESET": {
            "value": "m1_axis_aresetn"
          },
          "CLK_DOMAIN": {
            "value": "system_bd_m1_axis_aclk",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "m1_axis_aresetn": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "default"
          }
        }
      },
      "m2_axis_aclk": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "ASSOCIATED_BUSIF": {
            "value": "m20_axis:m21_axis:m22_axis:m23_axis",
            "value_src": "default"
          },
          "ASSOCIATED_RESET": {
            "value": "m2_axis_aresetn"
          },
          "CLK_DOMAIN": {
            "value": "system_bd_m2_axis_aclk",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "m2_axis_aresetn": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "default"
          }
        }
      },
      "m3_axis_aclk": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "ASSOCIATED_BUSIF": {
            "value": "m30_axis:m31_axis:m32_axis:m33_axis",
            "value_src": "default"
          },
          "ASSOCIATED_RESET": {
            "value": "m3_axis_aresetn"
          },
          "CLK_DOMAIN": {
            "value": "system_bd_m3_axis_aclk",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "m3_axis_aresetn": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "default"
          }
        }
      },
      "s0_axis_aclk": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "ASSOCIATED_BUSIF": {
            "value": "s00_axis:s02_axis",
            "value_src": "default"
          },
          "ASSOCIATED_RESET": {
            "value": "s0_axis_aresetn"
          },
          "CLK_DOMAIN": {
            "value": "system_bd_s0_axis_aclk",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "s0_axis_aresetn": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "default"
          }
        }
      },
      "s1_axis_aclk": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "ASSOCIATED_BUSIF": {
            "value": "s10_axis:s12_axis",
            "value_src": "default"
          },
          "ASSOCIATED_RESET": {
            "value": "s1_axis_aresetn"
          },
          "CLK_DOMAIN": {
            "value": "system_bd_s1_axis_aclk",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "s1_axis_aresetn": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "default"
          }
        }
      },
      "s2_axis_aclk": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "ASSOCIATED_BUSIF": {
            "value": "s20_axis:s22_axis",
            "value_src": "default"
          },
          "ASSOCIATED_RESET": {
            "value": "s2_axis_aresetn"
          },
          "CLK_DOMAIN": {
            "value": "system_bd_s2_axis_aclk",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "s2_axis_aresetn": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "default"
          }
        }
      },
      "s3_axis_aclk": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "ASSOCIATED_BUSIF": {
            "value": "s30_axis:s32_axis",
            "value_src": "default"
          },
          "ASSOCIATED_RESET": {
            "value": "s3_axis_aresetn"
          },
          "CLK_DOMAIN": {
            "value": "system_bd_s3_axis_aclk",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000",
            "value_src": "default"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0",
            "value_src": "default"
          }
        }
      },
      "s3_axis_aresetn": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_LOW",
            "value_src": "default"
          }
        }
      }
    },
    "components": {
      "usp_rf_data_converter": {
        "vlnv": "xilinx.com:ip:usp_rf_data_converter:2.6",
        "ip_revision": "9",
        "xci_name": "system_bd_usp_rf_data_converter_0_0",
        "xci_path": "ip/system_bd_usp_rf_data_converter_0_0/system_bd_usp_rf_data_converter_0_0.xci",
        "inst_hier_path": "usp_rf_data_converter",
        "parameters": {
          "ADC0_Clock_Source": {
            "value": "1"
          },
          "ADC0_Multi_Tile_Sync": {
            "value": "true"
          },
          "ADC0_PLL_Enable": {
            "value": "true"
          },
          "ADC0_Refclk_Freq": {
            "value": "245.760"
          },
          "ADC0_Sampling_Rate": {
            "value": "4.9152"
          },
          "ADC1_Clock_Dist": {
            "value": "1"
          },
          "ADC1_Multi_Tile_Sync": {
            "value": "true"
          },
          "ADC1_PLL_Enable": {
            "value": "true"
          },
          "ADC1_Refclk_Freq": {
            "value": "245.760"
          },
          "ADC2_Clock_Source": {
            "value": "1"
          },
          "ADC2_Multi_Tile_Sync": {
            "value": "true"
          },
          "ADC2_PLL_Enable": {
            "value": "true"
          },
          "ADC2_Refclk_Freq": {
            "value": "245.760"
          },
          "ADC3_Clock_Source": {
            "value": "1"
          },
          "ADC3_Multi_Tile_Sync": {
            "value": "true"
          },
          "ADC3_PLL_Enable": {
            "value": "true"
          },
          "ADC3_Refclk_Freq": {
            "value": "245.760"
          },
          "ADC_Data_Type00": {
            "value": "1"
          },
          "ADC_Data_Type02": {
            "value": "1"
          },
          "ADC_Data_Type12": {
            "value": "1"
          },
          "ADC_Data_Type22": {
            "value": "1"
          },
          "ADC_Data_Type32": {
            "value": "1"
          },
          "ADC_Data_Width00": {
            "value": "1"
          },
          "ADC_Data_Width02": {
            "value": "1"
          },
          "ADC_Data_Width10": {
            "value": "1"
          },
          "ADC_Data_Width12": {
            "value": "1"
          },
          "ADC_Data_Width20": {
            "value": "1"
          },
          "ADC_Data_Width22": {
            "value": "1"
          },
          "ADC_Data_Width30": {
            "value": "1"
          },
          "ADC_Data_Width32": {
            "value": "1"
          },
          "ADC_Decimation_Mode00": {
            "value": "20"
          },
          "ADC_Decimation_Mode02": {
            "value": "20"
          },
          "ADC_Decimation_Mode10": {
            "value": "20"
          },
          "ADC_Decimation_Mode12": {
            "value": "20"
          },
          "ADC_Decimation_Mode20": {
            "value": "20"
          },
          "ADC_Decimation_Mode22": {
            "value": "20"
          },
          "ADC_Decimation_Mode30": {
            "value": "20"
          },
          "ADC_Decimation_Mode32": {
            "value": "20"
          },
          "ADC_Mixer_Type00": {
            "value": "2"
          },
          "ADC_Mixer_Type02": {
            "value": "2"
          },
          "ADC_Mixer_Type10": {
            "value": "2"
          },
          "ADC_Mixer_Type12": {
            "value": "2"
          },
          "ADC_Mixer_Type20": {
            "value": "2"
          },
          "ADC_Mixer_Type22": {
            "value": "2"
          },
          "ADC_Mixer_Type30": {
            "value": "2"
          },
          "ADC_Mixer_Type32": {
            "value": "2"
          },
          "ADC_Slice02_Enable": {
            "value": "true"
          },
          "ADC_Slice10_Enable": {
            "value": "true"
          },
          "ADC_Slice12_Enable": {
            "value": "true"
          },
          "ADC_Slice20_Enable": {
            "value": "true"
          },
          "ADC_Slice22_Enable": {
            "value": "true"
          },
          "ADC_Slice30_Enable": {
            "value": "true"
          },
          "ADC_Slice32_Enable": {
            "value": "true"
          },
          "DAC0_Clock_Dist": {
            "value": "1"
          },
          "DAC0_Multi_Tile_Sync": {
            "value": "true"
          },
          "DAC0_PLL_Enable": {
            "value": "true"
          },
          "DAC0_Refclk_Freq": {
            "value": "245.760"
          },
          "DAC1_Multi_Tile_Sync": {
            "value": "true"
          },
          "DAC1_PLL_Enable": {
            "value": "true"
          },
          "DAC1_Refclk_Freq": {
            "value": "245.760"
          },
          "DAC2_Clock_Source": {
            "value": "4"
          },
          "DAC2_Multi_Tile_Sync": {
            "value": "true"
          },
          "DAC2_PLL_Enable": {
            "value": "true"
          },
          "DAC2_Refclk_Freq": {
            "value": "245.760"
          },
          "DAC3_Multi_Tile_Sync": {
            "value": "true"
          },
          "DAC3_PLL_Enable": {
            "value": "true"
          },
          "DAC3_Refclk_Freq": {
            "value": "245.760"
          },
          "DAC_Data_Width00": {
            "value": "2"
          },
          "DAC_Data_Width02": {
            "value": "2"
          },
          "DAC_Data_Width10": {
            "value": "2"
          },
          "DAC_Data_Width12": {
            "value": "2"
          },
          "DAC_Data_Width20": {
            "value": "2"
          },
          "DAC_Data_Width22": {
            "value": "2"
          },
          "DAC_Data_Width30": {
            "value": "2"
          },
          "DAC_Data_Width32": {
            "value": "2"
          },
          "DAC_Interpolation_Mode00": {
            "value": "20"
          },
          "DAC_Interpolation_Mode02": {
            "value": "20"
          },
          "DAC_Interpolation_Mode10": {
            "value": "20"
          },
          "DAC_Interpolation_Mode12": {
            "value": "20"
          },
          "DAC_Interpolation_Mode20": {
            "value": "20"
          },
          "DAC_Interpolation_Mode22": {
            "value": "20"
          },
          "DAC_Interpolation_Mode30": {
            "value": "20"
          },
          "DAC_Interpolation_Mode32": {
            "value": "20"
          },
          "DAC_Mixer_Type00": {
            "value": "2"
          },
          "DAC_Mixer_Type02": {
            "value": "2"
          },
          "DAC_Mixer_Type10": {
            "value": "2"
          },
          "DAC_Mixer_Type12": {
            "value": "2"
          },
          "DAC_Mixer_Type20": {
            "value": "2"
          },
          "DAC_Mixer_Type22": {
            "value": "2"
          },
          "DAC_Mixer_Type30": {
            "value": "2"
          },
          "DAC_Mixer_Type32": {
            "value": "2"
          },
          "DAC_Slice00_Enable": {
            "value": "true"
          },
          "DAC_Slice02_Enable": {
            "value": "true"
          },
          "DAC_Slice10_Enable": {
            "value": "true"
          },
          "DAC_Slice12_Enable": {
            "value": "true"
          },
          "DAC_Slice20_Enable": {
            "value": "true"
          },
          "DAC_Slice22_Enable": {
            "value": "true"
          },
          "DAC_Slice30_Enable": {
            "value": "true"
          },
          "DAC_Slice32_Enable": {
            "value": "true"
          }
        }
      },
      "axi_spi_engine": {
        "interface_ports": {
          "s_axi": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "spi": {
            "mode": "Master",
            "vlnv_bus_definition": "analog.com:interface:spi_engine:1.0",
            "vlnv": "analog.com:interface:spi_engine_rtl:1.0"
          }
        },
        "ports": {
          "s_axi_aclk": {
            "type": "clk",
            "direction": "I"
          },
          "s_axi_aresetn": {
            "type": "rst",
            "direction": "I"
          },
          "active": {
            "direction": "O"
          },
          "irq": {
            "direction": "O"
          }
        },
        "components": {
          "axi_spi_engine": {
            "vlnv": "analog.com:user:axi_spi_engine:1.0",
            "ip_revision": "1",
            "xci_name": "system_bd_axi_spi_engine_0_0",
            "xci_path": "ip/system_bd_axi_spi_engine_0_0/system_bd_axi_spi_engine_0_0.xci",
            "inst_hier_path": "axi_spi_engine/axi_spi_engine"
          },
          "spi_engine_execution": {
            "vlnv": "analog.com:user:spi_engine_execution:1.0",
            "ip_revision": "1",
            "xci_name": "system_bd_spi_engine_execution_0_0",
            "xci_path": "ip/system_bd_spi_engine_execution_0_0/system_bd_spi_engine_execution_0_0.xci",
            "inst_hier_path": "axi_spi_engine/spi_engine_execution",
            "parameters": {
              "NUM_OF_CS": {
                "value": "3"
              },
              "NUM_OF_SDI": {
                "value": "3"
              }
            }
          }
        },
        "interface_nets": {
          "Conn1": {
            "interface_ports": [
              "axi_spi_engine/s_axi",
              "s_axi"
            ]
          },
          "Conn2": {
            "interface_ports": [
              "spi_engine_execution/spi",
              "spi"
            ]
          },
          "axi_spi_engine_spi_engine_ctrl": {
            "interface_ports": [
              "axi_spi_engine/spi_engine_ctrl",
              "spi_engine_execution/ctrl"
            ]
          }
        },
        "nets": {
          "axi_spi_engine_irq": {
            "ports": [
              "axi_spi_engine/irq",
              "irq"
            ]
          },
          "axi_spi_engine_spi_resetn": {
            "ports": [
              "axi_spi_engine/spi_resetn",
              "spi_engine_execution/resetn"
            ]
          },
          "s_axi_aclk_0_1": {
            "ports": [
              "s_axi_aclk",
              "axi_spi_engine/s_axi_aclk",
              "axi_spi_engine/spi_clk",
              "spi_engine_execution/clk"
            ]
          },
          "s_axi_aresetn_1": {
            "ports": [
              "s_axi_aresetn",
              "axi_spi_engine/s_axi_aresetn"
            ]
          },
          "spi_engine_execution_active": {
            "ports": [
              "spi_engine_execution/active",
              "active"
            ]
          }
        }
      },
      "ps8_0_axi_periph": {
        "vlnv": "xilinx.com:ip:axi_interconnect:2.1",
        "xci_path": "ip/system_bd_ps8_0_axi_periph_0/system_bd_ps8_0_axi_periph_0.xci",
        "inst_hier_path": "ps8_0_axi_periph",
        "xci_name": "system_bd_ps8_0_axi_periph_0",
        "parameters": {
          "NUM_MI": {
            "value": "2"
          }
        },
        "interface_ports": {
          "S00_AXI": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M00_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          },
          "M01_AXI": {
            "mode": "Master",
            "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
          }
        },
        "ports": {
          "ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_RESET": {
                "value": "ARESETN"
              }
            }
          },
          "ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "S00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "S00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "S00_ARESETN"
              }
            }
          },
          "S00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M00_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M00_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M00_ARESETN"
              }
            }
          },
          "M00_ARESETN": {
            "type": "rst",
            "direction": "I"
          },
          "M01_ACLK": {
            "type": "clk",
            "direction": "I",
            "parameters": {
              "ASSOCIATED_BUSIF": {
                "value": "M01_AXI"
              },
              "ASSOCIATED_RESET": {
                "value": "M01_ARESETN"
              }
            }
          },
          "M01_ARESETN": {
            "type": "rst",
            "direction": "I"
          }
        },
        "components": {
          "xbar": {
            "vlnv": "xilinx.com:ip:axi_crossbar:2.1",
            "ip_revision": "32",
            "xci_name": "system_bd_xbar_0",
            "xci_path": "ip/system_bd_xbar_0/system_bd_xbar_0.xci",
            "inst_hier_path": "ps8_0_axi_periph/xbar",
            "parameters": {
              "NUM_MI": {
                "value": "2"
              },
              "NUM_SI": {
                "value": "1"
              },
              "STRATEGY": {
                "value": "0"
              }
            },
            "interface_ports": {
              "S00_AXI": {
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                "mode": "Slave",
                "bridges": [
                  "M00_AXI",
                  "M01_AXI"
                ]
              }
            }
          },
          "s00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "components": {
              "auto_pc": {
                "vlnv": "xilinx.com:ip:axi_protocol_converter:2.1",
                "ip_revision": "31",
                "xci_name": "system_bd_auto_pc_0",
                "xci_path": "ip/system_bd_auto_pc_0/system_bd_auto_pc_0.xci",
                "inst_hier_path": "ps8_0_axi_periph/s00_couplers/auto_pc",
                "parameters": {
                  "MI_PROTOCOL": {
                    "value": "AXI4LITE"
                  },
                  "SI_PROTOCOL": {
                    "value": "AXI4"
                  }
                },
                "interface_ports": {
                  "S_AXI": {
                    "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
                    "mode": "Slave",
                    "bridges": [
                      "M_AXI"
                    ]
                  }
                }
              }
            },
            "interface_nets": {
              "auto_pc_to_s00_couplers": {
                "interface_ports": [
                  "M_AXI",
                  "auto_pc/M_AXI"
                ]
              },
              "s00_couplers_to_auto_pc": {
                "interface_ports": [
                  "S_AXI",
                  "auto_pc/S_AXI"
                ]
              }
            },
            "nets": {
              "S_ACLK_1": {
                "ports": [
                  "S_ACLK",
                  "auto_pc/aclk"
                ]
              },
              "S_ARESETN_1": {
                "ports": [
                  "S_ARESETN",
                  "auto_pc/aresetn"
                ]
              }
            }
          },
          "m00_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m00_couplers_to_m00_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          },
          "m01_couplers": {
            "interface_ports": {
              "M_AXI": {
                "mode": "Master",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              },
              "S_AXI": {
                "mode": "Slave",
                "vlnv_bus_definition": "xilinx.com:interface:aximm:1.0",
                "vlnv": "xilinx.com:interface:aximm_rtl:1.0"
              }
            },
            "ports": {
              "M_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "M_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "M_ARESETN"
                  }
                }
              },
              "M_ARESETN": {
                "type": "rst",
                "direction": "I"
              },
              "S_ACLK": {
                "type": "clk",
                "direction": "I",
                "parameters": {
                  "ASSOCIATED_BUSIF": {
                    "value": "S_AXI"
                  },
                  "ASSOCIATED_RESET": {
                    "value": "S_ARESETN"
                  }
                }
              },
              "S_ARESETN": {
                "type": "rst",
                "direction": "I"
              }
            },
            "interface_nets": {
              "m01_couplers_to_m01_couplers": {
                "interface_ports": [
                  "S_AXI",
                  "M_AXI"
                ]
              }
            }
          }
        },
        "interface_nets": {
          "m00_couplers_to_ps8_0_axi_periph": {
            "interface_ports": [
              "m00_couplers/M_AXI",
              "M00_AXI"
            ]
          },
          "m01_couplers_to_ps8_0_axi_periph": {
            "interface_ports": [
              "m01_couplers/M_AXI",
              "M01_AXI"
            ]
          },
          "ps8_0_axi_periph_to_s00_couplers": {
            "interface_ports": [
              "S00_AXI",
              "s00_couplers/S_AXI"
            ]
          },
          "s00_couplers_to_xbar": {
            "interface_ports": [
              "s00_couplers/M_AXI",
              "xbar/S00_AXI"
            ]
          },
          "xbar_to_m00_couplers": {
            "interface_ports": [
              "xbar/M00_AXI",
              "m00_couplers/S_AXI"
            ]
          },
          "xbar_to_m01_couplers": {
            "interface_ports": [
              "xbar/M01_AXI",
              "m01_couplers/S_AXI"
            ]
          }
        },
        "nets": {
          "ps8_0_axi_periph_ACLK_net": {
            "ports": [
              "ACLK",
              "xbar/aclk",
              "s00_couplers/S_ACLK",
              "s00_couplers/M_ACLK",
              "m00_couplers/M_ACLK",
              "m01_couplers/M_ACLK",
              "m00_couplers/S_ACLK",
              "m01_couplers/S_ACLK"
            ]
          },
          "ps8_0_axi_periph_ARESETN_net": {
            "ports": [
              "ARESETN",
              "xbar/aresetn",
              "s00_couplers/S_ARESETN",
              "s00_couplers/M_ARESETN",
              "m00_couplers/M_ARESETN",
              "m01_couplers/M_ARESETN",
              "m00_couplers/S_ARESETN",
              "m01_couplers/S_ARESETN"
            ]
          }
        }
      },
      "rst_ps8_0_96M": {
        "vlnv": "xilinx.com:ip:proc_sys_reset:5.0",
        "ip_revision": "15",
        "xci_name": "system_bd_rst_ps8_0_96M_0",
        "xci_path": "ip/system_bd_rst_ps8_0_96M_0/system_bd_rst_ps8_0_96M_0.xci",
        "inst_hier_path": "rst_ps8_0_96M"
      },
      "mts_clk_gen": {
        "interface_ports": {
          "pl_clk": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:diff_clock:1.0",
            "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0"
          },
          "pl_sysref": {
            "mode": "Slave",
            "vlnv_bus_definition": "xilinx.com:interface:diff_clock:1.0",
            "vlnv": "xilinx.com:interface:diff_clock_rtl:1.0"
          }
        },
        "ports": {
          "mts_sysref": {
            "direction": "O",
            "left": "0",
            "right": "0"
          },
          "sys_rstn": {
            "type": "clk",
            "direction": "O"
          },
          "sys_clk": {
            "direction": "O"
          }
        },
        "components": {
          "util_ds_buf_pl_clk": {
            "vlnv": "xilinx.com:ip:util_ds_buf:2.2",
            "ip_revision": "32",
            "xci_name": "system_bd_util_ds_buf_0_0",
            "xci_path": "ip/system_bd_util_ds_buf_0_0/system_bd_util_ds_buf_0_0.xci",
            "inst_hier_path": "mts_clk_gen/util_ds_buf_pl_clk"
          },
          "util_bufg_pl_clk": {
            "vlnv": "xilinx.com:ip:util_ds_buf:2.2",
            "ip_revision": "32",
            "xci_name": "system_bd_util_ds_buf_0_1",
            "xci_path": "ip/system_bd_util_ds_buf_0_1/system_bd_util_ds_buf_0_1.xci",
            "inst_hier_path": "mts_clk_gen/util_bufg_pl_clk",
            "parameters": {
              "C_BUF_TYPE": {
                "value": "BUFG"
              }
            }
          },
          "util_ds_buf_pl_sysref": {
            "vlnv": "xilinx.com:ip:util_ds_buf:2.2",
            "ip_revision": "32",
            "xci_name": "system_bd_util_ds_buf_1_0",
            "xci_path": "ip/system_bd_util_ds_buf_1_0/system_bd_util_ds_buf_1_0.xci",
            "inst_hier_path": "mts_clk_gen/util_ds_buf_pl_sysref"
          },
          "clk_wiz_pl_clk": {
            "vlnv": "xilinx.com:ip:clk_wiz:6.0",
            "ip_revision": "14",
            "xci_name": "system_bd_clk_wiz_0_0",
            "xci_path": "ip/system_bd_clk_wiz_0_0/system_bd_clk_wiz_0_0.xci",
            "inst_hier_path": "mts_clk_gen/clk_wiz_pl_clk",
            "parameters": {
              "CLKIN1_JITTER_PS": {
                "value": "40.69"
              },
              "CLKOUT1_JITTER": {
                "value": "85.228"
              },
              "CLKOUT1_PHASE_ERROR": {
                "value": "77.902"
              },
              "CLKOUT1_REQUESTED_OUT_FREQ": {
                "value": "245.76"
              },
              "MMCM_CLKFBOUT_MULT_F": {
                "value": "4.875"
              },
              "MMCM_CLKIN1_PERIOD": {
                "value": "4.069"
              },
              "MMCM_CLKIN2_PERIOD": {
                "value": "10.0"
              },
              "MMCM_CLKOUT0_DIVIDE_F": {
                "value": "4.875"
              },
              "MMCM_DIVCLK_DIVIDE": {
                "value": "1"
              },
              "OPTIMIZE_CLOCKING_STRUCTURE_EN": {
                "value": "true"
              },
              "PRIM_IN_FREQ": {
                "value": "245.76"
              },
              "USE_RESET": {
                "value": "false"
              }
            }
          },
          "xpm_cdc_gen_pl_sysref": {
            "vlnv": "xilinx.com:ip:xpm_cdc_gen:1.0",
            "ip_revision": "4",
            "xci_name": "system_bd_xpm_cdc_gen_0_0",
            "xci_path": "ip/system_bd_xpm_cdc_gen_0_0/system_bd_xpm_cdc_gen_0_0.xci",
            "inst_hier_path": "mts_clk_gen/xpm_cdc_gen_pl_sysref",
            "parameters": {
              "CDC_TYPE": {
                "value": "xpm_cdc_single"
              },
              "DEST_SYNC_FF": {
                "value": "2"
              },
              "SIM_ASSERT_CHK": {
                "value": "false"
              },
              "SRC_INPUT_REG": {
                "value": "false"
              }
            }
          },
          "xpm_cdc_gen_mts_sysref": {
            "vlnv": "xilinx.com:ip:xpm_cdc_gen:1.0",
            "ip_revision": "4",
            "xci_name": "system_bd_xpm_cdc_gen_pl_sysref_0",
            "xci_path": "ip/system_bd_xpm_cdc_gen_pl_sysref_0/system_bd_xpm_cdc_gen_pl_sysref_0.xci",
            "inst_hier_path": "mts_clk_gen/xpm_cdc_gen_mts_sysref",
            "parameters": {
              "CDC_TYPE": {
                "value": "xpm_cdc_single"
              },
              "DEST_SYNC_FF": {
                "value": "2"
              },
              "SIM_ASSERT_CHK": {
                "value": "false"
              },
              "SRC_INPUT_REG": {
                "value": "false"
              }
            }
          },
          "xlconstant_0": {
            "vlnv": "xilinx.com:ip:xlconstant:1.1",
            "ip_revision": "9",
            "xci_name": "system_bd_xlconstant_0_0",
            "xci_path": "ip/system_bd_xlconstant_0_0/system_bd_xlconstant_0_0.xci",
            "inst_hier_path": "mts_clk_gen/xlconstant_0",
            "parameters": {
              "CONST_VAL": {
                "value": "0"
              }
            }
          }
        },
        "interface_nets": {
          "Conn1": {
            "interface_ports": [
              "util_ds_buf_pl_clk/CLK_IN_D",
              "pl_clk"
            ]
          },
          "Conn2": {
            "interface_ports": [
              "util_ds_buf_pl_sysref/CLK_IN_D",
              "pl_sysref"
            ]
          }
        },
        "nets": {
          "clk_wiz_pl_clk_clk_out1": {
            "ports": [
              "clk_wiz_pl_clk/clk_out1",
              "sys_clk",
              "xpm_cdc_gen_mts_sysref/dest_clk"
            ]
          },
          "clk_wiz_pl_clk_locked": {
            "ports": [
              "clk_wiz_pl_clk/locked",
              "sys_rstn"
            ]
          },
          "util_bufg_pl_clk_BUFG_O": {
            "ports": [
              "util_bufg_pl_clk/BUFG_O",
              "clk_wiz_pl_clk/clk_in1",
              "xpm_cdc_gen_pl_sysref/dest_clk"
            ]
          },
          "util_ds_buf_pl_clk_IBUF_OUT": {
            "ports": [
              "util_ds_buf_pl_clk/IBUF_OUT",
              "util_bufg_pl_clk/BUFG_I"
            ]
          },
          "util_ds_buf_pl_sysref_IBUF_OUT": {
            "ports": [
              "util_ds_buf_pl_sysref/IBUF_OUT",
              "xpm_cdc_gen_pl_sysref/src_in"
            ]
          },
          "xlconstant_0_dout": {
            "ports": [
              "xlconstant_0/dout",
              "xpm_cdc_gen_pl_sysref/src_clk",
              "xpm_cdc_gen_mts_sysref/src_clk"
            ]
          },
          "xpm_cdc_gen_mts_sysref_dest_out": {
            "ports": [
              "xpm_cdc_gen_mts_sysref/dest_out",
              "mts_sysref"
            ]
          },
          "xpm_cdc_gen_pl_sysref_dest_out": {
            "ports": [
              "xpm_cdc_gen_pl_sysref/dest_out",
              "xpm_cdc_gen_mts_sysref/src_in"
            ]
          }
        }
      },
      "xlconcat_0": {
        "vlnv": "xilinx.com:ip:xlconcat:2.1",
        "ip_revision": "6",
        "xci_name": "system_bd_xlconcat_0_0",
        "xci_path": "ip/system_bd_xlconcat_0_0/system_bd_xlconcat_0_0.xci",
        "inst_hier_path": "xlconcat_0"
      },
      "zynq_ultra_ps_e": {
        "vlnv": "xilinx.com:ip:zynq_ultra_ps_e:3.5",
        "ip_revision": "3",
        "xci_name": "system_bd_zynq_ultra_ps_e_0_1",
        "xci_path": "ip/system_bd_zynq_ultra_ps_e_0_1/system_bd_zynq_ultra_ps_e_0_1.xci",
        "inst_hier_path": "zynq_ultra_ps_e",
        "parameters": {
          "PSU_BANK_0_IO_STANDARD": {
            "value": "LVCMOS18"
          },
          "PSU_BANK_1_IO_STANDARD": {
            "value": "LVCMOS18"
          },
          "PSU_BANK_2_IO_STANDARD": {
            "value": "LVCMOS18"
          },
          "PSU_BANK_3_IO_STANDARD": {
            "value": "LVCMOS18"
          },
          "PSU_DDR_RAM_HIGHADDR": {
            "value": "0xFFFFFFFF"
          },
          "PSU_DDR_RAM_HIGHADDR_OFFSET": {
            "value": "0x800000000"
          },
          "PSU_DDR_RAM_LOWADDR_OFFSET": {
            "value": "0x80000000"
          },
          "PSU_DYNAMIC_DDR_CONFIG_EN": {
            "value": "1"
          },
          "PSU_MIO_1_DRIVE_STRENGTH": {
            "value": "12"
          },
          "PSU_MIO_1_SLEW": {
            "value": "fast"
          },
          "PSU_MIO_4_INPUT_TYPE": {
            "value": "cmos"
          },
          "PSU_MIO_TREE_PERIPHERALS": {
            "value": [
              "Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash##Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash##I2C 0#I2C 0#I2C",
              "1#I2C 1#UART 0#UART 0#######PMU GPI 0######################################Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#MDIO 3#MDIO 3"
            ]
          },
          "PSU_MIO_TREE_SIGNALS": {
            "value": "sclk_out#miso_mo1#mo2#mo3#mosi_mi0#n_ss_out##n_ss_out_upper#mo_upper[0]#mo_upper[1]#mo_upper[2]#mo_upper[3]#sclk_out_upper##scl_out#sda_out#scl_out#sda_out#rxd#txd#######gpi[0]######################################rgmii_tx_clk#rgmii_txd[0]#rgmii_txd[1]#rgmii_txd[2]#rgmii_txd[3]#rgmii_tx_ctl#rgmii_rx_clk#rgmii_rxd[0]#rgmii_rxd[1]#rgmii_rxd[2]#rgmii_rxd[3]#rgmii_rx_ctl#gem3_mdc#gem3_mdio_out"
          },
          "PSU__ACT_DDR_FREQ_MHZ": {
            "value": "1066.656006"
          },
          "PSU__CRF_APB__ACPU_CTRL__ACT_FREQMHZ": {
            "value": "1333.320068"
          },
          "PSU__CRF_APB__DBG_FPD_CTRL__ACT_FREQMHZ": {
            "value": "249.997498"
          },
          "PSU__CRF_APB__DBG_TSTMP_CTRL__ACT_FREQMHZ": {
            "value": "249.997498"
          },
          "PSU__CRF_APB__DDR_CTRL__ACT_FREQMHZ": {
            "value": "533.328003"
          },
          "PSU__CRF_APB__DDR_CTRL__FREQMHZ": {
            "value": "1067"
          },
          "PSU__CRF_APB__DPDMA_REF_CTRL__ACT_FREQMHZ": {
            "value": "533.328003"
          },
          "PSU__CRF_APB__GDMA_REF_CTRL__ACT_FREQMHZ": {
            "value": "533.328003"
          },
          "PSU__CRF_APB__TOPSW_LSBUS_CTRL__ACT_FREQMHZ": {
            "value": "99.999001"
          },
          "PSU__CRF_APB__TOPSW_MAIN_CTRL__ACT_FREQMHZ": {
            "value": "533.328003"
          },
          "PSU__CRL_APB__ADMA_REF_CTRL__ACT_FREQMHZ": {
            "value": "533.328003"
          },
          "PSU__CRL_APB__AMS_REF_CTRL__ACT_FREQMHZ": {
            "value": "49.999500"
          },
          "PSU__CRL_APB__CPU_R5_CTRL__ACT_FREQMHZ": {
            "value": "533.328003"
          },
          "PSU__CRL_APB__DBG_LPD_CTRL__ACT_FREQMHZ": {
            "value": "249.997498"
          },
          "PSU__CRL_APB__DLL_REF_CTRL__ACT_FREQMHZ": {
            "value": "1499.984985"
          },
          "PSU__CRL_APB__GEM0_REF_CTRL__ACT_FREQMHZ": {
            "value": "124.998749"
          },
          "PSU__CRL_APB__GEM1_REF_CTRL__ACT_FREQMHZ": {
            "value": "124.998749"
          },
          "PSU__CRL_APB__GEM2_REF_CTRL__ACT_FREQMHZ": {
            "value": "124.998749"
          },
          "PSU__CRL_APB__GEM3_REF_CTRL__ACT_FREQMHZ": {
            "value": "124.998749"
          },
          "PSU__CRL_APB__GEM_TSU_REF_CTRL__ACT_FREQMHZ": {
            "value": "249.997498"
          },
          "PSU__CRL_APB__GEM_TSU_REF_CTRL__SRCSEL": {
            "value": "IOPLL"
          },
          "PSU__CRL_APB__I2C0_REF_CTRL__ACT_FREQMHZ": {
            "value": "99.999001"
          },
          "PSU__CRL_APB__I2C1_REF_CTRL__ACT_FREQMHZ": {
            "value": "99.999001"
          },
          "PSU__CRL_APB__IOU_SWITCH_CTRL__ACT_FREQMHZ": {
            "value": "266.664001"
          },
          "PSU__CRL_APB__LPD_LSBUS_CTRL__ACT_FREQMHZ": {
            "value": "99.999001"
          },
          "PSU__CRL_APB__LPD_SWITCH_CTRL__ACT_FREQMHZ": {
            "value": "533.328003"
          },
          "PSU__CRL_APB__PCAP_CTRL__ACT_FREQMHZ": {
            "value": "187.498123"
          },
          "PSU__CRL_APB__PL0_REF_CTRL__ACT_FREQMHZ": {
            "value": "96.968727"
          },
          "PSU__CRL_APB__QSPI_REF_CTRL__ACT_FREQMHZ": {
            "value": "299.997009"
          },
          "PSU__CRL_APB__TIMESTAMP_REF_CTRL__ACT_FREQMHZ": {
            "value": "33.333000"
          },
          "PSU__CRL_APB__UART0_REF_CTRL__ACT_FREQMHZ": {
            "value": "99.999001"
          },
          "PSU__CSUPMU__PERIPHERAL__VALID": {
            "value": "1"
          },
          "PSU__DDRC__BG_ADDR_COUNT": {
            "value": "1"
          },
          "PSU__DDRC__CL": {
            "value": "16"
          },
          "PSU__DDRC__COMPONENTS": {
            "value": "UDIMM"
          },
          "PSU__DDRC__CWL": {
            "value": "11"
          },
          "PSU__DDRC__DEVICE_CAPACITY": {
            "value": "8192 MBits"
          },
          "PSU__DDRC__DRAM_WIDTH": {
            "value": "16 Bits"
          },
          "PSU__DDRC__ROW_ADDR_COUNT": {
            "value": "16"
          },
          "PSU__DDRC__SPEED_BIN": {
            "value": "DDR4_2400P"
          },
          "PSU__DDRC__T_FAW": {
            "value": "30.0"
          },
          "PSU__DDRC__T_RAS_MIN": {
            "value": "33"
          },
          "PSU__DDRC__T_RC": {
            "value": "46.5"
          },
          "PSU__DDRC__T_RCD": {
            "value": "16"
          },
          "PSU__DDRC__T_RP": {
            "value": "16"
          },
          "PSU__DDR_HIGH_ADDRESS_GUI_ENABLE": {
            "value": "1"
          },
          "PSU__DDR__INTERFACE__FREQMHZ": {
            "value": "533.500"
          },
          "PSU__ENET0__PERIPHERAL__ENABLE": {
            "value": "0"
          },
          "PSU__ENET1__PERIPHERAL__ENABLE": {
            "value": "0"
          },
          "PSU__ENET2__PERIPHERAL__ENABLE": {
            "value": "0"
          },
          "PSU__ENET3__FIFO__ENABLE": {
            "value": "0"
          },
          "PSU__ENET3__GRP_MDIO__ENABLE": {
            "value": "1"
          },
          "PSU__ENET3__GRP_MDIO__IO": {
            "value": "MIO 76 .. 77"
          },
          "PSU__ENET3__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__ENET3__PERIPHERAL__IO": {
            "value": "MIO 64 .. 75"
          },
          "PSU__ENET3__PTP__ENABLE": {
            "value": "0"
          },
          "PSU__ENET3__TSU__ENABLE": {
            "value": "0"
          },
          "PSU__GEM3_COHERENCY": {
            "value": "0"
          },
          "PSU__GEM3_ROUTE_THROUGH_FPD": {
            "value": "0"
          },
          "PSU__GEM__TSU__ENABLE": {
            "value": "0"
          },
          "PSU__I2C0__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__I2C0__PERIPHERAL__IO": {
            "value": "MIO 14 .. 15"
          },
          "PSU__I2C1__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__I2C1__PERIPHERAL__IO": {
            "value": "MIO 16 .. 17"
          },
          "PSU__IOU_SLCR__TTC0__ACT_FREQMHZ": {
            "value": "100.000000"
          },
          "PSU__IOU_SLCR__TTC1__ACT_FREQMHZ": {
            "value": "100.000000"
          },
          "PSU__IOU_SLCR__TTC2__ACT_FREQMHZ": {
            "value": "100.000000"
          },
          "PSU__IOU_SLCR__TTC3__ACT_FREQMHZ": {
            "value": "100.000000"
          },
          "PSU__LPD_SLCR__CSUPMU__ACT_FREQMHZ": {
            "value": "100.000000"
          },
          "PSU__PMU_COHERENCY": {
            "value": "0"
          },
          "PSU__PMU__AIBACK__ENABLE": {
            "value": "0"
          },
          "PSU__PMU__EMIO_GPI__ENABLE": {
            "value": "0"
          },
          "PSU__PMU__EMIO_GPO__ENABLE": {
            "value": "0"
          },
          "PSU__PMU__GPI0__ENABLE": {
            "value": "1"
          },
          "PSU__PMU__GPI0__IO": {
            "value": "MIO 26"
          },
          "PSU__PMU__GPI1__ENABLE": {
            "value": "0"
          },
          "PSU__PMU__GPI2__ENABLE": {
            "value": "0"
          },
          "PSU__PMU__GPI3__ENABLE": {
            "value": "0"
          },
          "PSU__PMU__GPI4__ENABLE": {
            "value": "0"
          },
          "PSU__PMU__GPI5__ENABLE": {
            "value": "0"
          },
          "PSU__PMU__GPO0__ENABLE": {
            "value": "0"
          },
          "PSU__PMU__GPO1__ENABLE": {
            "value": "0"
          },
          "PSU__PMU__GPO2__ENABLE": {
            "value": "0"
          },
          "PSU__PMU__GPO3__ENABLE": {
            "value": "0"
          },
          "PSU__PMU__GPO4__ENABLE": {
            "value": "0"
          },
          "PSU__PMU__GPO5__ENABLE": {
            "value": "0"
          },
          "PSU__PMU__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__PMU__PLERROR__ENABLE": {
            "value": "0"
          },
          "PSU__PROTECTION__MASTERS": {
            "value": "USB1:NonSecure;0|USB0:NonSecure;0|S_AXI_LPD:NA;0|S_AXI_HPC1_FPD:NA;0|S_AXI_HPC0_FPD:NA;0|S_AXI_HP3_FPD:NA;0|S_AXI_HP2_FPD:NA;0|S_AXI_HP1_FPD:NA;0|S_AXI_HP0_FPD:NA;0|S_AXI_ACP:NA;0|S_AXI_ACE:NA;0|SD1:NonSecure;0|SD0:NonSecure;0|SATA1:NonSecure;0|SATA0:NonSecure;0|RPU1:Secure;1|RPU0:Secure;1|QSPI:NonSecure;1|PMU:NA;1|PCIe:NonSecure;0|NAND:NonSecure;0|LDMA:NonSecure;1|GPU:NonSecure;1|GEM3:NonSecure;1|GEM2:NonSecure;0|GEM1:NonSecure;0|GEM0:NonSecure;0|FDMA:NonSecure;1|DP:NonSecure;0|DAP:NA;1|Coresight:NA;1|CSU:NA;1|APU:NA;1"
          },
          "PSU__PROTECTION__SLAVES": {
            "value": [
              "LPD;USB3_1_XHCI;FE300000;FE3FFFFF;0|LPD;USB3_1;FF9E0000;FF9EFFFF;0|LPD;USB3_0_XHCI;FE200000;FE2FFFFF;0|LPD;USB3_0;FF9D0000;FF9DFFFF;0|LPD;UART1;FF010000;FF01FFFF;0|LPD;UART0;FF000000;FF00FFFF;1|LPD;TTC3;FF140000;FF14FFFF;1|LPD;TTC2;FF130000;FF13FFFF;1|LPD;TTC1;FF120000;FF12FFFF;1|LPD;TTC0;FF110000;FF11FFFF;1|FPD;SWDT1;FD4D0000;FD4DFFFF;0|LPD;SWDT0;FF150000;FF15FFFF;0|LPD;SPI1;FF050000;FF05FFFF;0|LPD;SPI0;FF040000;FF04FFFF;0|FPD;SMMU_REG;FD5F0000;FD5FFFFF;1|FPD;SMMU;FD800000;FDFFFFFF;1|FPD;SIOU;FD3D0000;FD3DFFFF;1|FPD;SERDES;FD400000;FD47FFFF;1|LPD;SD1;FF170000;FF17FFFF;0|LPD;SD0;FF160000;FF16FFFF;0|FPD;SATA;FD0C0000;FD0CFFFF;0|LPD;RTC;FFA60000;FFA6FFFF;1|LPD;RSA_CORE;FFCE0000;FFCEFFFF;1|LPD;RPU;FF9A0000;FF9AFFFF;1|LPD;R5_TCM_RAM_GLOBAL;FFE00000;FFE3FFFF;1|LPD;R5_1_Instruction_Cache;FFEC0000;FFECFFFF;1|LPD;R5_1_Data_Cache;FFED0000;FFEDFFFF;1|LPD;R5_1_BTCM_GLOBAL;FFEB0000;FFEBFFFF;1|LPD;R5_1_ATCM_GLOBAL;FFE90000;FFE9FFFF;1|LPD;R5_0_Instruction_Cache;FFE40000;FFE4FFFF;1|LPD;R5_0_Data_Cache;FFE50000;FFE5FFFF;1|LPD;R5_0_BTCM_GLOBAL;FFE20000;FFE2FFFF;1|LPD;R5_0_ATCM_GLOBAL;FFE00000;FFE0FFFF;1|LPD;QSPI_Linear_Address;C0000000;DFFFFFFF;1|LPD;QSPI;FF0F0000;FF0FFFFF;1|LPD;PMU_RAM;FFDC0000;FFDDFFFF;1|LPD;PMU_GLOBAL;FFD80000;FFDBFFFF;1|FPD;PCIE_MAIN;FD0E0000;FD0EFFFF;0|FPD;PCIE_LOW;E0000000;EFFFFFFF;0|FPD;PCIE_HIGH2;8000000000;BFFFFFFFFF;0|FPD;PCIE_HIGH1;600000000;7FFFFFFFF;0|FPD;PCIE_DMA;FD0F0000;FD0FFFFF;0|FPD;PCIE_ATTRIB;FD480000;FD48FFFF;0|LPD;OCM_XMPU_CFG;FFA70000;FFA7FFFF;1|LPD;OCM_SLCR;FF960000;FF96FFFF;1|OCM;OCM;FFFC0000;FFFFFFFF;1|LPD;NAND;FF100000;FF10FFFF;0|LPD;MBISTJTAG;FFCF0000;FFCFFFFF;1|LPD;LPD_XPPU_SINK;FF9C0000;FF9CFFFF;1|LPD;LPD_XPPU;FF980000;FF98FFFF;1|LPD;LPD_SLCR_SECURE;FF4B0000;FF4DFFFF;1|LPD;LPD_SLCR;FF410000;FF4AFFFF;1|LPD;LPD_GPV;FE100000;FE1FFFFF;1|LPD;LPD_DMA_7;FFAF0000;FFAFFFFF;1|LPD;LPD_DMA_6;FFAE0000;FFAEFFFF;1|LPD;LPD_DMA_5;FFAD0000;FFADFFFF;1|LPD;LPD_DMA_4;FFAC0000;FFACFFFF;1|LPD;LPD_DMA_3;FFAB0000;FFABFFFF;1|LPD;LPD_DMA_2;FFAA0000;FFAAFFFF;1|LPD;LPD_DMA_1;FFA90000;FFA9FFFF;1|LPD;LPD_DMA_0;FFA80000;FFA8FFFF;1|LPD;IPI_CTRL;FF380000;FF3FFFFF;1|LPD;IOU_SLCR;FF180000;FF23FFFF;1|LPD;IOU_SECURE_SLCR;FF240000;FF24FFFF;1|LPD;IOU_SCNTRS;FF260000;FF26FFFF;1|LPD;IOU_SCNTR;FF250000;FF25FFFF;1|LPD;IOU_GPV;FE000000;FE0FFFFF;1|LPD;I2C1;FF030000;FF03FFFF;1|LPD;I2C0;FF020000;FF02FFFF;1|FPD;GPU;FD4B0000;FD4BFFFF;0|LPD;GPIO;FF0A0000;FF0AFFFF;1|LPD;GEM3;FF0E0000;FF0EFFFF;1|LPD;GEM2;FF0D0000;FF0DFFFF;0|LPD;GEM1;FF0C0000;FF0CFFFF;0|LPD;GEM0;FF0B0000;FF0BFFFF;0|FPD;FPD_XMPU_SINK;FD4F0000;FD4FFFFF;1|FPD;FPD_XMPU_CFG;FD5D0000;FD5DFFFF;1|FPD;FPD_SLCR_SECURE;FD690000;FD6CFFFF;1|FPD;FPD_SLCR;FD610000;FD68FFFF;1|FPD;FPD_DMA_CH7;FD570000;FD57FFFF;1|FPD;FPD_DMA_CH6;FD560000;FD56FFFF;1|FPD;FPD_DMA_CH5;FD550000;FD55FFFF;1|FPD;FPD_DMA_CH4;FD540000;FD54FFFF;1|FPD;FPD_DMA_CH3;FD530000;FD53FFFF;1|FPD;FPD_DMA_CH2;FD520000;FD52FFFF;1|FPD;FPD_DMA_CH1;FD510000;FD51FFFF;1|FPD;FPD_DMA_CH0;FD500000;FD50FFFF;1|LPD;EFUSE;FFCC0000;FFCCFFFF;1|FPD;Display",
              "Port;FD4A0000;FD4AFFFF;0|FPD;DPDMA;FD4C0000;FD4CFFFF;0|FPD;DDR_XMPU5_CFG;FD050000;FD05FFFF;1|FPD;DDR_XMPU4_CFG;FD040000;FD04FFFF;1|FPD;DDR_XMPU3_CFG;FD030000;FD03FFFF;1|FPD;DDR_XMPU2_CFG;FD020000;FD02FFFF;1|FPD;DDR_XMPU1_CFG;FD010000;FD01FFFF;1|FPD;DDR_XMPU0_CFG;FD000000;FD00FFFF;1|FPD;DDR_QOS_CTRL;FD090000;FD09FFFF;1|FPD;DDR_PHY;FD080000;FD08FFFF;1|DDR;DDR_LOW;0;7FFFFFFF;1|DDR;DDR_HIGH;800000000;87FFFFFFF;1|FPD;DDDR_CTRL;FD070000;FD070FFF;1|LPD;Coresight;FE800000;FEFFFFFF;1|LPD;CSU_DMA;FFC80000;FFC9FFFF;1|LPD;CSU;FFCA0000;FFCAFFFF;1|LPD;CRL_APB;FF5E0000;FF85FFFF;1|FPD;CRF_APB;FD1A0000;FD2DFFFF;1|FPD;CCI_REG;FD5E0000;FD5EFFFF;1|LPD;CAN1;FF070000;FF07FFFF;0|LPD;CAN0;FF060000;FF06FFFF;0|FPD;APU;FD5C0000;FD5CFFFF;1|LPD;APM_INTC_IOU;FFA20000;FFA2FFFF;1|LPD;APM_FPD_LPD;FFA30000;FFA3FFFF;1|FPD;APM_5;FD490000;FD49FFFF;1|FPD;APM_0;FD0B0000;FD0BFFFF;1|LPD;APM2;FFA10000;FFA1FFFF;1|LPD;APM1;FFA00000;FFA0FFFF;1|LPD;AMS;FFA50000;FFA5FFFF;1|FPD;AFI_5;FD3B0000;FD3BFFFF;1|FPD;AFI_4;FD3A0000;FD3AFFFF;1|FPD;AFI_3;FD390000;FD39FFFF;1|FPD;AFI_2;FD380000;FD38FFFF;1|FPD;AFI_1;FD370000;FD37FFFF;1|FPD;AFI_0;FD360000;FD36FFFF;1|LPD;AFIFM6;FF9B0000;FF9BFFFF;1|FPD;ACPU_GIC;F9010000;F907FFFF;1"
            ]
          },
          "PSU__QSPI_COHERENCY": {
            "value": "0"
          },
          "PSU__QSPI_ROUTE_THROUGH_FPD": {
            "value": "0"
          },
          "PSU__QSPI__GRP_FBCLK__ENABLE": {
            "value": "0"
          },
          "PSU__QSPI__PERIPHERAL__DATA_MODE": {
            "value": "x4"
          },
          "PSU__QSPI__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__QSPI__PERIPHERAL__IO": {
            "value": "MIO 0 .. 12"
          },
          "PSU__QSPI__PERIPHERAL__MODE": {
            "value": "Dual Parallel"
          },
          "PSU__TSU__BUFG_PORT_PAIR": {
            "value": "0"
          },
          "PSU__TTC0__CLOCK__ENABLE": {
            "value": "0"
          },
          "PSU__TTC0__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__TTC0__WAVEOUT__ENABLE": {
            "value": "0"
          },
          "PSU__TTC1__CLOCK__ENABLE": {
            "value": "0"
          },
          "PSU__TTC1__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__TTC1__WAVEOUT__ENABLE": {
            "value": "0"
          },
          "PSU__TTC2__CLOCK__ENABLE": {
            "value": "0"
          },
          "PSU__TTC2__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__TTC2__WAVEOUT__ENABLE": {
            "value": "0"
          },
          "PSU__TTC3__CLOCK__ENABLE": {
            "value": "0"
          },
          "PSU__TTC3__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__TTC3__WAVEOUT__ENABLE": {
            "value": "0"
          },
          "PSU__UART0__BAUD_RATE": {
            "value": "115200"
          },
          "PSU__UART0__MODEM__ENABLE": {
            "value": "0"
          },
          "PSU__UART0__PERIPHERAL__ENABLE": {
            "value": "1"
          },
          "PSU__UART0__PERIPHERAL__IO": {
            "value": "MIO 18 .. 19"
          },
          "PSU__USE__IRQ0": {
            "value": "1"
          }
        },
        "interface_ports": {
          "M_AXI_HPM0_LPD": {
            "vlnv": "xilinx.com:interface:aximm_rtl:1.0",
            "mode": "Master",
            "address_space_ref": "Data",
            "base_address": {
              "minimum": "0x80000000",
              "maximum": "0x9FFFFFFF",
              "width": "40"
            }
          }
        },
        "addressing": {
          "address_spaces": {
            "Data": {
              "range": "1T",
              "width": "40",
              "local_memory_map": {
                "name": "Data",
                "description": "Address Space Segments",
                "address_blocks": {
                  "M_AXI_HPM0_LPD:LPD_AFI_FS": {
                    "name": "M_AXI_HPM0_LPD:LPD_AFI_FS",
                    "display_name": "M_AXI_HPM0_LPD/LPD_AFI_FS",
                    "base_address": "0x80000000",
                    "range": "512M",
                    "width": "32",
                    "usage": "register"
                  },
                  "M_AXI_HPM1_FPD:FPD_AFI_FS0_00": {
                    "name": "M_AXI_HPM1_FPD:FPD_AFI_FS0_00",
                    "display_name": "M_AXI_HPM1_FPD/FPD_AFI_FS0_00",
                    "base_address": "0xB0000000",
                    "range": "256M",
                    "width": "32",
                    "usage": "register"
                  },
                  "M_AXI_HPM1_FPD:FPD_AFI_FS0_01": {
                    "name": "M_AXI_HPM1_FPD:FPD_AFI_FS0_01",
                    "display_name": "M_AXI_HPM1_FPD/FPD_AFI_FS0_01",
                    "base_address": "0x000500000000",
                    "range": "4G",
                    "width": "35",
                    "usage": "register"
                  },
                  "M_AXI_HPM1_FPD:FPD_AFI_FS0_10": {
                    "name": "M_AXI_HPM1_FPD:FPD_AFI_FS0_10",
                    "display_name": "M_AXI_HPM1_FPD/FPD_AFI_FS0_10",
                    "base_address": "0x004800000000",
                    "range": "224G",
                    "width": "39",
                    "usage": "register"
                  },
                  "M_AXI_HPM0_FPD:FPD_AFI_FS1_00": {
                    "name": "M_AXI_HPM0_FPD:FPD_AFI_FS1_00",
                    "display_name": "M_AXI_HPM0_FPD/FPD_AFI_FS1_00",
                    "base_address": "0xA0000000",
                    "range": "256M",
                    "width": "32",
                    "usage": "register"
                  },
                  "M_AXI_HPM0_FPD:FPD_AFI_FS1_01": {
                    "name": "M_AXI_HPM0_FPD:FPD_AFI_FS1_01",
                    "display_name": "M_AXI_HPM0_FPD/FPD_AFI_FS1_01",
                    "base_address": "0x000400000000",
                    "range": "4G",
                    "width": "35",
                    "usage": "register"
                  },
                  "M_AXI_HPM0_FPD:FPD_AFI_FS1_10": {
                    "name": "M_AXI_HPM0_FPD:FPD_AFI_FS1_10",
                    "display_name": "M_AXI_HPM0_FPD/FPD_AFI_FS1_10",
                    "base_address": "0x001000000000",
                    "range": "224G",
                    "width": "39",
                    "usage": "register"
                  }
                }
              }
            }
          }
        }
      }
    },
    "interface_nets": {
      "adc1_clk_0_1": {
        "interface_ports": [
          "adc1_clk",
          "usp_rf_data_converter/adc1_clk"
        ]
      },
      "adi_spi_engine_spi_0": {
        "interface_ports": [
          "spi",
          "axi_spi_engine/spi"
        ]
      },
      "dac0_clk_0_1": {
        "interface_ports": [
          "dac0_clk",
          "usp_rf_data_converter/dac0_clk"
        ]
      },
      "pl_clk_0_1": {
        "interface_ports": [
          "pl_clk",
          "mts_clk_gen/pl_clk"
        ]
      },
      "pl_sysref_0_1": {
        "interface_ports": [
          "pl_sysref",
          "mts_clk_gen/pl_sysref"
        ]
      },
      "ps8_0_axi_periph_M00_AXI": {
        "interface_ports": [
          "ps8_0_axi_periph/M00_AXI",
          "axi_spi_engine/s_axi"
        ]
      },
      "ps8_0_axi_periph_M01_AXI": {
        "interface_ports": [
          "ps8_0_axi_periph/M01_AXI",
          "usp_rf_data_converter/s_axi"
        ]
      },
      "s00_axis_0_1": {
        "interface_ports": [
          "s00_axis",
          "usp_rf_data_converter/s00_axis"
        ]
      },
      "s02_axis_0_1": {
        "interface_ports": [
          "s02_axis",
          "usp_rf_data_converter/s02_axis"
        ]
      },
      "s10_axis_0_1": {
        "interface_ports": [
          "s10_axis",
          "usp_rf_data_converter/s10_axis"
        ]
      },
      "s12_axis_0_1": {
        "interface_ports": [
          "s12_axis",
          "usp_rf_data_converter/s12_axis"
        ]
      },
      "s20_axis_0_1": {
        "interface_ports": [
          "s20_axis",
          "usp_rf_data_converter/s20_axis"
        ]
      },
      "s22_axis_0_1": {
        "interface_ports": [
          "s22_axis",
          "usp_rf_data_converter/s22_axis"
        ]
      },
      "s30_axis_0_1": {
        "interface_ports": [
          "s30_axis",
          "usp_rf_data_converter/s30_axis"
        ]
      },
      "s32_axis_0_1": {
        "interface_ports": [
          "s32_axis",
          "usp_rf_data_converter/s32_axis"
        ]
      },
      "sysref_in_0_1": {
        "interface_ports": [
          "sysref_in",
          "usp_rf_data_converter/sysref_in"
        ]
      },
      "usp_rf_data_converter_m00_axis": {
        "interface_ports": [
          "m00_axis",
          "usp_rf_data_converter/m00_axis"
        ]
      },
      "usp_rf_data_converter_m01_axis": {
        "interface_ports": [
          "m01_axis",
          "usp_rf_data_converter/m01_axis"
        ]
      },
      "usp_rf_data_converter_m02_axis": {
        "interface_ports": [
          "m02_axis",
          "usp_rf_data_converter/m02_axis"
        ]
      },
      "usp_rf_data_converter_m03_axis": {
        "interface_ports": [
          "m03_axis",
          "usp_rf_data_converter/m03_axis"
        ]
      },
      "usp_rf_data_converter_m10_axis": {
        "interface_ports": [
          "m10_axis",
          "usp_rf_data_converter/m10_axis"
        ]
      },
      "usp_rf_data_converter_m11_axis": {
        "interface_ports": [
          "m11_axis",
          "usp_rf_data_converter/m11_axis"
        ]
      },
      "usp_rf_data_converter_m12_axis": {
        "interface_ports": [
          "m12_axis",
          "usp_rf_data_converter/m12_axis"
        ]
      },
      "usp_rf_data_converter_m13_axis": {
        "interface_ports": [
          "m13_axis",
          "usp_rf_data_converter/m13_axis"
        ]
      },
      "usp_rf_data_converter_m20_axis": {
        "interface_ports": [
          "m20_axis",
          "usp_rf_data_converter/m20_axis"
        ]
      },
      "usp_rf_data_converter_m21_axis": {
        "interface_ports": [
          "m21_axis",
          "usp_rf_data_converter/m21_axis"
        ]
      },
      "usp_rf_data_converter_m22_axis": {
        "interface_ports": [
          "m22_axis",
          "usp_rf_data_converter/m22_axis"
        ]
      },
      "usp_rf_data_converter_m23_axis": {
        "interface_ports": [
          "m23_axis",
          "usp_rf_data_converter/m23_axis"
        ]
      },
      "usp_rf_data_converter_m30_axis": {
        "interface_ports": [
          "m30_axis",
          "usp_rf_data_converter/m30_axis"
        ]
      },
      "usp_rf_data_converter_m31_axis": {
        "interface_ports": [
          "m31_axis",
          "usp_rf_data_converter/m31_axis"
        ]
      },
      "usp_rf_data_converter_m32_axis": {
        "interface_ports": [
          "m32_axis",
          "usp_rf_data_converter/m32_axis"
        ]
      },
      "usp_rf_data_converter_m33_axis": {
        "interface_ports": [
          "m33_axis",
          "usp_rf_data_converter/m33_axis"
        ]
      },
      "usp_rf_data_converter_vout00": {
        "interface_ports": [
          "vout00",
          "usp_rf_data_converter/vout00"
        ]
      },
      "usp_rf_data_converter_vout02": {
        "interface_ports": [
          "vout02",
          "usp_rf_data_converter/vout02"
        ]
      },
      "usp_rf_data_converter_vout10": {
        "interface_ports": [
          "vout10",
          "usp_rf_data_converter/vout10"
        ]
      },
      "usp_rf_data_converter_vout12": {
        "interface_ports": [
          "vout12",
          "usp_rf_data_converter/vout12"
        ]
      },
      "usp_rf_data_converter_vout20": {
        "interface_ports": [
          "vout20",
          "usp_rf_data_converter/vout20"
        ]
      },
      "usp_rf_data_converter_vout22": {
        "interface_ports": [
          "vout22",
          "usp_rf_data_converter/vout22"
        ]
      },
      "usp_rf_data_converter_vout30": {
        "interface_ports": [
          "vout30",
          "usp_rf_data_converter/vout30"
        ]
      },
      "usp_rf_data_converter_vout32": {
        "interface_ports": [
          "vout32",
          "usp_rf_data_converter/vout32"
        ]
      },
      "vin0_01_0_1": {
        "interface_ports": [
          "vin0_01",
          "usp_rf_data_converter/vin0_01"
        ]
      },
      "vin0_23_0_1": {
        "interface_ports": [
          "vin0_23",
          "usp_rf_data_converter/vin0_23"
        ]
      },
      "vin1_01_0_1": {
        "interface_ports": [
          "vin1_01",
          "usp_rf_data_converter/vin1_01"
        ]
      },
      "vin1_23_0_1": {
        "interface_ports": [
          "vin1_23",
          "usp_rf_data_converter/vin1_23"
        ]
      },
      "vin2_01_0_1": {
        "interface_ports": [
          "vin2_01",
          "usp_rf_data_converter/vin2_01"
        ]
      },
      "vin2_23_0_1": {
        "interface_ports": [
          "vin2_23",
          "usp_rf_data_converter/vin2_23"
        ]
      },
      "vin3_01_0_1": {
        "interface_ports": [
          "vin3_01",
          "usp_rf_data_converter/vin3_01"
        ]
      },
      "vin3_23_0_1": {
        "interface_ports": [
          "vin3_23",
          "usp_rf_data_converter/vin3_23"
        ]
      },
      "zynq_ultra_ps_e_M_AXI_HPM0_LPD": {
        "interface_ports": [
          "zynq_ultra_ps_e/M_AXI_HPM0_LPD",
          "ps8_0_axi_periph/S00_AXI"
        ]
      }
    },
    "nets": {
      "adi_spi_engine_active_0": {
        "ports": [
          "axi_spi_engine/active",
          "spi_active"
        ]
      },
      "adi_spi_engine_irq": {
        "ports": [
          "axi_spi_engine/irq",
          "xlconcat_0/In1"
        ]
      },
      "m0_axis_aclk_0_1": {
        "ports": [
          "m0_axis_aclk",
          "usp_rf_data_converter/m0_axis_aclk"
        ]
      },
      "m0_axis_aresetn_0_1": {
        "ports": [
          "m0_axis_aresetn",
          "usp_rf_data_converter/m0_axis_aresetn"
        ]
      },
      "m1_axis_aclk_0_1": {
        "ports": [
          "m1_axis_aclk",
          "usp_rf_data_converter/m1_axis_aclk"
        ]
      },
      "m1_axis_aresetn_0_1": {
        "ports": [
          "m1_axis_aresetn",
          "usp_rf_data_converter/m1_axis_aresetn"
        ]
      },
      "m2_axis_aclk_0_1": {
        "ports": [
          "m2_axis_aclk",
          "usp_rf_data_converter/m2_axis_aclk"
        ]
      },
      "m2_axis_aresetn_0_1": {
        "ports": [
          "m2_axis_aresetn",
          "usp_rf_data_converter/m2_axis_aresetn"
        ]
      },
      "m3_axis_aclk_0_1": {
        "ports": [
          "m3_axis_aclk",
          "usp_rf_data_converter/m3_axis_aclk"
        ]
      },
      "m3_axis_aresetn_0_1": {
        "ports": [
          "m3_axis_aresetn",
          "usp_rf_data_converter/m3_axis_aresetn"
        ]
      },
      "mts_sysref_gen_clk_out1_0": {
        "ports": [
          "mts_clk_gen/sys_rstn",
          "sys_rstn"
        ]
      },
      "mts_sysref_gen_locked_0": {
        "ports": [
          "mts_clk_gen/sys_clk",
          "sys_clk"
        ]
      },
      "mts_sysref_gen_mts_sysref": {
        "ports": [
          "mts_clk_gen/mts_sysref",
          "usp_rf_data_converter/user_sysref_adc",
          "usp_rf_data_converter/user_sysref_dac"
        ]
      },
      "rst_ps8_0_96M_peripheral_aresetn": {
        "ports": [
          "rst_ps8_0_96M/peripheral_aresetn",
          "ps8_0_axi_periph/S00_ARESETN",
          "axi_spi_engine/s_axi_aresetn",
          "ps8_0_axi_periph/M00_ARESETN",
          "ps8_0_axi_periph/ARESETN",
          "usp_rf_data_converter/s_axi_aresetn",
          "ps8_0_axi_periph/M01_ARESETN"
        ]
      },
      "s0_axis_aclk_0_1": {
        "ports": [
          "s0_axis_aclk",
          "usp_rf_data_converter/s0_axis_aclk"
        ]
      },
      "s0_axis_aresetn_0_1": {
        "ports": [
          "s0_axis_aresetn",
          "usp_rf_data_converter/s0_axis_aresetn"
        ]
      },
      "s1_axis_aclk_0_1": {
        "ports": [
          "s1_axis_aclk",
          "usp_rf_data_converter/s1_axis_aclk"
        ]
      },
      "s1_axis_aresetn_0_1": {
        "ports": [
          "s1_axis_aresetn",
          "usp_rf_data_converter/s1_axis_aresetn"
        ]
      },
      "s2_axis_aclk_0_1": {
        "ports": [
          "s2_axis_aclk",
          "usp_rf_data_converter/s2_axis_aclk"
        ]
      },
      "s2_axis_aresetn_0_1": {
        "ports": [
          "s2_axis_aresetn",
          "usp_rf_data_converter/s2_axis_aresetn"
        ]
      },
      "s3_axis_aclk_0_1": {
        "ports": [
          "s3_axis_aclk",
          "usp_rf_data_converter/s3_axis_aclk"
        ]
      },
      "s3_axis_aresetn_0_1": {
        "ports": [
          "s3_axis_aresetn",
          "usp_rf_data_converter/s3_axis_aresetn"
        ]
      },
      "usp_rf_data_converter_clk_adc0": {
        "ports": [
          "usp_rf_data_converter/clk_adc0",
          "clk_adc0"
        ]
      },
      "usp_rf_data_converter_clk_adc1": {
        "ports": [
          "usp_rf_data_converter/clk_adc1",
          "clk_adc1"
        ]
      },
      "usp_rf_data_converter_clk_adc2": {
        "ports": [
          "usp_rf_data_converter/clk_adc2",
          "clk_adc2"
        ]
      },
      "usp_rf_data_converter_clk_adc3": {
        "ports": [
          "usp_rf_data_converter/clk_adc3",
          "clk_adc3"
        ]
      },
      "usp_rf_data_converter_clk_dac0": {
        "ports": [
          "usp_rf_data_converter/clk_dac0",
          "clk_dac0"
        ]
      },
      "usp_rf_data_converter_clk_dac1": {
        "ports": [
          "usp_rf_data_converter/clk_dac1",
          "clk_dac1"
        ]
      },
      "usp_rf_data_converter_clk_dac2": {
        "ports": [
          "usp_rf_data_converter/clk_dac2",
          "clk_dac2"
        ]
      },
      "usp_rf_data_converter_clk_dac3": {
        "ports": [
          "usp_rf_data_converter/clk_dac3",
          "clk_dac3"
        ]
      },
      "usp_rf_data_converter_irq": {
        "ports": [
          "usp_rf_data_converter/irq",
          "xlconcat_0/In0"
        ]
      },
      "xlconcat_0_dout": {
        "ports": [
          "xlconcat_0/dout",
          "zynq_ultra_ps_e/pl_ps_irq0"
        ]
      },
      "zynq_ultra_ps_e_pl_clk0": {
        "ports": [
          "zynq_ultra_ps_e/pl_clk0",
          "ps_clk0",
          "ps8_0_axi_periph/S00_ACLK",
          "rst_ps8_0_96M/slowest_sync_clk",
          "axi_spi_engine/s_axi_aclk",
          "ps8_0_axi_periph/M00_ACLK",
          "ps8_0_axi_periph/ACLK",
          "usp_rf_data_converter/s_axi_aclk",
          "ps8_0_axi_periph/M01_ACLK",
          "zynq_ultra_ps_e/maxihpm0_lpd_aclk"
        ]
      },
      "zynq_ultra_ps_e_pl_resetn0": {
        "ports": [
          "zynq_ultra_ps_e/pl_resetn0",
          "rst_ps8_0_96M/ext_reset_in"
        ]
      }
    },
    "addressing": {
      "/zynq_ultra_ps_e": {
        "address_spaces": {
          "Data": {
            "segments": {
              "SEG_axi_spi_engine_axi_lite": {
                "address_block": "/axi_spi_engine/axi_spi_engine/s_axi/axi_lite",
                "offset": "0x0080000000",
                "range": "64K"
              },
              "SEG_usp_rf_data_converter_Reg": {
                "address_block": "/usp_rf_data_converter/s_axi/Reg",
                "offset": "0x0080040000",
                "range": "256K"
              }
            }
          }
        }
      }
    }
  }
}