Lattice Timing Report -  Setup  and Hold, Version Radiant Software (64-bit) 2024.1.0.34.2

Thu Sep 12 11:25:09 2024

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2024 Lattice Semiconductor Corporation,  All rights reserved.

Command line:    timing -sethld -v 10 -u 10 -endpoints 10 -nperend 1 -sp High-Performance_1.2V -hsp m -pwrprd -html -rpt test_impl_1.twr test_impl_1.udb -gui -msgset C:/Users/spenc/OneDrive/Desktop/microPs/microP_lab2/fpga/radiant_project/test/promote.xml

-----------------------------------------
Design:          top
Family:          iCE40UP
Device:          iCE40UP5K
Package:         SG48
Performance:     High-Performance_1.2V
Package Status:                     Preliminary    Version 1.5
**Performance Hardware Data Status :   Advanced Version 1.0
-----------------------------------------


=====================================================================
                    Table of Contents
=====================================================================
    1  Timing Overview
        1.1  SDC Constraints
        1.2  Constraint Coverage
        1.3  Overall Summary
        1.4  Unconstrained Report
        1.5  Combinational Loop
    2  Setup at Speed Grade High-Performance_1.2V Corner at 100 Degrees
        2.1  Clock Summary
        2.2  Endpoint slacks
        2.3  Detailed Report
    3  Hold at Speed Grade m Corner at -40 Degrees
        3.1  Endpoint slacks
        3.2  Detailed Report

=====================================================================
                    End of Table of Contents
=====================================================================

==============================================
1  Timing Overview
==============================================

1.1  SDC Constraints
=====================
create_clock -name {MOD1/int_osc} -period 41.6667 [get_pins {MOD1/hf_osc/CLKHF }] 

1.2  Constraint Coverage
---------------------------
Constraint Coverage: 29.9539%


1.3  Overall Summary
---------------------------
 Setup at Speed Grade High-Performance_1.2V Corner at 100 Degrees     Timing Errors: 0 endpoints;  Total Negative Slack: 0.000 ns 
 Hold at Speed Grade m Corner at -40 Degrees                          Timing Errors: 0 endpoints;  Total Negative Slack: 0.000 ns 

1.4  Unconstrained Report
===========================

1.4.1  Unconstrained Start/End Points
--------------------------------------

Clocked but unconstrained timing start points
-------------------------------------------------------------------
         Listing 2 Start Points         |           Type           
-------------------------------------------------------------------
MOD1/select_i2/Q                        |          No required time
MOD1/select_i1/Q                        |          No required time
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing start po |                          
ints                                    |                         2
                                        |                          
-------------------------------------------------------------------

Clocked but unconstrained timing end points
-------------------------------------------------------------------
         Listing 10 End Points          |           Type           
-------------------------------------------------------------------
MOD1/state_36_65__i16/SR                |           No arrival time
{MOD1/state_36_65__i14/SR   MOD1/state_36_65__i15/SR}                           
                                        |           No arrival time
{MOD1/state_36_65__i12/SR   MOD1/state_36_65__i13/SR}                           
                                        |           No arrival time
{MOD1/state_36_65__i10/SR   MOD1/state_36_65__i11/SR}                           
                                        |           No arrival time
{MOD1/state_36_65__i8/SR   MOD1/state_36_65__i9/SR}                           
                                        |           No arrival time
{MOD1/state_36_65__i6/SR   MOD1/state_36_65__i7/SR}                           
                                        |           No arrival time
{MOD1/state_36_65__i4/SR   MOD1/state_36_65__i5/SR}                           
                                        |           No arrival time
{MOD1/state_36_65__i2/SR   MOD1/state_36_65__i3/SR}                           
                                        |           No arrival time
MOD1/state_36_65__i1/SR                 |           No arrival time
{MOD1/select_i2/SR   MOD1/select_i1/SR} |           No arrival time
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing end poin |                          
ts                                      |                        10
                                        |                          
-------------------------------------------------------------------

1.4.2  Start/End Points Without Timing Constraints
---------------------------------------------------

I/O ports without constraint
----------------------------
Possible constraints to use on I/O ports are:
set_input_delay,
set_output_delay,
set_max_delay,
create_clock,
create_generated_clock,
...

-------------------------------------------------------------------
     Listing 10 Start or End Points     |           Type           
-------------------------------------------------------------------
right[0]                                |                     input
right[1]                                |                     input
right[2]                                |                     input
right[3]                                |                     input
left[0]                                 |                     input
left[1]                                 |                     input
left[2]                                 |                     input
left[3]                                 |                     input
reset                                   |                     input
clk                                     |                     input
-------------------------------------------------------------------
                                        |                          
Number of I/O ports without constraint  |                        24
                                        |                          
-------------------------------------------------------------------

Nets without clock definition
Define a clock on a top level port or a generated clock on a clock divider pin associated with this net(s).
-------------------------------------------------------------------
            Listing 1 Net(s)            |        Source pin        
-------------------------------------------------------------------
clk_c                                   |         clk_pad.bb_inst/O
-------------------------------------------------------------------
                                        |                          
Number of clock nets without clock defi |                          
nition                                  |                         1
                                        |                          
-------------------------------------------------------------------


1.5  Combinational Loop
========================
None

===============================================================
2  Setup at Speed Grade High-Performance_1.2V Corner at 100 Degrees
===============================================================

2.1  Clock Summary
=======================

2.1.1 Clock "MOD1/int_osc"
=======================
create_clock -name {MOD1/int_osc} -period 41.6667 [get_pins {MOD1/hf_osc/CLKHF }] 

Single Clock Domain
-------------------------------------------------------------------------------------------------------
           Clock MOD1/int_osc           |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From MOD1/int_osc                      |             Target |          41.667 ns |         24.000 MHz 
                                        | Actual (all paths) |          20.792 ns |         48.095 MHz 
MOD1/hf_osc/CLKHF (MPW)                 |   (50% duty cycle) |          20.792 ns |         48.095 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing

2.2  Endpoint slacks
=======================
-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
MOD1/state_36_65__i16/D                  |   31.591 ns 
MOD1/state_36_65__i15/D                  |   32.423 ns 
MOD1/state_36_65__i14/D                  |   32.700 ns 
MOD1/state_36_65__i13/D                  |   32.977 ns 
MOD1/state_36_65__i12/D                  |   33.254 ns 
MOD1/select_i2/D                         |   33.472 ns 
MOD1/state_36_65__i11/D                  |   33.531 ns 
MOD1/select_i1/D                         |   33.736 ns 
MOD1/state_36_65__i10/D                  |   33.808 ns 
MOD1/state_36_65__i9/D                   |   34.085 ns 
-------------------------------------------------------
                                         |             
Setup # of endpoints with negative slack:|           0 
                                         |             
-------------------------------------------------------

2.3  Detailed Report
=======================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : MOD1/state_36_65__i1/Q  (SLICE_R12C26A)
Path End         : MOD1/state_36_65__i16/D  (SLICE_R12C28A)
Source Clock     : MOD1/int_osc (R)
Destination Clock: MOD1/int_osc (R)
Logic Level      : 17
Delay Ratio      : 38.4% (route), 61.6% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 41.666 ns 
Path Slack       : 31.590 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
MOD1.hf_osc/CLKHF                         HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                  0.000  11      
MOD1/int_osc                                                 NET DELAY               5.499                  5.499  11      
MOD1/state_36_65__i1/CK                                      CLOCK PIN               0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
MOD1/state_36_65__i1/CK->MOD1/state_36_65__i1/Q
                                          SLICE_R12C26A      CLK_TO_Q1_DELAY         1.388                  6.887  1       
MOD1/n16                                                     NET DELAY               2.022                  8.909  1       
MOD1/state_36_65_add_4_1/C1->MOD1/state_36_65_add_4_1/CO1
                                          SLICE_R12C26A      C1_TO_COUT1_DELAY       0.343                  9.252  2       
MOD1/n433                                                    NET DELAY               0.000                  9.252  2       
MOD1/state_36_65_add_4_3/CI0->MOD1/state_36_65_add_4_3/CO0
                                          SLICE_R12C26B      CIN0_TO_COUT0_DELAY     0.277                  9.529  2       
MOD1/n849                                                    NET DELAY               0.000                  9.529  2       
MOD1/state_36_65_add_4_3/CI1->MOD1/state_36_65_add_4_3/CO1
                                          SLICE_R12C26B      CIN1_TO_COUT1_DELAY     0.277                  9.806  2       
MOD1/n435                                                    NET DELAY               0.000                  9.806  2       
MOD1/state_36_65_add_4_5/CI0->MOD1/state_36_65_add_4_5/CO0
                                          SLICE_R12C26C      CIN0_TO_COUT0_DELAY     0.277                 10.083  2       
MOD1/n852                                                    NET DELAY               0.000                 10.083  2       
MOD1/state_36_65_add_4_5/CI1->MOD1/state_36_65_add_4_5/CO1
                                          SLICE_R12C26C      CIN1_TO_COUT1_DELAY     0.277                 10.360  2       
MOD1/n437                                                    NET DELAY               0.000                 10.360  2       
MOD1/state_36_65_add_4_7/CI0->MOD1/state_36_65_add_4_7/CO0
                                          SLICE_R12C26D      CIN0_TO_COUT0_DELAY     0.277                 10.637  2       
MOD1/n855                                                    NET DELAY               0.000                 10.637  2       
MOD1/state_36_65_add_4_7/CI1->MOD1/state_36_65_add_4_7/CO1
                                          SLICE_R12C26D      CIN1_TO_COUT1_DELAY     0.277                 10.914  2       
MOD1/n439                                                    NET DELAY               0.555                 11.469  2       
MOD1/state_36_65_add_4_9/CI0->MOD1/state_36_65_add_4_9/CO0
                                          SLICE_R12C27A      CIN0_TO_COUT0_DELAY     0.277                 11.746  2       
MOD1/n858                                                    NET DELAY               0.000                 11.746  2       
MOD1/state_36_65_add_4_9/CI1->MOD1/state_36_65_add_4_9/CO1
                                          SLICE_R12C27A      CIN1_TO_COUT1_DELAY     0.277                 12.023  2       
MOD1/n441                                                    NET DELAY               0.000                 12.023  2       
MOD1/state_36_65_add_4_11/CI0->MOD1/state_36_65_add_4_11/CO0
                                          SLICE_R12C27B      CIN0_TO_COUT0_DELAY     0.277                 12.300  2       
MOD1/n861                                                    NET DELAY               0.000                 12.300  2       
MOD1/state_36_65_add_4_11/CI1->MOD1/state_36_65_add_4_11/CO1
                                          SLICE_R12C27B      CIN1_TO_COUT1_DELAY     0.277                 12.577  2       
MOD1/n443                                                    NET DELAY               0.000                 12.577  2       
MOD1/state_36_65_add_4_13/CI0->MOD1/state_36_65_add_4_13/CO0
                                          SLICE_R12C27C      CIN0_TO_COUT0_DELAY     0.277                 12.854  2       
MOD1/n864                                                    NET DELAY               0.000                 12.854  2       
MOD1/state_36_65_add_4_13/CI1->MOD1/state_36_65_add_4_13/CO1
                                          SLICE_R12C27C      CIN1_TO_COUT1_DELAY     0.277                 13.131  2       
MOD1/n445                                                    NET DELAY               0.000                 13.131  2       
MOD1/state_36_65_add_4_15/CI0->MOD1/state_36_65_add_4_15/CO0
                                          SLICE_R12C27D      CIN0_TO_COUT0_DELAY     0.277                 13.408  2       
MOD1/n867                                                    NET DELAY               0.000                 13.408  2       
MOD1/state_36_65_add_4_15/CI1->MOD1/state_36_65_add_4_15/CO1
                                          SLICE_R12C27D      CIN1_TO_COUT1_DELAY     0.277                 13.685  2       
MOD1/n447                                                    NET DELAY               1.216                 14.901  2       
MOD1/state_36_65_add_4_17/D0->MOD1/state_36_65_add_4_17/S0
                                          SLICE_R12C28A      D0_TO_F0_DELAY          0.476                 15.377  1       
MOD1/state_15__N_1[15]                                       NET DELAY               0.000                 15.377  1       
MOD1/state_36_65__i16/D                                      ENDPOINT                0.000                 15.377  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
                                                             CONSTRAINT              0.000                 41.666  1       
MOD1.hf_osc/CLKHF                         HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                 41.666  11      
MOD1/int_osc                                                 NET DELAY               5.499                 47.165  11      
MOD1/state_36_65__i16/CK                                     CLOCK PIN               0.000                 47.165  1       
                                                             Uncertainty          -(0.000)                 47.165  
                                                             Setup time           -(0.198)                 46.967  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Required Time                                                                                              46.967  
Arrival Time                                                                                            -(15.376)  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                       31.590  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : MOD1/state_36_65__i1/Q  (SLICE_R12C26A)
Path End         : MOD1/state_36_65__i15/D  (SLICE_R12C27D)
Source Clock     : MOD1/int_osc (R)
Destination Clock: MOD1/int_osc (R)
Logic Level      : 16
Delay Ratio      : 35.8% (route), 64.2% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 41.666 ns 
Path Slack       : 32.422 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
MOD1.hf_osc/CLKHF                         HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                  0.000  11      
MOD1/int_osc                                                 NET DELAY               5.499                  5.499  11      
MOD1/state_36_65__i1/CK                                      CLOCK PIN               0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
MOD1/state_36_65__i1/CK->MOD1/state_36_65__i1/Q
                                          SLICE_R12C26A      CLK_TO_Q1_DELAY         1.388                  6.887  1       
MOD1/n16                                                     NET DELAY               2.022                  8.909  1       
MOD1/state_36_65_add_4_1/C1->MOD1/state_36_65_add_4_1/CO1
                                          SLICE_R12C26A      C1_TO_COUT1_DELAY       0.343                  9.252  2       
MOD1/n433                                                    NET DELAY               0.000                  9.252  2       
MOD1/state_36_65_add_4_3/CI0->MOD1/state_36_65_add_4_3/CO0
                                          SLICE_R12C26B      CIN0_TO_COUT0_DELAY     0.277                  9.529  2       
MOD1/n849                                                    NET DELAY               0.000                  9.529  2       
MOD1/state_36_65_add_4_3/CI1->MOD1/state_36_65_add_4_3/CO1
                                          SLICE_R12C26B      CIN1_TO_COUT1_DELAY     0.277                  9.806  2       
MOD1/n435                                                    NET DELAY               0.000                  9.806  2       
MOD1/state_36_65_add_4_5/CI0->MOD1/state_36_65_add_4_5/CO0
                                          SLICE_R12C26C      CIN0_TO_COUT0_DELAY     0.277                 10.083  2       
MOD1/n852                                                    NET DELAY               0.000                 10.083  2       
MOD1/state_36_65_add_4_5/CI1->MOD1/state_36_65_add_4_5/CO1
                                          SLICE_R12C26C      CIN1_TO_COUT1_DELAY     0.277                 10.360  2       
MOD1/n437                                                    NET DELAY               0.000                 10.360  2       
MOD1/state_36_65_add_4_7/CI0->MOD1/state_36_65_add_4_7/CO0
                                          SLICE_R12C26D      CIN0_TO_COUT0_DELAY     0.277                 10.637  2       
MOD1/n855                                                    NET DELAY               0.000                 10.637  2       
MOD1/state_36_65_add_4_7/CI1->MOD1/state_36_65_add_4_7/CO1
                                          SLICE_R12C26D      CIN1_TO_COUT1_DELAY     0.277                 10.914  2       
MOD1/n439                                                    NET DELAY               0.555                 11.469  2       
MOD1/state_36_65_add_4_9/CI0->MOD1/state_36_65_add_4_9/CO0
                                          SLICE_R12C27A      CIN0_TO_COUT0_DELAY     0.277                 11.746  2       
MOD1/n858                                                    NET DELAY               0.000                 11.746  2       
MOD1/state_36_65_add_4_9/CI1->MOD1/state_36_65_add_4_9/CO1
                                          SLICE_R12C27A      CIN1_TO_COUT1_DELAY     0.277                 12.023  2       
MOD1/n441                                                    NET DELAY               0.000                 12.023  2       
MOD1/state_36_65_add_4_11/CI0->MOD1/state_36_65_add_4_11/CO0
                                          SLICE_R12C27B      CIN0_TO_COUT0_DELAY     0.277                 12.300  2       
MOD1/n861                                                    NET DELAY               0.000                 12.300  2       
MOD1/state_36_65_add_4_11/CI1->MOD1/state_36_65_add_4_11/CO1
                                          SLICE_R12C27B      CIN1_TO_COUT1_DELAY     0.277                 12.577  2       
MOD1/n443                                                    NET DELAY               0.000                 12.577  2       
MOD1/state_36_65_add_4_13/CI0->MOD1/state_36_65_add_4_13/CO0
                                          SLICE_R12C27C      CIN0_TO_COUT0_DELAY     0.277                 12.854  2       
MOD1/n864                                                    NET DELAY               0.000                 12.854  2       
MOD1/state_36_65_add_4_13/CI1->MOD1/state_36_65_add_4_13/CO1
                                          SLICE_R12C27C      CIN1_TO_COUT1_DELAY     0.277                 13.131  2       
MOD1/n445                                                    NET DELAY               0.000                 13.131  2       
MOD1/state_36_65_add_4_15/CI0->MOD1/state_36_65_add_4_15/CO0
                                          SLICE_R12C27D      CIN0_TO_COUT0_DELAY     0.277                 13.408  2       
MOD1/n867                                                    NET DELAY               0.661                 14.069  2       
MOD1/state_36_65_add_4_15/D1->MOD1/state_36_65_add_4_15/S1
                                          SLICE_R12C27D      D1_TO_F1_DELAY          0.476                 14.545  1       
MOD1/state_15__N_1[14]                                       NET DELAY               0.000                 14.545  1       
MOD1/state_36_65__i15/D                                      ENDPOINT                0.000                 14.545  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
                                                             CONSTRAINT              0.000                 41.666  1       
MOD1.hf_osc/CLKHF                         HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                 41.666  11      
MOD1/int_osc                                                 NET DELAY               5.499                 47.165  11      
{MOD1/state_36_65__i14/CK   MOD1/state_36_65__i15/CK}
                                                             CLOCK PIN               0.000                 47.165  1       
                                                             Uncertainty          -(0.000)                 47.165  
                                                             Setup time           -(0.198)                 46.967  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Required Time                                                                                              46.967  
Arrival Time                                                                                            -(14.544)  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                       32.422  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : MOD1/state_36_65__i1/Q  (SLICE_R12C26A)
Path End         : MOD1/state_36_65__i14/D  (SLICE_R12C27D)
Source Clock     : MOD1/int_osc (R)
Destination Clock: MOD1/int_osc (R)
Logic Level      : 15
Delay Ratio      : 36.9% (route), 63.1% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 41.666 ns 
Path Slack       : 32.699 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
MOD1.hf_osc/CLKHF                         HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                  0.000  11      
MOD1/int_osc                                                 NET DELAY               5.499                  5.499  11      
MOD1/state_36_65__i1/CK                                      CLOCK PIN               0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
MOD1/state_36_65__i1/CK->MOD1/state_36_65__i1/Q
                                          SLICE_R12C26A      CLK_TO_Q1_DELAY         1.388                  6.887  1       
MOD1/n16                                                     NET DELAY               2.022                  8.909  1       
MOD1/state_36_65_add_4_1/C1->MOD1/state_36_65_add_4_1/CO1
                                          SLICE_R12C26A      C1_TO_COUT1_DELAY       0.343                  9.252  2       
MOD1/n433                                                    NET DELAY               0.000                  9.252  2       
MOD1/state_36_65_add_4_3/CI0->MOD1/state_36_65_add_4_3/CO0
                                          SLICE_R12C26B      CIN0_TO_COUT0_DELAY     0.277                  9.529  2       
MOD1/n849                                                    NET DELAY               0.000                  9.529  2       
MOD1/state_36_65_add_4_3/CI1->MOD1/state_36_65_add_4_3/CO1
                                          SLICE_R12C26B      CIN1_TO_COUT1_DELAY     0.277                  9.806  2       
MOD1/n435                                                    NET DELAY               0.000                  9.806  2       
MOD1/state_36_65_add_4_5/CI0->MOD1/state_36_65_add_4_5/CO0
                                          SLICE_R12C26C      CIN0_TO_COUT0_DELAY     0.277                 10.083  2       
MOD1/n852                                                    NET DELAY               0.000                 10.083  2       
MOD1/state_36_65_add_4_5/CI1->MOD1/state_36_65_add_4_5/CO1
                                          SLICE_R12C26C      CIN1_TO_COUT1_DELAY     0.277                 10.360  2       
MOD1/n437                                                    NET DELAY               0.000                 10.360  2       
MOD1/state_36_65_add_4_7/CI0->MOD1/state_36_65_add_4_7/CO0
                                          SLICE_R12C26D      CIN0_TO_COUT0_DELAY     0.277                 10.637  2       
MOD1/n855                                                    NET DELAY               0.000                 10.637  2       
MOD1/state_36_65_add_4_7/CI1->MOD1/state_36_65_add_4_7/CO1
                                          SLICE_R12C26D      CIN1_TO_COUT1_DELAY     0.277                 10.914  2       
MOD1/n439                                                    NET DELAY               0.555                 11.469  2       
MOD1/state_36_65_add_4_9/CI0->MOD1/state_36_65_add_4_9/CO0
                                          SLICE_R12C27A      CIN0_TO_COUT0_DELAY     0.277                 11.746  2       
MOD1/n858                                                    NET DELAY               0.000                 11.746  2       
MOD1/state_36_65_add_4_9/CI1->MOD1/state_36_65_add_4_9/CO1
                                          SLICE_R12C27A      CIN1_TO_COUT1_DELAY     0.277                 12.023  2       
MOD1/n441                                                    NET DELAY               0.000                 12.023  2       
MOD1/state_36_65_add_4_11/CI0->MOD1/state_36_65_add_4_11/CO0
                                          SLICE_R12C27B      CIN0_TO_COUT0_DELAY     0.277                 12.300  2       
MOD1/n861                                                    NET DELAY               0.000                 12.300  2       
MOD1/state_36_65_add_4_11/CI1->MOD1/state_36_65_add_4_11/CO1
                                          SLICE_R12C27B      CIN1_TO_COUT1_DELAY     0.277                 12.577  2       
MOD1/n443                                                    NET DELAY               0.000                 12.577  2       
MOD1/state_36_65_add_4_13/CI0->MOD1/state_36_65_add_4_13/CO0
                                          SLICE_R12C27C      CIN0_TO_COUT0_DELAY     0.277                 12.854  2       
MOD1/n864                                                    NET DELAY               0.000                 12.854  2       
MOD1/state_36_65_add_4_13/CI1->MOD1/state_36_65_add_4_13/CO1
                                          SLICE_R12C27C      CIN1_TO_COUT1_DELAY     0.277                 13.131  2       
MOD1/n445                                                    NET DELAY               0.661                 13.792  2       
MOD1/state_36_65_add_4_15/D0->MOD1/state_36_65_add_4_15/S0
                                          SLICE_R12C27D      D0_TO_F0_DELAY          0.476                 14.268  1       
MOD1/state_15__N_1[13]                                       NET DELAY               0.000                 14.268  1       
MOD1/state_36_65__i14/D                                      ENDPOINT                0.000                 14.268  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
                                                             CONSTRAINT              0.000                 41.666  1       
MOD1.hf_osc/CLKHF                         HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                 41.666  11      
MOD1/int_osc                                                 NET DELAY               5.499                 47.165  11      
{MOD1/state_36_65__i14/CK   MOD1/state_36_65__i15/CK}
                                                             CLOCK PIN               0.000                 47.165  1       
                                                             Uncertainty          -(0.000)                 47.165  
                                                             Setup time           -(0.198)                 46.967  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Required Time                                                                                              46.967  
Arrival Time                                                                                            -(14.267)  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                       32.699  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : MOD1/state_36_65__i1/Q  (SLICE_R12C26A)
Path End         : MOD1/state_36_65__i13/D  (SLICE_R12C27C)
Source Clock     : MOD1/int_osc (R)
Destination Clock: MOD1/int_osc (R)
Logic Level      : 14
Delay Ratio      : 38.1% (route), 61.9% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 41.666 ns 
Path Slack       : 32.976 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
MOD1.hf_osc/CLKHF                         HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                  0.000  11      
MOD1/int_osc                                                 NET DELAY               5.499                  5.499  11      
MOD1/state_36_65__i1/CK                                      CLOCK PIN               0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
MOD1/state_36_65__i1/CK->MOD1/state_36_65__i1/Q
                                          SLICE_R12C26A      CLK_TO_Q1_DELAY         1.388                  6.887  1       
MOD1/n16                                                     NET DELAY               2.022                  8.909  1       
MOD1/state_36_65_add_4_1/C1->MOD1/state_36_65_add_4_1/CO1
                                          SLICE_R12C26A      C1_TO_COUT1_DELAY       0.343                  9.252  2       
MOD1/n433                                                    NET DELAY               0.000                  9.252  2       
MOD1/state_36_65_add_4_3/CI0->MOD1/state_36_65_add_4_3/CO0
                                          SLICE_R12C26B      CIN0_TO_COUT0_DELAY     0.277                  9.529  2       
MOD1/n849                                                    NET DELAY               0.000                  9.529  2       
MOD1/state_36_65_add_4_3/CI1->MOD1/state_36_65_add_4_3/CO1
                                          SLICE_R12C26B      CIN1_TO_COUT1_DELAY     0.277                  9.806  2       
MOD1/n435                                                    NET DELAY               0.000                  9.806  2       
MOD1/state_36_65_add_4_5/CI0->MOD1/state_36_65_add_4_5/CO0
                                          SLICE_R12C26C      CIN0_TO_COUT0_DELAY     0.277                 10.083  2       
MOD1/n852                                                    NET DELAY               0.000                 10.083  2       
MOD1/state_36_65_add_4_5/CI1->MOD1/state_36_65_add_4_5/CO1
                                          SLICE_R12C26C      CIN1_TO_COUT1_DELAY     0.277                 10.360  2       
MOD1/n437                                                    NET DELAY               0.000                 10.360  2       
MOD1/state_36_65_add_4_7/CI0->MOD1/state_36_65_add_4_7/CO0
                                          SLICE_R12C26D      CIN0_TO_COUT0_DELAY     0.277                 10.637  2       
MOD1/n855                                                    NET DELAY               0.000                 10.637  2       
MOD1/state_36_65_add_4_7/CI1->MOD1/state_36_65_add_4_7/CO1
                                          SLICE_R12C26D      CIN1_TO_COUT1_DELAY     0.277                 10.914  2       
MOD1/n439                                                    NET DELAY               0.555                 11.469  2       
MOD1/state_36_65_add_4_9/CI0->MOD1/state_36_65_add_4_9/CO0
                                          SLICE_R12C27A      CIN0_TO_COUT0_DELAY     0.277                 11.746  2       
MOD1/n858                                                    NET DELAY               0.000                 11.746  2       
MOD1/state_36_65_add_4_9/CI1->MOD1/state_36_65_add_4_9/CO1
                                          SLICE_R12C27A      CIN1_TO_COUT1_DELAY     0.277                 12.023  2       
MOD1/n441                                                    NET DELAY               0.000                 12.023  2       
MOD1/state_36_65_add_4_11/CI0->MOD1/state_36_65_add_4_11/CO0
                                          SLICE_R12C27B      CIN0_TO_COUT0_DELAY     0.277                 12.300  2       
MOD1/n861                                                    NET DELAY               0.000                 12.300  2       
MOD1/state_36_65_add_4_11/CI1->MOD1/state_36_65_add_4_11/CO1
                                          SLICE_R12C27B      CIN1_TO_COUT1_DELAY     0.277                 12.577  2       
MOD1/n443                                                    NET DELAY               0.000                 12.577  2       
MOD1/state_36_65_add_4_13/CI0->MOD1/state_36_65_add_4_13/CO0
                                          SLICE_R12C27C      CIN0_TO_COUT0_DELAY     0.277                 12.854  2       
MOD1/n864                                                    NET DELAY               0.661                 13.515  2       
MOD1/state_36_65_add_4_13/D1->MOD1/state_36_65_add_4_13/S1
                                          SLICE_R12C27C      D1_TO_F1_DELAY          0.476                 13.991  1       
MOD1/state_15__N_1[12]                                       NET DELAY               0.000                 13.991  1       
MOD1/state_36_65__i13/D                                      ENDPOINT                0.000                 13.991  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
                                                             CONSTRAINT              0.000                 41.666  1       
MOD1.hf_osc/CLKHF                         HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                 41.666  11      
MOD1/int_osc                                                 NET DELAY               5.499                 47.165  11      
{MOD1/state_36_65__i12/CK   MOD1/state_36_65__i13/CK}
                                                             CLOCK PIN               0.000                 47.165  1       
                                                             Uncertainty          -(0.000)                 47.165  
                                                             Setup time           -(0.198)                 46.967  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Required Time                                                                                              46.967  
Arrival Time                                                                                            -(13.990)  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                       32.976  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : MOD1/state_36_65__i1/Q  (SLICE_R12C26A)
Path End         : MOD1/state_36_65__i12/D  (SLICE_R12C27C)
Source Clock     : MOD1/int_osc (R)
Destination Clock: MOD1/int_osc (R)
Logic Level      : 13
Delay Ratio      : 39.4% (route), 60.6% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 41.666 ns 
Path Slack       : 33.253 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
MOD1.hf_osc/CLKHF                         HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                  0.000  11      
MOD1/int_osc                                                 NET DELAY               5.499                  5.499  11      
MOD1/state_36_65__i1/CK                                      CLOCK PIN               0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
MOD1/state_36_65__i1/CK->MOD1/state_36_65__i1/Q
                                          SLICE_R12C26A      CLK_TO_Q1_DELAY         1.388                  6.887  1       
MOD1/n16                                                     NET DELAY               2.022                  8.909  1       
MOD1/state_36_65_add_4_1/C1->MOD1/state_36_65_add_4_1/CO1
                                          SLICE_R12C26A      C1_TO_COUT1_DELAY       0.343                  9.252  2       
MOD1/n433                                                    NET DELAY               0.000                  9.252  2       
MOD1/state_36_65_add_4_3/CI0->MOD1/state_36_65_add_4_3/CO0
                                          SLICE_R12C26B      CIN0_TO_COUT0_DELAY     0.277                  9.529  2       
MOD1/n849                                                    NET DELAY               0.000                  9.529  2       
MOD1/state_36_65_add_4_3/CI1->MOD1/state_36_65_add_4_3/CO1
                                          SLICE_R12C26B      CIN1_TO_COUT1_DELAY     0.277                  9.806  2       
MOD1/n435                                                    NET DELAY               0.000                  9.806  2       
MOD1/state_36_65_add_4_5/CI0->MOD1/state_36_65_add_4_5/CO0
                                          SLICE_R12C26C      CIN0_TO_COUT0_DELAY     0.277                 10.083  2       
MOD1/n852                                                    NET DELAY               0.000                 10.083  2       
MOD1/state_36_65_add_4_5/CI1->MOD1/state_36_65_add_4_5/CO1
                                          SLICE_R12C26C      CIN1_TO_COUT1_DELAY     0.277                 10.360  2       
MOD1/n437                                                    NET DELAY               0.000                 10.360  2       
MOD1/state_36_65_add_4_7/CI0->MOD1/state_36_65_add_4_7/CO0
                                          SLICE_R12C26D      CIN0_TO_COUT0_DELAY     0.277                 10.637  2       
MOD1/n855                                                    NET DELAY               0.000                 10.637  2       
MOD1/state_36_65_add_4_7/CI1->MOD1/state_36_65_add_4_7/CO1
                                          SLICE_R12C26D      CIN1_TO_COUT1_DELAY     0.277                 10.914  2       
MOD1/n439                                                    NET DELAY               0.555                 11.469  2       
MOD1/state_36_65_add_4_9/CI0->MOD1/state_36_65_add_4_9/CO0
                                          SLICE_R12C27A      CIN0_TO_COUT0_DELAY     0.277                 11.746  2       
MOD1/n858                                                    NET DELAY               0.000                 11.746  2       
MOD1/state_36_65_add_4_9/CI1->MOD1/state_36_65_add_4_9/CO1
                                          SLICE_R12C27A      CIN1_TO_COUT1_DELAY     0.277                 12.023  2       
MOD1/n441                                                    NET DELAY               0.000                 12.023  2       
MOD1/state_36_65_add_4_11/CI0->MOD1/state_36_65_add_4_11/CO0
                                          SLICE_R12C27B      CIN0_TO_COUT0_DELAY     0.277                 12.300  2       
MOD1/n861                                                    NET DELAY               0.000                 12.300  2       
MOD1/state_36_65_add_4_11/CI1->MOD1/state_36_65_add_4_11/CO1
                                          SLICE_R12C27B      CIN1_TO_COUT1_DELAY     0.277                 12.577  2       
MOD1/n443                                                    NET DELAY               0.661                 13.238  2       
MOD1/state_36_65_add_4_13/D0->MOD1/state_36_65_add_4_13/S0
                                          SLICE_R12C27C      D0_TO_F0_DELAY          0.476                 13.714  1       
MOD1/state_15__N_1[11]                                       NET DELAY               0.000                 13.714  1       
MOD1/state_36_65__i12/D                                      ENDPOINT                0.000                 13.714  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
                                                             CONSTRAINT              0.000                 41.666  1       
MOD1.hf_osc/CLKHF                         HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                 41.666  11      
MOD1/int_osc                                                 NET DELAY               5.499                 47.165  11      
{MOD1/state_36_65__i12/CK   MOD1/state_36_65__i13/CK}
                                                             CLOCK PIN               0.000                 47.165  1       
                                                             Uncertainty          -(0.000)                 47.165  
                                                             Setup time           -(0.198)                 46.967  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Required Time                                                                                              46.967  
Arrival Time                                                                                            -(13.713)  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                       33.253  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : MOD1/state_36_65__i16/Q  (SLICE_R12C28A)
Path End         : MOD1/select_i2/D  (SLICE_R13C2C)
Source Clock     : MOD1/int_osc (R)
Destination Clock: MOD1/int_osc (R)
Logic Level      : 2
Delay Ratio      : 76.7% (route), 23.3% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 41.666 ns 
Path Slack       : 33.471 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
MOD1.hf_osc/CLKHF                         HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  11      
MOD1/int_osc                                                 NET DELAY           5.499                  5.499  11      
MOD1/state_36_65__i16/CK                                     CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
MOD1/state_36_65__i16/CK->MOD1/state_36_65__i16/Q
                                          SLICE_R12C28A      CLK_TO_Q0_DELAY     1.388                  6.887  3       
MOD1/state[15]                                               NET DELAY           6.133                 13.020  3       
MOD1.SLICE_9/C0->MOD1.SLICE_9/F0          SLICE_R13C2C       C0_TO_F0_DELAY      0.476                 13.496  1       
MOD1.state[15].sig_000.FeedThruLUT                           NET DELAY           0.000                 13.496  1       
MOD1/select_i2/D                                             ENDPOINT            0.000                 13.496  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 41.666  1       
MOD1.hf_osc/CLKHF                         HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 41.666  11      
MOD1/int_osc                                                 NET DELAY           5.499                 47.165  11      
{MOD1/select_i2/CK   MOD1/select_i1/CK}                      CLOCK PIN           0.000                 47.165  1       
                                                             Uncertainty      -(0.000)                 47.165  
                                                             Setup time       -(0.198)                 46.967  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          46.967  
Arrival Time                                                                                        -(13.495)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                   33.471  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : MOD1/state_36_65__i1/Q  (SLICE_R12C26A)
Path End         : MOD1/state_36_65__i11/D  (SLICE_R12C27B)
Source Clock     : MOD1/int_osc (R)
Destination Clock: MOD1/int_osc (R)
Logic Level      : 12
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 41.666 ns 
Path Slack       : 33.530 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
MOD1.hf_osc/CLKHF                         HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                  0.000  11      
MOD1/int_osc                                                 NET DELAY               5.499                  5.499  11      
MOD1/state_36_65__i1/CK                                      CLOCK PIN               0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
MOD1/state_36_65__i1/CK->MOD1/state_36_65__i1/Q
                                          SLICE_R12C26A      CLK_TO_Q1_DELAY         1.388                  6.887  1       
MOD1/n16                                                     NET DELAY               2.022                  8.909  1       
MOD1/state_36_65_add_4_1/C1->MOD1/state_36_65_add_4_1/CO1
                                          SLICE_R12C26A      C1_TO_COUT1_DELAY       0.343                  9.252  2       
MOD1/n433                                                    NET DELAY               0.000                  9.252  2       
MOD1/state_36_65_add_4_3/CI0->MOD1/state_36_65_add_4_3/CO0
                                          SLICE_R12C26B      CIN0_TO_COUT0_DELAY     0.277                  9.529  2       
MOD1/n849                                                    NET DELAY               0.000                  9.529  2       
MOD1/state_36_65_add_4_3/CI1->MOD1/state_36_65_add_4_3/CO1
                                          SLICE_R12C26B      CIN1_TO_COUT1_DELAY     0.277                  9.806  2       
MOD1/n435                                                    NET DELAY               0.000                  9.806  2       
MOD1/state_36_65_add_4_5/CI0->MOD1/state_36_65_add_4_5/CO0
                                          SLICE_R12C26C      CIN0_TO_COUT0_DELAY     0.277                 10.083  2       
MOD1/n852                                                    NET DELAY               0.000                 10.083  2       
MOD1/state_36_65_add_4_5/CI1->MOD1/state_36_65_add_4_5/CO1
                                          SLICE_R12C26C      CIN1_TO_COUT1_DELAY     0.277                 10.360  2       
MOD1/n437                                                    NET DELAY               0.000                 10.360  2       
MOD1/state_36_65_add_4_7/CI0->MOD1/state_36_65_add_4_7/CO0
                                          SLICE_R12C26D      CIN0_TO_COUT0_DELAY     0.277                 10.637  2       
MOD1/n855                                                    NET DELAY               0.000                 10.637  2       
MOD1/state_36_65_add_4_7/CI1->MOD1/state_36_65_add_4_7/CO1
                                          SLICE_R12C26D      CIN1_TO_COUT1_DELAY     0.277                 10.914  2       
MOD1/n439                                                    NET DELAY               0.555                 11.469  2       
MOD1/state_36_65_add_4_9/CI0->MOD1/state_36_65_add_4_9/CO0
                                          SLICE_R12C27A      CIN0_TO_COUT0_DELAY     0.277                 11.746  2       
MOD1/n858                                                    NET DELAY               0.000                 11.746  2       
MOD1/state_36_65_add_4_9/CI1->MOD1/state_36_65_add_4_9/CO1
                                          SLICE_R12C27A      CIN1_TO_COUT1_DELAY     0.277                 12.023  2       
MOD1/n441                                                    NET DELAY               0.000                 12.023  2       
MOD1/state_36_65_add_4_11/CI0->MOD1/state_36_65_add_4_11/CO0
                                          SLICE_R12C27B      CIN0_TO_COUT0_DELAY     0.277                 12.300  2       
MOD1/n861                                                    NET DELAY               0.661                 12.961  2       
MOD1/state_36_65_add_4_11/D1->MOD1/state_36_65_add_4_11/S1
                                          SLICE_R12C27B      D1_TO_F1_DELAY          0.476                 13.437  1       
MOD1/state_15__N_1[10]                                       NET DELAY               0.000                 13.437  1       
MOD1/state_36_65__i11/D                                      ENDPOINT                0.000                 13.437  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
                                                             CONSTRAINT              0.000                 41.666  1       
MOD1.hf_osc/CLKHF                         HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                 41.666  11      
MOD1/int_osc                                                 NET DELAY               5.499                 47.165  11      
{MOD1/state_36_65__i10/CK   MOD1/state_36_65__i11/CK}
                                                             CLOCK PIN               0.000                 47.165  1       
                                                             Uncertainty          -(0.000)                 47.165  
                                                             Setup time           -(0.198)                 46.967  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Required Time                                                                                              46.967  
Arrival Time                                                                                            -(13.436)  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                       33.530  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : MOD1/state_36_65__i16/Q  (SLICE_R12C28A)
Path End         : MOD1/select_i1/D  (SLICE_R13C2C)
Source Clock     : MOD1/int_osc (R)
Destination Clock: MOD1/int_osc (R)
Logic Level      : 2
Delay Ratio      : 75.9% (route), 24.1% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 41.666 ns 
Path Slack       : 33.735 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
MOD1.hf_osc/CLKHF                         HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                  0.000  11      
MOD1/int_osc                                                 NET DELAY           5.499                  5.499  11      
MOD1/state_36_65__i16/CK                                     CLOCK PIN           0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
MOD1/state_36_65__i16/CK->MOD1/state_36_65__i16/Q
                                          SLICE_R12C28A      CLK_TO_Q0_DELAY     1.388                  6.887  3       
MOD1/state[15]                                               NET DELAY           5.869                 12.756  3       
MOD1/i6_1_lut/A->MOD1/i6_1_lut/Z          SLICE_R13C2C       D1_TO_F1_DELAY      0.476                 13.232  1       
MOD1/select_c_0_N_21[0]                                      NET DELAY           0.000                 13.232  1       
MOD1/select_i1/D                                             ENDPOINT            0.000                 13.232  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
                                                             CONSTRAINT          0.000                 41.666  1       
MOD1.hf_osc/CLKHF                         HFOSC_HFOSC_R1C32  CLOCK LATENCY       0.000                 41.666  11      
MOD1/int_osc                                                 NET DELAY           5.499                 47.165  11      
{MOD1/select_i2/CK   MOD1/select_i1/CK}                      CLOCK PIN           0.000                 47.165  1       
                                                             Uncertainty      -(0.000)                 47.165  
                                                             Setup time       -(0.198)                 46.967  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Required Time                                                                                          46.967  
Arrival Time                                                                                        -(13.231)  
----------------------------------------  -----------------  ---------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                   33.735  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : MOD1/state_36_65__i1/Q  (SLICE_R12C26A)
Path End         : MOD1/state_36_65__i10/D  (SLICE_R12C27B)
Source Clock     : MOD1/int_osc (R)
Destination Clock: MOD1/int_osc (R)
Logic Level      : 11
Delay Ratio      : 42.3% (route), 57.7% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 41.666 ns 
Path Slack       : 33.807 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
MOD1.hf_osc/CLKHF                         HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                  0.000  11      
MOD1/int_osc                                                 NET DELAY               5.499                  5.499  11      
MOD1/state_36_65__i1/CK                                      CLOCK PIN               0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
MOD1/state_36_65__i1/CK->MOD1/state_36_65__i1/Q
                                          SLICE_R12C26A      CLK_TO_Q1_DELAY         1.388                  6.887  1       
MOD1/n16                                                     NET DELAY               2.022                  8.909  1       
MOD1/state_36_65_add_4_1/C1->MOD1/state_36_65_add_4_1/CO1
                                          SLICE_R12C26A      C1_TO_COUT1_DELAY       0.343                  9.252  2       
MOD1/n433                                                    NET DELAY               0.000                  9.252  2       
MOD1/state_36_65_add_4_3/CI0->MOD1/state_36_65_add_4_3/CO0
                                          SLICE_R12C26B      CIN0_TO_COUT0_DELAY     0.277                  9.529  2       
MOD1/n849                                                    NET DELAY               0.000                  9.529  2       
MOD1/state_36_65_add_4_3/CI1->MOD1/state_36_65_add_4_3/CO1
                                          SLICE_R12C26B      CIN1_TO_COUT1_DELAY     0.277                  9.806  2       
MOD1/n435                                                    NET DELAY               0.000                  9.806  2       
MOD1/state_36_65_add_4_5/CI0->MOD1/state_36_65_add_4_5/CO0
                                          SLICE_R12C26C      CIN0_TO_COUT0_DELAY     0.277                 10.083  2       
MOD1/n852                                                    NET DELAY               0.000                 10.083  2       
MOD1/state_36_65_add_4_5/CI1->MOD1/state_36_65_add_4_5/CO1
                                          SLICE_R12C26C      CIN1_TO_COUT1_DELAY     0.277                 10.360  2       
MOD1/n437                                                    NET DELAY               0.000                 10.360  2       
MOD1/state_36_65_add_4_7/CI0->MOD1/state_36_65_add_4_7/CO0
                                          SLICE_R12C26D      CIN0_TO_COUT0_DELAY     0.277                 10.637  2       
MOD1/n855                                                    NET DELAY               0.000                 10.637  2       
MOD1/state_36_65_add_4_7/CI1->MOD1/state_36_65_add_4_7/CO1
                                          SLICE_R12C26D      CIN1_TO_COUT1_DELAY     0.277                 10.914  2       
MOD1/n439                                                    NET DELAY               0.555                 11.469  2       
MOD1/state_36_65_add_4_9/CI0->MOD1/state_36_65_add_4_9/CO0
                                          SLICE_R12C27A      CIN0_TO_COUT0_DELAY     0.277                 11.746  2       
MOD1/n858                                                    NET DELAY               0.000                 11.746  2       
MOD1/state_36_65_add_4_9/CI1->MOD1/state_36_65_add_4_9/CO1
                                          SLICE_R12C27A      CIN1_TO_COUT1_DELAY     0.277                 12.023  2       
MOD1/n441                                                    NET DELAY               0.661                 12.684  2       
MOD1/state_36_65_add_4_11/D0->MOD1/state_36_65_add_4_11/S0
                                          SLICE_R12C27B      D0_TO_F0_DELAY          0.476                 13.160  1       
MOD1/state_15__N_1[9]                                        NET DELAY               0.000                 13.160  1       
MOD1/state_36_65__i10/D                                      ENDPOINT                0.000                 13.160  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
                                                             CONSTRAINT              0.000                 41.666  1       
MOD1.hf_osc/CLKHF                         HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                 41.666  11      
MOD1/int_osc                                                 NET DELAY               5.499                 47.165  11      
{MOD1/state_36_65__i10/CK   MOD1/state_36_65__i11/CK}
                                                             CLOCK PIN               0.000                 47.165  1       
                                                             Uncertainty          -(0.000)                 47.165  
                                                             Setup time           -(0.198)                 46.967  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Required Time                                                                                              46.967  
Arrival Time                                                                                            -(13.159)  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                       33.807  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : MOD1/state_36_65__i1/Q  (SLICE_R12C26A)
Path End         : MOD1/state_36_65__i9/D  (SLICE_R12C27A)
Source Clock     : MOD1/int_osc (R)
Destination Clock: MOD1/int_osc (R)
Logic Level      : 10
Delay Ratio      : 43.9% (route), 56.1% (logic)
Clock Skew       : 0.000 ns 
Setup Constraint : 41.666 ns 
Path Slack       : 34.084 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
MOD1.hf_osc/CLKHF                         HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                  0.000  11      
MOD1/int_osc                                                 NET DELAY               5.499                  5.499  11      
MOD1/state_36_65__i1/CK                                      CLOCK PIN               0.000                  5.499  1       


Data Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
MOD1/state_36_65__i1/CK->MOD1/state_36_65__i1/Q
                                          SLICE_R12C26A      CLK_TO_Q1_DELAY         1.388                  6.887  1       
MOD1/n16                                                     NET DELAY               2.022                  8.909  1       
MOD1/state_36_65_add_4_1/C1->MOD1/state_36_65_add_4_1/CO1
                                          SLICE_R12C26A      C1_TO_COUT1_DELAY       0.343                  9.252  2       
MOD1/n433                                                    NET DELAY               0.000                  9.252  2       
MOD1/state_36_65_add_4_3/CI0->MOD1/state_36_65_add_4_3/CO0
                                          SLICE_R12C26B      CIN0_TO_COUT0_DELAY     0.277                  9.529  2       
MOD1/n849                                                    NET DELAY               0.000                  9.529  2       
MOD1/state_36_65_add_4_3/CI1->MOD1/state_36_65_add_4_3/CO1
                                          SLICE_R12C26B      CIN1_TO_COUT1_DELAY     0.277                  9.806  2       
MOD1/n435                                                    NET DELAY               0.000                  9.806  2       
MOD1/state_36_65_add_4_5/CI0->MOD1/state_36_65_add_4_5/CO0
                                          SLICE_R12C26C      CIN0_TO_COUT0_DELAY     0.277                 10.083  2       
MOD1/n852                                                    NET DELAY               0.000                 10.083  2       
MOD1/state_36_65_add_4_5/CI1->MOD1/state_36_65_add_4_5/CO1
                                          SLICE_R12C26C      CIN1_TO_COUT1_DELAY     0.277                 10.360  2       
MOD1/n437                                                    NET DELAY               0.000                 10.360  2       
MOD1/state_36_65_add_4_7/CI0->MOD1/state_36_65_add_4_7/CO0
                                          SLICE_R12C26D      CIN0_TO_COUT0_DELAY     0.277                 10.637  2       
MOD1/n855                                                    NET DELAY               0.000                 10.637  2       
MOD1/state_36_65_add_4_7/CI1->MOD1/state_36_65_add_4_7/CO1
                                          SLICE_R12C26D      CIN1_TO_COUT1_DELAY     0.277                 10.914  2       
MOD1/n439                                                    NET DELAY               0.555                 11.469  2       
MOD1/state_36_65_add_4_9/CI0->MOD1/state_36_65_add_4_9/CO0
                                          SLICE_R12C27A      CIN0_TO_COUT0_DELAY     0.277                 11.746  2       
MOD1/n858                                                    NET DELAY               0.661                 12.407  2       
MOD1/state_36_65_add_4_9/D1->MOD1/state_36_65_add_4_9/S1
                                          SLICE_R12C27A      D1_TO_F1_DELAY          0.476                 12.883  1       
MOD1/state_15__N_1[8]                                        NET DELAY               0.000                 12.883  1       
MOD1/state_36_65__i9/D                                       ENDPOINT                0.000                 12.883  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name           Incr      Arrival/Required Time  Fanout  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
                                                             CONSTRAINT              0.000                 41.666  1       
MOD1.hf_osc/CLKHF                         HFOSC_HFOSC_R1C32  CLOCK LATENCY           0.000                 41.666  11      
MOD1/int_osc                                                 NET DELAY               5.499                 47.165  11      
{MOD1/state_36_65__i8/CK   MOD1/state_36_65__i9/CK}
                                                             CLOCK PIN               0.000                 47.165  1       
                                                             Uncertainty          -(0.000)                 47.165  
                                                             Setup time           -(0.198)                 46.967  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Required Time                                                                                              46.967  
Arrival Time                                                                                            -(12.882)  
----------------------------------------  -----------------  -------------------  --------  ---------------------  ------  
Path Slack  (Passed)                                                                                       34.084  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################



===============================================================
3  Hold at Speed Grade m Corner at -40 Degrees
===============================================================

3.1  Endpoint slacks
=======================
-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
MOD1/state_36_65__i7/D                   |    1.913 ns 
MOD1/state_36_65__i8/D                   |    1.913 ns 
MOD1/state_36_65__i9/D                   |    1.913 ns 
MOD1/state_36_65__i10/D                  |    1.913 ns 
MOD1/state_36_65__i11/D                  |    1.913 ns 
MOD1/state_36_65__i12/D                  |    1.913 ns 
MOD1/state_36_65__i13/D                  |    1.913 ns 
MOD1/state_36_65__i14/D                  |    1.913 ns 
MOD1/state_36_65__i15/D                  |    1.913 ns 
MOD1/state_36_65__i16/D                  |    1.913 ns 
-------------------------------------------------------
                                         |             
Hold # of endpoints with negative slack: |           0 
                                         |             
-------------------------------------------------------

3.2  Detailed Report
=======================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : MOD1/state_36_65__i7/Q  (SLICE_R12C26D)
Path End         : MOD1/state_36_65__i7/D  (SLICE_R12C26D)
Source Clock     : MOD1/int_osc (R)
Destination Clock: MOD1/int_osc (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
MOD1.hf_osc/CLKHF                         HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  12      
MOD1/int_osc                                                 NET DELAY        3.084                  3.084  12      
{MOD1/state_36_65__i6/CK   MOD1/state_36_65__i7/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
MOD1/state_36_65__i7/CK->MOD1/state_36_65__i7/Q
                                          SLICE_R12C26D      CLK_TO_Q1_DELAY  0.779                  3.863  1       
MOD1/n10                                                     NET DELAY        0.882                  4.745  1       
MOD1/state_36_65_add_4_7/C1->MOD1/state_36_65_add_4_7/S1
                                          SLICE_R12C26D      C1_TO_F1_DELAY   0.252                  4.997  1       
MOD1/state_15__N_1[6]                                        NET DELAY        0.000                  4.997  1       
MOD1/state_36_65__i7/D                                       ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
MOD1.hf_osc/CLKHF                         HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  12      
MOD1/int_osc                                                 NET DELAY        3.084                  3.084  12      
{MOD1/state_36_65__i6/CK   MOD1/state_36_65__i7/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : MOD1/state_36_65__i8/Q  (SLICE_R12C27A)
Path End         : MOD1/state_36_65__i8/D  (SLICE_R12C27A)
Source Clock     : MOD1/int_osc (R)
Destination Clock: MOD1/int_osc (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
MOD1.hf_osc/CLKHF                         HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  12      
MOD1/int_osc                                                 NET DELAY        3.084                  3.084  12      
{MOD1/state_36_65__i8/CK   MOD1/state_36_65__i9/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
MOD1/state_36_65__i8/CK->MOD1/state_36_65__i8/Q
                                          SLICE_R12C27A      CLK_TO_Q0_DELAY  0.779                  3.863  1       
MOD1/n9                                                      NET DELAY        0.882                  4.745  1       
MOD1/state_36_65_add_4_9/C0->MOD1/state_36_65_add_4_9/S0
                                          SLICE_R12C27A      C0_TO_F0_DELAY   0.252                  4.997  1       
MOD1/state_15__N_1[7]                                        NET DELAY        0.000                  4.997  1       
MOD1/state_36_65__i8/D                                       ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
MOD1.hf_osc/CLKHF                         HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  12      
MOD1/int_osc                                                 NET DELAY        3.084                  3.084  12      
{MOD1/state_36_65__i8/CK   MOD1/state_36_65__i9/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : MOD1/state_36_65__i9/Q  (SLICE_R12C27A)
Path End         : MOD1/state_36_65__i9/D  (SLICE_R12C27A)
Source Clock     : MOD1/int_osc (R)
Destination Clock: MOD1/int_osc (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
MOD1.hf_osc/CLKHF                         HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  12      
MOD1/int_osc                                                 NET DELAY        3.084                  3.084  12      
{MOD1/state_36_65__i8/CK   MOD1/state_36_65__i9/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
MOD1/state_36_65__i9/CK->MOD1/state_36_65__i9/Q
                                          SLICE_R12C27A      CLK_TO_Q1_DELAY  0.779                  3.863  1       
MOD1/n8                                                      NET DELAY        0.882                  4.745  1       
MOD1/state_36_65_add_4_9/C1->MOD1/state_36_65_add_4_9/S1
                                          SLICE_R12C27A      C1_TO_F1_DELAY   0.252                  4.997  1       
MOD1/state_15__N_1[8]                                        NET DELAY        0.000                  4.997  1       
MOD1/state_36_65__i9/D                                       ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
MOD1.hf_osc/CLKHF                         HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  12      
MOD1/int_osc                                                 NET DELAY        3.084                  3.084  12      
{MOD1/state_36_65__i8/CK   MOD1/state_36_65__i9/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : MOD1/state_36_65__i10/Q  (SLICE_R12C27B)
Path End         : MOD1/state_36_65__i10/D  (SLICE_R12C27B)
Source Clock     : MOD1/int_osc (R)
Destination Clock: MOD1/int_osc (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
MOD1.hf_osc/CLKHF                         HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  12      
MOD1/int_osc                                                 NET DELAY        3.084                  3.084  12      
{MOD1/state_36_65__i10/CK   MOD1/state_36_65__i11/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
MOD1/state_36_65__i10/CK->MOD1/state_36_65__i10/Q
                                          SLICE_R12C27B      CLK_TO_Q0_DELAY  0.779                  3.863  1       
MOD1/n7                                                      NET DELAY        0.882                  4.745  1       
MOD1/state_36_65_add_4_11/C0->MOD1/state_36_65_add_4_11/S0
                                          SLICE_R12C27B      C0_TO_F0_DELAY   0.252                  4.997  1       
MOD1/state_15__N_1[9]                                        NET DELAY        0.000                  4.997  1       
MOD1/state_36_65__i10/D                                      ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
MOD1.hf_osc/CLKHF                         HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  12      
MOD1/int_osc                                                 NET DELAY        3.084                  3.084  12      
{MOD1/state_36_65__i10/CK   MOD1/state_36_65__i11/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : MOD1/state_36_65__i11/Q  (SLICE_R12C27B)
Path End         : MOD1/state_36_65__i11/D  (SLICE_R12C27B)
Source Clock     : MOD1/int_osc (R)
Destination Clock: MOD1/int_osc (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
MOD1.hf_osc/CLKHF                         HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  12      
MOD1/int_osc                                                 NET DELAY        3.084                  3.084  12      
{MOD1/state_36_65__i10/CK   MOD1/state_36_65__i11/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
MOD1/state_36_65__i11/CK->MOD1/state_36_65__i11/Q
                                          SLICE_R12C27B      CLK_TO_Q1_DELAY  0.779                  3.863  1       
MOD1/n6                                                      NET DELAY        0.882                  4.745  1       
MOD1/state_36_65_add_4_11/C1->MOD1/state_36_65_add_4_11/S1
                                          SLICE_R12C27B      C1_TO_F1_DELAY   0.252                  4.997  1       
MOD1/state_15__N_1[10]                                       NET DELAY        0.000                  4.997  1       
MOD1/state_36_65__i11/D                                      ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
MOD1.hf_osc/CLKHF                         HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  12      
MOD1/int_osc                                                 NET DELAY        3.084                  3.084  12      
{MOD1/state_36_65__i10/CK   MOD1/state_36_65__i11/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : MOD1/state_36_65__i12/Q  (SLICE_R12C27C)
Path End         : MOD1/state_36_65__i12/D  (SLICE_R12C27C)
Source Clock     : MOD1/int_osc (R)
Destination Clock: MOD1/int_osc (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
MOD1.hf_osc/CLKHF                         HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  12      
MOD1/int_osc                                                 NET DELAY        3.084                  3.084  12      
{MOD1/state_36_65__i12/CK   MOD1/state_36_65__i13/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
MOD1/state_36_65__i12/CK->MOD1/state_36_65__i12/Q
                                          SLICE_R12C27C      CLK_TO_Q0_DELAY  0.779                  3.863  1       
MOD1/n5                                                      NET DELAY        0.882                  4.745  1       
MOD1/state_36_65_add_4_13/C0->MOD1/state_36_65_add_4_13/S0
                                          SLICE_R12C27C      C0_TO_F0_DELAY   0.252                  4.997  1       
MOD1/state_15__N_1[11]                                       NET DELAY        0.000                  4.997  1       
MOD1/state_36_65__i12/D                                      ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
MOD1.hf_osc/CLKHF                         HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  12      
MOD1/int_osc                                                 NET DELAY        3.084                  3.084  12      
{MOD1/state_36_65__i12/CK   MOD1/state_36_65__i13/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : MOD1/state_36_65__i13/Q  (SLICE_R12C27C)
Path End         : MOD1/state_36_65__i13/D  (SLICE_R12C27C)
Source Clock     : MOD1/int_osc (R)
Destination Clock: MOD1/int_osc (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
MOD1.hf_osc/CLKHF                         HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  12      
MOD1/int_osc                                                 NET DELAY        3.084                  3.084  12      
{MOD1/state_36_65__i12/CK   MOD1/state_36_65__i13/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
MOD1/state_36_65__i13/CK->MOD1/state_36_65__i13/Q
                                          SLICE_R12C27C      CLK_TO_Q1_DELAY  0.779                  3.863  1       
MOD1/n4                                                      NET DELAY        0.882                  4.745  1       
MOD1/state_36_65_add_4_13/C1->MOD1/state_36_65_add_4_13/S1
                                          SLICE_R12C27C      C1_TO_F1_DELAY   0.252                  4.997  1       
MOD1/state_15__N_1[12]                                       NET DELAY        0.000                  4.997  1       
MOD1/state_36_65__i13/D                                      ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
MOD1.hf_osc/CLKHF                         HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  12      
MOD1/int_osc                                                 NET DELAY        3.084                  3.084  12      
{MOD1/state_36_65__i12/CK   MOD1/state_36_65__i13/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : MOD1/state_36_65__i14/Q  (SLICE_R12C27D)
Path End         : MOD1/state_36_65__i14/D  (SLICE_R12C27D)
Source Clock     : MOD1/int_osc (R)
Destination Clock: MOD1/int_osc (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
MOD1.hf_osc/CLKHF                         HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  12      
MOD1/int_osc                                                 NET DELAY        3.084                  3.084  12      
{MOD1/state_36_65__i14/CK   MOD1/state_36_65__i15/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
MOD1/state_36_65__i14/CK->MOD1/state_36_65__i14/Q
                                          SLICE_R12C27D      CLK_TO_Q0_DELAY  0.779                  3.863  1       
MOD1/n3                                                      NET DELAY        0.882                  4.745  1       
MOD1/state_36_65_add_4_15/C0->MOD1/state_36_65_add_4_15/S0
                                          SLICE_R12C27D      C0_TO_F0_DELAY   0.252                  4.997  1       
MOD1/state_15__N_1[13]                                       NET DELAY        0.000                  4.997  1       
MOD1/state_36_65__i14/D                                      ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
MOD1.hf_osc/CLKHF                         HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  12      
MOD1/int_osc                                                 NET DELAY        3.084                  3.084  12      
{MOD1/state_36_65__i14/CK   MOD1/state_36_65__i15/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : MOD1/state_36_65__i15/Q  (SLICE_R12C27D)
Path End         : MOD1/state_36_65__i15/D  (SLICE_R12C27D)
Source Clock     : MOD1/int_osc (R)
Destination Clock: MOD1/int_osc (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
MOD1.hf_osc/CLKHF                         HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  12      
MOD1/int_osc                                                 NET DELAY        3.084                  3.084  12      
{MOD1/state_36_65__i14/CK   MOD1/state_36_65__i15/CK}
                                                             CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
MOD1/state_36_65__i15/CK->MOD1/state_36_65__i15/Q
                                          SLICE_R12C27D      CLK_TO_Q1_DELAY  0.779                  3.863  1       
MOD1/n2                                                      NET DELAY        0.882                  4.745  1       
MOD1/state_36_65_add_4_15/C1->MOD1/state_36_65_add_4_15/S1
                                          SLICE_R12C27D      C1_TO_F1_DELAY   0.252                  4.997  1       
MOD1/state_15__N_1[14]                                       NET DELAY        0.000                  4.997  1       
MOD1/state_36_65__i15/D                                      ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
MOD1.hf_osc/CLKHF                         HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  12      
MOD1/int_osc                                                 NET DELAY        3.084                  3.084  12      
{MOD1/state_36_65__i14/CK   MOD1/state_36_65__i15/CK}
                                                             CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : MOD1/state_36_65__i16/Q  (SLICE_R12C28A)
Path End         : MOD1/state_36_65__i16/D  (SLICE_R12C28A)
Source Clock     : MOD1/int_osc (R)
Destination Clock: MOD1/int_osc (R)
Logic Level      : 2
Delay Ratio      : 46.1% (route), 53.9% (logic)
Clock Skew       : 0.000 ns 
Hold Constraint  : 0.000 ns 
Path Slack       : 1.913 ns  (Passed)


Source Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
MOD1.hf_osc/CLKHF                         HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  12      
MOD1/int_osc                                                 NET DELAY        3.084                  3.084  12      
MOD1/state_36_65__i16/CK                                     CLOCK PIN        0.000                  3.084  1       


Data Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
MOD1/state_36_65__i16/CK->MOD1/state_36_65__i16/Q
                                          SLICE_R12C28A      CLK_TO_Q0_DELAY  0.779                  3.863  3       
MOD1/state[15]                                               NET DELAY        0.882                  4.745  3       
MOD1/state_36_65_add_4_17/C0->MOD1/state_36_65_add_4_17/S0
                                          SLICE_R12C28A      C0_TO_F0_DELAY   0.252                  4.997  1       
MOD1/state_15__N_1[15]                                       NET DELAY        0.000                  4.997  1       
MOD1/state_36_65__i16/D                                      ENDPOINT         0.000                  4.997  1       


Destination Clock Path
Name                                      Cell/Site Name     Delay Name       Incr   Arrival/Required Time  Fanout  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
                                                             CONSTRAINT       0.000                  0.000  1       
MOD1.hf_osc/CLKHF                         HFOSC_HFOSC_R1C32  CLOCK LATENCY    0.000                  0.000  12      
MOD1/int_osc                                                 NET DELAY        3.084                  3.084  12      
MOD1/state_36_65__i16/CK                                     CLOCK PIN        0.000                  3.084  1       
                                                             Uncertainty      0.000                  3.084  
                                                             Hold time        0.000                  3.084  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Required Time                                                                                       -3.084  
Arrival Time                                                                                         4.997  
----------------------------------------  -----------------  ---------------  -----  ---------------------  ------  
Path Slack  (Passed)                                                                                 1.913  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################



