#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1f50fc0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1f51150 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x1f422d0 .functor NOT 1, L_0x1faeb70, C4<0>, C4<0>, C4<0>;
L_0x1fae950 .functor XOR 2, L_0x1fae810, L_0x1fae8b0, C4<00>, C4<00>;
L_0x1faea60 .functor XOR 2, L_0x1fae950, L_0x1fae9c0, C4<00>, C4<00>;
v0x1fa6110_0 .net *"_ivl_10", 1 0, L_0x1fae9c0;  1 drivers
v0x1fa6210_0 .net *"_ivl_12", 1 0, L_0x1faea60;  1 drivers
v0x1fa62f0_0 .net *"_ivl_2", 1 0, L_0x1fa94d0;  1 drivers
v0x1fa63b0_0 .net *"_ivl_4", 1 0, L_0x1fae810;  1 drivers
v0x1fa6490_0 .net *"_ivl_6", 1 0, L_0x1fae8b0;  1 drivers
v0x1fa65c0_0 .net *"_ivl_8", 1 0, L_0x1fae950;  1 drivers
v0x1fa66a0_0 .net "a", 0 0, v0x1fa0c10_0;  1 drivers
v0x1fa6740_0 .net "b", 0 0, v0x1fa0cb0_0;  1 drivers
v0x1fa67e0_0 .net "c", 0 0, v0x1fa0d50_0;  1 drivers
v0x1fa6880_0 .var "clk", 0 0;
v0x1fa6920_0 .net "d", 0 0, v0x1fa0e90_0;  1 drivers
v0x1fa69c0_0 .net "out_pos_dut", 0 0, L_0x1fae470;  1 drivers
v0x1fa6a60_0 .net "out_pos_ref", 0 0, L_0x1fa7f90;  1 drivers
v0x1fa6b00_0 .net "out_sop_dut", 0 0, L_0x1fa8ef0;  1 drivers
v0x1fa6ba0_0 .net "out_sop_ref", 0 0, L_0x1f7b3c0;  1 drivers
v0x1fa6c40_0 .var/2u "stats1", 223 0;
v0x1fa6ce0_0 .var/2u "strobe", 0 0;
v0x1fa6d80_0 .net "tb_match", 0 0, L_0x1faeb70;  1 drivers
v0x1fa6e50_0 .net "tb_mismatch", 0 0, L_0x1f422d0;  1 drivers
v0x1fa6ef0_0 .net "wavedrom_enable", 0 0, v0x1fa1160_0;  1 drivers
v0x1fa6fc0_0 .net "wavedrom_title", 511 0, v0x1fa1200_0;  1 drivers
L_0x1fa94d0 .concat [ 1 1 0 0], L_0x1fa7f90, L_0x1f7b3c0;
L_0x1fae810 .concat [ 1 1 0 0], L_0x1fa7f90, L_0x1f7b3c0;
L_0x1fae8b0 .concat [ 1 1 0 0], L_0x1fae470, L_0x1fa8ef0;
L_0x1fae9c0 .concat [ 1 1 0 0], L_0x1fa7f90, L_0x1f7b3c0;
L_0x1faeb70 .cmp/eeq 2, L_0x1fa94d0, L_0x1faea60;
S_0x1f512e0 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x1f51150;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x1f426b0 .functor AND 1, v0x1fa0d50_0, v0x1fa0e90_0, C4<1>, C4<1>;
L_0x1f42a90 .functor NOT 1, v0x1fa0c10_0, C4<0>, C4<0>, C4<0>;
L_0x1f42e70 .functor NOT 1, v0x1fa0cb0_0, C4<0>, C4<0>, C4<0>;
L_0x1f430f0 .functor AND 1, L_0x1f42a90, L_0x1f42e70, C4<1>, C4<1>;
L_0x1f5bbd0 .functor AND 1, L_0x1f430f0, v0x1fa0d50_0, C4<1>, C4<1>;
L_0x1f7b3c0 .functor OR 1, L_0x1f426b0, L_0x1f5bbd0, C4<0>, C4<0>;
L_0x1fa7410 .functor NOT 1, v0x1fa0cb0_0, C4<0>, C4<0>, C4<0>;
L_0x1fa7480 .functor OR 1, L_0x1fa7410, v0x1fa0e90_0, C4<0>, C4<0>;
L_0x1fa7590 .functor AND 1, v0x1fa0d50_0, L_0x1fa7480, C4<1>, C4<1>;
L_0x1fa7650 .functor NOT 1, v0x1fa0c10_0, C4<0>, C4<0>, C4<0>;
L_0x1fa7720 .functor OR 1, L_0x1fa7650, v0x1fa0cb0_0, C4<0>, C4<0>;
L_0x1fa7790 .functor AND 1, L_0x1fa7590, L_0x1fa7720, C4<1>, C4<1>;
L_0x1fa7910 .functor NOT 1, v0x1fa0cb0_0, C4<0>, C4<0>, C4<0>;
L_0x1fa7980 .functor OR 1, L_0x1fa7910, v0x1fa0e90_0, C4<0>, C4<0>;
L_0x1fa78a0 .functor AND 1, v0x1fa0d50_0, L_0x1fa7980, C4<1>, C4<1>;
L_0x1fa7b10 .functor NOT 1, v0x1fa0c10_0, C4<0>, C4<0>, C4<0>;
L_0x1fa7c10 .functor OR 1, L_0x1fa7b10, v0x1fa0e90_0, C4<0>, C4<0>;
L_0x1fa7cd0 .functor AND 1, L_0x1fa78a0, L_0x1fa7c10, C4<1>, C4<1>;
L_0x1fa7e80 .functor XNOR 1, L_0x1fa7790, L_0x1fa7cd0, C4<0>, C4<0>;
v0x1f41c00_0 .net *"_ivl_0", 0 0, L_0x1f426b0;  1 drivers
v0x1f42000_0 .net *"_ivl_12", 0 0, L_0x1fa7410;  1 drivers
v0x1f423e0_0 .net *"_ivl_14", 0 0, L_0x1fa7480;  1 drivers
v0x1f427c0_0 .net *"_ivl_16", 0 0, L_0x1fa7590;  1 drivers
v0x1f42ba0_0 .net *"_ivl_18", 0 0, L_0x1fa7650;  1 drivers
v0x1f42f80_0 .net *"_ivl_2", 0 0, L_0x1f42a90;  1 drivers
v0x1f43200_0 .net *"_ivl_20", 0 0, L_0x1fa7720;  1 drivers
v0x1f9f180_0 .net *"_ivl_24", 0 0, L_0x1fa7910;  1 drivers
v0x1f9f260_0 .net *"_ivl_26", 0 0, L_0x1fa7980;  1 drivers
v0x1f9f340_0 .net *"_ivl_28", 0 0, L_0x1fa78a0;  1 drivers
v0x1f9f420_0 .net *"_ivl_30", 0 0, L_0x1fa7b10;  1 drivers
v0x1f9f500_0 .net *"_ivl_32", 0 0, L_0x1fa7c10;  1 drivers
v0x1f9f5e0_0 .net *"_ivl_36", 0 0, L_0x1fa7e80;  1 drivers
L_0x7f170d0c1018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1f9f6a0_0 .net *"_ivl_38", 0 0, L_0x7f170d0c1018;  1 drivers
v0x1f9f780_0 .net *"_ivl_4", 0 0, L_0x1f42e70;  1 drivers
v0x1f9f860_0 .net *"_ivl_6", 0 0, L_0x1f430f0;  1 drivers
v0x1f9f940_0 .net *"_ivl_8", 0 0, L_0x1f5bbd0;  1 drivers
v0x1f9fa20_0 .net "a", 0 0, v0x1fa0c10_0;  alias, 1 drivers
v0x1f9fae0_0 .net "b", 0 0, v0x1fa0cb0_0;  alias, 1 drivers
v0x1f9fba0_0 .net "c", 0 0, v0x1fa0d50_0;  alias, 1 drivers
v0x1f9fc60_0 .net "d", 0 0, v0x1fa0e90_0;  alias, 1 drivers
v0x1f9fd20_0 .net "out_pos", 0 0, L_0x1fa7f90;  alias, 1 drivers
v0x1f9fde0_0 .net "out_sop", 0 0, L_0x1f7b3c0;  alias, 1 drivers
v0x1f9fea0_0 .net "pos0", 0 0, L_0x1fa7790;  1 drivers
v0x1f9ff60_0 .net "pos1", 0 0, L_0x1fa7cd0;  1 drivers
L_0x1fa7f90 .functor MUXZ 1, L_0x7f170d0c1018, L_0x1fa7790, L_0x1fa7e80, C4<>;
S_0x1fa00e0 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x1f51150;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x1fa0c10_0 .var "a", 0 0;
v0x1fa0cb0_0 .var "b", 0 0;
v0x1fa0d50_0 .var "c", 0 0;
v0x1fa0df0_0 .net "clk", 0 0, v0x1fa6880_0;  1 drivers
v0x1fa0e90_0 .var "d", 0 0;
v0x1fa0f80_0 .var/2u "fail", 0 0;
v0x1fa1020_0 .var/2u "fail1", 0 0;
v0x1fa10c0_0 .net "tb_match", 0 0, L_0x1faeb70;  alias, 1 drivers
v0x1fa1160_0 .var "wavedrom_enable", 0 0;
v0x1fa1200_0 .var "wavedrom_title", 511 0;
E_0x1f4f930/0 .event negedge, v0x1fa0df0_0;
E_0x1f4f930/1 .event posedge, v0x1fa0df0_0;
E_0x1f4f930 .event/or E_0x1f4f930/0, E_0x1f4f930/1;
S_0x1fa0410 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x1fa00e0;
 .timescale -12 -12;
v0x1fa0650_0 .var/2s "i", 31 0;
E_0x1f4f7d0 .event posedge, v0x1fa0df0_0;
S_0x1fa0750 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x1fa00e0;
 .timescale -12 -12;
v0x1fa0950_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1fa0a30 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x1fa00e0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x1fa13e0 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x1f51150;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x1fa8140 .functor NOT 1, v0x1fa0cb0_0, C4<0>, C4<0>, C4<0>;
L_0x1fa82e0 .functor AND 1, v0x1fa0c10_0, L_0x1fa8140, C4<1>, C4<1>;
L_0x1fa83c0 .functor NOT 1, v0x1fa0d50_0, C4<0>, C4<0>, C4<0>;
L_0x1fa8540 .functor AND 1, L_0x1fa82e0, L_0x1fa83c0, C4<1>, C4<1>;
L_0x1fa8680 .functor NOT 1, v0x1fa0e90_0, C4<0>, C4<0>, C4<0>;
L_0x1fa8800 .functor AND 1, L_0x1fa8540, L_0x1fa8680, C4<1>, C4<1>;
L_0x1fa8950 .functor NOT 1, v0x1fa0c10_0, C4<0>, C4<0>, C4<0>;
L_0x1fa8ad0 .functor AND 1, L_0x1fa8950, v0x1fa0cb0_0, C4<1>, C4<1>;
L_0x1fa8be0 .functor AND 1, L_0x1fa8ad0, v0x1fa0d50_0, C4<1>, C4<1>;
L_0x1fa8ca0 .functor AND 1, L_0x1fa8be0, v0x1fa0e90_0, C4<1>, C4<1>;
L_0x1fa8dc0 .functor OR 1, L_0x1fa8800, L_0x1fa8ca0, C4<0>, C4<0>;
L_0x1fa8e80 .functor AND 1, v0x1fa0c10_0, v0x1fa0cb0_0, C4<1>, C4<1>;
L_0x1fa8f60 .functor AND 1, L_0x1fa8e80, v0x1fa0d50_0, C4<1>, C4<1>;
L_0x1fa9020 .functor AND 1, L_0x1fa8f60, v0x1fa0e90_0, C4<1>, C4<1>;
L_0x1fa8ef0 .functor OR 1, L_0x1fa8dc0, L_0x1fa9020, C4<0>, C4<0>;
L_0x1fa9250 .functor NOT 1, v0x1fa0c10_0, C4<0>, C4<0>, C4<0>;
L_0x1fa9350 .functor NOT 1, v0x1fa0cb0_0, C4<0>, C4<0>, C4<0>;
L_0x1fa93c0 .functor OR 1, L_0x1fa9250, L_0x1fa9350, C4<0>, C4<0>;
L_0x1fa9570 .functor NOT 1, v0x1fa0d50_0, C4<0>, C4<0>, C4<0>;
L_0x1fa95e0 .functor OR 1, L_0x1fa93c0, L_0x1fa9570, C4<0>, C4<0>;
L_0x1fa97a0 .functor NOT 1, v0x1fa0e90_0, C4<0>, C4<0>, C4<0>;
L_0x1fa9810 .functor OR 1, L_0x1fa95e0, L_0x1fa97a0, C4<0>, C4<0>;
L_0x1fa99e0 .functor NOT 1, v0x1fa0cb0_0, C4<0>, C4<0>, C4<0>;
L_0x1fa9a50 .functor OR 1, v0x1fa0c10_0, L_0x1fa99e0, C4<0>, C4<0>;
L_0x1fa9be0 .functor NOT 1, v0x1fa0d50_0, C4<0>, C4<0>, C4<0>;
L_0x1fa9c50 .functor OR 1, L_0x1fa9a50, L_0x1fa9be0, C4<0>, C4<0>;
L_0x1fa9e40 .functor NOT 1, v0x1fa0e90_0, C4<0>, C4<0>, C4<0>;
L_0x1fa9eb0 .functor OR 1, L_0x1fa9c50, L_0x1fa9e40, C4<0>, C4<0>;
L_0x1faa0b0 .functor AND 1, L_0x1fa9810, L_0x1fa9eb0, C4<1>, C4<1>;
L_0x1faa1c0 .functor OR 1, v0x1fa0c10_0, v0x1fa0cb0_0, C4<0>, C4<0>;
L_0x1faa330 .functor NOT 1, v0x1fa0d50_0, C4<0>, C4<0>, C4<0>;
L_0x1faa3a0 .functor OR 1, L_0x1faa1c0, L_0x1faa330, C4<0>, C4<0>;
L_0x1faa5c0 .functor NOT 1, v0x1fa0e90_0, C4<0>, C4<0>, C4<0>;
L_0x1faa630 .functor OR 1, L_0x1faa3a0, L_0x1faa5c0, C4<0>, C4<0>;
L_0x1faa860 .functor AND 1, L_0x1faa0b0, L_0x1faa630, C4<1>, C4<1>;
L_0x1faa970 .functor OR 1, v0x1fa0c10_0, v0x1fa0cb0_0, C4<0>, C4<0>;
L_0x1faab10 .functor OR 1, L_0x1faa970, v0x1fa0d50_0, C4<0>, C4<0>;
L_0x1faabd0 .functor NOT 1, v0x1fa0e90_0, C4<0>, C4<0>, C4<0>;
L_0x1faa9e0 .functor OR 1, L_0x1faab10, L_0x1faabd0, C4<0>, C4<0>;
L_0x1faad80 .functor AND 1, L_0x1faa860, L_0x1faa9e0, C4<1>, C4<1>;
L_0x1faafe0 .functor OR 1, v0x1fa0c10_0, v0x1fa0cb0_0, C4<0>, C4<0>;
L_0x1fab050 .functor OR 1, L_0x1faafe0, v0x1fa0d50_0, C4<0>, C4<0>;
L_0x1fab270 .functor OR 1, L_0x1fab050, v0x1fa0e90_0, C4<0>, C4<0>;
L_0x1fab330 .functor AND 1, L_0x1faad80, L_0x1fab270, C4<1>, C4<1>;
L_0x1fab5b0 .functor NOT 1, v0x1fa0c10_0, C4<0>, C4<0>, C4<0>;
L_0x1fab620 .functor NOT 1, v0x1fa0cb0_0, C4<0>, C4<0>, C4<0>;
L_0x1fab810 .functor OR 1, L_0x1fab5b0, L_0x1fab620, C4<0>, C4<0>;
L_0x1fab920 .functor NOT 1, v0x1fa0d50_0, C4<0>, C4<0>, C4<0>;
L_0x1fabd30 .functor OR 1, L_0x1fab810, L_0x1fab920, C4<0>, C4<0>;
L_0x1fabe40 .functor OR 1, L_0x1fabd30, v0x1fa0e90_0, C4<0>, C4<0>;
L_0x1fac2b0 .functor AND 1, L_0x1fab330, L_0x1fabe40, C4<1>, C4<1>;
L_0x1fac3c0 .functor NOT 1, v0x1fa0c10_0, C4<0>, C4<0>, C4<0>;
L_0x1fac7f0 .functor NOT 1, v0x1fa0cb0_0, C4<0>, C4<0>, C4<0>;
L_0x1fac860 .functor OR 1, L_0x1fac3c0, L_0x1fac7f0, C4<0>, C4<0>;
L_0x1facb30 .functor OR 1, L_0x1fac860, v0x1fa0d50_0, C4<0>, C4<0>;
L_0x1facbf0 .functor NOT 1, v0x1fa0e90_0, C4<0>, C4<0>, C4<0>;
L_0x1face30 .functor OR 1, L_0x1facb30, L_0x1facbf0, C4<0>, C4<0>;
L_0x1facf40 .functor AND 1, L_0x1fac2b0, L_0x1face30, C4<1>, C4<1>;
L_0x1fad230 .functor NOT 1, v0x1fa0c10_0, C4<0>, C4<0>, C4<0>;
L_0x1fad2a0 .functor OR 1, L_0x1fad230, v0x1fa0cb0_0, C4<0>, C4<0>;
L_0x1fad550 .functor NOT 1, v0x1fa0d50_0, C4<0>, C4<0>, C4<0>;
L_0x1fad5c0 .functor OR 1, L_0x1fad2a0, L_0x1fad550, C4<0>, C4<0>;
L_0x1fad8d0 .functor OR 1, L_0x1fad5c0, v0x1fa0e90_0, C4<0>, C4<0>;
L_0x1fad990 .functor AND 1, L_0x1facf40, L_0x1fad8d0, C4<1>, C4<1>;
L_0x1fadcb0 .functor NOT 1, v0x1fa0c10_0, C4<0>, C4<0>, C4<0>;
L_0x1fadd20 .functor OR 1, L_0x1fadcb0, v0x1fa0cb0_0, C4<0>, C4<0>;
L_0x1fae000 .functor OR 1, L_0x1fadd20, v0x1fa0d50_0, C4<0>, C4<0>;
L_0x1fae0c0 .functor NOT 1, v0x1fa0e90_0, C4<0>, C4<0>, C4<0>;
L_0x1fae360 .functor OR 1, L_0x1fae000, L_0x1fae0c0, C4<0>, C4<0>;
L_0x1fae470 .functor AND 1, L_0x1fad990, L_0x1fae360, C4<1>, C4<1>;
v0x1fa15a0_0 .net *"_ivl_0", 0 0, L_0x1fa8140;  1 drivers
v0x1fa1680_0 .net *"_ivl_10", 0 0, L_0x1fa8800;  1 drivers
v0x1fa1760_0 .net *"_ivl_100", 0 0, L_0x1fac2b0;  1 drivers
v0x1fa1850_0 .net *"_ivl_102", 0 0, L_0x1fac3c0;  1 drivers
v0x1fa1930_0 .net *"_ivl_104", 0 0, L_0x1fac7f0;  1 drivers
v0x1fa1a60_0 .net *"_ivl_106", 0 0, L_0x1fac860;  1 drivers
v0x1fa1b40_0 .net *"_ivl_108", 0 0, L_0x1facb30;  1 drivers
v0x1fa1c20_0 .net *"_ivl_110", 0 0, L_0x1facbf0;  1 drivers
v0x1fa1d00_0 .net *"_ivl_112", 0 0, L_0x1face30;  1 drivers
v0x1fa1e70_0 .net *"_ivl_114", 0 0, L_0x1facf40;  1 drivers
v0x1fa1f50_0 .net *"_ivl_116", 0 0, L_0x1fad230;  1 drivers
v0x1fa2030_0 .net *"_ivl_118", 0 0, L_0x1fad2a0;  1 drivers
v0x1fa2110_0 .net *"_ivl_12", 0 0, L_0x1fa8950;  1 drivers
v0x1fa21f0_0 .net *"_ivl_120", 0 0, L_0x1fad550;  1 drivers
v0x1fa22d0_0 .net *"_ivl_122", 0 0, L_0x1fad5c0;  1 drivers
v0x1fa23b0_0 .net *"_ivl_124", 0 0, L_0x1fad8d0;  1 drivers
v0x1fa2490_0 .net *"_ivl_126", 0 0, L_0x1fad990;  1 drivers
v0x1fa2680_0 .net *"_ivl_128", 0 0, L_0x1fadcb0;  1 drivers
v0x1fa2760_0 .net *"_ivl_130", 0 0, L_0x1fadd20;  1 drivers
v0x1fa2840_0 .net *"_ivl_132", 0 0, L_0x1fae000;  1 drivers
v0x1fa2920_0 .net *"_ivl_134", 0 0, L_0x1fae0c0;  1 drivers
v0x1fa2a00_0 .net *"_ivl_136", 0 0, L_0x1fae360;  1 drivers
v0x1fa2ae0_0 .net *"_ivl_14", 0 0, L_0x1fa8ad0;  1 drivers
v0x1fa2bc0_0 .net *"_ivl_16", 0 0, L_0x1fa8be0;  1 drivers
v0x1fa2ca0_0 .net *"_ivl_18", 0 0, L_0x1fa8ca0;  1 drivers
v0x1fa2d80_0 .net *"_ivl_2", 0 0, L_0x1fa82e0;  1 drivers
v0x1fa2e60_0 .net *"_ivl_20", 0 0, L_0x1fa8dc0;  1 drivers
v0x1fa2f40_0 .net *"_ivl_22", 0 0, L_0x1fa8e80;  1 drivers
v0x1fa3020_0 .net *"_ivl_24", 0 0, L_0x1fa8f60;  1 drivers
v0x1fa3100_0 .net *"_ivl_26", 0 0, L_0x1fa9020;  1 drivers
v0x1fa31e0_0 .net *"_ivl_30", 0 0, L_0x1fa9250;  1 drivers
v0x1fa32c0_0 .net *"_ivl_32", 0 0, L_0x1fa9350;  1 drivers
v0x1fa33a0_0 .net *"_ivl_34", 0 0, L_0x1fa93c0;  1 drivers
v0x1fa3690_0 .net *"_ivl_36", 0 0, L_0x1fa9570;  1 drivers
v0x1fa3770_0 .net *"_ivl_38", 0 0, L_0x1fa95e0;  1 drivers
v0x1fa3850_0 .net *"_ivl_4", 0 0, L_0x1fa83c0;  1 drivers
v0x1fa3930_0 .net *"_ivl_40", 0 0, L_0x1fa97a0;  1 drivers
v0x1fa3a10_0 .net *"_ivl_42", 0 0, L_0x1fa9810;  1 drivers
v0x1fa3af0_0 .net *"_ivl_44", 0 0, L_0x1fa99e0;  1 drivers
v0x1fa3bd0_0 .net *"_ivl_46", 0 0, L_0x1fa9a50;  1 drivers
v0x1fa3cb0_0 .net *"_ivl_48", 0 0, L_0x1fa9be0;  1 drivers
v0x1fa3d90_0 .net *"_ivl_50", 0 0, L_0x1fa9c50;  1 drivers
v0x1fa3e70_0 .net *"_ivl_52", 0 0, L_0x1fa9e40;  1 drivers
v0x1fa3f50_0 .net *"_ivl_54", 0 0, L_0x1fa9eb0;  1 drivers
v0x1fa4030_0 .net *"_ivl_56", 0 0, L_0x1faa0b0;  1 drivers
v0x1fa4110_0 .net *"_ivl_58", 0 0, L_0x1faa1c0;  1 drivers
v0x1fa41f0_0 .net *"_ivl_6", 0 0, L_0x1fa8540;  1 drivers
v0x1fa42d0_0 .net *"_ivl_60", 0 0, L_0x1faa330;  1 drivers
v0x1fa43b0_0 .net *"_ivl_62", 0 0, L_0x1faa3a0;  1 drivers
v0x1fa4490_0 .net *"_ivl_64", 0 0, L_0x1faa5c0;  1 drivers
v0x1fa4570_0 .net *"_ivl_66", 0 0, L_0x1faa630;  1 drivers
v0x1fa4650_0 .net *"_ivl_68", 0 0, L_0x1faa860;  1 drivers
v0x1fa4730_0 .net *"_ivl_70", 0 0, L_0x1faa970;  1 drivers
v0x1fa4810_0 .net *"_ivl_72", 0 0, L_0x1faab10;  1 drivers
v0x1fa48f0_0 .net *"_ivl_74", 0 0, L_0x1faabd0;  1 drivers
v0x1fa49d0_0 .net *"_ivl_76", 0 0, L_0x1faa9e0;  1 drivers
v0x1fa4ab0_0 .net *"_ivl_78", 0 0, L_0x1faad80;  1 drivers
v0x1fa4b90_0 .net *"_ivl_8", 0 0, L_0x1fa8680;  1 drivers
v0x1fa4c70_0 .net *"_ivl_80", 0 0, L_0x1faafe0;  1 drivers
v0x1fa4d50_0 .net *"_ivl_82", 0 0, L_0x1fab050;  1 drivers
v0x1fa4e30_0 .net *"_ivl_84", 0 0, L_0x1fab270;  1 drivers
v0x1fa4f10_0 .net *"_ivl_86", 0 0, L_0x1fab330;  1 drivers
v0x1fa4ff0_0 .net *"_ivl_88", 0 0, L_0x1fab5b0;  1 drivers
v0x1fa50d0_0 .net *"_ivl_90", 0 0, L_0x1fab620;  1 drivers
v0x1fa51b0_0 .net *"_ivl_92", 0 0, L_0x1fab810;  1 drivers
v0x1fa56a0_0 .net *"_ivl_94", 0 0, L_0x1fab920;  1 drivers
v0x1fa5780_0 .net *"_ivl_96", 0 0, L_0x1fabd30;  1 drivers
v0x1fa5860_0 .net *"_ivl_98", 0 0, L_0x1fabe40;  1 drivers
v0x1fa5940_0 .net "a", 0 0, v0x1fa0c10_0;  alias, 1 drivers
v0x1fa59e0_0 .net "b", 0 0, v0x1fa0cb0_0;  alias, 1 drivers
v0x1fa5ad0_0 .net "c", 0 0, v0x1fa0d50_0;  alias, 1 drivers
v0x1fa5bc0_0 .net "d", 0 0, v0x1fa0e90_0;  alias, 1 drivers
v0x1fa5cb0_0 .net "out_pos", 0 0, L_0x1fae470;  alias, 1 drivers
v0x1fa5d70_0 .net "out_sop", 0 0, L_0x1fa8ef0;  alias, 1 drivers
S_0x1fa5ef0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x1f51150;
 .timescale -12 -12;
E_0x1f379f0 .event anyedge, v0x1fa6ce0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1fa6ce0_0;
    %nor/r;
    %assign/vec4 v0x1fa6ce0_0, 0;
    %wait E_0x1f379f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1fa00e0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1fa0f80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1fa1020_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x1fa00e0;
T_4 ;
    %wait E_0x1f4f930;
    %load/vec4 v0x1fa10c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1fa0f80_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x1fa00e0;
T_5 ;
    %wait E_0x1f4f7d0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1fa0e90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1fa0d50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1fa0cb0_0, 0;
    %assign/vec4 v0x1fa0c10_0, 0;
    %wait E_0x1f4f7d0;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1fa0e90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1fa0d50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1fa0cb0_0, 0;
    %assign/vec4 v0x1fa0c10_0, 0;
    %wait E_0x1f4f7d0;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1fa0e90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1fa0d50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1fa0cb0_0, 0;
    %assign/vec4 v0x1fa0c10_0, 0;
    %wait E_0x1f4f7d0;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1fa0e90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1fa0d50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1fa0cb0_0, 0;
    %assign/vec4 v0x1fa0c10_0, 0;
    %wait E_0x1f4f7d0;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1fa0e90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1fa0d50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1fa0cb0_0, 0;
    %assign/vec4 v0x1fa0c10_0, 0;
    %wait E_0x1f4f7d0;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1fa0e90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1fa0d50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1fa0cb0_0, 0;
    %assign/vec4 v0x1fa0c10_0, 0;
    %wait E_0x1f4f7d0;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1fa0e90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1fa0d50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1fa0cb0_0, 0;
    %assign/vec4 v0x1fa0c10_0, 0;
    %wait E_0x1f4f7d0;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1fa0e90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1fa0d50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1fa0cb0_0, 0;
    %assign/vec4 v0x1fa0c10_0, 0;
    %wait E_0x1f4f7d0;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1fa0e90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1fa0d50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1fa0cb0_0, 0;
    %assign/vec4 v0x1fa0c10_0, 0;
    %wait E_0x1f4f7d0;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1fa0e90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1fa0d50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1fa0cb0_0, 0;
    %assign/vec4 v0x1fa0c10_0, 0;
    %wait E_0x1f4f7d0;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1fa0e90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1fa0d50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1fa0cb0_0, 0;
    %assign/vec4 v0x1fa0c10_0, 0;
    %wait E_0x1f4f7d0;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1fa0e90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1fa0d50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1fa0cb0_0, 0;
    %assign/vec4 v0x1fa0c10_0, 0;
    %wait E_0x1f4f7d0;
    %load/vec4 v0x1fa0f80_0;
    %store/vec4 v0x1fa1020_0, 0, 1;
    %fork t_1, S_0x1fa0410;
    %jmp t_0;
    .scope S_0x1fa0410;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1fa0650_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x1fa0650_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x1f4f7d0;
    %load/vec4 v0x1fa0650_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1fa0e90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1fa0d50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1fa0cb0_0, 0;
    %assign/vec4 v0x1fa0c10_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1fa0650_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x1fa0650_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x1fa00e0;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1f4f930;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1fa0e90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1fa0d50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1fa0cb0_0, 0;
    %assign/vec4 v0x1fa0c10_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x1fa0f80_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x1fa1020_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x1f51150;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1fa6880_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1fa6ce0_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x1f51150;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x1fa6880_0;
    %inv;
    %store/vec4 v0x1fa6880_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x1f51150;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1fa0df0_0, v0x1fa6e50_0, v0x1fa66a0_0, v0x1fa6740_0, v0x1fa67e0_0, v0x1fa6920_0, v0x1fa6ba0_0, v0x1fa6b00_0, v0x1fa6a60_0, v0x1fa69c0_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x1f51150;
T_9 ;
    %load/vec4 v0x1fa6c40_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x1fa6c40_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1fa6c40_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x1fa6c40_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x1fa6c40_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1fa6c40_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x1fa6c40_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1fa6c40_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1fa6c40_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1fa6c40_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x1f51150;
T_10 ;
    %wait E_0x1f4f930;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1fa6c40_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1fa6c40_0, 4, 32;
    %load/vec4 v0x1fa6d80_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x1fa6c40_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1fa6c40_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1fa6c40_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1fa6c40_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x1fa6ba0_0;
    %load/vec4 v0x1fa6ba0_0;
    %load/vec4 v0x1fa6b00_0;
    %xor;
    %load/vec4 v0x1fa6ba0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x1fa6c40_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1fa6c40_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x1fa6c40_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1fa6c40_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x1fa6a60_0;
    %load/vec4 v0x1fa6a60_0;
    %load/vec4 v0x1fa69c0_0;
    %xor;
    %load/vec4 v0x1fa6a60_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x1fa6c40_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1fa6c40_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x1fa6c40_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1fa6c40_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307_full_feedback/can5_depth10/human/ece241_2013_q2/iter10/response3/top_module.sv";
