-- Copyright (C) 1991-2006 Altera Corporation
-- Your use of Altera Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Altera Program License 
-- Subscription Agreement, Altera MegaCore Function License 
-- Agreement, or other applicable license agreement, including, 
-- without limitation, that your use is for the sole purpose of 
-- programming logic devices manufactured by Altera and sold by 
-- Altera or its authorized distributors.  Please refer to the 
-- applicable agreement for further details.
--E1_Y_Cont[0] is CCD_Capture:u3|Y_Cont[0]
--operation mode is arithmetic

E1_Y_Cont[0]_lut_out = E1L36 $ !E1_Y_Cont[0];
E1_Y_Cont[0] = DFFEAS(E1_Y_Cont[0]_lut_out, CCD_PIXCLK, D1_oRST_1, , E1L76, , , !E1_mCCD_FVAL, );

--E1L63 is CCD_Capture:u3|Y_Cont[0]~478
--operation mode is arithmetic

E1L63 = CARRY(!E1L36 & E1_Y_Cont[0]);


--E1_Y_Cont[1] is CCD_Capture:u3|Y_Cont[1]
--operation mode is arithmetic

E1_Y_Cont[1]_carry_eqn = E1L63;
E1_Y_Cont[1]_lut_out = E1_Y_Cont[1] $ (E1_Y_Cont[1]_carry_eqn);
E1_Y_Cont[1] = DFFEAS(E1_Y_Cont[1]_lut_out, CCD_PIXCLK, D1_oRST_1, , E1L76, , , !E1_mCCD_FVAL, );

--E1L65 is CCD_Capture:u3|Y_Cont[1]~482
--operation mode is arithmetic

E1L65 = CARRY(!E1L63 # !E1_Y_Cont[1]);


--E1_Y_Cont[2] is CCD_Capture:u3|Y_Cont[2]
--operation mode is arithmetic

E1_Y_Cont[2]_carry_eqn = E1L65;
E1_Y_Cont[2]_lut_out = E1_Y_Cont[2] $ (!E1_Y_Cont[2]_carry_eqn);
E1_Y_Cont[2] = DFFEAS(E1_Y_Cont[2]_lut_out, CCD_PIXCLK, D1_oRST_1, , E1L76, , , !E1_mCCD_FVAL, );

--E1L67 is CCD_Capture:u3|Y_Cont[2]~486
--operation mode is arithmetic

E1L67 = CARRY(E1_Y_Cont[2] & (!E1L65));


--E1_Y_Cont[3] is CCD_Capture:u3|Y_Cont[3]
--operation mode is arithmetic

E1_Y_Cont[3]_carry_eqn = E1L67;
E1_Y_Cont[3]_lut_out = E1_Y_Cont[3] $ (E1_Y_Cont[3]_carry_eqn);
E1_Y_Cont[3] = DFFEAS(E1_Y_Cont[3]_lut_out, CCD_PIXCLK, D1_oRST_1, , E1L76, , , !E1_mCCD_FVAL, );

--E1L69 is CCD_Capture:u3|Y_Cont[3]~490
--operation mode is arithmetic

E1L69 = CARRY(!E1L67 # !E1_Y_Cont[3]);


--E1_Y_Cont[4] is CCD_Capture:u3|Y_Cont[4]
--operation mode is arithmetic

E1_Y_Cont[4]_carry_eqn = E1L69;
E1_Y_Cont[4]_lut_out = E1_Y_Cont[4] $ (!E1_Y_Cont[4]_carry_eqn);
E1_Y_Cont[4] = DFFEAS(E1_Y_Cont[4]_lut_out, CCD_PIXCLK, D1_oRST_1, , E1L76, , , !E1_mCCD_FVAL, );

--E1L71 is CCD_Capture:u3|Y_Cont[4]~494
--operation mode is arithmetic

E1L71 = CARRY(E1_Y_Cont[4] & (!E1L69));


--E1_Y_Cont[5] is CCD_Capture:u3|Y_Cont[5]
--operation mode is arithmetic

E1_Y_Cont[5]_carry_eqn = E1L71;
E1_Y_Cont[5]_lut_out = E1_Y_Cont[5] $ (E1_Y_Cont[5]_carry_eqn);
E1_Y_Cont[5] = DFFEAS(E1_Y_Cont[5]_lut_out, CCD_PIXCLK, D1_oRST_1, , E1L76, , , !E1_mCCD_FVAL, );

--E1L73 is CCD_Capture:u3|Y_Cont[5]~498
--operation mode is arithmetic

E1L73 = CARRY(!E1L71 # !E1_Y_Cont[5]);


--E1_Y_Cont[6] is CCD_Capture:u3|Y_Cont[6]
--operation mode is arithmetic

E1_Y_Cont[6]_carry_eqn = E1L73;
E1_Y_Cont[6]_lut_out = E1_Y_Cont[6] $ (!E1_Y_Cont[6]_carry_eqn);
E1_Y_Cont[6] = DFFEAS(E1_Y_Cont[6]_lut_out, CCD_PIXCLK, D1_oRST_1, , E1L76, , , !E1_mCCD_FVAL, );

--E1L75 is CCD_Capture:u3|Y_Cont[6]~502
--operation mode is arithmetic

E1L75 = CARRY(E1_Y_Cont[6] & (!E1L73));


--E1_Y_Cont[7] is CCD_Capture:u3|Y_Cont[7]
--operation mode is normal

E1_Y_Cont[7]_carry_eqn = E1L75;
E1_Y_Cont[7]_lut_out = E1_Y_Cont[7] $ (E1_Y_Cont[7]_carry_eqn);
E1_Y_Cont[7] = DFFEAS(E1_Y_Cont[7]_lut_out, CCD_PIXCLK, D1_oRST_1, , E1L76, , , !E1_mCCD_FVAL, );


--J1_mSCAN[1] is SEG7_Driver:u8|mSCAN[1]
--operation mode is normal

J1_mSCAN[1]_lut_out = J1_mSCAN[1] $ J1_mSCAN[0];
J1_mSCAN[1] = DFFEAS(J1_mSCAN[1]_lut_out, J1_mSCAN_CLK, VCC, , , , , , );


--J1_mSCAN[0] is SEG7_Driver:u8|mSCAN[0]
--operation mode is normal

J1_mSCAN[0]_lut_out = !J1_mSCAN[0];
J1_mSCAN[0] = DFFEAS(J1_mSCAN[0]_lut_out, J1_mSCAN_CLK, VCC, , , , , , );


--J1L65 is SEG7_Driver:u8|Decoder~112
--operation mode is normal

J1L65 = J1_mSCAN[1] # J1_mSCAN[0];


--J1L66 is SEG7_Driver:u8|Decoder~113
--operation mode is normal

J1L66 = J1_mSCAN[0] & (!J1_mSCAN[1]);


--J1L67 is SEG7_Driver:u8|Decoder~114
--operation mode is normal

J1L67 = J1_mSCAN[1] & (!J1_mSCAN[0]);


--J1L68 is SEG7_Driver:u8|Decoder~115
--operation mode is normal

J1L68 = J1_mSCAN[1] & J1_mSCAN[0];


--C1_oVGA_V_SYNC is VGA_Controller:u1|oVGA_V_SYNC
--operation mode is normal

C1_oVGA_V_SYNC_lut_out = C1L20 & (C1_V_Cont[9] # C1L45) # !C1L20 & C1_oVGA_V_SYNC;
C1_oVGA_V_SYNC = DFFEAS(C1_oVGA_V_SYNC_lut_out, CCD_MCLK, D1_oRST_2, , , , , , );


--C1_oVGA_H_SYNC is VGA_Controller:u1|oVGA_H_SYNC
--operation mode is normal

C1_oVGA_H_SYNC_lut_out = C1_H_Cont[7] # C1_H_Cont[5] & C1_H_Cont[6] # !C1L17;
C1_oVGA_H_SYNC = DFFEAS(C1_oVGA_H_SYNC_lut_out, CCD_MCLK, D1_oRST_2, , , , , , );


--C1_Cur_Color_R[6] is VGA_Controller:u1|Cur_Color_R[6]
--operation mode is normal

C1_Cur_Color_R[6]_lut_out = KB4_q_b[6];
C1_Cur_Color_R[6] = DFFEAS(C1_Cur_Color_R[6]_lut_out, CCD_MCLK, D1_oRST_2, , , , , , );


--C1_H_Cont[5] is VGA_Controller:u1|H_Cont[5]
--operation mode is arithmetic

C1_H_Cont[5]_carry_eqn = C1L31;
C1_H_Cont[5]_lut_out = C1_H_Cont[5] $ (C1_H_Cont[5]_carry_eqn);
C1_H_Cont[5] = DFFEAS(C1_H_Cont[5]_lut_out, CCD_MCLK, D1_oRST_2, , , , , C1L46, );

--C1L33 is VGA_Controller:u1|H_Cont[5]~226
--operation mode is arithmetic

C1L33 = CARRY(!C1L31 # !C1_H_Cont[5]);


--C1_H_Cont[6] is VGA_Controller:u1|H_Cont[6]
--operation mode is arithmetic

C1_H_Cont[6]_carry_eqn = C1L33;
C1_H_Cont[6]_lut_out = C1_H_Cont[6] $ (!C1_H_Cont[6]_carry_eqn);
C1_H_Cont[6] = DFFEAS(C1_H_Cont[6]_lut_out, CCD_MCLK, D1_oRST_2, , , , , C1L46, );

--C1L35 is VGA_Controller:u1|H_Cont[6]~230
--operation mode is arithmetic

C1L35 = CARRY(C1_H_Cont[6] & (!C1L33));


--C1L16 is VGA_Controller:u1|Equal~110
--operation mode is normal

C1L16 = !C1_H_Cont[5] & !C1_H_Cont[6];


--C1_H_Cont[0] is VGA_Controller:u1|H_Cont[0]
--operation mode is arithmetic

C1_H_Cont[0]_lut_out = !C1_H_Cont[0];
C1_H_Cont[0] = DFFEAS(C1_H_Cont[0]_lut_out, CCD_MCLK, D1_oRST_2, , , , , C1L46, );

--C1L23 is VGA_Controller:u1|H_Cont[0]~234
--operation mode is arithmetic

C1L23 = CARRY(C1_H_Cont[0]);


--C1_H_Cont[1] is VGA_Controller:u1|H_Cont[1]
--operation mode is arithmetic

C1_H_Cont[1]_carry_eqn = C1L23;
C1_H_Cont[1]_lut_out = C1_H_Cont[1] $ (C1_H_Cont[1]_carry_eqn);
C1_H_Cont[1] = DFFEAS(C1_H_Cont[1]_lut_out, CCD_MCLK, D1_oRST_2, , , , , C1L46, );

--C1L25 is VGA_Controller:u1|H_Cont[1]~238
--operation mode is arithmetic

C1L25 = CARRY(!C1L23 # !C1_H_Cont[1]);


--C1_H_Cont[2] is VGA_Controller:u1|H_Cont[2]
--operation mode is arithmetic

C1_H_Cont[2]_carry_eqn = C1L25;
C1_H_Cont[2]_lut_out = C1_H_Cont[2] $ (!C1_H_Cont[2]_carry_eqn);
C1_H_Cont[2] = DFFEAS(C1_H_Cont[2]_lut_out, CCD_MCLK, D1_oRST_2, , , , , C1L46, );

--C1L27 is VGA_Controller:u1|H_Cont[2]~242
--operation mode is arithmetic

C1L27 = CARRY(C1_H_Cont[2] & (!C1L25));


--C1_H_Cont[3] is VGA_Controller:u1|H_Cont[3]
--operation mode is arithmetic

C1_H_Cont[3]_carry_eqn = C1L27;
C1_H_Cont[3]_lut_out = C1_H_Cont[3] $ (C1_H_Cont[3]_carry_eqn);
C1_H_Cont[3] = DFFEAS(C1_H_Cont[3]_lut_out, CCD_MCLK, D1_oRST_2, , , , , C1L46, );

--C1L29 is VGA_Controller:u1|H_Cont[3]~246
--operation mode is arithmetic

C1L29 = CARRY(!C1L27 # !C1_H_Cont[3]);


--C1L41 is VGA_Controller:u1|LessThan~1165
--operation mode is normal

C1L41 = !C1_H_Cont[0] & !C1_H_Cont[1] # !C1_H_Cont[3] # !C1_H_Cont[2];


--C1_H_Cont[4] is VGA_Controller:u1|H_Cont[4]
--operation mode is arithmetic

C1_H_Cont[4]_carry_eqn = C1L29;
C1_H_Cont[4]_lut_out = C1_H_Cont[4] $ (!C1_H_Cont[4]_carry_eqn);
C1_H_Cont[4] = DFFEAS(C1_H_Cont[4]_lut_out, CCD_MCLK, D1_oRST_2, , , , , C1L46, );

--C1L31 is VGA_Controller:u1|H_Cont[4]~250
--operation mode is arithmetic

C1L31 = CARRY(C1_H_Cont[4] & (!C1L29));


--C1_H_Cont[7] is VGA_Controller:u1|H_Cont[7]
--operation mode is arithmetic

C1_H_Cont[7]_carry_eqn = C1L35;
C1_H_Cont[7]_lut_out = C1_H_Cont[7] $ (C1_H_Cont[7]_carry_eqn);
C1_H_Cont[7] = DFFEAS(C1_H_Cont[7]_lut_out, CCD_MCLK, D1_oRST_2, , , , , C1L46, );

--C1L37 is VGA_Controller:u1|H_Cont[7]~254
--operation mode is arithmetic

C1L37 = CARRY(!C1L35 # !C1_H_Cont[7]);


--C1_H_Cont[8] is VGA_Controller:u1|H_Cont[8]
--operation mode is arithmetic

C1_H_Cont[8]_carry_eqn = C1L37;
C1_H_Cont[8]_lut_out = C1_H_Cont[8] $ (!C1_H_Cont[8]_carry_eqn);
C1_H_Cont[8] = DFFEAS(C1_H_Cont[8]_lut_out, CCD_MCLK, D1_oRST_2, , , , , C1L46, );

--C1L39 is VGA_Controller:u1|H_Cont[8]~258
--operation mode is arithmetic

C1L39 = CARRY(C1_H_Cont[8] & (!C1L37));


--C1_H_Cont[9] is VGA_Controller:u1|H_Cont[9]
--operation mode is normal

C1_H_Cont[9]_carry_eqn = C1L39;
C1_H_Cont[9]_lut_out = C1_H_Cont[9] $ (C1_H_Cont[9]_carry_eqn);
C1_H_Cont[9] = DFFEAS(C1_H_Cont[9]_lut_out, CCD_MCLK, D1_oRST_2, , , , , C1L46, );


--C1L106 is VGA_Controller:u1|oVGA_R~315
--operation mode is normal

C1L106 = C1L50 & !C1_H_Cont[7] # !C1_H_Cont[9] # !C1_H_Cont[8];


--C1_V_Cont[6] is VGA_Controller:u1|V_Cont[6]
--operation mode is arithmetic

C1_V_Cont[6]_carry_eqn = C1L65;
C1_V_Cont[6]_lut_out = C1_V_Cont[6] $ (!C1_V_Cont[6]_carry_eqn);
C1_V_Cont[6] = DFFEAS(C1_V_Cont[6]_lut_out, CCD_MCLK, D1_oRST_2, , C1L20, , , C1L49, );

--C1L67 is VGA_Controller:u1|V_Cont[6]~555
--operation mode is arithmetic

C1L67 = CARRY(C1_V_Cont[6] & (!C1L65));


--C1_V_Cont[7] is VGA_Controller:u1|V_Cont[7]
--operation mode is arithmetic

C1_V_Cont[7]_carry_eqn = C1L67;
C1_V_Cont[7]_lut_out = C1_V_Cont[7] $ (C1_V_Cont[7]_carry_eqn);
C1_V_Cont[7] = DFFEAS(C1_V_Cont[7]_lut_out, CCD_MCLK, D1_oRST_2, , C1L20, , , C1L49, );

--C1L69 is VGA_Controller:u1|V_Cont[7]~559
--operation mode is arithmetic

C1L69 = CARRY(!C1L67 # !C1_V_Cont[7]);


--C1_V_Cont[8] is VGA_Controller:u1|V_Cont[8]
--operation mode is arithmetic

C1_V_Cont[8]_carry_eqn = C1L69;
C1_V_Cont[8]_lut_out = C1_V_Cont[8] $ (!C1_V_Cont[8]_carry_eqn);
C1_V_Cont[8] = DFFEAS(C1_V_Cont[8]_lut_out, CCD_MCLK, D1_oRST_2, , C1L20, , , C1L49, );

--C1L71 is VGA_Controller:u1|V_Cont[8]~563
--operation mode is arithmetic

C1L71 = CARRY(C1_V_Cont[8] & (!C1L69));


--C1L42 is VGA_Controller:u1|LessThan~1166
--operation mode is normal

C1L42 = !C1_V_Cont[6] & !C1_V_Cont[7] & !C1_V_Cont[8];


--C1_V_Cont[1] is VGA_Controller:u1|V_Cont[1]
--operation mode is arithmetic

C1_V_Cont[1]_carry_eqn = C1L55;
C1_V_Cont[1]_lut_out = C1_V_Cont[1] $ (C1_V_Cont[1]_carry_eqn);
C1_V_Cont[1] = DFFEAS(C1_V_Cont[1]_lut_out, CCD_MCLK, D1_oRST_2, , C1L20, , , C1L49, );

--C1L57 is VGA_Controller:u1|V_Cont[1]~567
--operation mode is arithmetic

C1L57 = CARRY(!C1L55 # !C1_V_Cont[1]);


--C1_V_Cont[2] is VGA_Controller:u1|V_Cont[2]
--operation mode is arithmetic

C1_V_Cont[2]_carry_eqn = C1L57;
C1_V_Cont[2]_lut_out = C1_V_Cont[2] $ (!C1_V_Cont[2]_carry_eqn);
C1_V_Cont[2] = DFFEAS(C1_V_Cont[2]_lut_out, CCD_MCLK, D1_oRST_2, , C1L20, , , C1L49, );

--C1L59 is VGA_Controller:u1|V_Cont[2]~571
--operation mode is arithmetic

C1L59 = CARRY(C1_V_Cont[2] & (!C1L57));


--C1_V_Cont[3] is VGA_Controller:u1|V_Cont[3]
--operation mode is arithmetic

C1_V_Cont[3]_carry_eqn = C1L59;
C1_V_Cont[3]_lut_out = C1_V_Cont[3] $ (C1_V_Cont[3]_carry_eqn);
C1_V_Cont[3] = DFFEAS(C1_V_Cont[3]_lut_out, CCD_MCLK, D1_oRST_2, , C1L20, , , C1L49, );

--C1L61 is VGA_Controller:u1|V_Cont[3]~575
--operation mode is arithmetic

C1L61 = CARRY(!C1L59 # !C1_V_Cont[3]);


--C1L43 is VGA_Controller:u1|LessThan~1167
--operation mode is normal

C1L43 = !C1_V_Cont[1] & !C1_V_Cont[2] & !C1_V_Cont[3];


--C1_V_Cont[4] is VGA_Controller:u1|V_Cont[4]
--operation mode is arithmetic

C1_V_Cont[4]_carry_eqn = C1L61;
C1_V_Cont[4]_lut_out = C1_V_Cont[4] $ (!C1_V_Cont[4]_carry_eqn);
C1_V_Cont[4] = DFFEAS(C1_V_Cont[4]_lut_out, CCD_MCLK, D1_oRST_2, , C1L20, , , C1L49, );

--C1L63 is VGA_Controller:u1|V_Cont[4]~579
--operation mode is arithmetic

C1L63 = CARRY(C1_V_Cont[4] & (!C1L61));


--C1_V_Cont[5] is VGA_Controller:u1|V_Cont[5]
--operation mode is arithmetic

C1_V_Cont[5]_carry_eqn = C1L63;
C1_V_Cont[5]_lut_out = C1_V_Cont[5] $ (C1_V_Cont[5]_carry_eqn);
C1_V_Cont[5] = DFFEAS(C1_V_Cont[5]_lut_out, CCD_MCLK, D1_oRST_2, , C1L20, , , C1L49, );

--C1L65 is VGA_Controller:u1|V_Cont[5]~583
--operation mode is arithmetic

C1L65 = CARRY(!C1L63 # !C1_V_Cont[5]);


--C1L44 is VGA_Controller:u1|LessThan~1168
--operation mode is normal

C1L44 = C1L43 & !C1_V_Cont[4] # !C1_V_Cont[5];


--C1_V_Cont[9] is VGA_Controller:u1|V_Cont[9]
--operation mode is normal

C1_V_Cont[9]_carry_eqn = C1L71;
C1_V_Cont[9]_lut_out = C1_V_Cont[9] $ (C1_V_Cont[9]_carry_eqn);
C1_V_Cont[9] = DFFEAS(C1_V_Cont[9]_lut_out, CCD_MCLK, D1_oRST_2, , C1L20, , , C1L49, );


--C1L45 is VGA_Controller:u1|LessThan~1169
--operation mode is normal

C1L45 = C1_V_Cont[4] # C1_V_Cont[5] # !C1L43 # !C1L42;


--C1L107 is VGA_Controller:u1|oVGA_R~316
--operation mode is normal

C1L107 = C1_V_Cont[9] & (!C1L45) # !C1_V_Cont[9] & (!C1L44 # !C1L42);


--C1L17 is VGA_Controller:u1|Equal~111
--operation mode is normal

C1L17 = !C1_H_Cont[8] & !C1_H_Cont[9];


--C1L102 is VGA_Controller:u1|oVGA_R[6]~317
--operation mode is normal

C1L102 = C1_Cur_Color_R[6] & C1L106 & C1L107 & !C1L51;


--C1_Cur_Color_R[7] is VGA_Controller:u1|Cur_Color_R[7]
--operation mode is normal

C1_Cur_Color_R[7]_lut_out = KB4_q_b[7];
C1_Cur_Color_R[7] = DFFEAS(C1_Cur_Color_R[7]_lut_out, CCD_MCLK, D1_oRST_2, , , , , , );


--C1L103 is VGA_Controller:u1|oVGA_R[7]~318
--operation mode is normal

C1L103 = C1L106 & C1L107 & C1_Cur_Color_R[7] & !C1L51;


--C1_Cur_Color_R[8] is VGA_Controller:u1|Cur_Color_R[8]
--operation mode is normal

C1_Cur_Color_R[8]_lut_out = KB4_q_b[8];
C1_Cur_Color_R[8] = DFFEAS(C1_Cur_Color_R[8]_lut_out, CCD_MCLK, D1_oRST_2, , , , , , );


--C1L104 is VGA_Controller:u1|oVGA_R[8]~319
--operation mode is normal

C1L104 = C1L106 & C1L107 & C1_Cur_Color_R[8] & !C1L51;


--C1_Cur_Color_R[9] is VGA_Controller:u1|Cur_Color_R[9]
--operation mode is normal

C1_Cur_Color_R[9]_lut_out = KB4_q_b[9];
C1_Cur_Color_R[9] = DFFEAS(C1_Cur_Color_R[9]_lut_out, CCD_MCLK, D1_oRST_2, , , , , , );


--C1L105 is VGA_Controller:u1|oVGA_R[9]~320
--operation mode is normal

C1L105 = C1L106 & C1L107 & C1_Cur_Color_R[9] & !C1L51;


--C1_Cur_Color_G[6] is VGA_Controller:u1|Cur_Color_G[6]
--operation mode is normal

C1_Cur_Color_G[6]_lut_out = KB3_q_b[11];
C1_Cur_Color_G[6] = DFFEAS(C1_Cur_Color_G[6]_lut_out, CCD_MCLK, D1_oRST_2, , , , , , );


--C1L97 is VGA_Controller:u1|oVGA_G[6]~60
--operation mode is normal

C1L97 = C1L106 & C1L107 & C1_Cur_Color_G[6] & !C1L51;


--C1_Cur_Color_G[7] is VGA_Controller:u1|Cur_Color_G[7]
--operation mode is normal

C1_Cur_Color_G[7]_lut_out = KB3_q_b[12];
C1_Cur_Color_G[7] = DFFEAS(C1_Cur_Color_G[7]_lut_out, CCD_MCLK, D1_oRST_2, , , , , , );


--C1L98 is VGA_Controller:u1|oVGA_G[7]~61
--operation mode is normal

C1L98 = C1L106 & C1L107 & C1_Cur_Color_G[7] & !C1L51;


--C1_Cur_Color_G[8] is VGA_Controller:u1|Cur_Color_G[8]
--operation mode is normal

C1_Cur_Color_G[8]_lut_out = KB3_q_b[13];
C1_Cur_Color_G[8] = DFFEAS(C1_Cur_Color_G[8]_lut_out, CCD_MCLK, D1_oRST_2, , , , , , );


--C1L99 is VGA_Controller:u1|oVGA_G[8]~62
--operation mode is normal

C1L99 = C1L106 & C1L107 & C1_Cur_Color_G[8] & !C1L51;


--C1_Cur_Color_G[9] is VGA_Controller:u1|Cur_Color_G[9]
--operation mode is normal

C1_Cur_Color_G[9]_lut_out = KB3_q_b[14];
C1_Cur_Color_G[9] = DFFEAS(C1_Cur_Color_G[9]_lut_out, CCD_MCLK, D1_oRST_2, , , , , , );


--C1L100 is VGA_Controller:u1|oVGA_G[9]~63
--operation mode is normal

C1L100 = C1L106 & C1L107 & C1_Cur_Color_G[9] & !C1L51;


--C1_Cur_Color_B[6] is VGA_Controller:u1|Cur_Color_B[6]
--operation mode is normal

C1_Cur_Color_B[6]_lut_out = KB3_q_b[6];
C1_Cur_Color_B[6] = DFFEAS(C1_Cur_Color_B[6]_lut_out, CCD_MCLK, D1_oRST_2, , , , , , );


--C1L93 is VGA_Controller:u1|oVGA_B[6]~60
--operation mode is normal

C1L93 = C1L106 & C1L107 & C1_Cur_Color_B[6] & !C1L51;


--C1_Cur_Color_B[7] is VGA_Controller:u1|Cur_Color_B[7]
--operation mode is normal

C1_Cur_Color_B[7]_lut_out = KB3_q_b[7];
C1_Cur_Color_B[7] = DFFEAS(C1_Cur_Color_B[7]_lut_out, CCD_MCLK, D1_oRST_2, , , , , , );


--C1L94 is VGA_Controller:u1|oVGA_B[7]~61
--operation mode is normal

C1L94 = C1L106 & C1L107 & C1_Cur_Color_B[7] & !C1L51;


--C1_Cur_Color_B[8] is VGA_Controller:u1|Cur_Color_B[8]
--operation mode is normal

C1_Cur_Color_B[8]_lut_out = KB3_q_b[8];
C1_Cur_Color_B[8] = DFFEAS(C1_Cur_Color_B[8]_lut_out, CCD_MCLK, D1_oRST_2, , , , , , );


--C1L95 is VGA_Controller:u1|oVGA_B[8]~62
--operation mode is normal

C1L95 = C1L106 & C1L107 & C1_Cur_Color_B[8] & !C1L51;


--C1_Cur_Color_B[9] is VGA_Controller:u1|Cur_Color_B[9]
--operation mode is normal

C1_Cur_Color_B[9]_lut_out = KB3_q_b[9];
C1_Cur_Color_B[9] = DFFEAS(C1_Cur_Color_B[9]_lut_out, CCD_MCLK, D1_oRST_2, , , , , , );


--C1L96 is VGA_Controller:u1|oVGA_B[9]~63
--operation mode is normal

C1L96 = C1L106 & C1L107 & C1_Cur_Color_B[9] & !C1L51;


--G1_DQM[1] is Sdram_Control_4Port:u6|DQM[1]
--operation mode is normal

G1_DQM[1]_lut_out = G1L28 # G1_Write & G1L17 # !G1_Write & (!G1_Read);
G1_DQM[1] = DFFEAS(G1_DQM[1]_lut_out, LB1__clk0, VCC, , , , , , );


--G1_WE_N is Sdram_Control_4Port:u6|WE_N
--operation mode is normal

G1_WE_N_lut_out = Q1_WE_N & (G1_ST[2] # !G1L16 # !G1_ST[0]);
G1_WE_N = DFFEAS(G1_WE_N_lut_out, LB1__clk0, VCC, , , , , , );


--G1_CAS_N is Sdram_Control_4Port:u6|CAS_N
--operation mode is normal

G1_CAS_N_lut_out = Q1_CAS_N # G1_ST[0] & G1L16 & !G1_ST[2];
G1_CAS_N = DFFEAS(G1_CAS_N_lut_out, LB1__clk0, VCC, , , , , , );


--G1_RAS_N is Sdram_Control_4Port:u6|RAS_N
--operation mode is normal

G1_RAS_N_lut_out = Q1_RAS_N & (G1_ST[2] # !G1L16 # !G1_ST[0]);
G1_RAS_N = DFFEAS(G1_RAS_N_lut_out, LB1__clk0, VCC, , , , , , );


--G1_CS_N[0] is Sdram_Control_4Port:u6|CS_N[0]
--operation mode is normal

G1_CS_N[0]_lut_out = Q1_CS_N[0];
G1_CS_N[0] = DFFEAS(G1_CS_N[0]_lut_out, LB1__clk0, VCC, , , , , , );


--G1_BA[0] is Sdram_Control_4Port:u6|BA[0]
--operation mode is normal

G1_BA[0]_lut_out = Q1_BA[0];
G1_BA[0] = DFFEAS(G1_BA[0]_lut_out, LB1__clk0, VCC, , , , , , );


--G1_BA[1] is Sdram_Control_4Port:u6|BA[1]
--operation mode is normal

G1_BA[1]_lut_out = Q1_BA[1];
G1_BA[1] = DFFEAS(G1_BA[1]_lut_out, LB1__clk0, VCC, , , , , , );


--G1_SA[0] is Sdram_Control_4Port:u6|SA[0]
--operation mode is normal

G1_SA[0]_lut_out = Q1_SA[0] & (G1_ST[2] # !G1L16 # !G1_ST[0]);
G1_SA[0] = DFFEAS(G1_SA[0]_lut_out, LB1__clk0, VCC, , , , , , );


--G1_SA[1] is Sdram_Control_4Port:u6|SA[1]
--operation mode is normal

G1_SA[1]_lut_out = Q1_SA[1] & (G1_ST[2] # !G1L16 # !G1_ST[0]);
G1_SA[1] = DFFEAS(G1_SA[1]_lut_out, LB1__clk0, VCC, , , , , , );


--G1_SA[2] is Sdram_Control_4Port:u6|SA[2]
--operation mode is normal

G1_SA[2]_lut_out = Q1_SA[2] & (G1_ST[2] # !G1L16 # !G1_ST[0]);
G1_SA[2] = DFFEAS(G1_SA[2]_lut_out, LB1__clk0, VCC, , , , , , );


--G1_SA[3] is Sdram_Control_4Port:u6|SA[3]
--operation mode is normal

G1_SA[3]_lut_out = Q1_SA[3] & (G1_ST[2] # !G1L16 # !G1_ST[0]);
G1_SA[3] = DFFEAS(G1_SA[3]_lut_out, LB1__clk0, VCC, , , , , , );


--G1_SA[4] is Sdram_Control_4Port:u6|SA[4]
--operation mode is normal

G1_SA[4]_lut_out = Q1_SA[4] & (G1_ST[2] # !G1L16 # !G1_ST[0]);
G1_SA[4] = DFFEAS(G1_SA[4]_lut_out, LB1__clk0, VCC, , , , , , );


--G1_SA[5] is Sdram_Control_4Port:u6|SA[5]
--operation mode is normal

G1_SA[5]_lut_out = Q1_SA[5] & (G1_ST[2] # !G1L16 # !G1_ST[0]);
G1_SA[5] = DFFEAS(G1_SA[5]_lut_out, LB1__clk0, VCC, , , , , , );


--G1_SA[6] is Sdram_Control_4Port:u6|SA[6]
--operation mode is normal

G1_SA[6]_lut_out = Q1_SA[6] & (G1_ST[2] # !G1L16 # !G1_ST[0]);
G1_SA[6] = DFFEAS(G1_SA[6]_lut_out, LB1__clk0, VCC, , , , , , );


--G1_SA[7] is Sdram_Control_4Port:u6|SA[7]
--operation mode is normal

G1_SA[7]_lut_out = Q1_SA[7] & (G1_ST[2] # !G1L16 # !G1_ST[0]);
G1_SA[7] = DFFEAS(G1_SA[7]_lut_out, LB1__clk0, VCC, , , , , , );


--G1_SA[8] is Sdram_Control_4Port:u6|SA[8]
--operation mode is normal

G1_SA[8]_lut_out = Q1_SA[8] & (G1_ST[2] # !G1L16 # !G1_ST[0]);
G1_SA[8] = DFFEAS(G1_SA[8]_lut_out, LB1__clk0, VCC, , , , , , );


--G1_SA[9] is Sdram_Control_4Port:u6|SA[9]
--operation mode is normal

G1_SA[9]_lut_out = Q1_SA[9] # G1_ST[0] & G1L16 & !G1_ST[2];
G1_SA[9] = DFFEAS(G1_SA[9]_lut_out, LB1__clk0, VCC, , , , , , );


--G1_SA[10] is Sdram_Control_4Port:u6|SA[10]
--operation mode is normal

G1_SA[10]_lut_out = Q1_SA[10] & (G1_ST[2] # !G1L16 # !G1_ST[0]);
G1_SA[10] = DFFEAS(G1_SA[10]_lut_out, LB1__clk0, VCC, , , , , , );


--G1_SA[11] is Sdram_Control_4Port:u6|SA[11]
--operation mode is normal

G1_SA[11]_lut_out = Q1_SA[11] & (G1_ST[2] # !G1L16 # !G1_ST[0]);
G1_SA[11] = DFFEAS(G1_SA[11]_lut_out, LB1__clk0, VCC, , , , , , );


--LB1__clk0 is Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_clk0
LB1__clk0 = PLL.CLK0(.FBIN(), .ENA(), .CLKSWITCH(), .ARESET(), .PFDENA(), .SCANCLK(), .SCANACLR(), .SCANDATA(), .COMPARATOR(), .INCLK(OSC_50), .INCLK(), .CLKENA(), .CLKENA(), .CLKENA(), .CLKENA(), .CLKENA(), .CLKENA(), .EXTCLKENA(), .EXTCLKENA(), .EXTCLKENA(), .EXTCLKENA());

--LB1__extclk0 is Sdram_Control_4Port:u6|Sdram_PLL:sdram_pll1|altpll:altpll_component|_extclk0
LB1__extclk0 = PLL.EXTCLK0(.FBIN(), .ENA(), .CLKSWITCH(), .ARESET(), .PFDENA(), .SCANCLK(), .SCANACLR(), .SCANDATA(), .COMPARATOR(), .INCLK(OSC_50), .INCLK(), .CLKENA(), .CLKENA(), .CLKENA(), .CLKENA(), .CLKENA(), .CLKENA(), .EXTCLKENA(), .EXTCLKENA(), .EXTCLKENA(), .EXTCLKENA());


--E1_X_Cont[8] is CCD_Capture:u3|X_Cont[8]
--operation mode is arithmetic

E1_X_Cont[8]_carry_eqn = E1L55;
E1_X_Cont[8]_lut_out = E1_X_Cont[8] $ (!E1_X_Cont[8]_carry_eqn);
E1_X_Cont[8] = DFFEAS(E1_X_Cont[8]_lut_out, CCD_PIXCLK, D1_oRST_1, , E1L76, , , E1L49, );

--E1L57 is CCD_Capture:u3|X_Cont[8]~588
--operation mode is arithmetic

E1L57 = CARRY(E1_X_Cont[8] & (!E1L55));


--E1_X_Cont[9] is CCD_Capture:u3|X_Cont[9]
--operation mode is arithmetic

E1_X_Cont[9]_carry_eqn = E1L57;
E1_X_Cont[9]_lut_out = E1_X_Cont[9] $ (E1_X_Cont[9]_carry_eqn);
E1_X_Cont[9] = DFFEAS(E1_X_Cont[9]_lut_out, CCD_PIXCLK, D1_oRST_1, , E1L76, , , E1L49, );

--E1L59 is CCD_Capture:u3|X_Cont[9]~592
--operation mode is arithmetic

E1L59 = CARRY(!E1L57 # !E1_X_Cont[9]);


--E1L33 is CCD_Capture:u3|LessThan~137
--operation mode is normal

E1L33 = !E1_X_Cont[8] & !E1_X_Cont[9];


--E1_X_Cont[0] is CCD_Capture:u3|X_Cont[0]
--operation mode is arithmetic

E1_X_Cont[0]_lut_out = !E1_X_Cont[0];
E1_X_Cont[0] = DFFEAS(E1_X_Cont[0]_lut_out, CCD_PIXCLK, D1_oRST_1, , E1L76, , , E1L49, );

--E1L40 is CCD_Capture:u3|X_Cont[0]~596
--operation mode is arithmetic

E1L40 = CARRY(E1_X_Cont[0]);


--E1_X_Cont[1] is CCD_Capture:u3|X_Cont[1]
--operation mode is arithmetic

E1_X_Cont[1]_carry_eqn = E1L40;
E1_X_Cont[1]_lut_out = E1_X_Cont[1] $ (E1_X_Cont[1]_carry_eqn);
E1_X_Cont[1] = DFFEAS(E1_X_Cont[1]_lut_out, CCD_PIXCLK, D1_oRST_1, , E1L76, , , E1L49, );

--E1L42 is CCD_Capture:u3|X_Cont[1]~600
--operation mode is arithmetic

E1L42 = CARRY(!E1L40 # !E1_X_Cont[1]);


--E1_X_Cont[2] is CCD_Capture:u3|X_Cont[2]
--operation mode is arithmetic

E1_X_Cont[2]_carry_eqn = E1L42;
E1_X_Cont[2]_lut_out = E1_X_Cont[2] $ (!E1_X_Cont[2]_carry_eqn);
E1_X_Cont[2] = DFFEAS(E1_X_Cont[2]_lut_out, CCD_PIXCLK, D1_oRST_1, , E1L76, , , E1L49, );

--E1L44 is CCD_Capture:u3|X_Cont[2]~604
--operation mode is arithmetic

E1L44 = CARRY(E1_X_Cont[2] & (!E1L42));


--E1_X_Cont[3] is CCD_Capture:u3|X_Cont[3]
--operation mode is arithmetic

E1_X_Cont[3]_carry_eqn = E1L44;
E1_X_Cont[3]_lut_out = E1_X_Cont[3] $ (E1_X_Cont[3]_carry_eqn);
E1_X_Cont[3] = DFFEAS(E1_X_Cont[3]_lut_out, CCD_PIXCLK, D1_oRST_1, , E1L76, , , E1L49, );

--E1L46 is CCD_Capture:u3|X_Cont[3]~608
--operation mode is arithmetic

E1L46 = CARRY(!E1L44 # !E1_X_Cont[3]);


--E1L34 is CCD_Capture:u3|LessThan~138
--operation mode is normal

E1L34 = !E1_X_Cont[3] # !E1_X_Cont[2] # !E1_X_Cont[1] # !E1_X_Cont[0];


--E1_X_Cont[4] is CCD_Capture:u3|X_Cont[4]
--operation mode is arithmetic

E1_X_Cont[4]_carry_eqn = E1L46;
E1_X_Cont[4]_lut_out = E1_X_Cont[4] $ (!E1_X_Cont[4]_carry_eqn);
E1_X_Cont[4] = DFFEAS(E1_X_Cont[4]_lut_out, CCD_PIXCLK, D1_oRST_1, , E1L76, , , E1L49, );

--E1L48 is CCD_Capture:u3|X_Cont[4]~612
--operation mode is arithmetic

E1L48 = CARRY(E1_X_Cont[4] & (!E1L46));


--E1_X_Cont[5] is CCD_Capture:u3|X_Cont[5]
--operation mode is arithmetic

E1_X_Cont[5]_carry_eqn = E1L48;
E1_X_Cont[5]_lut_out = E1_X_Cont[5] $ (E1_X_Cont[5]_carry_eqn);
E1_X_Cont[5] = DFFEAS(E1_X_Cont[5]_lut_out, CCD_PIXCLK, D1_oRST_1, , E1L76, , , E1L49, );

--E1L51 is CCD_Capture:u3|X_Cont[5]~616
--operation mode is arithmetic

E1L51 = CARRY(!E1L48 # !E1_X_Cont[5]);


--E1_X_Cont[6] is CCD_Capture:u3|X_Cont[6]
--operation mode is arithmetic

E1_X_Cont[6]_carry_eqn = E1L51;
E1_X_Cont[6]_lut_out = E1_X_Cont[6] $ (!E1_X_Cont[6]_carry_eqn);
E1_X_Cont[6] = DFFEAS(E1_X_Cont[6]_lut_out, CCD_PIXCLK, D1_oRST_1, , E1L76, , , E1L49, );

--E1L53 is CCD_Capture:u3|X_Cont[6]~620
--operation mode is arithmetic

E1L53 = CARRY(E1_X_Cont[6] & (!E1L51));


--E1_X_Cont[7] is CCD_Capture:u3|X_Cont[7]
--operation mode is arithmetic

E1_X_Cont[7]_carry_eqn = E1L53;
E1_X_Cont[7]_lut_out = E1_X_Cont[7] $ (E1_X_Cont[7]_carry_eqn);
E1_X_Cont[7] = DFFEAS(E1_X_Cont[7]_lut_out, CCD_PIXCLK, D1_oRST_1, , E1L76, , , E1L49, );

--E1L55 is CCD_Capture:u3|X_Cont[7]~624
--operation mode is arithmetic

E1L55 = CARRY(!E1L53 # !E1_X_Cont[7]);


--E1L35 is CCD_Capture:u3|LessThan~139
--operation mode is normal

E1L35 = !E1_X_Cont[7] # !E1_X_Cont[6] # !E1_X_Cont[5] # !E1_X_Cont[4];


--E1_X_Cont[10] is CCD_Capture:u3|X_Cont[10]
--operation mode is normal

E1_X_Cont[10]_carry_eqn = E1L59;
E1_X_Cont[10]_lut_out = E1_X_Cont[10] $ (!E1_X_Cont[10]_carry_eqn);
E1_X_Cont[10] = DFFEAS(E1_X_Cont[10]_lut_out, CCD_PIXCLK, D1_oRST_1, , E1L76, , , E1L49, );


--E1L36 is CCD_Capture:u3|LessThan~140
--operation mode is normal

E1L36 = E1L33 & (E1L34 # E1L35) # !E1_X_Cont[10];


--D1_oRST_1 is Reset_Delay:u2|oRST_1
--operation mode is normal

D1_oRST_1_lut_out = D1_oRST_1 # D1_Cont[21] & (D1_Cont[20] # D1L51);
D1_oRST_1 = DFFEAS(D1_oRST_1_lut_out, OSC_50, KEY[0], , , , , , );


--E1_mCCD_FVAL is CCD_Capture:u3|mCCD_FVAL
--operation mode is normal

E1_mCCD_FVAL_lut_out = E1_mCCD_FVAL & (rCCD_FVAL # !E1_Pre_FVAL) # !E1_mCCD_FVAL & rCCD_FVAL & E1_mSTART & !E1_Pre_FVAL;
E1_mCCD_FVAL = DFFEAS(E1_mCCD_FVAL_lut_out, CCD_PIXCLK, D1_oRST_1, , , , , , );


--E1_mCCD_LVAL is CCD_Capture:u3|mCCD_LVAL
--operation mode is normal

E1_mCCD_LVAL_lut_out = rCCD_LVAL;
E1_mCCD_LVAL = DFFEAS(E1_mCCD_LVAL_lut_out, CCD_PIXCLK, D1_oRST_1, , , , , , );


--E1L76 is CCD_Capture:u3|Y_Cont[6]~509
--operation mode is normal

E1L76 = E1_mCCD_LVAL # !E1_mCCD_FVAL;


--J1_mSCAN_CLK is SEG7_Driver:u8|mSCAN_CLK
--operation mode is normal

J1_mSCAN_CLK_lut_out = J1_mSCAN_CLK $ J1L78;
J1_mSCAN_CLK = DFFEAS(J1_mSCAN_CLK_lut_out, OSC_50, KEY[0], , , , , , );


--C1L18 is VGA_Controller:u1|Equal~112
--operation mode is normal

C1L18 = !C1_H_Cont[2] & !C1_H_Cont[3];


--C1L19 is VGA_Controller:u1|Equal~113
--operation mode is normal

C1L19 = C1L16 & C1L18 & !C1_H_Cont[7] & !C1_H_Cont[4];


--C1L20 is VGA_Controller:u1|Equal~114
--operation mode is normal

C1L20 = C1L17 & C1L19 & !C1_H_Cont[0] & !C1_H_Cont[1];


--CCD_MCLK is CCD_MCLK
--operation mode is normal

CCD_MCLK_lut_out = !CCD_MCLK;
CCD_MCLK = DFFEAS(CCD_MCLK_lut_out, OSC_50, VCC, , , , , , );


--D1_oRST_2 is Reset_Delay:u2|oRST_2
--operation mode is normal

D1_oRST_2_lut_out = D1_oRST_2 # D1_Cont[21] & D1_Cont[20] & D1L51;
D1_oRST_2 = DFFEAS(D1_oRST_2_lut_out, OSC_50, KEY[0], , , , , , );


--KB4_q_b[6] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dpram_0er:fiforam|altsyncram_4fc1:altsyncram3|q_b[6]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 512, Port A Width: 1, Port B Depth: 512, Port B Width: 1
--Port A Logical Depth: 512, Port A Logical Width: 16, Port B Logical Depth: 512, Port B Logical Width: 16
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
KB4_q_b[6]_PORT_A_data_in = G1_mDATAOUT[6];
KB4_q_b[6]_PORT_A_data_in_reg = DFFE(KB4_q_b[6]_PORT_A_data_in, KB4_q_b[6]_clock_0, , , KB4_q_b[6]_clock_enable_0);
KB4_q_b[6]_PORT_A_address = BUS(EB8_power_modified_counter_values[0], EB8_power_modified_counter_values[1], EB8_power_modified_counter_values[2], EB8_power_modified_counter_values[3], EB8_power_modified_counter_values[4], EB8_power_modified_counter_values[5], EB8_power_modified_counter_values[6], EB8_power_modified_counter_values[7], EB8_power_modified_counter_values[8]);
KB4_q_b[6]_PORT_A_address_reg = DFFE(KB4_q_b[6]_PORT_A_address, KB4_q_b[6]_clock_0, , , KB4_q_b[6]_clock_enable_0);
KB4_q_b[6]_PORT_B_address = BUS(EB7_power_modified_counter_values[0], EB7_power_modified_counter_values[1], EB7_power_modified_counter_values[2], EB7_power_modified_counter_values[3], EB7_power_modified_counter_values[4], EB7_power_modified_counter_values[5], EB7_power_modified_counter_values[6], EB7_power_modified_counter_values[7], EB7_power_modified_counter_values[8]);
KB4_q_b[6]_PORT_B_address_reg = DFFE(KB4_q_b[6]_PORT_B_address, KB4_q_b[6]_clock_1, , , KB4_q_b[6]_clock_enable_1);
KB4_q_b[6]_PORT_A_write_enable = VCC;
KB4_q_b[6]_PORT_A_write_enable_reg = DFFE(KB4_q_b[6]_PORT_A_write_enable, KB4_q_b[6]_clock_0, , , KB4_q_b[6]_clock_enable_0);
KB4_q_b[6]_PORT_B_read_enable = VCC;
KB4_q_b[6]_PORT_B_read_enable_reg = DFFE(KB4_q_b[6]_PORT_B_read_enable, KB4_q_b[6]_clock_1, , , KB4_q_b[6]_clock_enable_1);
KB4_q_b[6]_clock_0 = LB1__clk0;
KB4_q_b[6]_clock_1 = CCD_MCLK;
KB4_q_b[6]_clock_enable_0 = W4L2;
KB4_q_b[6]_clock_enable_1 = W4L1;
KB4_q_b[6]_PORT_B_data_out = MEMORY(KB4_q_b[6]_PORT_A_data_in_reg, , KB4_q_b[6]_PORT_A_address_reg, KB4_q_b[6]_PORT_B_address_reg, KB4_q_b[6]_PORT_A_write_enable_reg, KB4_q_b[6]_PORT_B_read_enable_reg, , , KB4_q_b[6]_clock_0, KB4_q_b[6]_clock_1, KB4_q_b[6]_clock_enable_0, KB4_q_b[6]_clock_enable_1, , );
KB4_q_b[6] = KB4_q_b[6]_PORT_B_data_out[0];


--C1L46 is VGA_Controller:u1|LessThan~1171
--operation mode is normal

C1L46 = C1_H_Cont[8] & C1_H_Cont[9] & (C1_H_Cont[7] # !C1L16);


--C1L47 is VGA_Controller:u1|LessThan~1172
--operation mode is normal

C1L47 = !C1_V_Cont[5] & !C1_V_Cont[6] & !C1_V_Cont[7] & !C1_V_Cont[8];


--C1_V_Cont[0] is VGA_Controller:u1|V_Cont[0]
--operation mode is arithmetic

C1_V_Cont[0]_lut_out = !C1_V_Cont[0];
C1_V_Cont[0] = DFFEAS(C1_V_Cont[0]_lut_out, CCD_MCLK, D1_oRST_2, , C1L20, , , C1L49, );

--C1L55 is VGA_Controller:u1|V_Cont[0]~591
--operation mode is arithmetic

C1L55 = CARRY(C1_V_Cont[0]);


--C1L48 is VGA_Controller:u1|LessThan~1173
--operation mode is normal

C1L48 = !C1_V_Cont[1] & !C1_V_Cont[0] # !C1_V_Cont[3] # !C1_V_Cont[2];


--C1L49 is VGA_Controller:u1|LessThan~1174
--operation mode is normal

C1L49 = C1_V_Cont[9] & (C1_V_Cont[4] # !C1L48 # !C1L47);


--KB4_q_b[7] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dpram_0er:fiforam|altsyncram_4fc1:altsyncram3|q_b[7]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 512, Port A Width: 1, Port B Depth: 512, Port B Width: 1
--Port A Logical Depth: 512, Port A Logical Width: 16, Port B Logical Depth: 512, Port B Logical Width: 16
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
KB4_q_b[7]_PORT_A_data_in = G1_mDATAOUT[7];
KB4_q_b[7]_PORT_A_data_in_reg = DFFE(KB4_q_b[7]_PORT_A_data_in, KB4_q_b[7]_clock_0, , , KB4_q_b[7]_clock_enable_0);
KB4_q_b[7]_PORT_A_address = BUS(EB8_power_modified_counter_values[0], EB8_power_modified_counter_values[1], EB8_power_modified_counter_values[2], EB8_power_modified_counter_values[3], EB8_power_modified_counter_values[4], EB8_power_modified_counter_values[5], EB8_power_modified_counter_values[6], EB8_power_modified_counter_values[7], EB8_power_modified_counter_values[8]);
KB4_q_b[7]_PORT_A_address_reg = DFFE(KB4_q_b[7]_PORT_A_address, KB4_q_b[7]_clock_0, , , KB4_q_b[7]_clock_enable_0);
KB4_q_b[7]_PORT_B_address = BUS(EB7_power_modified_counter_values[0], EB7_power_modified_counter_values[1], EB7_power_modified_counter_values[2], EB7_power_modified_counter_values[3], EB7_power_modified_counter_values[4], EB7_power_modified_counter_values[5], EB7_power_modified_counter_values[6], EB7_power_modified_counter_values[7], EB7_power_modified_counter_values[8]);
KB4_q_b[7]_PORT_B_address_reg = DFFE(KB4_q_b[7]_PORT_B_address, KB4_q_b[7]_clock_1, , , KB4_q_b[7]_clock_enable_1);
KB4_q_b[7]_PORT_A_write_enable = VCC;
KB4_q_b[7]_PORT_A_write_enable_reg = DFFE(KB4_q_b[7]_PORT_A_write_enable, KB4_q_b[7]_clock_0, , , KB4_q_b[7]_clock_enable_0);
KB4_q_b[7]_PORT_B_read_enable = VCC;
KB4_q_b[7]_PORT_B_read_enable_reg = DFFE(KB4_q_b[7]_PORT_B_read_enable, KB4_q_b[7]_clock_1, , , KB4_q_b[7]_clock_enable_1);
KB4_q_b[7]_clock_0 = LB1__clk0;
KB4_q_b[7]_clock_1 = CCD_MCLK;
KB4_q_b[7]_clock_enable_0 = W4L2;
KB4_q_b[7]_clock_enable_1 = W4L1;
KB4_q_b[7]_PORT_B_data_out = MEMORY(KB4_q_b[7]_PORT_A_data_in_reg, , KB4_q_b[7]_PORT_A_address_reg, KB4_q_b[7]_PORT_B_address_reg, KB4_q_b[7]_PORT_A_write_enable_reg, KB4_q_b[7]_PORT_B_read_enable_reg, , , KB4_q_b[7]_clock_0, KB4_q_b[7]_clock_1, KB4_q_b[7]_clock_enable_0, KB4_q_b[7]_clock_enable_1, , );
KB4_q_b[7] = KB4_q_b[7]_PORT_B_data_out[0];


--KB4_q_b[8] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dpram_0er:fiforam|altsyncram_4fc1:altsyncram3|q_b[8]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 512, Port A Width: 1, Port B Depth: 512, Port B Width: 1
--Port A Logical Depth: 512, Port A Logical Width: 16, Port B Logical Depth: 512, Port B Logical Width: 16
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
KB4_q_b[8]_PORT_A_data_in = G1_mDATAOUT[8];
KB4_q_b[8]_PORT_A_data_in_reg = DFFE(KB4_q_b[8]_PORT_A_data_in, KB4_q_b[8]_clock_0, , , KB4_q_b[8]_clock_enable_0);
KB4_q_b[8]_PORT_A_address = BUS(EB8_power_modified_counter_values[0], EB8_power_modified_counter_values[1], EB8_power_modified_counter_values[2], EB8_power_modified_counter_values[3], EB8_power_modified_counter_values[4], EB8_power_modified_counter_values[5], EB8_power_modified_counter_values[6], EB8_power_modified_counter_values[7], EB8_power_modified_counter_values[8]);
KB4_q_b[8]_PORT_A_address_reg = DFFE(KB4_q_b[8]_PORT_A_address, KB4_q_b[8]_clock_0, , , KB4_q_b[8]_clock_enable_0);
KB4_q_b[8]_PORT_B_address = BUS(EB7_power_modified_counter_values[0], EB7_power_modified_counter_values[1], EB7_power_modified_counter_values[2], EB7_power_modified_counter_values[3], EB7_power_modified_counter_values[4], EB7_power_modified_counter_values[5], EB7_power_modified_counter_values[6], EB7_power_modified_counter_values[7], EB7_power_modified_counter_values[8]);
KB4_q_b[8]_PORT_B_address_reg = DFFE(KB4_q_b[8]_PORT_B_address, KB4_q_b[8]_clock_1, , , KB4_q_b[8]_clock_enable_1);
KB4_q_b[8]_PORT_A_write_enable = VCC;
KB4_q_b[8]_PORT_A_write_enable_reg = DFFE(KB4_q_b[8]_PORT_A_write_enable, KB4_q_b[8]_clock_0, , , KB4_q_b[8]_clock_enable_0);
KB4_q_b[8]_PORT_B_read_enable = VCC;
KB4_q_b[8]_PORT_B_read_enable_reg = DFFE(KB4_q_b[8]_PORT_B_read_enable, KB4_q_b[8]_clock_1, , , KB4_q_b[8]_clock_enable_1);
KB4_q_b[8]_clock_0 = LB1__clk0;
KB4_q_b[8]_clock_1 = CCD_MCLK;
KB4_q_b[8]_clock_enable_0 = W4L2;
KB4_q_b[8]_clock_enable_1 = W4L1;
KB4_q_b[8]_PORT_B_data_out = MEMORY(KB4_q_b[8]_PORT_A_data_in_reg, , KB4_q_b[8]_PORT_A_address_reg, KB4_q_b[8]_PORT_B_address_reg, KB4_q_b[8]_PORT_A_write_enable_reg, KB4_q_b[8]_PORT_B_read_enable_reg, , , KB4_q_b[8]_clock_0, KB4_q_b[8]_clock_1, KB4_q_b[8]_clock_enable_0, KB4_q_b[8]_clock_enable_1, , );
KB4_q_b[8] = KB4_q_b[8]_PORT_B_data_out[0];


--KB4_q_b[9] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dpram_0er:fiforam|altsyncram_4fc1:altsyncram3|q_b[9]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 512, Port A Width: 1, Port B Depth: 512, Port B Width: 1
--Port A Logical Depth: 512, Port A Logical Width: 16, Port B Logical Depth: 512, Port B Logical Width: 16
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
KB4_q_b[9]_PORT_A_data_in = G1_mDATAOUT[9];
KB4_q_b[9]_PORT_A_data_in_reg = DFFE(KB4_q_b[9]_PORT_A_data_in, KB4_q_b[9]_clock_0, , , KB4_q_b[9]_clock_enable_0);
KB4_q_b[9]_PORT_A_address = BUS(EB8_power_modified_counter_values[0], EB8_power_modified_counter_values[1], EB8_power_modified_counter_values[2], EB8_power_modified_counter_values[3], EB8_power_modified_counter_values[4], EB8_power_modified_counter_values[5], EB8_power_modified_counter_values[6], EB8_power_modified_counter_values[7], EB8_power_modified_counter_values[8]);
KB4_q_b[9]_PORT_A_address_reg = DFFE(KB4_q_b[9]_PORT_A_address, KB4_q_b[9]_clock_0, , , KB4_q_b[9]_clock_enable_0);
KB4_q_b[9]_PORT_B_address = BUS(EB7_power_modified_counter_values[0], EB7_power_modified_counter_values[1], EB7_power_modified_counter_values[2], EB7_power_modified_counter_values[3], EB7_power_modified_counter_values[4], EB7_power_modified_counter_values[5], EB7_power_modified_counter_values[6], EB7_power_modified_counter_values[7], EB7_power_modified_counter_values[8]);
KB4_q_b[9]_PORT_B_address_reg = DFFE(KB4_q_b[9]_PORT_B_address, KB4_q_b[9]_clock_1, , , KB4_q_b[9]_clock_enable_1);
KB4_q_b[9]_PORT_A_write_enable = VCC;
KB4_q_b[9]_PORT_A_write_enable_reg = DFFE(KB4_q_b[9]_PORT_A_write_enable, KB4_q_b[9]_clock_0, , , KB4_q_b[9]_clock_enable_0);
KB4_q_b[9]_PORT_B_read_enable = VCC;
KB4_q_b[9]_PORT_B_read_enable_reg = DFFE(KB4_q_b[9]_PORT_B_read_enable, KB4_q_b[9]_clock_1, , , KB4_q_b[9]_clock_enable_1);
KB4_q_b[9]_clock_0 = LB1__clk0;
KB4_q_b[9]_clock_1 = CCD_MCLK;
KB4_q_b[9]_clock_enable_0 = W4L2;
KB4_q_b[9]_clock_enable_1 = W4L1;
KB4_q_b[9]_PORT_B_data_out = MEMORY(KB4_q_b[9]_PORT_A_data_in_reg, , KB4_q_b[9]_PORT_A_address_reg, KB4_q_b[9]_PORT_B_address_reg, KB4_q_b[9]_PORT_A_write_enable_reg, KB4_q_b[9]_PORT_B_read_enable_reg, , , KB4_q_b[9]_clock_0, KB4_q_b[9]_clock_1, KB4_q_b[9]_clock_enable_0, KB4_q_b[9]_clock_enable_1, , );
KB4_q_b[9] = KB4_q_b[9]_PORT_B_data_out[0];


--KB3_q_b[11] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dpram_0er:fiforam|altsyncram_4fc1:altsyncram3|q_b[11]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 512, Port A Width: 1, Port B Depth: 512, Port B Width: 1
--Port A Logical Depth: 512, Port A Logical Width: 16, Port B Logical Depth: 512, Port B Logical Width: 16
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
KB3_q_b[11]_PORT_A_data_in = G1_mDATAOUT[11];
KB3_q_b[11]_PORT_A_data_in_reg = DFFE(KB3_q_b[11]_PORT_A_data_in, KB3_q_b[11]_clock_0, , , KB3_q_b[11]_clock_enable_0);
KB3_q_b[11]_PORT_A_address = BUS(EB6_power_modified_counter_values[0], EB6_power_modified_counter_values[1], EB6_power_modified_counter_values[2], EB6_power_modified_counter_values[3], EB6_power_modified_counter_values[4], EB6_power_modified_counter_values[5], EB6_power_modified_counter_values[6], EB6_power_modified_counter_values[7], EB6_power_modified_counter_values[8]);
KB3_q_b[11]_PORT_A_address_reg = DFFE(KB3_q_b[11]_PORT_A_address, KB3_q_b[11]_clock_0, , , KB3_q_b[11]_clock_enable_0);
KB3_q_b[11]_PORT_B_address = BUS(EB5_power_modified_counter_values[0], EB5_power_modified_counter_values[1], EB5_power_modified_counter_values[2], EB5_power_modified_counter_values[3], EB5_power_modified_counter_values[4], EB5_power_modified_counter_values[5], EB5_power_modified_counter_values[6], EB5_power_modified_counter_values[7], EB5_power_modified_counter_values[8]);
KB3_q_b[11]_PORT_B_address_reg = DFFE(KB3_q_b[11]_PORT_B_address, KB3_q_b[11]_clock_1, , , KB3_q_b[11]_clock_enable_1);
KB3_q_b[11]_PORT_A_write_enable = VCC;
KB3_q_b[11]_PORT_A_write_enable_reg = DFFE(KB3_q_b[11]_PORT_A_write_enable, KB3_q_b[11]_clock_0, , , KB3_q_b[11]_clock_enable_0);
KB3_q_b[11]_PORT_B_read_enable = VCC;
KB3_q_b[11]_PORT_B_read_enable_reg = DFFE(KB3_q_b[11]_PORT_B_read_enable, KB3_q_b[11]_clock_1, , , KB3_q_b[11]_clock_enable_1);
KB3_q_b[11]_clock_0 = LB1__clk0;
KB3_q_b[11]_clock_1 = CCD_MCLK;
KB3_q_b[11]_clock_enable_0 = W3L2;
KB3_q_b[11]_clock_enable_1 = W3L1;
KB3_q_b[11]_PORT_B_data_out = MEMORY(KB3_q_b[11]_PORT_A_data_in_reg, , KB3_q_b[11]_PORT_A_address_reg, KB3_q_b[11]_PORT_B_address_reg, KB3_q_b[11]_PORT_A_write_enable_reg, KB3_q_b[11]_PORT_B_read_enable_reg, , , KB3_q_b[11]_clock_0, KB3_q_b[11]_clock_1, KB3_q_b[11]_clock_enable_0, KB3_q_b[11]_clock_enable_1, , );
KB3_q_b[11] = KB3_q_b[11]_PORT_B_data_out[0];


--KB3_q_b[12] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dpram_0er:fiforam|altsyncram_4fc1:altsyncram3|q_b[12]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 512, Port A Width: 1, Port B Depth: 512, Port B Width: 1
--Port A Logical Depth: 512, Port A Logical Width: 16, Port B Logical Depth: 512, Port B Logical Width: 16
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
KB3_q_b[12]_PORT_A_data_in = G1_mDATAOUT[12];
KB3_q_b[12]_PORT_A_data_in_reg = DFFE(KB3_q_b[12]_PORT_A_data_in, KB3_q_b[12]_clock_0, , , KB3_q_b[12]_clock_enable_0);
KB3_q_b[12]_PORT_A_address = BUS(EB6_power_modified_counter_values[0], EB6_power_modified_counter_values[1], EB6_power_modified_counter_values[2], EB6_power_modified_counter_values[3], EB6_power_modified_counter_values[4], EB6_power_modified_counter_values[5], EB6_power_modified_counter_values[6], EB6_power_modified_counter_values[7], EB6_power_modified_counter_values[8]);
KB3_q_b[12]_PORT_A_address_reg = DFFE(KB3_q_b[12]_PORT_A_address, KB3_q_b[12]_clock_0, , , KB3_q_b[12]_clock_enable_0);
KB3_q_b[12]_PORT_B_address = BUS(EB5_power_modified_counter_values[0], EB5_power_modified_counter_values[1], EB5_power_modified_counter_values[2], EB5_power_modified_counter_values[3], EB5_power_modified_counter_values[4], EB5_power_modified_counter_values[5], EB5_power_modified_counter_values[6], EB5_power_modified_counter_values[7], EB5_power_modified_counter_values[8]);
KB3_q_b[12]_PORT_B_address_reg = DFFE(KB3_q_b[12]_PORT_B_address, KB3_q_b[12]_clock_1, , , KB3_q_b[12]_clock_enable_1);
KB3_q_b[12]_PORT_A_write_enable = VCC;
KB3_q_b[12]_PORT_A_write_enable_reg = DFFE(KB3_q_b[12]_PORT_A_write_enable, KB3_q_b[12]_clock_0, , , KB3_q_b[12]_clock_enable_0);
KB3_q_b[12]_PORT_B_read_enable = VCC;
KB3_q_b[12]_PORT_B_read_enable_reg = DFFE(KB3_q_b[12]_PORT_B_read_enable, KB3_q_b[12]_clock_1, , , KB3_q_b[12]_clock_enable_1);
KB3_q_b[12]_clock_0 = LB1__clk0;
KB3_q_b[12]_clock_1 = CCD_MCLK;
KB3_q_b[12]_clock_enable_0 = W3L2;
KB3_q_b[12]_clock_enable_1 = W3L1;
KB3_q_b[12]_PORT_B_data_out = MEMORY(KB3_q_b[12]_PORT_A_data_in_reg, , KB3_q_b[12]_PORT_A_address_reg, KB3_q_b[12]_PORT_B_address_reg, KB3_q_b[12]_PORT_A_write_enable_reg, KB3_q_b[12]_PORT_B_read_enable_reg, , , KB3_q_b[12]_clock_0, KB3_q_b[12]_clock_1, KB3_q_b[12]_clock_enable_0, KB3_q_b[12]_clock_enable_1, , );
KB3_q_b[12] = KB3_q_b[12]_PORT_B_data_out[0];


--KB3_q_b[13] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dpram_0er:fiforam|altsyncram_4fc1:altsyncram3|q_b[13]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 512, Port A Width: 1, Port B Depth: 512, Port B Width: 1
--Port A Logical Depth: 512, Port A Logical Width: 16, Port B Logical Depth: 512, Port B Logical Width: 16
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
KB3_q_b[13]_PORT_A_data_in = G1_mDATAOUT[13];
KB3_q_b[13]_PORT_A_data_in_reg = DFFE(KB3_q_b[13]_PORT_A_data_in, KB3_q_b[13]_clock_0, , , KB3_q_b[13]_clock_enable_0);
KB3_q_b[13]_PORT_A_address = BUS(EB6_power_modified_counter_values[0], EB6_power_modified_counter_values[1], EB6_power_modified_counter_values[2], EB6_power_modified_counter_values[3], EB6_power_modified_counter_values[4], EB6_power_modified_counter_values[5], EB6_power_modified_counter_values[6], EB6_power_modified_counter_values[7], EB6_power_modified_counter_values[8]);
KB3_q_b[13]_PORT_A_address_reg = DFFE(KB3_q_b[13]_PORT_A_address, KB3_q_b[13]_clock_0, , , KB3_q_b[13]_clock_enable_0);
KB3_q_b[13]_PORT_B_address = BUS(EB5_power_modified_counter_values[0], EB5_power_modified_counter_values[1], EB5_power_modified_counter_values[2], EB5_power_modified_counter_values[3], EB5_power_modified_counter_values[4], EB5_power_modified_counter_values[5], EB5_power_modified_counter_values[6], EB5_power_modified_counter_values[7], EB5_power_modified_counter_values[8]);
KB3_q_b[13]_PORT_B_address_reg = DFFE(KB3_q_b[13]_PORT_B_address, KB3_q_b[13]_clock_1, , , KB3_q_b[13]_clock_enable_1);
KB3_q_b[13]_PORT_A_write_enable = VCC;
KB3_q_b[13]_PORT_A_write_enable_reg = DFFE(KB3_q_b[13]_PORT_A_write_enable, KB3_q_b[13]_clock_0, , , KB3_q_b[13]_clock_enable_0);
KB3_q_b[13]_PORT_B_read_enable = VCC;
KB3_q_b[13]_PORT_B_read_enable_reg = DFFE(KB3_q_b[13]_PORT_B_read_enable, KB3_q_b[13]_clock_1, , , KB3_q_b[13]_clock_enable_1);
KB3_q_b[13]_clock_0 = LB1__clk0;
KB3_q_b[13]_clock_1 = CCD_MCLK;
KB3_q_b[13]_clock_enable_0 = W3L2;
KB3_q_b[13]_clock_enable_1 = W3L1;
KB3_q_b[13]_PORT_B_data_out = MEMORY(KB3_q_b[13]_PORT_A_data_in_reg, , KB3_q_b[13]_PORT_A_address_reg, KB3_q_b[13]_PORT_B_address_reg, KB3_q_b[13]_PORT_A_write_enable_reg, KB3_q_b[13]_PORT_B_read_enable_reg, , , KB3_q_b[13]_clock_0, KB3_q_b[13]_clock_1, KB3_q_b[13]_clock_enable_0, KB3_q_b[13]_clock_enable_1, , );
KB3_q_b[13] = KB3_q_b[13]_PORT_B_data_out[0];


--KB3_q_b[14] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dpram_0er:fiforam|altsyncram_4fc1:altsyncram3|q_b[14]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 512, Port A Width: 1, Port B Depth: 512, Port B Width: 1
--Port A Logical Depth: 512, Port A Logical Width: 16, Port B Logical Depth: 512, Port B Logical Width: 16
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
KB3_q_b[14]_PORT_A_data_in = G1_mDATAOUT[14];
KB3_q_b[14]_PORT_A_data_in_reg = DFFE(KB3_q_b[14]_PORT_A_data_in, KB3_q_b[14]_clock_0, , , KB3_q_b[14]_clock_enable_0);
KB3_q_b[14]_PORT_A_address = BUS(EB6_power_modified_counter_values[0], EB6_power_modified_counter_values[1], EB6_power_modified_counter_values[2], EB6_power_modified_counter_values[3], EB6_power_modified_counter_values[4], EB6_power_modified_counter_values[5], EB6_power_modified_counter_values[6], EB6_power_modified_counter_values[7], EB6_power_modified_counter_values[8]);
KB3_q_b[14]_PORT_A_address_reg = DFFE(KB3_q_b[14]_PORT_A_address, KB3_q_b[14]_clock_0, , , KB3_q_b[14]_clock_enable_0);
KB3_q_b[14]_PORT_B_address = BUS(EB5_power_modified_counter_values[0], EB5_power_modified_counter_values[1], EB5_power_modified_counter_values[2], EB5_power_modified_counter_values[3], EB5_power_modified_counter_values[4], EB5_power_modified_counter_values[5], EB5_power_modified_counter_values[6], EB5_power_modified_counter_values[7], EB5_power_modified_counter_values[8]);
KB3_q_b[14]_PORT_B_address_reg = DFFE(KB3_q_b[14]_PORT_B_address, KB3_q_b[14]_clock_1, , , KB3_q_b[14]_clock_enable_1);
KB3_q_b[14]_PORT_A_write_enable = VCC;
KB3_q_b[14]_PORT_A_write_enable_reg = DFFE(KB3_q_b[14]_PORT_A_write_enable, KB3_q_b[14]_clock_0, , , KB3_q_b[14]_clock_enable_0);
KB3_q_b[14]_PORT_B_read_enable = VCC;
KB3_q_b[14]_PORT_B_read_enable_reg = DFFE(KB3_q_b[14]_PORT_B_read_enable, KB3_q_b[14]_clock_1, , , KB3_q_b[14]_clock_enable_1);
KB3_q_b[14]_clock_0 = LB1__clk0;
KB3_q_b[14]_clock_1 = CCD_MCLK;
KB3_q_b[14]_clock_enable_0 = W3L2;
KB3_q_b[14]_clock_enable_1 = W3L1;
KB3_q_b[14]_PORT_B_data_out = MEMORY(KB3_q_b[14]_PORT_A_data_in_reg, , KB3_q_b[14]_PORT_A_address_reg, KB3_q_b[14]_PORT_B_address_reg, KB3_q_b[14]_PORT_A_write_enable_reg, KB3_q_b[14]_PORT_B_read_enable_reg, , , KB3_q_b[14]_clock_0, KB3_q_b[14]_clock_1, KB3_q_b[14]_clock_enable_0, KB3_q_b[14]_clock_enable_1, , );
KB3_q_b[14] = KB3_q_b[14]_PORT_B_data_out[0];


--KB3_q_b[6] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dpram_0er:fiforam|altsyncram_4fc1:altsyncram3|q_b[6]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 512, Port A Width: 1, Port B Depth: 512, Port B Width: 1
--Port A Logical Depth: 512, Port A Logical Width: 16, Port B Logical Depth: 512, Port B Logical Width: 16
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
KB3_q_b[6]_PORT_A_data_in = G1_mDATAOUT[6];
KB3_q_b[6]_PORT_A_data_in_reg = DFFE(KB3_q_b[6]_PORT_A_data_in, KB3_q_b[6]_clock_0, , , KB3_q_b[6]_clock_enable_0);
KB3_q_b[6]_PORT_A_address = BUS(EB6_power_modified_counter_values[0], EB6_power_modified_counter_values[1], EB6_power_modified_counter_values[2], EB6_power_modified_counter_values[3], EB6_power_modified_counter_values[4], EB6_power_modified_counter_values[5], EB6_power_modified_counter_values[6], EB6_power_modified_counter_values[7], EB6_power_modified_counter_values[8]);
KB3_q_b[6]_PORT_A_address_reg = DFFE(KB3_q_b[6]_PORT_A_address, KB3_q_b[6]_clock_0, , , KB3_q_b[6]_clock_enable_0);
KB3_q_b[6]_PORT_B_address = BUS(EB5_power_modified_counter_values[0], EB5_power_modified_counter_values[1], EB5_power_modified_counter_values[2], EB5_power_modified_counter_values[3], EB5_power_modified_counter_values[4], EB5_power_modified_counter_values[5], EB5_power_modified_counter_values[6], EB5_power_modified_counter_values[7], EB5_power_modified_counter_values[8]);
KB3_q_b[6]_PORT_B_address_reg = DFFE(KB3_q_b[6]_PORT_B_address, KB3_q_b[6]_clock_1, , , KB3_q_b[6]_clock_enable_1);
KB3_q_b[6]_PORT_A_write_enable = VCC;
KB3_q_b[6]_PORT_A_write_enable_reg = DFFE(KB3_q_b[6]_PORT_A_write_enable, KB3_q_b[6]_clock_0, , , KB3_q_b[6]_clock_enable_0);
KB3_q_b[6]_PORT_B_read_enable = VCC;
KB3_q_b[6]_PORT_B_read_enable_reg = DFFE(KB3_q_b[6]_PORT_B_read_enable, KB3_q_b[6]_clock_1, , , KB3_q_b[6]_clock_enable_1);
KB3_q_b[6]_clock_0 = LB1__clk0;
KB3_q_b[6]_clock_1 = CCD_MCLK;
KB3_q_b[6]_clock_enable_0 = W3L2;
KB3_q_b[6]_clock_enable_1 = W3L1;
KB3_q_b[6]_PORT_B_data_out = MEMORY(KB3_q_b[6]_PORT_A_data_in_reg, , KB3_q_b[6]_PORT_A_address_reg, KB3_q_b[6]_PORT_B_address_reg, KB3_q_b[6]_PORT_A_write_enable_reg, KB3_q_b[6]_PORT_B_read_enable_reg, , , KB3_q_b[6]_clock_0, KB3_q_b[6]_clock_1, KB3_q_b[6]_clock_enable_0, KB3_q_b[6]_clock_enable_1, , );
KB3_q_b[6] = KB3_q_b[6]_PORT_B_data_out[0];


--KB3_q_b[7] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dpram_0er:fiforam|altsyncram_4fc1:altsyncram3|q_b[7]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 512, Port A Width: 1, Port B Depth: 512, Port B Width: 1
--Port A Logical Depth: 512, Port A Logical Width: 16, Port B Logical Depth: 512, Port B Logical Width: 16
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
KB3_q_b[7]_PORT_A_data_in = G1_mDATAOUT[7];
KB3_q_b[7]_PORT_A_data_in_reg = DFFE(KB3_q_b[7]_PORT_A_data_in, KB3_q_b[7]_clock_0, , , KB3_q_b[7]_clock_enable_0);
KB3_q_b[7]_PORT_A_address = BUS(EB6_power_modified_counter_values[0], EB6_power_modified_counter_values[1], EB6_power_modified_counter_values[2], EB6_power_modified_counter_values[3], EB6_power_modified_counter_values[4], EB6_power_modified_counter_values[5], EB6_power_modified_counter_values[6], EB6_power_modified_counter_values[7], EB6_power_modified_counter_values[8]);
KB3_q_b[7]_PORT_A_address_reg = DFFE(KB3_q_b[7]_PORT_A_address, KB3_q_b[7]_clock_0, , , KB3_q_b[7]_clock_enable_0);
KB3_q_b[7]_PORT_B_address = BUS(EB5_power_modified_counter_values[0], EB5_power_modified_counter_values[1], EB5_power_modified_counter_values[2], EB5_power_modified_counter_values[3], EB5_power_modified_counter_values[4], EB5_power_modified_counter_values[5], EB5_power_modified_counter_values[6], EB5_power_modified_counter_values[7], EB5_power_modified_counter_values[8]);
KB3_q_b[7]_PORT_B_address_reg = DFFE(KB3_q_b[7]_PORT_B_address, KB3_q_b[7]_clock_1, , , KB3_q_b[7]_clock_enable_1);
KB3_q_b[7]_PORT_A_write_enable = VCC;
KB3_q_b[7]_PORT_A_write_enable_reg = DFFE(KB3_q_b[7]_PORT_A_write_enable, KB3_q_b[7]_clock_0, , , KB3_q_b[7]_clock_enable_0);
KB3_q_b[7]_PORT_B_read_enable = VCC;
KB3_q_b[7]_PORT_B_read_enable_reg = DFFE(KB3_q_b[7]_PORT_B_read_enable, KB3_q_b[7]_clock_1, , , KB3_q_b[7]_clock_enable_1);
KB3_q_b[7]_clock_0 = LB1__clk0;
KB3_q_b[7]_clock_1 = CCD_MCLK;
KB3_q_b[7]_clock_enable_0 = W3L2;
KB3_q_b[7]_clock_enable_1 = W3L1;
KB3_q_b[7]_PORT_B_data_out = MEMORY(KB3_q_b[7]_PORT_A_data_in_reg, , KB3_q_b[7]_PORT_A_address_reg, KB3_q_b[7]_PORT_B_address_reg, KB3_q_b[7]_PORT_A_write_enable_reg, KB3_q_b[7]_PORT_B_read_enable_reg, , , KB3_q_b[7]_clock_0, KB3_q_b[7]_clock_1, KB3_q_b[7]_clock_enable_0, KB3_q_b[7]_clock_enable_1, , );
KB3_q_b[7] = KB3_q_b[7]_PORT_B_data_out[0];


--KB3_q_b[8] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dpram_0er:fiforam|altsyncram_4fc1:altsyncram3|q_b[8]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 512, Port A Width: 1, Port B Depth: 512, Port B Width: 1
--Port A Logical Depth: 512, Port A Logical Width: 16, Port B Logical Depth: 512, Port B Logical Width: 16
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
KB3_q_b[8]_PORT_A_data_in = G1_mDATAOUT[8];
KB3_q_b[8]_PORT_A_data_in_reg = DFFE(KB3_q_b[8]_PORT_A_data_in, KB3_q_b[8]_clock_0, , , KB3_q_b[8]_clock_enable_0);
KB3_q_b[8]_PORT_A_address = BUS(EB6_power_modified_counter_values[0], EB6_power_modified_counter_values[1], EB6_power_modified_counter_values[2], EB6_power_modified_counter_values[3], EB6_power_modified_counter_values[4], EB6_power_modified_counter_values[5], EB6_power_modified_counter_values[6], EB6_power_modified_counter_values[7], EB6_power_modified_counter_values[8]);
KB3_q_b[8]_PORT_A_address_reg = DFFE(KB3_q_b[8]_PORT_A_address, KB3_q_b[8]_clock_0, , , KB3_q_b[8]_clock_enable_0);
KB3_q_b[8]_PORT_B_address = BUS(EB5_power_modified_counter_values[0], EB5_power_modified_counter_values[1], EB5_power_modified_counter_values[2], EB5_power_modified_counter_values[3], EB5_power_modified_counter_values[4], EB5_power_modified_counter_values[5], EB5_power_modified_counter_values[6], EB5_power_modified_counter_values[7], EB5_power_modified_counter_values[8]);
KB3_q_b[8]_PORT_B_address_reg = DFFE(KB3_q_b[8]_PORT_B_address, KB3_q_b[8]_clock_1, , , KB3_q_b[8]_clock_enable_1);
KB3_q_b[8]_PORT_A_write_enable = VCC;
KB3_q_b[8]_PORT_A_write_enable_reg = DFFE(KB3_q_b[8]_PORT_A_write_enable, KB3_q_b[8]_clock_0, , , KB3_q_b[8]_clock_enable_0);
KB3_q_b[8]_PORT_B_read_enable = VCC;
KB3_q_b[8]_PORT_B_read_enable_reg = DFFE(KB3_q_b[8]_PORT_B_read_enable, KB3_q_b[8]_clock_1, , , KB3_q_b[8]_clock_enable_1);
KB3_q_b[8]_clock_0 = LB1__clk0;
KB3_q_b[8]_clock_1 = CCD_MCLK;
KB3_q_b[8]_clock_enable_0 = W3L2;
KB3_q_b[8]_clock_enable_1 = W3L1;
KB3_q_b[8]_PORT_B_data_out = MEMORY(KB3_q_b[8]_PORT_A_data_in_reg, , KB3_q_b[8]_PORT_A_address_reg, KB3_q_b[8]_PORT_B_address_reg, KB3_q_b[8]_PORT_A_write_enable_reg, KB3_q_b[8]_PORT_B_read_enable_reg, , , KB3_q_b[8]_clock_0, KB3_q_b[8]_clock_1, KB3_q_b[8]_clock_enable_0, KB3_q_b[8]_clock_enable_1, , );
KB3_q_b[8] = KB3_q_b[8]_PORT_B_data_out[0];


--KB3_q_b[9] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dpram_0er:fiforam|altsyncram_4fc1:altsyncram3|q_b[9]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 512, Port A Width: 1, Port B Depth: 512, Port B Width: 1
--Port A Logical Depth: 512, Port A Logical Width: 16, Port B Logical Depth: 512, Port B Logical Width: 16
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
KB3_q_b[9]_PORT_A_data_in = G1_mDATAOUT[9];
KB3_q_b[9]_PORT_A_data_in_reg = DFFE(KB3_q_b[9]_PORT_A_data_in, KB3_q_b[9]_clock_0, , , KB3_q_b[9]_clock_enable_0);
KB3_q_b[9]_PORT_A_address = BUS(EB6_power_modified_counter_values[0], EB6_power_modified_counter_values[1], EB6_power_modified_counter_values[2], EB6_power_modified_counter_values[3], EB6_power_modified_counter_values[4], EB6_power_modified_counter_values[5], EB6_power_modified_counter_values[6], EB6_power_modified_counter_values[7], EB6_power_modified_counter_values[8]);
KB3_q_b[9]_PORT_A_address_reg = DFFE(KB3_q_b[9]_PORT_A_address, KB3_q_b[9]_clock_0, , , KB3_q_b[9]_clock_enable_0);
KB3_q_b[9]_PORT_B_address = BUS(EB5_power_modified_counter_values[0], EB5_power_modified_counter_values[1], EB5_power_modified_counter_values[2], EB5_power_modified_counter_values[3], EB5_power_modified_counter_values[4], EB5_power_modified_counter_values[5], EB5_power_modified_counter_values[6], EB5_power_modified_counter_values[7], EB5_power_modified_counter_values[8]);
KB3_q_b[9]_PORT_B_address_reg = DFFE(KB3_q_b[9]_PORT_B_address, KB3_q_b[9]_clock_1, , , KB3_q_b[9]_clock_enable_1);
KB3_q_b[9]_PORT_A_write_enable = VCC;
KB3_q_b[9]_PORT_A_write_enable_reg = DFFE(KB3_q_b[9]_PORT_A_write_enable, KB3_q_b[9]_clock_0, , , KB3_q_b[9]_clock_enable_0);
KB3_q_b[9]_PORT_B_read_enable = VCC;
KB3_q_b[9]_PORT_B_read_enable_reg = DFFE(KB3_q_b[9]_PORT_B_read_enable, KB3_q_b[9]_clock_1, , , KB3_q_b[9]_clock_enable_1);
KB3_q_b[9]_clock_0 = LB1__clk0;
KB3_q_b[9]_clock_1 = CCD_MCLK;
KB3_q_b[9]_clock_enable_0 = W3L2;
KB3_q_b[9]_clock_enable_1 = W3L1;
KB3_q_b[9]_PORT_B_data_out = MEMORY(KB3_q_b[9]_PORT_A_data_in_reg, , KB3_q_b[9]_PORT_A_address_reg, KB3_q_b[9]_PORT_B_address_reg, KB3_q_b[9]_PORT_A_write_enable_reg, KB3_q_b[9]_PORT_B_read_enable_reg, , , KB3_q_b[9]_clock_0, KB3_q_b[9]_clock_1, KB3_q_b[9]_clock_enable_0, KB3_q_b[9]_clock_enable_1, , );
KB3_q_b[9] = KB3_q_b[9]_PORT_B_data_out[0];


--G1_ST[9] is Sdram_Control_4Port:u6|ST[9]
--operation mode is normal

G1_ST[9]_lut_out = G1L85 & G1L68 & !G1L19 & !G1L65;
G1_ST[9] = DFFEAS(G1_ST[9]_lut_out, LB1__clk0, VCC, , , , , , );


--G1_ST[7] is Sdram_Control_4Port:u6|ST[7]
--operation mode is normal

G1_ST[7]_lut_out = G1L86 & G1L68 & !G1L19 & !G1L65;
G1_ST[7] = DFFEAS(G1_ST[7]_lut_out, LB1__clk0, VCC, , , , , , );


--G1_ST[6] is Sdram_Control_4Port:u6|ST[6]
--operation mode is normal

G1_ST[6]_lut_out = G1L88 & G1L68 & !G1L19 & !G1L65;
G1_ST[6] = DFFEAS(G1_ST[6]_lut_out, LB1__clk0, VCC, , , , , , );


--G1_ST[5] is Sdram_Control_4Port:u6|ST[5]
--operation mode is normal

G1_ST[5]_lut_out = G1L90 & G1L68 & !G1L19 & !G1L65;
G1_ST[5] = DFFEAS(G1_ST[5]_lut_out, LB1__clk0, VCC, , , , , , );


--G1L13 is Sdram_Control_4Port:u6|Equal~1112
--operation mode is normal

G1L13 = !G1_ST[9] & !G1_ST[7] & !G1_ST[6] & !G1_ST[5];


--G1_ST[4] is Sdram_Control_4Port:u6|ST[4]
--operation mode is normal

G1_ST[4]_lut_out = G1L92 & G1L68 & !G1L19 & !G1L65;
G1_ST[4] = DFFEAS(G1_ST[4]_lut_out, LB1__clk0, VCC, , , , , , );


--G1_ST[3] is Sdram_Control_4Port:u6|ST[3]
--operation mode is normal

G1_ST[3]_lut_out = G1L94 & G1L68 & !G1L19 & !G1L65;
G1_ST[3] = DFFEAS(G1_ST[3]_lut_out, LB1__clk0, VCC, , , , , , );


--G1_ST[8] is Sdram_Control_4Port:u6|ST[8]
--operation mode is normal

G1_ST[8]_lut_out = G1L96 & G1L68 & !G1L19 & !G1L65;
G1_ST[8] = DFFEAS(G1_ST[8]_lut_out, LB1__clk0, VCC, , , , , , );


--G1L14 is Sdram_Control_4Port:u6|Equal~1113
--operation mode is normal

G1L14 = G1L13 & !G1_ST[4] & !G1_ST[3] & !G1_ST[8];


--G1_ST[0] is Sdram_Control_4Port:u6|ST[0]
--operation mode is normal

G1_ST[0]_lut_out = G1L65 & G1_ST[0] # !G1L65 & (G1L66 & !G1L19);
G1_ST[0] = DFFEAS(G1_ST[0]_lut_out, LB1__clk0, VCC, , , , , , );


--G1_ST[1] is Sdram_Control_4Port:u6|ST[1]
--operation mode is normal

G1_ST[1]_lut_out = !G1L65 & (G1L19 # G1L100 & G1L68);
G1_ST[1] = DFFEAS(G1_ST[1]_lut_out, LB1__clk0, VCC, , , , , , );


--G1_ST[2] is Sdram_Control_4Port:u6|ST[2]
--operation mode is normal

G1_ST[2]_lut_out = G1L102 & G1L68 & !G1L19 & !G1L65;
G1_ST[2] = DFFEAS(G1_ST[2]_lut_out, LB1__clk0, VCC, , , , , , );


--G1L28 is Sdram_Control_4Port:u6|LessThan~1259
--operation mode is normal

G1L28 = G1L14 & !G1_ST[2] & (!G1_ST[1] # !G1_ST[0]);


--G1L15 is Sdram_Control_4Port:u6|Equal~1114
--operation mode is normal

G1L15 = !G1_ST[4] & !G1_ST[3];


--G1L16 is Sdram_Control_4Port:u6|Equal~1115
--operation mode is normal

G1L16 = G1L13 & G1L15 & G1_ST[8] & G1_ST[1];


--G1L17 is Sdram_Control_4Port:u6|Equal~1116
--operation mode is normal

G1L17 = G1_ST[0] & G1L16 & (!G1_ST[2]);


--G1_Write is Sdram_Control_4Port:u6|Write
--operation mode is normal

G1_Write_lut_out = G1L83 # G1L84 & !G1_Write & !G1L23;
G1_Write = DFFEAS(G1_Write_lut_out, LB1__clk0, VCC, , , , , , );


--G1_Read is Sdram_Control_4Port:u6|Read
--operation mode is normal

G1_Read_lut_out = G1_Read & (G1L20 $ (!G1L48 & G1L84)) # !G1_Read & G1L48;
G1_Read = DFFEAS(G1_Read_lut_out, LB1__clk0, VCC, , , , , , );


--Q1_WE_N is Sdram_Control_4Port:u6|command:command1|WE_N
--operation mode is normal

Q1_WE_N_lut_out = Q1_do_refresh # Q1L8 & (Q1_rw_flag # !Q1L28);
Q1_WE_N = DFFEAS(Q1_WE_N_lut_out, LB1__clk0, VCC, , , , , , );


--Q1_CAS_N is Sdram_Control_4Port:u6|command:command1|CAS_N
--operation mode is normal

Q1_CAS_N_lut_out = !Q1_do_refresh & (Q1_do_precharge # !Q1_do_load_mode & !Q1L28);
Q1_CAS_N = DFFEAS(Q1_CAS_N_lut_out, LB1__clk0, VCC, , , , , , );


--Q1_RAS_N is Sdram_Control_4Port:u6|command:command1|RAS_N
--operation mode is normal

Q1_RAS_N_lut_out = !Q1_do_refresh & (Q1L11 # Q1L35 & Q1L8);
Q1_RAS_N = DFFEAS(Q1_RAS_N_lut_out, LB1__clk0, VCC, , , , , , );


--Q1_CS_N[0] is Sdram_Control_4Port:u6|command:command1|CS_N[0]
--operation mode is normal

Q1_CS_N[0]_lut_out = Q1L8 & R1_SADDR[22] & !Q1_do_refresh & !Q1_do_initial;
Q1_CS_N[0] = DFFEAS(Q1_CS_N[0]_lut_out, LB1__clk0, VCC, , , , , , );


--Q1_BA[0] is Sdram_Control_4Port:u6|command:command1|BA[0]
--operation mode is normal

Q1_BA[0]_lut_out = R1_SADDR[20] & (!Q1_do_precharge & !Q1_do_load_mode);
Q1_BA[0] = DFFEAS(Q1_BA[0]_lut_out, LB1__clk0, VCC, , , , , , );


--Q1_BA[1] is Sdram_Control_4Port:u6|command:command1|BA[1]
--operation mode is normal

Q1_BA[1]_lut_out = R1_SADDR[21] & (!Q1_do_precharge & !Q1_do_load_mode);
Q1_BA[1] = DFFEAS(Q1_BA[1]_lut_out, LB1__clk0, VCC, , , , , , );


--Q1_SA[0] is Sdram_Control_4Port:u6|command:command1|SA[0]
--operation mode is normal

Q1_SA[0]_lut_out = Q1_do_load_mode # R1_SADDR[8] & (Q1_do_writea # Q1_do_reada);
Q1_SA[0] = DFFEAS(Q1_SA[0]_lut_out, LB1__clk0, VCC, , , , , , );


--Q1_SA[1] is Sdram_Control_4Port:u6|command:command1|SA[1]
--operation mode is normal

Q1_SA[1]_lut_out = Q1_do_load_mode # R1_SADDR[9] & (Q1_do_writea # Q1_do_reada);
Q1_SA[1] = DFFEAS(Q1_SA[1]_lut_out, LB1__clk0, VCC, , , , , , );


--Q1_SA[2] is Sdram_Control_4Port:u6|command:command1|SA[2]
--operation mode is normal

Q1_SA[2]_lut_out = Q1_do_load_mode # R1_SADDR[10] & (Q1_do_writea # Q1_do_reada);
Q1_SA[2] = DFFEAS(Q1_SA[2]_lut_out, LB1__clk0, VCC, , , , , , );


--Q1_SA[3] is Sdram_Control_4Port:u6|command:command1|SA[3]
--operation mode is normal

Q1_SA[3]_lut_out = R1_SADDR[11] & !Q1_do_load_mode & (Q1_do_writea # Q1_do_reada);
Q1_SA[3] = DFFEAS(Q1_SA[3]_lut_out, LB1__clk0, VCC, , , , , , );


--Q1_SA[4] is Sdram_Control_4Port:u6|command:command1|SA[4]
--operation mode is normal

Q1_SA[4]_lut_out = Q1_do_load_mode # R1_SADDR[12] & (Q1_do_writea # Q1_do_reada);
Q1_SA[4] = DFFEAS(Q1_SA[4]_lut_out, LB1__clk0, VCC, , , , , , );


--Q1_SA[5] is Sdram_Control_4Port:u6|command:command1|SA[5]
--operation mode is normal

Q1_SA[5]_lut_out = Q1_do_load_mode # R1_SADDR[13] & (Q1_do_writea # Q1_do_reada);
Q1_SA[5] = DFFEAS(Q1_SA[5]_lut_out, LB1__clk0, VCC, , , , , , );


--Q1_SA[6] is Sdram_Control_4Port:u6|command:command1|SA[6]
--operation mode is normal

Q1_SA[6]_lut_out = R1_SADDR[14] & !Q1_do_load_mode & (Q1_do_writea # Q1_do_reada);
Q1_SA[6] = DFFEAS(Q1_SA[6]_lut_out, LB1__clk0, VCC, , , , , , );


--Q1_SA[7] is Sdram_Control_4Port:u6|command:command1|SA[7]
--operation mode is normal

Q1_SA[7]_lut_out = R1_SADDR[15] & !Q1_do_load_mode & (Q1_do_writea # Q1_do_reada);
Q1_SA[7] = DFFEAS(Q1_SA[7]_lut_out, LB1__clk0, VCC, , , , , , );


--Q1_SA[8] is Sdram_Control_4Port:u6|command:command1|SA[8]
--operation mode is normal

Q1_SA[8]_lut_out = R1_SADDR[16] & !Q1_do_load_mode & (Q1_do_writea # Q1_do_reada);
Q1_SA[8] = DFFEAS(Q1_SA[8]_lut_out, LB1__clk0, VCC, , , , , , );


--Q1_SA[9] is Sdram_Control_4Port:u6|command:command1|SA[9]
--operation mode is normal

Q1_SA[9]_lut_out = R1_SADDR[17] & !Q1_do_load_mode & (Q1_do_writea # Q1_do_reada);
Q1_SA[9] = DFFEAS(Q1_SA[9]_lut_out, LB1__clk0, VCC, , , , , , );


--Q1_SA[10] is Sdram_Control_4Port:u6|command:command1|SA[10]
--operation mode is normal

Q1_SA[10]_lut_out = R1_SADDR[18] & !Q1L35 & !Q1_do_rw & !Q1_do_precharge;
Q1_SA[10] = DFFEAS(Q1_SA[10]_lut_out, LB1__clk0, VCC, , , , , Q1_do_load_mode, );


--Q1_SA[11] is Sdram_Control_4Port:u6|command:command1|SA[11]
--operation mode is normal

Q1_SA[11]_lut_out = R1_SADDR[19] & !Q1_do_load_mode & (Q1_do_writea # Q1_do_reada);
Q1_SA[11] = DFFEAS(Q1_SA[11]_lut_out, LB1__clk0, VCC, , , , , , );


--E1L49 is CCD_Capture:u3|X_Cont[4]~631
--operation mode is normal

E1L49 = !E1_mCCD_FVAL # !E1L36;


--D1_Cont[21] is Reset_Delay:u2|Cont[21]
--operation mode is normal

D1_Cont[21]_carry_eqn = D1L43;
D1_Cont[21]_lut_out = D1_Cont[21] $ (D1_Cont[21]_carry_eqn);
D1_Cont[21] = DFFEAS(D1_Cont[21]_lut_out, OSC_50, KEY[0], , D1L52, , , , );


--D1_Cont[20] is Reset_Delay:u2|Cont[20]
--operation mode is arithmetic

D1_Cont[20]_carry_eqn = D1L41;
D1_Cont[20]_lut_out = D1_Cont[20] $ (!D1_Cont[20]_carry_eqn);
D1_Cont[20] = DFFEAS(D1_Cont[20]_lut_out, OSC_50, KEY[0], , D1L52, , , , );

--D1L43 is Reset_Delay:u2|Cont[20]~1019
--operation mode is arithmetic

D1L43 = CARRY(D1_Cont[20] & (!D1L41));


--D1_Cont[2] is Reset_Delay:u2|Cont[2]
--operation mode is arithmetic

D1_Cont[2]_carry_eqn = D1L5;
D1_Cont[2]_lut_out = D1_Cont[2] $ (!D1_Cont[2]_carry_eqn);
D1_Cont[2] = DFFEAS(D1_Cont[2]_lut_out, OSC_50, KEY[0], , D1L52, , , , );

--D1L7 is Reset_Delay:u2|Cont[2]~1023
--operation mode is arithmetic

D1L7 = CARRY(D1_Cont[2] & (!D1L5));


--D1_Cont[3] is Reset_Delay:u2|Cont[3]
--operation mode is arithmetic

D1_Cont[3]_carry_eqn = D1L7;
D1_Cont[3]_lut_out = D1_Cont[3] $ (D1_Cont[3]_carry_eqn);
D1_Cont[3] = DFFEAS(D1_Cont[3]_lut_out, OSC_50, KEY[0], , D1L52, , , , );

--D1L9 is Reset_Delay:u2|Cont[3]~1027
--operation mode is arithmetic

D1L9 = CARRY(!D1L7 # !D1_Cont[3]);


--D1_Cont[0] is Reset_Delay:u2|Cont[0]
--operation mode is arithmetic

D1_Cont[0]_lut_out = !D1_Cont[0];
D1_Cont[0] = DFFEAS(D1_Cont[0]_lut_out, OSC_50, KEY[0], , D1L52, , , , );

--D1L3 is Reset_Delay:u2|Cont[0]~1031
--operation mode is arithmetic

D1L3 = CARRY(D1_Cont[0]);


--D1_Cont[1] is Reset_Delay:u2|Cont[1]
--operation mode is arithmetic

D1_Cont[1]_carry_eqn = D1L3;
D1_Cont[1]_lut_out = D1_Cont[1] $ (D1_Cont[1]_carry_eqn);
D1_Cont[1] = DFFEAS(D1_Cont[1]_lut_out, OSC_50, KEY[0], , D1L52, , , , );

--D1L5 is Reset_Delay:u2|Cont[1]~1035
--operation mode is arithmetic

D1L5 = CARRY(!D1L3 # !D1_Cont[1]);


--D1L45 is Reset_Delay:u2|Equal~199
--operation mode is normal

D1L45 = D1_Cont[0] & D1_Cont[1];


--D1_Cont[4] is Reset_Delay:u2|Cont[4]
--operation mode is arithmetic

D1_Cont[4]_carry_eqn = D1L9;
D1_Cont[4]_lut_out = D1_Cont[4] $ (!D1_Cont[4]_carry_eqn);
D1_Cont[4] = DFFEAS(D1_Cont[4]_lut_out, OSC_50, KEY[0], , D1L52, , , , );

--D1L11 is Reset_Delay:u2|Cont[4]~1039
--operation mode is arithmetic

D1L11 = CARRY(D1_Cont[4] & (!D1L9));


--D1_Cont[5] is Reset_Delay:u2|Cont[5]
--operation mode is arithmetic

D1_Cont[5]_carry_eqn = D1L11;
D1_Cont[5]_lut_out = D1_Cont[5] $ (D1_Cont[5]_carry_eqn);
D1_Cont[5] = DFFEAS(D1_Cont[5]_lut_out, OSC_50, KEY[0], , D1L52, , , , );

--D1L13 is Reset_Delay:u2|Cont[5]~1043
--operation mode is arithmetic

D1L13 = CARRY(!D1L11 # !D1_Cont[5]);


--D1_Cont[6] is Reset_Delay:u2|Cont[6]
--operation mode is arithmetic

D1_Cont[6]_carry_eqn = D1L13;
D1_Cont[6]_lut_out = D1_Cont[6] $ (!D1_Cont[6]_carry_eqn);
D1_Cont[6] = DFFEAS(D1_Cont[6]_lut_out, OSC_50, KEY[0], , D1L52, , , , );

--D1L15 is Reset_Delay:u2|Cont[6]~1047
--operation mode is arithmetic

D1L15 = CARRY(D1_Cont[6] & (!D1L13));


--D1_Cont[7] is Reset_Delay:u2|Cont[7]
--operation mode is arithmetic

D1_Cont[7]_carry_eqn = D1L15;
D1_Cont[7]_lut_out = D1_Cont[7] $ (D1_Cont[7]_carry_eqn);
D1_Cont[7] = DFFEAS(D1_Cont[7]_lut_out, OSC_50, KEY[0], , D1L52, , , , );

--D1L17 is Reset_Delay:u2|Cont[7]~1051
--operation mode is arithmetic

D1L17 = CARRY(!D1L15 # !D1_Cont[7]);


--D1L46 is Reset_Delay:u2|Equal~200
--operation mode is normal

D1L46 = D1_Cont[4] & D1_Cont[5] & D1_Cont[6] & D1_Cont[7];


--D1L47 is Reset_Delay:u2|Equal~201
--operation mode is normal

D1L47 = D1_Cont[2] & D1_Cont[3] & D1L45 & D1L46;


--D1_Cont[8] is Reset_Delay:u2|Cont[8]
--operation mode is arithmetic

D1_Cont[8]_carry_eqn = D1L17;
D1_Cont[8]_lut_out = D1_Cont[8] $ (!D1_Cont[8]_carry_eqn);
D1_Cont[8] = DFFEAS(D1_Cont[8]_lut_out, OSC_50, KEY[0], , D1L52, , , , );

--D1L19 is Reset_Delay:u2|Cont[8]~1055
--operation mode is arithmetic

D1L19 = CARRY(D1_Cont[8] & (!D1L17));


--D1_Cont[9] is Reset_Delay:u2|Cont[9]
--operation mode is arithmetic

D1_Cont[9]_carry_eqn = D1L19;
D1_Cont[9]_lut_out = D1_Cont[9] $ (D1_Cont[9]_carry_eqn);
D1_Cont[9] = DFFEAS(D1_Cont[9]_lut_out, OSC_50, KEY[0], , D1L52, , , , );

--D1L21 is Reset_Delay:u2|Cont[9]~1059
--operation mode is arithmetic

D1L21 = CARRY(!D1L19 # !D1_Cont[9]);


--D1_Cont[10] is Reset_Delay:u2|Cont[10]
--operation mode is arithmetic

D1_Cont[10]_carry_eqn = D1L21;
D1_Cont[10]_lut_out = D1_Cont[10] $ (!D1_Cont[10]_carry_eqn);
D1_Cont[10] = DFFEAS(D1_Cont[10]_lut_out, OSC_50, KEY[0], , D1L52, , , , );

--D1L23 is Reset_Delay:u2|Cont[10]~1063
--operation mode is arithmetic

D1L23 = CARRY(D1_Cont[10] & (!D1L21));


--D1_Cont[11] is Reset_Delay:u2|Cont[11]
--operation mode is arithmetic

D1_Cont[11]_carry_eqn = D1L23;
D1_Cont[11]_lut_out = D1_Cont[11] $ (D1_Cont[11]_carry_eqn);
D1_Cont[11] = DFFEAS(D1_Cont[11]_lut_out, OSC_50, KEY[0], , D1L52, , , , );

--D1L25 is Reset_Delay:u2|Cont[11]~1067
--operation mode is arithmetic

D1L25 = CARRY(!D1L23 # !D1_Cont[11]);


--D1L48 is Reset_Delay:u2|Equal~202
--operation mode is normal

D1L48 = D1_Cont[8] & D1_Cont[9] & D1_Cont[10] & D1_Cont[11];


--D1_Cont[12] is Reset_Delay:u2|Cont[12]
--operation mode is arithmetic

D1_Cont[12]_carry_eqn = D1L25;
D1_Cont[12]_lut_out = D1_Cont[12] $ (!D1_Cont[12]_carry_eqn);
D1_Cont[12] = DFFEAS(D1_Cont[12]_lut_out, OSC_50, KEY[0], , D1L52, , , , );

--D1L27 is Reset_Delay:u2|Cont[12]~1071
--operation mode is arithmetic

D1L27 = CARRY(D1_Cont[12] & (!D1L25));


--D1_Cont[13] is Reset_Delay:u2|Cont[13]
--operation mode is arithmetic

D1_Cont[13]_carry_eqn = D1L27;
D1_Cont[13]_lut_out = D1_Cont[13] $ (D1_Cont[13]_carry_eqn);
D1_Cont[13] = DFFEAS(D1_Cont[13]_lut_out, OSC_50, KEY[0], , D1L52, , , , );

--D1L29 is Reset_Delay:u2|Cont[13]~1075
--operation mode is arithmetic

D1L29 = CARRY(!D1L27 # !D1_Cont[13]);


--D1_Cont[14] is Reset_Delay:u2|Cont[14]
--operation mode is arithmetic

D1_Cont[14]_carry_eqn = D1L29;
D1_Cont[14]_lut_out = D1_Cont[14] $ (!D1_Cont[14]_carry_eqn);
D1_Cont[14] = DFFEAS(D1_Cont[14]_lut_out, OSC_50, KEY[0], , D1L52, , , , );

--D1L31 is Reset_Delay:u2|Cont[14]~1079
--operation mode is arithmetic

D1L31 = CARRY(D1_Cont[14] & (!D1L29));


--D1_Cont[15] is Reset_Delay:u2|Cont[15]
--operation mode is arithmetic

D1_Cont[15]_carry_eqn = D1L31;
D1_Cont[15]_lut_out = D1_Cont[15] $ (D1_Cont[15]_carry_eqn);
D1_Cont[15] = DFFEAS(D1_Cont[15]_lut_out, OSC_50, KEY[0], , D1L52, , , , );

--D1L33 is Reset_Delay:u2|Cont[15]~1083
--operation mode is arithmetic

D1L33 = CARRY(!D1L31 # !D1_Cont[15]);


--D1L49 is Reset_Delay:u2|Equal~203
--operation mode is normal

D1L49 = D1_Cont[12] & D1_Cont[13] & D1_Cont[14] & D1_Cont[15];


--D1_Cont[16] is Reset_Delay:u2|Cont[16]
--operation mode is arithmetic

D1_Cont[16]_carry_eqn = D1L33;
D1_Cont[16]_lut_out = D1_Cont[16] $ (!D1_Cont[16]_carry_eqn);
D1_Cont[16] = DFFEAS(D1_Cont[16]_lut_out, OSC_50, KEY[0], , D1L52, , , , );

--D1L35 is Reset_Delay:u2|Cont[16]~1087
--operation mode is arithmetic

D1L35 = CARRY(D1_Cont[16] & (!D1L33));


--D1_Cont[17] is Reset_Delay:u2|Cont[17]
--operation mode is arithmetic

D1_Cont[17]_carry_eqn = D1L35;
D1_Cont[17]_lut_out = D1_Cont[17] $ (D1_Cont[17]_carry_eqn);
D1_Cont[17] = DFFEAS(D1_Cont[17]_lut_out, OSC_50, KEY[0], , D1L52, , , , );

--D1L37 is Reset_Delay:u2|Cont[17]~1091
--operation mode is arithmetic

D1L37 = CARRY(!D1L35 # !D1_Cont[17]);


--D1_Cont[18] is Reset_Delay:u2|Cont[18]
--operation mode is arithmetic

D1_Cont[18]_carry_eqn = D1L37;
D1_Cont[18]_lut_out = D1_Cont[18] $ (!D1_Cont[18]_carry_eqn);
D1_Cont[18] = DFFEAS(D1_Cont[18]_lut_out, OSC_50, KEY[0], , D1L52, , , , );

--D1L39 is Reset_Delay:u2|Cont[18]~1095
--operation mode is arithmetic

D1L39 = CARRY(D1_Cont[18] & (!D1L37));


--D1_Cont[19] is Reset_Delay:u2|Cont[19]
--operation mode is arithmetic

D1_Cont[19]_carry_eqn = D1L39;
D1_Cont[19]_lut_out = D1_Cont[19] $ (D1_Cont[19]_carry_eqn);
D1_Cont[19] = DFFEAS(D1_Cont[19]_lut_out, OSC_50, KEY[0], , D1L52, , , , );

--D1L41 is Reset_Delay:u2|Cont[19]~1099
--operation mode is arithmetic

D1L41 = CARRY(!D1L39 # !D1_Cont[19]);


--D1L50 is Reset_Delay:u2|Equal~204
--operation mode is normal

D1L50 = D1_Cont[16] & D1_Cont[17] & D1_Cont[18] & D1_Cont[19];


--D1L51 is Reset_Delay:u2|Equal~205
--operation mode is normal

D1L51 = D1L47 & D1L48 & D1L49 & D1L50;


--rCCD_FVAL is rCCD_FVAL
--operation mode is normal

rCCD_FVAL_lut_out = A1L108;
rCCD_FVAL = DFFEAS(rCCD_FVAL_lut_out, CCD_PIXCLK, VCC, , , , , , );


--E1_mSTART is CCD_Capture:u3|mSTART
--operation mode is normal

E1_mSTART_lut_out = KEY[2] & (E1_mSTART # !KEY[3]);
E1_mSTART = DFFEAS(E1_mSTART_lut_out, CCD_PIXCLK, D1_oRST_1, , , , , , );


--E1_Pre_FVAL is CCD_Capture:u3|Pre_FVAL
--operation mode is normal

E1_Pre_FVAL_lut_out = rCCD_FVAL;
E1_Pre_FVAL = DFFEAS(E1_Pre_FVAL_lut_out, CCD_PIXCLK, D1_oRST_1, , , , , , );


--rCCD_LVAL is rCCD_LVAL
--operation mode is normal

rCCD_LVAL_lut_out = A1L106;
rCCD_LVAL = DFFEAS(rCCD_LVAL_lut_out, CCD_PIXCLK, VCC, , , , , , );


--J1_Cont_DIV[16] is SEG7_Driver:u8|Cont_DIV[16]
--operation mode is arithmetic

J1_Cont_DIV[16]_carry_eqn = J1L33;
J1_Cont_DIV[16]_lut_out = J1_Cont_DIV[16] $ (!J1_Cont_DIV[16]_carry_eqn);
J1_Cont_DIV[16] = DFFEAS(J1_Cont_DIV[16]_lut_out, OSC_50, KEY[0], , , , , J1L78, );

--J1L35 is SEG7_Driver:u8|Cont_DIV[16]~422
--operation mode is arithmetic

J1L35 = CARRY(J1_Cont_DIV[16] & (!J1L33));


--J1_Cont_DIV[17] is SEG7_Driver:u8|Cont_DIV[17]
--operation mode is arithmetic

J1_Cont_DIV[17]_carry_eqn = J1L35;
J1_Cont_DIV[17]_lut_out = J1_Cont_DIV[17] $ (J1_Cont_DIV[17]_carry_eqn);
J1_Cont_DIV[17] = DFFEAS(J1_Cont_DIV[17]_lut_out, OSC_50, KEY[0], , , , , J1L78, );

--J1L37 is SEG7_Driver:u8|Cont_DIV[17]~426
--operation mode is arithmetic

J1L37 = CARRY(!J1L35 # !J1_Cont_DIV[17]);


--J1_Cont_DIV[18] is SEG7_Driver:u8|Cont_DIV[18]
--operation mode is arithmetic

J1_Cont_DIV[18]_carry_eqn = J1L37;
J1_Cont_DIV[18]_lut_out = J1_Cont_DIV[18] $ (!J1_Cont_DIV[18]_carry_eqn);
J1_Cont_DIV[18] = DFFEAS(J1_Cont_DIV[18]_lut_out, OSC_50, KEY[0], , , , , J1L78, );

--J1L39 is SEG7_Driver:u8|Cont_DIV[18]~430
--operation mode is arithmetic

J1L39 = CARRY(J1_Cont_DIV[18] & (!J1L37));


--J1_Cont_DIV[19] is SEG7_Driver:u8|Cont_DIV[19]
--operation mode is arithmetic

J1_Cont_DIV[19]_carry_eqn = J1L39;
J1_Cont_DIV[19]_lut_out = J1_Cont_DIV[19] $ (J1_Cont_DIV[19]_carry_eqn);
J1_Cont_DIV[19] = DFFEAS(J1_Cont_DIV[19]_lut_out, OSC_50, KEY[0], , , , , J1L78, );

--J1L41 is SEG7_Driver:u8|Cont_DIV[19]~434
--operation mode is arithmetic

J1L41 = CARRY(!J1L39 # !J1_Cont_DIV[19]);


--J1L69 is SEG7_Driver:u8|LessThan~458
--operation mode is normal

J1L69 = !J1_Cont_DIV[16] & !J1_Cont_DIV[17] & !J1_Cont_DIV[18] & !J1_Cont_DIV[19];


--J1_Cont_DIV[20] is SEG7_Driver:u8|Cont_DIV[20]
--operation mode is arithmetic

J1_Cont_DIV[20]_carry_eqn = J1L41;
J1_Cont_DIV[20]_lut_out = J1_Cont_DIV[20] $ (!J1_Cont_DIV[20]_carry_eqn);
J1_Cont_DIV[20] = DFFEAS(J1_Cont_DIV[20]_lut_out, OSC_50, KEY[0], , , , , J1L78, );

--J1L43 is SEG7_Driver:u8|Cont_DIV[20]~438
--operation mode is arithmetic

J1L43 = CARRY(J1_Cont_DIV[20] & (!J1L41));


--J1_Cont_DIV[21] is SEG7_Driver:u8|Cont_DIV[21]
--operation mode is arithmetic

J1_Cont_DIV[21]_carry_eqn = J1L43;
J1_Cont_DIV[21]_lut_out = J1_Cont_DIV[21] $ (J1_Cont_DIV[21]_carry_eqn);
J1_Cont_DIV[21] = DFFEAS(J1_Cont_DIV[21]_lut_out, OSC_50, KEY[0], , , , , J1L78, );

--J1L45 is SEG7_Driver:u8|Cont_DIV[21]~442
--operation mode is arithmetic

J1L45 = CARRY(!J1L43 # !J1_Cont_DIV[21]);


--J1_Cont_DIV[22] is SEG7_Driver:u8|Cont_DIV[22]
--operation mode is arithmetic

J1_Cont_DIV[22]_carry_eqn = J1L45;
J1_Cont_DIV[22]_lut_out = J1_Cont_DIV[22] $ (!J1_Cont_DIV[22]_carry_eqn);
J1_Cont_DIV[22] = DFFEAS(J1_Cont_DIV[22]_lut_out, OSC_50, KEY[0], , , , , J1L78, );

--J1L47 is SEG7_Driver:u8|Cont_DIV[22]~446
--operation mode is arithmetic

J1L47 = CARRY(J1_Cont_DIV[22] & (!J1L45));


--J1_Cont_DIV[23] is SEG7_Driver:u8|Cont_DIV[23]
--operation mode is arithmetic

J1_Cont_DIV[23]_carry_eqn = J1L47;
J1_Cont_DIV[23]_lut_out = J1_Cont_DIV[23] $ (J1_Cont_DIV[23]_carry_eqn);
J1_Cont_DIV[23] = DFFEAS(J1_Cont_DIV[23]_lut_out, OSC_50, KEY[0], , , , , J1L78, );

--J1L49 is SEG7_Driver:u8|Cont_DIV[23]~450
--operation mode is arithmetic

J1L49 = CARRY(!J1L47 # !J1_Cont_DIV[23]);


--J1L70 is SEG7_Driver:u8|LessThan~459
--operation mode is normal

J1L70 = !J1_Cont_DIV[20] & !J1_Cont_DIV[21] & !J1_Cont_DIV[22] & !J1_Cont_DIV[23];


--J1_Cont_DIV[24] is SEG7_Driver:u8|Cont_DIV[24]
--operation mode is arithmetic

J1_Cont_DIV[24]_carry_eqn = J1L49;
J1_Cont_DIV[24]_lut_out = J1_Cont_DIV[24] $ (!J1_Cont_DIV[24]_carry_eqn);
J1_Cont_DIV[24] = DFFEAS(J1_Cont_DIV[24]_lut_out, OSC_50, KEY[0], , , , , J1L78, );

--J1L51 is SEG7_Driver:u8|Cont_DIV[24]~454
--operation mode is arithmetic

J1L51 = CARRY(J1_Cont_DIV[24] & (!J1L49));


--J1_Cont_DIV[25] is SEG7_Driver:u8|Cont_DIV[25]
--operation mode is arithmetic

J1_Cont_DIV[25]_carry_eqn = J1L51;
J1_Cont_DIV[25]_lut_out = J1_Cont_DIV[25] $ (J1_Cont_DIV[25]_carry_eqn);
J1_Cont_DIV[25] = DFFEAS(J1_Cont_DIV[25]_lut_out, OSC_50, KEY[0], , , , , J1L78, );

--J1L53 is SEG7_Driver:u8|Cont_DIV[25]~458
--operation mode is arithmetic

J1L53 = CARRY(!J1L51 # !J1_Cont_DIV[25]);


--J1_Cont_DIV[26] is SEG7_Driver:u8|Cont_DIV[26]
--operation mode is arithmetic

J1_Cont_DIV[26]_carry_eqn = J1L53;
J1_Cont_DIV[26]_lut_out = J1_Cont_DIV[26] $ (!J1_Cont_DIV[26]_carry_eqn);
J1_Cont_DIV[26] = DFFEAS(J1_Cont_DIV[26]_lut_out, OSC_50, KEY[0], , , , , J1L78, );

--J1L55 is SEG7_Driver:u8|Cont_DIV[26]~462
--operation mode is arithmetic

J1L55 = CARRY(J1_Cont_DIV[26] & (!J1L53));


--J1_Cont_DIV[27] is SEG7_Driver:u8|Cont_DIV[27]
--operation mode is arithmetic

J1_Cont_DIV[27]_carry_eqn = J1L55;
J1_Cont_DIV[27]_lut_out = J1_Cont_DIV[27] $ (J1_Cont_DIV[27]_carry_eqn);
J1_Cont_DIV[27] = DFFEAS(J1_Cont_DIV[27]_lut_out, OSC_50, KEY[0], , , , , J1L78, );

--J1L57 is SEG7_Driver:u8|Cont_DIV[27]~466
--operation mode is arithmetic

J1L57 = CARRY(!J1L55 # !J1_Cont_DIV[27]);


--J1L71 is SEG7_Driver:u8|LessThan~460
--operation mode is normal

J1L71 = !J1_Cont_DIV[24] & !J1_Cont_DIV[25] & !J1_Cont_DIV[26] & !J1_Cont_DIV[27];


--J1_Cont_DIV[28] is SEG7_Driver:u8|Cont_DIV[28]
--operation mode is arithmetic

J1_Cont_DIV[28]_carry_eqn = J1L57;
J1_Cont_DIV[28]_lut_out = J1_Cont_DIV[28] $ (!J1_Cont_DIV[28]_carry_eqn);
J1_Cont_DIV[28] = DFFEAS(J1_Cont_DIV[28]_lut_out, OSC_50, KEY[0], , , , , J1L78, );

--J1L59 is SEG7_Driver:u8|Cont_DIV[28]~470
--operation mode is arithmetic

J1L59 = CARRY(J1_Cont_DIV[28] & (!J1L57));


--J1_Cont_DIV[29] is SEG7_Driver:u8|Cont_DIV[29]
--operation mode is arithmetic

J1_Cont_DIV[29]_carry_eqn = J1L59;
J1_Cont_DIV[29]_lut_out = J1_Cont_DIV[29] $ (J1_Cont_DIV[29]_carry_eqn);
J1_Cont_DIV[29] = DFFEAS(J1_Cont_DIV[29]_lut_out, OSC_50, KEY[0], , , , , J1L78, );

--J1L61 is SEG7_Driver:u8|Cont_DIV[29]~474
--operation mode is arithmetic

J1L61 = CARRY(!J1L59 # !J1_Cont_DIV[29]);


--J1_Cont_DIV[30] is SEG7_Driver:u8|Cont_DIV[30]
--operation mode is arithmetic

J1_Cont_DIV[30]_carry_eqn = J1L61;
J1_Cont_DIV[30]_lut_out = J1_Cont_DIV[30] $ (!J1_Cont_DIV[30]_carry_eqn);
J1_Cont_DIV[30] = DFFEAS(J1_Cont_DIV[30]_lut_out, OSC_50, KEY[0], , , , , J1L78, );

--J1L63 is SEG7_Driver:u8|Cont_DIV[30]~478
--operation mode is arithmetic

J1L63 = CARRY(J1_Cont_DIV[30] & (!J1L61));


--J1_Cont_DIV[31] is SEG7_Driver:u8|Cont_DIV[31]
--operation mode is normal

J1_Cont_DIV[31]_carry_eqn = J1L63;
J1_Cont_DIV[31]_lut_out = J1_Cont_DIV[31] $ (J1_Cont_DIV[31]_carry_eqn);
J1_Cont_DIV[31] = DFFEAS(J1_Cont_DIV[31]_lut_out, OSC_50, KEY[0], , , , , J1L78, );


--J1L72 is SEG7_Driver:u8|LessThan~461
--operation mode is normal

J1L72 = !J1_Cont_DIV[28] & !J1_Cont_DIV[29] & !J1_Cont_DIV[30] & !J1_Cont_DIV[31];


--J1L73 is SEG7_Driver:u8|LessThan~462
--operation mode is normal

J1L73 = J1L69 & J1L70 & J1L71 & J1L72;


--J1_Cont_DIV[9] is SEG7_Driver:u8|Cont_DIV[9]
--operation mode is arithmetic

J1_Cont_DIV[9]_carry_eqn = J1L19;
J1_Cont_DIV[9]_lut_out = J1_Cont_DIV[9] $ (J1_Cont_DIV[9]_carry_eqn);
J1_Cont_DIV[9] = DFFEAS(J1_Cont_DIV[9]_lut_out, OSC_50, KEY[0], , , , , J1L78, );

--J1L21 is SEG7_Driver:u8|Cont_DIV[9]~486
--operation mode is arithmetic

J1L21 = CARRY(!J1L19 # !J1_Cont_DIV[9]);


--J1_Cont_DIV[10] is SEG7_Driver:u8|Cont_DIV[10]
--operation mode is arithmetic

J1_Cont_DIV[10]_carry_eqn = J1L21;
J1_Cont_DIV[10]_lut_out = J1_Cont_DIV[10] $ (!J1_Cont_DIV[10]_carry_eqn);
J1_Cont_DIV[10] = DFFEAS(J1_Cont_DIV[10]_lut_out, OSC_50, KEY[0], , , , , J1L78, );

--J1L23 is SEG7_Driver:u8|Cont_DIV[10]~490
--operation mode is arithmetic

J1L23 = CARRY(J1_Cont_DIV[10] & (!J1L21));


--J1_Cont_DIV[11] is SEG7_Driver:u8|Cont_DIV[11]
--operation mode is arithmetic

J1_Cont_DIV[11]_carry_eqn = J1L23;
J1_Cont_DIV[11]_lut_out = J1_Cont_DIV[11] $ (J1_Cont_DIV[11]_carry_eqn);
J1_Cont_DIV[11] = DFFEAS(J1_Cont_DIV[11]_lut_out, OSC_50, KEY[0], , , , , J1L78, );

--J1L25 is SEG7_Driver:u8|Cont_DIV[11]~494
--operation mode is arithmetic

J1L25 = CARRY(!J1L23 # !J1_Cont_DIV[11]);


--J1_Cont_DIV[12] is SEG7_Driver:u8|Cont_DIV[12]
--operation mode is arithmetic

J1_Cont_DIV[12]_carry_eqn = J1L25;
J1_Cont_DIV[12]_lut_out = J1_Cont_DIV[12] $ (!J1_Cont_DIV[12]_carry_eqn);
J1_Cont_DIV[12] = DFFEAS(J1_Cont_DIV[12]_lut_out, OSC_50, KEY[0], , , , , J1L78, );

--J1L27 is SEG7_Driver:u8|Cont_DIV[12]~498
--operation mode is arithmetic

J1L27 = CARRY(J1_Cont_DIV[12] & (!J1L25));


--J1L74 is SEG7_Driver:u8|LessThan~463
--operation mode is normal

J1L74 = !J1_Cont_DIV[12] # !J1_Cont_DIV[11] # !J1_Cont_DIV[10] # !J1_Cont_DIV[9];


--J1_Cont_DIV[2] is SEG7_Driver:u8|Cont_DIV[2]
--operation mode is arithmetic

J1_Cont_DIV[2]_carry_eqn = J1L5;
J1_Cont_DIV[2]_lut_out = J1_Cont_DIV[2] $ (!J1_Cont_DIV[2]_carry_eqn);
J1_Cont_DIV[2] = DFFEAS(J1_Cont_DIV[2]_lut_out, OSC_50, KEY[0], , , , , J1L78, );

--J1L7 is SEG7_Driver:u8|Cont_DIV[2]~502
--operation mode is arithmetic

J1L7 = CARRY(J1_Cont_DIV[2] & (!J1L5));


--J1_Cont_DIV[3] is SEG7_Driver:u8|Cont_DIV[3]
--operation mode is arithmetic

J1_Cont_DIV[3]_carry_eqn = J1L7;
J1_Cont_DIV[3]_lut_out = J1_Cont_DIV[3] $ (J1_Cont_DIV[3]_carry_eqn);
J1_Cont_DIV[3] = DFFEAS(J1_Cont_DIV[3]_lut_out, OSC_50, KEY[0], , , , , J1L78, );

--J1L9 is SEG7_Driver:u8|Cont_DIV[3]~506
--operation mode is arithmetic

J1L9 = CARRY(!J1L7 # !J1_Cont_DIV[3]);


--J1_Cont_DIV[4] is SEG7_Driver:u8|Cont_DIV[4]
--operation mode is arithmetic

J1_Cont_DIV[4]_carry_eqn = J1L9;
J1_Cont_DIV[4]_lut_out = J1_Cont_DIV[4] $ (!J1_Cont_DIV[4]_carry_eqn);
J1_Cont_DIV[4] = DFFEAS(J1_Cont_DIV[4]_lut_out, OSC_50, KEY[0], , , , , J1L78, );

--J1L11 is SEG7_Driver:u8|Cont_DIV[4]~510
--operation mode is arithmetic

J1L11 = CARRY(J1_Cont_DIV[4] & (!J1L9));


--J1_Cont_DIV[5] is SEG7_Driver:u8|Cont_DIV[5]
--operation mode is arithmetic

J1_Cont_DIV[5]_carry_eqn = J1L11;
J1_Cont_DIV[5]_lut_out = J1_Cont_DIV[5] $ (J1_Cont_DIV[5]_carry_eqn);
J1_Cont_DIV[5] = DFFEAS(J1_Cont_DIV[5]_lut_out, OSC_50, KEY[0], , , , , J1L78, );

--J1L13 is SEG7_Driver:u8|Cont_DIV[5]~514
--operation mode is arithmetic

J1L13 = CARRY(!J1L11 # !J1_Cont_DIV[5]);


--J1L75 is SEG7_Driver:u8|LessThan~464
--operation mode is normal

J1L75 = !J1_Cont_DIV[5] # !J1_Cont_DIV[4] # !J1_Cont_DIV[3] # !J1_Cont_DIV[2];


--J1_Cont_DIV[6] is SEG7_Driver:u8|Cont_DIV[6]
--operation mode is arithmetic

J1_Cont_DIV[6]_carry_eqn = J1L13;
J1_Cont_DIV[6]_lut_out = J1_Cont_DIV[6] $ (!J1_Cont_DIV[6]_carry_eqn);
J1_Cont_DIV[6] = DFFEAS(J1_Cont_DIV[6]_lut_out, OSC_50, KEY[0], , , , , J1L78, );

--J1L15 is SEG7_Driver:u8|Cont_DIV[6]~518
--operation mode is arithmetic

J1L15 = CARRY(J1_Cont_DIV[6] & (!J1L13));


--J1_Cont_DIV[7] is SEG7_Driver:u8|Cont_DIV[7]
--operation mode is arithmetic

J1_Cont_DIV[7]_carry_eqn = J1L15;
J1_Cont_DIV[7]_lut_out = J1_Cont_DIV[7] $ (J1_Cont_DIV[7]_carry_eqn);
J1_Cont_DIV[7] = DFFEAS(J1_Cont_DIV[7]_lut_out, OSC_50, KEY[0], , , , , J1L78, );

--J1L17 is SEG7_Driver:u8|Cont_DIV[7]~522
--operation mode is arithmetic

J1L17 = CARRY(!J1L15 # !J1_Cont_DIV[7]);


--J1L76 is SEG7_Driver:u8|LessThan~465
--operation mode is normal

J1L76 = J1L75 & !J1_Cont_DIV[6] # !J1_Cont_DIV[7];


--J1_Cont_DIV[8] is SEG7_Driver:u8|Cont_DIV[8]
--operation mode is arithmetic

J1_Cont_DIV[8]_carry_eqn = J1L17;
J1_Cont_DIV[8]_lut_out = J1_Cont_DIV[8] $ (!J1_Cont_DIV[8]_carry_eqn);
J1_Cont_DIV[8] = DFFEAS(J1_Cont_DIV[8]_lut_out, OSC_50, KEY[0], , , , , J1L78, );

--J1L19 is SEG7_Driver:u8|Cont_DIV[8]~526
--operation mode is arithmetic

J1L19 = CARRY(J1_Cont_DIV[8] & (!J1L17));


--J1_Cont_DIV[13] is SEG7_Driver:u8|Cont_DIV[13]
--operation mode is arithmetic

J1_Cont_DIV[13]_carry_eqn = J1L27;
J1_Cont_DIV[13]_lut_out = J1_Cont_DIV[13] $ (J1_Cont_DIV[13]_carry_eqn);
J1_Cont_DIV[13] = DFFEAS(J1_Cont_DIV[13]_lut_out, OSC_50, KEY[0], , , , , J1L78, );

--J1L29 is SEG7_Driver:u8|Cont_DIV[13]~530
--operation mode is arithmetic

J1L29 = CARRY(!J1L27 # !J1_Cont_DIV[13]);


--J1L77 is SEG7_Driver:u8|LessThan~466
--operation mode is normal

J1L77 = J1L74 # J1L76 & !J1_Cont_DIV[8] # !J1_Cont_DIV[13];


--J1_Cont_DIV[14] is SEG7_Driver:u8|Cont_DIV[14]
--operation mode is arithmetic

J1_Cont_DIV[14]_carry_eqn = J1L29;
J1_Cont_DIV[14]_lut_out = J1_Cont_DIV[14] $ (!J1_Cont_DIV[14]_carry_eqn);
J1_Cont_DIV[14] = DFFEAS(J1_Cont_DIV[14]_lut_out, OSC_50, KEY[0], , , , , J1L78, );

--J1L31 is SEG7_Driver:u8|Cont_DIV[14]~534
--operation mode is arithmetic

J1L31 = CARRY(J1_Cont_DIV[14] & (!J1L29));


--J1_Cont_DIV[15] is SEG7_Driver:u8|Cont_DIV[15]
--operation mode is arithmetic

J1_Cont_DIV[15]_carry_eqn = J1L31;
J1_Cont_DIV[15]_lut_out = J1_Cont_DIV[15] $ (J1_Cont_DIV[15]_carry_eqn);
J1_Cont_DIV[15] = DFFEAS(J1_Cont_DIV[15]_lut_out, OSC_50, KEY[0], , , , , J1L78, );

--J1L33 is SEG7_Driver:u8|Cont_DIV[15]~538
--operation mode is arithmetic

J1L33 = CARRY(!J1L31 # !J1_Cont_DIV[15]);


--J1L78 is SEG7_Driver:u8|LessThan~467
--operation mode is normal

J1L78 = J1_Cont_DIV[15] & (J1_Cont_DIV[14] # !J1L77) # !J1L73;


--G1_OUT_VALID is Sdram_Control_4Port:u6|OUT_VALID
--operation mode is normal

G1_OUT_VALID_lut_out = G1_Read & (G1L24 # G1_OUT_VALID & G1L20) # !G1_Read & G1_OUT_VALID;
G1_OUT_VALID = DFFEAS(G1_OUT_VALID_lut_out, LB1__clk0, VCC, , , , , , );


--G1_RD_MASK[1] is Sdram_Control_4Port:u6|RD_MASK[1]
--operation mode is normal

G1_RD_MASK[1]_lut_out = X17_dffe5a[8] & !X8_dffe5a[8] & !X2_dffe5a[8] & !G1_mRD_DONE;
G1_RD_MASK[1] = DFFEAS(G1_RD_MASK[1]_lut_out, LB1__clk0, VCC, , G1L198, , , , );


--GB4_b_full is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_fefifo_htc:write_state|b_full
--operation mode is normal

GB4_b_full_lut_out = X23_dffe5a[8] & GB4L2 & GB4L3;
GB4_b_full = DFFEAS(GB4_b_full_lut_out, LB1__clk0, D1_oRST_0, , , , , , );


--W4L2 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|valid_wreq~21
--operation mode is normal

W4L2 = G1_OUT_VALID & G1_RD_MASK[1] & (!GB4_b_full);


--FB4_b_non_empty is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_fefifo_ctc:read_state|b_non_empty
--operation mode is normal

FB4_b_non_empty_lut_out = FB4_b_non_empty & (!FB4L3 & FB4_b_one # !FB4L4) # !FB4_b_non_empty & !FB4L3;
FB4_b_non_empty = DFFEAS(FB4_b_non_empty_lut_out, CCD_MCLK, D1_oRST_0, , , , , , );


--B1_REQ is VGA_DATA_REQ:u0|REQ
--operation mode is normal

B1_REQ_lut_out = !B1L6 # !B1L5 # !B1L4 # !B1L3;
B1_REQ = DFFEAS(B1_REQ_lut_out, CCD_MCLK, D1_oRST_1, , , , , , );


--W4L1 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|valid_rreq~9
--operation mode is normal

W4L1 = FB4_b_non_empty & B1_REQ;


--G1_mDATAOUT[6] is Sdram_Control_4Port:u6|mDATAOUT[6]
--operation mode is normal

G1_mDATAOUT[6]_lut_out = A1L154;
G1_mDATAOUT[6] = DFFEAS(G1_mDATAOUT[6]_lut_out, LB1__clk0, VCC, , , , , , );


--EB8_power_modified_counter_values[0] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:wrptr_g|power_modified_counter_values[0]
--operation mode is arithmetic

EB8_power_modified_counter_values[0]_carry_eqn = EB8L19;
EB8_power_modified_counter_values[0]_lut_out = EB8_power_modified_counter_values[0] $ (W4L2 & !EB8_power_modified_counter_values[0]_carry_eqn);
EB8_power_modified_counter_values[0] = DFFEAS(EB8_power_modified_counter_values[0]_lut_out, LB1__clk0, D1_oRST_0, , , , , , );

--EB8L2 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:wrptr_g|countera0~COUT
--operation mode is arithmetic

EB8L2 = CARRY(!EB8L19 # !W4L2);


--EB8_power_modified_counter_values[1] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:wrptr_g|power_modified_counter_values[1]
--operation mode is arithmetic

EB8_power_modified_counter_values[1]_carry_eqn = EB8L2;
EB8_power_modified_counter_values[1]_lut_out = EB8_power_modified_counter_values[1] $ (EB8_power_modified_counter_values[0] & !EB8_power_modified_counter_values[1]_carry_eqn);
EB8_power_modified_counter_values[1] = DFFEAS(EB8_power_modified_counter_values[1]_lut_out, LB1__clk0, D1_oRST_0, , , , , , );

--EB8L4 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:wrptr_g|countera1~COUT
--operation mode is arithmetic

EB8L4 = CARRY(!EB8_power_modified_counter_values[0] & (!EB8L2));


--EB8_power_modified_counter_values[2] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:wrptr_g|power_modified_counter_values[2]
--operation mode is arithmetic

EB8_power_modified_counter_values[2]_carry_eqn = EB8L4;
EB8_power_modified_counter_values[2]_lut_out = EB8_power_modified_counter_values[2] $ (EB8_power_modified_counter_values[1] & EB8_power_modified_counter_values[2]_carry_eqn);
EB8_power_modified_counter_values[2] = DFFEAS(EB8_power_modified_counter_values[2]_lut_out, LB1__clk0, D1_oRST_0, , , , , , );

--EB8L6 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:wrptr_g|countera2~COUT
--operation mode is arithmetic

EB8L6 = CARRY(EB8_power_modified_counter_values[1] # !EB8L4);


--EB8_power_modified_counter_values[3] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:wrptr_g|power_modified_counter_values[3]
--operation mode is arithmetic

EB8_power_modified_counter_values[3]_carry_eqn = EB8L6;
EB8_power_modified_counter_values[3]_lut_out = EB8_power_modified_counter_values[3] $ (EB8_power_modified_counter_values[2] & !EB8_power_modified_counter_values[3]_carry_eqn);
EB8_power_modified_counter_values[3] = DFFEAS(EB8_power_modified_counter_values[3]_lut_out, LB1__clk0, D1_oRST_0, , , , , , );

--EB8L8 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:wrptr_g|countera3~COUT
--operation mode is arithmetic

EB8L8 = CARRY(!EB8_power_modified_counter_values[2] & (!EB8L6));


--EB8_power_modified_counter_values[4] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:wrptr_g|power_modified_counter_values[4]
--operation mode is arithmetic

EB8_power_modified_counter_values[4]_carry_eqn = EB8L8;
EB8_power_modified_counter_values[4]_lut_out = EB8_power_modified_counter_values[4] $ (EB8_power_modified_counter_values[3] & EB8_power_modified_counter_values[4]_carry_eqn);
EB8_power_modified_counter_values[4] = DFFEAS(EB8_power_modified_counter_values[4]_lut_out, LB1__clk0, D1_oRST_0, , , , , , );

--EB8L10 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:wrptr_g|countera4~COUT
--operation mode is arithmetic

EB8L10 = CARRY(EB8_power_modified_counter_values[3] # !EB8L8);


--EB8_power_modified_counter_values[5] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:wrptr_g|power_modified_counter_values[5]
--operation mode is arithmetic

EB8_power_modified_counter_values[5]_carry_eqn = EB8L10;
EB8_power_modified_counter_values[5]_lut_out = EB8_power_modified_counter_values[5] $ (EB8_power_modified_counter_values[4] & !EB8_power_modified_counter_values[5]_carry_eqn);
EB8_power_modified_counter_values[5] = DFFEAS(EB8_power_modified_counter_values[5]_lut_out, LB1__clk0, D1_oRST_0, , , , , , );

--EB8L12 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:wrptr_g|countera5~COUT
--operation mode is arithmetic

EB8L12 = CARRY(!EB8_power_modified_counter_values[4] & (!EB8L10));


--EB8_power_modified_counter_values[6] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:wrptr_g|power_modified_counter_values[6]
--operation mode is arithmetic

EB8_power_modified_counter_values[6]_carry_eqn = EB8L12;
EB8_power_modified_counter_values[6]_lut_out = EB8_power_modified_counter_values[6] $ (EB8_power_modified_counter_values[5] & EB8_power_modified_counter_values[6]_carry_eqn);
EB8_power_modified_counter_values[6] = DFFEAS(EB8_power_modified_counter_values[6]_lut_out, LB1__clk0, D1_oRST_0, , , , , , );

--EB8L14 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:wrptr_g|countera6~COUT
--operation mode is arithmetic

EB8L14 = CARRY(EB8_power_modified_counter_values[5] # !EB8L12);


--EB8_power_modified_counter_values[7] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:wrptr_g|power_modified_counter_values[7]
--operation mode is arithmetic

EB8_power_modified_counter_values[7]_carry_eqn = EB8L14;
EB8_power_modified_counter_values[7]_lut_out = EB8_power_modified_counter_values[7] $ (EB8_power_modified_counter_values[6] & !EB8_power_modified_counter_values[7]_carry_eqn);
EB8_power_modified_counter_values[7] = DFFEAS(EB8_power_modified_counter_values[7]_lut_out, LB1__clk0, D1_oRST_0, , , , , , );

--EB8L16 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:wrptr_g|countera7~COUT
--operation mode is arithmetic

EB8L16 = CARRY(!EB8_power_modified_counter_values[6] & (!EB8L14));


--EB8_power_modified_counter_values[8] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:wrptr_g|power_modified_counter_values[8]
--operation mode is normal

EB8_power_modified_counter_values[8]_carry_eqn = EB8L16;
EB8_power_modified_counter_values[8]_lut_out = EB8_power_modified_counter_values[8] $ (EB8_power_modified_counter_values[8]_carry_eqn);
EB8_power_modified_counter_values[8] = DFFEAS(EB8_power_modified_counter_values[8]_lut_out, LB1__clk0, D1_oRST_0, , , , , , );


--EB7_power_modified_counter_values[0] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:rdptr_g|power_modified_counter_values[0]
--operation mode is arithmetic

EB7_power_modified_counter_values[0]_carry_eqn = EB7L19;
EB7_power_modified_counter_values[0]_lut_out = EB7_power_modified_counter_values[0] $ (W4L1 & !EB7_power_modified_counter_values[0]_carry_eqn);
EB7_power_modified_counter_values[0] = DFFEAS(EB7_power_modified_counter_values[0]_lut_out, CCD_MCLK, D1_oRST_0, , , , , , );

--EB7L2 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:rdptr_g|countera0~COUT
--operation mode is arithmetic

EB7L2 = CARRY(!EB7L19 # !W4L1);


--EB7_power_modified_counter_values[1] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:rdptr_g|power_modified_counter_values[1]
--operation mode is arithmetic

EB7_power_modified_counter_values[1]_carry_eqn = EB7L2;
EB7_power_modified_counter_values[1]_lut_out = EB7_power_modified_counter_values[1] $ (EB7_power_modified_counter_values[0] & !EB7_power_modified_counter_values[1]_carry_eqn);
EB7_power_modified_counter_values[1] = DFFEAS(EB7_power_modified_counter_values[1]_lut_out, CCD_MCLK, D1_oRST_0, , , , , , );

--EB7L4 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:rdptr_g|countera1~COUT
--operation mode is arithmetic

EB7L4 = CARRY(!EB7_power_modified_counter_values[0] & (!EB7L2));


--EB7_power_modified_counter_values[2] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:rdptr_g|power_modified_counter_values[2]
--operation mode is arithmetic

EB7_power_modified_counter_values[2]_carry_eqn = EB7L4;
EB7_power_modified_counter_values[2]_lut_out = EB7_power_modified_counter_values[2] $ (EB7_power_modified_counter_values[1] & EB7_power_modified_counter_values[2]_carry_eqn);
EB7_power_modified_counter_values[2] = DFFEAS(EB7_power_modified_counter_values[2]_lut_out, CCD_MCLK, D1_oRST_0, , , , , , );

--EB7L6 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:rdptr_g|countera2~COUT
--operation mode is arithmetic

EB7L6 = CARRY(EB7_power_modified_counter_values[1] # !EB7L4);


--EB7_power_modified_counter_values[3] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:rdptr_g|power_modified_counter_values[3]
--operation mode is arithmetic

EB7_power_modified_counter_values[3]_carry_eqn = EB7L6;
EB7_power_modified_counter_values[3]_lut_out = EB7_power_modified_counter_values[3] $ (EB7_power_modified_counter_values[2] & !EB7_power_modified_counter_values[3]_carry_eqn);
EB7_power_modified_counter_values[3] = DFFEAS(EB7_power_modified_counter_values[3]_lut_out, CCD_MCLK, D1_oRST_0, , , , , , );

--EB7L8 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:rdptr_g|countera3~COUT
--operation mode is arithmetic

EB7L8 = CARRY(!EB7_power_modified_counter_values[2] & (!EB7L6));


--EB7_power_modified_counter_values[4] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:rdptr_g|power_modified_counter_values[4]
--operation mode is arithmetic

EB7_power_modified_counter_values[4]_carry_eqn = EB7L8;
EB7_power_modified_counter_values[4]_lut_out = EB7_power_modified_counter_values[4] $ (EB7_power_modified_counter_values[3] & EB7_power_modified_counter_values[4]_carry_eqn);
EB7_power_modified_counter_values[4] = DFFEAS(EB7_power_modified_counter_values[4]_lut_out, CCD_MCLK, D1_oRST_0, , , , , , );

--EB7L10 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:rdptr_g|countera4~COUT
--operation mode is arithmetic

EB7L10 = CARRY(EB7_power_modified_counter_values[3] # !EB7L8);


--EB7_power_modified_counter_values[5] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:rdptr_g|power_modified_counter_values[5]
--operation mode is arithmetic

EB7_power_modified_counter_values[5]_carry_eqn = EB7L10;
EB7_power_modified_counter_values[5]_lut_out = EB7_power_modified_counter_values[5] $ (EB7_power_modified_counter_values[4] & !EB7_power_modified_counter_values[5]_carry_eqn);
EB7_power_modified_counter_values[5] = DFFEAS(EB7_power_modified_counter_values[5]_lut_out, CCD_MCLK, D1_oRST_0, , , , , , );

--EB7L12 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:rdptr_g|countera5~COUT
--operation mode is arithmetic

EB7L12 = CARRY(!EB7_power_modified_counter_values[4] & (!EB7L10));


--EB7_power_modified_counter_values[6] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:rdptr_g|power_modified_counter_values[6]
--operation mode is arithmetic

EB7_power_modified_counter_values[6]_carry_eqn = EB7L12;
EB7_power_modified_counter_values[6]_lut_out = EB7_power_modified_counter_values[6] $ (EB7_power_modified_counter_values[5] & EB7_power_modified_counter_values[6]_carry_eqn);
EB7_power_modified_counter_values[6] = DFFEAS(EB7_power_modified_counter_values[6]_lut_out, CCD_MCLK, D1_oRST_0, , , , , , );

--EB7L14 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:rdptr_g|countera6~COUT
--operation mode is arithmetic

EB7L14 = CARRY(EB7_power_modified_counter_values[5] # !EB7L12);


--EB7_power_modified_counter_values[7] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:rdptr_g|power_modified_counter_values[7]
--operation mode is arithmetic

EB7_power_modified_counter_values[7]_carry_eqn = EB7L14;
EB7_power_modified_counter_values[7]_lut_out = EB7_power_modified_counter_values[7] $ (EB7_power_modified_counter_values[6] & !EB7_power_modified_counter_values[7]_carry_eqn);
EB7_power_modified_counter_values[7] = DFFEAS(EB7_power_modified_counter_values[7]_lut_out, CCD_MCLK, D1_oRST_0, , , , , , );

--EB7L16 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:rdptr_g|countera7~COUT
--operation mode is arithmetic

EB7L16 = CARRY(!EB7_power_modified_counter_values[6] & (!EB7L14));


--EB7_power_modified_counter_values[8] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:rdptr_g|power_modified_counter_values[8]
--operation mode is normal

EB7_power_modified_counter_values[8]_carry_eqn = EB7L16;
EB7_power_modified_counter_values[8]_lut_out = EB7_power_modified_counter_values[8] $ (EB7_power_modified_counter_values[8]_carry_eqn);
EB7_power_modified_counter_values[8] = DFFEAS(EB7_power_modified_counter_values[8]_lut_out, CCD_MCLK, D1_oRST_0, , , , , , );


--G1_mDATAOUT[7] is Sdram_Control_4Port:u6|mDATAOUT[7]
--operation mode is normal

G1_mDATAOUT[7]_lut_out = A1L156;
G1_mDATAOUT[7] = DFFEAS(G1_mDATAOUT[7]_lut_out, LB1__clk0, VCC, , , , , , );


--G1_mDATAOUT[8] is Sdram_Control_4Port:u6|mDATAOUT[8]
--operation mode is normal

G1_mDATAOUT[8]_lut_out = A1L158;
G1_mDATAOUT[8] = DFFEAS(G1_mDATAOUT[8]_lut_out, LB1__clk0, VCC, , , , , , );


--G1_mDATAOUT[9] is Sdram_Control_4Port:u6|mDATAOUT[9]
--operation mode is normal

G1_mDATAOUT[9]_lut_out = A1L160;
G1_mDATAOUT[9] = DFFEAS(G1_mDATAOUT[9]_lut_out, LB1__clk0, VCC, , , , , , );


--G1_RD_MASK[0] is Sdram_Control_4Port:u6|RD_MASK[0]
--operation mode is normal

G1_RD_MASK[0]_lut_out = !X17_dffe5a[8] & !X8_dffe5a[8] & !X2_dffe5a[8] & !G1_mRD_DONE;
G1_RD_MASK[0] = DFFEAS(G1_RD_MASK[0]_lut_out, LB1__clk0, VCC, , G1L198, , , , );


--GB3_b_full is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_fefifo_htc:write_state|b_full
--operation mode is normal

GB3_b_full_lut_out = X17_dffe5a[7] & GB3L2 & GB3L3;
GB3_b_full = DFFEAS(GB3_b_full_lut_out, LB1__clk0, D1_oRST_0, , , , , , );


--W3L2 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|valid_wreq~21
--operation mode is normal

W3L2 = G1_OUT_VALID & G1_RD_MASK[0] & (!GB3_b_full);


--FB3_b_non_empty is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_fefifo_ctc:read_state|b_non_empty
--operation mode is normal

FB3_b_non_empty_lut_out = FB3_b_non_empty & (!FB3L3 & FB3_b_one # !FB3L4) # !FB3_b_non_empty & !FB3L3;
FB3_b_non_empty = DFFEAS(FB3_b_non_empty_lut_out, CCD_MCLK, D1_oRST_0, , , , , , );


--W3L1 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|valid_rreq~9
--operation mode is normal

W3L1 = B1_REQ & FB3_b_non_empty;


--G1_mDATAOUT[11] is Sdram_Control_4Port:u6|mDATAOUT[11]
--operation mode is normal

G1_mDATAOUT[11]_lut_out = A1L163;
G1_mDATAOUT[11] = DFFEAS(G1_mDATAOUT[11]_lut_out, LB1__clk0, VCC, , , , , , );


--EB6_power_modified_counter_values[0] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:wrptr_g|power_modified_counter_values[0]
--operation mode is arithmetic

EB6_power_modified_counter_values[0]_carry_eqn = EB6L19;
EB6_power_modified_counter_values[0]_lut_out = EB6_power_modified_counter_values[0] $ (W3L2 & !EB6_power_modified_counter_values[0]_carry_eqn);
EB6_power_modified_counter_values[0] = DFFEAS(EB6_power_modified_counter_values[0]_lut_out, LB1__clk0, D1_oRST_0, , , , , , );

--EB6L2 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:wrptr_g|countera0~COUT
--operation mode is arithmetic

EB6L2 = CARRY(!EB6L19 # !W3L2);


--EB6_power_modified_counter_values[1] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:wrptr_g|power_modified_counter_values[1]
--operation mode is arithmetic

EB6_power_modified_counter_values[1]_carry_eqn = EB6L2;
EB6_power_modified_counter_values[1]_lut_out = EB6_power_modified_counter_values[1] $ (EB6_power_modified_counter_values[0] & !EB6_power_modified_counter_values[1]_carry_eqn);
EB6_power_modified_counter_values[1] = DFFEAS(EB6_power_modified_counter_values[1]_lut_out, LB1__clk0, D1_oRST_0, , , , , , );

--EB6L4 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:wrptr_g|countera1~COUT
--operation mode is arithmetic

EB6L4 = CARRY(!EB6_power_modified_counter_values[0] & (!EB6L2));


--EB6_power_modified_counter_values[2] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:wrptr_g|power_modified_counter_values[2]
--operation mode is arithmetic

EB6_power_modified_counter_values[2]_carry_eqn = EB6L4;
EB6_power_modified_counter_values[2]_lut_out = EB6_power_modified_counter_values[2] $ (EB6_power_modified_counter_values[1] & EB6_power_modified_counter_values[2]_carry_eqn);
EB6_power_modified_counter_values[2] = DFFEAS(EB6_power_modified_counter_values[2]_lut_out, LB1__clk0, D1_oRST_0, , , , , , );

--EB6L6 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:wrptr_g|countera2~COUT
--operation mode is arithmetic

EB6L6 = CARRY(EB6_power_modified_counter_values[1] # !EB6L4);


--EB6_power_modified_counter_values[3] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:wrptr_g|power_modified_counter_values[3]
--operation mode is arithmetic

EB6_power_modified_counter_values[3]_carry_eqn = EB6L6;
EB6_power_modified_counter_values[3]_lut_out = EB6_power_modified_counter_values[3] $ (EB6_power_modified_counter_values[2] & !EB6_power_modified_counter_values[3]_carry_eqn);
EB6_power_modified_counter_values[3] = DFFEAS(EB6_power_modified_counter_values[3]_lut_out, LB1__clk0, D1_oRST_0, , , , , , );

--EB6L8 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:wrptr_g|countera3~COUT
--operation mode is arithmetic

EB6L8 = CARRY(!EB6_power_modified_counter_values[2] & (!EB6L6));


--EB6_power_modified_counter_values[4] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:wrptr_g|power_modified_counter_values[4]
--operation mode is arithmetic

EB6_power_modified_counter_values[4]_carry_eqn = EB6L8;
EB6_power_modified_counter_values[4]_lut_out = EB6_power_modified_counter_values[4] $ (EB6_power_modified_counter_values[3] & EB6_power_modified_counter_values[4]_carry_eqn);
EB6_power_modified_counter_values[4] = DFFEAS(EB6_power_modified_counter_values[4]_lut_out, LB1__clk0, D1_oRST_0, , , , , , );

--EB6L10 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:wrptr_g|countera4~COUT
--operation mode is arithmetic

EB6L10 = CARRY(EB6_power_modified_counter_values[3] # !EB6L8);


--EB6_power_modified_counter_values[5] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:wrptr_g|power_modified_counter_values[5]
--operation mode is arithmetic

EB6_power_modified_counter_values[5]_carry_eqn = EB6L10;
EB6_power_modified_counter_values[5]_lut_out = EB6_power_modified_counter_values[5] $ (EB6_power_modified_counter_values[4] & !EB6_power_modified_counter_values[5]_carry_eqn);
EB6_power_modified_counter_values[5] = DFFEAS(EB6_power_modified_counter_values[5]_lut_out, LB1__clk0, D1_oRST_0, , , , , , );

--EB6L12 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:wrptr_g|countera5~COUT
--operation mode is arithmetic

EB6L12 = CARRY(!EB6_power_modified_counter_values[4] & (!EB6L10));


--EB6_power_modified_counter_values[6] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:wrptr_g|power_modified_counter_values[6]
--operation mode is arithmetic

EB6_power_modified_counter_values[6]_carry_eqn = EB6L12;
EB6_power_modified_counter_values[6]_lut_out = EB6_power_modified_counter_values[6] $ (EB6_power_modified_counter_values[5] & EB6_power_modified_counter_values[6]_carry_eqn);
EB6_power_modified_counter_values[6] = DFFEAS(EB6_power_modified_counter_values[6]_lut_out, LB1__clk0, D1_oRST_0, , , , , , );

--EB6L14 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:wrptr_g|countera6~COUT
--operation mode is arithmetic

EB6L14 = CARRY(EB6_power_modified_counter_values[5] # !EB6L12);


--EB6_power_modified_counter_values[7] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:wrptr_g|power_modified_counter_values[7]
--operation mode is arithmetic

EB6_power_modified_counter_values[7]_carry_eqn = EB6L14;
EB6_power_modified_counter_values[7]_lut_out = EB6_power_modified_counter_values[7] $ (EB6_power_modified_counter_values[6] & !EB6_power_modified_counter_values[7]_carry_eqn);
EB6_power_modified_counter_values[7] = DFFEAS(EB6_power_modified_counter_values[7]_lut_out, LB1__clk0, D1_oRST_0, , , , , , );

--EB6L16 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:wrptr_g|countera7~COUT
--operation mode is arithmetic

EB6L16 = CARRY(!EB6_power_modified_counter_values[6] & (!EB6L14));


--EB6_power_modified_counter_values[8] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:wrptr_g|power_modified_counter_values[8]
--operation mode is normal

EB6_power_modified_counter_values[8]_carry_eqn = EB6L16;
EB6_power_modified_counter_values[8]_lut_out = EB6_power_modified_counter_values[8] $ (EB6_power_modified_counter_values[8]_carry_eqn);
EB6_power_modified_counter_values[8] = DFFEAS(EB6_power_modified_counter_values[8]_lut_out, LB1__clk0, D1_oRST_0, , , , , , );


--EB5_power_modified_counter_values[0] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:rdptr_g|power_modified_counter_values[0]
--operation mode is arithmetic

EB5_power_modified_counter_values[0]_carry_eqn = EB5L19;
EB5_power_modified_counter_values[0]_lut_out = EB5_power_modified_counter_values[0] $ (W3L1 & !EB5_power_modified_counter_values[0]_carry_eqn);
EB5_power_modified_counter_values[0] = DFFEAS(EB5_power_modified_counter_values[0]_lut_out, CCD_MCLK, D1_oRST_0, , , , , , );

--EB5L2 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:rdptr_g|countera0~COUT
--operation mode is arithmetic

EB5L2 = CARRY(!EB5L19 # !W3L1);


--EB5_power_modified_counter_values[1] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:rdptr_g|power_modified_counter_values[1]
--operation mode is arithmetic

EB5_power_modified_counter_values[1]_carry_eqn = EB5L2;
EB5_power_modified_counter_values[1]_lut_out = EB5_power_modified_counter_values[1] $ (EB5_power_modified_counter_values[0] & !EB5_power_modified_counter_values[1]_carry_eqn);
EB5_power_modified_counter_values[1] = DFFEAS(EB5_power_modified_counter_values[1]_lut_out, CCD_MCLK, D1_oRST_0, , , , , , );

--EB5L4 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:rdptr_g|countera1~COUT
--operation mode is arithmetic

EB5L4 = CARRY(!EB5_power_modified_counter_values[0] & (!EB5L2));


--EB5_power_modified_counter_values[2] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:rdptr_g|power_modified_counter_values[2]
--operation mode is arithmetic

EB5_power_modified_counter_values[2]_carry_eqn = EB5L4;
EB5_power_modified_counter_values[2]_lut_out = EB5_power_modified_counter_values[2] $ (EB5_power_modified_counter_values[1] & EB5_power_modified_counter_values[2]_carry_eqn);
EB5_power_modified_counter_values[2] = DFFEAS(EB5_power_modified_counter_values[2]_lut_out, CCD_MCLK, D1_oRST_0, , , , , , );

--EB5L6 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:rdptr_g|countera2~COUT
--operation mode is arithmetic

EB5L6 = CARRY(EB5_power_modified_counter_values[1] # !EB5L4);


--EB5_power_modified_counter_values[3] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:rdptr_g|power_modified_counter_values[3]
--operation mode is arithmetic

EB5_power_modified_counter_values[3]_carry_eqn = EB5L6;
EB5_power_modified_counter_values[3]_lut_out = EB5_power_modified_counter_values[3] $ (EB5_power_modified_counter_values[2] & !EB5_power_modified_counter_values[3]_carry_eqn);
EB5_power_modified_counter_values[3] = DFFEAS(EB5_power_modified_counter_values[3]_lut_out, CCD_MCLK, D1_oRST_0, , , , , , );

--EB5L8 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:rdptr_g|countera3~COUT
--operation mode is arithmetic

EB5L8 = CARRY(!EB5_power_modified_counter_values[2] & (!EB5L6));


--EB5_power_modified_counter_values[4] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:rdptr_g|power_modified_counter_values[4]
--operation mode is arithmetic

EB5_power_modified_counter_values[4]_carry_eqn = EB5L8;
EB5_power_modified_counter_values[4]_lut_out = EB5_power_modified_counter_values[4] $ (EB5_power_modified_counter_values[3] & EB5_power_modified_counter_values[4]_carry_eqn);
EB5_power_modified_counter_values[4] = DFFEAS(EB5_power_modified_counter_values[4]_lut_out, CCD_MCLK, D1_oRST_0, , , , , , );

--EB5L10 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:rdptr_g|countera4~COUT
--operation mode is arithmetic

EB5L10 = CARRY(EB5_power_modified_counter_values[3] # !EB5L8);


--EB5_power_modified_counter_values[5] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:rdptr_g|power_modified_counter_values[5]
--operation mode is arithmetic

EB5_power_modified_counter_values[5]_carry_eqn = EB5L10;
EB5_power_modified_counter_values[5]_lut_out = EB5_power_modified_counter_values[5] $ (EB5_power_modified_counter_values[4] & !EB5_power_modified_counter_values[5]_carry_eqn);
EB5_power_modified_counter_values[5] = DFFEAS(EB5_power_modified_counter_values[5]_lut_out, CCD_MCLK, D1_oRST_0, , , , , , );

--EB5L12 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:rdptr_g|countera5~COUT
--operation mode is arithmetic

EB5L12 = CARRY(!EB5_power_modified_counter_values[4] & (!EB5L10));


--EB5_power_modified_counter_values[6] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:rdptr_g|power_modified_counter_values[6]
--operation mode is arithmetic

EB5_power_modified_counter_values[6]_carry_eqn = EB5L12;
EB5_power_modified_counter_values[6]_lut_out = EB5_power_modified_counter_values[6] $ (EB5_power_modified_counter_values[5] & EB5_power_modified_counter_values[6]_carry_eqn);
EB5_power_modified_counter_values[6] = DFFEAS(EB5_power_modified_counter_values[6]_lut_out, CCD_MCLK, D1_oRST_0, , , , , , );

--EB5L14 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:rdptr_g|countera6~COUT
--operation mode is arithmetic

EB5L14 = CARRY(EB5_power_modified_counter_values[5] # !EB5L12);


--EB5_power_modified_counter_values[7] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:rdptr_g|power_modified_counter_values[7]
--operation mode is arithmetic

EB5_power_modified_counter_values[7]_carry_eqn = EB5L14;
EB5_power_modified_counter_values[7]_lut_out = EB5_power_modified_counter_values[7] $ (EB5_power_modified_counter_values[6] & !EB5_power_modified_counter_values[7]_carry_eqn);
EB5_power_modified_counter_values[7] = DFFEAS(EB5_power_modified_counter_values[7]_lut_out, CCD_MCLK, D1_oRST_0, , , , , , );

--EB5L16 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:rdptr_g|countera7~COUT
--operation mode is arithmetic

EB5L16 = CARRY(!EB5_power_modified_counter_values[6] & (!EB5L14));


--EB5_power_modified_counter_values[8] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:rdptr_g|power_modified_counter_values[8]
--operation mode is normal

EB5_power_modified_counter_values[8]_carry_eqn = EB5L16;
EB5_power_modified_counter_values[8]_lut_out = EB5_power_modified_counter_values[8] $ (EB5_power_modified_counter_values[8]_carry_eqn);
EB5_power_modified_counter_values[8] = DFFEAS(EB5_power_modified_counter_values[8]_lut_out, CCD_MCLK, D1_oRST_0, , , , , , );


--G1_mDATAOUT[12] is Sdram_Control_4Port:u6|mDATAOUT[12]
--operation mode is normal

G1_mDATAOUT[12]_lut_out = A1L165;
G1_mDATAOUT[12] = DFFEAS(G1_mDATAOUT[12]_lut_out, LB1__clk0, VCC, , , , , , );


--G1_mDATAOUT[13] is Sdram_Control_4Port:u6|mDATAOUT[13]
--operation mode is normal

G1_mDATAOUT[13]_lut_out = A1L167;
G1_mDATAOUT[13] = DFFEAS(G1_mDATAOUT[13]_lut_out, LB1__clk0, VCC, , , , , , );


--G1_mDATAOUT[14] is Sdram_Control_4Port:u6|mDATAOUT[14]
--operation mode is normal

G1_mDATAOUT[14]_lut_out = A1L169;
G1_mDATAOUT[14] = DFFEAS(G1_mDATAOUT[14]_lut_out, LB1__clk0, VCC, , , , , , );


--G1L85 is Sdram_Control_4Port:u6|add~2851
--operation mode is normal

G1L85_carry_eqn = G1L97;
G1L85 = G1_ST[9] $ (G1L85_carry_eqn);


--G1L18 is Sdram_Control_4Port:u6|Equal~1117
--operation mode is normal

G1L18 = G1L14 & !G1_ST[2] & !G1_ST[0] & !G1_ST[1];


--G1L68 is Sdram_Control_4Port:u6|ST[1]~2352
--operation mode is normal

G1L68 = !G1L18 & (!G1L16 # !G1_ST[0] # !G1_ST[2]);


--G1L19 is Sdram_Control_4Port:u6|Equal~1118
--operation mode is normal

G1L19 = G1_ST[0] & G1L14 & !G1_ST[2] & !G1_ST[1];


--G1_Pre_RD is Sdram_Control_4Port:u6|Pre_RD
--operation mode is normal

G1_Pre_RD_lut_out = G1_mRD;
G1_Pre_RD = DFFEAS(G1_Pre_RD_lut_out, LB1__clk0, VCC, , , , , , );


--G1_Pre_WR is Sdram_Control_4Port:u6|Pre_WR
--operation mode is normal

G1_Pre_WR_lut_out = G1_mWR;
G1_Pre_WR = DFFEAS(G1_Pre_WR_lut_out, LB1__clk0, VCC, , , , , , );


--G1_mWR is Sdram_Control_4Port:u6|mWR
--operation mode is normal

G1_mWR_lut_out = !G1_mWR_DONE & (X8_dffe5a[8] # X2_dffe5a[8]);
G1_mWR = DFFEAS(G1_mWR_lut_out, LB1__clk0, VCC, , G1L80, , , , );


--G1_mRD is Sdram_Control_4Port:u6|mRD
--operation mode is normal

G1_mRD_lut_out = !X8_dffe5a[8] & !X2_dffe5a[8] & !G1_mRD_DONE;
G1_mRD = DFFEAS(G1_mRD_lut_out, LB1__clk0, VCC, , G1L198, , , , );


--G1L64 is Sdram_Control_4Port:u6|ST[0]~2353
--operation mode is normal

G1L64 = G1_Pre_RD & (G1_Pre_WR # !G1_mWR) # !G1_Pre_RD & !G1_mRD & (G1_Pre_WR # !G1_mWR);


--R1_CMD_ACK is Sdram_Control_4Port:u6|control_interface:control1|CMD_ACK
--operation mode is normal

R1_CMD_ACK_lut_out = Q1_CM_ACK & (!R1_CMD_ACK);
R1_CMD_ACK = DFFEAS(R1_CMD_ACK_lut_out, LB1__clk0, VCC, , , , , , );


--G1L65 is Sdram_Control_4Port:u6|ST[0]~2354
--operation mode is normal

G1L65 = G1L18 & (G1L64 # G1L19 & !R1_CMD_ACK) # !G1L18 & (G1L19 & !R1_CMD_ACK);


--G1L86 is Sdram_Control_4Port:u6|add~2856
--operation mode is arithmetic

G1L86_carry_eqn = G1L89;
G1L86 = G1_ST[7] $ (G1L86_carry_eqn);

--G1L87 is Sdram_Control_4Port:u6|add~2858
--operation mode is arithmetic

G1L87 = CARRY(!G1L89 # !G1_ST[7]);


--G1L88 is Sdram_Control_4Port:u6|add~2861
--operation mode is arithmetic

G1L88_carry_eqn = G1L91;
G1L88 = G1_ST[6] $ (!G1L88_carry_eqn);

--G1L89 is Sdram_Control_4Port:u6|add~2863
--operation mode is arithmetic

G1L89 = CARRY(G1_ST[6] & (!G1L91));


--G1L90 is Sdram_Control_4Port:u6|add~2866
--operation mode is arithmetic

G1L90_carry_eqn = G1L93;
G1L90 = G1_ST[5] $ (G1L90_carry_eqn);

--G1L91 is Sdram_Control_4Port:u6|add~2868
--operation mode is arithmetic

G1L91 = CARRY(!G1L93 # !G1_ST[5]);


--G1L92 is Sdram_Control_4Port:u6|add~2871
--operation mode is arithmetic

G1L92_carry_eqn = G1L95;
G1L92 = G1_ST[4] $ (!G1L92_carry_eqn);

--G1L93 is Sdram_Control_4Port:u6|add~2873
--operation mode is arithmetic

G1L93 = CARRY(G1_ST[4] & (!G1L95));


--G1L94 is Sdram_Control_4Port:u6|add~2876
--operation mode is arithmetic

G1L94_carry_eqn = G1L103;
G1L94 = G1_ST[3] $ (G1L94_carry_eqn);

--G1L95 is Sdram_Control_4Port:u6|add~2878
--operation mode is arithmetic

G1L95 = CARRY(!G1L103 # !G1_ST[3]);


--G1L96 is Sdram_Control_4Port:u6|add~2881
--operation mode is arithmetic

G1L96_carry_eqn = G1L87;
G1L96 = G1_ST[8] $ (!G1L96_carry_eqn);

--G1L97 is Sdram_Control_4Port:u6|add~2883
--operation mode is arithmetic

G1L97 = CARRY(G1_ST[8] & (!G1L87));


--G1L98 is Sdram_Control_4Port:u6|add~2886
--operation mode is arithmetic

G1L98 = !G1_ST[0];

--G1L99 is Sdram_Control_4Port:u6|add~2888
--operation mode is arithmetic

G1L99 = CARRY(G1_ST[0]);


--G1L20 is Sdram_Control_4Port:u6|Equal~1119
--operation mode is normal

G1L20 = !G1L16 # !G1_ST[0] # !G1_ST[2];


--G1L66 is Sdram_Control_4Port:u6|ST[0]~2362
--operation mode is normal

G1L66 = G1L18 # G1L98 & G1L20;


--G1L100 is Sdram_Control_4Port:u6|add~2891
--operation mode is arithmetic

G1L100_carry_eqn = G1L99;
G1L100 = G1_ST[1] $ (G1L100_carry_eqn);

--G1L101 is Sdram_Control_4Port:u6|add~2893
--operation mode is arithmetic

G1L101 = CARRY(!G1L99 # !G1_ST[1]);


--G1L102 is Sdram_Control_4Port:u6|add~2896
--operation mode is arithmetic

G1L102_carry_eqn = G1L101;
G1L102 = G1_ST[2] $ (!G1L102_carry_eqn);

--G1L103 is Sdram_Control_4Port:u6|add~2898
--operation mode is arithmetic

G1L103 = CARRY(G1_ST[2] & (!G1L101));


--G1L21 is Sdram_Control_4Port:u6|Equal~1120
--operation mode is normal

G1L21 = G1L16 & (!G1_ST[0]);


--G1L22 is Sdram_Control_4Port:u6|Equal~1121
--operation mode is normal

G1L22 = G1L13 & G1L15 & !G1_ST[2] & !G1_ST[8];


--G1L23 is Sdram_Control_4Port:u6|Equal~1122
--operation mode is normal

G1L23 = G1_mRD & (!G1_Pre_RD);


--G1L48 is Sdram_Control_4Port:u6|Read~463
--operation mode is normal

G1L48 = G1L22 & G1L23 & !G1_ST[0] & !G1_ST[1];


--G1L83 is Sdram_Control_4Port:u6|Write~320
--operation mode is normal

G1L83 = G1_Write & !G1L48 & (!G1L21 # !G1_ST[2]);


--G1L84 is Sdram_Control_4Port:u6|Write~321
--operation mode is normal

G1L84 = G1L18 & G1_mWR & (!G1_Pre_WR);


--Q1_do_refresh is Sdram_Control_4Port:u6|command:command1|do_refresh
--operation mode is normal

Q1_do_refresh_lut_out = Q1L33;
Q1_do_refresh = DFFEAS(Q1_do_refresh_lut_out, LB1__clk0, VCC, , , , , R1_INIT_REQ, );


--Q1_do_precharge is Sdram_Control_4Port:u6|command:command1|do_precharge
--operation mode is normal

Q1_do_precharge_lut_out = !Q1_do_precharge & !Q1_command_done & (R1_PRECHARGE);
Q1_do_precharge = DFFEAS(Q1_do_precharge_lut_out, LB1__clk0, VCC, , , , , R1_INIT_REQ, );


--Q1_do_load_mode is Sdram_Control_4Port:u6|command:command1|do_load_mode
--operation mode is normal

Q1_do_load_mode_lut_out = !Q1_do_load_mode & !Q1_command_done & (R1_LOAD_MODE);
Q1_do_load_mode = DFFEAS(Q1_do_load_mode_lut_out, LB1__clk0, VCC, , , , , R1_INIT_REQ, );


--Q1L8 is Sdram_Control_4Port:u6|command:command1|CS_N~27
--operation mode is normal

Q1L8 = !Q1_do_precharge & !Q1_do_load_mode;


--Q1_rw_flag is Sdram_Control_4Port:u6|command:command1|rw_flag
--operation mode is normal

Q1_rw_flag_lut_out = Q1_do_reada # Q1_rw_flag & (!Q1L69);
Q1_rw_flag = DFFEAS(Q1_rw_flag_lut_out, LB1__clk0, VCC, , , , , R1_INIT_REQ, );


--Q1_do_rw is Sdram_Control_4Port:u6|command:command1|do_rw
--operation mode is normal

Q1_do_rw_lut_out = Q1_do_writea & Q1_do_rw # !Q1_do_writea & (Q1_do_reada & Q1_do_rw # !Q1_do_reada & (Q1_rw_shift[0]));
Q1_do_rw = DFFEAS(Q1_do_rw_lut_out, LB1__clk0, VCC, , , , , , );


--Q1_do_writea is Sdram_Control_4Port:u6|command:command1|do_writea
--operation mode is normal

Q1_do_writea_lut_out = R1_WRITEA & Q1L53 & !Q1_do_writea & !R1_INIT_REQ;
Q1_do_writea = DFFEAS(Q1_do_writea_lut_out, LB1__clk0, VCC, , , , , , );


--Q1_do_reada is Sdram_Control_4Port:u6|command:command1|do_reada
--operation mode is normal

Q1_do_reada_lut_out = Q1L53 & R1_READA & !Q1_do_reada & !R1_INIT_REQ;
Q1_do_reada = DFFEAS(Q1_do_reada_lut_out, LB1__clk0, VCC, , , , , , );


--Q1L28 is Sdram_Control_4Port:u6|command:command1|WE_N~73
--operation mode is normal

Q1L28 = Q1_do_rw & (!Q1_do_writea & !Q1_do_reada);


--Q1_oe4 is Sdram_Control_4Port:u6|command:command1|oe4
--operation mode is normal

Q1_oe4_lut_out = Q1_do_writea # Q1L59 & !Q1_do_initial & !G1_PM_STOP;
Q1_oe4 = DFFEAS(Q1_oe4_lut_out, LB1__clk0, VCC, , , , , , );


--Q1L11 is Sdram_Control_4Port:u6|command:command1|RAS_N~164
--operation mode is normal

Q1L11 = Q1_do_precharge & (Q1_rw_flag # Q1_oe4);


--Q1L35 is Sdram_Control_4Port:u6|command:command1|always4~26
--operation mode is normal

Q1L35 = !Q1_do_writea & !Q1_do_reada;


--R1_SADDR[22] is Sdram_Control_4Port:u6|control_interface:control1|SADDR[22]
--operation mode is normal

R1_SADDR[22]_lut_out = G1_mADDR[22];
R1_SADDR[22] = DFFEAS(R1_SADDR[22]_lut_out, LB1__clk0, VCC, , , , , , );


--Q1_do_initial is Sdram_Control_4Port:u6|command:command1|do_initial
--operation mode is normal

Q1_do_initial_lut_out = R1_INIT_REQ;
Q1_do_initial = DFFEAS(Q1_do_initial_lut_out, LB1__clk0, VCC, , , , , , );


--R1_SADDR[20] is Sdram_Control_4Port:u6|control_interface:control1|SADDR[20]
--operation mode is normal

R1_SADDR[20]_lut_out = G1_mADDR[20];
R1_SADDR[20] = DFFEAS(R1_SADDR[20]_lut_out, LB1__clk0, VCC, , , , , , );


--R1_SADDR[21] is Sdram_Control_4Port:u6|control_interface:control1|SADDR[21]
--operation mode is normal

R1_SADDR[21]_lut_out = G1_mADDR[21];
R1_SADDR[21] = DFFEAS(R1_SADDR[21]_lut_out, LB1__clk0, VCC, , , , , , );


--R1_SADDR[8] is Sdram_Control_4Port:u6|control_interface:control1|SADDR[8]
--operation mode is normal

R1_SADDR[8]_lut_out = G1_mADDR[8];
R1_SADDR[8] = DFFEAS(R1_SADDR[8]_lut_out, LB1__clk0, VCC, , , , , , );


--R1_SADDR[9] is Sdram_Control_4Port:u6|control_interface:control1|SADDR[9]
--operation mode is normal

R1_SADDR[9]_lut_out = G1_mADDR[9];
R1_SADDR[9] = DFFEAS(R1_SADDR[9]_lut_out, LB1__clk0, VCC, , , , , , );


--R1_SADDR[10] is Sdram_Control_4Port:u6|control_interface:control1|SADDR[10]
--operation mode is normal

R1_SADDR[10]_lut_out = G1_mADDR[10];
R1_SADDR[10] = DFFEAS(R1_SADDR[10]_lut_out, LB1__clk0, VCC, , , , , , );


--R1_SADDR[11] is Sdram_Control_4Port:u6|control_interface:control1|SADDR[11]
--operation mode is normal

R1_SADDR[11]_lut_out = G1_mADDR[11];
R1_SADDR[11] = DFFEAS(R1_SADDR[11]_lut_out, LB1__clk0, VCC, , , , , , );


--R1_SADDR[12] is Sdram_Control_4Port:u6|control_interface:control1|SADDR[12]
--operation mode is normal

R1_SADDR[12]_lut_out = G1_mADDR[12];
R1_SADDR[12] = DFFEAS(R1_SADDR[12]_lut_out, LB1__clk0, VCC, , , , , , );


--R1_SADDR[13] is Sdram_Control_4Port:u6|control_interface:control1|SADDR[13]
--operation mode is normal

R1_SADDR[13]_lut_out = G1_mADDR[13];
R1_SADDR[13] = DFFEAS(R1_SADDR[13]_lut_out, LB1__clk0, VCC, , , , , , );


--R1_SADDR[14] is Sdram_Control_4Port:u6|control_interface:control1|SADDR[14]
--operation mode is normal

R1_SADDR[14]_lut_out = G1_mADDR[14];
R1_SADDR[14] = DFFEAS(R1_SADDR[14]_lut_out, LB1__clk0, VCC, , , , , , );


--R1_SADDR[15] is Sdram_Control_4Port:u6|control_interface:control1|SADDR[15]
--operation mode is normal

R1_SADDR[15]_lut_out = G1_mADDR[15];
R1_SADDR[15] = DFFEAS(R1_SADDR[15]_lut_out, LB1__clk0, VCC, , , , , , );


--R1_SADDR[16] is Sdram_Control_4Port:u6|control_interface:control1|SADDR[16]
--operation mode is normal

R1_SADDR[16]_lut_out = G1_mADDR[16];
R1_SADDR[16] = DFFEAS(R1_SADDR[16]_lut_out, LB1__clk0, VCC, , , , , , );


--R1_SADDR[17] is Sdram_Control_4Port:u6|control_interface:control1|SADDR[17]
--operation mode is normal

R1_SADDR[17]_lut_out = G1_mADDR[17];
R1_SADDR[17] = DFFEAS(R1_SADDR[17]_lut_out, LB1__clk0, VCC, , , , , , );


--R1_SADDR[18] is Sdram_Control_4Port:u6|control_interface:control1|SADDR[18]
--operation mode is normal

R1_SADDR[18]_lut_out = G1_mADDR[18];
R1_SADDR[18] = DFFEAS(R1_SADDR[18]_lut_out, LB1__clk0, VCC, , , , , , );


--R1_SADDR[19] is Sdram_Control_4Port:u6|control_interface:control1|SADDR[19]
--operation mode is normal

R1_SADDR[19]_lut_out = G1_mADDR[19];
R1_SADDR[19] = DFFEAS(R1_SADDR[19]_lut_out, LB1__clk0, VCC, , , , , , );


--KB1_q_b[0] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dpram_0er:fiforam|altsyncram_4fc1:altsyncram3|q_b[0]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 512, Port A Width: 1, Port B Depth: 512, Port B Width: 1
--Port A Logical Depth: 512, Port A Logical Width: 16, Port B Logical Depth: 512, Port B Logical Width: 16
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
KB1_q_b[0]_PORT_A_data_in = F1_mCCD_B[0];
KB1_q_b[0]_PORT_A_data_in_reg = DFFE(KB1_q_b[0]_PORT_A_data_in, KB1_q_b[0]_clock_0, , , KB1_q_b[0]_clock_enable_0);
KB1_q_b[0]_PORT_A_address = BUS(EB2_power_modified_counter_values[0], EB2_power_modified_counter_values[1], EB2_power_modified_counter_values[2], EB2_power_modified_counter_values[3], EB2_power_modified_counter_values[4], EB2_power_modified_counter_values[5], EB2_power_modified_counter_values[6], EB2_power_modified_counter_values[7], EB2_power_modified_counter_values[8]);
KB1_q_b[0]_PORT_A_address_reg = DFFE(KB1_q_b[0]_PORT_A_address, KB1_q_b[0]_clock_0, , , KB1_q_b[0]_clock_enable_0);
KB1_q_b[0]_PORT_B_address = BUS(EB1_power_modified_counter_values[0], EB1_power_modified_counter_values[1], EB1_power_modified_counter_values[2], EB1_power_modified_counter_values[3], EB1_power_modified_counter_values[4], EB1_power_modified_counter_values[5], EB1_power_modified_counter_values[6], EB1_power_modified_counter_values[7], EB1_power_modified_counter_values[8]);
KB1_q_b[0]_PORT_B_address_reg = DFFE(KB1_q_b[0]_PORT_B_address, KB1_q_b[0]_clock_1, , , KB1_q_b[0]_clock_enable_1);
KB1_q_b[0]_PORT_A_write_enable = VCC;
KB1_q_b[0]_PORT_A_write_enable_reg = DFFE(KB1_q_b[0]_PORT_A_write_enable, KB1_q_b[0]_clock_0, , , KB1_q_b[0]_clock_enable_0);
KB1_q_b[0]_PORT_B_read_enable = VCC;
KB1_q_b[0]_PORT_B_read_enable_reg = DFFE(KB1_q_b[0]_PORT_B_read_enable, KB1_q_b[0]_clock_1, , , KB1_q_b[0]_clock_enable_1);
KB1_q_b[0]_clock_0 = CCD_PIXCLK;
KB1_q_b[0]_clock_1 = LB1__clk0;
KB1_q_b[0]_clock_enable_0 = W1_valid_wreq;
KB1_q_b[0]_clock_enable_1 = W1L1;
KB1_q_b[0]_PORT_B_data_out = MEMORY(KB1_q_b[0]_PORT_A_data_in_reg, , KB1_q_b[0]_PORT_A_address_reg, KB1_q_b[0]_PORT_B_address_reg, KB1_q_b[0]_PORT_A_write_enable_reg, KB1_q_b[0]_PORT_B_read_enable_reg, , , KB1_q_b[0]_clock_0, KB1_q_b[0]_clock_1, KB1_q_b[0]_clock_enable_0, KB1_q_b[0]_clock_enable_1, , );
KB1_q_b[0] = KB1_q_b[0]_PORT_B_data_out[0];


--KB2_q_b[0] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dpram_0er:fiforam|altsyncram_4fc1:altsyncram3|q_b[0]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 512, Port A Width: 1, Port B Depth: 512, Port B Width: 1
--Port A Logical Depth: 512, Port A Logical Width: 16, Port B Logical Depth: 512, Port B Logical Width: 16
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
KB2_q_b[0]_PORT_A_data_in = F1_mCCD_R[0];
KB2_q_b[0]_PORT_A_data_in_reg = DFFE(KB2_q_b[0]_PORT_A_data_in, KB2_q_b[0]_clock_0, , , KB2_q_b[0]_clock_enable_0);
KB2_q_b[0]_PORT_A_address = BUS(EB4_power_modified_counter_values[0], EB4_power_modified_counter_values[1], EB4_power_modified_counter_values[2], EB4_power_modified_counter_values[3], EB4_power_modified_counter_values[4], EB4_power_modified_counter_values[5], EB4_power_modified_counter_values[6], EB4_power_modified_counter_values[7], EB4_power_modified_counter_values[8]);
KB2_q_b[0]_PORT_A_address_reg = DFFE(KB2_q_b[0]_PORT_A_address, KB2_q_b[0]_clock_0, , , KB2_q_b[0]_clock_enable_0);
KB2_q_b[0]_PORT_B_address = BUS(EB3_power_modified_counter_values[0], EB3_power_modified_counter_values[1], EB3_power_modified_counter_values[2], EB3_power_modified_counter_values[3], EB3_power_modified_counter_values[4], EB3_power_modified_counter_values[5], EB3_power_modified_counter_values[6], EB3_power_modified_counter_values[7], EB3_power_modified_counter_values[8]);
KB2_q_b[0]_PORT_B_address_reg = DFFE(KB2_q_b[0]_PORT_B_address, KB2_q_b[0]_clock_1, , , KB2_q_b[0]_clock_enable_1);
KB2_q_b[0]_PORT_A_write_enable = VCC;
KB2_q_b[0]_PORT_A_write_enable_reg = DFFE(KB2_q_b[0]_PORT_A_write_enable, KB2_q_b[0]_clock_0, , , KB2_q_b[0]_clock_enable_0);
KB2_q_b[0]_PORT_B_read_enable = VCC;
KB2_q_b[0]_PORT_B_read_enable_reg = DFFE(KB2_q_b[0]_PORT_B_read_enable, KB2_q_b[0]_clock_1, , , KB2_q_b[0]_clock_enable_1);
KB2_q_b[0]_clock_0 = CCD_PIXCLK;
KB2_q_b[0]_clock_1 = LB1__clk0;
KB2_q_b[0]_clock_enable_0 = W2_valid_wreq;
KB2_q_b[0]_clock_enable_1 = W2L1;
KB2_q_b[0]_PORT_B_data_out = MEMORY(KB2_q_b[0]_PORT_A_data_in_reg, , KB2_q_b[0]_PORT_A_address_reg, KB2_q_b[0]_PORT_B_address_reg, KB2_q_b[0]_PORT_A_write_enable_reg, KB2_q_b[0]_PORT_B_read_enable_reg, , , KB2_q_b[0]_clock_0, KB2_q_b[0]_clock_1, KB2_q_b[0]_clock_enable_0, KB2_q_b[0]_clock_enable_1, , );
KB2_q_b[0] = KB2_q_b[0]_PORT_B_data_out[0];


--G1_WR_MASK[0] is Sdram_Control_4Port:u6|WR_MASK[0]
--operation mode is normal

G1_WR_MASK[0]_lut_out = X2_dffe5a[8] & (!G1_mWR_DONE);
G1_WR_MASK[0] = DFFEAS(G1_WR_MASK[0]_lut_out, LB1__clk0, VCC, , G1L80, , , , );


--G1L166 is Sdram_Control_4Port:u6|mDATAIN[0]~160
--operation mode is normal

G1L166 = G1_WR_MASK[0] & KB1_q_b[0] # !G1_WR_MASK[0] & (KB2_q_b[0]);


--Q1_OE is Sdram_Control_4Port:u6|command:command1|OE
--operation mode is normal

Q1_OE_lut_out = Q1_oe4;
Q1_OE = DFFEAS(Q1_OE_lut_out, LB1__clk0, VCC, , , , , , );


--KB1_q_b[1] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dpram_0er:fiforam|altsyncram_4fc1:altsyncram3|q_b[1]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 512, Port A Width: 1, Port B Depth: 512, Port B Width: 1
--Port A Logical Depth: 512, Port A Logical Width: 16, Port B Logical Depth: 512, Port B Logical Width: 16
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
KB1_q_b[1]_PORT_A_data_in = F1_mCCD_B[1];
KB1_q_b[1]_PORT_A_data_in_reg = DFFE(KB1_q_b[1]_PORT_A_data_in, KB1_q_b[1]_clock_0, , , KB1_q_b[1]_clock_enable_0);
KB1_q_b[1]_PORT_A_address = BUS(EB2_power_modified_counter_values[0], EB2_power_modified_counter_values[1], EB2_power_modified_counter_values[2], EB2_power_modified_counter_values[3], EB2_power_modified_counter_values[4], EB2_power_modified_counter_values[5], EB2_power_modified_counter_values[6], EB2_power_modified_counter_values[7], EB2_power_modified_counter_values[8]);
KB1_q_b[1]_PORT_A_address_reg = DFFE(KB1_q_b[1]_PORT_A_address, KB1_q_b[1]_clock_0, , , KB1_q_b[1]_clock_enable_0);
KB1_q_b[1]_PORT_B_address = BUS(EB1_power_modified_counter_values[0], EB1_power_modified_counter_values[1], EB1_power_modified_counter_values[2], EB1_power_modified_counter_values[3], EB1_power_modified_counter_values[4], EB1_power_modified_counter_values[5], EB1_power_modified_counter_values[6], EB1_power_modified_counter_values[7], EB1_power_modified_counter_values[8]);
KB1_q_b[1]_PORT_B_address_reg = DFFE(KB1_q_b[1]_PORT_B_address, KB1_q_b[1]_clock_1, , , KB1_q_b[1]_clock_enable_1);
KB1_q_b[1]_PORT_A_write_enable = VCC;
KB1_q_b[1]_PORT_A_write_enable_reg = DFFE(KB1_q_b[1]_PORT_A_write_enable, KB1_q_b[1]_clock_0, , , KB1_q_b[1]_clock_enable_0);
KB1_q_b[1]_PORT_B_read_enable = VCC;
KB1_q_b[1]_PORT_B_read_enable_reg = DFFE(KB1_q_b[1]_PORT_B_read_enable, KB1_q_b[1]_clock_1, , , KB1_q_b[1]_clock_enable_1);
KB1_q_b[1]_clock_0 = CCD_PIXCLK;
KB1_q_b[1]_clock_1 = LB1__clk0;
KB1_q_b[1]_clock_enable_0 = W1_valid_wreq;
KB1_q_b[1]_clock_enable_1 = W1L1;
KB1_q_b[1]_PORT_B_data_out = MEMORY(KB1_q_b[1]_PORT_A_data_in_reg, , KB1_q_b[1]_PORT_A_address_reg, KB1_q_b[1]_PORT_B_address_reg, KB1_q_b[1]_PORT_A_write_enable_reg, KB1_q_b[1]_PORT_B_read_enable_reg, , , KB1_q_b[1]_clock_0, KB1_q_b[1]_clock_1, KB1_q_b[1]_clock_enable_0, KB1_q_b[1]_clock_enable_1, , );
KB1_q_b[1] = KB1_q_b[1]_PORT_B_data_out[0];


--KB2_q_b[1] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dpram_0er:fiforam|altsyncram_4fc1:altsyncram3|q_b[1]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 512, Port A Width: 1, Port B Depth: 512, Port B Width: 1
--Port A Logical Depth: 512, Port A Logical Width: 16, Port B Logical Depth: 512, Port B Logical Width: 16
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
KB2_q_b[1]_PORT_A_data_in = F1_mCCD_R[1];
KB2_q_b[1]_PORT_A_data_in_reg = DFFE(KB2_q_b[1]_PORT_A_data_in, KB2_q_b[1]_clock_0, , , KB2_q_b[1]_clock_enable_0);
KB2_q_b[1]_PORT_A_address = BUS(EB4_power_modified_counter_values[0], EB4_power_modified_counter_values[1], EB4_power_modified_counter_values[2], EB4_power_modified_counter_values[3], EB4_power_modified_counter_values[4], EB4_power_modified_counter_values[5], EB4_power_modified_counter_values[6], EB4_power_modified_counter_values[7], EB4_power_modified_counter_values[8]);
KB2_q_b[1]_PORT_A_address_reg = DFFE(KB2_q_b[1]_PORT_A_address, KB2_q_b[1]_clock_0, , , KB2_q_b[1]_clock_enable_0);
KB2_q_b[1]_PORT_B_address = BUS(EB3_power_modified_counter_values[0], EB3_power_modified_counter_values[1], EB3_power_modified_counter_values[2], EB3_power_modified_counter_values[3], EB3_power_modified_counter_values[4], EB3_power_modified_counter_values[5], EB3_power_modified_counter_values[6], EB3_power_modified_counter_values[7], EB3_power_modified_counter_values[8]);
KB2_q_b[1]_PORT_B_address_reg = DFFE(KB2_q_b[1]_PORT_B_address, KB2_q_b[1]_clock_1, , , KB2_q_b[1]_clock_enable_1);
KB2_q_b[1]_PORT_A_write_enable = VCC;
KB2_q_b[1]_PORT_A_write_enable_reg = DFFE(KB2_q_b[1]_PORT_A_write_enable, KB2_q_b[1]_clock_0, , , KB2_q_b[1]_clock_enable_0);
KB2_q_b[1]_PORT_B_read_enable = VCC;
KB2_q_b[1]_PORT_B_read_enable_reg = DFFE(KB2_q_b[1]_PORT_B_read_enable, KB2_q_b[1]_clock_1, , , KB2_q_b[1]_clock_enable_1);
KB2_q_b[1]_clock_0 = CCD_PIXCLK;
KB2_q_b[1]_clock_1 = LB1__clk0;
KB2_q_b[1]_clock_enable_0 = W2_valid_wreq;
KB2_q_b[1]_clock_enable_1 = W2L1;
KB2_q_b[1]_PORT_B_data_out = MEMORY(KB2_q_b[1]_PORT_A_data_in_reg, , KB2_q_b[1]_PORT_A_address_reg, KB2_q_b[1]_PORT_B_address_reg, KB2_q_b[1]_PORT_A_write_enable_reg, KB2_q_b[1]_PORT_B_read_enable_reg, , , KB2_q_b[1]_clock_0, KB2_q_b[1]_clock_1, KB2_q_b[1]_clock_enable_0, KB2_q_b[1]_clock_enable_1, , );
KB2_q_b[1] = KB2_q_b[1]_PORT_B_data_out[0];


--G1L167 is Sdram_Control_4Port:u6|mDATAIN[1]~161
--operation mode is normal

G1L167 = G1_WR_MASK[0] & KB1_q_b[1] # !G1_WR_MASK[0] & (KB2_q_b[1]);


--KB1_q_b[2] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dpram_0er:fiforam|altsyncram_4fc1:altsyncram3|q_b[2]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 512, Port A Width: 1, Port B Depth: 512, Port B Width: 1
--Port A Logical Depth: 512, Port A Logical Width: 16, Port B Logical Depth: 512, Port B Logical Width: 16
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
KB1_q_b[2]_PORT_A_data_in = F1_mCCD_B[2];
KB1_q_b[2]_PORT_A_data_in_reg = DFFE(KB1_q_b[2]_PORT_A_data_in, KB1_q_b[2]_clock_0, , , KB1_q_b[2]_clock_enable_0);
KB1_q_b[2]_PORT_A_address = BUS(EB2_power_modified_counter_values[0], EB2_power_modified_counter_values[1], EB2_power_modified_counter_values[2], EB2_power_modified_counter_values[3], EB2_power_modified_counter_values[4], EB2_power_modified_counter_values[5], EB2_power_modified_counter_values[6], EB2_power_modified_counter_values[7], EB2_power_modified_counter_values[8]);
KB1_q_b[2]_PORT_A_address_reg = DFFE(KB1_q_b[2]_PORT_A_address, KB1_q_b[2]_clock_0, , , KB1_q_b[2]_clock_enable_0);
KB1_q_b[2]_PORT_B_address = BUS(EB1_power_modified_counter_values[0], EB1_power_modified_counter_values[1], EB1_power_modified_counter_values[2], EB1_power_modified_counter_values[3], EB1_power_modified_counter_values[4], EB1_power_modified_counter_values[5], EB1_power_modified_counter_values[6], EB1_power_modified_counter_values[7], EB1_power_modified_counter_values[8]);
KB1_q_b[2]_PORT_B_address_reg = DFFE(KB1_q_b[2]_PORT_B_address, KB1_q_b[2]_clock_1, , , KB1_q_b[2]_clock_enable_1);
KB1_q_b[2]_PORT_A_write_enable = VCC;
KB1_q_b[2]_PORT_A_write_enable_reg = DFFE(KB1_q_b[2]_PORT_A_write_enable, KB1_q_b[2]_clock_0, , , KB1_q_b[2]_clock_enable_0);
KB1_q_b[2]_PORT_B_read_enable = VCC;
KB1_q_b[2]_PORT_B_read_enable_reg = DFFE(KB1_q_b[2]_PORT_B_read_enable, KB1_q_b[2]_clock_1, , , KB1_q_b[2]_clock_enable_1);
KB1_q_b[2]_clock_0 = CCD_PIXCLK;
KB1_q_b[2]_clock_1 = LB1__clk0;
KB1_q_b[2]_clock_enable_0 = W1_valid_wreq;
KB1_q_b[2]_clock_enable_1 = W1L1;
KB1_q_b[2]_PORT_B_data_out = MEMORY(KB1_q_b[2]_PORT_A_data_in_reg, , KB1_q_b[2]_PORT_A_address_reg, KB1_q_b[2]_PORT_B_address_reg, KB1_q_b[2]_PORT_A_write_enable_reg, KB1_q_b[2]_PORT_B_read_enable_reg, , , KB1_q_b[2]_clock_0, KB1_q_b[2]_clock_1, KB1_q_b[2]_clock_enable_0, KB1_q_b[2]_clock_enable_1, , );
KB1_q_b[2] = KB1_q_b[2]_PORT_B_data_out[0];


--KB2_q_b[2] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dpram_0er:fiforam|altsyncram_4fc1:altsyncram3|q_b[2]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 512, Port A Width: 1, Port B Depth: 512, Port B Width: 1
--Port A Logical Depth: 512, Port A Logical Width: 16, Port B Logical Depth: 512, Port B Logical Width: 16
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
KB2_q_b[2]_PORT_A_data_in = F1_mCCD_R[2];
KB2_q_b[2]_PORT_A_data_in_reg = DFFE(KB2_q_b[2]_PORT_A_data_in, KB2_q_b[2]_clock_0, , , KB2_q_b[2]_clock_enable_0);
KB2_q_b[2]_PORT_A_address = BUS(EB4_power_modified_counter_values[0], EB4_power_modified_counter_values[1], EB4_power_modified_counter_values[2], EB4_power_modified_counter_values[3], EB4_power_modified_counter_values[4], EB4_power_modified_counter_values[5], EB4_power_modified_counter_values[6], EB4_power_modified_counter_values[7], EB4_power_modified_counter_values[8]);
KB2_q_b[2]_PORT_A_address_reg = DFFE(KB2_q_b[2]_PORT_A_address, KB2_q_b[2]_clock_0, , , KB2_q_b[2]_clock_enable_0);
KB2_q_b[2]_PORT_B_address = BUS(EB3_power_modified_counter_values[0], EB3_power_modified_counter_values[1], EB3_power_modified_counter_values[2], EB3_power_modified_counter_values[3], EB3_power_modified_counter_values[4], EB3_power_modified_counter_values[5], EB3_power_modified_counter_values[6], EB3_power_modified_counter_values[7], EB3_power_modified_counter_values[8]);
KB2_q_b[2]_PORT_B_address_reg = DFFE(KB2_q_b[2]_PORT_B_address, KB2_q_b[2]_clock_1, , , KB2_q_b[2]_clock_enable_1);
KB2_q_b[2]_PORT_A_write_enable = VCC;
KB2_q_b[2]_PORT_A_write_enable_reg = DFFE(KB2_q_b[2]_PORT_A_write_enable, KB2_q_b[2]_clock_0, , , KB2_q_b[2]_clock_enable_0);
KB2_q_b[2]_PORT_B_read_enable = VCC;
KB2_q_b[2]_PORT_B_read_enable_reg = DFFE(KB2_q_b[2]_PORT_B_read_enable, KB2_q_b[2]_clock_1, , , KB2_q_b[2]_clock_enable_1);
KB2_q_b[2]_clock_0 = CCD_PIXCLK;
KB2_q_b[2]_clock_1 = LB1__clk0;
KB2_q_b[2]_clock_enable_0 = W2_valid_wreq;
KB2_q_b[2]_clock_enable_1 = W2L1;
KB2_q_b[2]_PORT_B_data_out = MEMORY(KB2_q_b[2]_PORT_A_data_in_reg, , KB2_q_b[2]_PORT_A_address_reg, KB2_q_b[2]_PORT_B_address_reg, KB2_q_b[2]_PORT_A_write_enable_reg, KB2_q_b[2]_PORT_B_read_enable_reg, , , KB2_q_b[2]_clock_0, KB2_q_b[2]_clock_1, KB2_q_b[2]_clock_enable_0, KB2_q_b[2]_clock_enable_1, , );
KB2_q_b[2] = KB2_q_b[2]_PORT_B_data_out[0];


--G1L168 is Sdram_Control_4Port:u6|mDATAIN[2]~162
--operation mode is normal

G1L168 = G1_WR_MASK[0] & KB1_q_b[2] # !G1_WR_MASK[0] & (KB2_q_b[2]);


--KB1_q_b[3] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dpram_0er:fiforam|altsyncram_4fc1:altsyncram3|q_b[3]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 512, Port A Width: 1, Port B Depth: 512, Port B Width: 1
--Port A Logical Depth: 512, Port A Logical Width: 16, Port B Logical Depth: 512, Port B Logical Width: 16
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
KB1_q_b[3]_PORT_A_data_in = F1_mCCD_B[3];
KB1_q_b[3]_PORT_A_data_in_reg = DFFE(KB1_q_b[3]_PORT_A_data_in, KB1_q_b[3]_clock_0, , , KB1_q_b[3]_clock_enable_0);
KB1_q_b[3]_PORT_A_address = BUS(EB2_power_modified_counter_values[0], EB2_power_modified_counter_values[1], EB2_power_modified_counter_values[2], EB2_power_modified_counter_values[3], EB2_power_modified_counter_values[4], EB2_power_modified_counter_values[5], EB2_power_modified_counter_values[6], EB2_power_modified_counter_values[7], EB2_power_modified_counter_values[8]);
KB1_q_b[3]_PORT_A_address_reg = DFFE(KB1_q_b[3]_PORT_A_address, KB1_q_b[3]_clock_0, , , KB1_q_b[3]_clock_enable_0);
KB1_q_b[3]_PORT_B_address = BUS(EB1_power_modified_counter_values[0], EB1_power_modified_counter_values[1], EB1_power_modified_counter_values[2], EB1_power_modified_counter_values[3], EB1_power_modified_counter_values[4], EB1_power_modified_counter_values[5], EB1_power_modified_counter_values[6], EB1_power_modified_counter_values[7], EB1_power_modified_counter_values[8]);
KB1_q_b[3]_PORT_B_address_reg = DFFE(KB1_q_b[3]_PORT_B_address, KB1_q_b[3]_clock_1, , , KB1_q_b[3]_clock_enable_1);
KB1_q_b[3]_PORT_A_write_enable = VCC;
KB1_q_b[3]_PORT_A_write_enable_reg = DFFE(KB1_q_b[3]_PORT_A_write_enable, KB1_q_b[3]_clock_0, , , KB1_q_b[3]_clock_enable_0);
KB1_q_b[3]_PORT_B_read_enable = VCC;
KB1_q_b[3]_PORT_B_read_enable_reg = DFFE(KB1_q_b[3]_PORT_B_read_enable, KB1_q_b[3]_clock_1, , , KB1_q_b[3]_clock_enable_1);
KB1_q_b[3]_clock_0 = CCD_PIXCLK;
KB1_q_b[3]_clock_1 = LB1__clk0;
KB1_q_b[3]_clock_enable_0 = W1_valid_wreq;
KB1_q_b[3]_clock_enable_1 = W1L1;
KB1_q_b[3]_PORT_B_data_out = MEMORY(KB1_q_b[3]_PORT_A_data_in_reg, , KB1_q_b[3]_PORT_A_address_reg, KB1_q_b[3]_PORT_B_address_reg, KB1_q_b[3]_PORT_A_write_enable_reg, KB1_q_b[3]_PORT_B_read_enable_reg, , , KB1_q_b[3]_clock_0, KB1_q_b[3]_clock_1, KB1_q_b[3]_clock_enable_0, KB1_q_b[3]_clock_enable_1, , );
KB1_q_b[3] = KB1_q_b[3]_PORT_B_data_out[0];


--KB2_q_b[3] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dpram_0er:fiforam|altsyncram_4fc1:altsyncram3|q_b[3]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 512, Port A Width: 1, Port B Depth: 512, Port B Width: 1
--Port A Logical Depth: 512, Port A Logical Width: 16, Port B Logical Depth: 512, Port B Logical Width: 16
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
KB2_q_b[3]_PORT_A_data_in = F1_mCCD_R[3];
KB2_q_b[3]_PORT_A_data_in_reg = DFFE(KB2_q_b[3]_PORT_A_data_in, KB2_q_b[3]_clock_0, , , KB2_q_b[3]_clock_enable_0);
KB2_q_b[3]_PORT_A_address = BUS(EB4_power_modified_counter_values[0], EB4_power_modified_counter_values[1], EB4_power_modified_counter_values[2], EB4_power_modified_counter_values[3], EB4_power_modified_counter_values[4], EB4_power_modified_counter_values[5], EB4_power_modified_counter_values[6], EB4_power_modified_counter_values[7], EB4_power_modified_counter_values[8]);
KB2_q_b[3]_PORT_A_address_reg = DFFE(KB2_q_b[3]_PORT_A_address, KB2_q_b[3]_clock_0, , , KB2_q_b[3]_clock_enable_0);
KB2_q_b[3]_PORT_B_address = BUS(EB3_power_modified_counter_values[0], EB3_power_modified_counter_values[1], EB3_power_modified_counter_values[2], EB3_power_modified_counter_values[3], EB3_power_modified_counter_values[4], EB3_power_modified_counter_values[5], EB3_power_modified_counter_values[6], EB3_power_modified_counter_values[7], EB3_power_modified_counter_values[8]);
KB2_q_b[3]_PORT_B_address_reg = DFFE(KB2_q_b[3]_PORT_B_address, KB2_q_b[3]_clock_1, , , KB2_q_b[3]_clock_enable_1);
KB2_q_b[3]_PORT_A_write_enable = VCC;
KB2_q_b[3]_PORT_A_write_enable_reg = DFFE(KB2_q_b[3]_PORT_A_write_enable, KB2_q_b[3]_clock_0, , , KB2_q_b[3]_clock_enable_0);
KB2_q_b[3]_PORT_B_read_enable = VCC;
KB2_q_b[3]_PORT_B_read_enable_reg = DFFE(KB2_q_b[3]_PORT_B_read_enable, KB2_q_b[3]_clock_1, , , KB2_q_b[3]_clock_enable_1);
KB2_q_b[3]_clock_0 = CCD_PIXCLK;
KB2_q_b[3]_clock_1 = LB1__clk0;
KB2_q_b[3]_clock_enable_0 = W2_valid_wreq;
KB2_q_b[3]_clock_enable_1 = W2L1;
KB2_q_b[3]_PORT_B_data_out = MEMORY(KB2_q_b[3]_PORT_A_data_in_reg, , KB2_q_b[3]_PORT_A_address_reg, KB2_q_b[3]_PORT_B_address_reg, KB2_q_b[3]_PORT_A_write_enable_reg, KB2_q_b[3]_PORT_B_read_enable_reg, , , KB2_q_b[3]_clock_0, KB2_q_b[3]_clock_1, KB2_q_b[3]_clock_enable_0, KB2_q_b[3]_clock_enable_1, , );
KB2_q_b[3] = KB2_q_b[3]_PORT_B_data_out[0];


--G1L169 is Sdram_Control_4Port:u6|mDATAIN[3]~163
--operation mode is normal

G1L169 = G1_WR_MASK[0] & KB1_q_b[3] # !G1_WR_MASK[0] & (KB2_q_b[3]);


--KB1_q_b[4] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dpram_0er:fiforam|altsyncram_4fc1:altsyncram3|q_b[4]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 512, Port A Width: 1, Port B Depth: 512, Port B Width: 1
--Port A Logical Depth: 512, Port A Logical Width: 16, Port B Logical Depth: 512, Port B Logical Width: 16
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
KB1_q_b[4]_PORT_A_data_in = F1_mCCD_B[4];
KB1_q_b[4]_PORT_A_data_in_reg = DFFE(KB1_q_b[4]_PORT_A_data_in, KB1_q_b[4]_clock_0, , , KB1_q_b[4]_clock_enable_0);
KB1_q_b[4]_PORT_A_address = BUS(EB2_power_modified_counter_values[0], EB2_power_modified_counter_values[1], EB2_power_modified_counter_values[2], EB2_power_modified_counter_values[3], EB2_power_modified_counter_values[4], EB2_power_modified_counter_values[5], EB2_power_modified_counter_values[6], EB2_power_modified_counter_values[7], EB2_power_modified_counter_values[8]);
KB1_q_b[4]_PORT_A_address_reg = DFFE(KB1_q_b[4]_PORT_A_address, KB1_q_b[4]_clock_0, , , KB1_q_b[4]_clock_enable_0);
KB1_q_b[4]_PORT_B_address = BUS(EB1_power_modified_counter_values[0], EB1_power_modified_counter_values[1], EB1_power_modified_counter_values[2], EB1_power_modified_counter_values[3], EB1_power_modified_counter_values[4], EB1_power_modified_counter_values[5], EB1_power_modified_counter_values[6], EB1_power_modified_counter_values[7], EB1_power_modified_counter_values[8]);
KB1_q_b[4]_PORT_B_address_reg = DFFE(KB1_q_b[4]_PORT_B_address, KB1_q_b[4]_clock_1, , , KB1_q_b[4]_clock_enable_1);
KB1_q_b[4]_PORT_A_write_enable = VCC;
KB1_q_b[4]_PORT_A_write_enable_reg = DFFE(KB1_q_b[4]_PORT_A_write_enable, KB1_q_b[4]_clock_0, , , KB1_q_b[4]_clock_enable_0);
KB1_q_b[4]_PORT_B_read_enable = VCC;
KB1_q_b[4]_PORT_B_read_enable_reg = DFFE(KB1_q_b[4]_PORT_B_read_enable, KB1_q_b[4]_clock_1, , , KB1_q_b[4]_clock_enable_1);
KB1_q_b[4]_clock_0 = CCD_PIXCLK;
KB1_q_b[4]_clock_1 = LB1__clk0;
KB1_q_b[4]_clock_enable_0 = W1_valid_wreq;
KB1_q_b[4]_clock_enable_1 = W1L1;
KB1_q_b[4]_PORT_B_data_out = MEMORY(KB1_q_b[4]_PORT_A_data_in_reg, , KB1_q_b[4]_PORT_A_address_reg, KB1_q_b[4]_PORT_B_address_reg, KB1_q_b[4]_PORT_A_write_enable_reg, KB1_q_b[4]_PORT_B_read_enable_reg, , , KB1_q_b[4]_clock_0, KB1_q_b[4]_clock_1, KB1_q_b[4]_clock_enable_0, KB1_q_b[4]_clock_enable_1, , );
KB1_q_b[4] = KB1_q_b[4]_PORT_B_data_out[0];


--KB2_q_b[4] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dpram_0er:fiforam|altsyncram_4fc1:altsyncram3|q_b[4]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 512, Port A Width: 1, Port B Depth: 512, Port B Width: 1
--Port A Logical Depth: 512, Port A Logical Width: 16, Port B Logical Depth: 512, Port B Logical Width: 16
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
KB2_q_b[4]_PORT_A_data_in = F1_mCCD_R[4];
KB2_q_b[4]_PORT_A_data_in_reg = DFFE(KB2_q_b[4]_PORT_A_data_in, KB2_q_b[4]_clock_0, , , KB2_q_b[4]_clock_enable_0);
KB2_q_b[4]_PORT_A_address = BUS(EB4_power_modified_counter_values[0], EB4_power_modified_counter_values[1], EB4_power_modified_counter_values[2], EB4_power_modified_counter_values[3], EB4_power_modified_counter_values[4], EB4_power_modified_counter_values[5], EB4_power_modified_counter_values[6], EB4_power_modified_counter_values[7], EB4_power_modified_counter_values[8]);
KB2_q_b[4]_PORT_A_address_reg = DFFE(KB2_q_b[4]_PORT_A_address, KB2_q_b[4]_clock_0, , , KB2_q_b[4]_clock_enable_0);
KB2_q_b[4]_PORT_B_address = BUS(EB3_power_modified_counter_values[0], EB3_power_modified_counter_values[1], EB3_power_modified_counter_values[2], EB3_power_modified_counter_values[3], EB3_power_modified_counter_values[4], EB3_power_modified_counter_values[5], EB3_power_modified_counter_values[6], EB3_power_modified_counter_values[7], EB3_power_modified_counter_values[8]);
KB2_q_b[4]_PORT_B_address_reg = DFFE(KB2_q_b[4]_PORT_B_address, KB2_q_b[4]_clock_1, , , KB2_q_b[4]_clock_enable_1);
KB2_q_b[4]_PORT_A_write_enable = VCC;
KB2_q_b[4]_PORT_A_write_enable_reg = DFFE(KB2_q_b[4]_PORT_A_write_enable, KB2_q_b[4]_clock_0, , , KB2_q_b[4]_clock_enable_0);
KB2_q_b[4]_PORT_B_read_enable = VCC;
KB2_q_b[4]_PORT_B_read_enable_reg = DFFE(KB2_q_b[4]_PORT_B_read_enable, KB2_q_b[4]_clock_1, , , KB2_q_b[4]_clock_enable_1);
KB2_q_b[4]_clock_0 = CCD_PIXCLK;
KB2_q_b[4]_clock_1 = LB1__clk0;
KB2_q_b[4]_clock_enable_0 = W2_valid_wreq;
KB2_q_b[4]_clock_enable_1 = W2L1;
KB2_q_b[4]_PORT_B_data_out = MEMORY(KB2_q_b[4]_PORT_A_data_in_reg, , KB2_q_b[4]_PORT_A_address_reg, KB2_q_b[4]_PORT_B_address_reg, KB2_q_b[4]_PORT_A_write_enable_reg, KB2_q_b[4]_PORT_B_read_enable_reg, , , KB2_q_b[4]_clock_0, KB2_q_b[4]_clock_1, KB2_q_b[4]_clock_enable_0, KB2_q_b[4]_clock_enable_1, , );
KB2_q_b[4] = KB2_q_b[4]_PORT_B_data_out[0];


--G1L170 is Sdram_Control_4Port:u6|mDATAIN[4]~164
--operation mode is normal

G1L170 = G1_WR_MASK[0] & KB1_q_b[4] # !G1_WR_MASK[0] & (KB2_q_b[4]);


--KB1_q_b[5] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dpram_0er:fiforam|altsyncram_4fc1:altsyncram3|q_b[5]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 512, Port A Width: 1, Port B Depth: 512, Port B Width: 1
--Port A Logical Depth: 512, Port A Logical Width: 16, Port B Logical Depth: 512, Port B Logical Width: 16
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
KB1_q_b[5]_PORT_A_data_in = F1_mCCD_B[5];
KB1_q_b[5]_PORT_A_data_in_reg = DFFE(KB1_q_b[5]_PORT_A_data_in, KB1_q_b[5]_clock_0, , , KB1_q_b[5]_clock_enable_0);
KB1_q_b[5]_PORT_A_address = BUS(EB2_power_modified_counter_values[0], EB2_power_modified_counter_values[1], EB2_power_modified_counter_values[2], EB2_power_modified_counter_values[3], EB2_power_modified_counter_values[4], EB2_power_modified_counter_values[5], EB2_power_modified_counter_values[6], EB2_power_modified_counter_values[7], EB2_power_modified_counter_values[8]);
KB1_q_b[5]_PORT_A_address_reg = DFFE(KB1_q_b[5]_PORT_A_address, KB1_q_b[5]_clock_0, , , KB1_q_b[5]_clock_enable_0);
KB1_q_b[5]_PORT_B_address = BUS(EB1_power_modified_counter_values[0], EB1_power_modified_counter_values[1], EB1_power_modified_counter_values[2], EB1_power_modified_counter_values[3], EB1_power_modified_counter_values[4], EB1_power_modified_counter_values[5], EB1_power_modified_counter_values[6], EB1_power_modified_counter_values[7], EB1_power_modified_counter_values[8]);
KB1_q_b[5]_PORT_B_address_reg = DFFE(KB1_q_b[5]_PORT_B_address, KB1_q_b[5]_clock_1, , , KB1_q_b[5]_clock_enable_1);
KB1_q_b[5]_PORT_A_write_enable = VCC;
KB1_q_b[5]_PORT_A_write_enable_reg = DFFE(KB1_q_b[5]_PORT_A_write_enable, KB1_q_b[5]_clock_0, , , KB1_q_b[5]_clock_enable_0);
KB1_q_b[5]_PORT_B_read_enable = VCC;
KB1_q_b[5]_PORT_B_read_enable_reg = DFFE(KB1_q_b[5]_PORT_B_read_enable, KB1_q_b[5]_clock_1, , , KB1_q_b[5]_clock_enable_1);
KB1_q_b[5]_clock_0 = CCD_PIXCLK;
KB1_q_b[5]_clock_1 = LB1__clk0;
KB1_q_b[5]_clock_enable_0 = W1_valid_wreq;
KB1_q_b[5]_clock_enable_1 = W1L1;
KB1_q_b[5]_PORT_B_data_out = MEMORY(KB1_q_b[5]_PORT_A_data_in_reg, , KB1_q_b[5]_PORT_A_address_reg, KB1_q_b[5]_PORT_B_address_reg, KB1_q_b[5]_PORT_A_write_enable_reg, KB1_q_b[5]_PORT_B_read_enable_reg, , , KB1_q_b[5]_clock_0, KB1_q_b[5]_clock_1, KB1_q_b[5]_clock_enable_0, KB1_q_b[5]_clock_enable_1, , );
KB1_q_b[5] = KB1_q_b[5]_PORT_B_data_out[0];


--KB2_q_b[5] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dpram_0er:fiforam|altsyncram_4fc1:altsyncram3|q_b[5]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 512, Port A Width: 1, Port B Depth: 512, Port B Width: 1
--Port A Logical Depth: 512, Port A Logical Width: 16, Port B Logical Depth: 512, Port B Logical Width: 16
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
KB2_q_b[5]_PORT_A_data_in = F1_mCCD_R[5];
KB2_q_b[5]_PORT_A_data_in_reg = DFFE(KB2_q_b[5]_PORT_A_data_in, KB2_q_b[5]_clock_0, , , KB2_q_b[5]_clock_enable_0);
KB2_q_b[5]_PORT_A_address = BUS(EB4_power_modified_counter_values[0], EB4_power_modified_counter_values[1], EB4_power_modified_counter_values[2], EB4_power_modified_counter_values[3], EB4_power_modified_counter_values[4], EB4_power_modified_counter_values[5], EB4_power_modified_counter_values[6], EB4_power_modified_counter_values[7], EB4_power_modified_counter_values[8]);
KB2_q_b[5]_PORT_A_address_reg = DFFE(KB2_q_b[5]_PORT_A_address, KB2_q_b[5]_clock_0, , , KB2_q_b[5]_clock_enable_0);
KB2_q_b[5]_PORT_B_address = BUS(EB3_power_modified_counter_values[0], EB3_power_modified_counter_values[1], EB3_power_modified_counter_values[2], EB3_power_modified_counter_values[3], EB3_power_modified_counter_values[4], EB3_power_modified_counter_values[5], EB3_power_modified_counter_values[6], EB3_power_modified_counter_values[7], EB3_power_modified_counter_values[8]);
KB2_q_b[5]_PORT_B_address_reg = DFFE(KB2_q_b[5]_PORT_B_address, KB2_q_b[5]_clock_1, , , KB2_q_b[5]_clock_enable_1);
KB2_q_b[5]_PORT_A_write_enable = VCC;
KB2_q_b[5]_PORT_A_write_enable_reg = DFFE(KB2_q_b[5]_PORT_A_write_enable, KB2_q_b[5]_clock_0, , , KB2_q_b[5]_clock_enable_0);
KB2_q_b[5]_PORT_B_read_enable = VCC;
KB2_q_b[5]_PORT_B_read_enable_reg = DFFE(KB2_q_b[5]_PORT_B_read_enable, KB2_q_b[5]_clock_1, , , KB2_q_b[5]_clock_enable_1);
KB2_q_b[5]_clock_0 = CCD_PIXCLK;
KB2_q_b[5]_clock_1 = LB1__clk0;
KB2_q_b[5]_clock_enable_0 = W2_valid_wreq;
KB2_q_b[5]_clock_enable_1 = W2L1;
KB2_q_b[5]_PORT_B_data_out = MEMORY(KB2_q_b[5]_PORT_A_data_in_reg, , KB2_q_b[5]_PORT_A_address_reg, KB2_q_b[5]_PORT_B_address_reg, KB2_q_b[5]_PORT_A_write_enable_reg, KB2_q_b[5]_PORT_B_read_enable_reg, , , KB2_q_b[5]_clock_0, KB2_q_b[5]_clock_1, KB2_q_b[5]_clock_enable_0, KB2_q_b[5]_clock_enable_1, , );
KB2_q_b[5] = KB2_q_b[5]_PORT_B_data_out[0];


--G1L171 is Sdram_Control_4Port:u6|mDATAIN[5]~165
--operation mode is normal

G1L171 = G1_WR_MASK[0] & KB1_q_b[5] # !G1_WR_MASK[0] & (KB2_q_b[5]);


--KB1_q_b[6] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dpram_0er:fiforam|altsyncram_4fc1:altsyncram3|q_b[6]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 512, Port A Width: 1, Port B Depth: 512, Port B Width: 1
--Port A Logical Depth: 512, Port A Logical Width: 16, Port B Logical Depth: 512, Port B Logical Width: 16
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
KB1_q_b[6]_PORT_A_data_in = F1_mCCD_B[6];
KB1_q_b[6]_PORT_A_data_in_reg = DFFE(KB1_q_b[6]_PORT_A_data_in, KB1_q_b[6]_clock_0, , , KB1_q_b[6]_clock_enable_0);
KB1_q_b[6]_PORT_A_address = BUS(EB2_power_modified_counter_values[0], EB2_power_modified_counter_values[1], EB2_power_modified_counter_values[2], EB2_power_modified_counter_values[3], EB2_power_modified_counter_values[4], EB2_power_modified_counter_values[5], EB2_power_modified_counter_values[6], EB2_power_modified_counter_values[7], EB2_power_modified_counter_values[8]);
KB1_q_b[6]_PORT_A_address_reg = DFFE(KB1_q_b[6]_PORT_A_address, KB1_q_b[6]_clock_0, , , KB1_q_b[6]_clock_enable_0);
KB1_q_b[6]_PORT_B_address = BUS(EB1_power_modified_counter_values[0], EB1_power_modified_counter_values[1], EB1_power_modified_counter_values[2], EB1_power_modified_counter_values[3], EB1_power_modified_counter_values[4], EB1_power_modified_counter_values[5], EB1_power_modified_counter_values[6], EB1_power_modified_counter_values[7], EB1_power_modified_counter_values[8]);
KB1_q_b[6]_PORT_B_address_reg = DFFE(KB1_q_b[6]_PORT_B_address, KB1_q_b[6]_clock_1, , , KB1_q_b[6]_clock_enable_1);
KB1_q_b[6]_PORT_A_write_enable = VCC;
KB1_q_b[6]_PORT_A_write_enable_reg = DFFE(KB1_q_b[6]_PORT_A_write_enable, KB1_q_b[6]_clock_0, , , KB1_q_b[6]_clock_enable_0);
KB1_q_b[6]_PORT_B_read_enable = VCC;
KB1_q_b[6]_PORT_B_read_enable_reg = DFFE(KB1_q_b[6]_PORT_B_read_enable, KB1_q_b[6]_clock_1, , , KB1_q_b[6]_clock_enable_1);
KB1_q_b[6]_clock_0 = CCD_PIXCLK;
KB1_q_b[6]_clock_1 = LB1__clk0;
KB1_q_b[6]_clock_enable_0 = W1_valid_wreq;
KB1_q_b[6]_clock_enable_1 = W1L1;
KB1_q_b[6]_PORT_B_data_out = MEMORY(KB1_q_b[6]_PORT_A_data_in_reg, , KB1_q_b[6]_PORT_A_address_reg, KB1_q_b[6]_PORT_B_address_reg, KB1_q_b[6]_PORT_A_write_enable_reg, KB1_q_b[6]_PORT_B_read_enable_reg, , , KB1_q_b[6]_clock_0, KB1_q_b[6]_clock_1, KB1_q_b[6]_clock_enable_0, KB1_q_b[6]_clock_enable_1, , );
KB1_q_b[6] = KB1_q_b[6]_PORT_B_data_out[0];


--KB2_q_b[6] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dpram_0er:fiforam|altsyncram_4fc1:altsyncram3|q_b[6]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 512, Port A Width: 1, Port B Depth: 512, Port B Width: 1
--Port A Logical Depth: 512, Port A Logical Width: 16, Port B Logical Depth: 512, Port B Logical Width: 16
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
KB2_q_b[6]_PORT_A_data_in = F1_mCCD_R[6];
KB2_q_b[6]_PORT_A_data_in_reg = DFFE(KB2_q_b[6]_PORT_A_data_in, KB2_q_b[6]_clock_0, , , KB2_q_b[6]_clock_enable_0);
KB2_q_b[6]_PORT_A_address = BUS(EB4_power_modified_counter_values[0], EB4_power_modified_counter_values[1], EB4_power_modified_counter_values[2], EB4_power_modified_counter_values[3], EB4_power_modified_counter_values[4], EB4_power_modified_counter_values[5], EB4_power_modified_counter_values[6], EB4_power_modified_counter_values[7], EB4_power_modified_counter_values[8]);
KB2_q_b[6]_PORT_A_address_reg = DFFE(KB2_q_b[6]_PORT_A_address, KB2_q_b[6]_clock_0, , , KB2_q_b[6]_clock_enable_0);
KB2_q_b[6]_PORT_B_address = BUS(EB3_power_modified_counter_values[0], EB3_power_modified_counter_values[1], EB3_power_modified_counter_values[2], EB3_power_modified_counter_values[3], EB3_power_modified_counter_values[4], EB3_power_modified_counter_values[5], EB3_power_modified_counter_values[6], EB3_power_modified_counter_values[7], EB3_power_modified_counter_values[8]);
KB2_q_b[6]_PORT_B_address_reg = DFFE(KB2_q_b[6]_PORT_B_address, KB2_q_b[6]_clock_1, , , KB2_q_b[6]_clock_enable_1);
KB2_q_b[6]_PORT_A_write_enable = VCC;
KB2_q_b[6]_PORT_A_write_enable_reg = DFFE(KB2_q_b[6]_PORT_A_write_enable, KB2_q_b[6]_clock_0, , , KB2_q_b[6]_clock_enable_0);
KB2_q_b[6]_PORT_B_read_enable = VCC;
KB2_q_b[6]_PORT_B_read_enable_reg = DFFE(KB2_q_b[6]_PORT_B_read_enable, KB2_q_b[6]_clock_1, , , KB2_q_b[6]_clock_enable_1);
KB2_q_b[6]_clock_0 = CCD_PIXCLK;
KB2_q_b[6]_clock_1 = LB1__clk0;
KB2_q_b[6]_clock_enable_0 = W2_valid_wreq;
KB2_q_b[6]_clock_enable_1 = W2L1;
KB2_q_b[6]_PORT_B_data_out = MEMORY(KB2_q_b[6]_PORT_A_data_in_reg, , KB2_q_b[6]_PORT_A_address_reg, KB2_q_b[6]_PORT_B_address_reg, KB2_q_b[6]_PORT_A_write_enable_reg, KB2_q_b[6]_PORT_B_read_enable_reg, , , KB2_q_b[6]_clock_0, KB2_q_b[6]_clock_1, KB2_q_b[6]_clock_enable_0, KB2_q_b[6]_clock_enable_1, , );
KB2_q_b[6] = KB2_q_b[6]_PORT_B_data_out[0];


--G1L172 is Sdram_Control_4Port:u6|mDATAIN[6]~166
--operation mode is normal

G1L172 = G1_WR_MASK[0] & KB1_q_b[6] # !G1_WR_MASK[0] & (KB2_q_b[6]);


--KB1_q_b[7] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dpram_0er:fiforam|altsyncram_4fc1:altsyncram3|q_b[7]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 512, Port A Width: 1, Port B Depth: 512, Port B Width: 1
--Port A Logical Depth: 512, Port A Logical Width: 16, Port B Logical Depth: 512, Port B Logical Width: 16
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
KB1_q_b[7]_PORT_A_data_in = F1_mCCD_B[7];
KB1_q_b[7]_PORT_A_data_in_reg = DFFE(KB1_q_b[7]_PORT_A_data_in, KB1_q_b[7]_clock_0, , , KB1_q_b[7]_clock_enable_0);
KB1_q_b[7]_PORT_A_address = BUS(EB2_power_modified_counter_values[0], EB2_power_modified_counter_values[1], EB2_power_modified_counter_values[2], EB2_power_modified_counter_values[3], EB2_power_modified_counter_values[4], EB2_power_modified_counter_values[5], EB2_power_modified_counter_values[6], EB2_power_modified_counter_values[7], EB2_power_modified_counter_values[8]);
KB1_q_b[7]_PORT_A_address_reg = DFFE(KB1_q_b[7]_PORT_A_address, KB1_q_b[7]_clock_0, , , KB1_q_b[7]_clock_enable_0);
KB1_q_b[7]_PORT_B_address = BUS(EB1_power_modified_counter_values[0], EB1_power_modified_counter_values[1], EB1_power_modified_counter_values[2], EB1_power_modified_counter_values[3], EB1_power_modified_counter_values[4], EB1_power_modified_counter_values[5], EB1_power_modified_counter_values[6], EB1_power_modified_counter_values[7], EB1_power_modified_counter_values[8]);
KB1_q_b[7]_PORT_B_address_reg = DFFE(KB1_q_b[7]_PORT_B_address, KB1_q_b[7]_clock_1, , , KB1_q_b[7]_clock_enable_1);
KB1_q_b[7]_PORT_A_write_enable = VCC;
KB1_q_b[7]_PORT_A_write_enable_reg = DFFE(KB1_q_b[7]_PORT_A_write_enable, KB1_q_b[7]_clock_0, , , KB1_q_b[7]_clock_enable_0);
KB1_q_b[7]_PORT_B_read_enable = VCC;
KB1_q_b[7]_PORT_B_read_enable_reg = DFFE(KB1_q_b[7]_PORT_B_read_enable, KB1_q_b[7]_clock_1, , , KB1_q_b[7]_clock_enable_1);
KB1_q_b[7]_clock_0 = CCD_PIXCLK;
KB1_q_b[7]_clock_1 = LB1__clk0;
KB1_q_b[7]_clock_enable_0 = W1_valid_wreq;
KB1_q_b[7]_clock_enable_1 = W1L1;
KB1_q_b[7]_PORT_B_data_out = MEMORY(KB1_q_b[7]_PORT_A_data_in_reg, , KB1_q_b[7]_PORT_A_address_reg, KB1_q_b[7]_PORT_B_address_reg, KB1_q_b[7]_PORT_A_write_enable_reg, KB1_q_b[7]_PORT_B_read_enable_reg, , , KB1_q_b[7]_clock_0, KB1_q_b[7]_clock_1, KB1_q_b[7]_clock_enable_0, KB1_q_b[7]_clock_enable_1, , );
KB1_q_b[7] = KB1_q_b[7]_PORT_B_data_out[0];


--KB2_q_b[7] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dpram_0er:fiforam|altsyncram_4fc1:altsyncram3|q_b[7]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 512, Port A Width: 1, Port B Depth: 512, Port B Width: 1
--Port A Logical Depth: 512, Port A Logical Width: 16, Port B Logical Depth: 512, Port B Logical Width: 16
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
KB2_q_b[7]_PORT_A_data_in = F1_mCCD_R[7];
KB2_q_b[7]_PORT_A_data_in_reg = DFFE(KB2_q_b[7]_PORT_A_data_in, KB2_q_b[7]_clock_0, , , KB2_q_b[7]_clock_enable_0);
KB2_q_b[7]_PORT_A_address = BUS(EB4_power_modified_counter_values[0], EB4_power_modified_counter_values[1], EB4_power_modified_counter_values[2], EB4_power_modified_counter_values[3], EB4_power_modified_counter_values[4], EB4_power_modified_counter_values[5], EB4_power_modified_counter_values[6], EB4_power_modified_counter_values[7], EB4_power_modified_counter_values[8]);
KB2_q_b[7]_PORT_A_address_reg = DFFE(KB2_q_b[7]_PORT_A_address, KB2_q_b[7]_clock_0, , , KB2_q_b[7]_clock_enable_0);
KB2_q_b[7]_PORT_B_address = BUS(EB3_power_modified_counter_values[0], EB3_power_modified_counter_values[1], EB3_power_modified_counter_values[2], EB3_power_modified_counter_values[3], EB3_power_modified_counter_values[4], EB3_power_modified_counter_values[5], EB3_power_modified_counter_values[6], EB3_power_modified_counter_values[7], EB3_power_modified_counter_values[8]);
KB2_q_b[7]_PORT_B_address_reg = DFFE(KB2_q_b[7]_PORT_B_address, KB2_q_b[7]_clock_1, , , KB2_q_b[7]_clock_enable_1);
KB2_q_b[7]_PORT_A_write_enable = VCC;
KB2_q_b[7]_PORT_A_write_enable_reg = DFFE(KB2_q_b[7]_PORT_A_write_enable, KB2_q_b[7]_clock_0, , , KB2_q_b[7]_clock_enable_0);
KB2_q_b[7]_PORT_B_read_enable = VCC;
KB2_q_b[7]_PORT_B_read_enable_reg = DFFE(KB2_q_b[7]_PORT_B_read_enable, KB2_q_b[7]_clock_1, , , KB2_q_b[7]_clock_enable_1);
KB2_q_b[7]_clock_0 = CCD_PIXCLK;
KB2_q_b[7]_clock_1 = LB1__clk0;
KB2_q_b[7]_clock_enable_0 = W2_valid_wreq;
KB2_q_b[7]_clock_enable_1 = W2L1;
KB2_q_b[7]_PORT_B_data_out = MEMORY(KB2_q_b[7]_PORT_A_data_in_reg, , KB2_q_b[7]_PORT_A_address_reg, KB2_q_b[7]_PORT_B_address_reg, KB2_q_b[7]_PORT_A_write_enable_reg, KB2_q_b[7]_PORT_B_read_enable_reg, , , KB2_q_b[7]_clock_0, KB2_q_b[7]_clock_1, KB2_q_b[7]_clock_enable_0, KB2_q_b[7]_clock_enable_1, , );
KB2_q_b[7] = KB2_q_b[7]_PORT_B_data_out[0];


--G1L173 is Sdram_Control_4Port:u6|mDATAIN[7]~167
--operation mode is normal

G1L173 = G1_WR_MASK[0] & KB1_q_b[7] # !G1_WR_MASK[0] & (KB2_q_b[7]);


--KB1_q_b[8] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dpram_0er:fiforam|altsyncram_4fc1:altsyncram3|q_b[8]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 512, Port A Width: 1, Port B Depth: 512, Port B Width: 1
--Port A Logical Depth: 512, Port A Logical Width: 16, Port B Logical Depth: 512, Port B Logical Width: 16
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
KB1_q_b[8]_PORT_A_data_in = F1_mCCD_B[8];
KB1_q_b[8]_PORT_A_data_in_reg = DFFE(KB1_q_b[8]_PORT_A_data_in, KB1_q_b[8]_clock_0, , , KB1_q_b[8]_clock_enable_0);
KB1_q_b[8]_PORT_A_address = BUS(EB2_power_modified_counter_values[0], EB2_power_modified_counter_values[1], EB2_power_modified_counter_values[2], EB2_power_modified_counter_values[3], EB2_power_modified_counter_values[4], EB2_power_modified_counter_values[5], EB2_power_modified_counter_values[6], EB2_power_modified_counter_values[7], EB2_power_modified_counter_values[8]);
KB1_q_b[8]_PORT_A_address_reg = DFFE(KB1_q_b[8]_PORT_A_address, KB1_q_b[8]_clock_0, , , KB1_q_b[8]_clock_enable_0);
KB1_q_b[8]_PORT_B_address = BUS(EB1_power_modified_counter_values[0], EB1_power_modified_counter_values[1], EB1_power_modified_counter_values[2], EB1_power_modified_counter_values[3], EB1_power_modified_counter_values[4], EB1_power_modified_counter_values[5], EB1_power_modified_counter_values[6], EB1_power_modified_counter_values[7], EB1_power_modified_counter_values[8]);
KB1_q_b[8]_PORT_B_address_reg = DFFE(KB1_q_b[8]_PORT_B_address, KB1_q_b[8]_clock_1, , , KB1_q_b[8]_clock_enable_1);
KB1_q_b[8]_PORT_A_write_enable = VCC;
KB1_q_b[8]_PORT_A_write_enable_reg = DFFE(KB1_q_b[8]_PORT_A_write_enable, KB1_q_b[8]_clock_0, , , KB1_q_b[8]_clock_enable_0);
KB1_q_b[8]_PORT_B_read_enable = VCC;
KB1_q_b[8]_PORT_B_read_enable_reg = DFFE(KB1_q_b[8]_PORT_B_read_enable, KB1_q_b[8]_clock_1, , , KB1_q_b[8]_clock_enable_1);
KB1_q_b[8]_clock_0 = CCD_PIXCLK;
KB1_q_b[8]_clock_1 = LB1__clk0;
KB1_q_b[8]_clock_enable_0 = W1_valid_wreq;
KB1_q_b[8]_clock_enable_1 = W1L1;
KB1_q_b[8]_PORT_B_data_out = MEMORY(KB1_q_b[8]_PORT_A_data_in_reg, , KB1_q_b[8]_PORT_A_address_reg, KB1_q_b[8]_PORT_B_address_reg, KB1_q_b[8]_PORT_A_write_enable_reg, KB1_q_b[8]_PORT_B_read_enable_reg, , , KB1_q_b[8]_clock_0, KB1_q_b[8]_clock_1, KB1_q_b[8]_clock_enable_0, KB1_q_b[8]_clock_enable_1, , );
KB1_q_b[8] = KB1_q_b[8]_PORT_B_data_out[0];


--KB2_q_b[8] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dpram_0er:fiforam|altsyncram_4fc1:altsyncram3|q_b[8]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 512, Port A Width: 1, Port B Depth: 512, Port B Width: 1
--Port A Logical Depth: 512, Port A Logical Width: 16, Port B Logical Depth: 512, Port B Logical Width: 16
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
KB2_q_b[8]_PORT_A_data_in = F1_mCCD_R[8];
KB2_q_b[8]_PORT_A_data_in_reg = DFFE(KB2_q_b[8]_PORT_A_data_in, KB2_q_b[8]_clock_0, , , KB2_q_b[8]_clock_enable_0);
KB2_q_b[8]_PORT_A_address = BUS(EB4_power_modified_counter_values[0], EB4_power_modified_counter_values[1], EB4_power_modified_counter_values[2], EB4_power_modified_counter_values[3], EB4_power_modified_counter_values[4], EB4_power_modified_counter_values[5], EB4_power_modified_counter_values[6], EB4_power_modified_counter_values[7], EB4_power_modified_counter_values[8]);
KB2_q_b[8]_PORT_A_address_reg = DFFE(KB2_q_b[8]_PORT_A_address, KB2_q_b[8]_clock_0, , , KB2_q_b[8]_clock_enable_0);
KB2_q_b[8]_PORT_B_address = BUS(EB3_power_modified_counter_values[0], EB3_power_modified_counter_values[1], EB3_power_modified_counter_values[2], EB3_power_modified_counter_values[3], EB3_power_modified_counter_values[4], EB3_power_modified_counter_values[5], EB3_power_modified_counter_values[6], EB3_power_modified_counter_values[7], EB3_power_modified_counter_values[8]);
KB2_q_b[8]_PORT_B_address_reg = DFFE(KB2_q_b[8]_PORT_B_address, KB2_q_b[8]_clock_1, , , KB2_q_b[8]_clock_enable_1);
KB2_q_b[8]_PORT_A_write_enable = VCC;
KB2_q_b[8]_PORT_A_write_enable_reg = DFFE(KB2_q_b[8]_PORT_A_write_enable, KB2_q_b[8]_clock_0, , , KB2_q_b[8]_clock_enable_0);
KB2_q_b[8]_PORT_B_read_enable = VCC;
KB2_q_b[8]_PORT_B_read_enable_reg = DFFE(KB2_q_b[8]_PORT_B_read_enable, KB2_q_b[8]_clock_1, , , KB2_q_b[8]_clock_enable_1);
KB2_q_b[8]_clock_0 = CCD_PIXCLK;
KB2_q_b[8]_clock_1 = LB1__clk0;
KB2_q_b[8]_clock_enable_0 = W2_valid_wreq;
KB2_q_b[8]_clock_enable_1 = W2L1;
KB2_q_b[8]_PORT_B_data_out = MEMORY(KB2_q_b[8]_PORT_A_data_in_reg, , KB2_q_b[8]_PORT_A_address_reg, KB2_q_b[8]_PORT_B_address_reg, KB2_q_b[8]_PORT_A_write_enable_reg, KB2_q_b[8]_PORT_B_read_enable_reg, , , KB2_q_b[8]_clock_0, KB2_q_b[8]_clock_1, KB2_q_b[8]_clock_enable_0, KB2_q_b[8]_clock_enable_1, , );
KB2_q_b[8] = KB2_q_b[8]_PORT_B_data_out[0];


--G1L174 is Sdram_Control_4Port:u6|mDATAIN[8]~168
--operation mode is normal

G1L174 = G1_WR_MASK[0] & KB1_q_b[8] # !G1_WR_MASK[0] & (KB2_q_b[8]);


--KB1_q_b[9] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dpram_0er:fiforam|altsyncram_4fc1:altsyncram3|q_b[9]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 512, Port A Width: 1, Port B Depth: 512, Port B Width: 1
--Port A Logical Depth: 512, Port A Logical Width: 16, Port B Logical Depth: 512, Port B Logical Width: 16
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
KB1_q_b[9]_PORT_A_data_in = F1_mCCD_B[9];
KB1_q_b[9]_PORT_A_data_in_reg = DFFE(KB1_q_b[9]_PORT_A_data_in, KB1_q_b[9]_clock_0, , , KB1_q_b[9]_clock_enable_0);
KB1_q_b[9]_PORT_A_address = BUS(EB2_power_modified_counter_values[0], EB2_power_modified_counter_values[1], EB2_power_modified_counter_values[2], EB2_power_modified_counter_values[3], EB2_power_modified_counter_values[4], EB2_power_modified_counter_values[5], EB2_power_modified_counter_values[6], EB2_power_modified_counter_values[7], EB2_power_modified_counter_values[8]);
KB1_q_b[9]_PORT_A_address_reg = DFFE(KB1_q_b[9]_PORT_A_address, KB1_q_b[9]_clock_0, , , KB1_q_b[9]_clock_enable_0);
KB1_q_b[9]_PORT_B_address = BUS(EB1_power_modified_counter_values[0], EB1_power_modified_counter_values[1], EB1_power_modified_counter_values[2], EB1_power_modified_counter_values[3], EB1_power_modified_counter_values[4], EB1_power_modified_counter_values[5], EB1_power_modified_counter_values[6], EB1_power_modified_counter_values[7], EB1_power_modified_counter_values[8]);
KB1_q_b[9]_PORT_B_address_reg = DFFE(KB1_q_b[9]_PORT_B_address, KB1_q_b[9]_clock_1, , , KB1_q_b[9]_clock_enable_1);
KB1_q_b[9]_PORT_A_write_enable = VCC;
KB1_q_b[9]_PORT_A_write_enable_reg = DFFE(KB1_q_b[9]_PORT_A_write_enable, KB1_q_b[9]_clock_0, , , KB1_q_b[9]_clock_enable_0);
KB1_q_b[9]_PORT_B_read_enable = VCC;
KB1_q_b[9]_PORT_B_read_enable_reg = DFFE(KB1_q_b[9]_PORT_B_read_enable, KB1_q_b[9]_clock_1, , , KB1_q_b[9]_clock_enable_1);
KB1_q_b[9]_clock_0 = CCD_PIXCLK;
KB1_q_b[9]_clock_1 = LB1__clk0;
KB1_q_b[9]_clock_enable_0 = W1_valid_wreq;
KB1_q_b[9]_clock_enable_1 = W1L1;
KB1_q_b[9]_PORT_B_data_out = MEMORY(KB1_q_b[9]_PORT_A_data_in_reg, , KB1_q_b[9]_PORT_A_address_reg, KB1_q_b[9]_PORT_B_address_reg, KB1_q_b[9]_PORT_A_write_enable_reg, KB1_q_b[9]_PORT_B_read_enable_reg, , , KB1_q_b[9]_clock_0, KB1_q_b[9]_clock_1, KB1_q_b[9]_clock_enable_0, KB1_q_b[9]_clock_enable_1, , );
KB1_q_b[9] = KB1_q_b[9]_PORT_B_data_out[0];


--KB2_q_b[9] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dpram_0er:fiforam|altsyncram_4fc1:altsyncram3|q_b[9]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 512, Port A Width: 1, Port B Depth: 512, Port B Width: 1
--Port A Logical Depth: 512, Port A Logical Width: 16, Port B Logical Depth: 512, Port B Logical Width: 16
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
KB2_q_b[9]_PORT_A_data_in = F1_mCCD_R[9];
KB2_q_b[9]_PORT_A_data_in_reg = DFFE(KB2_q_b[9]_PORT_A_data_in, KB2_q_b[9]_clock_0, , , KB2_q_b[9]_clock_enable_0);
KB2_q_b[9]_PORT_A_address = BUS(EB4_power_modified_counter_values[0], EB4_power_modified_counter_values[1], EB4_power_modified_counter_values[2], EB4_power_modified_counter_values[3], EB4_power_modified_counter_values[4], EB4_power_modified_counter_values[5], EB4_power_modified_counter_values[6], EB4_power_modified_counter_values[7], EB4_power_modified_counter_values[8]);
KB2_q_b[9]_PORT_A_address_reg = DFFE(KB2_q_b[9]_PORT_A_address, KB2_q_b[9]_clock_0, , , KB2_q_b[9]_clock_enable_0);
KB2_q_b[9]_PORT_B_address = BUS(EB3_power_modified_counter_values[0], EB3_power_modified_counter_values[1], EB3_power_modified_counter_values[2], EB3_power_modified_counter_values[3], EB3_power_modified_counter_values[4], EB3_power_modified_counter_values[5], EB3_power_modified_counter_values[6], EB3_power_modified_counter_values[7], EB3_power_modified_counter_values[8]);
KB2_q_b[9]_PORT_B_address_reg = DFFE(KB2_q_b[9]_PORT_B_address, KB2_q_b[9]_clock_1, , , KB2_q_b[9]_clock_enable_1);
KB2_q_b[9]_PORT_A_write_enable = VCC;
KB2_q_b[9]_PORT_A_write_enable_reg = DFFE(KB2_q_b[9]_PORT_A_write_enable, KB2_q_b[9]_clock_0, , , KB2_q_b[9]_clock_enable_0);
KB2_q_b[9]_PORT_B_read_enable = VCC;
KB2_q_b[9]_PORT_B_read_enable_reg = DFFE(KB2_q_b[9]_PORT_B_read_enable, KB2_q_b[9]_clock_1, , , KB2_q_b[9]_clock_enable_1);
KB2_q_b[9]_clock_0 = CCD_PIXCLK;
KB2_q_b[9]_clock_1 = LB1__clk0;
KB2_q_b[9]_clock_enable_0 = W2_valid_wreq;
KB2_q_b[9]_clock_enable_1 = W2L1;
KB2_q_b[9]_PORT_B_data_out = MEMORY(KB2_q_b[9]_PORT_A_data_in_reg, , KB2_q_b[9]_PORT_A_address_reg, KB2_q_b[9]_PORT_B_address_reg, KB2_q_b[9]_PORT_A_write_enable_reg, KB2_q_b[9]_PORT_B_read_enable_reg, , , KB2_q_b[9]_clock_0, KB2_q_b[9]_clock_1, KB2_q_b[9]_clock_enable_0, KB2_q_b[9]_clock_enable_1, , );
KB2_q_b[9] = KB2_q_b[9]_PORT_B_data_out[0];


--G1L175 is Sdram_Control_4Port:u6|mDATAIN[9]~169
--operation mode is normal

G1L175 = G1_WR_MASK[0] & KB1_q_b[9] # !G1_WR_MASK[0] & (KB2_q_b[9]);


--KB1_q_b[10] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dpram_0er:fiforam|altsyncram_4fc1:altsyncram3|q_b[10]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 512, Port A Width: 1, Port B Depth: 512, Port B Width: 1
--Port A Logical Depth: 512, Port A Logical Width: 16, Port B Logical Depth: 512, Port B Logical Width: 16
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
KB1_q_b[10]_PORT_A_data_in = F1_mCCD_G[6];
KB1_q_b[10]_PORT_A_data_in_reg = DFFE(KB1_q_b[10]_PORT_A_data_in, KB1_q_b[10]_clock_0, , , KB1_q_b[10]_clock_enable_0);
KB1_q_b[10]_PORT_A_address = BUS(EB2_power_modified_counter_values[0], EB2_power_modified_counter_values[1], EB2_power_modified_counter_values[2], EB2_power_modified_counter_values[3], EB2_power_modified_counter_values[4], EB2_power_modified_counter_values[5], EB2_power_modified_counter_values[6], EB2_power_modified_counter_values[7], EB2_power_modified_counter_values[8]);
KB1_q_b[10]_PORT_A_address_reg = DFFE(KB1_q_b[10]_PORT_A_address, KB1_q_b[10]_clock_0, , , KB1_q_b[10]_clock_enable_0);
KB1_q_b[10]_PORT_B_address = BUS(EB1_power_modified_counter_values[0], EB1_power_modified_counter_values[1], EB1_power_modified_counter_values[2], EB1_power_modified_counter_values[3], EB1_power_modified_counter_values[4], EB1_power_modified_counter_values[5], EB1_power_modified_counter_values[6], EB1_power_modified_counter_values[7], EB1_power_modified_counter_values[8]);
KB1_q_b[10]_PORT_B_address_reg = DFFE(KB1_q_b[10]_PORT_B_address, KB1_q_b[10]_clock_1, , , KB1_q_b[10]_clock_enable_1);
KB1_q_b[10]_PORT_A_write_enable = VCC;
KB1_q_b[10]_PORT_A_write_enable_reg = DFFE(KB1_q_b[10]_PORT_A_write_enable, KB1_q_b[10]_clock_0, , , KB1_q_b[10]_clock_enable_0);
KB1_q_b[10]_PORT_B_read_enable = VCC;
KB1_q_b[10]_PORT_B_read_enable_reg = DFFE(KB1_q_b[10]_PORT_B_read_enable, KB1_q_b[10]_clock_1, , , KB1_q_b[10]_clock_enable_1);
KB1_q_b[10]_clock_0 = CCD_PIXCLK;
KB1_q_b[10]_clock_1 = LB1__clk0;
KB1_q_b[10]_clock_enable_0 = W1_valid_wreq;
KB1_q_b[10]_clock_enable_1 = W1L1;
KB1_q_b[10]_PORT_B_data_out = MEMORY(KB1_q_b[10]_PORT_A_data_in_reg, , KB1_q_b[10]_PORT_A_address_reg, KB1_q_b[10]_PORT_B_address_reg, KB1_q_b[10]_PORT_A_write_enable_reg, KB1_q_b[10]_PORT_B_read_enable_reg, , , KB1_q_b[10]_clock_0, KB1_q_b[10]_clock_1, KB1_q_b[10]_clock_enable_0, KB1_q_b[10]_clock_enable_1, , );
KB1_q_b[10] = KB1_q_b[10]_PORT_B_data_out[0];


--KB2_q_b[10] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dpram_0er:fiforam|altsyncram_4fc1:altsyncram3|q_b[10]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 512, Port A Width: 1, Port B Depth: 512, Port B Width: 1
--Port A Logical Depth: 512, Port A Logical Width: 16, Port B Logical Depth: 512, Port B Logical Width: 16
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
KB2_q_b[10]_PORT_A_data_in = F1_mCCD_G[1];
KB2_q_b[10]_PORT_A_data_in_reg = DFFE(KB2_q_b[10]_PORT_A_data_in, KB2_q_b[10]_clock_0, , , KB2_q_b[10]_clock_enable_0);
KB2_q_b[10]_PORT_A_address = BUS(EB4_power_modified_counter_values[0], EB4_power_modified_counter_values[1], EB4_power_modified_counter_values[2], EB4_power_modified_counter_values[3], EB4_power_modified_counter_values[4], EB4_power_modified_counter_values[5], EB4_power_modified_counter_values[6], EB4_power_modified_counter_values[7], EB4_power_modified_counter_values[8]);
KB2_q_b[10]_PORT_A_address_reg = DFFE(KB2_q_b[10]_PORT_A_address, KB2_q_b[10]_clock_0, , , KB2_q_b[10]_clock_enable_0);
KB2_q_b[10]_PORT_B_address = BUS(EB3_power_modified_counter_values[0], EB3_power_modified_counter_values[1], EB3_power_modified_counter_values[2], EB3_power_modified_counter_values[3], EB3_power_modified_counter_values[4], EB3_power_modified_counter_values[5], EB3_power_modified_counter_values[6], EB3_power_modified_counter_values[7], EB3_power_modified_counter_values[8]);
KB2_q_b[10]_PORT_B_address_reg = DFFE(KB2_q_b[10]_PORT_B_address, KB2_q_b[10]_clock_1, , , KB2_q_b[10]_clock_enable_1);
KB2_q_b[10]_PORT_A_write_enable = VCC;
KB2_q_b[10]_PORT_A_write_enable_reg = DFFE(KB2_q_b[10]_PORT_A_write_enable, KB2_q_b[10]_clock_0, , , KB2_q_b[10]_clock_enable_0);
KB2_q_b[10]_PORT_B_read_enable = VCC;
KB2_q_b[10]_PORT_B_read_enable_reg = DFFE(KB2_q_b[10]_PORT_B_read_enable, KB2_q_b[10]_clock_1, , , KB2_q_b[10]_clock_enable_1);
KB2_q_b[10]_clock_0 = CCD_PIXCLK;
KB2_q_b[10]_clock_1 = LB1__clk0;
KB2_q_b[10]_clock_enable_0 = W2_valid_wreq;
KB2_q_b[10]_clock_enable_1 = W2L1;
KB2_q_b[10]_PORT_B_data_out = MEMORY(KB2_q_b[10]_PORT_A_data_in_reg, , KB2_q_b[10]_PORT_A_address_reg, KB2_q_b[10]_PORT_B_address_reg, KB2_q_b[10]_PORT_A_write_enable_reg, KB2_q_b[10]_PORT_B_read_enable_reg, , , KB2_q_b[10]_clock_0, KB2_q_b[10]_clock_1, KB2_q_b[10]_clock_enable_0, KB2_q_b[10]_clock_enable_1, , );
KB2_q_b[10] = KB2_q_b[10]_PORT_B_data_out[0];


--G1L176 is Sdram_Control_4Port:u6|mDATAIN[10]~170
--operation mode is normal

G1L176 = G1_WR_MASK[0] & KB1_q_b[10] # !G1_WR_MASK[0] & (KB2_q_b[10]);


--KB1_q_b[11] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dpram_0er:fiforam|altsyncram_4fc1:altsyncram3|q_b[11]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 512, Port A Width: 1, Port B Depth: 512, Port B Width: 1
--Port A Logical Depth: 512, Port A Logical Width: 16, Port B Logical Depth: 512, Port B Logical Width: 16
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
KB1_q_b[11]_PORT_A_data_in = F1_mCCD_G[7];
KB1_q_b[11]_PORT_A_data_in_reg = DFFE(KB1_q_b[11]_PORT_A_data_in, KB1_q_b[11]_clock_0, , , KB1_q_b[11]_clock_enable_0);
KB1_q_b[11]_PORT_A_address = BUS(EB2_power_modified_counter_values[0], EB2_power_modified_counter_values[1], EB2_power_modified_counter_values[2], EB2_power_modified_counter_values[3], EB2_power_modified_counter_values[4], EB2_power_modified_counter_values[5], EB2_power_modified_counter_values[6], EB2_power_modified_counter_values[7], EB2_power_modified_counter_values[8]);
KB1_q_b[11]_PORT_A_address_reg = DFFE(KB1_q_b[11]_PORT_A_address, KB1_q_b[11]_clock_0, , , KB1_q_b[11]_clock_enable_0);
KB1_q_b[11]_PORT_B_address = BUS(EB1_power_modified_counter_values[0], EB1_power_modified_counter_values[1], EB1_power_modified_counter_values[2], EB1_power_modified_counter_values[3], EB1_power_modified_counter_values[4], EB1_power_modified_counter_values[5], EB1_power_modified_counter_values[6], EB1_power_modified_counter_values[7], EB1_power_modified_counter_values[8]);
KB1_q_b[11]_PORT_B_address_reg = DFFE(KB1_q_b[11]_PORT_B_address, KB1_q_b[11]_clock_1, , , KB1_q_b[11]_clock_enable_1);
KB1_q_b[11]_PORT_A_write_enable = VCC;
KB1_q_b[11]_PORT_A_write_enable_reg = DFFE(KB1_q_b[11]_PORT_A_write_enable, KB1_q_b[11]_clock_0, , , KB1_q_b[11]_clock_enable_0);
KB1_q_b[11]_PORT_B_read_enable = VCC;
KB1_q_b[11]_PORT_B_read_enable_reg = DFFE(KB1_q_b[11]_PORT_B_read_enable, KB1_q_b[11]_clock_1, , , KB1_q_b[11]_clock_enable_1);
KB1_q_b[11]_clock_0 = CCD_PIXCLK;
KB1_q_b[11]_clock_1 = LB1__clk0;
KB1_q_b[11]_clock_enable_0 = W1_valid_wreq;
KB1_q_b[11]_clock_enable_1 = W1L1;
KB1_q_b[11]_PORT_B_data_out = MEMORY(KB1_q_b[11]_PORT_A_data_in_reg, , KB1_q_b[11]_PORT_A_address_reg, KB1_q_b[11]_PORT_B_address_reg, KB1_q_b[11]_PORT_A_write_enable_reg, KB1_q_b[11]_PORT_B_read_enable_reg, , , KB1_q_b[11]_clock_0, KB1_q_b[11]_clock_1, KB1_q_b[11]_clock_enable_0, KB1_q_b[11]_clock_enable_1, , );
KB1_q_b[11] = KB1_q_b[11]_PORT_B_data_out[0];


--KB2_q_b[11] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dpram_0er:fiforam|altsyncram_4fc1:altsyncram3|q_b[11]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 512, Port A Width: 1, Port B Depth: 512, Port B Width: 1
--Port A Logical Depth: 512, Port A Logical Width: 16, Port B Logical Depth: 512, Port B Logical Width: 16
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
KB2_q_b[11]_PORT_A_data_in = F1_mCCD_G[2];
KB2_q_b[11]_PORT_A_data_in_reg = DFFE(KB2_q_b[11]_PORT_A_data_in, KB2_q_b[11]_clock_0, , , KB2_q_b[11]_clock_enable_0);
KB2_q_b[11]_PORT_A_address = BUS(EB4_power_modified_counter_values[0], EB4_power_modified_counter_values[1], EB4_power_modified_counter_values[2], EB4_power_modified_counter_values[3], EB4_power_modified_counter_values[4], EB4_power_modified_counter_values[5], EB4_power_modified_counter_values[6], EB4_power_modified_counter_values[7], EB4_power_modified_counter_values[8]);
KB2_q_b[11]_PORT_A_address_reg = DFFE(KB2_q_b[11]_PORT_A_address, KB2_q_b[11]_clock_0, , , KB2_q_b[11]_clock_enable_0);
KB2_q_b[11]_PORT_B_address = BUS(EB3_power_modified_counter_values[0], EB3_power_modified_counter_values[1], EB3_power_modified_counter_values[2], EB3_power_modified_counter_values[3], EB3_power_modified_counter_values[4], EB3_power_modified_counter_values[5], EB3_power_modified_counter_values[6], EB3_power_modified_counter_values[7], EB3_power_modified_counter_values[8]);
KB2_q_b[11]_PORT_B_address_reg = DFFE(KB2_q_b[11]_PORT_B_address, KB2_q_b[11]_clock_1, , , KB2_q_b[11]_clock_enable_1);
KB2_q_b[11]_PORT_A_write_enable = VCC;
KB2_q_b[11]_PORT_A_write_enable_reg = DFFE(KB2_q_b[11]_PORT_A_write_enable, KB2_q_b[11]_clock_0, , , KB2_q_b[11]_clock_enable_0);
KB2_q_b[11]_PORT_B_read_enable = VCC;
KB2_q_b[11]_PORT_B_read_enable_reg = DFFE(KB2_q_b[11]_PORT_B_read_enable, KB2_q_b[11]_clock_1, , , KB2_q_b[11]_clock_enable_1);
KB2_q_b[11]_clock_0 = CCD_PIXCLK;
KB2_q_b[11]_clock_1 = LB1__clk0;
KB2_q_b[11]_clock_enable_0 = W2_valid_wreq;
KB2_q_b[11]_clock_enable_1 = W2L1;
KB2_q_b[11]_PORT_B_data_out = MEMORY(KB2_q_b[11]_PORT_A_data_in_reg, , KB2_q_b[11]_PORT_A_address_reg, KB2_q_b[11]_PORT_B_address_reg, KB2_q_b[11]_PORT_A_write_enable_reg, KB2_q_b[11]_PORT_B_read_enable_reg, , , KB2_q_b[11]_clock_0, KB2_q_b[11]_clock_1, KB2_q_b[11]_clock_enable_0, KB2_q_b[11]_clock_enable_1, , );
KB2_q_b[11] = KB2_q_b[11]_PORT_B_data_out[0];


--G1L177 is Sdram_Control_4Port:u6|mDATAIN[11]~171
--operation mode is normal

G1L177 = G1_WR_MASK[0] & KB1_q_b[11] # !G1_WR_MASK[0] & (KB2_q_b[11]);


--KB1_q_b[12] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dpram_0er:fiforam|altsyncram_4fc1:altsyncram3|q_b[12]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 512, Port A Width: 1, Port B Depth: 512, Port B Width: 1
--Port A Logical Depth: 512, Port A Logical Width: 16, Port B Logical Depth: 512, Port B Logical Width: 16
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
KB1_q_b[12]_PORT_A_data_in = F1_mCCD_G[8];
KB1_q_b[12]_PORT_A_data_in_reg = DFFE(KB1_q_b[12]_PORT_A_data_in, KB1_q_b[12]_clock_0, , , KB1_q_b[12]_clock_enable_0);
KB1_q_b[12]_PORT_A_address = BUS(EB2_power_modified_counter_values[0], EB2_power_modified_counter_values[1], EB2_power_modified_counter_values[2], EB2_power_modified_counter_values[3], EB2_power_modified_counter_values[4], EB2_power_modified_counter_values[5], EB2_power_modified_counter_values[6], EB2_power_modified_counter_values[7], EB2_power_modified_counter_values[8]);
KB1_q_b[12]_PORT_A_address_reg = DFFE(KB1_q_b[12]_PORT_A_address, KB1_q_b[12]_clock_0, , , KB1_q_b[12]_clock_enable_0);
KB1_q_b[12]_PORT_B_address = BUS(EB1_power_modified_counter_values[0], EB1_power_modified_counter_values[1], EB1_power_modified_counter_values[2], EB1_power_modified_counter_values[3], EB1_power_modified_counter_values[4], EB1_power_modified_counter_values[5], EB1_power_modified_counter_values[6], EB1_power_modified_counter_values[7], EB1_power_modified_counter_values[8]);
KB1_q_b[12]_PORT_B_address_reg = DFFE(KB1_q_b[12]_PORT_B_address, KB1_q_b[12]_clock_1, , , KB1_q_b[12]_clock_enable_1);
KB1_q_b[12]_PORT_A_write_enable = VCC;
KB1_q_b[12]_PORT_A_write_enable_reg = DFFE(KB1_q_b[12]_PORT_A_write_enable, KB1_q_b[12]_clock_0, , , KB1_q_b[12]_clock_enable_0);
KB1_q_b[12]_PORT_B_read_enable = VCC;
KB1_q_b[12]_PORT_B_read_enable_reg = DFFE(KB1_q_b[12]_PORT_B_read_enable, KB1_q_b[12]_clock_1, , , KB1_q_b[12]_clock_enable_1);
KB1_q_b[12]_clock_0 = CCD_PIXCLK;
KB1_q_b[12]_clock_1 = LB1__clk0;
KB1_q_b[12]_clock_enable_0 = W1_valid_wreq;
KB1_q_b[12]_clock_enable_1 = W1L1;
KB1_q_b[12]_PORT_B_data_out = MEMORY(KB1_q_b[12]_PORT_A_data_in_reg, , KB1_q_b[12]_PORT_A_address_reg, KB1_q_b[12]_PORT_B_address_reg, KB1_q_b[12]_PORT_A_write_enable_reg, KB1_q_b[12]_PORT_B_read_enable_reg, , , KB1_q_b[12]_clock_0, KB1_q_b[12]_clock_1, KB1_q_b[12]_clock_enable_0, KB1_q_b[12]_clock_enable_1, , );
KB1_q_b[12] = KB1_q_b[12]_PORT_B_data_out[0];


--KB2_q_b[12] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dpram_0er:fiforam|altsyncram_4fc1:altsyncram3|q_b[12]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 512, Port A Width: 1, Port B Depth: 512, Port B Width: 1
--Port A Logical Depth: 512, Port A Logical Width: 16, Port B Logical Depth: 512, Port B Logical Width: 16
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
KB2_q_b[12]_PORT_A_data_in = F1_mCCD_G[3];
KB2_q_b[12]_PORT_A_data_in_reg = DFFE(KB2_q_b[12]_PORT_A_data_in, KB2_q_b[12]_clock_0, , , KB2_q_b[12]_clock_enable_0);
KB2_q_b[12]_PORT_A_address = BUS(EB4_power_modified_counter_values[0], EB4_power_modified_counter_values[1], EB4_power_modified_counter_values[2], EB4_power_modified_counter_values[3], EB4_power_modified_counter_values[4], EB4_power_modified_counter_values[5], EB4_power_modified_counter_values[6], EB4_power_modified_counter_values[7], EB4_power_modified_counter_values[8]);
KB2_q_b[12]_PORT_A_address_reg = DFFE(KB2_q_b[12]_PORT_A_address, KB2_q_b[12]_clock_0, , , KB2_q_b[12]_clock_enable_0);
KB2_q_b[12]_PORT_B_address = BUS(EB3_power_modified_counter_values[0], EB3_power_modified_counter_values[1], EB3_power_modified_counter_values[2], EB3_power_modified_counter_values[3], EB3_power_modified_counter_values[4], EB3_power_modified_counter_values[5], EB3_power_modified_counter_values[6], EB3_power_modified_counter_values[7], EB3_power_modified_counter_values[8]);
KB2_q_b[12]_PORT_B_address_reg = DFFE(KB2_q_b[12]_PORT_B_address, KB2_q_b[12]_clock_1, , , KB2_q_b[12]_clock_enable_1);
KB2_q_b[12]_PORT_A_write_enable = VCC;
KB2_q_b[12]_PORT_A_write_enable_reg = DFFE(KB2_q_b[12]_PORT_A_write_enable, KB2_q_b[12]_clock_0, , , KB2_q_b[12]_clock_enable_0);
KB2_q_b[12]_PORT_B_read_enable = VCC;
KB2_q_b[12]_PORT_B_read_enable_reg = DFFE(KB2_q_b[12]_PORT_B_read_enable, KB2_q_b[12]_clock_1, , , KB2_q_b[12]_clock_enable_1);
KB2_q_b[12]_clock_0 = CCD_PIXCLK;
KB2_q_b[12]_clock_1 = LB1__clk0;
KB2_q_b[12]_clock_enable_0 = W2_valid_wreq;
KB2_q_b[12]_clock_enable_1 = W2L1;
KB2_q_b[12]_PORT_B_data_out = MEMORY(KB2_q_b[12]_PORT_A_data_in_reg, , KB2_q_b[12]_PORT_A_address_reg, KB2_q_b[12]_PORT_B_address_reg, KB2_q_b[12]_PORT_A_write_enable_reg, KB2_q_b[12]_PORT_B_read_enable_reg, , , KB2_q_b[12]_clock_0, KB2_q_b[12]_clock_1, KB2_q_b[12]_clock_enable_0, KB2_q_b[12]_clock_enable_1, , );
KB2_q_b[12] = KB2_q_b[12]_PORT_B_data_out[0];


--G1L178 is Sdram_Control_4Port:u6|mDATAIN[12]~172
--operation mode is normal

G1L178 = G1_WR_MASK[0] & KB1_q_b[12] # !G1_WR_MASK[0] & (KB2_q_b[12]);


--KB1_q_b[13] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dpram_0er:fiforam|altsyncram_4fc1:altsyncram3|q_b[13]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 512, Port A Width: 1, Port B Depth: 512, Port B Width: 1
--Port A Logical Depth: 512, Port A Logical Width: 16, Port B Logical Depth: 512, Port B Logical Width: 16
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
KB1_q_b[13]_PORT_A_data_in = F1_mCCD_G[9];
KB1_q_b[13]_PORT_A_data_in_reg = DFFE(KB1_q_b[13]_PORT_A_data_in, KB1_q_b[13]_clock_0, , , KB1_q_b[13]_clock_enable_0);
KB1_q_b[13]_PORT_A_address = BUS(EB2_power_modified_counter_values[0], EB2_power_modified_counter_values[1], EB2_power_modified_counter_values[2], EB2_power_modified_counter_values[3], EB2_power_modified_counter_values[4], EB2_power_modified_counter_values[5], EB2_power_modified_counter_values[6], EB2_power_modified_counter_values[7], EB2_power_modified_counter_values[8]);
KB1_q_b[13]_PORT_A_address_reg = DFFE(KB1_q_b[13]_PORT_A_address, KB1_q_b[13]_clock_0, , , KB1_q_b[13]_clock_enable_0);
KB1_q_b[13]_PORT_B_address = BUS(EB1_power_modified_counter_values[0], EB1_power_modified_counter_values[1], EB1_power_modified_counter_values[2], EB1_power_modified_counter_values[3], EB1_power_modified_counter_values[4], EB1_power_modified_counter_values[5], EB1_power_modified_counter_values[6], EB1_power_modified_counter_values[7], EB1_power_modified_counter_values[8]);
KB1_q_b[13]_PORT_B_address_reg = DFFE(KB1_q_b[13]_PORT_B_address, KB1_q_b[13]_clock_1, , , KB1_q_b[13]_clock_enable_1);
KB1_q_b[13]_PORT_A_write_enable = VCC;
KB1_q_b[13]_PORT_A_write_enable_reg = DFFE(KB1_q_b[13]_PORT_A_write_enable, KB1_q_b[13]_clock_0, , , KB1_q_b[13]_clock_enable_0);
KB1_q_b[13]_PORT_B_read_enable = VCC;
KB1_q_b[13]_PORT_B_read_enable_reg = DFFE(KB1_q_b[13]_PORT_B_read_enable, KB1_q_b[13]_clock_1, , , KB1_q_b[13]_clock_enable_1);
KB1_q_b[13]_clock_0 = CCD_PIXCLK;
KB1_q_b[13]_clock_1 = LB1__clk0;
KB1_q_b[13]_clock_enable_0 = W1_valid_wreq;
KB1_q_b[13]_clock_enable_1 = W1L1;
KB1_q_b[13]_PORT_B_data_out = MEMORY(KB1_q_b[13]_PORT_A_data_in_reg, , KB1_q_b[13]_PORT_A_address_reg, KB1_q_b[13]_PORT_B_address_reg, KB1_q_b[13]_PORT_A_write_enable_reg, KB1_q_b[13]_PORT_B_read_enable_reg, , , KB1_q_b[13]_clock_0, KB1_q_b[13]_clock_1, KB1_q_b[13]_clock_enable_0, KB1_q_b[13]_clock_enable_1, , );
KB1_q_b[13] = KB1_q_b[13]_PORT_B_data_out[0];


--KB2_q_b[13] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dpram_0er:fiforam|altsyncram_4fc1:altsyncram3|q_b[13]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 512, Port A Width: 1, Port B Depth: 512, Port B Width: 1
--Port A Logical Depth: 512, Port A Logical Width: 16, Port B Logical Depth: 512, Port B Logical Width: 16
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
KB2_q_b[13]_PORT_A_data_in = F1_mCCD_G[4];
KB2_q_b[13]_PORT_A_data_in_reg = DFFE(KB2_q_b[13]_PORT_A_data_in, KB2_q_b[13]_clock_0, , , KB2_q_b[13]_clock_enable_0);
KB2_q_b[13]_PORT_A_address = BUS(EB4_power_modified_counter_values[0], EB4_power_modified_counter_values[1], EB4_power_modified_counter_values[2], EB4_power_modified_counter_values[3], EB4_power_modified_counter_values[4], EB4_power_modified_counter_values[5], EB4_power_modified_counter_values[6], EB4_power_modified_counter_values[7], EB4_power_modified_counter_values[8]);
KB2_q_b[13]_PORT_A_address_reg = DFFE(KB2_q_b[13]_PORT_A_address, KB2_q_b[13]_clock_0, , , KB2_q_b[13]_clock_enable_0);
KB2_q_b[13]_PORT_B_address = BUS(EB3_power_modified_counter_values[0], EB3_power_modified_counter_values[1], EB3_power_modified_counter_values[2], EB3_power_modified_counter_values[3], EB3_power_modified_counter_values[4], EB3_power_modified_counter_values[5], EB3_power_modified_counter_values[6], EB3_power_modified_counter_values[7], EB3_power_modified_counter_values[8]);
KB2_q_b[13]_PORT_B_address_reg = DFFE(KB2_q_b[13]_PORT_B_address, KB2_q_b[13]_clock_1, , , KB2_q_b[13]_clock_enable_1);
KB2_q_b[13]_PORT_A_write_enable = VCC;
KB2_q_b[13]_PORT_A_write_enable_reg = DFFE(KB2_q_b[13]_PORT_A_write_enable, KB2_q_b[13]_clock_0, , , KB2_q_b[13]_clock_enable_0);
KB2_q_b[13]_PORT_B_read_enable = VCC;
KB2_q_b[13]_PORT_B_read_enable_reg = DFFE(KB2_q_b[13]_PORT_B_read_enable, KB2_q_b[13]_clock_1, , , KB2_q_b[13]_clock_enable_1);
KB2_q_b[13]_clock_0 = CCD_PIXCLK;
KB2_q_b[13]_clock_1 = LB1__clk0;
KB2_q_b[13]_clock_enable_0 = W2_valid_wreq;
KB2_q_b[13]_clock_enable_1 = W2L1;
KB2_q_b[13]_PORT_B_data_out = MEMORY(KB2_q_b[13]_PORT_A_data_in_reg, , KB2_q_b[13]_PORT_A_address_reg, KB2_q_b[13]_PORT_B_address_reg, KB2_q_b[13]_PORT_A_write_enable_reg, KB2_q_b[13]_PORT_B_read_enable_reg, , , KB2_q_b[13]_clock_0, KB2_q_b[13]_clock_1, KB2_q_b[13]_clock_enable_0, KB2_q_b[13]_clock_enable_1, , );
KB2_q_b[13] = KB2_q_b[13]_PORT_B_data_out[0];


--G1L179 is Sdram_Control_4Port:u6|mDATAIN[13]~173
--operation mode is normal

G1L179 = G1_WR_MASK[0] & KB1_q_b[13] # !G1_WR_MASK[0] & (KB2_q_b[13]);


--KB1_q_b[14] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dpram_0er:fiforam|altsyncram_4fc1:altsyncram3|q_b[14]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 512, Port A Width: 1, Port B Depth: 512, Port B Width: 1
--Port A Logical Depth: 512, Port A Logical Width: 16, Port B Logical Depth: 512, Port B Logical Width: 16
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
KB1_q_b[14]_PORT_A_data_in = F1_mCCD_G[10];
KB1_q_b[14]_PORT_A_data_in_reg = DFFE(KB1_q_b[14]_PORT_A_data_in, KB1_q_b[14]_clock_0, , , KB1_q_b[14]_clock_enable_0);
KB1_q_b[14]_PORT_A_address = BUS(EB2_power_modified_counter_values[0], EB2_power_modified_counter_values[1], EB2_power_modified_counter_values[2], EB2_power_modified_counter_values[3], EB2_power_modified_counter_values[4], EB2_power_modified_counter_values[5], EB2_power_modified_counter_values[6], EB2_power_modified_counter_values[7], EB2_power_modified_counter_values[8]);
KB1_q_b[14]_PORT_A_address_reg = DFFE(KB1_q_b[14]_PORT_A_address, KB1_q_b[14]_clock_0, , , KB1_q_b[14]_clock_enable_0);
KB1_q_b[14]_PORT_B_address = BUS(EB1_power_modified_counter_values[0], EB1_power_modified_counter_values[1], EB1_power_modified_counter_values[2], EB1_power_modified_counter_values[3], EB1_power_modified_counter_values[4], EB1_power_modified_counter_values[5], EB1_power_modified_counter_values[6], EB1_power_modified_counter_values[7], EB1_power_modified_counter_values[8]);
KB1_q_b[14]_PORT_B_address_reg = DFFE(KB1_q_b[14]_PORT_B_address, KB1_q_b[14]_clock_1, , , KB1_q_b[14]_clock_enable_1);
KB1_q_b[14]_PORT_A_write_enable = VCC;
KB1_q_b[14]_PORT_A_write_enable_reg = DFFE(KB1_q_b[14]_PORT_A_write_enable, KB1_q_b[14]_clock_0, , , KB1_q_b[14]_clock_enable_0);
KB1_q_b[14]_PORT_B_read_enable = VCC;
KB1_q_b[14]_PORT_B_read_enable_reg = DFFE(KB1_q_b[14]_PORT_B_read_enable, KB1_q_b[14]_clock_1, , , KB1_q_b[14]_clock_enable_1);
KB1_q_b[14]_clock_0 = CCD_PIXCLK;
KB1_q_b[14]_clock_1 = LB1__clk0;
KB1_q_b[14]_clock_enable_0 = W1_valid_wreq;
KB1_q_b[14]_clock_enable_1 = W1L1;
KB1_q_b[14]_PORT_B_data_out = MEMORY(KB1_q_b[14]_PORT_A_data_in_reg, , KB1_q_b[14]_PORT_A_address_reg, KB1_q_b[14]_PORT_B_address_reg, KB1_q_b[14]_PORT_A_write_enable_reg, KB1_q_b[14]_PORT_B_read_enable_reg, , , KB1_q_b[14]_clock_0, KB1_q_b[14]_clock_1, KB1_q_b[14]_clock_enable_0, KB1_q_b[14]_clock_enable_1, , );
KB1_q_b[14] = KB1_q_b[14]_PORT_B_data_out[0];


--KB2_q_b[14] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dpram_0er:fiforam|altsyncram_4fc1:altsyncram3|q_b[14]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 512, Port A Width: 1, Port B Depth: 512, Port B Width: 1
--Port A Logical Depth: 512, Port A Logical Width: 16, Port B Logical Depth: 512, Port B Logical Width: 16
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
KB2_q_b[14]_PORT_A_data_in = F1_mCCD_G[5];
KB2_q_b[14]_PORT_A_data_in_reg = DFFE(KB2_q_b[14]_PORT_A_data_in, KB2_q_b[14]_clock_0, , , KB2_q_b[14]_clock_enable_0);
KB2_q_b[14]_PORT_A_address = BUS(EB4_power_modified_counter_values[0], EB4_power_modified_counter_values[1], EB4_power_modified_counter_values[2], EB4_power_modified_counter_values[3], EB4_power_modified_counter_values[4], EB4_power_modified_counter_values[5], EB4_power_modified_counter_values[6], EB4_power_modified_counter_values[7], EB4_power_modified_counter_values[8]);
KB2_q_b[14]_PORT_A_address_reg = DFFE(KB2_q_b[14]_PORT_A_address, KB2_q_b[14]_clock_0, , , KB2_q_b[14]_clock_enable_0);
KB2_q_b[14]_PORT_B_address = BUS(EB3_power_modified_counter_values[0], EB3_power_modified_counter_values[1], EB3_power_modified_counter_values[2], EB3_power_modified_counter_values[3], EB3_power_modified_counter_values[4], EB3_power_modified_counter_values[5], EB3_power_modified_counter_values[6], EB3_power_modified_counter_values[7], EB3_power_modified_counter_values[8]);
KB2_q_b[14]_PORT_B_address_reg = DFFE(KB2_q_b[14]_PORT_B_address, KB2_q_b[14]_clock_1, , , KB2_q_b[14]_clock_enable_1);
KB2_q_b[14]_PORT_A_write_enable = VCC;
KB2_q_b[14]_PORT_A_write_enable_reg = DFFE(KB2_q_b[14]_PORT_A_write_enable, KB2_q_b[14]_clock_0, , , KB2_q_b[14]_clock_enable_0);
KB2_q_b[14]_PORT_B_read_enable = VCC;
KB2_q_b[14]_PORT_B_read_enable_reg = DFFE(KB2_q_b[14]_PORT_B_read_enable, KB2_q_b[14]_clock_1, , , KB2_q_b[14]_clock_enable_1);
KB2_q_b[14]_clock_0 = CCD_PIXCLK;
KB2_q_b[14]_clock_1 = LB1__clk0;
KB2_q_b[14]_clock_enable_0 = W2_valid_wreq;
KB2_q_b[14]_clock_enable_1 = W2L1;
KB2_q_b[14]_PORT_B_data_out = MEMORY(KB2_q_b[14]_PORT_A_data_in_reg, , KB2_q_b[14]_PORT_A_address_reg, KB2_q_b[14]_PORT_B_address_reg, KB2_q_b[14]_PORT_A_write_enable_reg, KB2_q_b[14]_PORT_B_read_enable_reg, , , KB2_q_b[14]_clock_0, KB2_q_b[14]_clock_1, KB2_q_b[14]_clock_enable_0, KB2_q_b[14]_clock_enable_1, , );
KB2_q_b[14] = KB2_q_b[14]_PORT_B_data_out[0];


--G1L180 is Sdram_Control_4Port:u6|mDATAIN[14]~174
--operation mode is normal

G1L180 = G1_WR_MASK[0] & KB1_q_b[14] # !G1_WR_MASK[0] & (KB2_q_b[14]);


--KB1_q_b[15] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dpram_0er:fiforam|altsyncram_4fc1:altsyncram3|q_b[15]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 512, Port A Width: 1, Port B Depth: 512, Port B Width: 1
--Port A Logical Depth: 512, Port A Logical Width: 16, Port B Logical Depth: 512, Port B Logical Width: 16
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
KB1_q_b[15]_PORT_A_data_in = ~GND;
KB1_q_b[15]_PORT_A_data_in_reg = DFFE(KB1_q_b[15]_PORT_A_data_in, KB1_q_b[15]_clock_0, , , KB1_q_b[15]_clock_enable_0);
KB1_q_b[15]_PORT_A_address = BUS(EB2_power_modified_counter_values[0], EB2_power_modified_counter_values[1], EB2_power_modified_counter_values[2], EB2_power_modified_counter_values[3], EB2_power_modified_counter_values[4], EB2_power_modified_counter_values[5], EB2_power_modified_counter_values[6], EB2_power_modified_counter_values[7], EB2_power_modified_counter_values[8]);
KB1_q_b[15]_PORT_A_address_reg = DFFE(KB1_q_b[15]_PORT_A_address, KB1_q_b[15]_clock_0, , , KB1_q_b[15]_clock_enable_0);
KB1_q_b[15]_PORT_B_address = BUS(EB1_power_modified_counter_values[0], EB1_power_modified_counter_values[1], EB1_power_modified_counter_values[2], EB1_power_modified_counter_values[3], EB1_power_modified_counter_values[4], EB1_power_modified_counter_values[5], EB1_power_modified_counter_values[6], EB1_power_modified_counter_values[7], EB1_power_modified_counter_values[8]);
KB1_q_b[15]_PORT_B_address_reg = DFFE(KB1_q_b[15]_PORT_B_address, KB1_q_b[15]_clock_1, , , KB1_q_b[15]_clock_enable_1);
KB1_q_b[15]_PORT_A_write_enable = VCC;
KB1_q_b[15]_PORT_A_write_enable_reg = DFFE(KB1_q_b[15]_PORT_A_write_enable, KB1_q_b[15]_clock_0, , , KB1_q_b[15]_clock_enable_0);
KB1_q_b[15]_PORT_B_read_enable = VCC;
KB1_q_b[15]_PORT_B_read_enable_reg = DFFE(KB1_q_b[15]_PORT_B_read_enable, KB1_q_b[15]_clock_1, , , KB1_q_b[15]_clock_enable_1);
KB1_q_b[15]_clock_0 = CCD_PIXCLK;
KB1_q_b[15]_clock_1 = LB1__clk0;
KB1_q_b[15]_clock_enable_0 = W1_valid_wreq;
KB1_q_b[15]_clock_enable_1 = W1L1;
KB1_q_b[15]_PORT_B_data_out = MEMORY(KB1_q_b[15]_PORT_A_data_in_reg, , KB1_q_b[15]_PORT_A_address_reg, KB1_q_b[15]_PORT_B_address_reg, KB1_q_b[15]_PORT_A_write_enable_reg, KB1_q_b[15]_PORT_B_read_enable_reg, , , KB1_q_b[15]_clock_0, KB1_q_b[15]_clock_1, KB1_q_b[15]_clock_enable_0, KB1_q_b[15]_clock_enable_1, , );
KB1_q_b[15] = KB1_q_b[15]_PORT_B_data_out[0];


--KB2_q_b[15] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dpram_0er:fiforam|altsyncram_4fc1:altsyncram3|q_b[15]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 512, Port A Width: 1, Port B Depth: 512, Port B Width: 1
--Port A Logical Depth: 512, Port A Logical Width: 16, Port B Logical Depth: 512, Port B Logical Width: 16
--Port A Input: Registered, Port B Input: Registered, Port B Output: Un-registered
KB2_q_b[15]_PORT_A_data_in = ~GND;
KB2_q_b[15]_PORT_A_data_in_reg = DFFE(KB2_q_b[15]_PORT_A_data_in, KB2_q_b[15]_clock_0, , , KB2_q_b[15]_clock_enable_0);
KB2_q_b[15]_PORT_A_address = BUS(EB4_power_modified_counter_values[0], EB4_power_modified_counter_values[1], EB4_power_modified_counter_values[2], EB4_power_modified_counter_values[3], EB4_power_modified_counter_values[4], EB4_power_modified_counter_values[5], EB4_power_modified_counter_values[6], EB4_power_modified_counter_values[7], EB4_power_modified_counter_values[8]);
KB2_q_b[15]_PORT_A_address_reg = DFFE(KB2_q_b[15]_PORT_A_address, KB2_q_b[15]_clock_0, , , KB2_q_b[15]_clock_enable_0);
KB2_q_b[15]_PORT_B_address = BUS(EB3_power_modified_counter_values[0], EB3_power_modified_counter_values[1], EB3_power_modified_counter_values[2], EB3_power_modified_counter_values[3], EB3_power_modified_counter_values[4], EB3_power_modified_counter_values[5], EB3_power_modified_counter_values[6], EB3_power_modified_counter_values[7], EB3_power_modified_counter_values[8]);
KB2_q_b[15]_PORT_B_address_reg = DFFE(KB2_q_b[15]_PORT_B_address, KB2_q_b[15]_clock_1, , , KB2_q_b[15]_clock_enable_1);
KB2_q_b[15]_PORT_A_write_enable = VCC;
KB2_q_b[15]_PORT_A_write_enable_reg = DFFE(KB2_q_b[15]_PORT_A_write_enable, KB2_q_b[15]_clock_0, , , KB2_q_b[15]_clock_enable_0);
KB2_q_b[15]_PORT_B_read_enable = VCC;
KB2_q_b[15]_PORT_B_read_enable_reg = DFFE(KB2_q_b[15]_PORT_B_read_enable, KB2_q_b[15]_clock_1, , , KB2_q_b[15]_clock_enable_1);
KB2_q_b[15]_clock_0 = CCD_PIXCLK;
KB2_q_b[15]_clock_1 = LB1__clk0;
KB2_q_b[15]_clock_enable_0 = W2_valid_wreq;
KB2_q_b[15]_clock_enable_1 = W2L1;
KB2_q_b[15]_PORT_B_data_out = MEMORY(KB2_q_b[15]_PORT_A_data_in_reg, , KB2_q_b[15]_PORT_A_address_reg, KB2_q_b[15]_PORT_B_address_reg, KB2_q_b[15]_PORT_A_write_enable_reg, KB2_q_b[15]_PORT_B_read_enable_reg, , , KB2_q_b[15]_clock_0, KB2_q_b[15]_clock_1, KB2_q_b[15]_clock_enable_0, KB2_q_b[15]_clock_enable_1, , );
KB2_q_b[15] = KB2_q_b[15]_PORT_B_data_out[0];


--G1L181 is Sdram_Control_4Port:u6|mDATAIN[15]~175
--operation mode is normal

G1L181 = G1_WR_MASK[0] & KB1_q_b[15] # !G1_WR_MASK[0] & (KB2_q_b[15]);


--E1_Frame_Cont[8] is CCD_Capture:u3|Frame_Cont[8]
--operation mode is arithmetic

E1_Frame_Cont[8]_carry_eqn = E1L17;
E1_Frame_Cont[8]_lut_out = E1_Frame_Cont[8] $ (!E1_Frame_Cont[8]_carry_eqn);
E1_Frame_Cont[8] = DFFEAS(E1_Frame_Cont[8]_lut_out, CCD_PIXCLK, D1_oRST_1, , E1L78, , , , );

--E1L19 is CCD_Capture:u3|Frame_Cont[8]~1033
--operation mode is arithmetic

E1L19 = CARRY(E1_Frame_Cont[8] & (!E1L17));


--E1_Frame_Cont[4] is CCD_Capture:u3|Frame_Cont[4]
--operation mode is arithmetic

E1_Frame_Cont[4]_carry_eqn = E1L9;
E1_Frame_Cont[4]_lut_out = E1_Frame_Cont[4] $ (!E1_Frame_Cont[4]_carry_eqn);
E1_Frame_Cont[4] = DFFEAS(E1_Frame_Cont[4]_lut_out, CCD_PIXCLK, D1_oRST_1, , E1L78, , , , );

--E1L11 is CCD_Capture:u3|Frame_Cont[4]~1037
--operation mode is arithmetic

E1L11 = CARRY(E1_Frame_Cont[4] & (!E1L9));


--E1_Frame_Cont[0] is CCD_Capture:u3|Frame_Cont[0]
--operation mode is arithmetic

E1_Frame_Cont[0]_lut_out = !E1_Frame_Cont[0];
E1_Frame_Cont[0] = DFFEAS(E1_Frame_Cont[0]_lut_out, CCD_PIXCLK, D1_oRST_1, , E1L78, , , , );

--E1L3 is CCD_Capture:u3|Frame_Cont[0]~1041
--operation mode is arithmetic

E1L3 = CARRY(E1_Frame_Cont[0]);


--J1L79 is SEG7_Driver:u8|mDEC_in[0]~64
--operation mode is normal

J1L79 = J1_mSCAN[1] & (J1_mSCAN[0]) # !J1_mSCAN[1] & (J1_mSCAN[0] & E1_Frame_Cont[4] # !J1_mSCAN[0] & (E1_Frame_Cont[0]));


--E1_Frame_Cont[12] is CCD_Capture:u3|Frame_Cont[12]
--operation mode is arithmetic

E1_Frame_Cont[12]_carry_eqn = E1L25;
E1_Frame_Cont[12]_lut_out = E1_Frame_Cont[12] $ (!E1_Frame_Cont[12]_carry_eqn);
E1_Frame_Cont[12] = DFFEAS(E1_Frame_Cont[12]_lut_out, CCD_PIXCLK, D1_oRST_1, , E1L78, , , , );

--E1L27 is CCD_Capture:u3|Frame_Cont[12]~1045
--operation mode is arithmetic

E1L27 = CARRY(E1_Frame_Cont[12] & (!E1L25));


--J1L80 is SEG7_Driver:u8|mDEC_in[0]~65
--operation mode is normal

J1L80 = J1_mSCAN[1] & (J1L79 & (E1_Frame_Cont[12]) # !J1L79 & E1_Frame_Cont[8]) # !J1_mSCAN[1] & (J1L79);


--E1_Frame_Cont[5] is CCD_Capture:u3|Frame_Cont[5]
--operation mode is arithmetic

E1_Frame_Cont[5]_carry_eqn = E1L11;
E1_Frame_Cont[5]_lut_out = E1_Frame_Cont[5] $ (E1_Frame_Cont[5]_carry_eqn);
E1_Frame_Cont[5] = DFFEAS(E1_Frame_Cont[5]_lut_out, CCD_PIXCLK, D1_oRST_1, , E1L78, , , , );

--E1L13 is CCD_Capture:u3|Frame_Cont[5]~1049
--operation mode is arithmetic

E1L13 = CARRY(!E1L11 # !E1_Frame_Cont[5]);


--E1_Frame_Cont[9] is CCD_Capture:u3|Frame_Cont[9]
--operation mode is arithmetic

E1_Frame_Cont[9]_carry_eqn = E1L19;
E1_Frame_Cont[9]_lut_out = E1_Frame_Cont[9] $ (E1_Frame_Cont[9]_carry_eqn);
E1_Frame_Cont[9] = DFFEAS(E1_Frame_Cont[9]_lut_out, CCD_PIXCLK, D1_oRST_1, , E1L78, , , , );

--E1L21 is CCD_Capture:u3|Frame_Cont[9]~1053
--operation mode is arithmetic

E1L21 = CARRY(!E1L19 # !E1_Frame_Cont[9]);


--E1_Frame_Cont[1] is CCD_Capture:u3|Frame_Cont[1]
--operation mode is arithmetic

E1_Frame_Cont[1]_carry_eqn = E1L3;
E1_Frame_Cont[1]_lut_out = E1_Frame_Cont[1] $ (E1_Frame_Cont[1]_carry_eqn);
E1_Frame_Cont[1] = DFFEAS(E1_Frame_Cont[1]_lut_out, CCD_PIXCLK, D1_oRST_1, , E1L78, , , , );

--E1L5 is CCD_Capture:u3|Frame_Cont[1]~1057
--operation mode is arithmetic

E1L5 = CARRY(!E1L3 # !E1_Frame_Cont[1]);


--J1L81 is SEG7_Driver:u8|mDEC_in[1]~66
--operation mode is normal

J1L81 = J1_mSCAN[0] & (J1_mSCAN[1]) # !J1_mSCAN[0] & (J1_mSCAN[1] & E1_Frame_Cont[9] # !J1_mSCAN[1] & (E1_Frame_Cont[1]));


--E1_Frame_Cont[13] is CCD_Capture:u3|Frame_Cont[13]
--operation mode is arithmetic

E1_Frame_Cont[13]_carry_eqn = E1L27;
E1_Frame_Cont[13]_lut_out = E1_Frame_Cont[13] $ (E1_Frame_Cont[13]_carry_eqn);
E1_Frame_Cont[13] = DFFEAS(E1_Frame_Cont[13]_lut_out, CCD_PIXCLK, D1_oRST_1, , E1L78, , , , );

--E1L29 is CCD_Capture:u3|Frame_Cont[13]~1061
--operation mode is arithmetic

E1L29 = CARRY(!E1L27 # !E1_Frame_Cont[13]);


--J1L82 is SEG7_Driver:u8|mDEC_in[1]~67
--operation mode is normal

J1L82 = J1_mSCAN[0] & (J1L81 & (E1_Frame_Cont[13]) # !J1L81 & E1_Frame_Cont[5]) # !J1_mSCAN[0] & (J1L81);


--E1_Frame_Cont[10] is CCD_Capture:u3|Frame_Cont[10]
--operation mode is arithmetic

E1_Frame_Cont[10]_carry_eqn = E1L21;
E1_Frame_Cont[10]_lut_out = E1_Frame_Cont[10] $ (!E1_Frame_Cont[10]_carry_eqn);
E1_Frame_Cont[10] = DFFEAS(E1_Frame_Cont[10]_lut_out, CCD_PIXCLK, D1_oRST_1, , E1L78, , , , );

--E1L23 is CCD_Capture:u3|Frame_Cont[10]~1065
--operation mode is arithmetic

E1L23 = CARRY(E1_Frame_Cont[10] & (!E1L21));


--E1_Frame_Cont[6] is CCD_Capture:u3|Frame_Cont[6]
--operation mode is arithmetic

E1_Frame_Cont[6]_carry_eqn = E1L13;
E1_Frame_Cont[6]_lut_out = E1_Frame_Cont[6] $ (!E1_Frame_Cont[6]_carry_eqn);
E1_Frame_Cont[6] = DFFEAS(E1_Frame_Cont[6]_lut_out, CCD_PIXCLK, D1_oRST_1, , E1L78, , , , );

--E1L15 is CCD_Capture:u3|Frame_Cont[6]~1069
--operation mode is arithmetic

E1L15 = CARRY(E1_Frame_Cont[6] & (!E1L13));


--E1_Frame_Cont[2] is CCD_Capture:u3|Frame_Cont[2]
--operation mode is arithmetic

E1_Frame_Cont[2]_carry_eqn = E1L5;
E1_Frame_Cont[2]_lut_out = E1_Frame_Cont[2] $ (!E1_Frame_Cont[2]_carry_eqn);
E1_Frame_Cont[2] = DFFEAS(E1_Frame_Cont[2]_lut_out, CCD_PIXCLK, D1_oRST_1, , E1L78, , , , );

--E1L7 is CCD_Capture:u3|Frame_Cont[2]~1073
--operation mode is arithmetic

E1L7 = CARRY(E1_Frame_Cont[2] & (!E1L5));


--J1L83 is SEG7_Driver:u8|mDEC_in[2]~68
--operation mode is normal

J1L83 = J1_mSCAN[1] & (J1_mSCAN[0]) # !J1_mSCAN[1] & (J1_mSCAN[0] & E1_Frame_Cont[6] # !J1_mSCAN[0] & (E1_Frame_Cont[2]));


--E1_Frame_Cont[14] is CCD_Capture:u3|Frame_Cont[14]
--operation mode is arithmetic

E1_Frame_Cont[14]_carry_eqn = E1L29;
E1_Frame_Cont[14]_lut_out = E1_Frame_Cont[14] $ (!E1_Frame_Cont[14]_carry_eqn);
E1_Frame_Cont[14] = DFFEAS(E1_Frame_Cont[14]_lut_out, CCD_PIXCLK, D1_oRST_1, , E1L78, , , , );

--E1L31 is CCD_Capture:u3|Frame_Cont[14]~1077
--operation mode is arithmetic

E1L31 = CARRY(E1_Frame_Cont[14] & (!E1L29));


--J1L84 is SEG7_Driver:u8|mDEC_in[2]~69
--operation mode is normal

J1L84 = J1_mSCAN[1] & (J1L83 & (E1_Frame_Cont[14]) # !J1L83 & E1_Frame_Cont[10]) # !J1_mSCAN[1] & (J1L83);


--E1_Frame_Cont[7] is CCD_Capture:u3|Frame_Cont[7]
--operation mode is arithmetic

E1_Frame_Cont[7]_carry_eqn = E1L15;
E1_Frame_Cont[7]_lut_out = E1_Frame_Cont[7] $ (E1_Frame_Cont[7]_carry_eqn);
E1_Frame_Cont[7] = DFFEAS(E1_Frame_Cont[7]_lut_out, CCD_PIXCLK, D1_oRST_1, , E1L78, , , , );

--E1L17 is CCD_Capture:u3|Frame_Cont[7]~1081
--operation mode is arithmetic

E1L17 = CARRY(!E1L15 # !E1_Frame_Cont[7]);


--E1_Frame_Cont[11] is CCD_Capture:u3|Frame_Cont[11]
--operation mode is arithmetic

E1_Frame_Cont[11]_carry_eqn = E1L23;
E1_Frame_Cont[11]_lut_out = E1_Frame_Cont[11] $ (E1_Frame_Cont[11]_carry_eqn);
E1_Frame_Cont[11] = DFFEAS(E1_Frame_Cont[11]_lut_out, CCD_PIXCLK, D1_oRST_1, , E1L78, , , , );

--E1L25 is CCD_Capture:u3|Frame_Cont[11]~1085
--operation mode is arithmetic

E1L25 = CARRY(!E1L23 # !E1_Frame_Cont[11]);


--E1_Frame_Cont[3] is CCD_Capture:u3|Frame_Cont[3]
--operation mode is arithmetic

E1_Frame_Cont[3]_carry_eqn = E1L7;
E1_Frame_Cont[3]_lut_out = E1_Frame_Cont[3] $ (E1_Frame_Cont[3]_carry_eqn);
E1_Frame_Cont[3] = DFFEAS(E1_Frame_Cont[3]_lut_out, CCD_PIXCLK, D1_oRST_1, , E1L78, , , , );

--E1L9 is CCD_Capture:u3|Frame_Cont[3]~1089
--operation mode is arithmetic

E1L9 = CARRY(!E1L7 # !E1_Frame_Cont[3]);


--J1L85 is SEG7_Driver:u8|mDEC_in[3]~70
--operation mode is normal

J1L85 = J1_mSCAN[0] & (J1_mSCAN[1]) # !J1_mSCAN[0] & (J1_mSCAN[1] & E1_Frame_Cont[11] # !J1_mSCAN[1] & (E1_Frame_Cont[3]));


--E1_Frame_Cont[15] is CCD_Capture:u3|Frame_Cont[15]
--operation mode is normal

E1_Frame_Cont[15]_carry_eqn = E1L31;
E1_Frame_Cont[15]_lut_out = E1_Frame_Cont[15] $ (E1_Frame_Cont[15]_carry_eqn);
E1_Frame_Cont[15] = DFFEAS(E1_Frame_Cont[15]_lut_out, CCD_PIXCLK, D1_oRST_1, , E1L78, , , , );


--J1L86 is SEG7_Driver:u8|mDEC_in[3]~71
--operation mode is normal

J1L86 = J1_mSCAN[0] & (J1L85 & (E1_Frame_Cont[15]) # !J1L85 & E1_Frame_Cont[7]) # !J1_mSCAN[0] & (J1L85);


--J1L91 is SEG7_Driver:u8|oSEG[0]~70
--operation mode is normal

J1L91 = J1L82 & J1L80 & (!J1L86) # !J1L82 & (J1L84 & (!J1L86) # !J1L84 & J1L80);


--J1L92 is SEG7_Driver:u8|oSEG[1]~71
--operation mode is normal

J1L92 = J1L84 & !J1L82 & (J1L80 $ !J1L86) # !J1L84 & J1L80 & (J1L82 $ !J1L86);


--J1L93 is SEG7_Driver:u8|oSEG[2]~72
--operation mode is normal

J1L93 = J1L80 & (J1L82 $ !J1L84) # !J1L80 & (J1L82 & !J1L84 & J1L86 # !J1L82 & J1L84 & !J1L86);


--J1L94 is SEG7_Driver:u8|oSEG[3]~73
--operation mode is normal

J1L94 = J1L80 & (J1L86 $ (J1L82 # !J1L84)) # !J1L80 & J1L82 & !J1L84 & !J1L86;


--J1L95 is SEG7_Driver:u8|oSEG[5]~74
--operation mode is normal

J1L95 = J1L82 & (J1L80 & (J1L86) # !J1L80 & J1L84) # !J1L82 & J1L84 & (J1L80 $ J1L86);


--J1L96 is SEG7_Driver:u8|oSEG[6]~75
--operation mode is normal

J1L96 = J1L84 & J1L86 & (J1L82 # !J1L80) # !J1L84 & !J1L80 & J1L82 & !J1L86;


--J1L97 is SEG7_Driver:u8|oSEG[7]~76
--operation mode is normal

J1L97 = J1L80 & !J1L86 & (J1L82 $ !J1L84) # !J1L80 & !J1L82 & (J1L84 $ !J1L86);


--MB1L38Q is I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[0]~reg0
--operation mode is arithmetic

MB1L38Q_lut_out = MB1L14 $ MB1L38Q;
MB1L38Q = DFFEAS(MB1L38Q_lut_out, H1_mI2C_CTRL_CLK, VCC, , , VCC, !KEY[1], !H1_mI2C_GO, );

--MB1L37 is I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[0]~275
--operation mode is arithmetic

MB1L37 = CARRY(MB1L14 & MB1L38Q);


--MB1L42Q is I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2]~reg0
--operation mode is arithmetic

MB1L42Q_carry_eqn = MB1L39;
MB1L42Q_lut_out = MB1L42Q $ (!MB1L42Q_carry_eqn);
MB1L42Q = DFFEAS(MB1L42Q_lut_out, H1_mI2C_CTRL_CLK, VCC, , , VCC, !KEY[1], !H1_mI2C_GO, );

--MB1L41 is I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[2]~279
--operation mode is arithmetic

MB1L41 = CARRY(MB1L42Q & (!MB1L39));


--MB1L44Q is I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[3]~reg0
--operation mode is arithmetic

MB1L44Q_carry_eqn = MB1L41;
MB1L44Q_lut_out = MB1L44Q $ (MB1L44Q_carry_eqn);
MB1L44Q = DFFEAS(MB1L44Q_lut_out, H1_mI2C_CTRL_CLK, VCC, , , VCC, !KEY[1], !H1_mI2C_GO, );

--MB1L43 is I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[3]~283
--operation mode is arithmetic

MB1L43 = CARRY(!MB1L41 # !MB1L44Q);


--MB1L40Q is I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1]~reg0
--operation mode is arithmetic

MB1L40Q_carry_eqn = MB1L37;
MB1L40Q_lut_out = MB1L40Q $ (MB1L40Q_carry_eqn);
MB1L40Q = DFFEAS(MB1L40Q_lut_out, H1_mI2C_CTRL_CLK, VCC, , , VCC, !KEY[1], !H1_mI2C_GO, );

--MB1L39 is I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[1]~287
--operation mode is arithmetic

MB1L39 = CARRY(!MB1L37 # !MB1L40Q);


--MB1L11 is I2C_CCD_Config:u7|I2C_Controller:u0|I2C_SCLK~253
--operation mode is normal

MB1L11 = !MB1L40Q # !MB1L44Q # !MB1L42Q # !MB1L38Q;


--MB1L46Q is I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[4]~reg0
--operation mode is arithmetic

MB1L46Q_carry_eqn = MB1L43;
MB1L46Q_lut_out = MB1L46Q $ (!MB1L46Q_carry_eqn);
MB1L46Q = DFFEAS(MB1L46Q_lut_out, H1_mI2C_CTRL_CLK, VCC, , , VCC, !KEY[1], !H1_mI2C_GO, );

--MB1L45 is I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[4]~291
--operation mode is arithmetic

MB1L45 = CARRY(MB1L46Q & (!MB1L43));


--MB1L12 is I2C_CCD_Config:u7|I2C_Controller:u0|I2C_SCLK~254
--operation mode is normal

MB1L12 = MB1L46Q & MB1L11 # !MB1L46Q & (MB1L42Q # MB1L44Q);


--MB1L47Q is I2C_CCD_Config:u7|I2C_Controller:u0|SD_COUNTER[5]~reg0
--operation mode is normal

MB1L47Q_carry_eqn = MB1L45;
MB1L47Q_lut_out = MB1L47Q $ (MB1L47Q_carry_eqn);
MB1L47Q = DFFEAS(MB1L47Q_lut_out, H1_mI2C_CTRL_CLK, VCC, , , VCC, !KEY[1], !H1_mI2C_GO, );


--H1_mI2C_CTRL_CLK is I2C_CCD_Config:u7|mI2C_CTRL_CLK
--operation mode is normal

H1_mI2C_CTRL_CLK_lut_out = H1_mI2C_CTRL_CLK $ H1L22;
H1_mI2C_CTRL_CLK = DFFEAS(H1_mI2C_CTRL_CLK_lut_out, OSC_50, KEY[1], , , , , , );


--MB1_SCLK is I2C_CCD_Config:u7|I2C_Controller:u0|SCLK
--operation mode is normal

MB1_SCLK_lut_out = MB1L47Q & MB1_SCLK # !MB1L47Q & !MB1L18 & (MB1_SCLK # MB1L17);
MB1_SCLK = DFFEAS(MB1_SCLK_lut_out, H1_mI2C_CTRL_CLK, KEY[1], , , , , , );


--MB1L13 is I2C_CCD_Config:u7|I2C_Controller:u0|I2C_SCLK~255
--operation mode is normal

MB1L13 = MB1L12 & !MB1L47Q & !H1_mI2C_CTRL_CLK # !MB1_SCLK;


--MB1L20Q is I2C_CCD_Config:u7|I2C_Controller:u0|SDO~reg0
--operation mode is normal

MB1L20Q_lut_out = MB1L47Q & MB1L20Q & (MB1L64 # !MB1L49) # !MB1L47Q & (!MB1L64);
MB1L20Q = DFFEAS(MB1L20Q_lut_out, H1_mI2C_CTRL_CLK, KEY[1], , , , , , );


--D1L52 is Reset_Delay:u2|Equal~206
--operation mode is normal

D1L52 = !D1L51 # !D1_Cont[20] # !D1_Cont[21];


--J1_Cont_DIV[1] is SEG7_Driver:u8|Cont_DIV[1]
--operation mode is arithmetic

J1_Cont_DIV[1]_carry_eqn = J1L3;
J1_Cont_DIV[1]_lut_out = J1_Cont_DIV[1] $ (J1_Cont_DIV[1]_carry_eqn);
J1_Cont_DIV[1] = DFFEAS(J1_Cont_DIV[1]_lut_out, OSC_50, KEY[0], , , , , J1L78, );

--J1L5 is SEG7_Driver:u8|Cont_DIV[1]~542
--operation mode is arithmetic

J1L5 = CARRY(!J1L3 # !J1_Cont_DIV[1]);


--G1L24 is Sdram_Control_4Port:u6|Equal~1123
--operation mode is normal

G1L24 = G1_ST[2] & G1_ST[0] & G1_ST[1] & G1L14;


--X17_dffe5a[8] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_wrusedw|dffe5a[8]
--operation mode is normal

X17_dffe5a[8]_carry_eqn = X17L17;
X17_dffe5a[8]_lut_out = DB6_safe_q[8] $ X18_dffe5a[8] $ X17_dffe5a[8]_carry_eqn;
X17_dffe5a[8] = DFFEAS(X17_dffe5a[8]_lut_out, LB1__clk0, D1_oRST_0, , , , , , );


--X8_dffe5a[8] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_rdusedw|dffe5a[8]
--operation mode is normal

X8_dffe5a[8]_carry_eqn = X8L17;
X8_dffe5a[8]_lut_out = DB3_safe_q[8] $ X9_dffe5a[8] $ X8_dffe5a[8]_carry_eqn;
X8_dffe5a[8] = DFFEAS(X8_dffe5a[8]_lut_out, LB1__clk0, D1_oRST_0, , , , , , );


--X2_dffe5a[8] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_rdusedw|dffe5a[8]
--operation mode is normal

X2_dffe5a[8]_carry_eqn = X2L17;
X2_dffe5a[8]_lut_out = DB1_safe_q[8] $ X3_dffe5a[8] $ X2_dffe5a[8]_carry_eqn;
X2_dffe5a[8] = DFFEAS(X2_dffe5a[8]_lut_out, LB1__clk0, D1_oRST_0, , , , , , );


--G1_mRD_DONE is Sdram_Control_4Port:u6|mRD_DONE
--operation mode is normal

G1_mRD_DONE_lut_out = G1_Read & (G1_mRD_DONE # !G1L20 & !G1L24);
G1_mRD_DONE = DFFEAS(G1_mRD_DONE_lut_out, LB1__clk0, VCC, , , , , , );


--G1L193 is Sdram_Control_4Port:u6|mRD~576
--operation mode is normal

G1L193 = G1_RD_MASK[1] # G1_RD_MASK[0] # G1_mWR # G1_mRD;


--G1_WR_MASK[1] is Sdram_Control_4Port:u6|WR_MASK[1]
--operation mode is normal

G1_WR_MASK[1]_lut_out = X8_dffe5a[8] & (!X2_dffe5a[8] & !G1_mWR_DONE);
G1_WR_MASK[1] = DFFEAS(G1_WR_MASK[1]_lut_out, LB1__clk0, VCC, , G1L80, , , , );


--D1_oRST_0 is Reset_Delay:u2|oRST_0
--operation mode is normal

D1_oRST_0_lut_out = D1_Cont[21] # D1_oRST_0 # D1_Cont[20] & D1L51;
D1_oRST_0 = DFFEAS(D1_oRST_0_lut_out, OSC_50, KEY[0], , , , , , );


--G1L194 is Sdram_Control_4Port:u6|mRD~577
--operation mode is normal

G1L194 = G1_WR_MASK[0] # G1L193 # G1_WR_MASK[1] # !D1_oRST_0;


--G1L195 is Sdram_Control_4Port:u6|mRD~578
--operation mode is normal

G1L195 = !X8_dffe5a[8] & !X2_dffe5a[8];


--X23_dffe5a[8] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_wrusedw|dffe5a[8]
--operation mode is normal

X23_dffe5a[8]_carry_eqn = X23L17;
X23_dffe5a[8]_lut_out = DB8_safe_q[8] $ X24_dffe5a[8] $ X23_dffe5a[8]_carry_eqn;
X23_dffe5a[8] = DFFEAS(X23_dffe5a[8]_lut_out, LB1__clk0, D1_oRST_0, , , , , , );


--G1L196 is Sdram_Control_4Port:u6|mRD~579
--operation mode is normal

G1L196 = X23_dffe5a[8] & X17_dffe5a[8];


--G1L197 is Sdram_Control_4Port:u6|mRD~580
--operation mode is normal

G1L197 = !G1L194 & G1L18 & (!G1L196 # !G1L195);


--G1L198 is Sdram_Control_4Port:u6|mRD~581
--operation mode is normal

G1L198 = G1L197 # G1_mRD_DONE;


--X23_dffe5a[2] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_wrusedw|dffe5a[2]
--operation mode is arithmetic

X23_dffe5a[2]_carry_eqn = X23L5;
X23_dffe5a[2]_lut_out = DB8_safe_q[2] $ X24_dffe5a[2] $ X23_dffe5a[2]_carry_eqn;
X23_dffe5a[2] = DFFEAS(X23_dffe5a[2]_lut_out, LB1__clk0, D1_oRST_0, , , , , , );

--X23L7 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_wrusedw|dffe5a[2]~97
--operation mode is arithmetic

X23L7 = CARRY(DB8_safe_q[2] & (!X23L5 # !X24_dffe5a[2]) # !DB8_safe_q[2] & !X24_dffe5a[2] & !X23L5);


--X23_dffe5a[3] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_wrusedw|dffe5a[3]
--operation mode is arithmetic

X23_dffe5a[3]_carry_eqn = X23L7;
X23_dffe5a[3]_lut_out = DB8_safe_q[3] $ X24_dffe5a[3] $ !X23_dffe5a[3]_carry_eqn;
X23_dffe5a[3] = DFFEAS(X23_dffe5a[3]_lut_out, LB1__clk0, D1_oRST_0, , , , , , );

--X23L9 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_wrusedw|dffe5a[3]~101
--operation mode is arithmetic

X23L9 = CARRY(DB8_safe_q[3] & X24_dffe5a[3] & !X23L7 # !DB8_safe_q[3] & (X24_dffe5a[3] # !X23L7));


--X23_dffe5a[0] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_wrusedw|dffe5a[0]
--operation mode is arithmetic

X23_dffe5a[0]_lut_out = DB8_safe_q[0] $ X24_dffe5a[0];
X23_dffe5a[0] = DFFEAS(X23_dffe5a[0]_lut_out, LB1__clk0, D1_oRST_0, , , , , , );

--X23L3 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_wrusedw|dffe5a[0]~105
--operation mode is arithmetic

X23L3 = CARRY(DB8_safe_q[0] # !X24_dffe5a[0]);


--X23_dffe5a[1] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_wrusedw|dffe5a[1]
--operation mode is arithmetic

X23_dffe5a[1]_carry_eqn = X23L3;
X23_dffe5a[1]_lut_out = DB8_safe_q[1] $ X24_dffe5a[1] $ !X23_dffe5a[1]_carry_eqn;
X23_dffe5a[1] = DFFEAS(X23_dffe5a[1]_lut_out, LB1__clk0, D1_oRST_0, , , , , , );

--X23L5 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_wrusedw|dffe5a[1]~109
--operation mode is arithmetic

X23L5 = CARRY(DB8_safe_q[1] & X24_dffe5a[1] & !X23L3 # !DB8_safe_q[1] & (X24_dffe5a[1] # !X23L3));


--GB4L2 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_fefifo_htc:write_state|cmp_full_ageb~61
--operation mode is normal

GB4L2 = X23_dffe5a[2] & X23_dffe5a[3] & (X23_dffe5a[0] # X23_dffe5a[1]);


--X23_dffe5a[4] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_wrusedw|dffe5a[4]
--operation mode is arithmetic

X23_dffe5a[4]_carry_eqn = X23L9;
X23_dffe5a[4]_lut_out = DB8_safe_q[4] $ X24_dffe5a[4] $ X23_dffe5a[4]_carry_eqn;
X23_dffe5a[4] = DFFEAS(X23_dffe5a[4]_lut_out, LB1__clk0, D1_oRST_0, , , , , , );

--X23L11 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_wrusedw|dffe5a[4]~113
--operation mode is arithmetic

X23L11 = CARRY(DB8_safe_q[4] & (!X23L9 # !X24_dffe5a[4]) # !DB8_safe_q[4] & !X24_dffe5a[4] & !X23L9);


--X23_dffe5a[5] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_wrusedw|dffe5a[5]
--operation mode is arithmetic

X23_dffe5a[5]_carry_eqn = X23L11;
X23_dffe5a[5]_lut_out = DB8_safe_q[5] $ X24_dffe5a[5] $ !X23_dffe5a[5]_carry_eqn;
X23_dffe5a[5] = DFFEAS(X23_dffe5a[5]_lut_out, LB1__clk0, D1_oRST_0, , , , , , );

--X23L13 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_wrusedw|dffe5a[5]~117
--operation mode is arithmetic

X23L13 = CARRY(DB8_safe_q[5] & X24_dffe5a[5] & !X23L11 # !DB8_safe_q[5] & (X24_dffe5a[5] # !X23L11));


--X23_dffe5a[6] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_wrusedw|dffe5a[6]
--operation mode is arithmetic

X23_dffe5a[6]_carry_eqn = X23L13;
X23_dffe5a[6]_lut_out = DB8_safe_q[6] $ X24_dffe5a[6] $ X23_dffe5a[6]_carry_eqn;
X23_dffe5a[6] = DFFEAS(X23_dffe5a[6]_lut_out, LB1__clk0, D1_oRST_0, , , , , , );

--X23L15 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_wrusedw|dffe5a[6]~121
--operation mode is arithmetic

X23L15 = CARRY(DB8_safe_q[6] & (!X23L13 # !X24_dffe5a[6]) # !DB8_safe_q[6] & !X24_dffe5a[6] & !X23L13);


--X23_dffe5a[7] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_wrusedw|dffe5a[7]
--operation mode is arithmetic

X23_dffe5a[7]_carry_eqn = X23L15;
X23_dffe5a[7]_lut_out = DB8_safe_q[7] $ X24_dffe5a[7] $ !X23_dffe5a[7]_carry_eqn;
X23_dffe5a[7] = DFFEAS(X23_dffe5a[7]_lut_out, LB1__clk0, D1_oRST_0, , , , , , );

--X23L17 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_wrusedw|dffe5a[7]~125
--operation mode is arithmetic

X23L17 = CARRY(DB8_safe_q[7] & X24_dffe5a[7] & !X23L15 # !DB8_safe_q[7] & (X24_dffe5a[7] # !X23L15));


--GB4L3 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_fefifo_htc:write_state|cmp_full_ageb~62
--operation mode is normal

GB4L3 = X23_dffe5a[4] & X23_dffe5a[5] & X23_dffe5a[6] & X23_dffe5a[7];


--X19_dffe5a[0] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_rdbuw|dffe5a[0]
--operation mode is arithmetic

X19_dffe5a[0]_lut_out = DB7_safe_q[0] $ X21_dffe5a[0];
X19_dffe5a[0] = DFFEAS(X19_dffe5a[0]_lut_out, CCD_MCLK, D1_oRST_0, , , , , , );

--X19L3 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_rdbuw|dffe5a[0]~142
--operation mode is arithmetic

X19L3 = CARRY(X21_dffe5a[0] # !DB7_safe_q[0]);


--X19_dffe5a[1] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_rdbuw|dffe5a[1]
--operation mode is arithmetic

X19_dffe5a[1]_carry_eqn = X19L3;
X19_dffe5a[1]_lut_out = DB7_safe_q[1] $ X21_dffe5a[1] $ !X19_dffe5a[1]_carry_eqn;
X19_dffe5a[1] = DFFEAS(X19_dffe5a[1]_lut_out, CCD_MCLK, D1_oRST_0, , , , , , );

--X19L5 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_rdbuw|dffe5a[1]~146
--operation mode is arithmetic

X19L5 = CARRY(DB7_safe_q[1] & (!X19L3 # !X21_dffe5a[1]) # !DB7_safe_q[1] & !X21_dffe5a[1] & !X19L3);


--FB4_b_one is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_fefifo_ctc:read_state|b_one
--operation mode is normal

FB4_b_one_lut_out = FB4_b_non_empty & B1_REQ & FB4L1 & !FB4_b_one;
FB4_b_one = DFFEAS(FB4_b_one_lut_out, CCD_MCLK, D1_oRST_0, , , , , , );


--X19_dffe5a[2] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_rdbuw|dffe5a[2]
--operation mode is arithmetic

X19_dffe5a[2]_carry_eqn = X19L5;
X19_dffe5a[2]_lut_out = DB7_safe_q[2] $ X21_dffe5a[2] $ X19_dffe5a[2]_carry_eqn;
X19_dffe5a[2] = DFFEAS(X19_dffe5a[2]_lut_out, CCD_MCLK, D1_oRST_0, , , , , , );

--X19L7 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_rdbuw|dffe5a[2]~150
--operation mode is arithmetic

X19L7 = CARRY(DB7_safe_q[2] & X21_dffe5a[2] & !X19L5 # !DB7_safe_q[2] & (X21_dffe5a[2] # !X19L5));


--X19_dffe5a[3] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_rdbuw|dffe5a[3]
--operation mode is arithmetic

X19_dffe5a[3]_carry_eqn = X19L7;
X19_dffe5a[3]_lut_out = DB7_safe_q[3] $ X21_dffe5a[3] $ !X19_dffe5a[3]_carry_eqn;
X19_dffe5a[3] = DFFEAS(X19_dffe5a[3]_lut_out, CCD_MCLK, D1_oRST_0, , , , , , );

--X19L9 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_rdbuw|dffe5a[3]~154
--operation mode is arithmetic

X19L9 = CARRY(DB7_safe_q[3] & (!X19L7 # !X21_dffe5a[3]) # !DB7_safe_q[3] & !X21_dffe5a[3] & !X19L7);


--X19_dffe5a[4] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_rdbuw|dffe5a[4]
--operation mode is arithmetic

X19_dffe5a[4]_carry_eqn = X19L9;
X19_dffe5a[4]_lut_out = DB7_safe_q[4] $ X21_dffe5a[4] $ X19_dffe5a[4]_carry_eqn;
X19_dffe5a[4] = DFFEAS(X19_dffe5a[4]_lut_out, CCD_MCLK, D1_oRST_0, , , , , , );

--X19L11 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_rdbuw|dffe5a[4]~158
--operation mode is arithmetic

X19L11 = CARRY(DB7_safe_q[4] & X21_dffe5a[4] & !X19L9 # !DB7_safe_q[4] & (X21_dffe5a[4] # !X19L9));


--X19_dffe5a[5] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_rdbuw|dffe5a[5]
--operation mode is arithmetic

X19_dffe5a[5]_carry_eqn = X19L11;
X19_dffe5a[5]_lut_out = DB7_safe_q[5] $ X21_dffe5a[5] $ !X19_dffe5a[5]_carry_eqn;
X19_dffe5a[5] = DFFEAS(X19_dffe5a[5]_lut_out, CCD_MCLK, D1_oRST_0, , , , , , );

--X19L13 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_rdbuw|dffe5a[5]~162
--operation mode is arithmetic

X19L13 = CARRY(DB7_safe_q[5] & (!X19L11 # !X21_dffe5a[5]) # !DB7_safe_q[5] & !X21_dffe5a[5] & !X19L11);


--FB4L6 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_fefifo_ctc:read_state|is_one8~54
--operation mode is normal

FB4L6 = !X19_dffe5a[2] & !X19_dffe5a[3] & !X19_dffe5a[4] & !X19_dffe5a[5];


--X19_dffe5a[6] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_rdbuw|dffe5a[6]
--operation mode is arithmetic

X19_dffe5a[6]_carry_eqn = X19L13;
X19_dffe5a[6]_lut_out = DB7_safe_q[6] $ X21_dffe5a[6] $ X19_dffe5a[6]_carry_eqn;
X19_dffe5a[6] = DFFEAS(X19_dffe5a[6]_lut_out, CCD_MCLK, D1_oRST_0, , , , , , );

--X19L15 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_rdbuw|dffe5a[6]~166
--operation mode is arithmetic

X19L15 = CARRY(DB7_safe_q[6] & X21_dffe5a[6] & !X19L13 # !DB7_safe_q[6] & (X21_dffe5a[6] # !X19L13));


--X19_dffe5a[7] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_rdbuw|dffe5a[7]
--operation mode is arithmetic

X19_dffe5a[7]_carry_eqn = X19L15;
X19_dffe5a[7]_lut_out = DB7_safe_q[7] $ X21_dffe5a[7] $ !X19_dffe5a[7]_carry_eqn;
X19_dffe5a[7] = DFFEAS(X19_dffe5a[7]_lut_out, CCD_MCLK, D1_oRST_0, , , , , , );

--X19L17 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_rdbuw|dffe5a[7]~170
--operation mode is arithmetic

X19L17 = CARRY(DB7_safe_q[7] & (!X19L15 # !X21_dffe5a[7]) # !DB7_safe_q[7] & !X21_dffe5a[7] & !X19L15);


--X19_dffe5a[8] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_rdbuw|dffe5a[8]
--operation mode is normal

X19_dffe5a[8]_carry_eqn = X19L17;
X19_dffe5a[8]_lut_out = DB7_safe_q[8] $ X21_dffe5a[8] $ X19_dffe5a[8]_carry_eqn;
X19_dffe5a[8] = DFFEAS(X19_dffe5a[8]_lut_out, CCD_MCLK, D1_oRST_0, , , , , , );


--FB4L7 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_fefifo_ctc:read_state|is_one8~55
--operation mode is normal

FB4L7 = FB4L6 & !X19_dffe5a[6] & !X19_dffe5a[7] & !X19_dffe5a[8];


--FB4L3 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_fefifo_ctc:read_state|b_non_empty~425
--operation mode is normal

FB4L3 = !X19_dffe5a[1] & FB4L7 & (FB4_b_one # !X19_dffe5a[0]);


--FB4_llreq is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_fefifo_ctc:read_state|llreq
--operation mode is normal

FB4_llreq_lut_out = W4L1;
FB4_llreq = DFFEAS(FB4_llreq_lut_out, CCD_MCLK, D1_oRST_0, , , , , , );


--FB4L1 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_fefifo_ctc:read_state|_~76
--operation mode is normal

FB4L1 = FB4L7 & (X19_dffe5a[1] & FB4_llreq & !X19_dffe5a[0] # !X19_dffe5a[1] & !FB4_llreq & X19_dffe5a[0]);


--FB4L4 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_fefifo_ctc:read_state|b_non_empty~426
--operation mode is normal

FB4L4 = B1_REQ & FB4L1;


--C1_oCoord_X[0] is VGA_Controller:u1|oCoord_X[0]
--operation mode is normal

C1_oCoord_X[0]_lut_out = C1_H_Cont[0];
C1_oCoord_X[0] = DFFEAS(C1_oCoord_X[0]_lut_out, CCD_MCLK, D1_oRST_2, , C1L74, , , , );


--C1_oCoord_X[1] is VGA_Controller:u1|oCoord_X[1]
--operation mode is normal

C1_oCoord_X[1]_lut_out = C1_H_Cont[1];
C1_oCoord_X[1] = DFFEAS(C1_oCoord_X[1]_lut_out, CCD_MCLK, D1_oRST_2, , C1L74, , , , );


--B1_Pre_ADDR[1] is VGA_DATA_REQ:u0|Pre_ADDR[1]
--operation mode is normal

B1_Pre_ADDR[1]_lut_out = C1_oCoord_X[1];
B1_Pre_ADDR[1] = DFFEAS(B1_Pre_ADDR[1]_lut_out, CCD_MCLK, D1_oRST_1, , , , , , );


--B1_Pre_ADDR[0] is VGA_DATA_REQ:u0|Pre_ADDR[0]
--operation mode is normal

B1_Pre_ADDR[0]_lut_out = C1_oCoord_X[0];
B1_Pre_ADDR[0] = DFFEAS(B1_Pre_ADDR[0]_lut_out, CCD_MCLK, D1_oRST_1, , , , , , );


--B1L1 is VGA_DATA_REQ:u0|Equal~93
--operation mode is normal

B1L1 = C1_oCoord_X[0] & B1_Pre_ADDR[0] & (C1_oCoord_X[1] $ !B1_Pre_ADDR[1]) # !C1_oCoord_X[0] & !B1_Pre_ADDR[0] & (C1_oCoord_X[1] $ !B1_Pre_ADDR[1]);


--C1_oCoord_X[9] is VGA_Controller:u1|oCoord_X[9]
--operation mode is normal

C1_oCoord_X[9]_carry_eqn = C1L91;
C1_oCoord_X[9]_lut_out = C1_H_Cont[9] $ (!C1_oCoord_X[9]_carry_eqn);
C1_oCoord_X[9] = DFFEAS(C1_oCoord_X[9]_lut_out, CCD_MCLK, D1_oRST_2, , C1L74, , , , );


--B1_Pre_ADDR[9] is VGA_DATA_REQ:u0|Pre_ADDR[9]
--operation mode is normal

B1_Pre_ADDR[9]_lut_out = C1_oCoord_X[9];
B1_Pre_ADDR[9] = DFFEAS(B1_Pre_ADDR[9]_lut_out, CCD_MCLK, D1_oRST_1, , , , , , );


--C1_oCoord_X[7] is VGA_Controller:u1|oCoord_X[7]
--operation mode is arithmetic

C1_oCoord_X[7]_carry_eqn = C1L87;
C1_oCoord_X[7]_lut_out = C1_H_Cont[7] $ (C1_oCoord_X[7]_carry_eqn);
C1_oCoord_X[7] = DFFEAS(C1_oCoord_X[7]_lut_out, CCD_MCLK, D1_oRST_2, , C1L74, , , , );

--C1L89 is VGA_Controller:u1|oCoord_X[7]~715
--operation mode is arithmetic

C1L89 = CARRY(!C1L87 # !C1_H_Cont[7]);


--B1_Pre_ADDR[7] is VGA_DATA_REQ:u0|Pre_ADDR[7]
--operation mode is normal

B1_Pre_ADDR[7]_lut_out = C1_oCoord_X[7];
B1_Pre_ADDR[7] = DFFEAS(B1_Pre_ADDR[7]_lut_out, CCD_MCLK, D1_oRST_1, , , , , , );


--B1L2 is VGA_DATA_REQ:u0|Equal~94
--operation mode is normal

B1L2 = C1_oCoord_X[7] $ B1_Pre_ADDR[7];


--B1L3 is VGA_DATA_REQ:u0|Equal~95
--operation mode is normal

B1L3 = B1L1 & !B1L2 & (C1_oCoord_X[9] $ !B1_Pre_ADDR[9]);


--C1_oCoord_X[3] is VGA_Controller:u1|oCoord_X[3]
--operation mode is arithmetic

C1_oCoord_X[3]_carry_eqn = C1L79;
C1_oCoord_X[3]_lut_out = C1_H_Cont[3] $ (!C1_oCoord_X[3]_carry_eqn);
C1_oCoord_X[3] = DFFEAS(C1_oCoord_X[3]_lut_out, CCD_MCLK, D1_oRST_2, , C1L74, , , , );

--C1L81 is VGA_Controller:u1|oCoord_X[3]~719
--operation mode is arithmetic

C1L81 = CARRY(!C1_H_Cont[3] & (!C1L79));


--C1_oCoord_X[5] is VGA_Controller:u1|oCoord_X[5]
--operation mode is arithmetic

C1_oCoord_X[5]_carry_eqn = C1L83;
C1_oCoord_X[5]_lut_out = C1_H_Cont[5] $ (!C1_oCoord_X[5]_carry_eqn);
C1_oCoord_X[5] = DFFEAS(C1_oCoord_X[5]_lut_out, CCD_MCLK, D1_oRST_2, , C1L74, , , , );

--C1L85 is VGA_Controller:u1|oCoord_X[5]~723
--operation mode is arithmetic

C1L85 = CARRY(!C1_H_Cont[5] & (!C1L83));


--B1_Pre_ADDR[5] is VGA_DATA_REQ:u0|Pre_ADDR[5]
--operation mode is normal

B1_Pre_ADDR[5]_lut_out = C1_oCoord_X[5];
B1_Pre_ADDR[5] = DFFEAS(B1_Pre_ADDR[5]_lut_out, CCD_MCLK, D1_oRST_1, , , , , , );


--B1_Pre_ADDR[3] is VGA_DATA_REQ:u0|Pre_ADDR[3]
--operation mode is normal

B1_Pre_ADDR[3]_lut_out = C1_oCoord_X[3];
B1_Pre_ADDR[3] = DFFEAS(B1_Pre_ADDR[3]_lut_out, CCD_MCLK, D1_oRST_1, , , , , , );


--B1L4 is VGA_DATA_REQ:u0|Equal~96
--operation mode is normal

B1L4 = C1_oCoord_X[3] & B1_Pre_ADDR[3] & (C1_oCoord_X[5] $ !B1_Pre_ADDR[5]) # !C1_oCoord_X[3] & !B1_Pre_ADDR[3] & (C1_oCoord_X[5] $ !B1_Pre_ADDR[5]);


--C1_oCoord_X[6] is VGA_Controller:u1|oCoord_X[6]
--operation mode is arithmetic

C1_oCoord_X[6]_carry_eqn = C1L85;
C1_oCoord_X[6]_lut_out = C1_H_Cont[6] $ (C1_oCoord_X[6]_carry_eqn);
C1_oCoord_X[6] = DFFEAS(C1_oCoord_X[6]_lut_out, CCD_MCLK, D1_oRST_2, , C1L74, , , , );

--C1L87 is VGA_Controller:u1|oCoord_X[6]~727
--operation mode is arithmetic

C1L87 = CARRY(C1_H_Cont[6] # !C1L85);


--C1_oCoord_X[2] is VGA_Controller:u1|oCoord_X[2]
--operation mode is arithmetic

C1_oCoord_X[2]_lut_out = !C1_H_Cont[2];
C1_oCoord_X[2] = DFFEAS(C1_oCoord_X[2]_lut_out, CCD_MCLK, D1_oRST_2, , C1L74, , , , );

--C1L79 is VGA_Controller:u1|oCoord_X[2]~731
--operation mode is arithmetic

C1L79 = CARRY(C1_H_Cont[2]);


--B1_Pre_ADDR[2] is VGA_DATA_REQ:u0|Pre_ADDR[2]
--operation mode is normal

B1_Pre_ADDR[2]_lut_out = C1_oCoord_X[2];
B1_Pre_ADDR[2] = DFFEAS(B1_Pre_ADDR[2]_lut_out, CCD_MCLK, D1_oRST_1, , , , , , );


--B1_Pre_ADDR[6] is VGA_DATA_REQ:u0|Pre_ADDR[6]
--operation mode is normal

B1_Pre_ADDR[6]_lut_out = C1_oCoord_X[6];
B1_Pre_ADDR[6] = DFFEAS(B1_Pre_ADDR[6]_lut_out, CCD_MCLK, D1_oRST_1, , , , , , );


--B1L5 is VGA_DATA_REQ:u0|Equal~97
--operation mode is normal

B1L5 = C1_oCoord_X[6] & B1_Pre_ADDR[6] & (C1_oCoord_X[2] $ !B1_Pre_ADDR[2]) # !C1_oCoord_X[6] & !B1_Pre_ADDR[6] & (C1_oCoord_X[2] $ !B1_Pre_ADDR[2]);


--C1_oCoord_X[4] is VGA_Controller:u1|oCoord_X[4]
--operation mode is arithmetic

C1_oCoord_X[4]_carry_eqn = C1L81;
C1_oCoord_X[4]_lut_out = C1_H_Cont[4] $ (!C1_oCoord_X[4]_carry_eqn);
C1_oCoord_X[4] = DFFEAS(C1_oCoord_X[4]_lut_out, CCD_MCLK, D1_oRST_2, , C1L74, , , , );

--C1L83 is VGA_Controller:u1|oCoord_X[4]~735
--operation mode is arithmetic

C1L83 = CARRY(C1_H_Cont[4] & (!C1L81));


--C1_oCoord_X[8] is VGA_Controller:u1|oCoord_X[8]
--operation mode is arithmetic

C1_oCoord_X[8]_carry_eqn = C1L89;
C1_oCoord_X[8]_lut_out = C1_H_Cont[8] $ (C1_oCoord_X[8]_carry_eqn);
C1_oCoord_X[8] = DFFEAS(C1_oCoord_X[8]_lut_out, CCD_MCLK, D1_oRST_2, , C1L74, , , , );

--C1L91 is VGA_Controller:u1|oCoord_X[8]~739
--operation mode is arithmetic

C1L91 = CARRY(C1_H_Cont[8] # !C1L89);


--B1_Pre_ADDR[8] is VGA_DATA_REQ:u0|Pre_ADDR[8]
--operation mode is normal

B1_Pre_ADDR[8]_lut_out = C1_oCoord_X[8];
B1_Pre_ADDR[8] = DFFEAS(B1_Pre_ADDR[8]_lut_out, CCD_MCLK, D1_oRST_1, , , , , , );


--B1_Pre_ADDR[4] is VGA_DATA_REQ:u0|Pre_ADDR[4]
--operation mode is normal

B1_Pre_ADDR[4]_lut_out = C1_oCoord_X[4];
B1_Pre_ADDR[4] = DFFEAS(B1_Pre_ADDR[4]_lut_out, CCD_MCLK, D1_oRST_1, , , , , , );


--B1L6 is VGA_DATA_REQ:u0|Equal~98
--operation mode is normal

B1L6 = C1_oCoord_X[4] & B1_Pre_ADDR[4] & (C1_oCoord_X[8] $ !B1_Pre_ADDR[8]) # !C1_oCoord_X[4] & !B1_Pre_ADDR[4] & (C1_oCoord_X[8] $ !B1_Pre_ADDR[8]);


--EB8_parity is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:wrptr_g|parity
--operation mode is arithmetic

EB8_parity_lut_out = W4L2 $ EB8_parity;
EB8_parity = DFFEAS(EB8_parity_lut_out, LB1__clk0, D1_oRST_0, , , , , , );

--EB8L19 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:wrptr_g|parity~COUT
--operation mode is arithmetic

EB8L19 = CARRY(W4L2 & EB8_parity);


--EB7_parity is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:rdptr_g|parity
--operation mode is arithmetic

EB7_parity_lut_out = W4L1 $ EB7_parity;
EB7_parity = DFFEAS(EB7_parity_lut_out, CCD_MCLK, D1_oRST_0, , , , , , );

--EB7L19 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:rdptr_g|parity~COUT
--operation mode is arithmetic

EB7L19 = CARRY(W4L1 & EB7_parity);


--X17_dffe5a[7] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_wrusedw|dffe5a[7]
--operation mode is arithmetic

X17_dffe5a[7]_carry_eqn = X17L15;
X17_dffe5a[7]_lut_out = DB6_safe_q[7] $ X18_dffe5a[7] $ !X17_dffe5a[7]_carry_eqn;
X17_dffe5a[7] = DFFEAS(X17_dffe5a[7]_lut_out, LB1__clk0, D1_oRST_0, , , , , , );

--X17L17 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_wrusedw|dffe5a[7]~108
--operation mode is arithmetic

X17L17 = CARRY(DB6_safe_q[7] & X18_dffe5a[7] & !X17L15 # !DB6_safe_q[7] & (X18_dffe5a[7] # !X17L15));


--X17_dffe5a[2] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_wrusedw|dffe5a[2]
--operation mode is arithmetic

X17_dffe5a[2]_carry_eqn = X17L5;
X17_dffe5a[2]_lut_out = DB6_safe_q[2] $ X18_dffe5a[2] $ X17_dffe5a[2]_carry_eqn;
X17_dffe5a[2] = DFFEAS(X17_dffe5a[2]_lut_out, LB1__clk0, D1_oRST_0, , , , , , );

--X17L7 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_wrusedw|dffe5a[2]~112
--operation mode is arithmetic

X17L7 = CARRY(DB6_safe_q[2] & (!X17L5 # !X18_dffe5a[2]) # !DB6_safe_q[2] & !X18_dffe5a[2] & !X17L5);


--X17_dffe5a[0] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_wrusedw|dffe5a[0]
--operation mode is arithmetic

X17_dffe5a[0]_lut_out = DB6_safe_q[0] $ X18_dffe5a[0];
X17_dffe5a[0] = DFFEAS(X17_dffe5a[0]_lut_out, LB1__clk0, D1_oRST_0, , , , , , );

--X17L3 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_wrusedw|dffe5a[0]~116
--operation mode is arithmetic

X17L3 = CARRY(DB6_safe_q[0] # !X18_dffe5a[0]);


--X17_dffe5a[1] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_wrusedw|dffe5a[1]
--operation mode is arithmetic

X17_dffe5a[1]_carry_eqn = X17L3;
X17_dffe5a[1]_lut_out = DB6_safe_q[1] $ X18_dffe5a[1] $ !X17_dffe5a[1]_carry_eqn;
X17_dffe5a[1] = DFFEAS(X17_dffe5a[1]_lut_out, LB1__clk0, D1_oRST_0, , , , , , );

--X17L5 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_wrusedw|dffe5a[1]~120
--operation mode is arithmetic

X17L5 = CARRY(DB6_safe_q[1] & X18_dffe5a[1] & !X17L3 # !DB6_safe_q[1] & (X18_dffe5a[1] # !X17L3));


--GB3L2 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_fefifo_htc:write_state|cmp_full_ageb~61
--operation mode is normal

GB3L2 = X17_dffe5a[8] & X17_dffe5a[2] & (X17_dffe5a[0] # X17_dffe5a[1]);


--X17_dffe5a[3] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_wrusedw|dffe5a[3]
--operation mode is arithmetic

X17_dffe5a[3]_carry_eqn = X17L7;
X17_dffe5a[3]_lut_out = DB6_safe_q[3] $ X18_dffe5a[3] $ !X17_dffe5a[3]_carry_eqn;
X17_dffe5a[3] = DFFEAS(X17_dffe5a[3]_lut_out, LB1__clk0, D1_oRST_0, , , , , , );

--X17L9 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_wrusedw|dffe5a[3]~124
--operation mode is arithmetic

X17L9 = CARRY(DB6_safe_q[3] & X18_dffe5a[3] & !X17L7 # !DB6_safe_q[3] & (X18_dffe5a[3] # !X17L7));


--X17_dffe5a[4] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_wrusedw|dffe5a[4]
--operation mode is arithmetic

X17_dffe5a[4]_carry_eqn = X17L9;
X17_dffe5a[4]_lut_out = DB6_safe_q[4] $ X18_dffe5a[4] $ X17_dffe5a[4]_carry_eqn;
X17_dffe5a[4] = DFFEAS(X17_dffe5a[4]_lut_out, LB1__clk0, D1_oRST_0, , , , , , );

--X17L11 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_wrusedw|dffe5a[4]~128
--operation mode is arithmetic

X17L11 = CARRY(DB6_safe_q[4] & (!X17L9 # !X18_dffe5a[4]) # !DB6_safe_q[4] & !X18_dffe5a[4] & !X17L9);


--X17_dffe5a[5] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_wrusedw|dffe5a[5]
--operation mode is arithmetic

X17_dffe5a[5]_carry_eqn = X17L11;
X17_dffe5a[5]_lut_out = DB6_safe_q[5] $ X18_dffe5a[5] $ !X17_dffe5a[5]_carry_eqn;
X17_dffe5a[5] = DFFEAS(X17_dffe5a[5]_lut_out, LB1__clk0, D1_oRST_0, , , , , , );

--X17L13 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_wrusedw|dffe5a[5]~132
--operation mode is arithmetic

X17L13 = CARRY(DB6_safe_q[5] & X18_dffe5a[5] & !X17L11 # !DB6_safe_q[5] & (X18_dffe5a[5] # !X17L11));


--X17_dffe5a[6] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_wrusedw|dffe5a[6]
--operation mode is arithmetic

X17_dffe5a[6]_carry_eqn = X17L13;
X17_dffe5a[6]_lut_out = DB6_safe_q[6] $ X18_dffe5a[6] $ X17_dffe5a[6]_carry_eqn;
X17_dffe5a[6] = DFFEAS(X17_dffe5a[6]_lut_out, LB1__clk0, D1_oRST_0, , , , , , );

--X17L15 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_wrusedw|dffe5a[6]~136
--operation mode is arithmetic

X17L15 = CARRY(DB6_safe_q[6] & (!X17L13 # !X18_dffe5a[6]) # !DB6_safe_q[6] & !X18_dffe5a[6] & !X17L13);


--GB3L3 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_fefifo_htc:write_state|cmp_full_ageb~62
--operation mode is normal

GB3L3 = X17_dffe5a[3] & X17_dffe5a[4] & X17_dffe5a[5] & X17_dffe5a[6];


--X13_dffe5a[0] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_rdbuw|dffe5a[0]
--operation mode is arithmetic

X13_dffe5a[0]_lut_out = DB5_safe_q[0] $ X15_dffe5a[0];
X13_dffe5a[0] = DFFEAS(X13_dffe5a[0]_lut_out, CCD_MCLK, D1_oRST_0, , , , , , );

--X13L3 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_rdbuw|dffe5a[0]~142
--operation mode is arithmetic

X13L3 = CARRY(X15_dffe5a[0] # !DB5_safe_q[0]);


--X13_dffe5a[1] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_rdbuw|dffe5a[1]
--operation mode is arithmetic

X13_dffe5a[1]_carry_eqn = X13L3;
X13_dffe5a[1]_lut_out = DB5_safe_q[1] $ X15_dffe5a[1] $ !X13_dffe5a[1]_carry_eqn;
X13_dffe5a[1] = DFFEAS(X13_dffe5a[1]_lut_out, CCD_MCLK, D1_oRST_0, , , , , , );

--X13L5 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_rdbuw|dffe5a[1]~146
--operation mode is arithmetic

X13L5 = CARRY(DB5_safe_q[1] & (!X13L3 # !X15_dffe5a[1]) # !DB5_safe_q[1] & !X15_dffe5a[1] & !X13L3);


--FB3_b_one is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_fefifo_ctc:read_state|b_one
--operation mode is normal

FB3_b_one_lut_out = B1_REQ & FB3_b_non_empty & FB3L1 & !FB3_b_one;
FB3_b_one = DFFEAS(FB3_b_one_lut_out, CCD_MCLK, D1_oRST_0, , , , , , );


--X13_dffe5a[2] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_rdbuw|dffe5a[2]
--operation mode is arithmetic

X13_dffe5a[2]_carry_eqn = X13L5;
X13_dffe5a[2]_lut_out = DB5_safe_q[2] $ X15_dffe5a[2] $ X13_dffe5a[2]_carry_eqn;
X13_dffe5a[2] = DFFEAS(X13_dffe5a[2]_lut_out, CCD_MCLK, D1_oRST_0, , , , , , );

--X13L7 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_rdbuw|dffe5a[2]~150
--operation mode is arithmetic

X13L7 = CARRY(DB5_safe_q[2] & X15_dffe5a[2] & !X13L5 # !DB5_safe_q[2] & (X15_dffe5a[2] # !X13L5));


--X13_dffe5a[3] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_rdbuw|dffe5a[3]
--operation mode is arithmetic

X13_dffe5a[3]_carry_eqn = X13L7;
X13_dffe5a[3]_lut_out = DB5_safe_q[3] $ X15_dffe5a[3] $ !X13_dffe5a[3]_carry_eqn;
X13_dffe5a[3] = DFFEAS(X13_dffe5a[3]_lut_out, CCD_MCLK, D1_oRST_0, , , , , , );

--X13L9 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_rdbuw|dffe5a[3]~154
--operation mode is arithmetic

X13L9 = CARRY(DB5_safe_q[3] & (!X13L7 # !X15_dffe5a[3]) # !DB5_safe_q[3] & !X15_dffe5a[3] & !X13L7);


--X13_dffe5a[4] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_rdbuw|dffe5a[4]
--operation mode is arithmetic

X13_dffe5a[4]_carry_eqn = X13L9;
X13_dffe5a[4]_lut_out = DB5_safe_q[4] $ X15_dffe5a[4] $ X13_dffe5a[4]_carry_eqn;
X13_dffe5a[4] = DFFEAS(X13_dffe5a[4]_lut_out, CCD_MCLK, D1_oRST_0, , , , , , );

--X13L11 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_rdbuw|dffe5a[4]~158
--operation mode is arithmetic

X13L11 = CARRY(DB5_safe_q[4] & X15_dffe5a[4] & !X13L9 # !DB5_safe_q[4] & (X15_dffe5a[4] # !X13L9));


--X13_dffe5a[5] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_rdbuw|dffe5a[5]
--operation mode is arithmetic

X13_dffe5a[5]_carry_eqn = X13L11;
X13_dffe5a[5]_lut_out = DB5_safe_q[5] $ X15_dffe5a[5] $ !X13_dffe5a[5]_carry_eqn;
X13_dffe5a[5] = DFFEAS(X13_dffe5a[5]_lut_out, CCD_MCLK, D1_oRST_0, , , , , , );

--X13L13 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_rdbuw|dffe5a[5]~162
--operation mode is arithmetic

X13L13 = CARRY(DB5_safe_q[5] & (!X13L11 # !X15_dffe5a[5]) # !DB5_safe_q[5] & !X15_dffe5a[5] & !X13L11);


--FB3L6 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_fefifo_ctc:read_state|is_one8~54
--operation mode is normal

FB3L6 = !X13_dffe5a[2] & !X13_dffe5a[3] & !X13_dffe5a[4] & !X13_dffe5a[5];


--X13_dffe5a[6] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_rdbuw|dffe5a[6]
--operation mode is arithmetic

X13_dffe5a[6]_carry_eqn = X13L13;
X13_dffe5a[6]_lut_out = DB5_safe_q[6] $ X15_dffe5a[6] $ X13_dffe5a[6]_carry_eqn;
X13_dffe5a[6] = DFFEAS(X13_dffe5a[6]_lut_out, CCD_MCLK, D1_oRST_0, , , , , , );

--X13L15 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_rdbuw|dffe5a[6]~166
--operation mode is arithmetic

X13L15 = CARRY(DB5_safe_q[6] & X15_dffe5a[6] & !X13L13 # !DB5_safe_q[6] & (X15_dffe5a[6] # !X13L13));


--X13_dffe5a[7] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_rdbuw|dffe5a[7]
--operation mode is arithmetic

X13_dffe5a[7]_carry_eqn = X13L15;
X13_dffe5a[7]_lut_out = DB5_safe_q[7] $ X15_dffe5a[7] $ !X13_dffe5a[7]_carry_eqn;
X13_dffe5a[7] = DFFEAS(X13_dffe5a[7]_lut_out, CCD_MCLK, D1_oRST_0, , , , , , );

--X13L17 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_rdbuw|dffe5a[7]~170
--operation mode is arithmetic

X13L17 = CARRY(DB5_safe_q[7] & (!X13L15 # !X15_dffe5a[7]) # !DB5_safe_q[7] & !X15_dffe5a[7] & !X13L15);


--X13_dffe5a[8] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_rdbuw|dffe5a[8]
--operation mode is normal

X13_dffe5a[8]_carry_eqn = X13L17;
X13_dffe5a[8]_lut_out = DB5_safe_q[8] $ X15_dffe5a[8] $ X13_dffe5a[8]_carry_eqn;
X13_dffe5a[8] = DFFEAS(X13_dffe5a[8]_lut_out, CCD_MCLK, D1_oRST_0, , , , , , );


--FB3L7 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_fefifo_ctc:read_state|is_one8~55
--operation mode is normal

FB3L7 = FB3L6 & !X13_dffe5a[6] & !X13_dffe5a[7] & !X13_dffe5a[8];


--FB3L3 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_fefifo_ctc:read_state|b_non_empty~414
--operation mode is normal

FB3L3 = !X13_dffe5a[1] & FB3L7 & (FB3_b_one # !X13_dffe5a[0]);


--FB3_llreq is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_fefifo_ctc:read_state|llreq
--operation mode is normal

FB3_llreq_lut_out = W3L1;
FB3_llreq = DFFEAS(FB3_llreq_lut_out, CCD_MCLK, D1_oRST_0, , , , , , );


--FB3L1 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_fefifo_ctc:read_state|_~76
--operation mode is normal

FB3L1 = FB3L7 & (X13_dffe5a[1] & FB3_llreq & !X13_dffe5a[0] # !X13_dffe5a[1] & !FB3_llreq & X13_dffe5a[0]);


--FB3L4 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_fefifo_ctc:read_state|b_non_empty~415
--operation mode is normal

FB3L4 = B1_REQ & FB3L1;


--EB6_parity is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:wrptr_g|parity
--operation mode is arithmetic

EB6_parity_lut_out = W3L2 $ EB6_parity;
EB6_parity = DFFEAS(EB6_parity_lut_out, LB1__clk0, D1_oRST_0, , , , , , );

--EB6L19 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:wrptr_g|parity~COUT
--operation mode is arithmetic

EB6L19 = CARRY(W3L2 & EB6_parity);


--EB5_parity is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:rdptr_g|parity
--operation mode is arithmetic

EB5_parity_lut_out = W3L1 $ EB5_parity;
EB5_parity = DFFEAS(EB5_parity_lut_out, CCD_MCLK, D1_oRST_0, , , , , , );

--EB5L19 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:rdptr_g|parity~COUT
--operation mode is arithmetic

EB5L19 = CARRY(W3L1 & EB5_parity);


--G1_mWR_DONE is Sdram_Control_4Port:u6|mWR_DONE
--operation mode is normal

G1_mWR_DONE_lut_out = G1_Write & (G1_mWR_DONE # G1L201);
G1_mWR_DONE = DFFEAS(G1_mWR_DONE_lut_out, LB1__clk0, VCC, , , , , , );


--G1L80 is Sdram_Control_4Port:u6|WR_MASK[0]~162
--operation mode is normal

G1L80 = G1L197 # G1_mWR_DONE;


--Q1_CM_ACK is Sdram_Control_4Port:u6|command:command1|CM_ACK
--operation mode is normal

Q1_CM_ACK_lut_out = Q1_do_refresh & (R1_REF_REQ & Q1_CM_ACK # !R1_REF_REQ & (Q1L34)) # !Q1_do_refresh & (Q1L34);
Q1_CM_ACK = DFFEAS(Q1_CM_ACK_lut_out, LB1__clk0, VCC, , , , , , );


--Q1L31 is Sdram_Control_4Port:u6|command:command1|always0~91
--operation mode is normal

Q1L31 = !Q1_do_refresh & !Q1_do_writea & !Q1_do_reada;


--Q1_rp_done is Sdram_Control_4Port:u6|command:command1|rp_done
--operation mode is normal

Q1_rp_done_lut_out = !R1_INIT_REQ & (Q1_rp_shift[0] # Q1_command_done & !Q1_command_delay[0]);
Q1_rp_done = DFFEAS(Q1_rp_done_lut_out, LB1__clk0, VCC, , Q1L63, , , , );


--Q1_command_done is Sdram_Control_4Port:u6|command:command1|command_done
--operation mode is normal

Q1_command_done_lut_out = !R1_INIT_REQ & (Q1_command_delay[0] # !Q1L31 # !Q1L8);
Q1_command_done = DFFEAS(Q1_command_done_lut_out, LB1__clk0, VCC, , , , , , );


--Q1L32 is Sdram_Control_4Port:u6|command:command1|always0~92
--operation mode is normal

Q1L32 = !Q1_rp_done & !Q1_command_done;


--R1_REF_REQ is Sdram_Control_4Port:u6|control_interface:control1|REF_REQ
--operation mode is normal

R1_REF_REQ_lut_out = R1L6 # R1_REF_REQ & !R1_INIT_REQ & !Q1_REF_ACK;
R1_REF_REQ = DFFEAS(R1_REF_REQ_lut_out, LB1__clk0, VCC, , , , , , );


--R1_REFRESH is Sdram_Control_4Port:u6|control_interface:control1|REFRESH
--operation mode is normal

R1_REFRESH_lut_out = R1L48 & R1L10 & (!R1L16);
R1_REFRESH = DFFEAS(R1_REFRESH_lut_out, LB1__clk0, VCC, , , , , , );


--Q1L33 is Sdram_Control_4Port:u6|command:command1|always0~93
--operation mode is normal

Q1L33 = Q1L31 & Q1L32 & (R1_REF_REQ # R1_REFRESH);


--R1_INIT_REQ is Sdram_Control_4Port:u6|control_interface:control1|INIT_REQ
--operation mode is normal

R1_INIT_REQ_lut_out = R1L16;
R1_INIT_REQ = DFFEAS(R1_INIT_REQ_lut_out, LB1__clk0, VCC, , , , , , );


--R1_PRECHARGE is Sdram_Control_4Port:u6|control_interface:control1|PRECHARGE
--operation mode is normal

R1_PRECHARGE_lut_out = R1L22 & R1L10 & R1L23 & !R1_init_timer[9];
R1_PRECHARGE = DFFEAS(R1_PRECHARGE_lut_out, LB1__clk0, VCC, , , , , , );


--R1_LOAD_MODE is Sdram_Control_4Port:u6|control_interface:control1|LOAD_MODE
--operation mode is normal

R1_LOAD_MODE_lut_out = R1L10 & R1L13 & !R1L16 & !R1L48;
R1_LOAD_MODE = DFFEAS(R1_LOAD_MODE_lut_out, LB1__clk0, VCC, , , , , , );


--Q1L69 is Sdram_Control_4Port:u6|command:command1|rw_flag~23
--operation mode is normal

Q1L69 = Q1_do_refresh # Q1_do_precharge # Q1_do_load_mode # Q1_do_writea;


--Q1_rw_shift[0] is Sdram_Control_4Port:u6|command:command1|rw_shift[0]
--operation mode is normal

Q1_rw_shift[0]_lut_out = Q1_rw_shift[1] & (!Q1_do_writea & !Q1_do_reada);
Q1_rw_shift[0] = DFFEAS(Q1_rw_shift[0]_lut_out, LB1__clk0, VCC, , , , , , );


--R1_WRITEA is Sdram_Control_4Port:u6|control_interface:control1|WRITEA
--operation mode is normal

R1_WRITEA_lut_out = G1_CMD[1] & (!G1_CMD[0]);
R1_WRITEA = DFFEAS(R1_WRITEA_lut_out, LB1__clk0, VCC, , , , , , );


--Q1L53 is Sdram_Control_4Port:u6|command:command1|do_writea~55
--operation mode is normal

Q1L53 = !Q1_rp_done & !Q1_command_done & !R1_REF_REQ;


--R1_READA is Sdram_Control_4Port:u6|control_interface:control1|READA
--operation mode is normal

R1_READA_lut_out = G1_CMD[0] & (!G1_CMD[1]);
R1_READA = DFFEAS(R1_READA_lut_out, LB1__clk0, VCC, , , , , , );


--Q1L59 is Sdram_Control_4Port:u6|command:command1|oe4~39
--operation mode is normal

Q1L59 = Q1_oe4 & !Q1_do_refresh & !Q1_do_precharge & !Q1_do_reada;


--G1_PM_STOP is Sdram_Control_4Port:u6|PM_STOP
--operation mode is normal

G1_PM_STOP_lut_out = G1L17;
G1_PM_STOP = DFFEAS(G1_PM_STOP_lut_out, LB1__clk0, VCC, , , , , , );


--G1_mADDR[22] is Sdram_Control_4Port:u6|mADDR[22]
--operation mode is normal

G1_mADDR[22]_lut_out = G1L150 & (G1L151 & (G1_rWR1_ADDR[22]) # !G1L151 & G1_rRD1_ADDR[22]) # !G1L150 & (G1L151);
G1_mADDR[22] = DFFEAS(G1_mADDR[22]_lut_out, LB1__clk0, VCC, , G1L197, , , , );


--G1_mADDR[20] is Sdram_Control_4Port:u6|mADDR[20]
--operation mode is normal

G1_mADDR[20]_lut_out = G1L150 & (G1L152 & (G1_rWR1_ADDR[20]) # !G1L152 & G1_rRD1_ADDR[20]) # !G1L150 & (G1L152);
G1_mADDR[20] = DFFEAS(G1_mADDR[20]_lut_out, LB1__clk0, VCC, , G1L197, , , , );


--G1_mADDR[21] is Sdram_Control_4Port:u6|mADDR[21]
--operation mode is normal

G1_mADDR[21]_lut_out = G1L195 & (G1L153) # !G1L195 & (G1L153 & (G1_rWR1_ADDR[21]) # !G1L153 & G1_rWR2_ADDR[21]);
G1_mADDR[21] = DFFEAS(G1_mADDR[21]_lut_out, LB1__clk0, VCC, , G1L197, , , , );


--G1_mADDR[8] is Sdram_Control_4Port:u6|mADDR[8]
--operation mode is normal

G1_mADDR[8]_lut_out = G1L150 & (G1L154 & (G1_rWR1_ADDR[8]) # !G1L154 & G1_rRD1_ADDR[8]) # !G1L150 & (G1L154);
G1_mADDR[8] = DFFEAS(G1_mADDR[8]_lut_out, LB1__clk0, VCC, , G1L197, , , , );


--G1_mADDR[9] is Sdram_Control_4Port:u6|mADDR[9]
--operation mode is normal

G1_mADDR[9]_lut_out = G1L195 & (G1L155) # !G1L195 & (G1L155 & (G1_rWR1_ADDR[9]) # !G1L155 & G1_rWR2_ADDR[9]);
G1_mADDR[9] = DFFEAS(G1_mADDR[9]_lut_out, LB1__clk0, VCC, , G1L197, , , , );


--G1_mADDR[10] is Sdram_Control_4Port:u6|mADDR[10]
--operation mode is normal

G1_mADDR[10]_lut_out = G1L150 & (G1L156 & (G1_rWR1_ADDR[10]) # !G1L156 & G1_rRD1_ADDR[10]) # !G1L150 & (G1L156);
G1_mADDR[10] = DFFEAS(G1_mADDR[10]_lut_out, LB1__clk0, VCC, , G1L197, , , , );


--G1_mADDR[11] is Sdram_Control_4Port:u6|mADDR[11]
--operation mode is normal

G1_mADDR[11]_lut_out = G1L195 & (G1L157) # !G1L195 & (G1L157 & (G1_rWR1_ADDR[11]) # !G1L157 & G1_rWR2_ADDR[11]);
G1_mADDR[11] = DFFEAS(G1_mADDR[11]_lut_out, LB1__clk0, VCC, , G1L197, , , , );


--G1_mADDR[12] is Sdram_Control_4Port:u6|mADDR[12]
--operation mode is normal

G1_mADDR[12]_lut_out = G1L150 & (G1L158 & (G1_rWR1_ADDR[12]) # !G1L158 & G1_rRD1_ADDR[12]) # !G1L150 & (G1L158);
G1_mADDR[12] = DFFEAS(G1_mADDR[12]_lut_out, LB1__clk0, VCC, , G1L197, , , , );


--G1_mADDR[13] is Sdram_Control_4Port:u6|mADDR[13]
--operation mode is normal

G1_mADDR[13]_lut_out = G1L195 & (G1L159) # !G1L195 & (G1L159 & (G1_rWR1_ADDR[13]) # !G1L159 & G1_rWR2_ADDR[13]);
G1_mADDR[13] = DFFEAS(G1_mADDR[13]_lut_out, LB1__clk0, VCC, , G1L197, , , , );


--G1_mADDR[14] is Sdram_Control_4Port:u6|mADDR[14]
--operation mode is normal

G1_mADDR[14]_lut_out = G1L150 & (G1L160 & (G1_rWR1_ADDR[14]) # !G1L160 & G1_rRD1_ADDR[14]) # !G1L150 & (G1L160);
G1_mADDR[14] = DFFEAS(G1_mADDR[14]_lut_out, LB1__clk0, VCC, , G1L197, , , , );


--G1_mADDR[15] is Sdram_Control_4Port:u6|mADDR[15]
--operation mode is normal

G1_mADDR[15]_lut_out = G1L195 & (G1L161) # !G1L195 & (G1L161 & (G1_rWR1_ADDR[15]) # !G1L161 & G1_rWR2_ADDR[15]);
G1_mADDR[15] = DFFEAS(G1_mADDR[15]_lut_out, LB1__clk0, VCC, , G1L197, , , , );


--G1_mADDR[16] is Sdram_Control_4Port:u6|mADDR[16]
--operation mode is normal

G1_mADDR[16]_lut_out = G1L150 & (G1L162 & (G1_rWR1_ADDR[16]) # !G1L162 & G1_rRD1_ADDR[16]) # !G1L150 & (G1L162);
G1_mADDR[16] = DFFEAS(G1_mADDR[16]_lut_out, LB1__clk0, VCC, , G1L197, , , , );


--G1_mADDR[17] is Sdram_Control_4Port:u6|mADDR[17]
--operation mode is normal

G1_mADDR[17]_lut_out = G1L195 & (G1L163) # !G1L195 & (G1L163 & (G1_rWR1_ADDR[17]) # !G1L163 & G1_rWR2_ADDR[17]);
G1_mADDR[17] = DFFEAS(G1_mADDR[17]_lut_out, LB1__clk0, VCC, , G1L197, , , , );


--G1_mADDR[18] is Sdram_Control_4Port:u6|mADDR[18]
--operation mode is normal

G1_mADDR[18]_lut_out = G1L150 & (G1L164 & (G1_rWR1_ADDR[18]) # !G1L164 & G1_rRD1_ADDR[18]) # !G1L150 & (G1L164);
G1_mADDR[18] = DFFEAS(G1_mADDR[18]_lut_out, LB1__clk0, VCC, , G1L197, , , , );


--G1_mADDR[19] is Sdram_Control_4Port:u6|mADDR[19]
--operation mode is normal

G1_mADDR[19]_lut_out = G1L195 & (G1L165) # !G1L195 & (G1L165 & (G1_rWR1_ADDR[19]) # !G1L165 & G1_rWR2_ADDR[19]);
G1_mADDR[19] = DFFEAS(G1_mADDR[19]_lut_out, LB1__clk0, VCC, , G1L197, , , , );


--F1_mDVAL is RAW2RGB:u4|mDVAL
--operation mode is normal

F1_mDVAL_lut_out = E1_mCCD_FVAL & E1_mCCD_LVAL & !E1_Y_Cont[0] & !E1_X_Cont[0];
F1_mDVAL = DFFEAS(F1_mDVAL_lut_out, CCD_PIXCLK, D1_oRST_1, , , , , , );


--GB1_b_full is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_fefifo_htc:write_state|b_full
--operation mode is normal

GB1_b_full_lut_out = X4_dffe5a[8] & GB1L2 & GB1L3;
GB1_b_full = DFFEAS(GB1_b_full_lut_out, CCD_PIXCLK, D1_oRST_0, , , , , , );


--W1_valid_wreq is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|valid_wreq
--operation mode is normal

W1_valid_wreq = F1_mDVAL & (!GB1_b_full);


--FB1_b_non_empty is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_fefifo_ctc:read_state|b_non_empty
--operation mode is normal

FB1_b_non_empty_lut_out = FB1_b_non_empty & (!FB1L3 & FB1_b_one # !FB1L4) # !FB1_b_non_empty & !FB1L3;
FB1_b_non_empty = DFFEAS(FB1_b_non_empty_lut_out, LB1__clk0, D1_oRST_0, , , , , , );


--G1_IN_REQ is Sdram_Control_4Port:u6|IN_REQ
--operation mode is normal

G1_IN_REQ_lut_out = G1_Write & (G1L25 # G1_IN_REQ & !G1L26) # !G1_Write & (G1_IN_REQ);
G1_IN_REQ = DFFEAS(G1_IN_REQ_lut_out, LB1__clk0, VCC, , , , , , );


--W1L1 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|valid_rreq~12
--operation mode is normal

W1L1 = G1_WR_MASK[0] & FB1_b_non_empty & G1_IN_REQ;


--F1_mCCD_B[0] is RAW2RGB:u4|mCCD_B[0]
--operation mode is normal

F1_mCCD_B[0]_lut_out = E1_Y_Cont[0] & (F1L32 & (F1_mDATAd_0[0]) # !F1L32 & N1_q_b[10]) # !E1_Y_Cont[0] & (F1L32);
F1_mCCD_B[0] = DFFEAS(F1_mCCD_B[0]_lut_out, CCD_PIXCLK, D1_oRST_1, , , , , , );


--EB2_power_modified_counter_values[0] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:wrptr_g|power_modified_counter_values[0]
--operation mode is arithmetic

EB2_power_modified_counter_values[0]_carry_eqn = EB2L19;
EB2_power_modified_counter_values[0]_lut_out = EB2_power_modified_counter_values[0] $ (W1_valid_wreq & !EB2_power_modified_counter_values[0]_carry_eqn);
EB2_power_modified_counter_values[0] = DFFEAS(EB2_power_modified_counter_values[0]_lut_out, CCD_PIXCLK, D1_oRST_0, , , , , , );

--EB2L2 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:wrptr_g|countera0~COUT
--operation mode is arithmetic

EB2L2 = CARRY(!EB2L19 # !W1_valid_wreq);


--EB2_power_modified_counter_values[1] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:wrptr_g|power_modified_counter_values[1]
--operation mode is arithmetic

EB2_power_modified_counter_values[1]_carry_eqn = EB2L2;
EB2_power_modified_counter_values[1]_lut_out = EB2_power_modified_counter_values[1] $ (EB2_power_modified_counter_values[0] & !EB2_power_modified_counter_values[1]_carry_eqn);
EB2_power_modified_counter_values[1] = DFFEAS(EB2_power_modified_counter_values[1]_lut_out, CCD_PIXCLK, D1_oRST_0, , , , , , );

--EB2L4 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:wrptr_g|countera1~COUT
--operation mode is arithmetic

EB2L4 = CARRY(!EB2_power_modified_counter_values[0] & (!EB2L2));


--EB2_power_modified_counter_values[2] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:wrptr_g|power_modified_counter_values[2]
--operation mode is arithmetic

EB2_power_modified_counter_values[2]_carry_eqn = EB2L4;
EB2_power_modified_counter_values[2]_lut_out = EB2_power_modified_counter_values[2] $ (EB2_power_modified_counter_values[1] & EB2_power_modified_counter_values[2]_carry_eqn);
EB2_power_modified_counter_values[2] = DFFEAS(EB2_power_modified_counter_values[2]_lut_out, CCD_PIXCLK, D1_oRST_0, , , , , , );

--EB2L6 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:wrptr_g|countera2~COUT
--operation mode is arithmetic

EB2L6 = CARRY(EB2_power_modified_counter_values[1] # !EB2L4);


--EB2_power_modified_counter_values[3] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:wrptr_g|power_modified_counter_values[3]
--operation mode is arithmetic

EB2_power_modified_counter_values[3]_carry_eqn = EB2L6;
EB2_power_modified_counter_values[3]_lut_out = EB2_power_modified_counter_values[3] $ (EB2_power_modified_counter_values[2] & !EB2_power_modified_counter_values[3]_carry_eqn);
EB2_power_modified_counter_values[3] = DFFEAS(EB2_power_modified_counter_values[3]_lut_out, CCD_PIXCLK, D1_oRST_0, , , , , , );

--EB2L8 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:wrptr_g|countera3~COUT
--operation mode is arithmetic

EB2L8 = CARRY(!EB2_power_modified_counter_values[2] & (!EB2L6));


--EB2_power_modified_counter_values[4] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:wrptr_g|power_modified_counter_values[4]
--operation mode is arithmetic

EB2_power_modified_counter_values[4]_carry_eqn = EB2L8;
EB2_power_modified_counter_values[4]_lut_out = EB2_power_modified_counter_values[4] $ (EB2_power_modified_counter_values[3] & EB2_power_modified_counter_values[4]_carry_eqn);
EB2_power_modified_counter_values[4] = DFFEAS(EB2_power_modified_counter_values[4]_lut_out, CCD_PIXCLK, D1_oRST_0, , , , , , );

--EB2L10 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:wrptr_g|countera4~COUT
--operation mode is arithmetic

EB2L10 = CARRY(EB2_power_modified_counter_values[3] # !EB2L8);


--EB2_power_modified_counter_values[5] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:wrptr_g|power_modified_counter_values[5]
--operation mode is arithmetic

EB2_power_modified_counter_values[5]_carry_eqn = EB2L10;
EB2_power_modified_counter_values[5]_lut_out = EB2_power_modified_counter_values[5] $ (EB2_power_modified_counter_values[4] & !EB2_power_modified_counter_values[5]_carry_eqn);
EB2_power_modified_counter_values[5] = DFFEAS(EB2_power_modified_counter_values[5]_lut_out, CCD_PIXCLK, D1_oRST_0, , , , , , );

--EB2L12 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:wrptr_g|countera5~COUT
--operation mode is arithmetic

EB2L12 = CARRY(!EB2_power_modified_counter_values[4] & (!EB2L10));


--EB2_power_modified_counter_values[6] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:wrptr_g|power_modified_counter_values[6]
--operation mode is arithmetic

EB2_power_modified_counter_values[6]_carry_eqn = EB2L12;
EB2_power_modified_counter_values[6]_lut_out = EB2_power_modified_counter_values[6] $ (EB2_power_modified_counter_values[5] & EB2_power_modified_counter_values[6]_carry_eqn);
EB2_power_modified_counter_values[6] = DFFEAS(EB2_power_modified_counter_values[6]_lut_out, CCD_PIXCLK, D1_oRST_0, , , , , , );

--EB2L14 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:wrptr_g|countera6~COUT
--operation mode is arithmetic

EB2L14 = CARRY(EB2_power_modified_counter_values[5] # !EB2L12);


--EB2_power_modified_counter_values[7] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:wrptr_g|power_modified_counter_values[7]
--operation mode is arithmetic

EB2_power_modified_counter_values[7]_carry_eqn = EB2L14;
EB2_power_modified_counter_values[7]_lut_out = EB2_power_modified_counter_values[7] $ (EB2_power_modified_counter_values[6] & !EB2_power_modified_counter_values[7]_carry_eqn);
EB2_power_modified_counter_values[7] = DFFEAS(EB2_power_modified_counter_values[7]_lut_out, CCD_PIXCLK, D1_oRST_0, , , , , , );

--EB2L16 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:wrptr_g|countera7~COUT
--operation mode is arithmetic

EB2L16 = CARRY(!EB2_power_modified_counter_values[6] & (!EB2L14));


--EB2_power_modified_counter_values[8] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:wrptr_g|power_modified_counter_values[8]
--operation mode is normal

EB2_power_modified_counter_values[8]_carry_eqn = EB2L16;
EB2_power_modified_counter_values[8]_lut_out = EB2_power_modified_counter_values[8] $ (EB2_power_modified_counter_values[8]_carry_eqn);
EB2_power_modified_counter_values[8] = DFFEAS(EB2_power_modified_counter_values[8]_lut_out, CCD_PIXCLK, D1_oRST_0, , , , , , );


--EB1_power_modified_counter_values[0] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:rdptr_g|power_modified_counter_values[0]
--operation mode is arithmetic

EB1_power_modified_counter_values[0]_carry_eqn = EB1L19;
EB1_power_modified_counter_values[0]_lut_out = EB1_power_modified_counter_values[0] $ (W1L1 & !EB1_power_modified_counter_values[0]_carry_eqn);
EB1_power_modified_counter_values[0] = DFFEAS(EB1_power_modified_counter_values[0]_lut_out, LB1__clk0, D1_oRST_0, , , , , , );

--EB1L2 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:rdptr_g|countera0~COUT
--operation mode is arithmetic

EB1L2 = CARRY(!EB1L19 # !W1L1);


--EB1_power_modified_counter_values[1] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:rdptr_g|power_modified_counter_values[1]
--operation mode is arithmetic

EB1_power_modified_counter_values[1]_carry_eqn = EB1L2;
EB1_power_modified_counter_values[1]_lut_out = EB1_power_modified_counter_values[1] $ (EB1_power_modified_counter_values[0] & !EB1_power_modified_counter_values[1]_carry_eqn);
EB1_power_modified_counter_values[1] = DFFEAS(EB1_power_modified_counter_values[1]_lut_out, LB1__clk0, D1_oRST_0, , , , , , );

--EB1L4 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:rdptr_g|countera1~COUT
--operation mode is arithmetic

EB1L4 = CARRY(!EB1_power_modified_counter_values[0] & (!EB1L2));


--EB1_power_modified_counter_values[2] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:rdptr_g|power_modified_counter_values[2]
--operation mode is arithmetic

EB1_power_modified_counter_values[2]_carry_eqn = EB1L4;
EB1_power_modified_counter_values[2]_lut_out = EB1_power_modified_counter_values[2] $ (EB1_power_modified_counter_values[1] & EB1_power_modified_counter_values[2]_carry_eqn);
EB1_power_modified_counter_values[2] = DFFEAS(EB1_power_modified_counter_values[2]_lut_out, LB1__clk0, D1_oRST_0, , , , , , );

--EB1L6 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:rdptr_g|countera2~COUT
--operation mode is arithmetic

EB1L6 = CARRY(EB1_power_modified_counter_values[1] # !EB1L4);


--EB1_power_modified_counter_values[3] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:rdptr_g|power_modified_counter_values[3]
--operation mode is arithmetic

EB1_power_modified_counter_values[3]_carry_eqn = EB1L6;
EB1_power_modified_counter_values[3]_lut_out = EB1_power_modified_counter_values[3] $ (EB1_power_modified_counter_values[2] & !EB1_power_modified_counter_values[3]_carry_eqn);
EB1_power_modified_counter_values[3] = DFFEAS(EB1_power_modified_counter_values[3]_lut_out, LB1__clk0, D1_oRST_0, , , , , , );

--EB1L8 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:rdptr_g|countera3~COUT
--operation mode is arithmetic

EB1L8 = CARRY(!EB1_power_modified_counter_values[2] & (!EB1L6));


--EB1_power_modified_counter_values[4] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:rdptr_g|power_modified_counter_values[4]
--operation mode is arithmetic

EB1_power_modified_counter_values[4]_carry_eqn = EB1L8;
EB1_power_modified_counter_values[4]_lut_out = EB1_power_modified_counter_values[4] $ (EB1_power_modified_counter_values[3] & EB1_power_modified_counter_values[4]_carry_eqn);
EB1_power_modified_counter_values[4] = DFFEAS(EB1_power_modified_counter_values[4]_lut_out, LB1__clk0, D1_oRST_0, , , , , , );

--EB1L10 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:rdptr_g|countera4~COUT
--operation mode is arithmetic

EB1L10 = CARRY(EB1_power_modified_counter_values[3] # !EB1L8);


--EB1_power_modified_counter_values[5] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:rdptr_g|power_modified_counter_values[5]
--operation mode is arithmetic

EB1_power_modified_counter_values[5]_carry_eqn = EB1L10;
EB1_power_modified_counter_values[5]_lut_out = EB1_power_modified_counter_values[5] $ (EB1_power_modified_counter_values[4] & !EB1_power_modified_counter_values[5]_carry_eqn);
EB1_power_modified_counter_values[5] = DFFEAS(EB1_power_modified_counter_values[5]_lut_out, LB1__clk0, D1_oRST_0, , , , , , );

--EB1L12 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:rdptr_g|countera5~COUT
--operation mode is arithmetic

EB1L12 = CARRY(!EB1_power_modified_counter_values[4] & (!EB1L10));


--EB1_power_modified_counter_values[6] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:rdptr_g|power_modified_counter_values[6]
--operation mode is arithmetic

EB1_power_modified_counter_values[6]_carry_eqn = EB1L12;
EB1_power_modified_counter_values[6]_lut_out = EB1_power_modified_counter_values[6] $ (EB1_power_modified_counter_values[5] & EB1_power_modified_counter_values[6]_carry_eqn);
EB1_power_modified_counter_values[6] = DFFEAS(EB1_power_modified_counter_values[6]_lut_out, LB1__clk0, D1_oRST_0, , , , , , );

--EB1L14 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:rdptr_g|countera6~COUT
--operation mode is arithmetic

EB1L14 = CARRY(EB1_power_modified_counter_values[5] # !EB1L12);


--EB1_power_modified_counter_values[7] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:rdptr_g|power_modified_counter_values[7]
--operation mode is arithmetic

EB1_power_modified_counter_values[7]_carry_eqn = EB1L14;
EB1_power_modified_counter_values[7]_lut_out = EB1_power_modified_counter_values[7] $ (EB1_power_modified_counter_values[6] & !EB1_power_modified_counter_values[7]_carry_eqn);
EB1_power_modified_counter_values[7] = DFFEAS(EB1_power_modified_counter_values[7]_lut_out, LB1__clk0, D1_oRST_0, , , , , , );

--EB1L16 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:rdptr_g|countera7~COUT
--operation mode is arithmetic

EB1L16 = CARRY(!EB1_power_modified_counter_values[6] & (!EB1L14));


--EB1_power_modified_counter_values[8] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:rdptr_g|power_modified_counter_values[8]
--operation mode is normal

EB1_power_modified_counter_values[8]_carry_eqn = EB1L16;
EB1_power_modified_counter_values[8]_lut_out = EB1_power_modified_counter_values[8] $ (EB1_power_modified_counter_values[8]_carry_eqn);
EB1_power_modified_counter_values[8] = DFFEAS(EB1_power_modified_counter_values[8]_lut_out, LB1__clk0, D1_oRST_0, , , , , , );


--GB2_b_full is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_fefifo_htc:write_state|b_full
--operation mode is normal

GB2_b_full_lut_out = X10_dffe5a[8] & GB2L2 & GB2L3;
GB2_b_full = DFFEAS(GB2_b_full_lut_out, CCD_PIXCLK, D1_oRST_0, , , , , , );


--W2_valid_wreq is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|valid_wreq
--operation mode is normal

W2_valid_wreq = F1_mDVAL & (!GB2_b_full);


--FB2_b_non_empty is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_fefifo_ctc:read_state|b_non_empty
--operation mode is normal

FB2_b_non_empty_lut_out = FB2_b_non_empty & (!FB2L3 & FB2_b_one # !FB2L4) # !FB2_b_non_empty & !FB2L3;
FB2_b_non_empty = DFFEAS(FB2_b_non_empty_lut_out, LB1__clk0, D1_oRST_0, , , , , , );


--W2L1 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|valid_rreq~12
--operation mode is normal

W2L1 = G1_WR_MASK[1] & G1_IN_REQ & FB2_b_non_empty;


--F1_mCCD_R[0] is RAW2RGB:u4|mCCD_R[0]
--operation mode is normal

F1_mCCD_R[0]_lut_out = E1_X_Cont[0] & (F1L74 & (N1_q_b[0]) # !F1L74 & N1_q_b[10]) # !E1_X_Cont[0] & (F1L74);
F1_mCCD_R[0] = DFFEAS(F1_mCCD_R[0]_lut_out, CCD_PIXCLK, D1_oRST_1, , , , , , );


--EB4_power_modified_counter_values[0] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:wrptr_g|power_modified_counter_values[0]
--operation mode is arithmetic

EB4_power_modified_counter_values[0]_carry_eqn = EB4L19;
EB4_power_modified_counter_values[0]_lut_out = EB4_power_modified_counter_values[0] $ (W2_valid_wreq & !EB4_power_modified_counter_values[0]_carry_eqn);
EB4_power_modified_counter_values[0] = DFFEAS(EB4_power_modified_counter_values[0]_lut_out, CCD_PIXCLK, D1_oRST_0, , , , , , );

--EB4L2 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:wrptr_g|countera0~COUT
--operation mode is arithmetic

EB4L2 = CARRY(!EB4L19 # !W2_valid_wreq);


--EB4_power_modified_counter_values[1] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:wrptr_g|power_modified_counter_values[1]
--operation mode is arithmetic

EB4_power_modified_counter_values[1]_carry_eqn = EB4L2;
EB4_power_modified_counter_values[1]_lut_out = EB4_power_modified_counter_values[1] $ (EB4_power_modified_counter_values[0] & !EB4_power_modified_counter_values[1]_carry_eqn);
EB4_power_modified_counter_values[1] = DFFEAS(EB4_power_modified_counter_values[1]_lut_out, CCD_PIXCLK, D1_oRST_0, , , , , , );

--EB4L4 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:wrptr_g|countera1~COUT
--operation mode is arithmetic

EB4L4 = CARRY(!EB4_power_modified_counter_values[0] & (!EB4L2));


--EB4_power_modified_counter_values[2] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:wrptr_g|power_modified_counter_values[2]
--operation mode is arithmetic

EB4_power_modified_counter_values[2]_carry_eqn = EB4L4;
EB4_power_modified_counter_values[2]_lut_out = EB4_power_modified_counter_values[2] $ (EB4_power_modified_counter_values[1] & EB4_power_modified_counter_values[2]_carry_eqn);
EB4_power_modified_counter_values[2] = DFFEAS(EB4_power_modified_counter_values[2]_lut_out, CCD_PIXCLK, D1_oRST_0, , , , , , );

--EB4L6 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:wrptr_g|countera2~COUT
--operation mode is arithmetic

EB4L6 = CARRY(EB4_power_modified_counter_values[1] # !EB4L4);


--EB4_power_modified_counter_values[3] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:wrptr_g|power_modified_counter_values[3]
--operation mode is arithmetic

EB4_power_modified_counter_values[3]_carry_eqn = EB4L6;
EB4_power_modified_counter_values[3]_lut_out = EB4_power_modified_counter_values[3] $ (EB4_power_modified_counter_values[2] & !EB4_power_modified_counter_values[3]_carry_eqn);
EB4_power_modified_counter_values[3] = DFFEAS(EB4_power_modified_counter_values[3]_lut_out, CCD_PIXCLK, D1_oRST_0, , , , , , );

--EB4L8 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:wrptr_g|countera3~COUT
--operation mode is arithmetic

EB4L8 = CARRY(!EB4_power_modified_counter_values[2] & (!EB4L6));


--EB4_power_modified_counter_values[4] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:wrptr_g|power_modified_counter_values[4]
--operation mode is arithmetic

EB4_power_modified_counter_values[4]_carry_eqn = EB4L8;
EB4_power_modified_counter_values[4]_lut_out = EB4_power_modified_counter_values[4] $ (EB4_power_modified_counter_values[3] & EB4_power_modified_counter_values[4]_carry_eqn);
EB4_power_modified_counter_values[4] = DFFEAS(EB4_power_modified_counter_values[4]_lut_out, CCD_PIXCLK, D1_oRST_0, , , , , , );

--EB4L10 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:wrptr_g|countera4~COUT
--operation mode is arithmetic

EB4L10 = CARRY(EB4_power_modified_counter_values[3] # !EB4L8);


--EB4_power_modified_counter_values[5] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:wrptr_g|power_modified_counter_values[5]
--operation mode is arithmetic

EB4_power_modified_counter_values[5]_carry_eqn = EB4L10;
EB4_power_modified_counter_values[5]_lut_out = EB4_power_modified_counter_values[5] $ (EB4_power_modified_counter_values[4] & !EB4_power_modified_counter_values[5]_carry_eqn);
EB4_power_modified_counter_values[5] = DFFEAS(EB4_power_modified_counter_values[5]_lut_out, CCD_PIXCLK, D1_oRST_0, , , , , , );

--EB4L12 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:wrptr_g|countera5~COUT
--operation mode is arithmetic

EB4L12 = CARRY(!EB4_power_modified_counter_values[4] & (!EB4L10));


--EB4_power_modified_counter_values[6] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:wrptr_g|power_modified_counter_values[6]
--operation mode is arithmetic

EB4_power_modified_counter_values[6]_carry_eqn = EB4L12;
EB4_power_modified_counter_values[6]_lut_out = EB4_power_modified_counter_values[6] $ (EB4_power_modified_counter_values[5] & EB4_power_modified_counter_values[6]_carry_eqn);
EB4_power_modified_counter_values[6] = DFFEAS(EB4_power_modified_counter_values[6]_lut_out, CCD_PIXCLK, D1_oRST_0, , , , , , );

--EB4L14 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:wrptr_g|countera6~COUT
--operation mode is arithmetic

EB4L14 = CARRY(EB4_power_modified_counter_values[5] # !EB4L12);


--EB4_power_modified_counter_values[7] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:wrptr_g|power_modified_counter_values[7]
--operation mode is arithmetic

EB4_power_modified_counter_values[7]_carry_eqn = EB4L14;
EB4_power_modified_counter_values[7]_lut_out = EB4_power_modified_counter_values[7] $ (EB4_power_modified_counter_values[6] & !EB4_power_modified_counter_values[7]_carry_eqn);
EB4_power_modified_counter_values[7] = DFFEAS(EB4_power_modified_counter_values[7]_lut_out, CCD_PIXCLK, D1_oRST_0, , , , , , );

--EB4L16 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:wrptr_g|countera7~COUT
--operation mode is arithmetic

EB4L16 = CARRY(!EB4_power_modified_counter_values[6] & (!EB4L14));


--EB4_power_modified_counter_values[8] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:wrptr_g|power_modified_counter_values[8]
--operation mode is normal

EB4_power_modified_counter_values[8]_carry_eqn = EB4L16;
EB4_power_modified_counter_values[8]_lut_out = EB4_power_modified_counter_values[8] $ (EB4_power_modified_counter_values[8]_carry_eqn);
EB4_power_modified_counter_values[8] = DFFEAS(EB4_power_modified_counter_values[8]_lut_out, CCD_PIXCLK, D1_oRST_0, , , , , , );


--EB3_power_modified_counter_values[0] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:rdptr_g|power_modified_counter_values[0]
--operation mode is arithmetic

EB3_power_modified_counter_values[0]_carry_eqn = EB3L19;
EB3_power_modified_counter_values[0]_lut_out = EB3_power_modified_counter_values[0] $ (W2L1 & !EB3_power_modified_counter_values[0]_carry_eqn);
EB3_power_modified_counter_values[0] = DFFEAS(EB3_power_modified_counter_values[0]_lut_out, LB1__clk0, D1_oRST_0, , , , , , );

--EB3L2 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:rdptr_g|countera0~COUT
--operation mode is arithmetic

EB3L2 = CARRY(!EB3L19 # !W2L1);


--EB3_power_modified_counter_values[1] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:rdptr_g|power_modified_counter_values[1]
--operation mode is arithmetic

EB3_power_modified_counter_values[1]_carry_eqn = EB3L2;
EB3_power_modified_counter_values[1]_lut_out = EB3_power_modified_counter_values[1] $ (EB3_power_modified_counter_values[0] & !EB3_power_modified_counter_values[1]_carry_eqn);
EB3_power_modified_counter_values[1] = DFFEAS(EB3_power_modified_counter_values[1]_lut_out, LB1__clk0, D1_oRST_0, , , , , , );

--EB3L4 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:rdptr_g|countera1~COUT
--operation mode is arithmetic

EB3L4 = CARRY(!EB3_power_modified_counter_values[0] & (!EB3L2));


--EB3_power_modified_counter_values[2] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:rdptr_g|power_modified_counter_values[2]
--operation mode is arithmetic

EB3_power_modified_counter_values[2]_carry_eqn = EB3L4;
EB3_power_modified_counter_values[2]_lut_out = EB3_power_modified_counter_values[2] $ (EB3_power_modified_counter_values[1] & EB3_power_modified_counter_values[2]_carry_eqn);
EB3_power_modified_counter_values[2] = DFFEAS(EB3_power_modified_counter_values[2]_lut_out, LB1__clk0, D1_oRST_0, , , , , , );

--EB3L6 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:rdptr_g|countera2~COUT
--operation mode is arithmetic

EB3L6 = CARRY(EB3_power_modified_counter_values[1] # !EB3L4);


--EB3_power_modified_counter_values[3] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:rdptr_g|power_modified_counter_values[3]
--operation mode is arithmetic

EB3_power_modified_counter_values[3]_carry_eqn = EB3L6;
EB3_power_modified_counter_values[3]_lut_out = EB3_power_modified_counter_values[3] $ (EB3_power_modified_counter_values[2] & !EB3_power_modified_counter_values[3]_carry_eqn);
EB3_power_modified_counter_values[3] = DFFEAS(EB3_power_modified_counter_values[3]_lut_out, LB1__clk0, D1_oRST_0, , , , , , );

--EB3L8 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:rdptr_g|countera3~COUT
--operation mode is arithmetic

EB3L8 = CARRY(!EB3_power_modified_counter_values[2] & (!EB3L6));


--EB3_power_modified_counter_values[4] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:rdptr_g|power_modified_counter_values[4]
--operation mode is arithmetic

EB3_power_modified_counter_values[4]_carry_eqn = EB3L8;
EB3_power_modified_counter_values[4]_lut_out = EB3_power_modified_counter_values[4] $ (EB3_power_modified_counter_values[3] & EB3_power_modified_counter_values[4]_carry_eqn);
EB3_power_modified_counter_values[4] = DFFEAS(EB3_power_modified_counter_values[4]_lut_out, LB1__clk0, D1_oRST_0, , , , , , );

--EB3L10 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:rdptr_g|countera4~COUT
--operation mode is arithmetic

EB3L10 = CARRY(EB3_power_modified_counter_values[3] # !EB3L8);


--EB3_power_modified_counter_values[5] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:rdptr_g|power_modified_counter_values[5]
--operation mode is arithmetic

EB3_power_modified_counter_values[5]_carry_eqn = EB3L10;
EB3_power_modified_counter_values[5]_lut_out = EB3_power_modified_counter_values[5] $ (EB3_power_modified_counter_values[4] & !EB3_power_modified_counter_values[5]_carry_eqn);
EB3_power_modified_counter_values[5] = DFFEAS(EB3_power_modified_counter_values[5]_lut_out, LB1__clk0, D1_oRST_0, , , , , , );

--EB3L12 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:rdptr_g|countera5~COUT
--operation mode is arithmetic

EB3L12 = CARRY(!EB3_power_modified_counter_values[4] & (!EB3L10));


--EB3_power_modified_counter_values[6] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:rdptr_g|power_modified_counter_values[6]
--operation mode is arithmetic

EB3_power_modified_counter_values[6]_carry_eqn = EB3L12;
EB3_power_modified_counter_values[6]_lut_out = EB3_power_modified_counter_values[6] $ (EB3_power_modified_counter_values[5] & EB3_power_modified_counter_values[6]_carry_eqn);
EB3_power_modified_counter_values[6] = DFFEAS(EB3_power_modified_counter_values[6]_lut_out, LB1__clk0, D1_oRST_0, , , , , , );

--EB3L14 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:rdptr_g|countera6~COUT
--operation mode is arithmetic

EB3L14 = CARRY(EB3_power_modified_counter_values[5] # !EB3L12);


--EB3_power_modified_counter_values[7] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:rdptr_g|power_modified_counter_values[7]
--operation mode is arithmetic

EB3_power_modified_counter_values[7]_carry_eqn = EB3L14;
EB3_power_modified_counter_values[7]_lut_out = EB3_power_modified_counter_values[7] $ (EB3_power_modified_counter_values[6] & !EB3_power_modified_counter_values[7]_carry_eqn);
EB3_power_modified_counter_values[7] = DFFEAS(EB3_power_modified_counter_values[7]_lut_out, LB1__clk0, D1_oRST_0, , , , , , );

--EB3L16 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:rdptr_g|countera7~COUT
--operation mode is arithmetic

EB3L16 = CARRY(!EB3_power_modified_counter_values[6] & (!EB3L14));


--EB3_power_modified_counter_values[8] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:rdptr_g|power_modified_counter_values[8]
--operation mode is normal

EB3_power_modified_counter_values[8]_carry_eqn = EB3L16;
EB3_power_modified_counter_values[8]_lut_out = EB3_power_modified_counter_values[8] $ (EB3_power_modified_counter_values[8]_carry_eqn);
EB3_power_modified_counter_values[8] = DFFEAS(EB3_power_modified_counter_values[8]_lut_out, LB1__clk0, D1_oRST_0, , , , , , );


--F1_mCCD_B[1] is RAW2RGB:u4|mCCD_B[1]
--operation mode is normal

F1_mCCD_B[1]_lut_out = E1_Y_Cont[0] & (F1L33 & (F1_mDATAd_0[1]) # !F1L33 & N1_q_b[11]) # !E1_Y_Cont[0] & (F1L33);
F1_mCCD_B[1] = DFFEAS(F1_mCCD_B[1]_lut_out, CCD_PIXCLK, D1_oRST_1, , , , , , );


--F1_mCCD_R[1] is RAW2RGB:u4|mCCD_R[1]
--operation mode is normal

F1_mCCD_R[1]_lut_out = E1_X_Cont[0] & (F1L75 & (N1_q_b[1]) # !F1L75 & N1_q_b[11]) # !E1_X_Cont[0] & (F1L75);
F1_mCCD_R[1] = DFFEAS(F1_mCCD_R[1]_lut_out, CCD_PIXCLK, D1_oRST_1, , , , , , );


--F1_mCCD_B[2] is RAW2RGB:u4|mCCD_B[2]
--operation mode is normal

F1_mCCD_B[2]_lut_out = E1_Y_Cont[0] & (F1L34 & (F1_mDATAd_0[2]) # !F1L34 & N1_q_b[12]) # !E1_Y_Cont[0] & (F1L34);
F1_mCCD_B[2] = DFFEAS(F1_mCCD_B[2]_lut_out, CCD_PIXCLK, D1_oRST_1, , , , , , );


--F1_mCCD_R[2] is RAW2RGB:u4|mCCD_R[2]
--operation mode is normal

F1_mCCD_R[2]_lut_out = E1_X_Cont[0] & (F1L76 & (N1_q_b[2]) # !F1L76 & N1_q_b[12]) # !E1_X_Cont[0] & (F1L76);
F1_mCCD_R[2] = DFFEAS(F1_mCCD_R[2]_lut_out, CCD_PIXCLK, D1_oRST_1, , , , , , );


--F1_mCCD_B[3] is RAW2RGB:u4|mCCD_B[3]
--operation mode is normal

F1_mCCD_B[3]_lut_out = E1_Y_Cont[0] & (F1L35 & (F1_mDATAd_0[3]) # !F1L35 & N1_q_b[13]) # !E1_Y_Cont[0] & (F1L35);
F1_mCCD_B[3] = DFFEAS(F1_mCCD_B[3]_lut_out, CCD_PIXCLK, D1_oRST_1, , , , , , );


--F1_mCCD_R[3] is RAW2RGB:u4|mCCD_R[3]
--operation mode is normal

F1_mCCD_R[3]_lut_out = E1_X_Cont[0] & (F1L77 & (N1_q_b[3]) # !F1L77 & N1_q_b[13]) # !E1_X_Cont[0] & (F1L77);
F1_mCCD_R[3] = DFFEAS(F1_mCCD_R[3]_lut_out, CCD_PIXCLK, D1_oRST_1, , , , , , );


--F1_mCCD_B[4] is RAW2RGB:u4|mCCD_B[4]
--operation mode is normal

F1_mCCD_B[4]_lut_out = E1_Y_Cont[0] & (F1L36 & (F1_mDATAd_0[4]) # !F1L36 & N1_q_b[14]) # !E1_Y_Cont[0] & (F1L36);
F1_mCCD_B[4] = DFFEAS(F1_mCCD_B[4]_lut_out, CCD_PIXCLK, D1_oRST_1, , , , , , );


--F1_mCCD_R[4] is RAW2RGB:u4|mCCD_R[4]
--operation mode is normal

F1_mCCD_R[4]_lut_out = E1_X_Cont[0] & (F1L78 & (N1_q_b[4]) # !F1L78 & N1_q_b[14]) # !E1_X_Cont[0] & (F1L78);
F1_mCCD_R[4] = DFFEAS(F1_mCCD_R[4]_lut_out, CCD_PIXCLK, D1_oRST_1, , , , , , );


--F1_mCCD_B[5] is RAW2RGB:u4|mCCD_B[5]
--operation mode is normal

F1_mCCD_B[5]_lut_out = E1_Y_Cont[0] & (F1L37 & (F1_mDATAd_0[5]) # !F1L37 & N1_q_b[15]) # !E1_Y_Cont[0] & (F1L37);
F1_mCCD_B[5] = DFFEAS(F1_mCCD_B[5]_lut_out, CCD_PIXCLK, D1_oRST_1, , , , , , );


--F1_mCCD_R[5] is RAW2RGB:u4|mCCD_R[5]
--operation mode is normal

F1_mCCD_R[5]_lut_out = E1_X_Cont[0] & (F1L79 & (N1_q_b[5]) # !F1L79 & N1_q_b[15]) # !E1_X_Cont[0] & (F1L79);
F1_mCCD_R[5] = DFFEAS(F1_mCCD_R[5]_lut_out, CCD_PIXCLK, D1_oRST_1, , , , , , );


--F1_mCCD_B[6] is RAW2RGB:u4|mCCD_B[6]
--operation mode is normal

F1_mCCD_B[6]_lut_out = E1_Y_Cont[0] & (F1L38 & (F1_mDATAd_0[6]) # !F1L38 & N1_q_b[16]) # !E1_Y_Cont[0] & (F1L38);
F1_mCCD_B[6] = DFFEAS(F1_mCCD_B[6]_lut_out, CCD_PIXCLK, D1_oRST_1, , , , , , );


--F1_mCCD_R[6] is RAW2RGB:u4|mCCD_R[6]
--operation mode is normal

F1_mCCD_R[6]_lut_out = E1_X_Cont[0] & (F1L80 & (N1_q_b[6]) # !F1L80 & N1_q_b[16]) # !E1_X_Cont[0] & (F1L80);
F1_mCCD_R[6] = DFFEAS(F1_mCCD_R[6]_lut_out, CCD_PIXCLK, D1_oRST_1, , , , , , );


--F1_mCCD_B[7] is RAW2RGB:u4|mCCD_B[7]
--operation mode is normal

F1_mCCD_B[7]_lut_out = E1_Y_Cont[0] & (F1L39 & (F1_mDATAd_0[7]) # !F1L39 & N1_q_b[17]) # !E1_Y_Cont[0] & (F1L39);
F1_mCCD_B[7] = DFFEAS(F1_mCCD_B[7]_lut_out, CCD_PIXCLK, D1_oRST_1, , , , , , );


--F1_mCCD_R[7] is RAW2RGB:u4|mCCD_R[7]
--operation mode is normal

F1_mCCD_R[7]_lut_out = E1_X_Cont[0] & (F1L81 & (N1_q_b[7]) # !F1L81 & N1_q_b[17]) # !E1_X_Cont[0] & (F1L81);
F1_mCCD_R[7] = DFFEAS(F1_mCCD_R[7]_lut_out, CCD_PIXCLK, D1_oRST_1, , , , , , );


--F1_mCCD_B[8] is RAW2RGB:u4|mCCD_B[8]
--operation mode is normal

F1_mCCD_B[8]_lut_out = E1_Y_Cont[0] & (F1L40 & (F1_mDATAd_0[8]) # !F1L40 & N1_q_b[18]) # !E1_Y_Cont[0] & (F1L40);
F1_mCCD_B[8] = DFFEAS(F1_mCCD_B[8]_lut_out, CCD_PIXCLK, D1_oRST_1, , , , , , );


--F1_mCCD_R[8] is RAW2RGB:u4|mCCD_R[8]
--operation mode is normal

F1_mCCD_R[8]_lut_out = E1_X_Cont[0] & (F1L82 & (N1_q_b[8]) # !F1L82 & N1_q_b[18]) # !E1_X_Cont[0] & (F1L82);
F1_mCCD_R[8] = DFFEAS(F1_mCCD_R[8]_lut_out, CCD_PIXCLK, D1_oRST_1, , , , , , );


--F1_mCCD_B[9] is RAW2RGB:u4|mCCD_B[9]
--operation mode is normal

F1_mCCD_B[9]_lut_out = E1_Y_Cont[0] & (F1L41 & (F1_mDATAd_0[9]) # !F1L41 & N1_q_b[19]) # !E1_Y_Cont[0] & (F1L41);
F1_mCCD_B[9] = DFFEAS(F1_mCCD_B[9]_lut_out, CCD_PIXCLK, D1_oRST_1, , , , , , );


--F1_mCCD_R[9] is RAW2RGB:u4|mCCD_R[9]
--operation mode is normal

F1_mCCD_R[9]_lut_out = E1_X_Cont[0] & (F1L83 & (N1_q_b[9]) # !F1L83 & N1_q_b[19]) # !E1_X_Cont[0] & (F1L83);
F1_mCCD_R[9] = DFFEAS(F1_mCCD_R[9]_lut_out, CCD_PIXCLK, D1_oRST_1, , , , , , );


--F1_mCCD_G[6] is RAW2RGB:u4|mCCD_G[6]
--operation mode is arithmetic

F1_mCCD_G[6]_carry_eqn = F1L53;
F1_mCCD_G[6]_lut_out = F1L1 $ F1L2 $ !F1_mCCD_G[6]_carry_eqn;
F1_mCCD_G[6] = DFFEAS(F1_mCCD_G[6]_lut_out, CCD_PIXCLK, D1_oRST_1, , , , , , );

--F1L55 is RAW2RGB:u4|mCCD_G[6]~858
--operation mode is arithmetic

F1L55 = CARRY(F1L1 & (F1L2 # !F1L53) # !F1L1 & F1L2 & !F1L53);


--F1_mCCD_G[1] is RAW2RGB:u4|mCCD_G[1]
--operation mode is arithmetic

F1_mCCD_G[1]_carry_eqn = F1L45;
F1_mCCD_G[1]_lut_out = F1L3 $ F1L4 $ F1_mCCD_G[1]_carry_eqn;
F1_mCCD_G[1] = DFFEAS(F1_mCCD_G[1]_lut_out, CCD_PIXCLK, D1_oRST_1, , , , , , );

--F1L44 is RAW2RGB:u4|mCCD_G[1]~862
--operation mode is arithmetic

F1L44 = CARRY(F1L3 & !F1L4 & !F1L45 # !F1L3 & (!F1L45 # !F1L4));


--F1_mCCD_G[7] is RAW2RGB:u4|mCCD_G[7]
--operation mode is arithmetic

F1_mCCD_G[7]_carry_eqn = F1L55;
F1_mCCD_G[7]_lut_out = F1L5 $ F1L6 $ F1_mCCD_G[7]_carry_eqn;
F1_mCCD_G[7] = DFFEAS(F1_mCCD_G[7]_lut_out, CCD_PIXCLK, D1_oRST_1, , , , , , );

--F1L57 is RAW2RGB:u4|mCCD_G[7]~866
--operation mode is arithmetic

F1L57 = CARRY(F1L5 & !F1L6 & !F1L55 # !F1L5 & (!F1L55 # !F1L6));


--F1_mCCD_G[2] is RAW2RGB:u4|mCCD_G[2]
--operation mode is arithmetic

F1_mCCD_G[2]_carry_eqn = F1L44;
F1_mCCD_G[2]_lut_out = F1L7 $ F1L8 $ !F1_mCCD_G[2]_carry_eqn;
F1_mCCD_G[2] = DFFEAS(F1_mCCD_G[2]_lut_out, CCD_PIXCLK, D1_oRST_1, , , , , , );

--F1L47 is RAW2RGB:u4|mCCD_G[2]~870
--operation mode is arithmetic

F1L47 = CARRY(F1L7 & (F1L8 # !F1L44) # !F1L7 & F1L8 & !F1L44);


--F1_mCCD_G[8] is RAW2RGB:u4|mCCD_G[8]
--operation mode is arithmetic

F1_mCCD_G[8]_carry_eqn = F1L57;
F1_mCCD_G[8]_lut_out = F1L9 $ F1L10 $ !F1_mCCD_G[8]_carry_eqn;
F1_mCCD_G[8] = DFFEAS(F1_mCCD_G[8]_lut_out, CCD_PIXCLK, D1_oRST_1, , , , , , );

--F1L59 is RAW2RGB:u4|mCCD_G[8]~874
--operation mode is arithmetic

F1L59 = CARRY(F1L9 & (F1L10 # !F1L57) # !F1L9 & F1L10 & !F1L57);


--F1_mCCD_G[3] is RAW2RGB:u4|mCCD_G[3]
--operation mode is arithmetic

F1_mCCD_G[3]_carry_eqn = F1L47;
F1_mCCD_G[3]_lut_out = F1L11 $ F1L12 $ F1_mCCD_G[3]_carry_eqn;
F1_mCCD_G[3] = DFFEAS(F1_mCCD_G[3]_lut_out, CCD_PIXCLK, D1_oRST_1, , , , , , );

--F1L49 is RAW2RGB:u4|mCCD_G[3]~878
--operation mode is arithmetic

F1L49 = CARRY(F1L11 & !F1L12 & !F1L47 # !F1L11 & (!F1L47 # !F1L12));


--F1_mCCD_G[9] is RAW2RGB:u4|mCCD_G[9]
--operation mode is arithmetic

F1_mCCD_G[9]_carry_eqn = F1L59;
F1_mCCD_G[9]_lut_out = F1L13 $ F1L14 $ F1_mCCD_G[9]_carry_eqn;
F1_mCCD_G[9] = DFFEAS(F1_mCCD_G[9]_lut_out, CCD_PIXCLK, D1_oRST_1, , , , , , );

--F1L61 is RAW2RGB:u4|mCCD_G[9]~882
--operation mode is arithmetic

F1L61 = CARRY(F1L13 & !F1L14 & !F1L59 # !F1L13 & (!F1L59 # !F1L14));


--F1_mCCD_G[4] is RAW2RGB:u4|mCCD_G[4]
--operation mode is arithmetic

F1_mCCD_G[4]_carry_eqn = F1L49;
F1_mCCD_G[4]_lut_out = F1L15 $ F1L16 $ !F1_mCCD_G[4]_carry_eqn;
F1_mCCD_G[4] = DFFEAS(F1_mCCD_G[4]_lut_out, CCD_PIXCLK, D1_oRST_1, , , , , , );

--F1L51 is RAW2RGB:u4|mCCD_G[4]~886
--operation mode is arithmetic

F1L51 = CARRY(F1L15 & (F1L16 # !F1L49) # !F1L15 & F1L16 & !F1L49);


--F1_mCCD_G[10] is RAW2RGB:u4|mCCD_G[10]
--operation mode is normal

F1_mCCD_G[10]_carry_eqn = F1L61;
F1_mCCD_G[10]_lut_out = !F1_mCCD_G[10]_carry_eqn;
F1_mCCD_G[10] = DFFEAS(F1_mCCD_G[10]_lut_out, CCD_PIXCLK, D1_oRST_1, , , , , , );


--F1_mCCD_G[5] is RAW2RGB:u4|mCCD_G[5]
--operation mode is arithmetic

F1_mCCD_G[5]_carry_eqn = F1L51;
F1_mCCD_G[5]_lut_out = F1L17 $ F1L18 $ F1_mCCD_G[5]_carry_eqn;
F1_mCCD_G[5] = DFFEAS(F1_mCCD_G[5]_lut_out, CCD_PIXCLK, D1_oRST_1, , , , , , );

--F1L53 is RAW2RGB:u4|mCCD_G[5]~894
--operation mode is arithmetic

F1L53 = CARRY(F1L17 & !F1L18 & !F1L51 # !F1L17 & (!F1L51 # !F1L18));


--E1L78 is CCD_Capture:u3|always2~28
--operation mode is normal

E1L78 = rCCD_FVAL & E1_mSTART & (!E1_Pre_FVAL);


--MB1L48 is I2C_CCD_Config:u7|I2C_Controller:u0|Select~1071
--operation mode is normal

MB1L48 = MB1L46Q & MB1L42Q & MB1L44Q & MB1L40Q;


--MB1L14 is I2C_CCD_Config:u7|I2C_Controller:u0|LessThan~163
--operation mode is normal

MB1L14 = !MB1L48 # !MB1L47Q # !MB1L38Q;


--H1_mI2C_GO is I2C_CCD_Config:u7|mI2C_GO
--operation mode is normal

H1_mI2C_GO_lut_out = H1_mI2C_GO & (MB1_END # !H1_mSetup_ST.0001) # !H1_mI2C_GO & (!H1_mSetup_ST.0010 & !H1_mSetup_ST.0001);
H1_mI2C_GO = DFFEAS(H1_mI2C_GO_lut_out, H1_mI2C_CTRL_CLK, KEY[1], , H1L23, , , , );


--H1_mI2C_CLK_DIV[12] is I2C_CCD_Config:u7|mI2C_CLK_DIV[12]
--operation mode is arithmetic

H1_mI2C_CLK_DIV[12]_carry_eqn = H1L48;
H1_mI2C_CLK_DIV[12]_lut_out = H1_mI2C_CLK_DIV[12] $ (!H1_mI2C_CLK_DIV[12]_carry_eqn);
H1_mI2C_CLK_DIV[12] = DFFEAS(H1_mI2C_CLK_DIV[12]_lut_out, OSC_50, KEY[1], , , , , H1L22, );

--H1L50 is I2C_CCD_Config:u7|mI2C_CLK_DIV[12]~224
--operation mode is arithmetic

H1L50 = CARRY(H1_mI2C_CLK_DIV[12] & (!H1L48));


--H1_mI2C_CLK_DIV[13] is I2C_CCD_Config:u7|mI2C_CLK_DIV[13]
--operation mode is arithmetic

H1_mI2C_CLK_DIV[13]_carry_eqn = H1L50;
H1_mI2C_CLK_DIV[13]_lut_out = H1_mI2C_CLK_DIV[13] $ (H1_mI2C_CLK_DIV[13]_carry_eqn);
H1_mI2C_CLK_DIV[13] = DFFEAS(H1_mI2C_CLK_DIV[13]_lut_out, OSC_50, KEY[1], , , , , H1L22, );

--H1L52 is I2C_CCD_Config:u7|mI2C_CLK_DIV[13]~228
--operation mode is arithmetic

H1L52 = CARRY(!H1L50 # !H1_mI2C_CLK_DIV[13]);


--H1_mI2C_CLK_DIV[14] is I2C_CCD_Config:u7|mI2C_CLK_DIV[14]
--operation mode is arithmetic

H1_mI2C_CLK_DIV[14]_carry_eqn = H1L52;
H1_mI2C_CLK_DIV[14]_lut_out = H1_mI2C_CLK_DIV[14] $ (!H1_mI2C_CLK_DIV[14]_carry_eqn);
H1_mI2C_CLK_DIV[14] = DFFEAS(H1_mI2C_CLK_DIV[14]_lut_out, OSC_50, KEY[1], , , , , H1L22, );

--H1L54 is I2C_CCD_Config:u7|mI2C_CLK_DIV[14]~232
--operation mode is arithmetic

H1L54 = CARRY(H1_mI2C_CLK_DIV[14] & (!H1L52));


--H1_mI2C_CLK_DIV[15] is I2C_CCD_Config:u7|mI2C_CLK_DIV[15]
--operation mode is normal

H1_mI2C_CLK_DIV[15]_carry_eqn = H1L54;
H1_mI2C_CLK_DIV[15]_lut_out = H1_mI2C_CLK_DIV[15] $ (H1_mI2C_CLK_DIV[15]_carry_eqn);
H1_mI2C_CLK_DIV[15] = DFFEAS(H1_mI2C_CLK_DIV[15]_lut_out, OSC_50, KEY[1], , , , , H1L22, );


--H1L18 is I2C_CCD_Config:u7|LessThan~301
--operation mode is normal

H1L18 = !H1_mI2C_CLK_DIV[12] & !H1_mI2C_CLK_DIV[13] & !H1_mI2C_CLK_DIV[14] & !H1_mI2C_CLK_DIV[15];


--H1_mI2C_CLK_DIV[2] is I2C_CCD_Config:u7|mI2C_CLK_DIV[2]
--operation mode is arithmetic

H1_mI2C_CLK_DIV[2]_carry_eqn = H1L28;
H1_mI2C_CLK_DIV[2]_lut_out = H1_mI2C_CLK_DIV[2] $ (!H1_mI2C_CLK_DIV[2]_carry_eqn);
H1_mI2C_CLK_DIV[2] = DFFEAS(H1_mI2C_CLK_DIV[2]_lut_out, OSC_50, KEY[1], , , , , H1L22, );

--H1L30 is I2C_CCD_Config:u7|mI2C_CLK_DIV[2]~240
--operation mode is arithmetic

H1L30 = CARRY(H1_mI2C_CLK_DIV[2] & (!H1L28));


--H1_mI2C_CLK_DIV[3] is I2C_CCD_Config:u7|mI2C_CLK_DIV[3]
--operation mode is arithmetic

H1_mI2C_CLK_DIV[3]_carry_eqn = H1L30;
H1_mI2C_CLK_DIV[3]_lut_out = H1_mI2C_CLK_DIV[3] $ (H1_mI2C_CLK_DIV[3]_carry_eqn);
H1_mI2C_CLK_DIV[3] = DFFEAS(H1_mI2C_CLK_DIV[3]_lut_out, OSC_50, KEY[1], , , , , H1L22, );

--H1L32 is I2C_CCD_Config:u7|mI2C_CLK_DIV[3]~244
--operation mode is arithmetic

H1L32 = CARRY(!H1L30 # !H1_mI2C_CLK_DIV[3]);


--H1_mI2C_CLK_DIV[4] is I2C_CCD_Config:u7|mI2C_CLK_DIV[4]
--operation mode is arithmetic

H1_mI2C_CLK_DIV[4]_carry_eqn = H1L32;
H1_mI2C_CLK_DIV[4]_lut_out = H1_mI2C_CLK_DIV[4] $ (!H1_mI2C_CLK_DIV[4]_carry_eqn);
H1_mI2C_CLK_DIV[4] = DFFEAS(H1_mI2C_CLK_DIV[4]_lut_out, OSC_50, KEY[1], , , , , H1L22, );

--H1L34 is I2C_CCD_Config:u7|mI2C_CLK_DIV[4]~248
--operation mode is arithmetic

H1L34 = CARRY(H1_mI2C_CLK_DIV[4] & (!H1L32));


--H1_mI2C_CLK_DIV[5] is I2C_CCD_Config:u7|mI2C_CLK_DIV[5]
--operation mode is arithmetic

H1_mI2C_CLK_DIV[5]_carry_eqn = H1L34;
H1_mI2C_CLK_DIV[5]_lut_out = H1_mI2C_CLK_DIV[5] $ (H1_mI2C_CLK_DIV[5]_carry_eqn);
H1_mI2C_CLK_DIV[5] = DFFEAS(H1_mI2C_CLK_DIV[5]_lut_out, OSC_50, KEY[1], , , , , H1L22, );

--H1L36 is I2C_CCD_Config:u7|mI2C_CLK_DIV[5]~252
--operation mode is arithmetic

H1L36 = CARRY(!H1L34 # !H1_mI2C_CLK_DIV[5]);


--H1L19 is I2C_CCD_Config:u7|LessThan~302
--operation mode is normal

H1L19 = !H1_mI2C_CLK_DIV[2] & !H1_mI2C_CLK_DIV[3] & !H1_mI2C_CLK_DIV[4] & !H1_mI2C_CLK_DIV[5];


--H1_mI2C_CLK_DIV[6] is I2C_CCD_Config:u7|mI2C_CLK_DIV[6]
--operation mode is arithmetic

H1_mI2C_CLK_DIV[6]_carry_eqn = H1L36;
H1_mI2C_CLK_DIV[6]_lut_out = H1_mI2C_CLK_DIV[6] $ (!H1_mI2C_CLK_DIV[6]_carry_eqn);
H1_mI2C_CLK_DIV[6] = DFFEAS(H1_mI2C_CLK_DIV[6]_lut_out, OSC_50, KEY[1], , , , , H1L22, );

--H1L38 is I2C_CCD_Config:u7|mI2C_CLK_DIV[6]~256
--operation mode is arithmetic

H1L38 = CARRY(H1_mI2C_CLK_DIV[6] & (!H1L36));


--H1_mI2C_CLK_DIV[7] is I2C_CCD_Config:u7|mI2C_CLK_DIV[7]
--operation mode is arithmetic

H1_mI2C_CLK_DIV[7]_carry_eqn = H1L38;
H1_mI2C_CLK_DIV[7]_lut_out = H1_mI2C_CLK_DIV[7] $ (H1_mI2C_CLK_DIV[7]_carry_eqn);
H1_mI2C_CLK_DIV[7] = DFFEAS(H1_mI2C_CLK_DIV[7]_lut_out, OSC_50, KEY[1], , , , , H1L22, );

--H1L40 is I2C_CCD_Config:u7|mI2C_CLK_DIV[7]~260
--operation mode is arithmetic

H1L40 = CARRY(!H1L38 # !H1_mI2C_CLK_DIV[7]);


--H1_mI2C_CLK_DIV[8] is I2C_CCD_Config:u7|mI2C_CLK_DIV[8]
--operation mode is arithmetic

H1_mI2C_CLK_DIV[8]_carry_eqn = H1L40;
H1_mI2C_CLK_DIV[8]_lut_out = H1_mI2C_CLK_DIV[8] $ (!H1_mI2C_CLK_DIV[8]_carry_eqn);
H1_mI2C_CLK_DIV[8] = DFFEAS(H1_mI2C_CLK_DIV[8]_lut_out, OSC_50, KEY[1], , , , , H1L22, );

--H1L42 is I2C_CCD_Config:u7|mI2C_CLK_DIV[8]~264
--operation mode is arithmetic

H1L42 = CARRY(H1_mI2C_CLK_DIV[8] & (!H1L40));


--H1L20 is I2C_CCD_Config:u7|LessThan~303
--operation mode is normal

H1L20 = H1L19 # !H1_mI2C_CLK_DIV[8] # !H1_mI2C_CLK_DIV[7] # !H1_mI2C_CLK_DIV[6];


--H1_mI2C_CLK_DIV[9] is I2C_CCD_Config:u7|mI2C_CLK_DIV[9]
--operation mode is arithmetic

H1_mI2C_CLK_DIV[9]_carry_eqn = H1L42;
H1_mI2C_CLK_DIV[9]_lut_out = H1_mI2C_CLK_DIV[9] $ (H1_mI2C_CLK_DIV[9]_carry_eqn);
H1_mI2C_CLK_DIV[9] = DFFEAS(H1_mI2C_CLK_DIV[9]_lut_out, OSC_50, KEY[1], , , , , H1L22, );

--H1L44 is I2C_CCD_Config:u7|mI2C_CLK_DIV[9]~268
--operation mode is arithmetic

H1L44 = CARRY(!H1L42 # !H1_mI2C_CLK_DIV[9]);


--H1_mI2C_CLK_DIV[10] is I2C_CCD_Config:u7|mI2C_CLK_DIV[10]
--operation mode is arithmetic

H1_mI2C_CLK_DIV[10]_carry_eqn = H1L44;
H1_mI2C_CLK_DIV[10]_lut_out = H1_mI2C_CLK_DIV[10] $ (!H1_mI2C_CLK_DIV[10]_carry_eqn);
H1_mI2C_CLK_DIV[10] = DFFEAS(H1_mI2C_CLK_DIV[10]_lut_out, OSC_50, KEY[1], , , , , H1L22, );

--H1L46 is I2C_CCD_Config:u7|mI2C_CLK_DIV[10]~272
--operation mode is arithmetic

H1L46 = CARRY(H1_mI2C_CLK_DIV[10] & (!H1L44));


--H1L21 is I2C_CCD_Config:u7|LessThan~304
--operation mode is normal

H1L21 = !H1_mI2C_CLK_DIV[9] & !H1_mI2C_CLK_DIV[10];


--H1_mI2C_CLK_DIV[11] is I2C_CCD_Config:u7|mI2C_CLK_DIV[11]
--operation mode is arithmetic

H1_mI2C_CLK_DIV[11]_carry_eqn = H1L46;
H1_mI2C_CLK_DIV[11]_lut_out = H1_mI2C_CLK_DIV[11] $ (H1_mI2C_CLK_DIV[11]_carry_eqn);
H1_mI2C_CLK_DIV[11] = DFFEAS(H1_mI2C_CLK_DIV[11]_lut_out, OSC_50, KEY[1], , , , , H1L22, );

--H1L48 is I2C_CCD_Config:u7|mI2C_CLK_DIV[11]~276
--operation mode is arithmetic

H1L48 = CARRY(!H1L46 # !H1_mI2C_CLK_DIV[11]);


--H1L22 is I2C_CCD_Config:u7|LessThan~305
--operation mode is normal

H1L22 = H1_mI2C_CLK_DIV[11] & (!H1L21 # !H1L20) # !H1L18;


--MB1L16 is I2C_CCD_Config:u7|I2C_Controller:u0|SCLK~145
--operation mode is normal

MB1L16 = MB1L40Q & (MB1L44Q $ !MB1L42Q);


--MB1L17 is I2C_CCD_Config:u7|I2C_Controller:u0|SCLK~146
--operation mode is normal

MB1L17 = MB1L16 & (MB1L46Q & (MB1L44Q) # !MB1L46Q & !MB1L38Q & !MB1L44Q);


--MB1L36 is I2C_CCD_Config:u7|I2C_Controller:u0|SD[15]~777
--operation mode is normal

MB1L36 = !MB1L46Q & !MB1L42Q & !MB1L44Q & !MB1L40Q;


--MB1L18 is I2C_CCD_Config:u7|I2C_Controller:u0|SCLK~147
--operation mode is normal

MB1L18 = MB1L38Q & (MB1L17) # !MB1L38Q & MB1L36;


--MB1L49 is I2C_CCD_Config:u7|I2C_Controller:u0|Select~1072
--operation mode is normal

MB1L49 = !MB1L38Q & !MB1L42Q & !MB1L44Q & !MB1L40Q;


--MB1_SD[2] is I2C_CCD_Config:u7|I2C_Controller:u0|SD[2]
--operation mode is normal

MB1_SD[2]_lut_out = H1_mI2C_DATA[2];
MB1_SD[2] = DFFEAS(MB1_SD[2]_lut_out, H1_mI2C_CTRL_CLK, VCC, , MB1L35, , , , );


--MB1_SD[8] is I2C_CCD_Config:u7|I2C_Controller:u0|SD[8]
--operation mode is normal

MB1_SD[8]_lut_out = H1_mI2C_DATA[8];
MB1_SD[8] = DFFEAS(MB1_SD[8]_lut_out, H1_mI2C_CTRL_CLK, VCC, , MB1L35, , , , );


--MB1_SD[9] is I2C_CCD_Config:u7|I2C_Controller:u0|SD[9]
--operation mode is normal

MB1_SD[9]_lut_out = H1_mI2C_DATA[9];
MB1_SD[9] = DFFEAS(MB1_SD[9]_lut_out, H1_mI2C_CTRL_CLK, VCC, , MB1L35, , , , );


--MB1L50 is I2C_CCD_Config:u7|I2C_Controller:u0|Select~1073
--operation mode is normal

MB1L50 = MB1L44Q & (MB1L38Q) # !MB1L44Q & (MB1L38Q & MB1_SD[8] # !MB1L38Q & (MB1_SD[9]));


--MB1_SD[1] is I2C_CCD_Config:u7|I2C_Controller:u0|SD[1]
--operation mode is normal

MB1_SD[1]_lut_out = H1_mI2C_DATA[1];
MB1_SD[1] = DFFEAS(MB1_SD[1]_lut_out, H1_mI2C_CTRL_CLK, VCC, , MB1L35, , , , );


--MB1L51 is I2C_CCD_Config:u7|I2C_Controller:u0|Select~1074
--operation mode is normal

MB1L51 = MB1L44Q & (MB1L50 & (MB1_SD[1]) # !MB1L50 & MB1_SD[2]) # !MB1L44Q & (MB1L50);


--MB1_SD[0] is I2C_CCD_Config:u7|I2C_Controller:u0|SD[0]
--operation mode is normal

MB1_SD[0]_lut_out = H1_mI2C_DATA[0];
MB1_SD[0] = DFFEAS(MB1_SD[0]_lut_out, H1_mI2C_CTRL_CLK, VCC, , MB1L35, , , , );


--MB1_SD[7] is I2C_CCD_Config:u7|I2C_Controller:u0|SD[7]
--operation mode is normal

MB1_SD[7]_lut_out = H1_mI2C_DATA[7];
MB1_SD[7] = DFFEAS(MB1_SD[7]_lut_out, H1_mI2C_CTRL_CLK, VCC, , MB1L35, , , , );


--MB1L52 is I2C_CCD_Config:u7|I2C_Controller:u0|Select~1075
--operation mode is normal

MB1L52 = MB1L38Q & (MB1_SD[7] # MB1L44Q) # !MB1L38Q & (MB1_SD[0] # !MB1L44Q);


--MB1_SD[4] is I2C_CCD_Config:u7|I2C_Controller:u0|SD[4]
--operation mode is normal

MB1_SD[4]_lut_out = H1_mI2C_DATA[4];
MB1_SD[4] = DFFEAS(MB1_SD[4]_lut_out, H1_mI2C_CTRL_CLK, VCC, , MB1L35, , , , );


--MB1_SD[10] is I2C_CCD_Config:u7|I2C_Controller:u0|SD[10]
--operation mode is normal

MB1_SD[10]_lut_out = H1_mI2C_DATA[10];
MB1_SD[10] = DFFEAS(MB1_SD[10]_lut_out, H1_mI2C_CTRL_CLK, VCC, , MB1L35, , , , );


--MB1_SD[11] is I2C_CCD_Config:u7|I2C_Controller:u0|SD[11]
--operation mode is normal

MB1_SD[11]_lut_out = H1_mI2C_DATA[11];
MB1_SD[11] = DFFEAS(MB1_SD[11]_lut_out, H1_mI2C_CTRL_CLK, VCC, , MB1L35, , , , );


--MB1L53 is I2C_CCD_Config:u7|I2C_Controller:u0|Select~1076
--operation mode is normal

MB1L53 = MB1L44Q & (MB1L38Q) # !MB1L44Q & (MB1L38Q & MB1_SD[10] # !MB1L38Q & (MB1_SD[11]));


--MB1_SD[3] is I2C_CCD_Config:u7|I2C_Controller:u0|SD[3]
--operation mode is normal

MB1_SD[3]_lut_out = H1_mI2C_DATA[3];
MB1_SD[3] = DFFEAS(MB1_SD[3]_lut_out, H1_mI2C_CTRL_CLK, VCC, , MB1L35, , , , );


--MB1L54 is I2C_CCD_Config:u7|I2C_Controller:u0|Select~1077
--operation mode is normal

MB1L54 = MB1L44Q & (MB1L53 & (MB1_SD[3]) # !MB1L53 & MB1_SD[4]) # !MB1L44Q & (MB1L53);


--MB1L55 is I2C_CCD_Config:u7|I2C_Controller:u0|Select~1078
--operation mode is normal

MB1L55 = MB1L40Q & (MB1L42Q) # !MB1L40Q & (MB1L42Q & MB1L52 # !MB1L42Q & (MB1L54));


--MB1_SD[5] is I2C_CCD_Config:u7|I2C_Controller:u0|SD[5]
--operation mode is normal

MB1_SD[5]_lut_out = H1_mI2C_DATA[5];
MB1_SD[5] = DFFEAS(MB1_SD[5]_lut_out, H1_mI2C_CTRL_CLK, VCC, , MB1L35, , , , );


--MB1_SD[6] is I2C_CCD_Config:u7|I2C_Controller:u0|SD[6]
--operation mode is normal

MB1_SD[6]_lut_out = H1_mI2C_DATA[6];
MB1_SD[6] = DFFEAS(MB1_SD[6]_lut_out, H1_mI2C_CTRL_CLK, VCC, , MB1L35, , , , );


--MB1L56 is I2C_CCD_Config:u7|I2C_Controller:u0|Select~1079
--operation mode is normal

MB1L56 = MB1L38Q & MB1_SD[5] # !MB1L38Q & (MB1_SD[6]);


--MB1L57 is I2C_CCD_Config:u7|I2C_Controller:u0|Select~1080
--operation mode is normal

MB1L57 = MB1L44Q & (MB1L38Q & !MB1L20Q) # !MB1L44Q & MB1L56;


--MB1L58 is I2C_CCD_Config:u7|I2C_Controller:u0|Select~1081
--operation mode is normal

MB1L58 = MB1L40Q & (MB1L55 & (MB1L57) # !MB1L55 & MB1L51) # !MB1L40Q & (MB1L55);


--MB1L59 is I2C_CCD_Config:u7|I2C_Controller:u0|Select~1082
--operation mode is normal

MB1L59 = !MB1L38Q & !MB1L40Q;


--MB1L60 is I2C_CCD_Config:u7|I2C_Controller:u0|Select~1083
--operation mode is normal

MB1L60 = MB1L40Q & (MB1L38Q # !MB1L20Q) # !MB1L40Q & !MB1L38Q;


--MB1L61 is I2C_CCD_Config:u7|I2C_Controller:u0|Select~1084
--operation mode is normal

MB1L61 = MB1L42Q & (MB1L44Q) # !MB1L42Q & (MB1L44Q & MB1L38Q # !MB1L44Q & (MB1L60));


--MB1_SD[15] is I2C_CCD_Config:u7|I2C_Controller:u0|SD[15]
--operation mode is normal

MB1_SD[15]_lut_out = H1_mI2C_DATA[15];
MB1_SD[15] = DFFEAS(MB1_SD[15]_lut_out, H1_mI2C_CTRL_CLK, VCC, , MB1L35, , , , );


--MB1_SD[13] is I2C_CCD_Config:u7|I2C_Controller:u0|SD[13]
--operation mode is normal

MB1_SD[13]_lut_out = H1_mI2C_DATA[13];
MB1_SD[13] = DFFEAS(MB1_SD[13]_lut_out, H1_mI2C_CTRL_CLK, VCC, , MB1L35, , , , );


--MB1L62 is I2C_CCD_Config:u7|I2C_Controller:u0|Select~1085
--operation mode is normal

MB1L62 = MB1L40Q & (MB1L38Q & MB1_SD[15] # !MB1L38Q & (MB1_SD[13])) # !MB1L40Q & MB1_SD[15];


--MB1L63 is I2C_CCD_Config:u7|I2C_Controller:u0|Select~1086
--operation mode is normal

MB1L63 = MB1L42Q & (MB1L61 & (MB1L62) # !MB1L61 & !MB1L59) # !MB1L42Q & (MB1L61);


--MB1L64 is I2C_CCD_Config:u7|I2C_Controller:u0|Select~1087
--operation mode is normal

MB1L64 = MB1L47Q & (MB1L46Q) # !MB1L47Q & (MB1L46Q & MB1L58 # !MB1L46Q & (MB1L63));


--J1_Cont_DIV[0] is SEG7_Driver:u8|Cont_DIV[0]
--operation mode is arithmetic

J1_Cont_DIV[0]_lut_out = !J1_Cont_DIV[0];
J1_Cont_DIV[0] = DFFEAS(J1_Cont_DIV[0]_lut_out, OSC_50, KEY[0], , , , , J1L78, );

--J1L3 is SEG7_Driver:u8|Cont_DIV[0]~546
--operation mode is arithmetic

J1L3 = CARRY(J1_Cont_DIV[0]);


--DB6_safe_q[8] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:wrptr_b|safe_q[8]
--operation mode is normal

DB6_safe_q[8]_carry_eqn = DB6L16;
DB6_safe_q[8]_lut_out = DB6_safe_q[8] $ (W3L2 & !DB6_safe_q[8]_carry_eqn);
DB6_safe_q[8] = DFFEAS(DB6_safe_q[8]_lut_out, LB1__clk0, D1_oRST_0, , , , , , );


--X18_dffe5a[8] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_ws_nbrp|dffe5a[8]
--operation mode is normal

X18_dffe5a[8]_lut_out = JB3_dffe13a[8];
X18_dffe5a[8] = DFFEAS(X18_dffe5a[8]_lut_out, LB1__clk0, D1_oRST_0, , , , , , );


--DB3_safe_q[8] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:rdptr_b|safe_q[8]
--operation mode is normal

DB3_safe_q[8]_carry_eqn = DB3L16;
DB3_safe_q[8]_lut_out = DB3_safe_q[8] $ (W2L1 & !DB3_safe_q[8]_carry_eqn);
DB3_safe_q[8] = DFFEAS(DB3_safe_q[8]_lut_out, LB1__clk0, D1_oRST_0, , , , , , );


--X9_dffe5a[8] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_rs_dbwp|dffe5a[8]
--operation mode is normal

X9_dffe5a[8]_lut_out = HB2_dffe9a[8];
X9_dffe5a[8] = DFFEAS(X9_dffe5a[8]_lut_out, LB1__clk0, D1_oRST_0, , , , , , );


--X8_dffe5a[7] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_rdusedw|dffe5a[7]
--operation mode is arithmetic

X8_dffe5a[7]_carry_eqn = X8L15;
X8_dffe5a[7]_lut_out = DB3_safe_q[7] $ X9_dffe5a[7] $ !X8_dffe5a[7]_carry_eqn;
X8_dffe5a[7] = DFFEAS(X8_dffe5a[7]_lut_out, LB1__clk0, D1_oRST_0, , , , , , );

--X8L17 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_rdusedw|dffe5a[7]~167
--operation mode is arithmetic

X8L17 = CARRY(DB3_safe_q[7] & (!X8L15 # !X9_dffe5a[7]) # !DB3_safe_q[7] & !X9_dffe5a[7] & !X8L15);


--DB1_safe_q[8] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:rdptr_b|safe_q[8]
--operation mode is normal

DB1_safe_q[8]_carry_eqn = DB1L16;
DB1_safe_q[8]_lut_out = DB1_safe_q[8] $ (W1L1 & !DB1_safe_q[8]_carry_eqn);
DB1_safe_q[8] = DFFEAS(DB1_safe_q[8]_lut_out, LB1__clk0, D1_oRST_0, , , , , , );


--X3_dffe5a[8] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_rs_dbwp|dffe5a[8]
--operation mode is normal

X3_dffe5a[8]_lut_out = HB1_dffe9a[8];
X3_dffe5a[8] = DFFEAS(X3_dffe5a[8]_lut_out, LB1__clk0, D1_oRST_0, , , , , , );


--X2_dffe5a[7] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_rdusedw|dffe5a[7]
--operation mode is arithmetic

X2_dffe5a[7]_carry_eqn = X2L15;
X2_dffe5a[7]_lut_out = DB1_safe_q[7] $ X3_dffe5a[7] $ !X2_dffe5a[7]_carry_eqn;
X2_dffe5a[7] = DFFEAS(X2_dffe5a[7]_lut_out, LB1__clk0, D1_oRST_0, , , , , , );

--X2L17 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_rdusedw|dffe5a[7]~167
--operation mode is arithmetic

X2L17 = CARRY(DB1_safe_q[7] & (!X2L15 # !X3_dffe5a[7]) # !DB1_safe_q[7] & !X3_dffe5a[7] & !X2L15);


--DB8_safe_q[8] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:wrptr_b|safe_q[8]
--operation mode is normal

DB8_safe_q[8]_carry_eqn = DB8L16;
DB8_safe_q[8]_lut_out = DB8_safe_q[8] $ (W4L2 & !DB8_safe_q[8]_carry_eqn);
DB8_safe_q[8] = DFFEAS(DB8_safe_q[8]_lut_out, LB1__clk0, D1_oRST_0, , , , , , );


--X24_dffe5a[8] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_ws_nbrp|dffe5a[8]
--operation mode is normal

X24_dffe5a[8]_lut_out = JB4_dffe13a[8];
X24_dffe5a[8] = DFFEAS(X24_dffe5a[8]_lut_out, LB1__clk0, D1_oRST_0, , , , , , );


--DB8_safe_q[2] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:wrptr_b|safe_q[2]
--operation mode is arithmetic

DB8_safe_q[2]_carry_eqn = DB8L4;
DB8_safe_q[2]_lut_out = DB8_safe_q[2] $ (W4L2 & !DB8_safe_q[2]_carry_eqn);
DB8_safe_q[2] = DFFEAS(DB8_safe_q[2]_lut_out, LB1__clk0, D1_oRST_0, , , , , , );

--DB8L6 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:wrptr_b|counter_cella2~COUT
--operation mode is arithmetic

DB8L6 = CARRY(DB8_safe_q[2] & (!DB8L4));


--X24_dffe5a[2] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_ws_nbrp|dffe5a[2]
--operation mode is normal

X24_dffe5a[2]_lut_out = BB8_xor2;
X24_dffe5a[2] = DFFEAS(X24_dffe5a[2]_lut_out, LB1__clk0, D1_oRST_0, , , , , , );


--DB8_safe_q[3] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:wrptr_b|safe_q[3]
--operation mode is arithmetic

DB8_safe_q[3]_carry_eqn = DB8L6;
DB8_safe_q[3]_lut_out = DB8_safe_q[3] $ (W4L2 & DB8_safe_q[3]_carry_eqn);
DB8_safe_q[3] = DFFEAS(DB8_safe_q[3]_lut_out, LB1__clk0, D1_oRST_0, , , , , , );

--DB8L8 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:wrptr_b|counter_cella3~COUT
--operation mode is arithmetic

DB8L8 = CARRY(!DB8L6 # !DB8_safe_q[3]);


--X24_dffe5a[3] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_ws_nbrp|dffe5a[3]
--operation mode is normal

X24_dffe5a[3]_lut_out = JB4_dffe13a[3] $ JB4_dffe13a[4] $ BB8_xor5;
X24_dffe5a[3] = DFFEAS(X24_dffe5a[3]_lut_out, LB1__clk0, D1_oRST_0, , , , , , );


--DB8_safe_q[0] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:wrptr_b|safe_q[0]
--operation mode is arithmetic

DB8_safe_q[0]_lut_out = DB8_safe_q[0] $ W4L2;
DB8_safe_q[0] = DFFEAS(DB8_safe_q[0]_lut_out, LB1__clk0, D1_oRST_0, , , , , , );

--DB8L2 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:wrptr_b|counter_cella0~COUT
--operation mode is arithmetic

DB8L2 = CARRY(DB8_safe_q[0]);


--X24_dffe5a[0] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_ws_nbrp|dffe5a[0]
--operation mode is normal

X24_dffe5a[0]_lut_out = JB4_dffe13a[0] $ JB4_dffe13a[1] $ BB8_xor2;
X24_dffe5a[0] = DFFEAS(X24_dffe5a[0]_lut_out, LB1__clk0, D1_oRST_0, , , , , , );


--DB8_safe_q[1] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:wrptr_b|safe_q[1]
--operation mode is arithmetic

DB8_safe_q[1]_carry_eqn = DB8L2;
DB8_safe_q[1]_lut_out = DB8_safe_q[1] $ (W4L2 & DB8_safe_q[1]_carry_eqn);
DB8_safe_q[1] = DFFEAS(DB8_safe_q[1]_lut_out, LB1__clk0, D1_oRST_0, , , , , , );

--DB8L4 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:wrptr_b|counter_cella1~COUT
--operation mode is arithmetic

DB8L4 = CARRY(!DB8L2 # !DB8_safe_q[1]);


--X24_dffe5a[1] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_ws_nbrp|dffe5a[1]
--operation mode is normal

X24_dffe5a[1]_lut_out = JB4_dffe13a[1] $ BB8_xor2;
X24_dffe5a[1] = DFFEAS(X24_dffe5a[1]_lut_out, LB1__clk0, D1_oRST_0, , , , , , );


--DB8_safe_q[4] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:wrptr_b|safe_q[4]
--operation mode is arithmetic

DB8_safe_q[4]_carry_eqn = DB8L8;
DB8_safe_q[4]_lut_out = DB8_safe_q[4] $ (W4L2 & !DB8_safe_q[4]_carry_eqn);
DB8_safe_q[4] = DFFEAS(DB8_safe_q[4]_lut_out, LB1__clk0, D1_oRST_0, , , , , , );

--DB8L10 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:wrptr_b|counter_cella4~COUT
--operation mode is arithmetic

DB8L10 = CARRY(DB8_safe_q[4] & (!DB8L8));


--X24_dffe5a[4] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_ws_nbrp|dffe5a[4]
--operation mode is normal

X24_dffe5a[4]_lut_out = JB4_dffe13a[4] $ BB8_xor5;
X24_dffe5a[4] = DFFEAS(X24_dffe5a[4]_lut_out, LB1__clk0, D1_oRST_0, , , , , , );


--DB8_safe_q[5] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:wrptr_b|safe_q[5]
--operation mode is arithmetic

DB8_safe_q[5]_carry_eqn = DB8L10;
DB8_safe_q[5]_lut_out = DB8_safe_q[5] $ (W4L2 & DB8_safe_q[5]_carry_eqn);
DB8_safe_q[5] = DFFEAS(DB8_safe_q[5]_lut_out, LB1__clk0, D1_oRST_0, , , , , , );

--DB8L12 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:wrptr_b|counter_cella5~COUT
--operation mode is arithmetic

DB8L12 = CARRY(!DB8L10 # !DB8_safe_q[5]);


--X24_dffe5a[5] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_ws_nbrp|dffe5a[5]
--operation mode is normal

X24_dffe5a[5]_lut_out = BB8_xor5;
X24_dffe5a[5] = DFFEAS(X24_dffe5a[5]_lut_out, LB1__clk0, D1_oRST_0, , , , , , );


--DB8_safe_q[6] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:wrptr_b|safe_q[6]
--operation mode is arithmetic

DB8_safe_q[6]_carry_eqn = DB8L12;
DB8_safe_q[6]_lut_out = DB8_safe_q[6] $ (W4L2 & !DB8_safe_q[6]_carry_eqn);
DB8_safe_q[6] = DFFEAS(DB8_safe_q[6]_lut_out, LB1__clk0, D1_oRST_0, , , , , , );

--DB8L14 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:wrptr_b|counter_cella6~COUT
--operation mode is arithmetic

DB8L14 = CARRY(DB8_safe_q[6] & (!DB8L12));


--X24_dffe5a[6] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_ws_nbrp|dffe5a[6]
--operation mode is normal

X24_dffe5a[6]_lut_out = JB4_dffe13a[6] $ JB4_dffe13a[8] $ JB4_dffe13a[7];
X24_dffe5a[6] = DFFEAS(X24_dffe5a[6]_lut_out, LB1__clk0, D1_oRST_0, , , , , , );


--DB8_safe_q[7] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:wrptr_b|safe_q[7]
--operation mode is arithmetic

DB8_safe_q[7]_carry_eqn = DB8L14;
DB8_safe_q[7]_lut_out = DB8_safe_q[7] $ (W4L2 & DB8_safe_q[7]_carry_eqn);
DB8_safe_q[7] = DFFEAS(DB8_safe_q[7]_lut_out, LB1__clk0, D1_oRST_0, , , , , , );

--DB8L16 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:wrptr_b|counter_cella7~COUT
--operation mode is arithmetic

DB8L16 = CARRY(!DB8L14 # !DB8_safe_q[7]);


--X24_dffe5a[7] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_ws_nbrp|dffe5a[7]
--operation mode is normal

X24_dffe5a[7]_lut_out = JB4_dffe13a[8] $ JB4_dffe13a[7];
X24_dffe5a[7] = DFFEAS(X24_dffe5a[7]_lut_out, LB1__clk0, D1_oRST_0, , , , , , );


--DB7_safe_q[0] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:rdptr_b|safe_q[0]
--operation mode is arithmetic

DB7_safe_q[0]_lut_out = DB7_safe_q[0] $ W4L1;
DB7_safe_q[0] = DFFEAS(DB7_safe_q[0]_lut_out, CCD_MCLK, D1_oRST_0, , , , , , );

--DB7L2 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:rdptr_b|counter_cella0~COUT
--operation mode is arithmetic

DB7L2 = CARRY(DB7_safe_q[0]);


--X21_dffe5a[0] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_rs_dbwp|dffe5a[0]
--operation mode is normal

X21_dffe5a[0]_lut_out = HB4_dffe9a[0] $ HB4_dffe9a[1] $ BB7_xor2;
X21_dffe5a[0] = DFFEAS(X21_dffe5a[0]_lut_out, CCD_MCLK, D1_oRST_0, , , , , , );


--DB7_safe_q[1] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:rdptr_b|safe_q[1]
--operation mode is arithmetic

DB7_safe_q[1]_carry_eqn = DB7L2;
DB7_safe_q[1]_lut_out = DB7_safe_q[1] $ (W4L1 & DB7_safe_q[1]_carry_eqn);
DB7_safe_q[1] = DFFEAS(DB7_safe_q[1]_lut_out, CCD_MCLK, D1_oRST_0, , , , , , );

--DB7L4 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:rdptr_b|counter_cella1~COUT
--operation mode is arithmetic

DB7L4 = CARRY(!DB7L2 # !DB7_safe_q[1]);


--X21_dffe5a[1] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_rs_dbwp|dffe5a[1]
--operation mode is normal

X21_dffe5a[1]_lut_out = HB4_dffe9a[1] $ BB7_xor2;
X21_dffe5a[1] = DFFEAS(X21_dffe5a[1]_lut_out, CCD_MCLK, D1_oRST_0, , , , , , );


--DB7_safe_q[2] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:rdptr_b|safe_q[2]
--operation mode is arithmetic

DB7_safe_q[2]_carry_eqn = DB7L4;
DB7_safe_q[2]_lut_out = DB7_safe_q[2] $ (W4L1 & !DB7_safe_q[2]_carry_eqn);
DB7_safe_q[2] = DFFEAS(DB7_safe_q[2]_lut_out, CCD_MCLK, D1_oRST_0, , , , , , );

--DB7L6 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:rdptr_b|counter_cella2~COUT
--operation mode is arithmetic

DB7L6 = CARRY(DB7_safe_q[2] & (!DB7L4));


--X21_dffe5a[2] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_rs_dbwp|dffe5a[2]
--operation mode is normal

X21_dffe5a[2]_lut_out = BB7_xor2;
X21_dffe5a[2] = DFFEAS(X21_dffe5a[2]_lut_out, CCD_MCLK, D1_oRST_0, , , , , , );


--DB7_safe_q[3] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:rdptr_b|safe_q[3]
--operation mode is arithmetic

DB7_safe_q[3]_carry_eqn = DB7L6;
DB7_safe_q[3]_lut_out = DB7_safe_q[3] $ (W4L1 & DB7_safe_q[3]_carry_eqn);
DB7_safe_q[3] = DFFEAS(DB7_safe_q[3]_lut_out, CCD_MCLK, D1_oRST_0, , , , , , );

--DB7L8 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:rdptr_b|counter_cella3~COUT
--operation mode is arithmetic

DB7L8 = CARRY(!DB7L6 # !DB7_safe_q[3]);


--X21_dffe5a[3] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_rs_dbwp|dffe5a[3]
--operation mode is normal

X21_dffe5a[3]_lut_out = HB4_dffe9a[3] $ HB4_dffe9a[4] $ BB7_xor5;
X21_dffe5a[3] = DFFEAS(X21_dffe5a[3]_lut_out, CCD_MCLK, D1_oRST_0, , , , , , );


--DB7_safe_q[4] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:rdptr_b|safe_q[4]
--operation mode is arithmetic

DB7_safe_q[4]_carry_eqn = DB7L8;
DB7_safe_q[4]_lut_out = DB7_safe_q[4] $ (W4L1 & !DB7_safe_q[4]_carry_eqn);
DB7_safe_q[4] = DFFEAS(DB7_safe_q[4]_lut_out, CCD_MCLK, D1_oRST_0, , , , , , );

--DB7L10 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:rdptr_b|counter_cella4~COUT
--operation mode is arithmetic

DB7L10 = CARRY(DB7_safe_q[4] & (!DB7L8));


--X21_dffe5a[4] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_rs_dbwp|dffe5a[4]
--operation mode is normal

X21_dffe5a[4]_lut_out = HB4_dffe9a[4] $ BB7_xor5;
X21_dffe5a[4] = DFFEAS(X21_dffe5a[4]_lut_out, CCD_MCLK, D1_oRST_0, , , , , , );


--DB7_safe_q[5] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:rdptr_b|safe_q[5]
--operation mode is arithmetic

DB7_safe_q[5]_carry_eqn = DB7L10;
DB7_safe_q[5]_lut_out = DB7_safe_q[5] $ (W4L1 & DB7_safe_q[5]_carry_eqn);
DB7_safe_q[5] = DFFEAS(DB7_safe_q[5]_lut_out, CCD_MCLK, D1_oRST_0, , , , , , );

--DB7L12 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:rdptr_b|counter_cella5~COUT
--operation mode is arithmetic

DB7L12 = CARRY(!DB7L10 # !DB7_safe_q[5]);


--X21_dffe5a[5] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_rs_dbwp|dffe5a[5]
--operation mode is normal

X21_dffe5a[5]_lut_out = BB7_xor5;
X21_dffe5a[5] = DFFEAS(X21_dffe5a[5]_lut_out, CCD_MCLK, D1_oRST_0, , , , , , );


--DB7_safe_q[6] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:rdptr_b|safe_q[6]
--operation mode is arithmetic

DB7_safe_q[6]_carry_eqn = DB7L12;
DB7_safe_q[6]_lut_out = DB7_safe_q[6] $ (W4L1 & !DB7_safe_q[6]_carry_eqn);
DB7_safe_q[6] = DFFEAS(DB7_safe_q[6]_lut_out, CCD_MCLK, D1_oRST_0, , , , , , );

--DB7L14 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:rdptr_b|counter_cella6~COUT
--operation mode is arithmetic

DB7L14 = CARRY(DB7_safe_q[6] & (!DB7L12));


--X21_dffe5a[6] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_rs_dbwp|dffe5a[6]
--operation mode is normal

X21_dffe5a[6]_lut_out = HB4_dffe9a[6] $ HB4_dffe9a[8] $ HB4_dffe9a[7];
X21_dffe5a[6] = DFFEAS(X21_dffe5a[6]_lut_out, CCD_MCLK, D1_oRST_0, , , , , , );


--DB7_safe_q[7] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:rdptr_b|safe_q[7]
--operation mode is arithmetic

DB7_safe_q[7]_carry_eqn = DB7L14;
DB7_safe_q[7]_lut_out = DB7_safe_q[7] $ (W4L1 & DB7_safe_q[7]_carry_eqn);
DB7_safe_q[7] = DFFEAS(DB7_safe_q[7]_lut_out, CCD_MCLK, D1_oRST_0, , , , , , );

--DB7L16 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:rdptr_b|counter_cella7~COUT
--operation mode is arithmetic

DB7L16 = CARRY(!DB7L14 # !DB7_safe_q[7]);


--X21_dffe5a[7] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_rs_dbwp|dffe5a[7]
--operation mode is normal

X21_dffe5a[7]_lut_out = HB4_dffe9a[8] $ HB4_dffe9a[7];
X21_dffe5a[7] = DFFEAS(X21_dffe5a[7]_lut_out, CCD_MCLK, D1_oRST_0, , , , , , );


--DB7_safe_q[8] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:rdptr_b|safe_q[8]
--operation mode is normal

DB7_safe_q[8]_carry_eqn = DB7L16;
DB7_safe_q[8]_lut_out = DB7_safe_q[8] $ (W4L1 & !DB7_safe_q[8]_carry_eqn);
DB7_safe_q[8] = DFFEAS(DB7_safe_q[8]_lut_out, CCD_MCLK, D1_oRST_0, , , , , , );


--X21_dffe5a[8] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_rs_dbwp|dffe5a[8]
--operation mode is normal

X21_dffe5a[8]_lut_out = HB4_dffe9a[8];
X21_dffe5a[8] = DFFEAS(X21_dffe5a[8]_lut_out, CCD_MCLK, D1_oRST_0, , , , , , );


--C1L73 is VGA_Controller:u1|always0~249
--operation mode is normal

C1L73 = C1_H_Cont[8] & (C1L52 & !C1_H_Cont[7] # !C1_H_Cont[9]) # !C1_H_Cont[8] & (C1_H_Cont[9] # !C1L52 & C1_H_Cont[7]);


--C1L74 is VGA_Controller:u1|always0~250
--operation mode is normal

C1L74 = C1L107 & C1L73;


--DB6_safe_q[7] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:wrptr_b|safe_q[7]
--operation mode is arithmetic

DB6_safe_q[7]_carry_eqn = DB6L14;
DB6_safe_q[7]_lut_out = DB6_safe_q[7] $ (W3L2 & DB6_safe_q[7]_carry_eqn);
DB6_safe_q[7] = DFFEAS(DB6_safe_q[7]_lut_out, LB1__clk0, D1_oRST_0, , , , , , );

--DB6L16 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:wrptr_b|counter_cella7~COUT
--operation mode is arithmetic

DB6L16 = CARRY(!DB6L14 # !DB6_safe_q[7]);


--X18_dffe5a[7] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_ws_nbrp|dffe5a[7]
--operation mode is normal

X18_dffe5a[7]_lut_out = JB3_dffe13a[8] $ JB3_dffe13a[7];
X18_dffe5a[7] = DFFEAS(X18_dffe5a[7]_lut_out, LB1__clk0, D1_oRST_0, , , , , , );


--DB6_safe_q[2] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:wrptr_b|safe_q[2]
--operation mode is arithmetic

DB6_safe_q[2]_carry_eqn = DB6L4;
DB6_safe_q[2]_lut_out = DB6_safe_q[2] $ (W3L2 & !DB6_safe_q[2]_carry_eqn);
DB6_safe_q[2] = DFFEAS(DB6_safe_q[2]_lut_out, LB1__clk0, D1_oRST_0, , , , , , );

--DB6L6 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:wrptr_b|counter_cella2~COUT
--operation mode is arithmetic

DB6L6 = CARRY(DB6_safe_q[2] & (!DB6L4));


--X18_dffe5a[2] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_ws_nbrp|dffe5a[2]
--operation mode is normal

X18_dffe5a[2]_lut_out = BB6_xor2;
X18_dffe5a[2] = DFFEAS(X18_dffe5a[2]_lut_out, LB1__clk0, D1_oRST_0, , , , , , );


--DB6_safe_q[0] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:wrptr_b|safe_q[0]
--operation mode is arithmetic

DB6_safe_q[0]_lut_out = DB6_safe_q[0] $ W3L2;
DB6_safe_q[0] = DFFEAS(DB6_safe_q[0]_lut_out, LB1__clk0, D1_oRST_0, , , , , , );

--DB6L2 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:wrptr_b|counter_cella0~COUT
--operation mode is arithmetic

DB6L2 = CARRY(DB6_safe_q[0]);


--X18_dffe5a[0] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_ws_nbrp|dffe5a[0]
--operation mode is normal

X18_dffe5a[0]_lut_out = JB3_dffe13a[0] $ JB3_dffe13a[1] $ BB6_xor2;
X18_dffe5a[0] = DFFEAS(X18_dffe5a[0]_lut_out, LB1__clk0, D1_oRST_0, , , , , , );


--DB6_safe_q[1] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:wrptr_b|safe_q[1]
--operation mode is arithmetic

DB6_safe_q[1]_carry_eqn = DB6L2;
DB6_safe_q[1]_lut_out = DB6_safe_q[1] $ (W3L2 & DB6_safe_q[1]_carry_eqn);
DB6_safe_q[1] = DFFEAS(DB6_safe_q[1]_lut_out, LB1__clk0, D1_oRST_0, , , , , , );

--DB6L4 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:wrptr_b|counter_cella1~COUT
--operation mode is arithmetic

DB6L4 = CARRY(!DB6L2 # !DB6_safe_q[1]);


--X18_dffe5a[1] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_ws_nbrp|dffe5a[1]
--operation mode is normal

X18_dffe5a[1]_lut_out = JB3_dffe13a[1] $ BB6_xor2;
X18_dffe5a[1] = DFFEAS(X18_dffe5a[1]_lut_out, LB1__clk0, D1_oRST_0, , , , , , );


--DB6_safe_q[3] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:wrptr_b|safe_q[3]
--operation mode is arithmetic

DB6_safe_q[3]_carry_eqn = DB6L6;
DB6_safe_q[3]_lut_out = DB6_safe_q[3] $ (W3L2 & DB6_safe_q[3]_carry_eqn);
DB6_safe_q[3] = DFFEAS(DB6_safe_q[3]_lut_out, LB1__clk0, D1_oRST_0, , , , , , );

--DB6L8 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:wrptr_b|counter_cella3~COUT
--operation mode is arithmetic

DB6L8 = CARRY(!DB6L6 # !DB6_safe_q[3]);


--X18_dffe5a[3] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_ws_nbrp|dffe5a[3]
--operation mode is normal

X18_dffe5a[3]_lut_out = JB3_dffe13a[3] $ JB3_dffe13a[4] $ BB6_xor5;
X18_dffe5a[3] = DFFEAS(X18_dffe5a[3]_lut_out, LB1__clk0, D1_oRST_0, , , , , , );


--DB6_safe_q[4] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:wrptr_b|safe_q[4]
--operation mode is arithmetic

DB6_safe_q[4]_carry_eqn = DB6L8;
DB6_safe_q[4]_lut_out = DB6_safe_q[4] $ (W3L2 & !DB6_safe_q[4]_carry_eqn);
DB6_safe_q[4] = DFFEAS(DB6_safe_q[4]_lut_out, LB1__clk0, D1_oRST_0, , , , , , );

--DB6L10 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:wrptr_b|counter_cella4~COUT
--operation mode is arithmetic

DB6L10 = CARRY(DB6_safe_q[4] & (!DB6L8));


--X18_dffe5a[4] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_ws_nbrp|dffe5a[4]
--operation mode is normal

X18_dffe5a[4]_lut_out = JB3_dffe13a[4] $ BB6_xor5;
X18_dffe5a[4] = DFFEAS(X18_dffe5a[4]_lut_out, LB1__clk0, D1_oRST_0, , , , , , );


--DB6_safe_q[5] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:wrptr_b|safe_q[5]
--operation mode is arithmetic

DB6_safe_q[5]_carry_eqn = DB6L10;
DB6_safe_q[5]_lut_out = DB6_safe_q[5] $ (W3L2 & DB6_safe_q[5]_carry_eqn);
DB6_safe_q[5] = DFFEAS(DB6_safe_q[5]_lut_out, LB1__clk0, D1_oRST_0, , , , , , );

--DB6L12 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:wrptr_b|counter_cella5~COUT
--operation mode is arithmetic

DB6L12 = CARRY(!DB6L10 # !DB6_safe_q[5]);


--X18_dffe5a[5] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_ws_nbrp|dffe5a[5]
--operation mode is normal

X18_dffe5a[5]_lut_out = BB6_xor5;
X18_dffe5a[5] = DFFEAS(X18_dffe5a[5]_lut_out, LB1__clk0, D1_oRST_0, , , , , , );


--DB6_safe_q[6] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:wrptr_b|safe_q[6]
--operation mode is arithmetic

DB6_safe_q[6]_carry_eqn = DB6L12;
DB6_safe_q[6]_lut_out = DB6_safe_q[6] $ (W3L2 & !DB6_safe_q[6]_carry_eqn);
DB6_safe_q[6] = DFFEAS(DB6_safe_q[6]_lut_out, LB1__clk0, D1_oRST_0, , , , , , );

--DB6L14 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:wrptr_b|counter_cella6~COUT
--operation mode is arithmetic

DB6L14 = CARRY(DB6_safe_q[6] & (!DB6L12));


--X18_dffe5a[6] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_ws_nbrp|dffe5a[6]
--operation mode is normal

X18_dffe5a[6]_lut_out = JB3_dffe13a[8] $ JB3_dffe13a[6] $ JB3_dffe13a[7];
X18_dffe5a[6] = DFFEAS(X18_dffe5a[6]_lut_out, LB1__clk0, D1_oRST_0, , , , , , );


--DB5_safe_q[0] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:rdptr_b|safe_q[0]
--operation mode is arithmetic

DB5_safe_q[0]_lut_out = DB5_safe_q[0] $ W3L1;
DB5_safe_q[0] = DFFEAS(DB5_safe_q[0]_lut_out, CCD_MCLK, D1_oRST_0, , , , , , );

--DB5L2 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:rdptr_b|counter_cella0~COUT
--operation mode is arithmetic

DB5L2 = CARRY(DB5_safe_q[0]);


--X15_dffe5a[0] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_rs_dbwp|dffe5a[0]
--operation mode is normal

X15_dffe5a[0]_lut_out = HB3_dffe9a[0] $ HB3_dffe9a[1] $ BB5_xor2;
X15_dffe5a[0] = DFFEAS(X15_dffe5a[0]_lut_out, CCD_MCLK, D1_oRST_0, , , , , , );


--DB5_safe_q[1] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:rdptr_b|safe_q[1]
--operation mode is arithmetic

DB5_safe_q[1]_carry_eqn = DB5L2;
DB5_safe_q[1]_lut_out = DB5_safe_q[1] $ (W3L1 & DB5_safe_q[1]_carry_eqn);
DB5_safe_q[1] = DFFEAS(DB5_safe_q[1]_lut_out, CCD_MCLK, D1_oRST_0, , , , , , );

--DB5L4 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:rdptr_b|counter_cella1~COUT
--operation mode is arithmetic

DB5L4 = CARRY(!DB5L2 # !DB5_safe_q[1]);


--X15_dffe5a[1] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_rs_dbwp|dffe5a[1]
--operation mode is normal

X15_dffe5a[1]_lut_out = HB3_dffe9a[1] $ BB5_xor2;
X15_dffe5a[1] = DFFEAS(X15_dffe5a[1]_lut_out, CCD_MCLK, D1_oRST_0, , , , , , );


--DB5_safe_q[2] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:rdptr_b|safe_q[2]
--operation mode is arithmetic

DB5_safe_q[2]_carry_eqn = DB5L4;
DB5_safe_q[2]_lut_out = DB5_safe_q[2] $ (W3L1 & !DB5_safe_q[2]_carry_eqn);
DB5_safe_q[2] = DFFEAS(DB5_safe_q[2]_lut_out, CCD_MCLK, D1_oRST_0, , , , , , );

--DB5L6 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:rdptr_b|counter_cella2~COUT
--operation mode is arithmetic

DB5L6 = CARRY(DB5_safe_q[2] & (!DB5L4));


--X15_dffe5a[2] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_rs_dbwp|dffe5a[2]
--operation mode is normal

X15_dffe5a[2]_lut_out = BB5_xor2;
X15_dffe5a[2] = DFFEAS(X15_dffe5a[2]_lut_out, CCD_MCLK, D1_oRST_0, , , , , , );


--DB5_safe_q[3] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:rdptr_b|safe_q[3]
--operation mode is arithmetic

DB5_safe_q[3]_carry_eqn = DB5L6;
DB5_safe_q[3]_lut_out = DB5_safe_q[3] $ (W3L1 & DB5_safe_q[3]_carry_eqn);
DB5_safe_q[3] = DFFEAS(DB5_safe_q[3]_lut_out, CCD_MCLK, D1_oRST_0, , , , , , );

--DB5L8 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:rdptr_b|counter_cella3~COUT
--operation mode is arithmetic

DB5L8 = CARRY(!DB5L6 # !DB5_safe_q[3]);


--X15_dffe5a[3] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_rs_dbwp|dffe5a[3]
--operation mode is normal

X15_dffe5a[3]_lut_out = HB3_dffe9a[3] $ HB3_dffe9a[4] $ BB5_xor5;
X15_dffe5a[3] = DFFEAS(X15_dffe5a[3]_lut_out, CCD_MCLK, D1_oRST_0, , , , , , );


--DB5_safe_q[4] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:rdptr_b|safe_q[4]
--operation mode is arithmetic

DB5_safe_q[4]_carry_eqn = DB5L8;
DB5_safe_q[4]_lut_out = DB5_safe_q[4] $ (W3L1 & !DB5_safe_q[4]_carry_eqn);
DB5_safe_q[4] = DFFEAS(DB5_safe_q[4]_lut_out, CCD_MCLK, D1_oRST_0, , , , , , );

--DB5L10 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:rdptr_b|counter_cella4~COUT
--operation mode is arithmetic

DB5L10 = CARRY(DB5_safe_q[4] & (!DB5L8));


--X15_dffe5a[4] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_rs_dbwp|dffe5a[4]
--operation mode is normal

X15_dffe5a[4]_lut_out = HB3_dffe9a[4] $ BB5_xor5;
X15_dffe5a[4] = DFFEAS(X15_dffe5a[4]_lut_out, CCD_MCLK, D1_oRST_0, , , , , , );


--DB5_safe_q[5] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:rdptr_b|safe_q[5]
--operation mode is arithmetic

DB5_safe_q[5]_carry_eqn = DB5L10;
DB5_safe_q[5]_lut_out = DB5_safe_q[5] $ (W3L1 & DB5_safe_q[5]_carry_eqn);
DB5_safe_q[5] = DFFEAS(DB5_safe_q[5]_lut_out, CCD_MCLK, D1_oRST_0, , , , , , );

--DB5L12 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:rdptr_b|counter_cella5~COUT
--operation mode is arithmetic

DB5L12 = CARRY(!DB5L10 # !DB5_safe_q[5]);


--X15_dffe5a[5] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_rs_dbwp|dffe5a[5]
--operation mode is normal

X15_dffe5a[5]_lut_out = BB5_xor5;
X15_dffe5a[5] = DFFEAS(X15_dffe5a[5]_lut_out, CCD_MCLK, D1_oRST_0, , , , , , );


--DB5_safe_q[6] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:rdptr_b|safe_q[6]
--operation mode is arithmetic

DB5_safe_q[6]_carry_eqn = DB5L12;
DB5_safe_q[6]_lut_out = DB5_safe_q[6] $ (W3L1 & !DB5_safe_q[6]_carry_eqn);
DB5_safe_q[6] = DFFEAS(DB5_safe_q[6]_lut_out, CCD_MCLK, D1_oRST_0, , , , , , );

--DB5L14 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:rdptr_b|counter_cella6~COUT
--operation mode is arithmetic

DB5L14 = CARRY(DB5_safe_q[6] & (!DB5L12));


--X15_dffe5a[6] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_rs_dbwp|dffe5a[6]
--operation mode is normal

X15_dffe5a[6]_lut_out = HB3_dffe9a[6] $ HB3_dffe9a[8] $ HB3_dffe9a[7];
X15_dffe5a[6] = DFFEAS(X15_dffe5a[6]_lut_out, CCD_MCLK, D1_oRST_0, , , , , , );


--DB5_safe_q[7] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:rdptr_b|safe_q[7]
--operation mode is arithmetic

DB5_safe_q[7]_carry_eqn = DB5L14;
DB5_safe_q[7]_lut_out = DB5_safe_q[7] $ (W3L1 & DB5_safe_q[7]_carry_eqn);
DB5_safe_q[7] = DFFEAS(DB5_safe_q[7]_lut_out, CCD_MCLK, D1_oRST_0, , , , , , );

--DB5L16 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:rdptr_b|counter_cella7~COUT
--operation mode is arithmetic

DB5L16 = CARRY(!DB5L14 # !DB5_safe_q[7]);


--X15_dffe5a[7] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_rs_dbwp|dffe5a[7]
--operation mode is normal

X15_dffe5a[7]_lut_out = HB3_dffe9a[8] $ HB3_dffe9a[7];
X15_dffe5a[7] = DFFEAS(X15_dffe5a[7]_lut_out, CCD_MCLK, D1_oRST_0, , , , , , );


--DB5_safe_q[8] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:rdptr_b|safe_q[8]
--operation mode is normal

DB5_safe_q[8]_carry_eqn = DB5L16;
DB5_safe_q[8]_lut_out = DB5_safe_q[8] $ (W3L1 & !DB5_safe_q[8]_carry_eqn);
DB5_safe_q[8] = DFFEAS(DB5_safe_q[8]_lut_out, CCD_MCLK, D1_oRST_0, , , , , , );


--X15_dffe5a[8] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_rs_dbwp|dffe5a[8]
--operation mode is normal

X15_dffe5a[8]_lut_out = HB3_dffe9a[8];
X15_dffe5a[8] = DFFEAS(X15_dffe5a[8]_lut_out, CCD_MCLK, D1_oRST_0, , , , , , );


--G1L25 is Sdram_Control_4Port:u6|Equal~1124
--operation mode is normal

G1L25 = G1_ST[1] & G1L14 & !G1_ST[2] & !G1_ST[0];


--Q1L34 is Sdram_Control_4Port:u6|command:command1|always3~4
--operation mode is normal

Q1L34 = Q1_do_refresh # Q1_do_precharge # Q1_do_load_mode # !Q1L35;


--Q1_rp_shift[0] is Sdram_Control_4Port:u6|command:command1|rp_shift[0]
--operation mode is normal

Q1_rp_shift[0]_lut_out = !R1_INIT_REQ & (Q1_rp_shift[1] # Q1_command_done & !Q1_command_delay[0]);
Q1_rp_shift[0] = DFFEAS(Q1_rp_shift[0]_lut_out, LB1__clk0, VCC, , Q1L63, , , , );


--Q1_command_delay[0] is Sdram_Control_4Port:u6|command:command1|command_delay[0]
--operation mode is normal

Q1_command_delay[0]_lut_out = !R1_INIT_REQ & (Q1_command_delay[1] # !Q1L31 # !Q1L8);
Q1_command_delay[0] = DFFEAS(Q1_command_delay[0]_lut_out, LB1__clk0, VCC, , , , , , );


--Q1L29 is Sdram_Control_4Port:u6|command:command1|always0~18
--operation mode is normal

Q1L29 = Q1_command_delay[0] # !Q1_command_done;


--Q1_ex_read is Sdram_Control_4Port:u6|command:command1|ex_read
--operation mode is normal

Q1_ex_read_lut_out = Q1L55 & (!Q1L29 # !Q1L30 # !G1_PM_STOP);
Q1_ex_read = DFFEAS(Q1_ex_read_lut_out, LB1__clk0, VCC, , , , , R1_INIT_REQ, );


--Q1_ex_write is Sdram_Control_4Port:u6|command:command1|ex_write
--operation mode is normal

Q1_ex_write_lut_out = Q1L57 & (!Q1L29 # !Q1L30 # !G1_PM_STOP);
Q1_ex_write = DFFEAS(Q1_ex_write_lut_out, LB1__clk0, VCC, , , , , R1_INIT_REQ, );


--Q1L30 is Sdram_Control_4Port:u6|command:command1|always0~19
--operation mode is normal

Q1L30 = Q1_ex_read # Q1_ex_write;


--Q1L63 is Sdram_Control_4Port:u6|command:command1|rp_shift[0]~772
--operation mode is normal

Q1L63 = R1_INIT_REQ # G1_PM_STOP # !Q1L30 # !Q1L29;


--R1_timer[0] is Sdram_Control_4Port:u6|control_interface:control1|timer[0]
--operation mode is arithmetic

R1_timer[0]_lut_out = !R1_timer[0];
R1_timer[0] = DFFEAS(R1_timer[0]_lut_out, LB1__clk0, VCC, , , ~GND, , , R1L27);

--R1L83 is Sdram_Control_4Port:u6|control_interface:control1|timer[0]~236
--operation mode is arithmetic

R1L83 = CARRY(R1_timer[0]);


--R1_timer[1] is Sdram_Control_4Port:u6|control_interface:control1|timer[1]
--operation mode is arithmetic

R1_timer[1]_carry_eqn = R1L83;
R1_timer[1]_lut_out = R1_timer[1] $ (!R1_timer[1]_carry_eqn);
R1_timer[1] = DFFEAS(R1_timer[1]_lut_out, LB1__clk0, VCC, , , ~GND, , , R1L27);

--R1L85 is Sdram_Control_4Port:u6|control_interface:control1|timer[1]~240
--operation mode is arithmetic

R1L85 = CARRY(!R1_timer[1] & (!R1L83));


--R1_timer[2] is Sdram_Control_4Port:u6|control_interface:control1|timer[2]
--operation mode is arithmetic

R1_timer[2]_carry_eqn = R1L85;
R1_timer[2]_lut_out = R1_timer[2] $ (R1_timer[2]_carry_eqn);
R1_timer[2] = DFFEAS(R1_timer[2]_lut_out, LB1__clk0, VCC, , , ~GND, , , R1L27);

--R1L87 is Sdram_Control_4Port:u6|control_interface:control1|timer[2]~244
--operation mode is arithmetic

R1L87 = CARRY(R1_timer[2] # !R1L85);


--R1_timer[3] is Sdram_Control_4Port:u6|control_interface:control1|timer[3]
--operation mode is arithmetic

R1_timer[3]_carry_eqn = R1L87;
R1_timer[3]_lut_out = R1_timer[3] $ (!R1_timer[3]_carry_eqn);
R1_timer[3] = DFFEAS(R1_timer[3]_lut_out, LB1__clk0, VCC, , , Q1L13, , , R1L27);

--R1L89 is Sdram_Control_4Port:u6|control_interface:control1|timer[3]~248
--operation mode is arithmetic

R1L89 = CARRY(!R1_timer[3] & (!R1L87));


--R1L2 is Sdram_Control_4Port:u6|control_interface:control1|Equal~875
--operation mode is normal

R1L2 = !R1_timer[0] & !R1_timer[1] & !R1_timer[2] & !R1_timer[3];


--R1_timer[4] is Sdram_Control_4Port:u6|control_interface:control1|timer[4]
--operation mode is arithmetic

R1_timer[4]_carry_eqn = R1L89;
R1_timer[4]_lut_out = R1_timer[4] $ (R1_timer[4]_carry_eqn);
R1_timer[4] = DFFEAS(R1_timer[4]_lut_out, LB1__clk0, VCC, , , ~GND, , , R1L27);

--R1L91 is Sdram_Control_4Port:u6|control_interface:control1|timer[4]~252
--operation mode is arithmetic

R1L91 = CARRY(R1_timer[4] # !R1L89);


--R1_timer[5] is Sdram_Control_4Port:u6|control_interface:control1|timer[5]
--operation mode is arithmetic

R1_timer[5]_carry_eqn = R1L91;
R1_timer[5]_lut_out = R1_timer[5] $ (!R1_timer[5]_carry_eqn);
R1_timer[5] = DFFEAS(R1_timer[5]_lut_out, LB1__clk0, VCC, , , ~GND, , , R1L27);

--R1L93 is Sdram_Control_4Port:u6|control_interface:control1|timer[5]~256
--operation mode is arithmetic

R1L93 = CARRY(!R1_timer[5] & (!R1L91));


--R1_timer[6] is Sdram_Control_4Port:u6|control_interface:control1|timer[6]
--operation mode is arithmetic

R1_timer[6]_carry_eqn = R1L93;
R1_timer[6]_lut_out = R1_timer[6] $ (R1_timer[6]_carry_eqn);
R1_timer[6] = DFFEAS(R1_timer[6]_lut_out, LB1__clk0, VCC, , , Q1L13, , , R1L27);

--R1L95 is Sdram_Control_4Port:u6|control_interface:control1|timer[6]~260
--operation mode is arithmetic

R1L95 = CARRY(R1_timer[6] # !R1L93);


--R1_timer[7] is Sdram_Control_4Port:u6|control_interface:control1|timer[7]
--operation mode is arithmetic

R1_timer[7]_carry_eqn = R1L95;
R1_timer[7]_lut_out = R1_timer[7] $ (!R1_timer[7]_carry_eqn);
R1_timer[7] = DFFEAS(R1_timer[7]_lut_out, LB1__clk0, VCC, , , Q1L13, , , R1L27);

--R1L97 is Sdram_Control_4Port:u6|control_interface:control1|timer[7]~264
--operation mode is arithmetic

R1L97 = CARRY(!R1_timer[7] & (!R1L95));


--R1L3 is Sdram_Control_4Port:u6|control_interface:control1|Equal~876
--operation mode is normal

R1L3 = !R1_timer[4] & !R1_timer[5] & !R1_timer[6] & !R1_timer[7];


--R1_timer[8] is Sdram_Control_4Port:u6|control_interface:control1|timer[8]
--operation mode is arithmetic

R1_timer[8]_carry_eqn = R1L97;
R1_timer[8]_lut_out = R1_timer[8] $ (R1_timer[8]_carry_eqn);
R1_timer[8] = DFFEAS(R1_timer[8]_lut_out, LB1__clk0, VCC, , , ~GND, , , R1L27);

--R1L99 is Sdram_Control_4Port:u6|control_interface:control1|timer[8]~268
--operation mode is arithmetic

R1L99 = CARRY(R1_timer[8] # !R1L97);


--R1_timer[9] is Sdram_Control_4Port:u6|control_interface:control1|timer[9]
--operation mode is arithmetic

R1_timer[9]_carry_eqn = R1L99;
R1_timer[9]_lut_out = R1_timer[9] $ (!R1_timer[9]_carry_eqn);
R1_timer[9] = DFFEAS(R1_timer[9]_lut_out, LB1__clk0, VCC, , , ~GND, , , R1L27);

--R1L101 is Sdram_Control_4Port:u6|control_interface:control1|timer[9]~272
--operation mode is arithmetic

R1L101 = CARRY(!R1_timer[9] & (!R1L99));


--R1_timer[10] is Sdram_Control_4Port:u6|control_interface:control1|timer[10]
--operation mode is arithmetic

R1_timer[10]_carry_eqn = R1L101;
R1_timer[10]_lut_out = R1_timer[10] $ (R1_timer[10]_carry_eqn);
R1_timer[10] = DFFEAS(R1_timer[10]_lut_out, LB1__clk0, VCC, , , VCC, , , R1L27);

--R1L103 is Sdram_Control_4Port:u6|control_interface:control1|timer[10]~276
--operation mode is arithmetic

R1L103 = CARRY(R1_timer[10] # !R1L101);


--R1_timer[11] is Sdram_Control_4Port:u6|control_interface:control1|timer[11]
--operation mode is arithmetic

R1_timer[11]_carry_eqn = R1L103;
R1_timer[11]_lut_out = R1_timer[11] $ (!R1_timer[11]_carry_eqn);
R1_timer[11] = DFFEAS(R1_timer[11]_lut_out, LB1__clk0, VCC, , , ~GND, , , R1L27);

--R1L105 is Sdram_Control_4Port:u6|control_interface:control1|timer[11]~280
--operation mode is arithmetic

R1L105 = CARRY(!R1_timer[11] & (!R1L103));


--R1L4 is Sdram_Control_4Port:u6|control_interface:control1|Equal~877
--operation mode is normal

R1L4 = !R1_timer[8] & !R1_timer[9] & !R1_timer[10] & !R1_timer[11];


--R1_timer[12] is Sdram_Control_4Port:u6|control_interface:control1|timer[12]
--operation mode is arithmetic

R1_timer[12]_carry_eqn = R1L105;
R1_timer[12]_lut_out = R1_timer[12] $ (R1_timer[12]_carry_eqn);
R1_timer[12] = DFFEAS(R1_timer[12]_lut_out, LB1__clk0, VCC, , , ~GND, , , R1L27);

--R1L107 is Sdram_Control_4Port:u6|control_interface:control1|timer[12]~284
--operation mode is arithmetic

R1L107 = CARRY(R1_timer[12] # !R1L105);


--R1_timer[13] is Sdram_Control_4Port:u6|control_interface:control1|timer[13]
--operation mode is arithmetic

R1_timer[13]_carry_eqn = R1L107;
R1_timer[13]_lut_out = R1_timer[13] $ (!R1_timer[13]_carry_eqn);
R1_timer[13] = DFFEAS(R1_timer[13]_lut_out, LB1__clk0, VCC, , , ~GND, , , R1L27);

--R1L109 is Sdram_Control_4Port:u6|control_interface:control1|timer[13]~288
--operation mode is arithmetic

R1L109 = CARRY(!R1_timer[13] & (!R1L107));


--R1_timer[14] is Sdram_Control_4Port:u6|control_interface:control1|timer[14]
--operation mode is arithmetic

R1_timer[14]_carry_eqn = R1L109;
R1_timer[14]_lut_out = R1_timer[14] $ (R1_timer[14]_carry_eqn);
R1_timer[14] = DFFEAS(R1_timer[14]_lut_out, LB1__clk0, VCC, , , ~GND, , , R1L27);

--R1L111 is Sdram_Control_4Port:u6|control_interface:control1|timer[14]~292
--operation mode is arithmetic

R1L111 = CARRY(R1_timer[14] # !R1L109);


--R1_timer[15] is Sdram_Control_4Port:u6|control_interface:control1|timer[15]
--operation mode is normal

R1_timer[15]_carry_eqn = R1L111;
R1_timer[15]_lut_out = R1_timer[15] $ (!R1_timer[15]_carry_eqn);
R1_timer[15] = DFFEAS(R1_timer[15]_lut_out, LB1__clk0, VCC, , , ~GND, , , R1L27);


--R1L5 is Sdram_Control_4Port:u6|control_interface:control1|Equal~878
--operation mode is normal

R1L5 = !R1_timer[12] & !R1_timer[13] & !R1_timer[14] & !R1_timer[15];


--R1L6 is Sdram_Control_4Port:u6|control_interface:control1|Equal~879
--operation mode is normal

R1L6 = R1L2 & R1L3 & R1L4 & R1L5;


--Q1_REF_ACK is Sdram_Control_4Port:u6|command:command1|REF_ACK
--operation mode is normal

Q1_REF_ACK_lut_out = Q1_do_refresh & (R1_REF_REQ # Q1L34 & Q1_REF_ACK) # !Q1_do_refresh & Q1L34 & Q1_REF_ACK;
Q1_REF_ACK = DFFEAS(Q1_REF_ACK_lut_out, LB1__clk0, VCC, , , , , , );


--R1_init_timer[9] is Sdram_Control_4Port:u6|control_interface:control1|init_timer[9]
--operation mode is arithmetic

R1_init_timer[9]_carry_eqn = R1L67;
R1_init_timer[9]_lut_out = R1_init_timer[9] $ (R1_init_timer[9]_carry_eqn);
R1_init_timer[9] = DFFEAS(R1_init_timer[9]_lut_out, LB1__clk0, VCC, , R1L20, , , , );

--R1L69 is Sdram_Control_4Port:u6|control_interface:control1|init_timer[9]~944
--operation mode is arithmetic

R1L69 = CARRY(!R1L67 # !R1_init_timer[9]);


--R1_init_timer[3] is Sdram_Control_4Port:u6|control_interface:control1|init_timer[3]
--operation mode is arithmetic

R1_init_timer[3]_carry_eqn = R1L55;
R1_init_timer[3]_lut_out = R1_init_timer[3] $ (R1_init_timer[3]_carry_eqn);
R1_init_timer[3] = DFFEAS(R1_init_timer[3]_lut_out, LB1__clk0, VCC, , R1L20, , , , );

--R1L57 is Sdram_Control_4Port:u6|control_interface:control1|init_timer[3]~948
--operation mode is arithmetic

R1L57 = CARRY(!R1L55 # !R1_init_timer[3]);


--R1_init_timer[5] is Sdram_Control_4Port:u6|control_interface:control1|init_timer[5]
--operation mode is arithmetic

R1_init_timer[5]_carry_eqn = R1L59;
R1_init_timer[5]_lut_out = R1_init_timer[5] $ (R1_init_timer[5]_carry_eqn);
R1_init_timer[5] = DFFEAS(R1_init_timer[5]_lut_out, LB1__clk0, VCC, , R1L20, , , , );

--R1L61 is Sdram_Control_4Port:u6|control_interface:control1|init_timer[5]~952
--operation mode is arithmetic

R1L61 = CARRY(!R1L59 # !R1_init_timer[5]);


--R1_init_timer[2] is Sdram_Control_4Port:u6|control_interface:control1|init_timer[2]
--operation mode is arithmetic

R1_init_timer[2]_carry_eqn = R1L53;
R1_init_timer[2]_lut_out = R1_init_timer[2] $ (!R1_init_timer[2]_carry_eqn);
R1_init_timer[2] = DFFEAS(R1_init_timer[2]_lut_out, LB1__clk0, VCC, , R1L20, , , , );

--R1L55 is Sdram_Control_4Port:u6|control_interface:control1|init_timer[2]~956
--operation mode is arithmetic

R1L55 = CARRY(R1_init_timer[2] & (!R1L53));


--R1_init_timer[4] is Sdram_Control_4Port:u6|control_interface:control1|init_timer[4]
--operation mode is arithmetic

R1_init_timer[4]_carry_eqn = R1L57;
R1_init_timer[4]_lut_out = R1_init_timer[4] $ (!R1_init_timer[4]_carry_eqn);
R1_init_timer[4] = DFFEAS(R1_init_timer[4]_lut_out, LB1__clk0, VCC, , R1L20, , , , );

--R1L59 is Sdram_Control_4Port:u6|control_interface:control1|init_timer[4]~960
--operation mode is arithmetic

R1L59 = CARRY(R1_init_timer[4] & (!R1L57));


--R1L45 is Sdram_Control_4Port:u6|control_interface:control1|always3~646
--operation mode is normal

R1L45 = R1_init_timer[3] & (R1_init_timer[5] & !R1_init_timer[2] & R1_init_timer[4] # !R1_init_timer[5] & R1_init_timer[2] & !R1_init_timer[4]) # !R1_init_timer[3] & (R1_init_timer[5] $ (!R1_init_timer[2] & R1_init_timer[4]));


--R1_init_timer[7] is Sdram_Control_4Port:u6|control_interface:control1|init_timer[7]
--operation mode is arithmetic

R1_init_timer[7]_carry_eqn = R1L63;
R1_init_timer[7]_lut_out = R1_init_timer[7] $ (R1_init_timer[7]_carry_eqn);
R1_init_timer[7] = DFFEAS(R1_init_timer[7]_lut_out, LB1__clk0, VCC, , R1L20, , , , );

--R1L65 is Sdram_Control_4Port:u6|control_interface:control1|init_timer[7]~964
--operation mode is arithmetic

R1L65 = CARRY(!R1L63 # !R1_init_timer[7]);


--R1_init_timer[8] is Sdram_Control_4Port:u6|control_interface:control1|init_timer[8]
--operation mode is arithmetic

R1_init_timer[8]_carry_eqn = R1L65;
R1_init_timer[8]_lut_out = R1_init_timer[8] $ (!R1_init_timer[8]_carry_eqn);
R1_init_timer[8] = DFFEAS(R1_init_timer[8]_lut_out, LB1__clk0, VCC, , R1L20, , , , );

--R1L67 is Sdram_Control_4Port:u6|control_interface:control1|init_timer[8]~968
--operation mode is arithmetic

R1L67 = CARRY(R1_init_timer[8] & (!R1L65));


--R1_init_timer[6] is Sdram_Control_4Port:u6|control_interface:control1|init_timer[6]
--operation mode is arithmetic

R1_init_timer[6]_carry_eqn = R1L61;
R1_init_timer[6]_lut_out = R1_init_timer[6] $ (!R1_init_timer[6]_carry_eqn);
R1_init_timer[6] = DFFEAS(R1_init_timer[6]_lut_out, LB1__clk0, VCC, , R1L20, , , , );

--R1L63 is Sdram_Control_4Port:u6|control_interface:control1|init_timer[6]~972
--operation mode is arithmetic

R1L63 = CARRY(R1_init_timer[6] & (!R1L61));


--R1L46 is Sdram_Control_4Port:u6|control_interface:control1|always3~647
--operation mode is normal

R1L46 = R1_init_timer[5] & (R1_init_timer[3] $ (R1_init_timer[2] & !R1_init_timer[4])) # !R1_init_timer[5] & !R1_init_timer[3] & !R1_init_timer[2] & R1_init_timer[4];


--R1L47 is Sdram_Control_4Port:u6|control_interface:control1|always3~648
--operation mode is normal

R1L47 = R1_init_timer[7] & R1_init_timer[8] & R1_init_timer[6] & R1L46 # !R1_init_timer[7] & !R1_init_timer[8] & (R1_init_timer[6] $ R1L46);


--R1L48 is Sdram_Control_4Port:u6|control_interface:control1|always3~649
--operation mode is normal

R1L48 = R1L47 & (R1_init_timer[9] & R1L45 & !R1_init_timer[7] # !R1_init_timer[9] & !R1L45 & R1_init_timer[7]);


--R1_init_timer[10] is Sdram_Control_4Port:u6|control_interface:control1|init_timer[10]
--operation mode is arithmetic

R1_init_timer[10]_carry_eqn = R1L69;
R1_init_timer[10]_lut_out = R1_init_timer[10] $ (!R1_init_timer[10]_carry_eqn);
R1_init_timer[10] = DFFEAS(R1_init_timer[10]_lut_out, LB1__clk0, VCC, , R1L20, , , , );

--R1L71 is Sdram_Control_4Port:u6|control_interface:control1|init_timer[10]~976
--operation mode is arithmetic

R1L71 = CARRY(R1_init_timer[10] & (!R1L69));


--R1_init_timer[11] is Sdram_Control_4Port:u6|control_interface:control1|init_timer[11]
--operation mode is arithmetic

R1_init_timer[11]_carry_eqn = R1L71;
R1_init_timer[11]_lut_out = R1_init_timer[11] $ (R1_init_timer[11]_carry_eqn);
R1_init_timer[11] = DFFEAS(R1_init_timer[11]_lut_out, LB1__clk0, VCC, , R1L20, , , , );

--R1L73 is Sdram_Control_4Port:u6|control_interface:control1|init_timer[11]~980
--operation mode is arithmetic

R1L73 = CARRY(!R1L71 # !R1_init_timer[11]);


--R1_init_timer[12] is Sdram_Control_4Port:u6|control_interface:control1|init_timer[12]
--operation mode is arithmetic

R1_init_timer[12]_carry_eqn = R1L73;
R1_init_timer[12]_lut_out = R1_init_timer[12] $ (!R1_init_timer[12]_carry_eqn);
R1_init_timer[12] = DFFEAS(R1_init_timer[12]_lut_out, LB1__clk0, VCC, , R1L20, , , , );

--R1L75 is Sdram_Control_4Port:u6|control_interface:control1|init_timer[12]~984
--operation mode is arithmetic

R1L75 = CARRY(R1_init_timer[12] & (!R1L73));


--R1L14 is Sdram_Control_4Port:u6|control_interface:control1|LessThan~421
--operation mode is normal

R1L14 = R1_init_timer[10] & R1_init_timer[11] & R1_init_timer[12];


--R1_init_timer[14] is Sdram_Control_4Port:u6|control_interface:control1|init_timer[14]
--operation mode is arithmetic

R1_init_timer[14]_carry_eqn = R1L77;
R1_init_timer[14]_lut_out = R1_init_timer[14] $ (!R1_init_timer[14]_carry_eqn);
R1_init_timer[14] = DFFEAS(R1_init_timer[14]_lut_out, LB1__clk0, VCC, , R1L20, , , , );

--R1L79 is Sdram_Control_4Port:u6|control_interface:control1|init_timer[14]~988
--operation mode is arithmetic

R1L79 = CARRY(R1_init_timer[14] & (!R1L77));


--R1_init_timer[13] is Sdram_Control_4Port:u6|control_interface:control1|init_timer[13]
--operation mode is arithmetic

R1_init_timer[13]_carry_eqn = R1L75;
R1_init_timer[13]_lut_out = R1_init_timer[13] $ (R1_init_timer[13]_carry_eqn);
R1_init_timer[13] = DFFEAS(R1_init_timer[13]_lut_out, LB1__clk0, VCC, , R1L20, , , , );

--R1L77 is Sdram_Control_4Port:u6|control_interface:control1|init_timer[13]~992
--operation mode is arithmetic

R1L77 = CARRY(!R1L75 # !R1_init_timer[13]);


--R1_init_timer[0] is Sdram_Control_4Port:u6|control_interface:control1|init_timer[0]
--operation mode is arithmetic

R1_init_timer[0]_lut_out = !R1_init_timer[0];
R1_init_timer[0] = DFFEAS(R1_init_timer[0]_lut_out, LB1__clk0, VCC, , R1L20, , , , );

--R1L51 is Sdram_Control_4Port:u6|control_interface:control1|init_timer[0]~996
--operation mode is arithmetic

R1L51 = CARRY(R1_init_timer[0]);


--R1_init_timer[1] is Sdram_Control_4Port:u6|control_interface:control1|init_timer[1]
--operation mode is arithmetic

R1_init_timer[1]_carry_eqn = R1L51;
R1_init_timer[1]_lut_out = R1_init_timer[1] $ (R1_init_timer[1]_carry_eqn);
R1_init_timer[1] = DFFEAS(R1_init_timer[1]_lut_out, LB1__clk0, VCC, , R1L20, , , , );

--R1L53 is Sdram_Control_4Port:u6|control_interface:control1|init_timer[1]~1000
--operation mode is arithmetic

R1L53 = CARRY(!R1L51 # !R1_init_timer[1]);


--R1L9 is Sdram_Control_4Port:u6|control_interface:control1|LOAD_MODE~85
--operation mode is normal

R1L9 = R1_init_timer[14] & !R1_init_timer[13] & !R1_init_timer[0] & !R1_init_timer[1];


--R1_init_timer[15] is Sdram_Control_4Port:u6|control_interface:control1|init_timer[15]
--operation mode is normal

R1_init_timer[15]_carry_eqn = R1L79;
R1_init_timer[15]_lut_out = R1_init_timer[15] $ (R1_init_timer[15]_carry_eqn);
R1_init_timer[15] = DFFEAS(R1_init_timer[15]_lut_out, LB1__clk0, VCC, , R1L20, , , , );


--R1L10 is Sdram_Control_4Port:u6|control_interface:control1|LOAD_MODE~86
--operation mode is normal

R1L10 = R1L14 & R1L9 & (!R1_init_timer[15]);


--R1L22 is Sdram_Control_4Port:u6|control_interface:control1|PRECHARGE~36
--operation mode is normal

R1L22 = R1_init_timer[6] & R1_init_timer[7] & R1_init_timer[8];


--R1L15 is Sdram_Control_4Port:u6|control_interface:control1|LessThan~422
--operation mode is normal

R1L15 = !R1_init_timer[9] & !R1L22 # !R1L14;


--R1L16 is Sdram_Control_4Port:u6|control_interface:control1|LessThan~423
--operation mode is normal

R1L16 = !R1_init_timer[15] & (R1L15 & !R1_init_timer[13] # !R1_init_timer[14]);


--R1L23 is Sdram_Control_4Port:u6|control_interface:control1|PRECHARGE~37
--operation mode is normal

R1L23 = R1_init_timer[2] & R1_init_timer[4] & !R1_init_timer[3] & !R1_init_timer[5];


--R1L11 is Sdram_Control_4Port:u6|control_interface:control1|LOAD_MODE~87
--operation mode is normal

R1L11 = !R1_init_timer[6] & !R1_init_timer[4] & !R1_init_timer[5];


--R1L12 is Sdram_Control_4Port:u6|control_interface:control1|LOAD_MODE~88
--operation mode is normal

R1L12 = R1_init_timer[9] & R1_init_timer[3] & !R1_init_timer[8] & !R1_init_timer[2];


--R1L13 is Sdram_Control_4Port:u6|control_interface:control1|LOAD_MODE~89
--operation mode is normal

R1L13 = R1_init_timer[7] & R1L11 & R1L12;


--Q1_rw_shift[1] is Sdram_Control_4Port:u6|command:command1|rw_shift[1]
--operation mode is normal

Q1_rw_shift[1]_lut_out = !Q1L35;
Q1_rw_shift[1] = DFFEAS(Q1_rw_shift[1]_lut_out, LB1__clk0, VCC, , , , , , );


--G1_CMD[1] is Sdram_Control_4Port:u6|CMD[1]
--operation mode is normal

G1_CMD[1]_lut_out = !G1L23 & (G1_ST[1] # !G1L22 # !G1_ST[0]);
G1_CMD[1] = DFFEAS(G1_CMD[1]_lut_out, LB1__clk0, VCC, , G1L8, , , , );


--G1_CMD[0] is Sdram_Control_4Port:u6|CMD[0]
--operation mode is normal

G1_CMD[0]_lut_out = G1L23 & (G1_ST[1] # !G1L22 # !G1_ST[0]);
G1_CMD[0] = DFFEAS(G1_CMD[0]_lut_out, LB1__clk0, VCC, , G1L8, , , , );


--G1_rRD1_ADDR[22] is Sdram_Control_4Port:u6|rRD1_ADDR[22]
--operation mode is normal

G1_rRD1_ADDR[22]_carry_eqn = G1L236;
G1_rRD1_ADDR[22]_lut_out = G1_rRD1_ADDR[22] $ (!G1_rRD1_ADDR[22]_carry_eqn);
G1_rRD1_ADDR[22] = DFFEAS(G1_rRD1_ADDR[22]_lut_out, LB1__clk0, VCC, , G1L230, ~GND, , , G1L229);


--G1L150 is Sdram_Control_4Port:u6|mADDR[22]~361
--operation mode is normal

G1L150 = X2_dffe5a[8] # !X17_dffe5a[8] & !X8_dffe5a[8];


--G1_rWR2_ADDR[22] is Sdram_Control_4Port:u6|rWR2_ADDR[22]
--operation mode is normal

G1_rWR2_ADDR[22]_lut_out = G1L104 & D1_oRST_0 & G1L33;
G1_rWR2_ADDR[22] = DFFEAS(G1_rWR2_ADDR[22]_lut_out, LB1__clk0, VCC, , G1L308, , , , );


--G1_rRD2_ADDR[22] is Sdram_Control_4Port:u6|rRD2_ADDR[22]
--operation mode is normal

G1_rRD2_ADDR[22]_carry_eqn = G1L270;
G1_rRD2_ADDR[22]_lut_out = G1_rRD2_ADDR[22] $ (!G1_rRD2_ADDR[22]_carry_eqn);
G1_rRD2_ADDR[22] = DFFEAS(G1_rRD2_ADDR[22]_lut_out, LB1__clk0, VCC, , G1L260, ~GND, , , G1L259);


--G1L151 is Sdram_Control_4Port:u6|mADDR~362
--operation mode is normal

G1L151 = G1L150 & (!G1L195) # !G1L150 & (G1L195 & (G1_rRD2_ADDR[22]) # !G1L195 & G1_rWR2_ADDR[22]);


--G1_rWR1_ADDR[22] is Sdram_Control_4Port:u6|rWR1_ADDR[22]
--operation mode is normal

G1_rWR1_ADDR[22]_carry_eqn = G1L304;
G1_rWR1_ADDR[22]_lut_out = G1_rWR1_ADDR[22] $ (!G1_rWR1_ADDR[22]_carry_eqn);
G1_rWR1_ADDR[22] = DFFEAS(G1_rWR1_ADDR[22]_lut_out, LB1__clk0, VCC, , G1L282, , , G1L281, );


--G1_rRD1_ADDR[20] is Sdram_Control_4Port:u6|rRD1_ADDR[20]
--operation mode is arithmetic

G1_rRD1_ADDR[20]_carry_eqn = G1L232;
G1_rRD1_ADDR[20]_lut_out = G1_rRD1_ADDR[20] $ (!G1_rRD1_ADDR[20]_carry_eqn);
G1_rRD1_ADDR[20] = DFFEAS(G1_rRD1_ADDR[20]_lut_out, LB1__clk0, VCC, , G1L230, ~GND, , , G1L229);

--G1L234 is Sdram_Control_4Port:u6|rRD1_ADDR[20]~1612
--operation mode is arithmetic

G1L234 = CARRY(G1_rRD1_ADDR[20] & (!G1L232));


--G1_rWR2_ADDR[20] is Sdram_Control_4Port:u6|rWR2_ADDR[20]
--operation mode is normal

G1_rWR2_ADDR[20]_lut_out = G1L133 & G1_rWR2_ADDR[20] # !G1L133 & (G1L323);
G1_rWR2_ADDR[20] = DFFEAS(G1_rWR2_ADDR[20]_lut_out, LB1__clk0, VCC, , , VCC, , , !D1_oRST_0);


--G1_rRD2_ADDR[20] is Sdram_Control_4Port:u6|rRD2_ADDR[20]
--operation mode is arithmetic

G1_rRD2_ADDR[20]_carry_eqn = G1L266;
G1_rRD2_ADDR[20]_lut_out = G1_rRD2_ADDR[20] $ (!G1_rRD2_ADDR[20]_carry_eqn);
G1_rRD2_ADDR[20] = DFFEAS(G1_rRD2_ADDR[20]_lut_out, LB1__clk0, VCC, , G1L260, VCC, , , G1L259);

--G1L268 is Sdram_Control_4Port:u6|rRD2_ADDR[20]~1600
--operation mode is arithmetic

G1L268 = CARRY(G1_rRD2_ADDR[20] & (!G1L266));


--G1L152 is Sdram_Control_4Port:u6|mADDR~364
--operation mode is normal

G1L152 = G1L150 & (!G1L195) # !G1L150 & (G1L195 & (G1_rRD2_ADDR[20]) # !G1L195 & G1_rWR2_ADDR[20]);


--G1_rWR1_ADDR[20] is Sdram_Control_4Port:u6|rWR1_ADDR[20]
--operation mode is arithmetic

G1_rWR1_ADDR[20]_carry_eqn = G1L300;
G1_rWR1_ADDR[20]_lut_out = G1_rWR1_ADDR[20] $ (!G1_rWR1_ADDR[20]_carry_eqn);
G1_rWR1_ADDR[20] = DFFEAS(G1_rWR1_ADDR[20]_lut_out, LB1__clk0, VCC, , G1L282, , , G1L281, );

--G1L302 is Sdram_Control_4Port:u6|rWR1_ADDR[20]~1088
--operation mode is arithmetic

G1L302 = CARRY(G1_rWR1_ADDR[20] & (!G1L300));


--G1_rWR2_ADDR[21] is Sdram_Control_4Port:u6|rWR2_ADDR[21]
--operation mode is normal

G1_rWR2_ADDR[21]_lut_out = G1L107 & D1_oRST_0 & G1L33;
G1_rWR2_ADDR[21] = DFFEAS(G1_rWR2_ADDR[21]_lut_out, LB1__clk0, VCC, , G1L308, , , , );


--G1_rRD1_ADDR[21] is Sdram_Control_4Port:u6|rRD1_ADDR[21]
--operation mode is arithmetic

G1_rRD1_ADDR[21]_carry_eqn = G1L234;
G1_rRD1_ADDR[21]_lut_out = G1_rRD1_ADDR[21] $ (G1_rRD1_ADDR[21]_carry_eqn);
G1_rRD1_ADDR[21] = DFFEAS(G1_rRD1_ADDR[21]_lut_out, LB1__clk0, VCC, , G1L230, ~GND, , , G1L229);

--G1L236 is Sdram_Control_4Port:u6|rRD1_ADDR[21]~1616
--operation mode is arithmetic

G1L236 = CARRY(!G1L234 # !G1_rRD1_ADDR[21]);


--G1_rRD2_ADDR[21] is Sdram_Control_4Port:u6|rRD2_ADDR[21]
--operation mode is arithmetic

G1_rRD2_ADDR[21]_carry_eqn = G1L268;
G1_rRD2_ADDR[21]_lut_out = G1_rRD2_ADDR[21] $ (G1_rRD2_ADDR[21]_carry_eqn);
G1_rRD2_ADDR[21] = DFFEAS(G1_rRD2_ADDR[21]_lut_out, LB1__clk0, VCC, , G1L260, ~GND, , , G1L259);

--G1L270 is Sdram_Control_4Port:u6|rRD2_ADDR[21]~1604
--operation mode is arithmetic

G1L270 = CARRY(!G1L268 # !G1_rRD2_ADDR[21]);


--G1L153 is Sdram_Control_4Port:u6|mADDR~366
--operation mode is normal

G1L153 = G1L195 & (G1L150 & G1_rRD1_ADDR[21] # !G1L150 & (G1_rRD2_ADDR[21])) # !G1L195 & (G1L150);


--G1_rWR1_ADDR[21] is Sdram_Control_4Port:u6|rWR1_ADDR[21]
--operation mode is arithmetic

G1_rWR1_ADDR[21]_carry_eqn = G1L302;
G1_rWR1_ADDR[21]_lut_out = G1_rWR1_ADDR[21] $ (G1_rWR1_ADDR[21]_carry_eqn);
G1_rWR1_ADDR[21] = DFFEAS(G1_rWR1_ADDR[21]_lut_out, LB1__clk0, VCC, , G1L282, , , G1L281, );

--G1L304 is Sdram_Control_4Port:u6|rWR1_ADDR[21]~1092
--operation mode is arithmetic

G1L304 = CARRY(!G1L302 # !G1_rWR1_ADDR[21]);


--G1_rRD1_ADDR[8] is Sdram_Control_4Port:u6|rRD1_ADDR[8]
--operation mode is arithmetic

G1_rRD1_ADDR[8]_lut_out = !G1_rRD1_ADDR[8];
G1_rRD1_ADDR[8] = DFFEAS(G1_rRD1_ADDR[8]_lut_out, LB1__clk0, VCC, , G1L230, ~GND, , , G1L229);

--G1L204 is Sdram_Control_4Port:u6|rRD1_ADDR[8]~1620
--operation mode is arithmetic

G1L204 = CARRY(G1_rRD1_ADDR[8]);


--G1_rWR2_ADDR[8] is Sdram_Control_4Port:u6|rWR2_ADDR[8]
--operation mode is normal

G1_rWR2_ADDR[8]_lut_out = G1L109 & D1_oRST_0 & G1L33;
G1_rWR2_ADDR[8] = DFFEAS(G1_rWR2_ADDR[8]_lut_out, LB1__clk0, VCC, , G1L308, , , , );


--G1_rRD2_ADDR[8] is Sdram_Control_4Port:u6|rRD2_ADDR[8]
--operation mode is arithmetic

G1_rRD2_ADDR[8]_lut_out = !G1_rRD2_ADDR[8];
G1_rRD2_ADDR[8] = DFFEAS(G1_rRD2_ADDR[8]_lut_out, LB1__clk0, VCC, , G1L260, ~GND, , , G1L259);

--G1L240 is Sdram_Control_4Port:u6|rRD2_ADDR[8]~1608
--operation mode is arithmetic

G1L240 = CARRY(G1_rRD2_ADDR[8]);


--G1L154 is Sdram_Control_4Port:u6|mADDR~368
--operation mode is normal

G1L154 = G1L150 & (!G1L195) # !G1L150 & (G1L195 & (G1_rRD2_ADDR[8]) # !G1L195 & G1_rWR2_ADDR[8]);


--G1_rWR1_ADDR[8] is Sdram_Control_4Port:u6|rWR1_ADDR[8]
--operation mode is arithmetic

G1_rWR1_ADDR[8]_lut_out = !G1_rWR1_ADDR[8];
G1_rWR1_ADDR[8] = DFFEAS(G1_rWR1_ADDR[8]_lut_out, LB1__clk0, VCC, , G1L282, , , G1L281, );

--G1L274 is Sdram_Control_4Port:u6|rWR1_ADDR[8]~1096
--operation mode is arithmetic

G1L274 = CARRY(G1_rWR1_ADDR[8]);


--G1_rWR2_ADDR[9] is Sdram_Control_4Port:u6|rWR2_ADDR[9]
--operation mode is normal

G1_rWR2_ADDR[9]_lut_out = G1L111 & D1_oRST_0 & G1L33;
G1_rWR2_ADDR[9] = DFFEAS(G1_rWR2_ADDR[9]_lut_out, LB1__clk0, VCC, , G1L308, , , , );


--G1_rRD1_ADDR[9] is Sdram_Control_4Port:u6|rRD1_ADDR[9]
--operation mode is arithmetic

G1_rRD1_ADDR[9]_carry_eqn = G1L204;
G1_rRD1_ADDR[9]_lut_out = G1_rRD1_ADDR[9] $ (G1_rRD1_ADDR[9]_carry_eqn);
G1_rRD1_ADDR[9] = DFFEAS(G1_rRD1_ADDR[9]_lut_out, LB1__clk0, VCC, , G1L230, ~GND, , , G1L229);

--G1L206 is Sdram_Control_4Port:u6|rRD1_ADDR[9]~1624
--operation mode is arithmetic

G1L206 = CARRY(!G1L204 # !G1_rRD1_ADDR[9]);


--G1_rRD2_ADDR[9] is Sdram_Control_4Port:u6|rRD2_ADDR[9]
--operation mode is arithmetic

G1_rRD2_ADDR[9]_carry_eqn = G1L240;
G1_rRD2_ADDR[9]_lut_out = G1_rRD2_ADDR[9] $ (G1_rRD2_ADDR[9]_carry_eqn);
G1_rRD2_ADDR[9] = DFFEAS(G1_rRD2_ADDR[9]_lut_out, LB1__clk0, VCC, , G1L260, ~GND, , , G1L259);

--G1L242 is Sdram_Control_4Port:u6|rRD2_ADDR[9]~1612
--operation mode is arithmetic

G1L242 = CARRY(!G1L240 # !G1_rRD2_ADDR[9]);


--G1L155 is Sdram_Control_4Port:u6|mADDR~370
--operation mode is normal

G1L155 = G1L195 & (G1L150 & G1_rRD1_ADDR[9] # !G1L150 & (G1_rRD2_ADDR[9])) # !G1L195 & (G1L150);


--G1_rWR1_ADDR[9] is Sdram_Control_4Port:u6|rWR1_ADDR[9]
--operation mode is arithmetic

G1_rWR1_ADDR[9]_carry_eqn = G1L274;
G1_rWR1_ADDR[9]_lut_out = G1_rWR1_ADDR[9] $ (G1_rWR1_ADDR[9]_carry_eqn);
G1_rWR1_ADDR[9] = DFFEAS(G1_rWR1_ADDR[9]_lut_out, LB1__clk0, VCC, , G1L282, , , G1L281, );

--G1L276 is Sdram_Control_4Port:u6|rWR1_ADDR[9]~1100
--operation mode is arithmetic

G1L276 = CARRY(!G1L274 # !G1_rWR1_ADDR[9]);


--G1_rRD1_ADDR[10] is Sdram_Control_4Port:u6|rRD1_ADDR[10]
--operation mode is arithmetic

G1_rRD1_ADDR[10]_carry_eqn = G1L206;
G1_rRD1_ADDR[10]_lut_out = G1_rRD1_ADDR[10] $ (!G1_rRD1_ADDR[10]_carry_eqn);
G1_rRD1_ADDR[10] = DFFEAS(G1_rRD1_ADDR[10]_lut_out, LB1__clk0, VCC, , G1L230, ~GND, , , G1L229);

--G1L208 is Sdram_Control_4Port:u6|rRD1_ADDR[10]~1628
--operation mode is arithmetic

G1L208 = CARRY(G1_rRD1_ADDR[10] & (!G1L206));


--G1_rWR2_ADDR[10] is Sdram_Control_4Port:u6|rWR2_ADDR[10]
--operation mode is normal

G1_rWR2_ADDR[10]_lut_out = G1L113 & D1_oRST_0 & G1L33;
G1_rWR2_ADDR[10] = DFFEAS(G1_rWR2_ADDR[10]_lut_out, LB1__clk0, VCC, , G1L308, , , , );


--G1_rRD2_ADDR[10] is Sdram_Control_4Port:u6|rRD2_ADDR[10]
--operation mode is arithmetic

G1_rRD2_ADDR[10]_carry_eqn = G1L242;
G1_rRD2_ADDR[10]_lut_out = G1_rRD2_ADDR[10] $ (!G1_rRD2_ADDR[10]_carry_eqn);
G1_rRD2_ADDR[10] = DFFEAS(G1_rRD2_ADDR[10]_lut_out, LB1__clk0, VCC, , G1L260, ~GND, , , G1L259);

--G1L244 is Sdram_Control_4Port:u6|rRD2_ADDR[10]~1616
--operation mode is arithmetic

G1L244 = CARRY(G1_rRD2_ADDR[10] & (!G1L242));


--G1L156 is Sdram_Control_4Port:u6|mADDR~372
--operation mode is normal

G1L156 = G1L150 & (!G1L195) # !G1L150 & (G1L195 & (G1_rRD2_ADDR[10]) # !G1L195 & G1_rWR2_ADDR[10]);


--G1_rWR1_ADDR[10] is Sdram_Control_4Port:u6|rWR1_ADDR[10]
--operation mode is arithmetic

G1_rWR1_ADDR[10]_carry_eqn = G1L276;
G1_rWR1_ADDR[10]_lut_out = G1_rWR1_ADDR[10] $ (!G1_rWR1_ADDR[10]_carry_eqn);
G1_rWR1_ADDR[10] = DFFEAS(G1_rWR1_ADDR[10]_lut_out, LB1__clk0, VCC, , G1L282, , , G1L281, );

--G1L278 is Sdram_Control_4Port:u6|rWR1_ADDR[10]~1104
--operation mode is arithmetic

G1L278 = CARRY(G1_rWR1_ADDR[10] & (!G1L276));


--G1_rWR2_ADDR[11] is Sdram_Control_4Port:u6|rWR2_ADDR[11]
--operation mode is normal

G1_rWR2_ADDR[11]_lut_out = G1L115 & D1_oRST_0 & G1L33;
G1_rWR2_ADDR[11] = DFFEAS(G1_rWR2_ADDR[11]_lut_out, LB1__clk0, VCC, , G1L308, , , , );


--G1_rRD1_ADDR[11] is Sdram_Control_4Port:u6|rRD1_ADDR[11]
--operation mode is arithmetic

G1_rRD1_ADDR[11]_carry_eqn = G1L208;
G1_rRD1_ADDR[11]_lut_out = G1_rRD1_ADDR[11] $ (G1_rRD1_ADDR[11]_carry_eqn);
G1_rRD1_ADDR[11] = DFFEAS(G1_rRD1_ADDR[11]_lut_out, LB1__clk0, VCC, , G1L230, VCC, , , G1L229);

--G1L210 is Sdram_Control_4Port:u6|rRD1_ADDR[11]~1632
--operation mode is arithmetic

G1L210 = CARRY(!G1L208 # !G1_rRD1_ADDR[11]);


--G1_rRD2_ADDR[11] is Sdram_Control_4Port:u6|rRD2_ADDR[11]
--operation mode is arithmetic

G1_rRD2_ADDR[11]_carry_eqn = G1L244;
G1_rRD2_ADDR[11]_lut_out = G1_rRD2_ADDR[11] $ (G1_rRD2_ADDR[11]_carry_eqn);
G1_rRD2_ADDR[11] = DFFEAS(G1_rRD2_ADDR[11]_lut_out, LB1__clk0, VCC, , G1L260, VCC, , , G1L259);

--G1L246 is Sdram_Control_4Port:u6|rRD2_ADDR[11]~1620
--operation mode is arithmetic

G1L246 = CARRY(!G1L244 # !G1_rRD2_ADDR[11]);


--G1L157 is Sdram_Control_4Port:u6|mADDR~374
--operation mode is normal

G1L157 = G1L195 & (G1L150 & G1_rRD1_ADDR[11] # !G1L150 & (G1_rRD2_ADDR[11])) # !G1L195 & (G1L150);


--G1_rWR1_ADDR[11] is Sdram_Control_4Port:u6|rWR1_ADDR[11]
--operation mode is arithmetic

G1_rWR1_ADDR[11]_carry_eqn = G1L278;
G1_rWR1_ADDR[11]_lut_out = G1_rWR1_ADDR[11] $ (G1_rWR1_ADDR[11]_carry_eqn);
G1_rWR1_ADDR[11] = DFFEAS(G1_rWR1_ADDR[11]_lut_out, LB1__clk0, VCC, , G1L282, , , G1L281, );

--G1L284 is Sdram_Control_4Port:u6|rWR1_ADDR[11]~1108
--operation mode is arithmetic

G1L284 = CARRY(!G1L278 # !G1_rWR1_ADDR[11]);


--G1_rRD1_ADDR[12] is Sdram_Control_4Port:u6|rRD1_ADDR[12]
--operation mode is arithmetic

G1_rRD1_ADDR[12]_carry_eqn = G1L210;
G1_rRD1_ADDR[12]_lut_out = G1_rRD1_ADDR[12] $ (!G1_rRD1_ADDR[12]_carry_eqn);
G1_rRD1_ADDR[12] = DFFEAS(G1_rRD1_ADDR[12]_lut_out, LB1__clk0, VCC, , G1L230, ~GND, , , G1L229);

--G1L212 is Sdram_Control_4Port:u6|rRD1_ADDR[12]~1636
--operation mode is arithmetic

G1L212 = CARRY(G1_rRD1_ADDR[12] & (!G1L210));


--G1_rWR2_ADDR[12] is Sdram_Control_4Port:u6|rWR2_ADDR[12]
--operation mode is normal

G1_rWR2_ADDR[12]_lut_out = G1L117 & D1_oRST_0 & G1L33;
G1_rWR2_ADDR[12] = DFFEAS(G1_rWR2_ADDR[12]_lut_out, LB1__clk0, VCC, , G1L308, , , , );


--G1_rRD2_ADDR[12] is Sdram_Control_4Port:u6|rRD2_ADDR[12]
--operation mode is arithmetic

G1_rRD2_ADDR[12]_carry_eqn = G1L246;
G1_rRD2_ADDR[12]_lut_out = G1_rRD2_ADDR[12] $ (!G1_rRD2_ADDR[12]_carry_eqn);
G1_rRD2_ADDR[12] = DFFEAS(G1_rRD2_ADDR[12]_lut_out, LB1__clk0, VCC, , G1L260, ~GND, , , G1L259);

--G1L248 is Sdram_Control_4Port:u6|rRD2_ADDR[12]~1624
--operation mode is arithmetic

G1L248 = CARRY(G1_rRD2_ADDR[12] & (!G1L246));


--G1L158 is Sdram_Control_4Port:u6|mADDR~376
--operation mode is normal

G1L158 = G1L150 & (!G1L195) # !G1L150 & (G1L195 & (G1_rRD2_ADDR[12]) # !G1L195 & G1_rWR2_ADDR[12]);


--G1_rWR1_ADDR[12] is Sdram_Control_4Port:u6|rWR1_ADDR[12]
--operation mode is arithmetic

G1_rWR1_ADDR[12]_carry_eqn = G1L284;
G1_rWR1_ADDR[12]_lut_out = G1_rWR1_ADDR[12] $ (!G1_rWR1_ADDR[12]_carry_eqn);
G1_rWR1_ADDR[12] = DFFEAS(G1_rWR1_ADDR[12]_lut_out, LB1__clk0, VCC, , G1L282, , , G1L281, );

--G1L286 is Sdram_Control_4Port:u6|rWR1_ADDR[12]~1112
--operation mode is arithmetic

G1L286 = CARRY(G1_rWR1_ADDR[12] & (!G1L284));


--G1_rWR2_ADDR[13] is Sdram_Control_4Port:u6|rWR2_ADDR[13]
--operation mode is normal

G1_rWR2_ADDR[13]_lut_out = G1L119 & D1_oRST_0 & G1L33;
G1_rWR2_ADDR[13] = DFFEAS(G1_rWR2_ADDR[13]_lut_out, LB1__clk0, VCC, , G1L308, , , , );


--G1_rRD1_ADDR[13] is Sdram_Control_4Port:u6|rRD1_ADDR[13]
--operation mode is arithmetic

G1_rRD1_ADDR[13]_carry_eqn = G1L212;
G1_rRD1_ADDR[13]_lut_out = G1_rRD1_ADDR[13] $ (G1_rRD1_ADDR[13]_carry_eqn);
G1_rRD1_ADDR[13] = DFFEAS(G1_rRD1_ADDR[13]_lut_out, LB1__clk0, VCC, , G1L230, VCC, , , G1L229);

--G1L214 is Sdram_Control_4Port:u6|rRD1_ADDR[13]~1640
--operation mode is arithmetic

G1L214 = CARRY(!G1L212 # !G1_rRD1_ADDR[13]);


--G1_rRD2_ADDR[13] is Sdram_Control_4Port:u6|rRD2_ADDR[13]
--operation mode is arithmetic

G1_rRD2_ADDR[13]_carry_eqn = G1L248;
G1_rRD2_ADDR[13]_lut_out = G1_rRD2_ADDR[13] $ (G1_rRD2_ADDR[13]_carry_eqn);
G1_rRD2_ADDR[13] = DFFEAS(G1_rRD2_ADDR[13]_lut_out, LB1__clk0, VCC, , G1L260, VCC, , , G1L259);

--G1L250 is Sdram_Control_4Port:u6|rRD2_ADDR[13]~1628
--operation mode is arithmetic

G1L250 = CARRY(!G1L248 # !G1_rRD2_ADDR[13]);


--G1L159 is Sdram_Control_4Port:u6|mADDR~378
--operation mode is normal

G1L159 = G1L195 & (G1L150 & G1_rRD1_ADDR[13] # !G1L150 & (G1_rRD2_ADDR[13])) # !G1L195 & (G1L150);


--G1_rWR1_ADDR[13] is Sdram_Control_4Port:u6|rWR1_ADDR[13]
--operation mode is arithmetic

G1_rWR1_ADDR[13]_carry_eqn = G1L286;
G1_rWR1_ADDR[13]_lut_out = G1_rWR1_ADDR[13] $ (G1_rWR1_ADDR[13]_carry_eqn);
G1_rWR1_ADDR[13] = DFFEAS(G1_rWR1_ADDR[13]_lut_out, LB1__clk0, VCC, , G1L282, , , G1L281, );

--G1L288 is Sdram_Control_4Port:u6|rWR1_ADDR[13]~1116
--operation mode is arithmetic

G1L288 = CARRY(!G1L286 # !G1_rWR1_ADDR[13]);


--G1_rRD1_ADDR[14] is Sdram_Control_4Port:u6|rRD1_ADDR[14]
--operation mode is arithmetic

G1_rRD1_ADDR[14]_carry_eqn = G1L214;
G1_rRD1_ADDR[14]_lut_out = G1_rRD1_ADDR[14] $ (!G1_rRD1_ADDR[14]_carry_eqn);
G1_rRD1_ADDR[14] = DFFEAS(G1_rRD1_ADDR[14]_lut_out, LB1__clk0, VCC, , G1L230, ~GND, , , G1L229);

--G1L216 is Sdram_Control_4Port:u6|rRD1_ADDR[14]~1644
--operation mode is arithmetic

G1L216 = CARRY(G1_rRD1_ADDR[14] & (!G1L214));


--G1_rWR2_ADDR[14] is Sdram_Control_4Port:u6|rWR2_ADDR[14]
--operation mode is normal

G1_rWR2_ADDR[14]_lut_out = G1L121 & D1_oRST_0 & G1L33;
G1_rWR2_ADDR[14] = DFFEAS(G1_rWR2_ADDR[14]_lut_out, LB1__clk0, VCC, , G1L308, , , , );


--G1_rRD2_ADDR[14] is Sdram_Control_4Port:u6|rRD2_ADDR[14]
--operation mode is arithmetic

G1_rRD2_ADDR[14]_carry_eqn = G1L250;
G1_rRD2_ADDR[14]_lut_out = G1_rRD2_ADDR[14] $ (!G1_rRD2_ADDR[14]_carry_eqn);
G1_rRD2_ADDR[14] = DFFEAS(G1_rRD2_ADDR[14]_lut_out, LB1__clk0, VCC, , G1L260, ~GND, , , G1L259);

--G1L252 is Sdram_Control_4Port:u6|rRD2_ADDR[14]~1632
--operation mode is arithmetic

G1L252 = CARRY(G1_rRD2_ADDR[14] & (!G1L250));


--G1L160 is Sdram_Control_4Port:u6|mADDR~380
--operation mode is normal

G1L160 = G1L150 & (!G1L195) # !G1L150 & (G1L195 & (G1_rRD2_ADDR[14]) # !G1L195 & G1_rWR2_ADDR[14]);


--G1_rWR1_ADDR[14] is Sdram_Control_4Port:u6|rWR1_ADDR[14]
--operation mode is arithmetic

G1_rWR1_ADDR[14]_carry_eqn = G1L288;
G1_rWR1_ADDR[14]_lut_out = G1_rWR1_ADDR[14] $ (!G1_rWR1_ADDR[14]_carry_eqn);
G1_rWR1_ADDR[14] = DFFEAS(G1_rWR1_ADDR[14]_lut_out, LB1__clk0, VCC, , G1L282, , , G1L281, );

--G1L290 is Sdram_Control_4Port:u6|rWR1_ADDR[14]~1120
--operation mode is arithmetic

G1L290 = CARRY(G1_rWR1_ADDR[14] & (!G1L288));


--G1_rWR2_ADDR[15] is Sdram_Control_4Port:u6|rWR2_ADDR[15]
--operation mode is normal

G1_rWR2_ADDR[15]_lut_out = G1L123 & D1_oRST_0 & G1L33;
G1_rWR2_ADDR[15] = DFFEAS(G1_rWR2_ADDR[15]_lut_out, LB1__clk0, VCC, , G1L308, , , , );


--G1_rRD1_ADDR[15] is Sdram_Control_4Port:u6|rRD1_ADDR[15]
--operation mode is arithmetic

G1_rRD1_ADDR[15]_carry_eqn = G1L216;
G1_rRD1_ADDR[15]_lut_out = G1_rRD1_ADDR[15] $ (G1_rRD1_ADDR[15]_carry_eqn);
G1_rRD1_ADDR[15] = DFFEAS(G1_rRD1_ADDR[15]_lut_out, LB1__clk0, VCC, , G1L230, ~GND, , , G1L229);

--G1L218 is Sdram_Control_4Port:u6|rRD1_ADDR[15]~1648
--operation mode is arithmetic

G1L218 = CARRY(!G1L216 # !G1_rRD1_ADDR[15]);


--G1_rRD2_ADDR[15] is Sdram_Control_4Port:u6|rRD2_ADDR[15]
--operation mode is arithmetic

G1_rRD2_ADDR[15]_carry_eqn = G1L252;
G1_rRD2_ADDR[15]_lut_out = G1_rRD2_ADDR[15] $ (G1_rRD2_ADDR[15]_carry_eqn);
G1_rRD2_ADDR[15] = DFFEAS(G1_rRD2_ADDR[15]_lut_out, LB1__clk0, VCC, , G1L260, ~GND, , , G1L259);

--G1L254 is Sdram_Control_4Port:u6|rRD2_ADDR[15]~1636
--operation mode is arithmetic

G1L254 = CARRY(!G1L252 # !G1_rRD2_ADDR[15]);


--G1L161 is Sdram_Control_4Port:u6|mADDR~382
--operation mode is normal

G1L161 = G1L195 & (G1L150 & G1_rRD1_ADDR[15] # !G1L150 & (G1_rRD2_ADDR[15])) # !G1L195 & (G1L150);


--G1_rWR1_ADDR[15] is Sdram_Control_4Port:u6|rWR1_ADDR[15]
--operation mode is arithmetic

G1_rWR1_ADDR[15]_carry_eqn = G1L290;
G1_rWR1_ADDR[15]_lut_out = G1_rWR1_ADDR[15] $ (G1_rWR1_ADDR[15]_carry_eqn);
G1_rWR1_ADDR[15] = DFFEAS(G1_rWR1_ADDR[15]_lut_out, LB1__clk0, VCC, , G1L282, , , G1L281, );

--G1L292 is Sdram_Control_4Port:u6|rWR1_ADDR[15]~1124
--operation mode is arithmetic

G1L292 = CARRY(!G1L290 # !G1_rWR1_ADDR[15]);


--G1_rRD1_ADDR[16] is Sdram_Control_4Port:u6|rRD1_ADDR[16]
--operation mode is arithmetic

G1_rRD1_ADDR[16]_carry_eqn = G1L218;
G1_rRD1_ADDR[16]_lut_out = G1_rRD1_ADDR[16] $ (!G1_rRD1_ADDR[16]_carry_eqn);
G1_rRD1_ADDR[16] = DFFEAS(G1_rRD1_ADDR[16]_lut_out, LB1__clk0, VCC, , G1L230, ~GND, , , G1L229);

--G1L220 is Sdram_Control_4Port:u6|rRD1_ADDR[16]~1652
--operation mode is arithmetic

G1L220 = CARRY(G1_rRD1_ADDR[16] & (!G1L218));


--G1_rWR2_ADDR[16] is Sdram_Control_4Port:u6|rWR2_ADDR[16]
--operation mode is normal

G1_rWR2_ADDR[16]_lut_out = G1L125 & D1_oRST_0 & G1L33;
G1_rWR2_ADDR[16] = DFFEAS(G1_rWR2_ADDR[16]_lut_out, LB1__clk0, VCC, , G1L308, , , , );


--G1_rRD2_ADDR[16] is Sdram_Control_4Port:u6|rRD2_ADDR[16]
--operation mode is arithmetic

G1_rRD2_ADDR[16]_carry_eqn = G1L254;
G1_rRD2_ADDR[16]_lut_out = G1_rRD2_ADDR[16] $ (!G1_rRD2_ADDR[16]_carry_eqn);
G1_rRD2_ADDR[16] = DFFEAS(G1_rRD2_ADDR[16]_lut_out, LB1__clk0, VCC, , G1L260, ~GND, , , G1L259);

--G1L256 is Sdram_Control_4Port:u6|rRD2_ADDR[16]~1640
--operation mode is arithmetic

G1L256 = CARRY(G1_rRD2_ADDR[16] & (!G1L254));


--G1L162 is Sdram_Control_4Port:u6|mADDR~384
--operation mode is normal

G1L162 = G1L150 & (!G1L195) # !G1L150 & (G1L195 & (G1_rRD2_ADDR[16]) # !G1L195 & G1_rWR2_ADDR[16]);


--G1_rWR1_ADDR[16] is Sdram_Control_4Port:u6|rWR1_ADDR[16]
--operation mode is arithmetic

G1_rWR1_ADDR[16]_carry_eqn = G1L292;
G1_rWR1_ADDR[16]_lut_out = G1_rWR1_ADDR[16] $ (!G1_rWR1_ADDR[16]_carry_eqn);
G1_rWR1_ADDR[16] = DFFEAS(G1_rWR1_ADDR[16]_lut_out, LB1__clk0, VCC, , G1L282, , , G1L281, );

--G1L294 is Sdram_Control_4Port:u6|rWR1_ADDR[16]~1128
--operation mode is arithmetic

G1L294 = CARRY(G1_rWR1_ADDR[16] & (!G1L292));


--G1_rWR2_ADDR[17] is Sdram_Control_4Port:u6|rWR2_ADDR[17]
--operation mode is normal

G1_rWR2_ADDR[17]_lut_out = G1L127 & D1_oRST_0 & G1L33;
G1_rWR2_ADDR[17] = DFFEAS(G1_rWR2_ADDR[17]_lut_out, LB1__clk0, VCC, , G1L308, , , , );


--G1_rRD1_ADDR[17] is Sdram_Control_4Port:u6|rRD1_ADDR[17]
--operation mode is arithmetic

G1_rRD1_ADDR[17]_carry_eqn = G1L220;
G1_rRD1_ADDR[17]_lut_out = G1_rRD1_ADDR[17] $ (G1_rRD1_ADDR[17]_carry_eqn);
G1_rRD1_ADDR[17] = DFFEAS(G1_rRD1_ADDR[17]_lut_out, LB1__clk0, VCC, , G1L230, ~GND, , , G1L229);

--G1L222 is Sdram_Control_4Port:u6|rRD1_ADDR[17]~1656
--operation mode is arithmetic

G1L222 = CARRY(!G1L220 # !G1_rRD1_ADDR[17]);


--G1_rRD2_ADDR[17] is Sdram_Control_4Port:u6|rRD2_ADDR[17]
--operation mode is arithmetic

G1_rRD2_ADDR[17]_carry_eqn = G1L256;
G1_rRD2_ADDR[17]_lut_out = G1_rRD2_ADDR[17] $ (G1_rRD2_ADDR[17]_carry_eqn);
G1_rRD2_ADDR[17] = DFFEAS(G1_rRD2_ADDR[17]_lut_out, LB1__clk0, VCC, , G1L260, ~GND, , , G1L259);

--G1L262 is Sdram_Control_4Port:u6|rRD2_ADDR[17]~1644
--operation mode is arithmetic

G1L262 = CARRY(!G1L256 # !G1_rRD2_ADDR[17]);


--G1L163 is Sdram_Control_4Port:u6|mADDR~386
--operation mode is normal

G1L163 = G1L195 & (G1L150 & G1_rRD1_ADDR[17] # !G1L150 & (G1_rRD2_ADDR[17])) # !G1L195 & (G1L150);


--G1_rWR1_ADDR[17] is Sdram_Control_4Port:u6|rWR1_ADDR[17]
--operation mode is arithmetic

G1_rWR1_ADDR[17]_carry_eqn = G1L294;
G1_rWR1_ADDR[17]_lut_out = G1_rWR1_ADDR[17] $ (G1_rWR1_ADDR[17]_carry_eqn);
G1_rWR1_ADDR[17] = DFFEAS(G1_rWR1_ADDR[17]_lut_out, LB1__clk0, VCC, , G1L282, , , G1L281, );

--G1L296 is Sdram_Control_4Port:u6|rWR1_ADDR[17]~1132
--operation mode is arithmetic

G1L296 = CARRY(!G1L294 # !G1_rWR1_ADDR[17]);


--G1_rRD1_ADDR[18] is Sdram_Control_4Port:u6|rRD1_ADDR[18]
--operation mode is arithmetic

G1_rRD1_ADDR[18]_carry_eqn = G1L222;
G1_rRD1_ADDR[18]_lut_out = G1_rRD1_ADDR[18] $ (!G1_rRD1_ADDR[18]_carry_eqn);
G1_rRD1_ADDR[18] = DFFEAS(G1_rRD1_ADDR[18]_lut_out, LB1__clk0, VCC, , G1L230, ~GND, , , G1L229);

--G1L224 is Sdram_Control_4Port:u6|rRD1_ADDR[18]~1660
--operation mode is arithmetic

G1L224 = CARRY(G1_rRD1_ADDR[18] & (!G1L222));


--G1_rWR2_ADDR[18] is Sdram_Control_4Port:u6|rWR2_ADDR[18]
--operation mode is normal

G1_rWR2_ADDR[18]_lut_out = G1L129 & D1_oRST_0 & G1L33;
G1_rWR2_ADDR[18] = DFFEAS(G1_rWR2_ADDR[18]_lut_out, LB1__clk0, VCC, , G1L308, , , , );


--G1_rRD2_ADDR[18] is Sdram_Control_4Port:u6|rRD2_ADDR[18]
--operation mode is arithmetic

G1_rRD2_ADDR[18]_carry_eqn = G1L262;
G1_rRD2_ADDR[18]_lut_out = G1_rRD2_ADDR[18] $ (!G1_rRD2_ADDR[18]_carry_eqn);
G1_rRD2_ADDR[18] = DFFEAS(G1_rRD2_ADDR[18]_lut_out, LB1__clk0, VCC, , G1L260, ~GND, , , G1L259);

--G1L264 is Sdram_Control_4Port:u6|rRD2_ADDR[18]~1648
--operation mode is arithmetic

G1L264 = CARRY(G1_rRD2_ADDR[18] & (!G1L262));


--G1L164 is Sdram_Control_4Port:u6|mADDR~388
--operation mode is normal

G1L164 = G1L150 & (!G1L195) # !G1L150 & (G1L195 & (G1_rRD2_ADDR[18]) # !G1L195 & G1_rWR2_ADDR[18]);


--G1_rWR1_ADDR[18] is Sdram_Control_4Port:u6|rWR1_ADDR[18]
--operation mode is arithmetic

G1_rWR1_ADDR[18]_carry_eqn = G1L296;
G1_rWR1_ADDR[18]_lut_out = G1_rWR1_ADDR[18] $ (!G1_rWR1_ADDR[18]_carry_eqn);
G1_rWR1_ADDR[18] = DFFEAS(G1_rWR1_ADDR[18]_lut_out, LB1__clk0, VCC, , G1L282, , , G1L281, );

--G1L298 is Sdram_Control_4Port:u6|rWR1_ADDR[18]~1136
--operation mode is arithmetic

G1L298 = CARRY(G1_rWR1_ADDR[18] & (!G1L296));


--G1_rWR2_ADDR[19] is Sdram_Control_4Port:u6|rWR2_ADDR[19]
--operation mode is normal

G1_rWR2_ADDR[19]_lut_out = G1L131 & D1_oRST_0 & G1L33;
G1_rWR2_ADDR[19] = DFFEAS(G1_rWR2_ADDR[19]_lut_out, LB1__clk0, VCC, , G1L308, , , , );


--G1_rRD1_ADDR[19] is Sdram_Control_4Port:u6|rRD1_ADDR[19]
--operation mode is arithmetic

G1_rRD1_ADDR[19]_carry_eqn = G1L224;
G1_rRD1_ADDR[19]_lut_out = G1_rRD1_ADDR[19] $ (G1_rRD1_ADDR[19]_carry_eqn);
G1_rRD1_ADDR[19] = DFFEAS(G1_rRD1_ADDR[19]_lut_out, LB1__clk0, VCC, , G1L230, ~GND, , , G1L229);

--G1L232 is Sdram_Control_4Port:u6|rRD1_ADDR[19]~1664
--operation mode is arithmetic

G1L232 = CARRY(!G1L224 # !G1_rRD1_ADDR[19]);


--G1_rRD2_ADDR[19] is Sdram_Control_4Port:u6|rRD2_ADDR[19]
--operation mode is arithmetic

G1_rRD2_ADDR[19]_carry_eqn = G1L264;
G1_rRD2_ADDR[19]_lut_out = G1_rRD2_ADDR[19] $ (G1_rRD2_ADDR[19]_carry_eqn);
G1_rRD2_ADDR[19] = DFFEAS(G1_rRD2_ADDR[19]_lut_out, LB1__clk0, VCC, , G1L260, ~GND, , , G1L259);

--G1L266 is Sdram_Control_4Port:u6|rRD2_ADDR[19]~1652
--operation mode is arithmetic

G1L266 = CARRY(!G1L264 # !G1_rRD2_ADDR[19]);


--G1L165 is Sdram_Control_4Port:u6|mADDR~390
--operation mode is normal

G1L165 = G1L195 & (G1L150 & G1_rRD1_ADDR[19] # !G1L150 & (G1_rRD2_ADDR[19])) # !G1L195 & (G1L150);


--G1_rWR1_ADDR[19] is Sdram_Control_4Port:u6|rWR1_ADDR[19]
--operation mode is arithmetic

G1_rWR1_ADDR[19]_carry_eqn = G1L298;
G1_rWR1_ADDR[19]_lut_out = G1_rWR1_ADDR[19] $ (G1_rWR1_ADDR[19]_carry_eqn);
G1_rWR1_ADDR[19] = DFFEAS(G1_rWR1_ADDR[19]_lut_out, LB1__clk0, VCC, , G1L282, , , G1L281, );

--G1L300 is Sdram_Control_4Port:u6|rWR1_ADDR[19]~1140
--operation mode is arithmetic

G1L300 = CARRY(!G1L298 # !G1_rWR1_ADDR[19]);


--X4_dffe5a[8] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_wr_dbuw|dffe5a[8]
--operation mode is normal

X4_dffe5a[8]_carry_eqn = X4L17;
X4_dffe5a[8]_lut_out = DB2_safe_q[8] $ X6_dffe5a[8] $ X4_dffe5a[8]_carry_eqn;
X4_dffe5a[8] = DFFEAS(X4_dffe5a[8]_lut_out, CCD_PIXCLK, D1_oRST_0, , , , , , );


--X4_dffe5a[2] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_wr_dbuw|dffe5a[2]
--operation mode is arithmetic

X4_dffe5a[2]_carry_eqn = X4L5;
X4_dffe5a[2]_lut_out = DB2_safe_q[2] $ X6_dffe5a[2] $ X4_dffe5a[2]_carry_eqn;
X4_dffe5a[2] = DFFEAS(X4_dffe5a[2]_lut_out, CCD_PIXCLK, D1_oRST_0, , , , , , );

--X4L7 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_wr_dbuw|dffe5a[2]~97
--operation mode is arithmetic

X4L7 = CARRY(DB2_safe_q[2] & (!X4L5 # !X6_dffe5a[2]) # !DB2_safe_q[2] & !X6_dffe5a[2] & !X4L5);


--X4_dffe5a[3] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_wr_dbuw|dffe5a[3]
--operation mode is arithmetic

X4_dffe5a[3]_carry_eqn = X4L7;
X4_dffe5a[3]_lut_out = DB2_safe_q[3] $ X6_dffe5a[3] $ !X4_dffe5a[3]_carry_eqn;
X4_dffe5a[3] = DFFEAS(X4_dffe5a[3]_lut_out, CCD_PIXCLK, D1_oRST_0, , , , , , );

--X4L9 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_wr_dbuw|dffe5a[3]~101
--operation mode is arithmetic

X4L9 = CARRY(DB2_safe_q[3] & X6_dffe5a[3] & !X4L7 # !DB2_safe_q[3] & (X6_dffe5a[3] # !X4L7));


--X4_dffe5a[0] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_wr_dbuw|dffe5a[0]
--operation mode is arithmetic

X4_dffe5a[0]_lut_out = DB2_safe_q[0] $ X6_dffe5a[0];
X4_dffe5a[0] = DFFEAS(X4_dffe5a[0]_lut_out, CCD_PIXCLK, D1_oRST_0, , , , , , );

--X4L3 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_wr_dbuw|dffe5a[0]~105
--operation mode is arithmetic

X4L3 = CARRY(DB2_safe_q[0] # !X6_dffe5a[0]);


--X4_dffe5a[1] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_wr_dbuw|dffe5a[1]
--operation mode is arithmetic

X4_dffe5a[1]_carry_eqn = X4L3;
X4_dffe5a[1]_lut_out = DB2_safe_q[1] $ X6_dffe5a[1] $ !X4_dffe5a[1]_carry_eqn;
X4_dffe5a[1] = DFFEAS(X4_dffe5a[1]_lut_out, CCD_PIXCLK, D1_oRST_0, , , , , , );

--X4L5 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_wr_dbuw|dffe5a[1]~109
--operation mode is arithmetic

X4L5 = CARRY(DB2_safe_q[1] & X6_dffe5a[1] & !X4L3 # !DB2_safe_q[1] & (X6_dffe5a[1] # !X4L3));


--GB1L2 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_fefifo_htc:write_state|cmp_full_ageb~61
--operation mode is normal

GB1L2 = X4_dffe5a[2] & X4_dffe5a[3] & (X4_dffe5a[0] # X4_dffe5a[1]);


--X4_dffe5a[4] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_wr_dbuw|dffe5a[4]
--operation mode is arithmetic

X4_dffe5a[4]_carry_eqn = X4L9;
X4_dffe5a[4]_lut_out = DB2_safe_q[4] $ X6_dffe5a[4] $ X4_dffe5a[4]_carry_eqn;
X4_dffe5a[4] = DFFEAS(X4_dffe5a[4]_lut_out, CCD_PIXCLK, D1_oRST_0, , , , , , );

--X4L11 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_wr_dbuw|dffe5a[4]~113
--operation mode is arithmetic

X4L11 = CARRY(DB2_safe_q[4] & (!X4L9 # !X6_dffe5a[4]) # !DB2_safe_q[4] & !X6_dffe5a[4] & !X4L9);


--X4_dffe5a[5] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_wr_dbuw|dffe5a[5]
--operation mode is arithmetic

X4_dffe5a[5]_carry_eqn = X4L11;
X4_dffe5a[5]_lut_out = DB2_safe_q[5] $ X6_dffe5a[5] $ !X4_dffe5a[5]_carry_eqn;
X4_dffe5a[5] = DFFEAS(X4_dffe5a[5]_lut_out, CCD_PIXCLK, D1_oRST_0, , , , , , );

--X4L13 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_wr_dbuw|dffe5a[5]~117
--operation mode is arithmetic

X4L13 = CARRY(DB2_safe_q[5] & X6_dffe5a[5] & !X4L11 # !DB2_safe_q[5] & (X6_dffe5a[5] # !X4L11));


--X4_dffe5a[6] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_wr_dbuw|dffe5a[6]
--operation mode is arithmetic

X4_dffe5a[6]_carry_eqn = X4L13;
X4_dffe5a[6]_lut_out = DB2_safe_q[6] $ X6_dffe5a[6] $ X4_dffe5a[6]_carry_eqn;
X4_dffe5a[6] = DFFEAS(X4_dffe5a[6]_lut_out, CCD_PIXCLK, D1_oRST_0, , , , , , );

--X4L15 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_wr_dbuw|dffe5a[6]~121
--operation mode is arithmetic

X4L15 = CARRY(DB2_safe_q[6] & (!X4L13 # !X6_dffe5a[6]) # !DB2_safe_q[6] & !X6_dffe5a[6] & !X4L13);


--X4_dffe5a[7] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_wr_dbuw|dffe5a[7]
--operation mode is arithmetic

X4_dffe5a[7]_carry_eqn = X4L15;
X4_dffe5a[7]_lut_out = DB2_safe_q[7] $ X6_dffe5a[7] $ !X4_dffe5a[7]_carry_eqn;
X4_dffe5a[7] = DFFEAS(X4_dffe5a[7]_lut_out, CCD_PIXCLK, D1_oRST_0, , , , , , );

--X4L17 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_wr_dbuw|dffe5a[7]~125
--operation mode is arithmetic

X4L17 = CARRY(DB2_safe_q[7] & X6_dffe5a[7] & !X4L15 # !DB2_safe_q[7] & (X6_dffe5a[7] # !X4L15));


--GB1L3 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_fefifo_htc:write_state|cmp_full_ageb~62
--operation mode is normal

GB1L3 = X4_dffe5a[4] & X4_dffe5a[5] & X4_dffe5a[6] & X4_dffe5a[7];


--X2_dffe5a[0] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_rdusedw|dffe5a[0]
--operation mode is arithmetic

X2_dffe5a[0]_lut_out = DB1_safe_q[0] $ X3_dffe5a[0];
X2_dffe5a[0] = DFFEAS(X2_dffe5a[0]_lut_out, LB1__clk0, D1_oRST_0, , , , , , );

--X2L3 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_rdusedw|dffe5a[0]~171
--operation mode is arithmetic

X2L3 = CARRY(X3_dffe5a[0] # !DB1_safe_q[0]);


--X2_dffe5a[1] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_rdusedw|dffe5a[1]
--operation mode is arithmetic

X2_dffe5a[1]_carry_eqn = X2L3;
X2_dffe5a[1]_lut_out = DB1_safe_q[1] $ X3_dffe5a[1] $ !X2_dffe5a[1]_carry_eqn;
X2_dffe5a[1] = DFFEAS(X2_dffe5a[1]_lut_out, LB1__clk0, D1_oRST_0, , , , , , );

--X2L5 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_rdusedw|dffe5a[1]~175
--operation mode is arithmetic

X2L5 = CARRY(DB1_safe_q[1] & (!X2L3 # !X3_dffe5a[1]) # !DB1_safe_q[1] & !X3_dffe5a[1] & !X2L3);


--FB1_b_one is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_fefifo_ctc:read_state|b_one
--operation mode is normal

FB1_b_one_lut_out = FB1_b_non_empty & W1L2 & FB1L1 & !FB1_b_one;
FB1_b_one = DFFEAS(FB1_b_one_lut_out, LB1__clk0, D1_oRST_0, , , , , , );


--X2_dffe5a[2] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_rdusedw|dffe5a[2]
--operation mode is arithmetic

X2_dffe5a[2]_carry_eqn = X2L5;
X2_dffe5a[2]_lut_out = DB1_safe_q[2] $ X3_dffe5a[2] $ X2_dffe5a[2]_carry_eqn;
X2_dffe5a[2] = DFFEAS(X2_dffe5a[2]_lut_out, LB1__clk0, D1_oRST_0, , , , , , );

--X2L7 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_rdusedw|dffe5a[2]~179
--operation mode is arithmetic

X2L7 = CARRY(DB1_safe_q[2] & X3_dffe5a[2] & !X2L5 # !DB1_safe_q[2] & (X3_dffe5a[2] # !X2L5));


--X2_dffe5a[3] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_rdusedw|dffe5a[3]
--operation mode is arithmetic

X2_dffe5a[3]_carry_eqn = X2L7;
X2_dffe5a[3]_lut_out = DB1_safe_q[3] $ X3_dffe5a[3] $ !X2_dffe5a[3]_carry_eqn;
X2_dffe5a[3] = DFFEAS(X2_dffe5a[3]_lut_out, LB1__clk0, D1_oRST_0, , , , , , );

--X2L9 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_rdusedw|dffe5a[3]~183
--operation mode is arithmetic

X2L9 = CARRY(DB1_safe_q[3] & (!X2L7 # !X3_dffe5a[3]) # !DB1_safe_q[3] & !X3_dffe5a[3] & !X2L7);


--FB1L6 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_fefifo_ctc:read_state|is_one8~54
--operation mode is normal

FB1L6 = !X2_dffe5a[8] & !X2_dffe5a[7] & !X2_dffe5a[2] & !X2_dffe5a[3];


--X2_dffe5a[4] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_rdusedw|dffe5a[4]
--operation mode is arithmetic

X2_dffe5a[4]_carry_eqn = X2L9;
X2_dffe5a[4]_lut_out = DB1_safe_q[4] $ X3_dffe5a[4] $ X2_dffe5a[4]_carry_eqn;
X2_dffe5a[4] = DFFEAS(X2_dffe5a[4]_lut_out, LB1__clk0, D1_oRST_0, , , , , , );

--X2L11 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_rdusedw|dffe5a[4]~187
--operation mode is arithmetic

X2L11 = CARRY(DB1_safe_q[4] & X3_dffe5a[4] & !X2L9 # !DB1_safe_q[4] & (X3_dffe5a[4] # !X2L9));


--X2_dffe5a[5] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_rdusedw|dffe5a[5]
--operation mode is arithmetic

X2_dffe5a[5]_carry_eqn = X2L11;
X2_dffe5a[5]_lut_out = DB1_safe_q[5] $ X3_dffe5a[5] $ !X2_dffe5a[5]_carry_eqn;
X2_dffe5a[5] = DFFEAS(X2_dffe5a[5]_lut_out, LB1__clk0, D1_oRST_0, , , , , , );

--X2L13 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_rdusedw|dffe5a[5]~191
--operation mode is arithmetic

X2L13 = CARRY(DB1_safe_q[5] & (!X2L11 # !X3_dffe5a[5]) # !DB1_safe_q[5] & !X3_dffe5a[5] & !X2L11);


--X2_dffe5a[6] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_rdusedw|dffe5a[6]
--operation mode is arithmetic

X2_dffe5a[6]_carry_eqn = X2L13;
X2_dffe5a[6]_lut_out = DB1_safe_q[6] $ X3_dffe5a[6] $ X2_dffe5a[6]_carry_eqn;
X2_dffe5a[6] = DFFEAS(X2_dffe5a[6]_lut_out, LB1__clk0, D1_oRST_0, , , , , , );

--X2L15 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_rdusedw|dffe5a[6]~195
--operation mode is arithmetic

X2L15 = CARRY(DB1_safe_q[6] & X3_dffe5a[6] & !X2L13 # !DB1_safe_q[6] & (X3_dffe5a[6] # !X2L13));


--FB1L7 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_fefifo_ctc:read_state|is_one8~55
--operation mode is normal

FB1L7 = FB1L6 & !X2_dffe5a[4] & !X2_dffe5a[5] & !X2_dffe5a[6];


--FB1L3 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_fefifo_ctc:read_state|b_non_empty~429
--operation mode is normal

FB1L3 = !X2_dffe5a[1] & FB1L7 & (FB1_b_one # !X2_dffe5a[0]);


--W1L2 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|valid_rreq~13
--operation mode is normal

W1L2 = G1_WR_MASK[0] & G1_IN_REQ;


--FB1_llreq is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_fefifo_ctc:read_state|llreq
--operation mode is normal

FB1_llreq_lut_out = W1L1;
FB1_llreq = DFFEAS(FB1_llreq_lut_out, LB1__clk0, D1_oRST_0, , , , , , );


--FB1L1 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_fefifo_ctc:read_state|_~76
--operation mode is normal

FB1L1 = FB1L7 & (X2_dffe5a[1] & FB1_llreq & !X2_dffe5a[0] # !X2_dffe5a[1] & !FB1_llreq & X2_dffe5a[0]);


--G1L26 is Sdram_Control_4Port:u6|Equal~1125
--operation mode is normal

G1L26 = G1L16 & (!G1_ST[2] & !G1_ST[0]);


--N1_q_b[10] is RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_17i:auto_generated|altsyncram_6av:altsyncram2|q_b[10]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 1278, Port A Width: 1, Port B Depth: 1278, Port B Width: 1
--Port A Logical Depth: 1278, Port A Logical Width: 20, Port B Logical Depth: 1278, Port B Logical Width: 20
--Port A Input: Registered, Port B Input: Registered, Port B Output: Registered
N1_q_b[10]_PORT_A_data_in = N1_q_b[0];
N1_q_b[10]_PORT_A_data_in_reg = DFFE(N1_q_b[10]_PORT_A_data_in, N1_q_b[10]_clock_0, , , N1_q_b[10]_clock_enable_0);
N1_q_b[10]_PORT_A_address = BUS(P1_safe_q[0], P1_safe_q[1], P1_safe_q[2], P1_safe_q[3], P1_safe_q[4], P1_safe_q[5], P1_safe_q[6], P1_safe_q[7], P1_safe_q[8], P1_safe_q[9], P1_safe_q[10]);
N1_q_b[10]_PORT_A_address_reg = DFFE(N1_q_b[10]_PORT_A_address, N1_q_b[10]_clock_0, , , N1_q_b[10]_clock_enable_0);
N1_q_b[10]_PORT_B_address = BUS(P1_safe_q[0], P1_safe_q[1], P1_safe_q[2], P1_safe_q[3], P1_safe_q[4], P1_safe_q[5], P1_safe_q[6], P1_safe_q[7], P1_safe_q[8], P1_safe_q[9], P1_safe_q[10]);
N1_q_b[10]_PORT_B_address_reg = DFFE(N1_q_b[10]_PORT_B_address, N1_q_b[10]_clock_0, , , N1_q_b[10]_clock_enable_0);
N1_q_b[10]_PORT_A_write_enable = VCC;
N1_q_b[10]_PORT_A_write_enable_reg = DFFE(N1_q_b[10]_PORT_A_write_enable, N1_q_b[10]_clock_0, , , N1_q_b[10]_clock_enable_0);
N1_q_b[10]_PORT_B_read_enable = VCC;
N1_q_b[10]_PORT_B_read_enable_reg = DFFE(N1_q_b[10]_PORT_B_read_enable, N1_q_b[10]_clock_0, , , N1_q_b[10]_clock_enable_0);
N1_q_b[10]_clock_0 = CCD_PIXCLK;
N1_q_b[10]_clock_enable_0 = E1_oDVAL;
N1_q_b[10]_PORT_B_data_out = MEMORY(N1_q_b[10]_PORT_A_data_in_reg, , N1_q_b[10]_PORT_A_address_reg, N1_q_b[10]_PORT_B_address_reg, N1_q_b[10]_PORT_A_write_enable_reg, N1_q_b[10]_PORT_B_read_enable_reg, , , N1_q_b[10]_clock_0, , N1_q_b[10]_clock_enable_0, , , );
N1_q_b[10]_PORT_B_data_out_reg = DFFE(N1_q_b[10]_PORT_B_data_out, N1_q_b[10]_clock_0, , , N1_q_b[10]_clock_enable_0);
N1_q_b[10] = N1_q_b[10]_PORT_B_data_out_reg[0];


--F1_mDATAd_1[0] is RAW2RGB:u4|mDATAd_1[0]
--operation mode is normal

F1_mDATAd_1[0]_lut_out = N1_q_b[0];
F1_mDATAd_1[0] = DFFEAS(F1_mDATAd_1[0]_lut_out, CCD_PIXCLK, D1_oRST_1, , , , , , );


--N1_q_b[0] is RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_17i:auto_generated|altsyncram_6av:altsyncram2|q_b[0]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 1278, Port A Width: 1, Port B Depth: 1278, Port B Width: 1
--Port A Logical Depth: 1278, Port A Logical Width: 20, Port B Logical Depth: 1278, Port B Logical Width: 20
--Port A Input: Registered, Port B Input: Registered, Port B Output: Registered
N1_q_b[0]_PORT_A_data_in = E1_mCCD_DATA[0];
N1_q_b[0]_PORT_A_data_in_reg = DFFE(N1_q_b[0]_PORT_A_data_in, N1_q_b[0]_clock_0, , , N1_q_b[0]_clock_enable_0);
N1_q_b[0]_PORT_A_address = BUS(P1_safe_q[0], P1_safe_q[1], P1_safe_q[2], P1_safe_q[3], P1_safe_q[4], P1_safe_q[5], P1_safe_q[6], P1_safe_q[7], P1_safe_q[8], P1_safe_q[9], P1_safe_q[10]);
N1_q_b[0]_PORT_A_address_reg = DFFE(N1_q_b[0]_PORT_A_address, N1_q_b[0]_clock_0, , , N1_q_b[0]_clock_enable_0);
N1_q_b[0]_PORT_B_address = BUS(P1_safe_q[0], P1_safe_q[1], P1_safe_q[2], P1_safe_q[3], P1_safe_q[4], P1_safe_q[5], P1_safe_q[6], P1_safe_q[7], P1_safe_q[8], P1_safe_q[9], P1_safe_q[10]);
N1_q_b[0]_PORT_B_address_reg = DFFE(N1_q_b[0]_PORT_B_address, N1_q_b[0]_clock_0, , , N1_q_b[0]_clock_enable_0);
N1_q_b[0]_PORT_A_write_enable = VCC;
N1_q_b[0]_PORT_A_write_enable_reg = DFFE(N1_q_b[0]_PORT_A_write_enable, N1_q_b[0]_clock_0, , , N1_q_b[0]_clock_enable_0);
N1_q_b[0]_PORT_B_read_enable = VCC;
N1_q_b[0]_PORT_B_read_enable_reg = DFFE(N1_q_b[0]_PORT_B_read_enable, N1_q_b[0]_clock_0, , , N1_q_b[0]_clock_enable_0);
N1_q_b[0]_clock_0 = CCD_PIXCLK;
N1_q_b[0]_clock_enable_0 = E1_oDVAL;
N1_q_b[0]_PORT_B_data_out = MEMORY(N1_q_b[0]_PORT_A_data_in_reg, , N1_q_b[0]_PORT_A_address_reg, N1_q_b[0]_PORT_B_address_reg, N1_q_b[0]_PORT_A_write_enable_reg, N1_q_b[0]_PORT_B_read_enable_reg, , , N1_q_b[0]_clock_0, , N1_q_b[0]_clock_enable_0, , , );
N1_q_b[0]_PORT_B_data_out_reg = DFFE(N1_q_b[0]_PORT_B_data_out, N1_q_b[0]_clock_0, , , N1_q_b[0]_clock_enable_0);
N1_q_b[0] = N1_q_b[0]_PORT_B_data_out_reg[0];


--F1L32 is RAW2RGB:u4|mCCD_B~150
--operation mode is normal

F1L32 = E1_Y_Cont[0] & (E1_X_Cont[0]) # !E1_Y_Cont[0] & (E1_X_Cont[0] & F1_mDATAd_1[0] # !E1_X_Cont[0] & (N1_q_b[0]));


--F1_mDATAd_0[0] is RAW2RGB:u4|mDATAd_0[0]
--operation mode is normal

F1_mDATAd_0[0]_lut_out = N1_q_b[10];
F1_mDATAd_0[0] = DFFEAS(F1_mDATAd_0[0]_lut_out, CCD_PIXCLK, D1_oRST_1, , , , , , );


--EB2_parity is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:wrptr_g|parity
--operation mode is arithmetic

EB2_parity_lut_out = W1_valid_wreq $ EB2_parity;
EB2_parity = DFFEAS(EB2_parity_lut_out, CCD_PIXCLK, D1_oRST_0, , , , , , );

--EB2L19 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:wrptr_g|parity~COUT
--operation mode is arithmetic

EB2L19 = CARRY(W1_valid_wreq & EB2_parity);


--EB1_parity is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:rdptr_g|parity
--operation mode is arithmetic

EB1_parity_lut_out = W1L1 $ EB1_parity;
EB1_parity = DFFEAS(EB1_parity_lut_out, LB1__clk0, D1_oRST_0, , , , , , );

--EB1L19 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:rdptr_g|parity~COUT
--operation mode is arithmetic

EB1L19 = CARRY(W1L1 & EB1_parity);


--X10_dffe5a[8] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_wr_dbuw|dffe5a[8]
--operation mode is normal

X10_dffe5a[8]_carry_eqn = X10L17;
X10_dffe5a[8]_lut_out = DB4_safe_q[8] $ X12_dffe5a[8] $ X10_dffe5a[8]_carry_eqn;
X10_dffe5a[8] = DFFEAS(X10_dffe5a[8]_lut_out, CCD_PIXCLK, D1_oRST_0, , , , , , );


--X10_dffe5a[2] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_wr_dbuw|dffe5a[2]
--operation mode is arithmetic

X10_dffe5a[2]_carry_eqn = X10L5;
X10_dffe5a[2]_lut_out = DB4_safe_q[2] $ X12_dffe5a[2] $ X10_dffe5a[2]_carry_eqn;
X10_dffe5a[2] = DFFEAS(X10_dffe5a[2]_lut_out, CCD_PIXCLK, D1_oRST_0, , , , , , );

--X10L7 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_wr_dbuw|dffe5a[2]~97
--operation mode is arithmetic

X10L7 = CARRY(DB4_safe_q[2] & (!X10L5 # !X12_dffe5a[2]) # !DB4_safe_q[2] & !X12_dffe5a[2] & !X10L5);


--X10_dffe5a[3] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_wr_dbuw|dffe5a[3]
--operation mode is arithmetic

X10_dffe5a[3]_carry_eqn = X10L7;
X10_dffe5a[3]_lut_out = DB4_safe_q[3] $ X12_dffe5a[3] $ !X10_dffe5a[3]_carry_eqn;
X10_dffe5a[3] = DFFEAS(X10_dffe5a[3]_lut_out, CCD_PIXCLK, D1_oRST_0, , , , , , );

--X10L9 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_wr_dbuw|dffe5a[3]~101
--operation mode is arithmetic

X10L9 = CARRY(DB4_safe_q[3] & X12_dffe5a[3] & !X10L7 # !DB4_safe_q[3] & (X12_dffe5a[3] # !X10L7));


--X10_dffe5a[0] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_wr_dbuw|dffe5a[0]
--operation mode is arithmetic

X10_dffe5a[0]_lut_out = DB4_safe_q[0] $ X12_dffe5a[0];
X10_dffe5a[0] = DFFEAS(X10_dffe5a[0]_lut_out, CCD_PIXCLK, D1_oRST_0, , , , , , );

--X10L3 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_wr_dbuw|dffe5a[0]~105
--operation mode is arithmetic

X10L3 = CARRY(DB4_safe_q[0] # !X12_dffe5a[0]);


--X10_dffe5a[1] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_wr_dbuw|dffe5a[1]
--operation mode is arithmetic

X10_dffe5a[1]_carry_eqn = X10L3;
X10_dffe5a[1]_lut_out = DB4_safe_q[1] $ X12_dffe5a[1] $ !X10_dffe5a[1]_carry_eqn;
X10_dffe5a[1] = DFFEAS(X10_dffe5a[1]_lut_out, CCD_PIXCLK, D1_oRST_0, , , , , , );

--X10L5 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_wr_dbuw|dffe5a[1]~109
--operation mode is arithmetic

X10L5 = CARRY(DB4_safe_q[1] & X12_dffe5a[1] & !X10L3 # !DB4_safe_q[1] & (X12_dffe5a[1] # !X10L3));


--GB2L2 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_fefifo_htc:write_state|cmp_full_ageb~61
--operation mode is normal

GB2L2 = X10_dffe5a[2] & X10_dffe5a[3] & (X10_dffe5a[0] # X10_dffe5a[1]);


--X10_dffe5a[4] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_wr_dbuw|dffe5a[4]
--operation mode is arithmetic

X10_dffe5a[4]_carry_eqn = X10L9;
X10_dffe5a[4]_lut_out = DB4_safe_q[4] $ X12_dffe5a[4] $ X10_dffe5a[4]_carry_eqn;
X10_dffe5a[4] = DFFEAS(X10_dffe5a[4]_lut_out, CCD_PIXCLK, D1_oRST_0, , , , , , );

--X10L11 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_wr_dbuw|dffe5a[4]~113
--operation mode is arithmetic

X10L11 = CARRY(DB4_safe_q[4] & (!X10L9 # !X12_dffe5a[4]) # !DB4_safe_q[4] & !X12_dffe5a[4] & !X10L9);


--X10_dffe5a[5] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_wr_dbuw|dffe5a[5]
--operation mode is arithmetic

X10_dffe5a[5]_carry_eqn = X10L11;
X10_dffe5a[5]_lut_out = DB4_safe_q[5] $ X12_dffe5a[5] $ !X10_dffe5a[5]_carry_eqn;
X10_dffe5a[5] = DFFEAS(X10_dffe5a[5]_lut_out, CCD_PIXCLK, D1_oRST_0, , , , , , );

--X10L13 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_wr_dbuw|dffe5a[5]~117
--operation mode is arithmetic

X10L13 = CARRY(DB4_safe_q[5] & X12_dffe5a[5] & !X10L11 # !DB4_safe_q[5] & (X12_dffe5a[5] # !X10L11));


--X10_dffe5a[6] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_wr_dbuw|dffe5a[6]
--operation mode is arithmetic

X10_dffe5a[6]_carry_eqn = X10L13;
X10_dffe5a[6]_lut_out = DB4_safe_q[6] $ X12_dffe5a[6] $ X10_dffe5a[6]_carry_eqn;
X10_dffe5a[6] = DFFEAS(X10_dffe5a[6]_lut_out, CCD_PIXCLK, D1_oRST_0, , , , , , );

--X10L15 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_wr_dbuw|dffe5a[6]~121
--operation mode is arithmetic

X10L15 = CARRY(DB4_safe_q[6] & (!X10L13 # !X12_dffe5a[6]) # !DB4_safe_q[6] & !X12_dffe5a[6] & !X10L13);


--X10_dffe5a[7] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_wr_dbuw|dffe5a[7]
--operation mode is arithmetic

X10_dffe5a[7]_carry_eqn = X10L15;
X10_dffe5a[7]_lut_out = DB4_safe_q[7] $ X12_dffe5a[7] $ !X10_dffe5a[7]_carry_eqn;
X10_dffe5a[7] = DFFEAS(X10_dffe5a[7]_lut_out, CCD_PIXCLK, D1_oRST_0, , , , , , );

--X10L17 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_wr_dbuw|dffe5a[7]~125
--operation mode is arithmetic

X10L17 = CARRY(DB4_safe_q[7] & X12_dffe5a[7] & !X10L15 # !DB4_safe_q[7] & (X12_dffe5a[7] # !X10L15));


--GB2L3 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_fefifo_htc:write_state|cmp_full_ageb~62
--operation mode is normal

GB2L3 = X10_dffe5a[4] & X10_dffe5a[5] & X10_dffe5a[6] & X10_dffe5a[7];


--X8_dffe5a[0] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_rdusedw|dffe5a[0]
--operation mode is arithmetic

X8_dffe5a[0]_lut_out = DB3_safe_q[0] $ X9_dffe5a[0];
X8_dffe5a[0] = DFFEAS(X8_dffe5a[0]_lut_out, LB1__clk0, D1_oRST_0, , , , , , );

--X8L3 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_rdusedw|dffe5a[0]~171
--operation mode is arithmetic

X8L3 = CARRY(X9_dffe5a[0] # !DB3_safe_q[0]);


--X8_dffe5a[1] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_rdusedw|dffe5a[1]
--operation mode is arithmetic

X8_dffe5a[1]_carry_eqn = X8L3;
X8_dffe5a[1]_lut_out = DB3_safe_q[1] $ X9_dffe5a[1] $ !X8_dffe5a[1]_carry_eqn;
X8_dffe5a[1] = DFFEAS(X8_dffe5a[1]_lut_out, LB1__clk0, D1_oRST_0, , , , , , );

--X8L5 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_rdusedw|dffe5a[1]~175
--operation mode is arithmetic

X8L5 = CARRY(DB3_safe_q[1] & (!X8L3 # !X9_dffe5a[1]) # !DB3_safe_q[1] & !X9_dffe5a[1] & !X8L3);


--FB2_b_one is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_fefifo_ctc:read_state|b_one
--operation mode is normal

FB2_b_one_lut_out = FB2_b_non_empty & W2L2 & FB2L1 & !FB2_b_one;
FB2_b_one = DFFEAS(FB2_b_one_lut_out, LB1__clk0, D1_oRST_0, , , , , , );


--X8_dffe5a[2] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_rdusedw|dffe5a[2]
--operation mode is arithmetic

X8_dffe5a[2]_carry_eqn = X8L5;
X8_dffe5a[2]_lut_out = DB3_safe_q[2] $ X9_dffe5a[2] $ X8_dffe5a[2]_carry_eqn;
X8_dffe5a[2] = DFFEAS(X8_dffe5a[2]_lut_out, LB1__clk0, D1_oRST_0, , , , , , );

--X8L7 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_rdusedw|dffe5a[2]~179
--operation mode is arithmetic

X8L7 = CARRY(DB3_safe_q[2] & X9_dffe5a[2] & !X8L5 # !DB3_safe_q[2] & (X9_dffe5a[2] # !X8L5));


--X8_dffe5a[3] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_rdusedw|dffe5a[3]
--operation mode is arithmetic

X8_dffe5a[3]_carry_eqn = X8L7;
X8_dffe5a[3]_lut_out = DB3_safe_q[3] $ X9_dffe5a[3] $ !X8_dffe5a[3]_carry_eqn;
X8_dffe5a[3] = DFFEAS(X8_dffe5a[3]_lut_out, LB1__clk0, D1_oRST_0, , , , , , );

--X8L9 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_rdusedw|dffe5a[3]~183
--operation mode is arithmetic

X8L9 = CARRY(DB3_safe_q[3] & (!X8L7 # !X9_dffe5a[3]) # !DB3_safe_q[3] & !X9_dffe5a[3] & !X8L7);


--FB2L6 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_fefifo_ctc:read_state|is_one8~54
--operation mode is normal

FB2L6 = !X8_dffe5a[8] & !X8_dffe5a[7] & !X8_dffe5a[2] & !X8_dffe5a[3];


--X8_dffe5a[4] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_rdusedw|dffe5a[4]
--operation mode is arithmetic

X8_dffe5a[4]_carry_eqn = X8L9;
X8_dffe5a[4]_lut_out = DB3_safe_q[4] $ X9_dffe5a[4] $ X8_dffe5a[4]_carry_eqn;
X8_dffe5a[4] = DFFEAS(X8_dffe5a[4]_lut_out, LB1__clk0, D1_oRST_0, , , , , , );

--X8L11 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_rdusedw|dffe5a[4]~187
--operation mode is arithmetic

X8L11 = CARRY(DB3_safe_q[4] & X9_dffe5a[4] & !X8L9 # !DB3_safe_q[4] & (X9_dffe5a[4] # !X8L9));


--X8_dffe5a[5] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_rdusedw|dffe5a[5]
--operation mode is arithmetic

X8_dffe5a[5]_carry_eqn = X8L11;
X8_dffe5a[5]_lut_out = DB3_safe_q[5] $ X9_dffe5a[5] $ !X8_dffe5a[5]_carry_eqn;
X8_dffe5a[5] = DFFEAS(X8_dffe5a[5]_lut_out, LB1__clk0, D1_oRST_0, , , , , , );

--X8L13 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_rdusedw|dffe5a[5]~191
--operation mode is arithmetic

X8L13 = CARRY(DB3_safe_q[5] & (!X8L11 # !X9_dffe5a[5]) # !DB3_safe_q[5] & !X9_dffe5a[5] & !X8L11);


--X8_dffe5a[6] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_rdusedw|dffe5a[6]
--operation mode is arithmetic

X8_dffe5a[6]_carry_eqn = X8L13;
X8_dffe5a[6]_lut_out = DB3_safe_q[6] $ X9_dffe5a[6] $ X8_dffe5a[6]_carry_eqn;
X8_dffe5a[6] = DFFEAS(X8_dffe5a[6]_lut_out, LB1__clk0, D1_oRST_0, , , , , , );

--X8L15 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_rdusedw|dffe5a[6]~195
--operation mode is arithmetic

X8L15 = CARRY(DB3_safe_q[6] & X9_dffe5a[6] & !X8L13 # !DB3_safe_q[6] & (X9_dffe5a[6] # !X8L13));


--FB2L7 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_fefifo_ctc:read_state|is_one8~55
--operation mode is normal

FB2L7 = FB2L6 & !X8_dffe5a[4] & !X8_dffe5a[5] & !X8_dffe5a[6];


--FB2L3 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_fefifo_ctc:read_state|b_non_empty~429
--operation mode is normal

FB2L3 = !X8_dffe5a[1] & FB2L7 & (FB2_b_one # !X8_dffe5a[0]);


--W2L2 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|valid_rreq~13
--operation mode is normal

W2L2 = G1_WR_MASK[1] & G1_IN_REQ;


--FB2_llreq is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_fefifo_ctc:read_state|llreq
--operation mode is normal

FB2_llreq_lut_out = W2L1;
FB2_llreq = DFFEAS(FB2_llreq_lut_out, LB1__clk0, D1_oRST_0, , , , , , );


--FB2L1 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_fefifo_ctc:read_state|_~76
--operation mode is normal

FB2L1 = FB2L7 & (X8_dffe5a[1] & FB2_llreq & !X8_dffe5a[0] # !X8_dffe5a[1] & !FB2_llreq & X8_dffe5a[0]);


--F1L74 is RAW2RGB:u4|mCCD_R~941
--operation mode is normal

F1L74 = E1_X_Cont[0] & (E1_Y_Cont[0]) # !E1_X_Cont[0] & (E1_Y_Cont[0] & F1_mDATAd_1[0] # !E1_Y_Cont[0] & (F1_mDATAd_0[0]));


--EB4_parity is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:wrptr_g|parity
--operation mode is arithmetic

EB4_parity_lut_out = W2_valid_wreq $ EB4_parity;
EB4_parity = DFFEAS(EB4_parity_lut_out, CCD_PIXCLK, D1_oRST_0, , , , , , );

--EB4L19 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:wrptr_g|parity~COUT
--operation mode is arithmetic

EB4L19 = CARRY(W2_valid_wreq & EB4_parity);


--EB3_parity is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:rdptr_g|parity
--operation mode is arithmetic

EB3_parity_lut_out = W2L1 $ EB3_parity;
EB3_parity = DFFEAS(EB3_parity_lut_out, LB1__clk0, D1_oRST_0, , , , , , );

--EB3L19 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_graycounter_u06:rdptr_g|parity~COUT
--operation mode is arithmetic

EB3L19 = CARRY(W2L1 & EB3_parity);


--N1_q_b[11] is RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_17i:auto_generated|altsyncram_6av:altsyncram2|q_b[11]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 1278, Port A Width: 1, Port B Depth: 1278, Port B Width: 1
--Port A Logical Depth: 1278, Port A Logical Width: 20, Port B Logical Depth: 1278, Port B Logical Width: 20
--Port A Input: Registered, Port B Input: Registered, Port B Output: Registered
N1_q_b[11]_PORT_A_data_in = N1_q_b[1];
N1_q_b[11]_PORT_A_data_in_reg = DFFE(N1_q_b[11]_PORT_A_data_in, N1_q_b[11]_clock_0, , , N1_q_b[11]_clock_enable_0);
N1_q_b[11]_PORT_A_address = BUS(P1_safe_q[0], P1_safe_q[1], P1_safe_q[2], P1_safe_q[3], P1_safe_q[4], P1_safe_q[5], P1_safe_q[6], P1_safe_q[7], P1_safe_q[8], P1_safe_q[9], P1_safe_q[10]);
N1_q_b[11]_PORT_A_address_reg = DFFE(N1_q_b[11]_PORT_A_address, N1_q_b[11]_clock_0, , , N1_q_b[11]_clock_enable_0);
N1_q_b[11]_PORT_B_address = BUS(P1_safe_q[0], P1_safe_q[1], P1_safe_q[2], P1_safe_q[3], P1_safe_q[4], P1_safe_q[5], P1_safe_q[6], P1_safe_q[7], P1_safe_q[8], P1_safe_q[9], P1_safe_q[10]);
N1_q_b[11]_PORT_B_address_reg = DFFE(N1_q_b[11]_PORT_B_address, N1_q_b[11]_clock_0, , , N1_q_b[11]_clock_enable_0);
N1_q_b[11]_PORT_A_write_enable = VCC;
N1_q_b[11]_PORT_A_write_enable_reg = DFFE(N1_q_b[11]_PORT_A_write_enable, N1_q_b[11]_clock_0, , , N1_q_b[11]_clock_enable_0);
N1_q_b[11]_PORT_B_read_enable = VCC;
N1_q_b[11]_PORT_B_read_enable_reg = DFFE(N1_q_b[11]_PORT_B_read_enable, N1_q_b[11]_clock_0, , , N1_q_b[11]_clock_enable_0);
N1_q_b[11]_clock_0 = CCD_PIXCLK;
N1_q_b[11]_clock_enable_0 = E1_oDVAL;
N1_q_b[11]_PORT_B_data_out = MEMORY(N1_q_b[11]_PORT_A_data_in_reg, , N1_q_b[11]_PORT_A_address_reg, N1_q_b[11]_PORT_B_address_reg, N1_q_b[11]_PORT_A_write_enable_reg, N1_q_b[11]_PORT_B_read_enable_reg, , , N1_q_b[11]_clock_0, , N1_q_b[11]_clock_enable_0, , , );
N1_q_b[11]_PORT_B_data_out_reg = DFFE(N1_q_b[11]_PORT_B_data_out, N1_q_b[11]_clock_0, , , N1_q_b[11]_clock_enable_0);
N1_q_b[11] = N1_q_b[11]_PORT_B_data_out_reg[0];


--F1_mDATAd_1[1] is RAW2RGB:u4|mDATAd_1[1]
--operation mode is normal

F1_mDATAd_1[1]_lut_out = N1_q_b[1];
F1_mDATAd_1[1] = DFFEAS(F1_mDATAd_1[1]_lut_out, CCD_PIXCLK, D1_oRST_1, , , , , , );


--N1_q_b[1] is RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_17i:auto_generated|altsyncram_6av:altsyncram2|q_b[1]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 1278, Port A Width: 1, Port B Depth: 1278, Port B Width: 1
--Port A Logical Depth: 1278, Port A Logical Width: 20, Port B Logical Depth: 1278, Port B Logical Width: 20
--Port A Input: Registered, Port B Input: Registered, Port B Output: Registered
N1_q_b[1]_PORT_A_data_in = E1_mCCD_DATA[1];
N1_q_b[1]_PORT_A_data_in_reg = DFFE(N1_q_b[1]_PORT_A_data_in, N1_q_b[1]_clock_0, , , N1_q_b[1]_clock_enable_0);
N1_q_b[1]_PORT_A_address = BUS(P1_safe_q[0], P1_safe_q[1], P1_safe_q[2], P1_safe_q[3], P1_safe_q[4], P1_safe_q[5], P1_safe_q[6], P1_safe_q[7], P1_safe_q[8], P1_safe_q[9], P1_safe_q[10]);
N1_q_b[1]_PORT_A_address_reg = DFFE(N1_q_b[1]_PORT_A_address, N1_q_b[1]_clock_0, , , N1_q_b[1]_clock_enable_0);
N1_q_b[1]_PORT_B_address = BUS(P1_safe_q[0], P1_safe_q[1], P1_safe_q[2], P1_safe_q[3], P1_safe_q[4], P1_safe_q[5], P1_safe_q[6], P1_safe_q[7], P1_safe_q[8], P1_safe_q[9], P1_safe_q[10]);
N1_q_b[1]_PORT_B_address_reg = DFFE(N1_q_b[1]_PORT_B_address, N1_q_b[1]_clock_0, , , N1_q_b[1]_clock_enable_0);
N1_q_b[1]_PORT_A_write_enable = VCC;
N1_q_b[1]_PORT_A_write_enable_reg = DFFE(N1_q_b[1]_PORT_A_write_enable, N1_q_b[1]_clock_0, , , N1_q_b[1]_clock_enable_0);
N1_q_b[1]_PORT_B_read_enable = VCC;
N1_q_b[1]_PORT_B_read_enable_reg = DFFE(N1_q_b[1]_PORT_B_read_enable, N1_q_b[1]_clock_0, , , N1_q_b[1]_clock_enable_0);
N1_q_b[1]_clock_0 = CCD_PIXCLK;
N1_q_b[1]_clock_enable_0 = E1_oDVAL;
N1_q_b[1]_PORT_B_data_out = MEMORY(N1_q_b[1]_PORT_A_data_in_reg, , N1_q_b[1]_PORT_A_address_reg, N1_q_b[1]_PORT_B_address_reg, N1_q_b[1]_PORT_A_write_enable_reg, N1_q_b[1]_PORT_B_read_enable_reg, , , N1_q_b[1]_clock_0, , N1_q_b[1]_clock_enable_0, , , );
N1_q_b[1]_PORT_B_data_out_reg = DFFE(N1_q_b[1]_PORT_B_data_out, N1_q_b[1]_clock_0, , , N1_q_b[1]_clock_enable_0);
N1_q_b[1] = N1_q_b[1]_PORT_B_data_out_reg[0];


--F1L33 is RAW2RGB:u4|mCCD_B~152
--operation mode is normal

F1L33 = E1_Y_Cont[0] & (E1_X_Cont[0]) # !E1_Y_Cont[0] & (E1_X_Cont[0] & F1_mDATAd_1[1] # !E1_X_Cont[0] & (N1_q_b[1]));


--F1_mDATAd_0[1] is RAW2RGB:u4|mDATAd_0[1]
--operation mode is normal

F1_mDATAd_0[1]_lut_out = N1_q_b[11];
F1_mDATAd_0[1] = DFFEAS(F1_mDATAd_0[1]_lut_out, CCD_PIXCLK, D1_oRST_1, , , , , , );


--F1L75 is RAW2RGB:u4|mCCD_R~943
--operation mode is normal

F1L75 = E1_X_Cont[0] & (E1_Y_Cont[0]) # !E1_X_Cont[0] & (E1_Y_Cont[0] & F1_mDATAd_1[1] # !E1_Y_Cont[0] & (F1_mDATAd_0[1]));


--N1_q_b[12] is RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_17i:auto_generated|altsyncram_6av:altsyncram2|q_b[12]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 1278, Port A Width: 1, Port B Depth: 1278, Port B Width: 1
--Port A Logical Depth: 1278, Port A Logical Width: 20, Port B Logical Depth: 1278, Port B Logical Width: 20
--Port A Input: Registered, Port B Input: Registered, Port B Output: Registered
N1_q_b[12]_PORT_A_data_in = N1_q_b[2];
N1_q_b[12]_PORT_A_data_in_reg = DFFE(N1_q_b[12]_PORT_A_data_in, N1_q_b[12]_clock_0, , , N1_q_b[12]_clock_enable_0);
N1_q_b[12]_PORT_A_address = BUS(P1_safe_q[0], P1_safe_q[1], P1_safe_q[2], P1_safe_q[3], P1_safe_q[4], P1_safe_q[5], P1_safe_q[6], P1_safe_q[7], P1_safe_q[8], P1_safe_q[9], P1_safe_q[10]);
N1_q_b[12]_PORT_A_address_reg = DFFE(N1_q_b[12]_PORT_A_address, N1_q_b[12]_clock_0, , , N1_q_b[12]_clock_enable_0);
N1_q_b[12]_PORT_B_address = BUS(P1_safe_q[0], P1_safe_q[1], P1_safe_q[2], P1_safe_q[3], P1_safe_q[4], P1_safe_q[5], P1_safe_q[6], P1_safe_q[7], P1_safe_q[8], P1_safe_q[9], P1_safe_q[10]);
N1_q_b[12]_PORT_B_address_reg = DFFE(N1_q_b[12]_PORT_B_address, N1_q_b[12]_clock_0, , , N1_q_b[12]_clock_enable_0);
N1_q_b[12]_PORT_A_write_enable = VCC;
N1_q_b[12]_PORT_A_write_enable_reg = DFFE(N1_q_b[12]_PORT_A_write_enable, N1_q_b[12]_clock_0, , , N1_q_b[12]_clock_enable_0);
N1_q_b[12]_PORT_B_read_enable = VCC;
N1_q_b[12]_PORT_B_read_enable_reg = DFFE(N1_q_b[12]_PORT_B_read_enable, N1_q_b[12]_clock_0, , , N1_q_b[12]_clock_enable_0);
N1_q_b[12]_clock_0 = CCD_PIXCLK;
N1_q_b[12]_clock_enable_0 = E1_oDVAL;
N1_q_b[12]_PORT_B_data_out = MEMORY(N1_q_b[12]_PORT_A_data_in_reg, , N1_q_b[12]_PORT_A_address_reg, N1_q_b[12]_PORT_B_address_reg, N1_q_b[12]_PORT_A_write_enable_reg, N1_q_b[12]_PORT_B_read_enable_reg, , , N1_q_b[12]_clock_0, , N1_q_b[12]_clock_enable_0, , , );
N1_q_b[12]_PORT_B_data_out_reg = DFFE(N1_q_b[12]_PORT_B_data_out, N1_q_b[12]_clock_0, , , N1_q_b[12]_clock_enable_0);
N1_q_b[12] = N1_q_b[12]_PORT_B_data_out_reg[0];


--F1_mDATAd_1[2] is RAW2RGB:u4|mDATAd_1[2]
--operation mode is normal

F1_mDATAd_1[2]_lut_out = N1_q_b[2];
F1_mDATAd_1[2] = DFFEAS(F1_mDATAd_1[2]_lut_out, CCD_PIXCLK, D1_oRST_1, , , , , , );


--N1_q_b[2] is RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_17i:auto_generated|altsyncram_6av:altsyncram2|q_b[2]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 1278, Port A Width: 1, Port B Depth: 1278, Port B Width: 1
--Port A Logical Depth: 1278, Port A Logical Width: 20, Port B Logical Depth: 1278, Port B Logical Width: 20
--Port A Input: Registered, Port B Input: Registered, Port B Output: Registered
N1_q_b[2]_PORT_A_data_in = E1_mCCD_DATA[2];
N1_q_b[2]_PORT_A_data_in_reg = DFFE(N1_q_b[2]_PORT_A_data_in, N1_q_b[2]_clock_0, , , N1_q_b[2]_clock_enable_0);
N1_q_b[2]_PORT_A_address = BUS(P1_safe_q[0], P1_safe_q[1], P1_safe_q[2], P1_safe_q[3], P1_safe_q[4], P1_safe_q[5], P1_safe_q[6], P1_safe_q[7], P1_safe_q[8], P1_safe_q[9], P1_safe_q[10]);
N1_q_b[2]_PORT_A_address_reg = DFFE(N1_q_b[2]_PORT_A_address, N1_q_b[2]_clock_0, , , N1_q_b[2]_clock_enable_0);
N1_q_b[2]_PORT_B_address = BUS(P1_safe_q[0], P1_safe_q[1], P1_safe_q[2], P1_safe_q[3], P1_safe_q[4], P1_safe_q[5], P1_safe_q[6], P1_safe_q[7], P1_safe_q[8], P1_safe_q[9], P1_safe_q[10]);
N1_q_b[2]_PORT_B_address_reg = DFFE(N1_q_b[2]_PORT_B_address, N1_q_b[2]_clock_0, , , N1_q_b[2]_clock_enable_0);
N1_q_b[2]_PORT_A_write_enable = VCC;
N1_q_b[2]_PORT_A_write_enable_reg = DFFE(N1_q_b[2]_PORT_A_write_enable, N1_q_b[2]_clock_0, , , N1_q_b[2]_clock_enable_0);
N1_q_b[2]_PORT_B_read_enable = VCC;
N1_q_b[2]_PORT_B_read_enable_reg = DFFE(N1_q_b[2]_PORT_B_read_enable, N1_q_b[2]_clock_0, , , N1_q_b[2]_clock_enable_0);
N1_q_b[2]_clock_0 = CCD_PIXCLK;
N1_q_b[2]_clock_enable_0 = E1_oDVAL;
N1_q_b[2]_PORT_B_data_out = MEMORY(N1_q_b[2]_PORT_A_data_in_reg, , N1_q_b[2]_PORT_A_address_reg, N1_q_b[2]_PORT_B_address_reg, N1_q_b[2]_PORT_A_write_enable_reg, N1_q_b[2]_PORT_B_read_enable_reg, , , N1_q_b[2]_clock_0, , N1_q_b[2]_clock_enable_0, , , );
N1_q_b[2]_PORT_B_data_out_reg = DFFE(N1_q_b[2]_PORT_B_data_out, N1_q_b[2]_clock_0, , , N1_q_b[2]_clock_enable_0);
N1_q_b[2] = N1_q_b[2]_PORT_B_data_out_reg[0];


--F1L34 is RAW2RGB:u4|mCCD_B~154
--operation mode is normal

F1L34 = E1_Y_Cont[0] & (E1_X_Cont[0]) # !E1_Y_Cont[0] & (E1_X_Cont[0] & F1_mDATAd_1[2] # !E1_X_Cont[0] & (N1_q_b[2]));


--F1_mDATAd_0[2] is RAW2RGB:u4|mDATAd_0[2]
--operation mode is normal

F1_mDATAd_0[2]_lut_out = N1_q_b[12];
F1_mDATAd_0[2] = DFFEAS(F1_mDATAd_0[2]_lut_out, CCD_PIXCLK, D1_oRST_1, , , , , , );


--F1L76 is RAW2RGB:u4|mCCD_R~945
--operation mode is normal

F1L76 = E1_X_Cont[0] & (E1_Y_Cont[0]) # !E1_X_Cont[0] & (E1_Y_Cont[0] & F1_mDATAd_1[2] # !E1_Y_Cont[0] & (F1_mDATAd_0[2]));


--N1_q_b[13] is RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_17i:auto_generated|altsyncram_6av:altsyncram2|q_b[13]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 1278, Port A Width: 1, Port B Depth: 1278, Port B Width: 1
--Port A Logical Depth: 1278, Port A Logical Width: 20, Port B Logical Depth: 1278, Port B Logical Width: 20
--Port A Input: Registered, Port B Input: Registered, Port B Output: Registered
N1_q_b[13]_PORT_A_data_in = N1_q_b[3];
N1_q_b[13]_PORT_A_data_in_reg = DFFE(N1_q_b[13]_PORT_A_data_in, N1_q_b[13]_clock_0, , , N1_q_b[13]_clock_enable_0);
N1_q_b[13]_PORT_A_address = BUS(P1_safe_q[0], P1_safe_q[1], P1_safe_q[2], P1_safe_q[3], P1_safe_q[4], P1_safe_q[5], P1_safe_q[6], P1_safe_q[7], P1_safe_q[8], P1_safe_q[9], P1_safe_q[10]);
N1_q_b[13]_PORT_A_address_reg = DFFE(N1_q_b[13]_PORT_A_address, N1_q_b[13]_clock_0, , , N1_q_b[13]_clock_enable_0);
N1_q_b[13]_PORT_B_address = BUS(P1_safe_q[0], P1_safe_q[1], P1_safe_q[2], P1_safe_q[3], P1_safe_q[4], P1_safe_q[5], P1_safe_q[6], P1_safe_q[7], P1_safe_q[8], P1_safe_q[9], P1_safe_q[10]);
N1_q_b[13]_PORT_B_address_reg = DFFE(N1_q_b[13]_PORT_B_address, N1_q_b[13]_clock_0, , , N1_q_b[13]_clock_enable_0);
N1_q_b[13]_PORT_A_write_enable = VCC;
N1_q_b[13]_PORT_A_write_enable_reg = DFFE(N1_q_b[13]_PORT_A_write_enable, N1_q_b[13]_clock_0, , , N1_q_b[13]_clock_enable_0);
N1_q_b[13]_PORT_B_read_enable = VCC;
N1_q_b[13]_PORT_B_read_enable_reg = DFFE(N1_q_b[13]_PORT_B_read_enable, N1_q_b[13]_clock_0, , , N1_q_b[13]_clock_enable_0);
N1_q_b[13]_clock_0 = CCD_PIXCLK;
N1_q_b[13]_clock_enable_0 = E1_oDVAL;
N1_q_b[13]_PORT_B_data_out = MEMORY(N1_q_b[13]_PORT_A_data_in_reg, , N1_q_b[13]_PORT_A_address_reg, N1_q_b[13]_PORT_B_address_reg, N1_q_b[13]_PORT_A_write_enable_reg, N1_q_b[13]_PORT_B_read_enable_reg, , , N1_q_b[13]_clock_0, , N1_q_b[13]_clock_enable_0, , , );
N1_q_b[13]_PORT_B_data_out_reg = DFFE(N1_q_b[13]_PORT_B_data_out, N1_q_b[13]_clock_0, , , N1_q_b[13]_clock_enable_0);
N1_q_b[13] = N1_q_b[13]_PORT_B_data_out_reg[0];


--F1_mDATAd_1[3] is RAW2RGB:u4|mDATAd_1[3]
--operation mode is normal

F1_mDATAd_1[3]_lut_out = N1_q_b[3];
F1_mDATAd_1[3] = DFFEAS(F1_mDATAd_1[3]_lut_out, CCD_PIXCLK, D1_oRST_1, , , , , , );


--N1_q_b[3] is RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_17i:auto_generated|altsyncram_6av:altsyncram2|q_b[3]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 1278, Port A Width: 1, Port B Depth: 1278, Port B Width: 1
--Port A Logical Depth: 1278, Port A Logical Width: 20, Port B Logical Depth: 1278, Port B Logical Width: 20
--Port A Input: Registered, Port B Input: Registered, Port B Output: Registered
N1_q_b[3]_PORT_A_data_in = E1_mCCD_DATA[3];
N1_q_b[3]_PORT_A_data_in_reg = DFFE(N1_q_b[3]_PORT_A_data_in, N1_q_b[3]_clock_0, , , N1_q_b[3]_clock_enable_0);
N1_q_b[3]_PORT_A_address = BUS(P1_safe_q[0], P1_safe_q[1], P1_safe_q[2], P1_safe_q[3], P1_safe_q[4], P1_safe_q[5], P1_safe_q[6], P1_safe_q[7], P1_safe_q[8], P1_safe_q[9], P1_safe_q[10]);
N1_q_b[3]_PORT_A_address_reg = DFFE(N1_q_b[3]_PORT_A_address, N1_q_b[3]_clock_0, , , N1_q_b[3]_clock_enable_0);
N1_q_b[3]_PORT_B_address = BUS(P1_safe_q[0], P1_safe_q[1], P1_safe_q[2], P1_safe_q[3], P1_safe_q[4], P1_safe_q[5], P1_safe_q[6], P1_safe_q[7], P1_safe_q[8], P1_safe_q[9], P1_safe_q[10]);
N1_q_b[3]_PORT_B_address_reg = DFFE(N1_q_b[3]_PORT_B_address, N1_q_b[3]_clock_0, , , N1_q_b[3]_clock_enable_0);
N1_q_b[3]_PORT_A_write_enable = VCC;
N1_q_b[3]_PORT_A_write_enable_reg = DFFE(N1_q_b[3]_PORT_A_write_enable, N1_q_b[3]_clock_0, , , N1_q_b[3]_clock_enable_0);
N1_q_b[3]_PORT_B_read_enable = VCC;
N1_q_b[3]_PORT_B_read_enable_reg = DFFE(N1_q_b[3]_PORT_B_read_enable, N1_q_b[3]_clock_0, , , N1_q_b[3]_clock_enable_0);
N1_q_b[3]_clock_0 = CCD_PIXCLK;
N1_q_b[3]_clock_enable_0 = E1_oDVAL;
N1_q_b[3]_PORT_B_data_out = MEMORY(N1_q_b[3]_PORT_A_data_in_reg, , N1_q_b[3]_PORT_A_address_reg, N1_q_b[3]_PORT_B_address_reg, N1_q_b[3]_PORT_A_write_enable_reg, N1_q_b[3]_PORT_B_read_enable_reg, , , N1_q_b[3]_clock_0, , N1_q_b[3]_clock_enable_0, , , );
N1_q_b[3]_PORT_B_data_out_reg = DFFE(N1_q_b[3]_PORT_B_data_out, N1_q_b[3]_clock_0, , , N1_q_b[3]_clock_enable_0);
N1_q_b[3] = N1_q_b[3]_PORT_B_data_out_reg[0];


--F1L35 is RAW2RGB:u4|mCCD_B~156
--operation mode is normal

F1L35 = E1_Y_Cont[0] & (E1_X_Cont[0]) # !E1_Y_Cont[0] & (E1_X_Cont[0] & F1_mDATAd_1[3] # !E1_X_Cont[0] & (N1_q_b[3]));


--F1_mDATAd_0[3] is RAW2RGB:u4|mDATAd_0[3]
--operation mode is normal

F1_mDATAd_0[3]_lut_out = N1_q_b[13];
F1_mDATAd_0[3] = DFFEAS(F1_mDATAd_0[3]_lut_out, CCD_PIXCLK, D1_oRST_1, , , , , , );


--F1L77 is RAW2RGB:u4|mCCD_R~947
--operation mode is normal

F1L77 = E1_X_Cont[0] & (E1_Y_Cont[0]) # !E1_X_Cont[0] & (E1_Y_Cont[0] & F1_mDATAd_1[3] # !E1_Y_Cont[0] & (F1_mDATAd_0[3]));


--N1_q_b[14] is RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_17i:auto_generated|altsyncram_6av:altsyncram2|q_b[14]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 1278, Port A Width: 1, Port B Depth: 1278, Port B Width: 1
--Port A Logical Depth: 1278, Port A Logical Width: 20, Port B Logical Depth: 1278, Port B Logical Width: 20
--Port A Input: Registered, Port B Input: Registered, Port B Output: Registered
N1_q_b[14]_PORT_A_data_in = N1_q_b[4];
N1_q_b[14]_PORT_A_data_in_reg = DFFE(N1_q_b[14]_PORT_A_data_in, N1_q_b[14]_clock_0, , , N1_q_b[14]_clock_enable_0);
N1_q_b[14]_PORT_A_address = BUS(P1_safe_q[0], P1_safe_q[1], P1_safe_q[2], P1_safe_q[3], P1_safe_q[4], P1_safe_q[5], P1_safe_q[6], P1_safe_q[7], P1_safe_q[8], P1_safe_q[9], P1_safe_q[10]);
N1_q_b[14]_PORT_A_address_reg = DFFE(N1_q_b[14]_PORT_A_address, N1_q_b[14]_clock_0, , , N1_q_b[14]_clock_enable_0);
N1_q_b[14]_PORT_B_address = BUS(P1_safe_q[0], P1_safe_q[1], P1_safe_q[2], P1_safe_q[3], P1_safe_q[4], P1_safe_q[5], P1_safe_q[6], P1_safe_q[7], P1_safe_q[8], P1_safe_q[9], P1_safe_q[10]);
N1_q_b[14]_PORT_B_address_reg = DFFE(N1_q_b[14]_PORT_B_address, N1_q_b[14]_clock_0, , , N1_q_b[14]_clock_enable_0);
N1_q_b[14]_PORT_A_write_enable = VCC;
N1_q_b[14]_PORT_A_write_enable_reg = DFFE(N1_q_b[14]_PORT_A_write_enable, N1_q_b[14]_clock_0, , , N1_q_b[14]_clock_enable_0);
N1_q_b[14]_PORT_B_read_enable = VCC;
N1_q_b[14]_PORT_B_read_enable_reg = DFFE(N1_q_b[14]_PORT_B_read_enable, N1_q_b[14]_clock_0, , , N1_q_b[14]_clock_enable_0);
N1_q_b[14]_clock_0 = CCD_PIXCLK;
N1_q_b[14]_clock_enable_0 = E1_oDVAL;
N1_q_b[14]_PORT_B_data_out = MEMORY(N1_q_b[14]_PORT_A_data_in_reg, , N1_q_b[14]_PORT_A_address_reg, N1_q_b[14]_PORT_B_address_reg, N1_q_b[14]_PORT_A_write_enable_reg, N1_q_b[14]_PORT_B_read_enable_reg, , , N1_q_b[14]_clock_0, , N1_q_b[14]_clock_enable_0, , , );
N1_q_b[14]_PORT_B_data_out_reg = DFFE(N1_q_b[14]_PORT_B_data_out, N1_q_b[14]_clock_0, , , N1_q_b[14]_clock_enable_0);
N1_q_b[14] = N1_q_b[14]_PORT_B_data_out_reg[0];


--F1_mDATAd_1[4] is RAW2RGB:u4|mDATAd_1[4]
--operation mode is normal

F1_mDATAd_1[4]_lut_out = N1_q_b[4];
F1_mDATAd_1[4] = DFFEAS(F1_mDATAd_1[4]_lut_out, CCD_PIXCLK, D1_oRST_1, , , , , , );


--N1_q_b[4] is RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_17i:auto_generated|altsyncram_6av:altsyncram2|q_b[4]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 1278, Port A Width: 1, Port B Depth: 1278, Port B Width: 1
--Port A Logical Depth: 1278, Port A Logical Width: 20, Port B Logical Depth: 1278, Port B Logical Width: 20
--Port A Input: Registered, Port B Input: Registered, Port B Output: Registered
N1_q_b[4]_PORT_A_data_in = E1_mCCD_DATA[4];
N1_q_b[4]_PORT_A_data_in_reg = DFFE(N1_q_b[4]_PORT_A_data_in, N1_q_b[4]_clock_0, , , N1_q_b[4]_clock_enable_0);
N1_q_b[4]_PORT_A_address = BUS(P1_safe_q[0], P1_safe_q[1], P1_safe_q[2], P1_safe_q[3], P1_safe_q[4], P1_safe_q[5], P1_safe_q[6], P1_safe_q[7], P1_safe_q[8], P1_safe_q[9], P1_safe_q[10]);
N1_q_b[4]_PORT_A_address_reg = DFFE(N1_q_b[4]_PORT_A_address, N1_q_b[4]_clock_0, , , N1_q_b[4]_clock_enable_0);
N1_q_b[4]_PORT_B_address = BUS(P1_safe_q[0], P1_safe_q[1], P1_safe_q[2], P1_safe_q[3], P1_safe_q[4], P1_safe_q[5], P1_safe_q[6], P1_safe_q[7], P1_safe_q[8], P1_safe_q[9], P1_safe_q[10]);
N1_q_b[4]_PORT_B_address_reg = DFFE(N1_q_b[4]_PORT_B_address, N1_q_b[4]_clock_0, , , N1_q_b[4]_clock_enable_0);
N1_q_b[4]_PORT_A_write_enable = VCC;
N1_q_b[4]_PORT_A_write_enable_reg = DFFE(N1_q_b[4]_PORT_A_write_enable, N1_q_b[4]_clock_0, , , N1_q_b[4]_clock_enable_0);
N1_q_b[4]_PORT_B_read_enable = VCC;
N1_q_b[4]_PORT_B_read_enable_reg = DFFE(N1_q_b[4]_PORT_B_read_enable, N1_q_b[4]_clock_0, , , N1_q_b[4]_clock_enable_0);
N1_q_b[4]_clock_0 = CCD_PIXCLK;
N1_q_b[4]_clock_enable_0 = E1_oDVAL;
N1_q_b[4]_PORT_B_data_out = MEMORY(N1_q_b[4]_PORT_A_data_in_reg, , N1_q_b[4]_PORT_A_address_reg, N1_q_b[4]_PORT_B_address_reg, N1_q_b[4]_PORT_A_write_enable_reg, N1_q_b[4]_PORT_B_read_enable_reg, , , N1_q_b[4]_clock_0, , N1_q_b[4]_clock_enable_0, , , );
N1_q_b[4]_PORT_B_data_out_reg = DFFE(N1_q_b[4]_PORT_B_data_out, N1_q_b[4]_clock_0, , , N1_q_b[4]_clock_enable_0);
N1_q_b[4] = N1_q_b[4]_PORT_B_data_out_reg[0];


--F1L36 is RAW2RGB:u4|mCCD_B~158
--operation mode is normal

F1L36 = E1_Y_Cont[0] & (E1_X_Cont[0]) # !E1_Y_Cont[0] & (E1_X_Cont[0] & F1_mDATAd_1[4] # !E1_X_Cont[0] & (N1_q_b[4]));


--F1_mDATAd_0[4] is RAW2RGB:u4|mDATAd_0[4]
--operation mode is normal

F1_mDATAd_0[4]_lut_out = N1_q_b[14];
F1_mDATAd_0[4] = DFFEAS(F1_mDATAd_0[4]_lut_out, CCD_PIXCLK, D1_oRST_1, , , , , , );


--F1L78 is RAW2RGB:u4|mCCD_R~949
--operation mode is normal

F1L78 = E1_X_Cont[0] & (E1_Y_Cont[0]) # !E1_X_Cont[0] & (E1_Y_Cont[0] & F1_mDATAd_1[4] # !E1_Y_Cont[0] & (F1_mDATAd_0[4]));


--N1_q_b[15] is RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_17i:auto_generated|altsyncram_6av:altsyncram2|q_b[15]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 1278, Port A Width: 1, Port B Depth: 1278, Port B Width: 1
--Port A Logical Depth: 1278, Port A Logical Width: 20, Port B Logical Depth: 1278, Port B Logical Width: 20
--Port A Input: Registered, Port B Input: Registered, Port B Output: Registered
N1_q_b[15]_PORT_A_data_in = N1_q_b[5];
N1_q_b[15]_PORT_A_data_in_reg = DFFE(N1_q_b[15]_PORT_A_data_in, N1_q_b[15]_clock_0, , , N1_q_b[15]_clock_enable_0);
N1_q_b[15]_PORT_A_address = BUS(P1_safe_q[0], P1_safe_q[1], P1_safe_q[2], P1_safe_q[3], P1_safe_q[4], P1_safe_q[5], P1_safe_q[6], P1_safe_q[7], P1_safe_q[8], P1_safe_q[9], P1_safe_q[10]);
N1_q_b[15]_PORT_A_address_reg = DFFE(N1_q_b[15]_PORT_A_address, N1_q_b[15]_clock_0, , , N1_q_b[15]_clock_enable_0);
N1_q_b[15]_PORT_B_address = BUS(P1_safe_q[0], P1_safe_q[1], P1_safe_q[2], P1_safe_q[3], P1_safe_q[4], P1_safe_q[5], P1_safe_q[6], P1_safe_q[7], P1_safe_q[8], P1_safe_q[9], P1_safe_q[10]);
N1_q_b[15]_PORT_B_address_reg = DFFE(N1_q_b[15]_PORT_B_address, N1_q_b[15]_clock_0, , , N1_q_b[15]_clock_enable_0);
N1_q_b[15]_PORT_A_write_enable = VCC;
N1_q_b[15]_PORT_A_write_enable_reg = DFFE(N1_q_b[15]_PORT_A_write_enable, N1_q_b[15]_clock_0, , , N1_q_b[15]_clock_enable_0);
N1_q_b[15]_PORT_B_read_enable = VCC;
N1_q_b[15]_PORT_B_read_enable_reg = DFFE(N1_q_b[15]_PORT_B_read_enable, N1_q_b[15]_clock_0, , , N1_q_b[15]_clock_enable_0);
N1_q_b[15]_clock_0 = CCD_PIXCLK;
N1_q_b[15]_clock_enable_0 = E1_oDVAL;
N1_q_b[15]_PORT_B_data_out = MEMORY(N1_q_b[15]_PORT_A_data_in_reg, , N1_q_b[15]_PORT_A_address_reg, N1_q_b[15]_PORT_B_address_reg, N1_q_b[15]_PORT_A_write_enable_reg, N1_q_b[15]_PORT_B_read_enable_reg, , , N1_q_b[15]_clock_0, , N1_q_b[15]_clock_enable_0, , , );
N1_q_b[15]_PORT_B_data_out_reg = DFFE(N1_q_b[15]_PORT_B_data_out, N1_q_b[15]_clock_0, , , N1_q_b[15]_clock_enable_0);
N1_q_b[15] = N1_q_b[15]_PORT_B_data_out_reg[0];


--F1_mDATAd_1[5] is RAW2RGB:u4|mDATAd_1[5]
--operation mode is normal

F1_mDATAd_1[5]_lut_out = N1_q_b[5];
F1_mDATAd_1[5] = DFFEAS(F1_mDATAd_1[5]_lut_out, CCD_PIXCLK, D1_oRST_1, , , , , , );


--N1_q_b[5] is RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_17i:auto_generated|altsyncram_6av:altsyncram2|q_b[5]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 1278, Port A Width: 1, Port B Depth: 1278, Port B Width: 1
--Port A Logical Depth: 1278, Port A Logical Width: 20, Port B Logical Depth: 1278, Port B Logical Width: 20
--Port A Input: Registered, Port B Input: Registered, Port B Output: Registered
N1_q_b[5]_PORT_A_data_in = E1_mCCD_DATA[5];
N1_q_b[5]_PORT_A_data_in_reg = DFFE(N1_q_b[5]_PORT_A_data_in, N1_q_b[5]_clock_0, , , N1_q_b[5]_clock_enable_0);
N1_q_b[5]_PORT_A_address = BUS(P1_safe_q[0], P1_safe_q[1], P1_safe_q[2], P1_safe_q[3], P1_safe_q[4], P1_safe_q[5], P1_safe_q[6], P1_safe_q[7], P1_safe_q[8], P1_safe_q[9], P1_safe_q[10]);
N1_q_b[5]_PORT_A_address_reg = DFFE(N1_q_b[5]_PORT_A_address, N1_q_b[5]_clock_0, , , N1_q_b[5]_clock_enable_0);
N1_q_b[5]_PORT_B_address = BUS(P1_safe_q[0], P1_safe_q[1], P1_safe_q[2], P1_safe_q[3], P1_safe_q[4], P1_safe_q[5], P1_safe_q[6], P1_safe_q[7], P1_safe_q[8], P1_safe_q[9], P1_safe_q[10]);
N1_q_b[5]_PORT_B_address_reg = DFFE(N1_q_b[5]_PORT_B_address, N1_q_b[5]_clock_0, , , N1_q_b[5]_clock_enable_0);
N1_q_b[5]_PORT_A_write_enable = VCC;
N1_q_b[5]_PORT_A_write_enable_reg = DFFE(N1_q_b[5]_PORT_A_write_enable, N1_q_b[5]_clock_0, , , N1_q_b[5]_clock_enable_0);
N1_q_b[5]_PORT_B_read_enable = VCC;
N1_q_b[5]_PORT_B_read_enable_reg = DFFE(N1_q_b[5]_PORT_B_read_enable, N1_q_b[5]_clock_0, , , N1_q_b[5]_clock_enable_0);
N1_q_b[5]_clock_0 = CCD_PIXCLK;
N1_q_b[5]_clock_enable_0 = E1_oDVAL;
N1_q_b[5]_PORT_B_data_out = MEMORY(N1_q_b[5]_PORT_A_data_in_reg, , N1_q_b[5]_PORT_A_address_reg, N1_q_b[5]_PORT_B_address_reg, N1_q_b[5]_PORT_A_write_enable_reg, N1_q_b[5]_PORT_B_read_enable_reg, , , N1_q_b[5]_clock_0, , N1_q_b[5]_clock_enable_0, , , );
N1_q_b[5]_PORT_B_data_out_reg = DFFE(N1_q_b[5]_PORT_B_data_out, N1_q_b[5]_clock_0, , , N1_q_b[5]_clock_enable_0);
N1_q_b[5] = N1_q_b[5]_PORT_B_data_out_reg[0];


--F1L37 is RAW2RGB:u4|mCCD_B~160
--operation mode is normal

F1L37 = E1_Y_Cont[0] & (E1_X_Cont[0]) # !E1_Y_Cont[0] & (E1_X_Cont[0] & F1_mDATAd_1[5] # !E1_X_Cont[0] & (N1_q_b[5]));


--F1_mDATAd_0[5] is RAW2RGB:u4|mDATAd_0[5]
--operation mode is normal

F1_mDATAd_0[5]_lut_out = N1_q_b[15];
F1_mDATAd_0[5] = DFFEAS(F1_mDATAd_0[5]_lut_out, CCD_PIXCLK, D1_oRST_1, , , , , , );


--F1L79 is RAW2RGB:u4|mCCD_R~951
--operation mode is normal

F1L79 = E1_X_Cont[0] & (E1_Y_Cont[0]) # !E1_X_Cont[0] & (E1_Y_Cont[0] & F1_mDATAd_1[5] # !E1_Y_Cont[0] & (F1_mDATAd_0[5]));


--N1_q_b[16] is RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_17i:auto_generated|altsyncram_6av:altsyncram2|q_b[16]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 1278, Port A Width: 1, Port B Depth: 1278, Port B Width: 1
--Port A Logical Depth: 1278, Port A Logical Width: 20, Port B Logical Depth: 1278, Port B Logical Width: 20
--Port A Input: Registered, Port B Input: Registered, Port B Output: Registered
N1_q_b[16]_PORT_A_data_in = N1_q_b[6];
N1_q_b[16]_PORT_A_data_in_reg = DFFE(N1_q_b[16]_PORT_A_data_in, N1_q_b[16]_clock_0, , , N1_q_b[16]_clock_enable_0);
N1_q_b[16]_PORT_A_address = BUS(P1_safe_q[0], P1_safe_q[1], P1_safe_q[2], P1_safe_q[3], P1_safe_q[4], P1_safe_q[5], P1_safe_q[6], P1_safe_q[7], P1_safe_q[8], P1_safe_q[9], P1_safe_q[10]);
N1_q_b[16]_PORT_A_address_reg = DFFE(N1_q_b[16]_PORT_A_address, N1_q_b[16]_clock_0, , , N1_q_b[16]_clock_enable_0);
N1_q_b[16]_PORT_B_address = BUS(P1_safe_q[0], P1_safe_q[1], P1_safe_q[2], P1_safe_q[3], P1_safe_q[4], P1_safe_q[5], P1_safe_q[6], P1_safe_q[7], P1_safe_q[8], P1_safe_q[9], P1_safe_q[10]);
N1_q_b[16]_PORT_B_address_reg = DFFE(N1_q_b[16]_PORT_B_address, N1_q_b[16]_clock_0, , , N1_q_b[16]_clock_enable_0);
N1_q_b[16]_PORT_A_write_enable = VCC;
N1_q_b[16]_PORT_A_write_enable_reg = DFFE(N1_q_b[16]_PORT_A_write_enable, N1_q_b[16]_clock_0, , , N1_q_b[16]_clock_enable_0);
N1_q_b[16]_PORT_B_read_enable = VCC;
N1_q_b[16]_PORT_B_read_enable_reg = DFFE(N1_q_b[16]_PORT_B_read_enable, N1_q_b[16]_clock_0, , , N1_q_b[16]_clock_enable_0);
N1_q_b[16]_clock_0 = CCD_PIXCLK;
N1_q_b[16]_clock_enable_0 = E1_oDVAL;
N1_q_b[16]_PORT_B_data_out = MEMORY(N1_q_b[16]_PORT_A_data_in_reg, , N1_q_b[16]_PORT_A_address_reg, N1_q_b[16]_PORT_B_address_reg, N1_q_b[16]_PORT_A_write_enable_reg, N1_q_b[16]_PORT_B_read_enable_reg, , , N1_q_b[16]_clock_0, , N1_q_b[16]_clock_enable_0, , , );
N1_q_b[16]_PORT_B_data_out_reg = DFFE(N1_q_b[16]_PORT_B_data_out, N1_q_b[16]_clock_0, , , N1_q_b[16]_clock_enable_0);
N1_q_b[16] = N1_q_b[16]_PORT_B_data_out_reg[0];


--F1_mDATAd_1[6] is RAW2RGB:u4|mDATAd_1[6]
--operation mode is normal

F1_mDATAd_1[6]_lut_out = N1_q_b[6];
F1_mDATAd_1[6] = DFFEAS(F1_mDATAd_1[6]_lut_out, CCD_PIXCLK, D1_oRST_1, , , , , , );


--N1_q_b[6] is RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_17i:auto_generated|altsyncram_6av:altsyncram2|q_b[6]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 1278, Port A Width: 1, Port B Depth: 1278, Port B Width: 1
--Port A Logical Depth: 1278, Port A Logical Width: 20, Port B Logical Depth: 1278, Port B Logical Width: 20
--Port A Input: Registered, Port B Input: Registered, Port B Output: Registered
N1_q_b[6]_PORT_A_data_in = E1_mCCD_DATA[6];
N1_q_b[6]_PORT_A_data_in_reg = DFFE(N1_q_b[6]_PORT_A_data_in, N1_q_b[6]_clock_0, , , N1_q_b[6]_clock_enable_0);
N1_q_b[6]_PORT_A_address = BUS(P1_safe_q[0], P1_safe_q[1], P1_safe_q[2], P1_safe_q[3], P1_safe_q[4], P1_safe_q[5], P1_safe_q[6], P1_safe_q[7], P1_safe_q[8], P1_safe_q[9], P1_safe_q[10]);
N1_q_b[6]_PORT_A_address_reg = DFFE(N1_q_b[6]_PORT_A_address, N1_q_b[6]_clock_0, , , N1_q_b[6]_clock_enable_0);
N1_q_b[6]_PORT_B_address = BUS(P1_safe_q[0], P1_safe_q[1], P1_safe_q[2], P1_safe_q[3], P1_safe_q[4], P1_safe_q[5], P1_safe_q[6], P1_safe_q[7], P1_safe_q[8], P1_safe_q[9], P1_safe_q[10]);
N1_q_b[6]_PORT_B_address_reg = DFFE(N1_q_b[6]_PORT_B_address, N1_q_b[6]_clock_0, , , N1_q_b[6]_clock_enable_0);
N1_q_b[6]_PORT_A_write_enable = VCC;
N1_q_b[6]_PORT_A_write_enable_reg = DFFE(N1_q_b[6]_PORT_A_write_enable, N1_q_b[6]_clock_0, , , N1_q_b[6]_clock_enable_0);
N1_q_b[6]_PORT_B_read_enable = VCC;
N1_q_b[6]_PORT_B_read_enable_reg = DFFE(N1_q_b[6]_PORT_B_read_enable, N1_q_b[6]_clock_0, , , N1_q_b[6]_clock_enable_0);
N1_q_b[6]_clock_0 = CCD_PIXCLK;
N1_q_b[6]_clock_enable_0 = E1_oDVAL;
N1_q_b[6]_PORT_B_data_out = MEMORY(N1_q_b[6]_PORT_A_data_in_reg, , N1_q_b[6]_PORT_A_address_reg, N1_q_b[6]_PORT_B_address_reg, N1_q_b[6]_PORT_A_write_enable_reg, N1_q_b[6]_PORT_B_read_enable_reg, , , N1_q_b[6]_clock_0, , N1_q_b[6]_clock_enable_0, , , );
N1_q_b[6]_PORT_B_data_out_reg = DFFE(N1_q_b[6]_PORT_B_data_out, N1_q_b[6]_clock_0, , , N1_q_b[6]_clock_enable_0);
N1_q_b[6] = N1_q_b[6]_PORT_B_data_out_reg[0];


--F1L38 is RAW2RGB:u4|mCCD_B~162
--operation mode is normal

F1L38 = E1_Y_Cont[0] & (E1_X_Cont[0]) # !E1_Y_Cont[0] & (E1_X_Cont[0] & F1_mDATAd_1[6] # !E1_X_Cont[0] & (N1_q_b[6]));


--F1_mDATAd_0[6] is RAW2RGB:u4|mDATAd_0[6]
--operation mode is normal

F1_mDATAd_0[6]_lut_out = N1_q_b[16];
F1_mDATAd_0[6] = DFFEAS(F1_mDATAd_0[6]_lut_out, CCD_PIXCLK, D1_oRST_1, , , , , , );


--F1L80 is RAW2RGB:u4|mCCD_R~953
--operation mode is normal

F1L80 = E1_X_Cont[0] & (E1_Y_Cont[0]) # !E1_X_Cont[0] & (E1_Y_Cont[0] & F1_mDATAd_1[6] # !E1_Y_Cont[0] & (F1_mDATAd_0[6]));


--N1_q_b[17] is RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_17i:auto_generated|altsyncram_6av:altsyncram2|q_b[17]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 1278, Port A Width: 1, Port B Depth: 1278, Port B Width: 1
--Port A Logical Depth: 1278, Port A Logical Width: 20, Port B Logical Depth: 1278, Port B Logical Width: 20
--Port A Input: Registered, Port B Input: Registered, Port B Output: Registered
N1_q_b[17]_PORT_A_data_in = N1_q_b[7];
N1_q_b[17]_PORT_A_data_in_reg = DFFE(N1_q_b[17]_PORT_A_data_in, N1_q_b[17]_clock_0, , , N1_q_b[17]_clock_enable_0);
N1_q_b[17]_PORT_A_address = BUS(P1_safe_q[0], P1_safe_q[1], P1_safe_q[2], P1_safe_q[3], P1_safe_q[4], P1_safe_q[5], P1_safe_q[6], P1_safe_q[7], P1_safe_q[8], P1_safe_q[9], P1_safe_q[10]);
N1_q_b[17]_PORT_A_address_reg = DFFE(N1_q_b[17]_PORT_A_address, N1_q_b[17]_clock_0, , , N1_q_b[17]_clock_enable_0);
N1_q_b[17]_PORT_B_address = BUS(P1_safe_q[0], P1_safe_q[1], P1_safe_q[2], P1_safe_q[3], P1_safe_q[4], P1_safe_q[5], P1_safe_q[6], P1_safe_q[7], P1_safe_q[8], P1_safe_q[9], P1_safe_q[10]);
N1_q_b[17]_PORT_B_address_reg = DFFE(N1_q_b[17]_PORT_B_address, N1_q_b[17]_clock_0, , , N1_q_b[17]_clock_enable_0);
N1_q_b[17]_PORT_A_write_enable = VCC;
N1_q_b[17]_PORT_A_write_enable_reg = DFFE(N1_q_b[17]_PORT_A_write_enable, N1_q_b[17]_clock_0, , , N1_q_b[17]_clock_enable_0);
N1_q_b[17]_PORT_B_read_enable = VCC;
N1_q_b[17]_PORT_B_read_enable_reg = DFFE(N1_q_b[17]_PORT_B_read_enable, N1_q_b[17]_clock_0, , , N1_q_b[17]_clock_enable_0);
N1_q_b[17]_clock_0 = CCD_PIXCLK;
N1_q_b[17]_clock_enable_0 = E1_oDVAL;
N1_q_b[17]_PORT_B_data_out = MEMORY(N1_q_b[17]_PORT_A_data_in_reg, , N1_q_b[17]_PORT_A_address_reg, N1_q_b[17]_PORT_B_address_reg, N1_q_b[17]_PORT_A_write_enable_reg, N1_q_b[17]_PORT_B_read_enable_reg, , , N1_q_b[17]_clock_0, , N1_q_b[17]_clock_enable_0, , , );
N1_q_b[17]_PORT_B_data_out_reg = DFFE(N1_q_b[17]_PORT_B_data_out, N1_q_b[17]_clock_0, , , N1_q_b[17]_clock_enable_0);
N1_q_b[17] = N1_q_b[17]_PORT_B_data_out_reg[0];


--F1_mDATAd_1[7] is RAW2RGB:u4|mDATAd_1[7]
--operation mode is normal

F1_mDATAd_1[7]_lut_out = N1_q_b[7];
F1_mDATAd_1[7] = DFFEAS(F1_mDATAd_1[7]_lut_out, CCD_PIXCLK, D1_oRST_1, , , , , , );


--N1_q_b[7] is RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_17i:auto_generated|altsyncram_6av:altsyncram2|q_b[7]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 1278, Port A Width: 1, Port B Depth: 1278, Port B Width: 1
--Port A Logical Depth: 1278, Port A Logical Width: 20, Port B Logical Depth: 1278, Port B Logical Width: 20
--Port A Input: Registered, Port B Input: Registered, Port B Output: Registered
N1_q_b[7]_PORT_A_data_in = E1_mCCD_DATA[7];
N1_q_b[7]_PORT_A_data_in_reg = DFFE(N1_q_b[7]_PORT_A_data_in, N1_q_b[7]_clock_0, , , N1_q_b[7]_clock_enable_0);
N1_q_b[7]_PORT_A_address = BUS(P1_safe_q[0], P1_safe_q[1], P1_safe_q[2], P1_safe_q[3], P1_safe_q[4], P1_safe_q[5], P1_safe_q[6], P1_safe_q[7], P1_safe_q[8], P1_safe_q[9], P1_safe_q[10]);
N1_q_b[7]_PORT_A_address_reg = DFFE(N1_q_b[7]_PORT_A_address, N1_q_b[7]_clock_0, , , N1_q_b[7]_clock_enable_0);
N1_q_b[7]_PORT_B_address = BUS(P1_safe_q[0], P1_safe_q[1], P1_safe_q[2], P1_safe_q[3], P1_safe_q[4], P1_safe_q[5], P1_safe_q[6], P1_safe_q[7], P1_safe_q[8], P1_safe_q[9], P1_safe_q[10]);
N1_q_b[7]_PORT_B_address_reg = DFFE(N1_q_b[7]_PORT_B_address, N1_q_b[7]_clock_0, , , N1_q_b[7]_clock_enable_0);
N1_q_b[7]_PORT_A_write_enable = VCC;
N1_q_b[7]_PORT_A_write_enable_reg = DFFE(N1_q_b[7]_PORT_A_write_enable, N1_q_b[7]_clock_0, , , N1_q_b[7]_clock_enable_0);
N1_q_b[7]_PORT_B_read_enable = VCC;
N1_q_b[7]_PORT_B_read_enable_reg = DFFE(N1_q_b[7]_PORT_B_read_enable, N1_q_b[7]_clock_0, , , N1_q_b[7]_clock_enable_0);
N1_q_b[7]_clock_0 = CCD_PIXCLK;
N1_q_b[7]_clock_enable_0 = E1_oDVAL;
N1_q_b[7]_PORT_B_data_out = MEMORY(N1_q_b[7]_PORT_A_data_in_reg, , N1_q_b[7]_PORT_A_address_reg, N1_q_b[7]_PORT_B_address_reg, N1_q_b[7]_PORT_A_write_enable_reg, N1_q_b[7]_PORT_B_read_enable_reg, , , N1_q_b[7]_clock_0, , N1_q_b[7]_clock_enable_0, , , );
N1_q_b[7]_PORT_B_data_out_reg = DFFE(N1_q_b[7]_PORT_B_data_out, N1_q_b[7]_clock_0, , , N1_q_b[7]_clock_enable_0);
N1_q_b[7] = N1_q_b[7]_PORT_B_data_out_reg[0];


--F1L39 is RAW2RGB:u4|mCCD_B~164
--operation mode is normal

F1L39 = E1_Y_Cont[0] & (E1_X_Cont[0]) # !E1_Y_Cont[0] & (E1_X_Cont[0] & F1_mDATAd_1[7] # !E1_X_Cont[0] & (N1_q_b[7]));


--F1_mDATAd_0[7] is RAW2RGB:u4|mDATAd_0[7]
--operation mode is normal

F1_mDATAd_0[7]_lut_out = N1_q_b[17];
F1_mDATAd_0[7] = DFFEAS(F1_mDATAd_0[7]_lut_out, CCD_PIXCLK, D1_oRST_1, , , , , , );


--F1L81 is RAW2RGB:u4|mCCD_R~955
--operation mode is normal

F1L81 = E1_X_Cont[0] & (E1_Y_Cont[0]) # !E1_X_Cont[0] & (E1_Y_Cont[0] & F1_mDATAd_1[7] # !E1_Y_Cont[0] & (F1_mDATAd_0[7]));


--N1_q_b[18] is RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_17i:auto_generated|altsyncram_6av:altsyncram2|q_b[18]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 1278, Port A Width: 1, Port B Depth: 1278, Port B Width: 1
--Port A Logical Depth: 1278, Port A Logical Width: 20, Port B Logical Depth: 1278, Port B Logical Width: 20
--Port A Input: Registered, Port B Input: Registered, Port B Output: Registered
N1_q_b[18]_PORT_A_data_in = N1_q_b[8];
N1_q_b[18]_PORT_A_data_in_reg = DFFE(N1_q_b[18]_PORT_A_data_in, N1_q_b[18]_clock_0, , , N1_q_b[18]_clock_enable_0);
N1_q_b[18]_PORT_A_address = BUS(P1_safe_q[0], P1_safe_q[1], P1_safe_q[2], P1_safe_q[3], P1_safe_q[4], P1_safe_q[5], P1_safe_q[6], P1_safe_q[7], P1_safe_q[8], P1_safe_q[9], P1_safe_q[10]);
N1_q_b[18]_PORT_A_address_reg = DFFE(N1_q_b[18]_PORT_A_address, N1_q_b[18]_clock_0, , , N1_q_b[18]_clock_enable_0);
N1_q_b[18]_PORT_B_address = BUS(P1_safe_q[0], P1_safe_q[1], P1_safe_q[2], P1_safe_q[3], P1_safe_q[4], P1_safe_q[5], P1_safe_q[6], P1_safe_q[7], P1_safe_q[8], P1_safe_q[9], P1_safe_q[10]);
N1_q_b[18]_PORT_B_address_reg = DFFE(N1_q_b[18]_PORT_B_address, N1_q_b[18]_clock_0, , , N1_q_b[18]_clock_enable_0);
N1_q_b[18]_PORT_A_write_enable = VCC;
N1_q_b[18]_PORT_A_write_enable_reg = DFFE(N1_q_b[18]_PORT_A_write_enable, N1_q_b[18]_clock_0, , , N1_q_b[18]_clock_enable_0);
N1_q_b[18]_PORT_B_read_enable = VCC;
N1_q_b[18]_PORT_B_read_enable_reg = DFFE(N1_q_b[18]_PORT_B_read_enable, N1_q_b[18]_clock_0, , , N1_q_b[18]_clock_enable_0);
N1_q_b[18]_clock_0 = CCD_PIXCLK;
N1_q_b[18]_clock_enable_0 = E1_oDVAL;
N1_q_b[18]_PORT_B_data_out = MEMORY(N1_q_b[18]_PORT_A_data_in_reg, , N1_q_b[18]_PORT_A_address_reg, N1_q_b[18]_PORT_B_address_reg, N1_q_b[18]_PORT_A_write_enable_reg, N1_q_b[18]_PORT_B_read_enable_reg, , , N1_q_b[18]_clock_0, , N1_q_b[18]_clock_enable_0, , , );
N1_q_b[18]_PORT_B_data_out_reg = DFFE(N1_q_b[18]_PORT_B_data_out, N1_q_b[18]_clock_0, , , N1_q_b[18]_clock_enable_0);
N1_q_b[18] = N1_q_b[18]_PORT_B_data_out_reg[0];


--F1_mDATAd_1[8] is RAW2RGB:u4|mDATAd_1[8]
--operation mode is normal

F1_mDATAd_1[8]_lut_out = N1_q_b[8];
F1_mDATAd_1[8] = DFFEAS(F1_mDATAd_1[8]_lut_out, CCD_PIXCLK, D1_oRST_1, , , , , , );


--N1_q_b[8] is RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_17i:auto_generated|altsyncram_6av:altsyncram2|q_b[8]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 1278, Port A Width: 1, Port B Depth: 1278, Port B Width: 1
--Port A Logical Depth: 1278, Port A Logical Width: 20, Port B Logical Depth: 1278, Port B Logical Width: 20
--Port A Input: Registered, Port B Input: Registered, Port B Output: Registered
N1_q_b[8]_PORT_A_data_in = E1_mCCD_DATA[8];
N1_q_b[8]_PORT_A_data_in_reg = DFFE(N1_q_b[8]_PORT_A_data_in, N1_q_b[8]_clock_0, , , N1_q_b[8]_clock_enable_0);
N1_q_b[8]_PORT_A_address = BUS(P1_safe_q[0], P1_safe_q[1], P1_safe_q[2], P1_safe_q[3], P1_safe_q[4], P1_safe_q[5], P1_safe_q[6], P1_safe_q[7], P1_safe_q[8], P1_safe_q[9], P1_safe_q[10]);
N1_q_b[8]_PORT_A_address_reg = DFFE(N1_q_b[8]_PORT_A_address, N1_q_b[8]_clock_0, , , N1_q_b[8]_clock_enable_0);
N1_q_b[8]_PORT_B_address = BUS(P1_safe_q[0], P1_safe_q[1], P1_safe_q[2], P1_safe_q[3], P1_safe_q[4], P1_safe_q[5], P1_safe_q[6], P1_safe_q[7], P1_safe_q[8], P1_safe_q[9], P1_safe_q[10]);
N1_q_b[8]_PORT_B_address_reg = DFFE(N1_q_b[8]_PORT_B_address, N1_q_b[8]_clock_0, , , N1_q_b[8]_clock_enable_0);
N1_q_b[8]_PORT_A_write_enable = VCC;
N1_q_b[8]_PORT_A_write_enable_reg = DFFE(N1_q_b[8]_PORT_A_write_enable, N1_q_b[8]_clock_0, , , N1_q_b[8]_clock_enable_0);
N1_q_b[8]_PORT_B_read_enable = VCC;
N1_q_b[8]_PORT_B_read_enable_reg = DFFE(N1_q_b[8]_PORT_B_read_enable, N1_q_b[8]_clock_0, , , N1_q_b[8]_clock_enable_0);
N1_q_b[8]_clock_0 = CCD_PIXCLK;
N1_q_b[8]_clock_enable_0 = E1_oDVAL;
N1_q_b[8]_PORT_B_data_out = MEMORY(N1_q_b[8]_PORT_A_data_in_reg, , N1_q_b[8]_PORT_A_address_reg, N1_q_b[8]_PORT_B_address_reg, N1_q_b[8]_PORT_A_write_enable_reg, N1_q_b[8]_PORT_B_read_enable_reg, , , N1_q_b[8]_clock_0, , N1_q_b[8]_clock_enable_0, , , );
N1_q_b[8]_PORT_B_data_out_reg = DFFE(N1_q_b[8]_PORT_B_data_out, N1_q_b[8]_clock_0, , , N1_q_b[8]_clock_enable_0);
N1_q_b[8] = N1_q_b[8]_PORT_B_data_out_reg[0];


--F1L40 is RAW2RGB:u4|mCCD_B~166
--operation mode is normal

F1L40 = E1_Y_Cont[0] & (E1_X_Cont[0]) # !E1_Y_Cont[0] & (E1_X_Cont[0] & F1_mDATAd_1[8] # !E1_X_Cont[0] & (N1_q_b[8]));


--F1_mDATAd_0[8] is RAW2RGB:u4|mDATAd_0[8]
--operation mode is normal

F1_mDATAd_0[8]_lut_out = N1_q_b[18];
F1_mDATAd_0[8] = DFFEAS(F1_mDATAd_0[8]_lut_out, CCD_PIXCLK, D1_oRST_1, , , , , , );


--F1L82 is RAW2RGB:u4|mCCD_R~957
--operation mode is normal

F1L82 = E1_X_Cont[0] & (E1_Y_Cont[0]) # !E1_X_Cont[0] & (E1_Y_Cont[0] & F1_mDATAd_1[8] # !E1_Y_Cont[0] & (F1_mDATAd_0[8]));


--N1_q_b[19] is RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_17i:auto_generated|altsyncram_6av:altsyncram2|q_b[19]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 1278, Port A Width: 1, Port B Depth: 1278, Port B Width: 1
--Port A Logical Depth: 1278, Port A Logical Width: 20, Port B Logical Depth: 1278, Port B Logical Width: 20
--Port A Input: Registered, Port B Input: Registered, Port B Output: Registered
N1_q_b[19]_PORT_A_data_in = N1_q_b[9];
N1_q_b[19]_PORT_A_data_in_reg = DFFE(N1_q_b[19]_PORT_A_data_in, N1_q_b[19]_clock_0, , , N1_q_b[19]_clock_enable_0);
N1_q_b[19]_PORT_A_address = BUS(P1_safe_q[0], P1_safe_q[1], P1_safe_q[2], P1_safe_q[3], P1_safe_q[4], P1_safe_q[5], P1_safe_q[6], P1_safe_q[7], P1_safe_q[8], P1_safe_q[9], P1_safe_q[10]);
N1_q_b[19]_PORT_A_address_reg = DFFE(N1_q_b[19]_PORT_A_address, N1_q_b[19]_clock_0, , , N1_q_b[19]_clock_enable_0);
N1_q_b[19]_PORT_B_address = BUS(P1_safe_q[0], P1_safe_q[1], P1_safe_q[2], P1_safe_q[3], P1_safe_q[4], P1_safe_q[5], P1_safe_q[6], P1_safe_q[7], P1_safe_q[8], P1_safe_q[9], P1_safe_q[10]);
N1_q_b[19]_PORT_B_address_reg = DFFE(N1_q_b[19]_PORT_B_address, N1_q_b[19]_clock_0, , , N1_q_b[19]_clock_enable_0);
N1_q_b[19]_PORT_A_write_enable = VCC;
N1_q_b[19]_PORT_A_write_enable_reg = DFFE(N1_q_b[19]_PORT_A_write_enable, N1_q_b[19]_clock_0, , , N1_q_b[19]_clock_enable_0);
N1_q_b[19]_PORT_B_read_enable = VCC;
N1_q_b[19]_PORT_B_read_enable_reg = DFFE(N1_q_b[19]_PORT_B_read_enable, N1_q_b[19]_clock_0, , , N1_q_b[19]_clock_enable_0);
N1_q_b[19]_clock_0 = CCD_PIXCLK;
N1_q_b[19]_clock_enable_0 = E1_oDVAL;
N1_q_b[19]_PORT_B_data_out = MEMORY(N1_q_b[19]_PORT_A_data_in_reg, , N1_q_b[19]_PORT_A_address_reg, N1_q_b[19]_PORT_B_address_reg, N1_q_b[19]_PORT_A_write_enable_reg, N1_q_b[19]_PORT_B_read_enable_reg, , , N1_q_b[19]_clock_0, , N1_q_b[19]_clock_enable_0, , , );
N1_q_b[19]_PORT_B_data_out_reg = DFFE(N1_q_b[19]_PORT_B_data_out, N1_q_b[19]_clock_0, , , N1_q_b[19]_clock_enable_0);
N1_q_b[19] = N1_q_b[19]_PORT_B_data_out_reg[0];


--F1_mDATAd_1[9] is RAW2RGB:u4|mDATAd_1[9]
--operation mode is normal

F1_mDATAd_1[9]_lut_out = N1_q_b[9];
F1_mDATAd_1[9] = DFFEAS(F1_mDATAd_1[9]_lut_out, CCD_PIXCLK, D1_oRST_1, , , , , , );


--N1_q_b[9] is RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_17i:auto_generated|altsyncram_6av:altsyncram2|q_b[9]
--RAM Block Operation Mode: Simple Dual-Port
--Port A Depth: 1278, Port A Width: 1, Port B Depth: 1278, Port B Width: 1
--Port A Logical Depth: 1278, Port A Logical Width: 20, Port B Logical Depth: 1278, Port B Logical Width: 20
--Port A Input: Registered, Port B Input: Registered, Port B Output: Registered
N1_q_b[9]_PORT_A_data_in = E1_mCCD_DATA[9];
N1_q_b[9]_PORT_A_data_in_reg = DFFE(N1_q_b[9]_PORT_A_data_in, N1_q_b[9]_clock_0, , , N1_q_b[9]_clock_enable_0);
N1_q_b[9]_PORT_A_address = BUS(P1_safe_q[0], P1_safe_q[1], P1_safe_q[2], P1_safe_q[3], P1_safe_q[4], P1_safe_q[5], P1_safe_q[6], P1_safe_q[7], P1_safe_q[8], P1_safe_q[9], P1_safe_q[10]);
N1_q_b[9]_PORT_A_address_reg = DFFE(N1_q_b[9]_PORT_A_address, N1_q_b[9]_clock_0, , , N1_q_b[9]_clock_enable_0);
N1_q_b[9]_PORT_B_address = BUS(P1_safe_q[0], P1_safe_q[1], P1_safe_q[2], P1_safe_q[3], P1_safe_q[4], P1_safe_q[5], P1_safe_q[6], P1_safe_q[7], P1_safe_q[8], P1_safe_q[9], P1_safe_q[10]);
N1_q_b[9]_PORT_B_address_reg = DFFE(N1_q_b[9]_PORT_B_address, N1_q_b[9]_clock_0, , , N1_q_b[9]_clock_enable_0);
N1_q_b[9]_PORT_A_write_enable = VCC;
N1_q_b[9]_PORT_A_write_enable_reg = DFFE(N1_q_b[9]_PORT_A_write_enable, N1_q_b[9]_clock_0, , , N1_q_b[9]_clock_enable_0);
N1_q_b[9]_PORT_B_read_enable = VCC;
N1_q_b[9]_PORT_B_read_enable_reg = DFFE(N1_q_b[9]_PORT_B_read_enable, N1_q_b[9]_clock_0, , , N1_q_b[9]_clock_enable_0);
N1_q_b[9]_clock_0 = CCD_PIXCLK;
N1_q_b[9]_clock_enable_0 = E1_oDVAL;
N1_q_b[9]_PORT_B_data_out = MEMORY(N1_q_b[9]_PORT_A_data_in_reg, , N1_q_b[9]_PORT_A_address_reg, N1_q_b[9]_PORT_B_address_reg, N1_q_b[9]_PORT_A_write_enable_reg, N1_q_b[9]_PORT_B_read_enable_reg, , , N1_q_b[9]_clock_0, , N1_q_b[9]_clock_enable_0, , , );
N1_q_b[9]_PORT_B_data_out_reg = DFFE(N1_q_b[9]_PORT_B_data_out, N1_q_b[9]_clock_0, , , N1_q_b[9]_clock_enable_0);
N1_q_b[9] = N1_q_b[9]_PORT_B_data_out_reg[0];


--F1L41 is RAW2RGB:u4|mCCD_B~168
--operation mode is normal

F1L41 = E1_Y_Cont[0] & (E1_X_Cont[0]) # !E1_Y_Cont[0] & (E1_X_Cont[0] & F1_mDATAd_1[9] # !E1_X_Cont[0] & (N1_q_b[9]));


--F1_mDATAd_0[9] is RAW2RGB:u4|mDATAd_0[9]
--operation mode is normal

F1_mDATAd_0[9]_lut_out = N1_q_b[19];
F1_mDATAd_0[9] = DFFEAS(F1_mDATAd_0[9]_lut_out, CCD_PIXCLK, D1_oRST_1, , , , , , );


--F1L83 is RAW2RGB:u4|mCCD_R~959
--operation mode is normal

F1L83 = E1_X_Cont[0] & (E1_Y_Cont[0]) # !E1_X_Cont[0] & (E1_Y_Cont[0] & F1_mDATAd_1[9] # !E1_Y_Cont[0] & (F1_mDATAd_0[9]));


--F1L1 is RAW2RGB:u4|add~1591
--operation mode is normal

F1L1 = N1_q_b[16] & (N1_q_b[6] # E1_Y_Cont[0] $ !E1_X_Cont[0]) # !N1_q_b[16] & N1_q_b[6] & (E1_Y_Cont[0] $ E1_X_Cont[0]);


--F1L2 is RAW2RGB:u4|add~1592
--operation mode is normal

F1L2 = F1_mDATAd_1[6] & (F1_mDATAd_0[6] # E1_Y_Cont[0] $ !E1_X_Cont[0]) # !F1_mDATAd_1[6] & F1_mDATAd_0[6] & (E1_Y_Cont[0] $ E1_X_Cont[0]);


--F1L3 is RAW2RGB:u4|add~1593
--operation mode is normal

F1L3 = N1_q_b[11] & (N1_q_b[1] # E1_Y_Cont[0] $ !E1_X_Cont[0]) # !N1_q_b[11] & N1_q_b[1] & (E1_Y_Cont[0] $ E1_X_Cont[0]);


--F1L4 is RAW2RGB:u4|add~1594
--operation mode is normal

F1L4 = F1_mDATAd_1[1] & (F1_mDATAd_0[1] # E1_Y_Cont[0] $ !E1_X_Cont[0]) # !F1_mDATAd_1[1] & F1_mDATAd_0[1] & (E1_Y_Cont[0] $ E1_X_Cont[0]);


--F1L45 is RAW2RGB:u4|mCCD_G[1]~899
--operation mode is arithmetic

F1L45 = CARRY(F1L19 & F1L20);


--F1L5 is RAW2RGB:u4|add~1595
--operation mode is normal

F1L5 = N1_q_b[17] & (N1_q_b[7] # E1_Y_Cont[0] $ !E1_X_Cont[0]) # !N1_q_b[17] & N1_q_b[7] & (E1_Y_Cont[0] $ E1_X_Cont[0]);


--F1L6 is RAW2RGB:u4|add~1596
--operation mode is normal

F1L6 = F1_mDATAd_1[7] & (F1_mDATAd_0[7] # E1_Y_Cont[0] $ !E1_X_Cont[0]) # !F1_mDATAd_1[7] & F1_mDATAd_0[7] & (E1_Y_Cont[0] $ E1_X_Cont[0]);


--F1L7 is RAW2RGB:u4|add~1597
--operation mode is normal

F1L7 = N1_q_b[12] & (N1_q_b[2] # E1_Y_Cont[0] $ !E1_X_Cont[0]) # !N1_q_b[12] & N1_q_b[2] & (E1_Y_Cont[0] $ E1_X_Cont[0]);


--F1L8 is RAW2RGB:u4|add~1598
--operation mode is normal

F1L8 = F1_mDATAd_1[2] & (F1_mDATAd_0[2] # E1_Y_Cont[0] $ !E1_X_Cont[0]) # !F1_mDATAd_1[2] & F1_mDATAd_0[2] & (E1_Y_Cont[0] $ E1_X_Cont[0]);


--F1L9 is RAW2RGB:u4|add~1599
--operation mode is normal

F1L9 = N1_q_b[18] & (N1_q_b[8] # E1_Y_Cont[0] $ !E1_X_Cont[0]) # !N1_q_b[18] & N1_q_b[8] & (E1_Y_Cont[0] $ E1_X_Cont[0]);


--F1L10 is RAW2RGB:u4|add~1600
--operation mode is normal

F1L10 = F1_mDATAd_1[8] & (F1_mDATAd_0[8] # E1_Y_Cont[0] $ !E1_X_Cont[0]) # !F1_mDATAd_1[8] & F1_mDATAd_0[8] & (E1_Y_Cont[0] $ E1_X_Cont[0]);


--F1L11 is RAW2RGB:u4|add~1601
--operation mode is normal

F1L11 = N1_q_b[13] & (N1_q_b[3] # E1_Y_Cont[0] $ !E1_X_Cont[0]) # !N1_q_b[13] & N1_q_b[3] & (E1_Y_Cont[0] $ E1_X_Cont[0]);


--F1L12 is RAW2RGB:u4|add~1602
--operation mode is normal

F1L12 = F1_mDATAd_1[3] & (F1_mDATAd_0[3] # E1_Y_Cont[0] $ !E1_X_Cont[0]) # !F1_mDATAd_1[3] & F1_mDATAd_0[3] & (E1_Y_Cont[0] $ E1_X_Cont[0]);


--F1L13 is RAW2RGB:u4|add~1603
--operation mode is normal

F1L13 = N1_q_b[19] & (N1_q_b[9] # E1_Y_Cont[0] $ !E1_X_Cont[0]) # !N1_q_b[19] & N1_q_b[9] & (E1_Y_Cont[0] $ E1_X_Cont[0]);


--F1L14 is RAW2RGB:u4|add~1604
--operation mode is normal

F1L14 = F1_mDATAd_1[9] & (F1_mDATAd_0[9] # E1_Y_Cont[0] $ !E1_X_Cont[0]) # !F1_mDATAd_1[9] & F1_mDATAd_0[9] & (E1_Y_Cont[0] $ E1_X_Cont[0]);


--F1L15 is RAW2RGB:u4|add~1605
--operation mode is normal

F1L15 = N1_q_b[14] & (N1_q_b[4] # E1_Y_Cont[0] $ !E1_X_Cont[0]) # !N1_q_b[14] & N1_q_b[4] & (E1_Y_Cont[0] $ E1_X_Cont[0]);


--F1L16 is RAW2RGB:u4|add~1606
--operation mode is normal

F1L16 = F1_mDATAd_1[4] & (F1_mDATAd_0[4] # E1_Y_Cont[0] $ !E1_X_Cont[0]) # !F1_mDATAd_1[4] & F1_mDATAd_0[4] & (E1_Y_Cont[0] $ E1_X_Cont[0]);


--F1L17 is RAW2RGB:u4|add~1607
--operation mode is normal

F1L17 = N1_q_b[15] & (N1_q_b[5] # E1_Y_Cont[0] $ !E1_X_Cont[0]) # !N1_q_b[15] & N1_q_b[5] & (E1_Y_Cont[0] $ E1_X_Cont[0]);


--F1L18 is RAW2RGB:u4|add~1608
--operation mode is normal

F1L18 = F1_mDATAd_1[5] & (F1_mDATAd_0[5] # E1_Y_Cont[0] $ !E1_X_Cont[0]) # !F1_mDATAd_1[5] & F1_mDATAd_0[5] & (E1_Y_Cont[0] $ E1_X_Cont[0]);


--MB1_END is I2C_CCD_Config:u7|I2C_Controller:u0|END
--operation mode is normal

MB1_END_lut_out = MB1L10 & (MB1L40Q & (MB1_END) # !MB1L40Q & !MB1L47Q) # !MB1L10 & (MB1_END);
MB1_END = DFFEAS(MB1_END_lut_out, H1_mI2C_CTRL_CLK, KEY[1], , , , , , );


--H1_mSetup_ST.0010 is I2C_CCD_Config:u7|mSetup_ST.0010
--operation mode is normal

H1_mSetup_ST.0010_lut_out = H1_mSetup_ST.0001 & H1L77 & (!MB1_END);
H1_mSetup_ST.0010 = DFFEAS(H1_mSetup_ST.0010_lut_out, H1_mI2C_CTRL_CLK, KEY[1], , H1L23, , , , );


--H1_mSetup_ST.0001 is I2C_CCD_Config:u7|mSetup_ST.0001
--operation mode is normal

H1_mSetup_ST.0001_lut_out = H1_mSetup_ST.0001 & MB1_END # !H1_mSetup_ST.0000;
H1_mSetup_ST.0001 = DFFEAS(H1_mSetup_ST.0001_lut_out, H1_mI2C_CTRL_CLK, KEY[1], , H1L23, , , , );


--H1_LUT_INDEX[1] is I2C_CCD_Config:u7|LUT_INDEX[1]
--operation mode is arithmetic

H1_LUT_INDEX[1]_carry_eqn = H1L7;
H1_LUT_INDEX[1]_lut_out = H1_LUT_INDEX[1] $ (H1_LUT_INDEX[1]_carry_eqn);
H1_LUT_INDEX[1] = DFFEAS(H1_LUT_INDEX[1]_lut_out, H1_mI2C_CTRL_CLK, KEY[1], , H1L17, , , , );

--H1L9 is I2C_CCD_Config:u7|LUT_INDEX[1]~304
--operation mode is arithmetic

H1L9 = CARRY(!H1L7 # !H1_LUT_INDEX[1]);


--H1_LUT_INDEX[2] is I2C_CCD_Config:u7|LUT_INDEX[2]
--operation mode is arithmetic

H1_LUT_INDEX[2]_carry_eqn = H1L9;
H1_LUT_INDEX[2]_lut_out = H1_LUT_INDEX[2] $ (!H1_LUT_INDEX[2]_carry_eqn);
H1_LUT_INDEX[2] = DFFEAS(H1_LUT_INDEX[2]_lut_out, H1_mI2C_CTRL_CLK, KEY[1], , H1L17, , , , );

--H1L11 is I2C_CCD_Config:u7|LUT_INDEX[2]~308
--operation mode is arithmetic

H1L11 = CARRY(H1_LUT_INDEX[2] & (!H1L9));


--H1_LUT_INDEX[3] is I2C_CCD_Config:u7|LUT_INDEX[3]
--operation mode is arithmetic

H1_LUT_INDEX[3]_carry_eqn = H1L11;
H1_LUT_INDEX[3]_lut_out = H1_LUT_INDEX[3] $ (H1_LUT_INDEX[3]_carry_eqn);
H1_LUT_INDEX[3] = DFFEAS(H1_LUT_INDEX[3]_lut_out, H1_mI2C_CTRL_CLK, KEY[1], , H1L17, , , , );

--H1L13 is I2C_CCD_Config:u7|LUT_INDEX[3]~312
--operation mode is arithmetic

H1L13 = CARRY(!H1L11 # !H1_LUT_INDEX[3]);


--H1L78 is I2C_CCD_Config:u7|reduce_or~211
--operation mode is normal

H1L78 = !H1_LUT_INDEX[1] & !H1_LUT_INDEX[2] & !H1_LUT_INDEX[3];


--H1_LUT_INDEX[0] is I2C_CCD_Config:u7|LUT_INDEX[0]
--operation mode is arithmetic

H1_LUT_INDEX[0]_lut_out = !H1_LUT_INDEX[0];
H1_LUT_INDEX[0] = DFFEAS(H1_LUT_INDEX[0]_lut_out, H1_mI2C_CTRL_CLK, KEY[1], , H1L17, , , , );

--H1L7 is I2C_CCD_Config:u7|LUT_INDEX[0]~316
--operation mode is arithmetic

H1L7 = CARRY(H1_LUT_INDEX[0]);


--H1_LUT_INDEX[4] is I2C_CCD_Config:u7|LUT_INDEX[4]
--operation mode is arithmetic

H1_LUT_INDEX[4]_carry_eqn = H1L13;
H1_LUT_INDEX[4]_lut_out = H1_LUT_INDEX[4] $ (!H1_LUT_INDEX[4]_carry_eqn);
H1_LUT_INDEX[4] = DFFEAS(H1_LUT_INDEX[4]_lut_out, H1_mI2C_CTRL_CLK, KEY[1], , H1L17, , , , );

--H1L15 is I2C_CCD_Config:u7|LUT_INDEX[4]~320
--operation mode is arithmetic

H1L15 = CARRY(H1_LUT_INDEX[4] & (!H1L13));


--H1_LUT_INDEX[5] is I2C_CCD_Config:u7|LUT_INDEX[5]
--operation mode is normal

H1_LUT_INDEX[5]_carry_eqn = H1L15;
H1_LUT_INDEX[5]_lut_out = H1_LUT_INDEX[5] $ (H1_LUT_INDEX[5]_carry_eqn);
H1_LUT_INDEX[5] = DFFEAS(H1_LUT_INDEX[5]_lut_out, H1_mI2C_CTRL_CLK, KEY[1], , H1L17, , , , );


--H1L23 is I2C_CCD_Config:u7|LessThan~306
--operation mode is normal

H1L23 = !H1_LUT_INDEX[5] & (H1L78 & !H1_LUT_INDEX[0] # !H1_LUT_INDEX[4]);


--H1_mI2C_CLK_DIV[1] is I2C_CCD_Config:u7|mI2C_CLK_DIV[1]
--operation mode is arithmetic

H1_mI2C_CLK_DIV[1]_carry_eqn = H1L26;
H1_mI2C_CLK_DIV[1]_lut_out = H1_mI2C_CLK_DIV[1] $ (H1_mI2C_CLK_DIV[1]_carry_eqn);
H1_mI2C_CLK_DIV[1] = DFFEAS(H1_mI2C_CLK_DIV[1]_lut_out, OSC_50, KEY[1], , , , , H1L22, );

--H1L28 is I2C_CCD_Config:u7|mI2C_CLK_DIV[1]~280
--operation mode is arithmetic

H1L28 = CARRY(!H1L26 # !H1_mI2C_CLK_DIV[1]);


--H1_mI2C_DATA[2] is I2C_CCD_Config:u7|mI2C_DATA[2]
--operation mode is normal

H1_mI2C_DATA[2]_lut_out = H1L4 # H1_LUT_INDEX[0] & H1L1 & !A1L71;
H1_mI2C_DATA[2] = DFFEAS(H1_mI2C_DATA[2]_lut_out, H1_mI2C_CTRL_CLK, VCC, , H1L72, , , , );


--H1_mI2C_DATA[8] is I2C_CCD_Config:u7|mI2C_DATA[8]
--operation mode is normal

H1_mI2C_DATA[8]_lut_out = H1_LUT_INDEX[4] & (H1L78 & !H1_LUT_INDEX[0]) # !H1_LUT_INDEX[4] & H1L79;
H1_mI2C_DATA[8] = DFFEAS(H1_mI2C_DATA[8]_lut_out, H1_mI2C_CTRL_CLK, VCC, , H1L72, , , , );


--H1_mI2C_DATA[9] is I2C_CCD_Config:u7|mI2C_DATA[9]
--operation mode is normal

H1_mI2C_DATA[9]_lut_out = H1_LUT_INDEX[0] & (H1_LUT_INDEX[1] & (H1_LUT_INDEX[3]) # !H1_LUT_INDEX[1] & H1_LUT_INDEX[2] & !H1_LUT_INDEX[3]);
H1_mI2C_DATA[9] = DFFEAS(H1_mI2C_DATA[9]_lut_out, H1_mI2C_CTRL_CLK, VCC, , H1L72, , , H1_LUT_INDEX[4], );


--H1_mI2C_DATA[1] is I2C_CCD_Config:u7|mI2C_DATA[1]
--operation mode is normal

H1_mI2C_DATA[1]_lut_out = H1L4 # H1_LUT_INDEX[0] & H1L1 & !A1L69;
H1_mI2C_DATA[1] = DFFEAS(H1_mI2C_DATA[1]_lut_out, H1_mI2C_CTRL_CLK, VCC, , H1L72, , , , );


--H1_mI2C_DATA[0] is I2C_CCD_Config:u7|mI2C_DATA[0]
--operation mode is normal

H1_mI2C_DATA[0]_lut_out = !H1_LUT_INDEX[0] & (H1_LUT_INDEX[4] $ (H1_LUT_INDEX[1] # H1_LUT_INDEX[3]));
H1_mI2C_DATA[0] = DFFEAS(H1_mI2C_DATA[0]_lut_out, H1_mI2C_CTRL_CLK, VCC, , H1L72, , , H1_LUT_INDEX[2], );


--H1_mI2C_DATA[7] is I2C_CCD_Config:u7|mI2C_DATA[7]
--operation mode is normal

H1_mI2C_DATA[7]_lut_out = !H1_LUT_INDEX[0] & (H1_LUT_INDEX[3] # H1_LUT_INDEX[1] & H1_LUT_INDEX[2]);
H1_mI2C_DATA[7] = DFFEAS(H1_mI2C_DATA[7]_lut_out, H1_mI2C_CTRL_CLK, VCC, , H1L72, , , H1_LUT_INDEX[4], );


--H1_mI2C_DATA[4] is I2C_CCD_Config:u7|mI2C_DATA[4]
--operation mode is normal

H1_mI2C_DATA[4]_lut_out = H1_LUT_INDEX[0] & (H1L1 & !A1L75) # !H1_LUT_INDEX[0] & H1L3;
H1_mI2C_DATA[4] = DFFEAS(H1_mI2C_DATA[4]_lut_out, H1_mI2C_CTRL_CLK, VCC, , H1L72, , , , );


--H1_mI2C_DATA[10] is I2C_CCD_Config:u7|mI2C_DATA[10]
--operation mode is normal

H1_mI2C_DATA[10]_lut_out = H1_LUT_INDEX[0] & (H1_LUT_INDEX[3] # H1_LUT_INDEX[1] & H1_LUT_INDEX[2]);
H1_mI2C_DATA[10] = DFFEAS(H1_mI2C_DATA[10]_lut_out, H1_mI2C_CTRL_CLK, VCC, , H1L72, , , H1_LUT_INDEX[4], );


--H1_mI2C_DATA[11] is I2C_CCD_Config:u7|mI2C_DATA[11]
--operation mode is normal

H1_mI2C_DATA[11]_lut_out = H1_LUT_INDEX[0] & (H1_LUT_INDEX[2] & (!H1_LUT_INDEX[3]) # !H1_LUT_INDEX[2] & (H1_LUT_INDEX[1] # H1_LUT_INDEX[3]));
H1_mI2C_DATA[11] = DFFEAS(H1_mI2C_DATA[11]_lut_out, H1_mI2C_CTRL_CLK, VCC, , H1L72, , , H1_LUT_INDEX[4], );


--H1_mI2C_DATA[3] is I2C_CCD_Config:u7|mI2C_DATA[3]
--operation mode is normal

H1_mI2C_DATA[3]_lut_out = H1_LUT_INDEX[0] & (H1L1 & !A1L73) # !H1_LUT_INDEX[0] & H1L2;
H1_mI2C_DATA[3] = DFFEAS(H1_mI2C_DATA[3]_lut_out, H1_mI2C_CTRL_CLK, VCC, , H1L72, , , , );


--H1_mI2C_DATA[5] is I2C_CCD_Config:u7|mI2C_DATA[5]
--operation mode is normal

H1_mI2C_DATA[5]_lut_out = !H1_LUT_INDEX[0] & H1_LUT_INDEX[2] & (H1_LUT_INDEX[1] $ H1_LUT_INDEX[3]);
H1_mI2C_DATA[5] = DFFEAS(H1_mI2C_DATA[5]_lut_out, H1_mI2C_CTRL_CLK, VCC, , H1L72, , , H1_LUT_INDEX[4], );


--H1_mI2C_DATA[6] is I2C_CCD_Config:u7|mI2C_DATA[6]
--operation mode is normal

H1_mI2C_DATA[6]_lut_out = H1L4;
H1_mI2C_DATA[6] = DFFEAS(H1_mI2C_DATA[6]_lut_out, H1_mI2C_CTRL_CLK, VCC, , H1L72, , , , );


--H1_mI2C_DATA[15] is I2C_CCD_Config:u7|mI2C_DATA[15]
--operation mode is normal

H1_mI2C_DATA[15]_lut_out = H1_LUT_INDEX[4] $ (H1_LUT_INDEX[1] # H1_LUT_INDEX[2] # H1_LUT_INDEX[3]);
H1_mI2C_DATA[15] = DFFEAS(H1_mI2C_DATA[15]_lut_out, H1_mI2C_CTRL_CLK, VCC, , H1L72, , , H1_LUT_INDEX[0], );


--H1_mI2C_DATA[13] is I2C_CCD_Config:u7|mI2C_DATA[13]
--operation mode is normal

H1_mI2C_DATA[13]_lut_out = H1_LUT_INDEX[4] & (H1L78 & !H1_LUT_INDEX[0]) # !H1_LUT_INDEX[4] & H1L80;
H1_mI2C_DATA[13] = DFFEAS(H1_mI2C_DATA[13]_lut_out, H1_mI2C_CTRL_CLK, VCC, , H1L72, , , , );


--JB3_dffe13a[8] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe13a[8]
--operation mode is normal

JB3_dffe13a[8]_lut_out = JB3_dffe12a[8];
JB3_dffe13a[8] = DFFEAS(JB3_dffe13a[8]_lut_out, LB1__clk0, D1_oRST_0, , , , , , );


--DB3_safe_q[7] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:rdptr_b|safe_q[7]
--operation mode is arithmetic

DB3_safe_q[7]_carry_eqn = DB3L14;
DB3_safe_q[7]_lut_out = DB3_safe_q[7] $ (W2L1 & DB3_safe_q[7]_carry_eqn);
DB3_safe_q[7] = DFFEAS(DB3_safe_q[7]_lut_out, LB1__clk0, D1_oRST_0, , , , , , );

--DB3L16 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:rdptr_b|counter_cella7~COUT
--operation mode is arithmetic

DB3L16 = CARRY(!DB3L14 # !DB3_safe_q[7]);


--HB2_dffe9a[8] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp|dffpipe_id9:dffpipe6|dffe9a[8]
--operation mode is normal

HB2_dffe9a[8]_lut_out = HB2_dffe8a[8];
HB2_dffe9a[8] = DFFEAS(HB2_dffe9a[8]_lut_out, LB1__clk0, D1_oRST_0, , , , , , );


--X9_dffe5a[7] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_rs_dbwp|dffe5a[7]
--operation mode is normal

X9_dffe5a[7]_lut_out = HB2_dffe9a[8] $ HB2_dffe9a[7];
X9_dffe5a[7] = DFFEAS(X9_dffe5a[7]_lut_out, LB1__clk0, D1_oRST_0, , , , , , );


--DB1_safe_q[7] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:rdptr_b|safe_q[7]
--operation mode is arithmetic

DB1_safe_q[7]_carry_eqn = DB1L14;
DB1_safe_q[7]_lut_out = DB1_safe_q[7] $ (W1L1 & DB1_safe_q[7]_carry_eqn);
DB1_safe_q[7] = DFFEAS(DB1_safe_q[7]_lut_out, LB1__clk0, D1_oRST_0, , , , , , );

--DB1L16 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:rdptr_b|counter_cella7~COUT
--operation mode is arithmetic

DB1L16 = CARRY(!DB1L14 # !DB1_safe_q[7]);


--HB1_dffe9a[8] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp|dffpipe_id9:dffpipe6|dffe9a[8]
--operation mode is normal

HB1_dffe9a[8]_lut_out = HB1_dffe8a[8];
HB1_dffe9a[8] = DFFEAS(HB1_dffe9a[8]_lut_out, LB1__clk0, D1_oRST_0, , , , , , );


--X3_dffe5a[7] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_rs_dbwp|dffe5a[7]
--operation mode is normal

X3_dffe5a[7]_lut_out = HB1_dffe9a[8] $ HB1_dffe9a[7];
X3_dffe5a[7] = DFFEAS(X3_dffe5a[7]_lut_out, LB1__clk0, D1_oRST_0, , , , , , );


--JB4_dffe13a[8] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe13a[8]
--operation mode is normal

JB4_dffe13a[8]_lut_out = JB4_dffe12a[8];
JB4_dffe13a[8] = DFFEAS(JB4_dffe13a[8]_lut_out, LB1__clk0, D1_oRST_0, , , , , , );


--JB4_dffe13a[2] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe13a[2]
--operation mode is normal

JB4_dffe13a[2]_lut_out = JB4_dffe12a[2];
JB4_dffe13a[2] = DFFEAS(JB4_dffe13a[2]_lut_out, LB1__clk0, D1_oRST_0, , , , , , );


--JB4_dffe13a[3] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe13a[3]
--operation mode is normal

JB4_dffe13a[3]_lut_out = JB4_dffe12a[3];
JB4_dffe13a[3] = DFFEAS(JB4_dffe13a[3]_lut_out, LB1__clk0, D1_oRST_0, , , , , , );


--JB4_dffe13a[4] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe13a[4]
--operation mode is normal

JB4_dffe13a[4]_lut_out = JB4_dffe12a[4];
JB4_dffe13a[4] = DFFEAS(JB4_dffe13a[4]_lut_out, LB1__clk0, D1_oRST_0, , , , , , );


--JB4_dffe13a[5] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe13a[5]
--operation mode is normal

JB4_dffe13a[5]_lut_out = JB4_dffe12a[5];
JB4_dffe13a[5] = DFFEAS(JB4_dffe13a[5]_lut_out, LB1__clk0, D1_oRST_0, , , , , , );


--JB4_dffe13a[6] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe13a[6]
--operation mode is normal

JB4_dffe13a[6]_lut_out = JB4_dffe12a[6];
JB4_dffe13a[6] = DFFEAS(JB4_dffe13a[6]_lut_out, LB1__clk0, D1_oRST_0, , , , , , );


--JB4_dffe13a[7] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe13a[7]
--operation mode is normal

JB4_dffe13a[7]_lut_out = JB4_dffe12a[7];
JB4_dffe13a[7] = DFFEAS(JB4_dffe13a[7]_lut_out, LB1__clk0, D1_oRST_0, , , , , , );


--BB8_xor5 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_gray2bin_q4b:gray2bin_ws_nbrp|xor5
--operation mode is normal

BB8_xor5 = JB4_dffe13a[5] $ JB4_dffe13a[6] $ JB4_dffe13a[8] $ JB4_dffe13a[7];


--BB8_xor2 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_gray2bin_q4b:gray2bin_ws_nbrp|xor2
--operation mode is normal

BB8_xor2 = JB4_dffe13a[2] $ JB4_dffe13a[3] $ JB4_dffe13a[4] $ BB8_xor5;


--JB4_dffe13a[0] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe13a[0]
--operation mode is normal

JB4_dffe13a[0]_lut_out = JB4_dffe12a[0];
JB4_dffe13a[0] = DFFEAS(JB4_dffe13a[0]_lut_out, LB1__clk0, D1_oRST_0, , , , , , );


--JB4_dffe13a[1] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe13a[1]
--operation mode is normal

JB4_dffe13a[1]_lut_out = JB4_dffe12a[1];
JB4_dffe13a[1] = DFFEAS(JB4_dffe13a[1]_lut_out, LB1__clk0, D1_oRST_0, , , , , , );


--HB4_dffe9a[0] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp|dffpipe_id9:dffpipe6|dffe9a[0]
--operation mode is normal

HB4_dffe9a[0]_lut_out = HB4_dffe8a[0];
HB4_dffe9a[0] = DFFEAS(HB4_dffe9a[0]_lut_out, CCD_MCLK, D1_oRST_0, , , , , , );


--HB4_dffe9a[1] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp|dffpipe_id9:dffpipe6|dffe9a[1]
--operation mode is normal

HB4_dffe9a[1]_lut_out = HB4_dffe8a[1];
HB4_dffe9a[1] = DFFEAS(HB4_dffe9a[1]_lut_out, CCD_MCLK, D1_oRST_0, , , , , , );


--HB4_dffe9a[2] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp|dffpipe_id9:dffpipe6|dffe9a[2]
--operation mode is normal

HB4_dffe9a[2]_lut_out = HB4_dffe8a[2];
HB4_dffe9a[2] = DFFEAS(HB4_dffe9a[2]_lut_out, CCD_MCLK, D1_oRST_0, , , , , , );


--HB4_dffe9a[3] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp|dffpipe_id9:dffpipe6|dffe9a[3]
--operation mode is normal

HB4_dffe9a[3]_lut_out = HB4_dffe8a[3];
HB4_dffe9a[3] = DFFEAS(HB4_dffe9a[3]_lut_out, CCD_MCLK, D1_oRST_0, , , , , , );


--HB4_dffe9a[4] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp|dffpipe_id9:dffpipe6|dffe9a[4]
--operation mode is normal

HB4_dffe9a[4]_lut_out = HB4_dffe8a[4];
HB4_dffe9a[4] = DFFEAS(HB4_dffe9a[4]_lut_out, CCD_MCLK, D1_oRST_0, , , , , , );


--HB4_dffe9a[5] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp|dffpipe_id9:dffpipe6|dffe9a[5]
--operation mode is normal

HB4_dffe9a[5]_lut_out = HB4_dffe8a[5];
HB4_dffe9a[5] = DFFEAS(HB4_dffe9a[5]_lut_out, CCD_MCLK, D1_oRST_0, , , , , , );


--HB4_dffe9a[6] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp|dffpipe_id9:dffpipe6|dffe9a[6]
--operation mode is normal

HB4_dffe9a[6]_lut_out = HB4_dffe8a[6];
HB4_dffe9a[6] = DFFEAS(HB4_dffe9a[6]_lut_out, CCD_MCLK, D1_oRST_0, , , , , , );


--HB4_dffe9a[8] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp|dffpipe_id9:dffpipe6|dffe9a[8]
--operation mode is normal

HB4_dffe9a[8]_lut_out = HB4_dffe8a[8];
HB4_dffe9a[8] = DFFEAS(HB4_dffe9a[8]_lut_out, CCD_MCLK, D1_oRST_0, , , , , , );


--HB4_dffe9a[7] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp|dffpipe_id9:dffpipe6|dffe9a[7]
--operation mode is normal

HB4_dffe9a[7]_lut_out = HB4_dffe8a[7];
HB4_dffe9a[7] = DFFEAS(HB4_dffe9a[7]_lut_out, CCD_MCLK, D1_oRST_0, , , , , , );


--BB7_xor5 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_gray2bin_q4b:gray2bin_rs_nbwp|xor5
--operation mode is normal

BB7_xor5 = HB4_dffe9a[5] $ HB4_dffe9a[6] $ HB4_dffe9a[8] $ HB4_dffe9a[7];


--BB7_xor2 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_gray2bin_q4b:gray2bin_rs_nbwp|xor2
--operation mode is normal

BB7_xor2 = HB4_dffe9a[2] $ HB4_dffe9a[3] $ HB4_dffe9a[4] $ BB7_xor5;


--JB3_dffe13a[7] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe13a[7]
--operation mode is normal

JB3_dffe13a[7]_lut_out = JB3_dffe12a[7];
JB3_dffe13a[7] = DFFEAS(JB3_dffe13a[7]_lut_out, LB1__clk0, D1_oRST_0, , , , , , );


--JB3_dffe13a[2] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe13a[2]
--operation mode is normal

JB3_dffe13a[2]_lut_out = JB3_dffe12a[2];
JB3_dffe13a[2] = DFFEAS(JB3_dffe13a[2]_lut_out, LB1__clk0, D1_oRST_0, , , , , , );


--JB3_dffe13a[3] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe13a[3]
--operation mode is normal

JB3_dffe13a[3]_lut_out = JB3_dffe12a[3];
JB3_dffe13a[3] = DFFEAS(JB3_dffe13a[3]_lut_out, LB1__clk0, D1_oRST_0, , , , , , );


--JB3_dffe13a[4] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe13a[4]
--operation mode is normal

JB3_dffe13a[4]_lut_out = JB3_dffe12a[4];
JB3_dffe13a[4] = DFFEAS(JB3_dffe13a[4]_lut_out, LB1__clk0, D1_oRST_0, , , , , , );


--JB3_dffe13a[5] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe13a[5]
--operation mode is normal

JB3_dffe13a[5]_lut_out = JB3_dffe12a[5];
JB3_dffe13a[5] = DFFEAS(JB3_dffe13a[5]_lut_out, LB1__clk0, D1_oRST_0, , , , , , );


--JB3_dffe13a[6] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe13a[6]
--operation mode is normal

JB3_dffe13a[6]_lut_out = JB3_dffe12a[6];
JB3_dffe13a[6] = DFFEAS(JB3_dffe13a[6]_lut_out, LB1__clk0, D1_oRST_0, , , , , , );


--BB6_xor5 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_gray2bin_q4b:gray2bin_ws_nbrp|xor5
--operation mode is normal

BB6_xor5 = JB3_dffe13a[8] $ JB3_dffe13a[5] $ JB3_dffe13a[6] $ JB3_dffe13a[7];


--BB6_xor2 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_gray2bin_q4b:gray2bin_ws_nbrp|xor2
--operation mode is normal

BB6_xor2 = JB3_dffe13a[2] $ JB3_dffe13a[3] $ JB3_dffe13a[4] $ BB6_xor5;


--JB3_dffe13a[0] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe13a[0]
--operation mode is normal

JB3_dffe13a[0]_lut_out = JB3_dffe12a[0];
JB3_dffe13a[0] = DFFEAS(JB3_dffe13a[0]_lut_out, LB1__clk0, D1_oRST_0, , , , , , );


--JB3_dffe13a[1] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe13a[1]
--operation mode is normal

JB3_dffe13a[1]_lut_out = JB3_dffe12a[1];
JB3_dffe13a[1] = DFFEAS(JB3_dffe13a[1]_lut_out, LB1__clk0, D1_oRST_0, , , , , , );


--HB3_dffe9a[0] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp|dffpipe_id9:dffpipe6|dffe9a[0]
--operation mode is normal

HB3_dffe9a[0]_lut_out = HB3_dffe8a[0];
HB3_dffe9a[0] = DFFEAS(HB3_dffe9a[0]_lut_out, CCD_MCLK, D1_oRST_0, , , , , , );


--HB3_dffe9a[1] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp|dffpipe_id9:dffpipe6|dffe9a[1]
--operation mode is normal

HB3_dffe9a[1]_lut_out = HB3_dffe8a[1];
HB3_dffe9a[1] = DFFEAS(HB3_dffe9a[1]_lut_out, CCD_MCLK, D1_oRST_0, , , , , , );


--HB3_dffe9a[2] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp|dffpipe_id9:dffpipe6|dffe9a[2]
--operation mode is normal

HB3_dffe9a[2]_lut_out = HB3_dffe8a[2];
HB3_dffe9a[2] = DFFEAS(HB3_dffe9a[2]_lut_out, CCD_MCLK, D1_oRST_0, , , , , , );


--HB3_dffe9a[3] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp|dffpipe_id9:dffpipe6|dffe9a[3]
--operation mode is normal

HB3_dffe9a[3]_lut_out = HB3_dffe8a[3];
HB3_dffe9a[3] = DFFEAS(HB3_dffe9a[3]_lut_out, CCD_MCLK, D1_oRST_0, , , , , , );


--HB3_dffe9a[4] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp|dffpipe_id9:dffpipe6|dffe9a[4]
--operation mode is normal

HB3_dffe9a[4]_lut_out = HB3_dffe8a[4];
HB3_dffe9a[4] = DFFEAS(HB3_dffe9a[4]_lut_out, CCD_MCLK, D1_oRST_0, , , , , , );


--HB3_dffe9a[5] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp|dffpipe_id9:dffpipe6|dffe9a[5]
--operation mode is normal

HB3_dffe9a[5]_lut_out = HB3_dffe8a[5];
HB3_dffe9a[5] = DFFEAS(HB3_dffe9a[5]_lut_out, CCD_MCLK, D1_oRST_0, , , , , , );


--HB3_dffe9a[6] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp|dffpipe_id9:dffpipe6|dffe9a[6]
--operation mode is normal

HB3_dffe9a[6]_lut_out = HB3_dffe8a[6];
HB3_dffe9a[6] = DFFEAS(HB3_dffe9a[6]_lut_out, CCD_MCLK, D1_oRST_0, , , , , , );


--HB3_dffe9a[8] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp|dffpipe_id9:dffpipe6|dffe9a[8]
--operation mode is normal

HB3_dffe9a[8]_lut_out = HB3_dffe8a[8];
HB3_dffe9a[8] = DFFEAS(HB3_dffe9a[8]_lut_out, CCD_MCLK, D1_oRST_0, , , , , , );


--HB3_dffe9a[7] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp|dffpipe_id9:dffpipe6|dffe9a[7]
--operation mode is normal

HB3_dffe9a[7]_lut_out = HB3_dffe8a[7];
HB3_dffe9a[7] = DFFEAS(HB3_dffe9a[7]_lut_out, CCD_MCLK, D1_oRST_0, , , , , , );


--BB5_xor5 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_gray2bin_q4b:gray2bin_rs_nbwp|xor5
--operation mode is normal

BB5_xor5 = HB3_dffe9a[5] $ HB3_dffe9a[6] $ HB3_dffe9a[8] $ HB3_dffe9a[7];


--BB5_xor2 is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_gray2bin_q4b:gray2bin_rs_nbwp|xor2
--operation mode is normal

BB5_xor2 = HB3_dffe9a[2] $ HB3_dffe9a[3] $ HB3_dffe9a[4] $ BB5_xor5;


--Q1_rp_shift[1] is Sdram_Control_4Port:u6|command:command1|rp_shift[1]
--operation mode is normal

Q1_rp_shift[1]_lut_out = !R1_INIT_REQ & (Q1_rp_shift[2] # Q1_command_done & !Q1_command_delay[0]);
Q1_rp_shift[1] = DFFEAS(Q1_rp_shift[1]_lut_out, LB1__clk0, VCC, , Q1L63, , , , );


--Q1_command_delay[1] is Sdram_Control_4Port:u6|command:command1|command_delay[1]
--operation mode is normal

Q1_command_delay[1]_lut_out = !R1_INIT_REQ & (Q1_command_delay[2] # !Q1L31 # !Q1L8);
Q1_command_delay[1] = DFFEAS(Q1_command_delay[1]_lut_out, LB1__clk0, VCC, , , , , , );


--Q1L55 is Sdram_Control_4Port:u6|command:command1|ex_read~21
--operation mode is normal

Q1L55 = Q1_ex_read # Q1L53 & R1_READA & !Q1_do_reada;


--Q1L57 is Sdram_Control_4Port:u6|command:command1|ex_write~21
--operation mode is normal

Q1L57 = Q1_ex_write # R1_WRITEA & Q1L53 & !Q1_do_writea;


--R1L27 is Sdram_Control_4Port:u6|control_interface:control1|REF_REQ~23
--operation mode is normal

R1L27 = R1_INIT_REQ # Q1_REF_ACK;


--R1L17 is Sdram_Control_4Port:u6|control_interface:control1|LessThan~424
--operation mode is normal

R1L17 = !R1_init_timer[2] & !R1_init_timer[0] & !R1_init_timer[1];


--R1L18 is Sdram_Control_4Port:u6|control_interface:control1|LessThan~425
--operation mode is normal

R1L18 = R1L11 & (R1L17 # !R1_init_timer[3]) # !R1_init_timer[7];


--R1L19 is Sdram_Control_4Port:u6|control_interface:control1|LessThan~426
--operation mode is normal

R1L19 = R1L18 & !R1_init_timer[8] # !R1L14 # !R1_init_timer[9];


--R1L20 is Sdram_Control_4Port:u6|control_interface:control1|LessThan~427
--operation mode is normal

R1L20 = !R1_init_timer[15] & (R1L19 & !R1_init_timer[13] # !R1_init_timer[14]);


--G1L8 is Sdram_Control_4Port:u6|CMD[1]~690
--operation mode is normal

G1L8 = G1L64 & (G1L19 & R1_CMD_ACK) # !G1L64 & (G1L18 # G1L19 & R1_CMD_ACK);


--G1L225 is Sdram_Control_4Port:u6|rRD1_ADDR[18]~1667
--operation mode is normal

G1L225 = D1_oRST_0 & !G1_rRD1_ADDR[22] & !G1_rRD1_ADDR[20] & !G1_rRD1_ADDR[21];


--G1L226 is Sdram_Control_4Port:u6|rRD1_ADDR[18]~1668
--operation mode is normal

G1L226 = G1_rRD1_ADDR[11] # G1_rRD1_ADDR[8] & G1_rRD1_ADDR[9] & G1_rRD1_ADDR[10];


--G1L227 is Sdram_Control_4Port:u6|rRD1_ADDR[18]~1669
--operation mode is normal

G1L227 = G1_rRD1_ADDR[15] & (G1_rRD1_ADDR[13] # G1_rRD1_ADDR[12] & G1L226);


--G1L228 is Sdram_Control_4Port:u6|rRD1_ADDR[18]~1670
--operation mode is normal

G1L228 = !G1_rRD1_ADDR[16] & !G1_rRD1_ADDR[17] & (!G1L227 # !G1_rRD1_ADDR[14]);


--G1L229 is Sdram_Control_4Port:u6|rRD1_ADDR[18]~1671
--operation mode is normal

G1L229 = G1_rRD1_ADDR[19] # !G1L228 & G1_rRD1_ADDR[18] # !G1L225;


--G1L230 is Sdram_Control_4Port:u6|rRD1_ADDR[18]~1672
--operation mode is normal

G1L230 = G1_RD_MASK[0] & G1_mRD_DONE # !D1_oRST_0;


--G1L104 is Sdram_Control_4Port:u6|add~2901
--operation mode is normal

G1L104_carry_eqn = G1L108;
G1L104 = G1_rWR2_ADDR[22] $ (!G1L104_carry_eqn);


--G1L29 is Sdram_Control_4Port:u6|LessThan~1260
--operation mode is normal

G1L29 = !G1_rWR2_ADDR[11] # !G1_rWR2_ADDR[10] # !G1_rWR2_ADDR[9] # !G1_rWR2_ADDR[8];


--G1L30 is Sdram_Control_4Port:u6|LessThan~1261
--operation mode is normal

G1L30 = !G1_rWR2_ADDR[15] # !G1_rWR2_ADDR[14] # !G1_rWR2_ADDR[13] # !G1_rWR2_ADDR[12];


--G1L31 is Sdram_Control_4Port:u6|LessThan~1262
--operation mode is normal

G1L31 = !G1_rWR2_ADDR[16] & !G1_rWR2_ADDR[17] & (G1L29 # G1L30);


--G1L32 is Sdram_Control_4Port:u6|LessThan~1263
--operation mode is normal

G1L32 = !G1_rWR2_ADDR[19] & (G1L31 # !G1_rWR2_ADDR[18]);


--G1L33 is Sdram_Control_4Port:u6|LessThan~1264
--operation mode is normal

G1L33 = !G1_rWR2_ADDR[22] & !G1_rWR2_ADDR[21] & (G1L32 # !G1_rWR2_ADDR[20]);


--G1L308 is Sdram_Control_4Port:u6|rWR2_ADDR[8]~1714
--operation mode is normal

G1L308 = G1_WR_MASK[1] & G1_mWR_DONE # !D1_oRST_0;


--G1L257 is Sdram_Control_4Port:u6|rRD2_ADDR[16]~1655
--operation mode is normal

G1L257 = D1_oRST_0 & (!G1_rRD2_ADDR[22] & !G1_rRD2_ADDR[21]);


--G1L34 is Sdram_Control_4Port:u6|LessThan~1265
--operation mode is normal

G1L34 = !G1_rRD2_ADDR[15] # !G1_rRD2_ADDR[14];


--G1L35 is Sdram_Control_4Port:u6|LessThan~1266
--operation mode is normal

G1L35 = !G1_rRD2_ADDR[11] & (!G1_rRD2_ADDR[10] # !G1_rRD2_ADDR[9] # !G1_rRD2_ADDR[8]);


--G1L36 is Sdram_Control_4Port:u6|LessThan~1267
--operation mode is normal

G1L36 = G1L34 # !G1_rRD2_ADDR[13] & (G1L35 # !G1_rRD2_ADDR[12]);


--G1L258 is Sdram_Control_4Port:u6|rRD2_ADDR[16]~1656
--operation mode is normal

G1L258 = G1L36 & !G1_rRD2_ADDR[16] & !G1_rRD2_ADDR[17] # !G1_rRD2_ADDR[18];


--G1L259 is Sdram_Control_4Port:u6|rRD2_ADDR[16]~1657
--operation mode is normal

G1L259 = G1_rRD2_ADDR[20] & (G1_rRD2_ADDR[19] # !G1L258) # !G1L257;


--G1L260 is Sdram_Control_4Port:u6|rRD2_ADDR[16]~1658
--operation mode is normal

G1L260 = G1_RD_MASK[1] & G1_mRD_DONE # !D1_oRST_0;


--G1L279 is Sdram_Control_4Port:u6|rWR1_ADDR[10]~1143
--operation mode is normal

G1L279 = D1_oRST_0 & !G1_rWR1_ADDR[22] & !G1_rWR1_ADDR[20] & !G1_rWR1_ADDR[21];


--G1L37 is Sdram_Control_4Port:u6|LessThan~1268
--operation mode is normal

G1L37 = !G1_rWR1_ADDR[11] # !G1_rWR1_ADDR[10] # !G1_rWR1_ADDR[9] # !G1_rWR1_ADDR[8];


--G1L38 is Sdram_Control_4Port:u6|LessThan~1269
--operation mode is normal

G1L38 = !G1_rWR1_ADDR[15] # !G1_rWR1_ADDR[14] # !G1_rWR1_ADDR[13] # !G1_rWR1_ADDR[12];


--G1L280 is Sdram_Control_4Port:u6|rWR1_ADDR[10]~1144
--operation mode is normal

G1L280 = !G1_rWR1_ADDR[16] & !G1_rWR1_ADDR[17] & (G1L37 # G1L38);


--G1L281 is Sdram_Control_4Port:u6|rWR1_ADDR[10]~1145
--operation mode is normal

G1L281 = G1_rWR1_ADDR[19] # !G1L280 & G1_rWR1_ADDR[18] # !G1L279;


--G1L282 is Sdram_Control_4Port:u6|rWR1_ADDR[10]~1146
--operation mode is normal

G1L282 = G1_WR_MASK[0] & G1_mWR_DONE # !D1_oRST_0;


--G1L105 is Sdram_Control_4Port:u6|add~2906
--operation mode is arithmetic

G1L105_carry_eqn = G1L132;
G1L105 = G1_rWR2_ADDR[20] $ (!G1L105_carry_eqn);

--G1L106 is Sdram_Control_4Port:u6|add~2908
--operation mode is arithmetic

G1L106 = CARRY(G1_rWR2_ADDR[20] & (!G1L132));


--G1L323 is Sdram_Control_4Port:u6|rWR2_ADDR~1715
--operation mode is normal

G1L323 = G1L105 # !G1L33;


--G1L133 is Sdram_Control_4Port:u6|always2~1
--operation mode is normal

G1L133 = !G1_mWR_DONE # !G1_WR_MASK[1];


--G1L107 is Sdram_Control_4Port:u6|add~2911
--operation mode is arithmetic

G1L107_carry_eqn = G1L106;
G1L107 = G1_rWR2_ADDR[21] $ (G1L107_carry_eqn);

--G1L108 is Sdram_Control_4Port:u6|add~2913
--operation mode is arithmetic

G1L108 = CARRY(!G1L106 # !G1_rWR2_ADDR[21]);


--G1L109 is Sdram_Control_4Port:u6|add~2916
--operation mode is arithmetic

G1L109 = !G1_rWR2_ADDR[8];

--G1L110 is Sdram_Control_4Port:u6|add~2918
--operation mode is arithmetic

G1L110 = CARRY(G1_rWR2_ADDR[8]);


--G1L111 is Sdram_Control_4Port:u6|add~2921
--operation mode is arithmetic

G1L111_carry_eqn = G1L110;
G1L111 = G1_rWR2_ADDR[9] $ (G1L111_carry_eqn);

--G1L112 is Sdram_Control_4Port:u6|add~2923
--operation mode is arithmetic

G1L112 = CARRY(!G1L110 # !G1_rWR2_ADDR[9]);


--G1L113 is Sdram_Control_4Port:u6|add~2926
--operation mode is arithmetic

G1L113_carry_eqn = G1L112;
G1L113 = G1_rWR2_ADDR[10] $ (!G1L113_carry_eqn);

--G1L114 is Sdram_Control_4Port:u6|add~2928
--operation mode is arithmetic

G1L114 = CARRY(G1_rWR2_ADDR[10] & (!G1L112));


--G1L115 is Sdram_Control_4Port:u6|add~2931
--operation mode is arithmetic

G1L115_carry_eqn = G1L114;
G1L115 = G1_rWR2_ADDR[11] $ (G1L115_carry_eqn);

--G1L116 is Sdram_Control_4Port:u6|add~2933
--operation mode is arithmetic

G1L116 = CARRY(!G1L114 # !G1_rWR2_ADDR[11]);


--G1L117 is Sdram_Control_4Port:u6|add~2936
--operation mode is arithmetic

G1L117_carry_eqn = G1L116;
G1L117 = G1_rWR2_ADDR[12] $ (!G1L117_carry_eqn);

--G1L118 is Sdram_Control_4Port:u6|add~2938
--operation mode is arithmetic

G1L118 = CARRY(G1_rWR2_ADDR[12] & (!G1L116));


--G1L119 is Sdram_Control_4Port:u6|add~2941
--operation mode is arithmetic

G1L119_carry_eqn = G1L118;
G1L119 = G1_rWR2_ADDR[13] $ (G1L119_carry_eqn);

--G1L120 is Sdram_Control_4Port:u6|add~2943
--operation mode is arithmetic

G1L120 = CARRY(!G1L118 # !G1_rWR2_ADDR[13]);


--G1L121 is Sdram_Control_4Port:u6|add~2946
--operation mode is arithmetic

G1L121_carry_eqn = G1L120;
G1L121 = G1_rWR2_ADDR[14] $ (!G1L121_carry_eqn);

--G1L122 is Sdram_Control_4Port:u6|add~2948
--operation mode is arithmetic

G1L122 = CARRY(G1_rWR2_ADDR[14] & (!G1L120));


--G1L123 is Sdram_Control_4Port:u6|add~2951
--operation mode is arithmetic

G1L123_carry_eqn = G1L122;
G1L123 = G1_rWR2_ADDR[15] $ (G1L123_carry_eqn);

--G1L124 is Sdram_Control_4Port:u6|add~2953
--operation mode is arithmetic

G1L124 = CARRY(!G1L122 # !G1_rWR2_ADDR[15]);


--G1L125 is Sdram_Control_4Port:u6|add~2956
--operation mode is arithmetic

G1L125_carry_eqn = G1L124;
G1L125 = G1_rWR2_ADDR[16] $ (!G1L125_carry_eqn);

--G1L126 is Sdram_Control_4Port:u6|add~2958
--operation mode is arithmetic

G1L126 = CARRY(G1_rWR2_ADDR[16] & (!G1L124));


--G1L127 is Sdram_Control_4Port:u6|add~2961
--operation mode is arithmetic

G1L127_carry_eqn = G1L126;
G1L127 = G1_rWR2_ADDR[17] $ (G1L127_carry_eqn);

--G1L128 is Sdram_Control_4Port:u6|add~2963
--operation mode is arithmetic

G1L128 = CARRY(!G1L126 # !G1_rWR2_ADDR[17]);


--G1L129 is Sdram_Control_4Port:u6|add~2966
--operation mode is arithmetic

G1L129_carry_eqn = G1L128;
G1L129 = G1_rWR2_ADDR[18] $ (!G1L129_carry_eqn);

--G1L130 is Sdram_Control_4Port:u6|add~2968
--operation mode is arithmetic

G1L130 = CARRY(G1_rWR2_ADDR[18] & (!G1L128));


--G1L131 is Sdram_Control_4Port:u6|add~2971
--operation mode is arithmetic

G1L131_carry_eqn = G1L130;
G1L131 = G1_rWR2_ADDR[19] $ (G1L131_carry_eqn);

--G1L132 is Sdram_Control_4Port:u6|add~2973
--operation mode is arithmetic

G1L132 = CARRY(!G1L130 # !G1_rWR2_ADDR[19]);


--DB2_safe_q[8] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:wrptr_b|safe_q[8]
--operation mode is normal

DB2_safe_q[8]_carry_eqn = DB2L16;
DB2_safe_q[8]_lut_out = DB2_safe_q[8] $ (W1_valid_wreq & !DB2_safe_q[8]_carry_eqn);
DB2_safe_q[8] = DFFEAS(DB2_safe_q[8]_lut_out, CCD_PIXCLK, D1_oRST_0, , , , , , );


--X6_dffe5a[8] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_ws_nbrp|dffe5a[8]
--operation mode is normal

X6_dffe5a[8]_lut_out = JB1_dffe13a[8];
X6_dffe5a[8] = DFFEAS(X6_dffe5a[8]_lut_out, CCD_PIXCLK, D1_oRST_0, , , , , , );


--DB2_safe_q[2] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:wrptr_b|safe_q[2]
--operation mode is arithmetic

DB2_safe_q[2]_carry_eqn = DB2L4;
DB2_safe_q[2]_lut_out = DB2_safe_q[2] $ (W1_valid_wreq & !DB2_safe_q[2]_carry_eqn);
DB2_safe_q[2] = DFFEAS(DB2_safe_q[2]_lut_out, CCD_PIXCLK, D1_oRST_0, , , , , , );

--DB2L6 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:wrptr_b|counter_cella2~COUT
--operation mode is arithmetic

DB2L6 = CARRY(DB2_safe_q[2] & (!DB2L4));


--X6_dffe5a[2] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_ws_nbrp|dffe5a[2]
--operation mode is normal

X6_dffe5a[2]_lut_out = BB2_xor2;
X6_dffe5a[2] = DFFEAS(X6_dffe5a[2]_lut_out, CCD_PIXCLK, D1_oRST_0, , , , , , );


--DB2_safe_q[3] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:wrptr_b|safe_q[3]
--operation mode is arithmetic

DB2_safe_q[3]_carry_eqn = DB2L6;
DB2_safe_q[3]_lut_out = DB2_safe_q[3] $ (W1_valid_wreq & DB2_safe_q[3]_carry_eqn);
DB2_safe_q[3] = DFFEAS(DB2_safe_q[3]_lut_out, CCD_PIXCLK, D1_oRST_0, , , , , , );

--DB2L8 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:wrptr_b|counter_cella3~COUT
--operation mode is arithmetic

DB2L8 = CARRY(!DB2L6 # !DB2_safe_q[3]);


--X6_dffe5a[3] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_ws_nbrp|dffe5a[3]
--operation mode is normal

X6_dffe5a[3]_lut_out = JB1_dffe13a[3] $ JB1_dffe13a[4] $ BB2_xor5;
X6_dffe5a[3] = DFFEAS(X6_dffe5a[3]_lut_out, CCD_PIXCLK, D1_oRST_0, , , , , , );


--DB2_safe_q[0] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:wrptr_b|safe_q[0]
--operation mode is arithmetic

DB2_safe_q[0]_lut_out = DB2_safe_q[0] $ W1_valid_wreq;
DB2_safe_q[0] = DFFEAS(DB2_safe_q[0]_lut_out, CCD_PIXCLK, D1_oRST_0, , , , , , );

--DB2L2 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:wrptr_b|counter_cella0~COUT
--operation mode is arithmetic

DB2L2 = CARRY(DB2_safe_q[0]);


--X6_dffe5a[0] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_ws_nbrp|dffe5a[0]
--operation mode is normal

X6_dffe5a[0]_lut_out = JB1_dffe13a[0] $ JB1_dffe13a[1] $ BB2_xor2;
X6_dffe5a[0] = DFFEAS(X6_dffe5a[0]_lut_out, CCD_PIXCLK, D1_oRST_0, , , , , , );


--DB2_safe_q[1] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:wrptr_b|safe_q[1]
--operation mode is arithmetic

DB2_safe_q[1]_carry_eqn = DB2L2;
DB2_safe_q[1]_lut_out = DB2_safe_q[1] $ (W1_valid_wreq & DB2_safe_q[1]_carry_eqn);
DB2_safe_q[1] = DFFEAS(DB2_safe_q[1]_lut_out, CCD_PIXCLK, D1_oRST_0, , , , , , );

--DB2L4 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:wrptr_b|counter_cella1~COUT
--operation mode is arithmetic

DB2L4 = CARRY(!DB2L2 # !DB2_safe_q[1]);


--X6_dffe5a[1] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_ws_nbrp|dffe5a[1]
--operation mode is normal

X6_dffe5a[1]_lut_out = JB1_dffe13a[1] $ BB2_xor2;
X6_dffe5a[1] = DFFEAS(X6_dffe5a[1]_lut_out, CCD_PIXCLK, D1_oRST_0, , , , , , );


--DB2_safe_q[4] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:wrptr_b|safe_q[4]
--operation mode is arithmetic

DB2_safe_q[4]_carry_eqn = DB2L8;
DB2_safe_q[4]_lut_out = DB2_safe_q[4] $ (W1_valid_wreq & !DB2_safe_q[4]_carry_eqn);
DB2_safe_q[4] = DFFEAS(DB2_safe_q[4]_lut_out, CCD_PIXCLK, D1_oRST_0, , , , , , );

--DB2L10 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:wrptr_b|counter_cella4~COUT
--operation mode is arithmetic

DB2L10 = CARRY(DB2_safe_q[4] & (!DB2L8));


--X6_dffe5a[4] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_ws_nbrp|dffe5a[4]
--operation mode is normal

X6_dffe5a[4]_lut_out = JB1_dffe13a[4] $ BB2_xor5;
X6_dffe5a[4] = DFFEAS(X6_dffe5a[4]_lut_out, CCD_PIXCLK, D1_oRST_0, , , , , , );


--DB2_safe_q[5] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:wrptr_b|safe_q[5]
--operation mode is arithmetic

DB2_safe_q[5]_carry_eqn = DB2L10;
DB2_safe_q[5]_lut_out = DB2_safe_q[5] $ (W1_valid_wreq & DB2_safe_q[5]_carry_eqn);
DB2_safe_q[5] = DFFEAS(DB2_safe_q[5]_lut_out, CCD_PIXCLK, D1_oRST_0, , , , , , );

--DB2L12 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:wrptr_b|counter_cella5~COUT
--operation mode is arithmetic

DB2L12 = CARRY(!DB2L10 # !DB2_safe_q[5]);


--X6_dffe5a[5] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_ws_nbrp|dffe5a[5]
--operation mode is normal

X6_dffe5a[5]_lut_out = BB2_xor5;
X6_dffe5a[5] = DFFEAS(X6_dffe5a[5]_lut_out, CCD_PIXCLK, D1_oRST_0, , , , , , );


--DB2_safe_q[6] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:wrptr_b|safe_q[6]
--operation mode is arithmetic

DB2_safe_q[6]_carry_eqn = DB2L12;
DB2_safe_q[6]_lut_out = DB2_safe_q[6] $ (W1_valid_wreq & !DB2_safe_q[6]_carry_eqn);
DB2_safe_q[6] = DFFEAS(DB2_safe_q[6]_lut_out, CCD_PIXCLK, D1_oRST_0, , , , , , );

--DB2L14 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:wrptr_b|counter_cella6~COUT
--operation mode is arithmetic

DB2L14 = CARRY(DB2_safe_q[6] & (!DB2L12));


--X6_dffe5a[6] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_ws_nbrp|dffe5a[6]
--operation mode is normal

X6_dffe5a[6]_lut_out = JB1_dffe13a[6] $ JB1_dffe13a[8] $ JB1_dffe13a[7];
X6_dffe5a[6] = DFFEAS(X6_dffe5a[6]_lut_out, CCD_PIXCLK, D1_oRST_0, , , , , , );


--DB2_safe_q[7] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:wrptr_b|safe_q[7]
--operation mode is arithmetic

DB2_safe_q[7]_carry_eqn = DB2L14;
DB2_safe_q[7]_lut_out = DB2_safe_q[7] $ (W1_valid_wreq & DB2_safe_q[7]_carry_eqn);
DB2_safe_q[7] = DFFEAS(DB2_safe_q[7]_lut_out, CCD_PIXCLK, D1_oRST_0, , , , , , );

--DB2L16 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:wrptr_b|counter_cella7~COUT
--operation mode is arithmetic

DB2L16 = CARRY(!DB2L14 # !DB2_safe_q[7]);


--X6_dffe5a[7] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_ws_nbrp|dffe5a[7]
--operation mode is normal

X6_dffe5a[7]_lut_out = JB1_dffe13a[8] $ JB1_dffe13a[7];
X6_dffe5a[7] = DFFEAS(X6_dffe5a[7]_lut_out, CCD_PIXCLK, D1_oRST_0, , , , , , );


--DB1_safe_q[0] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:rdptr_b|safe_q[0]
--operation mode is arithmetic

DB1_safe_q[0]_lut_out = DB1_safe_q[0] $ W1L1;
DB1_safe_q[0] = DFFEAS(DB1_safe_q[0]_lut_out, LB1__clk0, D1_oRST_0, , , , , , );

--DB1L2 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:rdptr_b|counter_cella0~COUT
--operation mode is arithmetic

DB1L2 = CARRY(DB1_safe_q[0]);


--X3_dffe5a[0] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_rs_dbwp|dffe5a[0]
--operation mode is normal

X3_dffe5a[0]_lut_out = HB1_dffe9a[0] $ HB1_dffe9a[1] $ BB1_xor2;
X3_dffe5a[0] = DFFEAS(X3_dffe5a[0]_lut_out, LB1__clk0, D1_oRST_0, , , , , , );


--DB1_safe_q[1] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:rdptr_b|safe_q[1]
--operation mode is arithmetic

DB1_safe_q[1]_carry_eqn = DB1L2;
DB1_safe_q[1]_lut_out = DB1_safe_q[1] $ (W1L1 & DB1_safe_q[1]_carry_eqn);
DB1_safe_q[1] = DFFEAS(DB1_safe_q[1]_lut_out, LB1__clk0, D1_oRST_0, , , , , , );

--DB1L4 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:rdptr_b|counter_cella1~COUT
--operation mode is arithmetic

DB1L4 = CARRY(!DB1L2 # !DB1_safe_q[1]);


--X3_dffe5a[1] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_rs_dbwp|dffe5a[1]
--operation mode is normal

X3_dffe5a[1]_lut_out = HB1_dffe9a[1] $ BB1_xor2;
X3_dffe5a[1] = DFFEAS(X3_dffe5a[1]_lut_out, LB1__clk0, D1_oRST_0, , , , , , );


--DB1_safe_q[2] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:rdptr_b|safe_q[2]
--operation mode is arithmetic

DB1_safe_q[2]_carry_eqn = DB1L4;
DB1_safe_q[2]_lut_out = DB1_safe_q[2] $ (W1L1 & !DB1_safe_q[2]_carry_eqn);
DB1_safe_q[2] = DFFEAS(DB1_safe_q[2]_lut_out, LB1__clk0, D1_oRST_0, , , , , , );

--DB1L6 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:rdptr_b|counter_cella2~COUT
--operation mode is arithmetic

DB1L6 = CARRY(DB1_safe_q[2] & (!DB1L4));


--X3_dffe5a[2] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_rs_dbwp|dffe5a[2]
--operation mode is normal

X3_dffe5a[2]_lut_out = BB1_xor2;
X3_dffe5a[2] = DFFEAS(X3_dffe5a[2]_lut_out, LB1__clk0, D1_oRST_0, , , , , , );


--DB1_safe_q[3] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:rdptr_b|safe_q[3]
--operation mode is arithmetic

DB1_safe_q[3]_carry_eqn = DB1L6;
DB1_safe_q[3]_lut_out = DB1_safe_q[3] $ (W1L1 & DB1_safe_q[3]_carry_eqn);
DB1_safe_q[3] = DFFEAS(DB1_safe_q[3]_lut_out, LB1__clk0, D1_oRST_0, , , , , , );

--DB1L8 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:rdptr_b|counter_cella3~COUT
--operation mode is arithmetic

DB1L8 = CARRY(!DB1L6 # !DB1_safe_q[3]);


--X3_dffe5a[3] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_rs_dbwp|dffe5a[3]
--operation mode is normal

X3_dffe5a[3]_lut_out = HB1_dffe9a[3] $ HB1_dffe9a[4] $ BB1_xor5;
X3_dffe5a[3] = DFFEAS(X3_dffe5a[3]_lut_out, LB1__clk0, D1_oRST_0, , , , , , );


--DB1_safe_q[4] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:rdptr_b|safe_q[4]
--operation mode is arithmetic

DB1_safe_q[4]_carry_eqn = DB1L8;
DB1_safe_q[4]_lut_out = DB1_safe_q[4] $ (W1L1 & !DB1_safe_q[4]_carry_eqn);
DB1_safe_q[4] = DFFEAS(DB1_safe_q[4]_lut_out, LB1__clk0, D1_oRST_0, , , , , , );

--DB1L10 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:rdptr_b|counter_cella4~COUT
--operation mode is arithmetic

DB1L10 = CARRY(DB1_safe_q[4] & (!DB1L8));


--X3_dffe5a[4] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_rs_dbwp|dffe5a[4]
--operation mode is normal

X3_dffe5a[4]_lut_out = HB1_dffe9a[4] $ BB1_xor5;
X3_dffe5a[4] = DFFEAS(X3_dffe5a[4]_lut_out, LB1__clk0, D1_oRST_0, , , , , , );


--DB1_safe_q[5] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:rdptr_b|safe_q[5]
--operation mode is arithmetic

DB1_safe_q[5]_carry_eqn = DB1L10;
DB1_safe_q[5]_lut_out = DB1_safe_q[5] $ (W1L1 & DB1_safe_q[5]_carry_eqn);
DB1_safe_q[5] = DFFEAS(DB1_safe_q[5]_lut_out, LB1__clk0, D1_oRST_0, , , , , , );

--DB1L12 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:rdptr_b|counter_cella5~COUT
--operation mode is arithmetic

DB1L12 = CARRY(!DB1L10 # !DB1_safe_q[5]);


--X3_dffe5a[5] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_rs_dbwp|dffe5a[5]
--operation mode is normal

X3_dffe5a[5]_lut_out = BB1_xor5;
X3_dffe5a[5] = DFFEAS(X3_dffe5a[5]_lut_out, LB1__clk0, D1_oRST_0, , , , , , );


--DB1_safe_q[6] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:rdptr_b|safe_q[6]
--operation mode is arithmetic

DB1_safe_q[6]_carry_eqn = DB1L12;
DB1_safe_q[6]_lut_out = DB1_safe_q[6] $ (W1L1 & !DB1_safe_q[6]_carry_eqn);
DB1_safe_q[6] = DFFEAS(DB1_safe_q[6]_lut_out, LB1__clk0, D1_oRST_0, , , , , , );

--DB1L14 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:rdptr_b|counter_cella6~COUT
--operation mode is arithmetic

DB1L14 = CARRY(DB1_safe_q[6] & (!DB1L12));


--X3_dffe5a[6] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_rs_dbwp|dffe5a[6]
--operation mode is normal

X3_dffe5a[6]_lut_out = HB1_dffe9a[8] $ HB1_dffe9a[7] $ HB1_dffe9a[6];
X3_dffe5a[6] = DFFEAS(X3_dffe5a[6]_lut_out, LB1__clk0, D1_oRST_0, , , , , , );


--E1_oDVAL is CCD_Capture:u3|oDVAL
--operation mode is normal

E1_oDVAL = E1_mCCD_FVAL & E1_mCCD_LVAL;


--P1_safe_q[0] is RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_17i:auto_generated|cntr_flc:cntr1|safe_q[0]
--operation mode is arithmetic

P1_safe_q[0]_lut_out = !P1_safe_q[0];
P1_safe_q[0] = DFFEAS(P1_safe_q[0]_lut_out, CCD_PIXCLK, VCC, , E1_oDVAL, ~GND, , , P1_modulus_trigger);

--P1L6 is RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_17i:auto_generated|cntr_flc:cntr1|counter_cella0~COUT
--operation mode is arithmetic

P1L6 = CARRY(P1_safe_q[0]);


--P1_safe_q[1] is RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_17i:auto_generated|cntr_flc:cntr1|safe_q[1]
--operation mode is arithmetic

P1_safe_q[1]_carry_eqn = P1L6;
P1_safe_q[1]_lut_out = P1_safe_q[1] $ (P1_safe_q[1]_carry_eqn);
P1_safe_q[1] = DFFEAS(P1_safe_q[1]_lut_out, CCD_PIXCLK, VCC, , E1_oDVAL, ~GND, , , P1_modulus_trigger);

--P1L8 is RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_17i:auto_generated|cntr_flc:cntr1|counter_cella1~COUT
--operation mode is arithmetic

P1L8 = CARRY(!P1L6 # !P1_safe_q[1]);


--P1_safe_q[2] is RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_17i:auto_generated|cntr_flc:cntr1|safe_q[2]
--operation mode is arithmetic

P1_safe_q[2]_carry_eqn = P1L8;
P1_safe_q[2]_lut_out = P1_safe_q[2] $ (!P1_safe_q[2]_carry_eqn);
P1_safe_q[2] = DFFEAS(P1_safe_q[2]_lut_out, CCD_PIXCLK, VCC, , E1_oDVAL, ~GND, , , P1_modulus_trigger);

--P1L10 is RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_17i:auto_generated|cntr_flc:cntr1|counter_cella2~COUT
--operation mode is arithmetic

P1L10 = CARRY(P1_safe_q[2] & (!P1L8));


--P1_safe_q[3] is RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_17i:auto_generated|cntr_flc:cntr1|safe_q[3]
--operation mode is arithmetic

P1_safe_q[3]_carry_eqn = P1L10;
P1_safe_q[3]_lut_out = P1_safe_q[3] $ (P1_safe_q[3]_carry_eqn);
P1_safe_q[3] = DFFEAS(P1_safe_q[3]_lut_out, CCD_PIXCLK, VCC, , E1_oDVAL, ~GND, , , P1_modulus_trigger);

--P1L12 is RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_17i:auto_generated|cntr_flc:cntr1|counter_cella3~COUT
--operation mode is arithmetic

P1L12 = CARRY(!P1L10 # !P1_safe_q[3]);


--P1_safe_q[4] is RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_17i:auto_generated|cntr_flc:cntr1|safe_q[4]
--operation mode is arithmetic

P1_safe_q[4]_carry_eqn = P1L12;
P1_safe_q[4]_lut_out = P1_safe_q[4] $ (!P1_safe_q[4]_carry_eqn);
P1_safe_q[4] = DFFEAS(P1_safe_q[4]_lut_out, CCD_PIXCLK, VCC, , E1_oDVAL, ~GND, , , P1_modulus_trigger);

--P1L14 is RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_17i:auto_generated|cntr_flc:cntr1|counter_cella4~COUT
--operation mode is arithmetic

P1L14 = CARRY(P1_safe_q[4] & (!P1L12));


--P1_safe_q[5] is RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_17i:auto_generated|cntr_flc:cntr1|safe_q[5]
--operation mode is arithmetic

P1_safe_q[5]_carry_eqn = P1L14;
P1_safe_q[5]_lut_out = P1_safe_q[5] $ (P1_safe_q[5]_carry_eqn);
P1_safe_q[5] = DFFEAS(P1_safe_q[5]_lut_out, CCD_PIXCLK, VCC, , E1_oDVAL, ~GND, , , P1_modulus_trigger);

--P1L16 is RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_17i:auto_generated|cntr_flc:cntr1|counter_cella5~COUT
--operation mode is arithmetic

P1L16 = CARRY(!P1L14 # !P1_safe_q[5]);


--P1_safe_q[6] is RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_17i:auto_generated|cntr_flc:cntr1|safe_q[6]
--operation mode is arithmetic

P1_safe_q[6]_carry_eqn = P1L16;
P1_safe_q[6]_lut_out = P1_safe_q[6] $ (!P1_safe_q[6]_carry_eqn);
P1_safe_q[6] = DFFEAS(P1_safe_q[6]_lut_out, CCD_PIXCLK, VCC, , E1_oDVAL, ~GND, , , P1_modulus_trigger);

--P1L18 is RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_17i:auto_generated|cntr_flc:cntr1|counter_cella6~COUT
--operation mode is arithmetic

P1L18 = CARRY(P1_safe_q[6] & (!P1L16));


--P1_safe_q[7] is RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_17i:auto_generated|cntr_flc:cntr1|safe_q[7]
--operation mode is arithmetic

P1_safe_q[7]_carry_eqn = P1L18;
P1_safe_q[7]_lut_out = P1_safe_q[7] $ (P1_safe_q[7]_carry_eqn);
P1_safe_q[7] = DFFEAS(P1_safe_q[7]_lut_out, CCD_PIXCLK, VCC, , E1_oDVAL, ~GND, , , P1_modulus_trigger);

--P1L20 is RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_17i:auto_generated|cntr_flc:cntr1|counter_cella7~COUT
--operation mode is arithmetic

P1L20 = CARRY(!P1L18 # !P1_safe_q[7]);


--P1_safe_q[8] is RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_17i:auto_generated|cntr_flc:cntr1|safe_q[8]
--operation mode is arithmetic

P1_safe_q[8]_carry_eqn = P1L20;
P1_safe_q[8]_lut_out = P1_safe_q[8] $ (!P1_safe_q[8]_carry_eqn);
P1_safe_q[8] = DFFEAS(P1_safe_q[8]_lut_out, CCD_PIXCLK, VCC, , E1_oDVAL, ~GND, , , P1_modulus_trigger);

--P1L22 is RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_17i:auto_generated|cntr_flc:cntr1|counter_cella8~COUT
--operation mode is arithmetic

P1L22 = CARRY(P1_safe_q[8] & (!P1L20));


--P1_safe_q[9] is RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_17i:auto_generated|cntr_flc:cntr1|safe_q[9]
--operation mode is arithmetic

P1_safe_q[9]_carry_eqn = P1L22;
P1_safe_q[9]_lut_out = P1_safe_q[9] $ (P1_safe_q[9]_carry_eqn);
P1_safe_q[9] = DFFEAS(P1_safe_q[9]_lut_out, CCD_PIXCLK, VCC, , E1_oDVAL, ~GND, , , P1_modulus_trigger);

--P1L24 is RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_17i:auto_generated|cntr_flc:cntr1|counter_cella9~COUT
--operation mode is arithmetic

P1L24 = CARRY(!P1L22 # !P1_safe_q[9]);


--P1_safe_q[10] is RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_17i:auto_generated|cntr_flc:cntr1|safe_q[10]
--operation mode is arithmetic

P1_safe_q[10]_carry_eqn = P1L24;
P1_safe_q[10]_lut_out = P1_safe_q[10] $ (!P1_safe_q[10]_carry_eqn);
P1_safe_q[10] = DFFEAS(P1_safe_q[10]_lut_out, CCD_PIXCLK, VCC, , E1_oDVAL, ~GND, , , P1_modulus_trigger);

--P1L26 is RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_17i:auto_generated|cntr_flc:cntr1|counter_cella10~COUT
--operation mode is arithmetic

P1L26 = CARRY(P1_safe_q[10] & (!P1L24));


--E1_mCCD_DATA[0] is CCD_Capture:u3|mCCD_DATA[0]
--operation mode is normal

E1_mCCD_DATA[0]_lut_out = rCCD_DATA[0];
E1_mCCD_DATA[0] = DFFEAS(E1_mCCD_DATA[0]_lut_out, CCD_PIXCLK, D1_oRST_1, , , , , , );


--DB4_safe_q[8] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:wrptr_b|safe_q[8]
--operation mode is normal

DB4_safe_q[8]_carry_eqn = DB4L16;
DB4_safe_q[8]_lut_out = DB4_safe_q[8] $ (W2_valid_wreq & !DB4_safe_q[8]_carry_eqn);
DB4_safe_q[8] = DFFEAS(DB4_safe_q[8]_lut_out, CCD_PIXCLK, D1_oRST_0, , , , , , );


--X12_dffe5a[8] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_ws_nbrp|dffe5a[8]
--operation mode is normal

X12_dffe5a[8]_lut_out = JB2_dffe13a[8];
X12_dffe5a[8] = DFFEAS(X12_dffe5a[8]_lut_out, CCD_PIXCLK, D1_oRST_0, , , , , , );


--DB4_safe_q[2] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:wrptr_b|safe_q[2]
--operation mode is arithmetic

DB4_safe_q[2]_carry_eqn = DB4L4;
DB4_safe_q[2]_lut_out = DB4_safe_q[2] $ (W2_valid_wreq & !DB4_safe_q[2]_carry_eqn);
DB4_safe_q[2] = DFFEAS(DB4_safe_q[2]_lut_out, CCD_PIXCLK, D1_oRST_0, , , , , , );

--DB4L6 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:wrptr_b|counter_cella2~COUT
--operation mode is arithmetic

DB4L6 = CARRY(DB4_safe_q[2] & (!DB4L4));


--X12_dffe5a[2] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_ws_nbrp|dffe5a[2]
--operation mode is normal

X12_dffe5a[2]_lut_out = BB4_xor2;
X12_dffe5a[2] = DFFEAS(X12_dffe5a[2]_lut_out, CCD_PIXCLK, D1_oRST_0, , , , , , );


--DB4_safe_q[3] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:wrptr_b|safe_q[3]
--operation mode is arithmetic

DB4_safe_q[3]_carry_eqn = DB4L6;
DB4_safe_q[3]_lut_out = DB4_safe_q[3] $ (W2_valid_wreq & DB4_safe_q[3]_carry_eqn);
DB4_safe_q[3] = DFFEAS(DB4_safe_q[3]_lut_out, CCD_PIXCLK, D1_oRST_0, , , , , , );

--DB4L8 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:wrptr_b|counter_cella3~COUT
--operation mode is arithmetic

DB4L8 = CARRY(!DB4L6 # !DB4_safe_q[3]);


--X12_dffe5a[3] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_ws_nbrp|dffe5a[3]
--operation mode is normal

X12_dffe5a[3]_lut_out = JB2_dffe13a[3] $ JB2_dffe13a[4] $ BB4_xor5;
X12_dffe5a[3] = DFFEAS(X12_dffe5a[3]_lut_out, CCD_PIXCLK, D1_oRST_0, , , , , , );


--DB4_safe_q[0] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:wrptr_b|safe_q[0]
--operation mode is arithmetic

DB4_safe_q[0]_lut_out = DB4_safe_q[0] $ W2_valid_wreq;
DB4_safe_q[0] = DFFEAS(DB4_safe_q[0]_lut_out, CCD_PIXCLK, D1_oRST_0, , , , , , );

--DB4L2 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:wrptr_b|counter_cella0~COUT
--operation mode is arithmetic

DB4L2 = CARRY(DB4_safe_q[0]);


--X12_dffe5a[0] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_ws_nbrp|dffe5a[0]
--operation mode is normal

X12_dffe5a[0]_lut_out = JB2_dffe13a[0] $ JB2_dffe13a[1] $ BB4_xor2;
X12_dffe5a[0] = DFFEAS(X12_dffe5a[0]_lut_out, CCD_PIXCLK, D1_oRST_0, , , , , , );


--DB4_safe_q[1] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:wrptr_b|safe_q[1]
--operation mode is arithmetic

DB4_safe_q[1]_carry_eqn = DB4L2;
DB4_safe_q[1]_lut_out = DB4_safe_q[1] $ (W2_valid_wreq & DB4_safe_q[1]_carry_eqn);
DB4_safe_q[1] = DFFEAS(DB4_safe_q[1]_lut_out, CCD_PIXCLK, D1_oRST_0, , , , , , );

--DB4L4 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:wrptr_b|counter_cella1~COUT
--operation mode is arithmetic

DB4L4 = CARRY(!DB4L2 # !DB4_safe_q[1]);


--X12_dffe5a[1] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_ws_nbrp|dffe5a[1]
--operation mode is normal

X12_dffe5a[1]_lut_out = JB2_dffe13a[1] $ BB4_xor2;
X12_dffe5a[1] = DFFEAS(X12_dffe5a[1]_lut_out, CCD_PIXCLK, D1_oRST_0, , , , , , );


--DB4_safe_q[4] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:wrptr_b|safe_q[4]
--operation mode is arithmetic

DB4_safe_q[4]_carry_eqn = DB4L8;
DB4_safe_q[4]_lut_out = DB4_safe_q[4] $ (W2_valid_wreq & !DB4_safe_q[4]_carry_eqn);
DB4_safe_q[4] = DFFEAS(DB4_safe_q[4]_lut_out, CCD_PIXCLK, D1_oRST_0, , , , , , );

--DB4L10 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:wrptr_b|counter_cella4~COUT
--operation mode is arithmetic

DB4L10 = CARRY(DB4_safe_q[4] & (!DB4L8));


--X12_dffe5a[4] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_ws_nbrp|dffe5a[4]
--operation mode is normal

X12_dffe5a[4]_lut_out = JB2_dffe13a[4] $ BB4_xor5;
X12_dffe5a[4] = DFFEAS(X12_dffe5a[4]_lut_out, CCD_PIXCLK, D1_oRST_0, , , , , , );


--DB4_safe_q[5] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:wrptr_b|safe_q[5]
--operation mode is arithmetic

DB4_safe_q[5]_carry_eqn = DB4L10;
DB4_safe_q[5]_lut_out = DB4_safe_q[5] $ (W2_valid_wreq & DB4_safe_q[5]_carry_eqn);
DB4_safe_q[5] = DFFEAS(DB4_safe_q[5]_lut_out, CCD_PIXCLK, D1_oRST_0, , , , , , );

--DB4L12 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:wrptr_b|counter_cella5~COUT
--operation mode is arithmetic

DB4L12 = CARRY(!DB4L10 # !DB4_safe_q[5]);


--X12_dffe5a[5] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_ws_nbrp|dffe5a[5]
--operation mode is normal

X12_dffe5a[5]_lut_out = BB4_xor5;
X12_dffe5a[5] = DFFEAS(X12_dffe5a[5]_lut_out, CCD_PIXCLK, D1_oRST_0, , , , , , );


--DB4_safe_q[6] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:wrptr_b|safe_q[6]
--operation mode is arithmetic

DB4_safe_q[6]_carry_eqn = DB4L12;
DB4_safe_q[6]_lut_out = DB4_safe_q[6] $ (W2_valid_wreq & !DB4_safe_q[6]_carry_eqn);
DB4_safe_q[6] = DFFEAS(DB4_safe_q[6]_lut_out, CCD_PIXCLK, D1_oRST_0, , , , , , );

--DB4L14 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:wrptr_b|counter_cella6~COUT
--operation mode is arithmetic

DB4L14 = CARRY(DB4_safe_q[6] & (!DB4L12));


--X12_dffe5a[6] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_ws_nbrp|dffe5a[6]
--operation mode is normal

X12_dffe5a[6]_lut_out = JB2_dffe13a[6] $ JB2_dffe13a[8] $ JB2_dffe13a[7];
X12_dffe5a[6] = DFFEAS(X12_dffe5a[6]_lut_out, CCD_PIXCLK, D1_oRST_0, , , , , , );


--DB4_safe_q[7] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:wrptr_b|safe_q[7]
--operation mode is arithmetic

DB4_safe_q[7]_carry_eqn = DB4L14;
DB4_safe_q[7]_lut_out = DB4_safe_q[7] $ (W2_valid_wreq & DB4_safe_q[7]_carry_eqn);
DB4_safe_q[7] = DFFEAS(DB4_safe_q[7]_lut_out, CCD_PIXCLK, D1_oRST_0, , , , , , );

--DB4L16 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:wrptr_b|counter_cella7~COUT
--operation mode is arithmetic

DB4L16 = CARRY(!DB4L14 # !DB4_safe_q[7]);


--X12_dffe5a[7] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_ws_nbrp|dffe5a[7]
--operation mode is normal

X12_dffe5a[7]_lut_out = JB2_dffe13a[8] $ JB2_dffe13a[7];
X12_dffe5a[7] = DFFEAS(X12_dffe5a[7]_lut_out, CCD_PIXCLK, D1_oRST_0, , , , , , );


--DB3_safe_q[0] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:rdptr_b|safe_q[0]
--operation mode is arithmetic

DB3_safe_q[0]_lut_out = DB3_safe_q[0] $ W2L1;
DB3_safe_q[0] = DFFEAS(DB3_safe_q[0]_lut_out, LB1__clk0, D1_oRST_0, , , , , , );

--DB3L2 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:rdptr_b|counter_cella0~COUT
--operation mode is arithmetic

DB3L2 = CARRY(DB3_safe_q[0]);


--X9_dffe5a[0] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_rs_dbwp|dffe5a[0]
--operation mode is normal

X9_dffe5a[0]_lut_out = HB2_dffe9a[0] $ HB2_dffe9a[1] $ BB3_xor2;
X9_dffe5a[0] = DFFEAS(X9_dffe5a[0]_lut_out, LB1__clk0, D1_oRST_0, , , , , , );


--DB3_safe_q[1] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:rdptr_b|safe_q[1]
--operation mode is arithmetic

DB3_safe_q[1]_carry_eqn = DB3L2;
DB3_safe_q[1]_lut_out = DB3_safe_q[1] $ (W2L1 & DB3_safe_q[1]_carry_eqn);
DB3_safe_q[1] = DFFEAS(DB3_safe_q[1]_lut_out, LB1__clk0, D1_oRST_0, , , , , , );

--DB3L4 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:rdptr_b|counter_cella1~COUT
--operation mode is arithmetic

DB3L4 = CARRY(!DB3L2 # !DB3_safe_q[1]);


--X9_dffe5a[1] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_rs_dbwp|dffe5a[1]
--operation mode is normal

X9_dffe5a[1]_lut_out = HB2_dffe9a[1] $ BB3_xor2;
X9_dffe5a[1] = DFFEAS(X9_dffe5a[1]_lut_out, LB1__clk0, D1_oRST_0, , , , , , );


--DB3_safe_q[2] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:rdptr_b|safe_q[2]
--operation mode is arithmetic

DB3_safe_q[2]_carry_eqn = DB3L4;
DB3_safe_q[2]_lut_out = DB3_safe_q[2] $ (W2L1 & !DB3_safe_q[2]_carry_eqn);
DB3_safe_q[2] = DFFEAS(DB3_safe_q[2]_lut_out, LB1__clk0, D1_oRST_0, , , , , , );

--DB3L6 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:rdptr_b|counter_cella2~COUT
--operation mode is arithmetic

DB3L6 = CARRY(DB3_safe_q[2] & (!DB3L4));


--X9_dffe5a[2] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_rs_dbwp|dffe5a[2]
--operation mode is normal

X9_dffe5a[2]_lut_out = BB3_xor2;
X9_dffe5a[2] = DFFEAS(X9_dffe5a[2]_lut_out, LB1__clk0, D1_oRST_0, , , , , , );


--DB3_safe_q[3] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:rdptr_b|safe_q[3]
--operation mode is arithmetic

DB3_safe_q[3]_carry_eqn = DB3L6;
DB3_safe_q[3]_lut_out = DB3_safe_q[3] $ (W2L1 & DB3_safe_q[3]_carry_eqn);
DB3_safe_q[3] = DFFEAS(DB3_safe_q[3]_lut_out, LB1__clk0, D1_oRST_0, , , , , , );

--DB3L8 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:rdptr_b|counter_cella3~COUT
--operation mode is arithmetic

DB3L8 = CARRY(!DB3L6 # !DB3_safe_q[3]);


--X9_dffe5a[3] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_rs_dbwp|dffe5a[3]
--operation mode is normal

X9_dffe5a[3]_lut_out = HB2_dffe9a[3] $ HB2_dffe9a[4] $ BB3_xor5;
X9_dffe5a[3] = DFFEAS(X9_dffe5a[3]_lut_out, LB1__clk0, D1_oRST_0, , , , , , );


--DB3_safe_q[4] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:rdptr_b|safe_q[4]
--operation mode is arithmetic

DB3_safe_q[4]_carry_eqn = DB3L8;
DB3_safe_q[4]_lut_out = DB3_safe_q[4] $ (W2L1 & !DB3_safe_q[4]_carry_eqn);
DB3_safe_q[4] = DFFEAS(DB3_safe_q[4]_lut_out, LB1__clk0, D1_oRST_0, , , , , , );

--DB3L10 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:rdptr_b|counter_cella4~COUT
--operation mode is arithmetic

DB3L10 = CARRY(DB3_safe_q[4] & (!DB3L8));


--X9_dffe5a[4] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_rs_dbwp|dffe5a[4]
--operation mode is normal

X9_dffe5a[4]_lut_out = HB2_dffe9a[4] $ BB3_xor5;
X9_dffe5a[4] = DFFEAS(X9_dffe5a[4]_lut_out, LB1__clk0, D1_oRST_0, , , , , , );


--DB3_safe_q[5] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:rdptr_b|safe_q[5]
--operation mode is arithmetic

DB3_safe_q[5]_carry_eqn = DB3L10;
DB3_safe_q[5]_lut_out = DB3_safe_q[5] $ (W2L1 & DB3_safe_q[5]_carry_eqn);
DB3_safe_q[5] = DFFEAS(DB3_safe_q[5]_lut_out, LB1__clk0, D1_oRST_0, , , , , , );

--DB3L12 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:rdptr_b|counter_cella5~COUT
--operation mode is arithmetic

DB3L12 = CARRY(!DB3L10 # !DB3_safe_q[5]);


--X9_dffe5a[5] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_rs_dbwp|dffe5a[5]
--operation mode is normal

X9_dffe5a[5]_lut_out = BB3_xor5;
X9_dffe5a[5] = DFFEAS(X9_dffe5a[5]_lut_out, LB1__clk0, D1_oRST_0, , , , , , );


--DB3_safe_q[6] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:rdptr_b|safe_q[6]
--operation mode is arithmetic

DB3_safe_q[6]_carry_eqn = DB3L12;
DB3_safe_q[6]_lut_out = DB3_safe_q[6] $ (W2L1 & !DB3_safe_q[6]_carry_eqn);
DB3_safe_q[6] = DFFEAS(DB3_safe_q[6]_lut_out, LB1__clk0, D1_oRST_0, , , , , , );

--DB3L14 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|cntr_av7:rdptr_b|counter_cella6~COUT
--operation mode is arithmetic

DB3L14 = CARRY(DB3_safe_q[6] & (!DB3L12));


--X9_dffe5a[6] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|dffpipe_gd9:dffpipe_rs_dbwp|dffe5a[6]
--operation mode is normal

X9_dffe5a[6]_lut_out = HB2_dffe9a[8] $ HB2_dffe9a[7] $ HB2_dffe9a[6];
X9_dffe5a[6] = DFFEAS(X9_dffe5a[6]_lut_out, LB1__clk0, D1_oRST_0, , , , , , );


--E1_mCCD_DATA[1] is CCD_Capture:u3|mCCD_DATA[1]
--operation mode is normal

E1_mCCD_DATA[1]_lut_out = rCCD_DATA[1];
E1_mCCD_DATA[1] = DFFEAS(E1_mCCD_DATA[1]_lut_out, CCD_PIXCLK, D1_oRST_1, , , , , , );


--E1_mCCD_DATA[2] is CCD_Capture:u3|mCCD_DATA[2]
--operation mode is normal

E1_mCCD_DATA[2]_lut_out = rCCD_DATA[2];
E1_mCCD_DATA[2] = DFFEAS(E1_mCCD_DATA[2]_lut_out, CCD_PIXCLK, D1_oRST_1, , , , , , );


--E1_mCCD_DATA[3] is CCD_Capture:u3|mCCD_DATA[3]
--operation mode is normal

E1_mCCD_DATA[3]_lut_out = rCCD_DATA[3];
E1_mCCD_DATA[3] = DFFEAS(E1_mCCD_DATA[3]_lut_out, CCD_PIXCLK, D1_oRST_1, , , , , , );


--E1_mCCD_DATA[4] is CCD_Capture:u3|mCCD_DATA[4]
--operation mode is normal

E1_mCCD_DATA[4]_lut_out = rCCD_DATA[4];
E1_mCCD_DATA[4] = DFFEAS(E1_mCCD_DATA[4]_lut_out, CCD_PIXCLK, D1_oRST_1, , , , , , );


--E1_mCCD_DATA[5] is CCD_Capture:u3|mCCD_DATA[5]
--operation mode is normal

E1_mCCD_DATA[5]_lut_out = rCCD_DATA[5];
E1_mCCD_DATA[5] = DFFEAS(E1_mCCD_DATA[5]_lut_out, CCD_PIXCLK, D1_oRST_1, , , , , , );


--E1_mCCD_DATA[6] is CCD_Capture:u3|mCCD_DATA[6]
--operation mode is normal

E1_mCCD_DATA[6]_lut_out = rCCD_DATA[6];
E1_mCCD_DATA[6] = DFFEAS(E1_mCCD_DATA[6]_lut_out, CCD_PIXCLK, D1_oRST_1, , , , , , );


--E1_mCCD_DATA[7] is CCD_Capture:u3|mCCD_DATA[7]
--operation mode is normal

E1_mCCD_DATA[7]_lut_out = rCCD_DATA[7];
E1_mCCD_DATA[7] = DFFEAS(E1_mCCD_DATA[7]_lut_out, CCD_PIXCLK, D1_oRST_1, , , , , , );


--E1_mCCD_DATA[8] is CCD_Capture:u3|mCCD_DATA[8]
--operation mode is normal

E1_mCCD_DATA[8]_lut_out = rCCD_DATA[8];
E1_mCCD_DATA[8] = DFFEAS(E1_mCCD_DATA[8]_lut_out, CCD_PIXCLK, D1_oRST_1, , , , , , );


--E1_mCCD_DATA[9] is CCD_Capture:u3|mCCD_DATA[9]
--operation mode is normal

E1_mCCD_DATA[9]_lut_out = rCCD_DATA[9];
E1_mCCD_DATA[9] = DFFEAS(E1_mCCD_DATA[9]_lut_out, CCD_PIXCLK, D1_oRST_1, , , , , , );


--F1L19 is RAW2RGB:u4|add~1609
--operation mode is normal

F1L19 = N1_q_b[10] & (N1_q_b[0] # E1_Y_Cont[0] $ !E1_X_Cont[0]) # !N1_q_b[10] & N1_q_b[0] & (E1_Y_Cont[0] $ E1_X_Cont[0]);


--F1L20 is RAW2RGB:u4|add~1610
--operation mode is normal

F1L20 = F1_mDATAd_1[0] & (F1_mDATAd_0[0] # E1_Y_Cont[0] $ !E1_X_Cont[0]) # !F1_mDATAd_1[0] & F1_mDATAd_0[0] & (E1_Y_Cont[0] $ E1_X_Cont[0]);


--MB1L10 is I2C_CCD_Config:u7|I2C_Controller:u0|END~124
--operation mode is normal

MB1L10 = !MB1L46Q & !MB1L38Q & !MB1L42Q & !MB1L44Q;


--MB1_ACK3 is I2C_CCD_Config:u7|I2C_Controller:u0|ACK3
--operation mode is normal

MB1_ACK3_lut_out = MB1L8 & MB1L46Q & CCD_SDAT # !MB1L8 & (MB1_ACK3);
MB1_ACK3 = DFFEAS(MB1_ACK3_lut_out, H1_mI2C_CTRL_CLK, KEY[1], , , , , , );


--MB1_ACK1 is I2C_CCD_Config:u7|I2C_Controller:u0|ACK1
--operation mode is normal

MB1_ACK1_lut_out = MB1L2 & (MB1L40Q & MB1_ACK1 # !MB1L40Q & (MB1L65)) # !MB1L2 & MB1_ACK1;
MB1_ACK1 = DFFEAS(MB1_ACK1_lut_out, H1_mI2C_CTRL_CLK, KEY[1], , , , , , );


--MB1_ACK2 is I2C_CCD_Config:u7|I2C_Controller:u0|ACK2
--operation mode is normal

MB1_ACK2_lut_out = MB1_ACK2 & (MB1L6 # MB1L42Q & MB1L4) # !MB1_ACK2 & MB1L6 & MB1L42Q & MB1L4;
MB1_ACK2 = DFFEAS(MB1_ACK2_lut_out, H1_mI2C_CTRL_CLK, KEY[1], , , , , , );


--H1L77 is I2C_CCD_Config:u7|mSetup_ST~124
--operation mode is normal

H1L77 = !MB1_ACK3 & !MB1_ACK1 & !MB1_ACK2;


--H1_mSetup_ST.0000 is I2C_CCD_Config:u7|mSetup_ST.0000
--operation mode is normal

H1_mSetup_ST.0000_lut_out = !H1_mSetup_ST.0010 & (MB1_END # H1L77 # !H1_mSetup_ST.0001);
H1_mSetup_ST.0000 = DFFEAS(H1_mSetup_ST.0000_lut_out, H1_mI2C_CTRL_CLK, KEY[1], , H1L23, , , , );


--H1L17 is I2C_CCD_Config:u7|LUT_INDEX[5]~0
--operation mode is normal

H1L17 = H1_mSetup_ST.0010 & H1L23;


--H1_mI2C_CLK_DIV[0] is I2C_CCD_Config:u7|mI2C_CLK_DIV[0]
--operation mode is arithmetic

H1_mI2C_CLK_DIV[0]_lut_out = !H1_mI2C_CLK_DIV[0];
H1_mI2C_CLK_DIV[0] = DFFEAS(H1_mI2C_CLK_DIV[0]_lut_out, OSC_50, KEY[1], , , , , H1L22, );

--H1L26 is I2C_CCD_Config:u7|mI2C_CLK_DIV[0]~284
--operation mode is arithmetic

H1L26 = CARRY(H1_mI2C_CLK_DIV[0]);


--H1L4 is I2C_CCD_Config:u7|LUT_DATA~784
--operation mode is normal

H1L4 = H1_LUT_INDEX[3] & !H1_LUT_INDEX[4] & !H1_LUT_INDEX[0] & !H1_LUT_INDEX[2];


--H1L1 is I2C_CCD_Config:u7|LUT_DATA[3]~785
--operation mode is normal

H1L1 = H1_LUT_INDEX[1] & !H1_LUT_INDEX[4] & !H1_LUT_INDEX[2] & !H1_LUT_INDEX[3];


--H1L72 is I2C_CCD_Config:u7|mI2C_DATA[15]~927
--operation mode is normal

H1L72 = KEY[1] & H1L23 & (!H1_mSetup_ST.0000);


--H1L79 is I2C_CCD_Config:u7|reduce_or~212
--operation mode is normal

H1L79 = H1_LUT_INDEX[1] & (!H1_LUT_INDEX[2] & !H1_LUT_INDEX[3] # !H1_LUT_INDEX[0]) # !H1_LUT_INDEX[1] & (H1_LUT_INDEX[2] # H1_LUT_INDEX[3]);


--H1L3 is I2C_CCD_Config:u7|LUT_DATA[4]~788
--operation mode is normal

H1L3 = H1_LUT_INDEX[2] & !H1_LUT_INDEX[4] & (H1_LUT_INDEX[1] $ H1_LUT_INDEX[3]) # !H1_LUT_INDEX[2] & !H1_LUT_INDEX[1] & !H1_LUT_INDEX[3] & H1_LUT_INDEX[4];


--H1L2 is I2C_CCD_Config:u7|LUT_DATA[3]~790
--operation mode is normal

H1L2 = H1_LUT_INDEX[1] & H1_LUT_INDEX[3] & (!H1_LUT_INDEX[4]) # !H1_LUT_INDEX[1] & !H1_LUT_INDEX[2] & (H1_LUT_INDEX[3] $ H1_LUT_INDEX[4]);


--H1L80 is I2C_CCD_Config:u7|reduce_or~214
--operation mode is normal

H1L80 = H1_LUT_INDEX[2] & (!H1_LUT_INDEX[3] # !H1_LUT_INDEX[0]) # !H1_LUT_INDEX[2] & (H1_LUT_INDEX[3] # H1_LUT_INDEX[0] $ H1_LUT_INDEX[1]);


--JB3_dffe12a[8] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe12a[8]
--operation mode is normal

JB3_dffe12a[8]_lut_out = JB3_dffe11a[8];
JB3_dffe12a[8] = DFFEAS(JB3_dffe12a[8]_lut_out, LB1__clk0, D1_oRST_0, , , , , , );


--HB2_dffe8a[8] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp|dffpipe_id9:dffpipe6|dffe8a[8]
--operation mode is normal

HB2_dffe8a[8]_lut_out = HB2_dffe7a[8];
HB2_dffe8a[8] = DFFEAS(HB2_dffe8a[8]_lut_out, LB1__clk0, D1_oRST_0, , , , , , );


--HB2_dffe9a[7] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp|dffpipe_id9:dffpipe6|dffe9a[7]
--operation mode is normal

HB2_dffe9a[7]_lut_out = HB2_dffe8a[7];
HB2_dffe9a[7] = DFFEAS(HB2_dffe9a[7]_lut_out, LB1__clk0, D1_oRST_0, , , , , , );


--HB1_dffe8a[8] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp|dffpipe_id9:dffpipe6|dffe8a[8]
--operation mode is normal

HB1_dffe8a[8]_lut_out = HB1_dffe7a[8];
HB1_dffe8a[8] = DFFEAS(HB1_dffe8a[8]_lut_out, LB1__clk0, D1_oRST_0, , , , , , );


--HB1_dffe9a[7] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp|dffpipe_id9:dffpipe6|dffe9a[7]
--operation mode is normal

HB1_dffe9a[7]_lut_out = HB1_dffe8a[7];
HB1_dffe9a[7] = DFFEAS(HB1_dffe9a[7]_lut_out, LB1__clk0, D1_oRST_0, , , , , , );


--JB4_dffe12a[8] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe12a[8]
--operation mode is normal

JB4_dffe12a[8]_lut_out = JB4_dffe11a[8];
JB4_dffe12a[8] = DFFEAS(JB4_dffe12a[8]_lut_out, LB1__clk0, D1_oRST_0, , , , , , );


--JB4_dffe12a[2] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe12a[2]
--operation mode is normal

JB4_dffe12a[2]_lut_out = JB4_dffe11a[2];
JB4_dffe12a[2] = DFFEAS(JB4_dffe12a[2]_lut_out, LB1__clk0, D1_oRST_0, , , , , , );


--JB4_dffe12a[3] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe12a[3]
--operation mode is normal

JB4_dffe12a[3]_lut_out = JB4_dffe11a[3];
JB4_dffe12a[3] = DFFEAS(JB4_dffe12a[3]_lut_out, LB1__clk0, D1_oRST_0, , , , , , );


--JB4_dffe12a[4] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe12a[4]
--operation mode is normal

JB4_dffe12a[4]_lut_out = JB4_dffe11a[4];
JB4_dffe12a[4] = DFFEAS(JB4_dffe12a[4]_lut_out, LB1__clk0, D1_oRST_0, , , , , , );


--JB4_dffe12a[5] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe12a[5]
--operation mode is normal

JB4_dffe12a[5]_lut_out = JB4_dffe11a[5];
JB4_dffe12a[5] = DFFEAS(JB4_dffe12a[5]_lut_out, LB1__clk0, D1_oRST_0, , , , , , );


--JB4_dffe12a[6] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe12a[6]
--operation mode is normal

JB4_dffe12a[6]_lut_out = JB4_dffe11a[6];
JB4_dffe12a[6] = DFFEAS(JB4_dffe12a[6]_lut_out, LB1__clk0, D1_oRST_0, , , , , , );


--JB4_dffe12a[7] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe12a[7]
--operation mode is normal

JB4_dffe12a[7]_lut_out = JB4_dffe11a[7];
JB4_dffe12a[7] = DFFEAS(JB4_dffe12a[7]_lut_out, LB1__clk0, D1_oRST_0, , , , , , );


--JB4_dffe12a[0] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe12a[0]
--operation mode is normal

JB4_dffe12a[0]_lut_out = JB4_dffe11a[0];
JB4_dffe12a[0] = DFFEAS(JB4_dffe12a[0]_lut_out, LB1__clk0, D1_oRST_0, , , , , , );


--JB4_dffe12a[1] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe12a[1]
--operation mode is normal

JB4_dffe12a[1]_lut_out = JB4_dffe11a[1];
JB4_dffe12a[1] = DFFEAS(JB4_dffe12a[1]_lut_out, LB1__clk0, D1_oRST_0, , , , , , );


--HB4_dffe8a[0] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp|dffpipe_id9:dffpipe6|dffe8a[0]
--operation mode is normal

HB4_dffe8a[0]_lut_out = HB4_dffe7a[0];
HB4_dffe8a[0] = DFFEAS(HB4_dffe8a[0]_lut_out, CCD_MCLK, D1_oRST_0, , , , , , );


--HB4_dffe8a[1] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp|dffpipe_id9:dffpipe6|dffe8a[1]
--operation mode is normal

HB4_dffe8a[1]_lut_out = HB4_dffe7a[1];
HB4_dffe8a[1] = DFFEAS(HB4_dffe8a[1]_lut_out, CCD_MCLK, D1_oRST_0, , , , , , );


--HB4_dffe8a[2] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp|dffpipe_id9:dffpipe6|dffe8a[2]
--operation mode is normal

HB4_dffe8a[2]_lut_out = HB4_dffe7a[2];
HB4_dffe8a[2] = DFFEAS(HB4_dffe8a[2]_lut_out, CCD_MCLK, D1_oRST_0, , , , , , );


--HB4_dffe8a[3] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp|dffpipe_id9:dffpipe6|dffe8a[3]
--operation mode is normal

HB4_dffe8a[3]_lut_out = HB4_dffe7a[3];
HB4_dffe8a[3] = DFFEAS(HB4_dffe8a[3]_lut_out, CCD_MCLK, D1_oRST_0, , , , , , );


--HB4_dffe8a[4] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp|dffpipe_id9:dffpipe6|dffe8a[4]
--operation mode is normal

HB4_dffe8a[4]_lut_out = HB4_dffe7a[4];
HB4_dffe8a[4] = DFFEAS(HB4_dffe8a[4]_lut_out, CCD_MCLK, D1_oRST_0, , , , , , );


--HB4_dffe8a[5] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp|dffpipe_id9:dffpipe6|dffe8a[5]
--operation mode is normal

HB4_dffe8a[5]_lut_out = HB4_dffe7a[5];
HB4_dffe8a[5] = DFFEAS(HB4_dffe8a[5]_lut_out, CCD_MCLK, D1_oRST_0, , , , , , );


--HB4_dffe8a[6] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp|dffpipe_id9:dffpipe6|dffe8a[6]
--operation mode is normal

HB4_dffe8a[6]_lut_out = HB4_dffe7a[6];
HB4_dffe8a[6] = DFFEAS(HB4_dffe8a[6]_lut_out, CCD_MCLK, D1_oRST_0, , , , , , );


--HB4_dffe8a[8] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp|dffpipe_id9:dffpipe6|dffe8a[8]
--operation mode is normal

HB4_dffe8a[8]_lut_out = HB4_dffe7a[8];
HB4_dffe8a[8] = DFFEAS(HB4_dffe8a[8]_lut_out, CCD_MCLK, D1_oRST_0, , , , , , );


--HB4_dffe8a[7] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp|dffpipe_id9:dffpipe6|dffe8a[7]
--operation mode is normal

HB4_dffe8a[7]_lut_out = HB4_dffe7a[7];
HB4_dffe8a[7] = DFFEAS(HB4_dffe8a[7]_lut_out, CCD_MCLK, D1_oRST_0, , , , , , );


--JB3_dffe12a[7] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe12a[7]
--operation mode is normal

JB3_dffe12a[7]_lut_out = JB3_dffe11a[7];
JB3_dffe12a[7] = DFFEAS(JB3_dffe12a[7]_lut_out, LB1__clk0, D1_oRST_0, , , , , , );


--JB3_dffe12a[2] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe12a[2]
--operation mode is normal

JB3_dffe12a[2]_lut_out = JB3_dffe11a[2];
JB3_dffe12a[2] = DFFEAS(JB3_dffe12a[2]_lut_out, LB1__clk0, D1_oRST_0, , , , , , );


--JB3_dffe12a[3] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe12a[3]
--operation mode is normal

JB3_dffe12a[3]_lut_out = JB3_dffe11a[3];
JB3_dffe12a[3] = DFFEAS(JB3_dffe12a[3]_lut_out, LB1__clk0, D1_oRST_0, , , , , , );


--JB3_dffe12a[4] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe12a[4]
--operation mode is normal

JB3_dffe12a[4]_lut_out = JB3_dffe11a[4];
JB3_dffe12a[4] = DFFEAS(JB3_dffe12a[4]_lut_out, LB1__clk0, D1_oRST_0, , , , , , );


--JB3_dffe12a[5] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe12a[5]
--operation mode is normal

JB3_dffe12a[5]_lut_out = JB3_dffe11a[5];
JB3_dffe12a[5] = DFFEAS(JB3_dffe12a[5]_lut_out, LB1__clk0, D1_oRST_0, , , , , , );


--JB3_dffe12a[6] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe12a[6]
--operation mode is normal

JB3_dffe12a[6]_lut_out = JB3_dffe11a[6];
JB3_dffe12a[6] = DFFEAS(JB3_dffe12a[6]_lut_out, LB1__clk0, D1_oRST_0, , , , , , );


--JB3_dffe12a[0] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe12a[0]
--operation mode is normal

JB3_dffe12a[0]_lut_out = JB3_dffe11a[0];
JB3_dffe12a[0] = DFFEAS(JB3_dffe12a[0]_lut_out, LB1__clk0, D1_oRST_0, , , , , , );


--JB3_dffe12a[1] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe12a[1]
--operation mode is normal

JB3_dffe12a[1]_lut_out = JB3_dffe11a[1];
JB3_dffe12a[1] = DFFEAS(JB3_dffe12a[1]_lut_out, LB1__clk0, D1_oRST_0, , , , , , );


--HB3_dffe8a[0] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp|dffpipe_id9:dffpipe6|dffe8a[0]
--operation mode is normal

HB3_dffe8a[0]_lut_out = HB3_dffe7a[0];
HB3_dffe8a[0] = DFFEAS(HB3_dffe8a[0]_lut_out, CCD_MCLK, D1_oRST_0, , , , , , );


--HB3_dffe8a[1] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp|dffpipe_id9:dffpipe6|dffe8a[1]
--operation mode is normal

HB3_dffe8a[1]_lut_out = HB3_dffe7a[1];
HB3_dffe8a[1] = DFFEAS(HB3_dffe8a[1]_lut_out, CCD_MCLK, D1_oRST_0, , , , , , );


--HB3_dffe8a[2] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp|dffpipe_id9:dffpipe6|dffe8a[2]
--operation mode is normal

HB3_dffe8a[2]_lut_out = HB3_dffe7a[2];
HB3_dffe8a[2] = DFFEAS(HB3_dffe8a[2]_lut_out, CCD_MCLK, D1_oRST_0, , , , , , );


--HB3_dffe8a[3] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp|dffpipe_id9:dffpipe6|dffe8a[3]
--operation mode is normal

HB3_dffe8a[3]_lut_out = HB3_dffe7a[3];
HB3_dffe8a[3] = DFFEAS(HB3_dffe8a[3]_lut_out, CCD_MCLK, D1_oRST_0, , , , , , );


--HB3_dffe8a[4] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp|dffpipe_id9:dffpipe6|dffe8a[4]
--operation mode is normal

HB3_dffe8a[4]_lut_out = HB3_dffe7a[4];
HB3_dffe8a[4] = DFFEAS(HB3_dffe8a[4]_lut_out, CCD_MCLK, D1_oRST_0, , , , , , );


--HB3_dffe8a[5] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp|dffpipe_id9:dffpipe6|dffe8a[5]
--operation mode is normal

HB3_dffe8a[5]_lut_out = HB3_dffe7a[5];
HB3_dffe8a[5] = DFFEAS(HB3_dffe8a[5]_lut_out, CCD_MCLK, D1_oRST_0, , , , , , );


--HB3_dffe8a[6] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp|dffpipe_id9:dffpipe6|dffe8a[6]
--operation mode is normal

HB3_dffe8a[6]_lut_out = HB3_dffe7a[6];
HB3_dffe8a[6] = DFFEAS(HB3_dffe8a[6]_lut_out, CCD_MCLK, D1_oRST_0, , , , , , );


--HB3_dffe8a[8] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp|dffpipe_id9:dffpipe6|dffe8a[8]
--operation mode is normal

HB3_dffe8a[8]_lut_out = HB3_dffe7a[8];
HB3_dffe8a[8] = DFFEAS(HB3_dffe8a[8]_lut_out, CCD_MCLK, D1_oRST_0, , , , , , );


--HB3_dffe8a[7] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp|dffpipe_id9:dffpipe6|dffe8a[7]
--operation mode is normal

HB3_dffe8a[7]_lut_out = HB3_dffe7a[7];
HB3_dffe8a[7] = DFFEAS(HB3_dffe8a[7]_lut_out, CCD_MCLK, D1_oRST_0, , , , , , );


--Q1_rp_shift[2] is Sdram_Control_4Port:u6|command:command1|rp_shift[2]
--operation mode is normal

Q1_rp_shift[2]_lut_out = !R1_INIT_REQ & (Q1_rp_shift[3] # Q1_command_done & !Q1_command_delay[0]);
Q1_rp_shift[2] = DFFEAS(Q1_rp_shift[2]_lut_out, LB1__clk0, VCC, , Q1L63, , , , );


--Q1_command_delay[2] is Sdram_Control_4Port:u6|command:command1|command_delay[2]
--operation mode is normal

Q1_command_delay[2]_lut_out = !R1_INIT_REQ & (Q1_command_delay[3] # !Q1L31 # !Q1L8);
Q1_command_delay[2] = DFFEAS(Q1_command_delay[2]_lut_out, LB1__clk0, VCC, , , , , , );


--JB1_dffe13a[8] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe13a[8]
--operation mode is normal

JB1_dffe13a[8]_lut_out = JB1_dffe12a[8];
JB1_dffe13a[8] = DFFEAS(JB1_dffe13a[8]_lut_out, CCD_PIXCLK, D1_oRST_0, , , , , , );


--JB1_dffe13a[2] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe13a[2]
--operation mode is normal

JB1_dffe13a[2]_lut_out = JB1_dffe12a[2];
JB1_dffe13a[2] = DFFEAS(JB1_dffe13a[2]_lut_out, CCD_PIXCLK, D1_oRST_0, , , , , , );


--JB1_dffe13a[3] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe13a[3]
--operation mode is normal

JB1_dffe13a[3]_lut_out = JB1_dffe12a[3];
JB1_dffe13a[3] = DFFEAS(JB1_dffe13a[3]_lut_out, CCD_PIXCLK, D1_oRST_0, , , , , , );


--JB1_dffe13a[4] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe13a[4]
--operation mode is normal

JB1_dffe13a[4]_lut_out = JB1_dffe12a[4];
JB1_dffe13a[4] = DFFEAS(JB1_dffe13a[4]_lut_out, CCD_PIXCLK, D1_oRST_0, , , , , , );


--JB1_dffe13a[5] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe13a[5]
--operation mode is normal

JB1_dffe13a[5]_lut_out = JB1_dffe12a[5];
JB1_dffe13a[5] = DFFEAS(JB1_dffe13a[5]_lut_out, CCD_PIXCLK, D1_oRST_0, , , , , , );


--JB1_dffe13a[6] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe13a[6]
--operation mode is normal

JB1_dffe13a[6]_lut_out = JB1_dffe12a[6];
JB1_dffe13a[6] = DFFEAS(JB1_dffe13a[6]_lut_out, CCD_PIXCLK, D1_oRST_0, , , , , , );


--JB1_dffe13a[7] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe13a[7]
--operation mode is normal

JB1_dffe13a[7]_lut_out = JB1_dffe12a[7];
JB1_dffe13a[7] = DFFEAS(JB1_dffe13a[7]_lut_out, CCD_PIXCLK, D1_oRST_0, , , , , , );


--BB2_xor5 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_gray2bin_q4b:gray2bin_ws_nbrp|xor5
--operation mode is normal

BB2_xor5 = JB1_dffe13a[5] $ JB1_dffe13a[6] $ JB1_dffe13a[8] $ JB1_dffe13a[7];


--BB2_xor2 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_gray2bin_q4b:gray2bin_ws_nbrp|xor2
--operation mode is normal

BB2_xor2 = JB1_dffe13a[2] $ JB1_dffe13a[3] $ JB1_dffe13a[4] $ BB2_xor5;


--JB1_dffe13a[0] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe13a[0]
--operation mode is normal

JB1_dffe13a[0]_lut_out = JB1_dffe12a[0];
JB1_dffe13a[0] = DFFEAS(JB1_dffe13a[0]_lut_out, CCD_PIXCLK, D1_oRST_0, , , , , , );


--JB1_dffe13a[1] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe13a[1]
--operation mode is normal

JB1_dffe13a[1]_lut_out = JB1_dffe12a[1];
JB1_dffe13a[1] = DFFEAS(JB1_dffe13a[1]_lut_out, CCD_PIXCLK, D1_oRST_0, , , , , , );


--HB1_dffe9a[0] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp|dffpipe_id9:dffpipe6|dffe9a[0]
--operation mode is normal

HB1_dffe9a[0]_lut_out = HB1_dffe8a[0];
HB1_dffe9a[0] = DFFEAS(HB1_dffe9a[0]_lut_out, LB1__clk0, D1_oRST_0, , , , , , );


--HB1_dffe9a[1] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp|dffpipe_id9:dffpipe6|dffe9a[1]
--operation mode is normal

HB1_dffe9a[1]_lut_out = HB1_dffe8a[1];
HB1_dffe9a[1] = DFFEAS(HB1_dffe9a[1]_lut_out, LB1__clk0, D1_oRST_0, , , , , , );


--HB1_dffe9a[2] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp|dffpipe_id9:dffpipe6|dffe9a[2]
--operation mode is normal

HB1_dffe9a[2]_lut_out = HB1_dffe8a[2];
HB1_dffe9a[2] = DFFEAS(HB1_dffe9a[2]_lut_out, LB1__clk0, D1_oRST_0, , , , , , );


--HB1_dffe9a[3] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp|dffpipe_id9:dffpipe6|dffe9a[3]
--operation mode is normal

HB1_dffe9a[3]_lut_out = HB1_dffe8a[3];
HB1_dffe9a[3] = DFFEAS(HB1_dffe9a[3]_lut_out, LB1__clk0, D1_oRST_0, , , , , , );


--HB1_dffe9a[4] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp|dffpipe_id9:dffpipe6|dffe9a[4]
--operation mode is normal

HB1_dffe9a[4]_lut_out = HB1_dffe8a[4];
HB1_dffe9a[4] = DFFEAS(HB1_dffe9a[4]_lut_out, LB1__clk0, D1_oRST_0, , , , , , );


--HB1_dffe9a[5] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp|dffpipe_id9:dffpipe6|dffe9a[5]
--operation mode is normal

HB1_dffe9a[5]_lut_out = HB1_dffe8a[5];
HB1_dffe9a[5] = DFFEAS(HB1_dffe9a[5]_lut_out, LB1__clk0, D1_oRST_0, , , , , , );


--HB1_dffe9a[6] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp|dffpipe_id9:dffpipe6|dffe9a[6]
--operation mode is normal

HB1_dffe9a[6]_lut_out = HB1_dffe8a[6];
HB1_dffe9a[6] = DFFEAS(HB1_dffe9a[6]_lut_out, LB1__clk0, D1_oRST_0, , , , , , );


--BB1_xor5 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_gray2bin_q4b:gray2bin_rs_nbwp|xor5
--operation mode is normal

BB1_xor5 = HB1_dffe9a[8] $ HB1_dffe9a[7] $ HB1_dffe9a[5] $ HB1_dffe9a[6];


--BB1_xor2 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_gray2bin_q4b:gray2bin_rs_nbwp|xor2
--operation mode is normal

BB1_xor2 = HB1_dffe9a[2] $ HB1_dffe9a[3] $ HB1_dffe9a[4] $ BB1_xor5;


--P1_modulus_trigger is RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_17i:auto_generated|cntr_flc:cntr1|modulus_trigger
--operation mode is normal

P1_modulus_trigger_carry_eqn = P1L26;
P1_modulus_trigger = P1L4 # P1_modulus_trigger_carry_eqn;


--rCCD_DATA[0] is rCCD_DATA[0]
--operation mode is normal

rCCD_DATA[0]_lut_out = A1L84;
rCCD_DATA[0] = DFFEAS(rCCD_DATA[0]_lut_out, CCD_PIXCLK, VCC, , , , , , );


--JB2_dffe13a[8] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe13a[8]
--operation mode is normal

JB2_dffe13a[8]_lut_out = JB2_dffe12a[8];
JB2_dffe13a[8] = DFFEAS(JB2_dffe13a[8]_lut_out, CCD_PIXCLK, D1_oRST_0, , , , , , );


--JB2_dffe13a[2] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe13a[2]
--operation mode is normal

JB2_dffe13a[2]_lut_out = JB2_dffe12a[2];
JB2_dffe13a[2] = DFFEAS(JB2_dffe13a[2]_lut_out, CCD_PIXCLK, D1_oRST_0, , , , , , );


--JB2_dffe13a[3] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe13a[3]
--operation mode is normal

JB2_dffe13a[3]_lut_out = JB2_dffe12a[3];
JB2_dffe13a[3] = DFFEAS(JB2_dffe13a[3]_lut_out, CCD_PIXCLK, D1_oRST_0, , , , , , );


--JB2_dffe13a[4] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe13a[4]
--operation mode is normal

JB2_dffe13a[4]_lut_out = JB2_dffe12a[4];
JB2_dffe13a[4] = DFFEAS(JB2_dffe13a[4]_lut_out, CCD_PIXCLK, D1_oRST_0, , , , , , );


--JB2_dffe13a[5] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe13a[5]
--operation mode is normal

JB2_dffe13a[5]_lut_out = JB2_dffe12a[5];
JB2_dffe13a[5] = DFFEAS(JB2_dffe13a[5]_lut_out, CCD_PIXCLK, D1_oRST_0, , , , , , );


--JB2_dffe13a[6] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe13a[6]
--operation mode is normal

JB2_dffe13a[6]_lut_out = JB2_dffe12a[6];
JB2_dffe13a[6] = DFFEAS(JB2_dffe13a[6]_lut_out, CCD_PIXCLK, D1_oRST_0, , , , , , );


--JB2_dffe13a[7] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe13a[7]
--operation mode is normal

JB2_dffe13a[7]_lut_out = JB2_dffe12a[7];
JB2_dffe13a[7] = DFFEAS(JB2_dffe13a[7]_lut_out, CCD_PIXCLK, D1_oRST_0, , , , , , );


--BB4_xor5 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_gray2bin_q4b:gray2bin_ws_nbrp|xor5
--operation mode is normal

BB4_xor5 = JB2_dffe13a[5] $ JB2_dffe13a[6] $ JB2_dffe13a[8] $ JB2_dffe13a[7];


--BB4_xor2 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_gray2bin_q4b:gray2bin_ws_nbrp|xor2
--operation mode is normal

BB4_xor2 = JB2_dffe13a[2] $ JB2_dffe13a[3] $ JB2_dffe13a[4] $ BB4_xor5;


--JB2_dffe13a[0] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe13a[0]
--operation mode is normal

JB2_dffe13a[0]_lut_out = JB2_dffe12a[0];
JB2_dffe13a[0] = DFFEAS(JB2_dffe13a[0]_lut_out, CCD_PIXCLK, D1_oRST_0, , , , , , );


--JB2_dffe13a[1] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe13a[1]
--operation mode is normal

JB2_dffe13a[1]_lut_out = JB2_dffe12a[1];
JB2_dffe13a[1] = DFFEAS(JB2_dffe13a[1]_lut_out, CCD_PIXCLK, D1_oRST_0, , , , , , );


--HB2_dffe9a[0] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp|dffpipe_id9:dffpipe6|dffe9a[0]
--operation mode is normal

HB2_dffe9a[0]_lut_out = HB2_dffe8a[0];
HB2_dffe9a[0] = DFFEAS(HB2_dffe9a[0]_lut_out, LB1__clk0, D1_oRST_0, , , , , , );


--HB2_dffe9a[1] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp|dffpipe_id9:dffpipe6|dffe9a[1]
--operation mode is normal

HB2_dffe9a[1]_lut_out = HB2_dffe8a[1];
HB2_dffe9a[1] = DFFEAS(HB2_dffe9a[1]_lut_out, LB1__clk0, D1_oRST_0, , , , , , );


--HB2_dffe9a[2] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp|dffpipe_id9:dffpipe6|dffe9a[2]
--operation mode is normal

HB2_dffe9a[2]_lut_out = HB2_dffe8a[2];
HB2_dffe9a[2] = DFFEAS(HB2_dffe9a[2]_lut_out, LB1__clk0, D1_oRST_0, , , , , , );


--HB2_dffe9a[3] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp|dffpipe_id9:dffpipe6|dffe9a[3]
--operation mode is normal

HB2_dffe9a[3]_lut_out = HB2_dffe8a[3];
HB2_dffe9a[3] = DFFEAS(HB2_dffe9a[3]_lut_out, LB1__clk0, D1_oRST_0, , , , , , );


--HB2_dffe9a[4] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp|dffpipe_id9:dffpipe6|dffe9a[4]
--operation mode is normal

HB2_dffe9a[4]_lut_out = HB2_dffe8a[4];
HB2_dffe9a[4] = DFFEAS(HB2_dffe9a[4]_lut_out, LB1__clk0, D1_oRST_0, , , , , , );


--HB2_dffe9a[5] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp|dffpipe_id9:dffpipe6|dffe9a[5]
--operation mode is normal

HB2_dffe9a[5]_lut_out = HB2_dffe8a[5];
HB2_dffe9a[5] = DFFEAS(HB2_dffe9a[5]_lut_out, LB1__clk0, D1_oRST_0, , , , , , );


--HB2_dffe9a[6] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp|dffpipe_id9:dffpipe6|dffe9a[6]
--operation mode is normal

HB2_dffe9a[6]_lut_out = HB2_dffe8a[6];
HB2_dffe9a[6] = DFFEAS(HB2_dffe9a[6]_lut_out, LB1__clk0, D1_oRST_0, , , , , , );


--BB3_xor5 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_gray2bin_q4b:gray2bin_rs_nbwp|xor5
--operation mode is normal

BB3_xor5 = HB2_dffe9a[8] $ HB2_dffe9a[7] $ HB2_dffe9a[5] $ HB2_dffe9a[6];


--BB3_xor2 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_gray2bin_q4b:gray2bin_rs_nbwp|xor2
--operation mode is normal

BB3_xor2 = HB2_dffe9a[2] $ HB2_dffe9a[3] $ HB2_dffe9a[4] $ BB3_xor5;


--rCCD_DATA[1] is rCCD_DATA[1]
--operation mode is normal

rCCD_DATA[1]_lut_out = A1L86;
rCCD_DATA[1] = DFFEAS(rCCD_DATA[1]_lut_out, CCD_PIXCLK, VCC, , , , , , );


--rCCD_DATA[2] is rCCD_DATA[2]
--operation mode is normal

rCCD_DATA[2]_lut_out = A1L94;
rCCD_DATA[2] = DFFEAS(rCCD_DATA[2]_lut_out, CCD_PIXCLK, VCC, , , , , , );


--rCCD_DATA[3] is rCCD_DATA[3]
--operation mode is normal

rCCD_DATA[3]_lut_out = A1L90;
rCCD_DATA[3] = DFFEAS(rCCD_DATA[3]_lut_out, CCD_PIXCLK, VCC, , , , , , );


--rCCD_DATA[4] is rCCD_DATA[4]
--operation mode is normal

rCCD_DATA[4]_lut_out = A1L88;
rCCD_DATA[4] = DFFEAS(rCCD_DATA[4]_lut_out, CCD_PIXCLK, VCC, , , , , , );


--rCCD_DATA[5] is rCCD_DATA[5]
--operation mode is normal

rCCD_DATA[5]_lut_out = A1L92;
rCCD_DATA[5] = DFFEAS(rCCD_DATA[5]_lut_out, CCD_PIXCLK, VCC, , , , , , );


--rCCD_DATA[6] is rCCD_DATA[6]
--operation mode is normal

rCCD_DATA[6]_lut_out = A1L96;
rCCD_DATA[6] = DFFEAS(rCCD_DATA[6]_lut_out, CCD_PIXCLK, VCC, , , , , , );


--rCCD_DATA[7] is rCCD_DATA[7]
--operation mode is normal

rCCD_DATA[7]_lut_out = A1L98;
rCCD_DATA[7] = DFFEAS(rCCD_DATA[7]_lut_out, CCD_PIXCLK, VCC, , , , , , );


--rCCD_DATA[8] is rCCD_DATA[8]
--operation mode is normal

rCCD_DATA[8]_lut_out = A1L100;
rCCD_DATA[8] = DFFEAS(rCCD_DATA[8]_lut_out, CCD_PIXCLK, VCC, , , , , , );


--rCCD_DATA[9] is rCCD_DATA[9]
--operation mode is normal

rCCD_DATA[9]_lut_out = A1L102;
rCCD_DATA[9] = DFFEAS(rCCD_DATA[9]_lut_out, CCD_PIXCLK, VCC, , , , , , );


--MB1L8 is I2C_CCD_Config:u7|I2C_Controller:u0|ACK3~215
--operation mode is normal

MB1L8 = !MB1L38Q & !MB1L47Q & (MB1L36 # MB1L48);


--MB1L65 is I2C_CCD_Config:u7|I2C_Controller:u0|Select~1089
--operation mode is normal

MB1L65 = MB1L38Q & MB1_ACK1 # !MB1L38Q & (MB1L42Q & CCD_SDAT);


--MB1L2 is I2C_CCD_Config:u7|I2C_Controller:u0|ACK1~170
--operation mode is normal

MB1L2 = !MB1L46Q & !MB1L47Q & (MB1L42Q $ !MB1L44Q);


--MB1L5 is I2C_CCD_Config:u7|I2C_Controller:u0|ACK2~253
--operation mode is normal

MB1L5 = MB1L47Q # MB1L46Q & (!MB1L42Q # !MB1L38Q) # !MB1L46Q & (MB1L38Q # MB1L42Q);


--JB3_dffe11a[8] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe11a[8]
--operation mode is normal

JB3_dffe11a[8]_lut_out = EB5_power_modified_counter_values[8];
JB3_dffe11a[8] = DFFEAS(JB3_dffe11a[8]_lut_out, LB1__clk0, D1_oRST_0, , , , , , );


--HB2_dffe7a[8] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp|dffpipe_id9:dffpipe6|dffe7a[8]
--operation mode is normal

HB2_dffe7a[8]_lut_out = W2_write_delay_cycle[8];
HB2_dffe7a[8] = DFFEAS(HB2_dffe7a[8]_lut_out, LB1__clk0, D1_oRST_0, , , , , , );


--HB2_dffe8a[7] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp|dffpipe_id9:dffpipe6|dffe8a[7]
--operation mode is normal

HB2_dffe8a[7]_lut_out = HB2_dffe7a[7];
HB2_dffe8a[7] = DFFEAS(HB2_dffe8a[7]_lut_out, LB1__clk0, D1_oRST_0, , , , , , );


--HB1_dffe7a[8] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp|dffpipe_id9:dffpipe6|dffe7a[8]
--operation mode is normal

HB1_dffe7a[8]_lut_out = W1_write_delay_cycle[8];
HB1_dffe7a[8] = DFFEAS(HB1_dffe7a[8]_lut_out, LB1__clk0, D1_oRST_0, , , , , , );


--HB1_dffe8a[7] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp|dffpipe_id9:dffpipe6|dffe8a[7]
--operation mode is normal

HB1_dffe8a[7]_lut_out = HB1_dffe7a[7];
HB1_dffe8a[7] = DFFEAS(HB1_dffe8a[7]_lut_out, LB1__clk0, D1_oRST_0, , , , , , );


--JB4_dffe11a[8] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe11a[8]
--operation mode is normal

JB4_dffe11a[8]_lut_out = EB7_power_modified_counter_values[8];
JB4_dffe11a[8] = DFFEAS(JB4_dffe11a[8]_lut_out, LB1__clk0, D1_oRST_0, , , , , , );


--JB4_dffe11a[2] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe11a[2]
--operation mode is normal

JB4_dffe11a[2]_lut_out = EB7_power_modified_counter_values[2];
JB4_dffe11a[2] = DFFEAS(JB4_dffe11a[2]_lut_out, LB1__clk0, D1_oRST_0, , , , , , );


--JB4_dffe11a[3] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe11a[3]
--operation mode is normal

JB4_dffe11a[3]_lut_out = EB7_power_modified_counter_values[3];
JB4_dffe11a[3] = DFFEAS(JB4_dffe11a[3]_lut_out, LB1__clk0, D1_oRST_0, , , , , , );


--JB4_dffe11a[4] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe11a[4]
--operation mode is normal

JB4_dffe11a[4]_lut_out = EB7_power_modified_counter_values[4];
JB4_dffe11a[4] = DFFEAS(JB4_dffe11a[4]_lut_out, LB1__clk0, D1_oRST_0, , , , , , );


--JB4_dffe11a[5] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe11a[5]
--operation mode is normal

JB4_dffe11a[5]_lut_out = EB7_power_modified_counter_values[5];
JB4_dffe11a[5] = DFFEAS(JB4_dffe11a[5]_lut_out, LB1__clk0, D1_oRST_0, , , , , , );


--JB4_dffe11a[6] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe11a[6]
--operation mode is normal

JB4_dffe11a[6]_lut_out = EB7_power_modified_counter_values[6];
JB4_dffe11a[6] = DFFEAS(JB4_dffe11a[6]_lut_out, LB1__clk0, D1_oRST_0, , , , , , );


--JB4_dffe11a[7] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe11a[7]
--operation mode is normal

JB4_dffe11a[7]_lut_out = EB7_power_modified_counter_values[7];
JB4_dffe11a[7] = DFFEAS(JB4_dffe11a[7]_lut_out, LB1__clk0, D1_oRST_0, , , , , , );


--JB4_dffe11a[0] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe11a[0]
--operation mode is normal

JB4_dffe11a[0]_lut_out = EB7_power_modified_counter_values[0];
JB4_dffe11a[0] = DFFEAS(JB4_dffe11a[0]_lut_out, LB1__clk0, D1_oRST_0, , , , , , );


--JB4_dffe11a[1] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe11a[1]
--operation mode is normal

JB4_dffe11a[1]_lut_out = EB7_power_modified_counter_values[1];
JB4_dffe11a[1] = DFFEAS(JB4_dffe11a[1]_lut_out, LB1__clk0, D1_oRST_0, , , , , , );


--HB4_dffe7a[0] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp|dffpipe_id9:dffpipe6|dffe7a[0]
--operation mode is normal

HB4_dffe7a[0]_lut_out = W4_write_delay_cycle[0];
HB4_dffe7a[0] = DFFEAS(HB4_dffe7a[0]_lut_out, CCD_MCLK, D1_oRST_0, , , , , , );


--HB4_dffe7a[1] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp|dffpipe_id9:dffpipe6|dffe7a[1]
--operation mode is normal

HB4_dffe7a[1]_lut_out = W4_write_delay_cycle[1];
HB4_dffe7a[1] = DFFEAS(HB4_dffe7a[1]_lut_out, CCD_MCLK, D1_oRST_0, , , , , , );


--HB4_dffe7a[2] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp|dffpipe_id9:dffpipe6|dffe7a[2]
--operation mode is normal

HB4_dffe7a[2]_lut_out = W4_write_delay_cycle[2];
HB4_dffe7a[2] = DFFEAS(HB4_dffe7a[2]_lut_out, CCD_MCLK, D1_oRST_0, , , , , , );


--HB4_dffe7a[3] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp|dffpipe_id9:dffpipe6|dffe7a[3]
--operation mode is normal

HB4_dffe7a[3]_lut_out = W4_write_delay_cycle[3];
HB4_dffe7a[3] = DFFEAS(HB4_dffe7a[3]_lut_out, CCD_MCLK, D1_oRST_0, , , , , , );


--HB4_dffe7a[4] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp|dffpipe_id9:dffpipe6|dffe7a[4]
--operation mode is normal

HB4_dffe7a[4]_lut_out = W4_write_delay_cycle[4];
HB4_dffe7a[4] = DFFEAS(HB4_dffe7a[4]_lut_out, CCD_MCLK, D1_oRST_0, , , , , , );


--HB4_dffe7a[5] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp|dffpipe_id9:dffpipe6|dffe7a[5]
--operation mode is normal

HB4_dffe7a[5]_lut_out = W4_write_delay_cycle[5];
HB4_dffe7a[5] = DFFEAS(HB4_dffe7a[5]_lut_out, CCD_MCLK, D1_oRST_0, , , , , , );


--HB4_dffe7a[6] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp|dffpipe_id9:dffpipe6|dffe7a[6]
--operation mode is normal

HB4_dffe7a[6]_lut_out = W4_write_delay_cycle[6];
HB4_dffe7a[6] = DFFEAS(HB4_dffe7a[6]_lut_out, CCD_MCLK, D1_oRST_0, , , , , , );


--HB4_dffe7a[8] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp|dffpipe_id9:dffpipe6|dffe7a[8]
--operation mode is normal

HB4_dffe7a[8]_lut_out = W4_write_delay_cycle[8];
HB4_dffe7a[8] = DFFEAS(HB4_dffe7a[8]_lut_out, CCD_MCLK, D1_oRST_0, , , , , , );


--HB4_dffe7a[7] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp|dffpipe_id9:dffpipe6|dffe7a[7]
--operation mode is normal

HB4_dffe7a[7]_lut_out = W4_write_delay_cycle[7];
HB4_dffe7a[7] = DFFEAS(HB4_dffe7a[7]_lut_out, CCD_MCLK, D1_oRST_0, , , , , , );


--JB3_dffe11a[7] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe11a[7]
--operation mode is normal

JB3_dffe11a[7]_lut_out = EB5_power_modified_counter_values[7];
JB3_dffe11a[7] = DFFEAS(JB3_dffe11a[7]_lut_out, LB1__clk0, D1_oRST_0, , , , , , );


--JB3_dffe11a[2] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe11a[2]
--operation mode is normal

JB3_dffe11a[2]_lut_out = EB5_power_modified_counter_values[2];
JB3_dffe11a[2] = DFFEAS(JB3_dffe11a[2]_lut_out, LB1__clk0, D1_oRST_0, , , , , , );


--JB3_dffe11a[3] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe11a[3]
--operation mode is normal

JB3_dffe11a[3]_lut_out = EB5_power_modified_counter_values[3];
JB3_dffe11a[3] = DFFEAS(JB3_dffe11a[3]_lut_out, LB1__clk0, D1_oRST_0, , , , , , );


--JB3_dffe11a[4] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe11a[4]
--operation mode is normal

JB3_dffe11a[4]_lut_out = EB5_power_modified_counter_values[4];
JB3_dffe11a[4] = DFFEAS(JB3_dffe11a[4]_lut_out, LB1__clk0, D1_oRST_0, , , , , , );


--JB3_dffe11a[5] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe11a[5]
--operation mode is normal

JB3_dffe11a[5]_lut_out = EB5_power_modified_counter_values[5];
JB3_dffe11a[5] = DFFEAS(JB3_dffe11a[5]_lut_out, LB1__clk0, D1_oRST_0, , , , , , );


--JB3_dffe11a[6] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe11a[6]
--operation mode is normal

JB3_dffe11a[6]_lut_out = EB5_power_modified_counter_values[6];
JB3_dffe11a[6] = DFFEAS(JB3_dffe11a[6]_lut_out, LB1__clk0, D1_oRST_0, , , , , , );


--JB3_dffe11a[0] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe11a[0]
--operation mode is normal

JB3_dffe11a[0]_lut_out = EB5_power_modified_counter_values[0];
JB3_dffe11a[0] = DFFEAS(JB3_dffe11a[0]_lut_out, LB1__clk0, D1_oRST_0, , , , , , );


--JB3_dffe11a[1] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe11a[1]
--operation mode is normal

JB3_dffe11a[1]_lut_out = EB5_power_modified_counter_values[1];
JB3_dffe11a[1] = DFFEAS(JB3_dffe11a[1]_lut_out, LB1__clk0, D1_oRST_0, , , , , , );


--HB3_dffe7a[0] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp|dffpipe_id9:dffpipe6|dffe7a[0]
--operation mode is normal

HB3_dffe7a[0]_lut_out = W3_write_delay_cycle[0];
HB3_dffe7a[0] = DFFEAS(HB3_dffe7a[0]_lut_out, CCD_MCLK, D1_oRST_0, , , , , , );


--HB3_dffe7a[1] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp|dffpipe_id9:dffpipe6|dffe7a[1]
--operation mode is normal

HB3_dffe7a[1]_lut_out = W3_write_delay_cycle[1];
HB3_dffe7a[1] = DFFEAS(HB3_dffe7a[1]_lut_out, CCD_MCLK, D1_oRST_0, , , , , , );


--HB3_dffe7a[2] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp|dffpipe_id9:dffpipe6|dffe7a[2]
--operation mode is normal

HB3_dffe7a[2]_lut_out = W3_write_delay_cycle[2];
HB3_dffe7a[2] = DFFEAS(HB3_dffe7a[2]_lut_out, CCD_MCLK, D1_oRST_0, , , , , , );


--HB3_dffe7a[3] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp|dffpipe_id9:dffpipe6|dffe7a[3]
--operation mode is normal

HB3_dffe7a[3]_lut_out = W3_write_delay_cycle[3];
HB3_dffe7a[3] = DFFEAS(HB3_dffe7a[3]_lut_out, CCD_MCLK, D1_oRST_0, , , , , , );


--HB3_dffe7a[4] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp|dffpipe_id9:dffpipe6|dffe7a[4]
--operation mode is normal

HB3_dffe7a[4]_lut_out = W3_write_delay_cycle[4];
HB3_dffe7a[4] = DFFEAS(HB3_dffe7a[4]_lut_out, CCD_MCLK, D1_oRST_0, , , , , , );


--HB3_dffe7a[5] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp|dffpipe_id9:dffpipe6|dffe7a[5]
--operation mode is normal

HB3_dffe7a[5]_lut_out = W3_write_delay_cycle[5];
HB3_dffe7a[5] = DFFEAS(HB3_dffe7a[5]_lut_out, CCD_MCLK, D1_oRST_0, , , , , , );


--HB3_dffe7a[6] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp|dffpipe_id9:dffpipe6|dffe7a[6]
--operation mode is normal

HB3_dffe7a[6]_lut_out = W3_write_delay_cycle[6];
HB3_dffe7a[6] = DFFEAS(HB3_dffe7a[6]_lut_out, CCD_MCLK, D1_oRST_0, , , , , , );


--HB3_dffe7a[8] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp|dffpipe_id9:dffpipe6|dffe7a[8]
--operation mode is normal

HB3_dffe7a[8]_lut_out = W3_write_delay_cycle[8];
HB3_dffe7a[8] = DFFEAS(HB3_dffe7a[8]_lut_out, CCD_MCLK, D1_oRST_0, , , , , , );


--HB3_dffe7a[7] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp|dffpipe_id9:dffpipe6|dffe7a[7]
--operation mode is normal

HB3_dffe7a[7]_lut_out = W3_write_delay_cycle[7];
HB3_dffe7a[7] = DFFEAS(HB3_dffe7a[7]_lut_out, CCD_MCLK, D1_oRST_0, , , , , , );


--Q1_rp_shift[3] is Sdram_Control_4Port:u6|command:command1|rp_shift[3]
--operation mode is normal

Q1_rp_shift[3]_lut_out = Q1L67 & (Q1L30 # Q1_command_done & !Q1_command_delay[0]) # !Q1L67 & (Q1_command_done & !Q1_command_delay[0]);
Q1_rp_shift[3] = DFFEAS(Q1_rp_shift[3]_lut_out, LB1__clk0, VCC, , , , , R1_INIT_REQ, );


--Q1_command_delay[3] is Sdram_Control_4Port:u6|command:command1|command_delay[3]
--operation mode is normal

Q1_command_delay[3]_lut_out = !R1_INIT_REQ & (Q1_command_delay[4] # !Q1L31 # !Q1L8);
Q1_command_delay[3] = DFFEAS(Q1_command_delay[3]_lut_out, LB1__clk0, VCC, , , , , , );


--JB1_dffe12a[8] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe12a[8]
--operation mode is normal

JB1_dffe12a[8]_lut_out = JB1_dffe11a[8];
JB1_dffe12a[8] = DFFEAS(JB1_dffe12a[8]_lut_out, CCD_PIXCLK, D1_oRST_0, , , , , , );


--JB1_dffe12a[2] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe12a[2]
--operation mode is normal

JB1_dffe12a[2]_lut_out = JB1_dffe11a[2];
JB1_dffe12a[2] = DFFEAS(JB1_dffe12a[2]_lut_out, CCD_PIXCLK, D1_oRST_0, , , , , , );


--JB1_dffe12a[3] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe12a[3]
--operation mode is normal

JB1_dffe12a[3]_lut_out = JB1_dffe11a[3];
JB1_dffe12a[3] = DFFEAS(JB1_dffe12a[3]_lut_out, CCD_PIXCLK, D1_oRST_0, , , , , , );


--JB1_dffe12a[4] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe12a[4]
--operation mode is normal

JB1_dffe12a[4]_lut_out = JB1_dffe11a[4];
JB1_dffe12a[4] = DFFEAS(JB1_dffe12a[4]_lut_out, CCD_PIXCLK, D1_oRST_0, , , , , , );


--JB1_dffe12a[5] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe12a[5]
--operation mode is normal

JB1_dffe12a[5]_lut_out = JB1_dffe11a[5];
JB1_dffe12a[5] = DFFEAS(JB1_dffe12a[5]_lut_out, CCD_PIXCLK, D1_oRST_0, , , , , , );


--JB1_dffe12a[6] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe12a[6]
--operation mode is normal

JB1_dffe12a[6]_lut_out = JB1_dffe11a[6];
JB1_dffe12a[6] = DFFEAS(JB1_dffe12a[6]_lut_out, CCD_PIXCLK, D1_oRST_0, , , , , , );


--JB1_dffe12a[7] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe12a[7]
--operation mode is normal

JB1_dffe12a[7]_lut_out = JB1_dffe11a[7];
JB1_dffe12a[7] = DFFEAS(JB1_dffe12a[7]_lut_out, CCD_PIXCLK, D1_oRST_0, , , , , , );


--JB1_dffe12a[0] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe12a[0]
--operation mode is normal

JB1_dffe12a[0]_lut_out = JB1_dffe11a[0];
JB1_dffe12a[0] = DFFEAS(JB1_dffe12a[0]_lut_out, CCD_PIXCLK, D1_oRST_0, , , , , , );


--JB1_dffe12a[1] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe12a[1]
--operation mode is normal

JB1_dffe12a[1]_lut_out = JB1_dffe11a[1];
JB1_dffe12a[1] = DFFEAS(JB1_dffe12a[1]_lut_out, CCD_PIXCLK, D1_oRST_0, , , , , , );


--HB1_dffe8a[0] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp|dffpipe_id9:dffpipe6|dffe8a[0]
--operation mode is normal

HB1_dffe8a[0]_lut_out = HB1_dffe7a[0];
HB1_dffe8a[0] = DFFEAS(HB1_dffe8a[0]_lut_out, LB1__clk0, D1_oRST_0, , , , , , );


--HB1_dffe8a[1] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp|dffpipe_id9:dffpipe6|dffe8a[1]
--operation mode is normal

HB1_dffe8a[1]_lut_out = HB1_dffe7a[1];
HB1_dffe8a[1] = DFFEAS(HB1_dffe8a[1]_lut_out, LB1__clk0, D1_oRST_0, , , , , , );


--HB1_dffe8a[2] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp|dffpipe_id9:dffpipe6|dffe8a[2]
--operation mode is normal

HB1_dffe8a[2]_lut_out = HB1_dffe7a[2];
HB1_dffe8a[2] = DFFEAS(HB1_dffe8a[2]_lut_out, LB1__clk0, D1_oRST_0, , , , , , );


--HB1_dffe8a[3] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp|dffpipe_id9:dffpipe6|dffe8a[3]
--operation mode is normal

HB1_dffe8a[3]_lut_out = HB1_dffe7a[3];
HB1_dffe8a[3] = DFFEAS(HB1_dffe8a[3]_lut_out, LB1__clk0, D1_oRST_0, , , , , , );


--HB1_dffe8a[4] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp|dffpipe_id9:dffpipe6|dffe8a[4]
--operation mode is normal

HB1_dffe8a[4]_lut_out = HB1_dffe7a[4];
HB1_dffe8a[4] = DFFEAS(HB1_dffe8a[4]_lut_out, LB1__clk0, D1_oRST_0, , , , , , );


--HB1_dffe8a[5] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp|dffpipe_id9:dffpipe6|dffe8a[5]
--operation mode is normal

HB1_dffe8a[5]_lut_out = HB1_dffe7a[5];
HB1_dffe8a[5] = DFFEAS(HB1_dffe8a[5]_lut_out, LB1__clk0, D1_oRST_0, , , , , , );


--HB1_dffe8a[6] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp|dffpipe_id9:dffpipe6|dffe8a[6]
--operation mode is normal

HB1_dffe8a[6]_lut_out = HB1_dffe7a[6];
HB1_dffe8a[6] = DFFEAS(HB1_dffe8a[6]_lut_out, LB1__clk0, D1_oRST_0, , , , , , );


--P1L1 is RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_17i:auto_generated|cntr_flc:cntr1|cmpr4_aeb_int~75
--operation mode is normal

P1L1 = P1_safe_q[0] & P1_safe_q[2] & P1_safe_q[3] & !P1_safe_q[1];


--P1L2 is RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_17i:auto_generated|cntr_flc:cntr1|cmpr4_aeb_int~76
--operation mode is normal

P1L2 = P1_safe_q[4] & P1_safe_q[5] & P1_safe_q[6] & P1_safe_q[7];


--P1L3 is RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_17i:auto_generated|cntr_flc:cntr1|cmpr4_aeb_int~77
--operation mode is normal

P1L3 = P1_safe_q[10] & (!P1_safe_q[9]);


--P1L4 is RAW2RGB:u4|Line_Buffer:u0|altshift_taps:altshift_taps_component|shift_taps_17i:auto_generated|cntr_flc:cntr1|cmpr4_aeb_int~78
--operation mode is normal

P1L4 = P1L1 & P1L2 & P1L3 & !P1_safe_q[8];


--JB2_dffe12a[8] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe12a[8]
--operation mode is normal

JB2_dffe12a[8]_lut_out = JB2_dffe11a[8];
JB2_dffe12a[8] = DFFEAS(JB2_dffe12a[8]_lut_out, CCD_PIXCLK, D1_oRST_0, , , , , , );


--JB2_dffe12a[2] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe12a[2]
--operation mode is normal

JB2_dffe12a[2]_lut_out = JB2_dffe11a[2];
JB2_dffe12a[2] = DFFEAS(JB2_dffe12a[2]_lut_out, CCD_PIXCLK, D1_oRST_0, , , , , , );


--JB2_dffe12a[3] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe12a[3]
--operation mode is normal

JB2_dffe12a[3]_lut_out = JB2_dffe11a[3];
JB2_dffe12a[3] = DFFEAS(JB2_dffe12a[3]_lut_out, CCD_PIXCLK, D1_oRST_0, , , , , , );


--JB2_dffe12a[4] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe12a[4]
--operation mode is normal

JB2_dffe12a[4]_lut_out = JB2_dffe11a[4];
JB2_dffe12a[4] = DFFEAS(JB2_dffe12a[4]_lut_out, CCD_PIXCLK, D1_oRST_0, , , , , , );


--JB2_dffe12a[5] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe12a[5]
--operation mode is normal

JB2_dffe12a[5]_lut_out = JB2_dffe11a[5];
JB2_dffe12a[5] = DFFEAS(JB2_dffe12a[5]_lut_out, CCD_PIXCLK, D1_oRST_0, , , , , , );


--JB2_dffe12a[6] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe12a[6]
--operation mode is normal

JB2_dffe12a[6]_lut_out = JB2_dffe11a[6];
JB2_dffe12a[6] = DFFEAS(JB2_dffe12a[6]_lut_out, CCD_PIXCLK, D1_oRST_0, , , , , , );


--JB2_dffe12a[7] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe12a[7]
--operation mode is normal

JB2_dffe12a[7]_lut_out = JB2_dffe11a[7];
JB2_dffe12a[7] = DFFEAS(JB2_dffe12a[7]_lut_out, CCD_PIXCLK, D1_oRST_0, , , , , , );


--JB2_dffe12a[0] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe12a[0]
--operation mode is normal

JB2_dffe12a[0]_lut_out = JB2_dffe11a[0];
JB2_dffe12a[0] = DFFEAS(JB2_dffe12a[0]_lut_out, CCD_PIXCLK, D1_oRST_0, , , , , , );


--JB2_dffe12a[1] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe12a[1]
--operation mode is normal

JB2_dffe12a[1]_lut_out = JB2_dffe11a[1];
JB2_dffe12a[1] = DFFEAS(JB2_dffe12a[1]_lut_out, CCD_PIXCLK, D1_oRST_0, , , , , , );


--HB2_dffe8a[0] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp|dffpipe_id9:dffpipe6|dffe8a[0]
--operation mode is normal

HB2_dffe8a[0]_lut_out = HB2_dffe7a[0];
HB2_dffe8a[0] = DFFEAS(HB2_dffe8a[0]_lut_out, LB1__clk0, D1_oRST_0, , , , , , );


--HB2_dffe8a[1] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp|dffpipe_id9:dffpipe6|dffe8a[1]
--operation mode is normal

HB2_dffe8a[1]_lut_out = HB2_dffe7a[1];
HB2_dffe8a[1] = DFFEAS(HB2_dffe8a[1]_lut_out, LB1__clk0, D1_oRST_0, , , , , , );


--HB2_dffe8a[2] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp|dffpipe_id9:dffpipe6|dffe8a[2]
--operation mode is normal

HB2_dffe8a[2]_lut_out = HB2_dffe7a[2];
HB2_dffe8a[2] = DFFEAS(HB2_dffe8a[2]_lut_out, LB1__clk0, D1_oRST_0, , , , , , );


--HB2_dffe8a[3] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp|dffpipe_id9:dffpipe6|dffe8a[3]
--operation mode is normal

HB2_dffe8a[3]_lut_out = HB2_dffe7a[3];
HB2_dffe8a[3] = DFFEAS(HB2_dffe8a[3]_lut_out, LB1__clk0, D1_oRST_0, , , , , , );


--HB2_dffe8a[4] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp|dffpipe_id9:dffpipe6|dffe8a[4]
--operation mode is normal

HB2_dffe8a[4]_lut_out = HB2_dffe7a[4];
HB2_dffe8a[4] = DFFEAS(HB2_dffe8a[4]_lut_out, LB1__clk0, D1_oRST_0, , , , , , );


--HB2_dffe8a[5] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp|dffpipe_id9:dffpipe6|dffe8a[5]
--operation mode is normal

HB2_dffe8a[5]_lut_out = HB2_dffe7a[5];
HB2_dffe8a[5] = DFFEAS(HB2_dffe8a[5]_lut_out, LB1__clk0, D1_oRST_0, , , , , , );


--HB2_dffe8a[6] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp|dffpipe_id9:dffpipe6|dffe8a[6]
--operation mode is normal

HB2_dffe8a[6]_lut_out = HB2_dffe7a[6];
HB2_dffe8a[6] = DFFEAS(HB2_dffe8a[6]_lut_out, LB1__clk0, D1_oRST_0, , , , , , );


--W2_write_delay_cycle[8] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|write_delay_cycle[8]
--operation mode is normal

W2_write_delay_cycle[8]_lut_out = EB4_power_modified_counter_values[8];
W2_write_delay_cycle[8] = DFFEAS(W2_write_delay_cycle[8]_lut_out, CCD_PIXCLK, D1_oRST_0, , , , , , );


--HB2_dffe7a[7] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp|dffpipe_id9:dffpipe6|dffe7a[7]
--operation mode is normal

HB2_dffe7a[7]_lut_out = W2_write_delay_cycle[7];
HB2_dffe7a[7] = DFFEAS(HB2_dffe7a[7]_lut_out, LB1__clk0, D1_oRST_0, , , , , , );


--W1_write_delay_cycle[8] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|write_delay_cycle[8]
--operation mode is normal

W1_write_delay_cycle[8]_lut_out = EB2_power_modified_counter_values[8];
W1_write_delay_cycle[8] = DFFEAS(W1_write_delay_cycle[8]_lut_out, CCD_PIXCLK, D1_oRST_0, , , , , , );


--HB1_dffe7a[7] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp|dffpipe_id9:dffpipe6|dffe7a[7]
--operation mode is normal

HB1_dffe7a[7]_lut_out = W1_write_delay_cycle[7];
HB1_dffe7a[7] = DFFEAS(HB1_dffe7a[7]_lut_out, LB1__clk0, D1_oRST_0, , , , , , );


--W4_write_delay_cycle[0] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|write_delay_cycle[0]
--operation mode is normal

W4_write_delay_cycle[0]_lut_out = EB8_power_modified_counter_values[0];
W4_write_delay_cycle[0] = DFFEAS(W4_write_delay_cycle[0]_lut_out, LB1__clk0, D1_oRST_0, , , , , , );


--W4_write_delay_cycle[1] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|write_delay_cycle[1]
--operation mode is normal

W4_write_delay_cycle[1]_lut_out = EB8_power_modified_counter_values[1];
W4_write_delay_cycle[1] = DFFEAS(W4_write_delay_cycle[1]_lut_out, LB1__clk0, D1_oRST_0, , , , , , );


--W4_write_delay_cycle[2] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|write_delay_cycle[2]
--operation mode is normal

W4_write_delay_cycle[2]_lut_out = EB8_power_modified_counter_values[2];
W4_write_delay_cycle[2] = DFFEAS(W4_write_delay_cycle[2]_lut_out, LB1__clk0, D1_oRST_0, , , , , , );


--W4_write_delay_cycle[3] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|write_delay_cycle[3]
--operation mode is normal

W4_write_delay_cycle[3]_lut_out = EB8_power_modified_counter_values[3];
W4_write_delay_cycle[3] = DFFEAS(W4_write_delay_cycle[3]_lut_out, LB1__clk0, D1_oRST_0, , , , , , );


--W4_write_delay_cycle[4] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|write_delay_cycle[4]
--operation mode is normal

W4_write_delay_cycle[4]_lut_out = EB8_power_modified_counter_values[4];
W4_write_delay_cycle[4] = DFFEAS(W4_write_delay_cycle[4]_lut_out, LB1__clk0, D1_oRST_0, , , , , , );


--W4_write_delay_cycle[5] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|write_delay_cycle[5]
--operation mode is normal

W4_write_delay_cycle[5]_lut_out = EB8_power_modified_counter_values[5];
W4_write_delay_cycle[5] = DFFEAS(W4_write_delay_cycle[5]_lut_out, LB1__clk0, D1_oRST_0, , , , , , );


--W4_write_delay_cycle[6] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|write_delay_cycle[6]
--operation mode is normal

W4_write_delay_cycle[6]_lut_out = EB8_power_modified_counter_values[6];
W4_write_delay_cycle[6] = DFFEAS(W4_write_delay_cycle[6]_lut_out, LB1__clk0, D1_oRST_0, , , , , , );


--W4_write_delay_cycle[8] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|write_delay_cycle[8]
--operation mode is normal

W4_write_delay_cycle[8]_lut_out = EB8_power_modified_counter_values[8];
W4_write_delay_cycle[8] = DFFEAS(W4_write_delay_cycle[8]_lut_out, LB1__clk0, D1_oRST_0, , , , , , );


--W4_write_delay_cycle[7] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|write_delay_cycle[7]
--operation mode is normal

W4_write_delay_cycle[7]_lut_out = EB8_power_modified_counter_values[7];
W4_write_delay_cycle[7] = DFFEAS(W4_write_delay_cycle[7]_lut_out, LB1__clk0, D1_oRST_0, , , , , , );


--W3_write_delay_cycle[0] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|write_delay_cycle[0]
--operation mode is normal

W3_write_delay_cycle[0]_lut_out = EB6_power_modified_counter_values[0];
W3_write_delay_cycle[0] = DFFEAS(W3_write_delay_cycle[0]_lut_out, LB1__clk0, D1_oRST_0, , , , , , );


--W3_write_delay_cycle[1] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|write_delay_cycle[1]
--operation mode is normal

W3_write_delay_cycle[1]_lut_out = EB6_power_modified_counter_values[1];
W3_write_delay_cycle[1] = DFFEAS(W3_write_delay_cycle[1]_lut_out, LB1__clk0, D1_oRST_0, , , , , , );


--W3_write_delay_cycle[2] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|write_delay_cycle[2]
--operation mode is normal

W3_write_delay_cycle[2]_lut_out = EB6_power_modified_counter_values[2];
W3_write_delay_cycle[2] = DFFEAS(W3_write_delay_cycle[2]_lut_out, LB1__clk0, D1_oRST_0, , , , , , );


--W3_write_delay_cycle[3] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|write_delay_cycle[3]
--operation mode is normal

W3_write_delay_cycle[3]_lut_out = EB6_power_modified_counter_values[3];
W3_write_delay_cycle[3] = DFFEAS(W3_write_delay_cycle[3]_lut_out, LB1__clk0, D1_oRST_0, , , , , , );


--W3_write_delay_cycle[4] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|write_delay_cycle[4]
--operation mode is normal

W3_write_delay_cycle[4]_lut_out = EB6_power_modified_counter_values[4];
W3_write_delay_cycle[4] = DFFEAS(W3_write_delay_cycle[4]_lut_out, LB1__clk0, D1_oRST_0, , , , , , );


--W3_write_delay_cycle[5] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|write_delay_cycle[5]
--operation mode is normal

W3_write_delay_cycle[5]_lut_out = EB6_power_modified_counter_values[5];
W3_write_delay_cycle[5] = DFFEAS(W3_write_delay_cycle[5]_lut_out, LB1__clk0, D1_oRST_0, , , , , , );


--W3_write_delay_cycle[6] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|write_delay_cycle[6]
--operation mode is normal

W3_write_delay_cycle[6]_lut_out = EB6_power_modified_counter_values[6];
W3_write_delay_cycle[6] = DFFEAS(W3_write_delay_cycle[6]_lut_out, LB1__clk0, D1_oRST_0, , , , , , );


--W3_write_delay_cycle[8] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|write_delay_cycle[8]
--operation mode is normal

W3_write_delay_cycle[8]_lut_out = EB6_power_modified_counter_values[8];
W3_write_delay_cycle[8] = DFFEAS(W3_write_delay_cycle[8]_lut_out, LB1__clk0, D1_oRST_0, , , , , , );


--W3_write_delay_cycle[7] is Sdram_Control_4Port:u6|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|write_delay_cycle[7]
--operation mode is normal

W3_write_delay_cycle[7]_lut_out = EB6_power_modified_counter_values[7];
W3_write_delay_cycle[7] = DFFEAS(W3_write_delay_cycle[7]_lut_out, LB1__clk0, D1_oRST_0, , , , , , );


--Q1L67 is Sdram_Control_4Port:u6|command:command1|rp_shift~776
--operation mode is normal

Q1L67 = Q1_rp_shift[3] & (!G1_PM_STOP);


--Q1_command_delay[4] is Sdram_Control_4Port:u6|command:command1|command_delay[4]
--operation mode is normal

Q1_command_delay[4]_lut_out = !R1_INIT_REQ & (Q1_command_delay[5] # !Q1L31 # !Q1L8);
Q1_command_delay[4] = DFFEAS(Q1_command_delay[4]_lut_out, LB1__clk0, VCC, , , , , , );


--JB1_dffe11a[8] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe11a[8]
--operation mode is normal

JB1_dffe11a[8]_lut_out = EB1_power_modified_counter_values[8];
JB1_dffe11a[8] = DFFEAS(JB1_dffe11a[8]_lut_out, CCD_PIXCLK, D1_oRST_0, , , , , , );


--JB1_dffe11a[2] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe11a[2]
--operation mode is normal

JB1_dffe11a[2]_lut_out = EB1_power_modified_counter_values[2];
JB1_dffe11a[2] = DFFEAS(JB1_dffe11a[2]_lut_out, CCD_PIXCLK, D1_oRST_0, , , , , , );


--JB1_dffe11a[3] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe11a[3]
--operation mode is normal

JB1_dffe11a[3]_lut_out = EB1_power_modified_counter_values[3];
JB1_dffe11a[3] = DFFEAS(JB1_dffe11a[3]_lut_out, CCD_PIXCLK, D1_oRST_0, , , , , , );


--JB1_dffe11a[4] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe11a[4]
--operation mode is normal

JB1_dffe11a[4]_lut_out = EB1_power_modified_counter_values[4];
JB1_dffe11a[4] = DFFEAS(JB1_dffe11a[4]_lut_out, CCD_PIXCLK, D1_oRST_0, , , , , , );


--JB1_dffe11a[5] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe11a[5]
--operation mode is normal

JB1_dffe11a[5]_lut_out = EB1_power_modified_counter_values[5];
JB1_dffe11a[5] = DFFEAS(JB1_dffe11a[5]_lut_out, CCD_PIXCLK, D1_oRST_0, , , , , , );


--JB1_dffe11a[6] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe11a[6]
--operation mode is normal

JB1_dffe11a[6]_lut_out = EB1_power_modified_counter_values[6];
JB1_dffe11a[6] = DFFEAS(JB1_dffe11a[6]_lut_out, CCD_PIXCLK, D1_oRST_0, , , , , , );


--JB1_dffe11a[7] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe11a[7]
--operation mode is normal

JB1_dffe11a[7]_lut_out = EB1_power_modified_counter_values[7];
JB1_dffe11a[7] = DFFEAS(JB1_dffe11a[7]_lut_out, CCD_PIXCLK, D1_oRST_0, , , , , , );


--JB1_dffe11a[0] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe11a[0]
--operation mode is normal

JB1_dffe11a[0]_lut_out = EB1_power_modified_counter_values[0];
JB1_dffe11a[0] = DFFEAS(JB1_dffe11a[0]_lut_out, CCD_PIXCLK, D1_oRST_0, , , , , , );


--JB1_dffe11a[1] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe11a[1]
--operation mode is normal

JB1_dffe11a[1]_lut_out = EB1_power_modified_counter_values[1];
JB1_dffe11a[1] = DFFEAS(JB1_dffe11a[1]_lut_out, CCD_PIXCLK, D1_oRST_0, , , , , , );


--HB1_dffe7a[0] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp|dffpipe_id9:dffpipe6|dffe7a[0]
--operation mode is normal

HB1_dffe7a[0]_lut_out = W1_write_delay_cycle[0];
HB1_dffe7a[0] = DFFEAS(HB1_dffe7a[0]_lut_out, LB1__clk0, D1_oRST_0, , , , , , );


--HB1_dffe7a[1] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp|dffpipe_id9:dffpipe6|dffe7a[1]
--operation mode is normal

HB1_dffe7a[1]_lut_out = W1_write_delay_cycle[1];
HB1_dffe7a[1] = DFFEAS(HB1_dffe7a[1]_lut_out, LB1__clk0, D1_oRST_0, , , , , , );


--HB1_dffe7a[2] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp|dffpipe_id9:dffpipe6|dffe7a[2]
--operation mode is normal

HB1_dffe7a[2]_lut_out = W1_write_delay_cycle[2];
HB1_dffe7a[2] = DFFEAS(HB1_dffe7a[2]_lut_out, LB1__clk0, D1_oRST_0, , , , , , );


--HB1_dffe7a[3] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp|dffpipe_id9:dffpipe6|dffe7a[3]
--operation mode is normal

HB1_dffe7a[3]_lut_out = W1_write_delay_cycle[3];
HB1_dffe7a[3] = DFFEAS(HB1_dffe7a[3]_lut_out, LB1__clk0, D1_oRST_0, , , , , , );


--HB1_dffe7a[4] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp|dffpipe_id9:dffpipe6|dffe7a[4]
--operation mode is normal

HB1_dffe7a[4]_lut_out = W1_write_delay_cycle[4];
HB1_dffe7a[4] = DFFEAS(HB1_dffe7a[4]_lut_out, LB1__clk0, D1_oRST_0, , , , , , );


--HB1_dffe7a[5] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp|dffpipe_id9:dffpipe6|dffe7a[5]
--operation mode is normal

HB1_dffe7a[5]_lut_out = W1_write_delay_cycle[5];
HB1_dffe7a[5] = DFFEAS(HB1_dffe7a[5]_lut_out, LB1__clk0, D1_oRST_0, , , , , , );


--HB1_dffe7a[6] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp|dffpipe_id9:dffpipe6|dffe7a[6]
--operation mode is normal

HB1_dffe7a[6]_lut_out = W1_write_delay_cycle[6];
HB1_dffe7a[6] = DFFEAS(HB1_dffe7a[6]_lut_out, LB1__clk0, D1_oRST_0, , , , , , );


--JB2_dffe11a[8] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe11a[8]
--operation mode is normal

JB2_dffe11a[8]_lut_out = EB3_power_modified_counter_values[8];
JB2_dffe11a[8] = DFFEAS(JB2_dffe11a[8]_lut_out, CCD_PIXCLK, D1_oRST_0, , , , , , );


--JB2_dffe11a[2] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe11a[2]
--operation mode is normal

JB2_dffe11a[2]_lut_out = EB3_power_modified_counter_values[2];
JB2_dffe11a[2] = DFFEAS(JB2_dffe11a[2]_lut_out, CCD_PIXCLK, D1_oRST_0, , , , , , );


--JB2_dffe11a[3] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe11a[3]
--operation mode is normal

JB2_dffe11a[3]_lut_out = EB3_power_modified_counter_values[3];
JB2_dffe11a[3] = DFFEAS(JB2_dffe11a[3]_lut_out, CCD_PIXCLK, D1_oRST_0, , , , , , );


--JB2_dffe11a[4] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe11a[4]
--operation mode is normal

JB2_dffe11a[4]_lut_out = EB3_power_modified_counter_values[4];
JB2_dffe11a[4] = DFFEAS(JB2_dffe11a[4]_lut_out, CCD_PIXCLK, D1_oRST_0, , , , , , );


--JB2_dffe11a[5] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe11a[5]
--operation mode is normal

JB2_dffe11a[5]_lut_out = EB3_power_modified_counter_values[5];
JB2_dffe11a[5] = DFFEAS(JB2_dffe11a[5]_lut_out, CCD_PIXCLK, D1_oRST_0, , , , , , );


--JB2_dffe11a[6] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe11a[6]
--operation mode is normal

JB2_dffe11a[6]_lut_out = EB3_power_modified_counter_values[6];
JB2_dffe11a[6] = DFFEAS(JB2_dffe11a[6]_lut_out, CCD_PIXCLK, D1_oRST_0, , , , , , );


--JB2_dffe11a[7] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe11a[7]
--operation mode is normal

JB2_dffe11a[7]_lut_out = EB3_power_modified_counter_values[7];
JB2_dffe11a[7] = DFFEAS(JB2_dffe11a[7]_lut_out, CCD_PIXCLK, D1_oRST_0, , , , , , );


--JB2_dffe11a[0] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe11a[0]
--operation mode is normal

JB2_dffe11a[0]_lut_out = EB3_power_modified_counter_values[0];
JB2_dffe11a[0] = DFFEAS(JB2_dffe11a[0]_lut_out, CCD_PIXCLK, D1_oRST_0, , , , , , );


--JB2_dffe11a[1] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_pc8:dffpipe_ws_dgrp|dffpipe_jd9:dffpipe10|dffe11a[1]
--operation mode is normal

JB2_dffe11a[1]_lut_out = EB3_power_modified_counter_values[1];
JB2_dffe11a[1] = DFFEAS(JB2_dffe11a[1]_lut_out, CCD_PIXCLK, D1_oRST_0, , , , , , );


--HB2_dffe7a[0] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp|dffpipe_id9:dffpipe6|dffe7a[0]
--operation mode is normal

HB2_dffe7a[0]_lut_out = W2_write_delay_cycle[0];
HB2_dffe7a[0] = DFFEAS(HB2_dffe7a[0]_lut_out, LB1__clk0, D1_oRST_0, , , , , , );


--HB2_dffe7a[1] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp|dffpipe_id9:dffpipe6|dffe7a[1]
--operation mode is normal

HB2_dffe7a[1]_lut_out = W2_write_delay_cycle[1];
HB2_dffe7a[1] = DFFEAS(HB2_dffe7a[1]_lut_out, LB1__clk0, D1_oRST_0, , , , , , );


--HB2_dffe7a[2] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp|dffpipe_id9:dffpipe6|dffe7a[2]
--operation mode is normal

HB2_dffe7a[2]_lut_out = W2_write_delay_cycle[2];
HB2_dffe7a[2] = DFFEAS(HB2_dffe7a[2]_lut_out, LB1__clk0, D1_oRST_0, , , , , , );


--HB2_dffe7a[3] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp|dffpipe_id9:dffpipe6|dffe7a[3]
--operation mode is normal

HB2_dffe7a[3]_lut_out = W2_write_delay_cycle[3];
HB2_dffe7a[3] = DFFEAS(HB2_dffe7a[3]_lut_out, LB1__clk0, D1_oRST_0, , , , , , );


--HB2_dffe7a[4] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp|dffpipe_id9:dffpipe6|dffe7a[4]
--operation mode is normal

HB2_dffe7a[4]_lut_out = W2_write_delay_cycle[4];
HB2_dffe7a[4] = DFFEAS(HB2_dffe7a[4]_lut_out, LB1__clk0, D1_oRST_0, , , , , , );


--HB2_dffe7a[5] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp|dffpipe_id9:dffpipe6|dffe7a[5]
--operation mode is normal

HB2_dffe7a[5]_lut_out = W2_write_delay_cycle[5];
HB2_dffe7a[5] = DFFEAS(HB2_dffe7a[5]_lut_out, LB1__clk0, D1_oRST_0, , , , , , );


--HB2_dffe7a[6] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|alt_synch_pipe_oc8:dffpipe_rs_dgwp|dffpipe_id9:dffpipe6|dffe7a[6]
--operation mode is normal

HB2_dffe7a[6]_lut_out = W2_write_delay_cycle[6];
HB2_dffe7a[6] = DFFEAS(HB2_dffe7a[6]_lut_out, LB1__clk0, D1_oRST_0, , , , , , );


--W2_write_delay_cycle[7] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|write_delay_cycle[7]
--operation mode is normal

W2_write_delay_cycle[7]_lut_out = EB4_power_modified_counter_values[7];
W2_write_delay_cycle[7] = DFFEAS(W2_write_delay_cycle[7]_lut_out, CCD_PIXCLK, D1_oRST_0, , , , , , );


--W1_write_delay_cycle[7] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|write_delay_cycle[7]
--operation mode is normal

W1_write_delay_cycle[7]_lut_out = EB2_power_modified_counter_values[7];
W1_write_delay_cycle[7] = DFFEAS(W1_write_delay_cycle[7]_lut_out, CCD_PIXCLK, D1_oRST_0, , , , , , );


--Q1_command_delay[5] is Sdram_Control_4Port:u6|command:command1|command_delay[5]
--operation mode is normal

Q1_command_delay[5]_lut_out = !R1_INIT_REQ & (Q1_command_delay[6] # !Q1L31 # !Q1L8);
Q1_command_delay[5] = DFFEAS(Q1_command_delay[5]_lut_out, LB1__clk0, VCC, , , , , , );


--W1_write_delay_cycle[0] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|write_delay_cycle[0]
--operation mode is normal

W1_write_delay_cycle[0]_lut_out = EB2_power_modified_counter_values[0];
W1_write_delay_cycle[0] = DFFEAS(W1_write_delay_cycle[0]_lut_out, CCD_PIXCLK, D1_oRST_0, , , , , , );


--W1_write_delay_cycle[1] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|write_delay_cycle[1]
--operation mode is normal

W1_write_delay_cycle[1]_lut_out = EB2_power_modified_counter_values[1];
W1_write_delay_cycle[1] = DFFEAS(W1_write_delay_cycle[1]_lut_out, CCD_PIXCLK, D1_oRST_0, , , , , , );


--W1_write_delay_cycle[2] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|write_delay_cycle[2]
--operation mode is normal

W1_write_delay_cycle[2]_lut_out = EB2_power_modified_counter_values[2];
W1_write_delay_cycle[2] = DFFEAS(W1_write_delay_cycle[2]_lut_out, CCD_PIXCLK, D1_oRST_0, , , , , , );


--W1_write_delay_cycle[3] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|write_delay_cycle[3]
--operation mode is normal

W1_write_delay_cycle[3]_lut_out = EB2_power_modified_counter_values[3];
W1_write_delay_cycle[3] = DFFEAS(W1_write_delay_cycle[3]_lut_out, CCD_PIXCLK, D1_oRST_0, , , , , , );


--W1_write_delay_cycle[4] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|write_delay_cycle[4]
--operation mode is normal

W1_write_delay_cycle[4]_lut_out = EB2_power_modified_counter_values[4];
W1_write_delay_cycle[4] = DFFEAS(W1_write_delay_cycle[4]_lut_out, CCD_PIXCLK, D1_oRST_0, , , , , , );


--W1_write_delay_cycle[5] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|write_delay_cycle[5]
--operation mode is normal

W1_write_delay_cycle[5]_lut_out = EB2_power_modified_counter_values[5];
W1_write_delay_cycle[5] = DFFEAS(W1_write_delay_cycle[5]_lut_out, CCD_PIXCLK, D1_oRST_0, , , , , , );


--W1_write_delay_cycle[6] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|write_delay_cycle[6]
--operation mode is normal

W1_write_delay_cycle[6]_lut_out = EB2_power_modified_counter_values[6];
W1_write_delay_cycle[6] = DFFEAS(W1_write_delay_cycle[6]_lut_out, CCD_PIXCLK, D1_oRST_0, , , , , , );


--W2_write_delay_cycle[0] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|write_delay_cycle[0]
--operation mode is normal

W2_write_delay_cycle[0]_lut_out = EB4_power_modified_counter_values[0];
W2_write_delay_cycle[0] = DFFEAS(W2_write_delay_cycle[0]_lut_out, CCD_PIXCLK, D1_oRST_0, , , , , , );


--W2_write_delay_cycle[1] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|write_delay_cycle[1]
--operation mode is normal

W2_write_delay_cycle[1]_lut_out = EB4_power_modified_counter_values[1];
W2_write_delay_cycle[1] = DFFEAS(W2_write_delay_cycle[1]_lut_out, CCD_PIXCLK, D1_oRST_0, , , , , , );


--W2_write_delay_cycle[2] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|write_delay_cycle[2]
--operation mode is normal

W2_write_delay_cycle[2]_lut_out = EB4_power_modified_counter_values[2];
W2_write_delay_cycle[2] = DFFEAS(W2_write_delay_cycle[2]_lut_out, CCD_PIXCLK, D1_oRST_0, , , , , , );


--W2_write_delay_cycle[3] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|write_delay_cycle[3]
--operation mode is normal

W2_write_delay_cycle[3]_lut_out = EB4_power_modified_counter_values[3];
W2_write_delay_cycle[3] = DFFEAS(W2_write_delay_cycle[3]_lut_out, CCD_PIXCLK, D1_oRST_0, , , , , , );


--W2_write_delay_cycle[4] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|write_delay_cycle[4]
--operation mode is normal

W2_write_delay_cycle[4]_lut_out = EB4_power_modified_counter_values[4];
W2_write_delay_cycle[4] = DFFEAS(W2_write_delay_cycle[4]_lut_out, CCD_PIXCLK, D1_oRST_0, , , , , , );


--W2_write_delay_cycle[5] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|write_delay_cycle[5]
--operation mode is normal

W2_write_delay_cycle[5]_lut_out = EB4_power_modified_counter_values[5];
W2_write_delay_cycle[5] = DFFEAS(W2_write_delay_cycle[5]_lut_out, CCD_PIXCLK, D1_oRST_0, , , , , , );


--W2_write_delay_cycle[6] is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|write_delay_cycle[6]
--operation mode is normal

W2_write_delay_cycle[6]_lut_out = EB4_power_modified_counter_values[6];
W2_write_delay_cycle[6] = DFFEAS(W2_write_delay_cycle[6]_lut_out, CCD_PIXCLK, D1_oRST_0, , , , , , );


--Q1_command_delay[6] is Sdram_Control_4Port:u6|command:command1|command_delay[6]
--operation mode is normal

Q1_command_delay[6]_lut_out = !R1_INIT_REQ & (Q1_command_delay[7] # !Q1L31 # !Q1L8);
Q1_command_delay[6] = DFFEAS(Q1_command_delay[6]_lut_out, LB1__clk0, VCC, , , , , , );


--Q1_command_delay[7] is Sdram_Control_4Port:u6|command:command1|command_delay[7]
--operation mode is normal

Q1_command_delay[7]_lut_out = !R1_INIT_REQ & (Q1_do_precharge # Q1_do_load_mode # !Q1L31);
Q1_command_delay[7] = DFFEAS(Q1_command_delay[7]_lut_out, LB1__clk0, VCC, , , , , , );


--C1L50 is VGA_Controller:u1|LessThan~1175
--operation mode is normal

C1L50 = !C1_H_Cont[5] & !C1_H_Cont[6] & (C1L41 # !C1_H_Cont[4]);


--C1L51 is VGA_Controller:u1|LessThan~1176
--operation mode is normal

C1L51 = !C1_H_Cont[8] & !C1_H_Cont[9] & (C1L50 # !C1_H_Cont[7]);


--C1L52 is VGA_Controller:u1|LessThan~1177
--operation mode is normal

C1L52 = !C1_H_Cont[5] & !C1_H_Cont[6] & (C1L18 # !C1_H_Cont[4]);


--G1L201 is Sdram_Control_4Port:u6|mWR_DONE~102
--operation mode is normal

G1L201 = G1L16 & !G1_ST[0] & G1_ST[2] & !G1L25;


--FB1L4 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_fefifo_ctc:read_state|b_non_empty~431
--operation mode is normal

FB1L4 = G1_WR_MASK[0] & G1_IN_REQ & FB1L1;


--FB2L4 is Sdram_Control_4Port:u6|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_ldb1:auto_generated|a_fefifo_ctc:read_state|b_non_empty~431
--operation mode is normal

FB2L4 = G1_WR_MASK[1] & G1_IN_REQ & FB2L1;


--MB1L35 is I2C_CCD_Config:u7|I2C_Controller:u0|SD[15]~8
--operation mode is normal

MB1L35 = MB1L38Q & !MB1L47Q & MB1L36 & KEY[1];


--MB1L4 is I2C_CCD_Config:u7|I2C_Controller:u0|ACK2~239
--operation mode is normal

MB1L4 = CCD_SDAT & MB1L46Q & !MB1L47Q & MB1L38Q;


--MB1L6 is I2C_CCD_Config:u7|I2C_Controller:u0|ACK2~254
--operation mode is normal

MB1L6 = MB1_ACK2 & (MB1L44Q # MB1L40Q # MB1L5) # !MB1_ACK2 & !MB1L44Q & !MB1L40Q;


--~GND is ~GND
--operation mode is normal

~GND = GND;


--OSC_27 is OSC_27
--operation mode is input

OSC_27 = INPUT();


--KEY[4] is KEY[4]
--operation mode is input

KEY[4] = INPUT();


--KEY[5] is KEY[5]
--operation mode is input

KEY[5] = INPUT();


--KEY[6] is KEY[6]
--operation mode is input

KEY[6] = INPUT();


--KEY[7] is KEY[7]
--operation mode is input

KEY[7] = INPUT();


--TR_RXD is TR_RXD
--operation mode is input

TR_RXD = INPUT();


--TDI is TDI
--operation mode is input

TDI = INPUT();


--TCK is TCK
--operation mode is input

TCK = INPUT();


--TCS is TCS
--operation mode is input

TCS = INPUT();


--OSC_50 is OSC_50
--operation mode is input

OSC_50 = INPUT();


--KEY[0] is KEY[0]
--operation mode is input

KEY[0] = INPUT();


--KEY[2] is KEY[2]
--operation mode is input

KEY[2] = INPUT();


--KEY[3] is KEY[3]
--operation mode is input

KEY[3] = INPUT();


--KEY[1] is KEY[1]
--operation mode is input

KEY[1] = INPUT();


--oLED[0] is oLED[0]
--operation mode is output

oLED[0] = OUTPUT(E1_Y_Cont[0]);


--oLED[1] is oLED[1]
--operation mode is output

oLED[1] = OUTPUT(E1_Y_Cont[1]);


--oLED[2] is oLED[2]
--operation mode is output

oLED[2] = OUTPUT(E1_Y_Cont[2]);


--oLED[3] is oLED[3]
--operation mode is output

oLED[3] = OUTPUT(E1_Y_Cont[3]);


--oLED[4] is oLED[4]
--operation mode is output

oLED[4] = OUTPUT(E1_Y_Cont[4]);


--oLED[5] is oLED[5]
--operation mode is output

oLED[5] = OUTPUT(E1_Y_Cont[5]);


--oLED[6] is oLED[6]
--operation mode is output

oLED[6] = OUTPUT(E1_Y_Cont[6]);


--oLED[7] is oLED[7]
--operation mode is output

oLED[7] = OUTPUT(E1_Y_Cont[7]);


--oCOM[0] is oCOM[0]
--operation mode is output

oCOM[0] = OUTPUT(J1L65);


--oCOM[1] is oCOM[1]
--operation mode is output

oCOM[1] = OUTPUT(!J1L66);


--oCOM[2] is oCOM[2]
--operation mode is output

oCOM[2] = OUTPUT(!J1L67);


--oCOM[3] is oCOM[3]
--operation mode is output

oCOM[3] = OUTPUT(!J1L68);


--TR_TXD is TR_TXD
--operation mode is output

TR_TXD = OUTPUT(GND);


--VSYNC_N is VSYNC_N
--operation mode is output

VSYNC_N = OUTPUT(C1_oVGA_V_SYNC);


--HSYNC_N is HSYNC_N
--operation mode is output

HSYNC_N = OUTPUT(C1_oVGA_H_SYNC);


--TVRES is TVRES
--operation mode is output

TVRES = OUTPUT(VCC);


--RED[0] is RED[0]
--operation mode is output

RED[0] = OUTPUT(C1L102);


--RED[1] is RED[1]
--operation mode is output

RED[1] = OUTPUT(C1L103);


--RED[2] is RED[2]
--operation mode is output

RED[2] = OUTPUT(C1L104);


--RED[3] is RED[3]
--operation mode is output

RED[3] = OUTPUT(C1L105);


--GREEN[0] is GREEN[0]
--operation mode is output

GREEN[0] = OUTPUT(C1L97);


--GREEN[1] is GREEN[1]
--operation mode is output

GREEN[1] = OUTPUT(C1L98);


--GREEN[2] is GREEN[2]
--operation mode is output

GREEN[2] = OUTPUT(C1L99);


--GREEN[3] is GREEN[3]
--operation mode is output

GREEN[3] = OUTPUT(C1L100);


--BLUE[0] is BLUE[0]
--operation mode is output

BLUE[0] = OUTPUT(C1L93);


--BLUE[1] is BLUE[1]
--operation mode is output

BLUE[1] = OUTPUT(C1L94);


--BLUE[2] is BLUE[2]
--operation mode is output

BLUE[2] = OUTPUT(C1L95);


--BLUE[3] is BLUE[3]
--operation mode is output

BLUE[3] = OUTPUT(C1L96);


--SD_LDQM is SD_LDQM
--operation mode is output

SD_LDQM = OUTPUT(G1_DQM[1]);


--SD_UDQM is SD_UDQM
--operation mode is output

SD_UDQM = OUTPUT(G1_DQM[1]);


--SD_WE_N is SD_WE_N
--operation mode is output

SD_WE_N = OUTPUT(G1_WE_N);


--SD_CAS_N is SD_CAS_N
--operation mode is output

SD_CAS_N = OUTPUT(G1_CAS_N);


--SD_RAS_N is SD_RAS_N
--operation mode is output

SD_RAS_N = OUTPUT(G1_RAS_N);


--SD_CS_N is SD_CS_N
--operation mode is output

SD_CS_N = OUTPUT(G1_CS_N[0]);


--SD_BA_0 is SD_BA_0
--operation mode is output

SD_BA_0 = OUTPUT(G1_BA[0]);


--SD_BA_1 is SD_BA_1
--operation mode is output

SD_BA_1 = OUTPUT(G1_BA[1]);


--SD_ADDR[0] is SD_ADDR[0]
--operation mode is output

SD_ADDR[0] = OUTPUT(G1_SA[0]);


--SD_ADDR[1] is SD_ADDR[1]
--operation mode is output

SD_ADDR[1] = OUTPUT(G1_SA[1]);


--SD_ADDR[2] is SD_ADDR[2]
--operation mode is output

SD_ADDR[2] = OUTPUT(G1_SA[2]);


--SD_ADDR[3] is SD_ADDR[3]
--operation mode is output

SD_ADDR[3] = OUTPUT(G1_SA[3]);


--SD_ADDR[4] is SD_ADDR[4]
--operation mode is output

SD_ADDR[4] = OUTPUT(G1_SA[4]);


--SD_ADDR[5] is SD_ADDR[5]
--operation mode is output

SD_ADDR[5] = OUTPUT(G1_SA[5]);


--SD_ADDR[6] is SD_ADDR[6]
--operation mode is output

SD_ADDR[6] = OUTPUT(G1_SA[6]);


--SD_ADDR[7] is SD_ADDR[7]
--operation mode is output

SD_ADDR[7] = OUTPUT(G1_SA[7]);


--SD_ADDR[8] is SD_ADDR[8]
--operation mode is output

SD_ADDR[8] = OUTPUT(G1_SA[8]);


--SD_ADDR[9] is SD_ADDR[9]
--operation mode is output

SD_ADDR[9] = OUTPUT(G1_SA[9]);


--SD_ADDR[10] is SD_ADDR[10]
--operation mode is output

SD_ADDR[10] = OUTPUT(G1_SA[10]);


--SD_ADDR[11] is SD_ADDR[11]
--operation mode is output

SD_ADDR[11] = OUTPUT(G1_SA[11]);


--SD_CLK is SD_CLK
--operation mode is output

SD_CLK = OUTPUT(LB1__extclk0);


--SD_CKE is SD_CKE
--operation mode is output

SD_CKE = OUTPUT(VCC);


--CF_CS0_N is CF_CS0_N
--operation mode is output

CF_CS0_N = OUTPUT(VCC);


--CF_CS1_N is CF_CS1_N
--operation mode is output

CF_CS1_N = OUTPUT(VCC);


--FL_CE_N is FL_CE_N
--operation mode is output

FL_CE_N = OUTPUT(VCC);


--TDO is TDO
--operation mode is output

TDO = OUTPUT(GND);


--AUD_BCK is AUD_BCK
--operation mode is output

AUD_BCK = OUTPUT(GND);


--AUD_DATA is AUD_DATA
--operation mode is output

AUD_DATA = OUTPUT(GND);


--AUD_LRCK is AUD_LRCK
--operation mode is output

AUD_LRCK = OUTPUT(GND);


--JP1[0] is JP1[0]
--operation mode is bidir

JP1[0] = BIDIR(OPNDRN(VCC));


--JP1[1] is JP1[1]
--operation mode is bidir

JP1[1] = BIDIR(OPNDRN(VCC));


--JP1[2] is JP1[2]
--operation mode is bidir

JP1[2] = BIDIR(OPNDRN(VCC));


--JP1[3] is JP1[3]
--operation mode is bidir

JP1[3] = BIDIR(OPNDRN(VCC));


--JP1[4] is JP1[4]
--operation mode is bidir

JP1[4] = BIDIR(OPNDRN(VCC));


--JP1[5] is JP1[5]
--operation mode is bidir

JP1[5] = BIDIR(OPNDRN(VCC));


--JP1[6] is JP1[6]
--operation mode is bidir

JP1[6] = BIDIR(OPNDRN(VCC));


--JP1[7] is JP1[7]
--operation mode is bidir

JP1[7] = BIDIR(OPNDRN(VCC));


--JP1[8] is JP1[8]
--operation mode is bidir

JP1[8] = BIDIR(OPNDRN(VCC));


--JP1[9] is JP1[9]
--operation mode is bidir

JP1[9] = BIDIR(OPNDRN(VCC));


--JP1[10] is JP1[10]
--operation mode is bidir

JP1[10] = BIDIR(OPNDRN(VCC));


--JP1[11] is JP1[11]
--operation mode is bidir

JP1[11] = BIDIR(OPNDRN(VCC));


--JP1[12] is JP1[12]
--operation mode is bidir

JP1[12] = BIDIR(OPNDRN(VCC));


--JP1[13] is JP1[13]
--operation mode is bidir

JP1[13] = BIDIR(OPNDRN(VCC));


--JP1[14] is JP1[14]
--operation mode is bidir

JP1[14] = BIDIR(OPNDRN(VCC));


--JP1[15] is JP1[15]
--operation mode is bidir

JP1[15] = BIDIR(OPNDRN(VCC));


--JP1[16] is JP1[16]
--operation mode is bidir

JP1[16] = BIDIR(OPNDRN(VCC));


--JP1[17] is JP1[17]
--operation mode is bidir

JP1[17] = BIDIR(OPNDRN(VCC));


--JP1[18] is JP1[18]
--operation mode is bidir

JP1[18] = BIDIR(OPNDRN(VCC));


--JP1[19] is JP1[19]
--operation mode is bidir

JP1[19] = BIDIR(OPNDRN(VCC));


--JP1[20] is JP1[20]
--operation mode is bidir

JP1[20] = BIDIR(OPNDRN(VCC));


--JP1[21] is JP1[21]
--operation mode is bidir

JP1[21] = BIDIR(OPNDRN(VCC));


--JP1[22] is JP1[22]
--operation mode is bidir

JP1[22] = BIDIR(OPNDRN(VCC));


--JP1[23] is JP1[23]
--operation mode is bidir

JP1[23] = BIDIR(OPNDRN(VCC));


--JP1[24] is JP1[24]
--operation mode is bidir

JP1[24] = BIDIR(OPNDRN(VCC));


--JP1[25] is JP1[25]
--operation mode is bidir

JP1[25] = BIDIR(OPNDRN(VCC));


--JP1[26] is JP1[26]
--operation mode is bidir

JP1[26] = BIDIR(OPNDRN(VCC));


--JP1[27] is JP1[27]
--operation mode is bidir

JP1[27] = BIDIR(OPNDRN(VCC));


--JP1[28] is JP1[28]
--operation mode is bidir

JP1[28] = BIDIR(OPNDRN(VCC));


--JP1[29] is JP1[29]
--operation mode is bidir

JP1[29] = BIDIR(OPNDRN(VCC));


--JP1[30] is JP1[30]
--operation mode is bidir

JP1[30] = BIDIR(OPNDRN(VCC));


--JP1[31] is JP1[31]
--operation mode is bidir

JP1[31] = BIDIR(OPNDRN(VCC));


--JP1[32] is JP1[32]
--operation mode is bidir

JP1[32] = BIDIR(OPNDRN(VCC));


--JP1[33] is JP1[33]
--operation mode is bidir

JP1[33] = BIDIR(OPNDRN(VCC));


--JP1[34] is JP1[34]
--operation mode is bidir

JP1[34] = BIDIR(OPNDRN(VCC));


--JP1[35] is JP1[35]
--operation mode is bidir

JP1[35] = BIDIR(OPNDRN(VCC));


--JP2[0] is JP2[0]
--operation mode is bidir

JP2[0] = BIDIR(OPNDRN(VCC));


--JP2[13] is JP2[13]
--operation mode is bidir

JP2[13] = BIDIR(OPNDRN(VCC));


--JP2[14] is JP2[14]
--operation mode is bidir

JP2[14] = BIDIR(OPNDRN(VCC));


--JP2[15] is JP2[15]
--operation mode is bidir

JP2[15] = BIDIR(OPNDRN(VCC));


--JP2[16] is JP2[16]
--operation mode is bidir

JP2[16] = BIDIR(OPNDRN(VCC));


--JP2[17] is JP2[17]
--operation mode is bidir

JP2[17] = BIDIR(OPNDRN(VCC));


--JP2[18] is JP2[18]
--operation mode is bidir

JP2[18] = BIDIR(OPNDRN(VCC));


--JP2[19] is JP2[19]
--operation mode is bidir

JP2[19] = BIDIR(OPNDRN(VCC));


--SD_DATA[0] is SD_DATA[0]
--operation mode is bidir

SD_DATA[0]_tri_out = TRI(G1L166, Q1_OE);
SD_DATA[0] = BIDIR(SD_DATA[0]_tri_out);


--SD_DATA[1] is SD_DATA[1]
--operation mode is bidir

SD_DATA[1]_tri_out = TRI(G1L167, Q1_OE);
SD_DATA[1] = BIDIR(SD_DATA[1]_tri_out);


--SD_DATA[2] is SD_DATA[2]
--operation mode is bidir

SD_DATA[2]_tri_out = TRI(G1L168, Q1_OE);
SD_DATA[2] = BIDIR(SD_DATA[2]_tri_out);


--SD_DATA[3] is SD_DATA[3]
--operation mode is bidir

SD_DATA[3]_tri_out = TRI(G1L169, Q1_OE);
SD_DATA[3] = BIDIR(SD_DATA[3]_tri_out);


--SD_DATA[4] is SD_DATA[4]
--operation mode is bidir

SD_DATA[4]_tri_out = TRI(G1L170, Q1_OE);
SD_DATA[4] = BIDIR(SD_DATA[4]_tri_out);


--SD_DATA[5] is SD_DATA[5]
--operation mode is bidir

SD_DATA[5]_tri_out = TRI(G1L171, Q1_OE);
SD_DATA[5] = BIDIR(SD_DATA[5]_tri_out);


--A1L154 is SD_DATA[6]~9
--operation mode is bidir

A1L154 = SD_DATA[6];

--SD_DATA[6] is SD_DATA[6]
--operation mode is bidir

SD_DATA[6]_tri_out = TRI(G1L172, Q1_OE);
SD_DATA[6] = BIDIR(SD_DATA[6]_tri_out);


--A1L156 is SD_DATA[7]~8
--operation mode is bidir

A1L156 = SD_DATA[7];

--SD_DATA[7] is SD_DATA[7]
--operation mode is bidir

SD_DATA[7]_tri_out = TRI(G1L173, Q1_OE);
SD_DATA[7] = BIDIR(SD_DATA[7]_tri_out);


--A1L158 is SD_DATA[8]~7
--operation mode is bidir

A1L158 = SD_DATA[8];

--SD_DATA[8] is SD_DATA[8]
--operation mode is bidir

SD_DATA[8]_tri_out = TRI(G1L174, Q1_OE);
SD_DATA[8] = BIDIR(SD_DATA[8]_tri_out);


--A1L160 is SD_DATA[9]~6
--operation mode is bidir

A1L160 = SD_DATA[9];

--SD_DATA[9] is SD_DATA[9]
--operation mode is bidir

SD_DATA[9]_tri_out = TRI(G1L175, Q1_OE);
SD_DATA[9] = BIDIR(SD_DATA[9]_tri_out);


--SD_DATA[10] is SD_DATA[10]
--operation mode is bidir

SD_DATA[10]_tri_out = TRI(G1L176, Q1_OE);
SD_DATA[10] = BIDIR(SD_DATA[10]_tri_out);


--A1L163 is SD_DATA[11]~4
--operation mode is bidir

A1L163 = SD_DATA[11];

--SD_DATA[11] is SD_DATA[11]
--operation mode is bidir

SD_DATA[11]_tri_out = TRI(G1L177, Q1_OE);
SD_DATA[11] = BIDIR(SD_DATA[11]_tri_out);


--A1L165 is SD_DATA[12]~3
--operation mode is bidir

A1L165 = SD_DATA[12];

--SD_DATA[12] is SD_DATA[12]
--operation mode is bidir

SD_DATA[12]_tri_out = TRI(G1L178, Q1_OE);
SD_DATA[12] = BIDIR(SD_DATA[12]_tri_out);


--A1L167 is SD_DATA[13]~2
--operation mode is bidir

A1L167 = SD_DATA[13];

--SD_DATA[13] is SD_DATA[13]
--operation mode is bidir

SD_DATA[13]_tri_out = TRI(G1L179, Q1_OE);
SD_DATA[13] = BIDIR(SD_DATA[13]_tri_out);


--A1L169 is SD_DATA[14]~1
--operation mode is bidir

A1L169 = SD_DATA[14];

--SD_DATA[14] is SD_DATA[14]
--operation mode is bidir

SD_DATA[14]_tri_out = TRI(G1L180, Q1_OE);
SD_DATA[14] = BIDIR(SD_DATA[14]_tri_out);


--SD_DATA[15] is SD_DATA[15]
--operation mode is bidir

SD_DATA[15]_tri_out = TRI(G1L181, Q1_OE);
SD_DATA[15] = BIDIR(SD_DATA[15]_tri_out);


--JP2[1] is JP2[1]
--operation mode is bidir

JP2[1]_tri_out = TRI(J1L91, VCC);
JP2[1] = BIDIR(JP2[1]_tri_out);


--JP2[2] is JP2[2]
--operation mode is bidir

JP2[2]_tri_out = TRI(J1L92, VCC);
JP2[2] = BIDIR(JP2[2]_tri_out);


--JP2[3] is JP2[3]
--operation mode is bidir

JP2[3]_tri_out = TRI(J1L93, VCC);
JP2[3] = BIDIR(JP2[3]_tri_out);


--JP2[4] is JP2[4]
--operation mode is bidir

JP2[4]_tri_out = TRI(J1L94, VCC);
JP2[4] = BIDIR(JP2[4]_tri_out);


--JP2[5] is JP2[5]
--operation mode is bidir

JP2[5]_tri_out = TRI(VCC, VCC);
JP2[5] = BIDIR(JP2[5]_tri_out);


--JP2[6] is JP2[6]
--operation mode is bidir

JP2[6]_tri_out = TRI(J1L95, VCC);
JP2[6] = BIDIR(JP2[6]_tri_out);


--JP2[7] is JP2[7]
--operation mode is bidir

JP2[7]_tri_out = TRI(J1L96, VCC);
JP2[7] = BIDIR(JP2[7]_tri_out);


--JP2[8] is JP2[8]
--operation mode is bidir

JP2[8]_tri_out = TRI(J1L97, VCC);
JP2[8] = BIDIR(JP2[8]_tri_out);


--A1L69 is JP2[9]~23
--operation mode is bidir

A1L69 = JP2[9];

--JP2[9] is JP2[9]
--operation mode is bidir

JP2[9] = BIDIR(OPNDRN(VCC));


--A1L71 is JP2[10]~22
--operation mode is bidir

A1L71 = JP2[10];

--JP2[10] is JP2[10]
--operation mode is bidir

JP2[10] = BIDIR(OPNDRN(VCC));


--A1L73 is JP2[11]~21
--operation mode is bidir

A1L73 = JP2[11];

--JP2[11] is JP2[11]
--operation mode is bidir

JP2[11] = BIDIR(OPNDRN(VCC));


--A1L75 is JP2[12]~20
--operation mode is bidir

A1L75 = JP2[12];

--JP2[12] is JP2[12]
--operation mode is bidir

JP2[12] = BIDIR(OPNDRN(VCC));


--A1L84 is JP2[20]~17
--operation mode is bidir

A1L84 = JP2[20];

--JP2[20] is JP2[20]
--operation mode is bidir

JP2[20] = BIDIR(OPNDRN(VCC));


--A1L86 is JP2[21]~16
--operation mode is bidir

A1L86 = JP2[21];

--JP2[21] is JP2[21]
--operation mode is bidir

JP2[21] = BIDIR(OPNDRN(VCC));


--A1L88 is JP2[22]~13
--operation mode is bidir

A1L88 = JP2[22];

--JP2[22] is JP2[22]
--operation mode is bidir

JP2[22] = BIDIR(OPNDRN(VCC));


--A1L90 is JP2[23]~14
--operation mode is bidir

A1L90 = JP2[23];

--JP2[23] is JP2[23]
--operation mode is bidir

JP2[23] = BIDIR(OPNDRN(VCC));


--A1L92 is JP2[24]~12
--operation mode is bidir

A1L92 = JP2[24];

--JP2[24] is JP2[24]
--operation mode is bidir

JP2[24] = BIDIR(OPNDRN(VCC));


--A1L94 is JP2[25]~15
--operation mode is bidir

A1L94 = JP2[25];

--JP2[25] is JP2[25]
--operation mode is bidir

JP2[25] = BIDIR(OPNDRN(VCC));


--A1L96 is JP2[26]~11
--operation mode is bidir

A1L96 = JP2[26];

--JP2[26] is JP2[26]
--operation mode is bidir

JP2[26] = BIDIR(OPNDRN(VCC));


--A1L98 is JP2[27]~10
--operation mode is bidir

A1L98 = JP2[27];

--JP2[27] is JP2[27]
--operation mode is bidir

JP2[27] = BIDIR(OPNDRN(VCC));


--A1L100 is JP2[28]~9
--operation mode is bidir

A1L100 = JP2[28];

--JP2[28] is JP2[28]
--operation mode is bidir

JP2[28] = BIDIR(OPNDRN(VCC));


--A1L102 is JP2[29]~8
--operation mode is bidir

A1L102 = JP2[29];

--JP2[29] is JP2[29]
--operation mode is bidir

JP2[29] = BIDIR(OPNDRN(VCC));


--CCD_PIXCLK is CCD_PIXCLK
--operation mode is bidir

CCD_PIXCLK = JP2[30];

--JP2[30] is JP2[30]
--operation mode is bidir

JP2[30] = BIDIR(OPNDRN(VCC));


--JP2[31] is JP2[31]
--operation mode is bidir

JP2[31]_tri_out = TRI(CCD_MCLK, VCC);
JP2[31] = BIDIR(JP2[31]_tri_out);


--A1L106 is JP2[32]~19
--operation mode is bidir

A1L106 = JP2[32];

--JP2[32] is JP2[32]
--operation mode is bidir

JP2[32] = BIDIR(OPNDRN(VCC));


--A1L108 is JP2[33]~18
--operation mode is bidir

A1L108 = JP2[33];

--JP2[33] is JP2[33]
--operation mode is bidir

JP2[33] = BIDIR(OPNDRN(VCC));


--JP2[34] is JP2[34]
--operation mode is bidir

JP2[34]_tri_out = TRI(MB1L13, VCC);
JP2[34] = BIDIR(JP2[34]_tri_out);


--CCD_SDAT is CCD_SDAT
--operation mode is bidir

CCD_SDAT = JP2[35];

--JP2[35] is JP2[35]
--operation mode is bidir

JP2[35] = BIDIR(OPNDRN(!MB1L20Q));


--Q1L13 is Sdram_Control_4Port:u6|command:command1|REF_ACK~60
--operation mode is normal

Q1L13 = !Q1_REF_ACK;


