Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date              : Fri Oct 14 13:46:08 2022
| Host              : xcosswbld17 running 64-bit Ubuntu 18.04.5 LTS
| Command           : report_timing_summary -max_paths 10 -report_unconstrained -file project_1_wrapper_timing_summary_routed.rpt -pb project_1_wrapper_timing_summary_routed.pb -rpx project_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design            : project_1_wrapper
| Device            : xczu28dr-ffvg1517
| Speed File        : -2  PRODUCTION 1.30 05-03-2022
| Temperature Grade : E
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                     Violations  
---------  ----------------  ----------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks  1           
TIMING-7   Critical Warning  No common node between related clocks           1           
LUTAR-1    Warning           LUT drives async reset alert                    6           
TIMING-9   Warning           Unknown CDC Logic                               1           
TIMING-18  Warning           Missing input or output delay                   9           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (10)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (10)
--------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 2 ports with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.051        0.000                      0               106814        0.010        0.000                      0               106774        0.001        0.000                       0                 41306  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                           Waveform(ns)         Period(ns)      Frequency(MHz)
-----                           ------------         ----------      --------------
RFADC0_CLK                      {0.000 4.000}        8.000           125.000         
RFADC0_CLK_dummy                {0.000 4.000}        8.000           125.000         
RFADC1_CLK                      {0.000 5.000}        10.000          100.000         
RFADC1_CLK_dummy                {0.000 5.000}        10.000          100.000         
RFADC1_FABCLK0                  {0.000 5.000}        10.000          100.000         
RFADC1_FABCLK1                  {0.000 5.000}        10.000          100.000         
RFADC1_FABCLK2                  {0.000 5.000}        10.000          100.000         
RFADC1_FABCLK3                  {0.000 5.000}        10.000          100.000         
RFADC2_CLK                      {0.000 5.000}        10.000          100.000         
RFADC2_CLK_dummy                {0.000 5.000}        10.000          100.000         
RFADC2_FABCLK0                  {0.000 5.000}        10.000          100.000         
RFADC2_FABCLK1                  {0.000 5.000}        10.000          100.000         
RFADC2_FABCLK2                  {0.000 5.000}        10.000          100.000         
RFADC2_FABCLK3                  {0.000 5.000}        10.000          100.000         
RFADC3_CLK                      {0.000 5.000}        10.000          100.000         
RFADC3_CLK_dummy                {0.000 5.000}        10.000          100.000         
RFADC3_FABCLK0                  {0.000 5.000}        10.000          100.000         
RFADC3_FABCLK1                  {0.000 5.000}        10.000          100.000         
RFADC3_FABCLK2                  {0.000 5.000}        10.000          100.000         
RFADC3_FABCLK3                  {0.000 5.000}        10.000          100.000         
RFDAC0_CLK                      {0.000 1.250}        2.500           400.000         
RFDAC1_CLK                      {0.000 5.000}        10.000          100.000         
RFDAC1_FABCLK0                  {0.000 5.000}        10.000          100.000         
RFDAC1_FABCLK1                  {0.000 5.000}        10.000          100.000         
RFDAC1_FABCLK2                  {0.000 5.000}        10.000          100.000         
RFDAC1_FABCLK3                  {0.000 5.000}        10.000          100.000         
clk_pl_0                        {0.000 5.000}        10.000          100.000         
clk_pl_1                        {0.000 20.000}       40.000          25.000          
clk_pl_2                        {0.000 1.666}        3.333           300.030         
clk_pl_3                        {0.000 1.333}        2.666           375.094         
sys_diff_clock_clk_p            {0.000 5.000}        10.000          100.000         
  clk_out1_project_1_clk_wiz_0  {0.000 0.750}        1.500           666.667         
  clk_out2_project_1_clk_wiz_0  {0.000 1.667}        3.333           300.000         
  clk_out3_project_1_clk_wiz_0  {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
RFADC0_CLK                                                                                                                                                                        3.200        0.000                       0                     2  
RFDAC0_CLK                                                                                                                                                                        0.450        0.000                       0                     2  
clk_pl_0                              3.063        0.000                      0                23255        0.010        0.000                      0                23255        3.400        0.000                       0                  9956  
sys_diff_clock_clk_p                                                                                                                                                              2.000        0.000                       0                     1  
  clk_out1_project_1_clk_wiz_0                                                                                                                                                    0.001        0.000                       0                     4  
  clk_out2_project_1_clk_wiz_0        0.206        0.000                      0                66828        0.010        0.000                      0                66828        0.833        0.000                       0                 24882  
  clk_out3_project_1_clk_wiz_0        3.071        0.000                      0                14142        0.012        0.000                      0                14142        4.200        0.000                       0                  6459  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                    To Clock                          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                    --------                          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out3_project_1_clk_wiz_0  clk_pl_0                            5.330        0.000                      0                   36        1.149        0.000                      0                   16  
clk_out3_project_1_clk_wiz_0  clk_out2_project_1_clk_wiz_0        0.051        0.000                      0                 2856        0.060        0.000                      0                 2856  
clk_pl_0                      clk_out3_project_1_clk_wiz_0        9.531        0.000                      0                   20                                                                        
clk_out2_project_1_clk_wiz_0  clk_out3_project_1_clk_wiz_0        0.601        0.000                      0                  222        0.037        0.000                      0                  222  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                    From Clock                    To Clock                          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                    ----------                    --------                          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**             clk_out3_project_1_clk_wiz_0  clk_out3_project_1_clk_wiz_0        8.853        0.000                      0                  205        0.107        0.000                      0                  205  
**async_default**             clk_pl_0                      clk_pl_0                            8.650        0.000                      0                  207        0.113        0.000                      0                  207  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                    From Clock                    To Clock                    
----------                    ----------                    --------                    
(none)                                                      clk_out2_project_1_clk_wiz_0  
(none)                        clk_out2_project_1_clk_wiz_0  clk_out2_project_1_clk_wiz_0  
(none)                        clk_out3_project_1_clk_wiz_0  clk_out2_project_1_clk_wiz_0  
(none)                                                      clk_out3_project_1_clk_wiz_0  
(none)                        clk_out3_project_1_clk_wiz_0  clk_out3_project_1_clk_wiz_0  
(none)                        clk_pl_0                      clk_out3_project_1_clk_wiz_0  
(none)                                                      clk_pl_0                      
(none)                        RFADC0_CLK                    clk_pl_0                      
(none)                        RFADC1_CLK                    clk_pl_0                      
(none)                        RFADC2_CLK                    clk_pl_0                      
(none)                        RFADC3_CLK                    clk_pl_0                      
(none)                        RFDAC0_CLK                    clk_pl_0                      
(none)                        RFDAC1_CLK                    clk_pl_0                      
(none)                        clk_out3_project_1_clk_wiz_0  clk_pl_0                      
(none)                        clk_pl_0                      clk_pl_0                      


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                    From Clock                    To Clock                    
----------                    ----------                    --------                    
(none)                        RFADC0_CLK                                                  
(none)                        RFADC0_CLK_dummy                                            
(none)                        RFDAC0_CLK                                                  
(none)                        clk_out3_project_1_clk_wiz_0                                
(none)                        clk_pl_0                                                    
(none)                                                      clk_out2_project_1_clk_wiz_0  
(none)                                                      clk_out3_project_1_clk_wiz_0  
(none)                                                      clk_pl_0                      


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  RFADC0_CLK
  To Clock:  RFADC0_CLK

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.200ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         RFADC0_CLK
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV2_MUX }

Check Type        Corner  Lib Pin        Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     HSADC/CLK_ADC  n/a            1.923         8.000       6.077      HSADC_X0Y0    project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx0_u_adc/CLK_ADC
Min Period        n/a     BUFG_GT/I      n/a            1.290         8.000       6.710      BUFG_GT_X1Y9  project_1_i/usp_rf_data_converter_0_i/inst/i_project_1_usp_rf_data_converter_0_i_0_bufg_gt_ctrl/adc0_bufg_gt/I
Low Pulse Width   Slow    HSADC/CLK_ADC  n/a            0.800         4.000       3.200      HSADC_X0Y0    project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx0_u_adc/CLK_ADC
Low Pulse Width   Fast    HSADC/CLK_ADC  n/a            0.800         4.000       3.200      HSADC_X0Y0    project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx0_u_adc/CLK_ADC
High Pulse Width  Slow    HSADC/CLK_ADC  n/a            0.800         4.000       3.200      HSADC_X0Y0    project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx0_u_adc/CLK_ADC
High Pulse Width  Fast    HSADC/CLK_ADC  n/a            0.800         4.000       3.200      HSADC_X0Y0    project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx0_u_adc/CLK_ADC



---------------------------------------------------------------------------------------------------
From Clock:  RFDAC0_CLK
  To Clock:  RFDAC0_CLK

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.450ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         RFDAC0_CLK
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX }

Check Type        Corner  Lib Pin        Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     HSDAC/CLK_DAC  n/a            2.000         2.500       0.500      HSDAC_X0Y0      project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
Min Period        n/a     BUFG_GT/I      n/a            1.290         2.500       1.210      BUFG_GT_X1Y100  project_1_i/usp_rf_data_converter_0_i/inst/i_project_1_usp_rf_data_converter_0_i_0_bufg_gt_ctrl/dac0_bufg_gt/I
Low Pulse Width   Slow    HSDAC/CLK_DAC  n/a            0.800         1.250       0.450      HSDAC_X0Y0      project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
Low Pulse Width   Fast    HSDAC/CLK_DAC  n/a            0.800         1.250       0.450      HSDAC_X0Y0      project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
High Pulse Width  Slow    HSDAC/CLK_DAC  n/a            0.800         1.250       0.450      HSDAC_X0Y0      project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
High Pulse Width  Fast    HSDAC/CLK_DAC  n/a            0.800         1.250       0.450      HSDAC_X0Y0      project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/tx0_u_dac/CLK_DAC



---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        3.063ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.010ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.400ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.063ns  (required time - arrival time)
  Source:                 project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/slv_wdata_r_internal_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.701ns  (logic 0.384ns (5.730%)  route 6.317ns (94.270%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.077ns = ( 12.077 - 10.000 ) 
    Source Clock Delay      (SCD):    2.267ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.041ns (routing 0.645ns, distribution 1.396ns)
  Clock Net Delay (Destination): 1.895ns (routing 0.584ns, distribution 1.311ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    project_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=9956, routed)        2.041     2.267    project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X26Y77         FDRE                                         r  project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y77         FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     2.348 r  project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[28]/Q
                         net (fo=8, routed)           0.320     2.668    project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wdata[31]_INST_0_i_4[8]
    SLICE_X28Y77         LUT2 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.066     2.734 r  project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wdata[31]_INST_0_i_6/O
                         net (fo=1, routed)           0.216     2.950    project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_2_0
    SLICE_X28Y77         LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.090     3.040 r  project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_4/O
                         net (fo=2, routed)           0.167     3.207    project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_4_n_0
    SLICE_X28Y78         LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.051     3.258 r  project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_2/O
                         net (fo=32, routed)          0.449     3.706    project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_2_n_0
    SLICE_X22Y82         LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.096     3.802 r  project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[15]_INST_0/O
                         net (fo=48, routed)          5.166     8.969    project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/s_axi_wdata[15]
    SLICE_X111Y210       FDRE                                         r  project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/slv_wdata_r_internal_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    project_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=9956, routed)        1.895    12.077    project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/s_axi_aclk
    SLICE_X111Y210       FDRE                                         r  project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/slv_wdata_r_internal_reg[15]/C
                         clock pessimism              0.105    12.182    
                         clock uncertainty           -0.176    12.007    
    SLICE_X111Y210       FDRE (Setup_BFF2_SLICEL_C_D)
                                                      0.025    12.032    project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/slv_wdata_r_internal_reg[15]
  -------------------------------------------------------------------
                         required time                         12.032    
                         arrival time                          -8.969    
  -------------------------------------------------------------------
                         slack                                  3.063    

Slack (MET) :             3.189ns  (required time - arrival time)
  Source:                 project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac1_rfdac_exdes_ctrl_axi_i/slv_wdata_r_internal_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.576ns  (logic 0.384ns (5.839%)  route 6.192ns (94.161%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.079ns = ( 12.079 - 10.000 ) 
    Source Clock Delay      (SCD):    2.267ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.041ns (routing 0.645ns, distribution 1.396ns)
  Clock Net Delay (Destination): 1.897ns (routing 0.584ns, distribution 1.313ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    project_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=9956, routed)        2.041     2.267    project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X26Y77         FDRE                                         r  project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y77         FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     2.348 r  project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[28]/Q
                         net (fo=8, routed)           0.320     2.668    project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wdata[31]_INST_0_i_4[8]
    SLICE_X28Y77         LUT2 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.066     2.734 r  project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wdata[31]_INST_0_i_6/O
                         net (fo=1, routed)           0.216     2.950    project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_2_0
    SLICE_X28Y77         LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.090     3.040 r  project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_4/O
                         net (fo=2, routed)           0.167     3.207    project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_4_n_0
    SLICE_X28Y78         LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.051     3.258 r  project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_2/O
                         net (fo=32, routed)          0.449     3.706    project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_2_n_0
    SLICE_X22Y82         LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.096     3.802 r  project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[15]_INST_0/O
                         net (fo=48, routed)          5.041     8.844    project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac1_rfdac_exdes_ctrl_axi_i/s_axi_wdata[15]
    SLICE_X112Y209       FDRE                                         r  project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac1_rfdac_exdes_ctrl_axi_i/slv_wdata_r_internal_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    project_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=9956, routed)        1.897    12.079    project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac1_rfdac_exdes_ctrl_axi_i/s_axi_aclk
    SLICE_X112Y209       FDRE                                         r  project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac1_rfdac_exdes_ctrl_axi_i/slv_wdata_r_internal_reg[15]/C
                         clock pessimism              0.105    12.184    
                         clock uncertainty           -0.176    12.008    
    SLICE_X112Y209       FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.025    12.033    project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac1_rfdac_exdes_ctrl_axi_i/slv_wdata_r_internal_reg[15]
  -------------------------------------------------------------------
                         required time                         12.033    
                         arrival time                          -8.844    
  -------------------------------------------------------------------
                         slack                                  3.189    

Slack (MET) :             3.303ns  (required time - arrival time)
  Source:                 project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/slv_wdata_r_internal_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.463ns  (logic 0.449ns (6.947%)  route 6.014ns (93.053%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.079ns = ( 12.079 - 10.000 ) 
    Source Clock Delay      (SCD):    2.267ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.041ns (routing 0.645ns, distribution 1.396ns)
  Clock Net Delay (Destination): 1.897ns (routing 0.584ns, distribution 1.313ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    project_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=9956, routed)        2.041     2.267    project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X26Y77         FDRE                                         r  project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y77         FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     2.348 r  project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[28]/Q
                         net (fo=8, routed)           0.320     2.668    project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wdata[31]_INST_0_i_4[8]
    SLICE_X28Y77         LUT2 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.066     2.734 r  project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wdata[31]_INST_0_i_6/O
                         net (fo=1, routed)           0.216     2.950    project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_2_0
    SLICE_X28Y77         LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.090     3.040 r  project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_4/O
                         net (fo=2, routed)           0.160     3.200    project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_4_n_0
    SLICE_X26Y77         LUT5 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.089     3.289 r  project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_1/O
                         net (fo=32, routed)          0.359     3.648    project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_1_n_0
    SLICE_X22Y80         LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.123     3.771 r  project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[4]_INST_0/O
                         net (fo=37, routed)          4.959     8.730    project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/s_axi_wdata[4]
    SLICE_X111Y210       FDRE                                         r  project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/slv_wdata_r_internal_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    project_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=9956, routed)        1.897    12.079    project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/s_axi_aclk
    SLICE_X111Y210       FDRE                                         r  project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/slv_wdata_r_internal_reg[4]/C
                         clock pessimism              0.105    12.184    
                         clock uncertainty           -0.176    12.009    
    SLICE_X111Y210       FDRE (Setup_FFF2_SLICEL_C_D)
                                                      0.025    12.034    project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/slv_wdata_r_internal_reg[4]
  -------------------------------------------------------------------
                         required time                         12.034    
                         arrival time                          -8.730    
  -------------------------------------------------------------------
                         slack                                  3.303    

Slack (MET) :             3.348ns  (required time - arrival time)
  Source:                 project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac1_rfdac_exdes_ctrl_axi_i/slv_wdata_r_internal_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.421ns  (logic 0.449ns (6.993%)  route 5.972ns (93.007%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.083ns = ( 12.083 - 10.000 ) 
    Source Clock Delay      (SCD):    2.267ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.041ns (routing 0.645ns, distribution 1.396ns)
  Clock Net Delay (Destination): 1.901ns (routing 0.584ns, distribution 1.317ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    project_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=9956, routed)        2.041     2.267    project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X26Y77         FDRE                                         r  project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y77         FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     2.348 r  project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[28]/Q
                         net (fo=8, routed)           0.320     2.668    project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wdata[31]_INST_0_i_4[8]
    SLICE_X28Y77         LUT2 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.066     2.734 r  project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wdata[31]_INST_0_i_6/O
                         net (fo=1, routed)           0.216     2.950    project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_2_0
    SLICE_X28Y77         LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.090     3.040 r  project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_4/O
                         net (fo=2, routed)           0.160     3.200    project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_4_n_0
    SLICE_X26Y77         LUT5 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.089     3.289 r  project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_1/O
                         net (fo=32, routed)          0.359     3.648    project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_1_n_0
    SLICE_X22Y80         LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.123     3.771 r  project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[4]_INST_0/O
                         net (fo=37, routed)          4.917     8.688    project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac1_rfdac_exdes_ctrl_axi_i/s_axi_wdata[4]
    SLICE_X111Y206       FDRE                                         r  project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac1_rfdac_exdes_ctrl_axi_i/slv_wdata_r_internal_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    project_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=9956, routed)        1.901    12.083    project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac1_rfdac_exdes_ctrl_axi_i/s_axi_aclk
    SLICE_X111Y206       FDRE                                         r  project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac1_rfdac_exdes_ctrl_axi_i/slv_wdata_r_internal_reg[4]/C
                         clock pessimism              0.105    12.188    
                         clock uncertainty           -0.176    12.012    
    SLICE_X111Y206       FDRE (Setup_FFF2_SLICEL_C_D)
                                                      0.025    12.037    project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac1_rfdac_exdes_ctrl_axi_i/slv_wdata_r_internal_reg[4]
  -------------------------------------------------------------------
                         required time                         12.037    
                         arrival time                          -8.688    
  -------------------------------------------------------------------
                         slack                                  3.348    

Slack (MET) :             3.371ns  (required time - arrival time)
  Source:                 project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/slv_wdata_r_internal_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.394ns  (logic 0.378ns (5.912%)  route 6.016ns (94.088%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.077ns = ( 12.077 - 10.000 ) 
    Source Clock Delay      (SCD):    2.267ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.041ns (routing 0.645ns, distribution 1.396ns)
  Clock Net Delay (Destination): 1.895ns (routing 0.584ns, distribution 1.311ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    project_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=9956, routed)        2.041     2.267    project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X26Y77         FDRE                                         r  project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y77         FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     2.348 r  project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[28]/Q
                         net (fo=8, routed)           0.320     2.668    project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wdata[31]_INST_0_i_4[8]
    SLICE_X28Y77         LUT2 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.066     2.734 r  project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wdata[31]_INST_0_i_6/O
                         net (fo=1, routed)           0.216     2.950    project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_2_0
    SLICE_X28Y77         LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.090     3.040 r  project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_4/O
                         net (fo=2, routed)           0.167     3.207    project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_4_n_0
    SLICE_X28Y78         LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.051     3.258 r  project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_2/O
                         net (fo=32, routed)          0.566     3.824    project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_2_n_0
    SLICE_X22Y82         LUT6 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.090     3.914 r  project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[8]_INST_0/O
                         net (fo=36, routed)          4.747     8.661    project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/s_axi_wdata[8]
    SLICE_X111Y210       FDRE                                         r  project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/slv_wdata_r_internal_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    project_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=9956, routed)        1.895    12.077    project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/s_axi_aclk
    SLICE_X111Y210       FDRE                                         r  project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/slv_wdata_r_internal_reg[8]/C
                         clock pessimism              0.105    12.182    
                         clock uncertainty           -0.176    12.007    
    SLICE_X111Y210       FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025    12.032    project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/slv_wdata_r_internal_reg[8]
  -------------------------------------------------------------------
                         required time                         12.032    
                         arrival time                          -8.661    
  -------------------------------------------------------------------
                         slack                                  3.371    

Slack (MET) :             3.380ns  (required time - arrival time)
  Source:                 project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/slv_wdata_r_internal_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.385ns  (logic 0.436ns (6.829%)  route 5.949ns (93.171%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.077ns = ( 12.077 - 10.000 ) 
    Source Clock Delay      (SCD):    2.267ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.041ns (routing 0.645ns, distribution 1.396ns)
  Clock Net Delay (Destination): 1.895ns (routing 0.584ns, distribution 1.311ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    project_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=9956, routed)        2.041     2.267    project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X26Y77         FDRE                                         r  project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y77         FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     2.348 r  project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[28]/Q
                         net (fo=8, routed)           0.320     2.668    project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wdata[31]_INST_0_i_4[8]
    SLICE_X28Y77         LUT2 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.066     2.734 r  project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wdata[31]_INST_0_i_6/O
                         net (fo=1, routed)           0.216     2.950    project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_2_0
    SLICE_X28Y77         LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.090     3.040 r  project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_4/O
                         net (fo=2, routed)           0.167     3.207    project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_4_n_0
    SLICE_X28Y78         LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.051     3.258 r  project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_2/O
                         net (fo=32, routed)          0.521     3.779    project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_2_n_0
    SLICE_X22Y82         LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.148     3.927 r  project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[1]_INST_0/O
                         net (fo=59, routed)          4.725     8.652    project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/s_axi_wdata[1]
    SLICE_X111Y210       FDRE                                         r  project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/slv_wdata_r_internal_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    project_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=9956, routed)        1.895    12.077    project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/s_axi_aclk
    SLICE_X111Y210       FDRE                                         r  project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/slv_wdata_r_internal_reg[1]/C
                         clock pessimism              0.105    12.182    
                         clock uncertainty           -0.176    12.007    
    SLICE_X111Y210       FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.025    12.032    project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/slv_wdata_r_internal_reg[1]
  -------------------------------------------------------------------
                         required time                         12.032    
                         arrival time                          -8.652    
  -------------------------------------------------------------------
                         slack                                  3.380    

Slack (MET) :             3.408ns  (required time - arrival time)
  Source:                 project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac_exdes_cfg_i/timeout_value_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.373ns  (logic 0.378ns (5.931%)  route 5.995ns (94.069%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.095ns = ( 12.095 - 10.000 ) 
    Source Clock Delay      (SCD):    2.267ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.041ns (routing 0.645ns, distribution 1.396ns)
  Clock Net Delay (Destination): 1.913ns (routing 0.584ns, distribution 1.329ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    project_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=9956, routed)        2.041     2.267    project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X26Y77         FDRE                                         r  project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y77         FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     2.348 r  project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[28]/Q
                         net (fo=8, routed)           0.320     2.668    project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wdata[31]_INST_0_i_4[8]
    SLICE_X28Y77         LUT2 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.066     2.734 r  project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wdata[31]_INST_0_i_6/O
                         net (fo=1, routed)           0.216     2.950    project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_2_0
    SLICE_X28Y77         LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.090     3.040 r  project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_4/O
                         net (fo=2, routed)           0.167     3.207    project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_4_n_0
    SLICE_X28Y78         LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.051     3.258 r  project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_2/O
                         net (fo=32, routed)          0.566     3.824    project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_2_n_0
    SLICE_X22Y82         LUT6 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.090     3.914 r  project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[8]_INST_0/O
                         net (fo=36, routed)          4.726     8.641    project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac_exdes_cfg_i/s_axi_wdata[8]
    SLICE_X112Y195       FDRE                                         r  project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac_exdes_cfg_i/timeout_value_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    project_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=9956, routed)        1.913    12.095    project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac_exdes_cfg_i/s_axi_aclk
    SLICE_X112Y195       FDRE                                         r  project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac_exdes_cfg_i/timeout_value_reg[8]/C
                         clock pessimism              0.105    12.200    
                         clock uncertainty           -0.176    12.024    
    SLICE_X112Y195       FDRE (Setup_FFF2_SLICEM_C_D)
                                                      0.025    12.049    project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac_exdes_cfg_i/timeout_value_reg[8]
  -------------------------------------------------------------------
                         required time                         12.049    
                         arrival time                          -8.641    
  -------------------------------------------------------------------
                         slack                                  3.408    

Slack (MET) :             3.427ns  (required time - arrival time)
  Source:                 project_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP1WREADY
                            (rising edge-triggered cell PS8 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        5.340ns  (logic 0.246ns (4.606%)  route 5.094ns (95.394%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.972ns = ( 11.972 - 10.000 ) 
    Source Clock Delay      (SCD):    2.249ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.023ns (routing 0.645ns, distribution 1.378ns)
  Clock Net Delay (Destination): 1.790ns (routing 0.584ns, distribution 1.206ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    project_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=9956, routed)        2.023     2.249    project_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/aclk
    SLICE_X29Y85         FDRE                                         r  project_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y85         FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     2.330 r  project_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_enc_reg[1]/Q
                         net (fo=41, routed)          2.361     4.692    project_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_wready[0][1]
    SLICE_X111Y91        LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.089     4.781 f  project_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_wready[0]_INST_0_i_1/O
                         net (fo=4, routed)           0.144     4.925    project_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready_0_sn_1
    SLICE_X109Y91        LUT5 (Prop_E6LUT_SLICEM_I1_O)
                                                      0.037     4.962 r  project_1_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[0]_INST_0/O
                         net (fo=3, routed)           2.172     7.134    project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wready
    SLICE_X28Y78         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.039     7.173 r  project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=1, routed)           0.417     7.590    project_1_i/zynq_ultra_ps_e_0/inst/maxigp1_wready
    PS8_X0Y0             PS8                                          r  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP1WREADY
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    project_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=9956, routed)        1.790    11.972    project_1_i/zynq_ultra_ps_e_0/inst/maxihpm1_fpd_aclk
    PS8_X0Y0             PS8                                          r  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP1ACLK
                         clock pessimism              0.188    12.160    
                         clock uncertainty           -0.176    11.985    
    PS8_X0Y0             PS8 (Setup_PS8_MAXIGP1ACLK_MAXIGP1WREADY)
                                                     -0.968    11.017    project_1_i/zynq_ultra_ps_e_0/inst/PS8_i
  -------------------------------------------------------------------
                         required time                         11.017    
                         arrival time                          -7.590    
  -------------------------------------------------------------------
                         slack                                  3.427    

Slack (MET) :             3.453ns  (required time - arrival time)
  Source:                 project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac_exdes_cfg_i/timeout_value_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.337ns  (logic 0.449ns (7.085%)  route 5.888ns (92.915%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.103ns = ( 12.103 - 10.000 ) 
    Source Clock Delay      (SCD):    2.267ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.041ns (routing 0.645ns, distribution 1.396ns)
  Clock Net Delay (Destination): 1.921ns (routing 0.584ns, distribution 1.337ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    project_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=9956, routed)        2.041     2.267    project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X26Y77         FDRE                                         r  project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y77         FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     2.348 r  project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[28]/Q
                         net (fo=8, routed)           0.320     2.668    project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wdata[31]_INST_0_i_4[8]
    SLICE_X28Y77         LUT2 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.066     2.734 r  project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wdata[31]_INST_0_i_6/O
                         net (fo=1, routed)           0.216     2.950    project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_2_0
    SLICE_X28Y77         LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.090     3.040 r  project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_4/O
                         net (fo=2, routed)           0.160     3.200    project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_4_n_0
    SLICE_X26Y77         LUT5 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.089     3.289 r  project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_1/O
                         net (fo=32, routed)          0.359     3.648    project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_1_n_0
    SLICE_X22Y80         LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.123     3.771 r  project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[4]_INST_0/O
                         net (fo=37, routed)          4.833     8.604    project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac_exdes_cfg_i/s_axi_wdata[4]
    SLICE_X110Y194       FDRE                                         r  project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac_exdes_cfg_i/timeout_value_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    project_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=9956, routed)        1.921    12.103    project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac_exdes_cfg_i/s_axi_aclk
    SLICE_X110Y194       FDRE                                         r  project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac_exdes_cfg_i/timeout_value_reg[4]/C
                         clock pessimism              0.105    12.208    
                         clock uncertainty           -0.176    12.033    
    SLICE_X110Y194       FDRE (Setup_FFF2_SLICEM_C_D)
                                                      0.025    12.058    project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac_exdes_cfg_i/timeout_value_reg[4]
  -------------------------------------------------------------------
                         required time                         12.058    
                         arrival time                          -8.604    
  -------------------------------------------------------------------
                         slack                                  3.453    

Slack (MET) :             3.505ns  (required time - arrival time)
  Source:                 project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/slv_wdata_r_internal_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        6.249ns  (logic 0.378ns (6.049%)  route 5.871ns (93.951%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.067ns = ( 12.067 - 10.000 ) 
    Source Clock Delay      (SCD):    2.267ns
    Clock Pessimism Removal (CPR):    0.105ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.041ns (routing 0.645ns, distribution 1.396ns)
  Clock Net Delay (Destination): 1.885ns (routing 0.584ns, distribution 1.301ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    project_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=9956, routed)        2.041     2.267    project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X26Y77         FDRE                                         r  project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y77         FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     2.348 r  project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[28]/Q
                         net (fo=8, routed)           0.320     2.668    project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wdata[31]_INST_0_i_4[8]
    SLICE_X28Y77         LUT2 (Prop_D5LUT_SLICEM_I1_O)
                                                      0.066     2.734 r  project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_data_inst/m_axi_wdata[31]_INST_0_i_6/O
                         net (fo=1, routed)           0.216     2.950    project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_2_0
    SLICE_X28Y77         LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.090     3.040 r  project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_4/O
                         net (fo=2, routed)           0.167     3.207    project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_4_n_0
    SLICE_X28Y78         LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.051     3.258 r  project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_2/O
                         net (fo=32, routed)          0.566     3.824    project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[31]_INST_0_i_2_n_0
    SLICE_X22Y82         LUT6 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.090     3.914 r  project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wdata[8]_INST_0/O
                         net (fo=36, routed)          4.602     8.517    project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/s_axi_wdata[8]
    SLICE_X104Y185       FDRE                                         r  project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/slv_wdata_r_internal_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    project_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=9956, routed)        1.885    12.067    project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/s_axi_aclk
    SLICE_X104Y185       FDRE                                         r  project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/slv_wdata_r_internal_reg[8]/C
                         clock pessimism              0.105    12.172    
                         clock uncertainty           -0.176    11.997    
    SLICE_X104Y185       FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.025    12.022    project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/slv_wdata_r_internal_reg[8]
  -------------------------------------------------------------------
                         required time                         12.022    
                         arrival time                          -8.517    
  -------------------------------------------------------------------
                         slack                                  3.505    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 project_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_rlast_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.215ns  (logic 0.060ns (27.907%)  route 0.155ns (72.093%))
  Logic Levels:           0  
  Clock Path Skew:        0.126ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.298ns
    Source Clock Delay      (SCD):    1.983ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Net Delay (Source):      1.801ns (routing 0.584ns, distribution 1.217ns)
  Clock Net Delay (Destination): 2.072ns (routing 0.645ns, distribution 1.427ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    project_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=9956, routed)        1.801     1.983    project_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X29Y91         FDRE                                         r  project_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_rlast_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y91         FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.060     2.043 r  project_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_rlast_r_reg/Q
                         net (fo=1, routed)           0.155     2.198    project_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/trans_in[0]
    SLICE_X30Y86         SRLC32E                                      r  project_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    project_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=9956, routed)        2.072     2.298    project_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X30Y86         SRLC32E                                      r  project_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32/CLK
                         clock pessimism             -0.188     2.109    
    SLICE_X30Y86         SRLC32E (Hold_H6LUT_SLICEM_CLK_D)
                                                      0.079     2.188    project_1_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32
  -------------------------------------------------------------------
                         required time                         -2.188    
                         arrival time                           2.198    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/mem_data_adc0_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/por_timer_start_val_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.142ns (56.616%)  route 0.109ns (43.384%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.352ns
    Source Clock Delay      (SCD):    2.063ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Net Delay (Source):      1.881ns (routing 0.584ns, distribution 1.297ns)
  Clock Net Delay (Destination): 2.126ns (routing 0.645ns, distribution 1.481ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    project_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=9956, routed)        1.881     2.063    project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/s_axi_aclk
    SLICE_X110Y120       FDRE                                         r  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/mem_data_adc0_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y120       FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.059     2.122 r  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/mem_data_adc0_reg[11]/Q
                         net (fo=3, routed)           0.079     2.201    project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/mem_data_adc0[3]
    SLICE_X110Y119       LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.083     2.284 r  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/por_timer_start_val[11]_i_1/O
                         net (fo=1, routed)           0.030     2.314    project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/por_timer_start_val[11]_i_1_n_0
    SLICE_X110Y119       FDRE                                         r  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/por_timer_start_val_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    project_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=9956, routed)        2.126     2.352    project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/s_axi_aclk
    SLICE_X110Y119       FDRE                                         r  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/por_timer_start_val_reg[11]/C
                         clock pessimism             -0.109     2.243    
    SLICE_X110Y119       FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.060     2.303    project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/por_timer_start_val_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.303    
                         arrival time                           2.314    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/pushed_commands_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/pushed_commands_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.185ns  (logic 0.096ns (51.804%)  route 0.089ns (48.196%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.113ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.303ns
    Source Clock Delay      (SCD):    2.002ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Net Delay (Source):      1.820ns (routing 0.584ns, distribution 1.236ns)
  Clock Net Delay (Destination): 2.077ns (routing 0.645ns, distribution 1.432ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    project_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=9956, routed)        1.820     2.002    project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/CLK
    SLICE_X23Y70         FDRE                                         r  project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/pushed_commands_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y70         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.058     2.060 r  project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/pushed_commands_reg[1]/Q
                         net (fo=8, routed)           0.076     2.136    project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/pushed_commands_reg[1]
    SLICE_X24Y70         LUT5 (Prop_D5LUT_SLICEM_I3_O)
                                                      0.038     2.174 r  project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/pushed_commands[4]_i_1/O
                         net (fo=1, routed)           0.013     2.187    project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/p_0_in[4]
    SLICE_X24Y70         FDRE                                         r  project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/pushed_commands_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    project_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=9956, routed)        2.077     2.303    project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/CLK
    SLICE_X24Y70         FDRE                                         r  project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/pushed_commands_reg[4]/C
                         clock pessimism             -0.188     2.115    
    SLICE_X24Y70         FDRE (Hold_DFF2_SLICEM_C_D)
                                                      0.061     2.176    project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/pushed_commands_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.176    
                         arrival time                           2.187    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_adc1/FSM_onehot_por_sm_state_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_adc1/drpwe_por_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.230ns  (logic 0.060ns (26.130%)  route 0.170ns (73.870%))
  Logic Levels:           0  
  Clock Path Skew:        0.156ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.333ns
    Source Clock Delay      (SCD):    2.069ns
    Clock Pessimism Removal (CPR):    0.109ns
  Clock Net Delay (Source):      1.887ns (routing 0.584ns, distribution 1.303ns)
  Clock Net Delay (Destination): 2.107ns (routing 0.645ns, distribution 1.462ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    project_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=9956, routed)        1.887     2.069    project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_adc1/s_axi_aclk
    SLICE_X118Y118       FDRE                                         r  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_adc1/FSM_onehot_por_sm_state_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y118       FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.060     2.129 r  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_adc1/FSM_onehot_por_sm_state_reg[9]/Q
                         net (fo=21, routed)          0.170     2.298    project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_adc1/FSM_onehot_por_sm_state_reg_n_0_[9]
    SLICE_X118Y120       FDRE                                         r  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_adc1/drpwe_por_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    project_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=9956, routed)        2.107     2.333    project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_adc1/s_axi_aclk
    SLICE_X118Y120       FDRE                                         r  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_adc1/drpwe_por_reg/C
                         clock pessimism             -0.109     2.224    
    SLICE_X118Y120       FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.062     2.286    project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/por_state_machine_i/por_fsm_disabled_adc1/drpwe_por_reg
  -------------------------------------------------------------------
                         required time                         -2.286    
                         arrival time                           2.298    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 project_1_i/usp_rf_data_converter_0_i/inst/i_project_1_usp_rf_data_converter_0_i_0_powerup_state_irq/i_adc2_powerup_state_ack/read_ack_tog_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/usp_rf_data_converter_0_i/inst/i_project_1_usp_rf_data_converter_0_i_0_powerup_state_irq/i_adc2_powerup_state_ack/read_ack_tog_r_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.193ns  (logic 0.057ns (29.598%)  route 0.136ns (70.402%))
  Logic Levels:           0  
  Clock Path Skew:        0.116ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.357ns
    Source Clock Delay      (SCD):    2.049ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Net Delay (Source):      1.867ns (routing 0.584ns, distribution 1.283ns)
  Clock Net Delay (Destination): 2.131ns (routing 0.645ns, distribution 1.486ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    project_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=9956, routed)        1.867     2.049    project_1_i/usp_rf_data_converter_0_i/inst/i_project_1_usp_rf_data_converter_0_i_0_powerup_state_irq/i_adc2_powerup_state_ack/s_axi_aclk
    SLICE_X112Y96        FDRE                                         r  project_1_i/usp_rf_data_converter_0_i/inst/i_project_1_usp_rf_data_converter_0_i_0_powerup_state_irq/i_adc2_powerup_state_ack/read_ack_tog_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y96        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.057     2.106 r  project_1_i/usp_rf_data_converter_0_i/inst/i_project_1_usp_rf_data_converter_0_i_0_powerup_state_irq/i_adc2_powerup_state_ack/read_ack_tog_reg/Q
                         net (fo=2, routed)           0.136     2.241    project_1_i/usp_rf_data_converter_0_i/inst/i_project_1_usp_rf_data_converter_0_i_0_powerup_state_irq/i_adc2_powerup_state_ack/read_ack_tog_reg_0
    SLICE_X113Y96        FDRE                                         r  project_1_i/usp_rf_data_converter_0_i/inst/i_project_1_usp_rf_data_converter_0_i_0_powerup_state_irq/i_adc2_powerup_state_ack/read_ack_tog_r_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    project_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=9956, routed)        2.131     2.357    project_1_i/usp_rf_data_converter_0_i/inst/i_project_1_usp_rf_data_converter_0_i_0_powerup_state_irq/i_adc2_powerup_state_ack/s_axi_aclk
    SLICE_X113Y96        FDRE                                         r  project_1_i/usp_rf_data_converter_0_i/inst/i_project_1_usp_rf_data_converter_0_i_0_powerup_state_irq/i_adc2_powerup_state_ack/read_ack_tog_r_reg/C
                         clock pessimism             -0.192     2.165    
    SLICE_X113Y96        FDRE (Hold_FFF_SLICEM_C_D)
                                                      0.060     2.225    project_1_i/usp_rf_data_converter_0_i/inst/i_project_1_usp_rf_data_converter_0_i_0_powerup_state_irq/i_adc2_powerup_state_ack/read_ack_tog_r_reg
  -------------------------------------------------------------------
                         required time                         -2.225    
                         arrival time                           2.241    
  -------------------------------------------------------------------
                         slack                                  0.016    

Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_28_28/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.164ns  (logic 0.058ns (35.363%)  route 0.106ns (64.637%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.282ns
    Source Clock Delay      (SCD):    1.987ns
    Clock Pessimism Removal (CPR):    0.237ns
  Clock Net Delay (Source):      1.805ns (routing 0.584ns, distribution 1.221ns)
  Clock Net Delay (Destination): 2.056ns (routing 0.645ns, distribution 1.411ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    project_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=9956, routed)        1.805     1.987    project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X27Y98         FDCE                                         r  project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y98         FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.058     2.045 r  project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/Q
                         net (fo=37, routed)          0.106     2.151    project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_28_28/A1
    SLICE_X27Y98         RAMD32                                       r  project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_28_28/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    project_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=9956, routed)        2.056     2.282    project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_28_28/WCLK
    SLICE_X27Y98         RAMD32                                       r  project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_28_28/DP/CLK
                         clock pessimism             -0.237     2.045    
    SLICE_X27Y98         RAMD32 (Hold_G6LUT_SLICEM_CLK_WADR1)
                                                      0.088     2.133    project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_28_28/DP
  -------------------------------------------------------------------
                         required time                         -2.133    
                         arrival time                           2.151    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.018ns  (arrival time - required time)
  Source:                 project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_28_28/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.164ns  (logic 0.058ns (35.363%)  route 0.106ns (64.637%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.282ns
    Source Clock Delay      (SCD):    1.987ns
    Clock Pessimism Removal (CPR):    0.237ns
  Clock Net Delay (Source):      1.805ns (routing 0.584ns, distribution 1.221ns)
  Clock Net Delay (Destination): 2.056ns (routing 0.645ns, distribution 1.411ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    project_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=9956, routed)        1.805     1.987    project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X27Y98         FDCE                                         r  project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y98         FDCE (Prop_CFF_SLICEM_C_Q)
                                                      0.058     2.045 r  project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/Q
                         net (fo=37, routed)          0.106     2.151    project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_28_28/A1
    SLICE_X27Y98         RAMD32                                       r  project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_28_28/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    project_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=9956, routed)        2.056     2.282    project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_28_28/WCLK
    SLICE_X27Y98         RAMD32                                       r  project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_28_28/SP/CLK
                         clock pessimism             -0.237     2.045    
    SLICE_X27Y98         RAMD32 (Hold_H6LUT_SLICEM_CLK_WADR1)
                                                      0.088     2.133    project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_31_28_28/SP
  -------------------------------------------------------------------
                         required time                         -2.133    
                         arrival time                           2.151    
  -------------------------------------------------------------------
                         slack                                  0.018    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.425ns
    Source Clock Delay      (SCD):    1.251ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Net Delay (Source):      1.131ns (routing 0.346ns, distribution 0.785ns)
  Clock Net Delay (Destination): 1.278ns (routing 0.387ns, distribution 0.891ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    project_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=9956, routed)        1.131     1.251    project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/s_aclk
    SLICE_X26Y39         FDRE                                         r  project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y39         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.290 r  project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[11]/Q
                         net (fo=1, routed)           0.033     1.323    project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm_n_136
    SLICE_X26Y39         FDRE                                         r  project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    project_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=9956, routed)        1.278     1.425    project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/s_aclk
    SLICE_X26Y39         FDRE                                         r  project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[11]/C
                         clock pessimism             -0.169     1.257    
    SLICE_X26Y39         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     1.304    project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.304    
                         arrival time                           1.323    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.019ns  (arrival time - required time)
  Source:                 project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[42]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[42]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.072ns  (logic 0.039ns (54.167%)  route 0.033ns (45.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.431ns
    Source Clock Delay      (SCD):    1.257ns
    Clock Pessimism Removal (CPR):    0.169ns
  Clock Net Delay (Source):      1.137ns (routing 0.346ns, distribution 0.791ns)
  Clock Net Delay (Destination): 1.284ns (routing 0.387ns, distribution 0.897ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    project_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=9956, routed)        1.137     1.257    project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/s_aclk
    SLICE_X25Y51         FDRE                                         r  project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[42]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y51         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.296 r  project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[42]/Q
                         net (fo=1, routed)           0.033     1.329    project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm_n_105
    SLICE_X25Y51         FDRE                                         r  project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[42]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    project_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=9956, routed)        1.284     1.431    project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/s_aclk
    SLICE_X25Y51         FDRE                                         r  project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[42]/C
                         clock pessimism             -0.169     1.263    
    SLICE_X25Y51         FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.047     1.310    project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[42]
  -------------------------------------------------------------------
                         required time                         -1.310    
                         arrival time                           1.329    
  -------------------------------------------------------------------
                         slack                                  0.019    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AID_Q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/queue_id_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.058ns (33.616%)  route 0.115ns (66.384%))
  Logic Levels:           0  
  Clock Path Skew:        0.090ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.255ns
    Source Clock Delay      (SCD):    1.977ns
    Clock Pessimism Removal (CPR):    0.189ns
  Clock Net Delay (Source):      1.795ns (routing 0.584ns, distribution 1.211ns)
  Clock Net Delay (Destination): 2.029ns (routing 0.645ns, distribution 1.384ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    project_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=9956, routed)        1.795     1.977    project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/CLK
    SLICE_X22Y92         FDRE                                         r  project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AID_Q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y92         FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.058     2.035 r  project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AID_Q_reg[5]/Q
                         net (fo=2, routed)           0.115     2.150    project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AID_Q[5]
    SLICE_X23Y93         FDRE                                         r  project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/queue_id_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    project_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=9956, routed)        2.029     2.255    project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/CLK
    SLICE_X23Y93         FDRE                                         r  project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/queue_id_reg[5]/C
                         clock pessimism             -0.189     2.067    
    SLICE_X23Y93         FDRE (Hold_FFF2_SLICEM_C_D)
                                                      0.062     2.129    project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/queue_id_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.129    
                         arrival time                           2.150    
  -------------------------------------------------------------------
                         slack                                  0.021    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pl_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0] }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location    Pin
Min Period        n/a     HSADC/DCLK        n/a            4.000         10.000      6.000      HSADC_X0Y0  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx0_u_adc/DCLK
Min Period        n/a     HSADC/DCLK        n/a            4.000         10.000      6.000      HSADC_X0Y1  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx1_u_adc/DCLK
Min Period        n/a     HSADC/DCLK        n/a            4.000         10.000      6.000      HSADC_X0Y2  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx2_u_adc/DCLK
Min Period        n/a     HSADC/DCLK        n/a            4.000         10.000      6.000      HSADC_X0Y3  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx3_u_adc/DCLK
Min Period        n/a     HSDAC/DCLK        n/a            4.000         10.000      6.000      HSDAC_X0Y0  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/tx0_u_dac/DCLK
Min Period        n/a     HSDAC/DCLK        n/a            4.000         10.000      6.000      HSDAC_X0Y1  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/tx1_u_dac/DCLK
Min Period        n/a     PS8/MAXIGP0ACLK   n/a            3.000         10.000      7.000      PS8_X0Y0    project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP0ACLK
Min Period        n/a     PS8/MAXIGP1ACLK   n/a            3.000         10.000      7.000      PS8_X0Y0    project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP1ACLK
Min Period        n/a     HSADC/PLL_MONCLK  n/a            2.500         10.000      7.500      HSADC_X0Y0  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx0_u_adc/PLL_MONCLK
Min Period        n/a     HSADC/PLL_MONCLK  n/a            2.500         10.000      7.500      HSADC_X0Y1  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx1_u_adc/PLL_MONCLK
Low Pulse Width   Slow    HSADC/DCLK        n/a            1.600         5.000       3.400      HSADC_X0Y0  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx0_u_adc/DCLK
Low Pulse Width   Fast    HSADC/DCLK        n/a            1.600         5.000       3.400      HSADC_X0Y0  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx0_u_adc/DCLK
Low Pulse Width   Slow    HSADC/DCLK        n/a            1.600         5.000       3.400      HSADC_X0Y1  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx1_u_adc/DCLK
Low Pulse Width   Fast    HSADC/DCLK        n/a            1.600         5.000       3.400      HSADC_X0Y1  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx1_u_adc/DCLK
Low Pulse Width   Slow    HSADC/DCLK        n/a            1.600         5.000       3.400      HSADC_X0Y2  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx2_u_adc/DCLK
Low Pulse Width   Fast    HSADC/DCLK        n/a            1.600         5.000       3.400      HSADC_X0Y2  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx2_u_adc/DCLK
Low Pulse Width   Slow    HSADC/DCLK        n/a            1.600         5.000       3.400      HSADC_X0Y3  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx3_u_adc/DCLK
Low Pulse Width   Fast    HSADC/DCLK        n/a            1.600         5.000       3.400      HSADC_X0Y3  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx3_u_adc/DCLK
Low Pulse Width   Slow    HSDAC/DCLK        n/a            1.600         5.000       3.400      HSDAC_X0Y0  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/tx0_u_dac/DCLK
Low Pulse Width   Fast    HSDAC/DCLK        n/a            1.600         5.000       3.400      HSDAC_X0Y0  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/tx0_u_dac/DCLK
High Pulse Width  Slow    HSADC/DCLK        n/a            1.600         5.000       3.400      HSADC_X0Y0  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx0_u_adc/DCLK
High Pulse Width  Fast    HSADC/DCLK        n/a            1.600         5.000       3.400      HSADC_X0Y0  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx0_u_adc/DCLK
High Pulse Width  Slow    HSADC/DCLK        n/a            1.600         5.000       3.400      HSADC_X0Y1  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx1_u_adc/DCLK
High Pulse Width  Fast    HSADC/DCLK        n/a            1.600         5.000       3.400      HSADC_X0Y1  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx1_u_adc/DCLK
High Pulse Width  Slow    HSADC/DCLK        n/a            1.600         5.000       3.400      HSADC_X0Y2  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx2_u_adc/DCLK
High Pulse Width  Fast    HSADC/DCLK        n/a            1.600         5.000       3.400      HSADC_X0Y2  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx2_u_adc/DCLK
High Pulse Width  Slow    HSADC/DCLK        n/a            1.600         5.000       3.400      HSADC_X0Y3  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx3_u_adc/DCLK
High Pulse Width  Fast    HSADC/DCLK        n/a            1.600         5.000       3.400      HSADC_X0Y3  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx3_u_adc/DCLK
High Pulse Width  Slow    HSDAC/DCLK        n/a            1.600         5.000       3.400      HSDAC_X0Y0  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/tx0_u_dac/DCLK
High Pulse Width  Fast    HSDAC/DCLK        n/a            1.600         5.000       3.400      HSDAC_X0Y0  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/tx0_u_dac/DCLK



---------------------------------------------------------------------------------------------------
From Clock:  sys_diff_clock_clk_p
  To Clock:  sys_diff_clock_clk_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_diff_clock_clk_p
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_diff_clock_clk_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location   Pin
Min Period        n/a     MMCME4_ADV/CLKIN1  n/a            1.071         10.000      8.929      MMCM_X0Y0  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKIN1
Max Period        n/a     MMCME4_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCM_X0Y0  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME4_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCM_X0Y0  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME4_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCM_X0Y0  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME4_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCM_X0Y0  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME4_ADV/CLKIN1  n/a            3.000         5.000       2.000      MMCM_X0Y0  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_project_1_clk_wiz_0
  To Clock:  clk_out1_project_1_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.001ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_project_1_clk_wiz_0
Waveform(ns):       { 0.000 0.750 }
Period(ns):         1.500
Sources:            { project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location     Pin
Min Period        n/a     FE/CORE_CLK         n/a            1.499         1.500       0.001      FE_X0Y6      project_1_i/sd_fec_dec/inst/STD_OTHER_G.STD_OTHER_I/FE_I/CORE_CLK
Min Period        n/a     FE/CORE_CLK         n/a            1.499         1.500       0.001      FE_X0Y5      project_1_i/sd_fec_enc/inst/STD_OTHER_G.STD_OTHER_I/FE_I/CORE_CLK
Min Period        n/a     BUFGCE/I            n/a            1.290         1.500       0.210      BUFGCE_X0Y6  project_1_i/clk_wiz/inst/clkout1_buf/I
Min Period        n/a     MMCME4_ADV/CLKOUT0  n/a            1.071         1.500       0.429      MMCM_X0Y0    project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT0
Low Pulse Width   Slow    FE/CORE_CLK         n/a            0.500         0.750       0.250      FE_X0Y6      project_1_i/sd_fec_dec/inst/STD_OTHER_G.STD_OTHER_I/FE_I/CORE_CLK
Low Pulse Width   Fast    FE/CORE_CLK         n/a            0.500         0.750       0.250      FE_X0Y6      project_1_i/sd_fec_dec/inst/STD_OTHER_G.STD_OTHER_I/FE_I/CORE_CLK
Low Pulse Width   Slow    FE/CORE_CLK         n/a            0.500         0.750       0.250      FE_X0Y5      project_1_i/sd_fec_enc/inst/STD_OTHER_G.STD_OTHER_I/FE_I/CORE_CLK
Low Pulse Width   Fast    FE/CORE_CLK         n/a            0.500         0.750       0.250      FE_X0Y5      project_1_i/sd_fec_enc/inst/STD_OTHER_G.STD_OTHER_I/FE_I/CORE_CLK
High Pulse Width  Slow    FE/CORE_CLK         n/a            0.500         0.750       0.250      FE_X0Y6      project_1_i/sd_fec_dec/inst/STD_OTHER_G.STD_OTHER_I/FE_I/CORE_CLK
High Pulse Width  Fast    FE/CORE_CLK         n/a            0.500         0.750       0.250      FE_X0Y6      project_1_i/sd_fec_dec/inst/STD_OTHER_G.STD_OTHER_I/FE_I/CORE_CLK
High Pulse Width  Slow    FE/CORE_CLK         n/a            0.500         0.750       0.250      FE_X0Y5      project_1_i/sd_fec_enc/inst/STD_OTHER_G.STD_OTHER_I/FE_I/CORE_CLK
High Pulse Width  Fast    FE/CORE_CLK         n/a            0.500         0.750       0.250      FE_X0Y5      project_1_i/sd_fec_enc/inst/STD_OTHER_G.STD_OTHER_I/FE_I/CORE_CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_project_1_clk_wiz_0
  To Clock:  clk_out2_project_1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.206ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.010ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.833ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.206ns  (required time - arrival time)
  Source:                 project_1_i/hard_chan_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_project_1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            project_1_i/hard_chan_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_47/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out2_project_1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_project_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out2_project_1_clk_wiz_0 rise@3.333ns - clk_out2_project_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.775ns  (logic 0.079ns (2.847%)  route 2.696ns (97.153%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.879ns = ( 8.212 - 3.333 ) 
    Source Clock Delay      (SCD):    4.620ns
    Clock Pessimism Removal (CPR):    -0.279ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.259ns (routing 1.759ns, distribution 1.500ns)
  Clock Net Delay (Destination): 2.989ns (routing 1.598ns, distribution 1.391ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.100     0.100    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     0.762 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.812    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.812 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.209    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     1.082 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.333    project_1_i/clk_wiz/inst/clk_out2_project_1_clk_wiz_0
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.361 r  project_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=25375, routed)       3.259     4.620    project_1_i/hard_chan_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X38Y354        FDRE                                         r  project_1_i/hard_chan_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y354        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     4.699 r  project_1_i/hard_chan_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[11]/Q
                         net (fo=69, routed)          2.696     7.395    project_1_i/hard_chan_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/addra[11]
    RAMB36_X5Y66         RAMB36E2                                     r  project_1_i/hard_chan_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_47/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_project_1_clk_wiz_0 rise edge)
                                                      3.333     3.333 r  
    AM15                                              0.000     3.333 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.079     3.412    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.552     3.964 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.004    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.004 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     4.348    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     4.978 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.221     5.199    project_1_i/clk_wiz/inst/clk_out2_project_1_clk_wiz_0
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.223 r  project_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=25375, routed)       2.989     8.212    project_1_i/hard_chan_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X5Y66         RAMB36E2                                     r  project_1_i/hard_chan_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_47/CLKARDCLK
                         clock pessimism             -0.279     7.933    
                         clock uncertainty           -0.053     7.879    
    RAMB36_X5Y66         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.279     7.600    project_1_i/hard_chan_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_47
  -------------------------------------------------------------------
                         required time                          7.600    
                         arrival time                          -7.395    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.214ns  (required time - arrival time)
  Source:                 project_1_i/llr_reshape/inst/gen_upsizer_conversion.axisc_upsizer_0/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_project_1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            project_1_i/llr_reshape/inst/gen_upsizer_conversion.axisc_upsizer_0/gen_data_accumulator[2].acc_data_reg[540]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_project_1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_project_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out2_project_1_clk_wiz_0 rise@3.333ns - clk_out2_project_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.758ns  (logic 0.329ns (11.927%)  route 2.429ns (88.073%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.248ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 8.114 - 3.333 ) 
    Source Clock Delay      (SCD):    4.686ns
    Clock Pessimism Removal (CPR):    -0.343ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.325ns (routing 1.759ns, distribution 1.566ns)
  Clock Net Delay (Destination): 2.891ns (routing 1.598ns, distribution 1.293ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.100     0.100    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     0.762 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.812    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.812 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.209    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     1.082 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.333    project_1_i/clk_wiz/inst/clk_out2_project_1_clk_wiz_0
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.361 r  project_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=25375, routed)       3.325     4.686    project_1_i/llr_reshape/inst/gen_upsizer_conversion.axisc_upsizer_0/aclk
    SLICE_X47Y388        FDRE                                         r  project_1_i/llr_reshape/inst/gen_upsizer_conversion.axisc_upsizer_0/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y388        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     4.767 r  project_1_i/llr_reshape/inst/gen_upsizer_conversion.axisc_upsizer_0/state_reg[0]/Q
                         net (fo=229, routed)         0.271     5.038    project_1_i/llr_reshape/inst/gen_upsizer_conversion.axisc_upsizer_0/state_reg[0]_0
    SLICE_X48Y389        LUT2 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.123     5.161 r  project_1_i/llr_reshape/inst/gen_upsizer_conversion.axisc_upsizer_0/acc_data[767]_i_1/O
                         net (fo=227, routed)         0.077     5.239    project_1_i/llr_reshape/inst/gen_upsizer_conversion.axisc_upsizer_0/acc_data[767]_i_1_n_0
    SLICE_X48Y389        LUT3 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.125     5.364 r  project_1_i/llr_reshape/inst/gen_upsizer_conversion.axisc_upsizer_0/gen_data_accumulator[2].acc_data[575]_i_1/O
                         net (fo=216, routed)         2.081     7.444    project_1_i/llr_reshape/inst/gen_upsizer_conversion.axisc_upsizer_0/gen_data_accumulator[2].acc_data[575]_i_1_n_0
    SLICE_X25Y422        FDRE                                         r  project_1_i/llr_reshape/inst/gen_upsizer_conversion.axisc_upsizer_0/gen_data_accumulator[2].acc_data_reg[540]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_project_1_clk_wiz_0 rise edge)
                                                      3.333     3.333 r  
    AM15                                              0.000     3.333 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.079     3.412    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.552     3.964 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.004    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.004 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     4.348    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     4.978 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.221     5.199    project_1_i/clk_wiz/inst/clk_out2_project_1_clk_wiz_0
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.223 r  project_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=25375, routed)       2.891     8.114    project_1_i/llr_reshape/inst/gen_upsizer_conversion.axisc_upsizer_0/aclk
    SLICE_X25Y422        FDRE                                         r  project_1_i/llr_reshape/inst/gen_upsizer_conversion.axisc_upsizer_0/gen_data_accumulator[2].acc_data_reg[540]/C
                         clock pessimism             -0.343     7.772    
                         clock uncertainty           -0.053     7.719    
    SLICE_X25Y422        FDRE (Setup_HFF2_SLICEL_C_CE)
                                                     -0.060     7.659    project_1_i/llr_reshape/inst/gen_upsizer_conversion.axisc_upsizer_0/gen_data_accumulator[2].acc_data_reg[540]
  -------------------------------------------------------------------
                         required time                          7.659    
                         arrival time                          -7.444    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.214ns  (required time - arrival time)
  Source:                 project_1_i/llr_reshape/inst/gen_upsizer_conversion.axisc_upsizer_0/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_project_1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            project_1_i/llr_reshape/inst/gen_upsizer_conversion.axisc_upsizer_0/gen_data_accumulator[2].acc_data_reg[541]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_project_1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_project_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out2_project_1_clk_wiz_0 rise@3.333ns - clk_out2_project_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.758ns  (logic 0.329ns (11.927%)  route 2.429ns (88.073%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.248ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 8.114 - 3.333 ) 
    Source Clock Delay      (SCD):    4.686ns
    Clock Pessimism Removal (CPR):    -0.343ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.325ns (routing 1.759ns, distribution 1.566ns)
  Clock Net Delay (Destination): 2.891ns (routing 1.598ns, distribution 1.293ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.100     0.100    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     0.762 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.812    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.812 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.209    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     1.082 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.333    project_1_i/clk_wiz/inst/clk_out2_project_1_clk_wiz_0
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.361 r  project_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=25375, routed)       3.325     4.686    project_1_i/llr_reshape/inst/gen_upsizer_conversion.axisc_upsizer_0/aclk
    SLICE_X47Y388        FDRE                                         r  project_1_i/llr_reshape/inst/gen_upsizer_conversion.axisc_upsizer_0/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y388        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     4.767 r  project_1_i/llr_reshape/inst/gen_upsizer_conversion.axisc_upsizer_0/state_reg[0]/Q
                         net (fo=229, routed)         0.271     5.038    project_1_i/llr_reshape/inst/gen_upsizer_conversion.axisc_upsizer_0/state_reg[0]_0
    SLICE_X48Y389        LUT2 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.123     5.161 r  project_1_i/llr_reshape/inst/gen_upsizer_conversion.axisc_upsizer_0/acc_data[767]_i_1/O
                         net (fo=227, routed)         0.077     5.239    project_1_i/llr_reshape/inst/gen_upsizer_conversion.axisc_upsizer_0/acc_data[767]_i_1_n_0
    SLICE_X48Y389        LUT3 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.125     5.364 r  project_1_i/llr_reshape/inst/gen_upsizer_conversion.axisc_upsizer_0/gen_data_accumulator[2].acc_data[575]_i_1/O
                         net (fo=216, routed)         2.081     7.444    project_1_i/llr_reshape/inst/gen_upsizer_conversion.axisc_upsizer_0/gen_data_accumulator[2].acc_data[575]_i_1_n_0
    SLICE_X25Y422        FDRE                                         r  project_1_i/llr_reshape/inst/gen_upsizer_conversion.axisc_upsizer_0/gen_data_accumulator[2].acc_data_reg[541]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_project_1_clk_wiz_0 rise edge)
                                                      3.333     3.333 r  
    AM15                                              0.000     3.333 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.079     3.412    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.552     3.964 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.004    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.004 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     4.348    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     4.978 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.221     5.199    project_1_i/clk_wiz/inst/clk_out2_project_1_clk_wiz_0
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.223 r  project_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=25375, routed)       2.891     8.114    project_1_i/llr_reshape/inst/gen_upsizer_conversion.axisc_upsizer_0/aclk
    SLICE_X25Y422        FDRE                                         r  project_1_i/llr_reshape/inst/gen_upsizer_conversion.axisc_upsizer_0/gen_data_accumulator[2].acc_data_reg[541]/C
                         clock pessimism             -0.343     7.772    
                         clock uncertainty           -0.053     7.719    
    SLICE_X25Y422        FDRE (Setup_GFF2_SLICEL_C_CE)
                                                     -0.060     7.659    project_1_i/llr_reshape/inst/gen_upsizer_conversion.axisc_upsizer_0/gen_data_accumulator[2].acc_data_reg[541]
  -------------------------------------------------------------------
                         required time                          7.659    
                         arrival time                          -7.444    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.214ns  (required time - arrival time)
  Source:                 project_1_i/llr_reshape/inst/gen_upsizer_conversion.axisc_upsizer_0/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_project_1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            project_1_i/llr_reshape/inst/gen_upsizer_conversion.axisc_upsizer_0/gen_data_accumulator[2].acc_data_reg[562]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_project_1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_project_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out2_project_1_clk_wiz_0 rise@3.333ns - clk_out2_project_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.758ns  (logic 0.329ns (11.927%)  route 2.429ns (88.073%))
  Logic Levels:           2  (LUT2=1 LUT3=1)
  Clock Path Skew:        -0.248ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 8.114 - 3.333 ) 
    Source Clock Delay      (SCD):    4.686ns
    Clock Pessimism Removal (CPR):    -0.343ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.325ns (routing 1.759ns, distribution 1.566ns)
  Clock Net Delay (Destination): 2.891ns (routing 1.598ns, distribution 1.293ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.100     0.100    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     0.762 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.812    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.812 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.209    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     1.082 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.333    project_1_i/clk_wiz/inst/clk_out2_project_1_clk_wiz_0
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.361 r  project_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=25375, routed)       3.325     4.686    project_1_i/llr_reshape/inst/gen_upsizer_conversion.axisc_upsizer_0/aclk
    SLICE_X47Y388        FDRE                                         r  project_1_i/llr_reshape/inst/gen_upsizer_conversion.axisc_upsizer_0/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y388        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.081     4.767 r  project_1_i/llr_reshape/inst/gen_upsizer_conversion.axisc_upsizer_0/state_reg[0]/Q
                         net (fo=229, routed)         0.271     5.038    project_1_i/llr_reshape/inst/gen_upsizer_conversion.axisc_upsizer_0/state_reg[0]_0
    SLICE_X48Y389        LUT2 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.123     5.161 r  project_1_i/llr_reshape/inst/gen_upsizer_conversion.axisc_upsizer_0/acc_data[767]_i_1/O
                         net (fo=227, routed)         0.077     5.239    project_1_i/llr_reshape/inst/gen_upsizer_conversion.axisc_upsizer_0/acc_data[767]_i_1_n_0
    SLICE_X48Y389        LUT3 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.125     5.364 r  project_1_i/llr_reshape/inst/gen_upsizer_conversion.axisc_upsizer_0/gen_data_accumulator[2].acc_data[575]_i_1/O
                         net (fo=216, routed)         2.081     7.444    project_1_i/llr_reshape/inst/gen_upsizer_conversion.axisc_upsizer_0/gen_data_accumulator[2].acc_data[575]_i_1_n_0
    SLICE_X25Y422        FDRE                                         r  project_1_i/llr_reshape/inst/gen_upsizer_conversion.axisc_upsizer_0/gen_data_accumulator[2].acc_data_reg[562]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_project_1_clk_wiz_0 rise edge)
                                                      3.333     3.333 r  
    AM15                                              0.000     3.333 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.079     3.412    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.552     3.964 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.004    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.004 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     4.348    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     4.978 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.221     5.199    project_1_i/clk_wiz/inst/clk_out2_project_1_clk_wiz_0
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.223 r  project_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=25375, routed)       2.891     8.114    project_1_i/llr_reshape/inst/gen_upsizer_conversion.axisc_upsizer_0/aclk
    SLICE_X25Y422        FDRE                                         r  project_1_i/llr_reshape/inst/gen_upsizer_conversion.axisc_upsizer_0/gen_data_accumulator[2].acc_data_reg[562]/C
                         clock pessimism             -0.343     7.772    
                         clock uncertainty           -0.053     7.719    
    SLICE_X25Y422        FDRE (Setup_FFF2_SLICEL_C_CE)
                                                     -0.060     7.659    project_1_i/llr_reshape/inst/gen_upsizer_conversion.axisc_upsizer_0/gen_data_accumulator[2].acc_data_reg[562]
  -------------------------------------------------------------------
                         required time                          7.659    
                         arrival time                          -7.444    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.224ns  (required time - arrival time)
  Source:                 project_1_i/hard_chan_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_project_1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            project_1_i/hard_chan_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_17/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out2_project_1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_project_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out2_project_1_clk_wiz_0 rise@3.333ns - clk_out2_project_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.768ns  (logic 0.079ns (2.854%)  route 2.689ns (97.146%))
  Logic Levels:           0  
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.890ns = ( 8.223 - 3.333 ) 
    Source Clock Delay      (SCD):    4.620ns
    Clock Pessimism Removal (CPR):    -0.279ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.259ns (routing 1.759ns, distribution 1.500ns)
  Clock Net Delay (Destination): 3.000ns (routing 1.598ns, distribution 1.402ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.100     0.100    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     0.762 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.812    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.812 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.209    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     1.082 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.333    project_1_i/clk_wiz/inst/clk_out2_project_1_clk_wiz_0
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.361 r  project_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=25375, routed)       3.259     4.620    project_1_i/hard_chan_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/wr_clk
    SLICE_X38Y354        FDRE                                         r  project_1_i/hard_chan_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y354        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     4.699 r  project_1_i/hard_chan_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/wrp_inst/count_value_i_reg[11]/Q
                         net (fo=69, routed)          2.689     7.388    project_1_i/hard_chan_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/addra[11]
    RAMB36_X5Y63         RAMB36E2                                     r  project_1_i/hard_chan_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_17/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_project_1_clk_wiz_0 rise edge)
                                                      3.333     3.333 r  
    AM15                                              0.000     3.333 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.079     3.412    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.552     3.964 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.004    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.004 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     4.348    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     4.978 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.221     5.199    project_1_i/clk_wiz/inst/clk_out2_project_1_clk_wiz_0
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.223 r  project_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=25375, routed)       3.000     8.223    project_1_i/hard_chan_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X5Y63         RAMB36E2                                     r  project_1_i/hard_chan_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_17/CLKARDCLK
                         clock pessimism             -0.279     7.943    
                         clock uncertainty           -0.053     7.890    
    RAMB36_X5Y63         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.279     7.611    project_1_i/hard_chan_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_17
  -------------------------------------------------------------------
                         required time                          7.611    
                         arrival time                          -7.388    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.236ns  (required time - arrival time)
  Source:                 project_1_i/hard_chan_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_project_1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            project_1_i/hard_chan_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_57/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out2_project_1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_project_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out2_project_1_clk_wiz_0 rise@3.333ns - clk_out2_project_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.531ns  (logic 0.078ns (3.081%)  route 2.453ns (96.919%))
  Logic Levels:           0  
  Clock Path Skew:        -0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.700ns = ( 8.034 - 3.333 ) 
    Source Clock Delay      (SCD):    4.539ns
    Clock Pessimism Removal (CPR):    -0.368ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.178ns (routing 1.759ns, distribution 1.419ns)
  Clock Net Delay (Destination): 2.811ns (routing 1.598ns, distribution 1.213ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.100     0.100    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     0.762 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.812    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.812 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.209    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     1.082 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.333    project_1_i/clk_wiz/inst/clk_out2_project_1_clk_wiz_0
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.361 r  project_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=25375, routed)       3.178     4.539    project_1_i/hard_chan_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/wr_clk
    SLICE_X31Y349        FDRE                                         r  project_1_i/hard_chan_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y349        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     4.617 r  project_1_i/hard_chan_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[7]/Q
                         net (fo=72, routed)          2.453     7.070    project_1_i/hard_chan_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/addrb[7]
    RAMB36_X3Y56         RAMB36E2                                     r  project_1_i/hard_chan_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_57/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_project_1_clk_wiz_0 rise edge)
                                                      3.333     3.333 r  
    AM15                                              0.000     3.333 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.079     3.412    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.552     3.964 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.004    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.004 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     4.348    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     4.978 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.221     5.199    project_1_i/clk_wiz/inst/clk_out2_project_1_clk_wiz_0
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.223 r  project_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=25375, routed)       2.811     8.034    project_1_i/hard_chan_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X3Y56         RAMB36E2                                     r  project_1_i/hard_chan_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_57/CLKBWRCLK
                         clock pessimism             -0.368     7.666    
                         clock uncertainty           -0.053     7.613    
    RAMB36_X3Y56         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.306     7.307    project_1_i/hard_chan_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_57
  -------------------------------------------------------------------
                         required time                          7.307    
                         arrival time                          -7.070    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.239ns  (required time - arrival time)
  Source:                 project_1_i/hard_chan_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_project_1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            project_1_i/hard_chan_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_27/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out2_project_1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_project_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out2_project_1_clk_wiz_0 rise@3.333ns - clk_out2_project_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.524ns  (logic 0.077ns (3.051%)  route 2.447ns (96.949%))
  Logic Levels:           0  
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.694ns = ( 8.028 - 3.333 ) 
    Source Clock Delay      (SCD):    4.539ns
    Clock Pessimism Removal (CPR):    -0.368ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.178ns (routing 1.759ns, distribution 1.419ns)
  Clock Net Delay (Destination): 2.805ns (routing 1.598ns, distribution 1.207ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.100     0.100    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     0.762 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.812    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.812 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.209    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     1.082 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.333    project_1_i/clk_wiz/inst/clk_out2_project_1_clk_wiz_0
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.361 r  project_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=25375, routed)       3.178     4.539    project_1_i/hard_chan_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/wr_clk
    SLICE_X31Y349        FDRE                                         r  project_1_i/hard_chan_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y349        FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.077     4.616 r  project_1_i/hard_chan_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[8]/Q
                         net (fo=71, routed)          2.447     7.063    project_1_i/hard_chan_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/addrb[8]
    RAMB36_X3Y55         RAMB36E2                                     r  project_1_i/hard_chan_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_27/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_project_1_clk_wiz_0 rise edge)
                                                      3.333     3.333 r  
    AM15                                              0.000     3.333 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.079     3.412    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.552     3.964 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.004    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.004 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     4.348    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     4.978 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.221     5.199    project_1_i/clk_wiz/inst/clk_out2_project_1_clk_wiz_0
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.223 r  project_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=25375, routed)       2.805     8.028    project_1_i/hard_chan_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X3Y55         RAMB36E2                                     r  project_1_i/hard_chan_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_27/CLKBWRCLK
                         clock pessimism             -0.368     7.660    
                         clock uncertainty           -0.053     7.607    
    RAMB36_X3Y55         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.305     7.302    project_1_i/hard_chan_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_27
  -------------------------------------------------------------------
                         required time                          7.302    
                         arrival time                          -7.063    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.246ns  (required time - arrival time)
  Source:                 project_1_i/mod_and_chan/inst/hard_data_V_V_0_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_project_1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            project_1_i/enc_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_26/ENBWREN
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out2_project_1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_project_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out2_project_1_clk_wiz_0 rise@3.333ns - clk_out2_project_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.603ns  (logic 0.267ns (10.257%)  route 2.336ns (89.743%))
  Logic Levels:           2  (LUT2=1 LUT4=1)
  Clock Path Skew:        -0.089ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.883ns = ( 8.216 - 3.333 ) 
    Source Clock Delay      (SCD):    4.608ns
    Clock Pessimism Removal (CPR):    -0.364ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.247ns (routing 1.759ns, distribution 1.488ns)
  Clock Net Delay (Destination): 2.993ns (routing 1.598ns, distribution 1.395ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.100     0.100    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     0.762 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.812    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.812 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.209    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     1.082 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.333    project_1_i/clk_wiz/inst/clk_out2_project_1_clk_wiz_0
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.361 r  project_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=25375, routed)       3.247     4.608    project_1_i/mod_and_chan/inst/ap_clk
    SLICE_X48Y257        FDRE                                         r  project_1_i/mod_and_chan/inst/hard_data_V_V_0_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y257        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     4.686 r  project_1_i/mod_and_chan/inst/hard_data_V_V_0_state_reg[1]/Q
                         net (fo=6, routed)           0.771     5.457    project_1_i/enc_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/m_axis_tready
    SLICE_X50Y184        LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.090     5.547 r  project_1_i/enc_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst_i_1/O
                         net (fo=11, routed)          0.098     5.646    project_1_i/enc_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdpp1_inst/rd_en
    SLICE_X50Y183        LUT4 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.099     5.745 r  project_1_i/enc_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdpp1_inst/gen_sdpram.xpm_memory_base_inst_i_2/O
                         net (fo=130, routed)         1.467     7.211    project_1_i/enc_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/enb
    RAMB36_X4Y14         RAMB36E2                                     r  project_1_i/enc_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_26/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_project_1_clk_wiz_0 rise edge)
                                                      3.333     3.333 r  
    AM15                                              0.000     3.333 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.079     3.412    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.552     3.964 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.004    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.004 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     4.348    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     4.978 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.221     5.199    project_1_i/clk_wiz/inst/clk_out2_project_1_clk_wiz_0
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.223 r  project_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=25375, routed)       2.993     8.216    project_1_i/enc_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X4Y14         RAMB36E2                                     r  project_1_i/enc_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_26/CLKBWRCLK
                         clock pessimism             -0.364     7.852    
                         clock uncertainty           -0.053     7.799    
    RAMB36_X4Y14         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ENBWREN)
                                                     -0.342     7.457    project_1_i/enc_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_26
  -------------------------------------------------------------------
                         required time                          7.457    
                         arrival time                          -7.211    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.257ns  (required time - arrival time)
  Source:                 project_1_i/enc_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_project_1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            project_1_i/enc_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_74/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E2 clocked by clk_out2_project_1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_project_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out2_project_1_clk_wiz_0 rise@3.333ns - clk_out2_project_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.554ns  (logic 0.079ns (3.093%)  route 2.475ns (96.907%))
  Logic Levels:           0  
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.872ns = ( 8.206 - 3.333 ) 
    Source Clock Delay      (SCD):    4.666ns
    Clock Pessimism Removal (CPR):    -0.347ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.305ns (routing 1.759ns, distribution 1.546ns)
  Clock Net Delay (Destination): 2.983ns (routing 1.598ns, distribution 1.385ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.100     0.100    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     0.762 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.812    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.812 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.209    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     1.082 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.333    project_1_i/clk_wiz/inst/clk_out2_project_1_clk_wiz_0
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.361 r  project_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=25375, routed)       3.305     4.666    project_1_i/enc_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/wr_clk
    SLICE_X50Y183        FDRE                                         r  project_1_i/enc_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y183        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.079     4.745 r  project_1_i/enc_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/count_value_i_reg[14]/Q
                         net (fo=99, routed)          2.475     7.220    project_1_i/enc_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/addrb[14]
    RAMB36_X4Y20         RAMB36E2                                     r  project_1_i/enc_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_74/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_project_1_clk_wiz_0 rise edge)
                                                      3.333     3.333 r  
    AM15                                              0.000     3.333 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.079     3.412    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.552     3.964 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.004    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.004 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     4.348    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     4.978 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.221     5.199    project_1_i/clk_wiz/inst/clk_out2_project_1_clk_wiz_0
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.223 r  project_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=25375, routed)       2.983     8.206    project_1_i/enc_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/clka
    RAMB36_X4Y20         RAMB36E2                                     r  project_1_i/enc_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_74/CLKBWRCLK
                         clock pessimism             -0.347     7.859    
                         clock uncertainty           -0.053     7.806    
    RAMB36_X4Y20         RAMB36E2 (Setup_RAMB36E2_RAMB36_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.329     7.477    project_1_i/enc_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_74
  -------------------------------------------------------------------
                         required time                          7.477    
                         arrival time                          -7.220    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.265ns  (required time - arrival time)
  Source:                 project_1_i/demod/inst/tmp_571_reg_19538_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_project_1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            project_1_i/demod/inst/tmp_579_reg_19567_reg[129]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_project_1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_project_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out2_project_1_clk_wiz_0 rise@3.333ns - clk_out2_project_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.859ns  (logic 0.587ns (20.534%)  route 2.272ns (79.466%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.732ns = ( 8.066 - 3.333 ) 
    Source Clock Delay      (SCD):    4.632ns
    Clock Pessimism Removal (CPR):    -0.282ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.271ns (routing 1.759ns, distribution 1.512ns)
  Clock Net Delay (Destination): 2.843ns (routing 1.598ns, distribution 1.245ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.100     0.100    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     0.762 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.812    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.812 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.209    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     1.082 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.333    project_1_i/clk_wiz/inst/clk_out2_project_1_clk_wiz_0
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.361 r  project_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=25375, routed)       3.271     4.632    project_1_i/demod/inst/ap_clk
    SLICE_X38Y397        FDRE                                         r  project_1_i/demod/inst/tmp_571_reg_19538_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y397        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     4.712 r  project_1_i/demod/inst/tmp_571_reg_19538_reg[0]/Q
                         net (fo=22, routed)          0.132     4.844    project_1_i/demod/inst/tmp_571_reg_19538[0]
    SLICE_X38Y398        LUT3 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.123     4.967 r  project_1_i/demod/inst/tmp_579_reg_19567[1]_i_2/O
                         net (fo=32, routed)          0.777     5.744    project_1_i/demod/inst/tmp_576_fu_16058_p1[0]
    SLICE_X34Y399        LUT6 (Prop_A6LUT_SLICEM_I4_O)
                                                      0.100     5.844 f  project_1_i/demod/inst/tmp_579_reg_19567[17]_i_3/O
                         net (fo=7, routed)           0.720     6.564    project_1_i/demod/inst/tmp_579_reg_19567[17]_i_3_n_0
    SLICE_X39Y399        LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.149     6.713 r  project_1_i/demod/inst/tmp_579_reg_19567[129]_i_6/O
                         net (fo=2, routed)           0.092     6.805    project_1_i/demod/inst/tmp_579_reg_19567[129]_i_6_n_0
    SLICE_X39Y400        LUT5 (Prop_E6LUT_SLICEM_I4_O)
                                                      0.037     6.842 f  project_1_i/demod/inst/tmp_579_reg_19567[129]_i_2/O
                         net (fo=2, routed)           0.484     7.327    project_1_i/demod/inst/tmp_579_reg_19567[129]_i_2_n_0
    SLICE_X37Y400        LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.098     7.425 r  project_1_i/demod/inst/tmp_579_reg_19567[129]_i_1/O
                         net (fo=1, routed)           0.066     7.491    project_1_i/demod/inst/tmp_579_fu_16062_p2[129]
    SLICE_X37Y400        FDRE                                         r  project_1_i/demod/inst/tmp_579_reg_19567_reg[129]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_project_1_clk_wiz_0 rise edge)
                                                      3.333     3.333 r  
    AM15                                              0.000     3.333 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.079     3.412    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.552     3.964 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.004    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.004 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     4.348    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     4.978 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.221     5.199    project_1_i/clk_wiz/inst/clk_out2_project_1_clk_wiz_0
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.223 r  project_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=25375, routed)       2.843     8.066    project_1_i/demod/inst/ap_clk
    SLICE_X37Y400        FDRE                                         r  project_1_i/demod/inst/tmp_579_reg_19567_reg[129]/C
                         clock pessimism             -0.282     7.784    
                         clock uncertainty           -0.053     7.731    
    SLICE_X37Y400        FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.025     7.756    project_1_i/demod/inst/tmp_579_reg_19567_reg[129]
  -------------------------------------------------------------------
                         required time                          7.756    
                         arrival time                          -7.491    
  -------------------------------------------------------------------
                         slack                                  0.265    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 project_1_i/mod_and_chan/inst/grp_awgn_real2_fu_338/centralLimitNoise_V_reg_1971_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_project_1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            project_1_i/mod_and_chan/inst/grp_awgn_real2_fu_338/mod_and_chan_4x_mjbC_U28/mod_and_chan_4x_mjbC_MulnS_0_U/a_reg0_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_project_1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_project_1_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_project_1_clk_wiz_0 rise@0.000ns - clk_out2_project_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.189ns  (logic 0.058ns (30.688%)  route 0.131ns (69.312%))
  Logic Levels:           0  
  Clock Path Skew:        0.117ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.645ns
    Source Clock Delay      (SCD):    4.871ns
    Clock Pessimism Removal (CPR):    -0.343ns
  Clock Net Delay (Source):      2.981ns (routing 1.598ns, distribution 1.383ns)
  Clock Net Delay (Destination): 3.284ns (routing 1.759ns, distribution 1.525ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.079     0.079    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.552     0.631 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.671    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.671 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     1.015    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.645 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.221     1.866    project_1_i/clk_wiz/inst/clk_out2_project_1_clk_wiz_0
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.890 r  project_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=25375, routed)       2.981     4.871    project_1_i/mod_and_chan/inst/grp_awgn_real2_fu_338/ap_clk
    SLICE_X41Y424        FDRE                                         r  project_1_i/mod_and_chan/inst/grp_awgn_real2_fu_338/centralLimitNoise_V_reg_1971_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y424        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.058     4.929 r  project_1_i/mod_and_chan/inst/grp_awgn_real2_fu_338/centralLimitNoise_V_reg_1971_reg[30]/Q
                         net (fo=1, routed)           0.131     5.060    project_1_i/mod_and_chan/inst/grp_awgn_real2_fu_338/mod_and_chan_4x_mjbC_U28/mod_and_chan_4x_mjbC_MulnS_0_U/a_reg0_reg[30]_0[30]
    SLICE_X41Y419        FDRE                                         r  project_1_i/mod_and_chan/inst/grp_awgn_real2_fu_338/mod_and_chan_4x_mjbC_U28/mod_and_chan_4x_mjbC_MulnS_0_U/a_reg0_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.100     0.100    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     0.762 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.812    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.812 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.209    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     1.082 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.333    project_1_i/clk_wiz/inst/clk_out2_project_1_clk_wiz_0
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.361 r  project_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=25375, routed)       3.284     4.645    project_1_i/mod_and_chan/inst/grp_awgn_real2_fu_338/mod_and_chan_4x_mjbC_U28/mod_and_chan_4x_mjbC_MulnS_0_U/ap_clk
    SLICE_X41Y419        FDRE                                         r  project_1_i/mod_and_chan/inst/grp_awgn_real2_fu_338/mod_and_chan_4x_mjbC_U28/mod_and_chan_4x_mjbC_MulnS_0_U/a_reg0_reg[30]/C
                         clock pessimism              0.343     4.988    
    SLICE_X41Y419        FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.062     5.050    project_1_i/mod_and_chan/inst/grp_awgn_real2_fu_338/mod_and_chan_4x_mjbC_U28/mod_and_chan_4x_mjbC_MulnS_0_U/a_reg0_reg[30]
  -------------------------------------------------------------------
                         required time                         -5.050    
                         arrival time                           5.060    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.010ns  (arrival time - required time)
  Source:                 project_1_i/demod/inst/grp_demod_func1_fu_464/demod1_INTERCEPT_V_1_4_reg_2596_pp0_iter5_reg_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_project_1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            project_1_i/demod/inst/grp_demod_func1_fu_464/demod1_INTERCEPT_V_1_4_reg_2596_pp0_iter6_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_project_1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_project_1_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_project_1_clk_wiz_0 rise@0.000ns - clk_out2_project_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.168ns  (logic 0.058ns (34.524%)  route 0.110ns (65.476%))
  Logic Levels:           0  
  Clock Path Skew:        0.096ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.675ns
    Source Clock Delay      (SCD):    4.854ns
    Clock Pessimism Removal (CPR):    -0.275ns
  Clock Net Delay (Source):      2.964ns (routing 1.598ns, distribution 1.366ns)
  Clock Net Delay (Destination): 3.314ns (routing 1.759ns, distribution 1.555ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.079     0.079    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.552     0.631 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.671    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.671 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     1.015    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.645 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.221     1.866    project_1_i/clk_wiz/inst/clk_out2_project_1_clk_wiz_0
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.890 r  project_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=25375, routed)       2.964     4.854    project_1_i/demod/inst/grp_demod_func1_fu_464/ap_clk
    SLICE_X40Y458        FDRE                                         r  project_1_i/demod/inst/grp_demod_func1_fu_464/demod1_INTERCEPT_V_1_4_reg_2596_pp0_iter5_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y458        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.058     4.912 r  project_1_i/demod/inst/grp_demod_func1_fu_464/demod1_INTERCEPT_V_1_4_reg_2596_pp0_iter5_reg_reg[10]/Q
                         net (fo=1, routed)           0.110     5.022    project_1_i/demod/inst/grp_demod_func1_fu_464/demod1_INTERCEPT_V_1_4_reg_2596_pp0_iter5_reg[10]
    SLICE_X41Y458        FDRE                                         r  project_1_i/demod/inst/grp_demod_func1_fu_464/demod1_INTERCEPT_V_1_4_reg_2596_pp0_iter6_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.100     0.100    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     0.762 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.812    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.812 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.209    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     1.082 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.333    project_1_i/clk_wiz/inst/clk_out2_project_1_clk_wiz_0
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.361 r  project_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=25375, routed)       3.314     4.675    project_1_i/demod/inst/grp_demod_func1_fu_464/ap_clk
    SLICE_X41Y458        FDRE                                         r  project_1_i/demod/inst/grp_demod_func1_fu_464/demod1_INTERCEPT_V_1_4_reg_2596_pp0_iter6_reg_reg[10]/C
                         clock pessimism              0.275     4.950    
    SLICE_X41Y458        FDRE (Hold_EFF2_SLICEM_C_D)
                                                      0.062     5.012    project_1_i/demod/inst/grp_demod_func1_fu_464/demod1_INTERCEPT_V_1_4_reg_2596_pp0_iter6_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         -5.012    
                         arrival time                           5.022    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 project_1_i/mod_and_chan/inst/tmp_5_reg_1553_pp0_iter14_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_project_1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            project_1_i/mod_and_chan/inst/tmp_5_reg_1553_pp0_iter15_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_project_1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_project_1_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_project_1_clk_wiz_0 rise@0.000ns - clk_out2_project_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.170ns  (logic 0.059ns (34.720%)  route 0.111ns (65.280%))
  Logic Levels:           0  
  Clock Path Skew:        0.099ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.668ns
    Source Clock Delay      (SCD):    4.849ns
    Clock Pessimism Removal (CPR):    -0.280ns
  Clock Net Delay (Source):      2.959ns (routing 1.598ns, distribution 1.361ns)
  Clock Net Delay (Destination): 3.307ns (routing 1.759ns, distribution 1.548ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.079     0.079    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.552     0.631 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.671    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.671 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     1.015    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.645 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.221     1.866    project_1_i/clk_wiz/inst/clk_out2_project_1_clk_wiz_0
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.890 r  project_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=25375, routed)       2.959     4.849    project_1_i/mod_and_chan/inst/ap_clk
    SLICE_X50Y390        FDRE                                         r  project_1_i/mod_and_chan/inst/tmp_5_reg_1553_pp0_iter14_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y390        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.059     4.908 r  project_1_i/mod_and_chan/inst/tmp_5_reg_1553_pp0_iter14_reg_reg[0]/Q
                         net (fo=3, routed)           0.111     5.019    project_1_i/mod_and_chan/inst/tmp_5_reg_1553_pp0_iter14_reg_reg_n_0_[0]
    SLICE_X49Y391        FDRE                                         r  project_1_i/mod_and_chan/inst/tmp_5_reg_1553_pp0_iter15_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.100     0.100    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     0.762 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.812    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.812 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.209    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     1.082 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.333    project_1_i/clk_wiz/inst/clk_out2_project_1_clk_wiz_0
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.361 r  project_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=25375, routed)       3.307     4.668    project_1_i/mod_and_chan/inst/ap_clk
    SLICE_X49Y391        FDRE                                         r  project_1_i/mod_and_chan/inst/tmp_5_reg_1553_pp0_iter15_reg_reg[0]/C
                         clock pessimism              0.280     4.948    
    SLICE_X49Y391        FDRE (Hold_AFF_SLICEL_C_D)
                                                      0.060     5.008    project_1_i/mod_and_chan/inst/tmp_5_reg_1553_pp0_iter15_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -5.008    
                         arrival time                           5.019    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 project_1_i/demod/inst/p_Val2_8_1_reg_16812_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out2_project_1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            project_1_i/demod/inst/p_Val2_9_1_reg_17765_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_project_1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_project_1_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_project_1_clk_wiz_0 rise@0.000ns - clk_out2_project_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.171ns  (logic 0.083ns (48.626%)  route 0.088ns (51.374%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.100ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.565ns
    Source Clock Delay      (SCD):    4.744ns
    Clock Pessimism Removal (CPR):    -0.279ns
  Clock Net Delay (Source):      2.855ns (routing 1.598ns, distribution 1.257ns)
  Clock Net Delay (Destination): 3.204ns (routing 1.759ns, distribution 1.445ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.079     0.079    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.552     0.631 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.671    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.671 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     1.015    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.645 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.221     1.866    project_1_i/clk_wiz/inst/clk_out2_project_1_clk_wiz_0
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.890 r  project_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=25375, routed)       2.855     4.744    project_1_i/demod/inst/ap_clk
    SLICE_X30Y455        FDSE                                         r  project_1_i/demod/inst/p_Val2_8_1_reg_16812_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y455        FDSE (Prop_FFF2_SLICEM_C_Q)
                                                      0.060     4.804 r  project_1_i/demod/inst/p_Val2_8_1_reg_16812_reg[3]/Q
                         net (fo=4, routed)           0.066     4.870    project_1_i/demod/inst/p_Val2_8_1_reg_16812[3]
    SLICE_X29Y455        LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.023     4.893 r  project_1_i/demod/inst/p_Val2_9_1_reg_17765[4]_i_1/O
                         net (fo=1, routed)           0.022     4.915    project_1_i/demod/inst/p_Val2_9_1_reg_17765[4]_i_1_n_0
    SLICE_X29Y455        FDRE                                         r  project_1_i/demod/inst/p_Val2_9_1_reg_17765_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.100     0.100    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     0.762 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.812    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.812 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.209    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     1.082 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.333    project_1_i/clk_wiz/inst/clk_out2_project_1_clk_wiz_0
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.361 r  project_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=25375, routed)       3.204     4.565    project_1_i/demod/inst/ap_clk
    SLICE_X29Y455        FDRE                                         r  project_1_i/demod/inst/p_Val2_9_1_reg_17765_reg[4]/C
                         clock pessimism              0.279     4.844    
    SLICE_X29Y455        FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.060     4.904    project_1_i/demod/inst/p_Val2_9_1_reg_17765_reg[4]
  -------------------------------------------------------------------
                         required time                         -4.904    
                         arrival time                           4.915    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 project_1_i/llr_reshape/inst/gen_upsizer_conversion.axisc_upsizer_0/r0_data_reg[144]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_project_1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            project_1_i/llr_reshape/inst/gen_upsizer_conversion.axisc_upsizer_0/gen_data_accumulator[1].acc_data_reg[336]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_project_1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_project_1_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_project_1_clk_wiz_0 rise@0.000ns - clk_out2_project_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.171ns  (logic 0.059ns (34.439%)  route 0.112ns (65.561%))
  Logic Levels:           0  
  Clock Path Skew:        0.100ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.531ns
    Source Clock Delay      (SCD):    4.715ns
    Clock Pessimism Removal (CPR):    -0.284ns
  Clock Net Delay (Source):      2.825ns (routing 1.598ns, distribution 1.227ns)
  Clock Net Delay (Destination): 3.170ns (routing 1.759ns, distribution 1.411ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.079     0.079    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.552     0.631 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.671    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.671 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     1.015    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.645 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.221     1.866    project_1_i/clk_wiz/inst/clk_out2_project_1_clk_wiz_0
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.890 r  project_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=25375, routed)       2.825     4.715    project_1_i/llr_reshape/inst/gen_upsizer_conversion.axisc_upsizer_0/aclk
    SLICE_X33Y389        FDRE                                         r  project_1_i/llr_reshape/inst/gen_upsizer_conversion.axisc_upsizer_0/r0_data_reg[144]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y389        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.059     4.774 r  project_1_i/llr_reshape/inst/gen_upsizer_conversion.axisc_upsizer_0/r0_data_reg[144]/Q
                         net (fo=3, routed)           0.112     4.886    project_1_i/llr_reshape/inst/gen_upsizer_conversion.axisc_upsizer_0/r0_data[144]
    SLICE_X33Y391        FDRE                                         r  project_1_i/llr_reshape/inst/gen_upsizer_conversion.axisc_upsizer_0/gen_data_accumulator[1].acc_data_reg[336]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.100     0.100    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     0.762 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.812    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.812 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.209    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     1.082 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.333    project_1_i/clk_wiz/inst/clk_out2_project_1_clk_wiz_0
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.361 r  project_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=25375, routed)       3.170     4.531    project_1_i/llr_reshape/inst/gen_upsizer_conversion.axisc_upsizer_0/aclk
    SLICE_X33Y391        FDRE                                         r  project_1_i/llr_reshape/inst/gen_upsizer_conversion.axisc_upsizer_0/gen_data_accumulator[1].acc_data_reg[336]/C
                         clock pessimism              0.284     4.815    
    SLICE_X33Y391        FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.060     4.875    project_1_i/llr_reshape/inst/gen_upsizer_conversion.axisc_upsizer_0/gen_data_accumulator[1].acc_data_reg[336]
  -------------------------------------------------------------------
                         required time                         -4.875    
                         arrival time                           4.886    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 project_1_i/mod_and_chan/inst/grp_awgn_real1_fu_312/coarseContents_load_1_reg_1866_pp0_iter4_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_project_1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            project_1_i/mod_and_chan/inst/grp_awgn_real1_fu_312/coarseContents_load_1_reg_1866_pp0_iter5_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_project_1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_project_1_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_project_1_clk_wiz_0 rise@0.000ns - clk_out2_project_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.179ns  (logic 0.059ns (32.961%)  route 0.120ns (67.039%))
  Logic Levels:           0  
  Clock Path Skew:        0.106ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.698ns
    Source Clock Delay      (SCD):    4.872ns
    Clock Pessimism Removal (CPR):    -0.280ns
  Clock Net Delay (Source):      2.983ns (routing 1.598ns, distribution 1.385ns)
  Clock Net Delay (Destination): 3.337ns (routing 1.759ns, distribution 1.578ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.079     0.079    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.552     0.631 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.671    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.671 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     1.015    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.645 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.221     1.866    project_1_i/clk_wiz/inst/clk_out2_project_1_clk_wiz_0
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.890 r  project_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=25375, routed)       2.983     4.872    project_1_i/mod_and_chan/inst/grp_awgn_real1_fu_312/ap_clk
    SLICE_X51Y419        FDRE                                         r  project_1_i/mod_and_chan/inst/grp_awgn_real1_fu_312/coarseContents_load_1_reg_1866_pp0_iter4_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y419        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.059     4.931 r  project_1_i/mod_and_chan/inst/grp_awgn_real1_fu_312/coarseContents_load_1_reg_1866_pp0_iter4_reg_reg[6]/Q
                         net (fo=1, routed)           0.120     5.051    project_1_i/mod_and_chan/inst/grp_awgn_real1_fu_312/coarseContents_load_1_reg_1866_pp0_iter4_reg[6]
    SLICE_X47Y419        FDRE                                         r  project_1_i/mod_and_chan/inst/grp_awgn_real1_fu_312/coarseContents_load_1_reg_1866_pp0_iter5_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.100     0.100    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     0.762 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.812    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.812 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.209    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     1.082 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.333    project_1_i/clk_wiz/inst/clk_out2_project_1_clk_wiz_0
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.361 r  project_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=25375, routed)       3.337     4.698    project_1_i/mod_and_chan/inst/grp_awgn_real1_fu_312/ap_clk
    SLICE_X47Y419        FDRE                                         r  project_1_i/mod_and_chan/inst/grp_awgn_real1_fu_312/coarseContents_load_1_reg_1866_pp0_iter5_reg_reg[6]/C
                         clock pessimism              0.280     4.978    
    SLICE_X47Y419        FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.062     5.040    project_1_i/mod_and_chan/inst/grp_awgn_real1_fu_312/coarseContents_load_1_reg_1866_pp0_iter5_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -5.040    
                         arrival time                           5.051    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 project_1_i/data_source/inst/chan_symbls_V_read_reg_587_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_project_1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            project_1_i/data_source/inst/chan_ctrl_out_V_1_payload_B_reg[40]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_project_1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_project_1_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_project_1_clk_wiz_0 rise@0.000ns - clk_out2_project_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.058ns (20.351%)  route 0.227ns (79.649%))
  Logic Levels:           0  
  Clock Path Skew:        0.214ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.694ns
    Source Clock Delay      (SCD):    4.840ns
    Clock Pessimism Removal (CPR):    -0.360ns
  Clock Net Delay (Source):      2.950ns (routing 1.598ns, distribution 1.352ns)
  Clock Net Delay (Destination): 3.333ns (routing 1.759ns, distribution 1.574ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.079     0.079    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.552     0.631 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.671    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.671 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     1.015    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.645 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.221     1.866    project_1_i/clk_wiz/inst/clk_out2_project_1_clk_wiz_0
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.890 r  project_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=25375, routed)       2.950     4.840    project_1_i/data_source/inst/ap_clk
    SLICE_X42Y351        FDRE                                         r  project_1_i/data_source/inst/chan_symbls_V_read_reg_587_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y351        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.058     4.898 r  project_1_i/data_source/inst/chan_symbls_V_read_reg_587_reg[1]/Q
                         net (fo=2, routed)           0.227     5.125    project_1_i/data_source/inst/chan_symbls_V_read_reg_587[1]
    SLICE_X42Y363        FDRE                                         r  project_1_i/data_source/inst/chan_ctrl_out_V_1_payload_B_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.100     0.100    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     0.762 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.812    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.812 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.209    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     1.082 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.333    project_1_i/clk_wiz/inst/clk_out2_project_1_clk_wiz_0
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.361 r  project_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=25375, routed)       3.333     4.694    project_1_i/data_source/inst/ap_clk
    SLICE_X42Y363        FDRE                                         r  project_1_i/data_source/inst/chan_ctrl_out_V_1_payload_B_reg[40]/C
                         clock pessimism              0.360     5.054    
    SLICE_X42Y363        FDRE (Hold_GFF_SLICEM_C_D)
                                                      0.060     5.114    project_1_i/data_source/inst/chan_ctrl_out_V_1_payload_B_reg[40]
  -------------------------------------------------------------------
                         required time                         -5.114    
                         arrival time                           5.125    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 project_1_i/data_source/inst/dec_ctrl_word_V_read_reg_597_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_project_1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            project_1_i/data_source/inst/dec_ctrl_out_V_data_V_1_payload_B_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_project_1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_project_1_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_project_1_clk_wiz_0 rise@0.000ns - clk_out2_project_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.058ns (21.642%)  route 0.210ns (78.358%))
  Logic Levels:           0  
  Clock Path Skew:        0.197ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.660ns
    Source Clock Delay      (SCD):    4.823ns
    Clock Pessimism Removal (CPR):    -0.360ns
  Clock Net Delay (Source):      2.934ns (routing 1.598ns, distribution 1.336ns)
  Clock Net Delay (Destination): 3.299ns (routing 1.759ns, distribution 1.540ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.079     0.079    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.552     0.631 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.671    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.671 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     1.015    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.645 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.221     1.866    project_1_i/clk_wiz/inst/clk_out2_project_1_clk_wiz_0
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.890 r  project_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=25375, routed)       2.934     4.823    project_1_i/data_source/inst/ap_clk
    SLICE_X39Y352        FDRE                                         r  project_1_i/data_source/inst/dec_ctrl_word_V_read_reg_597_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y352        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.058     4.881 r  project_1_i/data_source/inst/dec_ctrl_word_V_read_reg_597_reg[7]/Q
                         net (fo=2, routed)           0.210     5.091    project_1_i/data_source/inst/dec_ctrl_word_V_read_reg_597[7]
    SLICE_X39Y361        FDRE                                         r  project_1_i/data_source/inst/dec_ctrl_out_V_data_V_1_payload_B_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.100     0.100    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     0.762 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.812    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.812 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.209    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     1.082 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.333    project_1_i/clk_wiz/inst/clk_out2_project_1_clk_wiz_0
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.361 r  project_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=25375, routed)       3.299     4.660    project_1_i/data_source/inst/ap_clk
    SLICE_X39Y361        FDRE                                         r  project_1_i/data_source/inst/dec_ctrl_out_V_data_V_1_payload_B_reg[7]/C
                         clock pessimism              0.360     5.020    
    SLICE_X39Y361        FDRE (Hold_FFF_SLICEM_C_D)
                                                      0.060     5.080    project_1_i/data_source/inst/dec_ctrl_out_V_data_V_1_payload_B_reg[7]
  -------------------------------------------------------------------
                         required time                         -5.080    
                         arrival time                           5.091    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 project_1_i/rtc/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_project_1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            project_1_i/dec_op_mon/inst/time_stamp_V_1_fu_64_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_project_1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_project_1_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_project_1_clk_wiz_0 rise@0.000ns - clk_out2_project_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.177ns  (logic 0.058ns (32.718%)  route 0.119ns (67.282%))
  Logic Levels:           0  
  Clock Path Skew:        0.104ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.535ns
    Source Clock Delay      (SCD):    4.717ns
    Clock Pessimism Removal (CPR):    -0.286ns
  Clock Net Delay (Source):      2.828ns (routing 1.598ns, distribution 1.230ns)
  Clock Net Delay (Destination): 3.174ns (routing 1.759ns, distribution 1.415ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.079     0.079    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.552     0.631 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.671    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.671 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     1.015    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.645 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.221     1.866    project_1_i/clk_wiz/inst/clk_out2_project_1_clk_wiz_0
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.890 r  project_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=25375, routed)       2.828     4.717    project_1_i/rtc/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X30Y340        FDRE                                         r  project_1_i/rtc/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y340        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.058     4.775 r  project_1_i/rtc/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[28]/Q
                         net (fo=13, routed)          0.119     4.895    project_1_i/dec_op_mon/inst/rtc_V[27]
    SLICE_X28Y339        FDRE                                         r  project_1_i/dec_op_mon/inst/time_stamp_V_1_fu_64_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.100     0.100    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     0.762 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.812    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.812 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.209    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     1.082 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.333    project_1_i/clk_wiz/inst/clk_out2_project_1_clk_wiz_0
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.361 r  project_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=25375, routed)       3.174     4.535    project_1_i/dec_op_mon/inst/ap_clk
    SLICE_X28Y339        FDRE                                         r  project_1_i/dec_op_mon/inst/time_stamp_V_1_fu_64_reg[27]/C
                         clock pessimism              0.286     4.821    
    SLICE_X28Y339        FDRE (Hold_GFF2_SLICEM_C_D)
                                                      0.062     4.883    project_1_i/dec_op_mon/inst/time_stamp_V_1_fu_64_reg[27]
  -------------------------------------------------------------------
                         required time                         -4.883    
                         arrival time                           4.895    
  -------------------------------------------------------------------
                         slack                                  0.011    

Slack (MET) :             0.011ns  (arrival time - required time)
  Source:                 project_1_i/mod_and_chan/inst/grp_awgn_real2_fu_338/scaleLookup_U/awgn_real1_scaleLibs_rom_U/q0_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_project_1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            project_1_i/mod_and_chan/inst/grp_awgn_real2_fu_338/scale_V_reg_1976_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_project_1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_project_1_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_project_1_clk_wiz_0 rise@0.000ns - clk_out2_project_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.171ns  (logic 0.058ns (33.918%)  route 0.113ns (66.082%))
  Logic Levels:           0  
  Clock Path Skew:        0.100ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.703ns
    Source Clock Delay      (SCD):    4.884ns
    Clock Pessimism Removal (CPR):    -0.280ns
  Clock Net Delay (Source):      2.994ns (routing 1.598ns, distribution 1.396ns)
  Clock Net Delay (Destination): 3.342ns (routing 1.759ns, distribution 1.583ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.079     0.079    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.552     0.631 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.671    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.671 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     1.015    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.645 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.221     1.866    project_1_i/clk_wiz/inst/clk_out2_project_1_clk_wiz_0
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.890 r  project_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=25375, routed)       2.994     4.884    project_1_i/mod_and_chan/inst/grp_awgn_real2_fu_338/scaleLookup_U/awgn_real1_scaleLibs_rom_U/ap_clk
    SLICE_X48Y417        FDRE                                         r  project_1_i/mod_and_chan/inst/grp_awgn_real2_fu_338/scaleLookup_U/awgn_real1_scaleLibs_rom_U/q0_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y417        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.058     4.942 r  project_1_i/mod_and_chan/inst/grp_awgn_real2_fu_338/scaleLookup_U/awgn_real1_scaleLibs_rom_U/q0_reg[13]/Q
                         net (fo=1, routed)           0.113     5.055    project_1_i/mod_and_chan/inst/grp_awgn_real2_fu_338/scaleLookup_U_n_3
    SLICE_X47Y416        FDRE                                         r  project_1_i/mod_and_chan/inst/grp_awgn_real2_fu_338/scale_V_reg_1976_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.100     0.100    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     0.762 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.812    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.812 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.209    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     1.082 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.333    project_1_i/clk_wiz/inst/clk_out2_project_1_clk_wiz_0
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.361 r  project_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=25375, routed)       3.342     4.703    project_1_i/mod_and_chan/inst/grp_awgn_real2_fu_338/ap_clk
    SLICE_X47Y416        FDRE                                         r  project_1_i/mod_and_chan/inst/grp_awgn_real2_fu_338/scale_V_reg_1976_reg[13]/C
                         clock pessimism              0.280     4.983    
    SLICE_X47Y416        FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.060     5.043    project_1_i/mod_and_chan/inst/grp_awgn_real2_fu_338/scale_V_reg_1976_reg[13]
  -------------------------------------------------------------------
                         required time                         -5.043    
                         arrival time                           5.055    
  -------------------------------------------------------------------
                         slack                                  0.011    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_project_1_clk_wiz_0
Waveform(ns):       { 0.000 1.667 }
Period(ns):         3.333
Sources:            { project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin                    Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     FE/M_AXIS_DOUT_ACLK        n/a            2.500         3.333       0.833      FE_X0Y6   project_1_i/sd_fec_dec/inst/STD_OTHER_G.STD_OTHER_I/FE_I/M_AXIS_DOUT_ACLK
Min Period        n/a     FE/M_AXIS_STATUS_ACLK      n/a            2.500         3.333       0.833      FE_X0Y6   project_1_i/sd_fec_dec/inst/STD_OTHER_G.STD_OTHER_I/FE_I/M_AXIS_STATUS_ACLK
Min Period        n/a     FE/S_AXIS_CTRL_ACLK        n/a            2.500         3.333       0.833      FE_X0Y6   project_1_i/sd_fec_dec/inst/STD_OTHER_G.STD_OTHER_I/FE_I/S_AXIS_CTRL_ACLK
Min Period        n/a     FE/S_AXIS_DIN_ACLK         n/a            2.500         3.333       0.833      FE_X0Y6   project_1_i/sd_fec_dec/inst/STD_OTHER_G.STD_OTHER_I/FE_I/S_AXIS_DIN_ACLK
Min Period        n/a     FE/S_AXIS_DIN_WORDS_ACLK   n/a            2.500         3.333       0.833      FE_X0Y6   project_1_i/sd_fec_dec/inst/STD_OTHER_G.STD_OTHER_I/FE_I/S_AXIS_DIN_WORDS_ACLK
Min Period        n/a     FE/S_AXIS_DOUT_WORDS_ACLK  n/a            2.500         3.333       0.833      FE_X0Y6   project_1_i/sd_fec_dec/inst/STD_OTHER_G.STD_OTHER_I/FE_I/S_AXIS_DOUT_WORDS_ACLK
Min Period        n/a     FE/M_AXIS_DOUT_ACLK        n/a            2.500         3.333       0.833      FE_X0Y5   project_1_i/sd_fec_enc/inst/STD_OTHER_G.STD_OTHER_I/FE_I/M_AXIS_DOUT_ACLK
Min Period        n/a     FE/M_AXIS_STATUS_ACLK      n/a            2.500         3.333       0.833      FE_X0Y5   project_1_i/sd_fec_enc/inst/STD_OTHER_G.STD_OTHER_I/FE_I/M_AXIS_STATUS_ACLK
Min Period        n/a     FE/S_AXIS_CTRL_ACLK        n/a            2.500         3.333       0.833      FE_X0Y5   project_1_i/sd_fec_enc/inst/STD_OTHER_G.STD_OTHER_I/FE_I/S_AXIS_CTRL_ACLK
Min Period        n/a     FE/S_AXIS_DIN_ACLK         n/a            2.500         3.333       0.833      FE_X0Y5   project_1_i/sd_fec_enc/inst/STD_OTHER_G.STD_OTHER_I/FE_I/S_AXIS_DIN_ACLK
Low Pulse Width   Slow    FE/M_AXIS_DOUT_ACLK        n/a            0.800         1.667       0.867      FE_X0Y6   project_1_i/sd_fec_dec/inst/STD_OTHER_G.STD_OTHER_I/FE_I/M_AXIS_DOUT_ACLK
Low Pulse Width   Fast    FE/M_AXIS_DOUT_ACLK        n/a            0.800         1.667       0.867      FE_X0Y6   project_1_i/sd_fec_dec/inst/STD_OTHER_G.STD_OTHER_I/FE_I/M_AXIS_DOUT_ACLK
Low Pulse Width   Slow    FE/M_AXIS_STATUS_ACLK      n/a            0.800         1.667       0.867      FE_X0Y6   project_1_i/sd_fec_dec/inst/STD_OTHER_G.STD_OTHER_I/FE_I/M_AXIS_STATUS_ACLK
Low Pulse Width   Fast    FE/M_AXIS_STATUS_ACLK      n/a            0.800         1.667       0.867      FE_X0Y6   project_1_i/sd_fec_dec/inst/STD_OTHER_G.STD_OTHER_I/FE_I/M_AXIS_STATUS_ACLK
Low Pulse Width   Slow    FE/S_AXIS_CTRL_ACLK        n/a            0.800         1.667       0.867      FE_X0Y6   project_1_i/sd_fec_dec/inst/STD_OTHER_G.STD_OTHER_I/FE_I/S_AXIS_CTRL_ACLK
Low Pulse Width   Fast    FE/S_AXIS_CTRL_ACLK        n/a            0.800         1.667       0.867      FE_X0Y6   project_1_i/sd_fec_dec/inst/STD_OTHER_G.STD_OTHER_I/FE_I/S_AXIS_CTRL_ACLK
Low Pulse Width   Slow    FE/S_AXIS_DIN_ACLK         n/a            0.800         1.667       0.867      FE_X0Y6   project_1_i/sd_fec_dec/inst/STD_OTHER_G.STD_OTHER_I/FE_I/S_AXIS_DIN_ACLK
Low Pulse Width   Fast    FE/S_AXIS_DIN_ACLK         n/a            0.800         1.667       0.867      FE_X0Y6   project_1_i/sd_fec_dec/inst/STD_OTHER_G.STD_OTHER_I/FE_I/S_AXIS_DIN_ACLK
Low Pulse Width   Slow    FE/S_AXIS_DIN_WORDS_ACLK   n/a            0.800         1.667       0.867      FE_X0Y6   project_1_i/sd_fec_dec/inst/STD_OTHER_G.STD_OTHER_I/FE_I/S_AXIS_DIN_WORDS_ACLK
Low Pulse Width   Fast    FE/S_AXIS_DIN_WORDS_ACLK   n/a            0.800         1.667       0.867      FE_X0Y6   project_1_i/sd_fec_dec/inst/STD_OTHER_G.STD_OTHER_I/FE_I/S_AXIS_DIN_WORDS_ACLK
High Pulse Width  Slow    FE/M_AXIS_DOUT_ACLK        n/a            0.800         1.667       0.867      FE_X0Y6   project_1_i/sd_fec_dec/inst/STD_OTHER_G.STD_OTHER_I/FE_I/M_AXIS_DOUT_ACLK
High Pulse Width  Fast    FE/M_AXIS_DOUT_ACLK        n/a            0.800         1.667       0.867      FE_X0Y6   project_1_i/sd_fec_dec/inst/STD_OTHER_G.STD_OTHER_I/FE_I/M_AXIS_DOUT_ACLK
High Pulse Width  Slow    FE/M_AXIS_STATUS_ACLK      n/a            0.800         1.667       0.867      FE_X0Y6   project_1_i/sd_fec_dec/inst/STD_OTHER_G.STD_OTHER_I/FE_I/M_AXIS_STATUS_ACLK
High Pulse Width  Fast    FE/M_AXIS_STATUS_ACLK      n/a            0.800         1.667       0.867      FE_X0Y6   project_1_i/sd_fec_dec/inst/STD_OTHER_G.STD_OTHER_I/FE_I/M_AXIS_STATUS_ACLK
High Pulse Width  Slow    FE/S_AXIS_CTRL_ACLK        n/a            0.800         1.667       0.867      FE_X0Y6   project_1_i/sd_fec_dec/inst/STD_OTHER_G.STD_OTHER_I/FE_I/S_AXIS_CTRL_ACLK
High Pulse Width  Fast    FE/S_AXIS_CTRL_ACLK        n/a            0.800         1.667       0.867      FE_X0Y6   project_1_i/sd_fec_dec/inst/STD_OTHER_G.STD_OTHER_I/FE_I/S_AXIS_CTRL_ACLK
High Pulse Width  Slow    FE/S_AXIS_DIN_ACLK         n/a            0.800         1.667       0.867      FE_X0Y6   project_1_i/sd_fec_dec/inst/STD_OTHER_G.STD_OTHER_I/FE_I/S_AXIS_DIN_ACLK
High Pulse Width  Fast    FE/S_AXIS_DIN_ACLK         n/a            0.800         1.667       0.867      FE_X0Y6   project_1_i/sd_fec_dec/inst/STD_OTHER_G.STD_OTHER_I/FE_I/S_AXIS_DIN_ACLK
High Pulse Width  Slow    FE/S_AXIS_DIN_WORDS_ACLK   n/a            0.800         1.667       0.867      FE_X0Y6   project_1_i/sd_fec_dec/inst/STD_OTHER_G.STD_OTHER_I/FE_I/S_AXIS_DIN_WORDS_ACLK
High Pulse Width  Fast    FE/S_AXIS_DIN_WORDS_ACLK   n/a            0.800         1.667       0.867      FE_X0Y6   project_1_i/sd_fec_dec/inst/STD_OTHER_G.STD_OTHER_I/FE_I/S_AXIS_DIN_WORDS_ACLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_project_1_clk_wiz_0
  To Clock:  clk_out3_project_1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        3.071ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.012ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.200ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.071ns  (required time - arrival time)
  Source:                 project_1_i/zynq_ultra_ps_e_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[130]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_project_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_project_1_clk_wiz_0 rise@10.000ns - clk_out3_project_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.616ns  (logic 0.431ns (6.514%)  route 6.185ns (93.486%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.300ns = ( 14.300 - 10.000 ) 
    Source Clock Delay      (SCD):    4.105ns
    Clock Pessimism Removal (CPR):    -0.387ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.747ns (routing 1.082ns, distribution 1.665ns)
  Clock Net Delay (Destination): 2.413ns (routing 0.982ns, distribution 1.431ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.100     0.100    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     0.762 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.812    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.812 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.209    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     1.082 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.248     1.330    project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.358 r  project_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6457, routed)        2.747     4.105    project_1_i/zynq_ultra_ps_e_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X32Y49         FDRE                                         r  project_1_i/zynq_ultra_ps_e_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     4.184 f  project_1_i/zynq_ultra_ps_e_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/Q
                         net (fo=62, routed)          2.612     6.796    project_1_i/zynq_ultra_ps_e_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aa_grant_rnw
    SLICE_X30Y319        LUT5 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.101     6.897 r  project_1_i/zynq_ultra_ps_e_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[0]_INST_0/O
                         net (fo=3, routed)           2.423     9.321    project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wready
    SLICE_X30Y29         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.090     9.411 r  project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=9, routed)           0.237     9.647    project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_axi_wready
    SLICE_X26Y30         LUT4 (Prop_E5LUT_SLICEL_I3_O)
                                                      0.161     9.808 r  project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i[145]_i_1/O
                         net (fo=144, routed)         0.913    10.721    project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[145]_1[0]
    SLICE_X24Y88         FDRE                                         r  project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[130]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AM15                                              0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.079    10.079    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.552    10.631 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.671    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.671 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    11.015    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    11.645 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.218    11.863    project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.887 r  project_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6457, routed)        2.413    14.300    project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/m_aclk
    SLICE_X24Y88         FDRE                                         r  project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[130]/C
                         clock pessimism             -0.387    13.913    
                         clock uncertainty           -0.060    13.853    
    SLICE_X24Y88         FDRE (Setup_DFF_SLICEM_C_CE)
                                                     -0.061    13.792    project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[130]
  -------------------------------------------------------------------
                         required time                         13.792    
                         arrival time                         -10.721    
  -------------------------------------------------------------------
                         slack                                  3.071    

Slack (MET) :             3.071ns  (required time - arrival time)
  Source:                 project_1_i/zynq_ultra_ps_e_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[132]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_project_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_project_1_clk_wiz_0 rise@10.000ns - clk_out3_project_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.616ns  (logic 0.431ns (6.514%)  route 6.185ns (93.486%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.300ns = ( 14.300 - 10.000 ) 
    Source Clock Delay      (SCD):    4.105ns
    Clock Pessimism Removal (CPR):    -0.387ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.747ns (routing 1.082ns, distribution 1.665ns)
  Clock Net Delay (Destination): 2.413ns (routing 0.982ns, distribution 1.431ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.100     0.100    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     0.762 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.812    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.812 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.209    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     1.082 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.248     1.330    project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.358 r  project_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6457, routed)        2.747     4.105    project_1_i/zynq_ultra_ps_e_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X32Y49         FDRE                                         r  project_1_i/zynq_ultra_ps_e_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     4.184 f  project_1_i/zynq_ultra_ps_e_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/Q
                         net (fo=62, routed)          2.612     6.796    project_1_i/zynq_ultra_ps_e_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aa_grant_rnw
    SLICE_X30Y319        LUT5 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.101     6.897 r  project_1_i/zynq_ultra_ps_e_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[0]_INST_0/O
                         net (fo=3, routed)           2.423     9.321    project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wready
    SLICE_X30Y29         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.090     9.411 r  project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=9, routed)           0.237     9.647    project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_axi_wready
    SLICE_X26Y30         LUT4 (Prop_E5LUT_SLICEL_I3_O)
                                                      0.161     9.808 r  project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i[145]_i_1/O
                         net (fo=144, routed)         0.913    10.721    project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[145]_1[0]
    SLICE_X24Y88         FDRE                                         r  project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[132]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AM15                                              0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.079    10.079    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.552    10.631 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.671    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.671 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    11.015    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    11.645 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.218    11.863    project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.887 r  project_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6457, routed)        2.413    14.300    project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/m_aclk
    SLICE_X24Y88         FDRE                                         r  project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[132]/C
                         clock pessimism             -0.387    13.913    
                         clock uncertainty           -0.060    13.853    
    SLICE_X24Y88         FDRE (Setup_CFF_SLICEM_C_CE)
                                                     -0.061    13.792    project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[132]
  -------------------------------------------------------------------
                         required time                         13.792    
                         arrival time                         -10.721    
  -------------------------------------------------------------------
                         slack                                  3.071    

Slack (MET) :             3.071ns  (required time - arrival time)
  Source:                 project_1_i/zynq_ultra_ps_e_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[135]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_project_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_project_1_clk_wiz_0 rise@10.000ns - clk_out3_project_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.616ns  (logic 0.431ns (6.514%)  route 6.185ns (93.486%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.300ns = ( 14.300 - 10.000 ) 
    Source Clock Delay      (SCD):    4.105ns
    Clock Pessimism Removal (CPR):    -0.387ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.747ns (routing 1.082ns, distribution 1.665ns)
  Clock Net Delay (Destination): 2.413ns (routing 0.982ns, distribution 1.431ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.100     0.100    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     0.762 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.812    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.812 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.209    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     1.082 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.248     1.330    project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.358 r  project_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6457, routed)        2.747     4.105    project_1_i/zynq_ultra_ps_e_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X32Y49         FDRE                                         r  project_1_i/zynq_ultra_ps_e_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     4.184 f  project_1_i/zynq_ultra_ps_e_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/Q
                         net (fo=62, routed)          2.612     6.796    project_1_i/zynq_ultra_ps_e_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aa_grant_rnw
    SLICE_X30Y319        LUT5 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.101     6.897 r  project_1_i/zynq_ultra_ps_e_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[0]_INST_0/O
                         net (fo=3, routed)           2.423     9.321    project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wready
    SLICE_X30Y29         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.090     9.411 r  project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=9, routed)           0.237     9.647    project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_axi_wready
    SLICE_X26Y30         LUT4 (Prop_E5LUT_SLICEL_I3_O)
                                                      0.161     9.808 r  project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i[145]_i_1/O
                         net (fo=144, routed)         0.913    10.721    project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[145]_1[0]
    SLICE_X24Y88         FDRE                                         r  project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[135]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AM15                                              0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.079    10.079    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.552    10.631 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.671    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.671 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    11.015    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    11.645 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.218    11.863    project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.887 r  project_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6457, routed)        2.413    14.300    project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/m_aclk
    SLICE_X24Y88         FDRE                                         r  project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[135]/C
                         clock pessimism             -0.387    13.913    
                         clock uncertainty           -0.060    13.853    
    SLICE_X24Y88         FDRE (Setup_BFF_SLICEM_C_CE)
                                                     -0.061    13.792    project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[135]
  -------------------------------------------------------------------
                         required time                         13.792    
                         arrival time                         -10.721    
  -------------------------------------------------------------------
                         slack                                  3.071    

Slack (MET) :             3.071ns  (required time - arrival time)
  Source:                 project_1_i/zynq_ultra_ps_e_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[76]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_project_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_project_1_clk_wiz_0 rise@10.000ns - clk_out3_project_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.616ns  (logic 0.431ns (6.514%)  route 6.185ns (93.486%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.192ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.300ns = ( 14.300 - 10.000 ) 
    Source Clock Delay      (SCD):    4.105ns
    Clock Pessimism Removal (CPR):    -0.387ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.747ns (routing 1.082ns, distribution 1.665ns)
  Clock Net Delay (Destination): 2.413ns (routing 0.982ns, distribution 1.431ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.100     0.100    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     0.762 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.812    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.812 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.209    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     1.082 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.248     1.330    project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.358 r  project_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6457, routed)        2.747     4.105    project_1_i/zynq_ultra_ps_e_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X32Y49         FDRE                                         r  project_1_i/zynq_ultra_ps_e_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     4.184 f  project_1_i/zynq_ultra_ps_e_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/Q
                         net (fo=62, routed)          2.612     6.796    project_1_i/zynq_ultra_ps_e_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aa_grant_rnw
    SLICE_X30Y319        LUT5 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.101     6.897 r  project_1_i/zynq_ultra_ps_e_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[0]_INST_0/O
                         net (fo=3, routed)           2.423     9.321    project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wready
    SLICE_X30Y29         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.090     9.411 r  project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=9, routed)           0.237     9.647    project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_axi_wready
    SLICE_X26Y30         LUT4 (Prop_E5LUT_SLICEL_I3_O)
                                                      0.161     9.808 r  project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i[145]_i_1/O
                         net (fo=144, routed)         0.913    10.721    project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[145]_1[0]
    SLICE_X24Y88         FDRE                                         r  project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[76]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AM15                                              0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.079    10.079    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.552    10.631 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.671    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.671 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    11.015    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    11.645 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.218    11.863    project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.887 r  project_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6457, routed)        2.413    14.300    project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/m_aclk
    SLICE_X24Y88         FDRE                                         r  project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[76]/C
                         clock pessimism             -0.387    13.913    
                         clock uncertainty           -0.060    13.853    
    SLICE_X24Y88         FDRE (Setup_AFF_SLICEM_C_CE)
                                                     -0.061    13.792    project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[76]
  -------------------------------------------------------------------
                         required time                         13.792    
                         arrival time                         -10.721    
  -------------------------------------------------------------------
                         slack                                  3.071    

Slack (MET) :             3.161ns  (required time - arrival time)
  Source:                 project_1_i/zynq_ultra_ps_e_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[108]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_project_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_project_1_clk_wiz_0 rise@10.000ns - clk_out3_project_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.539ns  (logic 0.431ns (6.591%)  route 6.108ns (93.409%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.312ns = ( 14.312 - 10.000 ) 
    Source Clock Delay      (SCD):    4.105ns
    Clock Pessimism Removal (CPR):    -0.387ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.747ns (routing 1.082ns, distribution 1.665ns)
  Clock Net Delay (Destination): 2.426ns (routing 0.982ns, distribution 1.444ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.100     0.100    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     0.762 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.812    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.812 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.209    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     1.082 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.248     1.330    project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.358 r  project_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6457, routed)        2.747     4.105    project_1_i/zynq_ultra_ps_e_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X32Y49         FDRE                                         r  project_1_i/zynq_ultra_ps_e_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     4.184 f  project_1_i/zynq_ultra_ps_e_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/Q
                         net (fo=62, routed)          2.612     6.796    project_1_i/zynq_ultra_ps_e_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aa_grant_rnw
    SLICE_X30Y319        LUT5 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.101     6.897 r  project_1_i/zynq_ultra_ps_e_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[0]_INST_0/O
                         net (fo=3, routed)           2.423     9.321    project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wready
    SLICE_X30Y29         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.090     9.411 r  project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=9, routed)           0.237     9.647    project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_axi_wready
    SLICE_X26Y30         LUT4 (Prop_E5LUT_SLICEL_I3_O)
                                                      0.161     9.808 r  project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i[145]_i_1/O
                         net (fo=144, routed)         0.836    10.644    project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[145]_1[0]
    SLICE_X25Y80         FDRE                                         r  project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[108]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AM15                                              0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.079    10.079    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.552    10.631 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.671    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.671 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    11.015    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    11.645 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.218    11.863    project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.887 r  project_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6457, routed)        2.426    14.312    project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/m_aclk
    SLICE_X25Y80         FDRE                                         r  project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[108]/C
                         clock pessimism             -0.387    13.926    
                         clock uncertainty           -0.060    13.866    
    SLICE_X25Y80         FDRE (Setup_HFF_SLICEL_C_CE)
                                                     -0.060    13.806    project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[108]
  -------------------------------------------------------------------
                         required time                         13.806    
                         arrival time                         -10.644    
  -------------------------------------------------------------------
                         slack                                  3.161    

Slack (MET) :             3.161ns  (required time - arrival time)
  Source:                 project_1_i/zynq_ultra_ps_e_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_project_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_project_1_clk_wiz_0 rise@10.000ns - clk_out3_project_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.539ns  (logic 0.431ns (6.591%)  route 6.108ns (93.409%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.312ns = ( 14.312 - 10.000 ) 
    Source Clock Delay      (SCD):    4.105ns
    Clock Pessimism Removal (CPR):    -0.387ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.747ns (routing 1.082ns, distribution 1.665ns)
  Clock Net Delay (Destination): 2.426ns (routing 0.982ns, distribution 1.444ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.100     0.100    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     0.762 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.812    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.812 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.209    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     1.082 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.248     1.330    project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.358 r  project_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6457, routed)        2.747     4.105    project_1_i/zynq_ultra_ps_e_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X32Y49         FDRE                                         r  project_1_i/zynq_ultra_ps_e_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     4.184 f  project_1_i/zynq_ultra_ps_e_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/Q
                         net (fo=62, routed)          2.612     6.796    project_1_i/zynq_ultra_ps_e_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aa_grant_rnw
    SLICE_X30Y319        LUT5 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.101     6.897 r  project_1_i/zynq_ultra_ps_e_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[0]_INST_0/O
                         net (fo=3, routed)           2.423     9.321    project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wready
    SLICE_X30Y29         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.090     9.411 r  project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=9, routed)           0.237     9.647    project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_axi_wready
    SLICE_X26Y30         LUT4 (Prop_E5LUT_SLICEL_I3_O)
                                                      0.161     9.808 r  project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i[145]_i_1/O
                         net (fo=144, routed)         0.836    10.644    project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[145]_1[0]
    SLICE_X25Y80         FDRE                                         r  project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AM15                                              0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.079    10.079    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.552    10.631 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.671    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.671 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    11.015    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    11.645 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.218    11.863    project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.887 r  project_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6457, routed)        2.426    14.312    project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/m_aclk
    SLICE_X25Y80         FDRE                                         r  project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[18]/C
                         clock pessimism             -0.387    13.926    
                         clock uncertainty           -0.060    13.866    
    SLICE_X25Y80         FDRE (Setup_GFF_SLICEL_C_CE)
                                                     -0.060    13.806    project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[18]
  -------------------------------------------------------------------
                         required time                         13.806    
                         arrival time                         -10.644    
  -------------------------------------------------------------------
                         slack                                  3.161    

Slack (MET) :             3.161ns  (required time - arrival time)
  Source:                 project_1_i/zynq_ultra_ps_e_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[44]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_project_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_project_1_clk_wiz_0 rise@10.000ns - clk_out3_project_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.539ns  (logic 0.431ns (6.591%)  route 6.108ns (93.409%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.312ns = ( 14.312 - 10.000 ) 
    Source Clock Delay      (SCD):    4.105ns
    Clock Pessimism Removal (CPR):    -0.387ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.747ns (routing 1.082ns, distribution 1.665ns)
  Clock Net Delay (Destination): 2.426ns (routing 0.982ns, distribution 1.444ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.100     0.100    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     0.762 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.812    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.812 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.209    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     1.082 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.248     1.330    project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.358 r  project_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6457, routed)        2.747     4.105    project_1_i/zynq_ultra_ps_e_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X32Y49         FDRE                                         r  project_1_i/zynq_ultra_ps_e_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     4.184 f  project_1_i/zynq_ultra_ps_e_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/Q
                         net (fo=62, routed)          2.612     6.796    project_1_i/zynq_ultra_ps_e_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aa_grant_rnw
    SLICE_X30Y319        LUT5 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.101     6.897 r  project_1_i/zynq_ultra_ps_e_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[0]_INST_0/O
                         net (fo=3, routed)           2.423     9.321    project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wready
    SLICE_X30Y29         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.090     9.411 r  project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=9, routed)           0.237     9.647    project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_axi_wready
    SLICE_X26Y30         LUT4 (Prop_E5LUT_SLICEL_I3_O)
                                                      0.161     9.808 r  project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i[145]_i_1/O
                         net (fo=144, routed)         0.836    10.644    project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[145]_1[0]
    SLICE_X25Y80         FDRE                                         r  project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[44]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AM15                                              0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.079    10.079    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.552    10.631 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.671    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.671 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    11.015    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    11.645 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.218    11.863    project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.887 r  project_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6457, routed)        2.426    14.312    project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/m_aclk
    SLICE_X25Y80         FDRE                                         r  project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[44]/C
                         clock pessimism             -0.387    13.926    
                         clock uncertainty           -0.060    13.866    
    SLICE_X25Y80         FDRE (Setup_FFF_SLICEL_C_CE)
                                                     -0.060    13.806    project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[44]
  -------------------------------------------------------------------
                         required time                         13.806    
                         arrival time                         -10.644    
  -------------------------------------------------------------------
                         slack                                  3.161    

Slack (MET) :             3.161ns  (required time - arrival time)
  Source:                 project_1_i/zynq_ultra_ps_e_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[50]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_project_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_project_1_clk_wiz_0 rise@10.000ns - clk_out3_project_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.539ns  (logic 0.431ns (6.591%)  route 6.108ns (93.409%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.179ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.312ns = ( 14.312 - 10.000 ) 
    Source Clock Delay      (SCD):    4.105ns
    Clock Pessimism Removal (CPR):    -0.387ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.747ns (routing 1.082ns, distribution 1.665ns)
  Clock Net Delay (Destination): 2.426ns (routing 0.982ns, distribution 1.444ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.100     0.100    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     0.762 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.812    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.812 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.209    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     1.082 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.248     1.330    project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.358 r  project_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6457, routed)        2.747     4.105    project_1_i/zynq_ultra_ps_e_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X32Y49         FDRE                                         r  project_1_i/zynq_ultra_ps_e_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     4.184 f  project_1_i/zynq_ultra_ps_e_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/Q
                         net (fo=62, routed)          2.612     6.796    project_1_i/zynq_ultra_ps_e_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aa_grant_rnw
    SLICE_X30Y319        LUT5 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.101     6.897 r  project_1_i/zynq_ultra_ps_e_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[0]_INST_0/O
                         net (fo=3, routed)           2.423     9.321    project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wready
    SLICE_X30Y29         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.090     9.411 r  project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=9, routed)           0.237     9.647    project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_axi_wready
    SLICE_X26Y30         LUT4 (Prop_E5LUT_SLICEL_I3_O)
                                                      0.161     9.808 r  project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i[145]_i_1/O
                         net (fo=144, routed)         0.836    10.644    project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[145]_1[0]
    SLICE_X25Y80         FDRE                                         r  project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[50]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AM15                                              0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.079    10.079    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.552    10.631 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.671    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.671 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    11.015    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    11.645 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.218    11.863    project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.887 r  project_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6457, routed)        2.426    14.312    project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/m_aclk
    SLICE_X25Y80         FDRE                                         r  project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[50]/C
                         clock pessimism             -0.387    13.926    
                         clock uncertainty           -0.060    13.866    
    SLICE_X25Y80         FDRE (Setup_EFF_SLICEL_C_CE)
                                                     -0.060    13.806    project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[50]
  -------------------------------------------------------------------
                         required time                         13.806    
                         arrival time                         -10.644    
  -------------------------------------------------------------------
                         slack                                  3.161    

Slack (MET) :             3.216ns  (required time - arrival time)
  Source:                 project_1_i/zynq_ultra_ps_e_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[133]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_project_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_project_1_clk_wiz_0 rise@10.000ns - clk_out3_project_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.487ns  (logic 0.431ns (6.644%)  route 6.056ns (93.356%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.316ns = ( 14.316 - 10.000 ) 
    Source Clock Delay      (SCD):    4.105ns
    Clock Pessimism Removal (CPR):    -0.387ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.747ns (routing 1.082ns, distribution 1.665ns)
  Clock Net Delay (Destination): 2.429ns (routing 0.982ns, distribution 1.447ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.100     0.100    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     0.762 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.812    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.812 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.209    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     1.082 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.248     1.330    project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.358 r  project_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6457, routed)        2.747     4.105    project_1_i/zynq_ultra_ps_e_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X32Y49         FDRE                                         r  project_1_i/zynq_ultra_ps_e_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     4.184 f  project_1_i/zynq_ultra_ps_e_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/Q
                         net (fo=62, routed)          2.612     6.796    project_1_i/zynq_ultra_ps_e_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aa_grant_rnw
    SLICE_X30Y319        LUT5 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.101     6.897 r  project_1_i/zynq_ultra_ps_e_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[0]_INST_0/O
                         net (fo=3, routed)           2.423     9.321    project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wready
    SLICE_X30Y29         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.090     9.411 r  project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=9, routed)           0.237     9.647    project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_axi_wready
    SLICE_X26Y30         LUT4 (Prop_E5LUT_SLICEL_I3_O)
                                                      0.161     9.808 r  project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i[145]_i_1/O
                         net (fo=144, routed)         0.784    10.592    project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[145]_1[0]
    SLICE_X24Y73         FDRE                                         r  project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[133]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AM15                                              0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.079    10.079    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.552    10.631 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.671    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.671 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    11.015    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    11.645 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.218    11.863    project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.887 r  project_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6457, routed)        2.429    14.316    project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/m_aclk
    SLICE_X24Y73         FDRE                                         r  project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[133]/C
                         clock pessimism             -0.387    13.929    
                         clock uncertainty           -0.060    13.869    
    SLICE_X24Y73         FDRE (Setup_AFF_SLICEM_C_CE)
                                                     -0.061    13.808    project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[133]
  -------------------------------------------------------------------
                         required time                         13.808    
                         arrival time                         -10.592    
  -------------------------------------------------------------------
                         slack                                  3.216    

Slack (MET) :             3.217ns  (required time - arrival time)
  Source:                 project_1_i/zynq_ultra_ps_e_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_project_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_project_1_clk_wiz_0 rise@10.000ns - clk_out3_project_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.487ns  (logic 0.431ns (6.644%)  route 6.056ns (93.356%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.316ns = ( 14.316 - 10.000 ) 
    Source Clock Delay      (SCD):    4.105ns
    Clock Pessimism Removal (CPR):    -0.387ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.747ns (routing 1.082ns, distribution 1.665ns)
  Clock Net Delay (Destination): 2.429ns (routing 0.982ns, distribution 1.447ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.100     0.100    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     0.762 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.812    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.812 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.209    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     1.082 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.248     1.330    project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.358 r  project_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6457, routed)        2.747     4.105    project_1_i/zynq_ultra_ps_e_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X32Y49         FDRE                                         r  project_1_i/zynq_ultra_ps_e_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y49         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     4.184 f  project_1_i/zynq_ultra_ps_e_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/Q
                         net (fo=62, routed)          2.612     6.796    project_1_i/zynq_ultra_ps_e_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aa_grant_rnw
    SLICE_X30Y319        LUT5 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.101     6.897 r  project_1_i/zynq_ultra_ps_e_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[0]_INST_0/O
                         net (fo=3, routed)           2.423     9.321    project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wready
    SLICE_X30Y29         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.090     9.411 r  project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/s_axi_wready_INST_0/O
                         net (fo=9, routed)           0.237     9.647    project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_axi_wready
    SLICE_X26Y30         LUT4 (Prop_E5LUT_SLICEL_I3_O)
                                                      0.161     9.808 r  project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i[145]_i_1/O
                         net (fo=144, routed)         0.784    10.592    project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[145]_1[0]
    SLICE_X24Y73         FDRE                                         r  project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AM15                                              0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.079    10.079    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.552    10.631 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.671    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.671 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    11.015    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    11.645 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.218    11.863    project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.887 r  project_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6457, routed)        2.429    14.316    project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/m_aclk
    SLICE_X24Y73         FDRE                                         r  project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[22]/C
                         clock pessimism             -0.387    13.929    
                         clock uncertainty           -0.060    13.869    
    SLICE_X24Y73         FDRE (Setup_AFF2_SLICEM_C_CE)
                                                     -0.060    13.809    project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[22]
  -------------------------------------------------------------------
                         required time                         13.809    
                         arrival time                         -10.592    
  -------------------------------------------------------------------
                         slack                                  3.217    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[73]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/masked_addr_q_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_project_1_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out3_project_1_clk_wiz_0 rise@0.000ns - clk_out3_project_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.116ns  (logic 0.059ns (50.686%)  route 0.057ns (49.315%))
  Logic Levels:           0  
  Clock Path Skew:        0.045ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.102ns
    Source Clock Delay      (SCD):    4.326ns
    Clock Pessimism Removal (CPR):    -0.268ns
  Clock Net Delay (Source):      2.439ns (routing 0.982ns, distribution 1.457ns)
  Clock Net Delay (Destination): 2.744ns (routing 1.082ns, distribution 1.662ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.079     0.079    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.552     0.631 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.671    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.671 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     1.015    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     1.645 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.218     1.863    project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.887 r  project_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6457, routed)        2.439     4.326    project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/m_aclk
    SLICE_X29Y38         FDRE                                         r  project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[73]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y38         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.059     4.385 r  project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[73]/Q
                         net (fo=2, routed)           0.057     4.442    project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/s_axi_awaddr[28]
    SLICE_X29Y39         FDRE                                         r  project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/masked_addr_q_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.100     0.100    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     0.762 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.812    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.812 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.209    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     1.082 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.248     1.330    project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.358 r  project_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6457, routed)        2.744     4.102    project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/CLK
    SLICE_X29Y39         FDRE                                         r  project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/masked_addr_q_reg[28]/C
                         clock pessimism              0.268     4.370    
    SLICE_X29Y39         FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.060     4.430    project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/masked_addr_q_reg[28]
  -------------------------------------------------------------------
                         required time                         -4.430    
                         arrival time                           4.442    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_project_1_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out3_project_1_clk_wiz_0 rise@0.000ns - clk_out3_project_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.180ns  (logic 0.058ns (32.222%)  route 0.122ns (67.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.106ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.113ns
    Source Clock Delay      (SCD):    4.323ns
    Clock Pessimism Removal (CPR):    -0.316ns
  Clock Net Delay (Source):      2.437ns (routing 0.982ns, distribution 1.455ns)
  Clock Net Delay (Destination): 2.755ns (routing 1.082ns, distribution 1.673ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.079     0.079    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.552     0.631 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.671    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.671 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     1.015    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     1.645 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.218     1.863    project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.887 r  project_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6457, routed)        2.437     4.323    project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/clk
    SLICE_X30Y46         FDRE                                         r  project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y46         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.058     4.381 r  project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/gpr1.dout_i_reg[9]/Q
                         net (fo=1, routed)           0.122     4.503    project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/dout_i[9]
    SLICE_X29Y46         FDRE                                         r  project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.100     0.100    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     0.762 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.812    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.812 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.209    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     1.082 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.248     1.330    project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.358 r  project_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6457, routed)        2.755     4.113    project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/clk
    SLICE_X29Y46         FDRE                                         r  project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[9]/C
                         clock pessimism              0.316     4.429    
    SLICE_X29Y46         FDRE (Hold_FFF2_SLICEL_C_D)
                                                      0.062     4.491    project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[9]
  -------------------------------------------------------------------
                         required time                         -4.491    
                         arrival time                           4.503    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/dac00_dg_init_6_0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/dac_source_i/inst/dg_slice_00/dg_cell[6].dg_cell_i/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_project_1_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out3_project_1_clk_wiz_0 rise@0.000ns - clk_out3_project_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.142ns (44.879%)  route 0.174ns (55.121%))
  Logic Levels:           2  (CARRY8=1 LUT6=1)
  Clock Path Skew:        0.244ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.147ns
    Source Clock Delay      (SCD):    4.332ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Net Delay (Source):      2.445ns (routing 0.982ns, distribution 1.463ns)
  Clock Net Delay (Destination): 2.789ns (routing 1.082ns, distribution 1.707ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r                       
    AM15                                              0.000     0.000 r                       sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.079     0.079                         project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.552     0.631 r                       project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.671                         project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.671 r                       project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     1.015                         project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     1.645 r                       project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.218     1.863                         project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.887 r                       project_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6457, routed)        2.445     4.332                         project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/m0_axis_clock
    SLICE_X114Y231       FDRE                                         r                       project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/dac00_dg_init_6_0_reg[3]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X114Y231       FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.059     4.391 r                       project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/dac00_dg_init_6_0_reg[3]/Q
                         net (fo=2, routed)           0.155     4.546                         project_1_i/dac_source_i/inst/dg_slice_00/dg_cell[6].dg_cell_i/dac00_dg_init_0[3]
    SLICE_X114Y241       LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.057     4.603 r  pblock_dg_dac0       project_1_i/dac_source_i/inst/dg_slice_00/dg_cell[6].dg_cell_i/counter[7]_i_14__5/O
                         net (fo=1, routed)           0.009     4.612                         project_1_i/dac_source_i/inst/dg_slice_00/dg_cell[6].dg_cell_i/counter[7]_i_14__5_n_0
    SLICE_X114Y241       CARRY8 (Prop_CARRY8_SLICEL_S[3]_O[3])
                                                      0.026     4.638 r  pblock_dg_dac0       project_1_i/dac_source_i/inst/dg_slice_00/dg_cell[6].dg_cell_i/counter_reg[7]_i_1__5/O[3]
                         net (fo=1, routed)           0.010     4.648                         project_1_i/dac_source_i/inst/dg_slice_00/dg_cell[6].dg_cell_i/counter_reg[7]_i_1__5_n_12
    SLICE_X114Y241       FDRE                                         r  pblock_dg_dac0       project_1_i/dac_source_i/inst/dg_slice_00/dg_cell[6].dg_cell_i/counter_reg[3]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r                       
    AM15                                              0.000     0.000 r                       sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.100     0.100                         project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     0.762 r                       project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.812                         project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.812 r                       project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.209                         project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     1.082 r                       project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.248     1.330                         project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.358 r                       project_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6457, routed)        2.789     4.147                         project_1_i/dac_source_i/inst/dg_slice_00/dg_cell[6].dg_cell_i/m0_axis_clock
    SLICE_X114Y241       FDRE                                         r  pblock_dg_dac0       project_1_i/dac_source_i/inst/dg_slice_00/dg_cell[6].dg_cell_i/counter_reg[3]/C
                         clock pessimism              0.429     4.576                           
    SLICE_X114Y241       FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.060     4.636    pblock_dg_dac0         project_1_i/dac_source_i/inst/dg_slice_00/dg_cell[6].dg_cell_i/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -4.636                           
                         arrival time                           4.648                           
  -------------------------------------------------------------------
                         slack                                  0.012                           

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 project_1_i/enc_ip_mon/inst/monitor_CNTRL_s_axi_U/rdata_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/zynq_ultra_ps_e_0_axi_periph/m02_couplers/m02_regslice/inst/r.r_pipe/m_payload_i_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_project_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_project_1_clk_wiz_0 rise@0.000ns - clk_out3_project_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.076ns  (logic 0.038ns (50.000%)  route 0.038ns (50.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.388ns
    Source Clock Delay      (SCD):    2.551ns
    Clock Pessimism Removal (CPR):    -0.179ns
  Clock Net Delay (Source):      1.507ns (routing 0.596ns, distribution 0.911ns)
  Clock Net Delay (Destination): 1.684ns (routing 0.665ns, distribution 1.019ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.079     0.079    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.328     0.407 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.447    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.447 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.650    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     0.880 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.147     1.027    project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.044 r  project_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6457, routed)        1.507     2.551    project_1_i/enc_ip_mon/inst/monitor_CNTRL_s_axi_U/cntrl_aclk
    SLICE_X35Y320        FDRE                                         r  project_1_i/enc_ip_mon/inst/monitor_CNTRL_s_axi_U/rdata_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y320        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     2.589 r  project_1_i/enc_ip_mon/inst/monitor_CNTRL_s_axi_U/rdata_reg[12]/Q
                         net (fo=1, routed)           0.038     2.627    project_1_i/zynq_ultra_ps_e_0_axi_periph/m02_couplers/m02_regslice/inst/r.r_pipe/D[12]
    SLICE_X35Y319        FDRE                                         r  project_1_i/zynq_ultra_ps_e_0_axi_periph/m02_couplers/m02_regslice/inst/r.r_pipe/m_payload_i_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.100     0.100    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.433     0.533 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.583    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.583 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.813    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.518 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.167     0.685    project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.704 r  project_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6457, routed)        1.684     2.388    project_1_i/zynq_ultra_ps_e_0_axi_periph/m02_couplers/m02_regslice/inst/r.r_pipe/aclk
    SLICE_X35Y319        FDRE                                         r  project_1_i/zynq_ultra_ps_e_0_axi_periph/m02_couplers/m02_regslice/inst/r.r_pipe/m_payload_i_reg[12]/C
                         clock pessimism              0.179     2.567    
    SLICE_X35Y319        FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.047     2.614    project_1_i/zynq_ultra_ps_e_0_axi_periph/m02_couplers/m02_regslice/inst/r.r_pipe/m_payload_i_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.614    
                         arrival time                           2.627    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 project_1_i/dac_source_i/inst/dg_slice_00/dg_cell[9].dg_cell_i/dg_modify_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/tx0_u_dac/DATA_DAC0[144]
                            (rising edge-triggered cell HSDAC clocked by clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_project_1_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out3_project_1_clk_wiz_0 rise@0.000ns - clk_out3_project_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.058ns (19.795%)  route 0.235ns (80.205%))
  Logic Levels:           0  
  Clock Path Skew:        0.280ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.317ns
    Source Clock Delay      (SCD):    4.368ns
    Clock Pessimism Removal (CPR):    -0.331ns
  Clock Net Delay (Source):      2.482ns (routing 0.982ns, distribution 1.500ns)
  Clock Net Delay (Destination): 2.801ns (routing 1.082ns, distribution 1.719ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r                       
    AM15                                              0.000     0.000 r                       sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.079     0.079                         project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.552     0.631 r                       project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.671                         project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.671 r                       project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     1.015                         project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     1.645 r                       project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.218     1.863                         project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.887 r                       project_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6457, routed)        2.482     4.368                         project_1_i/dac_source_i/inst/dg_slice_00/dg_cell[9].dg_cell_i/m0_axis_clock
    SLICE_X116Y253       FDRE                                         r  pblock_dg_dac0       project_1_i/dac_source_i/inst/dg_slice_00/dg_cell[9].dg_cell_i/dg_modify_r_reg[0]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X116Y253       FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.058     4.426 r  pblock_dg_dac0       project_1_i/dac_source_i/inst/dg_slice_00/dg_cell[9].dg_cell_i/dg_modify_r_reg[0]/Q
                         net (fo=1, routed)           0.235     4.661                         project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/s00_axis_tdata[144]
    HSDAC_X0Y0           HSDAC                                        r                       project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/tx0_u_dac/DATA_DAC0[144]
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r                       
    AM15                                              0.000     0.000 r                       sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.100     0.100                         project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     0.762 r                       project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.812                         project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.812 r                       project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.209                         project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     1.082 r                       project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.248     1.330                         project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.358 r                       project_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6457, routed)        2.801     4.159                         project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/s0_axis_aclk
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_FABRIC_CLK_INTERNAL_FABRIC_CLK0)
                                                      0.158     4.317 r                       project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FABRIC_CLK0
                         clock pessimism              0.331     4.648                           
    HSDAC_X0Y0           HSDAC (Hold_HSDAC_INTERNAL_FABRIC_CLK0_DATA_DAC0[144])
                                                      0.000     4.648                           project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/tx0_u_dac
  -------------------------------------------------------------------
                         required time                         -4.648                           
                         arrival time                           4.661                           
  -------------------------------------------------------------------
                         slack                                  0.013                           

Slack (MET) :             0.013ns  (arrival time - required time)
  Source:                 project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/queue_id_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMG_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_project_1_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out3_project_1_clk_wiz_0 rise@0.000ns - clk_out3_project_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.134ns  (logic 0.058ns (43.152%)  route 0.076ns (56.848%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.115ns
    Source Clock Delay      (SCD):    4.319ns
    Clock Pessimism Removal (CPR):    -0.266ns
  Clock Net Delay (Source):      2.433ns (routing 0.982ns, distribution 1.451ns)
  Clock Net Delay (Destination): 2.757ns (routing 1.082ns, distribution 1.675ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.079     0.079    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.552     0.631 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.671    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.671 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     1.015    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     1.645 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.218     1.863    project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.887 r  project_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6457, routed)        2.433     4.319    project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/CLK
    SLICE_X25Y25         FDRE                                         r  project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/queue_id_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y25         FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.058     4.377 r  project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/queue_id_reg[10]/Q
                         net (fo=2, routed)           0.076     4.454    project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/DIG1
    SLICE_X24Y25         RAMD32                                       r  project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMG_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.100     0.100    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     0.762 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.812    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.812 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.209    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     1.082 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.248     1.330    project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.358 r  project_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6457, routed)        2.757     4.115    project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/WCLK
    SLICE_X24Y25         RAMD32                                       r  project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMG_D1/CLK
                         clock pessimism              0.266     4.381    
    SLICE_X24Y25         RAMD32 (Hold_G6LUT_SLICEM_CLK_I)
                                                      0.060     4.441    project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMG_D1
  -------------------------------------------------------------------
                         required time                         -4.441    
                         arrival time                           4.454    
  -------------------------------------------------------------------
                         slack                                  0.013    

Slack (MET) :             0.014ns  (arrival time - required time)
  Source:                 project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/dac00_dg_init_7_0_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/dac_source_i/inst/dg_slice_00/dg_cell[7].dg_cell_i/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_project_1_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out3_project_1_clk_wiz_0 rise@0.000ns - clk_out3_project_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.126ns (39.131%)  route 0.196ns (60.869%))
  Logic Levels:           2  (CARRY8=1 LUT6=1)
  Clock Path Skew:        0.248ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.153ns
    Source Clock Delay      (SCD):    4.334ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Net Delay (Source):      2.447ns (routing 0.982ns, distribution 1.465ns)
  Clock Net Delay (Destination): 2.795ns (routing 1.082ns, distribution 1.713ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r                       
    AM15                                              0.000     0.000 r                       sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.079     0.079                         project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.552     0.631 r                       project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.671                         project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.671 r                       project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     1.015                         project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     1.645 r                       project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.218     1.863                         project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.887 r                       project_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6457, routed)        2.447     4.334                         project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/m0_axis_clock
    SLICE_X114Y231       FDRE                                         r                       project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/dac00_dg_init_7_0_reg[3]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X114Y231       FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.060     4.394 r                       project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/dac00_dg_init_7_0_reg[3]/Q
                         net (fo=2, routed)           0.166     4.560                         project_1_i/dac_source_i/inst/dg_slice_00/dg_cell[7].dg_cell_i/dac00_dg_init_0[3]
    SLICE_X113Y247       LUT6 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.035     4.595 r  pblock_dg_dac0       project_1_i/dac_source_i/inst/dg_slice_00/dg_cell[7].dg_cell_i/counter[7]_i_14__6/O
                         net (fo=1, routed)           0.020     4.615                         project_1_i/dac_source_i/inst/dg_slice_00/dg_cell[7].dg_cell_i/counter[7]_i_14__6_n_0
    SLICE_X113Y247       CARRY8 (Prop_CARRY8_SLICEM_S[3]_O[3])
                                                      0.031     4.646 r  pblock_dg_dac0       project_1_i/dac_source_i/inst/dg_slice_00/dg_cell[7].dg_cell_i/counter_reg[7]_i_1__6/O[3]
                         net (fo=1, routed)           0.010     4.656                         project_1_i/dac_source_i/inst/dg_slice_00/dg_cell[7].dg_cell_i/counter_reg[7]_i_1__6_n_12
    SLICE_X113Y247       FDRE                                         r  pblock_dg_dac0       project_1_i/dac_source_i/inst/dg_slice_00/dg_cell[7].dg_cell_i/counter_reg[3]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r                       
    AM15                                              0.000     0.000 r                       sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.100     0.100                         project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     0.762 r                       project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.812                         project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.812 r                       project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.209                         project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     1.082 r                       project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.248     1.330                         project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.358 r                       project_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6457, routed)        2.795     4.153                         project_1_i/dac_source_i/inst/dg_slice_00/dg_cell[7].dg_cell_i/m0_axis_clock
    SLICE_X113Y247       FDRE                                         r  pblock_dg_dac0       project_1_i/dac_source_i/inst/dg_slice_00/dg_cell[7].dg_cell_i/counter_reg[3]/C
                         clock pessimism              0.429     4.582                           
    SLICE_X113Y247       FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.060     4.642    pblock_dg_dac0         project_1_i/dac_source_i/inst/dg_slice_00/dg_cell[7].dg_cell_i/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -4.642                           
                         arrival time                           4.656                           
  -------------------------------------------------------------------
                         slack                                  0.014                           

Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 project_1_i/dac_source_i/inst/dg_slice_00/dg_cell[0].dg_cell_i/dg_modify_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/tx0_u_dac/DATA_DAC0[3]
                            (rising edge-triggered cell HSDAC clocked by clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_project_1_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out3_project_1_clk_wiz_0 rise@0.000ns - clk_out3_project_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.058ns (13.303%)  route 0.378ns (86.697%))
  Logic Levels:           0  
  Clock Path Skew:        0.421ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.317ns
    Source Clock Delay      (SCD):    4.324ns
    Clock Pessimism Removal (CPR):    -0.429ns
  Clock Net Delay (Source):      2.438ns (routing 0.982ns, distribution 1.456ns)
  Clock Net Delay (Destination): 2.801ns (routing 1.082ns, distribution 1.719ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r                       
    AM15                                              0.000     0.000 r                       sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.079     0.079                         project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.552     0.631 r                       project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.671                         project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.671 r                       project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     1.015                         project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     1.645 r                       project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.218     1.863                         project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.887 r                       project_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6457, routed)        2.438     4.324                         project_1_i/dac_source_i/inst/dg_slice_00/dg_cell[0].dg_cell_i/m0_axis_clock
    SLICE_X112Y232       FDRE                                         r  pblock_dg_dac0       project_1_i/dac_source_i/inst/dg_slice_00/dg_cell[0].dg_cell_i/dg_modify_r_reg[3]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X112Y232       FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.058     4.382 r  pblock_dg_dac0       project_1_i/dac_source_i/inst/dg_slice_00/dg_cell[0].dg_cell_i/dg_modify_r_reg[3]/Q
                         net (fo=1, routed)           0.378     4.760                         project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/s00_axis_tdata[3]
    HSDAC_X0Y0           HSDAC                                        r                       project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/tx0_u_dac/DATA_DAC0[3]
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r                       
    AM15                                              0.000     0.000 r                       sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.100     0.100                         project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     0.762 r                       project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.812                         project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.812 r                       project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.209                         project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     1.082 r                       project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.248     1.330                         project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.358 r                       project_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6457, routed)        2.801     4.159                         project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/s0_axis_aclk
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_FABRIC_CLK_INTERNAL_FABRIC_CLK0)
                                                      0.158     4.317 r                       project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FABRIC_CLK0
                         clock pessimism              0.429     4.746                           
    HSDAC_X0Y0           HSDAC (Hold_HSDAC_INTERNAL_FABRIC_CLK0_DATA_DAC0[3])
                                                      0.000     4.746                           project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/tx0_u_dac
  -------------------------------------------------------------------
                         required time                         -4.746                           
                         arrival time                           4.760                           
  -------------------------------------------------------------------
                         slack                                  0.015                           

Slack (MET) :             0.015ns  (arrival time - required time)
  Source:                 project_1_i/dac_source_i/inst/dg_slice_00/dg_cell[9].dg_cell_i/dg_modify_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/tx0_u_dac/DATA_DAC0[145]
                            (rising edge-triggered cell HSDAC clocked by clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_project_1_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out3_project_1_clk_wiz_0 rise@0.000ns - clk_out3_project_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.059ns (20.000%)  route 0.236ns (80.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.280ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.317ns
    Source Clock Delay      (SCD):    4.368ns
    Clock Pessimism Removal (CPR):    -0.331ns
  Clock Net Delay (Source):      2.482ns (routing 0.982ns, distribution 1.500ns)
  Clock Net Delay (Destination): 2.801ns (routing 1.082ns, distribution 1.719ns)

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r                       
    AM15                                              0.000     0.000 r                       sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.079     0.079                         project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.552     0.631 r                       project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.671                         project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.671 r                       project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     1.015                         project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     1.645 r                       project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.218     1.863                         project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.887 r                       project_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6457, routed)        2.482     4.368                         project_1_i/dac_source_i/inst/dg_slice_00/dg_cell[9].dg_cell_i/m0_axis_clock
    SLICE_X116Y253       FDRE                                         r  pblock_dg_dac0       project_1_i/dac_source_i/inst/dg_slice_00/dg_cell[9].dg_cell_i/dg_modify_r_reg[1]/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X116Y253       FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.059     4.427 r  pblock_dg_dac0       project_1_i/dac_source_i/inst/dg_slice_00/dg_cell[9].dg_cell_i/dg_modify_r_reg[1]/Q
                         net (fo=1, routed)           0.236     4.663                         project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/s00_axis_tdata[145]
    HSDAC_X0Y0           HSDAC                                        r                       project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/tx0_u_dac/DATA_DAC0[145]
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r                       
    AM15                                              0.000     0.000 r                       sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.100     0.100                         project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     0.762 r                       project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.812                         project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.812 r                       project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.209                         project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     1.082 r                       project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.248     1.330                         project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.358 r                       project_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6457, routed)        2.801     4.159                         project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/s0_axis_aclk
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_FABRIC_CLK_INTERNAL_FABRIC_CLK0)
                                                      0.158     4.317 r                       project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FABRIC_CLK0
                         clock pessimism              0.331     4.648                           
    HSDAC_X0Y0           HSDAC (Hold_HSDAC_INTERNAL_FABRIC_CLK0_DATA_DAC0[145])
                                                      0.000     4.648                           project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/tx0_u_dac
  -------------------------------------------------------------------
                         required time                         -4.648                           
                         arrival time                           4.663                           
  -------------------------------------------------------------------
                         slack                                  0.015                           

Slack (MET) :             0.016ns  (arrival time - required time)
  Source:                 project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[76]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/masked_addr_q_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_project_1_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out3_project_1_clk_wiz_0 rise@0.000ns - clk_out3_project_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.135ns  (logic 0.058ns (42.963%)  route 0.077ns (57.037%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.117ns
    Source Clock Delay      (SCD):    4.328ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Net Delay (Source):      2.442ns (routing 0.982ns, distribution 1.460ns)
  Clock Net Delay (Destination): 2.759ns (routing 1.082ns, distribution 1.677ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.079     0.079    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.552     0.631 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.671    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.671 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     1.015    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     1.645 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.218     1.863    project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.887 r  project_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6457, routed)        2.442     4.328    project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/m_aclk
    SLICE_X28Y55         FDRE                                         r  project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[76]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y55         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.058     4.386 r  project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.mem/goreg_dm.dout_i_reg[76]/Q
                         net (fo=2, routed)           0.077     4.463    project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/s_axi_araddr[31]
    SLICE_X28Y54         FDRE                                         r  project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/masked_addr_q_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.100     0.100    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     0.762 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.812    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.812 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.209    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     1.082 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.248     1.330    project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.358 r  project_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6457, routed)        2.759     4.117    project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/CLK
    SLICE_X28Y54         FDRE                                         r  project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/masked_addr_q_reg[31]/C
                         clock pessimism              0.269     4.386    
    SLICE_X28Y54         FDRE (Hold_HFF2_SLICEM_C_D)
                                                      0.062     4.448    project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/masked_addr_q_reg[31]
  -------------------------------------------------------------------
                         required time                         -4.448    
                         arrival time                           4.463    
  -------------------------------------------------------------------
                         slack                                  0.016    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out3_project_1_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     FE/S_AXI_ACLK       n/a            2.500         10.000      7.500      FE_X0Y6        project_1_i/sd_fec_dec/inst/STD_OTHER_G.STD_OTHER_I/FE_I/S_AXI_ACLK
Min Period        n/a     FE/S_AXI_ACLK       n/a            2.500         10.000      7.500      FE_X0Y5        project_1_i/sd_fec_enc/inst/STD_OTHER_G.STD_OTHER_I/FE_I/S_AXI_ACLK
Min Period        n/a     HSDAC/FABRIC_CLK    n/a            2.000         10.000      8.000      HSDAC_X0Y0     project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/tx0_u_dac/FABRIC_CLK
Min Period        n/a     HSADC/FABRIC_CLK    n/a            1.923         10.000      8.077      HSADC_X0Y0     project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx0_u_adc/FABRIC_CLK
Min Period        n/a     BUFGCE/I            n/a            1.290         10.000      8.710      BUFGCE_X0Y23   project_1_i/clk_wiz/inst/clkout3_buf/I
Min Period        n/a     MMCME4_ADV/CLKOUT2  n/a            1.071         10.000      8.929      MMCM_X0Y0      project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
Min Period        n/a     SRL16E/CLK          n/a            1.064         10.000      8.936      SLICE_X35Y176  project_1_i/rst_clk_wiz_100M/U0/EXT_LPF/POR_SRL_I/CLK
Min Period        n/a     RAMD32/CLK          n/a            1.064         10.000      8.936      SLICE_X27Y43   project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA/CLK
Min Period        n/a     RAMD32/CLK          n/a            1.064         10.000      8.936      SLICE_X27Y43   project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMA_D1/CLK
Min Period        n/a     RAMD32/CLK          n/a            1.064         10.000      8.936      SLICE_X27Y43   project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_13/RAMB/CLK
Low Pulse Width   Slow    FE/S_AXI_ACLK       n/a            0.800         5.000       4.200      FE_X0Y6        project_1_i/sd_fec_dec/inst/STD_OTHER_G.STD_OTHER_I/FE_I/S_AXI_ACLK
Low Pulse Width   Fast    FE/S_AXI_ACLK       n/a            0.800         5.000       4.200      FE_X0Y6        project_1_i/sd_fec_dec/inst/STD_OTHER_G.STD_OTHER_I/FE_I/S_AXI_ACLK
Low Pulse Width   Slow    FE/S_AXI_ACLK       n/a            0.800         5.000       4.200      FE_X0Y5        project_1_i/sd_fec_enc/inst/STD_OTHER_G.STD_OTHER_I/FE_I/S_AXI_ACLK
Low Pulse Width   Fast    FE/S_AXI_ACLK       n/a            0.800         5.000       4.200      FE_X0Y5        project_1_i/sd_fec_enc/inst/STD_OTHER_G.STD_OTHER_I/FE_I/S_AXI_ACLK
Low Pulse Width   Slow    HSADC/FABRIC_CLK    n/a            0.800         5.000       4.200      HSADC_X0Y0     project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx0_u_adc/FABRIC_CLK
Low Pulse Width   Fast    HSADC/FABRIC_CLK    n/a            0.800         5.000       4.200      HSADC_X0Y0     project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx0_u_adc/FABRIC_CLK
Low Pulse Width   Slow    HSDAC/FABRIC_CLK    n/a            0.800         5.000       4.200      HSDAC_X0Y0     project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/tx0_u_dac/FABRIC_CLK
Low Pulse Width   Fast    HSDAC/FABRIC_CLK    n/a            0.800         5.000       4.200      HSDAC_X0Y0     project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/tx0_u_dac/FABRIC_CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.532         5.000       4.468      SLICE_X35Y176  project_1_i/rst_clk_wiz_100M/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.532         5.000       4.468      SLICE_X35Y176  project_1_i/rst_clk_wiz_100M/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    FE/S_AXI_ACLK       n/a            0.800         5.000       4.200      FE_X0Y6        project_1_i/sd_fec_dec/inst/STD_OTHER_G.STD_OTHER_I/FE_I/S_AXI_ACLK
High Pulse Width  Fast    FE/S_AXI_ACLK       n/a            0.800         5.000       4.200      FE_X0Y6        project_1_i/sd_fec_dec/inst/STD_OTHER_G.STD_OTHER_I/FE_I/S_AXI_ACLK
High Pulse Width  Slow    FE/S_AXI_ACLK       n/a            0.800         5.000       4.200      FE_X0Y5        project_1_i/sd_fec_enc/inst/STD_OTHER_G.STD_OTHER_I/FE_I/S_AXI_ACLK
High Pulse Width  Fast    FE/S_AXI_ACLK       n/a            0.800         5.000       4.200      FE_X0Y5        project_1_i/sd_fec_enc/inst/STD_OTHER_G.STD_OTHER_I/FE_I/S_AXI_ACLK
High Pulse Width  Slow    HSADC/FABRIC_CLK    n/a            0.800         5.000       4.200      HSADC_X0Y0     project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx0_u_adc/FABRIC_CLK
High Pulse Width  Fast    HSADC/FABRIC_CLK    n/a            0.800         5.000       4.200      HSADC_X0Y0     project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx0_u_adc/FABRIC_CLK
High Pulse Width  Slow    HSDAC/FABRIC_CLK    n/a            0.800         5.000       4.200      HSDAC_X0Y0     project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/tx0_u_dac/FABRIC_CLK
High Pulse Width  Fast    HSDAC/FABRIC_CLK    n/a            0.800         5.000       4.200      HSDAC_X0Y0     project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/tx0_u_dac/FABRIC_CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.532         5.000       4.468      SLICE_X35Y176  project_1_i/rst_clk_wiz_100M/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.532         5.000       4.468      SLICE_X35Y176  project_1_i/rst_clk_wiz_100M/U0/EXT_LPF/POR_SRL_I/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_project_1_clk_wiz_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        5.330ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.149ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.330ns  (required time - arrival time)
  Source:                 project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FABRIC_CLK0
                            (rising edge-triggered cell HSADC clocked by clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_out3_project_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.195ns  (logic 0.628ns (28.610%)  route 1.567ns (71.390%))
  Logic Levels:           4  (LUT4=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -2.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.058ns = ( 12.058 - 10.000 ) 
    Source Clock Delay      (SCD):    4.258ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.300ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.441ns
    Phase Error              (PE):    0.077ns
  Clock Net Delay (Source):      2.824ns (routing 1.082ns, distribution 1.742ns)
  Clock Net Delay (Destination): 1.876ns (routing 0.584ns, distribution 1.292ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.100     0.100    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     0.762 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.812    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.812 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.209    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     1.082 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.248     1.330    project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.358 r  project_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6457, routed)        2.824     4.182    project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/m0_axis_aclk
    HSADC_X0Y0           HSADC (Prop_HSADC_FABRIC_CLK_INTERNAL_FABRIC_CLK0)
                                                      0.076     4.258 r  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FABRIC_CLK0
  -------------------------------------------------------------------    -------------------
    HSADC_X0Y0           HSADC (Prop_HSADC_INTERNAL_FABRIC_CLK0_DATA_ADC0[91])
                                                      0.358     4.616 r  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx0_u_adc/DATA_ADC0[91]
                         net (fo=1, routed)           0.491     5.107    project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/s00_tdata[91]
    SLICE_X118Y8         LUT4 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.038     5.145 r  project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_rdata[11]_i_10/O
                         net (fo=1, routed)           0.011     5.156    project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_rdata[11]_i_10_n_0
    SLICE_X118Y8         MUXF7 (Prop_F7MUX_AB_SLICEM_I1_O)
                                                      0.058     5.214 r  project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_rdata_reg[11]_i_6/O
                         net (fo=1, routed)           0.000     5.214    project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_rdata_reg[11]_i_6_n_0
    SLICE_X118Y8         MUXF8 (Prop_F8MUX_BOT_SLICEM_I1_O)
                                                      0.028     5.242 r  project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_rdata_reg[11]_i_2/O
                         net (fo=1, routed)           1.015     6.257    project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_rdata_reg[11]_i_2_n_0
    SLICE_X117Y81        LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.146     6.403 r  project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_rdata[11]_i_1/O
                         net (fo=1, routed)           0.050     6.453    project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/D[3]
    SLICE_X117Y81        FDRE                                         r  project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    project_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=9956, routed)        1.876    12.058    project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/s_axi_aclk
    SLICE_X117Y81        FDRE                                         r  project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[11]/C
                         clock pessimism              0.000    12.058    
                         clock uncertainty           -0.300    11.758    
    SLICE_X117Y81        FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.025    11.783    project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[11]
  -------------------------------------------------------------------
                         required time                         11.783    
                         arrival time                          -6.453    
  -------------------------------------------------------------------
                         slack                                  5.330    

Slack (MET) :             5.371ns  (required time - arrival time)
  Source:                 project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FABRIC_CLK0
                            (rising edge-triggered cell HSADC clocked by clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_out3_project_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.154ns  (logic 0.716ns (33.240%)  route 1.438ns (66.760%))
  Logic Levels:           4  (LUT4=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -2.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.058ns = ( 12.058 - 10.000 ) 
    Source Clock Delay      (SCD):    4.258ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.300ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.441ns
    Phase Error              (PE):    0.077ns
  Clock Net Delay (Source):      2.824ns (routing 1.082ns, distribution 1.742ns)
  Clock Net Delay (Destination): 1.876ns (routing 0.584ns, distribution 1.292ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.100     0.100    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     0.762 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.812    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.812 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.209    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     1.082 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.248     1.330    project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.358 r  project_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6457, routed)        2.824     4.182    project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/m0_axis_aclk
    HSADC_X0Y0           HSADC (Prop_HSADC_FABRIC_CLK_INTERNAL_FABRIC_CLK0)
                                                      0.076     4.258 r  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FABRIC_CLK0
  -------------------------------------------------------------------    -------------------
    HSADC_X0Y0           HSADC (Prop_HSADC_INTERNAL_FABRIC_CLK0_DATA_ADC0[104])
                                                      0.380     4.638 r  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx0_u_adc/DATA_ADC0[104]
                         net (fo=1, routed)           0.377     5.015    project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/s00_tdata[104]
    SLICE_X118Y8         LUT4 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.100     5.115 r  project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_rdata[8]_i_7/O
                         net (fo=1, routed)           0.017     5.132    project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_rdata[8]_i_7_n_0
    SLICE_X118Y8         MUXF7 (Prop_F7MUX_GH_SLICEM_I1_O)
                                                      0.060     5.192 r  project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_rdata_reg[8]_i_4/O
                         net (fo=1, routed)           0.000     5.192    project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_rdata_reg[8]_i_4_n_0
    SLICE_X118Y8         MUXF8 (Prop_F8MUX_TOP_SLICEM_I0_O)
                                                      0.028     5.220 r  project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_rdata_reg[8]_i_2/O
                         net (fo=1, routed)           0.995     6.215    project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_rdata_reg[8]_i_2_n_0
    SLICE_X117Y81        LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.148     6.363 r  project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_rdata[8]_i_1/O
                         net (fo=1, routed)           0.049     6.412    project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/D[0]
    SLICE_X117Y81        FDRE                                         r  project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    project_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=9956, routed)        1.876    12.058    project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/s_axi_aclk
    SLICE_X117Y81        FDRE                                         r  project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[8]/C
                         clock pessimism              0.000    12.058    
                         clock uncertainty           -0.300    11.758    
    SLICE_X117Y81        FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.025    11.783    project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[8]
  -------------------------------------------------------------------
                         required time                         11.783    
                         arrival time                          -6.412    
  -------------------------------------------------------------------
                         slack                                  5.371    

Slack (MET) :             5.460ns  (required time - arrival time)
  Source:                 project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FABRIC_CLK0
                            (rising edge-triggered cell HSADC clocked by clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_out3_project_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.065ns  (logic 0.737ns (35.690%)  route 1.328ns (64.310%))
  Logic Levels:           4  (LUT4=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -2.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.058ns = ( 12.058 - 10.000 ) 
    Source Clock Delay      (SCD):    4.258ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.300ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.441ns
    Phase Error              (PE):    0.077ns
  Clock Net Delay (Source):      2.824ns (routing 1.082ns, distribution 1.742ns)
  Clock Net Delay (Destination): 1.876ns (routing 0.584ns, distribution 1.292ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.100     0.100    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     0.762 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.812    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.812 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.209    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     1.082 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.248     1.330    project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.358 r  project_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6457, routed)        2.824     4.182    project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/m0_axis_aclk
    HSADC_X0Y0           HSADC (Prop_HSADC_FABRIC_CLK_INTERNAL_FABRIC_CLK0)
                                                      0.076     4.258 r  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FABRIC_CLK0
  -------------------------------------------------------------------    -------------------
    HSADC_X0Y0           HSADC (Prop_HSADC_INTERNAL_FABRIC_CLK0_DATA_ADC0[41])
                                                      0.384     4.642 r  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx0_u_adc/DATA_ADC0[41]
                         net (fo=1, routed)           0.488     5.130    project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/s00_tdata[41]
    SLICE_X117Y8         LUT4 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.122     5.252 r  project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_rdata[9]_i_6/O
                         net (fo=1, routed)           0.009     5.261    project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_rdata[9]_i_6_n_0
    SLICE_X117Y8         MUXF7 (Prop_F7MUX_CD_SLICEL_I0_O)
                                                      0.056     5.317 r  project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_rdata_reg[9]_i_4/O
                         net (fo=1, routed)           0.000     5.317    project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_rdata_reg[9]_i_4_n_0
    SLICE_X117Y8         MUXF8 (Prop_F8MUX_BOT_SLICEL_I0_O)
                                                      0.026     5.343 r  project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_rdata_reg[9]_i_2/O
                         net (fo=1, routed)           0.783     6.126    project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_rdata_reg[9]_i_2_n_0
    SLICE_X117Y81        LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.149     6.275 r  project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_rdata[9]_i_1/O
                         net (fo=1, routed)           0.048     6.323    project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/D[1]
    SLICE_X117Y81        FDRE                                         r  project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    project_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=9956, routed)        1.876    12.058    project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/s_axi_aclk
    SLICE_X117Y81        FDRE                                         r  project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[9]/C
                         clock pessimism              0.000    12.058    
                         clock uncertainty           -0.300    11.758    
    SLICE_X117Y81        FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.025    11.783    project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[9]
  -------------------------------------------------------------------
                         required time                         11.783    
                         arrival time                          -6.323    
  -------------------------------------------------------------------
                         slack                                  5.460    

Slack (MET) :             5.549ns  (required time - arrival time)
  Source:                 project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FABRIC_CLK0
                            (rising edge-triggered cell HSADC clocked by clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_out3_project_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.979ns  (logic 0.661ns (33.401%)  route 1.318ns (66.599%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -2.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.061ns = ( 12.061 - 10.000 ) 
    Source Clock Delay      (SCD):    4.258ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.300ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.441ns
    Phase Error              (PE):    0.077ns
  Clock Net Delay (Source):      2.824ns (routing 1.082ns, distribution 1.742ns)
  Clock Net Delay (Destination): 1.879ns (routing 0.584ns, distribution 1.295ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.100     0.100    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     0.762 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.812    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.812 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.209    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     1.082 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.248     1.330    project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.358 r  project_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6457, routed)        2.824     4.182    project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/m0_axis_aclk
    HSADC_X0Y0           HSADC (Prop_HSADC_FABRIC_CLK_INTERNAL_FABRIC_CLK0)
                                                      0.076     4.258 r  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FABRIC_CLK0
  -------------------------------------------------------------------    -------------------
    HSADC_X0Y0           HSADC (Prop_HSADC_INTERNAL_FABRIC_CLK0_DATA_ADC0[112])
                                                      0.362     4.620 r  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx0_u_adc/DATA_ADC0[112]
                         net (fo=1, routed)           0.777     5.397    project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/s00_tdata[112]
    SLICE_X117Y61        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.150     5.547 r  project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_rdata[0]_i_9/O
                         net (fo=1, routed)           0.409     5.956    project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_rdata[0]_i_9_n_0
    SLICE_X117Y72        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.099     6.055 r  project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_rdata[0]_i_4/O
                         net (fo=1, routed)           0.083     6.138    project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_rdata[0]_i_4_n_0
    SLICE_X117Y72        LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.050     6.188 r  project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_rdata[0]_i_1/O
                         net (fo=1, routed)           0.049     6.237    project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[0]_1
    SLICE_X117Y72        FDRE                                         r  project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    project_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=9956, routed)        1.879    12.061    project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/s_axi_aclk
    SLICE_X117Y72        FDRE                                         r  project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[0]/C
                         clock pessimism              0.000    12.061    
                         clock uncertainty           -0.300    11.761    
    SLICE_X117Y72        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025    11.786    project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[0]
  -------------------------------------------------------------------
                         required time                         11.786    
                         arrival time                          -6.237    
  -------------------------------------------------------------------
                         slack                                  5.549    

Slack (MET) :             5.559ns  (required time - arrival time)
  Source:                 project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FABRIC_CLK0
                            (rising edge-triggered cell HSADC clocked by clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_out3_project_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.966ns  (logic 0.662ns (33.672%)  route 1.304ns (66.328%))
  Logic Levels:           4  (LUT4=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -2.200ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.058ns = ( 12.058 - 10.000 ) 
    Source Clock Delay      (SCD):    4.258ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.300ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.441ns
    Phase Error              (PE):    0.077ns
  Clock Net Delay (Source):      2.824ns (routing 1.082ns, distribution 1.742ns)
  Clock Net Delay (Destination): 1.876ns (routing 0.584ns, distribution 1.292ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.100     0.100    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     0.762 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.812    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.812 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.209    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     1.082 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.248     1.330    project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.358 r  project_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6457, routed)        2.824     4.182    project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/m0_axis_aclk
    HSADC_X0Y0           HSADC (Prop_HSADC_FABRIC_CLK_INTERNAL_FABRIC_CLK0)
                                                      0.076     4.258 r  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FABRIC_CLK0
  -------------------------------------------------------------------    -------------------
    HSADC_X0Y0           HSADC (Prop_HSADC_INTERNAL_FABRIC_CLK0_DATA_ADC0[106])
                                                      0.384     4.642 r  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx0_u_adc/DATA_ADC0[106]
                         net (fo=1, routed)           0.478     5.120    project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/s00_tdata[106]
    SLICE_X117Y8         LUT4 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.097     5.217 r  project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_rdata[10]_i_7/O
                         net (fo=1, routed)           0.008     5.225    project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_rdata[10]_i_7_n_0
    SLICE_X117Y8         MUXF7 (Prop_F7MUX_GH_SLICEL_I1_O)
                                                      0.056     5.281 r  project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_rdata_reg[10]_i_4/O
                         net (fo=1, routed)           0.000     5.281    project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_rdata_reg[10]_i_4_n_0
    SLICE_X117Y8         MUXF8 (Prop_F8MUX_TOP_SLICEL_I0_O)
                                                      0.026     5.307 r  project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_rdata_reg[10]_i_2/O
                         net (fo=1, routed)           0.769     6.076    project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_rdata_reg[10]_i_2_n_0
    SLICE_X117Y81        LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.099     6.175 r  project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_rdata[10]_i_1/O
                         net (fo=1, routed)           0.049     6.224    project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/D[2]
    SLICE_X117Y81        FDRE                                         r  project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    project_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=9956, routed)        1.876    12.058    project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/s_axi_aclk
    SLICE_X117Y81        FDRE                                         r  project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[10]/C
                         clock pessimism              0.000    12.058    
                         clock uncertainty           -0.300    11.758    
    SLICE_X117Y81        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025    11.783    project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[10]
  -------------------------------------------------------------------
                         required time                         11.783    
                         arrival time                          -6.224    
  -------------------------------------------------------------------
                         slack                                  5.559    

Slack (MET) :             5.682ns  (required time - arrival time)
  Source:                 project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FABRIC_CLK0
                            (rising edge-triggered cell HSADC clocked by clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_out3_project_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.862ns  (logic 0.699ns (37.540%)  route 1.163ns (62.460%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -2.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.077ns = ( 12.077 - 10.000 ) 
    Source Clock Delay      (SCD):    4.258ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.300ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.441ns
    Phase Error              (PE):    0.077ns
  Clock Net Delay (Source):      2.824ns (routing 1.082ns, distribution 1.742ns)
  Clock Net Delay (Destination): 1.895ns (routing 0.584ns, distribution 1.311ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.100     0.100    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     0.762 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.812    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.812 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.209    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     1.082 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.248     1.330    project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.358 r  project_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6457, routed)        2.824     4.182    project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/m0_axis_aclk
    HSADC_X0Y0           HSADC (Prop_HSADC_FABRIC_CLK_INTERNAL_FABRIC_CLK0)
                                                      0.076     4.258 r  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FABRIC_CLK0
  -------------------------------------------------------------------    -------------------
    HSADC_X0Y0           HSADC (Prop_HSADC_INTERNAL_FABRIC_CLK0_DATA_ADC0[21])
                                                      0.362     4.620 r  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx0_u_adc/DATA_ADC0[21]
                         net (fo=1, routed)           0.532     5.152    project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/s00_tdata[21]
    SLICE_X117Y10        LUT4 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.099     5.251 f  project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_rdata[5]_i_8/O
                         net (fo=1, routed)           0.109     5.360    project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_rdata[5]_i_8_n_0
    SLICE_X118Y11        LUT6 (Prop_G6LUT_SLICEM_I5_O)
                                                      0.150     5.510 f  project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_rdata[5]_i_5/O
                         net (fo=1, routed)           0.456     5.966    project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_rdata[5]_i_5_n_0
    SLICE_X118Y38        LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.088     6.054 r  project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_rdata[5]_i_1/O
                         net (fo=1, routed)           0.066     6.120    project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[5]_0
    SLICE_X118Y38        FDRE                                         r  project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    project_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=9956, routed)        1.895    12.077    project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/s_axi_aclk
    SLICE_X118Y38        FDRE                                         r  project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[5]/C
                         clock pessimism              0.000    12.077    
                         clock uncertainty           -0.300    11.777    
    SLICE_X118Y38        FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.025    11.802    project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[5]
  -------------------------------------------------------------------
                         required time                         11.802    
                         arrival time                          -6.120    
  -------------------------------------------------------------------
                         slack                                  5.682    

Slack (MET) :             5.715ns  (required time - arrival time)
  Source:                 project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FABRIC_CLK0
                            (rising edge-triggered cell HSADC clocked by clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_out3_project_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.816ns  (logic 0.609ns (33.535%)  route 1.207ns (66.465%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -2.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.064ns = ( 12.064 - 10.000 ) 
    Source Clock Delay      (SCD):    4.258ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.300ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.441ns
    Phase Error              (PE):    0.077ns
  Clock Net Delay (Source):      2.824ns (routing 1.082ns, distribution 1.742ns)
  Clock Net Delay (Destination): 1.882ns (routing 0.584ns, distribution 1.298ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.100     0.100    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     0.762 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.812    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.812 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.209    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     1.082 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.248     1.330    project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.358 r  project_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6457, routed)        2.824     4.182    project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/m0_axis_aclk
    HSADC_X0Y0           HSADC (Prop_HSADC_FABRIC_CLK_INTERNAL_FABRIC_CLK0)
                                                      0.076     4.258 r  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FABRIC_CLK0
  -------------------------------------------------------------------    -------------------
    HSADC_X0Y0           HSADC (Prop_HSADC_INTERNAL_FABRIC_CLK0_DATA_ADC0[18])
                                                      0.368     4.626 r  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx0_u_adc/DATA_ADC0[18]
                         net (fo=1, routed)           0.399     5.025    project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/s00_tdata[18]
    SLICE_X118Y9         LUT4 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.099     5.124 f  project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_rdata[2]_i_9/O
                         net (fo=1, routed)           0.098     5.222    project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_rdata[2]_i_9_n_0
    SLICE_X118Y11        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.053     5.275 f  project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_rdata[2]_i_6/O
                         net (fo=1, routed)           0.661     5.936    project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_rdata[2]_i_6_n_0
    SLICE_X117Y62        LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.089     6.025 r  project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_rdata[2]_i_1__2/O
                         net (fo=1, routed)           0.049     6.074    project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[2]_1
    SLICE_X117Y62        FDRE                                         r  project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    project_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=9956, routed)        1.882    12.064    project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/s_axi_aclk
    SLICE_X117Y62        FDRE                                         r  project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[2]/C
                         clock pessimism              0.000    12.064    
                         clock uncertainty           -0.300    11.764    
    SLICE_X117Y62        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025    11.789    project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[2]
  -------------------------------------------------------------------
                         required time                         11.789    
                         arrival time                          -6.074    
  -------------------------------------------------------------------
                         slack                                  5.715    

Slack (MET) :             5.719ns  (required time - arrival time)
  Source:                 project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FABRIC_CLK0
                            (rising edge-triggered cell HSADC clocked by clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_out3_project_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.812ns  (logic 0.692ns (38.190%)  route 1.120ns (61.810%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -2.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.064ns = ( 12.064 - 10.000 ) 
    Source Clock Delay      (SCD):    4.258ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.300ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.441ns
    Phase Error              (PE):    0.077ns
  Clock Net Delay (Source):      2.824ns (routing 1.082ns, distribution 1.742ns)
  Clock Net Delay (Destination): 1.882ns (routing 0.584ns, distribution 1.298ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.100     0.100    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     0.762 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.812    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.812 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.209    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     1.082 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.248     1.330    project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.358 r  project_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6457, routed)        2.824     4.182    project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/m0_axis_aclk
    HSADC_X0Y0           HSADC (Prop_HSADC_FABRIC_CLK_INTERNAL_FABRIC_CLK0)
                                                      0.076     4.258 r  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FABRIC_CLK0
  -------------------------------------------------------------------    -------------------
    HSADC_X0Y0           HSADC (Prop_HSADC_INTERNAL_FABRIC_CLK0_DATA_ADC0[19])
                                                      0.369     4.627 r  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx0_u_adc/DATA_ADC0[19]
                         net (fo=1, routed)           0.425     5.052    project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/s00_tdata[19]
    SLICE_X118Y9         LUT4 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.145     5.197 r  project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_rdata[3]_i_8__0/O
                         net (fo=1, routed)           0.093     5.290    project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_rdata[3]_i_8__0_n_0
    SLICE_X118Y11        LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.088     5.378 r  project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_rdata[3]_i_3/O
                         net (fo=1, routed)           0.553     5.931    project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_rdata[3]_i_3_n_0
    SLICE_X117Y62        LUT6 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.090     6.021 r  project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_rdata[3]_i_1__0/O
                         net (fo=1, routed)           0.049     6.070    project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[3]_0
    SLICE_X117Y62        FDRE                                         r  project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    project_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=9956, routed)        1.882    12.064    project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/s_axi_aclk
    SLICE_X117Y62        FDRE                                         r  project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[3]/C
                         clock pessimism              0.000    12.064    
                         clock uncertainty           -0.300    11.764    
    SLICE_X117Y62        FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.025    11.789    project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[3]
  -------------------------------------------------------------------
                         required time                         11.789    
                         arrival time                          -6.070    
  -------------------------------------------------------------------
                         slack                                  5.719    

Slack (MET) :             5.756ns  (required time - arrival time)
  Source:                 project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FABRIC_CLK0
                            (rising edge-triggered cell HSADC clocked by clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_out3_project_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.772ns  (logic 0.602ns (33.973%)  route 1.170ns (66.027%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -2.197ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.061ns = ( 12.061 - 10.000 ) 
    Source Clock Delay      (SCD):    4.258ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.300ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.441ns
    Phase Error              (PE):    0.077ns
  Clock Net Delay (Source):      2.824ns (routing 1.082ns, distribution 1.742ns)
  Clock Net Delay (Destination): 1.879ns (routing 0.584ns, distribution 1.295ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.100     0.100    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     0.762 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.812    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.812 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.209    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     1.082 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.248     1.330    project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.358 r  project_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6457, routed)        2.824     4.182    project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/m0_axis_aclk
    HSADC_X0Y0           HSADC (Prop_HSADC_FABRIC_CLK_INTERNAL_FABRIC_CLK0)
                                                      0.076     4.258 r  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FABRIC_CLK0
  -------------------------------------------------------------------    -------------------
    HSADC_X0Y0           HSADC (Prop_HSADC_INTERNAL_FABRIC_CLK0_DATA_ADC0[17])
                                                      0.363     4.621 r  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx0_u_adc/DATA_ADC0[17]
                         net (fo=1, routed)           0.766     5.387    project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/s00_tdata[17]
    SLICE_X117Y60        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.150     5.537 f  project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_rdata[1]_i_8/O
                         net (fo=1, routed)           0.355     5.892    project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_rdata[1]_i_8_n_0
    SLICE_X117Y71        LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.089     5.981 r  project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_rdata[1]_i_2/O
                         net (fo=1, routed)           0.049     6.030    project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[1]_0
    SLICE_X117Y71        FDRE                                         r  project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    project_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=9956, routed)        1.879    12.061    project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/s_axi_aclk
    SLICE_X117Y71        FDRE                                         r  project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[1]/C
                         clock pessimism              0.000    12.061    
                         clock uncertainty           -0.300    11.761    
    SLICE_X117Y71        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025    11.786    project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[1]
  -------------------------------------------------------------------
                         required time                         11.786    
                         arrival time                          -6.030    
  -------------------------------------------------------------------
                         slack                                  5.756    

Slack (MET) :             5.767ns  (required time - arrival time)
  Source:                 project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FABRIC_CLK0
                            (rising edge-triggered cell HSADC clocked by clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_out3_project_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.777ns  (logic 0.697ns (39.223%)  route 1.080ns (60.777%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -2.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.077ns = ( 12.077 - 10.000 ) 
    Source Clock Delay      (SCD):    4.258ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.300ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.441ns
    Phase Error              (PE):    0.077ns
  Clock Net Delay (Source):      2.824ns (routing 1.082ns, distribution 1.742ns)
  Clock Net Delay (Destination): 1.895ns (routing 0.584ns, distribution 1.311ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.100     0.100    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     0.762 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.812    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.812 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.209    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     1.082 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.248     1.330    project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.358 r  project_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6457, routed)        2.824     4.182    project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/m0_axis_aclk
    HSADC_X0Y0           HSADC (Prop_HSADC_FABRIC_CLK_INTERNAL_FABRIC_CLK0)
                                                      0.076     4.258 r  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FABRIC_CLK0
  -------------------------------------------------------------------    -------------------
    HSADC_X0Y0           HSADC (Prop_HSADC_INTERNAL_FABRIC_CLK0_DATA_ADC0[22])
                                                      0.371     4.629 r  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx0_u_adc/DATA_ADC0[22]
                         net (fo=1, routed)           0.442     5.071    project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/s00_tdata[22]
    SLICE_X118Y10        LUT4 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.125     5.196 f  project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_rdata[6]_i_8/O
                         net (fo=1, routed)           0.154     5.350    project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_rdata[6]_i_8_n_0
    SLICE_X118Y11        LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.052     5.402 f  project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_rdata[6]_i_5/O
                         net (fo=1, routed)           0.425     5.827    project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_rdata[6]_i_5_n_0
    SLICE_X118Y38        LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.149     5.976 r  project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_rdata[6]_i_1/O
                         net (fo=1, routed)           0.059     6.035    project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[6]_0
    SLICE_X118Y38        FDRE                                         r  project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    project_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=9956, routed)        1.895    12.077    project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/s_axi_aclk
    SLICE_X118Y38        FDRE                                         r  project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[6]/C
                         clock pessimism              0.000    12.077    
                         clock uncertainty           -0.300    11.777    
    SLICE_X118Y38        FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.025    11.802    project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[6]
  -------------------------------------------------------------------
                         required time                         11.802    
                         arrival time                          -6.035    
  -------------------------------------------------------------------
                         slack                                  5.767    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.149ns  (arrival time - required time)
  Source:                 project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FABRIC_CLK0
                            (rising edge-triggered cell HSADC clocked by clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_out3_project_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.221ns (63.689%)  route 0.126ns (36.311%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -1.149ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.481ns
    Source Clock Delay      (SCD):    2.630ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.300ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.441ns
    Phase Error              (PE):    0.077ns
  Clock Net Delay (Source):      1.546ns (routing 0.596ns, distribution 0.950ns)
  Clock Net Delay (Destination): 1.334ns (routing 0.387ns, distribution 0.947ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.079     0.079    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.328     0.407 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.447    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.447 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.650    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     0.880 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.147     1.027    project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.044 r  project_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6457, routed)        1.546     2.590    project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/m0_axis_aclk
    HSADC_X0Y0           HSADC (Prop_HSADC_FABRIC_CLK_INTERNAL_FABRIC_CLK0)
                                                      0.040     2.630 r  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FABRIC_CLK0
  -------------------------------------------------------------------    -------------------
    HSADC_X0Y0           HSADC (Prop_HSADC_INTERNAL_FABRIC_CLK0_DATA_ADC0[93])
                                                      0.189     2.819 r  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx0_u_adc/DATA_ADC0[93]
                         net (fo=1, routed)           0.107     2.926    project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/s00_tdata[93]
    SLICE_X118Y10        LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.022     2.948 r  project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_rdata[13]_i_3/O
                         net (fo=1, routed)           0.012     2.960    project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_rdata[13]_i_3_n_0
    SLICE_X118Y10        MUXF7 (Prop_F7MUX_GH_SLICEM_I1_O)
                                                      0.010     2.970 r  project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_rdata_reg[13]_i_1/O
                         net (fo=1, routed)           0.007     2.977    project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[13]_0
    SLICE_X118Y10        FDRE                                         r  project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    project_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=9956, routed)        1.334     1.481    project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/s_axi_aclk
    SLICE_X118Y10        FDRE                                         r  project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[13]/C
                         clock pessimism              0.000     1.481    
                         clock uncertainty            0.300     1.781    
    SLICE_X118Y10        FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.046     1.827    project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.827    
                         arrival time                           2.977    
  -------------------------------------------------------------------
                         slack                                  1.149    

Slack (MET) :             1.176ns  (arrival time - required time)
  Source:                 project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FABRIC_CLK0
                            (rising edge-triggered cell HSADC clocked by clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_out3_project_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.375ns  (logic 0.229ns (61.067%)  route 0.146ns (38.933%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -1.148ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.482ns
    Source Clock Delay      (SCD):    2.630ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.300ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.441ns
    Phase Error              (PE):    0.077ns
  Clock Net Delay (Source):      1.546ns (routing 0.596ns, distribution 0.950ns)
  Clock Net Delay (Destination): 1.335ns (routing 0.387ns, distribution 0.948ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.079     0.079    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.328     0.407 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.447    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.447 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.650    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     0.880 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.147     1.027    project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.044 r  project_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6457, routed)        1.546     2.590    project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/m0_axis_aclk
    HSADC_X0Y0           HSADC (Prop_HSADC_FABRIC_CLK_INTERNAL_FABRIC_CLK0)
                                                      0.040     2.630 r  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FABRIC_CLK0
  -------------------------------------------------------------------    -------------------
    HSADC_X0Y0           HSADC (Prop_HSADC_INTERNAL_FABRIC_CLK0_DATA_ADC0[76])
                                                      0.204     2.834 r  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx0_u_adc/DATA_ADC0[76]
                         net (fo=1, routed)           0.123     2.957    project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/s00_tdata[76]
    SLICE_X118Y10        LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.014     2.971 r  project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_rdata[12]_i_2/O
                         net (fo=1, routed)           0.016     2.987    project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_rdata[12]_i_2_n_0
    SLICE_X118Y10        MUXF7 (Prop_F7MUX_CD_SLICEM_I0_O)
                                                      0.011     2.998 r  project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_rdata_reg[12]_i_1/O
                         net (fo=1, routed)           0.007     3.005    project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[12]_1
    SLICE_X118Y10        FDRE                                         r  project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    project_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=9956, routed)        1.335     1.482    project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/s_axi_aclk
    SLICE_X118Y10        FDRE                                         r  project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[12]/C
                         clock pessimism              0.000     1.482    
                         clock uncertainty            0.300     1.782    
    SLICE_X118Y10        FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.046     1.828    project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.828    
                         arrival time                           3.005    
  -------------------------------------------------------------------
                         slack                                  1.176    

Slack (MET) :             1.208ns  (arrival time - required time)
  Source:                 project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FABRIC_CLK0
                            (rising edge-triggered cell HSADC clocked by clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_out3_project_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.239ns (59.453%)  route 0.163ns (40.547%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -1.152ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.478ns
    Source Clock Delay      (SCD):    2.630ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.300ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.441ns
    Phase Error              (PE):    0.077ns
  Clock Net Delay (Source):      1.546ns (routing 0.596ns, distribution 0.950ns)
  Clock Net Delay (Destination): 1.331ns (routing 0.387ns, distribution 0.944ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.079     0.079    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.328     0.407 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.447    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.447 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.650    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     0.880 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.147     1.027    project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.044 r  project_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6457, routed)        1.546     2.590    project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/m0_axis_aclk
    HSADC_X0Y0           HSADC (Prop_HSADC_FABRIC_CLK_INTERNAL_FABRIC_CLK0)
                                                      0.040     2.630 r  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FABRIC_CLK0
  -------------------------------------------------------------------    -------------------
    HSADC_X0Y0           HSADC (Prop_HSADC_INTERNAL_FABRIC_CLK0_DATA_ADC0[47])
                                                      0.206     2.836 r  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx0_u_adc/DATA_ADC0[47]
                         net (fo=1, routed)           0.141     2.977    project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/s00_tdata[47]
    SLICE_X118Y9         LUT6 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.022     2.999 r  project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_rdata[15]_i_4/O
                         net (fo=1, routed)           0.015     3.014    project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_rdata[15]_i_4_n_0
    SLICE_X118Y9         MUXF7 (Prop_F7MUX_EF_SLICEM_I0_O)
                                                      0.011     3.025 r  project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_rdata_reg[15]_i_2/O
                         net (fo=1, routed)           0.007     3.032    project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[15]_0
    SLICE_X118Y9         FDRE                                         r  project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    project_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=9956, routed)        1.331     1.478    project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/s_axi_aclk
    SLICE_X118Y9         FDRE                                         r  project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[15]/C
                         clock pessimism              0.000     1.478    
                         clock uncertainty            0.300     1.778    
    SLICE_X118Y9         FDRE (Hold_FFF_SLICEM_C_D)
                                                      0.046     1.824    project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.824    
                         arrival time                           3.032    
  -------------------------------------------------------------------
                         slack                                  1.208    

Slack (MET) :             1.211ns  (arrival time - required time)
  Source:                 project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FABRIC_CLK0
                            (rising edge-triggered cell HSADC clocked by clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_out3_project_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.250ns (61.728%)  route 0.155ns (38.272%))
  Logic Levels:           2  (LUT6=1 MUXF7=1)
  Clock Path Skew:        -1.152ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.478ns
    Source Clock Delay      (SCD):    2.630ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.300ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.441ns
    Phase Error              (PE):    0.077ns
  Clock Net Delay (Source):      1.546ns (routing 0.596ns, distribution 0.950ns)
  Clock Net Delay (Destination): 1.331ns (routing 0.387ns, distribution 0.944ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.079     0.079    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.328     0.407 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.447    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.447 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.650    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     0.880 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.147     1.027    project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.044 r  project_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6457, routed)        1.546     2.590    project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/m0_axis_aclk
    HSADC_X0Y0           HSADC (Prop_HSADC_FABRIC_CLK_INTERNAL_FABRIC_CLK0)
                                                      0.040     2.630 r  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FABRIC_CLK0
  -------------------------------------------------------------------    -------------------
    HSADC_X0Y0           HSADC (Prop_HSADC_INTERNAL_FABRIC_CLK0_DATA_ADC0[46])
                                                      0.205     2.835 r  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx0_u_adc/DATA_ADC0[46]
                         net (fo=1, routed)           0.137     2.972    project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/s00_tdata[46]
    SLICE_X118Y9         LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.035     3.007 r  project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_rdata[14]_i_2/O
                         net (fo=1, routed)           0.011     3.018    project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_rdata[14]_i_2_n_0
    SLICE_X118Y9         MUXF7 (Prop_F7MUX_GH_SLICEM_I0_O)
                                                      0.010     3.028 r  project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_rdata_reg[14]_i_1/O
                         net (fo=1, routed)           0.007     3.035    project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[14]_0
    SLICE_X118Y9         FDRE                                         r  project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    project_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=9956, routed)        1.331     1.478    project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/s_axi_aclk
    SLICE_X118Y9         FDRE                                         r  project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[14]/C
                         clock pessimism              0.000     1.478    
                         clock uncertainty            0.300     1.778    
    SLICE_X118Y9         FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.046     1.824    project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.824    
                         arrival time                           3.035    
  -------------------------------------------------------------------
                         slack                                  1.211    

Slack (MET) :             1.299ns  (arrival time - required time)
  Source:                 project_1_i/adc_sink_i/inst/ds_slice_00/wea_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_out3_project_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.519ns  (logic 0.137ns (26.393%)  route 0.382ns (73.607%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -1.126ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.447ns
    Source Clock Delay      (SCD):    2.573ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.300ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.441ns
    Phase Error              (PE):    0.077ns
  Clock Net Delay (Source):      1.529ns (routing 0.596ns, distribution 0.933ns)
  Clock Net Delay (Destination): 1.300ns (routing 0.387ns, distribution 0.913ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    PBlock               Netlist Resource(s)
  -------------------------------------------------------------------    ----------------------------------------
                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r                       
    AM15                                              0.000     0.000 r                       sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.079     0.079                         project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.328     0.407 r                       project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.447                         project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.447 r                       project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.650                         project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     0.880 r                       project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.147     1.027                         project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.044 r                       project_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6457, routed)        1.529     2.573                         project_1_i/adc_sink_i/inst/ds_slice_00/s0_axis_clock
    SLICE_X116Y61        FDRE                                         r  pblock_ds_adc0       project_1_i/adc_sink_i/inst/ds_slice_00/wea_reg/C
  -------------------------------------------------------------------    ----------------------------------------
    SLICE_X116Y61        FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.039     2.612 r  pblock_ds_adc0       project_1_i/adc_sink_i/inst/ds_slice_00/wea_reg/Q
                         net (fo=10, routed)          0.120     2.732                         project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/s00_ds_status
    SLICE_X117Y61        LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.035     2.767 r                       project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_rdata[0]_i_9/O
                         net (fo=1, routed)           0.206     2.973                         project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_rdata[0]_i_9_n_0
    SLICE_X117Y72        LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.041     3.014 r                       project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_rdata[0]_i_4/O
                         net (fo=1, routed)           0.040     3.054                         project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_rdata[0]_i_4_n_0
    SLICE_X117Y72        LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.022     3.076 r                       project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_rdata[0]_i_1/O
                         net (fo=1, routed)           0.016     3.092                         project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[0]_1
    SLICE_X117Y72        FDRE                                         r                       project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[0]/D
  -------------------------------------------------------------------    ----------------------------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r                       
    PS8_X0Y0             PS8                          0.000     0.000 r                       project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129                         project_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r                       project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=9956, routed)        1.300     1.447                         project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/s_axi_aclk
    SLICE_X117Y72        FDRE                                         r                       project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[0]/C
                         clock pessimism              0.000     1.447                           
                         clock uncertainty            0.300     1.747                           
    SLICE_X117Y72        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     1.793                           project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.793                           
                         arrival time                           3.092                           
  -------------------------------------------------------------------
                         slack                                  1.299                           

Slack (MET) :             1.421ns  (arrival time - required time)
  Source:                 project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FABRIC_CLK0
                            (rising edge-triggered cell HSADC clocked by clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_out3_project_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.607ns  (logic 0.258ns (42.504%)  route 0.349ns (57.496%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -1.160ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.470ns
    Source Clock Delay      (SCD):    2.630ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.300ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.441ns
    Phase Error              (PE):    0.077ns
  Clock Net Delay (Source):      1.546ns (routing 0.596ns, distribution 0.950ns)
  Clock Net Delay (Destination): 1.323ns (routing 0.387ns, distribution 0.936ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.079     0.079    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.328     0.407 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.447    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.447 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.650    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     0.880 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.147     1.027    project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.044 r  project_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6457, routed)        1.546     2.590    project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/m0_axis_aclk
    HSADC_X0Y0           HSADC (Prop_HSADC_FABRIC_CLK_INTERNAL_FABRIC_CLK0)
                                                      0.040     2.630 r  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FABRIC_CLK0
  -------------------------------------------------------------------    -------------------
    HSADC_X0Y0           HSADC (Prop_HSADC_INTERNAL_FABRIC_CLK0_DATA_ADC0[71])
                                                      0.203     2.833 r  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx0_u_adc/DATA_ADC0[71]
                         net (fo=1, routed)           0.284     3.117    project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/s00_tdata[71]
    SLICE_X118Y37        LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.014     3.131 f  project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_rdata[7]_i_4/O
                         net (fo=1, routed)           0.047     3.178    project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_rdata[7]_i_4_n_0
    SLICE_X118Y38        LUT6 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.041     3.219 r  project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_rdata[7]_i_2__2/O
                         net (fo=1, routed)           0.018     3.237    project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[7]_0
    SLICE_X118Y38        FDRE                                         r  project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    project_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=9956, routed)        1.323     1.470    project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/s_axi_aclk
    SLICE_X118Y38        FDRE                                         r  project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[7]/C
                         clock pessimism              0.000     1.470    
                         clock uncertainty            0.300     1.770    
    SLICE_X118Y38        FDRE (Hold_AFF_SLICEM_C_D)
                                                      0.046     1.816    project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.816    
                         arrival time                           3.237    
  -------------------------------------------------------------------
                         slack                                  1.421    

Slack (MET) :             1.452ns  (arrival time - required time)
  Source:                 project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FABRIC_CLK0
                            (rising edge-triggered cell HSADC clocked by clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_out3_project_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.638ns  (logic 0.314ns (49.216%)  route 0.324ns (50.784%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -1.160ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.470ns
    Source Clock Delay      (SCD):    2.630ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.300ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.441ns
    Phase Error              (PE):    0.077ns
  Clock Net Delay (Source):      1.546ns (routing 0.596ns, distribution 0.950ns)
  Clock Net Delay (Destination): 1.323ns (routing 0.387ns, distribution 0.936ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.079     0.079    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.328     0.407 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.447    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.447 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.650    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     0.880 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.147     1.027    project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.044 r  project_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6457, routed)        1.546     2.590    project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/m0_axis_aclk
    HSADC_X0Y0           HSADC (Prop_HSADC_FABRIC_CLK_INTERNAL_FABRIC_CLK0)
                                                      0.040     2.630 r  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FABRIC_CLK0
  -------------------------------------------------------------------    -------------------
    HSADC_X0Y0           HSADC (Prop_HSADC_INTERNAL_FABRIC_CLK0_DATA_ADC0[68])
                                                      0.204     2.834 r  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx0_u_adc/DATA_ADC0[68]
                         net (fo=1, routed)           0.251     3.085    project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/s00_tdata[68]
    SLICE_X118Y38        LUT5 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.060     3.145 f  project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_rdata[4]_i_4/O
                         net (fo=1, routed)           0.047     3.192    project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_rdata[4]_i_4_n_0
    SLICE_X118Y38        LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.050     3.242 r  project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_rdata[4]_i_1/O
                         net (fo=1, routed)           0.026     3.268    project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[4]_0
    SLICE_X118Y38        FDRE                                         r  project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    project_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=9956, routed)        1.323     1.470    project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/s_axi_aclk
    SLICE_X118Y38        FDRE                                         r  project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[4]/C
                         clock pessimism              0.000     1.470    
                         clock uncertainty            0.300     1.770    
    SLICE_X118Y38        FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.046     1.816    project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.816    
                         arrival time                           3.268    
  -------------------------------------------------------------------
                         slack                                  1.452    

Slack (MET) :             1.453ns  (arrival time - required time)
  Source:                 project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FABRIC_CLK0
                            (rising edge-triggered cell HSADC clocked by clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_out3_project_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.639ns  (logic 0.250ns (39.124%)  route 0.389ns (60.876%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -1.160ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.470ns
    Source Clock Delay      (SCD):    2.630ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.300ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.441ns
    Phase Error              (PE):    0.077ns
  Clock Net Delay (Source):      1.546ns (routing 0.596ns, distribution 0.950ns)
  Clock Net Delay (Destination): 1.323ns (routing 0.387ns, distribution 0.936ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.079     0.079    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.328     0.407 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.447    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.447 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.650    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     0.880 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.147     1.027    project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.044 r  project_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6457, routed)        1.546     2.590    project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/m0_axis_aclk
    HSADC_X0Y0           HSADC (Prop_HSADC_FABRIC_CLK_INTERNAL_FABRIC_CLK0)
                                                      0.040     2.630 r  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FABRIC_CLK0
  -------------------------------------------------------------------    -------------------
    HSADC_X0Y0           HSADC (Prop_HSADC_INTERNAL_FABRIC_CLK0_DATA_ADC0[117])
                                                      0.193     2.823 r  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx0_u_adc/DATA_ADC0[117]
                         net (fo=1, routed)           0.130     2.953    project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/s00_tdata[117]
    SLICE_X118Y11        LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.022     2.975 f  project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_rdata[5]_i_5/O
                         net (fo=1, routed)           0.235     3.210    project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_rdata[5]_i_5_n_0
    SLICE_X118Y38        LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.035     3.245 r  project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_rdata[5]_i_1/O
                         net (fo=1, routed)           0.024     3.269    project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[5]_0
    SLICE_X118Y38        FDRE                                         r  project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    project_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=9956, routed)        1.323     1.470    project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/s_axi_aclk
    SLICE_X118Y38        FDRE                                         r  project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[5]/C
                         clock pessimism              0.000     1.470    
                         clock uncertainty            0.300     1.770    
    SLICE_X118Y38        FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.046     1.816    project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.816    
                         arrival time                           3.269    
  -------------------------------------------------------------------
                         slack                                  1.453    

Slack (MET) :             1.466ns  (arrival time - required time)
  Source:                 project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FABRIC_CLK0
                            (rising edge-triggered cell HSADC clocked by clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_out3_project_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.652ns  (logic 0.276ns (42.331%)  route 0.376ns (57.669%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -1.160ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.470ns
    Source Clock Delay      (SCD):    2.630ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.300ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.441ns
    Phase Error              (PE):    0.077ns
  Clock Net Delay (Source):      1.546ns (routing 0.596ns, distribution 0.950ns)
  Clock Net Delay (Destination): 1.323ns (routing 0.387ns, distribution 0.936ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.079     0.079    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.328     0.407 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.447    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.447 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.650    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     0.880 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.147     1.027    project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.044 r  project_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6457, routed)        1.546     2.590    project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/m0_axis_aclk
    HSADC_X0Y0           HSADC (Prop_HSADC_FABRIC_CLK_INTERNAL_FABRIC_CLK0)
                                                      0.040     2.630 r  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FABRIC_CLK0
  -------------------------------------------------------------------    -------------------
    HSADC_X0Y0           HSADC (Prop_HSADC_INTERNAL_FABRIC_CLK0_DATA_ADC0[102])
                                                      0.204     2.834 r  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx0_u_adc/DATA_ADC0[102]
                         net (fo=1, routed)           0.124     2.958    project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/s00_tdata[102]
    SLICE_X118Y12        LUT3 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.022     2.980 f  project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_rdata[6]_i_3/O
                         net (fo=1, routed)           0.231     3.211    project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_rdata[6]_i_3_n_0
    SLICE_X118Y38        LUT6 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.050     3.261 r  project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_rdata[6]_i_1/O
                         net (fo=1, routed)           0.021     3.282    project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[6]_0
    SLICE_X118Y38        FDRE                                         r  project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    project_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=9956, routed)        1.323     1.470    project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/s_axi_aclk
    SLICE_X118Y38        FDRE                                         r  project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[6]/C
                         clock pessimism              0.000     1.470    
                         clock uncertainty            0.300     1.770    
    SLICE_X118Y38        FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.046     1.816    project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.816    
                         arrival time                           3.282    
  -------------------------------------------------------------------
                         slack                                  1.466    

Slack (MET) :             1.478ns  (arrival time - required time)
  Source:                 project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FABRIC_CLK0
                            (rising edge-triggered cell HSADC clocked by clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_out3_project_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.643ns  (logic 0.237ns (36.858%)  route 0.406ns (63.142%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -1.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.449ns
    Source Clock Delay      (SCD):    2.630ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.300ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.441ns
    Phase Error              (PE):    0.077ns
  Clock Net Delay (Source):      1.546ns (routing 0.596ns, distribution 0.950ns)
  Clock Net Delay (Destination): 1.302ns (routing 0.387ns, distribution 0.915ns)
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.079     0.079    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.328     0.407 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.447    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.447 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.650    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     0.880 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.147     1.027    project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.044 r  project_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6457, routed)        1.546     2.590    project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/m0_axis_aclk
    HSADC_X0Y0           HSADC (Prop_HSADC_FABRIC_CLK_INTERNAL_FABRIC_CLK0)
                                                      0.040     2.630 r  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FABRIC_CLK0
  -------------------------------------------------------------------    -------------------
    HSADC_X0Y0           HSADC (Prop_HSADC_INTERNAL_FABRIC_CLK0_DATA_ADC0[2])
                                                      0.201     2.831 r  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx0_u_adc/DATA_ADC0[2]
                         net (fo=1, routed)           0.368     3.199    project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/s00_tdata[2]
    SLICE_X117Y62        LUT5 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.022     3.221 f  project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_rdata[2]_i_2__0/O
                         net (fo=1, routed)           0.022     3.243    project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_rdata[2]_i_2__0_n_0
    SLICE_X117Y62        LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.014     3.257 r  project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/axi_register_if_i/slv_rdata[2]_i_1__2/O
                         net (fo=1, routed)           0.016     3.273    project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[2]_1
    SLICE_X117Y62        FDRE                                         r  project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    project_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=9956, routed)        1.302     1.449    project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/s_axi_aclk
    SLICE_X117Y62        FDRE                                         r  project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[2]/C
                         clock pessimism              0.000     1.449    
                         clock uncertainty            0.300     1.749    
    SLICE_X117Y62        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     1.795    project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc0_rfadc_exdes_ctrl_axi_i/slv_rdata_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.795    
                         arrival time                           3.273    
  -------------------------------------------------------------------
                         slack                                  1.478    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out3_project_1_clk_wiz_0
  To Clock:  clk_out2_project_1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.051ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.060ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.051ns  (required time - arrival time)
  Source:                 project_1_i/data_source/inst/top_CNTRL_s_axi_U/FSM_onehot_wstate_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/data_source/inst/top_CNTRL_s_axi_U/int_ap_start_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_project_1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_project_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out2_project_1_clk_wiz_0 rise@3.333ns - clk_out3_project_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.314ns  (logic 0.356ns (10.743%)  route 2.958ns (89.257%))
  Logic Levels:           4  (LUT4=1 LUT5=3)
  Clock Path Skew:        0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.829ns = ( 8.163 - 3.333 ) 
    Source Clock Delay      (SCD):    4.080ns
    Clock Pessimism Removal (CPR):    -0.563ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.722ns (routing 1.082ns, distribution 1.640ns)
  Clock Net Delay (Destination): 2.940ns (routing 1.598ns, distribution 1.342ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.100     0.100    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     0.762 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.812    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.812 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.209    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     1.082 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.248     1.330    project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.358 r  project_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6457, routed)        2.722     4.080    project_1_i/data_source/inst/top_CNTRL_s_axi_U/cntrl_aclk
    SLICE_X35Y325        FDRE                                         r  project_1_i/data_source/inst/top_CNTRL_s_axi_U/FSM_onehot_wstate_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y325        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     4.160 r  project_1_i/data_source/inst/top_CNTRL_s_axi_U/FSM_onehot_wstate_reg[2]/Q
                         net (fo=9, routed)           0.864     5.025    project_1_i/data_source/inst/top_CNTRL_s_axi_U/FSM_onehot_wstate_reg[2]_0
    SLICE_X40Y326        LUT5 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.123     5.148 f  project_1_i/data_source/inst/top_CNTRL_s_axi_U/int_mod_type_V[2]_i_3/O
                         net (fo=16, routed)          0.463     5.610    project_1_i/data_source/inst/top_CNTRL_s_axi_U/int_mod_type_V[2]_i_3_n_0
    SLICE_X40Y328        LUT5 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.035     5.645 r  project_1_i/data_source/inst/top_CNTRL_s_axi_U/ap_start_mask_i_3/O
                         net (fo=4, routed)           0.693     6.338    project_1_i/data_source/inst/top_CNTRL_s_axi_U/ap_start_mask_i_3_n_0
    SLICE_X37Y328        LUT5 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.066     6.404 r  project_1_i/data_source/inst/top_CNTRL_s_axi_U/int_ap_start_i_2/O
                         net (fo=1, routed)           0.692     7.096    project_1_i/data_source/inst/top_CNTRL_s_axi_U/int_ap_start0
    SLICE_X45Y330        LUT4 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.052     7.148 r  project_1_i/data_source/inst/top_CNTRL_s_axi_U/int_ap_start_i_1/O
                         net (fo=1, routed)           0.246     7.394    project_1_i/data_source/inst/top_CNTRL_s_axi_U/int_ap_start_i_1_n_0
    SLICE_X45Y330        FDRE                                         r  project_1_i/data_source/inst/top_CNTRL_s_axi_U/int_ap_start_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_project_1_clk_wiz_0 rise edge)
                                                      3.333     3.333 r  
    AM15                                              0.000     3.333 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.079     3.412    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.552     3.964 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.004    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.004 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     4.348    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     4.978 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.221     5.199    project_1_i/clk_wiz/inst/clk_out2_project_1_clk_wiz_0
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.223 r  project_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=25375, routed)       2.940     8.163    project_1_i/data_source/inst/top_CNTRL_s_axi_U/ap_clk
    SLICE_X45Y330        FDRE                                         r  project_1_i/data_source/inst/top_CNTRL_s_axi_U/int_ap_start_reg/C
                         clock pessimism             -0.563     7.600    
                         clock uncertainty           -0.180     7.420    
    SLICE_X45Y330        FDRE (Setup_AFF_SLICEM_C_D)
                                                      0.025     7.445    project_1_i/data_source/inst/top_CNTRL_s_axi_U/int_ap_start_reg
  -------------------------------------------------------------------
                         required time                          7.445    
                         arrival time                          -7.394    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.077ns  (required time - arrival time)
  Source:                 project_1_i/stats/inst/top_CNTRL_s_axi_U/FSM_onehot_wstate_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/stats/inst/top_CNTRL_s_axi_U/int_n_V_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_project_1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_project_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out2_project_1_clk_wiz_0 rise@3.333ns - clk_out3_project_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.077ns  (logic 0.329ns (10.691%)  route 2.748ns (89.309%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.709ns = ( 8.043 - 3.333 ) 
    Source Clock Delay      (SCD):    4.086ns
    Clock Pessimism Removal (CPR):    -0.563ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.728ns (routing 1.082ns, distribution 1.646ns)
  Clock Net Delay (Destination): 2.820ns (routing 1.598ns, distribution 1.222ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.100     0.100    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     0.762 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.812    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.812 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.209    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     1.082 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.248     1.330    project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.358 r  project_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6457, routed)        2.728     4.086    project_1_i/stats/inst/top_CNTRL_s_axi_U/cntrl_aclk
    SLICE_X34Y342        FDRE                                         r  project_1_i/stats/inst/top_CNTRL_s_axi_U/FSM_onehot_wstate_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y342        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     4.164 r  project_1_i/stats/inst/top_CNTRL_s_axi_U/FSM_onehot_wstate_reg[2]/Q
                         net (fo=8, routed)           1.274     5.438    project_1_i/stats/inst/top_CNTRL_s_axi_U/FSM_onehot_wstate_reg[2]_0
    SLICE_X40Y342        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.090     5.528 r  project_1_i/stats/inst/top_CNTRL_s_axi_U/ap_start_mask_i_3/O
                         net (fo=7, routed)           0.518     6.046    project_1_i/stats/inst/top_CNTRL_s_axi_U/ap_start_mask_i_3_n_0
    SLICE_X38Y342        LUT4 (Prop_A5LUT_SLICEL_I1_O)
                                                      0.161     6.207 r  project_1_i/stats/inst/top_CNTRL_s_axi_U/int_n_V[31]_i_1/O
                         net (fo=32, routed)          0.956     7.163    project_1_i/stats/inst/top_CNTRL_s_axi_U/int_n_V[31]_i_1_n_0
    SLICE_X37Y336        FDRE                                         r  project_1_i/stats/inst/top_CNTRL_s_axi_U/int_n_V_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_project_1_clk_wiz_0 rise edge)
                                                      3.333     3.333 r  
    AM15                                              0.000     3.333 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.079     3.412    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.552     3.964 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.004    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.004 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     4.348    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     4.978 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.221     5.199    project_1_i/clk_wiz/inst/clk_out2_project_1_clk_wiz_0
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.223 r  project_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=25375, routed)       2.820     8.043    project_1_i/stats/inst/top_CNTRL_s_axi_U/ap_clk
    SLICE_X37Y336        FDRE                                         r  project_1_i/stats/inst/top_CNTRL_s_axi_U/int_n_V_reg[3]/C
                         clock pessimism             -0.563     7.480    
                         clock uncertainty           -0.180     7.300    
    SLICE_X37Y336        FDRE (Setup_DFF2_SLICEM_C_CE)
                                                     -0.060     7.240    project_1_i/stats/inst/top_CNTRL_s_axi_U/int_n_V_reg[3]
  -------------------------------------------------------------------
                         required time                          7.240    
                         arrival time                          -7.163    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.077ns  (required time - arrival time)
  Source:                 project_1_i/stats/inst/top_CNTRL_s_axi_U/FSM_onehot_wstate_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/stats/inst/top_CNTRL_s_axi_U/int_n_V_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_project_1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_project_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out2_project_1_clk_wiz_0 rise@3.333ns - clk_out3_project_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.077ns  (logic 0.329ns (10.691%)  route 2.748ns (89.309%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.709ns = ( 8.043 - 3.333 ) 
    Source Clock Delay      (SCD):    4.086ns
    Clock Pessimism Removal (CPR):    -0.563ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.728ns (routing 1.082ns, distribution 1.646ns)
  Clock Net Delay (Destination): 2.820ns (routing 1.598ns, distribution 1.222ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.100     0.100    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     0.762 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.812    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.812 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.209    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     1.082 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.248     1.330    project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.358 r  project_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6457, routed)        2.728     4.086    project_1_i/stats/inst/top_CNTRL_s_axi_U/cntrl_aclk
    SLICE_X34Y342        FDRE                                         r  project_1_i/stats/inst/top_CNTRL_s_axi_U/FSM_onehot_wstate_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y342        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     4.164 r  project_1_i/stats/inst/top_CNTRL_s_axi_U/FSM_onehot_wstate_reg[2]/Q
                         net (fo=8, routed)           1.274     5.438    project_1_i/stats/inst/top_CNTRL_s_axi_U/FSM_onehot_wstate_reg[2]_0
    SLICE_X40Y342        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.090     5.528 r  project_1_i/stats/inst/top_CNTRL_s_axi_U/ap_start_mask_i_3/O
                         net (fo=7, routed)           0.518     6.046    project_1_i/stats/inst/top_CNTRL_s_axi_U/ap_start_mask_i_3_n_0
    SLICE_X38Y342        LUT4 (Prop_A5LUT_SLICEL_I1_O)
                                                      0.161     6.207 r  project_1_i/stats/inst/top_CNTRL_s_axi_U/int_n_V[31]_i_1/O
                         net (fo=32, routed)          0.956     7.163    project_1_i/stats/inst/top_CNTRL_s_axi_U/int_n_V[31]_i_1_n_0
    SLICE_X37Y336        FDRE                                         r  project_1_i/stats/inst/top_CNTRL_s_axi_U/int_n_V_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_project_1_clk_wiz_0 rise edge)
                                                      3.333     3.333 r  
    AM15                                              0.000     3.333 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.079     3.412    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.552     3.964 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.004    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.004 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     4.348    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     4.978 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.221     5.199    project_1_i/clk_wiz/inst/clk_out2_project_1_clk_wiz_0
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.223 r  project_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=25375, routed)       2.820     8.043    project_1_i/stats/inst/top_CNTRL_s_axi_U/ap_clk
    SLICE_X37Y336        FDRE                                         r  project_1_i/stats/inst/top_CNTRL_s_axi_U/int_n_V_reg[6]/C
                         clock pessimism             -0.563     7.480    
                         clock uncertainty           -0.180     7.300    
    SLICE_X37Y336        FDRE (Setup_CFF2_SLICEM_C_CE)
                                                     -0.060     7.240    project_1_i/stats/inst/top_CNTRL_s_axi_U/int_n_V_reg[6]
  -------------------------------------------------------------------
                         required time                          7.240    
                         arrival time                          -7.163    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.077ns  (required time - arrival time)
  Source:                 project_1_i/stats/inst/top_CNTRL_s_axi_U/FSM_onehot_wstate_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/stats/inst/top_CNTRL_s_axi_U/int_n_V_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_project_1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_project_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out2_project_1_clk_wiz_0 rise@3.333ns - clk_out3_project_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.077ns  (logic 0.329ns (10.691%)  route 2.748ns (89.309%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.709ns = ( 8.043 - 3.333 ) 
    Source Clock Delay      (SCD):    4.086ns
    Clock Pessimism Removal (CPR):    -0.563ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.728ns (routing 1.082ns, distribution 1.646ns)
  Clock Net Delay (Destination): 2.820ns (routing 1.598ns, distribution 1.222ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.100     0.100    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     0.762 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.812    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.812 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.209    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     1.082 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.248     1.330    project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.358 r  project_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6457, routed)        2.728     4.086    project_1_i/stats/inst/top_CNTRL_s_axi_U/cntrl_aclk
    SLICE_X34Y342        FDRE                                         r  project_1_i/stats/inst/top_CNTRL_s_axi_U/FSM_onehot_wstate_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y342        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     4.164 r  project_1_i/stats/inst/top_CNTRL_s_axi_U/FSM_onehot_wstate_reg[2]/Q
                         net (fo=8, routed)           1.274     5.438    project_1_i/stats/inst/top_CNTRL_s_axi_U/FSM_onehot_wstate_reg[2]_0
    SLICE_X40Y342        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.090     5.528 r  project_1_i/stats/inst/top_CNTRL_s_axi_U/ap_start_mask_i_3/O
                         net (fo=7, routed)           0.518     6.046    project_1_i/stats/inst/top_CNTRL_s_axi_U/ap_start_mask_i_3_n_0
    SLICE_X38Y342        LUT4 (Prop_A5LUT_SLICEL_I1_O)
                                                      0.161     6.207 r  project_1_i/stats/inst/top_CNTRL_s_axi_U/int_n_V[31]_i_1/O
                         net (fo=32, routed)          0.956     7.163    project_1_i/stats/inst/top_CNTRL_s_axi_U/int_n_V[31]_i_1_n_0
    SLICE_X37Y336        FDRE                                         r  project_1_i/stats/inst/top_CNTRL_s_axi_U/int_n_V_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_project_1_clk_wiz_0 rise edge)
                                                      3.333     3.333 r  
    AM15                                              0.000     3.333 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.079     3.412    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.552     3.964 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.004    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.004 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     4.348    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     4.978 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.221     5.199    project_1_i/clk_wiz/inst/clk_out2_project_1_clk_wiz_0
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.223 r  project_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=25375, routed)       2.820     8.043    project_1_i/stats/inst/top_CNTRL_s_axi_U/ap_clk
    SLICE_X37Y336        FDRE                                         r  project_1_i/stats/inst/top_CNTRL_s_axi_U/int_n_V_reg[8]/C
                         clock pessimism             -0.563     7.480    
                         clock uncertainty           -0.180     7.300    
    SLICE_X37Y336        FDRE (Setup_BFF2_SLICEM_C_CE)
                                                     -0.060     7.240    project_1_i/stats/inst/top_CNTRL_s_axi_U/int_n_V_reg[8]
  -------------------------------------------------------------------
                         required time                          7.240    
                         arrival time                          -7.163    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.082ns  (required time - arrival time)
  Source:                 project_1_i/stats/inst/top_CNTRL_s_axi_U/FSM_onehot_wstate_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/stats/inst/top_CNTRL_s_axi_U/int_k_V_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_project_1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_project_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out2_project_1_clk_wiz_0 rise@3.333ns - clk_out3_project_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.075ns  (logic 0.257ns (8.357%)  route 2.818ns (91.643%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.713ns = ( 8.047 - 3.333 ) 
    Source Clock Delay      (SCD):    4.086ns
    Clock Pessimism Removal (CPR):    -0.563ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.728ns (routing 1.082ns, distribution 1.646ns)
  Clock Net Delay (Destination): 2.824ns (routing 1.598ns, distribution 1.226ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.100     0.100    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     0.762 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.812    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.812 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.209    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     1.082 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.248     1.330    project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.358 r  project_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6457, routed)        2.728     4.086    project_1_i/stats/inst/top_CNTRL_s_axi_U/cntrl_aclk
    SLICE_X34Y342        FDRE                                         r  project_1_i/stats/inst/top_CNTRL_s_axi_U/FSM_onehot_wstate_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y342        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     4.164 r  project_1_i/stats/inst/top_CNTRL_s_axi_U/FSM_onehot_wstate_reg[2]/Q
                         net (fo=8, routed)           1.274     5.438    project_1_i/stats/inst/top_CNTRL_s_axi_U/FSM_onehot_wstate_reg[2]_0
    SLICE_X40Y342        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.090     5.528 r  project_1_i/stats/inst/top_CNTRL_s_axi_U/ap_start_mask_i_3/O
                         net (fo=7, routed)           0.412     5.940    project_1_i/stats/inst/top_CNTRL_s_axi_U/ap_start_mask_i_3_n_0
    SLICE_X40Y342        LUT4 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.089     6.029 r  project_1_i/stats/inst/top_CNTRL_s_axi_U/int_k_V[31]_i_1/O
                         net (fo=32, routed)          1.133     7.161    project_1_i/stats/inst/top_CNTRL_s_axi_U/p_0_in__0
    SLICE_X35Y340        FDRE                                         r  project_1_i/stats/inst/top_CNTRL_s_axi_U/int_k_V_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_project_1_clk_wiz_0 rise edge)
                                                      3.333     3.333 r  
    AM15                                              0.000     3.333 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.079     3.412    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.552     3.964 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.004    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.004 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     4.348    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     4.978 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.221     5.199    project_1_i/clk_wiz/inst/clk_out2_project_1_clk_wiz_0
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.223 r  project_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=25375, routed)       2.824     8.047    project_1_i/stats/inst/top_CNTRL_s_axi_U/ap_clk
    SLICE_X35Y340        FDRE                                         r  project_1_i/stats/inst/top_CNTRL_s_axi_U/int_k_V_reg[11]/C
                         clock pessimism             -0.563     7.484    
                         clock uncertainty           -0.180     7.304    
    SLICE_X35Y340        FDRE (Setup_HFF_SLICEM_C_CE)
                                                     -0.061     7.243    project_1_i/stats/inst/top_CNTRL_s_axi_U/int_k_V_reg[11]
  -------------------------------------------------------------------
                         required time                          7.243    
                         arrival time                          -7.161    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.082ns  (required time - arrival time)
  Source:                 project_1_i/stats/inst/top_CNTRL_s_axi_U/FSM_onehot_wstate_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/stats/inst/top_CNTRL_s_axi_U/int_k_V_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_project_1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_project_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out2_project_1_clk_wiz_0 rise@3.333ns - clk_out3_project_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.075ns  (logic 0.257ns (8.357%)  route 2.818ns (91.643%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.713ns = ( 8.047 - 3.333 ) 
    Source Clock Delay      (SCD):    4.086ns
    Clock Pessimism Removal (CPR):    -0.563ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.728ns (routing 1.082ns, distribution 1.646ns)
  Clock Net Delay (Destination): 2.824ns (routing 1.598ns, distribution 1.226ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.100     0.100    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     0.762 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.812    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.812 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.209    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     1.082 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.248     1.330    project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.358 r  project_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6457, routed)        2.728     4.086    project_1_i/stats/inst/top_CNTRL_s_axi_U/cntrl_aclk
    SLICE_X34Y342        FDRE                                         r  project_1_i/stats/inst/top_CNTRL_s_axi_U/FSM_onehot_wstate_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y342        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     4.164 r  project_1_i/stats/inst/top_CNTRL_s_axi_U/FSM_onehot_wstate_reg[2]/Q
                         net (fo=8, routed)           1.274     5.438    project_1_i/stats/inst/top_CNTRL_s_axi_U/FSM_onehot_wstate_reg[2]_0
    SLICE_X40Y342        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.090     5.528 r  project_1_i/stats/inst/top_CNTRL_s_axi_U/ap_start_mask_i_3/O
                         net (fo=7, routed)           0.412     5.940    project_1_i/stats/inst/top_CNTRL_s_axi_U/ap_start_mask_i_3_n_0
    SLICE_X40Y342        LUT4 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.089     6.029 r  project_1_i/stats/inst/top_CNTRL_s_axi_U/int_k_V[31]_i_1/O
                         net (fo=32, routed)          1.133     7.161    project_1_i/stats/inst/top_CNTRL_s_axi_U/p_0_in__0
    SLICE_X35Y340        FDRE                                         r  project_1_i/stats/inst/top_CNTRL_s_axi_U/int_k_V_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_project_1_clk_wiz_0 rise edge)
                                                      3.333     3.333 r  
    AM15                                              0.000     3.333 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.079     3.412    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.552     3.964 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.004    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.004 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     4.348    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     4.978 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.221     5.199    project_1_i/clk_wiz/inst/clk_out2_project_1_clk_wiz_0
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.223 r  project_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=25375, routed)       2.824     8.047    project_1_i/stats/inst/top_CNTRL_s_axi_U/ap_clk
    SLICE_X35Y340        FDRE                                         r  project_1_i/stats/inst/top_CNTRL_s_axi_U/int_k_V_reg[5]/C
                         clock pessimism             -0.563     7.484    
                         clock uncertainty           -0.180     7.304    
    SLICE_X35Y340        FDRE (Setup_GFF_SLICEM_C_CE)
                                                     -0.061     7.243    project_1_i/stats/inst/top_CNTRL_s_axi_U/int_k_V_reg[5]
  -------------------------------------------------------------------
                         required time                          7.243    
                         arrival time                          -7.161    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.101ns  (required time - arrival time)
  Source:                 project_1_i/data_source/inst/top_CNTRL_s_axi_U/FSM_onehot_wstate_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/data_source/inst/top_CNTRL_s_axi_U/int_enc_keep_V_reg[51]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_project_1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_project_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out2_project_1_clk_wiz_0 rise@3.333ns - clk_out3_project_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.161ns  (logic 0.267ns (8.446%)  route 2.894ns (91.554%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.812ns = ( 8.145 - 3.333 ) 
    Source Clock Delay      (SCD):    4.080ns
    Clock Pessimism Removal (CPR):    -0.563ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.722ns (routing 1.082ns, distribution 1.640ns)
  Clock Net Delay (Destination): 2.922ns (routing 1.598ns, distribution 1.324ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.100     0.100    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     0.762 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.812    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.812 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.209    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     1.082 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.248     1.330    project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.358 r  project_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6457, routed)        2.722     4.080    project_1_i/data_source/inst/top_CNTRL_s_axi_U/cntrl_aclk
    SLICE_X35Y325        FDRE                                         r  project_1_i/data_source/inst/top_CNTRL_s_axi_U/FSM_onehot_wstate_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y325        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     4.160 r  project_1_i/data_source/inst/top_CNTRL_s_axi_U/FSM_onehot_wstate_reg[2]/Q
                         net (fo=9, routed)           0.864     5.025    project_1_i/data_source/inst/top_CNTRL_s_axi_U/FSM_onehot_wstate_reg[2]_0
    SLICE_X40Y326        LUT5 (Prop_C5LUT_SLICEL_I3_O)
                                                      0.136     5.161 f  project_1_i/data_source/inst/top_CNTRL_s_axi_U/int_enc_keep_V[31]_i_3/O
                         net (fo=3, routed)           0.513     5.673    project_1_i/data_source/inst/top_CNTRL_s_axi_U/int_enc_keep_V[31]_i_3_n_0
    SLICE_X39Y329        LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.051     5.724 r  project_1_i/data_source/inst/top_CNTRL_s_axi_U/int_enc_keep_V[63]_i_1/O
                         net (fo=32, routed)          1.517     7.242    project_1_i/data_source/inst/top_CNTRL_s_axi_U/int_enc_keep_V[63]_i_1_n_0
    SLICE_X39Y333        FDRE                                         r  project_1_i/data_source/inst/top_CNTRL_s_axi_U/int_enc_keep_V_reg[51]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_project_1_clk_wiz_0 rise edge)
                                                      3.333     3.333 r  
    AM15                                              0.000     3.333 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.079     3.412    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.552     3.964 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.004    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.004 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     4.348    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     4.978 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.221     5.199    project_1_i/clk_wiz/inst/clk_out2_project_1_clk_wiz_0
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.223 r  project_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=25375, routed)       2.922     8.145    project_1_i/data_source/inst/top_CNTRL_s_axi_U/ap_clk
    SLICE_X39Y333        FDRE                                         r  project_1_i/data_source/inst/top_CNTRL_s_axi_U/int_enc_keep_V_reg[51]/C
                         clock pessimism             -0.563     7.583    
                         clock uncertainty           -0.180     7.403    
    SLICE_X39Y333        FDRE (Setup_DFF2_SLICEM_C_CE)
                                                     -0.060     7.343    project_1_i/data_source/inst/top_CNTRL_s_axi_U/int_enc_keep_V_reg[51]
  -------------------------------------------------------------------
                         required time                          7.343    
                         arrival time                          -7.242    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.121ns  (required time - arrival time)
  Source:                 project_1_i/data_source/inst/top_CNTRL_s_axi_U/FSM_onehot_wstate_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/data_source/inst/top_CNTRL_s_axi_U/int_enc_keep_V_reg[63]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_project_1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_project_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out2_project_1_clk_wiz_0 rise@3.333ns - clk_out3_project_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.130ns  (logic 0.267ns (8.531%)  route 2.863ns (91.469%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.799ns = ( 8.133 - 3.333 ) 
    Source Clock Delay      (SCD):    4.080ns
    Clock Pessimism Removal (CPR):    -0.563ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.722ns (routing 1.082ns, distribution 1.640ns)
  Clock Net Delay (Destination): 2.910ns (routing 1.598ns, distribution 1.312ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.100     0.100    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     0.762 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.812    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.812 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.209    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     1.082 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.248     1.330    project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.358 r  project_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6457, routed)        2.722     4.080    project_1_i/data_source/inst/top_CNTRL_s_axi_U/cntrl_aclk
    SLICE_X35Y325        FDRE                                         r  project_1_i/data_source/inst/top_CNTRL_s_axi_U/FSM_onehot_wstate_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y325        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     4.160 r  project_1_i/data_source/inst/top_CNTRL_s_axi_U/FSM_onehot_wstate_reg[2]/Q
                         net (fo=9, routed)           0.864     5.025    project_1_i/data_source/inst/top_CNTRL_s_axi_U/FSM_onehot_wstate_reg[2]_0
    SLICE_X40Y326        LUT5 (Prop_C5LUT_SLICEL_I3_O)
                                                      0.136     5.161 f  project_1_i/data_source/inst/top_CNTRL_s_axi_U/int_enc_keep_V[31]_i_3/O
                         net (fo=3, routed)           0.513     5.673    project_1_i/data_source/inst/top_CNTRL_s_axi_U/int_enc_keep_V[31]_i_3_n_0
    SLICE_X39Y329        LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.051     5.724 r  project_1_i/data_source/inst/top_CNTRL_s_axi_U/int_enc_keep_V[63]_i_1/O
                         net (fo=32, routed)          1.486     7.210    project_1_i/data_source/inst/top_CNTRL_s_axi_U/int_enc_keep_V[63]_i_1_n_0
    SLICE_X38Y329        FDRE                                         r  project_1_i/data_source/inst/top_CNTRL_s_axi_U/int_enc_keep_V_reg[63]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_project_1_clk_wiz_0 rise edge)
                                                      3.333     3.333 r  
    AM15                                              0.000     3.333 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.079     3.412    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.552     3.964 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.004    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.004 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     4.348    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     4.978 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.221     5.199    project_1_i/clk_wiz/inst/clk_out2_project_1_clk_wiz_0
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.223 r  project_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=25375, routed)       2.910     8.133    project_1_i/data_source/inst/top_CNTRL_s_axi_U/ap_clk
    SLICE_X38Y329        FDRE                                         r  project_1_i/data_source/inst/top_CNTRL_s_axi_U/int_enc_keep_V_reg[63]/C
                         clock pessimism             -0.563     7.570    
                         clock uncertainty           -0.180     7.390    
    SLICE_X38Y329        FDRE (Setup_DFF2_SLICEL_C_CE)
                                                     -0.059     7.331    project_1_i/data_source/inst/top_CNTRL_s_axi_U/int_enc_keep_V_reg[63]
  -------------------------------------------------------------------
                         required time                          7.331    
                         arrival time                          -7.210    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (required time - arrival time)
  Source:                 project_1_i/data_source/inst/top_CNTRL_s_axi_U/FSM_onehot_wstate_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/data_source/inst/top_CNTRL_s_axi_U/int_enc_keep_V_reg[56]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_project_1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_project_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out2_project_1_clk_wiz_0 rise@3.333ns - clk_out3_project_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.127ns  (logic 0.267ns (8.539%)  route 2.860ns (91.461%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.798ns = ( 8.132 - 3.333 ) 
    Source Clock Delay      (SCD):    4.080ns
    Clock Pessimism Removal (CPR):    -0.563ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.722ns (routing 1.082ns, distribution 1.640ns)
  Clock Net Delay (Destination): 2.909ns (routing 1.598ns, distribution 1.311ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.100     0.100    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     0.762 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.812    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.812 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.209    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     1.082 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.248     1.330    project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.358 r  project_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6457, routed)        2.722     4.080    project_1_i/data_source/inst/top_CNTRL_s_axi_U/cntrl_aclk
    SLICE_X35Y325        FDRE                                         r  project_1_i/data_source/inst/top_CNTRL_s_axi_U/FSM_onehot_wstate_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y325        FDRE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     4.160 r  project_1_i/data_source/inst/top_CNTRL_s_axi_U/FSM_onehot_wstate_reg[2]/Q
                         net (fo=9, routed)           0.864     5.025    project_1_i/data_source/inst/top_CNTRL_s_axi_U/FSM_onehot_wstate_reg[2]_0
    SLICE_X40Y326        LUT5 (Prop_C5LUT_SLICEL_I3_O)
                                                      0.136     5.161 f  project_1_i/data_source/inst/top_CNTRL_s_axi_U/int_enc_keep_V[31]_i_3/O
                         net (fo=3, routed)           0.513     5.673    project_1_i/data_source/inst/top_CNTRL_s_axi_U/int_enc_keep_V[31]_i_3_n_0
    SLICE_X39Y329        LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.051     5.724 r  project_1_i/data_source/inst/top_CNTRL_s_axi_U/int_enc_keep_V[63]_i_1/O
                         net (fo=32, routed)          1.483     7.207    project_1_i/data_source/inst/top_CNTRL_s_axi_U/int_enc_keep_V[63]_i_1_n_0
    SLICE_X38Y330        FDRE                                         r  project_1_i/data_source/inst/top_CNTRL_s_axi_U/int_enc_keep_V_reg[56]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_project_1_clk_wiz_0 rise edge)
                                                      3.333     3.333 r  
    AM15                                              0.000     3.333 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.079     3.412    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.552     3.964 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.004    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.004 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     4.348    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     4.978 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.221     5.199    project_1_i/clk_wiz/inst/clk_out2_project_1_clk_wiz_0
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.223 r  project_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=25375, routed)       2.909     8.132    project_1_i/data_source/inst/top_CNTRL_s_axi_U/ap_clk
    SLICE_X38Y330        FDRE                                         r  project_1_i/data_source/inst/top_CNTRL_s_axi_U/int_enc_keep_V_reg[56]/C
                         clock pessimism             -0.563     7.569    
                         clock uncertainty           -0.180     7.389    
    SLICE_X38Y330        FDRE (Setup_HFF2_SLICEL_C_CE)
                                                     -0.060     7.329    project_1_i/data_source/inst/top_CNTRL_s_axi_U/int_enc_keep_V_reg[56]
  -------------------------------------------------------------------
                         required time                          7.329    
                         arrival time                          -7.207    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.139ns  (required time - arrival time)
  Source:                 project_1_i/stats/inst/top_CNTRL_s_axi_U/FSM_onehot_wstate_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/stats/inst/top_CNTRL_s_axi_U/int_k_V_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_project_1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_project_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out2_project_1_clk_wiz_0 rise@3.333ns - clk_out3_project_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.021ns  (logic 0.257ns (8.508%)  route 2.764ns (91.492%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.715ns = ( 8.049 - 3.333 ) 
    Source Clock Delay      (SCD):    4.086ns
    Clock Pessimism Removal (CPR):    -0.563ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.728ns (routing 1.082ns, distribution 1.646ns)
  Clock Net Delay (Destination): 2.826ns (routing 1.598ns, distribution 1.228ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.100     0.100    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     0.762 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.812    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.812 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.209    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     1.082 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.248     1.330    project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.358 r  project_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6457, routed)        2.728     4.086    project_1_i/stats/inst/top_CNTRL_s_axi_U/cntrl_aclk
    SLICE_X34Y342        FDRE                                         r  project_1_i/stats/inst/top_CNTRL_s_axi_U/FSM_onehot_wstate_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y342        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.078     4.164 r  project_1_i/stats/inst/top_CNTRL_s_axi_U/FSM_onehot_wstate_reg[2]/Q
                         net (fo=8, routed)           1.274     5.438    project_1_i/stats/inst/top_CNTRL_s_axi_U/FSM_onehot_wstate_reg[2]_0
    SLICE_X40Y342        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.090     5.528 r  project_1_i/stats/inst/top_CNTRL_s_axi_U/ap_start_mask_i_3/O
                         net (fo=7, routed)           0.412     5.940    project_1_i/stats/inst/top_CNTRL_s_axi_U/ap_start_mask_i_3_n_0
    SLICE_X40Y342        LUT4 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.089     6.029 r  project_1_i/stats/inst/top_CNTRL_s_axi_U/int_k_V[31]_i_1/O
                         net (fo=32, routed)          1.078     7.107    project_1_i/stats/inst/top_CNTRL_s_axi_U/p_0_in__0
    SLICE_X37Y341        FDRE                                         r  project_1_i/stats/inst/top_CNTRL_s_axi_U/int_k_V_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_project_1_clk_wiz_0 rise edge)
                                                      3.333     3.333 r  
    AM15                                              0.000     3.333 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.079     3.412    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.552     3.964 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     4.004    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.004 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     4.348    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     4.978 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.221     5.199    project_1_i/clk_wiz/inst/clk_out2_project_1_clk_wiz_0
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.223 r  project_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=25375, routed)       2.826     8.049    project_1_i/stats/inst/top_CNTRL_s_axi_U/ap_clk
    SLICE_X37Y341        FDRE                                         r  project_1_i/stats/inst/top_CNTRL_s_axi_U/int_k_V_reg[12]/C
                         clock pessimism             -0.563     7.486    
                         clock uncertainty           -0.180     7.306    
    SLICE_X37Y341        FDRE (Setup_DFF_SLICEM_C_CE)
                                                     -0.061     7.245    project_1_i/stats/inst/top_CNTRL_s_axi_U/int_k_V_reg[12]
  -------------------------------------------------------------------
                         required time                          7.245    
                         arrival time                          -7.107    
  -------------------------------------------------------------------
                         slack                                  0.139    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 project_1_i/stats/inst/top_CNTRL_s_axi_U/waddr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/stats/inst/top_CNTRL_s_axi_U/ap_start_mask_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_project_1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_project_1_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_project_1_clk_wiz_0 rise@0.000ns - clk_out3_project_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.217ns  (logic 0.143ns (11.755%)  route 1.074ns (88.245%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.914ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.618ns
    Source Clock Delay      (SCD):    4.266ns
    Clock Pessimism Removal (CPR):    -0.563ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.380ns (routing 0.982ns, distribution 1.398ns)
  Clock Net Delay (Destination): 3.257ns (routing 1.759ns, distribution 1.498ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.079     0.079    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.552     0.631 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.671    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.671 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     1.015    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     1.645 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.218     1.863    project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.887 r  project_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6457, routed)        2.380     4.266    project_1_i/stats/inst/top_CNTRL_s_axi_U/cntrl_aclk
    SLICE_X38Y340        FDRE                                         r  project_1_i/stats/inst/top_CNTRL_s_axi_U/waddr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y340        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.061     4.327 f  project_1_i/stats/inst/top_CNTRL_s_axi_U/waddr_reg[2]/Q
                         net (fo=14, routed)          1.052     5.379    project_1_i/stats/inst/top_CNTRL_s_axi_U/waddr_reg_n_0_[2]
    SLICE_X38Y342        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.082     5.461 r  project_1_i/stats/inst/top_CNTRL_s_axi_U/ap_start_mask_i_2/O
                         net (fo=2, routed)           0.022     5.483    project_1_i/stats/inst/top_CNTRL_s_axi_U/ap_start_set
    SLICE_X38Y342        FDRE                                         r  project_1_i/stats/inst/top_CNTRL_s_axi_U/ap_start_mask_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.100     0.100    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     0.762 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.812    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.812 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.209    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     1.082 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.333    project_1_i/clk_wiz/inst/clk_out2_project_1_clk_wiz_0
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.361 r  project_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=25375, routed)       3.257     4.618    project_1_i/stats/inst/top_CNTRL_s_axi_U/ap_clk
    SLICE_X38Y342        FDRE                                         r  project_1_i/stats/inst/top_CNTRL_s_axi_U/ap_start_mask_reg/C
                         clock pessimism              0.563     5.181    
                         clock uncertainty            0.180     5.360    
    SLICE_X38Y342        FDRE (Hold_HFF2_SLICEL_C_D)
                                                      0.062     5.422    project_1_i/stats/inst/top_CNTRL_s_axi_U/ap_start_mask_reg
  -------------------------------------------------------------------
                         required time                         -5.422    
                         arrival time                           5.483    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 project_1_i/zynq_ultra_ps_e_0_axi_periph/m07_couplers/m07_regslice/inst/w.w_pipe/m_payload_i_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/int_num_blocks_V_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_project_1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_project_1_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_project_1_clk_wiz_0 rise@0.000ns - clk_out3_project_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.036ns  (logic 0.090ns (8.688%)  route 0.946ns (91.312%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.727ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.511ns
    Source Clock Delay      (SCD):    4.347ns
    Clock Pessimism Removal (CPR):    -0.563ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.460ns (routing 0.982ns, distribution 1.478ns)
  Clock Net Delay (Destination): 3.150ns (routing 1.759ns, distribution 1.391ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.079     0.079    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.552     0.631 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.671    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.671 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     1.015    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     1.645 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.218     1.863    project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.887 r  project_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6457, routed)        2.460     4.347    project_1_i/zynq_ultra_ps_e_0_axi_periph/m07_couplers/m07_regslice/inst/w.w_pipe/aclk
    SLICE_X25Y345        FDRE                                         r  project_1_i/zynq_ultra_ps_e_0_axi_periph/m07_couplers/m07_regslice/inst/w.w_pipe/m_payload_i_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y345        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.058     4.405 r  project_1_i/zynq_ultra_ps_e_0_axi_periph/m07_couplers/m07_regslice/inst/w.w_pipe/m_payload_i_reg[34]/Q
                         net (fo=8, routed)           0.937     5.342    project_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/s_axi_CNTRL_WSTRB[2]
    SLICE_X25Y347        LUT3 (Prop_D5LUT_SLICEL_I1_O)
                                                      0.032     5.374 r  project_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/int_num_blocks_V[17]_i_1/O
                         net (fo=1, routed)           0.009     5.383    project_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/int_num_blocks_V[17]_i_1_n_0
    SLICE_X25Y347        FDRE                                         r  project_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/int_num_blocks_V_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.100     0.100    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     0.762 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.812    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.812 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.209    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     1.082 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.333    project_1_i/clk_wiz/inst/clk_out2_project_1_clk_wiz_0
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.361 r  project_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=25375, routed)       3.150     4.511    project_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/ap_clk
    SLICE_X25Y347        FDRE                                         r  project_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/int_num_blocks_V_reg[17]/C
                         clock pessimism              0.563     5.074    
                         clock uncertainty            0.180     5.253    
    SLICE_X25Y347        FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.062     5.315    project_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/int_num_blocks_V_reg[17]
  -------------------------------------------------------------------
                         required time                         -5.315    
                         arrival time                           5.383    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 project_1_i/zynq_ultra_ps_e_0_axi_periph/m07_couplers/m07_regslice/inst/w.w_pipe/m_payload_i_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/int_num_blocks_V_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_project_1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_project_1_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_project_1_clk_wiz_0 rise@0.000ns - clk_out3_project_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.076ns  (logic 0.092ns (8.550%)  route 0.984ns (91.450%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.760ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.542ns
    Source Clock Delay      (SCD):    4.345ns
    Clock Pessimism Removal (CPR):    -0.563ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.458ns (routing 0.982ns, distribution 1.476ns)
  Clock Net Delay (Destination): 3.181ns (routing 1.759ns, distribution 1.422ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.079     0.079    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.552     0.631 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.671    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.671 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     1.015    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     1.645 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.218     1.863    project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.887 r  project_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6457, routed)        2.458     4.345    project_1_i/zynq_ultra_ps_e_0_axi_periph/m07_couplers/m07_regslice/inst/w.w_pipe/aclk
    SLICE_X27Y348        FDRE                                         r  project_1_i/zynq_ultra_ps_e_0_axi_periph/m07_couplers/m07_regslice/inst/w.w_pipe/m_payload_i_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y348        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.060     4.405 r  project_1_i/zynq_ultra_ps_e_0_axi_periph/m07_couplers/m07_regslice/inst/w.w_pipe/m_payload_i_reg[27]/Q
                         net (fo=1, routed)           0.975     5.380    project_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/s_axi_CNTRL_WDATA[27]
    SLICE_X26Y348        LUT3 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.032     5.412 r  project_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/int_num_blocks_V[27]_i_1/O
                         net (fo=1, routed)           0.009     5.421    project_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/int_num_blocks_V[27]_i_1_n_0
    SLICE_X26Y348        FDRE                                         r  project_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/int_num_blocks_V_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.100     0.100    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     0.762 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.812    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.812 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.209    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     1.082 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.333    project_1_i/clk_wiz/inst/clk_out2_project_1_clk_wiz_0
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.361 r  project_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=25375, routed)       3.181     4.542    project_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/ap_clk
    SLICE_X26Y348        FDRE                                         r  project_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/int_num_blocks_V_reg[27]/C
                         clock pessimism              0.563     5.105    
                         clock uncertainty            0.180     5.284    
    SLICE_X26Y348        FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.062     5.346    project_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/int_num_blocks_V_reg[27]
  -------------------------------------------------------------------
                         required time                         -5.346    
                         arrival time                           5.421    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 project_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/waddr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/int_gie_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_project_1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_project_1_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_project_1_clk_wiz_0 rise@0.000ns - clk_out3_project_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.062ns  (logic 0.124ns (11.674%)  route 0.938ns (88.326%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.747ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.521ns
    Source Clock Delay      (SCD):    4.336ns
    Clock Pessimism Removal (CPR):    -0.563ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.450ns (routing 0.982ns, distribution 1.468ns)
  Clock Net Delay (Destination): 3.160ns (routing 1.759ns, distribution 1.401ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.079     0.079    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.552     0.631 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.671    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.671 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     1.015    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     1.645 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.218     1.863    project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.887 r  project_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6457, routed)        2.450     4.336    project_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/cntrl_aclk
    SLICE_X26Y335        FDRE                                         r  project_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/waddr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y335        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.058     4.394 r  project_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/waddr_reg[3]/Q
                         net (fo=8, routed)           0.902     5.297    project_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/waddr_reg_n_0_[3]
    SLICE_X27Y343        LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.066     5.363 r  project_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/int_gie_i_1/O
                         net (fo=1, routed)           0.036     5.399    project_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/int_gie_i_1_n_0
    SLICE_X27Y343        FDRE                                         r  project_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/int_gie_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.100     0.100    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     0.762 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.812    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.812 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.209    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     1.082 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.333    project_1_i/clk_wiz/inst/clk_out2_project_1_clk_wiz_0
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.361 r  project_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=25375, routed)       3.160     4.521    project_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/ap_clk
    SLICE_X27Y343        FDRE                                         r  project_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/int_gie_reg/C
                         clock pessimism              0.563     5.084    
                         clock uncertainty            0.180     5.263    
    SLICE_X27Y343        FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.060     5.323    project_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/int_gie_reg
  -------------------------------------------------------------------
                         required time                         -5.323    
                         arrival time                           5.399    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 project_1_i/zynq_ultra_ps_e_0_axi_periph/m03_couplers/m03_regslice/inst/w.w_pipe/m_payload_i_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/enc_op_mon/inst/monitor_CNTRL_s_axi_U/int_num_blocks_V_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_project_1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_project_1_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_project_1_clk_wiz_0 rise@0.000ns - clk_out3_project_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.065ns  (logic 0.122ns (11.455%)  route 0.943ns (88.545%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.747ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.511ns
    Source Clock Delay      (SCD):    4.327ns
    Clock Pessimism Removal (CPR):    -0.563ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.440ns (routing 0.982ns, distribution 1.458ns)
  Clock Net Delay (Destination): 3.150ns (routing 1.759ns, distribution 1.391ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.079     0.079    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.552     0.631 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.671    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.671 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     1.015    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     1.645 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.218     1.863    project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.887 r  project_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6457, routed)        2.440     4.327    project_1_i/zynq_ultra_ps_e_0_axi_periph/m03_couplers/m03_regslice/inst/w.w_pipe/aclk
    SLICE_X29Y329        FDRE                                         r  project_1_i/zynq_ultra_ps_e_0_axi_periph/m03_couplers/m03_regslice/inst/w.w_pipe/m_payload_i_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y329        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.059     4.386 r  project_1_i/zynq_ultra_ps_e_0_axi_periph/m03_couplers/m03_regslice/inst/w.w_pipe/m_payload_i_reg[17]/Q
                         net (fo=1, routed)           0.934     5.320    project_1_i/enc_op_mon/inst/monitor_CNTRL_s_axi_U/s_axi_CNTRL_WDATA[17]
    SLICE_X29Y329        LUT3 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.063     5.383 r  project_1_i/enc_op_mon/inst/monitor_CNTRL_s_axi_U/int_num_blocks_V[17]_i_1/O
                         net (fo=1, routed)           0.009     5.392    project_1_i/enc_op_mon/inst/monitor_CNTRL_s_axi_U/int_num_blocks_V[17]_i_1_n_0
    SLICE_X29Y329        FDRE                                         r  project_1_i/enc_op_mon/inst/monitor_CNTRL_s_axi_U/int_num_blocks_V_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.100     0.100    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     0.762 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.812    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.812 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.209    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     1.082 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.333    project_1_i/clk_wiz/inst/clk_out2_project_1_clk_wiz_0
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.361 r  project_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=25375, routed)       3.150     4.511    project_1_i/enc_op_mon/inst/monitor_CNTRL_s_axi_U/ap_clk
    SLICE_X29Y329        FDRE                                         r  project_1_i/enc_op_mon/inst/monitor_CNTRL_s_axi_U/int_num_blocks_V_reg[17]/C
                         clock pessimism              0.563     5.074    
                         clock uncertainty            0.180     5.253    
    SLICE_X29Y329        FDRE (Hold_DFF2_SLICEL_C_D)
                                                      0.062     5.315    project_1_i/enc_op_mon/inst/monitor_CNTRL_s_axi_U/int_num_blocks_V_reg[17]
  -------------------------------------------------------------------
                         required time                         -5.315    
                         arrival time                           5.392    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 project_1_i/stats/inst/top_CNTRL_s_axi_U/waddr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/stats/inst/top_CNTRL_s_axi_U/int_gie_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_project_1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_project_1_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_project_1_clk_wiz_0 rise@0.000ns - clk_out3_project_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.229ns  (logic 0.081ns (6.592%)  route 1.148ns (93.408%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.910ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.614ns
    Source Clock Delay      (SCD):    4.266ns
    Clock Pessimism Removal (CPR):    -0.563ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.380ns (routing 0.982ns, distribution 1.398ns)
  Clock Net Delay (Destination): 3.253ns (routing 1.759ns, distribution 1.494ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.079     0.079    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.552     0.631 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.671    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.671 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     1.015    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     1.645 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.218     1.863    project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.887 r  project_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6457, routed)        2.380     4.266    project_1_i/stats/inst/top_CNTRL_s_axi_U/cntrl_aclk
    SLICE_X38Y340        FDRE                                         r  project_1_i/stats/inst/top_CNTRL_s_axi_U/waddr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y340        FDRE (Prop_CFF2_SLICEL_C_Q)
                                                      0.059     4.325 r  project_1_i/stats/inst/top_CNTRL_s_axi_U/waddr_reg[3]/Q
                         net (fo=14, routed)          1.126     5.451    project_1_i/stats/inst/top_CNTRL_s_axi_U/waddr_reg_n_0_[3]
    SLICE_X38Y343        LUT5 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.022     5.473 r  project_1_i/stats/inst/top_CNTRL_s_axi_U/int_gie_i_1/O
                         net (fo=1, routed)           0.022     5.495    project_1_i/stats/inst/top_CNTRL_s_axi_U/int_gie_i_1_n_0
    SLICE_X38Y343        FDRE                                         r  project_1_i/stats/inst/top_CNTRL_s_axi_U/int_gie_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.100     0.100    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     0.762 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.812    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.812 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.209    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     1.082 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.333    project_1_i/clk_wiz/inst/clk_out2_project_1_clk_wiz_0
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.361 r  project_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=25375, routed)       3.253     4.614    project_1_i/stats/inst/top_CNTRL_s_axi_U/ap_clk
    SLICE_X38Y343        FDRE                                         r  project_1_i/stats/inst/top_CNTRL_s_axi_U/int_gie_reg/C
                         clock pessimism              0.563     5.177    
                         clock uncertainty            0.180     5.356    
    SLICE_X38Y343        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.060     5.416    project_1_i/stats/inst/top_CNTRL_s_axi_U/int_gie_reg
  -------------------------------------------------------------------
                         required time                         -5.416    
                         arrival time                           5.495    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 project_1_i/data_source/inst/top_CNTRL_s_axi_U/waddr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/data_source/inst/top_CNTRL_s_axi_U/int_dec_keep_V_reg[42]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_project_1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_project_1_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_project_1_clk_wiz_0 rise@0.000ns - clk_out3_project_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.195ns  (logic 0.095ns (7.951%)  route 1.100ns (92.049%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.946ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.645ns
    Source Clock Delay      (SCD):    4.262ns
    Clock Pessimism Removal (CPR):    -0.563ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.375ns (routing 0.982ns, distribution 1.393ns)
  Clock Net Delay (Destination): 3.284ns (routing 1.759ns, distribution 1.525ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.079     0.079    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.552     0.631 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.671    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.671 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     1.015    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     1.645 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.218     1.863    project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.887 r  project_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6457, routed)        2.375     4.262    project_1_i/data_source/inst/top_CNTRL_s_axi_U/cntrl_aclk
    SLICE_X39Y326        FDRE                                         r  project_1_i/data_source/inst/top_CNTRL_s_axi_U/waddr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y326        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.060     4.322 f  project_1_i/data_source/inst/top_CNTRL_s_axi_U/waddr_reg[1]/Q
                         net (fo=4, routed)           0.512     4.834    project_1_i/data_source/inst/top_CNTRL_s_axi_U/waddr_reg_n_0_[1]
    SLICE_X40Y326        LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.035     4.869 r  project_1_i/data_source/inst/top_CNTRL_s_axi_U/int_dec_keep_V[63]_i_1/O
                         net (fo=32, routed)          0.587     5.456    project_1_i/data_source/inst/top_CNTRL_s_axi_U/int_dec_keep_V[63]_i_1_n_0
    SLICE_X42Y326        FDRE                                         r  project_1_i/data_source/inst/top_CNTRL_s_axi_U/int_dec_keep_V_reg[42]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.100     0.100    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     0.762 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.812    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.812 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.209    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     1.082 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.333    project_1_i/clk_wiz/inst/clk_out2_project_1_clk_wiz_0
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.361 r  project_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=25375, routed)       3.284     4.645    project_1_i/data_source/inst/top_CNTRL_s_axi_U/ap_clk
    SLICE_X42Y326        FDRE                                         r  project_1_i/data_source/inst/top_CNTRL_s_axi_U/int_dec_keep_V_reg[42]/C
                         clock pessimism              0.563     5.207    
                         clock uncertainty            0.180     5.387    
    SLICE_X42Y326        FDRE (Hold_DFF2_SLICEM_C_CE)
                                                     -0.013     5.374    project_1_i/data_source/inst/top_CNTRL_s_axi_U/int_dec_keep_V_reg[42]
  -------------------------------------------------------------------
                         required time                         -5.374    
                         arrival time                           5.456    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 project_1_i/zynq_ultra_ps_e_0_axi_periph/m07_couplers/m07_regslice/inst/w.w_pipe/m_payload_i_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/int_num_blocks_V_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_project_1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_project_1_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_project_1_clk_wiz_0 rise@0.000ns - clk_out3_project_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.062ns  (logic 0.090ns (8.479%)  route 0.972ns (91.521%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.737ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.521ns
    Source Clock Delay      (SCD):    4.347ns
    Clock Pessimism Removal (CPR):    -0.563ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.460ns (routing 0.982ns, distribution 1.478ns)
  Clock Net Delay (Destination): 3.160ns (routing 1.759ns, distribution 1.401ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.079     0.079    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.552     0.631 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.671    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.671 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     1.015    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     1.645 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.218     1.863    project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.887 r  project_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6457, routed)        2.460     4.347    project_1_i/zynq_ultra_ps_e_0_axi_periph/m07_couplers/m07_regslice/inst/w.w_pipe/aclk
    SLICE_X25Y345        FDRE                                         r  project_1_i/zynq_ultra_ps_e_0_axi_periph/m07_couplers/m07_regslice/inst/w.w_pipe/m_payload_i_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y345        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.058     4.405 r  project_1_i/zynq_ultra_ps_e_0_axi_periph/m07_couplers/m07_regslice/inst/w.w_pipe/m_payload_i_reg[34]/Q
                         net (fo=8, routed)           0.963     5.367    project_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/s_axi_CNTRL_WSTRB[2]
    SLICE_X25Y346        LUT3 (Prop_C5LUT_SLICEL_I1_O)
                                                      0.032     5.399 r  project_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/int_num_blocks_V[23]_i_1/O
                         net (fo=1, routed)           0.009     5.408    project_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/int_num_blocks_V[23]_i_1_n_0
    SLICE_X25Y346        FDRE                                         r  project_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/int_num_blocks_V_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.100     0.100    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     0.762 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.812    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.812 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.209    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     1.082 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.333    project_1_i/clk_wiz/inst/clk_out2_project_1_clk_wiz_0
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.361 r  project_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=25375, routed)       3.160     4.521    project_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/ap_clk
    SLICE_X25Y346        FDRE                                         r  project_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/int_num_blocks_V_reg[23]/C
                         clock pessimism              0.563     5.084    
                         clock uncertainty            0.180     5.263    
    SLICE_X25Y346        FDRE (Hold_CFF2_SLICEL_C_D)
                                                      0.062     5.325    project_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/int_num_blocks_V_reg[23]
  -------------------------------------------------------------------
                         required time                         -5.325    
                         arrival time                           5.408    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 project_1_i/zynq_ultra_ps_e_0_axi_periph/m00_couplers/m00_regslice/inst/w.w_pipe/m_payload_i_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/data_source/inst/top_CNTRL_s_axi_U/int_num_blocks_V_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_project_1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_project_1_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_project_1_clk_wiz_0 rise@0.000ns - clk_out3_project_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.075ns  (logic 0.097ns (9.022%)  route 0.978ns (90.978%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.750ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.489ns
    Source Clock Delay      (SCD):    4.302ns
    Clock Pessimism Removal (CPR):    -0.563ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.415ns (routing 0.982ns, distribution 1.433ns)
  Clock Net Delay (Destination): 3.128ns (routing 1.759ns, distribution 1.369ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.079     0.079    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.552     0.631 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.671    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.671 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     1.015    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     1.645 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.218     1.863    project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.887 r  project_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6457, routed)        2.415     4.302    project_1_i/zynq_ultra_ps_e_0_axi_periph/m00_couplers/m00_regslice/inst/w.w_pipe/aclk
    SLICE_X36Y331        FDRE                                         r  project_1_i/zynq_ultra_ps_e_0_axi_periph/m00_couplers/m00_regslice/inst/w.w_pipe/m_payload_i_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y331        FDRE (Prop_GFF2_SLICEL_C_Q)
                                                      0.060     4.362 r  project_1_i/zynq_ultra_ps_e_0_axi_periph/m00_couplers/m00_regslice/inst/w.w_pipe/m_payload_i_reg[26]/Q
                         net (fo=7, routed)           0.966     5.328    project_1_i/data_source/inst/top_CNTRL_s_axi_U/s_axi_CNTRL_WDATA[26]
    SLICE_X37Y332        LUT3 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.037     5.365 r  project_1_i/data_source/inst/top_CNTRL_s_axi_U/int_num_blocks_V[26]_i_1/O
                         net (fo=1, routed)           0.012     5.377    project_1_i/data_source/inst/top_CNTRL_s_axi_U/int_num_blocks_V0[26]
    SLICE_X37Y332        FDRE                                         r  project_1_i/data_source/inst/top_CNTRL_s_axi_U/int_num_blocks_V_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.100     0.100    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     0.762 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.812    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.812 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.209    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     1.082 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.333    project_1_i/clk_wiz/inst/clk_out2_project_1_clk_wiz_0
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.361 r  project_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=25375, routed)       3.128     4.489    project_1_i/data_source/inst/top_CNTRL_s_axi_U/ap_clk
    SLICE_X37Y332        FDRE                                         r  project_1_i/data_source/inst/top_CNTRL_s_axi_U/int_num_blocks_V_reg[26]/C
                         clock pessimism              0.563     5.052    
                         clock uncertainty            0.180     5.231    
    SLICE_X37Y332        FDRE (Hold_CFF2_SLICEM_C_D)
                                                      0.062     5.293    project_1_i/data_source/inst/top_CNTRL_s_axi_U/int_num_blocks_V_reg[26]
  -------------------------------------------------------------------
                         required time                         -5.293    
                         arrival time                           5.377    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 project_1_i/zynq_ultra_ps_e_0_axi_periph/m07_couplers/m07_regslice/inst/w.w_pipe/m_payload_i_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/int_num_blocks_V_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_project_1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             clk_out2_project_1_clk_wiz_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out2_project_1_clk_wiz_0 rise@0.000ns - clk_out3_project_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.052ns  (logic 0.093ns (8.841%)  route 0.959ns (91.159%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.727ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.511ns
    Source Clock Delay      (SCD):    4.347ns
    Clock Pessimism Removal (CPR):    -0.563ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.460ns (routing 0.982ns, distribution 1.478ns)
  Clock Net Delay (Destination): 3.150ns (routing 1.759ns, distribution 1.391ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.079     0.079    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.552     0.631 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.671    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.671 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     1.015    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     1.645 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.218     1.863    project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.887 r  project_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6457, routed)        2.460     4.347    project_1_i/zynq_ultra_ps_e_0_axi_periph/m07_couplers/m07_regslice/inst/w.w_pipe/aclk
    SLICE_X25Y345        FDRE                                         r  project_1_i/zynq_ultra_ps_e_0_axi_periph/m07_couplers/m07_regslice/inst/w.w_pipe/m_payload_i_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y345        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.058     4.405 r  project_1_i/zynq_ultra_ps_e_0_axi_periph/m07_couplers/m07_regslice/inst/w.w_pipe/m_payload_i_reg[34]/Q
                         net (fo=8, routed)           0.937     5.342    project_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/s_axi_CNTRL_WSTRB[2]
    SLICE_X25Y347        LUT3 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.035     5.377 r  project_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/int_num_blocks_V[16]_i_1/O
                         net (fo=1, routed)           0.022     5.399    project_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/int_num_blocks_V[16]_i_1_n_0
    SLICE_X25Y347        FDRE                                         r  project_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/int_num_blocks_V_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.100     0.100    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     0.762 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.812    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.812 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.209    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     1.082 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.333    project_1_i/clk_wiz/inst/clk_out2_project_1_clk_wiz_0
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.361 r  project_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=25375, routed)       3.150     4.511    project_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/ap_clk
    SLICE_X25Y347        FDRE                                         r  project_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/int_num_blocks_V_reg[16]/C
                         clock pessimism              0.563     5.074    
                         clock uncertainty            0.180     5.253    
    SLICE_X25Y347        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.060     5.313    project_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/int_num_blocks_V_reg[16]
  -------------------------------------------------------------------
                         required time                         -5.313    
                         arrival time                           5.399    
  -------------------------------------------------------------------
                         slack                                  0.085    





---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  clk_out3_project_1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        9.531ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9.531ns  (required time - arrival time)
  Source:                 project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_project_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.494ns  (logic 0.078ns (15.789%)  route 0.416ns (84.211%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y22                                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X24Y22         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     0.078 r  project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.416     0.494    project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X24Y22         FDRE                                         r  project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X24Y22         FDRE (Setup_GFF2_SLICEM_C_D)
                                                      0.025    10.025    project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         10.025    
                         arrival time                          -0.494    
  -------------------------------------------------------------------
                         slack                                  9.531    

Slack (MET) :             9.551ns  (required time - arrival time)
  Source:                 project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_project_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.474ns  (logic 0.079ns (16.667%)  route 0.395ns (83.333%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y23                                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X25Y23         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     0.079 r  project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.395     0.474    project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X25Y22         FDRE                                         r  project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X25Y22         FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025    10.025    project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                         10.025    
                         arrival time                          -0.474    
  -------------------------------------------------------------------
                         slack                                  9.551    

Slack (MET) :             9.574ns  (required time - arrival time)
  Source:                 project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_project_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.451ns  (logic 0.079ns (17.517%)  route 0.372ns (82.483%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y19                                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
    SLICE_X26Y19         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     0.079 r  project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.372     0.451    project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X27Y17         FDRE                                         r  project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X27Y17         FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025    10.025    project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]
  -------------------------------------------------------------------
                         required time                         10.025    
                         arrival time                          -0.451    
  -------------------------------------------------------------------
                         slack                                  9.574    

Slack (MET) :             9.575ns  (required time - arrival time)
  Source:                 project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_project_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.450ns  (logic 0.080ns (17.778%)  route 0.370ns (82.222%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y31                                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X26Y31         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     0.080 r  project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.370     0.450    project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X24Y30         FDRE                                         r  project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X24Y30         FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025    10.025    project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         10.025    
                         arrival time                          -0.450    
  -------------------------------------------------------------------
                         slack                                  9.575    

Slack (MET) :             9.591ns  (required time - arrival time)
  Source:                 project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_project_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.434ns  (logic 0.077ns (17.742%)  route 0.357ns (82.258%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y15                                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X24Y15         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     0.077 r  project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.357     0.434    project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X24Y15         FDRE                                         r  project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X24Y15         FDRE (Setup_GFF2_SLICEM_C_D)
                                                      0.025    10.025    project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         10.025    
                         arrival time                          -0.434    
  -------------------------------------------------------------------
                         slack                                  9.591    

Slack (MET) :             9.638ns  (required time - arrival time)
  Source:                 project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_project_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.387ns  (logic 0.079ns (20.413%)  route 0.308ns (79.587%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y10                                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
    SLICE_X24Y10         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     0.079 r  project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.308     0.387    project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X24Y10         FDRE                                         r  project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X24Y10         FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025    10.025    project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]
  -------------------------------------------------------------------
                         required time                         10.025    
                         arrival time                          -0.387    
  -------------------------------------------------------------------
                         slack                                  9.638    

Slack (MET) :             9.653ns  (required time - arrival time)
  Source:                 project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_project_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.372ns  (logic 0.080ns (21.505%)  route 0.292ns (78.495%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y23                                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X25Y23         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     0.080 r  project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.292     0.372    project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X25Y23         FDRE                                         r  project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X25Y23         FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025    10.025    project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         10.025    
                         arrival time                          -0.372    
  -------------------------------------------------------------------
                         slack                                  9.653    

Slack (MET) :             9.653ns  (required time - arrival time)
  Source:                 project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_project_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.372ns  (logic 0.080ns (21.505%)  route 0.292ns (78.495%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y17                                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X25Y17         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     0.080 r  project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.292     0.372    project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X25Y17         FDRE                                         r  project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X25Y17         FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025    10.025    project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         10.025    
                         arrival time                          -0.372    
  -------------------------------------------------------------------
                         slack                                  9.653    

Slack (MET) :             9.659ns  (required time - arrival time)
  Source:                 project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_project_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.366ns  (logic 0.076ns (20.765%)  route 0.290ns (79.235%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y19                                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X27Y19         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     0.076 r  project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.290     0.366    project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X27Y18         FDRE                                         r  project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X27Y18         FDRE (Setup_DFF2_SLICEM_C_D)
                                                      0.025    10.025    project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         10.025    
                         arrival time                          -0.366    
  -------------------------------------------------------------------
                         slack                                  9.659    

Slack (MET) :             9.724ns  (required time - arrival time)
  Source:                 project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_project_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        0.301ns  (logic 0.080ns (26.578%)  route 0.221ns (73.422%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y19                                      0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X26Y19         FDRE (Prop_HFF2_SLICEL_C_Q)
                                                      0.080     0.080 r  project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.221     0.301    project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[1]
    SLICE_X26Y19         FDRE                                         r  project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X26Y19         FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.025    10.025    project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                         10.025    
                         arrival time                          -0.301    
  -------------------------------------------------------------------
                         slack                                  9.724    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_project_1_clk_wiz_0
  To Clock:  clk_out3_project_1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.601ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.037ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.601ns  (required time - arrival time)
  Source:                 project_1_i/data_source/inst/top_CNTRL_s_axi_U/int_snr_V_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_project_1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            project_1_i/data_source/inst/top_CNTRL_s_axi_U/rdata_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_project_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out3_project_1_clk_wiz_0 rise@10.000ns - clk_out2_project_1_clk_wiz_0 rise@6.667ns)
  Data Path Delay:        1.631ns  (logic 0.517ns (31.692%)  route 1.114ns (68.308%))
  Logic Levels:           4  (LUT5=2 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.946ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.257ns = ( 14.257 - 10.000 ) 
    Source Clock Delay      (SCD):    4.640ns = ( 11.307 - 6.667 ) 
    Clock Pessimism Removal (CPR):    -0.563ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      3.279ns (routing 1.759ns, distribution 1.520ns)
  Clock Net Delay (Destination): 2.370ns (routing 0.982ns, distribution 1.388ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_project_1_clk_wiz_0 rise edge)
                                                      6.667     6.667 r  
    AM15                                              0.000     6.667 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.100     6.767    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     7.429 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     7.479    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.479 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     7.876    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     7.749 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     8.000    project_1_i/clk_wiz/inst/clk_out2_project_1_clk_wiz_0
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     8.028 r  project_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=25375, routed)       3.279    11.307    project_1_i/data_source/inst/top_CNTRL_s_axi_U/ap_clk
    SLICE_X43Y333        FDRE                                         r  project_1_i/data_source/inst/top_CNTRL_s_axi_U/int_snr_V_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y333        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081    11.388 r  project_1_i/data_source/inst/top_CNTRL_s_axi_U/int_snr_V_reg[5]/Q
                         net (fo=3, routed)           0.435    11.823    project_1_i/data_source/inst/top_CNTRL_s_axi_U/int_snr_V_reg[16]_0[5]
    SLICE_X44Y325        LUT5 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.099    11.922 r  project_1_i/data_source/inst/top_CNTRL_s_axi_U/rdata[5]_i_8/O
                         net (fo=1, routed)           0.010    11.932    project_1_i/data_source/inst/top_CNTRL_s_axi_U/rdata[5]_i_8_n_0
    SLICE_X44Y325        MUXF7 (Prop_F7MUX_GH_SLICEL_I0_O)
                                                      0.064    11.996 r  project_1_i/data_source/inst/top_CNTRL_s_axi_U/rdata_reg[5]_i_6/O
                         net (fo=1, routed)           0.289    12.285    project_1_i/data_source/inst/top_CNTRL_s_axi_U/rdata_reg[5]_i_6_n_0
    SLICE_X43Y328        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.149    12.434 r  project_1_i/data_source/inst/top_CNTRL_s_axi_U/rdata[5]_i_2/O
                         net (fo=1, routed)           0.187    12.621    project_1_i/data_source/inst/top_CNTRL_s_axi_U/rdata[5]_i_2_n_0
    SLICE_X38Y328        LUT5 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.124    12.745 r  project_1_i/data_source/inst/top_CNTRL_s_axi_U/rdata[5]_i_1/O
                         net (fo=1, routed)           0.193    12.938    project_1_i/data_source/inst/top_CNTRL_s_axi_U/rdata[5]
    SLICE_X38Y328        FDRE                                         r  project_1_i/data_source/inst/top_CNTRL_s_axi_U/rdata_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AM15                                              0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.079    10.079    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.552    10.631 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.671    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.671 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    11.015    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    11.645 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.218    11.863    project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.887 r  project_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6457, routed)        2.370    14.257    project_1_i/data_source/inst/top_CNTRL_s_axi_U/cntrl_aclk
    SLICE_X38Y328        FDRE                                         r  project_1_i/data_source/inst/top_CNTRL_s_axi_U/rdata_reg[5]/C
                         clock pessimism             -0.563    13.694    
                         clock uncertainty           -0.180    13.514    
    SLICE_X38Y328        FDRE (Setup_HFF2_SLICEL_C_D)
                                                      0.025    13.539    project_1_i/data_source/inst/top_CNTRL_s_axi_U/rdata_reg[5]
  -------------------------------------------------------------------
                         required time                         13.539    
                         arrival time                         -12.938    
  -------------------------------------------------------------------
                         slack                                  0.601    

Slack (MET) :             0.671ns  (required time - arrival time)
  Source:                 project_1_i/stats/inst/top_CNTRL_s_axi_U/int_mask_V_reg[57]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_project_1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            project_1_i/stats/inst/top_CNTRL_s_axi_U/rdata_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_project_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out3_project_1_clk_wiz_0 rise@10.000ns - clk_out2_project_1_clk_wiz_0 rise@6.667ns)
  Data Path Delay:        1.753ns  (logic 0.314ns (17.916%)  route 1.439ns (82.084%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.755ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.322ns = ( 14.322 - 10.000 ) 
    Source Clock Delay      (SCD):    4.514ns = ( 11.181 - 6.667 ) 
    Clock Pessimism Removal (CPR):    -0.563ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      3.153ns (routing 1.759ns, distribution 1.394ns)
  Clock Net Delay (Destination): 2.435ns (routing 0.982ns, distribution 1.453ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_project_1_clk_wiz_0 rise edge)
                                                      6.667     6.667 r  
    AM15                                              0.000     6.667 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.100     6.767    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     7.429 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     7.479    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.479 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     7.876    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     7.749 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     8.000    project_1_i/clk_wiz/inst/clk_out2_project_1_clk_wiz_0
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     8.028 r  project_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=25375, routed)       3.153    11.181    project_1_i/stats/inst/top_CNTRL_s_axi_U/ap_clk
    SLICE_X37Y343        FDRE                                         r  project_1_i/stats/inst/top_CNTRL_s_axi_U/int_mask_V_reg[57]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y343        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.078    11.259 r  project_1_i/stats/inst/top_CNTRL_s_axi_U/int_mask_V_reg[57]/Q
                         net (fo=3, routed)           0.612    11.870    project_1_i/stats/inst/top_CNTRL_s_axi_U/mask_V[57]
    SLICE_X40Y342        LUT4 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.147    12.017 r  project_1_i/stats/inst/top_CNTRL_s_axi_U/rdata[25]_i_6/O
                         net (fo=1, routed)           0.207    12.224    project_1_i/stats/inst/top_CNTRL_s_axi_U/rdata[25]_i_6_n_0
    SLICE_X42Y342        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.053    12.277 r  project_1_i/stats/inst/top_CNTRL_s_axi_U/rdata[25]_i_3/O
                         net (fo=1, routed)           0.571    12.848    project_1_i/stats/inst/top_CNTRL_s_axi_U/rdata[25]_i_3_n_0
    SLICE_X33Y343        LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.036    12.884 r  project_1_i/stats/inst/top_CNTRL_s_axi_U/rdata[25]_i_1/O
                         net (fo=1, routed)           0.049    12.933    project_1_i/stats/inst/top_CNTRL_s_axi_U/rdata[25]_i_1_n_0
    SLICE_X33Y343        FDRE                                         r  project_1_i/stats/inst/top_CNTRL_s_axi_U/rdata_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AM15                                              0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.079    10.079    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.552    10.631 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.671    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.671 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    11.015    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    11.645 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.218    11.863    project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.887 r  project_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6457, routed)        2.435    14.322    project_1_i/stats/inst/top_CNTRL_s_axi_U/cntrl_aclk
    SLICE_X33Y343        FDRE                                         r  project_1_i/stats/inst/top_CNTRL_s_axi_U/rdata_reg[25]/C
                         clock pessimism             -0.563    13.759    
                         clock uncertainty           -0.180    13.579    
    SLICE_X33Y343        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025    13.604    project_1_i/stats/inst/top_CNTRL_s_axi_U/rdata_reg[25]
  -------------------------------------------------------------------
                         required time                         13.604    
                         arrival time                         -12.933    
  -------------------------------------------------------------------
                         slack                                  0.671    

Slack (MET) :             0.678ns  (required time - arrival time)
  Source:                 project_1_i/stats/inst/top_CNTRL_s_axi_U/int_block_cnt_V_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_project_1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            project_1_i/stats/inst/top_CNTRL_s_axi_U/rdata_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_project_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out3_project_1_clk_wiz_0 rise@10.000ns - clk_out2_project_1_clk_wiz_0 rise@6.667ns)
  Data Path Delay:        1.552ns  (logic 0.292ns (18.814%)  route 1.260ns (81.186%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.948ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.265ns = ( 14.265 - 10.000 ) 
    Source Clock Delay      (SCD):    4.651ns = ( 11.318 - 6.667 ) 
    Clock Pessimism Removal (CPR):    -0.563ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      3.290ns (routing 1.759ns, distribution 1.531ns)
  Clock Net Delay (Destination): 2.379ns (routing 0.982ns, distribution 1.397ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_project_1_clk_wiz_0 rise edge)
                                                      6.667     6.667 r  
    AM15                                              0.000     6.667 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.100     6.767    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     7.429 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     7.479    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.479 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     7.876    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     7.749 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     8.000    project_1_i/clk_wiz/inst/clk_out2_project_1_clk_wiz_0
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     8.028 r  project_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=25375, routed)       3.290    11.318    project_1_i/stats/inst/top_CNTRL_s_axi_U/ap_clk
    SLICE_X39Y347        FDRE                                         r  project_1_i/stats/inst/top_CNTRL_s_axi_U/int_block_cnt_V_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y347        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.078    11.396 r  project_1_i/stats/inst/top_CNTRL_s_axi_U/int_block_cnt_V_reg[19]/Q
                         net (fo=1, routed)           0.610    12.006    project_1_i/stats/inst/top_CNTRL_s_axi_U/int_block_cnt_V[19]
    SLICE_X33Y353        LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.035    12.041 r  project_1_i/stats/inst/top_CNTRL_s_axi_U/rdata[19]_i_7/O
                         net (fo=1, routed)           0.041    12.082    project_1_i/stats/inst/top_CNTRL_s_axi_U/rdata[19]_i_7_n_0
    SLICE_X33Y353        LUT6 (Prop_B6LUT_SLICEL_I5_O)
                                                      0.090    12.172 r  project_1_i/stats/inst/top_CNTRL_s_axi_U/rdata[19]_i_4/O
                         net (fo=1, routed)           0.560    12.732    project_1_i/stats/inst/top_CNTRL_s_axi_U/rdata[19]_i_4_n_0
    SLICE_X40Y341        LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.089    12.821 r  project_1_i/stats/inst/top_CNTRL_s_axi_U/rdata[19]_i_1/O
                         net (fo=1, routed)           0.049    12.870    project_1_i/stats/inst/top_CNTRL_s_axi_U/rdata[19]_i_1_n_0
    SLICE_X40Y341        FDRE                                         r  project_1_i/stats/inst/top_CNTRL_s_axi_U/rdata_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AM15                                              0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.079    10.079    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.552    10.631 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.671    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.671 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    11.015    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    11.645 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.218    11.863    project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.887 r  project_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6457, routed)        2.379    14.265    project_1_i/stats/inst/top_CNTRL_s_axi_U/cntrl_aclk
    SLICE_X40Y341        FDRE                                         r  project_1_i/stats/inst/top_CNTRL_s_axi_U/rdata_reg[19]/C
                         clock pessimism             -0.563    13.703    
                         clock uncertainty           -0.180    13.523    
    SLICE_X40Y341        FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025    13.548    project_1_i/stats/inst/top_CNTRL_s_axi_U/rdata_reg[19]
  -------------------------------------------------------------------
                         required time                         13.548    
                         arrival time                         -12.870    
  -------------------------------------------------------------------
                         slack                                  0.678    

Slack (MET) :             0.747ns  (required time - arrival time)
  Source:                 project_1_i/stats/inst/top_CNTRL_s_axi_U/int_block_cnt_V_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_project_1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            project_1_i/stats/inst/top_CNTRL_s_axi_U/rdata_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_project_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out3_project_1_clk_wiz_0 rise@10.000ns - clk_out2_project_1_clk_wiz_0 rise@6.667ns)
  Data Path Delay:        1.543ns  (logic 0.416ns (26.960%)  route 1.127ns (73.040%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.888ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.325ns = ( 14.325 - 10.000 ) 
    Source Clock Delay      (SCD):    4.651ns = ( 11.318 - 6.667 ) 
    Clock Pessimism Removal (CPR):    -0.563ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      3.290ns (routing 1.759ns, distribution 1.531ns)
  Clock Net Delay (Destination): 2.439ns (routing 0.982ns, distribution 1.457ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_project_1_clk_wiz_0 rise edge)
                                                      6.667     6.667 r  
    AM15                                              0.000     6.667 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.100     6.767    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     7.429 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     7.479    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.479 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     7.876    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     7.749 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     8.000    project_1_i/clk_wiz/inst/clk_out2_project_1_clk_wiz_0
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     8.028 r  project_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=25375, routed)       3.290    11.318    project_1_i/stats/inst/top_CNTRL_s_axi_U/ap_clk
    SLICE_X39Y347        FDRE                                         r  project_1_i/stats/inst/top_CNTRL_s_axi_U/int_block_cnt_V_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y347        FDRE (Prop_CFF2_SLICEM_C_Q)
                                                      0.077    11.395 r  project_1_i/stats/inst/top_CNTRL_s_axi_U/int_block_cnt_V_reg[23]/Q
                         net (fo=1, routed)           0.768    12.163    project_1_i/stats/inst/top_CNTRL_s_axi_U/int_block_cnt_V[23]
    SLICE_X34Y349        LUT6 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.150    12.313 r  project_1_i/stats/inst/top_CNTRL_s_axi_U/rdata[23]_i_7/O
                         net (fo=1, routed)           0.044    12.357    project_1_i/stats/inst/top_CNTRL_s_axi_U/rdata[23]_i_7_n_0
    SLICE_X34Y349        LUT6 (Prop_B6LUT_SLICEM_I5_O)
                                                      0.089    12.446 r  project_1_i/stats/inst/top_CNTRL_s_axi_U/rdata[23]_i_4/O
                         net (fo=1, routed)           0.256    12.702    project_1_i/stats/inst/top_CNTRL_s_axi_U/rdata[23]_i_4_n_0
    SLICE_X34Y341        LUT6 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.100    12.802 r  project_1_i/stats/inst/top_CNTRL_s_axi_U/rdata[23]_i_1/O
                         net (fo=1, routed)           0.059    12.861    project_1_i/stats/inst/top_CNTRL_s_axi_U/rdata[23]_i_1_n_0
    SLICE_X34Y341        FDRE                                         r  project_1_i/stats/inst/top_CNTRL_s_axi_U/rdata_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AM15                                              0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.079    10.079    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.552    10.631 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.671    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.671 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    11.015    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    11.645 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.218    11.863    project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.887 r  project_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6457, routed)        2.439    14.325    project_1_i/stats/inst/top_CNTRL_s_axi_U/cntrl_aclk
    SLICE_X34Y341        FDRE                                         r  project_1_i/stats/inst/top_CNTRL_s_axi_U/rdata_reg[23]/C
                         clock pessimism             -0.563    13.763    
                         clock uncertainty           -0.180    13.583    
    SLICE_X34Y341        FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.025    13.608    project_1_i/stats/inst/top_CNTRL_s_axi_U/rdata_reg[23]
  -------------------------------------------------------------------
                         required time                         13.608    
                         arrival time                         -12.861    
  -------------------------------------------------------------------
                         slack                                  0.747    

Slack (MET) :             0.750ns  (required time - arrival time)
  Source:                 project_1_i/data_source/inst/top_CNTRL_s_axi_U/int_enc_ctrl_word_V_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_project_1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            project_1_i/data_source/inst/top_CNTRL_s_axi_U/rdata_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_project_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out3_project_1_clk_wiz_0 rise@10.000ns - clk_out2_project_1_clk_wiz_0 rise@6.667ns)
  Data Path Delay:        1.502ns  (logic 0.527ns (35.087%)  route 0.975ns (64.913%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.927ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.248ns = ( 14.248 - 10.000 ) 
    Source Clock Delay      (SCD):    4.612ns = ( 11.279 - 6.667 ) 
    Clock Pessimism Removal (CPR):    -0.563ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      3.251ns (routing 1.759ns, distribution 1.492ns)
  Clock Net Delay (Destination): 2.361ns (routing 0.982ns, distribution 1.379ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_project_1_clk_wiz_0 rise edge)
                                                      6.667     6.667 r  
    AM15                                              0.000     6.667 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.100     6.767    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     7.429 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     7.479    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.479 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     7.876    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     7.749 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     8.000    project_1_i/clk_wiz/inst/clk_out2_project_1_clk_wiz_0
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     8.028 r  project_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=25375, routed)       3.251    11.279    project_1_i/data_source/inst/top_CNTRL_s_axi_U/ap_clk
    SLICE_X39Y332        FDRE                                         r  project_1_i/data_source/inst/top_CNTRL_s_axi_U/int_enc_ctrl_word_V_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y332        FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.080    11.359 r  project_1_i/data_source/inst/top_CNTRL_s_axi_U/int_enc_ctrl_word_V_reg[8]/Q
                         net (fo=3, routed)           0.411    11.770    project_1_i/data_source/inst/top_CNTRL_s_axi_U/int_enc_ctrl_word_V_reg[39]_0[8]
    SLICE_X43Y333        LUT5 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.051    11.821 r  project_1_i/data_source/inst/top_CNTRL_s_axi_U/rdata[8]_i_7/O
                         net (fo=1, routed)           0.108    11.929    project_1_i/data_source/inst/top_CNTRL_s_axi_U/rdata[8]_i_7_n_0
    SLICE_X43Y333        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.149    12.078 f  project_1_i/data_source/inst/top_CNTRL_s_axi_U/rdata[8]_i_4/O
                         net (fo=1, routed)           0.251    12.329    project_1_i/data_source/inst/top_CNTRL_s_axi_U/rdata[8]_i_4_n_0
    SLICE_X41Y332        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.123    12.452 f  project_1_i/data_source/inst/top_CNTRL_s_axi_U/rdata[8]_i_2/O
                         net (fo=1, routed)           0.157    12.609    project_1_i/data_source/inst/top_CNTRL_s_axi_U/rdata[8]_i_2_n_0
    SLICE_X40Y330        LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.124    12.733 r  project_1_i/data_source/inst/top_CNTRL_s_axi_U/rdata[8]_i_1/O
                         net (fo=1, routed)           0.048    12.781    project_1_i/data_source/inst/top_CNTRL_s_axi_U/rdata[8]
    SLICE_X40Y330        FDRE                                         r  project_1_i/data_source/inst/top_CNTRL_s_axi_U/rdata_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AM15                                              0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.079    10.079    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.552    10.631 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.671    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.671 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    11.015    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    11.645 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.218    11.863    project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.887 r  project_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6457, routed)        2.361    14.248    project_1_i/data_source/inst/top_CNTRL_s_axi_U/cntrl_aclk
    SLICE_X40Y330        FDRE                                         r  project_1_i/data_source/inst/top_CNTRL_s_axi_U/rdata_reg[8]/C
                         clock pessimism             -0.563    13.685    
                         clock uncertainty           -0.180    13.505    
    SLICE_X40Y330        FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.025    13.530    project_1_i/data_source/inst/top_CNTRL_s_axi_U/rdata_reg[8]
  -------------------------------------------------------------------
                         required time                         13.530    
                         arrival time                         -12.781    
  -------------------------------------------------------------------
                         slack                                  0.750    

Slack (MET) :             0.768ns  (required time - arrival time)
  Source:                 project_1_i/stats/inst/top_CNTRL_s_axi_U/int_cor_blerr_V_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_project_1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            project_1_i/stats/inst/top_CNTRL_s_axi_U/rdata_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_project_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out3_project_1_clk_wiz_0 rise@10.000ns - clk_out2_project_1_clk_wiz_0 rise@6.667ns)
  Data Path Delay:        1.642ns  (logic 0.297ns (18.088%)  route 1.345ns (81.912%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.768ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.316ns = ( 14.316 - 10.000 ) 
    Source Clock Delay      (SCD):    4.522ns = ( 11.189 - 6.667 ) 
    Clock Pessimism Removal (CPR):    -0.563ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      3.161ns (routing 1.759ns, distribution 1.402ns)
  Clock Net Delay (Destination): 2.430ns (routing 0.982ns, distribution 1.448ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_project_1_clk_wiz_0 rise edge)
                                                      6.667     6.667 r  
    AM15                                              0.000     6.667 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.100     6.767    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     7.429 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     7.479    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.479 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     7.876    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     7.749 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     8.000    project_1_i/clk_wiz/inst/clk_out2_project_1_clk_wiz_0
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     8.028 r  project_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=25375, routed)       3.161    11.189    project_1_i/stats/inst/top_CNTRL_s_axi_U/ap_clk
    SLICE_X30Y351        FDRE                                         r  project_1_i/stats/inst/top_CNTRL_s_axi_U/int_cor_blerr_V_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y351        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077    11.266 r  project_1_i/stats/inst/top_CNTRL_s_axi_U/int_cor_blerr_V_reg[16]/Q
                         net (fo=1, routed)           1.070    12.336    project_1_i/stats/inst/top_CNTRL_s_axi_U/int_cor_blerr_V[16]
    SLICE_X36Y350        LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.097    12.433 r  project_1_i/stats/inst/top_CNTRL_s_axi_U/rdata[16]_i_4/O
                         net (fo=1, routed)           0.225    12.658    project_1_i/stats/inst/top_CNTRL_s_axi_U/rdata[16]_i_4_n_0
    SLICE_X36Y341        LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.123    12.781 r  project_1_i/stats/inst/top_CNTRL_s_axi_U/rdata[16]_i_1/O
                         net (fo=1, routed)           0.050    12.831    project_1_i/stats/inst/top_CNTRL_s_axi_U/rdata[16]_i_1_n_0
    SLICE_X36Y341        FDRE                                         r  project_1_i/stats/inst/top_CNTRL_s_axi_U/rdata_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AM15                                              0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.079    10.079    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.552    10.631 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.671    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.671 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    11.015    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    11.645 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.218    11.863    project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.887 r  project_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6457, routed)        2.430    14.316    project_1_i/stats/inst/top_CNTRL_s_axi_U/cntrl_aclk
    SLICE_X36Y341        FDRE                                         r  project_1_i/stats/inst/top_CNTRL_s_axi_U/rdata_reg[16]/C
                         clock pessimism             -0.563    13.754    
                         clock uncertainty           -0.180    13.574    
    SLICE_X36Y341        FDRE (Setup_CFF_SLICEL_C_D)
                                                      0.025    13.599    project_1_i/stats/inst/top_CNTRL_s_axi_U/rdata_reg[16]
  -------------------------------------------------------------------
                         required time                         13.599    
                         arrival time                         -12.831    
  -------------------------------------------------------------------
                         slack                                  0.768    

Slack (MET) :             0.775ns  (required time - arrival time)
  Source:                 project_1_i/data_source/inst/top_CNTRL_s_axi_U/int_dec_keep_V_reg[62]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_project_1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            project_1_i/data_source/inst/top_CNTRL_s_axi_U/rdata_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_project_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out3_project_1_clk_wiz_0 rise@10.000ns - clk_out2_project_1_clk_wiz_0 rise@6.667ns)
  Data Path Delay:        1.651ns  (logic 0.344ns (20.832%)  route 1.307ns (79.168%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.752ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.303ns = ( 14.303 - 10.000 ) 
    Source Clock Delay      (SCD):    4.492ns = ( 11.159 - 6.667 ) 
    Clock Pessimism Removal (CPR):    -0.563ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      3.131ns (routing 1.759ns, distribution 1.372ns)
  Clock Net Delay (Destination): 2.416ns (routing 0.982ns, distribution 1.434ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_project_1_clk_wiz_0 rise edge)
                                                      6.667     6.667 r  
    AM15                                              0.000     6.667 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.100     6.767    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     7.429 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     7.479    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.479 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     7.876    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     7.749 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     8.000    project_1_i/clk_wiz/inst/clk_out2_project_1_clk_wiz_0
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     8.028 r  project_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=25375, routed)       3.131    11.159    project_1_i/data_source/inst/top_CNTRL_s_axi_U/ap_clk
    SLICE_X36Y332        FDRE                                         r  project_1_i/data_source/inst/top_CNTRL_s_axi_U/int_dec_keep_V_reg[62]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y332        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079    11.238 r  project_1_i/data_source/inst/top_CNTRL_s_axi_U/int_dec_keep_V_reg[62]/Q
                         net (fo=2, routed)           0.622    11.860    project_1_i/data_source/inst/top_CNTRL_s_axi_U/D[62]
    SLICE_X38Y332        LUT6 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.123    11.983 f  project_1_i/data_source/inst/top_CNTRL_s_axi_U/rdata[30]_i_4/O
                         net (fo=1, routed)           0.085    12.068    project_1_i/data_source/inst/top_CNTRL_s_axi_U/rdata[30]_i_4_n_0
    SLICE_X38Y332        LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.089    12.157 r  project_1_i/data_source/inst/top_CNTRL_s_axi_U/rdata[30]_i_2/O
                         net (fo=1, routed)           0.542    12.699    project_1_i/data_source/inst/top_CNTRL_s_axi_U/rdata[30]_i_2_n_0
    SLICE_X37Y333        LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.053    12.752 r  project_1_i/data_source/inst/top_CNTRL_s_axi_U/rdata[30]_i_1/O
                         net (fo=1, routed)           0.058    12.810    project_1_i/data_source/inst/top_CNTRL_s_axi_U/rdata[30]
    SLICE_X37Y333        FDRE                                         r  project_1_i/data_source/inst/top_CNTRL_s_axi_U/rdata_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AM15                                              0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.079    10.079    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.552    10.631 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.671    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.671 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    11.015    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    11.645 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.218    11.863    project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.887 r  project_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6457, routed)        2.416    14.303    project_1_i/data_source/inst/top_CNTRL_s_axi_U/cntrl_aclk
    SLICE_X37Y333        FDRE                                         r  project_1_i/data_source/inst/top_CNTRL_s_axi_U/rdata_reg[30]/C
                         clock pessimism             -0.563    13.740    
                         clock uncertainty           -0.180    13.560    
    SLICE_X37Y333        FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.025    13.585    project_1_i/data_source/inst/top_CNTRL_s_axi_U/rdata_reg[30]
  -------------------------------------------------------------------
                         required time                         13.585    
                         arrival time                         -12.810    
  -------------------------------------------------------------------
                         slack                                  0.775    

Slack (MET) :             0.785ns  (required time - arrival time)
  Source:                 project_1_i/stats/inst/top_CNTRL_s_axi_U/int_mask_V_reg[56]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_project_1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            project_1_i/stats/inst/top_CNTRL_s_axi_U/rdata_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_project_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out3_project_1_clk_wiz_0 rise@10.000ns - clk_out2_project_1_clk_wiz_0 rise@6.667ns)
  Data Path Delay:        1.518ns  (logic 0.357ns (23.524%)  route 1.161ns (76.476%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.876ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.322ns = ( 14.322 - 10.000 ) 
    Source Clock Delay      (SCD):    4.636ns = ( 11.303 - 6.667 ) 
    Clock Pessimism Removal (CPR):    -0.563ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      3.275ns (routing 1.759ns, distribution 1.516ns)
  Clock Net Delay (Destination): 2.436ns (routing 0.982ns, distribution 1.454ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_project_1_clk_wiz_0 rise edge)
                                                      6.667     6.667 r  
    AM15                                              0.000     6.667 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.100     6.767    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     7.429 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     7.479    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.479 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     7.876    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     7.749 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     8.000    project_1_i/clk_wiz/inst/clk_out2_project_1_clk_wiz_0
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     8.028 r  project_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=25375, routed)       3.275    11.303    project_1_i/stats/inst/top_CNTRL_s_axi_U/ap_clk
    SLICE_X39Y344        FDRE                                         r  project_1_i/stats/inst/top_CNTRL_s_axi_U/int_mask_V_reg[56]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y344        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.078    11.381 r  project_1_i/stats/inst/top_CNTRL_s_axi_U/int_mask_V_reg[56]/Q
                         net (fo=3, routed)           0.355    11.735    project_1_i/stats/inst/top_CNTRL_s_axi_U/mask_V[56]
    SLICE_X38Y343        LUT4 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.099    11.834 r  project_1_i/stats/inst/top_CNTRL_s_axi_U/rdata[24]_i_6/O
                         net (fo=1, routed)           0.139    11.973    project_1_i/stats/inst/top_CNTRL_s_axi_U/rdata[24]_i_6_n_0
    SLICE_X38Y342        LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.035    12.008 r  project_1_i/stats/inst/top_CNTRL_s_axi_U/rdata[24]_i_3/O
                         net (fo=1, routed)           0.601    12.609    project_1_i/stats/inst/top_CNTRL_s_axi_U/rdata[24]_i_3_n_0
    SLICE_X35Y343        LUT6 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.145    12.754 r  project_1_i/stats/inst/top_CNTRL_s_axi_U/rdata[24]_i_1/O
                         net (fo=1, routed)           0.066    12.820    project_1_i/stats/inst/top_CNTRL_s_axi_U/rdata[24]_i_1_n_0
    SLICE_X35Y343        FDRE                                         r  project_1_i/stats/inst/top_CNTRL_s_axi_U/rdata_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AM15                                              0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.079    10.079    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.552    10.631 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.671    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.671 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    11.015    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    11.645 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.218    11.863    project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.887 r  project_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6457, routed)        2.436    14.322    project_1_i/stats/inst/top_CNTRL_s_axi_U/cntrl_aclk
    SLICE_X35Y343        FDRE                                         r  project_1_i/stats/inst/top_CNTRL_s_axi_U/rdata_reg[24]/C
                         clock pessimism             -0.563    13.760    
                         clock uncertainty           -0.180    13.580    
    SLICE_X35Y343        FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.025    13.605    project_1_i/stats/inst/top_CNTRL_s_axi_U/rdata_reg[24]
  -------------------------------------------------------------------
                         required time                         13.605    
                         arrival time                         -12.820    
  -------------------------------------------------------------------
                         slack                                  0.785    

Slack (MET) :             0.788ns  (required time - arrival time)
  Source:                 project_1_i/enc_op_mon/inst/monitor_CNTRL_s_axi_U/int_stalled_V_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_project_1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            project_1_i/enc_op_mon/inst/monitor_CNTRL_s_axi_U/rdata_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_project_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out3_project_1_clk_wiz_0 rise@10.000ns - clk_out2_project_1_clk_wiz_0 rise@6.667ns)
  Data Path Delay:        1.638ns  (logic 0.169ns (10.317%)  route 1.469ns (89.683%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.753ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.317ns = ( 14.317 - 10.000 ) 
    Source Clock Delay      (SCD):    4.507ns = ( 11.174 - 6.667 ) 
    Clock Pessimism Removal (CPR):    -0.563ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      3.146ns (routing 1.759ns, distribution 1.387ns)
  Clock Net Delay (Destination): 2.430ns (routing 0.982ns, distribution 1.448ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_project_1_clk_wiz_0 rise edge)
                                                      6.667     6.667 r  
    AM15                                              0.000     6.667 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.100     6.767    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     7.429 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     7.479    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.479 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     7.876    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     7.749 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     8.000    project_1_i/clk_wiz/inst/clk_out2_project_1_clk_wiz_0
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     8.028 r  project_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=25375, routed)       3.146    11.174    project_1_i/enc_op_mon/inst/monitor_CNTRL_s_axi_U/ap_clk
    SLICE_X32Y331        FDRE                                         r  project_1_i/enc_op_mon/inst/monitor_CNTRL_s_axi_U/int_stalled_V_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y331        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.079    11.253 r  project_1_i/enc_op_mon/inst/monitor_CNTRL_s_axi_U/int_stalled_V_reg[22]/Q
                         net (fo=1, routed)           1.420    12.673    project_1_i/enc_op_mon/inst/monitor_CNTRL_s_axi_U/int_stalled_V[22]
    SLICE_X32Y331        LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.090    12.763 r  project_1_i/enc_op_mon/inst/monitor_CNTRL_s_axi_U/rdata[22]_i_1/O
                         net (fo=1, routed)           0.049    12.812    project_1_i/enc_op_mon/inst/monitor_CNTRL_s_axi_U/rdata[22]_i_1_n_0
    SLICE_X32Y331        FDRE                                         r  project_1_i/enc_op_mon/inst/monitor_CNTRL_s_axi_U/rdata_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AM15                                              0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.079    10.079    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.552    10.631 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.671    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.671 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    11.015    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    11.645 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.218    11.863    project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.887 r  project_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6457, routed)        2.430    14.317    project_1_i/enc_op_mon/inst/monitor_CNTRL_s_axi_U/cntrl_aclk
    SLICE_X32Y331        FDRE                                         r  project_1_i/enc_op_mon/inst/monitor_CNTRL_s_axi_U/rdata_reg[22]/C
                         clock pessimism             -0.563    13.754    
                         clock uncertainty           -0.180    13.574    
    SLICE_X32Y331        FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.025    13.599    project_1_i/enc_op_mon/inst/monitor_CNTRL_s_axi_U/rdata_reg[22]
  -------------------------------------------------------------------
                         required time                         13.599    
                         arrival time                         -12.812    
  -------------------------------------------------------------------
                         slack                                  0.788    

Slack (MET) :             0.807ns  (required time - arrival time)
  Source:                 project_1_i/rst_clk_wiz_300M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_1/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_project_1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            project_1_i/enc_ip_mon/inst/monitor_CNTRL_s_axi_U/FSM_onehot_wstate_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_project_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            3.333ns  (clk_out3_project_1_clk_wiz_0 rise@10.000ns - clk_out2_project_1_clk_wiz_0 rise@6.667ns)
  Data Path Delay:        1.513ns  (logic 0.077ns (5.088%)  route 1.436ns (94.912%))
  Logic Levels:           0  
  Clock Path Skew:        -0.759ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.332ns = ( 14.332 - 10.000 ) 
    Source Clock Delay      (SCD):    4.528ns = ( 11.195 - 6.667 ) 
    Clock Pessimism Removal (CPR):    -0.563ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      3.167ns (routing 1.759ns, distribution 1.408ns)
  Clock Net Delay (Destination): 2.445ns (routing 0.982ns, distribution 1.463ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_project_1_clk_wiz_0 rise edge)
                                                      6.667     6.667 r  
    AM15                                              0.000     6.667 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.100     6.767    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     7.429 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     7.479    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     7.479 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     7.876    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     7.749 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     8.000    project_1_i/clk_wiz/inst/clk_out2_project_1_clk_wiz_0
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     8.028 r  project_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=25375, routed)       3.167    11.195    project_1_i/rst_clk_wiz_300M/U0/slowest_sync_clk
    SLICE_X35Y316        FDRE                                         r  project_1_i/rst_clk_wiz_300M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y316        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077    11.272 f  project_1_i/rst_clk_wiz_300M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_replica_1/Q
                         net (fo=192, routed)         1.436    12.708    project_1_i/enc_ip_mon/inst/monitor_CNTRL_s_axi_U/peripheral_aresetn[0]_repN_1_alias
    SLICE_X32Y319        FDRE                                         r  project_1_i/enc_ip_mon/inst/monitor_CNTRL_s_axi_U/FSM_onehot_wstate_reg[1]/R  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AM15                                              0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.079    10.079    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.552    10.631 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.671    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.671 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    11.015    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    11.645 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.218    11.863    project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.887 r  project_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6457, routed)        2.445    14.332    project_1_i/enc_ip_mon/inst/monitor_CNTRL_s_axi_U/cntrl_aclk
    SLICE_X32Y319        FDRE                                         r  project_1_i/enc_ip_mon/inst/monitor_CNTRL_s_axi_U/FSM_onehot_wstate_reg[1]/C
                         clock pessimism             -0.563    13.769    
                         clock uncertainty           -0.180    13.589    
    SLICE_X32Y319        FDRE (Setup_DFF_SLICEL_C_R)
                                                     -0.074    13.515    project_1_i/enc_ip_mon/inst/monitor_CNTRL_s_axi_U/FSM_onehot_wstate_reg[1]
  -------------------------------------------------------------------
                         required time                         13.515    
                         arrival time                         -12.708    
  -------------------------------------------------------------------
                         slack                                  0.807    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 project_1_i/enc_ip_mon/inst/monitor_CNTRL_s_axi_U/int_first_V_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_project_1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            project_1_i/enc_ip_mon/inst/monitor_CNTRL_s_axi_U/rdata_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_project_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_project_1_clk_wiz_0 rise@0.000ns - clk_out2_project_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.060ns (24.590%)  route 0.184ns (75.410%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.019ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.398ns
    Source Clock Delay      (SCD):    2.779ns
    Clock Pessimism Removal (CPR):    -0.362ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.734ns (routing 0.963ns, distribution 0.771ns)
  Clock Net Delay (Destination): 1.694ns (routing 0.665ns, distribution 1.029ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.079     0.079    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.328     0.407 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.447    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.447 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.650    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.880 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     1.029    project_1_i/clk_wiz/inst/clk_out2_project_1_clk_wiz_0
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.046 r  project_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=25375, routed)       1.734     2.779    project_1_i/enc_ip_mon/inst/monitor_CNTRL_s_axi_U/ap_clk
    SLICE_X31Y324        FDRE                                         r  project_1_i/enc_ip_mon/inst/monitor_CNTRL_s_axi_U/int_first_V_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y324        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     2.817 r  project_1_i/enc_ip_mon/inst/monitor_CNTRL_s_axi_U/int_first_V_reg[17]/Q
                         net (fo=1, routed)           0.158     2.975    project_1_i/enc_ip_mon/inst/monitor_CNTRL_s_axi_U/int_first_V[17]
    SLICE_X31Y325        LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.022     2.997 r  project_1_i/enc_ip_mon/inst/monitor_CNTRL_s_axi_U/rdata[17]_i_1/O
                         net (fo=1, routed)           0.026     3.023    project_1_i/enc_ip_mon/inst/monitor_CNTRL_s_axi_U/rdata[17]_i_1_n_0
    SLICE_X31Y325        FDRE                                         r  project_1_i/enc_ip_mon/inst/monitor_CNTRL_s_axi_U/rdata_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.100     0.100    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.433     0.533 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.583    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.583 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.813    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.518 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.167     0.685    project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.704 r  project_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6457, routed)        1.694     2.398    project_1_i/enc_ip_mon/inst/monitor_CNTRL_s_axi_U/cntrl_aclk
    SLICE_X31Y325        FDRE                                         r  project_1_i/enc_ip_mon/inst/monitor_CNTRL_s_axi_U/rdata_reg[17]/C
                         clock pessimism              0.362     2.760    
                         clock uncertainty            0.180     2.940    
    SLICE_X31Y325        FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.046     2.986    project_1_i/enc_ip_mon/inst/monitor_CNTRL_s_axi_U/rdata_reg[17]
  -------------------------------------------------------------------
                         required time                         -2.986    
                         arrival time                           3.023    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 project_1_i/enc_op_mon/inst/monitor_CNTRL_s_axi_U/int_last_V_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_project_1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            project_1_i/enc_op_mon/inst/monitor_CNTRL_s_axi_U/rdata_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_project_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_project_1_clk_wiz_0 rise@0.000ns - clk_out2_project_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.061ns (25.207%)  route 0.181ns (74.793%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.384ns
    Source Clock Delay      (SCD):    2.771ns
    Clock Pessimism Removal (CPR):    -0.362ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.726ns (routing 0.963ns, distribution 0.763ns)
  Clock Net Delay (Destination): 1.680ns (routing 0.665ns, distribution 1.015ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.079     0.079    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.328     0.407 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.447    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.447 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.650    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.880 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     1.029    project_1_i/clk_wiz/inst/clk_out2_project_1_clk_wiz_0
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.046 r  project_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=25375, routed)       1.726     2.771    project_1_i/enc_op_mon/inst/monitor_CNTRL_s_axi_U/ap_clk
    SLICE_X30Y335        FDRE                                         r  project_1_i/enc_op_mon/inst/monitor_CNTRL_s_axi_U/int_last_V_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y335        FDRE (Prop_GFF2_SLICEM_C_Q)
                                                      0.039     2.810 r  project_1_i/enc_op_mon/inst/monitor_CNTRL_s_axi_U/int_last_V_reg[17]/Q
                         net (fo=1, routed)           0.157     2.967    project_1_i/enc_op_mon/inst/monitor_CNTRL_s_axi_U/int_last_V[17]
    SLICE_X30Y330        LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.022     2.989 r  project_1_i/enc_op_mon/inst/monitor_CNTRL_s_axi_U/rdata[17]_i_1/O
                         net (fo=1, routed)           0.024     3.013    project_1_i/enc_op_mon/inst/monitor_CNTRL_s_axi_U/rdata[17]_i_1_n_0
    SLICE_X30Y330        FDRE                                         r  project_1_i/enc_op_mon/inst/monitor_CNTRL_s_axi_U/rdata_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.100     0.100    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.433     0.533 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.583    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.583 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.813    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.518 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.167     0.685    project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.704 r  project_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6457, routed)        1.680     2.384    project_1_i/enc_op_mon/inst/monitor_CNTRL_s_axi_U/cntrl_aclk
    SLICE_X30Y330        FDRE                                         r  project_1_i/enc_op_mon/inst/monitor_CNTRL_s_axi_U/rdata_reg[17]/C
                         clock pessimism              0.362     2.746    
                         clock uncertainty            0.180     2.925    
    SLICE_X30Y330        FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.046     2.971    project_1_i/enc_op_mon/inst/monitor_CNTRL_s_axi_U/rdata_reg[17]
  -------------------------------------------------------------------
                         required time                         -2.971    
                         arrival time                           3.013    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 project_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/int_first_V_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_project_1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            project_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/rdata_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_project_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_project_1_clk_wiz_0 rise@0.000ns - clk_out2_project_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.053ns (20.866%)  route 0.201ns (79.134%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.396ns
    Source Clock Delay      (SCD):    2.772ns
    Clock Pessimism Removal (CPR):    -0.362ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.727ns (routing 0.963ns, distribution 0.764ns)
  Clock Net Delay (Destination): 1.692ns (routing 0.665ns, distribution 1.027ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.079     0.079    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.328     0.407 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.447    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.447 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.650    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.880 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     1.029    project_1_i/clk_wiz/inst/clk_out2_project_1_clk_wiz_0
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.046 r  project_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=25375, routed)       1.727     2.772    project_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/ap_clk
    SLICE_X32Y344        FDRE                                         r  project_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/int_first_V_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y344        FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     2.811 r  project_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/int_first_V_reg[10]/Q
                         net (fo=1, routed)           0.183     2.994    project_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/int_first_V[10]
    SLICE_X31Y344        LUT6 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.014     3.008 r  project_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/rdata[10]_i_1/O
                         net (fo=1, routed)           0.018     3.026    project_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/rdata[10]_i_1_n_0
    SLICE_X31Y344        FDRE                                         r  project_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/rdata_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.100     0.100    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.433     0.533 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.583    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.583 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.813    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.518 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.167     0.685    project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.704 r  project_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6457, routed)        1.692     2.396    project_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/cntrl_aclk
    SLICE_X31Y344        FDRE                                         r  project_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/rdata_reg[10]/C
                         clock pessimism              0.362     2.758    
                         clock uncertainty            0.180     2.938    
    SLICE_X31Y344        FDRE (Hold_AFF_SLICEM_C_D)
                                                      0.046     2.984    project_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/rdata_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.984    
                         arrival time                           3.026    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 project_1_i/dec_op_mon/inst/monitor_CNTRL_s_axi_U/int_last_V_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_project_1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            project_1_i/dec_op_mon/inst/monitor_CNTRL_s_axi_U/rdata_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_project_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_project_1_clk_wiz_0 rise@0.000ns - clk_out2_project_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.060ns (24.691%)  route 0.183ns (75.309%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.395ns
    Source Clock Delay      (SCD):    2.782ns
    Clock Pessimism Removal (CPR):    -0.362ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.737ns (routing 0.963ns, distribution 0.774ns)
  Clock Net Delay (Destination): 1.691ns (routing 0.665ns, distribution 1.026ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.079     0.079    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.328     0.407 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.447    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.447 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.650    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.880 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     1.029    project_1_i/clk_wiz/inst/clk_out2_project_1_clk_wiz_0
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.046 r  project_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=25375, routed)       1.737     2.782    project_1_i/dec_op_mon/inst/monitor_CNTRL_s_axi_U/ap_clk
    SLICE_X28Y339        FDRE                                         r  project_1_i/dec_op_mon/inst/monitor_CNTRL_s_axi_U/int_last_V_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y339        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     2.820 r  project_1_i/dec_op_mon/inst/monitor_CNTRL_s_axi_U/int_last_V_reg[13]/Q
                         net (fo=1, routed)           0.159     2.979    project_1_i/dec_op_mon/inst/monitor_CNTRL_s_axi_U/int_last_V[13]
    SLICE_X28Y338        LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.022     3.001 r  project_1_i/dec_op_mon/inst/monitor_CNTRL_s_axi_U/rdata[13]_i_1/O
                         net (fo=1, routed)           0.024     3.025    project_1_i/dec_op_mon/inst/monitor_CNTRL_s_axi_U/rdata[13]_i_1_n_0
    SLICE_X28Y338        FDRE                                         r  project_1_i/dec_op_mon/inst/monitor_CNTRL_s_axi_U/rdata_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.100     0.100    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.433     0.533 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.583    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.583 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.813    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.518 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.167     0.685    project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.704 r  project_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6457, routed)        1.691     2.395    project_1_i/dec_op_mon/inst/monitor_CNTRL_s_axi_U/cntrl_aclk
    SLICE_X28Y338        FDRE                                         r  project_1_i/dec_op_mon/inst/monitor_CNTRL_s_axi_U/rdata_reg[13]/C
                         clock pessimism              0.362     2.757    
                         clock uncertainty            0.180     2.937    
    SLICE_X28Y338        FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.046     2.983    project_1_i/dec_op_mon/inst/monitor_CNTRL_s_axi_U/rdata_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.983    
                         arrival time                           3.025    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 project_1_i/enc_op_mon/inst/monitor_CNTRL_s_axi_U/int_first_V_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_project_1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            project_1_i/enc_op_mon/inst/monitor_CNTRL_s_axi_U/rdata_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_project_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_project_1_clk_wiz_0 rise@0.000ns - clk_out2_project_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.061ns (24.400%)  route 0.189ns (75.600%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.389ns
    Source Clock Delay      (SCD):    2.771ns
    Clock Pessimism Removal (CPR):    -0.362ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.725ns (routing 0.963ns, distribution 0.762ns)
  Clock Net Delay (Destination): 1.685ns (routing 0.665ns, distribution 1.020ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.079     0.079    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.328     0.407 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.447    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.447 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.650    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.880 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     1.029    project_1_i/clk_wiz/inst/clk_out2_project_1_clk_wiz_0
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.046 r  project_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=25375, routed)       1.725     2.771    project_1_i/enc_op_mon/inst/monitor_CNTRL_s_axi_U/ap_clk
    SLICE_X32Y327        FDRE                                         r  project_1_i/enc_op_mon/inst/monitor_CNTRL_s_axi_U/int_first_V_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y327        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     2.810 r  project_1_i/enc_op_mon/inst/monitor_CNTRL_s_axi_U/int_first_V_reg[9]/Q
                         net (fo=1, routed)           0.168     2.978    project_1_i/enc_op_mon/inst/monitor_CNTRL_s_axi_U/int_first_V[9]
    SLICE_X31Y327        LUT6 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.022     3.000 r  project_1_i/enc_op_mon/inst/monitor_CNTRL_s_axi_U/rdata[9]_i_1/O
                         net (fo=1, routed)           0.021     3.021    project_1_i/enc_op_mon/inst/monitor_CNTRL_s_axi_U/rdata[9]_i_1_n_0
    SLICE_X31Y327        FDRE                                         r  project_1_i/enc_op_mon/inst/monitor_CNTRL_s_axi_U/rdata_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.100     0.100    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.433     0.533 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.583    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.583 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.813    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.518 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.167     0.685    project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.704 r  project_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6457, routed)        1.685     2.389    project_1_i/enc_op_mon/inst/monitor_CNTRL_s_axi_U/cntrl_aclk
    SLICE_X31Y327        FDRE                                         r  project_1_i/enc_op_mon/inst/monitor_CNTRL_s_axi_U/rdata_reg[9]/C
                         clock pessimism              0.362     2.751    
                         clock uncertainty            0.180     2.930    
    SLICE_X31Y327        FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.046     2.976    project_1_i/enc_op_mon/inst/monitor_CNTRL_s_axi_U/rdata_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.976    
                         arrival time                           3.021    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 project_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/int_first_V_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_project_1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            project_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/rdata_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_project_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_project_1_clk_wiz_0 rise@0.000ns - clk_out2_project_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.052ns (20.884%)  route 0.197ns (79.116%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.395ns
    Source Clock Delay      (SCD):    2.778ns
    Clock Pessimism Removal (CPR):    -0.362ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.733ns (routing 0.963ns, distribution 0.770ns)
  Clock Net Delay (Destination): 1.691ns (routing 0.665ns, distribution 1.026ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.079     0.079    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.328     0.407 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.447    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.447 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.650    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.880 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     1.029    project_1_i/clk_wiz/inst/clk_out2_project_1_clk_wiz_0
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.046 r  project_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=25375, routed)       1.733     2.778    project_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/ap_clk
    SLICE_X30Y347        FDRE                                         r  project_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/int_first_V_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y347        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     2.816 r  project_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/int_first_V_reg[22]/Q
                         net (fo=1, routed)           0.173     2.989    project_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/int_first_V[22]
    SLICE_X30Y346        LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.014     3.003 r  project_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/rdata[22]_i_1/O
                         net (fo=1, routed)           0.024     3.027    project_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/rdata[22]_i_1_n_0
    SLICE_X30Y346        FDRE                                         r  project_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/rdata_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.100     0.100    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.433     0.533 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.583    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.583 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.813    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.518 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.167     0.685    project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.704 r  project_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6457, routed)        1.691     2.395    project_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/cntrl_aclk
    SLICE_X30Y346        FDRE                                         r  project_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/rdata_reg[22]/C
                         clock pessimism              0.362     2.757    
                         clock uncertainty            0.180     2.936    
    SLICE_X30Y346        FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.046     2.982    project_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/rdata_reg[22]
  -------------------------------------------------------------------
                         required time                         -2.982    
                         arrival time                           3.027    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 project_1_i/data_source/inst/top_CNTRL_s_axi_U/int_enc_ctrl_word_V_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_project_1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            project_1_i/data_source/inst/top_CNTRL_s_axi_U/rdata_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_project_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_project_1_clk_wiz_0 rise@0.000ns - clk_out2_project_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.137ns  (logic 0.054ns (39.304%)  route 0.083ns (60.696%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.135ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.335ns
    Source Clock Delay      (SCD):    2.831ns
    Clock Pessimism Removal (CPR):    -0.362ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.786ns (routing 0.963ns, distribution 0.823ns)
  Clock Net Delay (Destination): 1.631ns (routing 0.665ns, distribution 0.966ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.079     0.079    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.328     0.407 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.447    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.447 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.650    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.880 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     1.029    project_1_i/clk_wiz/inst/clk_out2_project_1_clk_wiz_0
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.046 r  project_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=25375, routed)       1.786     2.831    project_1_i/data_source/inst/top_CNTRL_s_axi_U/ap_clk
    SLICE_X41Y333        FDRE                                         r  project_1_i/data_source/inst/top_CNTRL_s_axi_U/int_enc_ctrl_word_V_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y333        FDRE (Prop_BFF2_SLICEM_C_Q)
                                                      0.040     2.871 r  project_1_i/data_source/inst/top_CNTRL_s_axi_U/int_enc_ctrl_word_V_reg[19]/Q
                         net (fo=3, routed)           0.059     2.931    project_1_i/data_source/inst/top_CNTRL_s_axi_U/int_enc_ctrl_word_V_reg[39]_0[19]
    SLICE_X39Y333        LUT6 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.014     2.945 r  project_1_i/data_source/inst/top_CNTRL_s_axi_U/rdata[19]_i_1/O
                         net (fo=1, routed)           0.024     2.969    project_1_i/data_source/inst/top_CNTRL_s_axi_U/rdata[19]
    SLICE_X39Y333        FDRE                                         r  project_1_i/data_source/inst/top_CNTRL_s_axi_U/rdata_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.100     0.100    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.433     0.533 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.583    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.583 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.813    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.518 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.167     0.685    project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.704 r  project_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6457, routed)        1.631     2.335    project_1_i/data_source/inst/top_CNTRL_s_axi_U/cntrl_aclk
    SLICE_X39Y333        FDRE                                         r  project_1_i/data_source/inst/top_CNTRL_s_axi_U/rdata_reg[19]/C
                         clock pessimism              0.362     2.697    
                         clock uncertainty            0.180     2.876    
    SLICE_X39Y333        FDRE (Hold_FFF_SLICEM_C_D)
                                                      0.046     2.922    project_1_i/data_source/inst/top_CNTRL_s_axi_U/rdata_reg[19]
  -------------------------------------------------------------------
                         required time                         -2.922    
                         arrival time                           2.969    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 project_1_i/enc_op_mon/inst/monitor_CNTRL_s_axi_U/int_last_V_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_project_1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            project_1_i/enc_op_mon/inst/monitor_CNTRL_s_axi_U/rdata_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_project_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_project_1_clk_wiz_0 rise@0.000ns - clk_out2_project_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.061ns (24.597%)  route 0.187ns (75.403%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.385ns
    Source Clock Delay      (SCD):    2.771ns
    Clock Pessimism Removal (CPR):    -0.362ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.726ns (routing 0.963ns, distribution 0.763ns)
  Clock Net Delay (Destination): 1.681ns (routing 0.665ns, distribution 1.016ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.079     0.079    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.328     0.407 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.447    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.447 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.650    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.880 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     1.029    project_1_i/clk_wiz/inst/clk_out2_project_1_clk_wiz_0
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.046 r  project_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=25375, routed)       1.726     2.771    project_1_i/enc_op_mon/inst/monitor_CNTRL_s_axi_U/ap_clk
    SLICE_X31Y338        FDRE                                         r  project_1_i/enc_op_mon/inst/monitor_CNTRL_s_axi_U/int_last_V_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y338        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.039     2.810 r  project_1_i/enc_op_mon/inst/monitor_CNTRL_s_axi_U/int_last_V_reg[20]/Q
                         net (fo=1, routed)           0.163     2.973    project_1_i/enc_op_mon/inst/monitor_CNTRL_s_axi_U/int_last_V[20]
    SLICE_X31Y333        LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.022     2.995 r  project_1_i/enc_op_mon/inst/monitor_CNTRL_s_axi_U/rdata[20]_i_1/O
                         net (fo=1, routed)           0.024     3.019    project_1_i/enc_op_mon/inst/monitor_CNTRL_s_axi_U/rdata[20]_i_1_n_0
    SLICE_X31Y333        FDRE                                         r  project_1_i/enc_op_mon/inst/monitor_CNTRL_s_axi_U/rdata_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.100     0.100    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.433     0.533 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.583    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.583 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.813    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.518 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.167     0.685    project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.704 r  project_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6457, routed)        1.681     2.385    project_1_i/enc_op_mon/inst/monitor_CNTRL_s_axi_U/cntrl_aclk
    SLICE_X31Y333        FDRE                                         r  project_1_i/enc_op_mon/inst/monitor_CNTRL_s_axi_U/rdata_reg[20]/C
                         clock pessimism              0.362     2.747    
                         clock uncertainty            0.180     2.926    
    SLICE_X31Y333        FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.046     2.972    project_1_i/enc_op_mon/inst/monitor_CNTRL_s_axi_U/rdata_reg[20]
  -------------------------------------------------------------------
                         required time                         -2.972    
                         arrival time                           3.019    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 project_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/int_first_V_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_project_1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            project_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/rdata_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_project_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_project_1_clk_wiz_0 rise@0.000ns - clk_out2_project_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.089ns (35.178%)  route 0.164ns (64.822%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.395ns
    Source Clock Delay      (SCD):    2.778ns
    Clock Pessimism Removal (CPR):    -0.362ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.733ns (routing 0.963ns, distribution 0.770ns)
  Clock Net Delay (Destination): 1.691ns (routing 0.665ns, distribution 1.026ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.079     0.079    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.328     0.407 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.447    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.447 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.650    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.880 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     1.029    project_1_i/clk_wiz/inst/clk_out2_project_1_clk_wiz_0
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.046 r  project_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=25375, routed)       1.733     2.778    project_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/ap_clk
    SLICE_X30Y347        FDRE                                         r  project_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/int_first_V_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y347        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     2.817 r  project_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/int_first_V_reg[21]/Q
                         net (fo=1, routed)           0.138     2.955    project_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/int_first_V[21]
    SLICE_X30Y346        LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.050     3.005 r  project_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/rdata[21]_i_1/O
                         net (fo=1, routed)           0.026     3.031    project_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/rdata[21]_i_1_n_0
    SLICE_X30Y346        FDRE                                         r  project_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/rdata_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.100     0.100    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.433     0.533 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.583    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.583 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.813    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.518 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.167     0.685    project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.704 r  project_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6457, routed)        1.691     2.395    project_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/cntrl_aclk
    SLICE_X30Y346        FDRE                                         r  project_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/rdata_reg[21]/C
                         clock pessimism              0.362     2.757    
                         clock uncertainty            0.180     2.936    
    SLICE_X30Y346        FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.046     2.982    project_1_i/dec_ip_mon/inst/monitor_CNTRL_s_axi_U/rdata_reg[21]
  -------------------------------------------------------------------
                         required time                         -2.982    
                         arrival time                           3.031    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 project_1_i/enc_ip_mon/inst/monitor_CNTRL_s_axi_U/int_last_V_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_project_1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            project_1_i/enc_ip_mon/inst/monitor_CNTRL_s_axi_U/rdata_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out3_project_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_project_1_clk_wiz_0 rise@0.000ns - clk_out2_project_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.061ns (23.828%)  route 0.195ns (76.172%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.394ns
    Source Clock Delay      (SCD):    2.776ns
    Clock Pessimism Removal (CPR):    -0.362ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.731ns (routing 0.963ns, distribution 0.768ns)
  Clock Net Delay (Destination): 1.690ns (routing 0.665ns, distribution 1.025ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.079     0.079    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.328     0.407 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.447    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.447 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.650    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.880 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     1.029    project_1_i/clk_wiz/inst/clk_out2_project_1_clk_wiz_0
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.046 r  project_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=25375, routed)       1.731     2.776    project_1_i/enc_ip_mon/inst/monitor_CNTRL_s_axi_U/ap_clk
    SLICE_X30Y319        FDRE                                         r  project_1_i/enc_ip_mon/inst/monitor_CNTRL_s_axi_U/int_last_V_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y319        FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.039     2.815 r  project_1_i/enc_ip_mon/inst/monitor_CNTRL_s_axi_U/int_last_V_reg[18]/Q
                         net (fo=1, routed)           0.179     2.994    project_1_i/enc_ip_mon/inst/monitor_CNTRL_s_axi_U/int_last_V[18]
    SLICE_X32Y320        LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.022     3.016 r  project_1_i/enc_ip_mon/inst/monitor_CNTRL_s_axi_U/rdata[18]_i_1/O
                         net (fo=1, routed)           0.016     3.032    project_1_i/enc_ip_mon/inst/monitor_CNTRL_s_axi_U/rdata[18]_i_1_n_0
    SLICE_X32Y320        FDRE                                         r  project_1_i/enc_ip_mon/inst/monitor_CNTRL_s_axi_U/rdata_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.100     0.100    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.433     0.533 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.583    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.583 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.813    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.518 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.167     0.685    project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.704 r  project_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6457, routed)        1.690     2.394    project_1_i/enc_ip_mon/inst/monitor_CNTRL_s_axi_U/cntrl_aclk
    SLICE_X32Y320        FDRE                                         r  project_1_i/enc_ip_mon/inst/monitor_CNTRL_s_axi_U/rdata_reg[18]/C
                         clock pessimism              0.362     2.756    
                         clock uncertainty            0.180     2.936    
    SLICE_X32Y320        FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     2.982    project_1_i/enc_ip_mon/inst/monitor_CNTRL_s_axi_U/rdata_reg[18]
  -------------------------------------------------------------------
                         required time                         -2.982    
                         arrival time                           3.032    
  -------------------------------------------------------------------
                         slack                                  0.050    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out3_project_1_clk_wiz_0
  To Clock:  clk_out3_project_1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        8.853ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.107ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.853ns  (required time - arrival time)
  Source:                 project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_project_1_clk_wiz_0 rise@10.000ns - clk_out3_project_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.944ns  (logic 0.228ns (24.161%)  route 0.716ns (75.839%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.308ns = ( 14.308 - 10.000 ) 
    Source Clock Delay      (SCD):    4.070ns
    Clock Pessimism Removal (CPR):    -0.316ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.712ns (routing 1.082ns, distribution 1.630ns)
  Clock Net Delay (Destination): 2.422ns (routing 0.982ns, distribution 1.440ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.100     0.100    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     0.762 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.812    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.812 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.209    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     1.082 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.248     1.330    project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.358 r  project_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6457, routed)        2.712     4.070    project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X31Y27         FDPE                                         r  project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y27         FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     4.150 f  project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.297     4.447    project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X29Y28         LUT3 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.148     4.595 f  project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.419     5.014    project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X30Y31         FDCE                                         f  project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AM15                                              0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.079    10.079    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.552    10.631 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.671    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.671 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    11.015    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    11.645 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.218    11.863    project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.887 r  project_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6457, routed)        2.422    14.308    project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X30Y31         FDCE                                         r  project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism             -0.316    13.992    
                         clock uncertainty           -0.060    13.932    
    SLICE_X30Y31         FDCE (Recov_AFF_SLICEM_C_CLR)
                                                     -0.066    13.866    project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         13.866    
                         arrival time                          -5.014    
  -------------------------------------------------------------------
                         slack                                  8.853    

Slack (MET) :             8.853ns  (required time - arrival time)
  Source:                 project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_project_1_clk_wiz_0 rise@10.000ns - clk_out3_project_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.944ns  (logic 0.228ns (24.161%)  route 0.716ns (75.839%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.308ns = ( 14.308 - 10.000 ) 
    Source Clock Delay      (SCD):    4.070ns
    Clock Pessimism Removal (CPR):    -0.316ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.712ns (routing 1.082ns, distribution 1.630ns)
  Clock Net Delay (Destination): 2.422ns (routing 0.982ns, distribution 1.440ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.100     0.100    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     0.762 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.812    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.812 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.209    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     1.082 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.248     1.330    project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.358 r  project_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6457, routed)        2.712     4.070    project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X31Y27         FDPE                                         r  project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y27         FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.080     4.150 f  project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.297     4.447    project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X29Y28         LUT3 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.148     4.595 f  project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.419     5.014    project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X30Y31         FDCE                                         f  project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AM15                                              0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.079    10.079    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.552    10.631 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.671    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.671 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    11.015    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    11.645 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.218    11.863    project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.887 r  project_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6457, routed)        2.422    14.308    project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X30Y31         FDCE                                         r  project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/C
                         clock pessimism             -0.316    13.992    
                         clock uncertainty           -0.060    13.932    
    SLICE_X30Y31         FDCE (Recov_AFF2_SLICEM_C_CLR)
                                                     -0.066    13.866    project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         13.866    
                         arrival time                          -5.014    
  -------------------------------------------------------------------
                         slack                                  8.853    

Slack (MET) :             8.853ns  (required time - arrival time)
  Source:                 project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_project_1_clk_wiz_0 rise@10.000ns - clk_out3_project_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.979ns  (logic 0.204ns (20.847%)  route 0.775ns (79.153%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.329ns = ( 14.329 - 10.000 ) 
    Source Clock Delay      (SCD):    4.103ns
    Clock Pessimism Removal (CPR):    -0.268ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.745ns (routing 1.082ns, distribution 1.663ns)
  Clock Net Delay (Destination): 2.442ns (routing 0.982ns, distribution 1.460ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.100     0.100    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     0.762 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.812    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.812 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.209    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     1.082 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.248     1.330    project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.358 r  project_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6457, routed)        2.745     4.103    project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X29Y40         FDRE                                         r  project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y40         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     4.184 f  project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.194     4.378    project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X29Y40         LUT3 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.123     4.501 f  project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.581     5.082    project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X29Y44         FDCE                                         f  project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AM15                                              0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.079    10.079    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.552    10.631 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.671    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.671 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    11.015    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    11.645 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.218    11.863    project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.887 r  project_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6457, routed)        2.442    14.329    project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X29Y44         FDCE                                         r  project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/C
                         clock pessimism             -0.268    14.060    
                         clock uncertainty           -0.060    14.000    
    SLICE_X29Y44         FDCE (Recov_AFF_SLICEL_C_CLR)
                                                     -0.066    13.934    project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         13.934    
                         arrival time                          -5.082    
  -------------------------------------------------------------------
                         slack                                  8.853    

Slack (MET) :             8.853ns  (required time - arrival time)
  Source:                 project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_project_1_clk_wiz_0 rise@10.000ns - clk_out3_project_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.979ns  (logic 0.204ns (20.847%)  route 0.775ns (79.153%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.329ns = ( 14.329 - 10.000 ) 
    Source Clock Delay      (SCD):    4.103ns
    Clock Pessimism Removal (CPR):    -0.268ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.745ns (routing 1.082ns, distribution 1.663ns)
  Clock Net Delay (Destination): 2.442ns (routing 0.982ns, distribution 1.460ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.100     0.100    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     0.762 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.812    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.812 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.209    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     1.082 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.248     1.330    project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.358 r  project_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6457, routed)        2.745     4.103    project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X29Y40         FDRE                                         r  project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y40         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     4.184 f  project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.194     4.378    project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X29Y40         LUT3 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.123     4.501 f  project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.581     5.082    project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X29Y44         FDPE                                         f  project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AM15                                              0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.079    10.079    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.552    10.631 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.671    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.671 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    11.015    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    11.645 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.218    11.863    project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.887 r  project_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6457, routed)        2.442    14.329    project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X29Y44         FDPE                                         r  project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism             -0.268    14.060    
                         clock uncertainty           -0.060    14.000    
    SLICE_X29Y44         FDPE (Recov_BFF2_SLICEL_C_PRE)
                                                     -0.066    13.934    project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         13.934    
                         arrival time                          -5.082    
  -------------------------------------------------------------------
                         slack                                  8.853    

Slack (MET) :             8.853ns  (required time - arrival time)
  Source:                 project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_project_1_clk_wiz_0 rise@10.000ns - clk_out3_project_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.979ns  (logic 0.204ns (20.847%)  route 0.775ns (79.153%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.329ns = ( 14.329 - 10.000 ) 
    Source Clock Delay      (SCD):    4.103ns
    Clock Pessimism Removal (CPR):    -0.268ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.745ns (routing 1.082ns, distribution 1.663ns)
  Clock Net Delay (Destination): 2.442ns (routing 0.982ns, distribution 1.460ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.100     0.100    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     0.762 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.812    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.812 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.209    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     1.082 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.248     1.330    project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.358 r  project_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6457, routed)        2.745     4.103    project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X29Y40         FDRE                                         r  project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y40         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     4.184 f  project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.194     4.378    project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X29Y40         LUT3 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.123     4.501 f  project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.581     5.082    project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X29Y44         FDCE                                         f  project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AM15                                              0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.079    10.079    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.552    10.631 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.671    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.671 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    11.015    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    11.645 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.218    11.863    project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.887 r  project_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6457, routed)        2.442    14.329    project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X29Y44         FDCE                                         r  project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism             -0.268    14.060    
                         clock uncertainty           -0.060    14.000    
    SLICE_X29Y44         FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.066    13.934    project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         13.934    
                         arrival time                          -5.082    
  -------------------------------------------------------------------
                         slack                                  8.853    

Slack (MET) :             8.853ns  (required time - arrival time)
  Source:                 project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_project_1_clk_wiz_0 rise@10.000ns - clk_out3_project_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.979ns  (logic 0.204ns (20.847%)  route 0.775ns (79.153%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.329ns = ( 14.329 - 10.000 ) 
    Source Clock Delay      (SCD):    4.103ns
    Clock Pessimism Removal (CPR):    -0.268ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.745ns (routing 1.082ns, distribution 1.663ns)
  Clock Net Delay (Destination): 2.442ns (routing 0.982ns, distribution 1.460ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.100     0.100    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     0.762 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.812    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.812 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.209    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     1.082 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.248     1.330    project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.358 r  project_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6457, routed)        2.745     4.103    project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X29Y40         FDRE                                         r  project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y40         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     4.184 f  project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.194     4.378    project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X29Y40         LUT3 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.123     4.501 f  project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.581     5.082    project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X29Y44         FDCE                                         f  project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AM15                                              0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.079    10.079    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.552    10.631 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.671    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.671 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    11.015    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    11.645 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.218    11.863    project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.887 r  project_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6457, routed)        2.442    14.329    project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X29Y44         FDCE                                         r  project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                         clock pessimism             -0.268    14.060    
                         clock uncertainty           -0.060    14.000    
    SLICE_X29Y44         FDCE (Recov_DFF2_SLICEL_C_CLR)
                                                     -0.066    13.934    project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         13.934    
                         arrival time                          -5.082    
  -------------------------------------------------------------------
                         slack                                  8.853    

Slack (MET) :             8.853ns  (required time - arrival time)
  Source:                 project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_project_1_clk_wiz_0 rise@10.000ns - clk_out3_project_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.979ns  (logic 0.204ns (20.847%)  route 0.775ns (79.153%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.329ns = ( 14.329 - 10.000 ) 
    Source Clock Delay      (SCD):    4.103ns
    Clock Pessimism Removal (CPR):    -0.268ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.745ns (routing 1.082ns, distribution 1.663ns)
  Clock Net Delay (Destination): 2.442ns (routing 0.982ns, distribution 1.460ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.100     0.100    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     0.762 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.812    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.812 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.209    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     1.082 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.248     1.330    project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.358 r  project_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6457, routed)        2.745     4.103    project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X29Y40         FDRE                                         r  project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y40         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     4.184 f  project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.194     4.378    project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X29Y40         LUT3 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.123     4.501 f  project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.581     5.082    project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X29Y44         FDCE                                         f  project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AM15                                              0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.079    10.079    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.552    10.631 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.671    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.671 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    11.015    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    11.645 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.218    11.863    project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.887 r  project_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6457, routed)        2.442    14.329    project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X29Y44         FDCE                                         r  project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                         clock pessimism             -0.268    14.060    
                         clock uncertainty           -0.060    14.000    
    SLICE_X29Y44         FDCE (Recov_CFF_SLICEL_C_CLR)
                                                     -0.066    13.934    project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         13.934    
                         arrival time                          -5.082    
  -------------------------------------------------------------------
                         slack                                  8.853    

Slack (MET) :             8.853ns  (required time - arrival time)
  Source:                 project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_project_1_clk_wiz_0 rise@10.000ns - clk_out3_project_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.979ns  (logic 0.204ns (20.847%)  route 0.775ns (79.153%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.329ns = ( 14.329 - 10.000 ) 
    Source Clock Delay      (SCD):    4.103ns
    Clock Pessimism Removal (CPR):    -0.268ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.745ns (routing 1.082ns, distribution 1.663ns)
  Clock Net Delay (Destination): 2.442ns (routing 0.982ns, distribution 1.460ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.100     0.100    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     0.762 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.812    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.812 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.209    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     1.082 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.248     1.330    project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.358 r  project_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6457, routed)        2.745     4.103    project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X29Y40         FDRE                                         r  project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y40         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     4.184 f  project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.194     4.378    project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X29Y40         LUT3 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.123     4.501 f  project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.581     5.082    project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X29Y44         FDCE                                         f  project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AM15                                              0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.079    10.079    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.552    10.631 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.671    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.671 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    11.015    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    11.645 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.218    11.863    project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.887 r  project_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6457, routed)        2.442    14.329    project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X29Y44         FDCE                                         r  project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/C
                         clock pessimism             -0.268    14.060    
                         clock uncertainty           -0.060    14.000    
    SLICE_X29Y44         FDCE (Recov_CFF2_SLICEL_C_CLR)
                                                     -0.066    13.934    project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                         13.934    
                         arrival time                          -5.082    
  -------------------------------------------------------------------
                         slack                                  8.853    

Slack (MET) :             8.856ns  (required time - arrival time)
  Source:                 project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_project_1_clk_wiz_0 rise@10.000ns - clk_out3_project_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.978ns  (logic 0.204ns (20.868%)  route 0.774ns (79.132%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.331ns = ( 14.331 - 10.000 ) 
    Source Clock Delay      (SCD):    4.103ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.745ns (routing 1.082ns, distribution 1.663ns)
  Clock Net Delay (Destination): 2.444ns (routing 0.982ns, distribution 1.462ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.100     0.100    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     0.762 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.812    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.812 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.209    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     1.082 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.248     1.330    project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.358 r  project_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6457, routed)        2.745     4.103    project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X29Y40         FDRE                                         r  project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y40         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     4.184 f  project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.194     4.378    project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X29Y40         LUT3 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.123     4.501 f  project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.580     5.081    project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X29Y44         FDCE                                         f  project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AM15                                              0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.079    10.079    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.552    10.631 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.671    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.671 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    11.015    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    11.645 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.218    11.863    project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.887 r  project_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6457, routed)        2.444    14.331    project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X29Y44         FDCE                                         r  project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism             -0.269    14.062    
                         clock uncertainty           -0.060    14.002    
    SLICE_X29Y44         FDCE (Recov_HFF2_SLICEL_C_CLR)
                                                     -0.066    13.936    project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         13.936    
                         arrival time                          -5.081    
  -------------------------------------------------------------------
                         slack                                  8.856    

Slack (MET) :             8.856ns  (required time - arrival time)
  Source:                 project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out3_project_1_clk_wiz_0 rise@10.000ns - clk_out3_project_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.978ns  (logic 0.204ns (20.868%)  route 0.774ns (79.132%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.331ns = ( 14.331 - 10.000 ) 
    Source Clock Delay      (SCD):    4.103ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.745ns (routing 1.082ns, distribution 1.663ns)
  Clock Net Delay (Destination): 2.444ns (routing 0.982ns, distribution 1.462ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.100     0.100    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     0.762 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.812    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.812 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.209    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     1.082 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.248     1.330    project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.358 r  project_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6457, routed)        2.745     4.103    project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X29Y40         FDRE                                         r  project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y40         FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     4.184 f  project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.194     4.378    project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X29Y40         LUT3 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.123     4.501 f  project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.580     5.081    project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X29Y44         FDCE                                         f  project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                     10.000    10.000 r  
    AM15                                              0.000    10.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.079    10.079    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.552    10.631 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040    10.671    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000    10.671 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344    11.015    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630    11.645 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.218    11.863    project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024    11.887 r  project_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6457, routed)        2.444    14.331    project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X29Y44         FDCE                                         r  project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism             -0.269    14.062    
                         clock uncertainty           -0.060    14.002    
    SLICE_X29Y44         FDCE (Recov_GFF2_SLICEL_C_CLR)
                                                     -0.066    13.936    project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         13.936    
                         arrival time                          -5.081    
  -------------------------------------------------------------------
                         slack                                  8.856    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_project_1_clk_wiz_0 rise@0.000ns - clk_out3_project_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.136ns  (logic 0.039ns (28.636%)  route 0.097ns (71.364%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.404ns
    Source Clock Delay      (SCD):    2.560ns
    Clock Pessimism Removal (CPR):    -0.205ns
  Clock Net Delay (Source):      1.517ns (routing 0.596ns, distribution 0.921ns)
  Clock Net Delay (Destination): 1.700ns (routing 0.665ns, distribution 1.035ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.079     0.079    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.328     0.407 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.447    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.447 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.650    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     0.880 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.147     1.027    project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.044 r  project_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6457, routed)        1.517     2.560    project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/m_aclk
    SLICE_X27Y13         FDPE                                         r  project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y13         FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039     2.599 f  project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.097     2.696    project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X26Y13         FDPE                                         f  project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.100     0.100    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.433     0.533 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.583    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.583 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.813    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.518 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.167     0.685    project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.704 r  project_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6457, routed)        1.700     2.404    project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/m_aclk
    SLICE_X26Y13         FDPE                                         r  project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.205     2.609    
    SLICE_X26Y13         FDPE (Remov_EFF_SLICEL_C_PRE)
                                                     -0.020     2.589    project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -2.589    
                         arrival time                           2.696    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
                            (removal check against rising-edge clock clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_project_1_clk_wiz_0 rise@0.000ns - clk_out3_project_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.136ns  (logic 0.039ns (28.636%)  route 0.097ns (71.364%))
  Logic Levels:           0  
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.404ns
    Source Clock Delay      (SCD):    2.560ns
    Clock Pessimism Removal (CPR):    -0.205ns
  Clock Net Delay (Source):      1.517ns (routing 0.596ns, distribution 0.921ns)
  Clock Net Delay (Destination): 1.700ns (routing 0.665ns, distribution 1.035ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.079     0.079    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.328     0.407 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.447    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.447 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.650    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     0.880 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.147     1.027    project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.044 r  project_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6457, routed)        1.517     2.560    project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/m_aclk
    SLICE_X27Y13         FDPE                                         r  project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y13         FDPE (Prop_AFF2_SLICEM_C_Q)
                                                      0.039     2.599 f  project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.097     2.696    project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X26Y13         FDPE                                         f  project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.100     0.100    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.433     0.533 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.583    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.583 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.813    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.518 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.167     0.685    project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.704 r  project_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6457, routed)        1.700     2.404    project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/m_aclk
    SLICE_X26Y13         FDPE                                         r  project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism              0.205     2.609    
    SLICE_X26Y13         FDPE (Remov_EFF2_SLICEL_C_PRE)
                                                     -0.020     2.589    project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -2.589    
                         arrival time                           2.696    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/CLR
                            (removal check against rising-edge clock clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_project_1_clk_wiz_0 rise@0.000ns - clk_out3_project_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.133ns  (logic 0.040ns (30.032%)  route 0.093ns (69.968%))
  Logic Levels:           0  
  Clock Path Skew:        0.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.406ns
    Source Clock Delay      (SCD):    2.556ns
    Clock Pessimism Removal (CPR):    -0.176ns
  Clock Net Delay (Source):      1.512ns (routing 0.596ns, distribution 0.916ns)
  Clock Net Delay (Destination): 1.702ns (routing 0.665ns, distribution 1.037ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.079     0.079    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.328     0.407 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.447    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.447 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.650    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     0.880 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.147     1.027    project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.044 r  project_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6457, routed)        1.512     2.556    project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X26Y8          FDPE                                         r  project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y8          FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     2.596 f  project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.093     2.689    project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.rst_rd_reg2
    SLICE_X26Y9          FDCE                                         f  project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.100     0.100    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.433     0.533 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.583    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.583 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.813    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.518 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.167     0.685    project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.704 r  project_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6457, routed)        1.702     2.406    project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/m_aclk
    SLICE_X26Y9          FDCE                                         r  project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/C
                         clock pessimism              0.176     2.582    
    SLICE_X26Y9          FDCE (Remov_EFF_SLICEL_C_CLR)
                                                     -0.020     2.562    project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.562    
                         arrival time                           2.689    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/CLR
                            (removal check against rising-edge clock clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_project_1_clk_wiz_0 rise@0.000ns - clk_out3_project_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.133ns  (logic 0.040ns (30.032%)  route 0.093ns (69.968%))
  Logic Levels:           0  
  Clock Path Skew:        0.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.406ns
    Source Clock Delay      (SCD):    2.556ns
    Clock Pessimism Removal (CPR):    -0.176ns
  Clock Net Delay (Source):      1.512ns (routing 0.596ns, distribution 0.916ns)
  Clock Net Delay (Destination): 1.702ns (routing 0.665ns, distribution 1.037ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.079     0.079    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.328     0.407 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.447    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.447 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.650    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     0.880 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.147     1.027    project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.044 r  project_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6457, routed)        1.512     2.556    project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X26Y8          FDPE                                         r  project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y8          FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     2.596 f  project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.093     2.689    project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.rst_rd_reg2
    SLICE_X26Y9          FDCE                                         f  project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.100     0.100    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.433     0.533 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.583    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.583 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.813    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.518 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.167     0.685    project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.704 r  project_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6457, routed)        1.702     2.406    project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/m_aclk
    SLICE_X26Y9          FDCE                                         r  project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/C
                         clock pessimism              0.176     2.582    
    SLICE_X26Y9          FDCE (Remov_EFF2_SLICEL_C_CLR)
                                                     -0.020     2.562    project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.562    
                         arrival time                           2.689    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
                            (removal check against rising-edge clock clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_project_1_clk_wiz_0 rise@0.000ns - clk_out3_project_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.159ns  (logic 0.041ns (25.804%)  route 0.118ns (74.196%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.406ns
    Source Clock Delay      (SCD):    2.560ns
    Clock Pessimism Removal (CPR):    -0.205ns
  Clock Net Delay (Source):      1.517ns (routing 0.596ns, distribution 0.921ns)
  Clock Net Delay (Destination): 1.702ns (routing 0.665ns, distribution 1.037ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.079     0.079    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.328     0.407 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.447    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.447 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.650    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     0.880 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.147     1.027    project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.044 r  project_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6457, routed)        1.517     2.560    project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/m_aclk
    SLICE_X27Y13         FDPE                                         r  project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y13         FDPE (Prop_DFF2_SLICEM_C_Q)
                                                      0.041     2.601 f  project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.118     2.719    project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X25Y13         FDPE                                         f  project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.100     0.100    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.433     0.533 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.583    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.583 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.813    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.518 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.167     0.685    project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.704 r  project_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6457, routed)        1.702     2.406    project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_aclk
    SLICE_X25Y13         FDPE                                         r  project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/C
                         clock pessimism              0.205     2.611    
    SLICE_X25Y13         FDPE (Remov_EFF_SLICEL_C_PRE)
                                                     -0.020     2.591    project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.591    
                         arrival time                           2.719    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_project_1_clk_wiz_0 rise@0.000ns - clk_out3_project_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.159ns  (logic 0.041ns (25.804%)  route 0.118ns (74.196%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.406ns
    Source Clock Delay      (SCD):    2.560ns
    Clock Pessimism Removal (CPR):    -0.205ns
  Clock Net Delay (Source):      1.517ns (routing 0.596ns, distribution 0.921ns)
  Clock Net Delay (Destination): 1.702ns (routing 0.665ns, distribution 1.037ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.079     0.079    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.328     0.407 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.447    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.447 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.650    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     0.880 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.147     1.027    project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.044 r  project_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6457, routed)        1.517     2.560    project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/m_aclk
    SLICE_X27Y13         FDPE                                         r  project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y13         FDPE (Prop_DFF2_SLICEM_C_Q)
                                                      0.041     2.601 f  project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.118     2.719    project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X25Y13         FDCE                                         f  project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.100     0.100    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.433     0.533 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.583    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.583 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.813    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.518 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.167     0.685    project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.704 r  project_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6457, routed)        1.702     2.406    project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_aclk
    SLICE_X25Y13         FDCE                                         r  project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]/C
                         clock pessimism              0.205     2.611    
    SLICE_X25Y13         FDCE (Remov_EFF2_SLICEL_C_CLR)
                                                     -0.020     2.591    project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.591    
                         arrival time                           2.719    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_project_1_clk_wiz_0 rise@0.000ns - clk_out3_project_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.159ns  (logic 0.041ns (25.804%)  route 0.118ns (74.196%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.406ns
    Source Clock Delay      (SCD):    2.560ns
    Clock Pessimism Removal (CPR):    -0.205ns
  Clock Net Delay (Source):      1.517ns (routing 0.596ns, distribution 0.921ns)
  Clock Net Delay (Destination): 1.702ns (routing 0.665ns, distribution 1.037ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.079     0.079    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.328     0.407 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.447    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.447 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.650    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     0.880 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.147     1.027    project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.044 r  project_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6457, routed)        1.517     2.560    project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/m_aclk
    SLICE_X27Y13         FDPE                                         r  project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y13         FDPE (Prop_DFF2_SLICEM_C_Q)
                                                      0.041     2.601 f  project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.118     2.719    project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X25Y13         FDCE                                         f  project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.100     0.100    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.433     0.533 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.583    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.583 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.813    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.518 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.167     0.685    project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.704 r  project_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6457, routed)        1.702     2.406    project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_aclk
    SLICE_X25Y13         FDCE                                         r  project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism              0.205     2.611    
    SLICE_X25Y13         FDCE (Remov_FFF_SLICEL_C_CLR)
                                                     -0.020     2.591    project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.591    
                         arrival time                           2.719    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_project_1_clk_wiz_0 rise@0.000ns - clk_out3_project_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.159ns  (logic 0.041ns (25.804%)  route 0.118ns (74.196%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.406ns
    Source Clock Delay      (SCD):    2.560ns
    Clock Pessimism Removal (CPR):    -0.205ns
  Clock Net Delay (Source):      1.517ns (routing 0.596ns, distribution 0.921ns)
  Clock Net Delay (Destination): 1.702ns (routing 0.665ns, distribution 1.037ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.079     0.079    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.328     0.407 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.447    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.447 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.650    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     0.880 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.147     1.027    project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.044 r  project_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6457, routed)        1.517     2.560    project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/m_aclk
    SLICE_X27Y13         FDPE                                         r  project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y13         FDPE (Prop_DFF2_SLICEM_C_Q)
                                                      0.041     2.601 f  project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.118     2.719    project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X25Y13         FDCE                                         f  project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.100     0.100    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.433     0.533 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.583    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.583 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.813    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.518 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.167     0.685    project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.704 r  project_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6457, routed)        1.702     2.406    project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_aclk
    SLICE_X25Y13         FDCE                                         r  project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism              0.205     2.611    
    SLICE_X25Y13         FDCE (Remov_FFF2_SLICEL_C_CLR)
                                                     -0.020     2.591    project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.591    
                         arrival time                           2.719    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
                            (removal check against rising-edge clock clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_project_1_clk_wiz_0 rise@0.000ns - clk_out3_project_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.159ns  (logic 0.041ns (25.804%)  route 0.118ns (74.196%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.406ns
    Source Clock Delay      (SCD):    2.560ns
    Clock Pessimism Removal (CPR):    -0.205ns
  Clock Net Delay (Source):      1.517ns (routing 0.596ns, distribution 0.921ns)
  Clock Net Delay (Destination): 1.702ns (routing 0.665ns, distribution 1.037ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.079     0.079    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.328     0.407 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.447    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.447 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.650    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     0.880 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.147     1.027    project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.044 r  project_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6457, routed)        1.517     2.560    project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/m_aclk
    SLICE_X27Y13         FDPE                                         r  project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y13         FDPE (Prop_DFF2_SLICEM_C_Q)
                                                      0.041     2.601 f  project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.118     2.719    project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X25Y13         FDCE                                         f  project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.100     0.100    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.433     0.533 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.583    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.583 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.813    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.518 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.167     0.685    project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.704 r  project_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6457, routed)        1.702     2.406    project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_aclk
    SLICE_X25Y13         FDCE                                         r  project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism              0.205     2.611    
    SLICE_X25Y13         FDCE (Remov_GFF_SLICEL_C_CLR)
                                                     -0.020     2.591    project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.591    
                         arrival time                           2.719    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
                            (removal check against rising-edge clock clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out3_project_1_clk_wiz_0 rise@0.000ns - clk_out3_project_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.159ns  (logic 0.041ns (25.804%)  route 0.118ns (74.196%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.406ns
    Source Clock Delay      (SCD):    2.560ns
    Clock Pessimism Removal (CPR):    -0.205ns
  Clock Net Delay (Source):      1.517ns (routing 0.596ns, distribution 0.921ns)
  Clock Net Delay (Destination): 1.702ns (routing 0.665ns, distribution 1.037ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.079     0.079    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.328     0.407 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.447    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.447 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.650    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     0.880 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.147     1.027    project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.044 r  project_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6457, routed)        1.517     2.560    project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/m_aclk
    SLICE_X27Y13         FDPE                                         r  project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y13         FDPE (Prop_DFF2_SLICEM_C_Q)
                                                      0.041     2.601 f  project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.118     2.719    project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X25Y13         FDCE                                         f  project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.100     0.100    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.433     0.533 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.583    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.583 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.813    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.518 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.167     0.685    project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.704 r  project_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6457, routed)        1.702     2.406    project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_aclk
    SLICE_X25Y13         FDCE                                         r  project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                         clock pessimism              0.205     2.611    
    SLICE_X25Y13         FDCE (Remov_GFF2_SLICEL_C_CLR)
                                                     -0.020     2.591    project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.591    
                         arrival time                           2.719    
  -------------------------------------------------------------------
                         slack                                  0.128    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        8.650ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.113ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.650ns  (required time - arrival time)
  Source:                 project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.024ns  (logic 0.177ns (17.278%)  route 0.847ns (82.722%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.986ns = ( 11.986 - 10.000 ) 
    Source Clock Delay      (SCD):    2.258ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.032ns (routing 0.645ns, distribution 1.387ns)
  Clock Net Delay (Destination): 1.804ns (routing 0.584ns, distribution 1.220ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    project_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=9956, routed)        2.032     2.258    project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X27Y99         FDPE                                         r  project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y99         FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     2.337 f  project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.217     2.554    project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X27Y99         LUT3 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.098     2.652 f  project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.631     3.282    project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X26Y99         FDCE                                         f  project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    project_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=9956, routed)        1.804    11.986    project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X26Y99         FDCE                                         r  project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                         clock pessimism              0.188    12.174    
                         clock uncertainty           -0.176    11.998    
    SLICE_X26Y99         FDCE (Recov_DFF_SLICEL_C_CLR)
                                                     -0.066    11.932    project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         11.932    
                         arrival time                          -3.282    
  -------------------------------------------------------------------
                         slack                                  8.650    

Slack (MET) :             8.650ns  (required time - arrival time)
  Source:                 project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.024ns  (logic 0.177ns (17.278%)  route 0.847ns (82.722%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.986ns = ( 11.986 - 10.000 ) 
    Source Clock Delay      (SCD):    2.258ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.032ns (routing 0.645ns, distribution 1.387ns)
  Clock Net Delay (Destination): 1.804ns (routing 0.584ns, distribution 1.220ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    project_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=9956, routed)        2.032     2.258    project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X27Y99         FDPE                                         r  project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y99         FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     2.337 f  project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.217     2.554    project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X27Y99         LUT3 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.098     2.652 f  project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.631     3.282    project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X26Y99         FDCE                                         f  project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    project_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=9956, routed)        1.804    11.986    project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X26Y99         FDCE                                         r  project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/C
                         clock pessimism              0.188    12.174    
                         clock uncertainty           -0.176    11.998    
    SLICE_X26Y99         FDCE (Recov_DFF2_SLICEL_C_CLR)
                                                     -0.066    11.932    project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                         11.932    
                         arrival time                          -3.282    
  -------------------------------------------------------------------
                         slack                                  8.650    

Slack (MET) :             8.653ns  (required time - arrival time)
  Source:                 project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.023ns  (logic 0.177ns (17.295%)  route 0.846ns (82.705%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.988ns = ( 11.988 - 10.000 ) 
    Source Clock Delay      (SCD):    2.258ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.032ns (routing 0.645ns, distribution 1.387ns)
  Clock Net Delay (Destination): 1.806ns (routing 0.584ns, distribution 1.222ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    project_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=9956, routed)        2.032     2.258    project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X27Y99         FDPE                                         r  project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y99         FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     2.337 f  project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.217     2.554    project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X27Y99         LUT3 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.098     2.652 f  project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.630     3.281    project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X26Y99         FDCE                                         f  project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    project_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=9956, routed)        1.806    11.988    project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X26Y99         FDCE                                         r  project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism              0.188    12.176    
                         clock uncertainty           -0.176    12.000    
    SLICE_X26Y99         FDCE (Recov_EFF_SLICEL_C_CLR)
                                                     -0.066    11.934    project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         11.934    
                         arrival time                          -3.281    
  -------------------------------------------------------------------
                         slack                                  8.653    

Slack (MET) :             8.653ns  (required time - arrival time)
  Source:                 project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.023ns  (logic 0.177ns (17.295%)  route 0.846ns (82.705%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.988ns = ( 11.988 - 10.000 ) 
    Source Clock Delay      (SCD):    2.258ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.032ns (routing 0.645ns, distribution 1.387ns)
  Clock Net Delay (Destination): 1.806ns (routing 0.584ns, distribution 1.222ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    project_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=9956, routed)        2.032     2.258    project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X27Y99         FDPE                                         r  project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y99         FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     2.337 f  project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.217     2.554    project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X27Y99         LUT3 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.098     2.652 f  project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.630     3.281    project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X26Y99         FDCE                                         f  project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    project_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=9956, routed)        1.806    11.988    project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X26Y99         FDCE                                         r  project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism              0.188    12.176    
                         clock uncertainty           -0.176    12.000    
    SLICE_X26Y99         FDCE (Recov_EFF2_SLICEL_C_CLR)
                                                     -0.066    11.934    project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         11.934    
                         arrival time                          -3.281    
  -------------------------------------------------------------------
                         slack                                  8.653    

Slack (MET) :             8.653ns  (required time - arrival time)
  Source:                 project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.023ns  (logic 0.177ns (17.295%)  route 0.846ns (82.705%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.988ns = ( 11.988 - 10.000 ) 
    Source Clock Delay      (SCD):    2.258ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.032ns (routing 0.645ns, distribution 1.387ns)
  Clock Net Delay (Destination): 1.806ns (routing 0.584ns, distribution 1.222ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    project_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=9956, routed)        2.032     2.258    project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X27Y99         FDPE                                         r  project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y99         FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     2.337 f  project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.217     2.554    project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X27Y99         LUT3 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.098     2.652 f  project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.630     3.281    project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X26Y99         FDCE                                         f  project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    project_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=9956, routed)        1.806    11.988    project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X26Y99         FDCE                                         r  project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                         clock pessimism              0.188    12.176    
                         clock uncertainty           -0.176    12.000    
    SLICE_X26Y99         FDCE (Recov_FFF_SLICEL_C_CLR)
                                                     -0.066    11.934    project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         11.934    
                         arrival time                          -3.281    
  -------------------------------------------------------------------
                         slack                                  8.653    

Slack (MET) :             8.653ns  (required time - arrival time)
  Source:                 project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.023ns  (logic 0.177ns (17.295%)  route 0.846ns (82.705%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.988ns = ( 11.988 - 10.000 ) 
    Source Clock Delay      (SCD):    2.258ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.032ns (routing 0.645ns, distribution 1.387ns)
  Clock Net Delay (Destination): 1.806ns (routing 0.584ns, distribution 1.222ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    project_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=9956, routed)        2.032     2.258    project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X27Y99         FDPE                                         r  project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y99         FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     2.337 f  project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.217     2.554    project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X27Y99         LUT3 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.098     2.652 f  project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.630     3.281    project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X26Y99         FDCE                                         f  project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    project_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=9956, routed)        1.806    11.988    project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X26Y99         FDCE                                         r  project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/C
                         clock pessimism              0.188    12.176    
                         clock uncertainty           -0.176    12.000    
    SLICE_X26Y99         FDCE (Recov_FFF2_SLICEL_C_CLR)
                                                     -0.066    11.934    project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         11.934    
                         arrival time                          -3.281    
  -------------------------------------------------------------------
                         slack                                  8.653    

Slack (MET) :             8.653ns  (required time - arrival time)
  Source:                 project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.023ns  (logic 0.177ns (17.295%)  route 0.846ns (82.705%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.988ns = ( 11.988 - 10.000 ) 
    Source Clock Delay      (SCD):    2.258ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.032ns (routing 0.645ns, distribution 1.387ns)
  Clock Net Delay (Destination): 1.806ns (routing 0.584ns, distribution 1.222ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    project_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=9956, routed)        2.032     2.258    project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X27Y99         FDPE                                         r  project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y99         FDPE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     2.337 f  project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.217     2.554    project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2
    SLICE_X27Y99         LUT3 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.098     2.652 f  project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.630     3.281    project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]_1
    SLICE_X26Y99         FDCE                                         f  project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    project_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=9956, routed)        1.806    11.988    project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/clk
    SLICE_X26Y99         FDCE                                         r  project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/C
                         clock pessimism              0.188    12.176    
                         clock uncertainty           -0.176    12.000    
    SLICE_X26Y99         FDCE (Recov_GFF_SLICEL_C_CLR)
                                                     -0.066    11.934    project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         11.934    
                         arrival time                          -3.281    
  -------------------------------------------------------------------
                         slack                                  8.653    

Slack (MET) :             8.671ns  (required time - arrival time)
  Source:                 project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.007ns  (logic 0.229ns (22.739%)  route 0.778ns (77.261%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.998ns = ( 11.998 - 10.000 ) 
    Source Clock Delay      (SCD):    2.266ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.040ns (routing 0.645ns, distribution 1.395ns)
  Clock Net Delay (Destination): 1.816ns (routing 0.584ns, distribution 1.232ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    project_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=9956, routed)        2.040     2.266    project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X30Y76         FDRE                                         r  project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y76         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     2.345 f  project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.209     2.554    project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X30Y76         LUT3 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.150     2.704 f  project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.569     3.273    project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X28Y74         FDCE                                         f  project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    project_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=9956, routed)        1.816    11.998    project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X28Y74         FDCE                                         r  project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                         clock pessimism              0.188    12.186    
                         clock uncertainty           -0.176    12.010    
    SLICE_X28Y74         FDCE (Recov_AFF_SLICEM_C_CLR)
                                                     -0.066    11.944    project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         11.944    
                         arrival time                          -3.273    
  -------------------------------------------------------------------
                         slack                                  8.671    

Slack (MET) :             8.671ns  (required time - arrival time)
  Source:                 project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.007ns  (logic 0.229ns (22.739%)  route 0.778ns (77.261%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.998ns = ( 11.998 - 10.000 ) 
    Source Clock Delay      (SCD):    2.266ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.040ns (routing 0.645ns, distribution 1.395ns)
  Clock Net Delay (Destination): 1.816ns (routing 0.584ns, distribution 1.232ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    project_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=9956, routed)        2.040     2.266    project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X30Y76         FDRE                                         r  project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y76         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     2.345 f  project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.209     2.554    project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X30Y76         LUT3 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.150     2.704 f  project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.569     3.273    project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X28Y74         FDCE                                         f  project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    project_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=9956, routed)        1.816    11.998    project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X28Y74         FDCE                                         r  project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/C
                         clock pessimism              0.188    12.186    
                         clock uncertainty           -0.176    12.010    
    SLICE_X28Y74         FDCE (Recov_BFF2_SLICEM_C_CLR)
                                                     -0.066    11.944    project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         11.944    
                         arrival time                          -3.273    
  -------------------------------------------------------------------
                         slack                                  8.671    

Slack (MET) :             8.671ns  (required time - arrival time)
  Source:                 project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.007ns  (logic 0.229ns (22.739%)  route 0.778ns (77.261%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.080ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.998ns = ( 11.998 - 10.000 ) 
    Source Clock Delay      (SCD):    2.266ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.040ns (routing 0.645ns, distribution 1.395ns)
  Clock Net Delay (Destination): 1.816ns (routing 0.584ns, distribution 1.232ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    project_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=9956, routed)        2.040     2.266    project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X30Y76         FDRE                                         r  project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y76         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     2.345 f  project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]/Q
                         net (fo=2, routed)           0.209     2.554    project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc[1]
    SLICE_X30Y76         LUT3 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.150     2.704 f  project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state[1]_i_2/O
                         net (fo=32, routed)          0.569     3.273    project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X28Y74         FDCE                                         f  project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157    10.157    project_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025    10.182 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=9956, routed)        1.816    11.998    project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X28Y74         FDCE                                         r  project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/C
                         clock pessimism              0.188    12.186    
                         clock uncertainty           -0.176    12.010    
    SLICE_X28Y74         FDCE (Recov_CFF_SLICEM_C_CLR)
                                                     -0.066    11.944    project_1_i/axi_interconnect_0/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         11.944    
                         arrival time                          -3.273    
  -------------------------------------------------------------------
                         slack                                  8.671    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.113ns  (logic 0.040ns (35.322%)  route 0.073ns (64.678%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.445ns
    Source Clock Delay      (SCD):    1.262ns
    Clock Pessimism Removal (CPR):    0.163ns
  Clock Net Delay (Source):      1.142ns (routing 0.346ns, distribution 0.796ns)
  Clock Net Delay (Destination): 1.298ns (routing 0.387ns, distribution 0.911ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    project_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=9956, routed)        1.142     1.262    project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aclk
    SLICE_X25Y8          FDPE                                         r  project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y8          FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.302 f  project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.073     1.375    project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X24Y8          FDPE                                         f  project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    project_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=9956, routed)        1.298     1.445    project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/s_aclk
    SLICE_X24Y8          FDPE                                         r  project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.163     1.282    
    SLICE_X24Y8          FDPE (Remov_EFF_SLICEM_C_PRE)
                                                     -0.020     1.262    project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.262    
                         arrival time                           1.375    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.113ns  (logic 0.040ns (35.322%)  route 0.073ns (64.678%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.445ns
    Source Clock Delay      (SCD):    1.262ns
    Clock Pessimism Removal (CPR):    0.163ns
  Clock Net Delay (Source):      1.142ns (routing 0.346ns, distribution 0.796ns)
  Clock Net Delay (Destination): 1.298ns (routing 0.387ns, distribution 0.911ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    project_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=9956, routed)        1.142     1.262    project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aclk
    SLICE_X25Y8          FDPE                                         r  project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y8          FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.302 f  project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.073     1.375    project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X24Y8          FDPE                                         f  project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    project_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=9956, routed)        1.298     1.445    project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/s_aclk
    SLICE_X24Y8          FDPE                                         r  project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism             -0.163     1.282    
    SLICE_X24Y8          FDPE (Remov_EFF2_SLICEM_C_PRE)
                                                     -0.020     1.262    project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -1.262    
                         arrival time                           1.375    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.110ns  (logic 0.040ns (36.469%)  route 0.070ns (63.531%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.430ns
    Source Clock Delay      (SCD):    1.253ns
    Clock Pessimism Removal (CPR):    0.162ns
  Clock Net Delay (Source):      1.133ns (routing 0.346ns, distribution 0.787ns)
  Clock Net Delay (Destination): 1.283ns (routing 0.387ns, distribution 0.896ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    project_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=9956, routed)        1.133     1.253    project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X26Y14         FDPE                                         r  project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y14         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.293 f  project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.070     1.362    project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.rst_rd_reg2
    SLICE_X26Y14         FDPE                                         f  project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    project_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=9956, routed)        1.283     1.430    project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/s_aclk
    SLICE_X26Y14         FDPE                                         r  project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                         clock pessimism             -0.162     1.268    
    SLICE_X26Y14         FDPE (Remov_HFF2_SLICEL_C_PRE)
                                                     -0.020     1.248    project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg
  -------------------------------------------------------------------
                         required time                         -1.248    
                         arrival time                           1.362    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.158ns  (logic 0.040ns (25.360%)  route 0.118ns (74.640%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.437ns
    Source Clock Delay      (SCD):    1.250ns
    Clock Pessimism Removal (CPR):    0.127ns
  Clock Net Delay (Source):      1.130ns (routing 0.346ns, distribution 0.784ns)
  Clock Net Delay (Destination): 1.290ns (routing 0.387ns, distribution 0.903ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    project_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=9956, routed)        1.130     1.250    project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X26Y20         FDPE                                         r  project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y20         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.290 f  project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.118     1.407    project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X25Y20         FDPE                                         f  project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    project_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=9956, routed)        1.290     1.437    project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/s_aclk
    SLICE_X25Y20         FDPE                                         r  project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg/C
                         clock pessimism             -0.127     1.310    
    SLICE_X25Y20         FDPE (Remov_EFF_SLICEL_C_PRE)
                                                     -0.020     1.290    project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.290    
                         arrival time                           1.407    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.158ns  (logic 0.040ns (25.360%)  route 0.118ns (74.640%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.437ns
    Source Clock Delay      (SCD):    1.250ns
    Clock Pessimism Removal (CPR):    0.127ns
  Clock Net Delay (Source):      1.130ns (routing 0.346ns, distribution 0.784ns)
  Clock Net Delay (Destination): 1.290ns (routing 0.387ns, distribution 0.903ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    project_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=9956, routed)        1.130     1.250    project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/s_aclk
    SLICE_X26Y20         FDPE                                         r  project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y20         FDPE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     1.290 f  project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=3, routed)           0.118     1.407    project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/out
    SLICE_X25Y20         FDPE                                         f  project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    project_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=9956, routed)        1.290     1.437    project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/s_aclk
    SLICE_X25Y20         FDPE                                         r  project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg/C
                         clock pessimism             -0.127     1.310    
    SLICE_X25Y20         FDPE (Remov_EFF2_SLICEL_C_PRE)
                                                     -0.020     1.290    project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i_reg
  -------------------------------------------------------------------
                         required time                         -1.290    
                         arrival time                           1.407    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.145ns  (logic 0.041ns (28.214%)  route 0.104ns (71.786%))
  Logic Levels:           0  
  Clock Path Skew:        0.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.441ns
    Source Clock Delay      (SCD):    1.262ns
    Clock Pessimism Removal (CPR):    0.155ns
  Clock Net Delay (Source):      1.142ns (routing 0.346ns, distribution 0.796ns)
  Clock Net Delay (Destination): 1.294ns (routing 0.387ns, distribution 0.907ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    project_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=9956, routed)        1.142     1.262    project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aclk
    SLICE_X25Y8          FDPE                                         r  project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y8          FDPE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     1.303 f  project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.104     1.407    project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X24Y7          FDCE                                         f  project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    project_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=9956, routed)        1.294     1.441    project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X24Y7          FDCE                                         r  project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
                         clock pessimism             -0.155     1.286    
    SLICE_X24Y7          FDCE (Remov_CFF2_SLICEM_C_CLR)
                                                     -0.020     1.266    project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.266    
                         arrival time                           1.407    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.145ns  (logic 0.041ns (28.214%)  route 0.104ns (71.786%))
  Logic Levels:           0  
  Clock Path Skew:        0.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.441ns
    Source Clock Delay      (SCD):    1.262ns
    Clock Pessimism Removal (CPR):    0.155ns
  Clock Net Delay (Source):      1.142ns (routing 0.346ns, distribution 0.796ns)
  Clock Net Delay (Destination): 1.294ns (routing 0.387ns, distribution 0.907ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    project_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=9956, routed)        1.142     1.262    project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aclk
    SLICE_X25Y8          FDPE                                         r  project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y8          FDPE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     1.303 f  project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.104     1.407    project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X24Y7          FDPE                                         f  project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    project_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=9956, routed)        1.294     1.441    project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X24Y7          FDPE                                         r  project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/C
                         clock pessimism             -0.155     1.286    
    SLICE_X24Y7          FDPE (Remov_BFF2_SLICEM_C_PRE)
                                                     -0.020     1.266    project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.266    
                         arrival time                           1.407    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.145ns  (logic 0.041ns (28.214%)  route 0.104ns (71.786%))
  Logic Levels:           0  
  Clock Path Skew:        0.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.441ns
    Source Clock Delay      (SCD):    1.262ns
    Clock Pessimism Removal (CPR):    0.155ns
  Clock Net Delay (Source):      1.142ns (routing 0.346ns, distribution 0.796ns)
  Clock Net Delay (Destination): 1.294ns (routing 0.387ns, distribution 0.907ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    project_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=9956, routed)        1.142     1.262    project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aclk
    SLICE_X25Y8          FDPE                                         r  project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y8          FDPE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     1.303 f  project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.104     1.407    project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X24Y7          FDCE                                         f  project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    project_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=9956, routed)        1.294     1.441    project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X24Y7          FDCE                                         r  project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
                         clock pessimism             -0.155     1.286    
    SLICE_X24Y7          FDCE (Remov_DFF_SLICEM_C_CLR)
                                                     -0.020     1.266    project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.266    
                         arrival time                           1.407    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.145ns  (logic 0.041ns (28.214%)  route 0.104ns (71.786%))
  Logic Levels:           0  
  Clock Path Skew:        0.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.441ns
    Source Clock Delay      (SCD):    1.262ns
    Clock Pessimism Removal (CPR):    0.155ns
  Clock Net Delay (Source):      1.142ns (routing 0.346ns, distribution 0.796ns)
  Clock Net Delay (Destination): 1.294ns (routing 0.387ns, distribution 0.907ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    project_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=9956, routed)        1.142     1.262    project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aclk
    SLICE_X25Y8          FDPE                                         r  project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y8          FDPE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     1.303 f  project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.104     1.407    project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X24Y7          FDCE                                         f  project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    project_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=9956, routed)        1.294     1.441    project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X24Y7          FDCE                                         r  project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/C
                         clock pessimism             -0.155     1.286    
    SLICE_X24Y7          FDCE (Remov_DFF2_SLICEM_C_CLR)
                                                     -0.020     1.266    project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.266    
                         arrival time                           1.407    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
                            (removal check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.144ns  (logic 0.041ns (28.410%)  route 0.103ns (71.590%))
  Logic Levels:           0  
  Clock Path Skew:        0.023ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.440ns
    Source Clock Delay      (SCD):    1.262ns
    Clock Pessimism Removal (CPR):    0.156ns
  Clock Net Delay (Source):      1.142ns (routing 0.346ns, distribution 0.796ns)
  Clock Net Delay (Destination): 1.293ns (routing 0.387ns, distribution 0.906ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    project_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=9956, routed)        1.142     1.262    project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/s_aclk
    SLICE_X25Y8          FDPE                                         r  project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y8          FDPE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     1.303 f  project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.103     1.406    project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X24Y7          FDPE                                         f  project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    project_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=9956, routed)        1.293     1.440    project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/s_aclk
    SLICE_X24Y7          FDPE                                         r  project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]/C
                         clock pessimism             -0.156     1.285    
    SLICE_X24Y7          FDPE (Remov_EFF_SLICEM_C_PRE)
                                                     -0.020     1.265    project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.265    
                         arrival time                           1.406    
  -------------------------------------------------------------------
                         slack                                  0.141    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out2_project_1_clk_wiz_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            project_1_i/rst_clk_wiz_300M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_project_1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.921ns  (logic 1.066ns (21.662%)  route 3.855ns (78.338%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        4.709ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.709ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.077ns
  Clock Net Delay (Destination): 2.819ns (routing 1.598ns, distribution 1.221ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AW3                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset_IBUF_inst/I
    AW3                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.066     1.066 r  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.066    reset_IBUF_inst/OUT
    AW3                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.066 r  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=3, routed)           3.855     4.921    project_1_i/rst_clk_wiz_300M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/ext_reset_in
    SLICE_X37Y176        FDRE                                         r  project_1_i/rst_clk_wiz_300M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.079     0.079    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.552     0.631 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.671    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.671 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     1.015    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.645 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.221     1.866    project_1_i/clk_wiz/inst/clk_out2_project_1_clk_wiz_0
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.890 r  project_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=25375, routed)       2.819     4.709    project_1_i/rst_clk_wiz_300M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X37Y176        FDRE                                         r  project_1_i/rst_clk_wiz_300M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            project_1_i/rst_clk_wiz_300M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_project_1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.289ns  (logic 0.399ns (17.449%)  route 1.890ns (82.551%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.644ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.644ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.937ns (routing 1.069ns, distribution 0.868ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AW3                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset_IBUF_inst/I
    AW3                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      0.399     0.399 r  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.399    reset_IBUF_inst/OUT
    AW3                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     0.399 r  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=3, routed)           1.890     2.289    project_1_i/rst_clk_wiz_300M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/ext_reset_in
    SLICE_X37Y176        FDRE                                         r  project_1_i/rst_clk_wiz_300M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.100     0.100    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.433     0.533 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.583    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.583 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.813    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.518 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.688    project_1_i/clk_wiz/inst/clk_out2_project_1_clk_wiz_0
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.707 r  project_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=25375, routed)       1.937     2.644    project_1_i/rst_clk_wiz_300M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X37Y176        FDRE                                         r  project_1_i/rst_clk_wiz_300M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out2_project_1_clk_wiz_0
  To Clock:  clk_out2_project_1_clk_wiz_0

Max Delay             7 Endpoints
Min Delay             7 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 project_1_i/rst_clk_wiz_300M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_project_1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            project_1_i/dec_ctrl_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_project_1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.395ns  (logic 0.201ns (8.393%)  route 2.194ns (91.607%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.736ns
    Source Clock Delay      (SCD):    4.594ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.233ns (routing 1.759ns, distribution 1.474ns)
  Clock Net Delay (Destination): 2.846ns (routing 1.598ns, distribution 1.248ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.100     0.100    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     0.762 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.812    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.812 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.209    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     1.082 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.333    project_1_i/clk_wiz/inst/clk_out2_project_1_clk_wiz_0
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.361 r  project_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=25375, routed)       3.233     4.594    project_1_i/rst_clk_wiz_300M/U0/slowest_sync_clk
    SLICE_X42Y259        FDRE                                         r  project_1_i/rst_clk_wiz_300M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y259        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     4.673 f  project_1_i/rst_clk_wiz_300M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          1.436     6.109    project_1_i/dec_ctrl_fifo/inst/gen_fifo.xpm_fifo_axis_inst/s_aresetn
    SLICE_X42Y364        LUT1 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.122     6.231 r  project_1_i/dec_ctrl_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst_i_1/O
                         net (fo=1, routed)           0.758     6.989    project_1_i/dec_ctrl_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/src_rst
    SLICE_X35Y374        FDRE                                         r  project_1_i/dec_ctrl_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.079     0.079    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.552     0.631 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.671    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.671 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     1.015    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.645 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.221     1.866    project_1_i/clk_wiz/inst/clk_out2_project_1_clk_wiz_0
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.890 r  project_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=25375, routed)       2.846     4.736    project_1_i/dec_ctrl_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/dest_clk
    SLICE_X35Y374        FDRE                                         r  project_1_i/dec_ctrl_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 project_1_i/rst_clk_wiz_300M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_project_1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            project_1_i/dec_keep_ctrl_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_project_1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.680ns  (logic 0.214ns (12.739%)  route 1.466ns (87.261%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.277ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.871ns
    Source Clock Delay      (SCD):    4.594ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.233ns (routing 1.759ns, distribution 1.474ns)
  Clock Net Delay (Destination): 2.981ns (routing 1.598ns, distribution 1.383ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.100     0.100    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     0.762 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.812    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.812 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.209    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     1.082 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.333    project_1_i/clk_wiz/inst/clk_out2_project_1_clk_wiz_0
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.361 r  project_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=25375, routed)       3.233     4.594    project_1_i/rst_clk_wiz_300M/U0/slowest_sync_clk
    SLICE_X42Y259        FDRE                                         r  project_1_i/rst_clk_wiz_300M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y259        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     4.673 f  project_1_i/rst_clk_wiz_300M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          1.436     6.109    project_1_i/dec_keep_ctrl_fifo/inst/gen_fifo.xpm_fifo_axis_inst/s_aresetn
    SLICE_X42Y364        LUT1 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.135     6.244 r  project_1_i/dec_keep_ctrl_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst_i_1/O
                         net (fo=1, routed)           0.030     6.274    project_1_i/dec_keep_ctrl_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/src_rst
    SLICE_X42Y364        FDRE                                         r  project_1_i/dec_keep_ctrl_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.079     0.079    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.552     0.631 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.671    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.671 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     1.015    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.645 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.221     1.866    project_1_i/clk_wiz/inst/clk_out2_project_1_clk_wiz_0
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.890 r  project_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=25375, routed)       2.981     4.871    project_1_i/dec_keep_ctrl_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/dest_clk
    SLICE_X42Y364        FDRE                                         r  project_1_i/dec_keep_ctrl_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 project_1_i/rst_clk_wiz_300M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_project_1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            project_1_i/enc_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_project_1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.580ns  (logic 0.201ns (12.720%)  route 1.379ns (87.280%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.807ns
    Source Clock Delay      (SCD):    4.594ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.233ns (routing 1.759ns, distribution 1.474ns)
  Clock Net Delay (Destination): 2.917ns (routing 1.598ns, distribution 1.319ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.100     0.100    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     0.762 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.812    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.812 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.209    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     1.082 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.333    project_1_i/clk_wiz/inst/clk_out2_project_1_clk_wiz_0
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.361 r  project_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=25375, routed)       3.233     4.594    project_1_i/rst_clk_wiz_300M/U0/slowest_sync_clk
    SLICE_X42Y259        FDRE                                         r  project_1_i/rst_clk_wiz_300M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y259        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     4.673 f  project_1_i/rst_clk_wiz_300M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          0.917     5.591    project_1_i/enc_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/s_aresetn
    SLICE_X46Y325        LUT1 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.122     5.713 r  project_1_i/enc_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst_i_1/O
                         net (fo=1, routed)           0.462     6.175    project_1_i/enc_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/src_rst
    SLICE_X51Y299        FDRE                                         r  project_1_i/enc_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.079     0.079    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.552     0.631 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.671    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.671 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     1.015    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.645 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.221     1.866    project_1_i/clk_wiz/inst/clk_out2_project_1_clk_wiz_0
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.890 r  project_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=25375, routed)       2.917     4.807    project_1_i/enc_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/dest_clk
    SLICE_X51Y299        FDRE                                         r  project_1_i/enc_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 project_1_i/rst_clk_wiz_300M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_project_1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            project_1_i/hard_chan_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_project_1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.572ns  (logic 0.228ns (14.507%)  route 1.344ns (85.493%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.244ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.838ns
    Source Clock Delay      (SCD):    4.594ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.233ns (routing 1.759ns, distribution 1.474ns)
  Clock Net Delay (Destination): 2.949ns (routing 1.598ns, distribution 1.351ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.100     0.100    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     0.762 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.812    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.812 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.209    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     1.082 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.333    project_1_i/clk_wiz/inst/clk_out2_project_1_clk_wiz_0
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.361 r  project_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=25375, routed)       3.233     4.594    project_1_i/rst_clk_wiz_300M/U0/slowest_sync_clk
    SLICE_X42Y259        FDRE                                         r  project_1_i/rst_clk_wiz_300M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y259        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     4.673 f  project_1_i/rst_clk_wiz_300M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          1.190     5.863    project_1_i/hard_chan_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/s_aresetn
    SLICE_X44Y345        LUT1 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.149     6.012 r  project_1_i/hard_chan_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst_i_1/O
                         net (fo=1, routed)           0.154     6.166    project_1_i/hard_chan_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/src_rst
    SLICE_X44Y345        FDRE                                         r  project_1_i/hard_chan_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.079     0.079    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.552     0.631 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.671    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.671 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     1.015    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.645 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.221     1.866    project_1_i/clk_wiz/inst/clk_out2_project_1_clk_wiz_0
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.890 r  project_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=25375, routed)       2.949     4.838    project_1_i/hard_chan_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/dest_clk
    SLICE_X44Y345        FDRE                                         r  project_1_i/hard_chan_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 project_1_i/rst_clk_wiz_300M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_project_1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            project_1_i/chan_ctrl_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_project_1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.468ns  (logic 0.175ns (11.918%)  route 1.293ns (88.082%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.236ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.831ns
    Source Clock Delay      (SCD):    4.594ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.233ns (routing 1.759ns, distribution 1.474ns)
  Clock Net Delay (Destination): 2.941ns (routing 1.598ns, distribution 1.343ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.100     0.100    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     0.762 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.812    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.812 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.209    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     1.082 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.333    project_1_i/clk_wiz/inst/clk_out2_project_1_clk_wiz_0
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.361 r  project_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=25375, routed)       3.233     4.594    project_1_i/rst_clk_wiz_300M/U0/slowest_sync_clk
    SLICE_X42Y259        FDRE                                         r  project_1_i/rst_clk_wiz_300M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y259        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     4.673 f  project_1_i/rst_clk_wiz_300M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          0.304     4.978    project_1_i/chan_ctrl_fifo/inst/gen_fifo.xpm_fifo_axis_inst/s_aresetn
    SLICE_X40Y264        LUT1 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.096     5.074 r  project_1_i/chan_ctrl_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst_i_1/O
                         net (fo=1, routed)           0.989     6.063    project_1_i/chan_ctrl_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/src_rst
    SLICE_X42Y352        FDRE                                         r  project_1_i/chan_ctrl_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.079     0.079    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.552     0.631 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.671    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.671 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     1.015    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.645 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.221     1.866    project_1_i/clk_wiz/inst/clk_out2_project_1_clk_wiz_0
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.890 r  project_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=25375, routed)       2.941     4.831    project_1_i/chan_ctrl_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/dest_clk
    SLICE_X42Y352        FDRE                                         r  project_1_i/chan_ctrl_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 project_1_i/rst_clk_wiz_300M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_project_1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            project_1_i/enc_keep_ctrl_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_project_1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.377ns  (logic 0.214ns (15.538%)  route 1.163ns (84.462%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.259ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns
    Source Clock Delay      (SCD):    4.594ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.233ns (routing 1.759ns, distribution 1.474ns)
  Clock Net Delay (Destination): 2.963ns (routing 1.598ns, distribution 1.365ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.100     0.100    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     0.762 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.812    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.812 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.209    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     1.082 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.333    project_1_i/clk_wiz/inst/clk_out2_project_1_clk_wiz_0
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.361 r  project_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=25375, routed)       3.233     4.594    project_1_i/rst_clk_wiz_300M/U0/slowest_sync_clk
    SLICE_X42Y259        FDRE                                         r  project_1_i/rst_clk_wiz_300M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y259        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     4.673 f  project_1_i/rst_clk_wiz_300M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          0.917     5.591    project_1_i/enc_keep_ctrl_fifo/inst/gen_fifo.xpm_fifo_axis_inst/s_aresetn
    SLICE_X46Y325        LUT1 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.135     5.726 r  project_1_i/enc_keep_ctrl_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst_i_1/O
                         net (fo=1, routed)           0.246     5.972    project_1_i/enc_keep_ctrl_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/src_rst
    SLICE_X46Y325        FDRE                                         r  project_1_i/enc_keep_ctrl_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.079     0.079    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.552     0.631 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.671    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.671 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     1.015    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.645 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.221     1.866    project_1_i/clk_wiz/inst/clk_out2_project_1_clk_wiz_0
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.890 r  project_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=25375, routed)       2.963     4.853    project_1_i/enc_keep_ctrl_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/dest_clk
    SLICE_X46Y325        FDRE                                         r  project_1_i/enc_keep_ctrl_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 project_1_i/rst_clk_wiz_300M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_project_1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            project_1_i/src_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_project_1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.773ns  (logic 0.189ns (24.440%)  route 0.584ns (75.560%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.768ns
    Source Clock Delay      (SCD):    4.594ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      3.233ns (routing 1.759ns, distribution 1.474ns)
  Clock Net Delay (Destination): 2.878ns (routing 1.598ns, distribution 1.280ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.100     0.100    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     0.762 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.812    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.812 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.209    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.127     1.082 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.251     1.333    project_1_i/clk_wiz/inst/clk_out2_project_1_clk_wiz_0
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.361 r  project_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=25375, routed)       3.233     4.594    project_1_i/rst_clk_wiz_300M/U0/slowest_sync_clk
    SLICE_X42Y259        FDRE                                         r  project_1_i/rst_clk_wiz_300M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y259        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     4.673 f  project_1_i/rst_clk_wiz_300M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          0.304     4.978    project_1_i/src_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/s_aresetn
    SLICE_X40Y264        LUT1 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.110     5.088 r  project_1_i/src_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst_i_1/O
                         net (fo=1, routed)           0.280     5.368    project_1_i/src_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/src_rst
    SLICE_X40Y264        FDRE                                         r  project_1_i/src_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.079     0.079    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.552     0.631 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.671    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.671 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     1.015    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.645 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.221     1.866    project_1_i/clk_wiz/inst/clk_out2_project_1_clk_wiz_0
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.890 r  project_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=25375, routed)       2.878     4.768    project_1_i/src_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/dest_clk
    SLICE_X40Y264        FDRE                                         r  project_1_i/src_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 project_1_i/rst_clk_wiz_300M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_project_1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            project_1_i/src_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_project_1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.330ns  (logic 0.077ns (23.349%)  route 0.253ns (76.651%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.148ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.669ns
    Source Clock Delay      (SCD):    2.817ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.772ns (routing 0.963ns, distribution 0.809ns)
  Clock Net Delay (Destination): 1.962ns (routing 1.069ns, distribution 0.893ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.079     0.079    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.328     0.407 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.447    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.447 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.650    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.880 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     1.029    project_1_i/clk_wiz/inst/clk_out2_project_1_clk_wiz_0
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.046 r  project_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=25375, routed)       1.772     2.817    project_1_i/rst_clk_wiz_300M/U0/slowest_sync_clk
    SLICE_X42Y259        FDRE                                         r  project_1_i/rst_clk_wiz_300M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y259        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     2.856 f  project_1_i/rst_clk_wiz_300M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          0.135     2.991    project_1_i/src_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/s_aresetn
    SLICE_X40Y264        LUT1 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.038     3.029 r  project_1_i/src_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst_i_1/O
                         net (fo=1, routed)           0.118     3.147    project_1_i/src_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/src_rst
    SLICE_X40Y264        FDRE                                         r  project_1_i/src_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.100     0.100    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.433     0.533 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.583    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.583 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.813    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.518 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.688    project_1_i/clk_wiz/inst/clk_out2_project_1_clk_wiz_0
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.707 r  project_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=25375, routed)       1.962     2.669    project_1_i/src_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/dest_clk
    SLICE_X40Y264        FDRE                                         r  project_1_i/src_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 project_1_i/rst_clk_wiz_300M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_project_1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            project_1_i/enc_keep_ctrl_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_project_1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.674ns  (logic 0.090ns (13.355%)  route 0.584ns (86.645%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.089ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.729ns
    Source Clock Delay      (SCD):    2.817ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.772ns (routing 0.963ns, distribution 0.809ns)
  Clock Net Delay (Destination): 2.022ns (routing 1.069ns, distribution 0.953ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.079     0.079    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.328     0.407 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.447    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.447 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.650    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.880 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     1.029    project_1_i/clk_wiz/inst/clk_out2_project_1_clk_wiz_0
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.046 r  project_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=25375, routed)       1.772     2.817    project_1_i/rst_clk_wiz_300M/U0/slowest_sync_clk
    SLICE_X42Y259        FDRE                                         r  project_1_i/rst_clk_wiz_300M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y259        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     2.856 f  project_1_i/rst_clk_wiz_300M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          0.482     3.338    project_1_i/enc_keep_ctrl_fifo/inst/gen_fifo.xpm_fifo_axis_inst/s_aresetn
    SLICE_X46Y325        LUT1 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.051     3.389 r  project_1_i/enc_keep_ctrl_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst_i_1/O
                         net (fo=1, routed)           0.102     3.491    project_1_i/enc_keep_ctrl_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/src_rst
    SLICE_X46Y325        FDRE                                         r  project_1_i/enc_keep_ctrl_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.100     0.100    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.433     0.533 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.583    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.583 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.813    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.518 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.688    project_1_i/clk_wiz/inst/clk_out2_project_1_clk_wiz_0
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.707 r  project_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=25375, routed)       2.022     2.729    project_1_i/enc_keep_ctrl_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/dest_clk
    SLICE_X46Y325        FDRE                                         r  project_1_i/enc_keep_ctrl_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 project_1_i/rst_clk_wiz_300M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_project_1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            project_1_i/chan_ctrl_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_project_1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.677ns  (logic 0.079ns (11.673%)  route 0.598ns (88.327%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.107ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.710ns
    Source Clock Delay      (SCD):    2.817ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.772ns (routing 0.963ns, distribution 0.809ns)
  Clock Net Delay (Destination): 2.003ns (routing 1.069ns, distribution 0.934ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.079     0.079    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.328     0.407 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.447    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.447 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.650    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.880 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     1.029    project_1_i/clk_wiz/inst/clk_out2_project_1_clk_wiz_0
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.046 r  project_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=25375, routed)       1.772     2.817    project_1_i/rst_clk_wiz_300M/U0/slowest_sync_clk
    SLICE_X42Y259        FDRE                                         r  project_1_i/rst_clk_wiz_300M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y259        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     2.856 f  project_1_i/rst_clk_wiz_300M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          0.135     2.991    project_1_i/chan_ctrl_fifo/inst/gen_fifo.xpm_fifo_axis_inst/s_aresetn
    SLICE_X40Y264        LUT1 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.040     3.031 r  project_1_i/chan_ctrl_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst_i_1/O
                         net (fo=1, routed)           0.463     3.494    project_1_i/chan_ctrl_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/src_rst
    SLICE_X42Y352        FDRE                                         r  project_1_i/chan_ctrl_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.100     0.100    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.433     0.533 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.583    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.583 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.813    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.518 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.688    project_1_i/clk_wiz/inst/clk_out2_project_1_clk_wiz_0
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.707 r  project_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=25375, routed)       2.003     2.710    project_1_i/chan_ctrl_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/dest_clk
    SLICE_X42Y352        FDRE                                         r  project_1_i/chan_ctrl_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 project_1_i/rst_clk_wiz_300M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_project_1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            project_1_i/hard_chan_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_project_1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.775ns  (logic 0.099ns (12.768%)  route 0.676ns (87.232%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.103ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.714ns
    Source Clock Delay      (SCD):    2.817ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.772ns (routing 0.963ns, distribution 0.809ns)
  Clock Net Delay (Destination): 2.007ns (routing 1.069ns, distribution 0.938ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.079     0.079    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.328     0.407 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.447    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.447 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.650    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.880 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     1.029    project_1_i/clk_wiz/inst/clk_out2_project_1_clk_wiz_0
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.046 r  project_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=25375, routed)       1.772     2.817    project_1_i/rst_clk_wiz_300M/U0/slowest_sync_clk
    SLICE_X42Y259        FDRE                                         r  project_1_i/rst_clk_wiz_300M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y259        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     2.856 f  project_1_i/rst_clk_wiz_300M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          0.624     3.481    project_1_i/hard_chan_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/s_aresetn
    SLICE_X44Y345        LUT1 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.060     3.541 r  project_1_i/hard_chan_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst_i_1/O
                         net (fo=1, routed)           0.052     3.593    project_1_i/hard_chan_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/src_rst
    SLICE_X44Y345        FDRE                                         r  project_1_i/hard_chan_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.100     0.100    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.433     0.533 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.583    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.583 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.813    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.518 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.688    project_1_i/clk_wiz/inst/clk_out2_project_1_clk_wiz_0
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.707 r  project_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=25375, routed)       2.007     2.714    project_1_i/hard_chan_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/dest_clk
    SLICE_X44Y345        FDRE                                         r  project_1_i/hard_chan_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 project_1_i/rst_clk_wiz_300M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_project_1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            project_1_i/enc_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_project_1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.787ns  (logic 0.089ns (11.310%)  route 0.698ns (88.690%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.125ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.692ns
    Source Clock Delay      (SCD):    2.817ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.772ns (routing 0.963ns, distribution 0.809ns)
  Clock Net Delay (Destination): 1.985ns (routing 1.069ns, distribution 0.916ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.079     0.079    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.328     0.407 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.447    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.447 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.650    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.880 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     1.029    project_1_i/clk_wiz/inst/clk_out2_project_1_clk_wiz_0
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.046 r  project_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=25375, routed)       1.772     2.817    project_1_i/rst_clk_wiz_300M/U0/slowest_sync_clk
    SLICE_X42Y259        FDRE                                         r  project_1_i/rst_clk_wiz_300M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y259        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     2.856 f  project_1_i/rst_clk_wiz_300M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          0.482     3.338    project_1_i/enc_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/s_aresetn
    SLICE_X46Y325        LUT1 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.050     3.388 r  project_1_i/enc_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst_i_1/O
                         net (fo=1, routed)           0.216     3.604    project_1_i/enc_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/src_rst
    SLICE_X51Y299        FDRE                                         r  project_1_i/enc_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.100     0.100    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.433     0.533 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.583    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.583 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.813    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.518 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.688    project_1_i/clk_wiz/inst/clk_out2_project_1_clk_wiz_0
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.707 r  project_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=25375, routed)       1.985     2.692    project_1_i/enc_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/dest_clk
    SLICE_X51Y299        FDRE                                         r  project_1_i/enc_data_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 project_1_i/rst_clk_wiz_300M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_project_1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            project_1_i/dec_keep_ctrl_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_project_1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.858ns  (logic 0.090ns (10.488%)  route 0.768ns (89.512%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.748ns
    Source Clock Delay      (SCD):    2.817ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.772ns (routing 0.963ns, distribution 0.809ns)
  Clock Net Delay (Destination): 2.041ns (routing 1.069ns, distribution 0.972ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.079     0.079    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.328     0.407 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.447    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.447 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.650    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.880 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     1.029    project_1_i/clk_wiz/inst/clk_out2_project_1_clk_wiz_0
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.046 r  project_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=25375, routed)       1.772     2.817    project_1_i/rst_clk_wiz_300M/U0/slowest_sync_clk
    SLICE_X42Y259        FDRE                                         r  project_1_i/rst_clk_wiz_300M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y259        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     2.856 f  project_1_i/rst_clk_wiz_300M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          0.759     3.615    project_1_i/dec_keep_ctrl_fifo/inst/gen_fifo.xpm_fifo_axis_inst/s_aresetn
    SLICE_X42Y364        LUT1 (Prop_D5LUT_SLICEM_I0_O)
                                                      0.051     3.666 r  project_1_i/dec_keep_ctrl_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst_i_1/O
                         net (fo=1, routed)           0.009     3.675    project_1_i/dec_keep_ctrl_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/src_rst
    SLICE_X42Y364        FDRE                                         r  project_1_i/dec_keep_ctrl_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.100     0.100    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.433     0.533 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.583    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.583 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.813    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.518 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.688    project_1_i/clk_wiz/inst/clk_out2_project_1_clk_wiz_0
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.707 r  project_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=25375, routed)       2.041     2.748    project_1_i/dec_keep_ctrl_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/dest_clk
    SLICE_X42Y364        FDRE                                         r  project_1_i/dec_keep_ctrl_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 project_1_i/rst_clk_wiz_300M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_project_1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Destination:            project_1_i/dec_ctrl_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_project_1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.169ns  (logic 0.089ns (7.613%)  route 1.080ns (92.387%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.161ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.656ns
    Source Clock Delay      (SCD):    2.817ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.053ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.772ns (routing 0.963ns, distribution 0.809ns)
  Clock Net Delay (Destination): 1.949ns (routing 1.069ns, distribution 0.880ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.079     0.079    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.328     0.407 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.447    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.447 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.650    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.230     0.880 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.149     1.029    project_1_i/clk_wiz/inst/clk_out2_project_1_clk_wiz_0
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.046 r  project_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=25375, routed)       1.772     2.817    project_1_i/rst_clk_wiz_300M/U0/slowest_sync_clk
    SLICE_X42Y259        FDRE                                         r  project_1_i/rst_clk_wiz_300M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y259        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     2.856 f  project_1_i/rst_clk_wiz_300M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=15, routed)          0.759     3.615    project_1_i/dec_ctrl_fifo/inst/gen_fifo.xpm_fifo_axis_inst/s_aresetn
    SLICE_X42Y364        LUT1 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.050     3.665 r  project_1_i/dec_ctrl_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst_i_1/O
                         net (fo=1, routed)           0.321     3.986    project_1_i/dec_ctrl_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/src_rst
    SLICE_X35Y374        FDRE                                         r  project_1_i/dec_ctrl_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.100     0.100    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.433     0.533 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.583    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.583 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.813    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.518 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.688    project_1_i/clk_wiz/inst/clk_out2_project_1_clk_wiz_0
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.707 r  project_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=25375, routed)       1.949     2.656    project_1_i/dec_ctrl_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/dest_clk
    SLICE_X35Y374        FDRE                                         r  project_1_i/dec_ctrl_fifo/inst/gen_fifo.xpm_fifo_axis_inst/gaxis_rst_sync.xpm_cdc_sync_rst_inst/syncstages_ff_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out3_project_1_clk_wiz_0
  To Clock:  clk_out2_project_1_clk_wiz_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 project_1_i/gpio_reset/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/rst_clk_wiz_300M/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_project_1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.172ns  (logic 0.081ns (6.911%)  route 1.091ns (93.089%))
  Logic Levels:           0  
  Clock Path Skew:        0.570ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.672ns
    Source Clock Delay      (SCD):    4.101ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      2.743ns (routing 1.082ns, distribution 1.661ns)
  Clock Net Delay (Destination): 2.782ns (routing 1.598ns, distribution 1.184ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.100     0.100    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     0.762 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.812    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.812 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.209    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     1.082 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.248     1.330    project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.358 r  project_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6457, routed)        2.743     4.101    project_1_i/gpio_reset/U0/gpio_core_1/s_axi_aclk
    SLICE_X26Y322        FDRE                                         r  project_1_i/gpio_reset/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y322        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.081     4.182 r  project_1_i/gpio_reset/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[7]/Q
                         net (fo=2, routed)           1.091     5.273    project_1_i/rst_clk_wiz_300M/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/aux_reset_in
    SLICE_X33Y250        FDRE                                         r  project_1_i/rst_clk_wiz_300M/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.079     0.079    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.552     0.631 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.671    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.671 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     1.015    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.645 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.221     1.866    project_1_i/clk_wiz/inst/clk_out2_project_1_clk_wiz_0
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.890 r  project_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=25375, routed)       2.782     4.672    project_1_i/rst_clk_wiz_300M/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/slowest_sync_clk
    SLICE_X33Y250        FDRE                                         r  project_1_i/rst_clk_wiz_300M/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 project_1_i/gpio_reset/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/rst_clk_wiz_300M/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_project_1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.575ns  (logic 0.041ns (7.134%)  route 0.534ns (92.866%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.603ns
    Source Clock Delay      (SCD):    2.555ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.180ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.120ns
  Clock Net Delay (Source):      1.512ns (routing 0.596ns, distribution 0.916ns)
  Clock Net Delay (Destination): 1.896ns (routing 1.069ns, distribution 0.827ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.079     0.079    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.328     0.407 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.447    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.447 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.650    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     0.880 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.147     1.027    project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.044 r  project_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6457, routed)        1.512     2.555    project_1_i/gpio_reset/U0/gpio_core_1/s_axi_aclk
    SLICE_X26Y322        FDRE                                         r  project_1_i/gpio_reset/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y322        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     2.596 r  project_1_i/gpio_reset/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[7]/Q
                         net (fo=2, routed)           0.534     3.130    project_1_i/rst_clk_wiz_300M/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/aux_reset_in
    SLICE_X33Y250        FDRE                                         r  project_1_i/rst_clk_wiz_300M/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.100     0.100    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.433     0.533 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.583    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.583 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.813    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.518 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.688    project_1_i/clk_wiz/inst/clk_out2_project_1_clk_wiz_0
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.707 r  project_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=25375, routed)       1.896     2.603    project_1_i/rst_clk_wiz_300M/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/slowest_sync_clk
    SLICE_X33Y250        FDRE                                         r  project_1_i/rst_clk_wiz_300M/U0/EXT_LPF/ACTIVE_HIGH_AUX.ACT_HI_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out3_project_1_clk_wiz_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            project_1_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.844ns  (logic 1.066ns (22.006%)  route 3.778ns (77.994%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        4.276ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.276ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.077ns
  Clock Net Delay (Destination): 2.389ns (routing 0.982ns, distribution 1.407ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AW3                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset_IBUF_inst/I
    AW3                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      1.066     1.066 r  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     1.066    reset_IBUF_inst/OUT
    AW3                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     1.066 r  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=3, routed)           3.778     4.844    project_1_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/ext_reset_in
    SLICE_X37Y176        FDRE                                         r  project_1_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.079     0.079    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.552     0.631 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.671    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.671 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     1.015    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     1.645 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.218     1.863    project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.887 r  project_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6457, routed)        2.389     4.276    project_1_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X37Y176        FDRE                                         r  project_1_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            project_1_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.252ns  (logic 0.399ns (17.736%)  route 1.853ns (82.264%))
  Logic Levels:           2  (IBUFCTRL=1 INBUF=1)
  Clock Path Skew:        2.353ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.353ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Net Delay (Destination): 1.649ns (routing 0.665ns, distribution 0.984ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    AW3                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset_IBUF_inst/I
    AW3                  INBUF (Prop_INBUF_HDIOB_S_PAD_O)
                                                      0.399     0.399 r  reset_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.399    reset_IBUF_inst/OUT
    AW3                  IBUFCTRL (Prop_IBUFCTRL_HDIOB_S_I_O)
                                                      0.000     0.399 r  reset_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=3, routed)           1.853     2.252    project_1_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/ext_reset_in
    SLICE_X37Y176        FDRE                                         r  project_1_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.100     0.100    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.433     0.533 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.583    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.583 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.813    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.518 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.167     0.685    project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.704 r  project_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6457, routed)        1.649     2.353    project_1_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X37Y176        FDRE                                         r  project_1_i/rst_clk_wiz_100M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out3_project_1_clk_wiz_0
  To Clock:  clk_out3_project_1_clk_wiz_0

Max Delay            18 Endpoints
Min Delay            18 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 project_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.796ns  (logic 0.171ns (6.116%)  route 2.625ns (93.884%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.273ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.326ns
    Source Clock Delay      (SCD):    4.053ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.695ns (routing 1.082ns, distribution 1.613ns)
  Clock Net Delay (Destination): 2.439ns (routing 0.982ns, distribution 1.457ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.100     0.100    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     0.762 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.812    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.812 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.209    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     1.082 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.248     1.330    project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.358 r  project_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6457, routed)        2.695     4.053    project_1_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X36Y177        FDRE                                         r  project_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y177        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     4.134 r  project_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=383, routed)         1.850     5.984    project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/m_axi_aresetn
    SLICE_X27Y26         LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.090     6.074 f  project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi_i_1/O
                         net (fo=20, routed)          0.775     6.849    project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/src_arst
    SLICE_X26Y8          FDPE                                         f  project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.079     0.079    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.552     0.631 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.671    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.671 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     1.015    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     1.645 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.218     1.863    project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.887 r  project_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6457, routed)        2.439     4.326    project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X26Y8          FDPE                                         r  project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 project_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.796ns  (logic 0.171ns (6.116%)  route 2.625ns (93.884%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.273ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.326ns
    Source Clock Delay      (SCD):    4.053ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.695ns (routing 1.082ns, distribution 1.613ns)
  Clock Net Delay (Destination): 2.439ns (routing 0.982ns, distribution 1.457ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.100     0.100    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     0.762 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.812    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.812 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.209    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     1.082 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.248     1.330    project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.358 r  project_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6457, routed)        2.695     4.053    project_1_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X36Y177        FDRE                                         r  project_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y177        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     4.134 r  project_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=383, routed)         1.850     5.984    project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/m_axi_aresetn
    SLICE_X27Y26         LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.090     6.074 f  project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi_i_1/O
                         net (fo=20, routed)          0.775     6.849    project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/src_arst
    SLICE_X26Y8          FDPE                                         f  project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.079     0.079    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.552     0.631 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.671    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.671 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     1.015    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     1.645 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.218     1.863    project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.887 r  project_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6457, routed)        2.439     4.326    project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X26Y8          FDPE                                         r  project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 project_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.677ns  (logic 0.171ns (6.387%)  route 2.506ns (93.613%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.272ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.325ns
    Source Clock Delay      (SCD):    4.053ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.695ns (routing 1.082ns, distribution 1.613ns)
  Clock Net Delay (Destination): 2.438ns (routing 0.982ns, distribution 1.456ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.100     0.100    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     0.762 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.812    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.812 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.209    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     1.082 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.248     1.330    project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.358 r  project_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6457, routed)        2.695     4.053    project_1_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X36Y177        FDRE                                         r  project_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y177        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     4.134 r  project_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=383, routed)         1.850     5.984    project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/m_axi_aresetn
    SLICE_X27Y26         LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.090     6.074 f  project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi_i_1/O
                         net (fo=20, routed)          0.656     6.730    project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X26Y15         FDPE                                         f  project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.079     0.079    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.552     0.631 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.671    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.671 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     1.015    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     1.645 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.218     1.863    project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.887 r  project_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6457, routed)        2.438     4.325    project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X26Y15         FDPE                                         r  project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 project_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.677ns  (logic 0.171ns (6.387%)  route 2.506ns (93.613%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.272ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.325ns
    Source Clock Delay      (SCD):    4.053ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.695ns (routing 1.082ns, distribution 1.613ns)
  Clock Net Delay (Destination): 2.438ns (routing 0.982ns, distribution 1.456ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.100     0.100    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     0.762 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.812    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.812 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.209    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     1.082 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.248     1.330    project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.358 r  project_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6457, routed)        2.695     4.053    project_1_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X36Y177        FDRE                                         r  project_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y177        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     4.134 r  project_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=383, routed)         1.850     5.984    project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/m_axi_aresetn
    SLICE_X27Y26         LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.090     6.074 f  project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi_i_1/O
                         net (fo=20, routed)          0.656     6.730    project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X26Y15         FDPE                                         f  project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.079     0.079    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.552     0.631 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.671    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.671 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     1.015    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     1.645 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.218     1.863    project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.887 r  project_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6457, routed)        2.438     4.325    project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X26Y15         FDPE                                         r  project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 project_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.673ns  (logic 0.171ns (6.396%)  route 2.502ns (93.604%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.272ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.325ns
    Source Clock Delay      (SCD):    4.053ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.695ns (routing 1.082ns, distribution 1.613ns)
  Clock Net Delay (Destination): 2.438ns (routing 0.982ns, distribution 1.456ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.100     0.100    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     0.762 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.812    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.812 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.209    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     1.082 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.248     1.330    project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.358 r  project_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6457, routed)        2.695     4.053    project_1_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X36Y177        FDRE                                         r  project_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y177        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     4.134 r  project_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=383, routed)         1.850     5.984    project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/m_axi_aresetn
    SLICE_X27Y26         LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.090     6.074 f  project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi_i_1/O
                         net (fo=20, routed)          0.652     6.726    project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X26Y11         FDPE                                         f  project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.079     0.079    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.552     0.631 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.671    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.671 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     1.015    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     1.645 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.218     1.863    project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.887 r  project_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6457, routed)        2.438     4.325    project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X26Y11         FDPE                                         r  project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 project_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.673ns  (logic 0.171ns (6.396%)  route 2.502ns (93.604%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.272ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.325ns
    Source Clock Delay      (SCD):    4.053ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.695ns (routing 1.082ns, distribution 1.613ns)
  Clock Net Delay (Destination): 2.438ns (routing 0.982ns, distribution 1.456ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.100     0.100    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     0.762 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.812    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.812 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.209    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     1.082 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.248     1.330    project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.358 r  project_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6457, routed)        2.695     4.053    project_1_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X36Y177        FDRE                                         r  project_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y177        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     4.134 r  project_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=383, routed)         1.850     5.984    project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/m_axi_aresetn
    SLICE_X27Y26         LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.090     6.074 f  project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi_i_1/O
                         net (fo=20, routed)          0.652     6.726    project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X26Y11         FDPE                                         f  project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.079     0.079    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.552     0.631 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.671    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.671 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     1.015    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     1.645 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.218     1.863    project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.887 r  project_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6457, routed)        2.438     4.325    project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X26Y11         FDPE                                         r  project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 project_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.264ns  (logic 0.171ns (7.554%)  route 2.093ns (92.446%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.313ns
    Source Clock Delay      (SCD):    4.053ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.695ns (routing 1.082ns, distribution 1.613ns)
  Clock Net Delay (Destination): 2.426ns (routing 0.982ns, distribution 1.444ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.100     0.100    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     0.762 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.812    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.812 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.209    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     1.082 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.248     1.330    project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.358 r  project_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6457, routed)        2.695     4.053    project_1_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X36Y177        FDRE                                         r  project_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y177        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     4.134 r  project_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=383, routed)         1.850     5.984    project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/m_axi_aresetn
    SLICE_X27Y26         LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.090     6.074 f  project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi_i_1/O
                         net (fo=20, routed)          0.242     6.317    project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/src_arst
    SLICE_X27Y26         FDPE                                         f  project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.079     0.079    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.552     0.631 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.671    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.671 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     1.015    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     1.645 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.218     1.863    project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.887 r  project_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6457, routed)        2.426     4.313    project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X27Y26         FDPE                                         r  project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 project_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.264ns  (logic 0.171ns (7.554%)  route 2.093ns (92.446%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.313ns
    Source Clock Delay      (SCD):    4.053ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.695ns (routing 1.082ns, distribution 1.613ns)
  Clock Net Delay (Destination): 2.426ns (routing 0.982ns, distribution 1.444ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.100     0.100    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     0.762 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.812    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.812 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.209    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     1.082 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.248     1.330    project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.358 r  project_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6457, routed)        2.695     4.053    project_1_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X36Y177        FDRE                                         r  project_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y177        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     4.134 r  project_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=383, routed)         1.850     5.984    project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/m_axi_aresetn
    SLICE_X27Y26         LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.090     6.074 f  project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi_i_1/O
                         net (fo=20, routed)          0.242     6.317    project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/src_arst
    SLICE_X27Y26         FDPE                                         f  project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.079     0.079    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.552     0.631 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.671    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.671 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     1.015    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     1.645 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.218     1.863    project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.887 r  project_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6457, routed)        2.426     4.313    project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X27Y26         FDPE                                         r  project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 project_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.264ns  (logic 0.171ns (7.554%)  route 2.093ns (92.446%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.313ns
    Source Clock Delay      (SCD):    4.053ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.695ns (routing 1.082ns, distribution 1.613ns)
  Clock Net Delay (Destination): 2.426ns (routing 0.982ns, distribution 1.444ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.100     0.100    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     0.762 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.812    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.812 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.209    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     1.082 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.248     1.330    project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.358 r  project_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6457, routed)        2.695     4.053    project_1_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X36Y177        FDRE                                         r  project_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y177        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     4.134 r  project_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=383, routed)         1.850     5.984    project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/m_axi_aresetn
    SLICE_X27Y26         LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.090     6.074 f  project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi_i_1/O
                         net (fo=20, routed)          0.242     6.317    project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/src_arst
    SLICE_X27Y26         FDPE                                         f  project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.079     0.079    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.552     0.631 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.671    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.671 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     1.015    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     1.645 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.218     1.863    project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.887 r  project_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6457, routed)        2.426     4.313    project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X27Y26         FDPE                                         r  project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 project_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.264ns  (logic 0.171ns (7.554%)  route 2.093ns (92.446%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.313ns
    Source Clock Delay      (SCD):    4.053ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.695ns (routing 1.082ns, distribution 1.613ns)
  Clock Net Delay (Destination): 2.426ns (routing 0.982ns, distribution 1.444ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.100     0.100    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     0.762 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.812    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.812 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.209    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     1.082 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.248     1.330    project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.358 r  project_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6457, routed)        2.695     4.053    project_1_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X36Y177        FDRE                                         r  project_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y177        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     4.134 r  project_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=383, routed)         1.850     5.984    project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/m_axi_aresetn
    SLICE_X27Y26         LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.090     6.074 f  project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi_i_1/O
                         net (fo=20, routed)          0.242     6.317    project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/src_arst
    SLICE_X27Y26         FDPE                                         f  project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.079     0.079    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.552     0.631 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.671    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.671 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     1.015    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     1.645 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.218     1.863    project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.887 r  project_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6457, routed)        2.426     4.313    project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X27Y26         FDPE                                         r  project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 project_1_i/sd_fec_enc/inst/STD_OTHER_G.STD_OTHER_I/FE_I/S_AXI_ACLK
                            (rising edge-triggered cell FE clocked by clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/axi_intc/U0/INTC_CORE_I/INTR_DETECT_GEN[0].ASYNC_GEN.intr_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.743ns  (logic 0.287ns (38.627%)  route 0.456ns (61.373%))
  Logic Levels:           0  
  Clock Path Skew:        -0.108ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.400ns
    Source Clock Delay      (SCD):    2.508ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.464ns (routing 0.596ns, distribution 0.868ns)
  Clock Net Delay (Destination): 1.696ns (routing 0.665ns, distribution 1.031ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.079     0.079    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.328     0.407 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.447    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.447 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.650    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     0.880 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.147     1.027    project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.044 r  project_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6457, routed)        1.464     2.508    project_1_i/sd_fec_enc/inst/STD_OTHER_G.STD_OTHER_I/s_axi_aclk
    FE_X0Y5              FE                                           r  project_1_i/sd_fec_enc/inst/STD_OTHER_G.STD_OTHER_I/FE_I/S_AXI_ACLK
  -------------------------------------------------------------------    -------------------
    FE_X0Y5              FE (Prop_FE_S_AXI_ACLK_INTERRUPT)
                                                      0.287     2.795 r  project_1_i/sd_fec_enc/inst/STD_OTHER_G.STD_OTHER_I/FE_I/INTERRUPT
                         net (fo=1, routed)           0.456     3.251    project_1_i/axi_intc/U0/INTC_CORE_I/intr[0]
    SLICE_X28Y315        FDRE                                         r  project_1_i/axi_intc/U0/INTC_CORE_I/INTR_DETECT_GEN[0].ASYNC_GEN.intr_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.100     0.100    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.433     0.533 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.583    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.583 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.813    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.518 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.167     0.685    project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.704 r  project_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6457, routed)        1.696     2.400    project_1_i/axi_intc/U0/INTC_CORE_I/s_axi_aclk
    SLICE_X28Y315        FDRE                                         r  project_1_i/axi_intc/U0/INTC_CORE_I/INTR_DETECT_GEN[0].ASYNC_GEN.intr_ff_reg[0]/C

Slack:                    inf
  Source:                 project_1_i/sd_fec_dec/inst/STD_OTHER_G.STD_OTHER_I/FE_I/S_AXI_ACLK
                            (rising edge-triggered cell FE clocked by clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/axi_intc/U0/INTC_CORE_I/INTR_DETECT_GEN[1].ASYNC_GEN.intr_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.888ns  (logic 0.287ns (32.320%)  route 0.601ns (67.680%))
  Logic Levels:           0  
  Clock Path Skew:        -0.112ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.407ns
    Source Clock Delay      (SCD):    2.520ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.476ns (routing 0.596ns, distribution 0.880ns)
  Clock Net Delay (Destination): 1.703ns (routing 0.665ns, distribution 1.038ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.079     0.079    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.328     0.407 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.447    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.447 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.650    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     0.880 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.147     1.027    project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.044 r  project_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6457, routed)        1.476     2.520    project_1_i/sd_fec_dec/inst/STD_OTHER_G.STD_OTHER_I/s_axi_aclk
    FE_X0Y6              FE                                           r  project_1_i/sd_fec_dec/inst/STD_OTHER_G.STD_OTHER_I/FE_I/S_AXI_ACLK
  -------------------------------------------------------------------    -------------------
    FE_X0Y6              FE (Prop_FE_S_AXI_ACLK_INTERRUPT)
                                                      0.287     2.807 r  project_1_i/sd_fec_dec/inst/STD_OTHER_G.STD_OTHER_I/FE_I/INTERRUPT
                         net (fo=1, routed)           0.601     3.408    project_1_i/axi_intc/U0/INTC_CORE_I/intr[1]
    SLICE_X28Y316        FDRE                                         r  project_1_i/axi_intc/U0/INTC_CORE_I/INTR_DETECT_GEN[1].ASYNC_GEN.intr_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.100     0.100    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.433     0.533 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.583    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.583 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.813    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.518 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.167     0.685    project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.704 r  project_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6457, routed)        1.703     2.407    project_1_i/axi_intc/U0/INTC_CORE_I/s_axi_aclk
    SLICE_X28Y316        FDRE                                         r  project_1_i/axi_intc/U0/INTC_CORE_I/INTR_DETECT_GEN[1].ASYNC_GEN.intr_ff_reg[0]/C

Slack:                    inf
  Source:                 project_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (removal check against rising-edge clock clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.962ns  (logic 0.040ns (4.157%)  route 0.922ns (95.843%))
  Logic Levels:           0  
  Clock Path Skew:        -0.130ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.395ns
    Source Clock Delay      (SCD):    2.525ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.482ns (routing 0.596ns, distribution 0.886ns)
  Clock Net Delay (Destination): 1.691ns (routing 0.665ns, distribution 1.026ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.079     0.079    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.328     0.407 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.447    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.447 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.650    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     0.880 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.147     1.027    project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.044 r  project_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6457, routed)        1.482     2.525    project_1_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X36Y177        FDRE                                         r  project_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y177        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     2.565 r  project_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=383, routed)         0.922     3.488    project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X28Y23         FDPE                                         f  project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.100     0.100    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.433     0.533 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.583    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.583 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.813    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.518 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.167     0.685    project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.704 r  project_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6457, routed)        1.691     2.395    project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X28Y23         FDPE                                         r  project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 project_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (removal check against rising-edge clock clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.962ns  (logic 0.040ns (4.157%)  route 0.922ns (95.843%))
  Logic Levels:           0  
  Clock Path Skew:        -0.130ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.395ns
    Source Clock Delay      (SCD):    2.525ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.482ns (routing 0.596ns, distribution 0.886ns)
  Clock Net Delay (Destination): 1.691ns (routing 0.665ns, distribution 1.026ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.079     0.079    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.328     0.407 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.447    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.447 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.650    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     0.880 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.147     1.027    project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.044 r  project_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6457, routed)        1.482     2.525    project_1_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X36Y177        FDRE                                         r  project_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y177        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     2.565 r  project_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=383, routed)         0.922     3.488    project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X28Y23         FDPE                                         f  project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.100     0.100    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.433     0.533 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.583    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.583 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.813    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.518 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.167     0.685    project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.704 r  project_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6457, routed)        1.691     2.395    project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X28Y23         FDPE                                         r  project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 project_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (removal check against rising-edge clock clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.978ns  (logic 0.040ns (4.089%)  route 0.938ns (95.911%))
  Logic Levels:           0  
  Clock Path Skew:        -0.134ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.391ns
    Source Clock Delay      (SCD):    2.525ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.482ns (routing 0.596ns, distribution 0.886ns)
  Clock Net Delay (Destination): 1.687ns (routing 0.665ns, distribution 1.022ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.079     0.079    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.328     0.407 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.447    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.447 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.650    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     0.880 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.147     1.027    project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.044 r  project_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6457, routed)        1.482     2.525    project_1_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X36Y177        FDRE                                         r  project_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y177        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     2.565 r  project_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=383, routed)         0.938     3.504    project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X31Y27         FDPE                                         f  project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.100     0.100    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.433     0.533 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.583    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.583 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.813    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.518 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.167     0.685    project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.704 r  project_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6457, routed)        1.687     2.391    project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X31Y27         FDPE                                         r  project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 project_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (removal check against rising-edge clock clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.978ns  (logic 0.040ns (4.089%)  route 0.938ns (95.911%))
  Logic Levels:           0  
  Clock Path Skew:        -0.134ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.391ns
    Source Clock Delay      (SCD):    2.525ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.482ns (routing 0.596ns, distribution 0.886ns)
  Clock Net Delay (Destination): 1.687ns (routing 0.665ns, distribution 1.022ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.079     0.079    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.328     0.407 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.447    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.447 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.650    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     0.880 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.147     1.027    project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.044 r  project_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6457, routed)        1.482     2.525    project_1_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X36Y177        FDRE                                         r  project_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y177        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     2.565 r  project_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=383, routed)         0.938     3.504    project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X31Y27         FDPE                                         f  project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.100     0.100    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.433     0.533 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.583    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.583 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.813    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.518 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.167     0.685    project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.704 r  project_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6457, routed)        1.687     2.391    project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X31Y27         FDPE                                         r  project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 project_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (removal check against rising-edge clock clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.110ns  (logic 0.040ns (3.603%)  route 1.070ns (96.397%))
  Logic Levels:           0  
  Clock Path Skew:        -0.118ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.408ns
    Source Clock Delay      (SCD):    2.525ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.482ns (routing 0.596ns, distribution 0.886ns)
  Clock Net Delay (Destination): 1.704ns (routing 0.665ns, distribution 1.039ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.079     0.079    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.328     0.407 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.447    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.447 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.650    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     0.880 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.147     1.027    project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.044 r  project_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6457, routed)        1.482     2.525    project_1_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X36Y177        FDRE                                         r  project_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y177        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     2.565 r  project_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=383, routed)         1.070     3.636    project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X28Y41         FDPE                                         f  project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.100     0.100    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.433     0.533 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.583    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.583 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.813    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.518 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.167     0.685    project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.704 r  project_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6457, routed)        1.704     2.408    project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X28Y41         FDPE                                         r  project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 project_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (removal check against rising-edge clock clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.110ns  (logic 0.040ns (3.603%)  route 1.070ns (96.397%))
  Logic Levels:           0  
  Clock Path Skew:        -0.118ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.408ns
    Source Clock Delay      (SCD):    2.525ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.482ns (routing 0.596ns, distribution 0.886ns)
  Clock Net Delay (Destination): 1.704ns (routing 0.665ns, distribution 1.039ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.079     0.079    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.328     0.407 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.447    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.447 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.650    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     0.880 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.147     1.027    project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.044 r  project_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6457, routed)        1.482     2.525    project_1_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X36Y177        FDRE                                         r  project_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y177        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     2.565 r  project_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=383, routed)         1.070     3.636    project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X28Y41         FDPE                                         f  project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.100     0.100    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.433     0.533 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.583    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.583 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.813    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.518 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.167     0.685    project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.704 r  project_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6457, routed)        1.704     2.408    project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X28Y41         FDPE                                         r  project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 project_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/PRE
                            (removal check against rising-edge clock clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.162ns  (logic 0.075ns (6.457%)  route 1.087ns (93.543%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.133ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.392ns
    Source Clock Delay      (SCD):    2.525ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.482ns (routing 0.596ns, distribution 0.886ns)
  Clock Net Delay (Destination): 1.688ns (routing 0.665ns, distribution 1.023ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.079     0.079    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.328     0.407 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.447    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.447 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.650    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     0.880 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.147     1.027    project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.044 r  project_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6457, routed)        1.482     2.525    project_1_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X36Y177        FDRE                                         r  project_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y177        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     2.565 r  project_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=383, routed)         0.987     3.552    project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/m_axi_aresetn
    SLICE_X27Y26         LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.035     3.587 f  project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi_i_1/O
                         net (fo=20, routed)          0.100     3.687    project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/src_arst
    SLICE_X27Y26         FDPE                                         f  project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.100     0.100    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.433     0.533 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.583    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.583 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.813    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.518 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.167     0.685    project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.704 r  project_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6457, routed)        1.688     2.392    project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X27Y26         FDPE                                         r  project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 project_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/PRE
                            (removal check against rising-edge clock clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.162ns  (logic 0.075ns (6.457%)  route 1.087ns (93.543%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.133ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.392ns
    Source Clock Delay      (SCD):    2.525ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.482ns (routing 0.596ns, distribution 0.886ns)
  Clock Net Delay (Destination): 1.688ns (routing 0.665ns, distribution 1.023ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.079     0.079    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.328     0.407 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.447    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.447 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.650    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     0.880 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.147     1.027    project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.044 r  project_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6457, routed)        1.482     2.525    project_1_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X36Y177        FDRE                                         r  project_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y177        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     2.565 r  project_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=383, routed)         0.987     3.552    project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/m_axi_aresetn
    SLICE_X27Y26         LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.035     3.587 f  project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi_i_1/O
                         net (fo=20, routed)          0.100     3.687    project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/src_arst
    SLICE_X27Y26         FDPE                                         f  project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.100     0.100    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.433     0.533 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.583    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.583 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.813    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.518 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.167     0.685    project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.704 r  project_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6457, routed)        1.688     2.392    project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X27Y26         FDPE                                         r  project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_pl_0
  To Clock:  clk_out3_project_1_clk_wiz_0

Max Delay          3135 Endpoints
Min Delay          3155 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/dac01_dg_init_3_0_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.519ns  (logic 0.303ns (6.705%)  route 4.216ns (93.295%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        2.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.312ns
    Source Clock Delay      (SCD):    2.303ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.300ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.441ns
    Phase Error              (PE):    0.077ns
  Clock Net Delay (Source):      2.077ns (routing 0.645ns, distribution 1.432ns)
  Clock Net Delay (Destination): 2.426ns (routing 0.982ns, distribution 1.444ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    project_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=9956, routed)        2.077     2.303    project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/s_axi_aclk
    SLICE_X110Y156       FDRE                                         r  project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y156       FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     2.381 f  project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[10]/Q
                         net (fo=5, routed)           0.565     2.946    project_1_i/dac_source_i/inst/slv_addr[10]
    SLICE_X109Y195       LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.101     3.047 f  project_1_i/dac_source_i/inst/dac00_dg_enable_0[15]_i_3/O
                         net (fo=177, routed)         1.967     5.013    project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/dac30_dg_inc_0_reg[0]
    SLICE_X111Y207       LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.036     5.049 r  project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/dac01_dg_init_3_0[15]_i_2/O
                         net (fo=4, routed)           0.409     5.458    project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/dac01_dg_init_3_0_reg[0]
    SLICE_X112Y217       LUT3 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.088     5.546 r  project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/dac01_dg_init_3_0[15]_i_1/O
                         net (fo=16, routed)          1.276     6.822    project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i_n_64
    SLICE_X108Y231       FDRE                                         r  project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/dac01_dg_init_3_0_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.079     0.079    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.552     0.631 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.671    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.671 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     1.015    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     1.645 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.218     1.863    project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.887 r  project_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6457, routed)        2.426     4.312    project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/m0_axis_clock
    SLICE_X108Y231       FDRE                                         r  project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/dac01_dg_init_3_0_reg[5]/C

Slack:                    inf
  Source:                 project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/dac02_dg_init_10_0_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.430ns  (logic 0.320ns (7.224%)  route 4.110ns (92.776%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        2.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.373ns
    Source Clock Delay      (SCD):    2.303ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.300ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.441ns
    Phase Error              (PE):    0.077ns
  Clock Net Delay (Source):      2.077ns (routing 0.645ns, distribution 1.432ns)
  Clock Net Delay (Destination): 2.487ns (routing 0.982ns, distribution 1.505ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    project_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=9956, routed)        2.077     2.303    project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/s_axi_aclk
    SLICE_X110Y156       FDRE                                         r  project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y156       FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     2.381 f  project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[10]/Q
                         net (fo=5, routed)           0.565     2.946    project_1_i/dac_source_i/inst/slv_addr[10]
    SLICE_X109Y195       LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.101     3.047 f  project_1_i/dac_source_i/inst/dac00_dg_enable_0[15]_i_3/O
                         net (fo=177, routed)         1.339     4.386    project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/dac30_dg_inc_0_reg[0]
    SLICE_X107Y200       LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.088     4.474 r  project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/dac02_dg_init_10_0[15]_i_2/O
                         net (fo=4, routed)           0.911     5.385    project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/dac02_dg_init_10_0_reg[0]
    SLICE_X112Y216       LUT3 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.053     5.438 r  project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/dac02_dg_init_10_0[15]_i_1/O
                         net (fo=16, routed)          1.294     6.733    project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i_n_42
    SLICE_X117Y249       FDRE                                         r  project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/dac02_dg_init_10_0_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.079     0.079    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.552     0.631 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.671    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.671 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     1.015    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     1.645 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.218     1.863    project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.887 r  project_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6457, routed)        2.487     4.373    project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/m0_axis_clock
    SLICE_X117Y249       FDRE                                         r  project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/dac02_dg_init_10_0_reg[12]/C

Slack:                    inf
  Source:                 project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/dac02_dg_init_10_0_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.430ns  (logic 0.320ns (7.224%)  route 4.110ns (92.776%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        2.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.373ns
    Source Clock Delay      (SCD):    2.303ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.300ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.441ns
    Phase Error              (PE):    0.077ns
  Clock Net Delay (Source):      2.077ns (routing 0.645ns, distribution 1.432ns)
  Clock Net Delay (Destination): 2.487ns (routing 0.982ns, distribution 1.505ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    project_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=9956, routed)        2.077     2.303    project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/s_axi_aclk
    SLICE_X110Y156       FDRE                                         r  project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y156       FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     2.381 f  project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[10]/Q
                         net (fo=5, routed)           0.565     2.946    project_1_i/dac_source_i/inst/slv_addr[10]
    SLICE_X109Y195       LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.101     3.047 f  project_1_i/dac_source_i/inst/dac00_dg_enable_0[15]_i_3/O
                         net (fo=177, routed)         1.339     4.386    project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/dac30_dg_inc_0_reg[0]
    SLICE_X107Y200       LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.088     4.474 r  project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/dac02_dg_init_10_0[15]_i_2/O
                         net (fo=4, routed)           0.911     5.385    project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/dac02_dg_init_10_0_reg[0]
    SLICE_X112Y216       LUT3 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.053     5.438 r  project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/dac02_dg_init_10_0[15]_i_1/O
                         net (fo=16, routed)          1.294     6.733    project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i_n_42
    SLICE_X117Y249       FDRE                                         r  project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/dac02_dg_init_10_0_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.079     0.079    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.552     0.631 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.671    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.671 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     1.015    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     1.645 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.218     1.863    project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.887 r  project_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6457, routed)        2.487     4.373    project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/m0_axis_clock
    SLICE_X117Y249       FDRE                                         r  project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/dac02_dg_init_10_0_reg[13]/C

Slack:                    inf
  Source:                 project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/dac02_dg_init_10_0_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.430ns  (logic 0.320ns (7.224%)  route 4.110ns (92.776%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        2.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.373ns
    Source Clock Delay      (SCD):    2.303ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.300ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.441ns
    Phase Error              (PE):    0.077ns
  Clock Net Delay (Source):      2.077ns (routing 0.645ns, distribution 1.432ns)
  Clock Net Delay (Destination): 2.487ns (routing 0.982ns, distribution 1.505ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    project_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=9956, routed)        2.077     2.303    project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/s_axi_aclk
    SLICE_X110Y156       FDRE                                         r  project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y156       FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     2.381 f  project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[10]/Q
                         net (fo=5, routed)           0.565     2.946    project_1_i/dac_source_i/inst/slv_addr[10]
    SLICE_X109Y195       LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.101     3.047 f  project_1_i/dac_source_i/inst/dac00_dg_enable_0[15]_i_3/O
                         net (fo=177, routed)         1.339     4.386    project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/dac30_dg_inc_0_reg[0]
    SLICE_X107Y200       LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.088     4.474 r  project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/dac02_dg_init_10_0[15]_i_2/O
                         net (fo=4, routed)           0.911     5.385    project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/dac02_dg_init_10_0_reg[0]
    SLICE_X112Y216       LUT3 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.053     5.438 r  project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/dac02_dg_init_10_0[15]_i_1/O
                         net (fo=16, routed)          1.294     6.733    project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i_n_42
    SLICE_X117Y249       FDRE                                         r  project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/dac02_dg_init_10_0_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.079     0.079    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.552     0.631 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.671    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.671 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     1.015    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     1.645 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.218     1.863    project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.887 r  project_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6457, routed)        2.487     4.373    project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/m0_axis_clock
    SLICE_X117Y249       FDRE                                         r  project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/dac02_dg_init_10_0_reg[8]/C

Slack:                    inf
  Source:                 project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/dac02_dg_init_10_0_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.430ns  (logic 0.320ns (7.224%)  route 4.110ns (92.776%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        2.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.373ns
    Source Clock Delay      (SCD):    2.303ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.300ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.441ns
    Phase Error              (PE):    0.077ns
  Clock Net Delay (Source):      2.077ns (routing 0.645ns, distribution 1.432ns)
  Clock Net Delay (Destination): 2.487ns (routing 0.982ns, distribution 1.505ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    project_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=9956, routed)        2.077     2.303    project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/s_axi_aclk
    SLICE_X110Y156       FDRE                                         r  project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y156       FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     2.381 f  project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[10]/Q
                         net (fo=5, routed)           0.565     2.946    project_1_i/dac_source_i/inst/slv_addr[10]
    SLICE_X109Y195       LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.101     3.047 f  project_1_i/dac_source_i/inst/dac00_dg_enable_0[15]_i_3/O
                         net (fo=177, routed)         1.339     4.386    project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/dac30_dg_inc_0_reg[0]
    SLICE_X107Y200       LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.088     4.474 r  project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/dac02_dg_init_10_0[15]_i_2/O
                         net (fo=4, routed)           0.911     5.385    project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/dac02_dg_init_10_0_reg[0]
    SLICE_X112Y216       LUT3 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.053     5.438 r  project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/dac02_dg_init_10_0[15]_i_1/O
                         net (fo=16, routed)          1.294     6.733    project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i_n_42
    SLICE_X117Y249       FDRE                                         r  project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/dac02_dg_init_10_0_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.079     0.079    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.552     0.631 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.671    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.671 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     1.015    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     1.645 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.218     1.863    project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.887 r  project_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6457, routed)        2.487     4.373    project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/m0_axis_clock
    SLICE_X117Y249       FDRE                                         r  project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/dac02_dg_init_10_0_reg[9]/C

Slack:                    inf
  Source:                 project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/dac01_dg_init_3_0_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.430ns  (logic 0.303ns (6.840%)  route 4.127ns (93.160%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        2.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.312ns
    Source Clock Delay      (SCD):    2.303ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.300ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.441ns
    Phase Error              (PE):    0.077ns
  Clock Net Delay (Source):      2.077ns (routing 0.645ns, distribution 1.432ns)
  Clock Net Delay (Destination): 2.426ns (routing 0.982ns, distribution 1.444ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    project_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=9956, routed)        2.077     2.303    project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/s_axi_aclk
    SLICE_X110Y156       FDRE                                         r  project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y156       FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     2.381 f  project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[10]/Q
                         net (fo=5, routed)           0.565     2.946    project_1_i/dac_source_i/inst/slv_addr[10]
    SLICE_X109Y195       LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.101     3.047 f  project_1_i/dac_source_i/inst/dac00_dg_enable_0[15]_i_3/O
                         net (fo=177, routed)         1.967     5.013    project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/dac30_dg_inc_0_reg[0]
    SLICE_X111Y207       LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.036     5.049 r  project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/dac01_dg_init_3_0[15]_i_2/O
                         net (fo=4, routed)           0.409     5.458    project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/dac01_dg_init_3_0_reg[0]
    SLICE_X112Y217       LUT3 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.088     5.546 r  project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/dac01_dg_init_3_0[15]_i_1/O
                         net (fo=16, routed)          1.187     6.733    project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i_n_64
    SLICE_X108Y233       FDRE                                         r  project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/dac01_dg_init_3_0_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.079     0.079    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.552     0.631 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.671    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.671 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     1.015    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     1.645 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.218     1.863    project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.887 r  project_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6457, routed)        2.426     4.312    project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/m0_axis_clock
    SLICE_X108Y233       FDRE                                         r  project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/dac01_dg_init_3_0_reg[14]/C

Slack:                    inf
  Source:                 project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/dac01_dg_init_3_0_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.430ns  (logic 0.303ns (6.840%)  route 4.127ns (93.160%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        2.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.312ns
    Source Clock Delay      (SCD):    2.303ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.300ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.441ns
    Phase Error              (PE):    0.077ns
  Clock Net Delay (Source):      2.077ns (routing 0.645ns, distribution 1.432ns)
  Clock Net Delay (Destination): 2.426ns (routing 0.982ns, distribution 1.444ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    project_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=9956, routed)        2.077     2.303    project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/s_axi_aclk
    SLICE_X110Y156       FDRE                                         r  project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y156       FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     2.381 f  project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[10]/Q
                         net (fo=5, routed)           0.565     2.946    project_1_i/dac_source_i/inst/slv_addr[10]
    SLICE_X109Y195       LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.101     3.047 f  project_1_i/dac_source_i/inst/dac00_dg_enable_0[15]_i_3/O
                         net (fo=177, routed)         1.967     5.013    project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/dac30_dg_inc_0_reg[0]
    SLICE_X111Y207       LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.036     5.049 r  project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/dac01_dg_init_3_0[15]_i_2/O
                         net (fo=4, routed)           0.409     5.458    project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/dac01_dg_init_3_0_reg[0]
    SLICE_X112Y217       LUT3 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.088     5.546 r  project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/dac01_dg_init_3_0[15]_i_1/O
                         net (fo=16, routed)          1.187     6.733    project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i_n_64
    SLICE_X108Y233       FDRE                                         r  project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/dac01_dg_init_3_0_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.079     0.079    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.552     0.631 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.671    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.671 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     1.015    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     1.645 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.218     1.863    project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.887 r  project_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6457, routed)        2.426     4.312    project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/m0_axis_clock
    SLICE_X108Y233       FDRE                                         r  project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/dac01_dg_init_3_0_reg[4]/C

Slack:                    inf
  Source:                 project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/dac03_dg_init_14_0_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.328ns  (logic 0.278ns (6.423%)  route 4.050ns (93.577%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        1.965ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.326ns
    Source Clock Delay      (SCD):    2.361ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.300ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.441ns
    Phase Error              (PE):    0.077ns
  Clock Net Delay (Source):      2.135ns (routing 0.645ns, distribution 1.490ns)
  Clock Net Delay (Destination): 2.440ns (routing 0.982ns, distribution 1.458ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    project_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=9956, routed)        2.135     2.361    project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/s_axi_aclk
    SLICE_X109Y193       FDRE                                         r  project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y193       FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.077     2.438 r  project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[3]/Q
                         net (fo=72, routed)          0.851     3.289    project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/Q[1]
    SLICE_X106Y210       LUT2 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.066     3.355 f  project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/dac03_dg_type_0[3]_i_3/O
                         net (fo=6, routed)           0.652     4.007    project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/dac03_dg_type_0[3]_i_3_n_0
    SLICE_X109Y211       LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.039     4.046 r  project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/dac03_dg_init_14_0[15]_i_2/O
                         net (fo=4, routed)           0.379     4.426    project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/dac03_dg_init_14_0_reg[0]
    SLICE_X109Y215       LUT3 (Prop_H5LUT_SLICEM_I2_O)
                                                      0.096     4.522 r  project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/dac03_dg_init_14_0[15]_i_1/O
                         net (fo=16, routed)          2.167     6.689    project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i_n_23
    SLICE_X106Y244       FDRE                                         r  project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/dac03_dg_init_14_0_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.079     0.079    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.552     0.631 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.671    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.671 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     1.015    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     1.645 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.218     1.863    project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.887 r  project_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6457, routed)        2.440     4.326    project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/m0_axis_clock
    SLICE_X106Y244       FDRE                                         r  project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/dac03_dg_init_14_0_reg[5]/C

Slack:                    inf
  Source:                 project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/dac02_dg_init_7_0_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.380ns  (logic 0.368ns (8.401%)  route 4.012ns (91.599%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        2.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.335ns
    Source Clock Delay      (SCD):    2.303ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.300ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.441ns
    Phase Error              (PE):    0.077ns
  Clock Net Delay (Source):      2.077ns (routing 0.645ns, distribution 1.432ns)
  Clock Net Delay (Destination): 2.448ns (routing 0.982ns, distribution 1.466ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    project_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=9956, routed)        2.077     2.303    project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/s_axi_aclk
    SLICE_X110Y156       FDRE                                         r  project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y156       FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     2.381 f  project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[10]/Q
                         net (fo=5, routed)           0.565     2.946    project_1_i/dac_source_i/inst/slv_addr[10]
    SLICE_X109Y195       LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.101     3.047 f  project_1_i/dac_source_i/inst/dac00_dg_enable_0[15]_i_3/O
                         net (fo=177, routed)         1.949     4.996    project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/dac30_dg_inc_0_reg[0]
    SLICE_X112Y203       LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.090     5.086 r  project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/dac02_dg_init_7_0[15]_i_2/O
                         net (fo=4, routed)           0.466     5.552    project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/dac02_dg_init_7_0_reg[0]
    SLICE_X112Y215       LUT3 (Prop_C5LUT_SLICEM_I2_O)
                                                      0.099     5.651 r  project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/dac02_dg_init_7_0[15]_i_1/O
                         net (fo=16, routed)          1.032     6.684    project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i_n_45
    SLICE_X113Y233       FDRE                                         r  project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/dac02_dg_init_7_0_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.079     0.079    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.552     0.631 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.671    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.671 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     1.015    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     1.645 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.218     1.863    project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.887 r  project_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6457, routed)        2.448     4.335    project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/m0_axis_clock
    SLICE_X113Y233       FDRE                                         r  project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/dac02_dg_init_7_0_reg[12]/C

Slack:                    inf
  Source:                 project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/dac02_dg_init_7_0_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.380ns  (logic 0.368ns (8.401%)  route 4.012ns (91.599%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        2.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.335ns
    Source Clock Delay      (SCD):    2.303ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.300ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.441ns
    Phase Error              (PE):    0.077ns
  Clock Net Delay (Source):      2.077ns (routing 0.645ns, distribution 1.432ns)
  Clock Net Delay (Destination): 2.448ns (routing 0.982ns, distribution 1.466ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    project_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=9956, routed)        2.077     2.303    project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/s_axi_aclk
    SLICE_X110Y156       FDRE                                         r  project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y156       FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     2.381 f  project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[10]/Q
                         net (fo=5, routed)           0.565     2.946    project_1_i/dac_source_i/inst/slv_addr[10]
    SLICE_X109Y195       LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.101     3.047 f  project_1_i/dac_source_i/inst/dac00_dg_enable_0[15]_i_3/O
                         net (fo=177, routed)         1.949     4.996    project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/dac30_dg_inc_0_reg[0]
    SLICE_X112Y203       LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.090     5.086 r  project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/dac02_dg_init_7_0[15]_i_2/O
                         net (fo=4, routed)           0.466     5.552    project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/dac02_dg_init_7_0_reg[0]
    SLICE_X112Y215       LUT3 (Prop_C5LUT_SLICEM_I2_O)
                                                      0.099     5.651 r  project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/dac02_dg_init_7_0[15]_i_1/O
                         net (fo=16, routed)          1.032     6.684    project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i_n_45
    SLICE_X113Y233       FDRE                                         r  project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/dac02_dg_init_7_0_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.079     0.079    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.552     0.631 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.671    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.671 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     1.015    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     1.645 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.218     1.863    project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.887 r  project_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6457, routed)        2.448     4.335    project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/m0_axis_clock
    SLICE_X113Y233       FDRE                                         r  project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/dac02_dg_init_7_0_reg[4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.089ns  (logic 0.039ns (43.820%)  route 0.050ns (56.180%))
  Logic Levels:           0  
  Clock Path Skew:        1.142ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.384ns
    Source Clock Delay      (SCD):    1.242ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.300ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.441ns
    Phase Error              (PE):    0.077ns
  Clock Net Delay (Source):      1.122ns (routing 0.346ns, distribution 0.776ns)
  Clock Net Delay (Destination): 1.680ns (routing 0.665ns, distribution 1.015ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    project_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=9956, routed)        1.122     1.242    project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X26Y31         FDRE                                         r  project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y31         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.281 r  project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.050     1.331    project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X26Y31         FDRE                                         r  project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.100     0.100    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.433     0.533 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.583    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.583 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.813    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.518 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.167     0.685    project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.704 r  project_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6457, routed)        1.680     2.384    project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X26Y31         FDRE                                         r  project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C

Slack:                    inf
  Source:                 project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.089ns  (logic 0.039ns (43.820%)  route 0.050ns (56.180%))
  Logic Levels:           0  
  Clock Path Skew:        1.138ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.397ns
    Source Clock Delay      (SCD):    1.259ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.300ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.441ns
    Phase Error              (PE):    0.077ns
  Clock Net Delay (Source):      1.139ns (routing 0.346ns, distribution 0.793ns)
  Clock Net Delay (Destination): 1.693ns (routing 0.665ns, distribution 1.028ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    project_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=9956, routed)        1.139     1.259    project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X25Y16         FDRE                                         r  project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y16         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.298 r  project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.050     1.348    project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X25Y16         FDRE                                         r  project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.100     0.100    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.433     0.533 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.583    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.583 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.813    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.518 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.167     0.685    project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.704 r  project_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6457, routed)        1.693     2.397    project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X25Y16         FDRE                                         r  project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C

Slack:                    inf
  Source:                 project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.093ns  (logic 0.039ns (41.935%)  route 0.054ns (58.064%))
  Logic Levels:           0  
  Clock Path Skew:        1.144ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.403ns
    Source Clock Delay      (SCD):    1.260ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.300ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.441ns
    Phase Error              (PE):    0.077ns
  Clock Net Delay (Source):      1.140ns (routing 0.346ns, distribution 0.794ns)
  Clock Net Delay (Destination): 1.699ns (routing 0.665ns, distribution 1.034ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    project_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=9956, routed)        1.140     1.260    project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X24Y11         FDRE                                         r  project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y11         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.039     1.299 r  project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, routed)           0.054     1.353    project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X25Y11         FDRE                                         r  project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.100     0.100    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.433     0.533 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.583    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.583 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.813    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.518 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.167     0.685    project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.704 r  project_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6457, routed)        1.699     2.403    project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X25Y11         FDRE                                         r  project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/C

Slack:                    inf
  Source:                 project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.099ns  (logic 0.039ns (39.394%)  route 0.060ns (60.606%))
  Logic Levels:           0  
  Clock Path Skew:        1.151ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.406ns
    Source Clock Delay      (SCD):    1.255ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.300ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.441ns
    Phase Error              (PE):    0.077ns
  Clock Net Delay (Source):      1.135ns (routing 0.346ns, distribution 0.789ns)
  Clock Net Delay (Destination): 1.702ns (routing 0.665ns, distribution 1.037ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    project_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=9956, routed)        1.135     1.255    project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X25Y23         FDRE                                         r  project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y23         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.294 r  project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.060     1.354    project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X25Y22         FDRE                                         r  project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.100     0.100    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.433     0.533 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.583    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.583 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.813    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.518 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.167     0.685    project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.704 r  project_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6457, routed)        1.702     2.406    project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X25Y22         FDRE                                         r  project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C

Slack:                    inf
  Source:                 project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.100ns  (logic 0.039ns (39.000%)  route 0.061ns (61.000%))
  Logic Levels:           0  
  Clock Path Skew:        1.147ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.401ns
    Source Clock Delay      (SCD):    1.255ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.300ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.441ns
    Phase Error              (PE):    0.077ns
  Clock Net Delay (Source):      1.135ns (routing 0.346ns, distribution 0.789ns)
  Clock Net Delay (Destination): 1.697ns (routing 0.665ns, distribution 1.032ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    project_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=9956, routed)        1.135     1.255    project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X27Y19         FDRE                                         r  project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y19         FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     1.294 r  project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.061     1.355    project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X27Y18         FDRE                                         r  project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.100     0.100    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.433     0.533 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.583    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.583 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.813    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.518 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.167     0.685    project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.704 r  project_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6457, routed)        1.697     2.401    project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X27Y18         FDRE                                         r  project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C

Slack:                    inf
  Source:                 project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.098ns  (logic 0.039ns (39.796%)  route 0.059ns (60.204%))
  Logic Levels:           0  
  Clock Path Skew:        1.148ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.406ns
    Source Clock Delay      (SCD):    1.258ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.300ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.441ns
    Phase Error              (PE):    0.077ns
  Clock Net Delay (Source):      1.138ns (routing 0.346ns, distribution 0.792ns)
  Clock Net Delay (Destination): 1.702ns (routing 0.665ns, distribution 1.037ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    project_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=9956, routed)        1.138     1.258    project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X25Y17         FDRE                                         r  project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y17         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.297 r  project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.059     1.356    project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[0]
    SLICE_X25Y15         FDRE                                         r  project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.100     0.100    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.433     0.533 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.583    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.583 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.813    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.518 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.167     0.685    project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.704 r  project_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6457, routed)        1.702     2.406    project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X25Y15         FDRE                                         r  project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C

Slack:                    inf
  Source:                 project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.116ns  (logic 0.039ns (33.621%)  route 0.077ns (66.379%))
  Logic Levels:           0  
  Clock Path Skew:        1.157ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.399ns
    Source Clock Delay      (SCD):    1.242ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.300ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.441ns
    Phase Error              (PE):    0.077ns
  Clock Net Delay (Source):      1.122ns (routing 0.346ns, distribution 0.776ns)
  Clock Net Delay (Destination): 1.695ns (routing 0.665ns, distribution 1.030ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    project_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=9956, routed)        1.122     1.242    project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X26Y31         FDRE                                         r  project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y31         FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     1.281 r  project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.077     1.358    project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X25Y31         FDRE                                         r  project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.100     0.100    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.433     0.533 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.583    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.583 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.813    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.518 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.167     0.685    project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.704 r  project_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6457, routed)        1.695     2.399    project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X25Y31         FDRE                                         r  project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C

Slack:                    inf
  Source:                 project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.100ns  (logic 0.039ns (39.000%)  route 0.061ns (61.000%))
  Logic Levels:           0  
  Clock Path Skew:        1.149ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.408ns
    Source Clock Delay      (SCD):    1.260ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.300ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.441ns
    Phase Error              (PE):    0.077ns
  Clock Net Delay (Source):      1.140ns (routing 0.346ns, distribution 0.794ns)
  Clock Net Delay (Destination): 1.704ns (routing 0.665ns, distribution 1.039ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    project_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=9956, routed)        1.140     1.260    project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X24Y11         FDRE                                         r  project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y11         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     1.299 r  project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.061     1.360    project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X24Y11         FDRE                                         r  project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.100     0.100    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.433     0.533 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.583    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.583 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.813    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.518 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.167     0.685    project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.704 r  project_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6457, routed)        1.704     2.408    project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X24Y11         FDRE                                         r  project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C

Slack:                    inf
  Source:                 project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.105ns  (logic 0.038ns (36.190%)  route 0.067ns (63.810%))
  Logic Levels:           0  
  Clock Path Skew:        1.151ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.407ns
    Source Clock Delay      (SCD):    1.256ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.300ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.441ns
    Phase Error              (PE):    0.077ns
  Clock Net Delay (Source):      1.136ns (routing 0.346ns, distribution 0.790ns)
  Clock Net Delay (Destination): 1.703ns (routing 0.665ns, distribution 1.038ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    project_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=9956, routed)        1.136     1.256    project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X24Y10         FDRE                                         r  project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y10         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.294 r  project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.067     1.361    project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X24Y9          FDRE                                         r  project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.100     0.100    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.433     0.533 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.583    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.583 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.813    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.518 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.167     0.685    project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.704 r  project_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6457, routed)        1.703     2.407    project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X24Y9          FDRE                                         r  project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C

Slack:                    inf
  Source:                 project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.119ns  (logic 0.039ns (32.773%)  route 0.080ns (67.227%))
  Logic Levels:           0  
  Clock Path Skew:        1.144ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.387ns
    Source Clock Delay      (SCD):    1.243ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.300ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.441ns
    Phase Error              (PE):    0.077ns
  Clock Net Delay (Source):      1.123ns (routing 0.346ns, distribution 0.777ns)
  Clock Net Delay (Destination): 1.683ns (routing 0.665ns, distribution 1.018ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    project_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=9956, routed)        1.123     1.243    project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X26Y28         FDRE                                         r  project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y28         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.282 r  project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.080     1.362    project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[3]
    SLICE_X26Y28         FDRE                                         r  project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.100     0.100    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.433     0.533 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.583    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.583 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.813    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.518 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.167     0.685    project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.704 r  project_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6457, routed)        1.683     2.387    project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X26Y28         FDRE                                         r  project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_pl_0

Max Delay            95 Endpoints
Min Delay            95 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                            (internal pin)
  Destination:            project_1_i/rst_zynq_ultra_ps_e_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.197ns  (logic 0.152ns (6.919%)  route 2.045ns (93.081%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.614ns (routing 0.584ns, distribution 1.030ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS8_X0Y0             PS8                          0.000     0.000 f  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/EMIOGPIOO[95]
                         net (fo=1, routed)           1.761     1.761    project_1_i/rst_zynq_ultra_ps_e_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X61Y89         LUT1 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.152     1.913 r  project_1_i/rst_zynq_ultra_ps_e_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.284     2.197    project_1_i/rst_zynq_ultra_ps_e_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X61Y89         FDRE                                         r  project_1_i/rst_zynq_ultra_ps_e_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    project_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=9956, routed)        1.614     1.796    project_1_i/rst_zynq_ultra_ps_e_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X61Y89         FDRE                                         r  project_1_i/rst_zynq_ultra_ps_e_0_99M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/tx0_u_dac/STATUS_DAC3[14]
                            (internal pin)
  Destination:            project_1_i/usp_rf_data_converter_0_i/inst/i_project_1_usp_rf_data_converter_0_i_0_irq_sync/sync_dac03_data_irq/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.119ns  (logic 0.000ns (0.000%)  route 2.119ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.855ns (routing 0.584ns, distribution 1.271ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/tx0_u_dac/STATUS_DAC3[14]
                         net (fo=1, routed)           2.119     2.119    project_1_i/usp_rf_data_converter_0_i/inst/i_project_1_usp_rf_data_converter_0_i_0_irq_sync/sync_dac03_data_irq/src_in
    SLICE_X107Y111       FDRE                                         r  project_1_i/usp_rf_data_converter_0_i/inst/i_project_1_usp_rf_data_converter_0_i_0_irq_sync/sync_dac03_data_irq/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    project_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=9956, routed)        1.855     2.037    project_1_i/usp_rf_data_converter_0_i/inst/i_project_1_usp_rf_data_converter_0_i_0_irq_sync/sync_dac03_data_irq/dest_clk
    SLICE_X107Y111       FDRE                                         r  project_1_i/usp_rf_data_converter_0_i/inst/i_project_1_usp_rf_data_converter_0_i_0_irq_sync/sync_dac03_data_irq/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/tx1_u_dac/STATUS_DAC0[15]
                            (internal pin)
  Destination:            project_1_i/usp_rf_data_converter_0_i/inst/i_project_1_usp_rf_data_converter_0_i_0_irq_sync/sync_dac10_fifo_irq/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.070ns  (logic 0.000ns (0.000%)  route 2.070ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.892ns (routing 0.584ns, distribution 1.308ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    HSDAC_X0Y1           HSDAC                        0.000     0.000 r  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/tx1_u_dac/STATUS_DAC0[15]
                         net (fo=1, routed)           2.070     2.070    project_1_i/usp_rf_data_converter_0_i/inst/i_project_1_usp_rf_data_converter_0_i_0_irq_sync/sync_dac10_fifo_irq/src_in
    SLICE_X115Y111       FDRE                                         r  project_1_i/usp_rf_data_converter_0_i/inst/i_project_1_usp_rf_data_converter_0_i_0_irq_sync/sync_dac10_fifo_irq/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    project_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=9956, routed)        1.892     2.074    project_1_i/usp_rf_data_converter_0_i/inst/i_project_1_usp_rf_data_converter_0_i_0_irq_sync/sync_dac10_fifo_irq/dest_clk
    SLICE_X115Y111       FDRE                                         r  project_1_i/usp_rf_data_converter_0_i/inst/i_project_1_usp_rf_data_converter_0_i_0_irq_sync/sync_dac10_fifo_irq/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/tx1_u_dac/STATUS_DAC1[14]
                            (internal pin)
  Destination:            project_1_i/usp_rf_data_converter_0_i/inst/i_project_1_usp_rf_data_converter_0_i_0_irq_sync/sync_dac11_data_irq/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.036ns  (logic 0.000ns (0.000%)  route 2.036ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.892ns (routing 0.584ns, distribution 1.308ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    HSDAC_X0Y1           HSDAC                        0.000     0.000 r  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/tx1_u_dac/STATUS_DAC1[14]
                         net (fo=1, routed)           2.036     2.036    project_1_i/usp_rf_data_converter_0_i/inst/i_project_1_usp_rf_data_converter_0_i_0_irq_sync/sync_dac11_data_irq/src_in
    SLICE_X115Y112       FDRE                                         r  project_1_i/usp_rf_data_converter_0_i/inst/i_project_1_usp_rf_data_converter_0_i_0_irq_sync/sync_dac11_data_irq/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    project_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=9956, routed)        1.892     2.074    project_1_i/usp_rf_data_converter_0_i/inst/i_project_1_usp_rf_data_converter_0_i_0_irq_sync/sync_dac11_data_irq/dest_clk
    SLICE_X115Y112       FDRE                                         r  project_1_i/usp_rf_data_converter_0_i/inst/i_project_1_usp_rf_data_converter_0_i_0_irq_sync/sync_dac11_data_irq/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/tx1_u_dac/STATUS_DAC1[15]
                            (internal pin)
  Destination:            project_1_i/usp_rf_data_converter_0_i/inst/i_project_1_usp_rf_data_converter_0_i_0_irq_sync/sync_dac11_fifo_irq/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.024ns  (logic 0.000ns (0.000%)  route 2.024ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.893ns (routing 0.584ns, distribution 1.309ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    HSDAC_X0Y1           HSDAC                        0.000     0.000 r  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/tx1_u_dac/STATUS_DAC1[15]
                         net (fo=1, routed)           2.024     2.024    project_1_i/usp_rf_data_converter_0_i/inst/i_project_1_usp_rf_data_converter_0_i_0_irq_sync/sync_dac11_fifo_irq/src_in
    SLICE_X115Y116       FDRE                                         r  project_1_i/usp_rf_data_converter_0_i/inst/i_project_1_usp_rf_data_converter_0_i_0_irq_sync/sync_dac11_fifo_irq/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    project_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=9956, routed)        1.893     2.075    project_1_i/usp_rf_data_converter_0_i/inst/i_project_1_usp_rf_data_converter_0_i_0_irq_sync/sync_dac11_fifo_irq/dest_clk
    SLICE_X115Y116       FDRE                                         r  project_1_i/usp_rf_data_converter_0_i/inst/i_project_1_usp_rf_data_converter_0_i_0_irq_sync/sync_dac11_fifo_irq/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/tx1_u_dac/STATUS_COMMON[1]
                            (internal pin)
  Destination:            project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/cdc_dac1_supplies_up_i/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.975ns  (logic 0.000ns (0.000%)  route 1.975ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.882ns (routing 0.584ns, distribution 1.298ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    HSDAC_X0Y1           HSDAC                        0.000     0.000 r  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/tx1_u_dac/STATUS_COMMON[1]
                         net (fo=2, routed)           1.975     1.975    project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/cdc_dac1_supplies_up_i/src_in
    SLICE_X115Y130       FDRE                                         r  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/cdc_dac1_supplies_up_i/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    project_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=9956, routed)        1.882     2.064    project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/cdc_dac1_supplies_up_i/dest_clk
    SLICE_X115Y130       FDRE                                         r  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/cdc_dac1_supplies_up_i/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/tx1_u_dac/STATUS_DAC3[14]
                            (internal pin)
  Destination:            project_1_i/usp_rf_data_converter_0_i/inst/i_project_1_usp_rf_data_converter_0_i_0_irq_sync/sync_dac13_data_irq/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.970ns  (logic 0.000ns (0.000%)  route 1.970ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.915ns (routing 0.584ns, distribution 1.331ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    HSDAC_X0Y1           HSDAC                        0.000     0.000 r  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/tx1_u_dac/STATUS_DAC3[14]
                         net (fo=1, routed)           1.970     1.970    project_1_i/usp_rf_data_converter_0_i/inst/i_project_1_usp_rf_data_converter_0_i_0_irq_sync/sync_dac13_data_irq/src_in
    SLICE_X114Y181       FDRE                                         r  project_1_i/usp_rf_data_converter_0_i/inst/i_project_1_usp_rf_data_converter_0_i_0_irq_sync/sync_dac13_data_irq/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    project_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=9956, routed)        1.915     2.097    project_1_i/usp_rf_data_converter_0_i/inst/i_project_1_usp_rf_data_converter_0_i_0_irq_sync/sync_dac13_data_irq/dest_clk
    SLICE_X114Y181       FDRE                                         r  project_1_i/usp_rf_data_converter_0_i/inst/i_project_1_usp_rf_data_converter_0_i_0_irq_sync/sync_dac13_data_irq/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/tx1_u_dac/STATUS_DAC0[14]
                            (internal pin)
  Destination:            project_1_i/usp_rf_data_converter_0_i/inst/i_project_1_usp_rf_data_converter_0_i_0_irq_sync/sync_dac10_data_irq/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.968ns  (logic 0.000ns (0.000%)  route 1.968ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.894ns (routing 0.584ns, distribution 1.310ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    HSDAC_X0Y1           HSDAC                        0.000     0.000 r  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/tx1_u_dac/STATUS_DAC0[14]
                         net (fo=1, routed)           1.968     1.968    project_1_i/usp_rf_data_converter_0_i/inst/i_project_1_usp_rf_data_converter_0_i_0_irq_sync/sync_dac10_data_irq/src_in
    SLICE_X113Y113       FDRE                                         r  project_1_i/usp_rf_data_converter_0_i/inst/i_project_1_usp_rf_data_converter_0_i_0_irq_sync/sync_dac10_data_irq/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    project_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=9956, routed)        1.894     2.076    project_1_i/usp_rf_data_converter_0_i/inst/i_project_1_usp_rf_data_converter_0_i_0_irq_sync/sync_dac10_data_irq/dest_clk
    SLICE_X113Y113       FDRE                                         r  project_1_i/usp_rf_data_converter_0_i/inst/i_project_1_usp_rf_data_converter_0_i_0_irq_sync/sync_dac10_data_irq/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/tx0_u_dac/STATUS_DAC3[15]
                            (internal pin)
  Destination:            project_1_i/usp_rf_data_converter_0_i/inst/i_project_1_usp_rf_data_converter_0_i_0_irq_sync/sync_dac03_fifo_irq/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.935ns  (logic 0.000ns (0.000%)  route 1.935ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.875ns (routing 0.584ns, distribution 1.291ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/tx0_u_dac/STATUS_DAC3[15]
                         net (fo=1, routed)           1.935     1.935    project_1_i/usp_rf_data_converter_0_i/inst/i_project_1_usp_rf_data_converter_0_i_0_irq_sync/sync_dac03_fifo_irq/src_in
    SLICE_X109Y108       FDRE                                         r  project_1_i/usp_rf_data_converter_0_i/inst/i_project_1_usp_rf_data_converter_0_i_0_irq_sync/sync_dac03_fifo_irq/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    project_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=9956, routed)        1.875     2.057    project_1_i/usp_rf_data_converter_0_i/inst/i_project_1_usp_rf_data_converter_0_i_0_irq_sync/sync_dac03_fifo_irq/dest_clk
    SLICE_X109Y108       FDRE                                         r  project_1_i/usp_rf_data_converter_0_i/inst/i_project_1_usp_rf_data_converter_0_i_0_irq_sync/sync_dac03_fifo_irq/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/tx1_u_dac/STATUS_DAC3[15]
                            (internal pin)
  Destination:            project_1_i/usp_rf_data_converter_0_i/inst/i_project_1_usp_rf_data_converter_0_i_0_irq_sync/sync_dac13_fifo_irq/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.823ns  (logic 0.000ns (0.000%)  route 1.823ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.925ns (routing 0.584ns, distribution 1.341ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    HSDAC_X0Y1           HSDAC                        0.000     0.000 r  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/tx1_u_dac/STATUS_DAC3[15]
                         net (fo=1, routed)           1.823     1.823    project_1_i/usp_rf_data_converter_0_i/inst/i_project_1_usp_rf_data_converter_0_i_0_irq_sync/sync_dac13_fifo_irq/src_in
    SLICE_X116Y181       FDRE                                         r  project_1_i/usp_rf_data_converter_0_i/inst/i_project_1_usp_rf_data_converter_0_i_0_irq_sync/sync_dac13_fifo_irq/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    project_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=9956, routed)        1.925     2.107    project_1_i/usp_rf_data_converter_0_i/inst/i_project_1_usp_rf_data_converter_0_i_0_irq_sync/sync_dac13_fifo_irq/dest_clk
    SLICE_X116Y181       FDRE                                         r  project_1_i/usp_rf_data_converter_0_i/inst/i_project_1_usp_rf_data_converter_0_i_0_irq_sync/sync_dac13_fifo_irq/syncstages_ff_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx1_u_adc/STATUS_ADC2[3]
                            (internal pin)
  Destination:            project_1_i/usp_rf_data_converter_0_i/inst/i_project_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc12_over_range/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.175ns  (logic 0.000ns (0.000%)  route 0.175ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.298ns (routing 0.387ns, distribution 0.911ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    HSADC_X0Y1           HSADC                        0.000     0.000 r  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx1_u_adc/STATUS_ADC2[3]
                         net (fo=1, routed)           0.175     0.175    project_1_i/usp_rf_data_converter_0_i/inst/i_project_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc12_over_range/src_in
    SLICE_X118Y95        FDRE                                         r  project_1_i/usp_rf_data_converter_0_i/inst/i_project_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc12_over_range/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    project_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=9956, routed)        1.298     1.445    project_1_i/usp_rf_data_converter_0_i/inst/i_project_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc12_over_range/dest_clk
    SLICE_X118Y95        FDRE                                         r  project_1_i/usp_rf_data_converter_0_i/inst/i_project_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc12_over_range/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx1_u_adc/STATUS_ADC2[15]
                            (internal pin)
  Destination:            project_1_i/usp_rf_data_converter_0_i/inst/i_project_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc12_fifo_irq/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.181ns  (logic 0.000ns (0.000%)  route 0.181ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.301ns (routing 0.387ns, distribution 0.914ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    HSADC_X0Y1           HSADC                        0.000     0.000 r  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx1_u_adc/STATUS_ADC2[15]
                         net (fo=1, routed)           0.181     0.181    project_1_i/usp_rf_data_converter_0_i/inst/i_project_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc12_fifo_irq/src_in
    SLICE_X118Y99        FDRE                                         r  project_1_i/usp_rf_data_converter_0_i/inst/i_project_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc12_fifo_irq/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    project_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=9956, routed)        1.301     1.448    project_1_i/usp_rf_data_converter_0_i/inst/i_project_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc12_fifo_irq/dest_clk
    SLICE_X118Y99        FDRE                                         r  project_1_i/usp_rf_data_converter_0_i/inst/i_project_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc12_fifo_irq/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx1_u_adc/STATUS_ADC2[14]
                            (internal pin)
  Destination:            project_1_i/usp_rf_data_converter_0_i/inst/i_project_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc12_data_irq/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.199ns  (logic 0.000ns (0.000%)  route 0.199ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.300ns (routing 0.387ns, distribution 0.913ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    HSADC_X0Y1           HSADC                        0.000     0.000 r  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx1_u_adc/STATUS_ADC2[14]
                         net (fo=1, routed)           0.199     0.199    project_1_i/usp_rf_data_converter_0_i/inst/i_project_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc12_data_irq/src_in
    SLICE_X118Y98        FDRE                                         r  project_1_i/usp_rf_data_converter_0_i/inst/i_project_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc12_data_irq/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    project_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=9956, routed)        1.300     1.447    project_1_i/usp_rf_data_converter_0_i/inst/i_project_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc12_data_irq/dest_clk
    SLICE_X118Y98        FDRE                                         r  project_1_i/usp_rf_data_converter_0_i/inst/i_project_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc12_data_irq/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx1_u_adc/STATUS_ADC1[15]
                            (internal pin)
  Destination:            project_1_i/usp_rf_data_converter_0_i/inst/i_project_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc11_fifo_irq/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.218ns  (logic 0.000ns (0.000%)  route 0.218ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.299ns (routing 0.387ns, distribution 0.912ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    HSADC_X0Y1           HSADC                        0.000     0.000 r  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx1_u_adc/STATUS_ADC1[15]
                         net (fo=1, routed)           0.218     0.218    project_1_i/usp_rf_data_converter_0_i/inst/i_project_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc11_fifo_irq/src_in
    SLICE_X117Y87        FDRE                                         r  project_1_i/usp_rf_data_converter_0_i/inst/i_project_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc11_fifo_irq/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    project_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=9956, routed)        1.299     1.446    project_1_i/usp_rf_data_converter_0_i/inst/i_project_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc11_fifo_irq/dest_clk
    SLICE_X117Y87        FDRE                                         r  project_1_i/usp_rf_data_converter_0_i/inst/i_project_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc11_fifo_irq/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx1_u_adc/STATUS_ADC2[2]
                            (internal pin)
  Destination:            project_1_i/usp_rf_data_converter_0_i/inst/i_project_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc12_over_vol/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.218ns  (logic 0.000ns (0.000%)  route 0.218ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.298ns (routing 0.387ns, distribution 0.911ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    HSADC_X0Y1           HSADC                        0.000     0.000 r  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx1_u_adc/STATUS_ADC2[2]
                         net (fo=1, routed)           0.218     0.218    project_1_i/usp_rf_data_converter_0_i/inst/i_project_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc12_over_vol/src_in
    SLICE_X117Y94        FDRE                                         r  project_1_i/usp_rf_data_converter_0_i/inst/i_project_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc12_over_vol/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    project_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=9956, routed)        1.298     1.445    project_1_i/usp_rf_data_converter_0_i/inst/i_project_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc12_over_vol/dest_clk
    SLICE_X117Y94        FDRE                                         r  project_1_i/usp_rf_data_converter_0_i/inst/i_project_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc12_over_vol/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx1_u_adc/STATUS_ADC0[15]
                            (internal pin)
  Destination:            project_1_i/usp_rf_data_converter_0_i/inst/i_project_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc10_fifo_irq/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.219ns  (logic 0.000ns (0.000%)  route 0.219ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.300ns (routing 0.387ns, distribution 0.913ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    HSADC_X0Y1           HSADC                        0.000     0.000 r  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx1_u_adc/STATUS_ADC0[15]
                         net (fo=1, routed)           0.219     0.219    project_1_i/usp_rf_data_converter_0_i/inst/i_project_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc10_fifo_irq/src_in
    SLICE_X118Y89        FDRE                                         r  project_1_i/usp_rf_data_converter_0_i/inst/i_project_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc10_fifo_irq/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    project_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=9956, routed)        1.300     1.447    project_1_i/usp_rf_data_converter_0_i/inst/i_project_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc10_fifo_irq/dest_clk
    SLICE_X118Y89        FDRE                                         r  project_1_i/usp_rf_data_converter_0_i/inst/i_project_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc10_fifo_irq/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx1_u_adc/STATUS_ADC1[14]
                            (internal pin)
  Destination:            project_1_i/usp_rf_data_converter_0_i/inst/i_project_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc11_data_irq/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.219ns  (logic 0.000ns (0.000%)  route 0.219ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.305ns (routing 0.387ns, distribution 0.918ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    HSADC_X0Y1           HSADC                        0.000     0.000 r  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx1_u_adc/STATUS_ADC1[14]
                         net (fo=1, routed)           0.219     0.219    project_1_i/usp_rf_data_converter_0_i/inst/i_project_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc11_data_irq/src_in
    SLICE_X118Y88        FDRE                                         r  project_1_i/usp_rf_data_converter_0_i/inst/i_project_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc11_data_irq/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    project_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=9956, routed)        1.305     1.452    project_1_i/usp_rf_data_converter_0_i/inst/i_project_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc11_data_irq/dest_clk
    SLICE_X118Y88        FDRE                                         r  project_1_i/usp_rf_data_converter_0_i/inst/i_project_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc11_data_irq/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx1_u_adc/STATUS_ADC3[3]
                            (internal pin)
  Destination:            project_1_i/usp_rf_data_converter_0_i/inst/i_project_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc13_over_range/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.219ns  (logic 0.000ns (0.000%)  route 0.219ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.300ns (routing 0.387ns, distribution 0.913ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    HSADC_X0Y1           HSADC                        0.000     0.000 r  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx1_u_adc/STATUS_ADC3[3]
                         net (fo=1, routed)           0.219     0.219    project_1_i/usp_rf_data_converter_0_i/inst/i_project_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc13_over_range/src_in
    SLICE_X118Y97        FDRE                                         r  project_1_i/usp_rf_data_converter_0_i/inst/i_project_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc13_over_range/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    project_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=9956, routed)        1.300     1.447    project_1_i/usp_rf_data_converter_0_i/inst/i_project_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc13_over_range/dest_clk
    SLICE_X118Y97        FDRE                                         r  project_1_i/usp_rf_data_converter_0_i/inst/i_project_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc13_over_range/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx1_u_adc/STATUS_ADC1[3]
                            (internal pin)
  Destination:            project_1_i/usp_rf_data_converter_0_i/inst/i_project_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc11_over_range/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.224ns  (logic 0.000ns (0.000%)  route 0.224ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.295ns (routing 0.387ns, distribution 0.908ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    HSADC_X0Y1           HSADC                        0.000     0.000 r  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx1_u_adc/STATUS_ADC1[3]
                         net (fo=1, routed)           0.224     0.224    project_1_i/usp_rf_data_converter_0_i/inst/i_project_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc11_over_range/src_in
    SLICE_X118Y91        FDRE                                         r  project_1_i/usp_rf_data_converter_0_i/inst/i_project_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc11_over_range/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    project_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=9956, routed)        1.295     1.442    project_1_i/usp_rf_data_converter_0_i/inst/i_project_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc11_over_range/dest_clk
    SLICE_X118Y91        FDRE                                         r  project_1_i/usp_rf_data_converter_0_i/inst/i_project_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc11_over_range/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx1_u_adc/STATUS_ADC3[15]
                            (internal pin)
  Destination:            project_1_i/usp_rf_data_converter_0_i/inst/i_project_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc13_fifo_irq/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.225ns  (logic 0.000ns (0.000%)  route 0.225ns (100.000%))
  Logic Levels:           0  
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.301ns (routing 0.387ns, distribution 0.914ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    HSADC_X0Y1           HSADC                        0.000     0.000 r  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx1_u_adc/STATUS_ADC3[15]
                         net (fo=1, routed)           0.225     0.225    project_1_i/usp_rf_data_converter_0_i/inst/i_project_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc13_fifo_irq/src_in
    SLICE_X117Y98        FDRE                                         r  project_1_i/usp_rf_data_converter_0_i/inst/i_project_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc13_fifo_irq/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    project_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=9956, routed)        1.301     1.448    project_1_i/usp_rf_data_converter_0_i/inst/i_project_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc13_fifo_irq/dest_clk
    SLICE_X117Y98        FDRE                                         r  project_1_i/usp_rf_data_converter_0_i/inst/i_project_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc13_fifo_irq/syncstages_ff_reg[0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  RFADC0_CLK
  To Clock:  clk_pl_0

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV2_MUX
                            (rising edge-triggered cell HSADC clocked by RFADC0_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            project_1_i/usp_rf_data_converter_0_i/inst/IP2Bus_Data_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.401ns  (logic 1.031ns (30.315%)  route 2.370ns (69.685%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        2.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.062ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.880ns (routing 0.584ns, distribution 1.296ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSADC_X0Y0           HSADC                        0.000     0.000 r  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV2_MUX
  -------------------------------------------------------------------    -------------------
    HSADC_X0Y0           HSADC (Prop_HSADC_INTERNAL_FBRC_DIV2_MUX_STATUS_COMMON[9])
                                                      0.532     0.532 r  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx0_u_adc/STATUS_COMMON[9]
                         net (fo=1, routed)           1.030     1.562    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/adc0_common_stat[9]
    SLICE_X114Y105       LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.097     1.659 r  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_30/O
                         net (fo=1, routed)           0.100     1.759    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_30_n_0
    SLICE_X114Y107       LUT5 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.123     1.882 f  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_20/O
                         net (fo=1, routed)           0.252     2.134    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_20_n_0
    SLICE_X115Y111       LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.152     2.286 f  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_12/O
                         net (fo=1, routed)           0.516     2.802    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_12_n_0
    SLICE_X117Y104       LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.090     2.892 f  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_5/O
                         net (fo=1, routed)           0.406     3.298    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_5_n_0
    SLICE_X112Y109       LUT6 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.037     3.335 r  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_1/O
                         net (fo=1, routed)           0.066     3.401    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif_n_75
    SLICE_X112Y109       FDRE                                         r  project_1_i/usp_rf_data_converter_0_i/inst/IP2Bus_Data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    project_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=9956, routed)        1.880     2.062    project_1_i/usp_rf_data_converter_0_i/inst/s_axi_aclk
    SLICE_X112Y109       FDRE                                         r  project_1_i/usp_rf_data_converter_0_i/inst/IP2Bus_Data_reg[9]/C

Slack:                    inf
  Source:                 project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV2_MUX
                            (rising edge-triggered cell HSADC clocked by RFADC0_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            project_1_i/usp_rf_data_converter_0_i/inst/IP2Bus_Data_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.976ns  (logic 1.009ns (33.905%)  route 1.967ns (66.095%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        2.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.071ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.889ns (routing 0.584ns, distribution 1.305ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSADC_X0Y0           HSADC                        0.000     0.000 r  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV2_MUX
  -------------------------------------------------------------------    -------------------
    HSADC_X0Y0           HSADC (Prop_HSADC_INTERNAL_FBRC_DIV2_MUX_STATUS_COMMON[10])
                                                      0.536     0.536 r  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx0_u_adc/STATUS_COMMON[10]
                         net (fo=1, routed)           0.874     1.410    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/adc0_common_stat[10]
    SLICE_X115Y105       LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.037     1.447 r  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_34/O
                         net (fo=1, routed)           0.059     1.506    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_34_n_0
    SLICE_X115Y105       LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.148     1.654 f  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_23/O
                         net (fo=1, routed)           0.255     1.909    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_23_n_0
    SLICE_X115Y111       LUT6 (Prop_A6LUT_SLICEM_I4_O)
                                                      0.090     1.999 f  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_13/O
                         net (fo=1, routed)           0.250     2.249    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_13_n_0
    SLICE_X117Y107       LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.099     2.348 f  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_5/O
                         net (fo=1, routed)           0.457     2.805    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_5_n_0
    SLICE_X110Y112       LUT6 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.099     2.904 r  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_1/O
                         net (fo=1, routed)           0.072     2.976    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif_n_74
    SLICE_X110Y112       FDRE                                         r  project_1_i/usp_rf_data_converter_0_i/inst/IP2Bus_Data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    project_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=9956, routed)        1.889     2.071    project_1_i/usp_rf_data_converter_0_i/inst/s_axi_aclk
    SLICE_X110Y112       FDRE                                         r  project_1_i/usp_rf_data_converter_0_i/inst/IP2Bus_Data_reg[10]/C

Slack:                    inf
  Source:                 project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV2_MUX
                            (rising edge-triggered cell HSADC clocked by RFADC0_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            project_1_i/usp_rf_data_converter_0_i/inst/IP2Bus_Data_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.926ns  (logic 1.107ns (37.833%)  route 1.819ns (62.167%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        2.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.071ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.889ns (routing 0.584ns, distribution 1.305ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSADC_X0Y0           HSADC                        0.000     0.000 r  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV2_MUX
  -------------------------------------------------------------------    -------------------
    HSADC_X0Y0           HSADC (Prop_HSADC_INTERNAL_FBRC_DIV2_MUX_STATUS_COMMON[13])
                                                      0.771     0.771 r  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx0_u_adc/STATUS_COMMON[13]
                         net (fo=1, routed)           0.988     1.759    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/adc0_common_stat[13]
    SLICE_X115Y107       LUT4 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.125     1.884 r  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_26/O
                         net (fo=1, routed)           0.095     1.979    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_26_n_0
    SLICE_X115Y107       LUT5 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.051     2.030 f  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_14/O
                         net (fo=1, routed)           0.185     2.215    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_14_n_0
    SLICE_X117Y107       LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.123     2.338 f  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_5/O
                         net (fo=1, routed)           0.492     2.830    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_5_n_0
    SLICE_X110Y112       LUT6 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.037     2.867 r  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_1/O
                         net (fo=1, routed)           0.059     2.926    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif_n_71
    SLICE_X110Y112       FDRE                                         r  project_1_i/usp_rf_data_converter_0_i/inst/IP2Bus_Data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    project_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=9956, routed)        1.889     2.071    project_1_i/usp_rf_data_converter_0_i/inst/s_axi_aclk
    SLICE_X110Y112       FDRE                                         r  project_1_i/usp_rf_data_converter_0_i/inst/IP2Bus_Data_reg[13]/C

Slack:                    inf
  Source:                 project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV2_MUX
                            (rising edge-triggered cell HSADC clocked by RFADC0_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            project_1_i/usp_rf_data_converter_0_i/inst/IP2Bus_Data_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.860ns  (logic 1.189ns (41.573%)  route 1.671ns (58.427%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        2.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.068ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.886ns (routing 0.584ns, distribution 1.302ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSADC_X0Y0           HSADC                        0.000     0.000 r  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV2_MUX
  -------------------------------------------------------------------    -------------------
    HSADC_X0Y0           HSADC (Prop_HSADC_INTERNAL_FBRC_DIV2_MUX_STATUS_COMMON[8])
                                                      0.788     0.788 r  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx0_u_adc/STATUS_COMMON[8]
                         net (fo=1, routed)           0.995     1.783    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/adc0_common_stat[8]
    SLICE_X116Y107       LUT4 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.090     1.873 r  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_23/O
                         net (fo=1, routed)           0.143     2.016    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_23_n_0
    SLICE_X116Y107       LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.123     2.139 f  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_11/O
                         net (fo=1, routed)           0.298     2.437    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_11_n_0
    SLICE_X115Y110       LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.098     2.535 r  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_3/O
                         net (fo=1, routed)           0.177     2.712    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_3_n_0
    SLICE_X115Y110       LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.090     2.802 r  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_1/O
                         net (fo=1, routed)           0.058     2.860    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif_n_76
    SLICE_X115Y110       FDRE                                         r  project_1_i/usp_rf_data_converter_0_i/inst/IP2Bus_Data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    project_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=9956, routed)        1.886     2.068    project_1_i/usp_rf_data_converter_0_i/inst/s_axi_aclk
    SLICE_X115Y110       FDRE                                         r  project_1_i/usp_rf_data_converter_0_i/inst/IP2Bus_Data_reg[8]/C

Slack:                    inf
  Source:                 project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV2_MUX
                            (rising edge-triggered cell HSADC clocked by RFADC0_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            project_1_i/usp_rf_data_converter_0_i/inst/IP2Bus_Data_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.514ns  (logic 0.949ns (37.749%)  route 1.565ns (62.251%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        2.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.072ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.890ns (routing 0.584ns, distribution 1.306ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSADC_X0Y0           HSADC                        0.000     0.000 r  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV2_MUX
  -------------------------------------------------------------------    -------------------
    HSADC_X0Y0           HSADC (Prop_HSADC_INTERNAL_FBRC_DIV2_MUX_STATUS_COMMON[11])
                                                      0.588     0.588 r  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx0_u_adc/STATUS_COMMON[11]
                         net (fo=1, routed)           0.863     1.451    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/adc0_common_stat[11]
    SLICE_X116Y107       LUT4 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.123     1.574 r  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_18/O
                         net (fo=1, routed)           0.207     1.781    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_18_n_0
    SLICE_X116Y107       LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.051     1.832 f  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_8/O
                         net (fo=1, routed)           0.288     2.120    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_8_n_0
    SLICE_X114Y111       LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.150     2.270 f  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_2/O
                         net (fo=1, routed)           0.135     2.405    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_2_n_0
    SLICE_X113Y110       LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.037     2.442 r  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_1/O
                         net (fo=1, routed)           0.072     2.514    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif_n_73
    SLICE_X113Y110       FDRE                                         r  project_1_i/usp_rf_data_converter_0_i/inst/IP2Bus_Data_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    project_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=9956, routed)        1.890     2.072    project_1_i/usp_rf_data_converter_0_i/inst/s_axi_aclk
    SLICE_X113Y110       FDRE                                         r  project_1_i/usp_rf_data_converter_0_i/inst/IP2Bus_Data_reg[11]/C

Slack:                    inf
  Source:                 project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV2_MUX
                            (rising edge-triggered cell HSADC clocked by RFADC0_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            project_1_i/usp_rf_data_converter_0_i/inst/IP2Bus_Data_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.451ns  (logic 0.888ns (36.230%)  route 1.563ns (63.770%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        2.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.062ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.880ns (routing 0.584ns, distribution 1.296ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSADC_X0Y0           HSADC                        0.000     0.000 r  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV2_MUX
  -------------------------------------------------------------------    -------------------
    HSADC_X0Y0           HSADC (Prop_HSADC_INTERNAL_FBRC_DIV2_MUX_STATUS_COMMON[12])
                                                      0.611     0.611 r  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx0_u_adc/STATUS_COMMON[12]
                         net (fo=1, routed)           0.994     1.605    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/adc0_common_stat[12]
    SLICE_X115Y107       LUT4 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.037     1.642 r  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_11/O
                         net (fo=1, routed)           0.205     1.847    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_11_n_0
    SLICE_X115Y107       LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.090     1.937 f  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_2/O
                         net (fo=1, routed)           0.313     2.250    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_2_n_0
    SLICE_X111Y108       LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.150     2.400 r  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_1/O
                         net (fo=1, routed)           0.051     2.451    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif_n_72
    SLICE_X111Y108       FDRE                                         r  project_1_i/usp_rf_data_converter_0_i/inst/IP2Bus_Data_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    project_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=9956, routed)        1.880     2.062    project_1_i/usp_rf_data_converter_0_i/inst/s_axi_aclk
    SLICE_X111Y108       FDRE                                         r  project_1_i/usp_rf_data_converter_0_i/inst/IP2Bus_Data_reg[12]/C

Slack:                    inf
  Source:                 project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV2_MUX
                            (rising edge-triggered cell HSADC clocked by RFADC0_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            project_1_i/usp_rf_data_converter_0_i/inst/IP2Bus_Data_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.369ns  (logic 1.002ns (42.296%)  route 1.367ns (57.704%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        2.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.063ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.881ns (routing 0.584ns, distribution 1.297ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSADC_X0Y0           HSADC                        0.000     0.000 r  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV2_MUX
  -------------------------------------------------------------------    -------------------
    HSADC_X0Y0           HSADC (Prop_HSADC_INTERNAL_FBRC_DIV2_MUX_STATUS_COMMON[14])
                                                      0.698     0.698 r  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx0_u_adc/STATUS_COMMON[14]
                         net (fo=1, routed)           0.795     1.493    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/adc0_common_stat[14]
    SLICE_X118Y104       LUT6 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.088     1.581 f  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_29/O
                         net (fo=1, routed)           0.186     1.767    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_29_n_0
    SLICE_X115Y104       LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.090     1.857 r  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_11/O
                         net (fo=1, routed)           0.042     1.899    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_11_n_0
    SLICE_X115Y104       LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.037     1.936 f  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_4/O
                         net (fo=1, routed)           0.295     2.231    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_4_n_0
    SLICE_X111Y105       LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.089     2.320 r  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_1/O
                         net (fo=1, routed)           0.049     2.369    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif_n_70
    SLICE_X111Y105       FDRE                                         r  project_1_i/usp_rf_data_converter_0_i/inst/IP2Bus_Data_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    project_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=9956, routed)        1.881     2.063    project_1_i/usp_rf_data_converter_0_i/inst/s_axi_aclk
    SLICE_X111Y105       FDRE                                         r  project_1_i/usp_rf_data_converter_0_i/inst/IP2Bus_Data_reg[14]/C

Slack:                    inf
  Source:                 project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV2_MUX
                            (rising edge-triggered cell HSADC clocked by RFADC0_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            project_1_i/usp_rf_data_converter_0_i/inst/IP2Bus_Data_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.222ns  (logic 0.688ns (30.963%)  route 1.534ns (69.037%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        2.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.070ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.888ns (routing 0.584ns, distribution 1.304ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSADC_X0Y0           HSADC                        0.000     0.000 r  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV2_MUX
  -------------------------------------------------------------------    -------------------
    HSADC_X0Y0           HSADC (Prop_HSADC_INTERNAL_FBRC_DIV2_MUX_STATUS_COMMON[15])
                                                      0.525     0.525 r  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx0_u_adc/STATUS_COMMON[15]
                         net (fo=1, routed)           0.878     1.403    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/adc0_common_stat[15]
    SLICE_X118Y104       LUT6 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.037     1.440 f  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_52/O
                         net (fo=1, routed)           0.339     1.779    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_52_n_0
    SLICE_X114Y105       LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.036     1.815 r  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_17/O
                         net (fo=1, routed)           0.091     1.906    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_17_n_0
    SLICE_X115Y105       LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.039     1.945 f  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_5/O
                         net (fo=1, routed)           0.154     2.099    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_5_n_0
    SLICE_X115Y104       LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.051     2.150 r  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_1/O
                         net (fo=1, routed)           0.072     2.222    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif_n_69
    SLICE_X115Y104       FDRE                                         r  project_1_i/usp_rf_data_converter_0_i/inst/IP2Bus_Data_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    project_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=9956, routed)        1.888     2.070    project_1_i/usp_rf_data_converter_0_i/inst/s_axi_aclk
    SLICE_X115Y104       FDRE                                         r  project_1_i/usp_rf_data_converter_0_i/inst/IP2Bus_Data_reg[15]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV2_MUX
                            (rising edge-triggered cell HSADC clocked by RFADC0_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            project_1_i/usp_rf_data_converter_0_i/inst/IP2Bus_Data_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.080ns  (logic 0.316ns (29.259%)  route 0.764ns (70.741%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        1.461ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.461ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.314ns (routing 0.387ns, distribution 0.927ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSADC_X0Y0           HSADC                        0.000     0.000 r  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV2_MUX
  -------------------------------------------------------------------    -------------------
    HSADC_X0Y0           HSADC (Prop_HSADC_INTERNAL_FBRC_DIV2_MUX_STATUS_COMMON[15])
                                                      0.250     0.250 r  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx0_u_adc/STATUS_COMMON[15]
                         net (fo=1, routed)           0.436     0.686    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/adc0_common_stat[15]
    SLICE_X118Y104       LUT6 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.014     0.700 f  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_52/O
                         net (fo=1, routed)           0.175     0.875    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_52_n_0
    SLICE_X114Y105       LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.015     0.890 r  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_17/O
                         net (fo=1, routed)           0.050     0.940    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_17_n_0
    SLICE_X115Y105       LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.015     0.955 f  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_5/O
                         net (fo=1, routed)           0.077     1.032    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_5_n_0
    SLICE_X115Y104       LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.022     1.054 r  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_1/O
                         net (fo=1, routed)           0.026     1.080    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif_n_69
    SLICE_X115Y104       FDRE                                         r  project_1_i/usp_rf_data_converter_0_i/inst/IP2Bus_Data_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    project_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=9956, routed)        1.314     1.461    project_1_i/usp_rf_data_converter_0_i/inst/s_axi_aclk
    SLICE_X115Y104       FDRE                                         r  project_1_i/usp_rf_data_converter_0_i/inst/IP2Bus_Data_reg[15]/C

Slack:                    inf
  Source:                 project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV2_MUX
                            (rising edge-triggered cell HSADC clocked by RFADC0_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            project_1_i/usp_rf_data_converter_0_i/inst/IP2Bus_Data_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.081ns  (logic 0.404ns (37.373%)  route 0.677ns (62.627%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        1.453ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.453ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.306ns (routing 0.387ns, distribution 0.919ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSADC_X0Y0           HSADC                        0.000     0.000 r  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV2_MUX
  -------------------------------------------------------------------    -------------------
    HSADC_X0Y0           HSADC (Prop_HSADC_INTERNAL_FBRC_DIV2_MUX_STATUS_COMMON[14])
                                                      0.285     0.285 r  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx0_u_adc/STATUS_COMMON[14]
                         net (fo=1, routed)           0.392     0.677    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/adc0_common_stat[14]
    SLICE_X118Y104       LUT6 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.035     0.712 f  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_29/O
                         net (fo=1, routed)           0.097     0.809    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_29_n_0
    SLICE_X115Y104       LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.035     0.844 r  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_11/O
                         net (fo=1, routed)           0.024     0.868    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_11_n_0
    SLICE_X115Y104       LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.014     0.882 f  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_4/O
                         net (fo=1, routed)           0.148     1.030    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_4_n_0
    SLICE_X111Y105       LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.035     1.065 r  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_1/O
                         net (fo=1, routed)           0.016     1.081    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif_n_70
    SLICE_X111Y105       FDRE                                         r  project_1_i/usp_rf_data_converter_0_i/inst/IP2Bus_Data_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    project_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=9956, routed)        1.306     1.453    project_1_i/usp_rf_data_converter_0_i/inst/s_axi_aclk
    SLICE_X111Y105       FDRE                                         r  project_1_i/usp_rf_data_converter_0_i/inst/IP2Bus_Data_reg[14]/C

Slack:                    inf
  Source:                 project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV2_MUX
                            (rising edge-triggered cell HSADC clocked by RFADC0_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            project_1_i/usp_rf_data_converter_0_i/inst/IP2Bus_Data_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.152ns  (logic 0.383ns (33.247%)  route 0.769ns (66.753%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        1.453ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.453ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.306ns (routing 0.387ns, distribution 0.919ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSADC_X0Y0           HSADC                        0.000     0.000 r  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV2_MUX
  -------------------------------------------------------------------    -------------------
    HSADC_X0Y0           HSADC (Prop_HSADC_INTERNAL_FBRC_DIV2_MUX_STATUS_COMMON[12])
                                                      0.274     0.274 r  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx0_u_adc/STATUS_COMMON[12]
                         net (fo=1, routed)           0.494     0.768    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/adc0_common_stat[12]
    SLICE_X115Y107       LUT4 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.014     0.782 r  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_11/O
                         net (fo=1, routed)           0.102     0.884    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_11_n_0
    SLICE_X115Y107       LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.035     0.919 f  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_2/O
                         net (fo=1, routed)           0.156     1.075    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_2_n_0
    SLICE_X111Y108       LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.060     1.135 r  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_1/O
                         net (fo=1, routed)           0.017     1.152    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif_n_72
    SLICE_X111Y108       FDRE                                         r  project_1_i/usp_rf_data_converter_0_i/inst/IP2Bus_Data_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    project_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=9956, routed)        1.306     1.453    project_1_i/usp_rf_data_converter_0_i/inst/s_axi_aclk
    SLICE_X111Y108       FDRE                                         r  project_1_i/usp_rf_data_converter_0_i/inst/IP2Bus_Data_reg[12]/C

Slack:                    inf
  Source:                 project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV2_MUX
                            (rising edge-triggered cell HSADC clocked by RFADC0_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            project_1_i/usp_rf_data_converter_0_i/inst/IP2Bus_Data_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.182ns  (logic 0.412ns (34.856%)  route 0.770ns (65.144%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        1.459ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.459ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.312ns (routing 0.387ns, distribution 0.925ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSADC_X0Y0           HSADC                        0.000     0.000 r  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV2_MUX
  -------------------------------------------------------------------    -------------------
    HSADC_X0Y0           HSADC (Prop_HSADC_INTERNAL_FBRC_DIV2_MUX_STATUS_COMMON[11])
                                                      0.265     0.265 r  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx0_u_adc/STATUS_COMMON[11]
                         net (fo=1, routed)           0.429     0.694    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/adc0_common_stat[11]
    SLICE_X116Y107       LUT4 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.050     0.744 r  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_18/O
                         net (fo=1, routed)           0.103     0.847    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_18_n_0
    SLICE_X116Y107       LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.023     0.870 f  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_8/O
                         net (fo=1, routed)           0.141     1.011    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_8_n_0
    SLICE_X114Y111       LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.060     1.071 f  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_2/O
                         net (fo=1, routed)           0.071     1.142    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_2_n_0
    SLICE_X113Y110       LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.014     1.156 r  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_1/O
                         net (fo=1, routed)           0.026     1.182    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif_n_73
    SLICE_X113Y110       FDRE                                         r  project_1_i/usp_rf_data_converter_0_i/inst/IP2Bus_Data_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    project_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=9956, routed)        1.312     1.459    project_1_i/usp_rf_data_converter_0_i/inst/s_axi_aclk
    SLICE_X113Y110       FDRE                                         r  project_1_i/usp_rf_data_converter_0_i/inst/IP2Bus_Data_reg[11]/C

Slack:                    inf
  Source:                 project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV2_MUX
                            (rising edge-triggered cell HSADC clocked by RFADC0_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            project_1_i/usp_rf_data_converter_0_i/inst/IP2Bus_Data_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.216ns  (logic 0.397ns (32.648%)  route 0.819ns (67.352%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        1.456ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.456ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.309ns (routing 0.387ns, distribution 0.922ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSADC_X0Y0           HSADC                        0.000     0.000 r  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV2_MUX
  -------------------------------------------------------------------    -------------------
    HSADC_X0Y0           HSADC (Prop_HSADC_INTERNAL_FBRC_DIV2_MUX_STATUS_COMMON[8])
                                                      0.237     0.237 r  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx0_u_adc/STATUS_COMMON[8]
                         net (fo=1, routed)           0.498     0.735    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/adc0_common_stat[8]
    SLICE_X116Y107       LUT4 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.035     0.770 r  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_23/O
                         net (fo=1, routed)           0.074     0.844    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_23_n_0
    SLICE_X116Y107       LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.050     0.894 f  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_11/O
                         net (fo=1, routed)           0.153     1.047    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_11_n_0
    SLICE_X115Y110       LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.040     1.087 r  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_3/O
                         net (fo=1, routed)           0.073     1.160    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_3_n_0
    SLICE_X115Y110       LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.035     1.195 r  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_1/O
                         net (fo=1, routed)           0.021     1.216    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif_n_76
    SLICE_X115Y110       FDRE                                         r  project_1_i/usp_rf_data_converter_0_i/inst/IP2Bus_Data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    project_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=9956, routed)        1.309     1.456    project_1_i/usp_rf_data_converter_0_i/inst/s_axi_aclk
    SLICE_X115Y110       FDRE                                         r  project_1_i/usp_rf_data_converter_0_i/inst/IP2Bus_Data_reg[8]/C

Slack:                    inf
  Source:                 project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV2_MUX
                            (rising edge-triggered cell HSADC clocked by RFADC0_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            project_1_i/usp_rf_data_converter_0_i/inst/IP2Bus_Data_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.258ns  (logic 0.377ns (29.968%)  route 0.881ns (70.032%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        1.460ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.460ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.313ns (routing 0.387ns, distribution 0.926ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSADC_X0Y0           HSADC                        0.000     0.000 r  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV2_MUX
  -------------------------------------------------------------------    -------------------
    HSADC_X0Y0           HSADC (Prop_HSADC_INTERNAL_FBRC_DIV2_MUX_STATUS_COMMON[13])
                                                      0.241     0.241 r  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx0_u_adc/STATUS_COMMON[13]
                         net (fo=1, routed)           0.492     0.733    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/adc0_common_stat[13]
    SLICE_X115Y107       LUT4 (Prop_B6LUT_SLICEM_I3_O)
                                                      0.050     0.783 r  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_26/O
                         net (fo=1, routed)           0.045     0.828    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_26_n_0
    SLICE_X115Y107       LUT5 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.022     0.850 f  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_14/O
                         net (fo=1, routed)           0.096     0.946    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_14_n_0
    SLICE_X117Y107       LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.050     0.996 f  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_5/O
                         net (fo=1, routed)           0.227     1.223    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_5_n_0
    SLICE_X110Y112       LUT6 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.014     1.237 r  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_1/O
                         net (fo=1, routed)           0.021     1.258    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif_n_71
    SLICE_X110Y112       FDRE                                         r  project_1_i/usp_rf_data_converter_0_i/inst/IP2Bus_Data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    project_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=9956, routed)        1.313     1.460    project_1_i/usp_rf_data_converter_0_i/inst/s_axi_aclk
    SLICE_X110Y112       FDRE                                         r  project_1_i/usp_rf_data_converter_0_i/inst/IP2Bus_Data_reg[13]/C

Slack:                    inf
  Source:                 project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV2_MUX
                            (rising edge-triggered cell HSADC clocked by RFADC0_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            project_1_i/usp_rf_data_converter_0_i/inst/IP2Bus_Data_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.394ns  (logic 0.417ns (29.914%)  route 0.977ns (70.086%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        1.460ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.460ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.313ns (routing 0.387ns, distribution 0.926ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSADC_X0Y0           HSADC                        0.000     0.000 r  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV2_MUX
  -------------------------------------------------------------------    -------------------
    HSADC_X0Y0           HSADC (Prop_HSADC_INTERNAL_FBRC_DIV2_MUX_STATUS_COMMON[10])
                                                      0.227     0.227 r  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx0_u_adc/STATUS_COMMON[10]
                         net (fo=1, routed)           0.432     0.659    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/adc0_common_stat[10]
    SLICE_X115Y105       LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.014     0.673 r  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_34/O
                         net (fo=1, routed)           0.031     0.704    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_34_n_0
    SLICE_X115Y105       LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.059     0.763 f  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_23/O
                         net (fo=1, routed)           0.129     0.892    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_23_n_0
    SLICE_X115Y111       LUT6 (Prop_A6LUT_SLICEM_I4_O)
                                                      0.035     0.927 f  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_13/O
                         net (fo=1, routed)           0.130     1.057    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_13_n_0
    SLICE_X117Y107       LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.041     1.098 f  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_5/O
                         net (fo=1, routed)           0.229     1.327    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_5_n_0
    SLICE_X110Y112       LUT6 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.041     1.368 r  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_1/O
                         net (fo=1, routed)           0.026     1.394    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif_n_74
    SLICE_X110Y112       FDRE                                         r  project_1_i/usp_rf_data_converter_0_i/inst/IP2Bus_Data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    project_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=9956, routed)        1.313     1.460    project_1_i/usp_rf_data_converter_0_i/inst/s_axi_aclk
    SLICE_X110Y112       FDRE                                         r  project_1_i/usp_rf_data_converter_0_i/inst/IP2Bus_Data_reg[10]/C

Slack:                    inf
  Source:                 project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV2_MUX
                            (rising edge-triggered cell HSADC clocked by RFADC0_CLK  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            project_1_i/usp_rf_data_converter_0_i/inst/IP2Bus_Data_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.623ns  (logic 0.428ns (26.371%)  route 1.195ns (73.629%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        1.452ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.452ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.305ns (routing 0.387ns, distribution 0.918ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSADC_X0Y0           HSADC                        0.000     0.000 r  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV2_MUX
  -------------------------------------------------------------------    -------------------
    HSADC_X0Y0           HSADC (Prop_HSADC_INTERNAL_FBRC_DIV2_MUX_STATUS_COMMON[9])
                                                      0.228     0.228 r  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx0_u_adc/STATUS_COMMON[9]
                         net (fo=1, routed)           0.514     0.742    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/adc0_common_stat[9]
    SLICE_X114Y105       LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.040     0.782 r  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_30/O
                         net (fo=1, routed)           0.053     0.835    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_30_n_0
    SLICE_X114Y107       LUT5 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.050     0.885 f  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_20/O
                         net (fo=1, routed)           0.133     1.018    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_20_n_0
    SLICE_X115Y111       LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.061     1.079 f  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_12/O
                         net (fo=1, routed)           0.262     1.341    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_12_n_0
    SLICE_X117Y104       LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.035     1.376 f  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_5/O
                         net (fo=1, routed)           0.209     1.585    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_5_n_0
    SLICE_X112Y109       LUT6 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.014     1.599 r  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_1/O
                         net (fo=1, routed)           0.024     1.623    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif_n_75
    SLICE_X112Y109       FDRE                                         r  project_1_i/usp_rf_data_converter_0_i/inst/IP2Bus_Data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    project_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=9956, routed)        1.305     1.452    project_1_i/usp_rf_data_converter_0_i/inst/s_axi_aclk
    SLICE_X112Y109       FDRE                                         r  project_1_i/usp_rf_data_converter_0_i/inst/IP2Bus_Data_reg[9]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  RFADC1_CLK
  To Clock:  clk_pl_0

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx1_u_adc/INTERNAL_FBRC_DIV2_MUX
                            (rising edge-triggered cell HSADC clocked by RFADC1_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/usp_rf_data_converter_0_i/inst/IP2Bus_Data_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.552ns  (logic 1.116ns (43.730%)  route 1.436ns (56.270%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        2.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.071ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.889ns (routing 0.584ns, distribution 1.305ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC1_CLK rise edge)
                                                      0.000     0.000 r  
    HSADC_X0Y1           HSADC                        0.000     0.000 r  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx1_u_adc/INTERNAL_FBRC_DIV2_MUX
  -------------------------------------------------------------------    -------------------
    HSADC_X0Y1           HSADC (Prop_HSADC_INTERNAL_FBRC_DIV2_MUX_STATUS_COMMON[13])
                                                      0.771     0.771 r  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx1_u_adc/STATUS_COMMON[13]
                         net (fo=1, routed)           0.425     1.196    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/adc1_common_stat[13]
    SLICE_X116Y96        LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.123     1.319 r  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_29/O
                         net (fo=1, routed)           0.092     1.411    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_29_n_0
    SLICE_X116Y98        LUT4 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.097     1.508 r  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_15/O
                         net (fo=1, routed)           0.368     1.876    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_15_n_0
    SLICE_X117Y107       LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.088     1.964 f  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_5/O
                         net (fo=1, routed)           0.492     2.456    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_5_n_0
    SLICE_X110Y112       LUT6 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.037     2.493 r  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_1/O
                         net (fo=1, routed)           0.059     2.552    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif_n_71
    SLICE_X110Y112       FDRE                                         r  project_1_i/usp_rf_data_converter_0_i/inst/IP2Bus_Data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    project_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=9956, routed)        1.889     2.071    project_1_i/usp_rf_data_converter_0_i/inst/s_axi_aclk
    SLICE_X110Y112       FDRE                                         r  project_1_i/usp_rf_data_converter_0_i/inst/IP2Bus_Data_reg[13]/C

Slack:                    inf
  Source:                 project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx1_u_adc/INTERNAL_FBRC_DIV2_MUX
                            (rising edge-triggered cell HSADC clocked by RFADC1_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/usp_rf_data_converter_0_i/inst/IP2Bus_Data_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.442ns  (logic 0.907ns (37.142%)  route 1.535ns (62.858%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        2.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.071ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.889ns (routing 0.584ns, distribution 1.305ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC1_CLK rise edge)
                                                      0.000     0.000 r  
    HSADC_X0Y1           HSADC                        0.000     0.000 r  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx1_u_adc/INTERNAL_FBRC_DIV2_MUX
  -------------------------------------------------------------------    -------------------
    HSADC_X0Y1           HSADC (Prop_HSADC_INTERNAL_FBRC_DIV2_MUX_STATUS_COMMON[10])
                                                      0.536     0.536 r  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx1_u_adc/STATUS_COMMON[10]
                         net (fo=1, routed)           0.334     0.870    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/adc1_common_stat[10]
    SLICE_X118Y98        LUT4 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.090     0.960 f  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_41/O
                         net (fo=1, routed)           0.306     1.266    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_41_n_0
    SLICE_X117Y98        LUT5 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.097     1.363 f  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_30/O
                         net (fo=1, routed)           0.133     1.496    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_30_n_0
    SLICE_X117Y101       LUT5 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.049     1.545 f  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_17/O
                         net (fo=1, routed)           0.233     1.778    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_17_n_0
    SLICE_X117Y107       LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.036     1.814 f  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_5/O
                         net (fo=1, routed)           0.457     2.271    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_5_n_0
    SLICE_X110Y112       LUT6 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.099     2.370 r  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_1/O
                         net (fo=1, routed)           0.072     2.442    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif_n_74
    SLICE_X110Y112       FDRE                                         r  project_1_i/usp_rf_data_converter_0_i/inst/IP2Bus_Data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    project_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=9956, routed)        1.889     2.071    project_1_i/usp_rf_data_converter_0_i/inst/s_axi_aclk
    SLICE_X110Y112       FDRE                                         r  project_1_i/usp_rf_data_converter_0_i/inst/IP2Bus_Data_reg[10]/C

Slack:                    inf
  Source:                 project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx1_u_adc/INTERNAL_FBRC_DIV2_MUX
                            (rising edge-triggered cell HSADC clocked by RFADC1_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/usp_rf_data_converter_0_i/inst/IP2Bus_Data_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.297ns  (logic 0.889ns (38.703%)  route 1.408ns (61.297%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        2.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.072ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.890ns (routing 0.584ns, distribution 1.306ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC1_CLK rise edge)
                                                      0.000     0.000 r  
    HSADC_X0Y1           HSADC                        0.000     0.000 r  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx1_u_adc/INTERNAL_FBRC_DIV2_MUX
  -------------------------------------------------------------------    -------------------
    HSADC_X0Y1           HSADC (Prop_HSADC_INTERNAL_FBRC_DIV2_MUX_STATUS_COMMON[11])
                                                      0.588     0.588 r  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx1_u_adc/STATUS_COMMON[11]
                         net (fo=1, routed)           0.411     0.999    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/adc1_common_stat[11]
    SLICE_X118Y100       LUT5 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.145     1.144 r  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_25/O
                         net (fo=1, routed)           0.205     1.349    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_25_n_0
    SLICE_X118Y100       LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.053     1.402 f  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_14/O
                         net (fo=1, routed)           0.096     1.498    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_14_n_0
    SLICE_X118Y102       LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.052     1.550 f  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_4/O
                         net (fo=1, routed)           0.624     2.174    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_4_n_0
    SLICE_X113Y110       LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.051     2.225 r  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_1/O
                         net (fo=1, routed)           0.072     2.297    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif_n_73
    SLICE_X113Y110       FDRE                                         r  project_1_i/usp_rf_data_converter_0_i/inst/IP2Bus_Data_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    project_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=9956, routed)        1.890     2.072    project_1_i/usp_rf_data_converter_0_i/inst/s_axi_aclk
    SLICE_X113Y110       FDRE                                         r  project_1_i/usp_rf_data_converter_0_i/inst/IP2Bus_Data_reg[11]/C

Slack:                    inf
  Source:                 project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx1_u_adc/INTERNAL_FBRC_DIV2_MUX
                            (rising edge-triggered cell HSADC clocked by RFADC1_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/usp_rf_data_converter_0_i/inst/IP2Bus_Data_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.189ns  (logic 1.124ns (51.348%)  route 1.065ns (48.652%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        2.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.068ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.886ns (routing 0.584ns, distribution 1.302ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC1_CLK rise edge)
                                                      0.000     0.000 r  
    HSADC_X0Y1           HSADC                        0.000     0.000 r  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx1_u_adc/INTERNAL_FBRC_DIV2_MUX
  -------------------------------------------------------------------    -------------------
    HSADC_X0Y1           HSADC (Prop_HSADC_INTERNAL_FBRC_DIV2_MUX_STATUS_COMMON[8])
                                                      0.788     0.788 r  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx1_u_adc/STATUS_COMMON[8]
                         net (fo=1, routed)           0.358     1.146    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/adc1_common_stat[8]
    SLICE_X118Y100       LUT5 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.100     1.246 r  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_30/O
                         net (fo=1, routed)           0.093     1.339    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_30_n_0
    SLICE_X118Y100       LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.037     1.376 f  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_18/O
                         net (fo=1, routed)           0.145     1.521    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_18_n_0
    SLICE_X117Y101       LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.146     1.667 r  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_6/O
                         net (fo=1, routed)           0.411     2.078    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_6_n_0
    SLICE_X115Y110       LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.053     2.131 r  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_1/O
                         net (fo=1, routed)           0.058     2.189    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif_n_76
    SLICE_X115Y110       FDRE                                         r  project_1_i/usp_rf_data_converter_0_i/inst/IP2Bus_Data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    project_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=9956, routed)        1.886     2.068    project_1_i/usp_rf_data_converter_0_i/inst/s_axi_aclk
    SLICE_X115Y110       FDRE                                         r  project_1_i/usp_rf_data_converter_0_i/inst/IP2Bus_Data_reg[8]/C

Slack:                    inf
  Source:                 project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx1_u_adc/INTERNAL_FBRC_DIV2_MUX
                            (rising edge-triggered cell HSADC clocked by RFADC1_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/usp_rf_data_converter_0_i/inst/IP2Bus_Data_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.082ns  (logic 1.018ns (48.895%)  route 1.064ns (51.105%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        2.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.062ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.880ns (routing 0.584ns, distribution 1.296ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC1_CLK rise edge)
                                                      0.000     0.000 r  
    HSADC_X0Y1           HSADC                        0.000     0.000 r  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx1_u_adc/INTERNAL_FBRC_DIV2_MUX
  -------------------------------------------------------------------    -------------------
    HSADC_X0Y1           HSADC (Prop_HSADC_INTERNAL_FBRC_DIV2_MUX_STATUS_COMMON[12])
                                                      0.611     0.611 r  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx1_u_adc/STATUS_COMMON[12]
                         net (fo=1, routed)           0.284     0.895    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/adc1_common_stat[12]
    SLICE_X118Y97        LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.123     1.018 r  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_36/O
                         net (fo=1, routed)           0.188     1.206    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_36_n_0
    SLICE_X117Y100       LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.124     1.330 r  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_16/O
                         net (fo=1, routed)           0.090     1.420    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_16_n_0
    SLICE_X117Y99        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.124     1.544 r  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_3/O
                         net (fo=1, routed)           0.451     1.995    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_3_n_0
    SLICE_X111Y108       LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.036     2.031 r  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_1/O
                         net (fo=1, routed)           0.051     2.082    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif_n_72
    SLICE_X111Y108       FDRE                                         r  project_1_i/usp_rf_data_converter_0_i/inst/IP2Bus_Data_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    project_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=9956, routed)        1.880     2.062    project_1_i/usp_rf_data_converter_0_i/inst/s_axi_aclk
    SLICE_X111Y108       FDRE                                         r  project_1_i/usp_rf_data_converter_0_i/inst/IP2Bus_Data_reg[12]/C

Slack:                    inf
  Source:                 project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx1_u_adc/INTERNAL_FBRC_DIV2_MUX
                            (rising edge-triggered cell HSADC clocked by RFADC1_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/usp_rf_data_converter_0_i/inst/IP2Bus_Data_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.067ns  (logic 0.986ns (47.702%)  route 1.081ns (52.298%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        2.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.062ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.880ns (routing 0.584ns, distribution 1.296ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC1_CLK rise edge)
                                                      0.000     0.000 r  
    HSADC_X0Y1           HSADC                        0.000     0.000 r  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx1_u_adc/INTERNAL_FBRC_DIV2_MUX
  -------------------------------------------------------------------    -------------------
    HSADC_X0Y1           HSADC (Prop_HSADC_INTERNAL_FBRC_DIV2_MUX_STATUS_COMMON[9])
                                                      0.532     0.532 r  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx1_u_adc/STATUS_COMMON[9]
                         net (fo=1, routed)           0.326     0.858    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/adc1_common_stat[9]
    SLICE_X117Y99        LUT4 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.147     1.005 f  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_35/O
                         net (fo=1, routed)           0.040     1.045    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_35_n_0
    SLICE_X117Y99        LUT5 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.088     1.133 f  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_27/O
                         net (fo=1, routed)           0.109     1.242    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_27_n_0
    SLICE_X117Y101       LUT5 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.147     1.389 f  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_16/O
                         net (fo=1, routed)           0.134     1.523    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_16_n_0
    SLICE_X117Y104       LUT6 (Prop_E6LUT_SLICEL_I5_O)
                                                      0.035     1.558 f  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_5/O
                         net (fo=1, routed)           0.406     1.964    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_5_n_0
    SLICE_X112Y109       LUT6 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.037     2.001 r  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_1/O
                         net (fo=1, routed)           0.066     2.067    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif_n_75
    SLICE_X112Y109       FDRE                                         r  project_1_i/usp_rf_data_converter_0_i/inst/IP2Bus_Data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    project_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=9956, routed)        1.880     2.062    project_1_i/usp_rf_data_converter_0_i/inst/s_axi_aclk
    SLICE_X112Y109       FDRE                                         r  project_1_i/usp_rf_data_converter_0_i/inst/IP2Bus_Data_reg[9]/C

Slack:                    inf
  Source:                 project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx1_u_adc/INTERNAL_FBRC_DIV2_MUX
                            (rising edge-triggered cell HSADC clocked by RFADC1_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/usp_rf_data_converter_0_i/inst/IP2Bus_Data_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.012ns  (logic 0.995ns (49.453%)  route 1.017ns (50.547%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        2.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.063ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.881ns (routing 0.584ns, distribution 1.297ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC1_CLK rise edge)
                                                      0.000     0.000 r  
    HSADC_X0Y1           HSADC                        0.000     0.000 r  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx1_u_adc/INTERNAL_FBRC_DIV2_MUX
  -------------------------------------------------------------------    -------------------
    HSADC_X0Y1           HSADC (Prop_HSADC_INTERNAL_FBRC_DIV2_MUX_STATUS_COMMON[14])
                                                      0.698     0.698 r  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx1_u_adc/STATUS_COMMON[14]
                         net (fo=1, routed)           0.242     0.940    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/adc1_common_stat[14]
    SLICE_X118Y97        LUT5 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.088     1.028 r  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_42/O
                         net (fo=1, routed)           0.179     1.207    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_42_n_0
    SLICE_X117Y97        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.124     1.331 r  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_19/O
                         net (fo=1, routed)           0.147     1.478    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_19_n_0
    SLICE_X117Y102       LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.049     1.527 r  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_5/O
                         net (fo=1, routed)           0.400     1.927    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_5_n_0
    SLICE_X111Y105       LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.036     1.963 r  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_1/O
                         net (fo=1, routed)           0.049     2.012    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif_n_70
    SLICE_X111Y105       FDRE                                         r  project_1_i/usp_rf_data_converter_0_i/inst/IP2Bus_Data_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    project_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=9956, routed)        1.881     2.063    project_1_i/usp_rf_data_converter_0_i/inst/s_axi_aclk
    SLICE_X111Y105       FDRE                                         r  project_1_i/usp_rf_data_converter_0_i/inst/IP2Bus_Data_reg[14]/C

Slack:                    inf
  Source:                 project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx1_u_adc/INTERNAL_FBRC_DIV2_MUX
                            (rising edge-triggered cell HSADC clocked by RFADC1_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/usp_rf_data_converter_0_i/inst/IP2Bus_Data_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.976ns  (logic 0.892ns (45.142%)  route 1.084ns (54.858%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        2.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.070ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.888ns (routing 0.584ns, distribution 1.304ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC1_CLK rise edge)
                                                      0.000     0.000 r  
    HSADC_X0Y1           HSADC                        0.000     0.000 r  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx1_u_adc/INTERNAL_FBRC_DIV2_MUX
  -------------------------------------------------------------------    -------------------
    HSADC_X0Y1           HSADC (Prop_HSADC_INTERNAL_FBRC_DIV2_MUX_STATUS_COMMON[15])
                                                      0.525     0.525 r  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx1_u_adc/STATUS_COMMON[15]
                         net (fo=1, routed)           0.467     0.992    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/adc1_common_stat[15]
    SLICE_X115Y97        LUT4 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.125     1.117 f  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_70/O
                         net (fo=1, routed)           0.147     1.264    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_70_n_0
    SLICE_X115Y98        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.053     1.317 r  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_27/O
                         net (fo=1, routed)           0.175     1.492    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_27_n_0
    SLICE_X115Y99        LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.090     1.582 r  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_7/O
                         net (fo=1, routed)           0.223     1.805    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_7_n_0
    SLICE_X115Y104       LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.099     1.904 r  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_1/O
                         net (fo=1, routed)           0.072     1.976    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif_n_69
    SLICE_X115Y104       FDRE                                         r  project_1_i/usp_rf_data_converter_0_i/inst/IP2Bus_Data_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    project_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=9956, routed)        1.888     2.070    project_1_i/usp_rf_data_converter_0_i/inst/s_axi_aclk
    SLICE_X115Y104       FDRE                                         r  project_1_i/usp_rf_data_converter_0_i/inst/IP2Bus_Data_reg[15]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx1_u_adc/INTERNAL_FBRC_DIV2_MUX
                            (rising edge-triggered cell HSADC clocked by RFADC1_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/usp_rf_data_converter_0_i/inst/IP2Bus_Data_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.890ns  (logic 0.374ns (42.022%)  route 0.516ns (57.978%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        1.456ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.456ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.309ns (routing 0.387ns, distribution 0.922ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC1_CLK rise edge)
                                                      0.000     0.000 r  
    HSADC_X0Y1           HSADC                        0.000     0.000 r  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx1_u_adc/INTERNAL_FBRC_DIV2_MUX
  -------------------------------------------------------------------    -------------------
    HSADC_X0Y1           HSADC (Prop_HSADC_INTERNAL_FBRC_DIV2_MUX_STATUS_COMMON[8])
                                                      0.237     0.237 r  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx1_u_adc/STATUS_COMMON[8]
                         net (fo=1, routed)           0.164     0.401    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/adc1_common_stat[8]
    SLICE_X118Y100       LUT5 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.041     0.442 r  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_30/O
                         net (fo=1, routed)           0.044     0.486    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_30_n_0
    SLICE_X118Y100       LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.014     0.500 f  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_18/O
                         net (fo=1, routed)           0.077     0.577    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_18_n_0
    SLICE_X117Y101       LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.059     0.636 r  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_6/O
                         net (fo=1, routed)           0.210     0.846    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_6_n_0
    SLICE_X115Y110       LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.023     0.869 r  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_1/O
                         net (fo=1, routed)           0.021     0.890    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif_n_76
    SLICE_X115Y110       FDRE                                         r  project_1_i/usp_rf_data_converter_0_i/inst/IP2Bus_Data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    project_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=9956, routed)        1.309     1.456    project_1_i/usp_rf_data_converter_0_i/inst/s_axi_aclk
    SLICE_X115Y110       FDRE                                         r  project_1_i/usp_rf_data_converter_0_i/inst/IP2Bus_Data_reg[8]/C

Slack:                    inf
  Source:                 project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx1_u_adc/INTERNAL_FBRC_DIV2_MUX
                            (rising edge-triggered cell HSADC clocked by RFADC1_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/usp_rf_data_converter_0_i/inst/IP2Bus_Data_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.902ns  (logic 0.406ns (45.011%)  route 0.496ns (54.989%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        1.453ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.453ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.306ns (routing 0.387ns, distribution 0.919ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC1_CLK rise edge)
                                                      0.000     0.000 r  
    HSADC_X0Y1           HSADC                        0.000     0.000 r  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx1_u_adc/INTERNAL_FBRC_DIV2_MUX
  -------------------------------------------------------------------    -------------------
    HSADC_X0Y1           HSADC (Prop_HSADC_INTERNAL_FBRC_DIV2_MUX_STATUS_COMMON[14])
                                                      0.285     0.285 r  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx1_u_adc/STATUS_COMMON[14]
                         net (fo=1, routed)           0.103     0.388    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/adc1_common_stat[14]
    SLICE_X118Y97        LUT5 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.035     0.423 r  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_42/O
                         net (fo=1, routed)           0.089     0.512    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_42_n_0
    SLICE_X117Y97        LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.050     0.562 r  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_19/O
                         net (fo=1, routed)           0.080     0.642    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_19_n_0
    SLICE_X117Y102       LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.022     0.664 r  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_5/O
                         net (fo=1, routed)           0.208     0.872    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_5_n_0
    SLICE_X111Y105       LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.014     0.886 r  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_1/O
                         net (fo=1, routed)           0.016     0.902    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif_n_70
    SLICE_X111Y105       FDRE                                         r  project_1_i/usp_rf_data_converter_0_i/inst/IP2Bus_Data_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    project_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=9956, routed)        1.306     1.453    project_1_i/usp_rf_data_converter_0_i/inst/s_axi_aclk
    SLICE_X111Y105       FDRE                                         r  project_1_i/usp_rf_data_converter_0_i/inst/IP2Bus_Data_reg[14]/C

Slack:                    inf
  Source:                 project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx1_u_adc/INTERNAL_FBRC_DIV2_MUX
                            (rising edge-triggered cell HSADC clocked by RFADC1_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/usp_rf_data_converter_0_i/inst/IP2Bus_Data_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.916ns  (logic 0.400ns (43.668%)  route 0.516ns (56.332%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        1.461ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.461ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.314ns (routing 0.387ns, distribution 0.927ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC1_CLK rise edge)
                                                      0.000     0.000 r  
    HSADC_X0Y1           HSADC                        0.000     0.000 r  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx1_u_adc/INTERNAL_FBRC_DIV2_MUX
  -------------------------------------------------------------------    -------------------
    HSADC_X0Y1           HSADC (Prop_HSADC_INTERNAL_FBRC_DIV2_MUX_STATUS_COMMON[15])
                                                      0.250     0.250 r  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx1_u_adc/STATUS_COMMON[15]
                         net (fo=1, routed)           0.213     0.463    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/adc1_common_stat[15]
    SLICE_X115Y97        LUT4 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.051     0.514 f  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_70/O
                         net (fo=1, routed)           0.073     0.587    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_70_n_0
    SLICE_X115Y98        LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.023     0.610 r  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_27/O
                         net (fo=1, routed)           0.091     0.701    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_27_n_0
    SLICE_X115Y99        LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.035     0.736 r  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_7/O
                         net (fo=1, routed)           0.113     0.849    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_7_n_0
    SLICE_X115Y104       LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.041     0.890 r  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_1/O
                         net (fo=1, routed)           0.026     0.916    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif_n_69
    SLICE_X115Y104       FDRE                                         r  project_1_i/usp_rf_data_converter_0_i/inst/IP2Bus_Data_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    project_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=9956, routed)        1.314     1.461    project_1_i/usp_rf_data_converter_0_i/inst/s_axi_aclk
    SLICE_X115Y104       FDRE                                         r  project_1_i/usp_rf_data_converter_0_i/inst/IP2Bus_Data_reg[15]/C

Slack:                    inf
  Source:                 project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx1_u_adc/INTERNAL_FBRC_DIV2_MUX
                            (rising edge-triggered cell HSADC clocked by RFADC1_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/usp_rf_data_converter_0_i/inst/IP2Bus_Data_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.940ns  (logic 0.409ns (43.511%)  route 0.531ns (56.489%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        1.452ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.452ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.305ns (routing 0.387ns, distribution 0.918ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC1_CLK rise edge)
                                                      0.000     0.000 r  
    HSADC_X0Y1           HSADC                        0.000     0.000 r  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx1_u_adc/INTERNAL_FBRC_DIV2_MUX
  -------------------------------------------------------------------    -------------------
    HSADC_X0Y1           HSADC (Prop_HSADC_INTERNAL_FBRC_DIV2_MUX_STATUS_COMMON[9])
                                                      0.228     0.228 r  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx1_u_adc/STATUS_COMMON[9]
                         net (fo=1, routed)           0.145     0.373    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/adc1_common_stat[9]
    SLICE_X117Y99        LUT4 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.059     0.432 f  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_35/O
                         net (fo=1, routed)           0.023     0.455    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_35_n_0
    SLICE_X117Y99        LUT5 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.035     0.490 f  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_27/O
                         net (fo=1, routed)           0.056     0.546    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_27_n_0
    SLICE_X117Y101       LUT5 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.059     0.605 f  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_16/O
                         net (fo=1, routed)           0.074     0.679    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_16_n_0
    SLICE_X117Y104       LUT6 (Prop_E6LUT_SLICEL_I5_O)
                                                      0.014     0.693 f  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_5/O
                         net (fo=1, routed)           0.209     0.902    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_5_n_0
    SLICE_X112Y109       LUT6 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.014     0.916 r  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_1/O
                         net (fo=1, routed)           0.024     0.940    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif_n_75
    SLICE_X112Y109       FDRE                                         r  project_1_i/usp_rf_data_converter_0_i/inst/IP2Bus_Data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    project_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=9956, routed)        1.305     1.452    project_1_i/usp_rf_data_converter_0_i/inst/s_axi_aclk
    SLICE_X112Y109       FDRE                                         r  project_1_i/usp_rf_data_converter_0_i/inst/IP2Bus_Data_reg[9]/C

Slack:                    inf
  Source:                 project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx1_u_adc/INTERNAL_FBRC_DIV2_MUX
                            (rising edge-triggered cell HSADC clocked by RFADC1_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/usp_rf_data_converter_0_i/inst/IP2Bus_Data_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.958ns  (logic 0.439ns (45.825%)  route 0.519ns (54.175%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        1.453ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.453ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.306ns (routing 0.387ns, distribution 0.919ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC1_CLK rise edge)
                                                      0.000     0.000 r  
    HSADC_X0Y1           HSADC                        0.000     0.000 r  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx1_u_adc/INTERNAL_FBRC_DIV2_MUX
  -------------------------------------------------------------------    -------------------
    HSADC_X0Y1           HSADC (Prop_HSADC_INTERNAL_FBRC_DIV2_MUX_STATUS_COMMON[12])
                                                      0.274     0.274 r  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx1_u_adc/STATUS_COMMON[12]
                         net (fo=1, routed)           0.123     0.397    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/adc1_common_stat[12]
    SLICE_X118Y97        LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.050     0.447 r  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_36/O
                         net (fo=1, routed)           0.097     0.544    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_36_n_0
    SLICE_X117Y100       LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.050     0.594 r  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_16/O
                         net (fo=1, routed)           0.048     0.642    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_16_n_0
    SLICE_X117Y99        LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.050     0.692 r  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_3/O
                         net (fo=1, routed)           0.234     0.926    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_3_n_0
    SLICE_X111Y108       LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.015     0.941 r  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_1/O
                         net (fo=1, routed)           0.017     0.958    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif_n_72
    SLICE_X111Y108       FDRE                                         r  project_1_i/usp_rf_data_converter_0_i/inst/IP2Bus_Data_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    project_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=9956, routed)        1.306     1.453    project_1_i/usp_rf_data_converter_0_i/inst/s_axi_aclk
    SLICE_X111Y108       FDRE                                         r  project_1_i/usp_rf_data_converter_0_i/inst/IP2Bus_Data_reg[12]/C

Slack:                    inf
  Source:                 project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx1_u_adc/INTERNAL_FBRC_DIV2_MUX
                            (rising edge-triggered cell HSADC clocked by RFADC1_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/usp_rf_data_converter_0_i/inst/IP2Bus_Data_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.041ns  (logic 0.380ns (36.503%)  route 0.661ns (63.497%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        1.460ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.460ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.313ns (routing 0.387ns, distribution 0.926ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC1_CLK rise edge)
                                                      0.000     0.000 r  
    HSADC_X0Y1           HSADC                        0.000     0.000 r  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx1_u_adc/INTERNAL_FBRC_DIV2_MUX
  -------------------------------------------------------------------    -------------------
    HSADC_X0Y1           HSADC (Prop_HSADC_INTERNAL_FBRC_DIV2_MUX_STATUS_COMMON[13])
                                                      0.241     0.241 r  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx1_u_adc/STATUS_COMMON[13]
                         net (fo=1, routed)           0.173     0.414    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/adc1_common_stat[13]
    SLICE_X116Y96        LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.050     0.464 r  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_29/O
                         net (fo=1, routed)           0.050     0.514    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_29_n_0
    SLICE_X116Y98        LUT4 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.040     0.554 r  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_15/O
                         net (fo=1, routed)           0.190     0.744    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_15_n_0
    SLICE_X117Y107       LUT6 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.035     0.779 f  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_5/O
                         net (fo=1, routed)           0.227     1.006    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_5_n_0
    SLICE_X110Y112       LUT6 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.014     1.020 r  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_1/O
                         net (fo=1, routed)           0.021     1.041    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif_n_71
    SLICE_X110Y112       FDRE                                         r  project_1_i/usp_rf_data_converter_0_i/inst/IP2Bus_Data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    project_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=9956, routed)        1.313     1.460    project_1_i/usp_rf_data_converter_0_i/inst/s_axi_aclk
    SLICE_X110Y112       FDRE                                         r  project_1_i/usp_rf_data_converter_0_i/inst/IP2Bus_Data_reg[13]/C

Slack:                    inf
  Source:                 project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx1_u_adc/INTERNAL_FBRC_DIV2_MUX
                            (rising edge-triggered cell HSADC clocked by RFADC1_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/usp_rf_data_converter_0_i/inst/IP2Bus_Data_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.053ns  (logic 0.391ns (37.132%)  route 0.662ns (62.868%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        1.459ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.459ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.312ns (routing 0.387ns, distribution 0.925ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC1_CLK rise edge)
                                                      0.000     0.000 r  
    HSADC_X0Y1           HSADC                        0.000     0.000 r  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx1_u_adc/INTERNAL_FBRC_DIV2_MUX
  -------------------------------------------------------------------    -------------------
    HSADC_X0Y1           HSADC (Prop_HSADC_INTERNAL_FBRC_DIV2_MUX_STATUS_COMMON[11])
                                                      0.265     0.265 r  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx1_u_adc/STATUS_COMMON[11]
                         net (fo=1, routed)           0.184     0.449    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/adc1_common_stat[11]
    SLICE_X118Y100       LUT5 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.059     0.508 r  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_25/O
                         net (fo=1, routed)           0.103     0.611    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_25_n_0
    SLICE_X118Y100       LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.023     0.634 f  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_14/O
                         net (fo=1, routed)           0.051     0.685    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_14_n_0
    SLICE_X118Y102       LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.022     0.707 f  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_4/O
                         net (fo=1, routed)           0.298     1.005    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_4_n_0
    SLICE_X113Y110       LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.022     1.027 r  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_1/O
                         net (fo=1, routed)           0.026     1.053    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif_n_73
    SLICE_X113Y110       FDRE                                         r  project_1_i/usp_rf_data_converter_0_i/inst/IP2Bus_Data_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    project_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=9956, routed)        1.312     1.459    project_1_i/usp_rf_data_converter_0_i/inst/s_axi_aclk
    SLICE_X113Y110       FDRE                                         r  project_1_i/usp_rf_data_converter_0_i/inst/IP2Bus_Data_reg[11]/C

Slack:                    inf
  Source:                 project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx1_u_adc/INTERNAL_FBRC_DIV2_MUX
                            (rising edge-triggered cell HSADC clocked by RFADC1_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/usp_rf_data_converter_0_i/inst/IP2Bus_Data_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.129ns  (logic 0.379ns (33.570%)  route 0.750ns (66.430%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        1.460ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.460ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.313ns (routing 0.387ns, distribution 0.926ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC1_CLK rise edge)
                                                      0.000     0.000 r  
    HSADC_X0Y1           HSADC                        0.000     0.000 r  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx1_u_adc/INTERNAL_FBRC_DIV2_MUX
  -------------------------------------------------------------------    -------------------
    HSADC_X0Y1           HSADC (Prop_HSADC_INTERNAL_FBRC_DIV2_MUX_STATUS_COMMON[10])
                                                      0.227     0.227 r  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx1_u_adc/STATUS_COMMON[10]
                         net (fo=1, routed)           0.149     0.376    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/adc1_common_stat[10]
    SLICE_X118Y98        LUT4 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.035     0.411 f  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_41/O
                         net (fo=1, routed)           0.156     0.567    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_41_n_0
    SLICE_X117Y98        LUT5 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.040     0.607 f  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_30/O
                         net (fo=1, routed)           0.071     0.678    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_30_n_0
    SLICE_X117Y101       LUT5 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.022     0.700 f  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_17/O
                         net (fo=1, routed)           0.119     0.819    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_17_n_0
    SLICE_X117Y107       LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.014     0.833 f  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_5/O
                         net (fo=1, routed)           0.229     1.062    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_5_n_0
    SLICE_X110Y112       LUT6 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.041     1.103 r  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_1/O
                         net (fo=1, routed)           0.026     1.129    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif_n_74
    SLICE_X110Y112       FDRE                                         r  project_1_i/usp_rf_data_converter_0_i/inst/IP2Bus_Data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    project_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=9956, routed)        1.313     1.460    project_1_i/usp_rf_data_converter_0_i/inst/s_axi_aclk
    SLICE_X110Y112       FDRE                                         r  project_1_i/usp_rf_data_converter_0_i/inst/IP2Bus_Data_reg[10]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  RFADC2_CLK
  To Clock:  clk_pl_0

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx2_u_adc/INTERNAL_FBRC_DIV2_MUX
                            (rising edge-triggered cell HSADC clocked by RFADC2_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/usp_rf_data_converter_0_i/inst/IP2Bus_Data_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.221ns  (logic 1.118ns (34.710%)  route 2.103ns (65.290%))
  Logic Levels:           5  (LUT4=1 LUT6=4)
  Clock Path Skew:        2.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.063ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.881ns (routing 0.584ns, distribution 1.297ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC2_CLK rise edge)
                                                      0.000     0.000 r  
    HSADC_X0Y2           HSADC                        0.000     0.000 r  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx2_u_adc/INTERNAL_FBRC_DIV2_MUX
  -------------------------------------------------------------------    -------------------
    HSADC_X0Y2           HSADC (Prop_HSADC_INTERNAL_FBRC_DIV2_MUX_STATUS_COMMON[14])
                                                      0.698     0.698 r  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx2_u_adc/STATUS_COMMON[14]
                         net (fo=1, routed)           0.843     1.541    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/adc2_common_stat[14]
    SLICE_X115Y100       LUT4 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.124     1.665 f  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_53/O
                         net (fo=1, routed)           0.439     2.104    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_53_n_0
    SLICE_X115Y100       LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.101     2.205 r  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_38/O
                         net (fo=1, routed)           0.103     2.308    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_38_n_0
    SLICE_X114Y100       LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.124     2.432 f  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_17/O
                         net (fo=1, routed)           0.269     2.701    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_17_n_0
    SLICE_X117Y102       LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.035     2.736 r  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_5/O
                         net (fo=1, routed)           0.400     3.136    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_5_n_0
    SLICE_X111Y105       LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.036     3.172 r  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_1/O
                         net (fo=1, routed)           0.049     3.221    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif_n_70
    SLICE_X111Y105       FDRE                                         r  project_1_i/usp_rf_data_converter_0_i/inst/IP2Bus_Data_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    project_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=9956, routed)        1.881     2.063    project_1_i/usp_rf_data_converter_0_i/inst/s_axi_aclk
    SLICE_X111Y105       FDRE                                         r  project_1_i/usp_rf_data_converter_0_i/inst/IP2Bus_Data_reg[14]/C

Slack:                    inf
  Source:                 project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx2_u_adc/INTERNAL_FBRC_DIV2_MUX
                            (rising edge-triggered cell HSADC clocked by RFADC2_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/usp_rf_data_converter_0_i/inst/IP2Bus_Data_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.206ns  (logic 1.283ns (40.019%)  route 1.923ns (59.981%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        2.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.071ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.889ns (routing 0.584ns, distribution 1.305ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC2_CLK rise edge)
                                                      0.000     0.000 r  
    HSADC_X0Y2           HSADC                        0.000     0.000 r  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx2_u_adc/INTERNAL_FBRC_DIV2_MUX
  -------------------------------------------------------------------    -------------------
    HSADC_X0Y2           HSADC (Prop_HSADC_INTERNAL_FBRC_DIV2_MUX_STATUS_COMMON[13])
                                                      0.771     0.771 r  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx2_u_adc/STATUS_COMMON[13]
                         net (fo=1, routed)           0.827     1.598    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/adc2_common_stat[13]
    SLICE_X116Y105       LUT4 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.035     1.633 r  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_37/O
                         net (fo=1, routed)           0.109     1.742    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_37_n_0
    SLICE_X116Y105       LUT5 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.149     1.891 r  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_31/O
                         net (fo=1, routed)           0.335     2.226    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_31_n_0
    SLICE_X118Y107       LUT6 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.145     2.371 f  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_16/O
                         net (fo=1, routed)           0.101     2.472    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_16_n_0
    SLICE_X117Y107       LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.146     2.618 f  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_5/O
                         net (fo=1, routed)           0.492     3.110    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_5_n_0
    SLICE_X110Y112       LUT6 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.037     3.147 r  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_1/O
                         net (fo=1, routed)           0.059     3.206    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif_n_71
    SLICE_X110Y112       FDRE                                         r  project_1_i/usp_rf_data_converter_0_i/inst/IP2Bus_Data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    project_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=9956, routed)        1.889     2.071    project_1_i/usp_rf_data_converter_0_i/inst/s_axi_aclk
    SLICE_X110Y112       FDRE                                         r  project_1_i/usp_rf_data_converter_0_i/inst/IP2Bus_Data_reg[13]/C

Slack:                    inf
  Source:                 project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx2_u_adc/INTERNAL_FBRC_DIV2_MUX
                            (rising edge-triggered cell HSADC clocked by RFADC2_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/usp_rf_data_converter_0_i/inst/IP2Bus_Data_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.006ns  (logic 1.028ns (34.198%)  route 1.978ns (65.802%))
  Logic Levels:           5  (LUT4=2 LUT6=3)
  Clock Path Skew:        2.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.062ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.880ns (routing 0.584ns, distribution 1.296ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC2_CLK rise edge)
                                                      0.000     0.000 r  
    HSADC_X0Y2           HSADC                        0.000     0.000 r  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx2_u_adc/INTERNAL_FBRC_DIV2_MUX
  -------------------------------------------------------------------    -------------------
    HSADC_X0Y2           HSADC (Prop_HSADC_INTERNAL_FBRC_DIV2_MUX_STATUS_COMMON[9])
                                                      0.532     0.532 r  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx2_u_adc/STATUS_COMMON[9]
                         net (fo=1, routed)           0.807     1.339    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/adc2_common_stat[9]
    SLICE_X116Y102       LUT4 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.090     1.429 r  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_33/O
                         net (fo=1, routed)           0.209     1.638    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_33_n_0
    SLICE_X116Y102       LUT4 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.099     1.737 f  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_25/O
                         net (fo=1, routed)           0.236     1.973    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_25_n_0
    SLICE_X116Y102       LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.123     2.096 r  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_15/O
                         net (fo=1, routed)           0.254     2.350    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_15_n_0
    SLICE_X117Y104       LUT6 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.147     2.497 f  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_5/O
                         net (fo=1, routed)           0.406     2.903    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_5_n_0
    SLICE_X112Y109       LUT6 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.037     2.940 r  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_1/O
                         net (fo=1, routed)           0.066     3.006    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif_n_75
    SLICE_X112Y109       FDRE                                         r  project_1_i/usp_rf_data_converter_0_i/inst/IP2Bus_Data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    project_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=9956, routed)        1.880     2.062    project_1_i/usp_rf_data_converter_0_i/inst/s_axi_aclk
    SLICE_X112Y109       FDRE                                         r  project_1_i/usp_rf_data_converter_0_i/inst/IP2Bus_Data_reg[9]/C

Slack:                    inf
  Source:                 project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx2_u_adc/INTERNAL_FBRC_DIV2_MUX
                            (rising edge-triggered cell HSADC clocked by RFADC2_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/usp_rf_data_converter_0_i/inst/IP2Bus_Data_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.826ns  (logic 1.163ns (41.154%)  route 1.663ns (58.846%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        2.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.068ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.886ns (routing 0.584ns, distribution 1.302ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC2_CLK rise edge)
                                                      0.000     0.000 r  
    HSADC_X0Y2           HSADC                        0.000     0.000 r  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx2_u_adc/INTERNAL_FBRC_DIV2_MUX
  -------------------------------------------------------------------    -------------------
    HSADC_X0Y2           HSADC (Prop_HSADC_INTERNAL_FBRC_DIV2_MUX_STATUS_COMMON[8])
                                                      0.788     0.788 r  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx2_u_adc/STATUS_COMMON[8]
                         net (fo=1, routed)           0.787     1.575    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/adc2_common_stat[8]
    SLICE_X116Y102       LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.148     1.723 f  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_27/O
                         net (fo=1, routed)           0.219     1.942    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_27_n_0
    SLICE_X115Y101       LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.051     1.993 f  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_17/O
                         net (fo=1, routed)           0.188     2.181    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_17_n_0
    SLICE_X117Y101       LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.123     2.304 r  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_6/O
                         net (fo=1, routed)           0.411     2.715    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_6_n_0
    SLICE_X115Y110       LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.053     2.768 r  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_1/O
                         net (fo=1, routed)           0.058     2.826    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif_n_76
    SLICE_X115Y110       FDRE                                         r  project_1_i/usp_rf_data_converter_0_i/inst/IP2Bus_Data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    project_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=9956, routed)        1.886     2.068    project_1_i/usp_rf_data_converter_0_i/inst/s_axi_aclk
    SLICE_X115Y110       FDRE                                         r  project_1_i/usp_rf_data_converter_0_i/inst/IP2Bus_Data_reg[8]/C

Slack:                    inf
  Source:                 project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx2_u_adc/INTERNAL_FBRC_DIV2_MUX
                            (rising edge-triggered cell HSADC clocked by RFADC2_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/usp_rf_data_converter_0_i/inst/IP2Bus_Data_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.785ns  (logic 0.879ns (31.562%)  route 1.906ns (68.438%))
  Logic Levels:           5  (LUT4=2 LUT6=3)
  Clock Path Skew:        2.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.072ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.890ns (routing 0.584ns, distribution 1.306ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC2_CLK rise edge)
                                                      0.000     0.000 r  
    HSADC_X0Y2           HSADC                        0.000     0.000 r  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx2_u_adc/INTERNAL_FBRC_DIV2_MUX
  -------------------------------------------------------------------    -------------------
    HSADC_X0Y2           HSADC (Prop_HSADC_INTERNAL_FBRC_DIV2_MUX_STATUS_COMMON[11])
                                                      0.588     0.588 r  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx2_u_adc/STATUS_COMMON[11]
                         net (fo=1, routed)           0.773     1.361    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/adc2_common_stat[11]
    SLICE_X115Y102       LUT4 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.052     1.413 r  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_33/O
                         net (fo=1, routed)           0.047     1.460    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_33_n_0
    SLICE_X115Y102       LUT4 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.101     1.561 f  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_27/O
                         net (fo=1, routed)           0.151     1.712    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_27_n_0
    SLICE_X116Y102       LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.050     1.762 f  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_15/O
                         net (fo=1, routed)           0.239     2.001    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_15_n_0
    SLICE_X118Y102       LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.037     2.038 f  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_4/O
                         net (fo=1, routed)           0.624     2.662    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_4_n_0
    SLICE_X113Y110       LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.051     2.713 r  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_1/O
                         net (fo=1, routed)           0.072     2.785    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif_n_73
    SLICE_X113Y110       FDRE                                         r  project_1_i/usp_rf_data_converter_0_i/inst/IP2Bus_Data_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    project_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=9956, routed)        1.890     2.072    project_1_i/usp_rf_data_converter_0_i/inst/s_axi_aclk
    SLICE_X113Y110       FDRE                                         r  project_1_i/usp_rf_data_converter_0_i/inst/IP2Bus_Data_reg[11]/C

Slack:                    inf
  Source:                 project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx2_u_adc/INTERNAL_FBRC_DIV2_MUX
                            (rising edge-triggered cell HSADC clocked by RFADC2_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/usp_rf_data_converter_0_i/inst/IP2Bus_Data_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.717ns  (logic 1.007ns (37.063%)  route 1.710ns (62.937%))
  Logic Levels:           5  (LUT4=2 LUT6=3)
  Clock Path Skew:        2.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.071ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.889ns (routing 0.584ns, distribution 1.305ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC2_CLK rise edge)
                                                      0.000     0.000 r  
    HSADC_X0Y2           HSADC                        0.000     0.000 r  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx2_u_adc/INTERNAL_FBRC_DIV2_MUX
  -------------------------------------------------------------------    -------------------
    HSADC_X0Y2           HSADC (Prop_HSADC_INTERNAL_FBRC_DIV2_MUX_STATUS_COMMON[10])
                                                      0.536     0.536 r  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx2_u_adc/STATUS_COMMON[10]
                         net (fo=1, routed)           0.805     1.341    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/adc2_common_stat[10]
    SLICE_X116Y104       LUT4 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.123     1.464 r  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_37/O
                         net (fo=1, routed)           0.057     1.521    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_37_n_0
    SLICE_X116Y104       LUT4 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.148     1.669 f  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_28/O
                         net (fo=1, routed)           0.041     1.710    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_28_n_0
    SLICE_X116Y104       LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.051     1.761 r  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_16/O
                         net (fo=1, routed)           0.278     2.039    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_16_n_0
    SLICE_X117Y107       LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.050     2.089 f  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_5/O
                         net (fo=1, routed)           0.457     2.546    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_5_n_0
    SLICE_X110Y112       LUT6 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.099     2.645 r  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_1/O
                         net (fo=1, routed)           0.072     2.717    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif_n_74
    SLICE_X110Y112       FDRE                                         r  project_1_i/usp_rf_data_converter_0_i/inst/IP2Bus_Data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    project_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=9956, routed)        1.889     2.071    project_1_i/usp_rf_data_converter_0_i/inst/s_axi_aclk
    SLICE_X110Y112       FDRE                                         r  project_1_i/usp_rf_data_converter_0_i/inst/IP2Bus_Data_reg[10]/C

Slack:                    inf
  Source:                 project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx2_u_adc/INTERNAL_FBRC_DIV2_MUX
                            (rising edge-triggered cell HSADC clocked by RFADC2_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/usp_rf_data_converter_0_i/inst/IP2Bus_Data_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.584ns  (logic 0.882ns (34.133%)  route 1.702ns (65.867%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        2.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.062ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.880ns (routing 0.584ns, distribution 1.296ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC2_CLK rise edge)
                                                      0.000     0.000 r  
    HSADC_X0Y2           HSADC                        0.000     0.000 r  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx2_u_adc/INTERNAL_FBRC_DIV2_MUX
  -------------------------------------------------------------------    -------------------
    HSADC_X0Y2           HSADC (Prop_HSADC_INTERNAL_FBRC_DIV2_MUX_STATUS_COMMON[12])
                                                      0.611     0.611 r  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx2_u_adc/STATUS_COMMON[12]
                         net (fo=1, routed)           0.846     1.457    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/adc2_common_stat[12]
    SLICE_X115Y99        LUT6 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.145     1.602 f  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_13/O
                         net (fo=1, routed)           0.354     1.956    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_13_n_0
    SLICE_X117Y99        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.090     2.046 r  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_3/O
                         net (fo=1, routed)           0.451     2.497    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_3_n_0
    SLICE_X111Y108       LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.036     2.533 r  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_1/O
                         net (fo=1, routed)           0.051     2.584    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif_n_72
    SLICE_X111Y108       FDRE                                         r  project_1_i/usp_rf_data_converter_0_i/inst/IP2Bus_Data_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    project_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=9956, routed)        1.880     2.062    project_1_i/usp_rf_data_converter_0_i/inst/s_axi_aclk
    SLICE_X111Y108       FDRE                                         r  project_1_i/usp_rf_data_converter_0_i/inst/IP2Bus_Data_reg[12]/C

Slack:                    inf
  Source:                 project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx2_u_adc/INTERNAL_FBRC_DIV2_MUX
                            (rising edge-triggered cell HSADC clocked by RFADC2_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/usp_rf_data_converter_0_i/inst/IP2Bus_Data_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.207ns  (logic 0.748ns (33.892%)  route 1.459ns (66.108%))
  Logic Levels:           5  (LUT4=1 LUT6=4)
  Clock Path Skew:        2.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.070ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.888ns (routing 0.584ns, distribution 1.304ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC2_CLK rise edge)
                                                      0.000     0.000 r  
    HSADC_X0Y2           HSADC                        0.000     0.000 r  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx2_u_adc/INTERNAL_FBRC_DIV2_MUX
  -------------------------------------------------------------------    -------------------
    HSADC_X0Y2           HSADC (Prop_HSADC_INTERNAL_FBRC_DIV2_MUX_STATUS_COMMON[15])
                                                      0.525     0.525 r  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx2_u_adc/STATUS_COMMON[15]
                         net (fo=1, routed)           0.900     1.425    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/adc2_common_stat[15]
    SLICE_X114Y99        LUT4 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.035     1.460 f  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_93/O
                         net (fo=1, routed)           0.040     1.500    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_93_n_0
    SLICE_X114Y99        LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.050     1.550 r  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_59/O
                         net (fo=1, routed)           0.044     1.594    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_59_n_0
    SLICE_X114Y99        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.051     1.645 r  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_22/O
                         net (fo=1, routed)           0.320     1.965    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_22_n_0
    SLICE_X116Y104       LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.050     2.015 r  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_6/O
                         net (fo=1, routed)           0.083     2.098    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_6_n_0
    SLICE_X115Y104       LUT6 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.037     2.135 r  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_1/O
                         net (fo=1, routed)           0.072     2.207    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif_n_69
    SLICE_X115Y104       FDRE                                         r  project_1_i/usp_rf_data_converter_0_i/inst/IP2Bus_Data_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    project_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=9956, routed)        1.888     2.070    project_1_i/usp_rf_data_converter_0_i/inst/s_axi_aclk
    SLICE_X115Y104       FDRE                                         r  project_1_i/usp_rf_data_converter_0_i/inst/IP2Bus_Data_reg[15]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx2_u_adc/INTERNAL_FBRC_DIV2_MUX
                            (rising edge-triggered cell HSADC clocked by RFADC2_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/usp_rf_data_converter_0_i/inst/IP2Bus_Data_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.060ns  (logic 0.345ns (32.547%)  route 0.715ns (67.453%))
  Logic Levels:           5  (LUT4=1 LUT6=4)
  Clock Path Skew:        1.461ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.461ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.314ns (routing 0.387ns, distribution 0.927ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC2_CLK rise edge)
                                                      0.000     0.000 r  
    HSADC_X0Y2           HSADC                        0.000     0.000 r  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx2_u_adc/INTERNAL_FBRC_DIV2_MUX
  -------------------------------------------------------------------    -------------------
    HSADC_X0Y2           HSADC (Prop_HSADC_INTERNAL_FBRC_DIV2_MUX_STATUS_COMMON[15])
                                                      0.250     0.250 r  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx2_u_adc/STATUS_COMMON[15]
                         net (fo=1, routed)           0.446     0.696    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/adc2_common_stat[15]
    SLICE_X114Y99        LUT4 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.014     0.710 f  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_93/O
                         net (fo=1, routed)           0.022     0.732    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_93_n_0
    SLICE_X114Y99        LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.022     0.754 r  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_59/O
                         net (fo=1, routed)           0.024     0.778    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_59_n_0
    SLICE_X114Y99        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.023     0.801 r  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_22/O
                         net (fo=1, routed)           0.154     0.955    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_22_n_0
    SLICE_X116Y104       LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.022     0.977 r  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_6/O
                         net (fo=1, routed)           0.043     1.020    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_6_n_0
    SLICE_X115Y104       LUT6 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.014     1.034 r  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_1/O
                         net (fo=1, routed)           0.026     1.060    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif_n_69
    SLICE_X115Y104       FDRE                                         r  project_1_i/usp_rf_data_converter_0_i/inst/IP2Bus_Data_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    project_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=9956, routed)        1.314     1.461    project_1_i/usp_rf_data_converter_0_i/inst/s_axi_aclk
    SLICE_X115Y104       FDRE                                         r  project_1_i/usp_rf_data_converter_0_i/inst/IP2Bus_Data_reg[15]/C

Slack:                    inf
  Source:                 project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx2_u_adc/INTERNAL_FBRC_DIV2_MUX
                            (rising edge-triggered cell HSADC clocked by RFADC2_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/usp_rf_data_converter_0_i/inst/IP2Bus_Data_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.205ns  (logic 0.383ns (31.784%)  route 0.822ns (68.216%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        1.453ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.453ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.306ns (routing 0.387ns, distribution 0.919ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC2_CLK rise edge)
                                                      0.000     0.000 r  
    HSADC_X0Y2           HSADC                        0.000     0.000 r  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx2_u_adc/INTERNAL_FBRC_DIV2_MUX
  -------------------------------------------------------------------    -------------------
    HSADC_X0Y2           HSADC (Prop_HSADC_INTERNAL_FBRC_DIV2_MUX_STATUS_COMMON[12])
                                                      0.274     0.274 r  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx2_u_adc/STATUS_COMMON[12]
                         net (fo=1, routed)           0.416     0.690    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/adc2_common_stat[12]
    SLICE_X115Y99        LUT6 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.059     0.749 f  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_13/O
                         net (fo=1, routed)           0.155     0.904    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_13_n_0
    SLICE_X117Y99        LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.035     0.939 r  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_3/O
                         net (fo=1, routed)           0.234     1.173    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_3_n_0
    SLICE_X111Y108       LUT6 (Prop_H6LUT_SLICEL_I1_O)
                                                      0.015     1.188 r  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_1/O
                         net (fo=1, routed)           0.017     1.205    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif_n_72
    SLICE_X111Y108       FDRE                                         r  project_1_i/usp_rf_data_converter_0_i/inst/IP2Bus_Data_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    project_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=9956, routed)        1.306     1.453    project_1_i/usp_rf_data_converter_0_i/inst/s_axi_aclk
    SLICE_X111Y108       FDRE                                         r  project_1_i/usp_rf_data_converter_0_i/inst/IP2Bus_Data_reg[12]/C

Slack:                    inf
  Source:                 project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx2_u_adc/INTERNAL_FBRC_DIV2_MUX
                            (rising edge-triggered cell HSADC clocked by RFADC2_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/usp_rf_data_converter_0_i/inst/IP2Bus_Data_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.220ns  (logic 0.391ns (32.049%)  route 0.829ns (67.951%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        1.456ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.456ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.309ns (routing 0.387ns, distribution 0.922ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC2_CLK rise edge)
                                                      0.000     0.000 r  
    HSADC_X0Y2           HSADC                        0.000     0.000 r  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx2_u_adc/INTERNAL_FBRC_DIV2_MUX
  -------------------------------------------------------------------    -------------------
    HSADC_X0Y2           HSADC (Prop_HSADC_INTERNAL_FBRC_DIV2_MUX_STATUS_COMMON[8])
                                                      0.237     0.237 r  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx2_u_adc/STATUS_COMMON[8]
                         net (fo=1, routed)           0.389     0.626    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/adc2_common_stat[8]
    SLICE_X116Y102       LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.059     0.685 f  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_27/O
                         net (fo=1, routed)           0.112     0.797    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_27_n_0
    SLICE_X115Y101       LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.022     0.819 f  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_17/O
                         net (fo=1, routed)           0.097     0.916    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_17_n_0
    SLICE_X117Y101       LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.050     0.966 r  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_6/O
                         net (fo=1, routed)           0.210     1.176    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_6_n_0
    SLICE_X115Y110       LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.023     1.199 r  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_1/O
                         net (fo=1, routed)           0.021     1.220    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif_n_76
    SLICE_X115Y110       FDRE                                         r  project_1_i/usp_rf_data_converter_0_i/inst/IP2Bus_Data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    project_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=9956, routed)        1.309     1.456    project_1_i/usp_rf_data_converter_0_i/inst/s_axi_aclk
    SLICE_X115Y110       FDRE                                         r  project_1_i/usp_rf_data_converter_0_i/inst/IP2Bus_Data_reg[8]/C

Slack:                    inf
  Source:                 project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx2_u_adc/INTERNAL_FBRC_DIV2_MUX
                            (rising edge-triggered cell HSADC clocked by RFADC2_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/usp_rf_data_converter_0_i/inst/IP2Bus_Data_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.269ns  (logic 0.422ns (33.255%)  route 0.847ns (66.745%))
  Logic Levels:           5  (LUT4=2 LUT6=3)
  Clock Path Skew:        1.460ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.460ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.313ns (routing 0.387ns, distribution 0.926ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC2_CLK rise edge)
                                                      0.000     0.000 r  
    HSADC_X0Y2           HSADC                        0.000     0.000 r  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx2_u_adc/INTERNAL_FBRC_DIV2_MUX
  -------------------------------------------------------------------    -------------------
    HSADC_X0Y2           HSADC (Prop_HSADC_INTERNAL_FBRC_DIV2_MUX_STATUS_COMMON[10])
                                                      0.227     0.227 r  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx2_u_adc/STATUS_COMMON[10]
                         net (fo=1, routed)           0.396     0.623    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/adc2_common_stat[10]
    SLICE_X116Y104       LUT4 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.050     0.673 r  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_37/O
                         net (fo=1, routed)           0.031     0.704    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_37_n_0
    SLICE_X116Y104       LUT4 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.059     0.763 f  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_28/O
                         net (fo=1, routed)           0.022     0.785    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_28_n_0
    SLICE_X116Y104       LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.023     0.808 r  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_16/O
                         net (fo=1, routed)           0.143     0.951    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_16_n_0
    SLICE_X117Y107       LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.022     0.973 f  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_5/O
                         net (fo=1, routed)           0.229     1.202    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_5_n_0
    SLICE_X110Y112       LUT6 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.041     1.243 r  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_1/O
                         net (fo=1, routed)           0.026     1.269    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif_n_74
    SLICE_X110Y112       FDRE                                         r  project_1_i/usp_rf_data_converter_0_i/inst/IP2Bus_Data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    project_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=9956, routed)        1.313     1.460    project_1_i/usp_rf_data_converter_0_i/inst/s_axi_aclk
    SLICE_X110Y112       FDRE                                         r  project_1_i/usp_rf_data_converter_0_i/inst/IP2Bus_Data_reg[10]/C

Slack:                    inf
  Source:                 project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx2_u_adc/INTERNAL_FBRC_DIV2_MUX
                            (rising edge-triggered cell HSADC clocked by RFADC2_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/usp_rf_data_converter_0_i/inst/IP2Bus_Data_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.315ns  (logic 0.386ns (29.354%)  route 0.929ns (70.646%))
  Logic Levels:           5  (LUT4=2 LUT6=3)
  Clock Path Skew:        1.459ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.459ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.312ns (routing 0.387ns, distribution 0.925ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC2_CLK rise edge)
                                                      0.000     0.000 r  
    HSADC_X0Y2           HSADC                        0.000     0.000 r  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx2_u_adc/INTERNAL_FBRC_DIV2_MUX
  -------------------------------------------------------------------    -------------------
    HSADC_X0Y2           HSADC (Prop_HSADC_INTERNAL_FBRC_DIV2_MUX_STATUS_COMMON[11])
                                                      0.265     0.265 r  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx2_u_adc/STATUS_COMMON[11]
                         net (fo=1, routed)           0.382     0.647    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/adc2_common_stat[11]
    SLICE_X115Y102       LUT4 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.022     0.669 r  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_33/O
                         net (fo=1, routed)           0.026     0.695    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_33_n_0
    SLICE_X115Y102       LUT4 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.041     0.736 f  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_27/O
                         net (fo=1, routed)           0.075     0.811    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_27_n_0
    SLICE_X116Y102       LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.022     0.833 f  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_15/O
                         net (fo=1, routed)           0.122     0.955    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_15_n_0
    SLICE_X118Y102       LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.014     0.969 f  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_4/O
                         net (fo=1, routed)           0.298     1.267    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_4_n_0
    SLICE_X113Y110       LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.022     1.289 r  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_1/O
                         net (fo=1, routed)           0.026     1.315    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif_n_73
    SLICE_X113Y110       FDRE                                         r  project_1_i/usp_rf_data_converter_0_i/inst/IP2Bus_Data_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    project_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=9956, routed)        1.312     1.459    project_1_i/usp_rf_data_converter_0_i/inst/s_axi_aclk
    SLICE_X113Y110       FDRE                                         r  project_1_i/usp_rf_data_converter_0_i/inst/IP2Bus_Data_reg[11]/C

Slack:                    inf
  Source:                 project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx2_u_adc/INTERNAL_FBRC_DIV2_MUX
                            (rising edge-triggered cell HSADC clocked by RFADC2_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/usp_rf_data_converter_0_i/inst/IP2Bus_Data_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.382ns  (logic 0.447ns (32.344%)  route 0.935ns (67.656%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        1.460ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.460ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.313ns (routing 0.387ns, distribution 0.926ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC2_CLK rise edge)
                                                      0.000     0.000 r  
    HSADC_X0Y2           HSADC                        0.000     0.000 r  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx2_u_adc/INTERNAL_FBRC_DIV2_MUX
  -------------------------------------------------------------------    -------------------
    HSADC_X0Y2           HSADC (Prop_HSADC_INTERNAL_FBRC_DIV2_MUX_STATUS_COMMON[13])
                                                      0.241     0.241 r  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx2_u_adc/STATUS_COMMON[13]
                         net (fo=1, routed)           0.408     0.649    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/adc2_common_stat[13]
    SLICE_X116Y105       LUT4 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.014     0.663 r  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_37/O
                         net (fo=1, routed)           0.057     0.720    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_37_n_0
    SLICE_X116Y105       LUT5 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.060     0.780 r  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_31/O
                         net (fo=1, routed)           0.167     0.947    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_31_n_0
    SLICE_X118Y107       LUT6 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.059     1.006 f  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_16/O
                         net (fo=1, routed)           0.055     1.061    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_16_n_0
    SLICE_X117Y107       LUT6 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.059     1.120 f  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_5/O
                         net (fo=1, routed)           0.227     1.347    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_5_n_0
    SLICE_X110Y112       LUT6 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.014     1.361 r  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_1/O
                         net (fo=1, routed)           0.021     1.382    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif_n_71
    SLICE_X110Y112       FDRE                                         r  project_1_i/usp_rf_data_converter_0_i/inst/IP2Bus_Data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    project_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=9956, routed)        1.313     1.460    project_1_i/usp_rf_data_converter_0_i/inst/s_axi_aclk
    SLICE_X110Y112       FDRE                                         r  project_1_i/usp_rf_data_converter_0_i/inst/IP2Bus_Data_reg[13]/C

Slack:                    inf
  Source:                 project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx2_u_adc/INTERNAL_FBRC_DIV2_MUX
                            (rising edge-triggered cell HSADC clocked by RFADC2_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/usp_rf_data_converter_0_i/inst/IP2Bus_Data_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.387ns  (logic 0.428ns (30.858%)  route 0.959ns (69.142%))
  Logic Levels:           5  (LUT4=2 LUT6=3)
  Clock Path Skew:        1.452ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.452ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.305ns (routing 0.387ns, distribution 0.918ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC2_CLK rise edge)
                                                      0.000     0.000 r  
    HSADC_X0Y2           HSADC                        0.000     0.000 r  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx2_u_adc/INTERNAL_FBRC_DIV2_MUX
  -------------------------------------------------------------------    -------------------
    HSADC_X0Y2           HSADC (Prop_HSADC_INTERNAL_FBRC_DIV2_MUX_STATUS_COMMON[9])
                                                      0.228     0.228 r  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx2_u_adc/STATUS_COMMON[9]
                         net (fo=1, routed)           0.395     0.623    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/adc2_common_stat[9]
    SLICE_X116Y102       LUT4 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.036     0.659 r  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_33/O
                         net (fo=1, routed)           0.103     0.762    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_33_n_0
    SLICE_X116Y102       LUT4 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.041     0.803 f  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_25/O
                         net (fo=1, routed)           0.099     0.902    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_25_n_0
    SLICE_X116Y102       LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.050     0.952 r  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_15/O
                         net (fo=1, routed)           0.129     1.081    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_15_n_0
    SLICE_X117Y104       LUT6 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.059     1.140 f  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_5/O
                         net (fo=1, routed)           0.209     1.349    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_5_n_0
    SLICE_X112Y109       LUT6 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.014     1.363 r  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_1/O
                         net (fo=1, routed)           0.024     1.387    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif_n_75
    SLICE_X112Y109       FDRE                                         r  project_1_i/usp_rf_data_converter_0_i/inst/IP2Bus_Data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    project_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=9956, routed)        1.305     1.452    project_1_i/usp_rf_data_converter_0_i/inst/s_axi_aclk
    SLICE_X112Y109       FDRE                                         r  project_1_i/usp_rf_data_converter_0_i/inst/IP2Bus_Data_reg[9]/C

Slack:                    inf
  Source:                 project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx2_u_adc/INTERNAL_FBRC_DIV2_MUX
                            (rising edge-triggered cell HSADC clocked by RFADC2_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/usp_rf_data_converter_0_i/inst/IP2Bus_Data_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.505ns  (logic 0.453ns (30.100%)  route 1.052ns (69.900%))
  Logic Levels:           5  (LUT4=1 LUT6=4)
  Clock Path Skew:        1.453ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.453ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.306ns (routing 0.387ns, distribution 0.919ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC2_CLK rise edge)
                                                      0.000     0.000 r  
    HSADC_X0Y2           HSADC                        0.000     0.000 r  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx2_u_adc/INTERNAL_FBRC_DIV2_MUX
  -------------------------------------------------------------------    -------------------
    HSADC_X0Y2           HSADC (Prop_HSADC_INTERNAL_FBRC_DIV2_MUX_STATUS_COMMON[14])
                                                      0.285     0.285 r  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx2_u_adc/STATUS_COMMON[14]
                         net (fo=1, routed)           0.414     0.699    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/adc2_common_stat[14]
    SLICE_X115Y100       LUT4 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.049     0.748 f  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_53/O
                         net (fo=1, routed)           0.226     0.974    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_53_n_0
    SLICE_X115Y100       LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.041     1.015 r  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_38/O
                         net (fo=1, routed)           0.054     1.069    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_38_n_0
    SLICE_X114Y100       LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.050     1.119 f  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_17/O
                         net (fo=1, routed)           0.134     1.253    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_17_n_0
    SLICE_X117Y102       LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.014     1.267 r  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_5/O
                         net (fo=1, routed)           0.208     1.475    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_5_n_0
    SLICE_X111Y105       LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.014     1.489 r  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_1/O
                         net (fo=1, routed)           0.016     1.505    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif_n_70
    SLICE_X111Y105       FDRE                                         r  project_1_i/usp_rf_data_converter_0_i/inst/IP2Bus_Data_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    project_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=9956, routed)        1.306     1.453    project_1_i/usp_rf_data_converter_0_i/inst/s_axi_aclk
    SLICE_X111Y105       FDRE                                         r  project_1_i/usp_rf_data_converter_0_i/inst/IP2Bus_Data_reg[14]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  RFADC3_CLK
  To Clock:  clk_pl_0

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx3_u_adc/INTERNAL_FBRC_DIV2_MUX
                            (rising edge-triggered cell HSADC clocked by RFADC3_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/usp_rf_data_converter_0_i/inst/IP2Bus_Data_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.268ns  (logic 0.965ns (29.529%)  route 2.303ns (70.471%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        2.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.062ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.880ns (routing 0.584ns, distribution 1.296ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC3_CLK rise edge)
                                                      0.000     0.000 r  
    HSADC_X0Y3           HSADC                        0.000     0.000 r  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx3_u_adc/INTERNAL_FBRC_DIV2_MUX
  -------------------------------------------------------------------    -------------------
    HSADC_X0Y3           HSADC (Prop_HSADC_INTERNAL_FBRC_DIV2_MUX_STATUS_COMMON[9])
                                                      0.532     0.532 r  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx3_u_adc/STATUS_COMMON[9]
                         net (fo=1, routed)           1.207     1.739    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/adc3_common_stat[9]
    SLICE_X116Y113       LUT4 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.123     1.862 f  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_32/O
                         net (fo=1, routed)           0.044     1.906    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_32_n_0
    SLICE_X116Y113       LUT5 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.051     1.957 f  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_23/O
                         net (fo=1, routed)           0.289     2.246    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_23_n_0
    SLICE_X117Y114       LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.099     2.345 f  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_13/O
                         net (fo=1, routed)           0.291     2.636    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_13_n_0
    SLICE_X117Y104       LUT6 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.123     2.759 f  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_5/O
                         net (fo=1, routed)           0.406     3.165    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_5_n_0
    SLICE_X112Y109       LUT6 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.037     3.202 r  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_1/O
                         net (fo=1, routed)           0.066     3.268    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif_n_75
    SLICE_X112Y109       FDRE                                         r  project_1_i/usp_rf_data_converter_0_i/inst/IP2Bus_Data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    project_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=9956, routed)        1.880     2.062    project_1_i/usp_rf_data_converter_0_i/inst/s_axi_aclk
    SLICE_X112Y109       FDRE                                         r  project_1_i/usp_rf_data_converter_0_i/inst/IP2Bus_Data_reg[9]/C

Slack:                    inf
  Source:                 project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx3_u_adc/INTERNAL_FBRC_DIV2_MUX
                            (rising edge-triggered cell HSADC clocked by RFADC3_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/usp_rf_data_converter_0_i/inst/IP2Bus_Data_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.191ns  (logic 1.125ns (35.255%)  route 2.066ns (64.745%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        2.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.063ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.881ns (routing 0.584ns, distribution 1.297ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC3_CLK rise edge)
                                                      0.000     0.000 r  
    HSADC_X0Y3           HSADC                        0.000     0.000 r  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx3_u_adc/INTERNAL_FBRC_DIV2_MUX
  -------------------------------------------------------------------    -------------------
    HSADC_X0Y3           HSADC (Prop_HSADC_INTERNAL_FBRC_DIV2_MUX_STATUS_COMMON[14])
                                                      0.698     0.698 r  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx3_u_adc/STATUS_COMMON[14]
                         net (fo=1, routed)           1.185     1.883    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/adc3_common_stat[14]
    SLICE_X117Y109       LUT4 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.123     2.006 f  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_50/O
                         net (fo=1, routed)           0.240     2.246    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_50_n_0
    SLICE_X117Y108       LUT5 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.090     2.336 r  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_35/O
                         net (fo=1, routed)           0.040     2.376    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_35_n_0
    SLICE_X117Y108       LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.089     2.465 f  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_16/O
                         net (fo=1, routed)           0.152     2.617    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_16_n_0
    SLICE_X117Y102       LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.089     2.706 r  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_5/O
                         net (fo=1, routed)           0.400     3.106    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_5_n_0
    SLICE_X111Y105       LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.036     3.142 r  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_1/O
                         net (fo=1, routed)           0.049     3.191    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif_n_70
    SLICE_X111Y105       FDRE                                         r  project_1_i/usp_rf_data_converter_0_i/inst/IP2Bus_Data_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    project_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=9956, routed)        1.881     2.063    project_1_i/usp_rf_data_converter_0_i/inst/s_axi_aclk
    SLICE_X111Y105       FDRE                                         r  project_1_i/usp_rf_data_converter_0_i/inst/IP2Bus_Data_reg[14]/C

Slack:                    inf
  Source:                 project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx3_u_adc/INTERNAL_FBRC_DIV2_MUX
                            (rising edge-triggered cell HSADC clocked by RFADC3_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/usp_rf_data_converter_0_i/inst/IP2Bus_Data_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.164ns  (logic 1.082ns (34.197%)  route 2.082ns (65.803%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        2.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.071ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.889ns (routing 0.584ns, distribution 1.305ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC3_CLK rise edge)
                                                      0.000     0.000 r  
    HSADC_X0Y3           HSADC                        0.000     0.000 r  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx3_u_adc/INTERNAL_FBRC_DIV2_MUX
  -------------------------------------------------------------------    -------------------
    HSADC_X0Y3           HSADC (Prop_HSADC_INTERNAL_FBRC_DIV2_MUX_STATUS_COMMON[10])
                                                      0.536     0.536 r  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx3_u_adc/STATUS_COMMON[10]
                         net (fo=1, routed)           1.023     1.559    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/adc3_common_stat[10]
    SLICE_X118Y114       LUT4 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.148     1.707 f  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_35/O
                         net (fo=1, routed)           0.044     1.751    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_35_n_0
    SLICE_X118Y114       LUT5 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.053     1.804 f  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_26/O
                         net (fo=1, routed)           0.190     1.994    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_26_n_0
    SLICE_X116Y114       LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.124     2.118 f  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_14/O
                         net (fo=1, routed)           0.296     2.414    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_14_n_0
    SLICE_X117Y107       LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.122     2.536 f  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_5/O
                         net (fo=1, routed)           0.457     2.993    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_5_n_0
    SLICE_X110Y112       LUT6 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.099     3.092 r  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_1/O
                         net (fo=1, routed)           0.072     3.164    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif_n_74
    SLICE_X110Y112       FDRE                                         r  project_1_i/usp_rf_data_converter_0_i/inst/IP2Bus_Data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    project_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=9956, routed)        1.889     2.071    project_1_i/usp_rf_data_converter_0_i/inst/s_axi_aclk
    SLICE_X110Y112       FDRE                                         r  project_1_i/usp_rf_data_converter_0_i/inst/IP2Bus_Data_reg[10]/C

Slack:                    inf
  Source:                 project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx3_u_adc/INTERNAL_FBRC_DIV2_MUX
                            (rising edge-triggered cell HSADC clocked by RFADC3_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/usp_rf_data_converter_0_i/inst/IP2Bus_Data_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.902ns  (logic 0.981ns (33.804%)  route 1.921ns (66.196%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        2.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.071ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.889ns (routing 0.584ns, distribution 1.305ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC3_CLK rise edge)
                                                      0.000     0.000 r  
    HSADC_X0Y3           HSADC                        0.000     0.000 r  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx3_u_adc/INTERNAL_FBRC_DIV2_MUX
  -------------------------------------------------------------------    -------------------
    HSADC_X0Y3           HSADC (Prop_HSADC_INTERNAL_FBRC_DIV2_MUX_STATUS_COMMON[13])
                                                      0.771     0.771 r  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx3_u_adc/STATUS_COMMON[13]
                         net (fo=1, routed)           1.056     1.827    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/adc3_common_stat[13]
    SLICE_X118Y113       LUT5 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.099     1.926 r  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_35/O
                         net (fo=1, routed)           0.159     2.085    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_35_n_0
    SLICE_X118Y107       LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.039     2.124 r  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_17/O
                         net (fo=1, routed)           0.155     2.279    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_17_n_0
    SLICE_X117Y107       LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.035     2.314 f  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_5/O
                         net (fo=1, routed)           0.492     2.806    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_5_n_0
    SLICE_X110Y112       LUT6 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.037     2.843 r  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_1/O
                         net (fo=1, routed)           0.059     2.902    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif_n_71
    SLICE_X110Y112       FDRE                                         r  project_1_i/usp_rf_data_converter_0_i/inst/IP2Bus_Data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    project_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=9956, routed)        1.889     2.071    project_1_i/usp_rf_data_converter_0_i/inst/s_axi_aclk
    SLICE_X110Y112       FDRE                                         r  project_1_i/usp_rf_data_converter_0_i/inst/IP2Bus_Data_reg[13]/C

Slack:                    inf
  Source:                 project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx3_u_adc/INTERNAL_FBRC_DIV2_MUX
                            (rising edge-triggered cell HSADC clocked by RFADC3_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/usp_rf_data_converter_0_i/inst/IP2Bus_Data_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.835ns  (logic 0.970ns (34.215%)  route 1.865ns (65.785%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        2.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.062ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.880ns (routing 0.584ns, distribution 1.296ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC3_CLK rise edge)
                                                      0.000     0.000 r  
    HSADC_X0Y3           HSADC                        0.000     0.000 r  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx3_u_adc/INTERNAL_FBRC_DIV2_MUX
  -------------------------------------------------------------------    -------------------
    HSADC_X0Y3           HSADC (Prop_HSADC_INTERNAL_FBRC_DIV2_MUX_STATUS_COMMON[12])
                                                      0.611     0.611 r  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx3_u_adc/STATUS_COMMON[12]
                         net (fo=1, routed)           1.180     1.791    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/adc3_common_stat[12]
    SLICE_X118Y113       LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.088     1.879 r  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_38/O
                         net (fo=1, routed)           0.217     2.096    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_38_n_0
    SLICE_X117Y113       LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.123     2.219 r  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_18/O
                         net (fo=1, routed)           0.044     2.263    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_18_n_0
    SLICE_X117Y113       LUT5 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.097     2.360 r  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_4/O
                         net (fo=1, routed)           0.373     2.733    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_4_n_0
    SLICE_X111Y108       LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.051     2.784 r  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_1/O
                         net (fo=1, routed)           0.051     2.835    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif_n_72
    SLICE_X111Y108       FDRE                                         r  project_1_i/usp_rf_data_converter_0_i/inst/IP2Bus_Data_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    project_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=9956, routed)        1.880     2.062    project_1_i/usp_rf_data_converter_0_i/inst/s_axi_aclk
    SLICE_X111Y108       FDRE                                         r  project_1_i/usp_rf_data_converter_0_i/inst/IP2Bus_Data_reg[12]/C

Slack:                    inf
  Source:                 project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx3_u_adc/INTERNAL_FBRC_DIV2_MUX
                            (rising edge-triggered cell HSADC clocked by RFADC3_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/usp_rf_data_converter_0_i/inst/IP2Bus_Data_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.658ns  (logic 1.064ns (40.030%)  route 1.594ns (59.970%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        2.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.068ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.886ns (routing 0.584ns, distribution 1.302ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC3_CLK rise edge)
                                                      0.000     0.000 r  
    HSADC_X0Y3           HSADC                        0.000     0.000 r  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx3_u_adc/INTERNAL_FBRC_DIV2_MUX
  -------------------------------------------------------------------    -------------------
    HSADC_X0Y3           HSADC (Prop_HSADC_INTERNAL_FBRC_DIV2_MUX_STATUS_COMMON[8])
                                                      0.788     0.788 r  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx3_u_adc/STATUS_COMMON[8]
                         net (fo=1, routed)           1.157     1.945    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/adc3_common_stat[8]
    SLICE_X117Y114       LUT5 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.088     2.033 r  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_25/O
                         net (fo=1, routed)           0.041     2.074    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_25_n_0
    SLICE_X117Y114       LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.036     2.110 f  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_14/O
                         net (fo=1, routed)           0.037     2.147    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_14_n_0
    SLICE_X117Y114       LUT5 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.051     2.198 r  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_5/O
                         net (fo=1, routed)           0.301     2.499    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_5_n_0
    SLICE_X115Y110       LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.101     2.600 r  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_1/O
                         net (fo=1, routed)           0.058     2.658    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif_n_76
    SLICE_X115Y110       FDRE                                         r  project_1_i/usp_rf_data_converter_0_i/inst/IP2Bus_Data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    project_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=9956, routed)        1.886     2.068    project_1_i/usp_rf_data_converter_0_i/inst/s_axi_aclk
    SLICE_X115Y110       FDRE                                         r  project_1_i/usp_rf_data_converter_0_i/inst/IP2Bus_Data_reg[8]/C

Slack:                    inf
  Source:                 project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx3_u_adc/INTERNAL_FBRC_DIV2_MUX
                            (rising edge-triggered cell HSADC clocked by RFADC3_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/usp_rf_data_converter_0_i/inst/IP2Bus_Data_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.634ns  (logic 0.837ns (31.777%)  route 1.797ns (68.223%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        2.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.070ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.888ns (routing 0.584ns, distribution 1.304ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC3_CLK rise edge)
                                                      0.000     0.000 r  
    HSADC_X0Y3           HSADC                        0.000     0.000 r  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx3_u_adc/INTERNAL_FBRC_DIV2_MUX
  -------------------------------------------------------------------    -------------------
    HSADC_X0Y3           HSADC (Prop_HSADC_INTERNAL_FBRC_DIV2_MUX_STATUS_COMMON[15])
                                                      0.525     0.525 r  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx3_u_adc/STATUS_COMMON[15]
                         net (fo=1, routed)           1.124     1.649    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/adc3_common_stat[15]
    SLICE_X117Y112       LUT5 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.090     1.739 r  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_65/O
                         net (fo=1, routed)           0.205     1.944    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_65_n_0
    SLICE_X117Y107       LUT5 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.097     2.041 r  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_25/O
                         net (fo=1, routed)           0.313     2.354    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_25_n_0
    SLICE_X116Y104       LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.088     2.442 r  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_6/O
                         net (fo=1, routed)           0.083     2.525    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_6_n_0
    SLICE_X115Y104       LUT6 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.037     2.562 r  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_1/O
                         net (fo=1, routed)           0.072     2.634    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif_n_69
    SLICE_X115Y104       FDRE                                         r  project_1_i/usp_rf_data_converter_0_i/inst/IP2Bus_Data_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    project_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=9956, routed)        1.888     2.070    project_1_i/usp_rf_data_converter_0_i/inst/s_axi_aclk
    SLICE_X115Y104       FDRE                                         r  project_1_i/usp_rf_data_converter_0_i/inst/IP2Bus_Data_reg[15]/C

Slack:                    inf
  Source:                 project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx3_u_adc/INTERNAL_FBRC_DIV2_MUX
                            (rising edge-triggered cell HSADC clocked by RFADC3_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/usp_rf_data_converter_0_i/inst/IP2Bus_Data_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.611ns  (logic 0.960ns (36.768%)  route 1.651ns (63.232%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        2.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.072ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.890ns (routing 0.584ns, distribution 1.306ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC3_CLK rise edge)
                                                      0.000     0.000 r  
    HSADC_X0Y3           HSADC                        0.000     0.000 r  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx3_u_adc/INTERNAL_FBRC_DIV2_MUX
  -------------------------------------------------------------------    -------------------
    HSADC_X0Y3           HSADC (Prop_HSADC_INTERNAL_FBRC_DIV2_MUX_STATUS_COMMON[11])
                                                      0.588     0.588 r  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx3_u_adc/STATUS_COMMON[11]
                         net (fo=1, routed)           1.012     1.600    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/adc3_common_stat[11]
    SLICE_X118Y113       LUT5 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.037     1.637 r  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_22/O
                         net (fo=1, routed)           0.090     1.727    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_22_n_0
    SLICE_X117Y113       LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.090     1.817 f  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_13/O
                         net (fo=1, routed)           0.047     1.864    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_13_n_0
    SLICE_X117Y113       LUT4 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.123     1.987 f  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_3/O
                         net (fo=1, routed)           0.430     2.417    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_3_n_0
    SLICE_X113Y110       LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.122     2.539 r  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_1/O
                         net (fo=1, routed)           0.072     2.611    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif_n_73
    SLICE_X113Y110       FDRE                                         r  project_1_i/usp_rf_data_converter_0_i/inst/IP2Bus_Data_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    project_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=9956, routed)        1.890     2.072    project_1_i/usp_rf_data_converter_0_i/inst/s_axi_aclk
    SLICE_X113Y110       FDRE                                         r  project_1_i/usp_rf_data_converter_0_i/inst/IP2Bus_Data_reg[11]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx3_u_adc/INTERNAL_FBRC_DIV2_MUX
                            (rising edge-triggered cell HSADC clocked by RFADC3_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/usp_rf_data_converter_0_i/inst/IP2Bus_Data_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.145ns  (logic 0.350ns (30.568%)  route 0.795ns (69.432%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        1.456ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.456ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.309ns (routing 0.387ns, distribution 0.922ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC3_CLK rise edge)
                                                      0.000     0.000 r  
    HSADC_X0Y3           HSADC                        0.000     0.000 r  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx3_u_adc/INTERNAL_FBRC_DIV2_MUX
  -------------------------------------------------------------------    -------------------
    HSADC_X0Y3           HSADC (Prop_HSADC_INTERNAL_FBRC_DIV2_MUX_STATUS_COMMON[8])
                                                      0.237     0.237 r  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx3_u_adc/STATUS_COMMON[8]
                         net (fo=1, routed)           0.578     0.815    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/adc3_common_stat[8]
    SLICE_X117Y114       LUT5 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.035     0.850 r  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_25/O
                         net (fo=1, routed)           0.022     0.872    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_25_n_0
    SLICE_X117Y114       LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.014     0.886 f  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_14/O
                         net (fo=1, routed)           0.021     0.907    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_14_n_0
    SLICE_X117Y114       LUT5 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.023     0.930 r  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_5/O
                         net (fo=1, routed)           0.153     1.083    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_5_n_0
    SLICE_X115Y110       LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.041     1.124 r  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_1/O
                         net (fo=1, routed)           0.021     1.145    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif_n_76
    SLICE_X115Y110       FDRE                                         r  project_1_i/usp_rf_data_converter_0_i/inst/IP2Bus_Data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    project_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=9956, routed)        1.309     1.456    project_1_i/usp_rf_data_converter_0_i/inst/s_axi_aclk
    SLICE_X115Y110       FDRE                                         r  project_1_i/usp_rf_data_converter_0_i/inst/IP2Bus_Data_reg[8]/C

Slack:                    inf
  Source:                 project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx3_u_adc/INTERNAL_FBRC_DIV2_MUX
                            (rising edge-triggered cell HSADC clocked by RFADC3_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/usp_rf_data_converter_0_i/inst/IP2Bus_Data_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.208ns  (logic 0.414ns (34.272%)  route 0.794ns (65.728%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        1.459ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.459ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.312ns (routing 0.387ns, distribution 0.925ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC3_CLK rise edge)
                                                      0.000     0.000 r  
    HSADC_X0Y3           HSADC                        0.000     0.000 r  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx3_u_adc/INTERNAL_FBRC_DIV2_MUX
  -------------------------------------------------------------------    -------------------
    HSADC_X0Y3           HSADC (Prop_HSADC_INTERNAL_FBRC_DIV2_MUX_STATUS_COMMON[11])
                                                      0.265     0.265 r  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx3_u_adc/STATUS_COMMON[11]
                         net (fo=1, routed)           0.500     0.765    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/adc3_common_stat[11]
    SLICE_X118Y113       LUT5 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.014     0.779 r  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_22/O
                         net (fo=1, routed)           0.049     0.828    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_22_n_0
    SLICE_X117Y113       LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.035     0.863 f  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_13/O
                         net (fo=1, routed)           0.026     0.889    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_13_n_0
    SLICE_X117Y113       LUT4 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.050     0.939 f  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_3/O
                         net (fo=1, routed)           0.193     1.132    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_3_n_0
    SLICE_X113Y110       LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.050     1.182 r  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_1/O
                         net (fo=1, routed)           0.026     1.208    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif_n_73
    SLICE_X113Y110       FDRE                                         r  project_1_i/usp_rf_data_converter_0_i/inst/IP2Bus_Data_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    project_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=9956, routed)        1.312     1.459    project_1_i/usp_rf_data_converter_0_i/inst/s_axi_aclk
    SLICE_X113Y110       FDRE                                         r  project_1_i/usp_rf_data_converter_0_i/inst/IP2Bus_Data_reg[11]/C

Slack:                    inf
  Source:                 project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx3_u_adc/INTERNAL_FBRC_DIV2_MUX
                            (rising edge-triggered cell HSADC clocked by RFADC3_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/usp_rf_data_converter_0_i/inst/IP2Bus_Data_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.264ns  (logic 0.325ns (25.712%)  route 0.939ns (74.288%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        1.460ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.460ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.313ns (routing 0.387ns, distribution 0.926ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC3_CLK rise edge)
                                                      0.000     0.000 r  
    HSADC_X0Y3           HSADC                        0.000     0.000 r  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx3_u_adc/INTERNAL_FBRC_DIV2_MUX
  -------------------------------------------------------------------    -------------------
    HSADC_X0Y3           HSADC (Prop_HSADC_INTERNAL_FBRC_DIV2_MUX_STATUS_COMMON[13])
                                                      0.241     0.241 r  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx3_u_adc/STATUS_COMMON[13]
                         net (fo=1, routed)           0.527     0.768    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/adc3_common_stat[13]
    SLICE_X118Y113       LUT5 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.041     0.809 r  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_35/O
                         net (fo=1, routed)           0.085     0.894    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_35_n_0
    SLICE_X118Y107       LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.015     0.909 r  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_17/O
                         net (fo=1, routed)           0.079     0.988    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_17_n_0
    SLICE_X117Y107       LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.014     1.002 f  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_5/O
                         net (fo=1, routed)           0.227     1.229    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_5_n_0
    SLICE_X110Y112       LUT6 (Prop_B6LUT_SLICEM_I4_O)
                                                      0.014     1.243 r  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_1/O
                         net (fo=1, routed)           0.021     1.264    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif_n_71
    SLICE_X110Y112       FDRE                                         r  project_1_i/usp_rf_data_converter_0_i/inst/IP2Bus_Data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    project_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=9956, routed)        1.313     1.460    project_1_i/usp_rf_data_converter_0_i/inst/s_axi_aclk
    SLICE_X110Y112       FDRE                                         r  project_1_i/usp_rf_data_converter_0_i/inst/IP2Bus_Data_reg[13]/C

Slack:                    inf
  Source:                 project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx3_u_adc/INTERNAL_FBRC_DIV2_MUX
                            (rising edge-triggered cell HSADC clocked by RFADC3_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/usp_rf_data_converter_0_i/inst/IP2Bus_Data_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.272ns  (logic 0.374ns (29.403%)  route 0.898ns (70.597%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        1.461ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.461ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.314ns (routing 0.387ns, distribution 0.927ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC3_CLK rise edge)
                                                      0.000     0.000 r  
    HSADC_X0Y3           HSADC                        0.000     0.000 r  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx3_u_adc/INTERNAL_FBRC_DIV2_MUX
  -------------------------------------------------------------------    -------------------
    HSADC_X0Y3           HSADC (Prop_HSADC_INTERNAL_FBRC_DIV2_MUX_STATUS_COMMON[15])
                                                      0.250     0.250 r  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx3_u_adc/STATUS_COMMON[15]
                         net (fo=1, routed)           0.564     0.814    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/adc3_common_stat[15]
    SLICE_X117Y112       LUT5 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.035     0.849 r  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_65/O
                         net (fo=1, routed)           0.105     0.954    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_65_n_0
    SLICE_X117Y107       LUT5 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.040     0.994 r  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_25/O
                         net (fo=1, routed)           0.160     1.154    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_25_n_0
    SLICE_X116Y104       LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.035     1.189 r  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_6/O
                         net (fo=1, routed)           0.043     1.232    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_6_n_0
    SLICE_X115Y104       LUT6 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.014     1.246 r  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_1/O
                         net (fo=1, routed)           0.026     1.272    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif_n_69
    SLICE_X115Y104       FDRE                                         r  project_1_i/usp_rf_data_converter_0_i/inst/IP2Bus_Data_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    project_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=9956, routed)        1.314     1.461    project_1_i/usp_rf_data_converter_0_i/inst/s_axi_aclk
    SLICE_X115Y104       FDRE                                         r  project_1_i/usp_rf_data_converter_0_i/inst/IP2Bus_Data_reg[15]/C

Slack:                    inf
  Source:                 project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx3_u_adc/INTERNAL_FBRC_DIV2_MUX
                            (rising edge-triggered cell HSADC clocked by RFADC3_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/usp_rf_data_converter_0_i/inst/IP2Bus_Data_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.337ns  (logic 0.422ns (31.563%)  route 0.915ns (68.437%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        1.453ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.453ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.306ns (routing 0.387ns, distribution 0.919ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC3_CLK rise edge)
                                                      0.000     0.000 r  
    HSADC_X0Y3           HSADC                        0.000     0.000 r  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx3_u_adc/INTERNAL_FBRC_DIV2_MUX
  -------------------------------------------------------------------    -------------------
    HSADC_X0Y3           HSADC (Prop_HSADC_INTERNAL_FBRC_DIV2_MUX_STATUS_COMMON[12])
                                                      0.274     0.274 r  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx3_u_adc/STATUS_COMMON[12]
                         net (fo=1, routed)           0.586     0.860    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/adc3_common_stat[12]
    SLICE_X118Y113       LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.035     0.895 r  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_38/O
                         net (fo=1, routed)           0.092     0.987    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_38_n_0
    SLICE_X117Y113       LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.050     1.037 r  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_18/O
                         net (fo=1, routed)           0.025     1.062    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_18_n_0
    SLICE_X117Y113       LUT5 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.040     1.102 r  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_4/O
                         net (fo=1, routed)           0.195     1.297    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_4_n_0
    SLICE_X111Y108       LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.023     1.320 r  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_1/O
                         net (fo=1, routed)           0.017     1.337    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif_n_72
    SLICE_X111Y108       FDRE                                         r  project_1_i/usp_rf_data_converter_0_i/inst/IP2Bus_Data_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    project_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=9956, routed)        1.306     1.453    project_1_i/usp_rf_data_converter_0_i/inst/s_axi_aclk
    SLICE_X111Y108       FDRE                                         r  project_1_i/usp_rf_data_converter_0_i/inst/IP2Bus_Data_reg[12]/C

Slack:                    inf
  Source:                 project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx3_u_adc/INTERNAL_FBRC_DIV2_MUX
                            (rising edge-triggered cell HSADC clocked by RFADC3_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/usp_rf_data_converter_0_i/inst/IP2Bus_Data_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.475ns  (logic 0.454ns (30.780%)  route 1.021ns (69.220%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        1.453ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.453ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.306ns (routing 0.387ns, distribution 0.919ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC3_CLK rise edge)
                                                      0.000     0.000 r  
    HSADC_X0Y3           HSADC                        0.000     0.000 r  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx3_u_adc/INTERNAL_FBRC_DIV2_MUX
  -------------------------------------------------------------------    -------------------
    HSADC_X0Y3           HSADC (Prop_HSADC_INTERNAL_FBRC_DIV2_MUX_STATUS_COMMON[14])
                                                      0.285     0.285 r  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx3_u_adc/STATUS_COMMON[14]
                         net (fo=1, routed)           0.592     0.877    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/adc3_common_stat[14]
    SLICE_X117Y109       LUT4 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.050     0.927 f  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_50/O
                         net (fo=1, routed)           0.101     1.028    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_50_n_0
    SLICE_X117Y108       LUT5 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.035     1.063 r  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_35/O
                         net (fo=1, routed)           0.023     1.086    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_35_n_0
    SLICE_X117Y108       LUT6 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.035     1.121 f  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_16/O
                         net (fo=1, routed)           0.081     1.202    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_16_n_0
    SLICE_X117Y102       LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.035     1.237 r  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_5/O
                         net (fo=1, routed)           0.208     1.445    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_5_n_0
    SLICE_X111Y105       LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.014     1.459 r  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_1/O
                         net (fo=1, routed)           0.016     1.475    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif_n_70
    SLICE_X111Y105       FDRE                                         r  project_1_i/usp_rf_data_converter_0_i/inst/IP2Bus_Data_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    project_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=9956, routed)        1.306     1.453    project_1_i/usp_rf_data_converter_0_i/inst/s_axi_aclk
    SLICE_X111Y105       FDRE                                         r  project_1_i/usp_rf_data_converter_0_i/inst/IP2Bus_Data_reg[14]/C

Slack:                    inf
  Source:                 project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx3_u_adc/INTERNAL_FBRC_DIV2_MUX
                            (rising edge-triggered cell HSADC clocked by RFADC3_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/usp_rf_data_converter_0_i/inst/IP2Bus_Data_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.493ns  (logic 0.450ns (30.141%)  route 1.043ns (69.859%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        1.460ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.460ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.313ns (routing 0.387ns, distribution 0.926ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC3_CLK rise edge)
                                                      0.000     0.000 r  
    HSADC_X0Y3           HSADC                        0.000     0.000 r  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx3_u_adc/INTERNAL_FBRC_DIV2_MUX
  -------------------------------------------------------------------    -------------------
    HSADC_X0Y3           HSADC (Prop_HSADC_INTERNAL_FBRC_DIV2_MUX_STATUS_COMMON[10])
                                                      0.227     0.227 r  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx3_u_adc/STATUS_COMMON[10]
                         net (fo=1, routed)           0.507     0.734    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/adc3_common_stat[10]
    SLICE_X118Y114       LUT4 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.059     0.793 f  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_35/O
                         net (fo=1, routed)           0.024     0.817    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_35_n_0
    SLICE_X118Y114       LUT5 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.023     0.840 f  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_26/O
                         net (fo=1, routed)           0.100     0.940    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_26_n_0
    SLICE_X116Y114       LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.050     0.990 f  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_14/O
                         net (fo=1, routed)           0.157     1.147    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_14_n_0
    SLICE_X117Y107       LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.050     1.197 f  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_5/O
                         net (fo=1, routed)           0.229     1.426    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_5_n_0
    SLICE_X110Y112       LUT6 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.041     1.467 r  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_1/O
                         net (fo=1, routed)           0.026     1.493    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif_n_74
    SLICE_X110Y112       FDRE                                         r  project_1_i/usp_rf_data_converter_0_i/inst/IP2Bus_Data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    project_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=9956, routed)        1.313     1.460    project_1_i/usp_rf_data_converter_0_i/inst/s_axi_aclk
    SLICE_X110Y112       FDRE                                         r  project_1_i/usp_rf_data_converter_0_i/inst/IP2Bus_Data_reg[10]/C

Slack:                    inf
  Source:                 project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx3_u_adc/INTERNAL_FBRC_DIV2_MUX
                            (rising edge-triggered cell HSADC clocked by RFADC3_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/usp_rf_data_converter_0_i/inst/IP2Bus_Data_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.559ns  (logic 0.406ns (26.042%)  route 1.153ns (73.958%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        1.452ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.452ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.305ns (routing 0.387ns, distribution 0.918ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC3_CLK rise edge)
                                                      0.000     0.000 r  
    HSADC_X0Y3           HSADC                        0.000     0.000 r  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx3_u_adc/INTERNAL_FBRC_DIV2_MUX
  -------------------------------------------------------------------    -------------------
    HSADC_X0Y3           HSADC (Prop_HSADC_INTERNAL_FBRC_DIV2_MUX_STATUS_COMMON[9])
                                                      0.228     0.228 r  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx3_u_adc/STATUS_COMMON[9]
                         net (fo=1, routed)           0.601     0.829    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/adc3_common_stat[9]
    SLICE_X116Y113       LUT4 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.050     0.879 f  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_32/O
                         net (fo=1, routed)           0.024     0.903    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_32_n_0
    SLICE_X116Y113       LUT5 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.023     0.926 f  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_23/O
                         net (fo=1, routed)           0.149     1.075    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_23_n_0
    SLICE_X117Y114       LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.041     1.116 f  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_13/O
                         net (fo=1, routed)           0.146     1.262    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_13_n_0
    SLICE_X117Y104       LUT6 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.050     1.312 f  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_5/O
                         net (fo=1, routed)           0.209     1.521    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_5_n_0
    SLICE_X112Y109       LUT6 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.014     1.535 r  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_1/O
                         net (fo=1, routed)           0.024     1.559    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif_n_75
    SLICE_X112Y109       FDRE                                         r  project_1_i/usp_rf_data_converter_0_i/inst/IP2Bus_Data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    project_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=9956, routed)        1.305     1.452    project_1_i/usp_rf_data_converter_0_i/inst/s_axi_aclk
    SLICE_X112Y109       FDRE                                         r  project_1_i/usp_rf_data_converter_0_i/inst/IP2Bus_Data_reg[9]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  RFDAC0_CLK
  To Clock:  clk_pl_0

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
                            (rising edge-triggered cell HSDAC clocked by RFDAC0_CLK  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            project_1_i/usp_rf_data_converter_0_i/inst/IP2Bus_Data_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.766ns  (logic 1.189ns (31.572%)  route 2.577ns (68.428%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        2.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.070ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.888ns (routing 0.584ns, distribution 1.304ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
  -------------------------------------------------------------------    -------------------
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_STATUS_COMMON[15])
                                                      0.840     0.840 r  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/tx0_u_dac/STATUS_COMMON[15]
                         net (fo=1, routed)           1.570     2.410    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/dac0_common_stat[15]
    SLICE_X110Y115       LUT5 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.052     2.462 r  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_43/O
                         net (fo=1, routed)           0.276     2.738    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_43_n_0
    SLICE_X109Y112       LUT5 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.124     2.862 r  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_12/O
                         net (fo=1, routed)           0.294     3.156    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_12_n_0
    SLICE_X112Y112       LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.051     3.207 r  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_2/O
                         net (fo=1, routed)           0.365     3.572    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_2_n_0
    SLICE_X115Y104       LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.122     3.694 r  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_1/O
                         net (fo=1, routed)           0.072     3.766    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif_n_69
    SLICE_X115Y104       FDRE                                         r  project_1_i/usp_rf_data_converter_0_i/inst/IP2Bus_Data_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    project_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=9956, routed)        1.888     2.070    project_1_i/usp_rf_data_converter_0_i/inst/s_axi_aclk
    SLICE_X115Y104       FDRE                                         r  project_1_i/usp_rf_data_converter_0_i/inst/IP2Bus_Data_reg[15]/C

Slack:                    inf
  Source:                 project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
                            (rising edge-triggered cell HSDAC clocked by RFDAC0_CLK  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            project_1_i/usp_rf_data_converter_0_i/inst/IP2Bus_Data_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.492ns  (logic 1.165ns (33.362%)  route 2.327ns (66.638%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        2.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.068ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.886ns (routing 0.584ns, distribution 1.302ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
  -------------------------------------------------------------------    -------------------
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_STATUS_COMMON[8])
                                                      0.731     0.731 r  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/tx0_u_dac/STATUS_COMMON[8]
                         net (fo=1, routed)           1.596     2.327    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/dac0_common_stat[8]
    SLICE_X111Y115       LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.123     2.450 r  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_22/O
                         net (fo=1, routed)           0.202     2.652    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_22_n_0
    SLICE_X111Y115       LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.035     2.687 r  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_9/O
                         net (fo=1, routed)           0.158     2.845    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_9_n_0
    SLICE_X111Y109       LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.124     2.969 r  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_2/O
                         net (fo=1, routed)           0.313     3.282    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_2_n_0
    SLICE_X115Y110       LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.152     3.434 r  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_1/O
                         net (fo=1, routed)           0.058     3.492    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif_n_76
    SLICE_X115Y110       FDRE                                         r  project_1_i/usp_rf_data_converter_0_i/inst/IP2Bus_Data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    project_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=9956, routed)        1.886     2.068    project_1_i/usp_rf_data_converter_0_i/inst/s_axi_aclk
    SLICE_X115Y110       FDRE                                         r  project_1_i/usp_rf_data_converter_0_i/inst/IP2Bus_Data_reg[8]/C

Slack:                    inf
  Source:                 project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
                            (rising edge-triggered cell HSDAC clocked by RFDAC0_CLK  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            project_1_i/usp_rf_data_converter_0_i/inst/IP2Bus_Data_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.288ns  (logic 1.004ns (30.535%)  route 2.284ns (69.465%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        2.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.063ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.881ns (routing 0.584ns, distribution 1.297ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
  -------------------------------------------------------------------    -------------------
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_STATUS_COMMON[14])
                                                      0.779     0.779 r  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/tx0_u_dac/STATUS_COMMON[14]
                         net (fo=1, routed)           1.580     2.359    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/dac0_common_stat[14]
    SLICE_X109Y115       LUT5 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.099     2.458 r  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_25/O
                         net (fo=1, routed)           0.167     2.625    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_25_n_0
    SLICE_X109Y114       LUT5 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.037     2.662 r  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_9/O
                         net (fo=1, routed)           0.174     2.836    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_9_n_0
    SLICE_X112Y112       LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.039     2.875 r  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_2/O
                         net (fo=1, routed)           0.314     3.189    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_2_n_0
    SLICE_X111Y105       LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.050     3.239 r  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_1/O
                         net (fo=1, routed)           0.049     3.288    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif_n_70
    SLICE_X111Y105       FDRE                                         r  project_1_i/usp_rf_data_converter_0_i/inst/IP2Bus_Data_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    project_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=9956, routed)        1.881     2.063    project_1_i/usp_rf_data_converter_0_i/inst/s_axi_aclk
    SLICE_X111Y105       FDRE                                         r  project_1_i/usp_rf_data_converter_0_i/inst/IP2Bus_Data_reg[14]/C

Slack:                    inf
  Source:                 project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
                            (rising edge-triggered cell HSDAC clocked by RFDAC0_CLK  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            project_1_i/usp_rf_data_converter_0_i/inst/IP2Bus_Data_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.281ns  (logic 1.170ns (35.660%)  route 2.111ns (64.340%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        2.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.062ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.880ns (routing 0.584ns, distribution 1.296ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
  -------------------------------------------------------------------    -------------------
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_STATUS_COMMON[12])
                                                      0.759     0.759 r  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/tx0_u_dac/STATUS_COMMON[12]
                         net (fo=1, routed)           1.643     2.402    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/dac0_common_stat[12]
    SLICE_X110Y115       LUT5 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.125     2.527 f  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_46/O
                         net (fo=1, routed)           0.094     2.621    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_46_n_0
    SLICE_X110Y115       LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.099     2.720 f  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_22/O
                         net (fo=1, routed)           0.173     2.893    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_22_n_0
    SLICE_X111Y113       LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.097     2.990 r  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_5/O
                         net (fo=1, routed)           0.150     3.140    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_5_n_0
    SLICE_X111Y108       LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.090     3.230 r  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_1/O
                         net (fo=1, routed)           0.051     3.281    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif_n_72
    SLICE_X111Y108       FDRE                                         r  project_1_i/usp_rf_data_converter_0_i/inst/IP2Bus_Data_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    project_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=9956, routed)        1.880     2.062    project_1_i/usp_rf_data_converter_0_i/inst/s_axi_aclk
    SLICE_X111Y108       FDRE                                         r  project_1_i/usp_rf_data_converter_0_i/inst/IP2Bus_Data_reg[12]/C

Slack:                    inf
  Source:                 project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
                            (rising edge-triggered cell HSDAC clocked by RFDAC0_CLK  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            project_1_i/usp_rf_data_converter_0_i/inst/IP2Bus_Data_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.277ns  (logic 1.145ns (34.940%)  route 2.132ns (65.060%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        2.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.072ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.890ns (routing 0.584ns, distribution 1.306ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
  -------------------------------------------------------------------    -------------------
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_STATUS_COMMON[11])
                                                      0.753     0.753 r  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/tx0_u_dac/STATUS_COMMON[11]
                         net (fo=1, routed)           1.658     2.411    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/dac0_common_stat[11]
    SLICE_X111Y115       LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.097     2.508 r  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_32/O
                         net (fo=1, routed)           0.044     2.552    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_32_n_0
    SLICE_X111Y115       LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.051     2.603 r  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_17/O
                         net (fo=1, routed)           0.143     2.746    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_17_n_0
    SLICE_X111Y112       LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.099     2.845 r  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_5/O
                         net (fo=1, routed)           0.215     3.060    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_5_n_0
    SLICE_X113Y110       LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.145     3.205 r  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_1/O
                         net (fo=1, routed)           0.072     3.277    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif_n_73
    SLICE_X113Y110       FDRE                                         r  project_1_i/usp_rf_data_converter_0_i/inst/IP2Bus_Data_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    project_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=9956, routed)        1.890     2.072    project_1_i/usp_rf_data_converter_0_i/inst/s_axi_aclk
    SLICE_X113Y110       FDRE                                         r  project_1_i/usp_rf_data_converter_0_i/inst/IP2Bus_Data_reg[11]/C

Slack:                    inf
  Source:                 project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
                            (rising edge-triggered cell HSDAC clocked by RFDAC0_CLK  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            project_1_i/usp_rf_data_converter_0_i/inst/IP2Bus_Data_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.267ns  (logic 1.298ns (39.731%)  route 1.969ns (60.269%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        2.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.071ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.889ns (routing 0.584ns, distribution 1.305ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
  -------------------------------------------------------------------    -------------------
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_STATUS_COMMON[13])
                                                      1.059     1.059 r  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/tx0_u_dac/STATUS_COMMON[13]
                         net (fo=1, routed)           1.644     2.703    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/dac0_common_stat[13]
    SLICE_X109Y115       LUT5 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.053     2.756 f  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_10/O
                         net (fo=1, routed)           0.042     2.798    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_10_n_0
    SLICE_X109Y115       LUT4 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.037     2.835 r  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_2/O
                         net (fo=1, routed)           0.224     3.059    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_2_n_0
    SLICE_X110Y112       LUT6 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.149     3.208 r  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_1/O
                         net (fo=1, routed)           0.059     3.267    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif_n_71
    SLICE_X110Y112       FDRE                                         r  project_1_i/usp_rf_data_converter_0_i/inst/IP2Bus_Data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    project_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=9956, routed)        1.889     2.071    project_1_i/usp_rf_data_converter_0_i/inst/s_axi_aclk
    SLICE_X110Y112       FDRE                                         r  project_1_i/usp_rf_data_converter_0_i/inst/IP2Bus_Data_reg[13]/C

Slack:                    inf
  Source:                 project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
                            (rising edge-triggered cell HSDAC clocked by RFDAC0_CLK  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            project_1_i/usp_rf_data_converter_0_i/inst/IP2Bus_Data_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.062ns  (logic 0.942ns (30.764%)  route 2.120ns (69.236%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        2.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.071ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.889ns (routing 0.584ns, distribution 1.305ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
  -------------------------------------------------------------------    -------------------
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_STATUS_COMMON[10])
                                                      0.753     0.753 r  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/tx0_u_dac/STATUS_COMMON[10]
                         net (fo=1, routed)           1.744     2.497    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/dac0_common_stat[10]
    SLICE_X111Y116       LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.050     2.547 f  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_6/O
                         net (fo=1, routed)           0.086     2.633    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_6_n_0
    SLICE_X110Y116       LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.051     2.684 r  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_2/O
                         net (fo=1, routed)           0.218     2.902    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_2_n_0
    SLICE_X110Y112       LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.088     2.990 r  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_1/O
                         net (fo=1, routed)           0.072     3.062    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif_n_74
    SLICE_X110Y112       FDRE                                         r  project_1_i/usp_rf_data_converter_0_i/inst/IP2Bus_Data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    project_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=9956, routed)        1.889     2.071    project_1_i/usp_rf_data_converter_0_i/inst/s_axi_aclk
    SLICE_X110Y112       FDRE                                         r  project_1_i/usp_rf_data_converter_0_i/inst/IP2Bus_Data_reg[10]/C

Slack:                    inf
  Source:                 project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
                            (rising edge-triggered cell HSDAC clocked by RFDAC0_CLK  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            project_1_i/usp_rf_data_converter_0_i/inst/IP2Bus_Data_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.794ns  (logic 0.813ns (29.098%)  route 1.981ns (70.902%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        2.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.062ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.880ns (routing 0.584ns, distribution 1.296ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
  -------------------------------------------------------------------    -------------------
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_STATUS_COMMON[9])
                                                      0.674     0.674 r  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/tx0_u_dac/STATUS_COMMON[9]
                         net (fo=1, routed)           1.620     2.294    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/dac0_common_stat[9]
    SLICE_X110Y116       LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.051     2.345 r  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_7/O
                         net (fo=1, routed)           0.040     2.385    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_7_n_0
    SLICE_X110Y116       LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.037     2.422 r  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_2/O
                         net (fo=1, routed)           0.255     2.677    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_2_n_0
    SLICE_X112Y109       LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.051     2.728 r  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_1/O
                         net (fo=1, routed)           0.066     2.794    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif_n_75
    SLICE_X112Y109       FDRE                                         r  project_1_i/usp_rf_data_converter_0_i/inst/IP2Bus_Data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    project_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=9956, routed)        1.880     2.062    project_1_i/usp_rf_data_converter_0_i/inst/s_axi_aclk
    SLICE_X112Y109       FDRE                                         r  project_1_i/usp_rf_data_converter_0_i/inst/IP2Bus_Data_reg[9]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
                            (rising edge-triggered cell HSDAC clocked by RFDAC0_CLK  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            project_1_i/usp_rf_data_converter_0_i/inst/IP2Bus_Data_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.391ns  (logic 0.396ns (28.469%)  route 0.995ns (71.531%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        1.452ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.452ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.305ns (routing 0.387ns, distribution 0.918ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
  -------------------------------------------------------------------    -------------------
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_STATUS_COMMON[9])
                                                      0.338     0.338 r  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/tx0_u_dac/STATUS_COMMON[9]
                         net (fo=1, routed)           0.815     1.153    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/dac0_common_stat[9]
    SLICE_X110Y116       LUT5 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.022     1.175 r  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_7/O
                         net (fo=1, routed)           0.023     1.198    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_7_n_0
    SLICE_X110Y116       LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.014     1.212 r  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_2/O
                         net (fo=1, routed)           0.133     1.345    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_2_n_0
    SLICE_X112Y109       LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.022     1.367 r  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_1/O
                         net (fo=1, routed)           0.024     1.391    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif_n_75
    SLICE_X112Y109       FDRE                                         r  project_1_i/usp_rf_data_converter_0_i/inst/IP2Bus_Data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    project_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=9956, routed)        1.305     1.452    project_1_i/usp_rf_data_converter_0_i/inst/s_axi_aclk
    SLICE_X112Y109       FDRE                                         r  project_1_i/usp_rf_data_converter_0_i/inst/IP2Bus_Data_reg[9]/C

Slack:                    inf
  Source:                 project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
                            (rising edge-triggered cell HSDAC clocked by RFDAC0_CLK  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            project_1_i/usp_rf_data_converter_0_i/inst/IP2Bus_Data_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.482ns  (logic 0.454ns (30.634%)  route 1.028ns (69.366%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        1.460ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.460ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.313ns (routing 0.387ns, distribution 0.926ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
  -------------------------------------------------------------------    -------------------
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_STATUS_COMMON[10])
                                                      0.375     0.375 r  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/tx0_u_dac/STATUS_COMMON[10]
                         net (fo=1, routed)           0.846     1.221    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/dac0_common_stat[10]
    SLICE_X111Y116       LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.022     1.243 f  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_6/O
                         net (fo=1, routed)           0.045     1.288    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_6_n_0
    SLICE_X110Y116       LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.022     1.310 r  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_2/O
                         net (fo=1, routed)           0.111     1.421    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_2_n_0
    SLICE_X110Y112       LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.035     1.456 r  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_1/O
                         net (fo=1, routed)           0.026     1.482    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif_n_74
    SLICE_X110Y112       FDRE                                         r  project_1_i/usp_rf_data_converter_0_i/inst/IP2Bus_Data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    project_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=9956, routed)        1.313     1.460    project_1_i/usp_rf_data_converter_0_i/inst/s_axi_aclk
    SLICE_X110Y112       FDRE                                         r  project_1_i/usp_rf_data_converter_0_i/inst/IP2Bus_Data_reg[10]/C

Slack:                    inf
  Source:                 project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
                            (rising edge-triggered cell HSDAC clocked by RFDAC0_CLK  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            project_1_i/usp_rf_data_converter_0_i/inst/IP2Bus_Data_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.603ns  (logic 0.621ns (38.740%)  route 0.982ns (61.260%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        1.460ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.460ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.313ns (routing 0.387ns, distribution 0.926ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
  -------------------------------------------------------------------    -------------------
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_STATUS_COMMON[13])
                                                      0.524     0.524 r  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/tx0_u_dac/STATUS_COMMON[13]
                         net (fo=1, routed)           0.822     1.346    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/dac0_common_stat[13]
    SLICE_X109Y115       LUT5 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.023     1.369 f  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_10/O
                         net (fo=1, routed)           0.024     1.393    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_10_n_0
    SLICE_X109Y115       LUT4 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.014     1.407 r  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_2/O
                         net (fo=1, routed)           0.115     1.522    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_2_n_0
    SLICE_X110Y112       LUT6 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.060     1.582 r  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_1/O
                         net (fo=1, routed)           0.021     1.603    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif_n_71
    SLICE_X110Y112       FDRE                                         r  project_1_i/usp_rf_data_converter_0_i/inst/IP2Bus_Data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    project_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=9956, routed)        1.313     1.460    project_1_i/usp_rf_data_converter_0_i/inst/s_axi_aclk
    SLICE_X110Y112       FDRE                                         r  project_1_i/usp_rf_data_converter_0_i/inst/IP2Bus_Data_reg[13]/C

Slack:                    inf
  Source:                 project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
                            (rising edge-triggered cell HSDAC clocked by RFDAC0_CLK  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            project_1_i/usp_rf_data_converter_0_i/inst/IP2Bus_Data_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.604ns  (logic 0.530ns (33.042%)  route 1.074ns (66.958%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        1.459ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.459ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.312ns (routing 0.387ns, distribution 0.925ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
  -------------------------------------------------------------------    -------------------
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_STATUS_COMMON[11])
                                                      0.367     0.367 r  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/tx0_u_dac/STATUS_COMMON[11]
                         net (fo=1, routed)           0.834     1.201    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/dac0_common_stat[11]
    SLICE_X111Y115       LUT5 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.040     1.241 r  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_32/O
                         net (fo=1, routed)           0.024     1.265    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_32_n_0
    SLICE_X111Y115       LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.023     1.288 r  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_17/O
                         net (fo=1, routed)           0.076     1.364    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_17_n_0
    SLICE_X111Y112       LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.041     1.405 r  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_5/O
                         net (fo=1, routed)           0.114     1.519    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_5_n_0
    SLICE_X113Y110       LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.059     1.578 r  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_1/O
                         net (fo=1, routed)           0.026     1.604    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif_n_73
    SLICE_X113Y110       FDRE                                         r  project_1_i/usp_rf_data_converter_0_i/inst/IP2Bus_Data_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    project_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=9956, routed)        1.312     1.459    project_1_i/usp_rf_data_converter_0_i/inst/s_axi_aclk
    SLICE_X113Y110       FDRE                                         r  project_1_i/usp_rf_data_converter_0_i/inst/IP2Bus_Data_reg[11]/C

Slack:                    inf
  Source:                 project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
                            (rising edge-triggered cell HSDAC clocked by RFDAC0_CLK  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            project_1_i/usp_rf_data_converter_0_i/inst/IP2Bus_Data_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.614ns  (logic 0.553ns (34.263%)  route 1.061ns (65.737%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        1.453ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.453ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.306ns (routing 0.387ns, distribution 0.919ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
  -------------------------------------------------------------------    -------------------
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_STATUS_COMMON[12])
                                                      0.386     0.386 r  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/tx0_u_dac/STATUS_COMMON[12]
                         net (fo=1, routed)           0.825     1.211    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/dac0_common_stat[12]
    SLICE_X110Y115       LUT5 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.051     1.262 f  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_46/O
                         net (fo=1, routed)           0.049     1.311    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_46_n_0
    SLICE_X110Y115       LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.041     1.352 f  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_22/O
                         net (fo=1, routed)           0.090     1.442    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_22_n_0
    SLICE_X111Y113       LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.040     1.482 r  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_5/O
                         net (fo=1, routed)           0.080     1.562    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_5_n_0
    SLICE_X111Y108       LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.035     1.597 r  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_1/O
                         net (fo=1, routed)           0.017     1.614    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif_n_72
    SLICE_X111Y108       FDRE                                         r  project_1_i/usp_rf_data_converter_0_i/inst/IP2Bus_Data_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    project_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=9956, routed)        1.306     1.453    project_1_i/usp_rf_data_converter_0_i/inst/s_axi_aclk
    SLICE_X111Y108       FDRE                                         r  project_1_i/usp_rf_data_converter_0_i/inst/IP2Bus_Data_reg[12]/C

Slack:                    inf
  Source:                 project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
                            (rising edge-triggered cell HSDAC clocked by RFDAC0_CLK  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            project_1_i/usp_rf_data_converter_0_i/inst/IP2Bus_Data_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.634ns  (logic 0.490ns (29.988%)  route 1.144ns (70.012%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        1.453ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.453ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.306ns (routing 0.387ns, distribution 0.919ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
  -------------------------------------------------------------------    -------------------
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_STATUS_COMMON[14])
                                                      0.398     0.398 r  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/tx0_u_dac/STATUS_COMMON[14]
                         net (fo=1, routed)           0.796     1.194    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/dac0_common_stat[14]
    SLICE_X109Y115       LUT5 (Prop_D6LUT_SLICEM_I4_O)
                                                      0.041     1.235 r  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_25/O
                         net (fo=1, routed)           0.083     1.318    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_25_n_0
    SLICE_X109Y114       LUT5 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.014     1.332 r  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_9/O
                         net (fo=1, routed)           0.090     1.422    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_9_n_0
    SLICE_X112Y112       LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.015     1.437 r  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_2/O
                         net (fo=1, routed)           0.159     1.596    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_2_n_0
    SLICE_X111Y105       LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.022     1.618 r  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_1/O
                         net (fo=1, routed)           0.016     1.634    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif_n_70
    SLICE_X111Y105       FDRE                                         r  project_1_i/usp_rf_data_converter_0_i/inst/IP2Bus_Data_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    project_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=9956, routed)        1.306     1.453    project_1_i/usp_rf_data_converter_0_i/inst/s_axi_aclk
    SLICE_X111Y105       FDRE                                         r  project_1_i/usp_rf_data_converter_0_i/inst/IP2Bus_Data_reg[14]/C

Slack:                    inf
  Source:                 project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
                            (rising edge-triggered cell HSDAC clocked by RFDAC0_CLK  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            project_1_i/usp_rf_data_converter_0_i/inst/IP2Bus_Data_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.699ns  (logic 0.557ns (32.784%)  route 1.142ns (67.216%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        1.456ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.456ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.309ns (routing 0.387ns, distribution 0.922ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
  -------------------------------------------------------------------    -------------------
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_STATUS_COMMON[8])
                                                      0.382     0.382 r  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/tx0_u_dac/STATUS_COMMON[8]
                         net (fo=1, routed)           0.801     1.183    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/dac0_common_stat[8]
    SLICE_X111Y115       LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.050     1.233 r  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_22/O
                         net (fo=1, routed)           0.105     1.338    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_22_n_0
    SLICE_X111Y115       LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.014     1.352 r  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_9/O
                         net (fo=1, routed)           0.083     1.435    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_9_n_0
    SLICE_X111Y109       LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.050     1.485 r  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_2/O
                         net (fo=1, routed)           0.132     1.617    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_2_n_0
    SLICE_X115Y110       LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.061     1.678 r  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_1/O
                         net (fo=1, routed)           0.021     1.699    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif_n_76
    SLICE_X115Y110       FDRE                                         r  project_1_i/usp_rf_data_converter_0_i/inst/IP2Bus_Data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    project_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=9956, routed)        1.309     1.456    project_1_i/usp_rf_data_converter_0_i/inst/s_axi_aclk
    SLICE_X115Y110       FDRE                                         r  project_1_i/usp_rf_data_converter_0_i/inst/IP2Bus_Data_reg[8]/C

Slack:                    inf
  Source:                 project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
                            (rising edge-triggered cell HSDAC clocked by RFDAC0_CLK  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            project_1_i/usp_rf_data_converter_0_i/inst/IP2Bus_Data_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.799ns  (logic 0.556ns (30.906%)  route 1.243ns (69.094%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        1.461ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.461ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.314ns (routing 0.387ns, distribution 0.927ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
  -------------------------------------------------------------------    -------------------
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_STATUS_COMMON[15])
                                                      0.413     0.413 r  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/tx0_u_dac/STATUS_COMMON[15]
                         net (fo=1, routed)           0.791     1.204    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/dac0_common_stat[15]
    SLICE_X110Y115       LUT5 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.022     1.226 r  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_43/O
                         net (fo=1, routed)           0.138     1.364    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_43_n_0
    SLICE_X109Y112       LUT5 (Prop_E6LUT_SLICEM_I2_O)
                                                      0.049     1.413 r  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_12/O
                         net (fo=1, routed)           0.126     1.539    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_12_n_0
    SLICE_X112Y112       LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.022     1.561 r  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_2/O
                         net (fo=1, routed)           0.162     1.723    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_2_n_0
    SLICE_X115Y104       LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.050     1.773 r  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_1/O
                         net (fo=1, routed)           0.026     1.799    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif_n_69
    SLICE_X115Y104       FDRE                                         r  project_1_i/usp_rf_data_converter_0_i/inst/IP2Bus_Data_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    project_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=9956, routed)        1.314     1.461    project_1_i/usp_rf_data_converter_0_i/inst/s_axi_aclk
    SLICE_X115Y104       FDRE                                         r  project_1_i/usp_rf_data_converter_0_i/inst/IP2Bus_Data_reg[15]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  RFDAC1_CLK
  To Clock:  clk_pl_0

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
                            (rising edge-triggered cell HSDAC clocked by RFDAC1_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/usp_rf_data_converter_0_i/inst/IP2Bus_Data_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.574ns  (logic 1.286ns (28.115%)  route 3.288ns (71.885%))
  Logic Levels:           5  (LUT4=1 LUT6=4)
  Clock Path Skew:        2.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.072ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.890ns (routing 0.584ns, distribution 1.306ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     0.000 r  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
  -------------------------------------------------------------------    -------------------
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_STATUS_COMMON[11])
                                                      0.753     0.753 r  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/tx1_u_dac/STATUS_COMMON[11]
                         net (fo=1, routed)           2.379     3.132    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/dac1_common_stat[11]
    SLICE_X116Y117       LUT4 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.123     3.255 f  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_36/O
                         net (fo=1, routed)           0.254     3.509    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_36_n_0
    SLICE_X113Y116       LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.123     3.632 r  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_29/O
                         net (fo=1, routed)           0.048     3.680    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_29_n_0
    SLICE_X113Y116       LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.053     3.733 r  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_16/O
                         net (fo=1, routed)           0.320     4.053    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_16_n_0
    SLICE_X111Y112       LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.089     4.142 r  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_5/O
                         net (fo=1, routed)           0.215     4.357    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_5_n_0
    SLICE_X113Y110       LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.145     4.502 r  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_1/O
                         net (fo=1, routed)           0.072     4.574    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif_n_73
    SLICE_X113Y110       FDRE                                         r  project_1_i/usp_rf_data_converter_0_i/inst/IP2Bus_Data_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    project_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=9956, routed)        1.890     2.072    project_1_i/usp_rf_data_converter_0_i/inst/s_axi_aclk
    SLICE_X113Y110       FDRE                                         r  project_1_i/usp_rf_data_converter_0_i/inst/IP2Bus_Data_reg[11]/C

Slack:                    inf
  Source:                 project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
                            (rising edge-triggered cell HSDAC clocked by RFDAC1_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/usp_rf_data_converter_0_i/inst/IP2Bus_Data_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.076ns  (logic 1.102ns (27.036%)  route 2.974ns (72.964%))
  Logic Levels:           5  (LUT4=1 LUT6=4)
  Clock Path Skew:        2.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.068ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.886ns (routing 0.584ns, distribution 1.302ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     0.000 r  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
  -------------------------------------------------------------------    -------------------
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_STATUS_COMMON[8])
                                                      0.731     0.731 r  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/tx1_u_dac/STATUS_COMMON[8]
                         net (fo=1, routed)           2.083     2.814    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/dac1_common_stat[8]
    SLICE_X116Y115       LUT4 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.036     2.850 f  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_33/O
                         net (fo=1, routed)           0.205     3.055    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_33_n_0
    SLICE_X114Y115       LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.050     3.105 r  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_19/O
                         net (fo=1, routed)           0.044     3.149    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_19_n_0
    SLICE_X114Y115       LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.097     3.246 r  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_8/O
                         net (fo=1, routed)           0.271     3.517    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_8_n_0
    SLICE_X111Y109       LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.036     3.553 r  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_2/O
                         net (fo=1, routed)           0.313     3.866    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_2_n_0
    SLICE_X115Y110       LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.152     4.018 r  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_1/O
                         net (fo=1, routed)           0.058     4.076    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif_n_76
    SLICE_X115Y110       FDRE                                         r  project_1_i/usp_rf_data_converter_0_i/inst/IP2Bus_Data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    project_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=9956, routed)        1.886     2.068    project_1_i/usp_rf_data_converter_0_i/inst/s_axi_aclk
    SLICE_X115Y110       FDRE                                         r  project_1_i/usp_rf_data_converter_0_i/inst/IP2Bus_Data_reg[8]/C

Slack:                    inf
  Source:                 project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
                            (rising edge-triggered cell HSDAC clocked by RFDAC1_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/usp_rf_data_converter_0_i/inst/IP2Bus_Data_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.982ns  (logic 1.116ns (28.026%)  route 2.866ns (71.974%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        2.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.062ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.880ns (routing 0.584ns, distribution 1.296ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     0.000 r  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
  -------------------------------------------------------------------    -------------------
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_STATUS_COMMON[9])
                                                      0.674     0.674 r  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/tx1_u_dac/STATUS_COMMON[9]
                         net (fo=1, routed)           2.121     2.795    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/dac1_common_stat[9]
    SLICE_X114Y114       LUT5 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.099     2.894 r  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_17/O
                         net (fo=1, routed)           0.098     2.992    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_17_n_0
    SLICE_X113Y114       LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.145     3.137 f  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_9/O
                         net (fo=1, routed)           0.203     3.340    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_9_n_0
    SLICE_X112Y117       LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.100     3.440 r  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_3/O
                         net (fo=1, routed)           0.378     3.818    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_3_n_0
    SLICE_X112Y109       LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.098     3.916 r  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_1/O
                         net (fo=1, routed)           0.066     3.982    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif_n_75
    SLICE_X112Y109       FDRE                                         r  project_1_i/usp_rf_data_converter_0_i/inst/IP2Bus_Data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    project_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=9956, routed)        1.880     2.062    project_1_i/usp_rf_data_converter_0_i/inst/s_axi_aclk
    SLICE_X112Y109       FDRE                                         r  project_1_i/usp_rf_data_converter_0_i/inst/IP2Bus_Data_reg[9]/C

Slack:                    inf
  Source:                 project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
                            (rising edge-triggered cell HSDAC clocked by RFDAC1_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/usp_rf_data_converter_0_i/inst/IP2Bus_Data_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.946ns  (logic 1.275ns (32.311%)  route 2.671ns (67.689%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        2.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.071ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.889ns (routing 0.584ns, distribution 1.305ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     0.000 r  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
  -------------------------------------------------------------------    -------------------
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_STATUS_COMMON[13])
                                                      1.059     1.059 r  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/tx1_u_dac/STATUS_COMMON[13]
                         net (fo=1, routed)           2.226     3.285    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/dac1_common_stat[13]
    SLICE_X112Y114       LUT5 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.088     3.373 r  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_25/O
                         net (fo=1, routed)           0.198     3.571    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_25_n_0
    SLICE_X112Y114       LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.039     3.610 f  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_11/O
                         net (fo=1, routed)           0.042     3.652    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_11_n_0
    SLICE_X112Y114       LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.037     3.689 r  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_3/O
                         net (fo=1, routed)           0.146     3.835    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_3_n_0
    SLICE_X110Y112       LUT6 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.052     3.887 r  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_1/O
                         net (fo=1, routed)           0.059     3.946    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif_n_71
    SLICE_X110Y112       FDRE                                         r  project_1_i/usp_rf_data_converter_0_i/inst/IP2Bus_Data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    project_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=9956, routed)        1.889     2.071    project_1_i/usp_rf_data_converter_0_i/inst/s_axi_aclk
    SLICE_X110Y112       FDRE                                         r  project_1_i/usp_rf_data_converter_0_i/inst/IP2Bus_Data_reg[13]/C

Slack:                    inf
  Source:                 project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
                            (rising edge-triggered cell HSDAC clocked by RFDAC1_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/usp_rf_data_converter_0_i/inst/IP2Bus_Data_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.866ns  (logic 1.209ns (31.273%)  route 2.657ns (68.727%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        2.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.070ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.888ns (routing 0.584ns, distribution 1.304ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     0.000 r  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
  -------------------------------------------------------------------    -------------------
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_STATUS_COMMON[15])
                                                      0.840     0.840 r  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/tx1_u_dac/STATUS_COMMON[15]
                         net (fo=1, routed)           2.084     2.924    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/dac1_common_stat[15]
    SLICE_X113Y112       LUT6 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.122     3.046 r  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_30/O
                         net (fo=1, routed)           0.038     3.084    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_30_n_0
    SLICE_X113Y112       LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.037     3.121 f  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_9/O
                         net (fo=1, routed)           0.098     3.219    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_9_n_0
    SLICE_X112Y112       LUT6 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.088     3.307 r  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_2/O
                         net (fo=1, routed)           0.365     3.672    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_2_n_0
    SLICE_X115Y104       LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.122     3.794 r  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_1/O
                         net (fo=1, routed)           0.072     3.866    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif_n_69
    SLICE_X115Y104       FDRE                                         r  project_1_i/usp_rf_data_converter_0_i/inst/IP2Bus_Data_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    project_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=9956, routed)        1.888     2.070    project_1_i/usp_rf_data_converter_0_i/inst/s_axi_aclk
    SLICE_X115Y104       FDRE                                         r  project_1_i/usp_rf_data_converter_0_i/inst/IP2Bus_Data_reg[15]/C

Slack:                    inf
  Source:                 project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
                            (rising edge-triggered cell HSDAC clocked by RFDAC1_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/usp_rf_data_converter_0_i/inst/IP2Bus_Data_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.762ns  (logic 1.164ns (30.941%)  route 2.598ns (69.059%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        2.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.063ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.881ns (routing 0.584ns, distribution 1.297ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     0.000 r  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
  -------------------------------------------------------------------    -------------------
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_STATUS_COMMON[14])
                                                      0.779     0.779 r  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/tx1_u_dac/STATUS_COMMON[14]
                         net (fo=1, routed)           2.148     2.927    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/dac1_common_stat[14]
    SLICE_X112Y112       LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.145     3.072 r  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_20/O
                         net (fo=1, routed)           0.039     3.111    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_20_n_0
    SLICE_X112Y112       LUT6 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.089     3.200 r  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_7/O
                         net (fo=1, routed)           0.048     3.248    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_7_n_0
    SLICE_X112Y112       LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.101     3.349 r  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_2/O
                         net (fo=1, routed)           0.314     3.663    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_2_n_0
    SLICE_X111Y105       LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.050     3.713 r  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_1/O
                         net (fo=1, routed)           0.049     3.762    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif_n_70
    SLICE_X111Y105       FDRE                                         r  project_1_i/usp_rf_data_converter_0_i/inst/IP2Bus_Data_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    project_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=9956, routed)        1.881     2.063    project_1_i/usp_rf_data_converter_0_i/inst/s_axi_aclk
    SLICE_X111Y105       FDRE                                         r  project_1_i/usp_rf_data_converter_0_i/inst/IP2Bus_Data_reg[14]/C

Slack:                    inf
  Source:                 project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
                            (rising edge-triggered cell HSDAC clocked by RFDAC1_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/usp_rf_data_converter_0_i/inst/IP2Bus_Data_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.532ns  (logic 1.144ns (32.390%)  route 2.388ns (67.610%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        2.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.062ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.880ns (routing 0.584ns, distribution 1.296ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     0.000 r  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
  -------------------------------------------------------------------    -------------------
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_STATUS_COMMON[12])
                                                      0.759     0.759 r  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/tx1_u_dac/STATUS_COMMON[12]
                         net (fo=1, routed)           2.106     2.865    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/dac1_common_stat[12]
    SLICE_X111Y113       LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.146     3.011 r  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_45/O
                         net (fo=1, routed)           0.043     3.054    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_45_n_0
    SLICE_X111Y113       LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.099     3.153 f  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_21/O
                         net (fo=1, routed)           0.038     3.191    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_21_n_0
    SLICE_X111Y113       LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.050     3.241 r  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_5/O
                         net (fo=1, routed)           0.150     3.391    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_5_n_0
    SLICE_X111Y108       LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.090     3.481 r  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_1/O
                         net (fo=1, routed)           0.051     3.532    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif_n_72
    SLICE_X111Y108       FDRE                                         r  project_1_i/usp_rf_data_converter_0_i/inst/IP2Bus_Data_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    project_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=9956, routed)        1.880     2.062    project_1_i/usp_rf_data_converter_0_i/inst/s_axi_aclk
    SLICE_X111Y108       FDRE                                         r  project_1_i/usp_rf_data_converter_0_i/inst/IP2Bus_Data_reg[12]/C

Slack:                    inf
  Source:                 project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
                            (rising edge-triggered cell HSDAC clocked by RFDAC1_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/usp_rf_data_converter_0_i/inst/IP2Bus_Data_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.445ns  (logic 0.988ns (28.679%)  route 2.457ns (71.321%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        2.071ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.071ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.889ns (routing 0.584ns, distribution 1.305ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     0.000 r  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
  -------------------------------------------------------------------    -------------------
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_STATUS_COMMON[10])
                                                      0.753     0.753 r  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/tx1_u_dac/STATUS_COMMON[10]
                         net (fo=1, routed)           2.008     2.761    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/dac1_common_stat[10]
    SLICE_X112Y117       LUT6 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.037     2.798 r  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_12/O
                         net (fo=1, routed)           0.046     2.844    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_12_n_0
    SLICE_X112Y117       LUT6 (Prop_A6LUT_SLICEM_I5_O)
                                                      0.053     2.897 r  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_3/O
                         net (fo=1, routed)           0.331     3.228    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_3_n_0
    SLICE_X110Y112       LUT6 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.145     3.373 r  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_1/O
                         net (fo=1, routed)           0.072     3.445    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif_n_74
    SLICE_X110Y112       FDRE                                         r  project_1_i/usp_rf_data_converter_0_i/inst/IP2Bus_Data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    project_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=9956, routed)        1.889     2.071    project_1_i/usp_rf_data_converter_0_i/inst/s_axi_aclk
    SLICE_X110Y112       FDRE                                         r  project_1_i/usp_rf_data_converter_0_i/inst/IP2Bus_Data_reg[10]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
                            (rising edge-triggered cell HSDAC clocked by RFDAC1_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/usp_rf_data_converter_0_i/inst/IP2Bus_Data_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.708ns  (logic 0.471ns (27.576%)  route 1.237ns (72.424%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        1.460ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.460ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.313ns (routing 0.387ns, distribution 0.926ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     0.000 r  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
  -------------------------------------------------------------------    -------------------
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_STATUS_COMMON[10])
                                                      0.375     0.375 r  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/tx1_u_dac/STATUS_COMMON[10]
                         net (fo=1, routed)           1.020     1.395    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/dac1_common_stat[10]
    SLICE_X112Y117       LUT6 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.014     1.409 r  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_12/O
                         net (fo=1, routed)           0.025     1.434    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_12_n_0
    SLICE_X112Y117       LUT6 (Prop_A6LUT_SLICEM_I5_O)
                                                      0.023     1.457 r  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_3/O
                         net (fo=1, routed)           0.166     1.623    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_3_n_0
    SLICE_X110Y112       LUT6 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.059     1.682 r  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[10]_i_1/O
                         net (fo=1, routed)           0.026     1.708    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif_n_74
    SLICE_X110Y112       FDRE                                         r  project_1_i/usp_rf_data_converter_0_i/inst/IP2Bus_Data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    project_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=9956, routed)        1.313     1.460    project_1_i/usp_rf_data_converter_0_i/inst/s_axi_aclk
    SLICE_X110Y112       FDRE                                         r  project_1_i/usp_rf_data_converter_0_i/inst/IP2Bus_Data_reg[10]/C

Slack:                    inf
  Source:                 project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
                            (rising edge-triggered cell HSDAC clocked by RFDAC1_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/usp_rf_data_converter_0_i/inst/IP2Bus_Data_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.746ns  (logic 0.543ns (31.100%)  route 1.203ns (68.900%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        1.453ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.453ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.306ns (routing 0.387ns, distribution 0.919ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     0.000 r  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
  -------------------------------------------------------------------    -------------------
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_STATUS_COMMON[12])
                                                      0.386     0.386 r  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/tx1_u_dac/STATUS_COMMON[12]
                         net (fo=1, routed)           1.062     1.448    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/dac1_common_stat[12]
    SLICE_X111Y113       LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.059     1.507 r  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_45/O
                         net (fo=1, routed)           0.023     1.530    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_45_n_0
    SLICE_X111Y113       LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.041     1.571 f  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_21/O
                         net (fo=1, routed)           0.021     1.592    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_21_n_0
    SLICE_X111Y113       LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.022     1.614 r  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_5/O
                         net (fo=1, routed)           0.080     1.694    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_5_n_0
    SLICE_X111Y108       LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.035     1.729 r  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[12]_i_1/O
                         net (fo=1, routed)           0.017     1.746    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif_n_72
    SLICE_X111Y108       FDRE                                         r  project_1_i/usp_rf_data_converter_0_i/inst/IP2Bus_Data_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    project_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=9956, routed)        1.306     1.453    project_1_i/usp_rf_data_converter_0_i/inst/s_axi_aclk
    SLICE_X111Y108       FDRE                                         r  project_1_i/usp_rf_data_converter_0_i/inst/IP2Bus_Data_reg[12]/C

Slack:                    inf
  Source:                 project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
                            (rising edge-triggered cell HSDAC clocked by RFDAC1_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/usp_rf_data_converter_0_i/inst/IP2Bus_Data_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.860ns  (logic 0.555ns (29.839%)  route 1.305ns (70.161%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        1.453ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.453ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.306ns (routing 0.387ns, distribution 0.919ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     0.000 r  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
  -------------------------------------------------------------------    -------------------
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_STATUS_COMMON[14])
                                                      0.398     0.398 r  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/tx1_u_dac/STATUS_COMMON[14]
                         net (fo=1, routed)           1.081     1.479    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/dac1_common_stat[14]
    SLICE_X112Y112       LUT6 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.059     1.538 r  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_20/O
                         net (fo=1, routed)           0.022     1.560    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_20_n_0
    SLICE_X112Y112       LUT6 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.035     1.595 r  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_7/O
                         net (fo=1, routed)           0.027     1.622    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_7_n_0
    SLICE_X112Y112       LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.041     1.663 r  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_2/O
                         net (fo=1, routed)           0.159     1.822    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_2_n_0
    SLICE_X111Y105       LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.022     1.844 r  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[14]_i_1/O
                         net (fo=1, routed)           0.016     1.860    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif_n_70
    SLICE_X111Y105       FDRE                                         r  project_1_i/usp_rf_data_converter_0_i/inst/IP2Bus_Data_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    project_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=9956, routed)        1.306     1.453    project_1_i/usp_rf_data_converter_0_i/inst/s_axi_aclk
    SLICE_X111Y105       FDRE                                         r  project_1_i/usp_rf_data_converter_0_i/inst/IP2Bus_Data_reg[14]/C

Slack:                    inf
  Source:                 project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
                            (rising edge-triggered cell HSDAC clocked by RFDAC1_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/usp_rf_data_converter_0_i/inst/IP2Bus_Data_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.875ns  (logic 0.562ns (29.973%)  route 1.313ns (70.027%))
  Logic Levels:           4  (LUT6=4)
  Clock Path Skew:        1.461ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.461ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.314ns (routing 0.387ns, distribution 0.927ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     0.000 r  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
  -------------------------------------------------------------------    -------------------
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_STATUS_COMMON[15])
                                                      0.413     0.413 r  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/tx1_u_dac/STATUS_COMMON[15]
                         net (fo=1, routed)           1.051     1.464    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/dac1_common_stat[15]
    SLICE_X113Y112       LUT6 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.050     1.514 r  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_30/O
                         net (fo=1, routed)           0.021     1.535    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_30_n_0
    SLICE_X113Y112       LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.014     1.549 f  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_9/O
                         net (fo=1, routed)           0.053     1.602    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_9_n_0
    SLICE_X112Y112       LUT6 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.035     1.637 r  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_2/O
                         net (fo=1, routed)           0.162     1.799    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_2_n_0
    SLICE_X115Y104       LUT6 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.050     1.849 r  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[15]_i_1/O
                         net (fo=1, routed)           0.026     1.875    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif_n_69
    SLICE_X115Y104       FDRE                                         r  project_1_i/usp_rf_data_converter_0_i/inst/IP2Bus_Data_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    project_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=9956, routed)        1.314     1.461    project_1_i/usp_rf_data_converter_0_i/inst/s_axi_aclk
    SLICE_X115Y104       FDRE                                         r  project_1_i/usp_rf_data_converter_0_i/inst/IP2Bus_Data_reg[15]/C

Slack:                    inf
  Source:                 project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
                            (rising edge-triggered cell HSDAC clocked by RFDAC1_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/usp_rf_data_converter_0_i/inst/IP2Bus_Data_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.938ns  (logic 0.518ns (26.729%)  route 1.420ns (73.271%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        1.452ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.452ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.305ns (routing 0.387ns, distribution 0.918ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     0.000 r  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
  -------------------------------------------------------------------    -------------------
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_STATUS_COMMON[9])
                                                      0.338     0.338 r  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/tx1_u_dac/STATUS_COMMON[9]
                         net (fo=1, routed)           1.068     1.406    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/dac1_common_stat[9]
    SLICE_X114Y114       LUT5 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.041     1.447 r  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_17/O
                         net (fo=1, routed)           0.051     1.498    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_17_n_0
    SLICE_X113Y114       LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.059     1.557 f  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_9/O
                         net (fo=1, routed)           0.106     1.663    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_9_n_0
    SLICE_X112Y117       LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.040     1.703 r  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_3/O
                         net (fo=1, routed)           0.171     1.874    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_3_n_0
    SLICE_X112Y109       LUT6 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.040     1.914 r  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[9]_i_1/O
                         net (fo=1, routed)           0.024     1.938    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif_n_75
    SLICE_X112Y109       FDRE                                         r  project_1_i/usp_rf_data_converter_0_i/inst/IP2Bus_Data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    project_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=9956, routed)        1.305     1.452    project_1_i/usp_rf_data_converter_0_i/inst/s_axi_aclk
    SLICE_X112Y109       FDRE                                         r  project_1_i/usp_rf_data_converter_0_i/inst/IP2Bus_Data_reg[9]/C

Slack:                    inf
  Source:                 project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
                            (rising edge-triggered cell HSDAC clocked by RFDAC1_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/usp_rf_data_converter_0_i/inst/IP2Bus_Data_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.952ns  (logic 0.610ns (31.250%)  route 1.342ns (68.750%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        1.460ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.460ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.313ns (routing 0.387ns, distribution 0.926ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     0.000 r  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
  -------------------------------------------------------------------    -------------------
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_STATUS_COMMON[13])
                                                      0.524     0.524 r  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/tx1_u_dac/STATUS_COMMON[13]
                         net (fo=1, routed)           1.118     1.642    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/dac1_common_stat[13]
    SLICE_X112Y114       LUT5 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.035     1.677 r  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_25/O
                         net (fo=1, routed)           0.103     1.780    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_25_n_0
    SLICE_X112Y114       LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.015     1.795 f  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_11/O
                         net (fo=1, routed)           0.024     1.819    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_11_n_0
    SLICE_X112Y114       LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.014     1.833 r  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_3/O
                         net (fo=1, routed)           0.076     1.909    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_3_n_0
    SLICE_X110Y112       LUT6 (Prop_B6LUT_SLICEM_I1_O)
                                                      0.022     1.931 r  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[13]_i_1/O
                         net (fo=1, routed)           0.021     1.952    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif_n_71
    SLICE_X110Y112       FDRE                                         r  project_1_i/usp_rf_data_converter_0_i/inst/IP2Bus_Data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    project_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=9956, routed)        1.313     1.460    project_1_i/usp_rf_data_converter_0_i/inst/s_axi_aclk
    SLICE_X110Y112       FDRE                                         r  project_1_i/usp_rf_data_converter_0_i/inst/IP2Bus_Data_reg[13]/C

Slack:                    inf
  Source:                 project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
                            (rising edge-triggered cell HSDAC clocked by RFDAC1_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/usp_rf_data_converter_0_i/inst/IP2Bus_Data_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.004ns  (logic 0.534ns (26.647%)  route 1.470ns (73.353%))
  Logic Levels:           5  (LUT4=1 LUT6=4)
  Clock Path Skew:        1.456ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.456ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.309ns (routing 0.387ns, distribution 0.922ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     0.000 r  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
  -------------------------------------------------------------------    -------------------
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_STATUS_COMMON[8])
                                                      0.382     0.382 r  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/tx1_u_dac/STATUS_COMMON[8]
                         net (fo=1, routed)           1.053     1.435    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/dac1_common_stat[8]
    SLICE_X116Y115       LUT4 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.014     1.449 f  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_33/O
                         net (fo=1, routed)           0.097     1.546    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_33_n_0
    SLICE_X114Y115       LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.022     1.568 r  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_19/O
                         net (fo=1, routed)           0.025     1.593    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_19_n_0
    SLICE_X114Y115       LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.040     1.633 r  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_8/O
                         net (fo=1, routed)           0.142     1.775    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_8_n_0
    SLICE_X111Y109       LUT6 (Prop_H6LUT_SLICEL_I4_O)
                                                      0.015     1.790 r  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_2/O
                         net (fo=1, routed)           0.132     1.922    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_2_n_0
    SLICE_X115Y110       LUT6 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.061     1.983 r  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[8]_i_1/O
                         net (fo=1, routed)           0.021     2.004    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif_n_76
    SLICE_X115Y110       FDRE                                         r  project_1_i/usp_rf_data_converter_0_i/inst/IP2Bus_Data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    project_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=9956, routed)        1.309     1.456    project_1_i/usp_rf_data_converter_0_i/inst/s_axi_aclk
    SLICE_X115Y110       FDRE                                         r  project_1_i/usp_rf_data_converter_0_i/inst/IP2Bus_Data_reg[8]/C

Slack:                    inf
  Source:                 project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
                            (rising edge-triggered cell HSDAC clocked by RFDAC1_CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/usp_rf_data_converter_0_i/inst/IP2Bus_Data_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.227ns  (logic 0.584ns (26.224%)  route 1.643ns (73.776%))
  Logic Levels:           5  (LUT4=1 LUT6=4)
  Clock Path Skew:        1.459ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.459ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.312ns (routing 0.387ns, distribution 0.925ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC1_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y1           HSDAC                        0.000     0.000 r  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/tx1_u_dac/INTERNAL_FBRC_MUX
  -------------------------------------------------------------------    -------------------
    HSDAC_X0Y1           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_STATUS_COMMON[11])
                                                      0.367     0.367 r  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/tx1_u_dac/STATUS_COMMON[11]
                         net (fo=1, routed)           1.204     1.571    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/dac1_common_stat[11]
    SLICE_X116Y117       LUT4 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.050     1.621 f  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_36/O
                         net (fo=1, routed)           0.124     1.745    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_36_n_0
    SLICE_X113Y116       LUT6 (Prop_G6LUT_SLICEM_I4_O)
                                                      0.050     1.795 r  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_29/O
                         net (fo=1, routed)           0.027     1.822    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_29_n_0
    SLICE_X113Y116       LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.023     1.845 r  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_16/O
                         net (fo=1, routed)           0.148     1.993    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_16_n_0
    SLICE_X111Y112       LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.035     2.028 r  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_5/O
                         net (fo=1, routed)           0.114     2.142    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_5_n_0
    SLICE_X113Y110       LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.059     2.201 r  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[11]_i_1/O
                         net (fo=1, routed)           0.026     2.227    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif_n_73
    SLICE_X113Y110       FDRE                                         r  project_1_i/usp_rf_data_converter_0_i/inst/IP2Bus_Data_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    project_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=9956, routed)        1.312     1.459    project_1_i/usp_rf_data_converter_0_i/inst/s_axi_aclk
    SLICE_X113Y110       FDRE                                         r  project_1_i/usp_rf_data_converter_0_i/inst/IP2Bus_Data_reg[11]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out3_project_1_clk_wiz_0
  To Clock:  clk_pl_0

Max Delay           213 Endpoints
Min Delay           233 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 project_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.795ns  (logic 0.171ns (6.118%)  route 2.624ns (93.882%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -2.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    4.053ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.300ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.441ns
    Phase Error              (PE):    0.077ns
  Clock Net Delay (Source):      2.695ns (routing 1.082ns, distribution 1.613ns)
  Clock Net Delay (Destination): 1.831ns (routing 0.584ns, distribution 1.247ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.100     0.100    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     0.762 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.812    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.812 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.209    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     1.082 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.248     1.330    project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.358 r  project_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6457, routed)        2.695     4.053    project_1_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X36Y177        FDRE                                         r  project_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y177        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     4.134 r  project_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=383, routed)         1.850     5.984    project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/m_axi_aresetn
    SLICE_X27Y26         LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.090     6.074 f  project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi_i_1/O
                         net (fo=20, routed)          0.774     6.848    project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X26Y8          FDPE                                         f  project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    project_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=9956, routed)        1.831     2.013    project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X26Y8          FDPE                                         r  project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 project_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.795ns  (logic 0.171ns (6.118%)  route 2.624ns (93.882%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -2.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    4.053ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.300ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.441ns
    Phase Error              (PE):    0.077ns
  Clock Net Delay (Source):      2.695ns (routing 1.082ns, distribution 1.613ns)
  Clock Net Delay (Destination): 1.831ns (routing 0.584ns, distribution 1.247ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.100     0.100    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     0.762 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.812    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.812 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.209    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     1.082 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.248     1.330    project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.358 r  project_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6457, routed)        2.695     4.053    project_1_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X36Y177        FDRE                                         r  project_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y177        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     4.134 r  project_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=383, routed)         1.850     5.984    project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/m_axi_aresetn
    SLICE_X27Y26         LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.090     6.074 f  project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi_i_1/O
                         net (fo=20, routed)          0.774     6.848    project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X26Y8          FDPE                                         f  project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    project_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=9956, routed)        1.831     2.013    project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X26Y8          FDPE                                         r  project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 project_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.678ns  (logic 0.171ns (6.385%)  route 2.507ns (93.615%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -2.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    4.053ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.300ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.441ns
    Phase Error              (PE):    0.077ns
  Clock Net Delay (Source):      2.695ns (routing 1.082ns, distribution 1.613ns)
  Clock Net Delay (Destination): 1.826ns (routing 0.584ns, distribution 1.242ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.100     0.100    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     0.762 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.812    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.812 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.209    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     1.082 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.248     1.330    project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.358 r  project_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6457, routed)        2.695     4.053    project_1_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X36Y177        FDRE                                         r  project_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y177        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     4.134 r  project_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=383, routed)         1.850     5.984    project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/m_axi_aresetn
    SLICE_X27Y26         LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.090     6.074 f  project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi_i_1/O
                         net (fo=20, routed)          0.657     6.731    project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/src_arst
    SLICE_X26Y15         FDPE                                         f  project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    project_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=9956, routed)        1.826     2.008    project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X26Y15         FDPE                                         r  project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 project_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.678ns  (logic 0.171ns (6.385%)  route 2.507ns (93.615%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -2.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    4.053ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.300ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.441ns
    Phase Error              (PE):    0.077ns
  Clock Net Delay (Source):      2.695ns (routing 1.082ns, distribution 1.613ns)
  Clock Net Delay (Destination): 1.826ns (routing 0.584ns, distribution 1.242ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.100     0.100    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     0.762 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.812    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.812 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.209    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     1.082 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.248     1.330    project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.358 r  project_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6457, routed)        2.695     4.053    project_1_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X36Y177        FDRE                                         r  project_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y177        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     4.134 r  project_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=383, routed)         1.850     5.984    project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/m_axi_aresetn
    SLICE_X27Y26         LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.090     6.074 f  project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi_i_1/O
                         net (fo=20, routed)          0.657     6.731    project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/src_arst
    SLICE_X26Y15         FDPE                                         f  project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    project_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=9956, routed)        1.826     2.008    project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X26Y15         FDPE                                         r  project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 project_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.678ns  (logic 0.171ns (6.385%)  route 2.507ns (93.615%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -2.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    4.053ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.300ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.441ns
    Phase Error              (PE):    0.077ns
  Clock Net Delay (Source):      2.695ns (routing 1.082ns, distribution 1.613ns)
  Clock Net Delay (Destination): 1.826ns (routing 0.584ns, distribution 1.242ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.100     0.100    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     0.762 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.812    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.812 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.209    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     1.082 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.248     1.330    project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.358 r  project_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6457, routed)        2.695     4.053    project_1_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X36Y177        FDRE                                         r  project_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y177        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     4.134 r  project_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=383, routed)         1.850     5.984    project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/m_axi_aresetn
    SLICE_X27Y26         LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.090     6.074 f  project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi_i_1/O
                         net (fo=20, routed)          0.657     6.731    project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X26Y15         FDPE                                         f  project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    project_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=9956, routed)        1.826     2.008    project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X26Y15         FDPE                                         r  project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 project_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.678ns  (logic 0.171ns (6.385%)  route 2.507ns (93.615%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -2.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    4.053ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.300ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.441ns
    Phase Error              (PE):    0.077ns
  Clock Net Delay (Source):      2.695ns (routing 1.082ns, distribution 1.613ns)
  Clock Net Delay (Destination): 1.826ns (routing 0.584ns, distribution 1.242ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.100     0.100    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     0.762 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.812    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.812 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.209    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     1.082 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.248     1.330    project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.358 r  project_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6457, routed)        2.695     4.053    project_1_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X36Y177        FDRE                                         r  project_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y177        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     4.134 r  project_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=383, routed)         1.850     5.984    project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/m_axi_aresetn
    SLICE_X27Y26         LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.090     6.074 f  project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi_i_1/O
                         net (fo=20, routed)          0.657     6.731    project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/src_arst
    SLICE_X26Y15         FDPE                                         f  project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    project_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=9956, routed)        1.826     2.008    project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/dest_clk
    SLICE_X26Y15         FDPE                                         r  project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 project_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/usp_rf_data_converter_0_i/inst/cdc_adc0_clk_valid_i/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.756ns  (logic 0.079ns (2.866%)  route 2.677ns (97.134%))
  Logic Levels:           0  
  Clock Path Skew:        -1.923ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    3.969ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.300ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.441ns
    Phase Error              (PE):    0.077ns
  Clock Net Delay (Source):      2.611ns (routing 1.082ns, distribution 1.529ns)
  Clock Net Delay (Destination): 1.864ns (routing 0.584ns, distribution 1.280ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.100     0.100    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     0.762 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.812    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.812 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.209    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     1.082 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.248     1.330    project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.358 r  project_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6457, routed)        2.611     3.969    project_1_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X43Y176        FDRE                                         r  project_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y176        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     4.048 r  project_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2, routed)           2.677     6.725    project_1_i/usp_rf_data_converter_0_i/inst/cdc_adc0_clk_valid_i/src_in
    SLICE_X109Y136       FDRE                                         r  project_1_i/usp_rf_data_converter_0_i/inst/cdc_adc0_clk_valid_i/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    project_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=9956, routed)        1.864     2.046    project_1_i/usp_rf_data_converter_0_i/inst/cdc_adc0_clk_valid_i/dest_clk
    SLICE_X109Y136       FDRE                                         r  project_1_i/usp_rf_data_converter_0_i/inst/cdc_adc0_clk_valid_i/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 project_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.581ns  (logic 0.171ns (6.625%)  route 2.410ns (93.375%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -2.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    4.053ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.300ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.441ns
    Phase Error              (PE):    0.077ns
  Clock Net Delay (Source):      2.695ns (routing 1.082ns, distribution 1.613ns)
  Clock Net Delay (Destination): 1.831ns (routing 0.584ns, distribution 1.247ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.100     0.100    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     0.762 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.812    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.812 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.209    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     1.082 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.248     1.330    project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.358 r  project_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6457, routed)        2.695     4.053    project_1_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X36Y177        FDRE                                         r  project_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y177        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     4.134 r  project_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=383, routed)         1.850     5.984    project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/m_axi_aresetn
    SLICE_X27Y26         LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.090     6.074 f  project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi_i_1/O
                         net (fo=20, routed)          0.560     6.634    project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/src_arst
    SLICE_X26Y14         FDPE                                         f  project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    project_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=9956, routed)        1.831     2.013    project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X26Y14         FDPE                                         r  project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[0]/C

Slack:                    inf
  Source:                 project_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/PRE
                            (recovery check against rising-edge clock clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        2.581ns  (logic 0.171ns (6.625%)  route 2.410ns (93.375%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -2.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    4.053ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.300ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.441ns
    Phase Error              (PE):    0.077ns
  Clock Net Delay (Source):      2.695ns (routing 1.082ns, distribution 1.613ns)
  Clock Net Delay (Destination): 1.831ns (routing 0.584ns, distribution 1.247ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.100     0.100    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     0.762 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.812    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.812 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.209    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     1.082 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.248     1.330    project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.358 r  project_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6457, routed)        2.695     4.053    project_1_i/rst_clk_wiz_100M/U0/slowest_sync_clk
    SLICE_X36Y177        FDRE                                         r  project_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y177        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     4.134 r  project_1_i/rst_clk_wiz_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].FDRE_BSR_N/Q
                         net (fo=383, routed)         1.850     5.984    project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/m_axi_aresetn
    SLICE_X27Y26         LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.090     6.074 f  project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi_i_1/O
                         net (fo=20, routed)          0.560     6.634    project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/src_arst
    SLICE_X26Y14         FDPE                                         f  project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    project_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=9956, routed)        1.831     2.013    project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X26Y14         FDPE                                         r  project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C

Slack:                    inf
  Source:                 project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/dac00_dg_init_3_0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/slv_rdata_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.493ns  (logic 0.387ns (15.521%)  route 2.106ns (84.479%))
  Logic Levels:           5  (LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -2.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.081ns
    Source Clock Delay      (SCD):    4.098ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.300ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.441ns
    Phase Error              (PE):    0.077ns
  Clock Net Delay (Source):      2.740ns (routing 1.082ns, distribution 1.658ns)
  Clock Net Delay (Destination): 1.899ns (routing 0.584ns, distribution 1.315ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.100     0.100    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     0.762 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.812    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.812 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.209    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     1.082 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.248     1.330    project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.358 r  project_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6457, routed)        2.740     4.098    project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/m0_axis_clock
    SLICE_X110Y238       FDRE                                         r  project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/dac00_dg_init_3_0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y238       FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.079     4.177 r  project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/dac00_dg_init_3_0_reg[0]/Q
                         net (fo=2, routed)           1.155     5.332    project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/dac00_dg_init_0[48]
    SLICE_X106Y236       LUT6 (Prop_A6LUT_SLICEL_I5_O)
                                                      0.098     5.430 r  project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/slv_rdata[0]_i_41/O
                         net (fo=1, routed)           0.009     5.439    project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/slv_rdata[0]_i_41_n_0
    SLICE_X106Y236       MUXF7 (Prop_F7MUX_AB_SLICEL_I1_O)
                                                      0.057     5.496 r  project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/slv_rdata_reg[0]_i_25/O
                         net (fo=1, routed)           0.000     5.496    project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/slv_rdata_reg[0]_i_25_n_0
    SLICE_X106Y236       MUXF8 (Prop_F8MUX_BOT_SLICEL_I1_O)
                                                      0.026     5.522 r  project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/slv_rdata_reg[0]_i_13/O
                         net (fo=1, routed)           0.563     6.085    project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/slv_rdata_reg[0]_i_13_n_0
    SLICE_X110Y238       LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.039     6.124 r  project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/slv_rdata[0]_i_4/O
                         net (fo=1, routed)           0.312     6.436    project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/slv_rdata[0]_i_4_n_0
    SLICE_X109Y224       LUT6 (Prop_F6LUT_SLICEM_I4_O)
                                                      0.088     6.524 r  project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/slv_rdata[0]_i_1/O
                         net (fo=1, routed)           0.067     6.591    project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/slv_rdata[0]_i_1_n_0
    SLICE_X109Y224       FDRE                                         r  project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/slv_rdata_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    project_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=9956, routed)        1.899     2.081    project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/s_axi_aclk
    SLICE_X109Y224       FDRE                                         r  project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/slv_rdata_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.098ns  (logic 0.039ns (39.796%)  route 0.059ns (60.204%))
  Logic Levels:           0  
  Clock Path Skew:        -1.129ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.417ns
    Source Clock Delay      (SCD):    2.546ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.300ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.441ns
    Phase Error              (PE):    0.077ns
  Clock Net Delay (Source):      1.502ns (routing 0.596ns, distribution 0.906ns)
  Clock Net Delay (Destination): 1.270ns (routing 0.387ns, distribution 0.883ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.079     0.079    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.328     0.407 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.447    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.447 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.650    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     0.880 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.147     1.027    project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.044 r  project_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6457, routed)        1.502     2.546    project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X26Y28         FDRE                                         r  project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y28         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     2.585 r  project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.059     2.644    project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X26Y28         FDRE                                         r  project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    project_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=9956, routed)        1.270     1.417    project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X26Y28         FDRE                                         r  project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C

Slack:                    inf
  Source:                 project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.089ns  (logic 0.039ns (43.820%)  route 0.050ns (56.180%))
  Logic Levels:           0  
  Clock Path Skew:        -1.127ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.429ns
    Source Clock Delay      (SCD):    2.557ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.300ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.441ns
    Phase Error              (PE):    0.077ns
  Clock Net Delay (Source):      1.513ns (routing 0.596ns, distribution 0.917ns)
  Clock Net Delay (Destination): 1.282ns (routing 0.387ns, distribution 0.895ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.079     0.079    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.328     0.407 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.447    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.447 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.650    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     0.880 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.147     1.027    project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.044 r  project_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6457, routed)        1.513     2.557    project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X25Y18         FDRE                                         r  project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y18         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     2.596 r  project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.050     2.646    project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X25Y18         FDRE                                         r  project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    project_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=9956, routed)        1.282     1.429    project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X25Y18         FDRE                                         r  project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C

Slack:                    inf
  Source:                 project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.100ns  (logic 0.039ns (39.000%)  route 0.061ns (61.000%))
  Logic Levels:           0  
  Clock Path Skew:        -1.117ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.437ns
    Source Clock Delay      (SCD):    2.555ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.300ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.441ns
    Phase Error              (PE):    0.077ns
  Clock Net Delay (Source):      1.511ns (routing 0.596ns, distribution 0.915ns)
  Clock Net Delay (Destination): 1.290ns (routing 0.387ns, distribution 0.903ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.079     0.079    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.328     0.407 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.447    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.447 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.650    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     0.880 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.147     1.027    project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.044 r  project_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6457, routed)        1.511     2.555    project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X24Y19         FDRE                                         r  project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y19         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     2.594 r  project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.061     2.655    project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[2]
    SLICE_X24Y19         FDRE                                         r  project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    project_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=9956, routed)        1.290     1.437    project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X24Y19         FDRE                                         r  project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grdch2.axi_rdch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C

Slack:                    inf
  Source:                 project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.105ns  (logic 0.041ns (38.912%)  route 0.064ns (61.088%))
  Logic Levels:           0  
  Clock Path Skew:        -1.129ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.422ns
    Source Clock Delay      (SCD):    2.551ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.300ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.441ns
    Phase Error              (PE):    0.077ns
  Clock Net Delay (Source):      1.508ns (routing 0.596ns, distribution 0.912ns)
  Clock Net Delay (Destination): 1.275ns (routing 0.387ns, distribution 0.888ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.079     0.079    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.328     0.407 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.447    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.447 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.650    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     0.880 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.147     1.027    project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.044 r  project_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6457, routed)        1.508     2.551    project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/m_aclk
    SLICE_X26Y26         FDPE                                         r  project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y26         FDPE (Prop_DFF2_SLICEL_C_Q)
                                                      0.041     2.592 r  project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          0.064     2.657    project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/src_in
    SLICE_X26Y27         FDRE                                         r  project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    project_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=9956, routed)        1.275     1.422    project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/dest_clk
    SLICE_X26Y27         FDRE                                         r  project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.109ns  (logic 0.041ns (37.489%)  route 0.068ns (62.511%))
  Logic Levels:           0  
  Clock Path Skew:        -1.127ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.429ns
    Source Clock Delay      (SCD):    2.556ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.300ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.441ns
    Phase Error              (PE):    0.077ns
  Clock Net Delay (Source):      1.513ns (routing 0.596ns, distribution 0.917ns)
  Clock Net Delay (Destination): 1.282ns (routing 0.387ns, distribution 0.895ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.079     0.079    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.328     0.407 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.447    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.447 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.650    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     0.880 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.147     1.027    project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.044 r  project_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6457, routed)        1.513     2.556    project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/m_aclk
    SLICE_X27Y21         FDPE                                         r  project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y21         FDPE (Prop_DFF2_SLICEM_C_Q)
                                                      0.041     2.597 r  project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=21, routed)          0.068     2.666    project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/src_in
    SLICE_X27Y20         FDRE                                         r  project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    project_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=9956, routed)        1.282     1.429    project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/dest_clk
    SLICE_X27Y20         FDRE                                         r  project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.108ns  (logic 0.041ns (37.919%)  route 0.067ns (62.081%))
  Logic Levels:           0  
  Clock Path Skew:        -1.127ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.433ns
    Source Clock Delay      (SCD):    2.560ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.300ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.441ns
    Phase Error              (PE):    0.077ns
  Clock Net Delay (Source):      1.517ns (routing 0.596ns, distribution 0.921ns)
  Clock Net Delay (Destination): 1.286ns (routing 0.387ns, distribution 0.899ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.079     0.079    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.328     0.407 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.447    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.447 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.650    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     0.880 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.147     1.027    project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.044 r  project_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6457, routed)        1.517     2.560    project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/m_aclk
    SLICE_X27Y13         FDPE                                         r  project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y13         FDPE (Prop_DFF2_SLICEM_C_Q)
                                                      0.041     2.601 r  project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=15, routed)          0.067     2.668    project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/src_in
    SLICE_X27Y12         FDRE                                         r  project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    project_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=9956, routed)        1.286     1.433    project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/dest_clk
    SLICE_X27Y12         FDRE                                         r  project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.121ns  (logic 0.038ns (31.405%)  route 0.083ns (68.595%))
  Logic Levels:           0  
  Clock Path Skew:        -1.129ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.431ns
    Source Clock Delay      (SCD):    2.560ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.300ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.441ns
    Phase Error              (PE):    0.077ns
  Clock Net Delay (Source):      1.516ns (routing 0.596ns, distribution 0.920ns)
  Clock Net Delay (Destination): 1.284ns (routing 0.387ns, distribution 0.897ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.079     0.079    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.328     0.407 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.447    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.447 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.650    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     0.880 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.147     1.027    project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.044 r  project_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6457, routed)        1.516     2.560    project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X24Y10         FDRE                                         r  project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y10         FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     2.598 r  project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, routed)           0.083     2.681    project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X24Y10         FDRE                                         r  project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    project_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=9956, routed)        1.284     1.431    project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X24Y10         FDRE                                         r  project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/C

Slack:                    inf
  Source:                 project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.121ns  (logic 0.039ns (32.231%)  route 0.082ns (67.769%))
  Logic Levels:           0  
  Clock Path Skew:        -1.128ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.432ns
    Source Clock Delay      (SCD):    2.560ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.300ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.441ns
    Phase Error              (PE):    0.077ns
  Clock Net Delay (Source):      1.517ns (routing 0.596ns, distribution 0.921ns)
  Clock Net Delay (Destination): 1.285ns (routing 0.387ns, distribution 0.898ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.079     0.079    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.328     0.407 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.447    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.447 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.650    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     0.880 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.147     1.027    project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.044 r  project_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6457, routed)        1.517     2.560    project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_clk
    SLICE_X25Y11         FDRE                                         r  project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y11         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     2.599 r  project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[2]/Q
                         net (fo=1, routed)           0.082     2.681    project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[2]
    SLICE_X25Y11         FDRE                                         r  project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    project_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=9956, routed)        1.285     1.432    project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X25Y11         FDRE                                         r  project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C

Slack:                    inf
  Source:                 project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/clk2_ready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/drp_2_axi_in_progress_i/cdc_i/syncstages_ff_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.142ns  (logic 0.039ns (27.447%)  route 0.103ns (72.553%))
  Logic Levels:           0  
  Clock Path Skew:        -1.068ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.473ns
    Source Clock Delay      (SCD):    2.540ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.300ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.441ns
    Phase Error              (PE):    0.077ns
  Clock Net Delay (Source):      1.497ns (routing 0.596ns, distribution 0.901ns)
  Clock Net Delay (Destination): 1.326ns (routing 0.387ns, distribution 0.939ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.079     0.079    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.328     0.407 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.447    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.447 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.650    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     0.880 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.147     1.027    project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.044 r  project_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6457, routed)        1.497     2.540    project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/m0_axis_clock
    SLICE_X111Y187       FDRE                                         r  project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/clk2_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y187       FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     2.579 r  project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/clk2_ready_reg/Q
                         net (fo=2, routed)           0.103     2.682    project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/drp_2_axi_in_progress_i/cdc_i/src_in
    SLICE_X111Y185       FDRE                                         r  project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/drp_2_axi_in_progress_i/cdc_i/syncstages_ff_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    project_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=9956, routed)        1.326     1.473    project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/drp_2_axi_in_progress_i/cdc_i/dest_clk
    SLICE_X111Y185       FDRE                                         r  project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac0_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/drp_2_axi_in_progress_i/cdc_i/syncstages_ff_reg[0]/C

Slack:                    inf
  Source:                 project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.126ns  (logic 0.039ns (30.952%)  route 0.087ns (69.048%))
  Logic Levels:           0  
  Clock Path Skew:        -1.122ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.438ns
    Source Clock Delay      (SCD):    2.560ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.300ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.441ns
    Phase Error              (PE):    0.077ns
  Clock Net Delay (Source):      1.517ns (routing 0.596ns, distribution 0.921ns)
  Clock Net Delay (Destination): 1.291ns (routing 0.387ns, distribution 0.904ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.079     0.079    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.328     0.407 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.447    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.447 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.650    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     0.880 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.147     1.027    project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.044 r  project_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6457, routed)        1.517     2.560    project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_clk
    SLICE_X24Y15         FDRE                                         r  project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y15         FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     2.599 r  project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[0]/Q
                         net (fo=1, routed)           0.087     2.686    project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[0]
    SLICE_X24Y16         FDRE                                         r  project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    project_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=9956, routed)        1.291     1.438    project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X24Y16         FDRE                                         r  project_1_i/zynq_ultra_ps_e_0_axi_periph/s00_couplers/auto_cc/inst/gen_clock_conv.gen_async_conv.asyncfifo_axi/inst_fifo_gen/gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][0]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Max Delay          8590 Endpoints
Min Delay          8590 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/dac32_dg_init_8_0_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.554ns  (logic 0.318ns (6.983%)  route 4.236ns (93.017%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.235ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.068ns
    Source Clock Delay      (SCD):    2.303ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.077ns (routing 0.645ns, distribution 1.432ns)
  Clock Net Delay (Destination): 1.886ns (routing 0.584ns, distribution 1.302ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    project_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=9956, routed)        2.077     2.303    project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/s_axi_aclk
    SLICE_X110Y156       FDRE                                         r  project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y156       FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     2.381 f  project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[10]/Q
                         net (fo=5, routed)           0.565     2.946    project_1_i/dac_source_i/inst/slv_addr[10]
    SLICE_X109Y195       LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.101     3.047 f  project_1_i/dac_source_i/inst/dac00_dg_enable_0[15]_i_3/O
                         net (fo=177, routed)         1.956     5.003    project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/dac30_dg_inc_0_reg[0]
    SLICE_X111Y200       LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.050     5.053 r  project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/dac02_dg_init_8_0[15]_i_2/O
                         net (fo=4, routed)           0.215     5.268    project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/dac32_dg_init_8_0_reg[0]
    SLICE_X111Y192       LUT3 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.089     5.357 r  project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/dac32_dg_init_8_0[15]_i_1/O
                         net (fo=16, routed)          1.499     6.857    project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i_n_45
    SLICE_X104Y186       FDRE                                         r  project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/dac32_dg_init_8_0_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    project_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=9956, routed)        1.886     2.068    project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/s_axi_aclk
    SLICE_X104Y186       FDRE                                         r  project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/dac32_dg_init_8_0_reg[4]/C

Slack:                    inf
  Source:                 project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/dac32_dg_init_8_0_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.513ns  (logic 0.318ns (7.047%)  route 4.195ns (92.953%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    2.303ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.077ns (routing 0.645ns, distribution 1.432ns)
  Clock Net Delay (Destination): 1.868ns (routing 0.584ns, distribution 1.284ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    project_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=9956, routed)        2.077     2.303    project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/s_axi_aclk
    SLICE_X110Y156       FDRE                                         r  project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y156       FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     2.381 f  project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[10]/Q
                         net (fo=5, routed)           0.565     2.946    project_1_i/dac_source_i/inst/slv_addr[10]
    SLICE_X109Y195       LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.101     3.047 f  project_1_i/dac_source_i/inst/dac00_dg_enable_0[15]_i_3/O
                         net (fo=177, routed)         1.956     5.003    project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/dac30_dg_inc_0_reg[0]
    SLICE_X111Y200       LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.050     5.053 r  project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/dac02_dg_init_8_0[15]_i_2/O
                         net (fo=4, routed)           0.215     5.268    project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/dac32_dg_init_8_0_reg[0]
    SLICE_X111Y192       LUT3 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.089     5.357 r  project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/dac32_dg_init_8_0[15]_i_1/O
                         net (fo=16, routed)          1.458     6.816    project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i_n_45
    SLICE_X99Y186        FDRE                                         r  project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/dac32_dg_init_8_0_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    project_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=9956, routed)        1.868     2.050    project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/s_axi_aclk
    SLICE_X99Y186        FDRE                                         r  project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/dac32_dg_init_8_0_reg[11]/C

Slack:                    inf
  Source:                 project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/dac32_dg_init_8_0_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.427ns  (logic 0.318ns (7.183%)  route 4.109ns (92.817%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.248ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    2.303ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.077ns (routing 0.645ns, distribution 1.432ns)
  Clock Net Delay (Destination): 1.873ns (routing 0.584ns, distribution 1.289ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    project_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=9956, routed)        2.077     2.303    project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/s_axi_aclk
    SLICE_X110Y156       FDRE                                         r  project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y156       FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     2.381 f  project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[10]/Q
                         net (fo=5, routed)           0.565     2.946    project_1_i/dac_source_i/inst/slv_addr[10]
    SLICE_X109Y195       LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.101     3.047 f  project_1_i/dac_source_i/inst/dac00_dg_enable_0[15]_i_3/O
                         net (fo=177, routed)         1.956     5.003    project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/dac30_dg_inc_0_reg[0]
    SLICE_X111Y200       LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.050     5.053 r  project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/dac02_dg_init_8_0[15]_i_2/O
                         net (fo=4, routed)           0.215     5.268    project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/dac32_dg_init_8_0_reg[0]
    SLICE_X111Y192       LUT3 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.089     5.357 r  project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/dac32_dg_init_8_0[15]_i_1/O
                         net (fo=16, routed)          1.373     6.730    project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i_n_45
    SLICE_X97Y186        FDRE                                         r  project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/dac32_dg_init_8_0_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    project_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=9956, routed)        1.873     2.055    project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/s_axi_aclk
    SLICE_X97Y186        FDRE                                         r  project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/dac32_dg_init_8_0_reg[9]/C

Slack:                    inf
  Source:                 project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/dac32_dg_init_8_0_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.406ns  (logic 0.318ns (7.217%)  route 4.088ns (92.783%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.249ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    2.303ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.077ns (routing 0.645ns, distribution 1.432ns)
  Clock Net Delay (Destination): 1.872ns (routing 0.584ns, distribution 1.288ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    project_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=9956, routed)        2.077     2.303    project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/s_axi_aclk
    SLICE_X110Y156       FDRE                                         r  project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y156       FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     2.381 f  project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[10]/Q
                         net (fo=5, routed)           0.565     2.946    project_1_i/dac_source_i/inst/slv_addr[10]
    SLICE_X109Y195       LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.101     3.047 f  project_1_i/dac_source_i/inst/dac00_dg_enable_0[15]_i_3/O
                         net (fo=177, routed)         1.956     5.003    project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/dac30_dg_inc_0_reg[0]
    SLICE_X111Y200       LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.050     5.053 r  project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/dac02_dg_init_8_0[15]_i_2/O
                         net (fo=4, routed)           0.215     5.268    project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/dac32_dg_init_8_0_reg[0]
    SLICE_X111Y192       LUT3 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.089     5.357 r  project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/dac32_dg_init_8_0[15]_i_1/O
                         net (fo=16, routed)          1.352     6.709    project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i_n_45
    SLICE_X97Y188        FDRE                                         r  project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/dac32_dg_init_8_0_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    project_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=9956, routed)        1.872     2.054    project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/s_axi_aclk
    SLICE_X97Y188        FDRE                                         r  project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/dac32_dg_init_8_0_reg[6]/C

Slack:                    inf
  Source:                 project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/dac32_dg_init_8_0_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.406ns  (logic 0.318ns (7.217%)  route 4.088ns (92.783%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    2.303ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.077ns (routing 0.645ns, distribution 1.432ns)
  Clock Net Delay (Destination): 1.868ns (routing 0.584ns, distribution 1.284ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    project_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=9956, routed)        2.077     2.303    project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/s_axi_aclk
    SLICE_X110Y156       FDRE                                         r  project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y156       FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     2.381 f  project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[10]/Q
                         net (fo=5, routed)           0.565     2.946    project_1_i/dac_source_i/inst/slv_addr[10]
    SLICE_X109Y195       LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.101     3.047 f  project_1_i/dac_source_i/inst/dac00_dg_enable_0[15]_i_3/O
                         net (fo=177, routed)         1.956     5.003    project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/dac30_dg_inc_0_reg[0]
    SLICE_X111Y200       LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.050     5.053 r  project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/dac02_dg_init_8_0[15]_i_2/O
                         net (fo=4, routed)           0.215     5.268    project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/dac32_dg_init_8_0_reg[0]
    SLICE_X111Y192       LUT3 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.089     5.357 r  project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/dac32_dg_init_8_0[15]_i_1/O
                         net (fo=16, routed)          1.352     6.709    project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i_n_45
    SLICE_X98Y188        FDRE                                         r  project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/dac32_dg_init_8_0_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    project_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=9956, routed)        1.868     2.050    project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/s_axi_aclk
    SLICE_X98Y188        FDRE                                         r  project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/dac32_dg_init_8_0_reg[8]/C

Slack:                    inf
  Source:                 project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/dac32_dg_init_8_0_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.396ns  (logic 0.318ns (7.234%)  route 4.078ns (92.766%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.247ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.056ns
    Source Clock Delay      (SCD):    2.303ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.077ns (routing 0.645ns, distribution 1.432ns)
  Clock Net Delay (Destination): 1.874ns (routing 0.584ns, distribution 1.290ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    project_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=9956, routed)        2.077     2.303    project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/s_axi_aclk
    SLICE_X110Y156       FDRE                                         r  project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y156       FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     2.381 f  project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[10]/Q
                         net (fo=5, routed)           0.565     2.946    project_1_i/dac_source_i/inst/slv_addr[10]
    SLICE_X109Y195       LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.101     3.047 f  project_1_i/dac_source_i/inst/dac00_dg_enable_0[15]_i_3/O
                         net (fo=177, routed)         1.956     5.003    project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/dac30_dg_inc_0_reg[0]
    SLICE_X111Y200       LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.050     5.053 r  project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/dac02_dg_init_8_0[15]_i_2/O
                         net (fo=4, routed)           0.215     5.268    project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/dac32_dg_init_8_0_reg[0]
    SLICE_X111Y192       LUT3 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.089     5.357 r  project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/dac32_dg_init_8_0[15]_i_1/O
                         net (fo=16, routed)          1.341     6.699    project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i_n_45
    SLICE_X101Y187       FDRE                                         r  project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/dac32_dg_init_8_0_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    project_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=9956, routed)        1.874     2.056    project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/s_axi_aclk
    SLICE_X101Y187       FDRE                                         r  project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/dac32_dg_init_8_0_reg[12]/C

Slack:                    inf
  Source:                 project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/dac32_dg_init_8_0_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.396ns  (logic 0.318ns (7.234%)  route 4.078ns (92.766%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.247ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.056ns
    Source Clock Delay      (SCD):    2.303ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.077ns (routing 0.645ns, distribution 1.432ns)
  Clock Net Delay (Destination): 1.874ns (routing 0.584ns, distribution 1.290ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    project_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=9956, routed)        2.077     2.303    project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/s_axi_aclk
    SLICE_X110Y156       FDRE                                         r  project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y156       FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     2.381 f  project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[10]/Q
                         net (fo=5, routed)           0.565     2.946    project_1_i/dac_source_i/inst/slv_addr[10]
    SLICE_X109Y195       LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.101     3.047 f  project_1_i/dac_source_i/inst/dac00_dg_enable_0[15]_i_3/O
                         net (fo=177, routed)         1.956     5.003    project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/dac30_dg_inc_0_reg[0]
    SLICE_X111Y200       LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.050     5.053 r  project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/dac02_dg_init_8_0[15]_i_2/O
                         net (fo=4, routed)           0.215     5.268    project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/dac32_dg_init_8_0_reg[0]
    SLICE_X111Y192       LUT3 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.089     5.357 r  project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/dac32_dg_init_8_0[15]_i_1/O
                         net (fo=16, routed)          1.341     6.699    project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i_n_45
    SLICE_X101Y187       FDRE                                         r  project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/dac32_dg_init_8_0_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    project_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=9956, routed)        1.874     2.056    project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/s_axi_aclk
    SLICE_X101Y187       FDRE                                         r  project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/dac32_dg_init_8_0_reg[13]/C

Slack:                    inf
  Source:                 project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/dac32_dg_init_8_0_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.396ns  (logic 0.318ns (7.234%)  route 4.078ns (92.766%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.247ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.056ns
    Source Clock Delay      (SCD):    2.303ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.077ns (routing 0.645ns, distribution 1.432ns)
  Clock Net Delay (Destination): 1.874ns (routing 0.584ns, distribution 1.290ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    project_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=9956, routed)        2.077     2.303    project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/s_axi_aclk
    SLICE_X110Y156       FDRE                                         r  project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y156       FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     2.381 f  project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[10]/Q
                         net (fo=5, routed)           0.565     2.946    project_1_i/dac_source_i/inst/slv_addr[10]
    SLICE_X109Y195       LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.101     3.047 f  project_1_i/dac_source_i/inst/dac00_dg_enable_0[15]_i_3/O
                         net (fo=177, routed)         1.956     5.003    project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/dac30_dg_inc_0_reg[0]
    SLICE_X111Y200       LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.050     5.053 r  project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/dac02_dg_init_8_0[15]_i_2/O
                         net (fo=4, routed)           0.215     5.268    project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/dac32_dg_init_8_0_reg[0]
    SLICE_X111Y192       LUT3 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.089     5.357 r  project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/dac32_dg_init_8_0[15]_i_1/O
                         net (fo=16, routed)          1.341     6.699    project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i_n_45
    SLICE_X101Y187       FDRE                                         r  project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/dac32_dg_init_8_0_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    project_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=9956, routed)        1.874     2.056    project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/s_axi_aclk
    SLICE_X101Y187       FDRE                                         r  project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/dac32_dg_init_8_0_reg[14]/C

Slack:                    inf
  Source:                 project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/dac32_dg_init_8_0_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.396ns  (logic 0.318ns (7.234%)  route 4.078ns (92.766%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.247ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.056ns
    Source Clock Delay      (SCD):    2.303ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.077ns (routing 0.645ns, distribution 1.432ns)
  Clock Net Delay (Destination): 1.874ns (routing 0.584ns, distribution 1.290ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    project_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=9956, routed)        2.077     2.303    project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/s_axi_aclk
    SLICE_X110Y156       FDRE                                         r  project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y156       FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     2.381 f  project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[10]/Q
                         net (fo=5, routed)           0.565     2.946    project_1_i/dac_source_i/inst/slv_addr[10]
    SLICE_X109Y195       LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.101     3.047 f  project_1_i/dac_source_i/inst/dac00_dg_enable_0[15]_i_3/O
                         net (fo=177, routed)         1.956     5.003    project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/dac30_dg_inc_0_reg[0]
    SLICE_X111Y200       LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.050     5.053 r  project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/dac02_dg_init_8_0[15]_i_2/O
                         net (fo=4, routed)           0.215     5.268    project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/dac32_dg_init_8_0_reg[0]
    SLICE_X111Y192       LUT3 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.089     5.357 r  project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/dac32_dg_init_8_0[15]_i_1/O
                         net (fo=16, routed)          1.341     6.699    project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i_n_45
    SLICE_X101Y187       FDRE                                         r  project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/dac32_dg_init_8_0_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    project_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=9956, routed)        1.874     2.056    project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/s_axi_aclk
    SLICE_X101Y187       FDRE                                         r  project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/dac32_dg_init_8_0_reg[3]/C

Slack:                    inf
  Source:                 project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/dac32_dg_init_7_0_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.241ns  (logic 0.380ns (8.961%)  route 3.861ns (91.039%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.248ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    2.303ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.077ns (routing 0.645ns, distribution 1.432ns)
  Clock Net Delay (Destination): 1.873ns (routing 0.584ns, distribution 1.289ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    project_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=9956, routed)        2.077     2.303    project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/s_axi_aclk
    SLICE_X110Y156       FDRE                                         r  project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y156       FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.078     2.381 f  project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/slv_addr_reg[10]/Q
                         net (fo=5, routed)           0.565     2.946    project_1_i/dac_source_i/inst/slv_addr[10]
    SLICE_X109Y195       LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.101     3.047 f  project_1_i/dac_source_i/inst/dac00_dg_enable_0[15]_i_3/O
                         net (fo=177, routed)         1.949     4.996    project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/dac30_dg_inc_0_reg[0]
    SLICE_X112Y203       LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.090     5.086 r  project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/axi_register_if_i/dac02_dg_init_7_0[15]_i_2/O
                         net (fo=4, routed)           0.268     5.354    project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/dac32_dg_init_7_0_reg[0]
    SLICE_X109Y193       LUT3 (Prop_C5LUT_SLICEM_I2_O)
                                                      0.111     5.465 r  project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i/dac32_dg_init_7_0[15]_i_1/O
                         net (fo=16, routed)          1.079     6.544    project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/clk2clk_handshake_pulse_gen_i_n_46
    SLICE_X102Y184       FDRE                                         r  project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/dac32_dg_init_7_0_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    project_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=9956, routed)        1.873     2.055    project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/s_axi_aclk
    SLICE_X102Y184       FDRE                                         r  project_1_i/dac_source_i/inst/rfdac_exdes_ctrl_i/dac3_rfdac_exdes_ctrl_axi_i/dac32_dg_init_7_0_reg[14]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc2_rfadc_exdes_ctrl_axi_i/slv_wdata_r_internal_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc2_rfadc_exdes_ctrl_axi_i/adc21_ds_inc_0_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.079ns  (logic 0.038ns (48.101%)  route 0.041ns (51.899%))
  Logic Levels:           0  
  Clock Path Skew:        0.176ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.461ns
    Source Clock Delay      (SCD):    1.285ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.165ns (routing 0.346ns, distribution 0.819ns)
  Clock Net Delay (Destination): 1.314ns (routing 0.387ns, distribution 0.927ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    project_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=9956, routed)        1.165     1.285    project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc2_rfadc_exdes_ctrl_axi_i/s_axi_aclk
    SLICE_X113Y82        FDRE                                         r  project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc2_rfadc_exdes_ctrl_axi_i/slv_wdata_r_internal_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y82        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     1.323 r  project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc2_rfadc_exdes_ctrl_axi_i/slv_wdata_r_internal_reg[9]/Q
                         net (fo=4, routed)           0.041     1.364    project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc2_rfadc_exdes_ctrl_axi_i/slv_wdata_r_internal_reg_n_0_[9]
    SLICE_X113Y82        FDRE                                         r  project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc2_rfadc_exdes_ctrl_axi_i/adc21_ds_inc_0_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    project_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=9956, routed)        1.314     1.461    project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc2_rfadc_exdes_ctrl_axi_i/s_axi_aclk
    SLICE_X113Y82        FDRE                                         r  project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc2_rfadc_exdes_ctrl_axi_i/adc21_ds_inc_0_reg[9]/C

Slack:                    inf
  Source:                 project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc3_rfadc_exdes_ctrl_axi_i/slv_wdata_r_internal_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc3_rfadc_exdes_ctrl_axi_i/adc30_ds_type_0_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.081ns  (logic 0.039ns (47.932%)  route 0.042ns (52.068%))
  Logic Levels:           0  
  Clock Path Skew:        0.175ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.458ns
    Source Clock Delay      (SCD):    1.283ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.163ns (routing 0.346ns, distribution 0.817ns)
  Clock Net Delay (Destination): 1.311ns (routing 0.387ns, distribution 0.924ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    project_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=9956, routed)        1.163     1.283    project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc3_rfadc_exdes_ctrl_axi_i/s_axi_aclk
    SLICE_X116Y82        FDRE                                         r  project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc3_rfadc_exdes_ctrl_axi_i/slv_wdata_r_internal_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y82        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     1.322 r  project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc3_rfadc_exdes_ctrl_axi_i/slv_wdata_r_internal_reg[3]/Q
                         net (fo=12, routed)          0.042     1.364    project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc3_rfadc_exdes_ctrl_axi_i/slv_wdata_r_internal_reg_n_0_[3]
    SLICE_X116Y82        FDRE                                         r  project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc3_rfadc_exdes_ctrl_axi_i/adc30_ds_type_0_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    project_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=9956, routed)        1.311     1.458    project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc3_rfadc_exdes_ctrl_axi_i/s_axi_aclk
    SLICE_X116Y82        FDRE                                         r  project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc3_rfadc_exdes_ctrl_axi_i/adc30_ds_type_0_reg[3]/C

Slack:                    inf
  Source:                 project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc1_rfadc_exdes_ctrl_axi_i/slv_wdata_r_internal_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc1_rfadc_exdes_ctrl_axi_i/adc10_ds_inc_0_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.088ns  (logic 0.039ns (44.478%)  route 0.049ns (55.522%))
  Logic Levels:           0  
  Clock Path Skew:        0.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.460ns
    Source Clock Delay      (SCD):    1.281ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.161ns (routing 0.346ns, distribution 0.815ns)
  Clock Net Delay (Destination): 1.313ns (routing 0.387ns, distribution 0.926ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    project_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=9956, routed)        1.161     1.281    project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc1_rfadc_exdes_ctrl_axi_i/s_axi_aclk
    SLICE_X114Y77        FDRE                                         r  project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc1_rfadc_exdes_ctrl_axi_i/slv_wdata_r_internal_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y77        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.320 r  project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc1_rfadc_exdes_ctrl_axi_i/slv_wdata_r_internal_reg[7]/Q
                         net (fo=8, routed)           0.049     1.368    project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc1_rfadc_exdes_ctrl_axi_i/slv_wdata_r_internal_reg_n_0_[7]
    SLICE_X114Y77        FDRE                                         r  project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc1_rfadc_exdes_ctrl_axi_i/adc10_ds_inc_0_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    project_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=9956, routed)        1.313     1.460    project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc1_rfadc_exdes_ctrl_axi_i/s_axi_aclk
    SLICE_X114Y77        FDRE                                         r  project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc1_rfadc_exdes_ctrl_axi_i/adc10_ds_inc_0_reg[7]/C

Slack:                    inf
  Source:                 project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc3_rfadc_exdes_ctrl_axi_i/slv_wdata_r_internal_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc3_rfadc_exdes_ctrl_axi_i/adc32_ds_inc_0_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.105ns  (logic 0.039ns (37.255%)  route 0.066ns (62.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.454ns
    Source Clock Delay      (SCD):    1.272ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.152ns (routing 0.346ns, distribution 0.806ns)
  Clock Net Delay (Destination): 1.307ns (routing 0.387ns, distribution 0.920ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    project_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=9956, routed)        1.152     1.272    project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc3_rfadc_exdes_ctrl_axi_i/s_axi_aclk
    SLICE_X114Y86        FDRE                                         r  project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc3_rfadc_exdes_ctrl_axi_i/slv_wdata_r_internal_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y86        FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     1.311 r  project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc3_rfadc_exdes_ctrl_axi_i/slv_wdata_r_internal_reg[10]/Q
                         net (fo=4, routed)           0.066     1.376    project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc3_rfadc_exdes_ctrl_axi_i/slv_wdata_r_internal_reg_n_0_[10]
    SLICE_X114Y85        FDRE                                         r  project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc3_rfadc_exdes_ctrl_axi_i/adc32_ds_inc_0_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    project_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=9956, routed)        1.307     1.454    project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc3_rfadc_exdes_ctrl_axi_i/s_axi_aclk
    SLICE_X114Y85        FDRE                                         r  project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc3_rfadc_exdes_ctrl_axi_i/adc32_ds_inc_0_reg[10]/C

Slack:                    inf
  Source:                 project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc3_rfadc_exdes_ctrl_axi_i/slv_wdata_r_internal_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc3_rfadc_exdes_ctrl_axi_i/adc31_ds_enable_0_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.101ns  (logic 0.039ns (38.586%)  route 0.062ns (61.414%))
  Logic Levels:           0  
  Clock Path Skew:        0.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.455ns
    Source Clock Delay      (SCD):    1.276ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.156ns (routing 0.346ns, distribution 0.810ns)
  Clock Net Delay (Destination): 1.308ns (routing 0.387ns, distribution 0.921ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    project_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=9956, routed)        1.156     1.276    project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc3_rfadc_exdes_ctrl_axi_i/s_axi_aclk
    SLICE_X116Y86        FDRE                                         r  project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc3_rfadc_exdes_ctrl_axi_i/slv_wdata_r_internal_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y86        FDRE (Prop_FFF_SLICEL_C_Q)
                                                      0.039     1.315 r  project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc3_rfadc_exdes_ctrl_axi_i/slv_wdata_r_internal_reg[6]/Q
                         net (fo=8, routed)           0.062     1.377    project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc3_rfadc_exdes_ctrl_axi_i/slv_wdata_r_internal_reg_n_0_[6]
    SLICE_X116Y85        FDRE                                         r  project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc3_rfadc_exdes_ctrl_axi_i/adc31_ds_enable_0_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    project_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=9956, routed)        1.308     1.455    project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc3_rfadc_exdes_ctrl_axi_i/s_axi_aclk
    SLICE_X116Y85        FDRE                                         r  project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc3_rfadc_exdes_ctrl_axi_i/adc31_ds_enable_0_reg[6]/C

Slack:                    inf
  Source:                 project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc3_rfadc_exdes_ctrl_axi_i/slv_wdata_r_internal_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc3_rfadc_exdes_ctrl_axi_i/adc31_ds_enable_0_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.104ns  (logic 0.039ns (37.474%)  route 0.065ns (62.526%))
  Logic Levels:           0  
  Clock Path Skew:        0.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.455ns
    Source Clock Delay      (SCD):    1.276ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.156ns (routing 0.346ns, distribution 0.810ns)
  Clock Net Delay (Destination): 1.308ns (routing 0.387ns, distribution 0.921ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    project_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=9956, routed)        1.156     1.276    project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc3_rfadc_exdes_ctrl_axi_i/s_axi_aclk
    SLICE_X116Y86        FDRE                                         r  project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc3_rfadc_exdes_ctrl_axi_i/slv_wdata_r_internal_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y86        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.315 r  project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc3_rfadc_exdes_ctrl_axi_i/slv_wdata_r_internal_reg[4]/Q
                         net (fo=8, routed)           0.065     1.380    project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc3_rfadc_exdes_ctrl_axi_i/slv_wdata_r_internal_reg_n_0_[4]
    SLICE_X116Y85        FDRE                                         r  project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc3_rfadc_exdes_ctrl_axi_i/adc31_ds_enable_0_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    project_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=9956, routed)        1.308     1.455    project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc3_rfadc_exdes_ctrl_axi_i/s_axi_aclk
    SLICE_X116Y85        FDRE                                         r  project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc3_rfadc_exdes_ctrl_axi_i/adc31_ds_enable_0_reg[4]/C

Slack:                    inf
  Source:                 project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc3_rfadc_exdes_ctrl_axi_i/slv_wdata_r_internal_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc3_rfadc_exdes_ctrl_axi_i/adc30_ds_inc_0_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.104ns  (logic 0.040ns (38.415%)  route 0.064ns (61.585%))
  Logic Levels:           0  
  Clock Path Skew:        0.175ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.451ns
    Source Clock Delay      (SCD):    1.276ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.156ns (routing 0.346ns, distribution 0.810ns)
  Clock Net Delay (Destination): 1.304ns (routing 0.387ns, distribution 0.917ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    project_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=9956, routed)        1.156     1.276    project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc3_rfadc_exdes_ctrl_axi_i/s_axi_aclk
    SLICE_X116Y86        FDRE                                         r  project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc3_rfadc_exdes_ctrl_axi_i/slv_wdata_r_internal_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y86        FDRE (Prop_FFF2_SLICEL_C_Q)
                                                      0.040     1.316 r  project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc3_rfadc_exdes_ctrl_axi_i/slv_wdata_r_internal_reg[9]/Q
                         net (fo=4, routed)           0.064     1.380    project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc3_rfadc_exdes_ctrl_axi_i/slv_wdata_r_internal_reg_n_0_[9]
    SLICE_X116Y85        FDRE                                         r  project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc3_rfadc_exdes_ctrl_axi_i/adc30_ds_inc_0_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    project_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=9956, routed)        1.304     1.451    project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc3_rfadc_exdes_ctrl_axi_i/s_axi_aclk
    SLICE_X116Y85        FDRE                                         r  project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc3_rfadc_exdes_ctrl_axi_i/adc30_ds_inc_0_reg[9]/C

Slack:                    inf
  Source:                 project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc1_rfadc_exdes_ctrl_axi_i/slv_wdata_r_internal_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc1_rfadc_exdes_ctrl_axi_i/adc10_ds_enable_0_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.101ns  (logic 0.039ns (38.735%)  route 0.062ns (61.265%))
  Logic Levels:           0  
  Clock Path Skew:        0.179ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.460ns
    Source Clock Delay      (SCD):    1.281ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.161ns (routing 0.346ns, distribution 0.815ns)
  Clock Net Delay (Destination): 1.313ns (routing 0.387ns, distribution 0.926ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    project_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=9956, routed)        1.161     1.281    project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc1_rfadc_exdes_ctrl_axi_i/s_axi_aclk
    SLICE_X114Y77        FDRE                                         r  project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc1_rfadc_exdes_ctrl_axi_i/slv_wdata_r_internal_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X114Y77        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.320 r  project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc1_rfadc_exdes_ctrl_axi_i/slv_wdata_r_internal_reg[7]/Q
                         net (fo=8, routed)           0.062     1.381    project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc1_rfadc_exdes_ctrl_axi_i/slv_wdata_r_internal_reg_n_0_[7]
    SLICE_X114Y77        FDRE                                         r  project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc1_rfadc_exdes_ctrl_axi_i/adc10_ds_enable_0_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    project_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=9956, routed)        1.313     1.460    project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc1_rfadc_exdes_ctrl_axi_i/s_axi_aclk
    SLICE_X114Y77        FDRE                                         r  project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc1_rfadc_exdes_ctrl_axi_i/adc10_ds_enable_0_reg[7]/C

Slack:                    inf
  Source:                 project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc3_rfadc_exdes_ctrl_axi_i/slv_wdata_r_internal_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc3_rfadc_exdes_ctrl_axi_i/adc30_ds_enable_0_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.099ns  (logic 0.039ns (39.249%)  route 0.060ns (60.751%))
  Logic Levels:           0  
  Clock Path Skew:        0.171ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.454ns
    Source Clock Delay      (SCD):    1.283ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.163ns (routing 0.346ns, distribution 0.817ns)
  Clock Net Delay (Destination): 1.307ns (routing 0.387ns, distribution 0.920ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    project_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=9956, routed)        1.163     1.283    project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc3_rfadc_exdes_ctrl_axi_i/s_axi_aclk
    SLICE_X116Y82        FDRE                                         r  project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc3_rfadc_exdes_ctrl_axi_i/slv_wdata_r_internal_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X116Y82        FDRE (Prop_GFF_SLICEL_C_Q)
                                                      0.039     1.322 r  project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc3_rfadc_exdes_ctrl_axi_i/slv_wdata_r_internal_reg[3]/Q
                         net (fo=12, routed)          0.060     1.382    project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc3_rfadc_exdes_ctrl_axi_i/slv_wdata_r_internal_reg_n_0_[3]
    SLICE_X116Y82        FDRE                                         r  project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc3_rfadc_exdes_ctrl_axi_i/adc30_ds_enable_0_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    project_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=9956, routed)        1.307     1.454    project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc3_rfadc_exdes_ctrl_axi_i/s_axi_aclk
    SLICE_X116Y82        FDRE                                         r  project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc3_rfadc_exdes_ctrl_axi_i/adc30_ds_enable_0_reg[3]/C

Slack:                    inf
  Source:                 project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc2_rfadc_exdes_ctrl_axi_i/slv_wdata_r_internal_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc2_rfadc_exdes_ctrl_axi_i/adc21_ds_enable_0_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.101ns  (logic 0.040ns (39.633%)  route 0.061ns (60.367%))
  Logic Levels:           0  
  Clock Path Skew:        0.169ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.451ns
    Source Clock Delay      (SCD):    1.282ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.176ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.162ns (routing 0.346ns, distribution 0.816ns)
  Clock Net Delay (Destination): 1.304ns (routing 0.387ns, distribution 0.917ns)
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    project_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=9956, routed)        1.162     1.282    project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc2_rfadc_exdes_ctrl_axi_i/s_axi_aclk
    SLICE_X110Y81        FDRE                                         r  project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc2_rfadc_exdes_ctrl_axi_i/slv_wdata_r_internal_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y81        FDRE (Prop_FFF2_SLICEM_C_Q)
                                                      0.040     1.322 r  project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc2_rfadc_exdes_ctrl_axi_i/slv_wdata_r_internal_reg[7]/Q
                         net (fo=8, routed)           0.061     1.383    project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc2_rfadc_exdes_ctrl_axi_i/slv_wdata_r_internal_reg_n_0_[7]
    SLICE_X111Y81        FDRE                                         r  project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc2_rfadc_exdes_ctrl_axi_i/adc21_ds_enable_0_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    project_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=9956, routed)        1.304     1.451    project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc2_rfadc_exdes_ctrl_axi_i/s_axi_aclk
    SLICE_X111Y81        FDRE                                         r  project_1_i/adc_sink_i/inst/rfadc_exdes_ctrl_i/adc2_rfadc_exdes_ctrl_axi_i/adc21_ds_enable_0_reg[7]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  RFADC0_CLK
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV2_MUX
                            (clock source 'RFADC0_CLK'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_adc0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.883ns  (logic 2.608ns (67.163%)  route 1.275ns (32.837%))
  Logic Levels:           3  (BUFG_GT=1 HSADC=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC0_CLK fall edge)
                                                      4.000     4.000 f  
    HSADC_X0Y0           HSADC                        0.000     4.000 f  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV2_MUX
    HSADC_X0Y0           HSADC (Prop_HSADC_INTERNAL_FBRC_DIV2_MUX_CLK_ADC)
                                                      0.150     4.150 f  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx0_u_adc/CLK_ADC
                         net (fo=2, routed)           0.247     4.397    project_1_i/usp_rf_data_converter_0_i/inst/i_project_1_usp_rf_data_converter_0_i_0_bufg_gt_ctrl/adc0_bufg_gt_0
    BUFG_GT_X1Y9         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     4.527 f  project_1_i/usp_rf_data_converter_0_i/inst/i_project_1_usp_rf_data_converter_0_i_0_bufg_gt_ctrl/adc0_bufg_gt/O
                         net (fo=1, routed)           1.028     5.555    clk_adc0_OBUF
    AP6                  OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      2.328     7.883 f  clk_adc0_OBUF_inst/O
                         net (fo=0)                   0.000     7.883    clk_adc0
    AP6                                                               f  clk_adc0 (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV2_MUX
                            (clock source 'RFADC0_CLK'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_adc0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.895ns  (logic 1.223ns (64.529%)  route 0.672ns (35.471%))
  Logic Levels:           3  (BUFG_GT=1 HSADC=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSADC_X0Y0           HSADC                        0.000     0.000 r  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV2_MUX
    HSADC_X0Y0           HSADC (Prop_HSADC_INTERNAL_FBRC_DIV2_MUX_CLK_ADC)
                                                      0.079     0.079 r  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx0_u_adc/CLK_ADC
                         net (fo=2, routed)           0.111     0.190    project_1_i/usp_rf_data_converter_0_i/inst/i_project_1_usp_rf_data_converter_0_i_0_bufg_gt_ctrl/adc0_bufg_gt_0
    BUFG_GT_X1Y9         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.263 r  project_1_i/usp_rf_data_converter_0_i/inst/i_project_1_usp_rf_data_converter_0_i_0_bufg_gt_ctrl/adc0_bufg_gt/O
                         net (fo=1, routed)           0.561     0.824    clk_adc0_OBUF
    AP6                  OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      1.071     1.895 r  clk_adc0_OBUF_inst/O
                         net (fo=0)                   0.000     1.895    clk_adc0
    AP6                                                               r  clk_adc0 (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  RFADC0_CLK_dummy
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV1_MUX
                            (clock source 'RFADC0_CLK_dummy'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_adc0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.883ns  (logic 2.608ns (67.163%)  route 1.275ns (32.837%))
  Logic Levels:           3  (BUFG_GT=1 HSADC=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC0_CLK_dummy fall edge)
                                                      4.000     4.000 f  
    HSADC_X0Y0           HSADC                        0.000     4.000 f  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV1_MUX
    HSADC_X0Y0           HSADC (Prop_HSADC_INTERNAL_FBRC_DIV1_MUX_CLK_ADC)
                                                      0.150     4.150 f  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx0_u_adc/CLK_ADC
                         net (fo=2, routed)           0.247     4.397    project_1_i/usp_rf_data_converter_0_i/inst/i_project_1_usp_rf_data_converter_0_i_0_bufg_gt_ctrl/adc0_bufg_gt_0
    BUFG_GT_X1Y9         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     4.527 f  project_1_i/usp_rf_data_converter_0_i/inst/i_project_1_usp_rf_data_converter_0_i_0_bufg_gt_ctrl/adc0_bufg_gt/O
                         net (fo=1, routed)           1.028     5.555    clk_adc0_OBUF
    AP6                  OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      2.328     7.883 f  clk_adc0_OBUF_inst/O
                         net (fo=0)                   0.000     7.883    clk_adc0
    AP6                                                               f  clk_adc0 (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV1_MUX
                            (clock source 'RFADC0_CLK_dummy'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_adc0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.895ns  (logic 1.223ns (64.529%)  route 0.672ns (35.471%))
  Logic Levels:           3  (BUFG_GT=1 HSADC=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFADC0_CLK_dummy rise edge)
                                                      0.000     0.000 r  
    HSADC_X0Y0           HSADC                        0.000     0.000 r  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx0_u_adc/INTERNAL_FBRC_DIV1_MUX
    HSADC_X0Y0           HSADC (Prop_HSADC_INTERNAL_FBRC_DIV1_MUX_CLK_ADC)
                                                      0.079     0.079 r  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx0_u_adc/CLK_ADC
                         net (fo=2, routed)           0.111     0.190    project_1_i/usp_rf_data_converter_0_i/inst/i_project_1_usp_rf_data_converter_0_i_0_bufg_gt_ctrl/adc0_bufg_gt_0
    BUFG_GT_X1Y9         BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.263 r  project_1_i/usp_rf_data_converter_0_i/inst/i_project_1_usp_rf_data_converter_0_i_0_bufg_gt_ctrl/adc0_bufg_gt/O
                         net (fo=1, routed)           0.561     0.824    clk_adc0_OBUF
    AP6                  OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      1.071     1.895 r  clk_adc0_OBUF_inst/O
                         net (fo=0)                   0.000     1.895    clk_adc0
    AP6                                                               r  clk_adc0 (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  RFDAC0_CLK
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
                            (clock source 'RFDAC0_CLK'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            clk_dac0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.313ns  (logic 2.804ns (52.779%)  route 2.509ns (47.221%))
  Logic Levels:           3  (BUFG_GT=1 HSDAC=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK fall edge)
                                                      1.250     1.250 f  
    HSDAC_X0Y0           HSDAC                        0.000     1.250 f  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.336     1.586 f  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.207     1.793    project_1_i/usp_rf_data_converter_0_i/inst/i_project_1_usp_rf_data_converter_0_i_0_bufg_gt_ctrl/dac0_bufg_gt_0
    BUFG_GT_X1Y100       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.130     1.923 f  project_1_i/usp_rf_data_converter_0_i/inst/i_project_1_usp_rf_data_converter_0_i_0_bufg_gt_ctrl/dac0_bufg_gt/O
                         net (fo=1, routed)           2.302     4.225    clk_dac0_OBUF
    AP5                  OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      2.338     6.563 f  clk_dac0_OBUF_inst/O
                         net (fo=0)                   0.000     6.563    clk_dac0
    AP5                                                               f  clk_dac0 (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
                            (clock source 'RFDAC0_CLK'  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            clk_dac0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.652ns  (logic 1.338ns (50.451%)  route 1.314ns (49.549%))
  Logic Levels:           3  (BUFG_GT=1 HSDAC=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock RFDAC0_CLK rise edge)
                                                      0.000     0.000 r  
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/tx0_u_dac/INTERNAL_FBRC_MUX
    HSDAC_X0Y0           HSDAC (Prop_HSDAC_INTERNAL_FBRC_MUX_CLK_DAC)
                                                      0.184     0.184 r  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/tx0_u_dac/CLK_DAC
                         net (fo=2, routed)           0.092     0.276    project_1_i/usp_rf_data_converter_0_i/inst/i_project_1_usp_rf_data_converter_0_i_0_bufg_gt_ctrl/dac0_bufg_gt_0
    BUFG_GT_X1Y100       BUFG_GT (Prop_BUFG_GT_I_O)
                                                      0.073     0.349 r  project_1_i/usp_rf_data_converter_0_i/inst/i_project_1_usp_rf_data_converter_0_i_0_bufg_gt_ctrl/dac0_bufg_gt/O
                         net (fo=1, routed)           1.222     1.571    clk_dac0_OBUF
    AP5                  OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      1.081     2.652 r  clk_dac0_OBUF_inst/O
                         net (fo=0)                   0.000     2.652    clk_dac0
    AP5                                                               r  clk_dac0 (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out3_project_1_clk_wiz_0
  To Clock:  

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 project_1_i/axi_gpio/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_bits_tri_o[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.762ns  (logic 0.989ns (17.157%)  route 4.773ns (82.843%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.077ns
  Clock Net Delay (Source):      2.763ns (routing 1.082ns, distribution 1.681ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.100     0.100    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     0.762 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.812    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.812 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.209    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     1.082 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.248     1.330    project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.358 r  project_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6457, routed)        2.763     4.121    project_1_i/axi_gpio/U0/gpio_core_1/s_axi_aclk
    SLICE_X25Y327        FDRE                                         r  project_1_i/axi_gpio/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y327        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.081     4.202 r  project_1_i/axi_gpio/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           4.773     8.975    lopt_4
    AP16                 OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.908     9.882 r  led_bits_tri_o_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.882    led_bits_tri_o[3]
    AP16                                                              r  led_bits_tri_o[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 project_1_i/axi_gpio/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_bits_tri_o[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.756ns  (logic 0.987ns (17.141%)  route 4.769ns (82.859%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.077ns
  Clock Net Delay (Source):      2.763ns (routing 1.082ns, distribution 1.681ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.100     0.100    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     0.762 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.812    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.812 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.209    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     1.082 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.248     1.330    project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.358 r  project_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6457, routed)        2.763     4.121    project_1_i/axi_gpio/U0/gpio_core_1/s_axi_aclk
    SLICE_X25Y327        FDRE                                         r  project_1_i/axi_gpio/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y327        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.079     4.200 r  project_1_i/axi_gpio/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           4.769     8.969    lopt_3
    AR16                 OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.908     9.876 r  led_bits_tri_o_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.876    led_bits_tri_o[2]
    AR16                                                              r  led_bits_tri_o[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 project_1_i/axi_gpio/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[4]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_bits_tri_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.706ns  (logic 0.992ns (17.392%)  route 4.714ns (82.608%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.077ns
  Clock Net Delay (Source):      2.763ns (routing 1.082ns, distribution 1.681ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.100     0.100    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     0.762 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.812    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.812 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.209    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     1.082 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.248     1.330    project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.358 r  project_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6457, routed)        2.763     4.121    project_1_i/axi_gpio/U0/gpio_core_1/s_axi_aclk
    SLICE_X25Y327        FDRE                                         r  project_1_i/axi_gpio/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[4]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y327        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.079     4.200 r  project_1_i/axi_gpio/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[4]_lopt_replica/Q
                         net (fo=1, routed)           4.714     8.914    lopt_1
    AR13                 OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.913     9.827 r  led_bits_tri_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.827    led_bits_tri_o[0]
    AR13                                                              r  led_bits_tri_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 project_1_i/axi_gpio/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_bits_tri_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.689ns  (logic 0.993ns (17.452%)  route 4.696ns (82.548%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.077ns
  Clock Net Delay (Source):      2.763ns (routing 1.082ns, distribution 1.681ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.100     0.100    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     0.762 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.812    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.812 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.209    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     1.082 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.248     1.330    project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.358 r  project_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6457, routed)        2.763     4.121    project_1_i/axi_gpio/U0/gpio_core_1/s_axi_aclk
    SLICE_X25Y327        FDRE                                         r  project_1_i/axi_gpio/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y327        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.080     4.201 r  project_1_i/axi_gpio/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           4.696     8.897    lopt_2
    AP13                 OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.913     9.810 r  led_bits_tri_o_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.810    led_bits_tri_o[1]
    AP13                                                              r  led_bits_tri_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 project_1_i/axi_gpio/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_bits_tri_o[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.603ns  (logic 0.987ns (17.609%)  route 4.616ns (82.391%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.077ns
  Clock Net Delay (Source):      2.763ns (routing 1.082ns, distribution 1.681ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.100     0.100    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.662     0.762 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.812    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.812 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.397     1.209    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.127     1.082 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.248     1.330    project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     1.358 r  project_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6457, routed)        2.763     4.121    project_1_i/axi_gpio/U0/gpio_core_1/s_axi_aclk
    SLICE_X25Y327        FDRE                                         r  project_1_i/axi_gpio/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y327        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.079     4.200 r  project_1_i/axi_gpio/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           4.616     8.816    lopt_5
    AP15                 OBUF (Prop_OUTBUF_HPIOB_SNGL_I_O)
                                                      0.908     9.723 r  led_bits_tri_o_OBUF[4]_inst/O
                         net (fo=0)                   0.000     9.723    led_bits_tri_o[4]
    AP15                                                              r  led_bits_tri_o[4] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 project_1_i/axi_gpio/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_bits_tri_o[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.703ns  (logic 0.438ns (16.217%)  route 2.265ns (83.783%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.077ns
  Clock Net Delay (Source):      1.517ns (routing 0.596ns, distribution 0.921ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.079     0.079    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.328     0.407 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.447    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.447 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.650    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     0.880 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.147     1.027    project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.044 r  project_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6457, routed)        1.517     2.560    project_1_i/axi_gpio/U0/gpio_core_1/s_axi_aclk
    SLICE_X25Y327        FDRE                                         r  project_1_i/axi_gpio/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y327        FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     2.599 r  project_1_i/axi_gpio/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           2.265     4.864    lopt_5
    AP15                 OBUF (Prop_OUTBUF_HPIOB_SNGL_I_O)
                                                      0.399     5.264 r  led_bits_tri_o_OBUF[4]_inst/O
                         net (fo=0)                   0.000     5.264    led_bits_tri_o[4]
    AP15                                                              r  led_bits_tri_o[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 project_1_i/axi_gpio/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[4]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_bits_tri_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.730ns  (logic 0.444ns (16.272%)  route 2.286ns (83.728%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.077ns
  Clock Net Delay (Source):      1.517ns (routing 0.596ns, distribution 0.921ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.079     0.079    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.328     0.407 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.447    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.447 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.650    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     0.880 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.147     1.027    project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.044 r  project_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6457, routed)        1.517     2.560    project_1_i/axi_gpio/U0/gpio_core_1/s_axi_aclk
    SLICE_X25Y327        FDRE                                         r  project_1_i/axi_gpio/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[4]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y327        FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     2.599 r  project_1_i/axi_gpio/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[4]_lopt_replica/Q
                         net (fo=1, routed)           2.286     4.885    lopt_1
    AR13                 OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.405     5.291 r  led_bits_tri_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000     5.291    led_bits_tri_o[0]
    AR13                                                              r  led_bits_tri_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 project_1_i/axi_gpio/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_bits_tri_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.740ns  (logic 0.445ns (16.230%)  route 2.295ns (83.770%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.077ns
  Clock Net Delay (Source):      1.517ns (routing 0.596ns, distribution 0.921ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.079     0.079    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.328     0.407 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.447    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.447 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.650    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     0.880 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.147     1.027    project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.044 r  project_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6457, routed)        1.517     2.560    project_1_i/axi_gpio/U0/gpio_core_1/s_axi_aclk
    SLICE_X25Y327        FDRE                                         r  project_1_i/axi_gpio/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y327        FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.040     2.600 r  project_1_i/axi_gpio/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           2.295     4.895    lopt_2
    AP13                 OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.405     5.300 r  led_bits_tri_o_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.300    led_bits_tri_o[1]
    AP13                                                              r  led_bits_tri_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 project_1_i/axi_gpio/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_bits_tri_o[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.746ns  (logic 0.438ns (15.964%)  route 2.308ns (84.036%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.077ns
  Clock Net Delay (Source):      1.517ns (routing 0.596ns, distribution 0.921ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.079     0.079    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.328     0.407 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.447    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.447 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.650    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     0.880 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.147     1.027    project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.044 r  project_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6457, routed)        1.517     2.560    project_1_i/axi_gpio/U0/gpio_core_1/s_axi_aclk
    SLICE_X25Y327        FDRE                                         r  project_1_i/axi_gpio/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[2]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y327        FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     2.599 r  project_1_i/axi_gpio/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           2.308     4.907    lopt_3
    AR16                 OBUF (Prop_OUTBUF_HPIOB_S_I_O)
                                                      0.399     5.307 r  led_bits_tri_o_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.307    led_bits_tri_o[2]
    AR16                                                              r  led_bits_tri_o[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 project_1_i/axi_gpio/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_bits_tri_o[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.758ns  (logic 0.439ns (15.930%)  route 2.319ns (84.070%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.077ns
  Clock Net Delay (Source):      1.517ns (routing 0.596ns, distribution 0.921ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.079     0.079    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.328     0.407 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.447    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.447 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.203     0.650    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.230     0.880 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.147     1.027    project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.017     1.044 r  project_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6457, routed)        1.517     2.560    project_1_i/axi_gpio/U0/gpio_core_1/s_axi_aclk
    SLICE_X25Y327        FDRE                                         r  project_1_i/axi_gpio/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y327        FDRE (Prop_AFF2_SLICEL_C_Q)
                                                      0.040     2.600 r  project_1_i/axi_gpio/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           2.319     4.919    lopt_4
    AP16                 OBUF (Prop_OUTBUF_HPIOB_M_I_O)
                                                      0.399     5.319 r  led_bits_tri_o_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.319    led_bits_tri_o[3]
    AP16                                                              r  led_bits_tri_o[3] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_pl_0
  To Clock:  

Max Delay             9 Endpoints
Min Delay             9 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 project_1_i/usp_rf_data_converter_0_i/inst/i_project_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc01_fifo_irq/syncstages_ff_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            irq
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.769ns  (logic 2.897ns (50.227%)  route 2.871ns (49.773%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.113ns (routing 0.645ns, distribution 1.468ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    project_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=9956, routed)        2.113     2.339    project_1_i/usp_rf_data_converter_0_i/inst/i_project_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc01_fifo_irq/dest_clk
    SLICE_X118Y92        FDRE                                         r  project_1_i/usp_rf_data_converter_0_i/inst/i_project_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc01_fifo_irq/syncstages_ff_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X118Y92        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.080     2.419 r  project_1_i/usp_rf_data_converter_0_i/inst/i_project_1_usp_rf_data_converter_0_i_0_irq_sync/sync_adc01_fifo_irq/syncstages_ff_reg[4]/Q
                         net (fo=2, routed)           0.503     2.922    project_1_i/usp_rf_data_converter_0_i/inst/i_project_1_usp_rf_data_converter_0_i_0_irq_sync/adc01_stat_sync[3]
    SLICE_X118Y105       LUT5 (Prop_B5LUT_SLICEM_I3_O)
                                                      0.167     3.089 f  project_1_i/usp_rf_data_converter_0_i/inst/i_project_1_usp_rf_data_converter_0_i_0_irq_sync/irq_INST_0_i_34/O
                         net (fo=2, routed)           0.282     3.371    project_1_i/usp_rf_data_converter_0_i/inst/i_project_1_usp_rf_data_converter_0_i_0_irq_sync/adc0_slice1_irq_en_reg[2]
    SLICE_X116Y106       LUT6 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.148     3.519 r  project_1_i/usp_rf_data_converter_0_i/inst/i_project_1_usp_rf_data_converter_0_i_0_irq_sync/irq_INST_0_i_10/O
                         net (fo=1, routed)           0.304     3.823    project_1_i/usp_rf_data_converter_0_i/inst/i_project_1_usp_rf_data_converter_0_i_0_irq_sync/irq_INST_0_i_10_n_0
    SLICE_X116Y106       LUT5 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.051     3.874 r  project_1_i/usp_rf_data_converter_0_i/inst/i_project_1_usp_rf_data_converter_0_i_0_irq_sync/irq_INST_0_i_3/O
                         net (fo=2, routed)           0.429     4.303    project_1_i/usp_rf_data_converter_0_i/inst/i_project_1_usp_rf_data_converter_0_i_0_irq_sync/adc02_irq_en_reg
    SLICE_X111Y106       LUT4 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.124     4.427 r  project_1_i/usp_rf_data_converter_0_i/inst/i_project_1_usp_rf_data_converter_0_i_0_irq_sync/irq_INST_0/O
                         net (fo=1, routed)           1.353     5.780    irq_OBUF
    AU7                  OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      2.327     8.108 r  irq_OBUF_inst/O
                         net (fo=0)                   0.000     8.108    irq
    AU7                                                               r  irq (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                            (clock source 'clk_pl_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/tx1_u_dac/PLL_MONCLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.448ns  (logic 0.028ns (1.144%)  route 2.420ns (98.856%))
  Logic Levels:           1  (BUFG_PS=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 fall edge)
                                                      5.000     5.000 f  
    PS8_X0Y0             PS8                          0.000     5.000 f  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     5.198    project_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     5.226 f  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=9956, routed)        2.222     7.448    project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/s_axi_aclk
    HSDAC_X0Y1           HSDAC                                        f  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/tx1_u_dac/PLL_MONCLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                            (clock source 'clk_pl_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/tx0_u_dac/PLL_MONCLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.426ns  (logic 0.028ns (1.154%)  route 2.398ns (98.846%))
  Logic Levels:           1  (BUFG_PS=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 fall edge)
                                                      5.000     5.000 f  
    PS8_X0Y0             PS8                          0.000     5.000 f  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     5.198    project_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     5.226 f  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=9956, routed)        2.200     7.426    project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/s_axi_aclk
    HSDAC_X0Y0           HSDAC                                        f  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/tx0_u_dac/PLL_MONCLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                            (clock source 'clk_pl_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx3_u_adc/PLL_MONCLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.415ns  (logic 0.028ns (1.159%)  route 2.387ns (98.841%))
  Logic Levels:           1  (BUFG_PS=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 fall edge)
                                                      5.000     5.000 f  
    PS8_X0Y0             PS8                          0.000     5.000 f  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     5.198    project_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     5.226 f  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=9956, routed)        2.189     7.415    project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/s_axi_aclk
    HSADC_X0Y3           HSADC                                        f  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx3_u_adc/PLL_MONCLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                            (clock source 'clk_pl_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx0_u_adc/PLL_MONCLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.412ns  (logic 0.028ns (1.161%)  route 2.384ns (98.839%))
  Logic Levels:           1  (BUFG_PS=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 fall edge)
                                                      5.000     5.000 f  
    PS8_X0Y0             PS8                          0.000     5.000 f  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     5.198    project_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     5.226 f  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=9956, routed)        2.186     7.412    project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/s_axi_aclk
    HSADC_X0Y0           HSADC                                        f  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx0_u_adc/PLL_MONCLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                            (clock source 'clk_pl_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx1_u_adc/PLL_MONCLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.395ns  (logic 0.028ns (1.169%)  route 2.367ns (98.831%))
  Logic Levels:           1  (BUFG_PS=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 fall edge)
                                                      5.000     5.000 f  
    PS8_X0Y0             PS8                          0.000     5.000 f  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     5.198    project_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     5.226 f  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=9956, routed)        2.169     7.395    project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/s_axi_aclk
    HSADC_X0Y1           HSADC                                        f  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx1_u_adc/PLL_MONCLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                            (clock source 'clk_pl_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx2_u_adc/PLL_MONCLK
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.350ns  (logic 0.028ns (1.191%)  route 2.322ns (98.809%))
  Logic Levels:           1  (BUFG_PS=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 fall edge)
                                                      5.000     5.000 f  
    PS8_X0Y0             PS8                          0.000     5.000 f  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     5.198    project_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     5.226 f  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=9956, routed)        2.124     7.350    project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/s_axi_aclk
    HSADC_X0Y2           HSADC                                        f  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx2_u_adc/PLL_MONCLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 project_1_i/adc_sink_i/inst/done_flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            done_flag
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.451ns  (logic 2.406ns (69.710%)  route 1.045ns (30.290%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.135ns (routing 0.645ns, distribution 1.490ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    project_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=9956, routed)        2.135     2.361    project_1_i/adc_sink_i/inst/s_axi_aclk
    SLICE_X110Y82        FDRE                                         r  project_1_i/adc_sink_i/inst/done_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y82        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.078     2.439 r  project_1_i/adc_sink_i/inst/done_flag_reg/Q
                         net (fo=2, routed)           1.045     3.484    done_flag_OBUF
    AR7                  OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      2.328     5.812 r  done_flag_OBUF_inst/O
                         net (fo=0)                   0.000     5.812    done_flag
    AR7                                                               r  done_flag (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 project_1_i/adc_sink_i/inst/error_flag_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            error_flag
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.285ns  (logic 2.415ns (73.518%)  route 0.870ns (26.482%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.102ns (routing 0.645ns, distribution 1.457ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.198     0.198    project_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.028     0.226 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=9956, routed)        2.102     2.328    project_1_i/adc_sink_i/inst/s_axi_aclk
    SLICE_X108Y82        FDRE                                         r  project_1_i/adc_sink_i/inst/error_flag_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y82        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.079     2.407 r  project_1_i/adc_sink_i/inst/error_flag_reg_lopt_replica/Q
                         net (fo=1, routed)           0.870     3.277    lopt
    AR6                  OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      2.336     5.614 r  error_flag_OBUF_inst/O
                         net (fo=0)                   0.000     5.614    error_flag
    AR6                                                               r  error_flag (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                            (clock source 'clk_pl_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx2_u_adc/PLL_MONCLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.267ns  (logic 0.017ns (1.342%)  route 1.250ns (98.658%))
  Logic Levels:           1  (BUFG_PS=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    project_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=9956, routed)        1.147     1.267    project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/s_axi_aclk
    HSADC_X0Y2           HSADC                                        r  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx2_u_adc/PLL_MONCLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                            (clock source 'clk_pl_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx1_u_adc/PLL_MONCLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.287ns  (logic 0.017ns (1.321%)  route 1.270ns (98.679%))
  Logic Levels:           1  (BUFG_PS=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    project_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=9956, routed)        1.167     1.287    project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/s_axi_aclk
    HSADC_X0Y1           HSADC                                        r  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx1_u_adc/PLL_MONCLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                            (clock source 'clk_pl_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx3_u_adc/PLL_MONCLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.293ns  (logic 0.017ns (1.315%)  route 1.276ns (98.685%))
  Logic Levels:           1  (BUFG_PS=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    project_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=9956, routed)        1.173     1.293    project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/s_axi_aclk
    HSADC_X0Y3           HSADC                                        r  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx3_u_adc/PLL_MONCLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                            (clock source 'clk_pl_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx0_u_adc/PLL_MONCLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.297ns  (logic 0.017ns (1.311%)  route 1.280ns (98.689%))
  Logic Levels:           1  (BUFG_PS=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    project_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=9956, routed)        1.177     1.297    project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/s_axi_aclk
    HSADC_X0Y0           HSADC                                        r  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx0_u_adc/PLL_MONCLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                            (clock source 'clk_pl_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/tx0_u_dac/PLL_MONCLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.307ns  (logic 0.017ns (1.301%)  route 1.290ns (98.699%))
  Logic Levels:           1  (BUFG_PS=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    project_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=9956, routed)        1.187     1.307    project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/s_axi_aclk
    HSDAC_X0Y0           HSDAC                                        r  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/tx0_u_dac/PLL_MONCLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                            (clock source 'clk_pl_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/tx1_u_dac/PLL_MONCLK
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.323ns  (logic 0.017ns (1.285%)  route 1.306ns (98.715%))
  Logic Levels:           1  (BUFG_PS=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    project_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
                         net (fo=9956, routed)        1.203     1.323    project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/s_axi_aclk
    HSDAC_X0Y1           HSDAC                                        r  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/tx1_u_dac/PLL_MONCLK
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 project_1_i/adc_sink_i/inst/error_flag_reg_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            error_flag
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.538ns  (logic 1.118ns (72.689%)  route 0.420ns (27.311%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.151ns (routing 0.346ns, distribution 0.805ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    project_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=9956, routed)        1.151     1.271    project_1_i/adc_sink_i/inst/s_axi_aclk
    SLICE_X108Y82        FDRE                                         r  project_1_i/adc_sink_i/inst/error_flag_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y82        FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.039     1.310 r  project_1_i/adc_sink_i/inst/error_flag_reg_lopt_replica/Q
                         net (fo=1, routed)           0.420     1.730    lopt
    AR6                  OBUF (Prop_OUTBUF_HDIOB_S_I_O)
                                                      1.079     2.808 r  error_flag_OBUF_inst/O
                         net (fo=0)                   0.000     2.808    error_flag
    AR6                                                               r  error_flag (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 project_1_i/adc_sink_i/inst/done_flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            done_flag
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.659ns  (logic 1.109ns (66.851%)  route 0.550ns (33.149%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.163ns (routing 0.346ns, distribution 0.817ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    project_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=9956, routed)        1.163     1.283    project_1_i/adc_sink_i/inst/s_axi_aclk
    SLICE_X110Y82        FDRE                                         r  project_1_i/adc_sink_i/inst/done_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y82        FDRE (Prop_DFF_SLICEM_C_Q)
                                                      0.039     1.322 r  project_1_i/adc_sink_i/inst/done_flag_reg/Q
                         net (fo=2, routed)           0.550     1.872    done_flag_OBUF
    AR7                  OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      1.070     2.942 r  done_flag_OBUF_inst/O
                         net (fo=0)                   0.000     2.942    done_flag
    AR7                                                               r  done_flag (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 project_1_i/usp_rf_data_converter_0_i/inst/adc0_irq_en_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            irq
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.891ns  (logic 1.150ns (60.829%)  route 0.741ns (39.171%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.160ns (routing 0.346ns, distribution 0.814ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.103     0.103    project_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.120 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=9956, routed)        1.160     1.280    project_1_i/usp_rf_data_converter_0_i/inst/s_axi_aclk
    SLICE_X111Y106       FDRE                                         r  project_1_i/usp_rf_data_converter_0_i/inst/adc0_irq_en_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y106       FDRE (Prop_AFF_SLICEL_C_Q)
                                                      0.039     1.319 r  project_1_i/usp_rf_data_converter_0_i/inst/adc0_irq_en_reg/Q
                         net (fo=2, routed)           0.049     1.367    project_1_i/usp_rf_data_converter_0_i/inst/i_project_1_usp_rf_data_converter_0_i_0_irq_sync/irq_enables[2]
    SLICE_X111Y106       LUT4 (Prop_A6LUT_SLICEL_I3_O)
                                                      0.041     1.408 r  project_1_i/usp_rf_data_converter_0_i/inst/i_project_1_usp_rf_data_converter_0_i_0_irq_sync/irq_INST_0/O
                         net (fo=1, routed)           0.692     2.100    irq_OBUF
    AU7                  OBUF (Prop_OUTBUF_HDIOB_M_I_O)
                                                      1.070     3.170 r  irq_OBUF_inst/O
                         net (fo=0)                   0.000     3.170    irq
    AU7                                                               r  irq (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out2_project_1_clk_wiz_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 project_1_i/clk_wiz/inst/mmcme4_adv_inst/LOCKED
                            (internal pin)
  Destination:            project_1_i/rst_clk_wiz_300M/U0/EXT_LPF/lpf_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_project_1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.651ns  (logic 0.037ns (1.396%)  route 2.614ns (98.604%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.077ns
  Clock Net Delay (Destination): 2.825ns (routing 1.598ns, distribution 1.227ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCM_X0Y0            MMCME4_ADV                   0.000     0.000 f  project_1_i/clk_wiz/inst/mmcme4_adv_inst/LOCKED
                         net (fo=2, routed)           2.548     2.548    project_1_i/rst_clk_wiz_300M/U0/EXT_LPF/dcm_locked
    SLICE_X37Y179        LUT4 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.037     2.585 r  project_1_i/rst_clk_wiz_300M/U0/EXT_LPF/lpf_int0/O
                         net (fo=1, routed)           0.066     2.651    project_1_i/rst_clk_wiz_300M/U0/EXT_LPF/lpf_int0__0
    SLICE_X37Y179        FDRE                                         r  project_1_i/rst_clk_wiz_300M/U0/EXT_LPF/lpf_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.079     0.079    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.552     0.631 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.671    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.671 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     1.015    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                      0.630     1.645 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.221     1.866    project_1_i/clk_wiz/inst/clk_out2_project_1_clk_wiz_0
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.890 r  project_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=25375, routed)       2.825     4.714    project_1_i/rst_clk_wiz_300M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X37Y179        FDRE                                         r  project_1_i/rst_clk_wiz_300M/U0/EXT_LPF/lpf_int_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 project_1_i/clk_wiz/inst/mmcme4_adv_inst/LOCKED
                            (internal pin)
  Destination:            project_1_i/rst_clk_wiz_300M/U0/EXT_LPF/lpf_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_project_1_clk_wiz_0  {rise@0.000ns fall@1.667ns period=3.333ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.324ns  (logic 0.014ns (1.057%)  route 1.310ns (98.943%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.124ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.079ns
    Phase Error              (PE):    0.077ns
  Clock Net Delay (Destination): 1.943ns (routing 1.069ns, distribution 0.874ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCM_X0Y0            MMCME4_ADV                   0.000     0.000 f  project_1_i/clk_wiz/inst/mmcme4_adv_inst/LOCKED
                         net (fo=2, routed)           1.286     1.286    project_1_i/rst_clk_wiz_300M/U0/EXT_LPF/dcm_locked
    SLICE_X37Y179        LUT4 (Prop_C6LUT_SLICEM_I0_O)
                                                      0.014     1.300 r  project_1_i/rst_clk_wiz_300M/U0/EXT_LPF/lpf_int0/O
                         net (fo=1, routed)           0.024     1.324    project_1_i/rst_clk_wiz_300M/U0/EXT_LPF/lpf_int0__0
    SLICE_X37Y179        FDRE                                         r  project_1_i/rst_clk_wiz_300M/U0/EXT_LPF/lpf_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.100     0.100    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.433     0.533 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.583    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.583 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.813    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT1)
                                                     -0.295     0.518 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.170     0.688    project_1_i/clk_wiz/inst/clk_out2_project_1_clk_wiz_0
    BUFGCE_X0Y17         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.707 r  project_1_i/clk_wiz/inst/clkout2_buf/O
    X1Y4 (CLOCK_ROOT)    net (fo=25375, routed)       1.943     2.650    project_1_i/rst_clk_wiz_300M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X37Y179        FDRE                                         r  project_1_i/rst_clk_wiz_300M/U0/EXT_LPF/lpf_int_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out3_project_1_clk_wiz_0

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 project_1_i/clk_wiz/inst/mmcme4_adv_inst/LOCKED
                            (internal pin)
  Destination:            project_1_i/rst_clk_wiz_100M/U0/EXT_LPF/lpf_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.565ns  (logic 0.036ns (1.404%)  route 2.529ns (98.596%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.077ns
  Clock Net Delay (Destination): 2.393ns (routing 0.982ns, distribution 1.411ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCM_X0Y0            MMCME4_ADV                   0.000     0.000 f  project_1_i/clk_wiz/inst/mmcme4_adv_inst/LOCKED
                         net (fo=2, routed)           2.480     2.480    project_1_i/rst_clk_wiz_100M/U0/EXT_LPF/dcm_locked
    SLICE_X36Y176        LUT4 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.036     2.516 r  project_1_i/rst_clk_wiz_100M/U0/EXT_LPF/lpf_int0/O
                         net (fo=1, routed)           0.049     2.565    project_1_i/rst_clk_wiz_100M/U0/EXT_LPF/lpf_int0__0
    SLICE_X36Y176        FDRE                                         r  project_1_i/rst_clk_wiz_100M/U0/EXT_LPF/lpf_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.079     0.079    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.552     0.631 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.040     0.671    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.671 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.344     1.015    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                      0.630     1.645 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.218     1.863    project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     1.887 r  project_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6457, routed)        2.393     4.279    project_1_i/rst_clk_wiz_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X36Y176        FDRE                                         r  project_1_i/rst_clk_wiz_100M/U0/EXT_LPF/lpf_int_reg/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 project_1_i/clk_wiz/inst/mmcme4_adv_inst/LOCKED
                            (internal pin)
  Destination:            project_1_i/rst_clk_wiz_100M/U0/EXT_LPF/lpf_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out3_project_1_clk_wiz_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.280ns  (logic 0.015ns (1.172%)  route 1.265ns (98.828%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.131ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.077ns
  Clock Net Delay (Destination): 1.650ns (routing 0.665ns, distribution 0.985ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCM_X0Y0            MMCME4_ADV                   0.000     0.000 f  project_1_i/clk_wiz/inst/mmcme4_adv_inst/LOCKED
                         net (fo=2, routed)           1.250     1.250    project_1_i/rst_clk_wiz_100M/U0/EXT_LPF/dcm_locked
    SLICE_X36Y176        LUT4 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.015     1.265 r  project_1_i/rst_clk_wiz_100M/U0/EXT_LPF/lpf_int0/O
                         net (fo=1, routed)           0.015     1.280    project_1_i/rst_clk_wiz_100M/U0/EXT_LPF/lpf_int0__0
    SLICE_X36Y176        FDRE                                         r  project_1_i/rst_clk_wiz_100M/U0/EXT_LPF/lpf_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out3_project_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AM15                                              0.000     0.000 r  sys_diff_clock_clk_p (IN)
                         net (fo=0)                   0.100     0.100    project_1_i/clk_wiz/inst/clkin1_ibufds/I
    HPIOBDIFFINBUF_X0Y10 DIFFINBUF (Prop_DIFFINBUF_HPIOBDIFFINBUF_DIFF_IN_P_O)
                                                      0.433     0.533 r  project_1_i/clk_wiz/inst/clkin1_ibufds/DIFFINBUF_INST/O
                         net (fo=1, routed)           0.050     0.583    project_1_i/clk_wiz/inst/clkin1_ibufds/OUT
    AM15                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.583 r  project_1_i/clk_wiz/inst/clkin1_ibufds/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.230     0.813    project_1_i/clk_wiz/inst/clk_in1_project_1_clk_wiz_0
    MMCM_X0Y0            MMCME4_ADV (Prop_MMCM_CLKIN1_CLKOUT2)
                                                     -0.295     0.518 r  project_1_i/clk_wiz/inst/mmcme4_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.167     0.685    project_1_i/clk_wiz/inst/clk_out3_project_1_clk_wiz_0
    BUFGCE_X0Y23         BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.019     0.704 r  project_1_i/clk_wiz/inst/clkout3_buf/O
    X3Y3 (CLOCK_ROOT)    net (fo=6457, routed)        1.650     2.354    project_1_i/rst_clk_wiz_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X36Y176        FDRE                                         r  project_1_i/rst_clk_wiz_100M/U0/EXT_LPF/lpf_int_reg/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_pl_0

Max Delay             7 Endpoints
Min Delay             7 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/tx1_u_dac/STATUS_COMMON[5]
                            (internal pin)
  Destination:            project_1_i/usp_rf_data_converter_0_i/inst/IP2Bus_Data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.411ns  (logic 0.406ns (11.903%)  route 3.005ns (88.097%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.888ns (routing 0.584ns, distribution 1.304ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    HSDAC_X0Y1           HSDAC                        0.000     0.000 r  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/tx1_u_dac/STATUS_COMMON[5]
                         net (fo=1, routed)           2.056     2.056    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/dac1_common_stat[5]
    SLICE_X114Y115       LUT5 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.036     2.092 f  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[5]_i_18/O
                         net (fo=1, routed)           0.272     2.364    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[5]_i_18_n_0
    SLICE_X111Y112       LUT4 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.123     2.487 f  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[5]_i_8/O
                         net (fo=1, routed)           0.192     2.679    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[5]_i_8_n_0
    SLICE_X111Y112       LUT5 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.148     2.827 f  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[5]_i_3/O
                         net (fo=1, routed)           0.413     3.240    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[5]_i_3_n_0
    SLICE_X113Y106       LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.099     3.339 r  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[5]_i_1/O
                         net (fo=1, routed)           0.072     3.411    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif_n_79
    SLICE_X113Y106       FDRE                                         r  project_1_i/usp_rf_data_converter_0_i/inst/IP2Bus_Data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    project_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=9956, routed)        1.888     2.070    project_1_i/usp_rf_data_converter_0_i/inst/s_axi_aclk
    SLICE_X113Y106       FDRE                                         r  project_1_i/usp_rf_data_converter_0_i/inst/IP2Bus_Data_reg[5]/C

Slack:                    inf
  Source:                 project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/tx1_u_dac/STATUS_COMMON[7]
                            (internal pin)
  Destination:            project_1_i/usp_rf_data_converter_0_i/inst/IP2Bus_Data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.408ns  (logic 0.365ns (10.710%)  route 3.043ns (89.290%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.891ns (routing 0.584ns, distribution 1.307ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    HSDAC_X0Y1           HSDAC                        0.000     0.000 r  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/tx1_u_dac/STATUS_COMMON[7]
                         net (fo=1, routed)           2.017     2.017    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/dac1_common_stat[7]
    SLICE_X114Y116       LUT5 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.090     2.107 r  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[7]_i_20/O
                         net (fo=1, routed)           0.201     2.308    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[7]_i_20_n_0
    SLICE_X112Y116       LUT4 (Prop_F6LUT_SLICEM_I2_O)
                                                      0.088     2.396 f  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[7]_i_9/O
                         net (fo=1, routed)           0.278     2.674    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[7]_i_9_n_0
    SLICE_X111Y114       LUT5 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.089     2.763 f  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[7]_i_3/O
                         net (fo=1, routed)           0.481     3.244    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[7]_i_3_n_0
    SLICE_X115Y108       LUT6 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.098     3.342 r  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[7]_i_1/O
                         net (fo=1, routed)           0.066     3.408    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif_n_77
    SLICE_X115Y108       FDRE                                         r  project_1_i/usp_rf_data_converter_0_i/inst/IP2Bus_Data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    project_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=9956, routed)        1.891     2.073    project_1_i/usp_rf_data_converter_0_i/inst/s_axi_aclk
    SLICE_X115Y108       FDRE                                         r  project_1_i/usp_rf_data_converter_0_i/inst/IP2Bus_Data_reg[7]/C

Slack:                    inf
  Source:                 project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/tx1_u_dac/STATUS_COMMON[2]
                            (internal pin)
  Destination:            project_1_i/usp_rf_data_converter_0_i/inst/IP2Bus_Data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.343ns  (logic 0.489ns (14.628%)  route 2.854ns (85.372%))
  Logic Levels:           5  (LUT4=1 LUT6=4)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.876ns (routing 0.584ns, distribution 1.292ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    HSDAC_X0Y1           HSDAC                        0.000     0.000 r  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/tx1_u_dac/STATUS_COMMON[2]
                         net (fo=1, routed)           1.981     1.981    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/dac1_common_stat[2]
    SLICE_X115Y113       LUT4 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.100     2.081 r  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[2]_i_70/O
                         net (fo=1, routed)           0.163     2.244    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[2]_i_70_n_0
    SLICE_X113Y113       LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.052     2.296 r  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[2]_i_48/O
                         net (fo=1, routed)           0.053     2.349    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[2]_i_48_n_0
    SLICE_X113Y113       LUT6 (Prop_C6LUT_SLICEM_I2_O)
                                                      0.123     2.472 f  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[2]_i_21/O
                         net (fo=1, routed)           0.278     2.750    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[2]_i_21_n_0
    SLICE_X111Y113       LUT6 (Prop_F6LUT_SLICEL_I2_O)
                                                      0.089     2.839 r  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[2]_i_5/O
                         net (fo=1, routed)           0.321     3.160    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[2]_i_5_n_0
    SLICE_X112Y105       LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.125     3.285 r  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[2]_i_1/O
                         net (fo=1, routed)           0.058     3.343    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif_n_82
    SLICE_X112Y105       FDRE                                         r  project_1_i/usp_rf_data_converter_0_i/inst/IP2Bus_Data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    project_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=9956, routed)        1.876     2.058    project_1_i/usp_rf_data_converter_0_i/inst/s_axi_aclk
    SLICE_X112Y105       FDRE                                         r  project_1_i/usp_rf_data_converter_0_i/inst/IP2Bus_Data_reg[2]/C

Slack:                    inf
  Source:                 project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/tx1_u_dac/STATUS_COMMON[1]
                            (internal pin)
  Destination:            project_1_i/usp_rf_data_converter_0_i/inst/IP2Bus_Data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.314ns  (logic 0.376ns (11.346%)  route 2.938ns (88.654%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.892ns (routing 0.584ns, distribution 1.308ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    HSDAC_X0Y1           HSDAC                        0.000     0.000 r  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/tx1_u_dac/STATUS_COMMON[1]
                         net (fo=2, routed)           2.074     2.074    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/dac1_common_stat[1]
    SLICE_X113Y116       LUT4 (Prop_C5LUT_SLICEM_I0_O)
                                                      0.099     2.173 f  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[1]_i_21/O
                         net (fo=1, routed)           0.146     2.319    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[1]_i_21_n_0
    SLICE_X113Y115       LUT6 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.149     2.468 f  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[1]_i_9/O
                         net (fo=1, routed)           0.342     2.810    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[1]_i_9_n_0
    SLICE_X111Y115       LUT6 (Prop_D6LUT_SLICEL_I2_O)
                                                      0.089     2.899 r  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[1]_i_3/O
                         net (fo=1, routed)           0.318     3.217    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[1]_i_3_n_0
    SLICE_X113Y108       LUT6 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.039     3.256 r  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[1]_i_1/O
                         net (fo=1, routed)           0.058     3.314    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif_n_83
    SLICE_X113Y108       FDRE                                         r  project_1_i/usp_rf_data_converter_0_i/inst/IP2Bus_Data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    project_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=9956, routed)        1.892     2.074    project_1_i/usp_rf_data_converter_0_i/inst/s_axi_aclk
    SLICE_X113Y108       FDRE                                         r  project_1_i/usp_rf_data_converter_0_i/inst/IP2Bus_Data_reg[1]/C

Slack:                    inf
  Source:                 project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/tx1_u_dac/STATUS_COMMON[4]
                            (internal pin)
  Destination:            project_1_i/usp_rf_data_converter_0_i/inst/IP2Bus_Data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.064ns  (logic 0.493ns (16.090%)  route 2.571ns (83.910%))
  Logic Levels:           5  (LUT6=5)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.880ns (routing 0.584ns, distribution 1.296ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    HSDAC_X0Y1           HSDAC                        0.000     0.000 r  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/tx1_u_dac/STATUS_COMMON[4]
                         net (fo=1, routed)           2.074     2.074    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/dac1_common_stat[4]
    SLICE_X112Y113       LUT6 (Prop_E6LUT_SLICEM_I5_O)
                                                      0.100     2.174 r  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[4]_i_42/O
                         net (fo=1, routed)           0.142     2.316    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[4]_i_42_n_0
    SLICE_X111Y111       LUT6 (Prop_A6LUT_SLICEL_I5_O)
                                                      0.035     2.351 r  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[4]_i_34/O
                         net (fo=1, routed)           0.041     2.392    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[4]_i_34_n_0
    SLICE_X111Y111       LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.090     2.482 r  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[4]_i_20/O
                         net (fo=1, routed)           0.091     2.573    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[4]_i_20_n_0
    SLICE_X111Y110       LUT6 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.123     2.696 f  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[4]_i_6/O
                         net (fo=1, routed)           0.151     2.847    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[4]_i_6_n_0
    SLICE_X112Y109       LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.145     2.992 r  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[4]_i_1/O
                         net (fo=1, routed)           0.072     3.064    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif_n_80
    SLICE_X112Y109       FDRE                                         r  project_1_i/usp_rf_data_converter_0_i/inst/IP2Bus_Data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    project_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=9956, routed)        1.880     2.062    project_1_i/usp_rf_data_converter_0_i/inst/s_axi_aclk
    SLICE_X112Y109       FDRE                                         r  project_1_i/usp_rf_data_converter_0_i/inst/IP2Bus_Data_reg[4]/C

Slack:                    inf
  Source:                 project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/tx1_u_dac/STATUS_COMMON[3]
                            (internal pin)
  Destination:            project_1_i/usp_rf_data_converter_0_i/inst/IP2Bus_Data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.940ns  (logic 0.364ns (12.381%)  route 2.576ns (87.619%))
  Logic Levels:           5  (LUT6=5)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.890ns (routing 0.584ns, distribution 1.306ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    HSDAC_X0Y1           HSDAC                        0.000     0.000 r  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/tx1_u_dac/STATUS_COMMON[3]
                         net (fo=1, routed)           2.007     2.007    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/dac1_common_stat[3]
    SLICE_X112Y113       LUT6 (Prop_C6LUT_SLICEM_I5_O)
                                                      0.037     2.044 r  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[3]_i_83/O
                         net (fo=1, routed)           0.059     2.103    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[3]_i_83_n_0
    SLICE_X112Y113       LUT6 (Prop_F6LUT_SLICEM_I5_O)
                                                      0.148     2.251 r  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[3]_i_61/O
                         net (fo=1, routed)           0.042     2.293    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[3]_i_61_n_0
    SLICE_X112Y113       LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.039     2.332 f  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[3]_i_24/O
                         net (fo=1, routed)           0.040     2.372    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[3]_i_24_n_0
    SLICE_X112Y113       LUT6 (Prop_G6LUT_SLICEM_I3_O)
                                                      0.052     2.424 r  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[3]_i_6/O
                         net (fo=1, routed)           0.356     2.780    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[3]_i_6_n_0
    SLICE_X115Y106       LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.088     2.868 r  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[3]_i_1/O
                         net (fo=1, routed)           0.072     2.940    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif_n_81
    SLICE_X115Y106       FDRE                                         r  project_1_i/usp_rf_data_converter_0_i/inst/IP2Bus_Data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    project_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=9956, routed)        1.890     2.072    project_1_i/usp_rf_data_converter_0_i/inst/s_axi_aclk
    SLICE_X115Y106       FDRE                                         r  project_1_i/usp_rf_data_converter_0_i/inst/IP2Bus_Data_reg[3]/C

Slack:                    inf
  Source:                 project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/tx1_u_dac/STATUS_COMMON[0]
                            (internal pin)
  Destination:            project_1_i/usp_rf_data_converter_0_i/inst/IP2Bus_Data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.929ns  (logic 0.350ns (11.949%)  route 2.579ns (88.051%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.890ns (routing 0.584ns, distribution 1.306ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    HSDAC_X0Y1           HSDAC                        0.000     0.000 r  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/tx1_u_dac/STATUS_COMMON[0]
                         net (fo=1, routed)           2.041     2.041    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/dac1_common_stat[0]
    SLICE_X113Y116       LUT4 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.051     2.092 f  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[0]_i_46/O
                         net (fo=1, routed)           0.162     2.254    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[0]_i_46_n_0
    SLICE_X112Y114       LUT5 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.123     2.377 r  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[0]_i_20/O
                         net (fo=1, routed)           0.090     2.467    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[0]_i_20_n_0
    SLICE_X112Y114       LUT6 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.088     2.555 r  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[0]_i_6/O
                         net (fo=1, routed)           0.214     2.769    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[0]_i_6_n_0
    SLICE_X113Y109       LUT6 (Prop_D6LUT_SLICEM_I5_O)
                                                      0.088     2.857 r  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[0]_i_1/O
                         net (fo=1, routed)           0.072     2.929    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif_n_84
    SLICE_X113Y109       FDRE                                         r  project_1_i/usp_rf_data_converter_0_i/inst/IP2Bus_Data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.157     0.157    project_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.025     0.182 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=9956, routed)        1.890     2.072    project_1_i/usp_rf_data_converter_0_i/inst/s_axi_aclk
    SLICE_X113Y109       FDRE                                         r  project_1_i/usp_rf_data_converter_0_i/inst/IP2Bus_Data_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx1_u_adc/STATUS_COMMON[4]
                            (internal pin)
  Destination:            project_1_i/usp_rf_data_converter_0_i/inst/IP2Bus_Data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.713ns  (logic 0.121ns (16.971%)  route 0.592ns (83.029%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.305ns (routing 0.387ns, distribution 0.918ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    HSADC_X0Y1           HSADC                        0.000     0.000 r  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx1_u_adc/STATUS_COMMON[4]
                         net (fo=1, routed)           0.233     0.233    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/adc1_common_stat[4]
    SLICE_X117Y95        LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.050     0.283 r  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[4]_i_30/O
                         net (fo=1, routed)           0.132     0.415    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[4]_i_30_n_0
    SLICE_X116Y99        LUT5 (Prop_C6LUT_SLICEL_I2_O)
                                                      0.035     0.450 r  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[4]_i_15/O
                         net (fo=1, routed)           0.022     0.472    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[4]_i_15_n_0
    SLICE_X116Y99        LUT6 (Prop_D6LUT_SLICEL_I5_O)
                                                      0.014     0.486 r  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[4]_i_4/O
                         net (fo=1, routed)           0.179     0.665    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[4]_i_4_n_0
    SLICE_X112Y109       LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.022     0.687 r  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[4]_i_1/O
                         net (fo=1, routed)           0.026     0.713    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif_n_80
    SLICE_X112Y109       FDRE                                         r  project_1_i/usp_rf_data_converter_0_i/inst/IP2Bus_Data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    project_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=9956, routed)        1.305     1.452    project_1_i/usp_rf_data_converter_0_i/inst/s_axi_aclk
    SLICE_X112Y109       FDRE                                         r  project_1_i/usp_rf_data_converter_0_i/inst/IP2Bus_Data_reg[4]/C

Slack:                    inf
  Source:                 project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx2_u_adc/STATUS_COMMON[7]
                            (internal pin)
  Destination:            project_1_i/usp_rf_data_converter_0_i/inst/IP2Bus_Data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.721ns  (logic 0.133ns (18.447%)  route 0.588ns (81.553%))
  Logic Levels:           3  (LUT6=3)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.315ns (routing 0.387ns, distribution 0.928ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    HSADC_X0Y2           HSADC                        0.000     0.000 r  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx2_u_adc/STATUS_COMMON[7]
                         net (fo=1, routed)           0.372     0.372    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/adc2_common_stat[7]
    SLICE_X116Y100       LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.014     0.386 f  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[7]_i_15/O
                         net (fo=1, routed)           0.031     0.417    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[7]_i_15_n_0
    SLICE_X116Y100       LUT6 (Prop_G6LUT_SLICEL_I2_O)
                                                      0.060     0.477 r  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[7]_i_5/O
                         net (fo=1, routed)           0.161     0.638    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[7]_i_5_n_0
    SLICE_X115Y108       LUT6 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.059     0.697 r  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[7]_i_1/O
                         net (fo=1, routed)           0.024     0.721    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif_n_77
    SLICE_X115Y108       FDRE                                         r  project_1_i/usp_rf_data_converter_0_i/inst/IP2Bus_Data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    project_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=9956, routed)        1.315     1.462    project_1_i/usp_rf_data_converter_0_i/inst/s_axi_aclk
    SLICE_X115Y108       FDRE                                         r  project_1_i/usp_rf_data_converter_0_i/inst/IP2Bus_Data_reg[7]/C

Slack:                    inf
  Source:                 project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx2_u_adc/STATUS_COMMON[2]
                            (internal pin)
  Destination:            project_1_i/usp_rf_data_converter_0_i/inst/IP2Bus_Data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.772ns  (logic 0.127ns (16.451%)  route 0.645ns (83.549%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.301ns (routing 0.387ns, distribution 0.914ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    HSADC_X0Y2           HSADC                        0.000     0.000 r  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx2_u_adc/STATUS_COMMON[2]
                         net (fo=1, routed)           0.363     0.363    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/adc2_common_stat[2]
    SLICE_X115Y100       LUT5 (Prop_C6LUT_SLICEM_I4_O)
                                                      0.022     0.385 r  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[2]_i_41/O
                         net (fo=1, routed)           0.048     0.433    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[2]_i_41_n_0
    SLICE_X114Y100       LUT6 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.041     0.474 f  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[2]_i_16/O
                         net (fo=1, routed)           0.099     0.573    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[2]_i_16_n_0
    SLICE_X116Y103       LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.023     0.596 r  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[2]_i_4/O
                         net (fo=1, routed)           0.114     0.710    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[2]_i_4_n_0
    SLICE_X112Y105       LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.041     0.751 r  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[2]_i_1/O
                         net (fo=1, routed)           0.021     0.772    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif_n_82
    SLICE_X112Y105       FDRE                                         r  project_1_i/usp_rf_data_converter_0_i/inst/IP2Bus_Data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    project_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=9956, routed)        1.301     1.448    project_1_i/usp_rf_data_converter_0_i/inst/s_axi_aclk
    SLICE_X112Y105       FDRE                                         r  project_1_i/usp_rf_data_converter_0_i/inst/IP2Bus_Data_reg[2]/C

Slack:                    inf
  Source:                 project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx1_u_adc/STATUS_COMMON[1]
                            (internal pin)
  Destination:            project_1_i/usp_rf_data_converter_0_i/inst/IP2Bus_Data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.777ns  (logic 0.155ns (19.938%)  route 0.622ns (80.062%))
  Logic Levels:           4  (LUT6=4)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.315ns (routing 0.387ns, distribution 0.928ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    HSADC_X0Y1           HSADC                        0.000     0.000 r  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx1_u_adc/STATUS_COMMON[1]
                         net (fo=2, routed)           0.290     0.290    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/adc1_common_stat[1]
    SLICE_X117Y101       LUT6 (Prop_G6LUT_SLICEL_I4_O)
                                                      0.050     0.340 f  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[1]_i_43/O
                         net (fo=1, routed)           0.024     0.364    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[1]_i_43_n_0
    SLICE_X117Y101       LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.041     0.405 r  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[1]_i_19/O
                         net (fo=1, routed)           0.051     0.456    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[1]_i_19_n_0
    SLICE_X117Y103       LUT6 (Prop_H6LUT_SLICEL_I5_O)
                                                      0.023     0.479 r  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[1]_i_6/O
                         net (fo=1, routed)           0.236     0.715    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[1]_i_6_n_0
    SLICE_X113Y108       LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.041     0.756 r  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[1]_i_1/O
                         net (fo=1, routed)           0.021     0.777    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif_n_83
    SLICE_X113Y108       FDRE                                         r  project_1_i/usp_rf_data_converter_0_i/inst/IP2Bus_Data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    project_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=9956, routed)        1.315     1.462    project_1_i/usp_rf_data_converter_0_i/inst/s_axi_aclk
    SLICE_X113Y108       FDRE                                         r  project_1_i/usp_rf_data_converter_0_i/inst/IP2Bus_Data_reg[1]/C

Slack:                    inf
  Source:                 project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx1_u_adc/STATUS_COMMON[3]
                            (internal pin)
  Destination:            project_1_i/usp_rf_data_converter_0_i/inst/IP2Bus_Data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.793ns  (logic 0.124ns (15.637%)  route 0.669ns (84.363%))
  Logic Levels:           5  (LUT4=1 LUT6=4)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.315ns (routing 0.387ns, distribution 0.928ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    HSADC_X0Y1           HSADC                        0.000     0.000 r  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx1_u_adc/STATUS_COMMON[3]
                         net (fo=1, routed)           0.193     0.193    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/adc1_common_stat[3]
    SLICE_X118Y97        LUT4 (Prop_E6LUT_SLICEM_I0_O)
                                                      0.022     0.215 f  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[3]_i_74/O
                         net (fo=1, routed)           0.109     0.324    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[3]_i_74_n_0
    SLICE_X118Y97        LUT6 (Prop_G6LUT_SLICEM_I0_O)
                                                      0.014     0.338 r  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[3]_i_41/O
                         net (fo=1, routed)           0.097     0.435    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[3]_i_41_n_0
    SLICE_X117Y98        LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.060     0.495 f  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[3]_i_16/O
                         net (fo=1, routed)           0.104     0.599    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[3]_i_16_n_0
    SLICE_X117Y103       LUT6 (Prop_A6LUT_SLICEL_I4_O)
                                                      0.014     0.613 r  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[3]_i_3/O
                         net (fo=1, routed)           0.140     0.753    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[3]_i_3_n_0
    SLICE_X115Y106       LUT6 (Prop_D6LUT_SLICEM_I1_O)
                                                      0.014     0.767 r  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[3]_i_1/O
                         net (fo=1, routed)           0.026     0.793    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif_n_81
    SLICE_X115Y106       FDRE                                         r  project_1_i/usp_rf_data_converter_0_i/inst/IP2Bus_Data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    project_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=9956, routed)        1.315     1.462    project_1_i/usp_rf_data_converter_0_i/inst/s_axi_aclk
    SLICE_X115Y106       FDRE                                         r  project_1_i/usp_rf_data_converter_0_i/inst/IP2Bus_Data_reg[3]/C

Slack:                    inf
  Source:                 project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx3_u_adc/STATUS_COMMON[0]
                            (internal pin)
  Destination:            project_1_i/usp_rf_data_converter_0_i/inst/IP2Bus_Data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.926ns  (logic 0.114ns (12.311%)  route 0.812ns (87.689%))
  Logic Levels:           4  (LUT6=4)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.312ns (routing 0.387ns, distribution 0.925ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    HSADC_X0Y3           HSADC                        0.000     0.000 r  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/rx3_u_adc/STATUS_COMMON[0]
                         net (fo=1, routed)           0.474     0.474    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/adc3_common_stat[0]
    SLICE_X118Y112       LUT6 (Prop_H6LUT_SLICEM_I4_O)
                                                      0.035     0.509 f  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[0]_i_35/O
                         net (fo=1, routed)           0.048     0.557    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[0]_i_35_n_0
    SLICE_X117Y112       LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.015     0.572 f  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[0]_i_13/O
                         net (fo=1, routed)           0.093     0.665    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[0]_i_13_n_0
    SLICE_X116Y112       LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.050     0.715 r  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[0]_i_4/O
                         net (fo=1, routed)           0.171     0.886    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[0]_i_4_n_0
    SLICE_X113Y109       LUT6 (Prop_D6LUT_SLICEM_I3_O)
                                                      0.014     0.900 r  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[0]_i_1/O
                         net (fo=1, routed)           0.026     0.926    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif_n_84
    SLICE_X113Y109       FDRE                                         r  project_1_i/usp_rf_data_converter_0_i/inst/IP2Bus_Data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    project_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=9956, routed)        1.312     1.459    project_1_i/usp_rf_data_converter_0_i/inst/s_axi_aclk
    SLICE_X113Y109       FDRE                                         r  project_1_i/usp_rf_data_converter_0_i/inst/IP2Bus_Data_reg[0]/C

Slack:                    inf
  Source:                 project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/tx0_u_dac/STATUS_COMMON[5]
                            (internal pin)
  Destination:            project_1_i/usp_rf_data_converter_0_i/inst/IP2Bus_Data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.253ns  (logic 0.125ns (9.976%)  route 1.128ns (90.024%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.344ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Destination): 1.311ns (routing 0.387ns, distribution 0.924ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    HSDAC_X0Y0           HSDAC                        0.000     0.000 r  project_1_i/usp_rf_data_converter_0_i/inst/project_1_usp_rf_data_converter_0_i_0_rf_wrapper_i/tx0_u_dac/STATUS_COMMON[5]
                         net (fo=1, routed)           0.826     0.826    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/dac0_common_stat[5]
    SLICE_X111Y114       LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.014     0.840 r  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[5]_i_20/O
                         net (fo=1, routed)           0.049     0.889    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[5]_i_20_n_0
    SLICE_X111Y112       LUT6 (Prop_G6LUT_SLICEL_I5_O)
                                                      0.035     0.924 f  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[5]_i_9/O
                         net (fo=1, routed)           0.042     0.966    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[5]_i_9_n_0
    SLICE_X111Y112       LUT5 (Prop_F6LUT_SLICEL_I3_O)
                                                      0.035     1.001 f  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[5]_i_3/O
                         net (fo=1, routed)           0.185     1.186    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[5]_i_3_n_0
    SLICE_X113Y106       LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.041     1.227 r  project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/IP2Bus_Data[5]_i_1/O
                         net (fo=1, routed)           0.026     1.253    project_1_i/usp_rf_data_converter_0_i/inst/i_axi_lite_ipif_n_79
    SLICE_X113Y106       FDRE                                         r  project_1_i/usp_rf_data_converter_0_i/inst/IP2Bus_Data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  project_1_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.129     0.129    project_1_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y53        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.147 r  project_1_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X3Y2 (CLOCK_ROOT)    net (fo=9956, routed)        1.311     1.458    project_1_i/usp_rf_data_converter_0_i/inst/s_axi_aclk
    SLICE_X113Y106       FDRE                                         r  project_1_i/usp_rf_data_converter_0_i/inst/IP2Bus_Data_reg[5]/C





