{"additions": 1, "auther_ref": "from-CMSSW_11_2_X_2020-11-24-2300-Fix-bits-clct-slope", "auther_sha": "108e11d7a0dfc8a4d91e447c0f59d93b486fe0b0", "author": "dildick", "body": "#### PR description:\r\n\r\nNumber of bits for the CLCT slope value is 4, not 5. The total number of bits is 5 if you include the sign of the bending (left or right). \r\n\r\n#### PR validation:\r\n\r\nThe function `getFractionalSlope` is not used in the emulator, only in the analysis code, so there should be no difference in performance. Tested on 9,000 events with low-pT displaced muons from /RelValDisplacedMuPt2To10/CMSSW_11_0_0-110X_mcRun4_realistic_v2_2026D49noPU-v1/GEN-SIM-DIGI-RAW. Validation plots are shown below. The plots will be incorporated in detector note [DN-19-059](https://gitlab.cern.ch/tdr/notes/DN-19-059), describing the Run-3 CSC local trigger algorithm.\r\n\r\n#### if this PR is a backport please specify the original PR and why you need to backport that PR:\r\n\r\nN/A\r\n\r\n@tahuang1991", "branch": "master", "changed_files": 1, "closed_at": "1606329407", "comments": 12, "commits": 1, "created_at": "1606268401", "deletions": 1, "labels": ["code-checks-approved", "comparison-available", "fully-signed", "orp-approved", "simulation-approved", "tests-approved"], "merge_commit_sha": "429b7d65670ed21c3d66e18039ad8c4d19b95eb7", "merged_at": "1606329406", "merged_by": "cmsbuild", "milestone": "CMSSW_11_2_X", "number": 32276, "release-notes": [], "review_comments": 0, "state": "closed", "title": "Fix number of bits for the CLCT slope value (CCLUT-9)", "updated_at": "1606336435", "user": "dildick"}