# This script segment is generated automatically by AutoPilot

# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 200 \
    name k1_buffer_V_0 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename k1_buffer_V_0 \
    op interface \
    ports { k1_buffer_V_0_address0 { O 11 vector } k1_buffer_V_0_ce0 { O 1 bit } k1_buffer_V_0_we0 { O 1 bit } k1_buffer_V_0_d0 { O 64 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'k1_buffer_V_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 201 \
    name k1_buffer_V_1 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename k1_buffer_V_1 \
    op interface \
    ports { k1_buffer_V_1_address0 { O 11 vector } k1_buffer_V_1_ce0 { O 1 bit } k1_buffer_V_1_we0 { O 1 bit } k1_buffer_V_1_d0 { O 64 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'k1_buffer_V_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 202 \
    name k1_buffer_V_2 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename k1_buffer_V_2 \
    op interface \
    ports { k1_buffer_V_2_address0 { O 11 vector } k1_buffer_V_2_ce0 { O 1 bit } k1_buffer_V_2_we0 { O 1 bit } k1_buffer_V_2_d0 { O 64 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'k1_buffer_V_2'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 203 \
    name k1_buffer_V_3 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename k1_buffer_V_3 \
    op interface \
    ports { k1_buffer_V_3_address0 { O 11 vector } k1_buffer_V_3_ce0 { O 1 bit } k1_buffer_V_3_we0 { O 1 bit } k1_buffer_V_3_d0 { O 64 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'k1_buffer_V_3'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 204 \
    name k1_buffer_V_4 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename k1_buffer_V_4 \
    op interface \
    ports { k1_buffer_V_4_address0 { O 11 vector } k1_buffer_V_4_ce0 { O 1 bit } k1_buffer_V_4_we0 { O 1 bit } k1_buffer_V_4_d0 { O 64 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'k1_buffer_V_4'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 205 \
    name k1_buffer_V_5 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename k1_buffer_V_5 \
    op interface \
    ports { k1_buffer_V_5_address0 { O 11 vector } k1_buffer_V_5_ce0 { O 1 bit } k1_buffer_V_5_we0 { O 1 bit } k1_buffer_V_5_d0 { O 64 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'k1_buffer_V_5'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 206 \
    name k1_buffer_V_6 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename k1_buffer_V_6 \
    op interface \
    ports { k1_buffer_V_6_address0 { O 11 vector } k1_buffer_V_6_ce0 { O 1 bit } k1_buffer_V_6_we0 { O 1 bit } k1_buffer_V_6_d0 { O 64 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'k1_buffer_V_6'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 207 \
    name k1_buffer_V_7 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename k1_buffer_V_7 \
    op interface \
    ports { k1_buffer_V_7_address0 { O 11 vector } k1_buffer_V_7_ce0 { O 1 bit } k1_buffer_V_7_we0 { O 1 bit } k1_buffer_V_7_d0 { O 64 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'k1_buffer_V_7'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 208 \
    name k1_buffer_V_8 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename k1_buffer_V_8 \
    op interface \
    ports { k1_buffer_V_8_address0 { O 11 vector } k1_buffer_V_8_ce0 { O 1 bit } k1_buffer_V_8_we0 { O 1 bit } k1_buffer_V_8_d0 { O 64 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'k1_buffer_V_8'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 209 \
    name k1_buffer_V_9 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename k1_buffer_V_9 \
    op interface \
    ports { k1_buffer_V_9_address0 { O 11 vector } k1_buffer_V_9_ce0 { O 1 bit } k1_buffer_V_9_we0 { O 1 bit } k1_buffer_V_9_d0 { O 64 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'k1_buffer_V_9'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 210 \
    name k1_buffer_V_10 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename k1_buffer_V_10 \
    op interface \
    ports { k1_buffer_V_10_address0 { O 11 vector } k1_buffer_V_10_ce0 { O 1 bit } k1_buffer_V_10_we0 { O 1 bit } k1_buffer_V_10_d0 { O 64 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'k1_buffer_V_10'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 211 \
    name k1_buffer_V_11 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename k1_buffer_V_11 \
    op interface \
    ports { k1_buffer_V_11_address0 { O 11 vector } k1_buffer_V_11_ce0 { O 1 bit } k1_buffer_V_11_we0 { O 1 bit } k1_buffer_V_11_d0 { O 64 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'k1_buffer_V_11'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 212 \
    name k1_buffer_V_12 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename k1_buffer_V_12 \
    op interface \
    ports { k1_buffer_V_12_address0 { O 11 vector } k1_buffer_V_12_ce0 { O 1 bit } k1_buffer_V_12_we0 { O 1 bit } k1_buffer_V_12_d0 { O 64 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'k1_buffer_V_12'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 213 \
    name k1_buffer_V_13 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename k1_buffer_V_13 \
    op interface \
    ports { k1_buffer_V_13_address0 { O 11 vector } k1_buffer_V_13_ce0 { O 1 bit } k1_buffer_V_13_we0 { O 1 bit } k1_buffer_V_13_d0 { O 64 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'k1_buffer_V_13'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 214 \
    name k1_buffer_V_14 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename k1_buffer_V_14 \
    op interface \
    ports { k1_buffer_V_14_address0 { O 11 vector } k1_buffer_V_14_ce0 { O 1 bit } k1_buffer_V_14_we0 { O 1 bit } k1_buffer_V_14_d0 { O 64 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'k1_buffer_V_14'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 215 \
    name k1_buffer_V_15 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename k1_buffer_V_15 \
    op interface \
    ports { k1_buffer_V_15_address0 { O 11 vector } k1_buffer_V_15_ce0 { O 1 bit } k1_buffer_V_15_we0 { O 1 bit } k1_buffer_V_15_d0 { O 64 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'k1_buffer_V_15'"
}
}


# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 199 \
    name ret_V_1_loc \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_ret_V_1_loc \
    op interface \
    ports { ret_V_1_loc_dout { I 32 vector } ret_V_1_loc_empty_n { I 1 bit } ret_V_1_loc_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 216 \
    name k0_1 \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_k0_1 \
    op interface \
    ports { k0_1_dout { I 64 vector } k0_1_empty_n { I 1 bit } k0_1_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 217 \
    name gmem2 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_gmem2 \
    op interface \
    ports { m_axi_gmem2_AWVALID { O 1 bit } m_axi_gmem2_AWREADY { I 1 bit } m_axi_gmem2_AWADDR { O 64 vector } m_axi_gmem2_AWID { O 1 vector } m_axi_gmem2_AWLEN { O 32 vector } m_axi_gmem2_AWSIZE { O 3 vector } m_axi_gmem2_AWBURST { O 2 vector } m_axi_gmem2_AWLOCK { O 2 vector } m_axi_gmem2_AWCACHE { O 4 vector } m_axi_gmem2_AWPROT { O 3 vector } m_axi_gmem2_AWQOS { O 4 vector } m_axi_gmem2_AWREGION { O 4 vector } m_axi_gmem2_AWUSER { O 1 vector } m_axi_gmem2_WVALID { O 1 bit } m_axi_gmem2_WREADY { I 1 bit } m_axi_gmem2_WDATA { O 64 vector } m_axi_gmem2_WSTRB { O 8 vector } m_axi_gmem2_WLAST { O 1 bit } m_axi_gmem2_WID { O 1 vector } m_axi_gmem2_WUSER { O 1 vector } m_axi_gmem2_ARVALID { O 1 bit } m_axi_gmem2_ARREADY { I 1 bit } m_axi_gmem2_ARADDR { O 64 vector } m_axi_gmem2_ARID { O 1 vector } m_axi_gmem2_ARLEN { O 32 vector } m_axi_gmem2_ARSIZE { O 3 vector } m_axi_gmem2_ARBURST { O 2 vector } m_axi_gmem2_ARLOCK { O 2 vector } m_axi_gmem2_ARCACHE { O 4 vector } m_axi_gmem2_ARPROT { O 3 vector } m_axi_gmem2_ARQOS { O 4 vector } m_axi_gmem2_ARREGION { O 4 vector } m_axi_gmem2_ARUSER { O 1 vector } m_axi_gmem2_RVALID { I 1 bit } m_axi_gmem2_RREADY { O 1 bit } m_axi_gmem2_RDATA { I 64 vector } m_axi_gmem2_RLAST { I 1 bit } m_axi_gmem2_RID { I 1 vector } m_axi_gmem2_RUSER { I 1 vector } m_axi_gmem2_RRESP { I 2 vector } m_axi_gmem2_BVALID { I 1 bit } m_axi_gmem2_BREADY { O 1 bit } m_axi_gmem2_BRESP { I 2 vector } m_axi_gmem2_BID { I 1 vector } m_axi_gmem2_BUSER { I 1 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_start { I 1 bit } ap_ready { O 1 bit } ap_done { O 1 bit } ap_idle { O 1 bit } ap_continue { I 1 bit } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -2 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


