// Seed: 1224684469
module module_0 (
    input  uwire id_0,
    output uwire id_1
);
  wire id_3 = -1;
endmodule
module module_1 (
    output supply0 id_0,
    output uwire id_1,
    output wire id_2,
    input wand id_3,
    output supply0 id_4,
    output tri0 id_5,
    input uwire id_6,
    input tri id_7,
    input wire id_8,
    input wor id_9,
    input uwire id_10,
    output supply1 id_11,
    input wand id_12
);
  logic [-1 : {  -1  {  -1  }  }] id_14;
  ;
  module_0 modCall_1 (
      id_8,
      id_4
  );
  assign modCall_1.id_3 = 0;
endmodule
