$date
	Sun Oct 23 04:33:48 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#141065
b111 !
1"
#141066
b111 &
b111 %
1$
#141067
0"
#141070
b10110 &
b10110 %
#141074
b1011 &
b1011 %
#141078
b100010 &
b100010 %
#141082
b10001 &
b10001 %
#141086
b110100 &
b110100 %
#141090
b11010 &
b11010 %
#141094
b1101 &
b1101 %
#141098
b101000 &
b101000 %
#141102
b10100 &
b10100 %
#141106
b1010 &
b1010 %
#141110
b101 &
b101 %
#141114
b10000 &
b10000 %
#141118
b1000 &
b1000 %
#141122
b100 &
b100 %
#141126
b10 &
b10 %
#141130
b1 &
b1 %
1#
#141134
b0 &
0#
b0 %
0$
#1108640
b10100 !
1"
#1108642
b10100 &
b10100 %
1$
#1108643
0"
#1108646
b1010 &
b1010 %
#1108650
b101 &
b101 %
#1108654
b10000 &
b10000 %
#1108658
b1000 &
b1000 %
#1108662
b100 &
b100 %
#1108666
b10 &
b10 %
#1108670
b1 &
1#
b1 %
#1108674
b0 &
b0 %
0#
0$
#2046437
b10101 !
1"
#2046438
b10101 &
b10101 %
1$
#2046439
0"
#2046442
b1000000 &
b1000000 %
#2046446
b100000 &
b100000 %
#2046450
b10000 &
b10000 %
#2046454
b1000 &
b1000 %
#2046458
b100 &
b100 %
#2046462
b10 &
b10 %
#2046466
b1 &
b1 %
1#
#2046470
b0 &
0#
b0 %
0$
#4500012
