// Seed: 1097086035
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  logic ["" : 1 'b0 -  -1] id_5 = id_2;
endmodule
module module_1 (
    output wor id_0,
    input tri0 id_1,
    input tri1 id_2,
    input wand id_3,
    input tri1 id_4,
    output wire id_5,
    input supply0 id_6,
    input tri0 id_7,
    input uwire id_8,
    input wand id_9
);
  logic id_11;
  module_0 modCall_1 (
      id_11,
      id_11,
      id_11,
      id_11
  );
endmodule
