# Reading C:/intelFPGA_lite/19.1/modelsim_ase/tcl/vsim/pref.tcl
# do Laboratorio_3_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/19.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/lab3_git {C:/lab3_git/and_N.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:54:09 on May 16,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/lab3_git" C:/lab3_git/and_N.sv 
# -- Compiling module and_N
# 
# Top level modules:
# 	and_N
# End time: 17:54:09 on May 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/lab3_git {C:/lab3_git/and_N_TestBench.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 17:54:09 on May 16,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/lab3_git" C:/lab3_git/and_N_TestBench.sv 
# -- Compiling module and_N_TestBench
# 
# Top level modules:
# 	and_N_TestBench
# End time: 17:54:09 on May 16,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.and_N_TestBench
# vsim work.and_N_TestBench 
# Start time: 17:55:30 on May 16,2020
# Loading sv_std.std
# Loading work.and_N_TestBench
# Loading work.and_N
add wave -position insertpoint sim:/and_N_TestBench/DUT/*
run
# End time: 17:56:23 on May 16,2020, Elapsed time: 0:00:53
# Errors: 0, Warnings: 0
