<?xml version="1.0" encoding="UTF-8"?>
<!-- Product Version: Vivado v2020.1 (64-bit)              -->
<!--                                                         -->
<!-- Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.   -->

<Project Version="7" Minor="49" Path="/home/iisclap/Downloads/FPGA_10NOV/FPGA_10NOV.xpr">
  <DefaultLaunch Dir="$PRUNDIR"/>
  <Configuration>
    <Option Name="Id" Val="8ac01296f06f4872a1ed6314497f3b96"/>
    <Option Name="Part" Val="xc7z010clg400-1"/>
    <Option Name="CompiledLibDir" Val="$PCACHEDIR/compile_simlib"/>
    <Option Name="CompiledLibDirXSim" Val=""/>
    <Option Name="CompiledLibDirModelSim" Val="$PCACHEDIR/compile_simlib/modelsim"/>
    <Option Name="CompiledLibDirQuesta" Val="$PCACHEDIR/compile_simlib/questa"/>
    <Option Name="CompiledLibDirIES" Val="$PCACHEDIR/compile_simlib/ies"/>
    <Option Name="CompiledLibDirXcelium" Val="$PCACHEDIR/compile_simlib/xcelium"/>
    <Option Name="CompiledLibDirVCS" Val="$PCACHEDIR/compile_simlib/vcs"/>
    <Option Name="CompiledLibDirRiviera" Val="$PCACHEDIR/compile_simlib/riviera"/>
    <Option Name="CompiledLibDirActivehdl" Val="$PCACHEDIR/compile_simlib/activehdl"/>
    <Option Name="SimulatorInstallDirModelSim" Val=""/>
    <Option Name="SimulatorInstallDirQuesta" Val=""/>
    <Option Name="SimulatorInstallDirIES" Val=""/>
    <Option Name="SimulatorInstallDirXcelium" Val=""/>
    <Option Name="SimulatorInstallDirVCS" Val=""/>
    <Option Name="SimulatorInstallDirRiviera" Val=""/>
    <Option Name="SimulatorInstallDirActiveHdl" Val=""/>
    <Option Name="BoardPart" Val="digilentinc.com:zybo-z7-10:part0:1.0"/>
    <Option Name="ActiveSimSet" Val="sim_1"/>
    <Option Name="DefaultLib" Val="xil_defaultlib"/>
    <Option Name="ProjectType" Val="Default"/>
    <Option Name="IPOutputRepo" Val="$PCACHEDIR/ip"/>
    <Option Name="IPCachePermission" Val="read"/>
    <Option Name="IPCachePermission" Val="write"/>
    <Option Name="EnableCoreContainer" Val="FALSE"/>
    <Option Name="CreateRefXciForCoreContainers" Val="FALSE"/>
    <Option Name="IPUserFilesDir" Val="$PIPUSERFILESDIR"/>
    <Option Name="IPStaticSourceDir" Val="$PIPUSERFILESDIR/ipstatic"/>
    <Option Name="EnableBDX" Val="FALSE"/>
    <Option Name="DSABoardId" Val="zybo"/>
    <Option Name="WTXSimLaunchSim" Val="0"/>
    <Option Name="WTModelSimLaunchSim" Val="0"/>
    <Option Name="WTQuestaLaunchSim" Val="0"/>
    <Option Name="WTIesLaunchSim" Val="0"/>
    <Option Name="WTVcsLaunchSim" Val="0"/>
    <Option Name="WTRivieraLaunchSim" Val="0"/>
    <Option Name="WTActivehdlLaunchSim" Val="0"/>
    <Option Name="WTXSimExportSim" Val="2"/>
    <Option Name="WTModelSimExportSim" Val="2"/>
    <Option Name="WTQuestaExportSim" Val="2"/>
    <Option Name="WTIesExportSim" Val="2"/>
    <Option Name="WTVcsExportSim" Val="2"/>
    <Option Name="WTRivieraExportSim" Val="2"/>
    <Option Name="WTActivehdlExportSim" Val="2"/>
    <Option Name="GenerateIPUpgradeLog" Val="TRUE"/>
    <Option Name="XSimRadix" Val="hex"/>
    <Option Name="XSimTimeUnit" Val="ns"/>
    <Option Name="XSimArrayDisplayLimit" Val="1024"/>
    <Option Name="XSimTraceLimit" Val="65536"/>
    <Option Name="SimTypes" Val="rtl"/>
    <Option Name="SimTypes" Val="bfm"/>
    <Option Name="SimTypes" Val="tlm"/>
    <Option Name="SimTypes" Val="tlm_dpi"/>
    <Option Name="MEMEnableMemoryMapGeneration" Val="TRUE"/>
    <Option Name="DcpsUptoDate" Val="TRUE"/>
  </Configuration>
  <FileSets Version="1" Minor="31">
    <FileSet Name="sources_1" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1">
      <Filter Type="Srcs"/>
      <File Path="$PSRCDIR/sources_1/imports/IIsc files/openmsp430_copy/omsp430_ZYBO_10.srcs/sources_1/imports/Priya/c2s-iisc-rc-team-c2s-iisc-b2c0ebac54aa/C2S_v2/Design_files/digital/rtl/verilog_c2s/bootchip.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../../../../../../home/nivedita/IIsc files/openmsp430_copy/omsp430_ZYBO_10.srcs/sources_1/imports/Priya/c2s-iisc-rc-team-c2s-iisc-b2c0ebac54aa/C2S_v2/Design_files/digital/rtl/verilog_c2s/bootchip.v"/>
          <Attr Name="ImportTime" Val="1512381280"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/IIsc files/omsp430_ZYBO_10/omsp430_ZYBO_10.srcs/sources_1/imports/Priya/c2s-iisc-rc-team-c2s-iisc-b2c0ebac54aa/C2S_v2/Design_files/digital/rtl/verilog_c2s/clock_top.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../../../../../../home/nivedita/IIsc files/omsp430_ZYBO_10/omsp430_ZYBO_10.srcs/sources_1/imports/Priya/c2s-iisc-rc-team-c2s-iisc-b2c0ebac54aa/C2S_v2/Design_files/digital/rtl/verilog_c2s/clock_top.v"/>
          <Attr Name="ImportTime" Val="1505393504"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/IIsc files/omsp430_ZYBO_10/omsp430_ZYBO_10.srcs/sources_1/imports/verilog_c2s/mem_data.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../../../../../../home/nivedita/IIsc files/omsp430_ZYBO_10/omsp430_ZYBO_10.srcs/sources_1/imports/verilog_c2s/mem_data.v"/>
          <Attr Name="ImportTime" Val="1572241970"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/IIsc files/omsp430_ZYBO_10/omsp430_ZYBO_10.srcs/sources_1/imports/verilog_c2s/mem_prog.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../../../../../../home/nivedita/IIsc files/omsp430_ZYBO_10/omsp430_ZYBO_10.srcs/sources_1/imports/verilog_c2s/mem_prog.v"/>
          <Attr Name="ImportTime" Val="1572242086"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/IIsc files/omsp430_ZYBO_10/omsp430_ZYBO_10.srcs/sources_1/imports/Priya/c2s-iisc-rc-team-c2s-iisc-b2c0ebac54aa/C2S_v2/Design_files/digital/rtl/verilog_c2s/memchk.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../../../../../../home/nivedita/IIsc files/omsp430_ZYBO_10/omsp430_ZYBO_10.srcs/sources_1/imports/Priya/c2s-iisc-rc-team-c2s-iisc-b2c0ebac54aa/C2S_v2/Design_files/digital/rtl/verilog_c2s/memchk.v"/>
          <Attr Name="ImportTime" Val="1572244356"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/IIsc files/omsp430_ZYBO_10/omsp430_ZYBO_10.srcs/sources_1/imports/Priya/c2s-iisc-rc-team-c2s-iisc-b2c0ebac54aa/C2S_v2/Design_files/digital/rtl/verilog_c2s/mux.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../../../../../../home/nivedita/IIsc files/omsp430_ZYBO_10/omsp430_ZYBO_10.srcs/sources_1/imports/Priya/c2s-iisc-rc-team-c2s-iisc-b2c0ebac54aa/C2S_v2/Design_files/digital/rtl/verilog_c2s/mux.v"/>
          <Attr Name="ImportTime" Val="1505393504"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/IIsc files/omsp430_ZYBO_10/omsp430_ZYBO_10.srcs/sources_1/imports/Priya/c2s-iisc-rc-team-c2s-iisc-b2c0ebac54aa/C2S_v2/Design_files/digital/rtl/verilog_openmsp430/openMSP430_defines.v">
        <FileInfo SFType="VHeader">
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../../../../../../home/nivedita/IIsc files/omsp430_ZYBO_10/omsp430_ZYBO_10.srcs/sources_1/imports/Priya/c2s-iisc-rc-team-c2s-iisc-b2c0ebac54aa/C2S_v2/Design_files/digital/rtl/verilog_openmsp430/openMSP430_defines.v"/>
          <Attr Name="ImportTime" Val="1571828604"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/IIsc files/omsp430_ZYBO_10/omsp430_ZYBO_10.srcs/sources_1/imports/Priya/c2s-iisc-rc-team-c2s-iisc-b2c0ebac54aa/C2S_v2/Design_files/digital/rtl/verilog_openmsp430/omsp_alu.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../../../../../../home/nivedita/IIsc files/omsp430_ZYBO_10/omsp430_ZYBO_10.srcs/sources_1/imports/Priya/c2s-iisc-rc-team-c2s-iisc-b2c0ebac54aa/C2S_v2/Design_files/digital/rtl/verilog_openmsp430/omsp_alu.v"/>
          <Attr Name="ImportTime" Val="1505393504"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/IIsc files/omsp430_ZYBO_10/omsp430_ZYBO_10.srcs/sources_1/imports/Priya/c2s-iisc-rc-team-c2s-iisc-b2c0ebac54aa/C2S_v2/Design_files/digital/rtl/verilog_openmsp430/omsp_and_gate.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../../../../../../home/nivedita/IIsc files/omsp430_ZYBO_10/omsp430_ZYBO_10.srcs/sources_1/imports/Priya/c2s-iisc-rc-team-c2s-iisc-b2c0ebac54aa/C2S_v2/Design_files/digital/rtl/verilog_openmsp430/omsp_and_gate.v"/>
          <Attr Name="ImportTime" Val="1505393504"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/IIsc files/omsp430_ZYBO_10/omsp430_ZYBO_10.srcs/sources_1/imports/Priya/c2s-iisc-rc-team-c2s-iisc-b2c0ebac54aa/C2S_v2/Design_files/digital/rtl/verilog_openmsp430/omsp_clock_gate.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../../../../../../home/nivedita/IIsc files/omsp430_ZYBO_10/omsp430_ZYBO_10.srcs/sources_1/imports/Priya/c2s-iisc-rc-team-c2s-iisc-b2c0ebac54aa/C2S_v2/Design_files/digital/rtl/verilog_openmsp430/omsp_clock_gate.v"/>
          <Attr Name="ImportTime" Val="1505393504"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/IIsc files/omsp430_ZYBO_10/omsp430_ZYBO_10.srcs/sources_1/imports/Priya/c2s-iisc-rc-team-c2s-iisc-b2c0ebac54aa/C2S_v2/Design_files/digital/rtl/verilog_openmsp430/omsp_clock_module.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../../../../../../home/nivedita/IIsc files/omsp430_ZYBO_10/omsp430_ZYBO_10.srcs/sources_1/imports/Priya/c2s-iisc-rc-team-c2s-iisc-b2c0ebac54aa/C2S_v2/Design_files/digital/rtl/verilog_openmsp430/omsp_clock_module.v"/>
          <Attr Name="ImportTime" Val="1505393504"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/IIsc files/omsp430_ZYBO_10/omsp430_ZYBO_10.srcs/sources_1/imports/Priya/c2s-iisc-rc-team-c2s-iisc-b2c0ebac54aa/C2S_v2/Design_files/digital/rtl/verilog_openmsp430/omsp_dbg.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../../../../../../home/nivedita/IIsc files/omsp430_ZYBO_10/omsp430_ZYBO_10.srcs/sources_1/imports/Priya/c2s-iisc-rc-team-c2s-iisc-b2c0ebac54aa/C2S_v2/Design_files/digital/rtl/verilog_openmsp430/omsp_dbg.v"/>
          <Attr Name="ImportTime" Val="1505393504"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/IIsc files/omsp430_ZYBO_10/omsp430_ZYBO_10.srcs/sources_1/imports/Priya/c2s-iisc-rc-team-c2s-iisc-b2c0ebac54aa/C2S_v2/Design_files/digital/rtl/verilog_openmsp430/omsp_dbg_uart.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../../../../../../home/nivedita/IIsc files/omsp430_ZYBO_10/omsp430_ZYBO_10.srcs/sources_1/imports/Priya/c2s-iisc-rc-team-c2s-iisc-b2c0ebac54aa/C2S_v2/Design_files/digital/rtl/verilog_openmsp430/omsp_dbg_uart.v"/>
          <Attr Name="ImportTime" Val="1505393504"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/IIsc files/omsp430_ZYBO_10/omsp430_ZYBO_10.srcs/sources_1/imports/Priya/c2s-iisc-rc-team-c2s-iisc-b2c0ebac54aa/C2S_v2/Design_files/digital/rtl/verilog_openmsp430/omsp_execution_unit.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../../../../../../home/nivedita/IIsc files/omsp430_ZYBO_10/omsp430_ZYBO_10.srcs/sources_1/imports/Priya/c2s-iisc-rc-team-c2s-iisc-b2c0ebac54aa/C2S_v2/Design_files/digital/rtl/verilog_openmsp430/omsp_execution_unit.v"/>
          <Attr Name="ImportTime" Val="1505393504"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/IIsc files/omsp430_ZYBO_10/omsp430_ZYBO_10.srcs/sources_1/imports/Priya/c2s-iisc-rc-team-c2s-iisc-b2c0ebac54aa/C2S_v2/Design_files/digital/rtl/verilog_openmsp430/omsp_frontend.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../../../../../../home/nivedita/IIsc files/omsp430_ZYBO_10/omsp430_ZYBO_10.srcs/sources_1/imports/Priya/c2s-iisc-rc-team-c2s-iisc-b2c0ebac54aa/C2S_v2/Design_files/digital/rtl/verilog_openmsp430/omsp_frontend.v"/>
          <Attr Name="ImportTime" Val="1505393504"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/IIsc files/omsp430_ZYBO_10/omsp430_ZYBO_10.srcs/sources_1/imports/Priya/c2s-iisc-rc-team-c2s-iisc-b2c0ebac54aa/C2S_v2/Design_files/digital/rtl/verilog_openmsp430/periph/omsp_gpio.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../../../../../../home/nivedita/IIsc files/omsp430_ZYBO_10/omsp430_ZYBO_10.srcs/sources_1/imports/Priya/c2s-iisc-rc-team-c2s-iisc-b2c0ebac54aa/C2S_v2/Design_files/digital/rtl/verilog_openmsp430/periph/omsp_gpio.v"/>
          <Attr Name="ImportTime" Val="1505393504"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/IIsc files/omsp430_ZYBO_10/omsp430_ZYBO_10.srcs/sources_1/imports/Priya/c2s-iisc-rc-team-c2s-iisc-b2c0ebac54aa/C2S_v2/Design_files/digital/rtl/verilog_openmsp430/omsp_mem_backbone.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../../../../../../home/nivedita/IIsc files/omsp430_ZYBO_10/omsp430_ZYBO_10.srcs/sources_1/imports/Priya/c2s-iisc-rc-team-c2s-iisc-b2c0ebac54aa/C2S_v2/Design_files/digital/rtl/verilog_openmsp430/omsp_mem_backbone.v"/>
          <Attr Name="ImportTime" Val="1505393504"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/IIsc files/omsp430_ZYBO_10/omsp430_ZYBO_10.srcs/sources_1/imports/Priya/c2s-iisc-rc-team-c2s-iisc-b2c0ebac54aa/C2S_v2/Design_files/digital/rtl/verilog_openmsp430/omsp_multiplier.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../../../../../../home/nivedita/IIsc files/omsp430_ZYBO_10/omsp430_ZYBO_10.srcs/sources_1/imports/Priya/c2s-iisc-rc-team-c2s-iisc-b2c0ebac54aa/C2S_v2/Design_files/digital/rtl/verilog_openmsp430/omsp_multiplier.v"/>
          <Attr Name="ImportTime" Val="1505393504"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/IIsc files/omsp430_ZYBO_10/omsp430_ZYBO_10.srcs/sources_1/imports/Priya/c2s-iisc-rc-team-c2s-iisc-b2c0ebac54aa/C2S_v2/Design_files/digital/rtl/verilog_openmsp430/omsp_register_file.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../../../../../../home/nivedita/IIsc files/omsp430_ZYBO_10/omsp430_ZYBO_10.srcs/sources_1/imports/Priya/c2s-iisc-rc-team-c2s-iisc-b2c0ebac54aa/C2S_v2/Design_files/digital/rtl/verilog_openmsp430/omsp_register_file.v"/>
          <Attr Name="ImportTime" Val="1505393504"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/IIsc files/omsp430_ZYBO_10/omsp430_ZYBO_10.srcs/sources_1/imports/Priya/c2s-iisc-rc-team-c2s-iisc-b2c0ebac54aa/C2S_v2/Design_files/digital/rtl/verilog_openmsp430/omsp_scan_mux.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../../../../../../home/nivedita/IIsc files/omsp430_ZYBO_10/omsp430_ZYBO_10.srcs/sources_1/imports/Priya/c2s-iisc-rc-team-c2s-iisc-b2c0ebac54aa/C2S_v2/Design_files/digital/rtl/verilog_openmsp430/omsp_scan_mux.v"/>
          <Attr Name="ImportTime" Val="1505393504"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/IIsc files/omsp430_ZYBO_10/omsp430_ZYBO_10.srcs/sources_1/imports/Priya/c2s-iisc-rc-team-c2s-iisc-b2c0ebac54aa/C2S_v2/Design_files/digital/rtl/verilog_openmsp430/omsp_sfr.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../../../../../../home/nivedita/IIsc files/omsp430_ZYBO_10/omsp430_ZYBO_10.srcs/sources_1/imports/Priya/c2s-iisc-rc-team-c2s-iisc-b2c0ebac54aa/C2S_v2/Design_files/digital/rtl/verilog_openmsp430/omsp_sfr.v"/>
          <Attr Name="ImportTime" Val="1505393504"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/IIsc files/omsp430_ZYBO_10/omsp430_ZYBO_10.srcs/sources_1/imports/Priya/c2s-iisc-rc-team-c2s-iisc-b2c0ebac54aa/C2S_v2/Design_files/digital/rtl/verilog_openmsp430/omsp_sync_cell.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../../../../../../home/nivedita/IIsc files/omsp430_ZYBO_10/omsp430_ZYBO_10.srcs/sources_1/imports/Priya/c2s-iisc-rc-team-c2s-iisc-b2c0ebac54aa/C2S_v2/Design_files/digital/rtl/verilog_openmsp430/omsp_sync_cell.v"/>
          <Attr Name="ImportTime" Val="1505393504"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/IIsc files/omsp430_ZYBO_10/omsp430_ZYBO_10.srcs/sources_1/imports/Priya/c2s-iisc-rc-team-c2s-iisc-b2c0ebac54aa/C2S_v2/Design_files/digital/rtl/verilog_openmsp430/omsp_sync_reset.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../../../../../../home/nivedita/IIsc files/omsp430_ZYBO_10/omsp430_ZYBO_10.srcs/sources_1/imports/Priya/c2s-iisc-rc-team-c2s-iisc-b2c0ebac54aa/C2S_v2/Design_files/digital/rtl/verilog_openmsp430/omsp_sync_reset.v"/>
          <Attr Name="ImportTime" Val="1505393504"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/IIsc files/omsp430_ZYBO_10/omsp430_ZYBO_10.srcs/sources_1/imports/Priya/c2s-iisc-rc-team-c2s-iisc-b2c0ebac54aa/C2S_v2/Design_files/digital/rtl/verilog_openmsp430/omsp_wakeup_cell.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../../../../../../home/nivedita/IIsc files/omsp430_ZYBO_10/omsp430_ZYBO_10.srcs/sources_1/imports/Priya/c2s-iisc-rc-team-c2s-iisc-b2c0ebac54aa/C2S_v2/Design_files/digital/rtl/verilog_openmsp430/omsp_wakeup_cell.v"/>
          <Attr Name="ImportTime" Val="1505393504"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/IIsc files/omsp430_ZYBO_10/omsp430_ZYBO_10.srcs/sources_1/imports/Priya/c2s-iisc-rc-team-c2s-iisc-b2c0ebac54aa/C2S_v2/Design_files/digital/rtl/verilog_openmsp430/omsp_watchdog.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../../../../../../home/nivedita/IIsc files/omsp430_ZYBO_10/omsp430_ZYBO_10.srcs/sources_1/imports/Priya/c2s-iisc-rc-team-c2s-iisc-b2c0ebac54aa/C2S_v2/Design_files/digital/rtl/verilog_openmsp430/omsp_watchdog.v"/>
          <Attr Name="ImportTime" Val="1505393504"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/IIsc files/omsp430_ZYBO_10/omsp430_ZYBO_10.srcs/sources_1/imports/Priya/c2s-iisc-rc-team-c2s-iisc-b2c0ebac54aa/C2S_v2/Design_files/digital/rtl/verilog_openmsp430/openMSP430.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../../../../../../home/nivedita/IIsc files/omsp430_ZYBO_10/omsp430_ZYBO_10.srcs/sources_1/imports/Priya/c2s-iisc-rc-team-c2s-iisc-b2c0ebac54aa/C2S_v2/Design_files/digital/rtl/verilog_openmsp430/openMSP430.v"/>
          <Attr Name="ImportTime" Val="1505393504"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/IIsc files/omsp430_ZYBO_10/omsp430_ZYBO_10.srcs/sources_1/imports/Priya/c2s-iisc-rc-team-c2s-iisc-b2c0ebac54aa/C2S_v2/Design_files/digital/rtl/verilog_c2s/pwm.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../../../../../../home/nivedita/IIsc files/omsp430_ZYBO_10/omsp430_ZYBO_10.srcs/sources_1/imports/Priya/c2s-iisc-rc-team-c2s-iisc-b2c0ebac54aa/C2S_v2/Design_files/digital/rtl/verilog_c2s/pwm.v"/>
          <Attr Name="ImportTime" Val="1505393504"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/IIsc files/omsp430_ZYBO_10/omsp430_ZYBO_10.srcs/sources_1/imports/Priya/c2s-iisc-rc-team-c2s-iisc-b2c0ebac54aa/C2S_v2/Design_files/digital/rtl/verilog_c2s/uart-rs485/raminfr.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../../../../../../home/nivedita/IIsc files/omsp430_ZYBO_10/omsp430_ZYBO_10.srcs/sources_1/imports/Priya/c2s-iisc-rc-team-c2s-iisc-b2c0ebac54aa/C2S_v2/Design_files/digital/rtl/verilog_c2s/uart-rs485/raminfr.v"/>
          <Attr Name="ImportTime" Val="1505393504"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/IIsc files/omsp430_ZYBO_10/omsp430_ZYBO_10.srcs/sources_1/imports/Priya/c2s-iisc-rc-team-c2s-iisc-b2c0ebac54aa/C2S_v2/Design_files/digital/rtl/verilog_c2s/uart-rs485/raminfrRx.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../../../../../../home/nivedita/IIsc files/omsp430_ZYBO_10/omsp430_ZYBO_10.srcs/sources_1/imports/Priya/c2s-iisc-rc-team-c2s-iisc-b2c0ebac54aa/C2S_v2/Design_files/digital/rtl/verilog_c2s/uart-rs485/raminfrRx.v"/>
          <Attr Name="ImportTime" Val="1505393504"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/IIsc files/omsp430_ZYBO_10/omsp430_ZYBO_10.srcs/sources_1/imports/Priya/c2s-iisc-rc-team-c2s-iisc-b2c0ebac54aa/C2S_v2/Design_files/digital/rtl/verilog_c2s/uart-rs485/rs485.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../../../../../../home/nivedita/IIsc files/omsp430_ZYBO_10/omsp430_ZYBO_10.srcs/sources_1/imports/Priya/c2s-iisc-rc-team-c2s-iisc-b2c0ebac54aa/C2S_v2/Design_files/digital/rtl/verilog_c2s/uart-rs485/rs485.v"/>
          <Attr Name="ImportTime" Val="1505393504"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/IIsc files/omsp430_ZYBO_10/omsp430_ZYBO_10.srcs/sources_1/imports/Priya/c2s-iisc-rc-team-c2s-iisc-b2c0ebac54aa/C2S_v2/Design_files/digital/rtl/verilog_c2s/secded_d.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../../../../../../home/nivedita/IIsc files/omsp430_ZYBO_10/omsp430_ZYBO_10.srcs/sources_1/imports/Priya/c2s-iisc-rc-team-c2s-iisc-b2c0ebac54aa/C2S_v2/Design_files/digital/rtl/verilog_c2s/secded_d.v"/>
          <Attr Name="ImportTime" Val="1505393504"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/IIsc files/omsp430_ZYBO_10/omsp430_ZYBO_10.srcs/sources_1/imports/Priya/c2s-iisc-rc-team-c2s-iisc-b2c0ebac54aa/C2S_v2/Design_files/digital/rtl/verilog_c2s/secded_p.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../../../../../../home/nivedita/IIsc files/omsp430_ZYBO_10/omsp430_ZYBO_10.srcs/sources_1/imports/Priya/c2s-iisc-rc-team-c2s-iisc-b2c0ebac54aa/C2S_v2/Design_files/digital/rtl/verilog_c2s/secded_p.v"/>
          <Attr Name="ImportTime" Val="1505393504"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/IIsc files/omsp430_ZYBO_10/omsp430_ZYBO_10.srcs/sources_1/imports/Priya/c2s-iisc-rc-team-c2s-iisc-b2c0ebac54aa/C2S_v2/Design_files/digital/rtl/verilog_c2s/uart-rs485/uart_defines.v">
        <FileInfo SFType="VHeader">
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../../../../../../home/nivedita/IIsc files/omsp430_ZYBO_10/omsp430_ZYBO_10.srcs/sources_1/imports/Priya/c2s-iisc-rc-team-c2s-iisc-b2c0ebac54aa/C2S_v2/Design_files/digital/rtl/verilog_c2s/uart-rs485/uart_defines.v"/>
          <Attr Name="ImportTime" Val="1505393504"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/IIsc files/omsp430_ZYBO_10/omsp430_ZYBO_10.srcs/sources_1/imports/Priya/c2s-iisc-rc-team-c2s-iisc-b2c0ebac54aa/C2S_v2/Design_files/digital/rtl/verilog_c2s/uart-rs485/top.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../../../../../../home/nivedita/IIsc files/omsp430_ZYBO_10/omsp430_ZYBO_10.srcs/sources_1/imports/Priya/c2s-iisc-rc-team-c2s-iisc-b2c0ebac54aa/C2S_v2/Design_files/digital/rtl/verilog_c2s/uart-rs485/top.v"/>
          <Attr Name="ImportTime" Val="1590721434"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/IIsc files/openmsp430_copy/omsp430_ZYBO_10.srcs/sources_1/imports/Priya/chip_fpga/chip_fpga.srcs/sources_1/imports/suresh/Desktop/top_digital_fpga.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../../../../../../home/nivedita/IIsc files/openmsp430_copy/omsp430_ZYBO_10.srcs/sources_1/imports/Priya/chip_fpga/chip_fpga.srcs/sources_1/imports/suresh/Desktop/top_digital_fpga.v"/>
          <Attr Name="ImportTime" Val="1604384012"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/IIsc files/omsp430_ZYBO_10/omsp430_ZYBO_10.srcs/sources_1/imports/Priya/c2s-iisc-rc-team-c2s-iisc-b2c0ebac54aa/C2S_v2/Design_files/digital/rtl/verilog_c2s/uart-rs485/uart_receiver.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../../../../../../home/nivedita/IIsc files/omsp430_ZYBO_10/omsp430_ZYBO_10.srcs/sources_1/imports/Priya/c2s-iisc-rc-team-c2s-iisc-b2c0ebac54aa/C2S_v2/Design_files/digital/rtl/verilog_c2s/uart-rs485/uart_receiver.v"/>
          <Attr Name="ImportTime" Val="1505393504"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/IIsc files/omsp430_ZYBO_10/omsp430_ZYBO_10.srcs/sources_1/imports/Priya/c2s-iisc-rc-team-c2s-iisc-b2c0ebac54aa/C2S_v2/Design_files/digital/rtl/verilog_c2s/uart-rs485/uart_regs.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../../../../../../home/nivedita/IIsc files/omsp430_ZYBO_10/omsp430_ZYBO_10.srcs/sources_1/imports/Priya/c2s-iisc-rc-team-c2s-iisc-b2c0ebac54aa/C2S_v2/Design_files/digital/rtl/verilog_c2s/uart-rs485/uart_regs.v"/>
          <Attr Name="ImportTime" Val="1505393504"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/IIsc files/omsp430_ZYBO_10/omsp430_ZYBO_10.srcs/sources_1/imports/Priya/c2s-iisc-rc-team-c2s-iisc-b2c0ebac54aa/C2S_v2/Design_files/digital/rtl/verilog_c2s/uart-rs485/uart_rfifo.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../../../../../../home/nivedita/IIsc files/omsp430_ZYBO_10/omsp430_ZYBO_10.srcs/sources_1/imports/Priya/c2s-iisc-rc-team-c2s-iisc-b2c0ebac54aa/C2S_v2/Design_files/digital/rtl/verilog_c2s/uart-rs485/uart_rfifo.v"/>
          <Attr Name="ImportTime" Val="1505393504"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/IIsc files/omsp430_ZYBO_10/omsp430_ZYBO_10.srcs/sources_1/imports/Priya/c2s-iisc-rc-team-c2s-iisc-b2c0ebac54aa/C2S_v2/Design_files/digital/rtl/verilog_c2s/uart-rs485/uart_sync_flops.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../../../../../../home/nivedita/IIsc files/omsp430_ZYBO_10/omsp430_ZYBO_10.srcs/sources_1/imports/Priya/c2s-iisc-rc-team-c2s-iisc-b2c0ebac54aa/C2S_v2/Design_files/digital/rtl/verilog_c2s/uart-rs485/uart_sync_flops.v"/>
          <Attr Name="ImportTime" Val="1505393504"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/IIsc files/omsp430_ZYBO_10/omsp430_ZYBO_10.srcs/sources_1/imports/Priya/c2s-iisc-rc-team-c2s-iisc-b2c0ebac54aa/C2S_v2/Design_files/digital/rtl/verilog_c2s/uart-rs485/uart_tfifo.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../../../../../../home/nivedita/IIsc files/omsp430_ZYBO_10/omsp430_ZYBO_10.srcs/sources_1/imports/Priya/c2s-iisc-rc-team-c2s-iisc-b2c0ebac54aa/C2S_v2/Design_files/digital/rtl/verilog_c2s/uart-rs485/uart_tfifo.v"/>
          <Attr Name="ImportTime" Val="1505393504"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/IIsc files/omsp430_ZYBO_10/omsp430_ZYBO_10.srcs/sources_1/imports/Priya/c2s-iisc-rc-team-c2s-iisc-b2c0ebac54aa/C2S_v2/Design_files/digital/rtl/verilog_c2s/uart-rs485/uart_transmitter.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../../../../../../home/nivedita/IIsc files/omsp430_ZYBO_10/omsp430_ZYBO_10.srcs/sources_1/imports/Priya/c2s-iisc-rc-team-c2s-iisc-b2c0ebac54aa/C2S_v2/Design_files/digital/rtl/verilog_c2s/uart-rs485/uart_transmitter.v"/>
          <Attr Name="ImportTime" Val="1505393504"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/IIsc files/openmsp430_copy/omsp430_ZYBO_10.srcs/sources_1/imports/Priya/chip_fpga/chip_fpga.srcs/sources_1/imports/suresh/Desktop/top_fpga.v">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../../../../../../home/nivedita/IIsc files/openmsp430_copy/omsp430_ZYBO_10.srcs/sources_1/imports/Priya/chip_fpga/chip_fpga.srcs/sources_1/imports/suresh/Desktop/top_fpga.v"/>
          <Attr Name="ImportTime" Val="1591869391"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/IIsc files/omsp430_ZYBO_10/omsp430_ZYBO_10.srcs/sources_1/imports/Priya/c2s-iisc-rc-team-c2s-iisc-b2c0ebac54aa/C2S_v2/Design_files/digital/rtl/verilog_c2s/temp_sensor_FE/calibration_unit.v">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../../../../../../home/nivedita/IIsc files/omsp430_ZYBO_10/omsp430_ZYBO_10.srcs/sources_1/imports/Priya/c2s-iisc-rc-team-c2s-iisc-b2c0ebac54aa/C2S_v2/Design_files/digital/rtl/verilog_c2s/temp_sensor_FE/calibration_unit.v"/>
          <Attr Name="ImportTime" Val="1505393504"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/IIsc files/omsp430_ZYBO_10/omsp430_ZYBO_10.srcs/sources_1/imports/Priya/c2s-iisc-rc-team-c2s-iisc-b2c0ebac54aa/C2S_v2/Design_files/digital/rtl/verilog_c2s/spi/interface_fsm.v">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../../../../../../home/nivedita/IIsc files/omsp430_ZYBO_10/omsp430_ZYBO_10.srcs/sources_1/imports/Priya/c2s-iisc-rc-team-c2s-iisc-b2c0ebac54aa/C2S_v2/Design_files/digital/rtl/verilog_c2s/spi/interface_fsm.v"/>
          <Attr Name="ImportTime" Val="1505393504"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/IIsc files/omsp430_ZYBO_10/omsp430_ZYBO_10.srcs/sources_1/imports/Priya/c2s-iisc-rc-team-c2s-iisc-b2c0ebac54aa/C2S_v2/Design_files/digital/rtl/verilog_c2s/spi/interface_top.v">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../../../../../../home/nivedita/IIsc files/omsp430_ZYBO_10/omsp430_ZYBO_10.srcs/sources_1/imports/Priya/c2s-iisc-rc-team-c2s-iisc-b2c0ebac54aa/C2S_v2/Design_files/digital/rtl/verilog_c2s/spi/interface_top.v"/>
          <Attr Name="ImportTime" Val="1505393504"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/IIsc files/omsp430_ZYBO_10/omsp430_ZYBO_10.srcs/sources_1/imports/Priya/c2s-iisc-rc-team-c2s-iisc-b2c0ebac54aa/C2S_v2/Design_files/digital/rtl/verilog_openmsp430/omsp_clock_mux.v">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../../../../../../home/nivedita/IIsc files/omsp430_ZYBO_10/omsp430_ZYBO_10.srcs/sources_1/imports/Priya/c2s-iisc-rc-team-c2s-iisc-b2c0ebac54aa/C2S_v2/Design_files/digital/rtl/verilog_openmsp430/omsp_clock_mux.v"/>
          <Attr Name="ImportTime" Val="1505393504"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/IIsc files/omsp430_ZYBO_10/omsp430_ZYBO_10.srcs/sources_1/imports/Priya/c2s-iisc-rc-team-c2s-iisc-b2c0ebac54aa/C2S_v2/Design_files/digital/rtl/verilog_openmsp430/omsp_dbg_hwbrk.v">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../../../../../../home/nivedita/IIsc files/omsp430_ZYBO_10/omsp430_ZYBO_10.srcs/sources_1/imports/Priya/c2s-iisc-rc-team-c2s-iisc-b2c0ebac54aa/C2S_v2/Design_files/digital/rtl/verilog_openmsp430/omsp_dbg_hwbrk.v"/>
          <Attr Name="ImportTime" Val="1505393504"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/IIsc files/omsp430_ZYBO_10/omsp430_ZYBO_10.srcs/sources_1/imports/Priya/c2s-iisc-rc-team-c2s-iisc-b2c0ebac54aa/C2S_v2/Design_files/digital/rtl/verilog_openmsp430/omsp_dbg_i2c.v">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../../../../../../home/nivedita/IIsc files/omsp430_ZYBO_10/omsp430_ZYBO_10.srcs/sources_1/imports/Priya/c2s-iisc-rc-team-c2s-iisc-b2c0ebac54aa/C2S_v2/Design_files/digital/rtl/verilog_openmsp430/omsp_dbg_i2c.v"/>
          <Attr Name="ImportTime" Val="1505393504"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/IIsc files/omsp430_ZYBO_10/omsp430_ZYBO_10.srcs/sources_1/imports/Priya/c2s-iisc-rc-team-c2s-iisc-b2c0ebac54aa/C2S_v2/Design_files/digital/rtl/verilog_c2s/spi/sfr.v">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../../../../../../home/nivedita/IIsc files/omsp430_ZYBO_10/omsp430_ZYBO_10.srcs/sources_1/imports/Priya/c2s-iisc-rc-team-c2s-iisc-b2c0ebac54aa/C2S_v2/Design_files/digital/rtl/verilog_c2s/spi/sfr.v"/>
          <Attr Name="ImportTime" Val="1505393504"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/IIsc files/omsp430_ZYBO_10/omsp430_ZYBO_10.srcs/sources_1/imports/Priya/c2s-iisc-rc-team-c2s-iisc-b2c0ebac54aa/C2S_v2/Design_files/digital/rtl/verilog_c2s/temp_sensor_FE/temp_sensor_top.v">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../../../../../../home/nivedita/IIsc files/omsp430_ZYBO_10/omsp430_ZYBO_10.srcs/sources_1/imports/Priya/c2s-iisc-rc-team-c2s-iisc-b2c0ebac54aa/C2S_v2/Design_files/digital/rtl/verilog_c2s/temp_sensor_FE/temp_sensor_top.v"/>
          <Attr Name="ImportTime" Val="1505393504"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PSRCDIR/sources_1/imports/IIsc files/omsp430_ZYBO_10/omsp430_ZYBO_10.srcs/sources_1/imports/Priya/c2s-iisc-rc-team-c2s-iisc-b2c0ebac54aa/C2S_v2/Design_files/digital/rtl/verilog_openmsp430/openMSP430_undefines.v">
        <FileInfo>
          <Attr Name="AutoDisabled" Val="1"/>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../../../../../../home/nivedita/IIsc files/omsp430_ZYBO_10/omsp430_ZYBO_10.srcs/sources_1/imports/Priya/c2s-iisc-rc-team-c2s-iisc-b2c0ebac54aa/C2S_v2/Design_files/digital/rtl/verilog_openmsp430/openMSP430_undefines.v"/>
          <Attr Name="ImportTime" Val="1505393504"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <File Path="$PPRDIR/archive_project_summary.txt"/>
      <Config>
        <Option Name="DesignMode" Val="RTL"/>
        <Option Name="TopModule" Val="top_fpga"/>
        <Option Name="TopAutoSet" Val="TRUE"/>
      </Config>
    </FileSet>
    <FileSet Name="constrs_1" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
      <Filter Type="Constrs"/>
      <File Path="$PSRCDIR/constrs_1/imports/IIsc files/ZYBO.xdc">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../../../../../../home/nivedita/IIsc files/ZYBO.xdc"/>
          <Attr Name="ImportTime" Val="1604386957"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="ConstrsType" Val="XDC"/>
      </Config>
    </FileSet>
    <FileSet Name="sim_1" Type="SimulationSrcs" RelSrcDir="$PSRCDIR/sim_1">
      <Filter Type="Srcs"/>
      <Config>
        <Option Name="DesignMode" Val="RTL"/>
        <Option Name="TopModule" Val="top_fpga"/>
        <Option Name="TopLib" Val="xil_defaultlib"/>
        <Option Name="TopAutoSet" Val="TRUE"/>
        <Option Name="TransportPathDelay" Val="0"/>
        <Option Name="TransportIntDelay" Val="0"/>
        <Option Name="SelectedSimModel" Val="rtl"/>
        <Option Name="PamDesignTestbench" Val=""/>
        <Option Name="PamDutBypassFile" Val="xil_dut_bypass"/>
        <Option Name="PamSignalDriverFile" Val="xil_bypass_driver"/>
        <Option Name="PamPseudoTop" Val="pseudo_tb"/>
        <Option Name="SrcSet" Val="sources_1"/>
      </Config>
    </FileSet>
    <FileSet Name="utils_1" Type="Utils" RelSrcDir="$PSRCDIR/utils_1">
      <Filter Type="Utils"/>
      <Config>
        <Option Name="TopAutoSet" Val="TRUE"/>
      </Config>
    </FileSet>
    <FileSet Name="xadc_wiz_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/xadc_wiz_0">
      <File Path="$PSRCDIR/sources_1/ip/xadc_wiz_0/xadc_wiz_0.xci">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../../../../../home/nivedita/Desktop/Final bit file/final fpga/Openmsp430.srcs/sources_1/ip/xadc_wiz_0/xadc_wiz_0.xci"/>
          <Attr Name="ImportTime" Val="1591718887"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="TopModule" Val="xadc_wiz_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
    <FileSet Name="clk_wiz_0" Type="BlockSrcs" RelSrcDir="$PSRCDIR/clk_wiz_0">
      <File Path="$PSRCDIR/sources_1/ip/clk_wiz_0/clk_wiz_0.xci">
        <FileInfo>
          <Attr Name="ImportPath" Val="$PPRDIR/../../../../../../../../../../../../home/nivedita/Desktop/Final bit file/final fpga/Openmsp430.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci"/>
          <Attr Name="ImportTime" Val="1591718425"/>
          <Attr Name="UsedIn" Val="synthesis"/>
          <Attr Name="UsedIn" Val="implementation"/>
          <Attr Name="UsedIn" Val="simulation"/>
        </FileInfo>
      </File>
      <Config>
        <Option Name="TopModule" Val="clk_wiz_0"/>
        <Option Name="UseBlackboxStub" Val="1"/>
      </Config>
    </FileSet>
  </FileSets>
  <Simulators>
    <Simulator Name="XSim">
      <Option Name="Description" Val="Vivado Simulator"/>
      <Option Name="CompiledLib" Val="0"/>
    </Simulator>
    <Simulator Name="ModelSim">
      <Option Name="Description" Val="ModelSim Simulator"/>
    </Simulator>
    <Simulator Name="Questa">
      <Option Name="Description" Val="Questa Advanced Simulator"/>
    </Simulator>
    <Simulator Name="IES">
      <Option Name="Description" Val="Incisive Enterprise Simulator (IES)"/>
    </Simulator>
    <Simulator Name="Xcelium">
      <Option Name="Description" Val="Xcelium Parallel Simulator"/>
    </Simulator>
    <Simulator Name="VCS">
      <Option Name="Description" Val="Verilog Compiler Simulator (VCS)"/>
    </Simulator>
    <Simulator Name="Riviera">
      <Option Name="Description" Val="Riviera-PRO Simulator"/>
    </Simulator>
  </Simulators>
  <Runs Version="1" Minor="11">
    <Run Id="synth_1" Type="Ft3:Synth" SrcSet="sources_1" Part="xc7z010clg400-1" ConstrsSet="constrs_1" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" State="current" Dir="$PRUNDIR/synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2019"/>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="xadc_wiz_0_synth_1" Type="Ft3:Synth" SrcSet="xadc_wiz_0" Part="xc7z010clg400-1" ConstrsSet="xadc_wiz_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/xadc_wiz_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2020">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="clk_wiz_0_synth_1" Type="Ft3:Synth" SrcSet="clk_wiz_0" Part="xc7z010clg400-1" ConstrsSet="clk_wiz_0" Description="Vivado Synthesis Defaults" AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" Dir="$PRUNDIR/clk_wiz_0_synth_1" IncludeInArchive="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2020">
          <Desc>Vivado Synthesis Defaults</Desc>
        </StratHandle>
        <Step Id="synth_design"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Synthesis Default Reports" Flow="Vivado Synthesis 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="impl_1" Type="Ft2:EntireDesign" Part="xc7z010clg400-1" ConstrsSet="constrs_1" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="synth_1" IncludeInArchive="true" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2019"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design" EnableStepBool="1"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="impl_2" Type="Ft2:EntireDesign" Part="xc7z010clg400-1" ConstrsSet="constrs_1" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" State="current" Dir="$PRUNDIR/impl_2" SynthRun="synth_1" IncludeInArchive="true" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2019"/>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design" EnableStepBool="1"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <GeneratedRun Dir="$PRUNDIR" File="gen_run.xml"/>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2019"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="xadc_wiz_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z010clg400-1" ConstrsSet="xadc_wiz_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="xadc_wiz_0_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2020">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
    <Run Id="clk_wiz_0_impl_1" Type="Ft2:EntireDesign" Part="xc7z010clg400-1" ConstrsSet="clk_wiz_0" Description="Default settings for Implementation." AutoIncrementalCheckpoint="false" WriteIncrSynthDcp="false" SynthRun="clk_wiz_0_synth_1" IncludeInArchive="false" GenFullBitstream="true">
      <Strategy Version="1" Minor="2">
        <StratHandle Name="Vivado Implementation Defaults" Flow="Vivado Implementation 2020">
          <Desc>Default settings for Implementation.</Desc>
        </StratHandle>
        <Step Id="init_design"/>
        <Step Id="opt_design"/>
        <Step Id="power_opt_design"/>
        <Step Id="place_design"/>
        <Step Id="post_place_power_opt_design"/>
        <Step Id="phys_opt_design"/>
        <Step Id="route_design"/>
        <Step Id="post_route_phys_opt_design"/>
        <Step Id="write_bitstream"/>
      </Strategy>
      <ReportStrategy Name="Vivado Implementation Default Reports" Flow="Vivado Implementation 2020"/>
      <Report Name="ROUTE_DESIGN.REPORT_METHODOLOGY" Enabled="1"/>
      <RQSFiles/>
    </Run>
  </Runs>
  <Board>
    <Jumpers/>
  </Board>
  <DashboardSummary Version="1" Minor="0">
    <Dashboards>
      <Dashboard Name="default_dashboard">
        <Gadgets>
          <Gadget Name="drc_1" Type="drc" Version="1" Row="2" Column="0">
            <GadgetParam Name="REPORTS" Type="string_list" Value="impl_1#impl_1_route_report_drc_0 "/>
          </Gadget>
          <Gadget Name="methodology_1" Type="methodology" Version="1" Row="2" Column="1">
            <GadgetParam Name="REPORTS" Type="string_list" Value="impl_1#impl_1_route_report_methodology_0 "/>
          </Gadget>
          <Gadget Name="power_1" Type="power" Version="1" Row="1" Column="0">
            <GadgetParam Name="REPORTS" Type="string_list" Value="impl_1#impl_1_route_report_power_0 "/>
          </Gadget>
          <Gadget Name="timing_1" Type="timing" Version="1" Row="0" Column="1">
            <GadgetParam Name="REPORTS" Type="string_list" Value="impl_1#impl_1_route_report_timing_summary_0 "/>
          </Gadget>
          <Gadget Name="utilization_1" Type="utilization" Version="1" Row="0" Column="0">
            <GadgetParam Name="REPORTS" Type="string_list" Value="synth_1#synth_1_synth_report_utilization_0 "/>
            <GadgetParam Name="RUN.STEP" Type="string" Value="synth_design"/>
            <GadgetParam Name="RUN.TYPE" Type="string" Value="synthesis"/>
          </Gadget>
          <Gadget Name="utilization_2" Type="utilization" Version="1" Row="1" Column="1">
            <GadgetParam Name="REPORTS" Type="string_list" Value="impl_1#impl_1_place_report_utilization_0 "/>
          </Gadget>
        </Gadgets>
      </Dashboard>
      <CurrentDashboard>default_dashboard</CurrentDashboard>
    </Dashboards>
  </DashboardSummary>
</Project>
