#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Sun Jan 28 10:29:46 2024
# Process ID: 7544
# Current directory: D:/GitHub/S4_APP2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent15264 D:\GitHub\S4_APP2\pb_logique_seq.xpr
# Log file: D:/GitHub/S4_APP2/vivado.log
# Journal file: D:/GitHub/S4_APP2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/GitHub/S4_APP2/pb_logique_seq.xpr
update_compile_order -fileset sources_1
update_module_reference design_1_calcul_param_2_0_0
generate_target Simulation [get_files D:/GitHub/S4_APP2/pb_logique_seq.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects [get_files D:/GitHub/S4_APP2/pb_logique_seq.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files D:/GitHub/S4_APP2/pb_logique_seq.srcs/sources_1/bd/design_1/design_1.bd] -directory D:/GitHub/S4_APP2/pb_logique_seq.ip_user_files/sim_scripts -ip_user_files_dir D:/GitHub/S4_APP2/pb_logique_seq.ip_user_files -ipstatic_source_dir D:/GitHub/S4_APP2/pb_logique_seq.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/GitHub/S4_APP2/pb_logique_seq.cache/compile_simlib/modelsim} {questa=D:/GitHub/S4_APP2/pb_logique_seq.cache/compile_simlib/questa} {riviera=D:/GitHub/S4_APP2/pb_logique_seq.cache/compile_simlib/riviera} {activehdl=D:/GitHub/S4_APP2/pb_logique_seq.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
open_wave_config D:/GitHub/S4_APP2/module_commande_tb_behav.wcfg
source simul_module_sig_tb.tcl
run 10 ms
add_bp {D:/GitHub/S4_APP2/pb_logique_seq.srcs/sources_1/imports/new/calcul_param_2.vhd} 120
remove_bps -file {D:/GitHub/S4_APP2/pb_logique_seq.srcs/sources_1/imports/new/calcul_param_2.vhd} -line 120
close_sim
update_module_reference design_1_calcul_param_2_0_0
generate_target Simulation [get_files D:/GitHub/S4_APP2/pb_logique_seq.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects [get_files D:/GitHub/S4_APP2/pb_logique_seq.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files D:/GitHub/S4_APP2/pb_logique_seq.srcs/sources_1/bd/design_1/design_1.bd] -directory D:/GitHub/S4_APP2/pb_logique_seq.ip_user_files/sim_scripts -ip_user_files_dir D:/GitHub/S4_APP2/pb_logique_seq.ip_user_files -ipstatic_source_dir D:/GitHub/S4_APP2/pb_logique_seq.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/GitHub/S4_APP2/pb_logique_seq.cache/compile_simlib/modelsim} {questa=D:/GitHub/S4_APP2/pb_logique_seq.cache/compile_simlib/questa} {riviera=D:/GitHub/S4_APP2/pb_logique_seq.cache/compile_simlib/riviera} {activehdl=D:/GitHub/S4_APP2/pb_logique_seq.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
open_wave_config D:/GitHub/S4_APP2/module_commande_tb_behav.wcfg
source simul_module_sig_tb.tcl
run 10 ms
close_sim
close_bd_design [get_bd_designs design_1]
reset_simulation -simset sim_1 -mode behavioral
reset_simulation -simset sim_1 -mode behavioral
reset_simulation -simset sim_1 -mode behavioral
launch_simulation
close_project
open_project D:/GitHub/S4_APP2/pb_logique_seq.xpr
update_compile_order -fileset sources_1
update_module_reference design_1_calcul_param_2_0_0
generate_target Simulation [get_files D:/GitHub/S4_APP2/pb_logique_seq.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects [get_files D:/GitHub/S4_APP2/pb_logique_seq.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files D:/GitHub/S4_APP2/pb_logique_seq.srcs/sources_1/bd/design_1/design_1.bd] -directory D:/GitHub/S4_APP2/pb_logique_seq.ip_user_files/sim_scripts -ip_user_files_dir D:/GitHub/S4_APP2/pb_logique_seq.ip_user_files -ipstatic_source_dir D:/GitHub/S4_APP2/pb_logique_seq.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/GitHub/S4_APP2/pb_logique_seq.cache/compile_simlib/modelsim} {questa=D:/GitHub/S4_APP2/pb_logique_seq.cache/compile_simlib/questa} {riviera=D:/GitHub/S4_APP2/pb_logique_seq.cache/compile_simlib/riviera} {activehdl=D:/GitHub/S4_APP2/pb_logique_seq.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
open_wave_config D:/GitHub/S4_APP2/module_commande_tb_behav.wcfg
source simul_module_sig_tb.tcl
run 10 ms
save_wave_config {D:/GitHub/S4_APP2/module_commande_tb_behav.wcfg}
close_sim
update_module_reference design_1_calcul_param_2_0_0
reset_simulation -simset sim_1 -mode behavioral
generate_target Simulation [get_files D:/GitHub/S4_APP2/pb_logique_seq.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects [get_files D:/GitHub/S4_APP2/pb_logique_seq.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files D:/GitHub/S4_APP2/pb_logique_seq.srcs/sources_1/bd/design_1/design_1.bd] -directory D:/GitHub/S4_APP2/pb_logique_seq.ip_user_files/sim_scripts -ip_user_files_dir D:/GitHub/S4_APP2/pb_logique_seq.ip_user_files -ipstatic_source_dir D:/GitHub/S4_APP2/pb_logique_seq.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/GitHub/S4_APP2/pb_logique_seq.cache/compile_simlib/modelsim} {questa=D:/GitHub/S4_APP2/pb_logique_seq.cache/compile_simlib/questa} {riviera=D:/GitHub/S4_APP2/pb_logique_seq.cache/compile_simlib/riviera} {activehdl=D:/GitHub/S4_APP2/pb_logique_seq.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
open_wave_config D:/GitHub/S4_APP2/module_commande_tb_behav.wcfg
source simul_module_sig_tb.tcl
run 10 ms
save_wave_config {D:/GitHub/S4_APP2/module_commande_tb_behav.wcfg}
close_sim
update_module_reference design_1_calcul_param_2_0_0
reset_simulation -simset sim_1 -mode behavioral
generate_target Simulation [get_files D:/GitHub/S4_APP2/pb_logique_seq.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects [get_files D:/GitHub/S4_APP2/pb_logique_seq.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files D:/GitHub/S4_APP2/pb_logique_seq.srcs/sources_1/bd/design_1/design_1.bd] -directory D:/GitHub/S4_APP2/pb_logique_seq.ip_user_files/sim_scripts -ip_user_files_dir D:/GitHub/S4_APP2/pb_logique_seq.ip_user_files -ipstatic_source_dir D:/GitHub/S4_APP2/pb_logique_seq.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/GitHub/S4_APP2/pb_logique_seq.cache/compile_simlib/modelsim} {questa=D:/GitHub/S4_APP2/pb_logique_seq.cache/compile_simlib/questa} {riviera=D:/GitHub/S4_APP2/pb_logique_seq.cache/compile_simlib/riviera} {activehdl=D:/GitHub/S4_APP2/pb_logique_seq.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
open_wave_config D:/GitHub/S4_APP2/module_commande_tb_behav.wcfg
source simul_module_sig_tb.tcl
run 10 ms
archive_project D:/GitHub/pb_logique_seq.xpr.zip -temp_dir D:/GitHub/S4_APP2/.Xil/Vivado-7544-DESKTOP-9AUGKDP -force -include_local_ip_cache
close_sim
