Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2025.1 (lin64) Build 6140274 Wed May 21 22:58:25 MDT 2025
| Date             : Sun Jan 11 12:20:38 2026
| Host             : ee-kraken running 64-bit Red Hat Enterprise Linux 9.5 (Plow)
| Command          : report_power -file ./src/attention/synth_output/attention_fp_S_q_4_S_kv_4_d_kq_4_d_v_4_k_2_scale_width_8_M1_E_0_M1_M_3_M2_E_0_M2_M_3_M3_E_0_M3_M_3_ACCUM_METHOD_KULISCH_KULISCH_KULISCH_DSP_auto_auto_auto_time_20260111_1215_power.rpt
| Design           : attention_fp
| Device           : xcu250-figd2104-2L-e
| Design State     : synthesized
| Grade            : extended
| Process          : typical
| Characterization : Production
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 3.809        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.849        |
| Device Static (W)        | 2.960        |
| Effective TJA (C/W)      | 0.5          |
| Max Ambient (C)          | 98.0         |
| Junction Temperature (C) | 27.0         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.016 |        3 |       --- |             --- |
| CLB Logic                |     0.242 |    16607 |       --- |             --- |
|   LUT as Logic           |     0.231 |    10892 |   1728000 |            0.63 |
|   LUT as Distributed RAM |     0.008 |      112 |    791040 |            0.01 |
|   CARRY8                 |     0.002 |      228 |    216000 |            0.11 |
|   Register               |    <0.001 |     2076 |   3456000 |            0.06 |
|   Others                 |     0.000 |      299 |       --- |             --- |
|   F7/F8 Muxes            |     0.000 |       13 |   1728000 |           <0.01 |
| Signals                  |     0.189 |    14888 |       --- |             --- |
| I/O                      |     0.402 |      513 |       676 |           75.89 |
| Static Power             |     2.960 |          |           |                 |
| Total                    |     3.809 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+------------------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source           | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+------------------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint           |       0.850 |     1.682 |       0.525 |      1.156 |       NA    | Unspecified | NA         |
| Vccint_io        |       0.850 |     0.162 |       0.020 |      0.142 |       NA    | Unspecified | NA         |
| Vccbram          |       0.850 |     0.020 |       0.000 |      0.020 |       NA    | Unspecified | NA         |
| Vccaux           |       1.800 |     0.886 |       0.000 |      0.886 |       NA    | Unspecified | NA         |
| Vccaux_io        |       1.800 |     0.167 |       0.063 |      0.104 |       NA    | Unspecified | NA         |
| Vcco33           |       3.300 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco25           |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18           |       1.800 |     0.151 |       0.151 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15           |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135          |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12           |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco10           |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccadc           |       1.800 |     0.032 |       0.000 |      0.032 |       NA    | Unspecified | NA         |
| VMGTAVCC (GTY)   |       0.900 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VMGTAVTT (GTY)   |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VMGTVCCAUX (GTY) |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
+------------------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | Low        | Design is synthesized                                  | Accuracy of the tool is not optimal until design is fully placed and routed                                |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 0.5                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 0.7                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+
| i_clk | i_clk  |             5.0 |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+------------------------------------------------+-----------+
| Name                                           | Power (W) |
+------------------------------------------------+-----------+
| attention_fp                                   |     0.849 |
|   sm_inst[0].u_curr_softmax                    |     0.022 |
|     acc_circular                               |     0.001 |
|       mdata_in_0_buffer                        |     0.001 |
|     cast_inst                                  |     0.003 |
|       data_in_0_unpacked_mx_split2_with_data_i |     0.002 |
|     div_inst                                   |     0.007 |
|       div_inst                                 |     0.003 |
|       split2_dividend                          |     0.002 |
|       split2_divisor                           |     0.002 |
|     mxint_accumulator_inst                     |     0.008 |
|     split2_mxint_exp_inst                      |     0.003 |
|       split2_with_data_i                       |     0.003 |
|   sm_inst[1].u_curr_softmax                    |     0.022 |
|     acc_circular                               |     0.002 |
|       mdata_in_0_buffer                        |     0.002 |
|     cast_inst                                  |     0.003 |
|       data_in_0_unpacked_mx_split2_with_data_i |     0.002 |
|     div_inst                                   |     0.008 |
|       div_inst                                 |     0.004 |
|       split2_dividend                          |     0.002 |
|       split2_divisor                           |     0.002 |
|     mxint_accumulator_inst                     |     0.008 |
|     split2_mxint_exp_inst                      |     0.003 |
|       split2_with_data_i                       |     0.003 |
|   sm_inst[2].u_curr_softmax                    |     0.022 |
|     acc_circular                               |     0.002 |
|       mdata_in_0_buffer                        |     0.002 |
|     cast_inst                                  |     0.003 |
|       data_in_0_unpacked_mx_split2_with_data_i |     0.002 |
|     div_inst                                   |     0.008 |
|       div_inst                                 |     0.004 |
|       split2_dividend                          |     0.002 |
|       split2_divisor                           |     0.002 |
|     mxint_accumulator_inst                     |     0.008 |
|     split2_mxint_exp_inst                      |     0.003 |
|       split2_with_data_i                       |     0.003 |
|   sm_inst[3].u_curr_softmax                    |     0.022 |
|     acc_circular                               |     0.002 |
|       mdata_in_0_buffer                        |     0.002 |
|     cast_inst                                  |     0.003 |
|       data_in_0_unpacked_mx_split2_with_data_i |     0.002 |
|     div_inst                                   |     0.008 |
|       div_inst                                 |     0.004 |
|       split2_dividend                          |     0.002 |
|       split2_divisor                           |     0.002 |
|     mxint_accumulator_inst                     |     0.008 |
|     split2_mxint_exp_inst                      |     0.003 |
|       split2_with_data_i                       |     0.003 |
|   u_matmul_QK                                  |     0.200 |
|     row_loop[0].col_loop[0].u_dot_general      |     0.009 |
|       tree_add[0].genblk1[0].u_add_nrm         |     0.009 |
|     row_loop[0].col_loop[1].u_dot_general      |     0.024 |
|       tree_add[0].genblk1[0].u_add_nrm         |     0.024 |
|     row_loop[0].col_loop[2].u_dot_general      |     0.009 |
|       tree_add[0].genblk1[0].u_add_nrm         |     0.009 |
|     row_loop[0].col_loop[3].u_dot_general      |     0.009 |
|       tree_add[0].genblk1[0].u_add_nrm         |     0.009 |
|     row_loop[1].col_loop[0].u_dot_general      |     0.009 |
|       tree_add[0].genblk1[0].u_add_nrm         |     0.009 |
|     row_loop[1].col_loop[1].u_dot_general      |     0.022 |
|       tree_add[0].genblk1[0].u_add_nrm         |     0.022 |
|     row_loop[1].col_loop[2].u_dot_general      |     0.009 |
|       tree_add[0].genblk1[0].u_add_nrm         |     0.009 |
|     row_loop[1].col_loop[3].u_dot_general      |     0.009 |
|       tree_add[0].genblk1[0].u_add_nrm         |     0.009 |
|     row_loop[2].col_loop[0].u_dot_general      |     0.009 |
|       tree_add[0].genblk1[0].u_add_nrm         |     0.009 |
|     row_loop[2].col_loop[1].u_dot_general      |     0.022 |
|       tree_add[0].genblk1[0].u_add_nrm         |     0.022 |
|     row_loop[2].col_loop[2].u_dot_general      |     0.009 |
|       tree_add[0].genblk1[0].u_add_nrm         |     0.009 |
|     row_loop[2].col_loop[3].u_dot_general      |     0.009 |
|       tree_add[0].genblk1[0].u_add_nrm         |     0.009 |
|     row_loop[3].col_loop[0].u_dot_general      |     0.009 |
|       tree_add[0].genblk1[0].u_add_nrm         |     0.009 |
|     row_loop[3].col_loop[1].u_dot_general      |     0.022 |
|       tree_add[0].genblk1[0].u_add_nrm         |     0.022 |
|     row_loop[3].col_loop[2].u_dot_general      |     0.009 |
|       tree_add[0].genblk1[0].u_add_nrm         |     0.009 |
|     row_loop[3].col_loop[3].u_dot_general      |     0.009 |
|       tree_add[0].genblk1[0].u_add_nrm         |     0.009 |
|   u_matmul_SMV                                 |     0.156 |
|     row_loop[0].col_loop[0].u_dot_general      |     0.011 |
|       tree_add[0].genblk1[0].u_add_nrm         |     0.011 |
|     row_loop[0].col_loop[1].u_dot_general      |     0.010 |
|       tree_add[0].genblk1[0].u_add_nrm         |     0.010 |
|     row_loop[0].col_loop[2].u_dot_general      |     0.011 |
|       tree_add[0].genblk1[0].u_add_nrm         |     0.011 |
|     row_loop[0].col_loop[3].u_dot_general      |     0.010 |
|       tree_add[0].genblk1[0].u_add_nrm         |     0.010 |
|     row_loop[1].col_loop[0].u_dot_general      |     0.010 |
|       tree_add[0].genblk1[0].u_add_nrm         |     0.010 |
|     row_loop[1].col_loop[1].u_dot_general      |     0.009 |
|       tree_add[0].genblk1[0].u_add_nrm         |     0.009 |
|     row_loop[1].col_loop[2].u_dot_general      |     0.010 |
|       tree_add[0].genblk1[0].u_add_nrm         |     0.010 |
|     row_loop[1].col_loop[3].u_dot_general      |     0.009 |
|       tree_add[0].genblk1[0].u_add_nrm         |     0.009 |
|     row_loop[2].col_loop[0].u_dot_general      |     0.010 |
|       tree_add[0].genblk1[0].u_add_nrm         |     0.010 |
|     row_loop[2].col_loop[1].u_dot_general      |     0.009 |
|       tree_add[0].genblk1[0].u_add_nrm         |     0.009 |
|     row_loop[2].col_loop[2].u_dot_general      |     0.010 |
|       tree_add[0].genblk1[0].u_add_nrm         |     0.010 |
|     row_loop[2].col_loop[3].u_dot_general      |     0.009 |
|       tree_add[0].genblk1[0].u_add_nrm         |     0.009 |
|     row_loop[3].col_loop[0].u_dot_general      |     0.010 |
|       tree_add[0].genblk1[0].u_add_nrm         |     0.010 |
|     row_loop[3].col_loop[1].u_dot_general      |     0.009 |
|       tree_add[0].genblk1[0].u_add_nrm         |     0.009 |
|     row_loop[3].col_loop[2].u_dot_general      |     0.010 |
|       tree_add[0].genblk1[0].u_add_nrm         |     0.010 |
|     row_loop[3].col_loop[3].u_dot_general      |     0.009 |
|       tree_add[0].genblk1[0].u_add_nrm         |     0.009 |
+------------------------------------------------+-----------+


