var structstadls_1_1vx_1_1detail_1_1InitGenerator_1_1HighspeedLink =
[
    [ "phy_configs_chip_type", "structstadls_1_1vx_1_1detail_1_1InitGenerator_1_1HighspeedLink.html#a174cc8265e55d5d92b23d11e7cdb53e3", null ],
    [ "phy_configs_fpga_type", "structstadls_1_1vx_1_1detail_1_1InitGenerator_1_1HighspeedLink.html#a0a1a42537abc152008aa1bddd480d7a8", null ],
    [ "HighspeedLink", "structstadls_1_1vx_1_1detail_1_1InitGenerator_1_1HighspeedLink.html#afe7c3c1f44627fda0f0ebcb14732fbd8", null ],
    [ "common_phy_config_chip", "structstadls_1_1vx_1_1detail_1_1InitGenerator_1_1HighspeedLink.html#a23d88c88f425f4c20c6636b3c67d95fd", null ],
    [ "common_phy_config_fpga", "structstadls_1_1vx_1_1detail_1_1InitGenerator_1_1HighspeedLink.html#a5899b08d6053ebec8572ca2996f3ffba", null ],
    [ "enable_systime", "structstadls_1_1vx_1_1detail_1_1InitGenerator_1_1HighspeedLink.html#a2d6d7e5f21c4a0b0483700308cdc6958", null ],
    [ "phy_configs_chip", "structstadls_1_1vx_1_1detail_1_1InitGenerator_1_1HighspeedLink.html#a21b45dd59670c75466ae422fdba4a80f", null ],
    [ "phy_configs_fpga", "structstadls_1_1vx_1_1detail_1_1InitGenerator_1_1HighspeedLink.html#ae0a786f9659ed6b42b6613ae44caa261", null ],
    [ "systime_sync_base", "structstadls_1_1vx_1_1detail_1_1InitGenerator_1_1HighspeedLink.html#a190e7ba06ceea93639e7ad9a733208f1", null ]
];