"use strict";(self.webpackChunkPCB_Design=self.webpackChunkPCB_Design||[]).push([[3477],{4724:(e,t,r)=>{r.r(t),r.d(t,{assets:()=>i,contentTitle:()=>s,default:()=>l,frontMatter:()=>a,metadata:()=>o,toc:()=>u});const o=JSON.parse('{"id":"Project/project-mcu-datalogger/fix-4layer-pcb-bugs","title":"Fix the Bugs in the 4 Layer PCB","description":"","source":"@site/docs/Project/02_project-mcu-datalogger/fix-4layer-pcb-bugs.md","sourceDirName":"Project/02_project-mcu-datalogger","slug":"/Project/project-mcu-datalogger/fix-4layer-pcb-bugs","permalink":"/PCB-Design-with-KiCad/docs/Project/project-mcu-datalogger/fix-4layer-pcb-bugs","draft":false,"unlisted":false,"editUrl":"https://github.com/facebook/docusaurus/tree/main/packages/create-docusaurus/templates/shared/docs/Project/02_project-mcu-datalogger/fix-4layer-pcb-bugs.md","tags":[],"version":"current","frontMatter":{},"sidebar":"ProjectsSidebar","previous":{"title":"Fix the Bugs in the 2 Layer PCB","permalink":"/PCB-Design-with-KiCad/docs/Project/project-mcu-datalogger/fix-2layer-pcb-bugs"},"next":{"title":"Layout 4 - Fix New Routing Violations","permalink":"/PCB-Design-with-KiCad/docs/Project/project-mcu-datalogger/fix-routing-violations"}}');var c=r(4848),n=r(8453);const a={},s="Fix the Bugs in the 4 Layer PCB",i={},u=[];function d(e){const t={h1:"h1",header:"header",...(0,n.R)(),...e.components};return(0,c.jsx)(t.header,{children:(0,c.jsx)(t.h1,{id:"fix-the-bugs-in-the-4-layer-pcb",children:"Fix the Bugs in the 4 Layer PCB"})})}function l(e={}){const{wrapper:t}={...(0,n.R)(),...e.components};return t?(0,c.jsx)(t,{...e,children:(0,c.jsx)(d,{...e})}):d(e)}},8453:(e,t,r)=>{r.d(t,{R:()=>a,x:()=>s});var o=r(6540);const c={},n=o.createContext(c);function a(e){const t=o.useContext(n);return o.useMemo((function(){return"function"==typeof e?e(t):{...t,...e}}),[t,e])}function s(e){let t;return t=e.disableParentContext?"function"==typeof e.components?e.components(c):e.components||c:a(e.components),o.createElement(n.Provider,{value:t},e.children)}}}]);