{
    "CMSSW_6_2_SLHCDEV_X_2015-09-25-2300": "slc6_amd64_gcc472", 
    "CMSSW_7_1_X_2015-09-23-1100": "slc6_amd64_gcc481", 
    "CMSSW_7_5_THREADED_X_2015-09-23-2300": "slc6_amd64_gcc491", 
    "CMSSW_7_6_CLANG_X_2015-09-28-1100": "slc6_amd64_gcc493", 
    "CMSSW_7_5_X_2015-09-28-2300": "slc6_amd64_gcc491", 
    "CMSSW_7_6_CLANG_X_2015-09-22-2300": "slc6_amd64_gcc493", 
    "CMSSW_7_6_X_2015-09-27-2300": "slc7_amd64_gcc493,slc6_amd64_gcc493", 
    "CMSSW_7_6_CLANG_X_2015-09-25-1100": "slc6_amd64_gcc493", 
    "CMSSW_7_4_ROOT5_X_2015-09-28-1100": "slc6_amd64_gcc491", 
    "CMSSW_6_2_X_SLHC_2015-09-24-1100": "slc6_amd64_gcc472", 
    "CMSSW_7_5_THREADED_X_2015-09-28-1100": "slc6_amd64_gcc491", 
    "CMSSW_7_6_X_2015-09-25-2300": "slc7_amd64_gcc493,slc6_amd64_gcc493", 
    "CMSSW_6_2_X_SLHC_2015-09-25-2300": "slc6_amd64_gcc472", 
    "CMSSW_7_1_X_2015-09-28-1100": "slc6_amd64_gcc481", 
    "CMSSW_7_6_DEVEL_X_2015-09-27-1100": "slc6_amd64_gcc493", 
    "CMSSW_7_5_ROOT5_X_2015-09-28-1100": "slc6_amd64_gcc491", 
    "CMSSW_7_4_ROOT5_X_2015-09-29-2300": "slc6_amd64_gcc491", 
    "CMSSW_6_2_SLHCDEV_X_2015-09-29-1100": "slc6_amd64_gcc472", 
    "CMSSW_5_3_X_2015-09-27-1100": "slc6_amd64_gcc472", 
    "CMSSW_7_4_ROOT5_X_2015-09-26-2300": "slc6_amd64_gcc491", 
    "CMSSW_7_1_X_2015-09-23-2300": "slc6_amd64_gcc481", 
    "CMSSW_7_1_X_2015-09-24-2300": "slc6_amd64_gcc481", 
    "CMSSW_7_6_ICC_X_2015-09-29-2300": "slc6_amd64_gcc493", 
    "CMSSW_7_6_DEVEL_X_2015-09-26-2300": "slc6_amd64_gcc493", 
    "CMSSW_7_6_CLANG_X_2015-09-26-2300": "slc6_amd64_gcc493", 
    "CMSSW_5_3_X_2015-09-26-1100": "slc6_amd64_gcc472", 
    "CMSSW_7_5_ROOT5_X_2015-09-26-1100": "slc6_amd64_gcc491", 
    "CMSSW_6_2_X_SLHC_2015-09-30-1100": "slc6_amd64_gcc472", 
    "CMSSW_7_1_X_2015-09-26-1100": "slc6_amd64_gcc481", 
    "CMSSW_6_2_X_SLHC_2015-09-28-1100": "slc6_amd64_gcc472", 
    "CMSSW_7_5_ROOT5_X_2015-09-25-2300": "slc6_amd64_gcc491", 
    "CMSSW_6_2_X_SLHC_2015-09-25-1100": "slc6_amd64_gcc472", 
    "CMSSW_7_6_DEVEL_X_2015-09-28-1100": "slc6_amd64_gcc493", 
    "CMSSW_7_6_THREADED_X_2015-09-24-2300": "slc6_amd64_gcc493", 
    "CMSSW_7_6_X_2015-09-28-2300": "slc7_amd64_gcc493,slc6_amd64_gcc493", 
    "CMSSW_7_6_DEVEL_X_2015-09-24-1100": "slc6_amd64_gcc493", 
    "CMSSW_7_6_X_2015-09-23-2300": "slc6_amd64_gcc493", 
    "CMSSW_7_5_X_2015-09-24-2300": "slc6_amd64_gcc491", 
    "CMSSW_7_6_ICC_X_2015-09-25-1100": "slc6_amd64_gcc493", 
    "CMSSW_7_5_X_2015-09-27-2300": "slc6_amd64_gcc491", 
    "CMSSW_6_2_X_SLHC_2015-09-23-2300": "slc6_amd64_gcc472", 
    "CMSSW_7_5_ROOT5_X_2015-09-23-1100": "slc6_amd64_gcc491", 
    "CMSSW_6_2_X_SLHC_2015-09-29-1100": "slc6_amd64_gcc472", 
    "CMSSW_7_5_THREADED_X_2015-09-26-1100": "slc6_amd64_gcc491", 
    "CMSSW_6_2_X_SLHC_2015-09-27-1100": "slc6_amd64_gcc472", 
    "CMSSW_7_6_CLANG_X_2015-09-28-2300": "slc6_amd64_gcc493", 
    "CMSSW_7_5_X_2015-09-25-1100": "slc6_amd64_gcc491", 
    "CMSSW_7_6_THREADED_X_2015-09-23-1800": "slc6_amd64_gcc493", 
    "CMSSW_7_5_ROOT5_X_2015-09-28-2300": "slc6_amd64_gcc491", 
    "CMSSW_7_4_ROOT5_X_2015-09-23-1100": "slc6_amd64_gcc491", 
    "CMSSW_7_6_CLANG_X_2015-09-24-2300": "slc6_amd64_gcc493", 
    "CMSSW_7_4_ROOT5_X_2015-09-22-2300": "slc6_amd64_gcc491", 
    "CMSSW_7_6_DEVEL_X_2015-09-23-1100": "slc6_amd64_gcc493", 
    "CMSSW_7_4_X_2015-09-28-1100": "slc6_amd64_gcc491", 
    "CMSSW_7_6_ICC_X_2015-09-24-2300": "slc6_amd64_gcc493", 
    "CMSSW_7_1_X_2015-09-24-1100": "slc6_amd64_gcc481", 
    "CMSSW_7_4_ROOT5_X_2015-09-25-2300": "slc6_amd64_gcc491", 
    "CMSSW_6_2_SLHCDEV_X_2015-09-24-1100": "slc6_amd64_gcc472", 
    "CMSSW_7_1_X_2015-09-26-2300": "slc6_amd64_gcc481", 
    "CMSSW_5_3_X_2015-09-24-2300": "slc6_amd64_gcc472", 
    "CMSSW_7_4_X_2015-09-24-1100": "slc6_amd64_gcc491", 
    "CMSSW_7_6_X_2015-09-29-0900": "slc6_amd64_gcc493", 
    "CMSSW_7_1_X_2015-09-25-2300": "slc6_amd64_gcc481", 
    "CMSSW_7_5_THREADED_X_2015-09-27-1100": "slc6_amd64_gcc491", 
    "CMSSW_7_4_ROOT5_X_2015-09-27-1100": "slc6_amd64_gcc491", 
    "CMSSW_7_5_X_2015-09-24-1100": "slc6_amd64_gcc491", 
    "CMSSW_7_4_X_2015-09-28-2300": "slc6_amd64_gcc491", 
    "CMSSW_6_2_X_SLHC_2015-09-24-2300": "slc6_amd64_gcc472", 
    "CMSSW_5_3_X_2015-09-23-1100": "slc6_amd64_gcc472", 
    "CMSSW_7_5_X_2015-09-29-1100": "slc6_amd64_gcc491", 
    "CMSSW_6_2_SLHCDEV_X_2015-09-23-2300": "slc6_amd64_gcc472", 
    "CMSSW_7_6_DEVEL_X_2015-09-25-2300": "slc6_amd64_gcc493", 
    "CMSSW_6_2_X_SLHC_2015-09-28-2300": "slc6_amd64_gcc472", 
    "CMSSW_7_4_ROOT5_X_2015-09-29-1100": "slc6_amd64_gcc491", 
    "CMSSW_5_3_X_2015-09-23-2300": "slc6_amd64_gcc472", 
    "CMSSW_7_4_X_2015-09-26-1100": "slc6_amd64_gcc491", 
    "CMSSW_7_6_CLANG_X_2015-09-23-1800": "slc6_amd64_gcc493", 
    "CMSSW_7_6_X_2015-09-27-1100": "slc6_amd64_gcc493", 
    "CMSSW_7_6_CLANG_X_2015-09-24-1100": "slc6_amd64_gcc493", 
    "CMSSW_7_6_ICC_X_2015-09-27-1100": "slc6_amd64_gcc493", 
    "CMSSW_6_2_X_SLHC_2015-09-27-2300": "slc6_amd64_gcc472", 
    "CMSSW_7_5_ROOT5_X_2015-09-29-1100": "slc6_amd64_gcc491", 
    "CMSSW_5_3_X_2015-09-28-2300": "slc6_amd64_gcc472", 
    "CMSSW_7_6_DEVEL_X_2015-09-26-1100": "slc6_amd64_gcc493", 
    "CMSSW_7_6_ICC_X_2015-09-22-2300": "slc6_amd64_gcc493", 
    "CMSSW_7_6_ICC_X_2015-09-27-2300": "slc6_amd64_gcc493", 
    "CMSSW_7_6_ICC_X_2015-09-24-1100": "slc6_amd64_gcc493", 
    "CMSSW_5_3_X_2015-09-29-1100": "slc6_amd64_gcc472", 
    "CMSSW_6_2_SLHCDEV_X_2015-09-27-1100": "slc6_amd64_gcc472", 
    "CMSSW_7_5_THREADED_X_2015-09-24-2300": "slc6_amd64_gcc491", 
    "CMSSW_7_6_X_2015-09-24-2300": "slc7_amd64_gcc493,slc6_amd64_gcc493", 
    "CMSSW_7_6_DEVEL_X_2015-09-28-2300": "slc6_amd64_gcc493", 
    "CMSSW_7_6_X_2015-09-26-2300": "slc7_amd64_gcc493,slc6_amd64_gcc493", 
    "CMSSW_7_4_X_2015-09-27-1100": "slc6_amd64_gcc491", 
    "CMSSW_7_6_ICC_X_2015-09-28-2300": "slc6_amd64_gcc493", 
    "CMSSW_7_4_ROOT5_X_2015-09-27-2300": "slc6_amd64_gcc491", 
    "CMSSW_7_6_X_2015-09-29-1100": "slc6_amd64_gcc493", 
    "CMSSW_7_5_X_2015-09-25-2300": "slc6_amd64_gcc491", 
    "CMSSW_6_2_X_SLHC_2015-09-23-1100": "slc6_amd64_gcc472", 
    "CMSSW_6_2_SLHCDEV_X_2015-09-28-1100": "slc6_amd64_gcc472", 
    "CMSSW_6_2_SLHCDEV_X_2015-09-22-2300": "slc6_amd64_gcc472", 
    "CMSSW_7_1_X_2015-09-29-1100": "slc6_amd64_gcc481", 
    "CMSSW_7_5_THREADED_X_2015-09-24-1100": "slc6_amd64_gcc491", 
    "CMSSW_7_4_X_2015-09-25-2300": "slc6_amd64_gcc491", 
    "CMSSW_6_2_X_SLHC_2015-09-22-2300": "slc6_amd64_gcc472", 
    "CMSSW_7_1_X_2015-09-27-2300": "slc6_amd64_gcc481", 
    "CMSSW_7_4_X_2015-09-27-2300": "slc6_amd64_gcc491", 
    "CMSSW_7_5_X_2015-09-26-2300": "slc6_amd64_gcc491", 
    "CMSSW_7_6_THREADED_X_2015-09-26-1100": "slc6_amd64_gcc493", 
    "CMSSW_7_6_ICC_X_2015-09-28-1100": "slc6_amd64_gcc493", 
    "CMSSW_7_4_X_2015-09-24-2300": "slc6_amd64_gcc491", 
    "CMSSW_7_4_X_2015-09-29-1100": "slc6_amd64_gcc491", 
    "CMSSW_5_3_X_2015-09-28-1100": "slc6_amd64_gcc472", 
    "CMSSW_5_3_X_2015-09-25-1100": "slc6_amd64_gcc472", 
    "CMSSW_7_1_X_2015-09-27-1100": "slc6_amd64_gcc481", 
    "CMSSW_7_6_THREADED_X_2015-09-28-1100": "slc6_amd64_gcc493", 
    "CMSSW_7_5_ROOT5_X_2015-09-24-2300": "slc6_amd64_gcc491", 
    "CMSSW_7_6_X_2015-09-29-1500": "slc6_amd64_gcc493", 
    "CMSSW_6_2_X_SLHC_2015-09-26-2300": "slc6_amd64_gcc472", 
    "CMSSW_5_3_X_2015-09-29-2300": "slc6_amd64_gcc472", 
    "CMSSW_5_3_X_2015-09-24-1100": "slc6_amd64_gcc472", 
    "CMSSW_6_2_SLHCDEV_X_2015-09-23-1100": "slc6_amd64_gcc472", 
    "CMSSW_7_4_ROOT5_X_2015-09-25-1100": "slc6_amd64_gcc491", 
    "CMSSW_7_6_THREADED_X_2015-09-25-1100": "slc6_amd64_gcc493", 
    "CMSSW_7_5_X_2015-09-23-2300": "slc6_amd64_gcc491", 
    "CMSSW_6_2_SLHCDEV_X_2015-09-27-2300": "slc6_amd64_gcc472", 
    "CMSSW_7_4_ROOT5_X_2015-09-26-1100": "slc6_amd64_gcc491", 
    "CMSSW_7_5_X_2015-09-29-2300": "slc6_amd64_gcc491", 
    "CMSSW_7_6_ICC_X_2015-09-25-2300": "slc6_amd64_gcc493", 
    "CMSSW_6_2_X_SLHC_2015-09-26-1100": "slc6_amd64_gcc472", 
    "CMSSW_7_6_DEVEL_X_2015-09-27-2300": "slc6_amd64_gcc493", 
    "CMSSW_7_6_CLANG_X_2015-09-26-1100": "slc6_amd64_gcc493", 
    "CMSSW_7_6_ICC_X_2015-09-29-1100": "slc6_amd64_gcc493", 
    "CMSSW_7_5_ROOT5_X_2015-09-27-2300": "slc6_amd64_gcc491", 
    "CMSSW_7_6_THREADED_X_2015-09-24-1100": "slc6_amd64_gcc493", 
    "CMSSW_7_6_ICC_X_2015-09-23-2300": "slc6_amd64_gcc493", 
    "CMSSW_7_4_ROOT5_X_2015-09-24-1100": "slc6_amd64_gcc491", 
    "CMSSW_7_6_X_2015-09-28-1100": "slc7_amd64_gcc493,slc6_amd64_gcc493", 
    "CMSSW_7_6_ICC_X_2015-09-26-2300": "slc6_amd64_gcc493", 
    "CMSSW_7_6_CLANG_X_2015-09-27-2300": "slc6_amd64_gcc493", 
    "CMSSW_7_5_X_2015-09-26-1100": "slc6_amd64_gcc491", 
    "CMSSW_7_6_THREADED_X_2015-09-27-1100": "slc6_amd64_gcc493", 
    "CMSSW_7_5_ROOT5_X_2015-09-25-1100": "slc6_amd64_gcc491", 
    "CMSSW_6_2_X_SLHC_2015-09-29-2300": "slc6_amd64_gcc472", 
    "CMSSW_7_6_THREADED_X_2015-09-26-2300": "slc6_amd64_gcc493", 
    "CMSSW_7_5_THREADED_X_2015-09-27-2300": "slc6_amd64_gcc491", 
    "CMSSW_7_6_X_2015-09-26-1100": "slc6_amd64_gcc493", 
    "CMSSW_7_5_ROOT5_X_2015-09-27-1100": "slc6_amd64_gcc491", 
    "CMSSW_7_1_X_2015-09-29-2300": "slc6_amd64_gcc481", 
    "CMSSW_7_5_X_2015-09-23-1100": "slc6_amd64_gcc491", 
    "CMSSW_7_5_ROOT5_X_2015-09-24-1100": "slc6_amd64_gcc491", 
    "CMSSW_6_2_SLHCDEV_X_2015-09-30-1100": "slc6_amd64_gcc472", 
    "CMSSW_7_5_THREADED_X_2015-09-25-1100": "slc6_amd64_gcc491", 
    "CMSSW_7_5_ROOT5_X_2015-09-26-2300": "slc6_amd64_gcc491", 
    "CMSSW_7_6_DEVEL_X_2015-09-25-1100": "slc6_amd64_gcc493", 
    "CMSSW_7_4_ROOT5_X_2015-09-24-2300": "slc6_amd64_gcc491", 
    "CMSSW_7_4_ROOT5_X_2015-09-23-2300": "slc6_amd64_gcc491", 
    "CMSSW_7_5_ROOT5_X_2015-09-29-2300": "slc6_amd64_gcc491", 
    "CMSSW_6_2_SLHCDEV_X_2015-09-28-2300": "slc6_amd64_gcc472", 
    "CMSSW_7_6_THREADED_X_2015-09-25-2300": "slc6_amd64_gcc493", 
    "CMSSW_5_3_X_2015-09-22-2300": "slc6_amd64_gcc472", 
    "CMSSW_7_5_THREADED_X_2015-09-25-2300": "slc6_amd64_gcc491", 
    "CMSSW_6_2_SLHCDEV_X_2015-09-29-2300": "slc6_amd64_gcc472", 
    "CMSSW_5_3_X_2015-09-25-2300": "slc6_amd64_gcc472", 
    "CMSSW_7_6_CLANG_X_2015-09-23-2300": "slc6_amd64_gcc493", 
    "CMSSW_7_5_THREADED_X_2015-09-26-2300": "slc6_amd64_gcc491", 
    "CMSSW_7_1_X_2015-09-25-1100": "slc6_amd64_gcc481", 
    "CMSSW_7_6_CLANG_X_2015-09-29-2300": "slc6_amd64_gcc493", 
    "CMSSW_6_2_SLHCDEV_X_2015-09-26-1100": "slc6_amd64_gcc472", 
    "CMSSW_7_6_X_2015-09-24-1100": "slc7_amd64_gcc493", 
    "CMSSW_7_4_X_2015-09-25-1100": "slc6_amd64_gcc491", 
    "CMSSW_6_2_SLHCDEV_X_2015-09-26-2300": "slc6_amd64_gcc472", 
    "CMSSW_7_5_THREADED_X_2015-09-28-2300": "slc6_amd64_gcc491", 
    "CMSSW_6_2_SLHCDEV_X_2015-09-25-1100": "slc6_amd64_gcc472", 
    "CMSSW_7_6_X_2015-09-22-2300": "slc7_amd64_gcc493", 
    "CMSSW_7_6_CLANG_X_2015-09-25-2300": "slc6_amd64_gcc493", 
    "CMSSW_7_4_X_2015-09-23-1100": "slc6_amd64_gcc491", 
    "CMSSW_7_6_THREADED_X_2015-09-28-2300": "slc6_amd64_gcc493", 
    "CMSSW_7_4_X_2015-09-26-2300": "slc6_amd64_gcc491", 
    "CMSSW_7_6_DEVEL_X_2015-09-24-2300": "slc6_amd64_gcc493", 
    "CMSSW_7_4_ROOT5_X_2015-09-28-2300": "slc6_amd64_gcc491", 
    "CMSSW_7_6_THREADED_X_2015-09-27-2300": "slc6_amd64_gcc493", 
    "CMSSW_7_6_X_2015-09-25-1100": "slc7_amd64_gcc493,slc6_amd64_gcc493", 
    "CMSSW_7_4_X_2015-09-29-2300": "slc6_amd64_gcc491", 
    "CMSSW_7_1_X_2015-09-28-2300": "slc6_amd64_gcc481", 
    "CMSSW_7_5_X_2015-09-27-1100": "slc6_amd64_gcc491", 
    "CMSSW_5_3_X_2015-09-26-2300": "slc6_amd64_gcc472", 
    "CMSSW_5_3_X_2015-09-27-2300": "slc6_amd64_gcc472", 
    "CMSSW_6_2_SLHCDEV_X_2015-09-24-2300": "slc6_amd64_gcc472"
}