// Seed: 1786713738
module module_0 (
    input  uwire id_0,
    output tri0  id_1,
    output wor   id_2,
    input  tri1  id_3,
    input  wor   id_4
);
endmodule
module module_1 #(
    parameter id_11 = 32'd82
) (
    output wand id_0,
    output tri0 id_1,
    input wor id_2,
    input tri0 id_3,
    input uwire id_4,
    output tri id_5,
    output supply0 id_6,
    input wor id_7,
    input tri1 id_8,
    output uwire id_9,
    output wor id_10,
    input tri0 _id_11,
    output wor id_12,
    input uwire id_13,
    input uwire id_14,
    output wire id_15,
    output tri0 id_16
);
  wire [id_11 : 1] id_18;
  module_0 modCall_1 (
      id_4,
      id_12,
      id_6,
      id_13,
      id_4
  );
  assign modCall_1.id_4 = 0;
  assign id_9 = -1;
endmodule
