#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x27586e0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x2758360 .scope module, "tb" "tb" 3 60;
 .timescale -12 -12;
L_0x2780560 .functor NOT 1, L_0x27ab540, C4<0>, C4<0>, C4<0>;
L_0x27ab320 .functor XOR 2, L_0x27ab1e0, L_0x27ab280, C4<00>, C4<00>;
L_0x27ab430 .functor XOR 2, L_0x27ab320, L_0x27ab390, C4<00>, C4<00>;
v0x27a7db0_0 .net "Y2_dut", 0 0, L_0x27aa100;  1 drivers
v0x27a7e70_0 .net "Y2_ref", 0 0, L_0x27720f0;  1 drivers
v0x27a7f10_0 .net "Y4_dut", 0 0, L_0x27aaf40;  1 drivers
v0x27a7fe0_0 .net "Y4_ref", 0 0, L_0x27a9490;  1 drivers
v0x27a80b0_0 .net *"_ivl_10", 1 0, L_0x27ab390;  1 drivers
v0x27a81a0_0 .net *"_ivl_12", 1 0, L_0x27ab430;  1 drivers
v0x27a8240_0 .net *"_ivl_2", 1 0, L_0x27ab140;  1 drivers
v0x27a8300_0 .net *"_ivl_4", 1 0, L_0x27ab1e0;  1 drivers
v0x27a83e0_0 .net *"_ivl_6", 1 0, L_0x27ab280;  1 drivers
v0x27a84c0_0 .net *"_ivl_8", 1 0, L_0x27ab320;  1 drivers
v0x27a85a0_0 .var "clk", 0 0;
v0x27a8640_0 .var/2u "stats1", 223 0;
v0x27a8700_0 .var/2u "strobe", 0 0;
v0x27a87c0_0 .net "tb_match", 0 0, L_0x27ab540;  1 drivers
v0x27a8890_0 .net "tb_mismatch", 0 0, L_0x2780560;  1 drivers
v0x27a8930_0 .net "w", 0 0, v0x27a5db0_0;  1 drivers
v0x27a89d0_0 .net "y", 6 1, v0x27a5e50_0;  1 drivers
L_0x27ab140 .concat [ 1 1 0 0], L_0x27a9490, L_0x27720f0;
L_0x27ab1e0 .concat [ 1 1 0 0], L_0x27a9490, L_0x27720f0;
L_0x27ab280 .concat [ 1 1 0 0], L_0x27aaf40, L_0x27aa100;
L_0x27ab390 .concat [ 1 1 0 0], L_0x27a9490, L_0x27720f0;
L_0x27ab540 .cmp/eeq 2, L_0x27ab140, L_0x27ab430;
S_0x2771420 .scope module, "good1" "reference_module" 3 105, 3 4 0, S_0x2758360;
 .timescale -12 -12;
    .port_info 0 /INPUT 6 "y";
    .port_info 1 /INPUT 1 "w";
    .port_info 2 /OUTPUT 1 "Y2";
    .port_info 3 /OUTPUT 1 "Y4";
L_0x275ca50 .functor NOT 1, v0x27a5db0_0, C4<0>, C4<0>, C4<0>;
L_0x27720f0 .functor AND 1, L_0x27a8bf0, L_0x275ca50, C4<1>, C4<1>;
L_0x27805d0 .functor OR 1, L_0x27a8de0, L_0x27a8e80, C4<0>, C4<0>;
L_0x27a9090 .functor OR 1, L_0x27805d0, L_0x27a8fc0, C4<0>, C4<0>;
L_0x27a9380 .functor OR 1, L_0x27a9090, L_0x27a91d0, C4<0>, C4<0>;
L_0x27a9490 .functor AND 1, L_0x27a9380, v0x27a5db0_0, C4<1>, C4<1>;
v0x27806d0_0 .net "Y2", 0 0, L_0x27720f0;  alias, 1 drivers
v0x2780770_0 .net "Y4", 0 0, L_0x27a9490;  alias, 1 drivers
v0x275cb60_0 .net *"_ivl_1", 0 0, L_0x27a8bf0;  1 drivers
v0x275cc30_0 .net *"_ivl_10", 0 0, L_0x27805d0;  1 drivers
v0x27a4dc0_0 .net *"_ivl_13", 0 0, L_0x27a8fc0;  1 drivers
v0x27a4ef0_0 .net *"_ivl_14", 0 0, L_0x27a9090;  1 drivers
v0x27a4fd0_0 .net *"_ivl_17", 0 0, L_0x27a91d0;  1 drivers
v0x27a50b0_0 .net *"_ivl_18", 0 0, L_0x27a9380;  1 drivers
v0x27a5190_0 .net *"_ivl_2", 0 0, L_0x275ca50;  1 drivers
v0x27a5300_0 .net *"_ivl_7", 0 0, L_0x27a8de0;  1 drivers
v0x27a53e0_0 .net *"_ivl_9", 0 0, L_0x27a8e80;  1 drivers
v0x27a54c0_0 .net "w", 0 0, v0x27a5db0_0;  alias, 1 drivers
v0x27a5580_0 .net "y", 6 1, v0x27a5e50_0;  alias, 1 drivers
L_0x27a8bf0 .part v0x27a5e50_0, 0, 1;
L_0x27a8de0 .part v0x27a5e50_0, 1, 1;
L_0x27a8e80 .part v0x27a5e50_0, 2, 1;
L_0x27a8fc0 .part v0x27a5e50_0, 4, 1;
L_0x27a91d0 .part v0x27a5e50_0, 5, 1;
S_0x27a56e0 .scope module, "stim1" "stimulus_gen" 3 100, 3 16 0, S_0x2758360;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 6 "y";
    .port_info 2 /OUTPUT 1 "w";
    .port_info 3 /INPUT 1 "tb_match";
v0x27a5940_0 .net "clk", 0 0, v0x27a85a0_0;  1 drivers
v0x27a5a20_0 .var/2s "errored1", 31 0;
v0x27a5b00_0 .var/2s "onehot_error", 31 0;
v0x27a5bc0_0 .net "tb_match", 0 0, L_0x27ab540;  alias, 1 drivers
v0x27a5c80_0 .var/2s "temp", 31 0;
v0x27a5db0_0 .var "w", 0 0;
v0x27a5e50_0 .var "y", 6 1;
E_0x276b680/0 .event negedge, v0x27a5940_0;
E_0x276b680/1 .event posedge, v0x27a5940_0;
E_0x276b680 .event/or E_0x276b680/0, E_0x276b680/1;
S_0x27a5f50 .scope module, "top_module1" "top_module" 3 111, 4 1 0, S_0x2758360;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "y";
    .port_info 1 /INPUT 1 "w";
    .port_info 2 /OUTPUT 1 "Y2";
    .port_info 3 /OUTPUT 1 "Y4";
L_0x27a9680 .functor NOT 1, v0x27a5db0_0, C4<0>, C4<0>, C4<0>;
L_0x27a96f0 .functor AND 1, L_0x27a95e0, L_0x27a9680, C4<1>, C4<1>;
L_0x27a98a0 .functor AND 1, L_0x27a9800, v0x27a5db0_0, C4<1>, C4<1>;
L_0x27a9960 .functor OR 1, L_0x27a96f0, L_0x27a98a0, C4<0>, C4<0>;
L_0x27a9b40 .functor NOT 1, v0x27a5db0_0, C4<0>, C4<0>, C4<0>;
L_0x27a9cc0 .functor AND 1, L_0x27a9aa0, L_0x27a9b40, C4<1>, C4<1>;
L_0x27a9e10 .functor OR 1, L_0x27a9960, L_0x27a9cc0, C4<0>, C4<0>;
L_0x27a9ff0 .functor AND 1, L_0x27a9f20, v0x27a5db0_0, C4<1>, C4<1>;
L_0x27aa100 .functor OR 1, L_0x27a9e10, L_0x27a9ff0, C4<0>, C4<0>;
L_0x27aa300 .functor NOT 1, v0x27a5db0_0, C4<0>, C4<0>, C4<0>;
L_0x27aa3d0 .functor AND 1, L_0x27aa260, L_0x27aa300, C4<1>, C4<1>;
L_0x27aa570 .functor AND 1, L_0x27aa490, v0x27a5db0_0, C4<1>, C4<1>;
L_0x27aa6a0 .functor OR 1, L_0x27aa3d0, L_0x27aa570, C4<0>, C4<0>;
L_0x27aa850 .functor NOT 1, v0x27a5db0_0, C4<0>, C4<0>, C4<0>;
L_0x27aa630 .functor AND 1, L_0x27aa7b0, L_0x27aa850, C4<1>, C4<1>;
L_0x27aa9e0 .functor OR 1, L_0x27aa6a0, L_0x27aa630, C4<0>, C4<0>;
L_0x27aae80 .functor AND 1, L_0x27aab80, v0x27a5db0_0, C4<1>, C4<1>;
L_0x27aaf40 .functor OR 1, L_0x27aa9e0, L_0x27aae80, C4<0>, C4<0>;
v0x27a61f0_0 .net "Y2", 0 0, L_0x27aa100;  alias, 1 drivers
v0x27a62b0_0 .net "Y4", 0 0, L_0x27aaf40;  alias, 1 drivers
v0x27a6370_0 .net *"_ivl_1", 0 0, L_0x27a95e0;  1 drivers
v0x27a6460_0 .net *"_ivl_10", 0 0, L_0x27a9960;  1 drivers
v0x27a6540_0 .net *"_ivl_13", 0 0, L_0x27a9aa0;  1 drivers
v0x27a6670_0 .net *"_ivl_14", 0 0, L_0x27a9b40;  1 drivers
v0x27a6750_0 .net *"_ivl_16", 0 0, L_0x27a9cc0;  1 drivers
v0x27a6830_0 .net *"_ivl_18", 0 0, L_0x27a9e10;  1 drivers
v0x27a6910_0 .net *"_ivl_2", 0 0, L_0x27a9680;  1 drivers
v0x27a6a80_0 .net *"_ivl_21", 0 0, L_0x27a9f20;  1 drivers
v0x27a6b60_0 .net *"_ivl_22", 0 0, L_0x27a9ff0;  1 drivers
v0x27a6c40_0 .net *"_ivl_27", 0 0, L_0x27aa260;  1 drivers
v0x27a6d20_0 .net *"_ivl_28", 0 0, L_0x27aa300;  1 drivers
v0x27a6e00_0 .net *"_ivl_30", 0 0, L_0x27aa3d0;  1 drivers
v0x27a6ee0_0 .net *"_ivl_33", 0 0, L_0x27aa490;  1 drivers
v0x27a6fc0_0 .net *"_ivl_34", 0 0, L_0x27aa570;  1 drivers
v0x27a70a0_0 .net *"_ivl_36", 0 0, L_0x27aa6a0;  1 drivers
v0x27a7180_0 .net *"_ivl_39", 0 0, L_0x27aa7b0;  1 drivers
v0x27a7260_0 .net *"_ivl_4", 0 0, L_0x27a96f0;  1 drivers
v0x27a7340_0 .net *"_ivl_40", 0 0, L_0x27aa850;  1 drivers
v0x27a7420_0 .net *"_ivl_42", 0 0, L_0x27aa630;  1 drivers
v0x27a7500_0 .net *"_ivl_44", 0 0, L_0x27aa9e0;  1 drivers
v0x27a75e0_0 .net *"_ivl_47", 0 0, L_0x27aab80;  1 drivers
v0x27a76c0_0 .net *"_ivl_48", 0 0, L_0x27aae80;  1 drivers
v0x27a77a0_0 .net *"_ivl_7", 0 0, L_0x27a9800;  1 drivers
v0x27a7880_0 .net *"_ivl_8", 0 0, L_0x27a98a0;  1 drivers
v0x27a7960_0 .net "w", 0 0, v0x27a5db0_0;  alias, 1 drivers
v0x27a7a00_0 .net "y", 6 1, v0x27a5e50_0;  alias, 1 drivers
L_0x27a95e0 .part v0x27a5e50_0, 0, 1;
L_0x27a9800 .part v0x27a5e50_0, 1, 1;
L_0x27a9aa0 .part v0x27a5e50_0, 2, 1;
L_0x27a9f20 .part v0x27a5e50_0, 5, 1;
L_0x27aa260 .part v0x27a5e50_0, 1, 1;
L_0x27aa490 .part v0x27a5e50_0, 2, 1;
L_0x27aa7b0 .part v0x27a5e50_0, 3, 1;
L_0x27aab80 .part v0x27a5e50_0, 4, 1;
S_0x27a7b90 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 119, 3 119 0, S_0x2758360;
 .timescale -12 -12;
E_0x276b1d0 .event anyedge, v0x27a8700_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x27a8700_0;
    %nor/r;
    %assign/vec4 v0x27a8700_0, 0;
    %wait E_0x276b1d0;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x27a56e0;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x27a5a20_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x27a5b00_0, 0, 32;
    %end;
    .thread T_1, $init;
    .scope S_0x27a56e0;
T_2 ;
    %pushi/vec4 200, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x276b680;
    %pushi/vec4 1, 0, 6;
    %vpi_func 3 30 "$random" 32 {0 0 0};
    %pushi/vec4 6, 0, 32;
    %mod;
    %ix/vec4 4;
    %shiftl 4;
    %assign/vec4 v0x27a5e50_0, 0;
    %vpi_func 3 31 "$random" 32 {0 0 0};
    %pad/s 1;
    %assign/vec4 v0x27a5db0_0, 0;
    %load/vec4 v0x27a5bc0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x27a5b00_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x27a5b00_0, 0, 32;
T_2.2 ;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x27a5a20_0, 0, 32;
    %pushi/vec4 400, 0, 32;
T_2.4 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.5, 5;
    %jmp/1 T_2.5, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x276b680;
T_2.6 ;
    %vpi_func 3 40 "$random" 32 {0 0 0};
    %cast2;
    %store/vec4 v0x27a5c80_0, 0, 32;
T_2.7 ;
    %load/vec4 v0x27a5c80_0;
    %parti/s 2, 5, 4;
    %load/vec4 v0x27a5c80_0;
    %parti/s 2, 2, 3;
    %concat/vec4; draw_concat_vec4
    %nor/r;
    %load/vec4 v0x27a5c80_0;
    %parti/s 1, 4, 4;
    %load/vec4 v0x27a5c80_0;
    %parti/s 1, 1, 2;
    %concat/vec4; draw_concat_vec4
    %nor/r;
    %cmp/e;
    %jmp/1 T_2.6, 4;
T_2.8 ;
    %load/vec4 v0x27a5c80_0;
    %parti/s 6, 1, 2;
    %assign/vec4 v0x27a5e50_0, 0;
    %vpi_func 3 45 "$random" 32 {0 0 0};
    %pad/s 1;
    %assign/vec4 v0x27a5db0_0, 0;
    %load/vec4 v0x27a5bc0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.9, 8;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x27a5a20_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x27a5a20_0, 0, 32;
T_2.9 ;
    %jmp T_2.4;
T_2.5 ;
    %pop/vec4 1;
    %load/vec4 v0x27a5b00_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.13, 9;
    %load/vec4 v0x27a5a20_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_2.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.11, 8;
    %vpi_call/w 3 50 "$display", "Hint: Your circuit passed when given only one-hot inputs, but not with semi-random inputs." {0 0 0};
T_2.11 ;
    %load/vec4 v0x27a5b00_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.16, 9;
    %load/vec4 v0x27a5a20_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_2.16;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.14, 8;
    %vpi_call/w 3 53 "$display", "Hint: Are you doing something more complicated than deriving state transition equations by inspection?\012" {0 0 0};
T_2.14 ;
    %delay 1, 0;
    %vpi_call/w 3 55 "$finish" {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x2758360;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27a85a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27a8700_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x2758360;
T_4 ;
T_4.0 ;
    %delay 5, 0;
    %load/vec4 v0x27a85a0_0;
    %inv;
    %store/vec4 v0x27a85a0_0, 0, 1;
    %jmp T_4.0;
T_4.1 ;
    %end;
    .thread T_4;
    .scope S_0x2758360;
T_5 ;
    %vpi_call/w 3 92 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 93 "$dumpvars", 32'sb00000000000000000000000000000001, v0x27a5940_0, v0x27a8890_0, v0x27a89d0_0, v0x27a8930_0, v0x27a7e70_0, v0x27a7db0_0, v0x27a7fe0_0, v0x27a7f10_0 {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x2758360;
T_6 ;
    %load/vec4 v0x27a8640_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_6.0, 4;
    %load/vec4 v0x27a8640_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x27a8640_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 128 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "Y2", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_6.1;
T_6.0 ;
    %vpi_call/w 3 129 "$display", "Hint: Output '%s' has no mismatches.", "Y2" {0 0 0};
T_6.1 ;
    %load/vec4 v0x27a8640_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_6.2, 4;
    %load/vec4 v0x27a8640_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x27a8640_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 130 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "Y4", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_6.3;
T_6.2 ;
    %vpi_call/w 3 131 "$display", "Hint: Output '%s' has no mismatches.", "Y4" {0 0 0};
T_6.3 ;
    %load/vec4 v0x27a8640_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x27a8640_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 133 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 134 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x27a8640_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x27a8640_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 135 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_6, $final;
    .scope S_0x2758360;
T_7 ;
    %wait E_0x276b680;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x27a8640_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27a8640_0, 4, 32;
    %load/vec4 v0x27a87c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x27a8640_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %vpi_func 3 146 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27a8640_0, 4, 32;
T_7.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x27a8640_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27a8640_0, 4, 32;
T_7.0 ;
    %load/vec4 v0x27a7e70_0;
    %load/vec4 v0x27a7e70_0;
    %load/vec4 v0x27a7db0_0;
    %xor;
    %load/vec4 v0x27a7e70_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_7.4, 6;
    %load/vec4 v0x27a8640_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.6, 4;
    %vpi_func 3 150 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27a8640_0, 4, 32;
T_7.6 ;
    %load/vec4 v0x27a8640_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27a8640_0, 4, 32;
T_7.4 ;
    %load/vec4 v0x27a7fe0_0;
    %load/vec4 v0x27a7fe0_0;
    %load/vec4 v0x27a7f10_0;
    %xor;
    %load/vec4 v0x27a7fe0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_7.8, 6;
    %load/vec4 v0x27a8640_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.10, 4;
    %vpi_func 3 153 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27a8640_0, 4, 32;
T_7.10 ;
    %load/vec4 v0x27a8640_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x27a8640_0, 4, 32;
T_7.8 ;
    %jmp T_7;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/m2014_q6c/m2014_q6c_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307/can1_depth10/human/m2014_q6c/iter0/response0/top_module.sv";
