{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1609653933701 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1609653933702 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan  3 15:05:33 2021 " "Processing started: Sun Jan  3 15:05:33 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1609653933702 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609653933702 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off cpu15 -c cpu15 " "Command: quartus_map --read_settings_files=on --write_settings_files=off cpu15 -c cpu15" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609653933702 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1609653933933 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1609653933933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/reg_wb.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/reg_wb.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_wb " "Found entity 1: reg_wb" {  } { { "verilog/reg_wb.v" "" { Text "/home/kitkat4/ws/src/cpu_no_tsukurikata/cpu15/verilog/reg_wb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609653940197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609653940197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/reg_dc.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/reg_dc.v" { { "Info" "ISGN_ENTITY_NAME" "1 reg_dc " "Found entity 1: reg_dc" {  } { { "verilog/reg_dc.v" "" { Text "/home/kitkat4/ws/src/cpu_no_tsukurikata/cpu15/verilog/reg_dc.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609653940198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609653940198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/ram_wb.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/ram_wb.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram_wb " "Found entity 1: ram_wb" {  } { { "verilog/ram_wb.v" "" { Text "/home/kitkat4/ws/src/cpu_no_tsukurikata/cpu15/verilog/ram_wb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609653940198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609653940198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/ram_dc.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/ram_dc.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram_dc " "Found entity 1: ram_dc" {  } { { "verilog/ram_dc.v" "" { Text "/home/kitkat4/ws/src/cpu_no_tsukurikata/cpu15/verilog/ram_dc.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609653940199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609653940199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/fetch.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/fetch.v" { { "Info" "ISGN_ENTITY_NAME" "1 fetch " "Found entity 1: fetch" {  } { { "verilog/fetch.v" "" { Text "/home/kitkat4/ws/src/cpu_no_tsukurikata/cpu15/verilog/fetch.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609653940199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609653940199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/exec.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/exec.v" { { "Info" "ISGN_ENTITY_NAME" "1 exec " "Found entity 1: exec" {  } { { "verilog/exec.v" "" { Text "/home/kitkat4/ws/src/cpu_no_tsukurikata/cpu15/verilog/exec.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609653940199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609653940199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/decode.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/decode.v" { { "Info" "ISGN_ENTITY_NAME" "1 decode " "Found entity 1: decode" {  } { { "verilog/decode.v" "" { Text "/home/kitkat4/ws/src/cpu_no_tsukurikata/cpu15/verilog/decode.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609653940200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609653940200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/cpu15.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/cpu15.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu15 " "Found entity 1: cpu15" {  } { { "verilog/cpu15.v" "" { Text "/home/kitkat4/ws/src/cpu_no_tsukurikata/cpu15/verilog/cpu15.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609653940200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609653940200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "verilog/clock_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file verilog/clock_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_gen " "Found entity 1: clock_gen" {  } { { "verilog/clock_gen.v" "" { Text "/home/kitkat4/ws/src/cpu_no_tsukurikata/cpu15/verilog/clock_gen.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609653940201 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609653940201 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "cpu15 " "Elaborating entity \"cpu15\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1609653940240 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_gen clock_gen:C1 " "Elaborating entity \"clock_gen\" for hierarchy \"clock_gen:C1\"" {  } { { "verilog/cpu15.v" "C1" { Text "/home/kitkat4/ws/src/cpu_no_tsukurikata/cpu15/verilog/cpu15.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609653940243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fetch fetch:C2 " "Elaborating entity \"fetch\" for hierarchy \"fetch:C2\"" {  } { { "verilog/cpu15.v" "C2" { Text "/home/kitkat4/ws/src/cpu_no_tsukurikata/cpu15/verilog/cpu15.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609653940243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode decode:C3 " "Elaborating entity \"decode\" for hierarchy \"decode:C3\"" {  } { { "verilog/cpu15.v" "C3" { Text "/home/kitkat4/ws/src/cpu_no_tsukurikata/cpu15/verilog/cpu15.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609653940245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_dc reg_dc:C4 " "Elaborating entity \"reg_dc\" for hierarchy \"reg_dc:C4\"" {  } { { "verilog/cpu15.v" "C4" { Text "/home/kitkat4/ws/src/cpu_no_tsukurikata/cpu15/verilog/cpu15.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609653940245 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_dc ram_dc:C6 " "Elaborating entity \"ram_dc\" for hierarchy \"ram_dc:C6\"" {  } { { "verilog/cpu15.v" "C6" { Text "/home/kitkat4/ws/src/cpu_no_tsukurikata/cpu15/verilog/cpu15.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609653940246 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "exec exec:C7 " "Elaborating entity \"exec\" for hierarchy \"exec:C7\"" {  } { { "verilog/cpu15.v" "C7" { Text "/home/kitkat4/ws/src/cpu_no_tsukurikata/cpu15/verilog/cpu15.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609653940247 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_wb reg_wb:C8 " "Elaborating entity \"reg_wb\" for hierarchy \"reg_wb:C8\"" {  } { { "verilog/cpu15.v" "C8" { Text "/home/kitkat4/ws/src/cpu_no_tsukurikata/cpu15/verilog/cpu15.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609653940258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram_wb ram_wb:C9 " "Elaborating entity \"ram_wb\" for hierarchy \"ram_wb:C9\"" {  } { { "verilog/cpu15.v" "C9" { Text "/home/kitkat4/ws/src/cpu_no_tsukurikata/cpu15/verilog/cpu15.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609653940270 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_ROM_INFERRED" "fetch:C2\|Mux0_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"fetch:C2\|Mux0_rtl_0\"" { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1609653940700 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 15 " "Parameter WIDTH_A set to 15" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1609653940700 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1609653940700 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1609653940700 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1609653940700 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1609653940700 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE cpu15.cpu150.rtl.mif " "Parameter INIT_FILE set to cpu15.cpu150.rtl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1609653940700 ""}  } {  } 0 276031 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1609653940700 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1609653940700 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "fetch:C2\|altsyncram:Mux0_rtl_0 " "Elaborated megafunction instantiation \"fetch:C2\|altsyncram:Mux0_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609653940748 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "fetch:C2\|altsyncram:Mux0_rtl_0 " "Instantiated megafunction \"fetch:C2\|altsyncram:Mux0_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609653940748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 15 " "Parameter \"WIDTH_A\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609653940748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609653940748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609653940748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609653940748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609653940748 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE cpu15.cpu150.rtl.mif " "Parameter \"INIT_FILE\" = \"cpu15.cpu150.rtl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1609653940748 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1609653940748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_h751.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_h751.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_h751 " "Found entity 1: altsyncram_h751" {  } { { "db/altsyncram_h751.tdf" "" { Text "/home/kitkat4/ws/src/cpu_no_tsukurikata/cpu15/db/altsyncram_h751.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1609653940784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1609653940784 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1609653941152 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1609653941444 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1609653941550 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1609653941550 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "622 " "Implemented 622 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1609653941610 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1609653941610 ""} { "Info" "ICUT_CUT_TM_LCELLS" "573 " "Implemented 573 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1609653941610 ""} { "Info" "ICUT_CUT_TM_RAMS" "15 " "Implemented 15 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1609653941610 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1609653941610 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1047 " "Peak virtual memory: 1047 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1609653941618 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jan  3 15:05:41 2021 " "Processing ended: Sun Jan  3 15:05:41 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1609653941618 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1609653941618 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1609653941618 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1609653941618 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1609653942333 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1609653942333 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan  3 15:05:42 2021 " "Processing started: Sun Jan  3 15:05:42 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1609653942333 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1609653942333 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off cpu15 -c cpu15 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off cpu15 -c cpu15" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1609653942333 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1609653942362 ""}
{ "Info" "0" "" "Project  = cpu15" {  } {  } 0 0 "Project  = cpu15" 0 0 "Fitter" 0 0 1609653942363 ""}
{ "Info" "0" "" "Revision = cpu15" {  } {  } 0 0 "Revision = cpu15" 0 0 "Fitter" 0 0 1609653942363 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1609653942484 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1609653942485 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "cpu15 5CGXFC7C7F23C8 " "Selected device 5CGXFC7C7F23C8 for design \"cpu15\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1609653942489 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1609653942543 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1609653942543 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1609653942942 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1609653942964 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1609653943018 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1609653943027 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "34 34 " "No exact pin location assignment(s) for 34 pins of 34 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1609653943171 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1609653951358 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "CLK~inputCLKENA0 2 global CLKCTRL_G10 " "CLK~inputCLKENA0 with 2 fanout uses global clock CLKCTRL_G10" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1609653951569 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1609653951569 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1609653951569 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1609653951575 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1609653951576 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1609653951579 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1609653951581 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1609653951581 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1609653951582 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "cpu15.sdc " "Synopsys Design Constraints File file not found: 'cpu15.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1609653952387 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1609653952388 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1609653952396 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1609653952397 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1609653952397 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1609653952443 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1609653952444 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1609653952444 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:09 " "Fitter preparation operations ending: elapsed time is 00:00:09" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1609653952478 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1609653957771 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1609653958008 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:04 " "Fitter placement preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1609653961833 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1609653963239 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1609653965591 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1609653965592 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1609653966735 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "4 X78_Y23 X89_Y34 " "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X78_Y23 to location X89_Y34" {  } { { "loc" "" { Generic "/home/kitkat4/ws/src/cpu_no_tsukurikata/cpu15/" { { 1 { 0 "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X78_Y23 to location X89_Y34"} { { 12 { 0 ""} 78 23 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1609653973305 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1609653973305 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1609653980398 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1609653980398 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:08 " "Fitter routing operations ending: elapsed time is 00:00:08" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1609653980401 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 1.27 " "Total time spent on timing analysis during the Fitter is 1.27 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1609653981821 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1609653981859 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1609653982447 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1609653982448 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1609653983565 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:05 " "Fitter post-fit operations ending: elapsed time is 00:00:05" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1609653986429 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "2608 " "Peak virtual memory: 2608 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1609653987250 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jan  3 15:06:27 2021 " "Processing ended: Sun Jan  3 15:06:27 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1609653987250 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:45 " "Elapsed time: 00:00:45" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1609653987250 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:30 " "Total CPU time (on all processors): 00:01:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1609653987250 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1609653987250 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1609653988192 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1609653988193 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan  3 15:06:28 2021 " "Processing started: Sun Jan  3 15:06:28 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1609653988193 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1609653988193 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off cpu15 -c cpu15 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off cpu15 -c cpu15" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1609653988193 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1609653988720 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1609653994383 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "957 " "Peak virtual memory: 957 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1609653994777 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jan  3 15:06:34 2021 " "Processing ended: Sun Jan  3 15:06:34 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1609653994777 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1609653994777 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1609653994777 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1609653994777 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1609653994929 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1609653995509 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1609653995510 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan  3 15:06:35 2021 " "Processing started: Sun Jan  3 15:06:35 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1609653995510 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1609653995510 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta cpu15 -c cpu15 " "Command: quartus_sta cpu15 -c cpu15" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1609653995510 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1609653995541 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1609653995948 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1609653995948 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1609653995994 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1609653995994 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "cpu15.sdc " "Synopsys Design Constraints File file not found: 'cpu15.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1609653996579 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1609653996579 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock_gen:C1\|CLK_FT clock_gen:C1\|CLK_FT " "create_clock -period 1.000 -name clock_gen:C1\|CLK_FT clock_gen:C1\|CLK_FT" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1609653996582 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLK CLK " "create_clock -period 1.000 -name CLK CLK" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1609653996582 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock_gen:C1\|CLK_EX clock_gen:C1\|CLK_EX " "create_clock -period 1.000 -name clock_gen:C1\|CLK_EX clock_gen:C1\|CLK_EX" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1609653996582 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock_gen:C1\|CLK_DC clock_gen:C1\|CLK_DC " "create_clock -period 1.000 -name clock_gen:C1\|CLK_DC clock_gen:C1\|CLK_DC" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1609653996582 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock_gen:C1\|CLK_WB clock_gen:C1\|CLK_WB " "create_clock -period 1.000 -name clock_gen:C1\|CLK_WB clock_gen:C1\|CLK_WB" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1609653996582 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1609653996582 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1609653996586 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1609653996668 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1609653996669 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1609653996673 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1609653996694 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1609653996694 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.745 " "Worst-case setup slack is -5.745" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609653996694 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609653996694 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.745            -310.415 clock_gen:C1\|CLK_DC  " "   -5.745            -310.415 clock_gen:C1\|CLK_DC " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609653996694 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.437            -178.756 clock_gen:C1\|CLK_EX  " "   -5.437            -178.756 clock_gen:C1\|CLK_EX " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609653996694 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.908            -813.734 clock_gen:C1\|CLK_WB  " "   -3.908            -813.734 clock_gen:C1\|CLK_WB " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609653996694 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.757             -20.215 clock_gen:C1\|CLK_FT  " "   -2.757             -20.215 clock_gen:C1\|CLK_FT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609653996694 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.920              -9.314 CLK  " "   -1.920              -9.314 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609653996694 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1609653996694 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.182 " "Worst-case hold slack is 0.182" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609653996697 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609653996697 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.182               0.000 clock_gen:C1\|CLK_WB  " "    0.182               0.000 clock_gen:C1\|CLK_WB " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609653996697 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.520               0.000 clock_gen:C1\|CLK_DC  " "    0.520               0.000 clock_gen:C1\|CLK_DC " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609653996697 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.560               0.000 CLK  " "    0.560               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609653996697 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.702               0.000 clock_gen:C1\|CLK_EX  " "    0.702               0.000 clock_gen:C1\|CLK_EX " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609653996697 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.292               0.000 clock_gen:C1\|CLK_FT  " "    1.292               0.000 clock_gen:C1\|CLK_FT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609653996697 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1609653996697 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1609653996698 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1609653996698 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.166 " "Worst-case minimum pulse width slack is -3.166" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609653996699 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609653996699 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.166             -47.144 clock_gen:C1\|CLK_FT  " "   -3.166             -47.144 clock_gen:C1\|CLK_FT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609653996699 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.724            -326.455 clock_gen:C1\|CLK_WB  " "   -0.724            -326.455 clock_gen:C1\|CLK_WB " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609653996699 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.724             -72.855 clock_gen:C1\|CLK_DC  " "   -0.724             -72.855 clock_gen:C1\|CLK_DC " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609653996699 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.724             -44.419 clock_gen:C1\|CLK_EX  " "   -0.724             -44.419 clock_gen:C1\|CLK_EX " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609653996699 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.724              -7.972 CLK  " "   -0.724              -7.972 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609653996699 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1609653996699 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1609653996714 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1609653996747 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1609653998532 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1609653998731 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1609653998736 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1609653998736 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.869 " "Worst-case setup slack is -5.869" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609653998736 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609653998736 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.869            -322.708 clock_gen:C1\|CLK_DC  " "   -5.869            -322.708 clock_gen:C1\|CLK_DC " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609653998736 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.493            -172.922 clock_gen:C1\|CLK_EX  " "   -5.493            -172.922 clock_gen:C1\|CLK_EX " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609653998736 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.728            -783.804 clock_gen:C1\|CLK_WB  " "   -3.728            -783.804 clock_gen:C1\|CLK_WB " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609653998736 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.674             -19.667 clock_gen:C1\|CLK_FT  " "   -2.674             -19.667 clock_gen:C1\|CLK_FT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609653998736 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.242             -10.836 CLK  " "   -2.242             -10.836 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609653998736 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1609653998736 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.109 " "Worst-case hold slack is 0.109" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609653998739 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609653998739 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.109               0.000 clock_gen:C1\|CLK_WB  " "    0.109               0.000 clock_gen:C1\|CLK_WB " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609653998739 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.513               0.000 clock_gen:C1\|CLK_DC  " "    0.513               0.000 clock_gen:C1\|CLK_DC " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609653998739 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.541               0.000 CLK  " "    0.541               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609653998739 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.669               0.000 clock_gen:C1\|CLK_EX  " "    0.669               0.000 clock_gen:C1\|CLK_EX " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609653998739 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.159               0.000 clock_gen:C1\|CLK_FT  " "    1.159               0.000 clock_gen:C1\|CLK_FT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609653998739 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1609653998739 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1609653998739 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1609653998740 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.166 " "Worst-case minimum pulse width slack is -3.166" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609653998740 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609653998740 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.166             -47.095 clock_gen:C1\|CLK_FT  " "   -3.166             -47.095 clock_gen:C1\|CLK_FT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609653998740 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.724            -322.381 clock_gen:C1\|CLK_WB  " "   -0.724            -322.381 clock_gen:C1\|CLK_WB " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609653998740 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.724             -72.142 clock_gen:C1\|CLK_DC  " "   -0.724             -72.142 clock_gen:C1\|CLK_DC " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609653998740 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.724             -44.205 clock_gen:C1\|CLK_EX  " "   -0.724             -44.205 clock_gen:C1\|CLK_EX " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609653998740 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.724              -7.986 CLK  " "   -0.724              -7.986 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609653998740 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1609653998740 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1609653998755 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1609653998983 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1609654000085 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1609654000245 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1609654000248 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1609654000248 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.543 " "Worst-case setup slack is -2.543" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609654000248 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609654000248 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.543            -128.152 clock_gen:C1\|CLK_DC  " "   -2.543            -128.152 clock_gen:C1\|CLK_DC " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609654000248 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.295             -68.290 clock_gen:C1\|CLK_EX  " "   -2.295             -68.290 clock_gen:C1\|CLK_EX " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609654000248 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.446            -254.573 clock_gen:C1\|CLK_WB  " "   -1.446            -254.573 clock_gen:C1\|CLK_WB " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609654000248 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.756              -4.849 clock_gen:C1\|CLK_FT  " "   -0.756              -4.849 clock_gen:C1\|CLK_FT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609654000248 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.455              -1.793 CLK  " "   -0.455              -1.793 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609654000248 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1609654000248 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.300 " "Worst-case hold slack is -0.300" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609654000251 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609654000251 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.300             -12.431 clock_gen:C1\|CLK_WB  " "   -0.300             -12.431 clock_gen:C1\|CLK_WB " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609654000251 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.153              -0.585 clock_gen:C1\|CLK_DC  " "   -0.153              -0.585 clock_gen:C1\|CLK_DC " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609654000251 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.020              -0.056 clock_gen:C1\|CLK_EX  " "   -0.020              -0.056 clock_gen:C1\|CLK_EX " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609654000251 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.183               0.000 CLK  " "    0.183               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609654000251 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.218               0.000 clock_gen:C1\|CLK_FT  " "    0.218               0.000 clock_gen:C1\|CLK_FT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609654000251 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1609654000251 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1609654000252 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1609654000252 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.174 " "Worst-case minimum pulse width slack is -2.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609654000253 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609654000253 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174             -31.122 clock_gen:C1\|CLK_FT  " "   -2.174             -31.122 clock_gen:C1\|CLK_FT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609654000253 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.277              -1.349 CLK  " "   -0.277              -1.349 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609654000253 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.129              -8.704 clock_gen:C1\|CLK_WB  " "   -0.129              -8.704 clock_gen:C1\|CLK_WB " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609654000253 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.015              -0.015 clock_gen:C1\|CLK_DC  " "   -0.015              -0.015 clock_gen:C1\|CLK_DC " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609654000253 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.041               0.000 clock_gen:C1\|CLK_EX  " "    0.041               0.000 clock_gen:C1\|CLK_EX " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609654000253 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1609654000253 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1609654000267 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1609654000505 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1609654000508 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1609654000508 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.333 " "Worst-case setup slack is -2.333" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609654000509 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609654000509 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.333            -119.499 clock_gen:C1\|CLK_DC  " "   -2.333            -119.499 clock_gen:C1\|CLK_DC " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609654000509 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.001             -58.775 clock_gen:C1\|CLK_EX  " "   -2.001             -58.775 clock_gen:C1\|CLK_EX " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609654000509 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.220            -213.472 clock_gen:C1\|CLK_WB  " "   -1.220            -213.472 clock_gen:C1\|CLK_WB " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609654000509 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.618              -3.826 clock_gen:C1\|CLK_FT  " "   -0.618              -3.826 clock_gen:C1\|CLK_FT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609654000509 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.445              -1.755 CLK  " "   -0.445              -1.755 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609654000509 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1609654000509 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.304 " "Worst-case hold slack is -0.304" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609654000512 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609654000512 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.304             -16.978 clock_gen:C1\|CLK_WB  " "   -0.304             -16.978 clock_gen:C1\|CLK_WB " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609654000512 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.172              -1.107 clock_gen:C1\|CLK_DC  " "   -0.172              -1.107 clock_gen:C1\|CLK_DC " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609654000512 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.053              -0.317 clock_gen:C1\|CLK_EX  " "   -0.053              -0.317 clock_gen:C1\|CLK_EX " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609654000512 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.138               0.000 clock_gen:C1\|CLK_FT  " "    0.138               0.000 clock_gen:C1\|CLK_FT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609654000512 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.175               0.000 CLK  " "    0.175               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609654000512 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1609654000512 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1609654000512 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1609654000513 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.174 " "Worst-case minimum pulse width slack is -2.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609654000514 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609654000514 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174             -30.986 clock_gen:C1\|CLK_FT  " "   -2.174             -30.986 clock_gen:C1\|CLK_FT " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609654000514 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.282              -1.375 CLK  " "   -0.282              -1.375 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609654000514 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.062              -2.700 clock_gen:C1\|CLK_WB  " "   -0.062              -2.700 clock_gen:C1\|CLK_WB " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609654000514 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.033               0.000 clock_gen:C1\|CLK_DC  " "    0.033               0.000 clock_gen:C1\|CLK_DC " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609654000514 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.071               0.000 clock_gen:C1\|CLK_EX  " "    0.071               0.000 clock_gen:C1\|CLK_EX " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1609654000514 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1609654000514 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1609654001705 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1609654001706 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1293 " "Peak virtual memory: 1293 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1609654001736 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jan  3 15:06:41 2021 " "Processing ended: Sun Jan  3 15:06:41 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1609654001736 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1609654001736 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1609654001736 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1609654001736 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 13 s " "Quartus Prime Full Compilation was successful. 0 errors, 13 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1609654001965 ""}
