{"Source Block": ["oh/elink/dv/dut_axi_elink.v@123:133@HdlIdDef", "   wire\t\t\telink0_txrd_wait;\t// From emaxi of emaxi.v\n   wire\t\t\telink0_txwr_access;\t// From emesh_if of emesh_if.v\n   wire [PW-1:0]\telink0_txwr_packet;\t// From emesh_if of emesh_if.v\n   wire\t\t\telink0_txwr_wait;\t// From emaxi of emaxi.v\n   wire\t\t\telink1_chip_nreset;\t// From elink1 of elink.v\n   wire\t\t\telink1_elink_active;\t// From elink1 of elink.v\n   wire\t\t\telink1_rxo_rd_wait_n;\t// From elink1 of elink.v\n   wire\t\t\telink1_rxo_rd_wait_p;\t// From elink1 of elink.v\n   wire\t\t\telink1_rxo_wr_wait_n;\t// From elink1 of elink.v\n   wire\t\t\telink1_rxo_wr_wait_p;\t// From elink1 of elink.v\n   wire [7:0]\t\telink1_txo_data_n;\t// From elink1 of elink.v\n"], "Clone Blocks": [["oh/elink/dv/dut_axi_elink.v@127:137", "   wire\t\t\telink1_chip_nreset;\t// From elink1 of elink.v\n   wire\t\t\telink1_elink_active;\t// From elink1 of elink.v\n   wire\t\t\telink1_rxo_rd_wait_n;\t// From elink1 of elink.v\n   wire\t\t\telink1_rxo_rd_wait_p;\t// From elink1 of elink.v\n   wire\t\t\telink1_rxo_wr_wait_n;\t// From elink1 of elink.v\n   wire\t\t\telink1_rxo_wr_wait_p;\t// From elink1 of elink.v\n   wire [7:0]\t\telink1_txo_data_n;\t// From elink1 of elink.v\n   wire [7:0]\t\telink1_txo_data_p;\t// From elink1 of elink.v\n   wire\t\t\telink1_txo_frame_n;\t// From elink1 of elink.v\n   wire\t\t\telink1_txo_frame_p;\t// From elink1 of elink.v\n   wire\t\t\telink1_txo_lclk_n;\t// From elink1 of elink.v\n"], ["oh/elink/dv/dut_elink.v@101:111", "   wire\t\t\telink1_elink_active;\t// From elink1 of elink.v\n   wire\t\t\telink1_rxo_rd_wait_n;\t// From elink1 of elink.v\n   wire\t\t\telink1_rxo_rd_wait_p;\t// From elink1 of elink.v\n   wire\t\t\telink1_rxo_wr_wait_n;\t// From elink1 of elink.v\n   wire\t\t\telink1_rxo_wr_wait_p;\t// From elink1 of elink.v\n   wire [7:0]\t\telink1_txo_data_n;\t// From elink1 of elink.v\n   wire [7:0]\t\telink1_txo_data_p;\t// From elink1 of elink.v\n   wire\t\t\telink1_txo_frame_n;\t// From elink1 of elink.v\n   wire\t\t\telink1_txo_frame_p;\t// From elink1 of elink.v\n   wire\t\t\telink1_txo_lclk_n;\t// From elink1 of elink.v\n   wire\t\t\telink1_txo_lclk_p;\t// From elink1 of elink.v\n"], ["oh/elink/dv/dut_axi_elink.v@124:134", "   wire\t\t\telink0_txwr_access;\t// From emesh_if of emesh_if.v\n   wire [PW-1:0]\telink0_txwr_packet;\t// From emesh_if of emesh_if.v\n   wire\t\t\telink0_txwr_wait;\t// From emaxi of emaxi.v\n   wire\t\t\telink1_chip_nreset;\t// From elink1 of elink.v\n   wire\t\t\telink1_elink_active;\t// From elink1 of elink.v\n   wire\t\t\telink1_rxo_rd_wait_n;\t// From elink1 of elink.v\n   wire\t\t\telink1_rxo_rd_wait_p;\t// From elink1 of elink.v\n   wire\t\t\telink1_rxo_wr_wait_n;\t// From elink1 of elink.v\n   wire\t\t\telink1_rxo_wr_wait_p;\t// From elink1 of elink.v\n   wire [7:0]\t\telink1_txo_data_n;\t// From elink1 of elink.v\n   wire [7:0]\t\telink1_txo_data_p;\t// From elink1 of elink.v\n"], ["oh/elink/dv/dut_elink.v@90:100", "   wire\t\t\telink0_txo_frame_n;\t// From elink0 of elink.v\n   wire\t\t\telink0_txo_frame_p;\t// From elink0 of elink.v\n   wire\t\t\telink0_txo_lclk_n;\t// From elink0 of elink.v\n   wire\t\t\telink0_txo_lclk_p;\t// From elink0 of elink.v\n   wire\t\t\telink0_txrd_access;\t// From emesh_if of emesh_if.v\n   wire [PW-1:0]\telink0_txrd_packet;\t// From emesh_if of emesh_if.v\n   wire\t\t\telink0_txrd_wait;\t// From elink0 of elink.v\n   wire\t\t\telink0_txwr_access;\t// From emesh_if of emesh_if.v\n   wire [PW-1:0]\telink0_txwr_packet;\t// From emesh_if of emesh_if.v\n   wire\t\t\telink0_txwr_wait;\t// From elink0 of elink.v\n   wire\t\t\telink1_chip_nreset;\t// From elink1 of elink.v\n"], ["oh/elink/dv/dut_elink.v@80:90", "   // Beginning of automatic wires (for undeclared instantiated-module outputs)\n   wire\t\t\telink0_chip_nreset;\t// From elink0 of elink.v\n   wire\t\t\telink0_rxo_rd_wait_n;\t// From elink0 of elink.v\n   wire\t\t\telink0_rxo_rd_wait_p;\t// From elink0 of elink.v\n   wire\t\t\telink0_rxo_wr_wait_n;\t// From elink0 of elink.v\n   wire\t\t\telink0_rxo_wr_wait_p;\t// From elink0 of elink.v\n   wire\t\t\telink0_rxrr_access;\t// From elink0 of elink.v\n   wire [PW-1:0]\telink0_rxrr_packet;\t// From elink0 of elink.v\n   wire [7:0]\t\telink0_txo_data_n;\t// From elink0 of elink.v\n   wire [7:0]\t\telink0_txo_data_p;\t// From elink0 of elink.v\n   wire\t\t\telink0_txo_frame_n;\t// From elink0 of elink.v\n"], ["oh/elink/dv/dut_axi_elink.v@120:130", "   wire\t\t\telink0_txo_lclk_p;\t// From elink0 of axi_elink.v\n   wire\t\t\telink0_txrd_access;\t// From emesh_if of emesh_if.v\n   wire [PW-1:0]\telink0_txrd_packet;\t// From emesh_if of emesh_if.v\n   wire\t\t\telink0_txrd_wait;\t// From emaxi of emaxi.v\n   wire\t\t\telink0_txwr_access;\t// From emesh_if of emesh_if.v\n   wire [PW-1:0]\telink0_txwr_packet;\t// From emesh_if of emesh_if.v\n   wire\t\t\telink0_txwr_wait;\t// From emaxi of emaxi.v\n   wire\t\t\telink1_chip_nreset;\t// From elink1 of elink.v\n   wire\t\t\telink1_elink_active;\t// From elink1 of elink.v\n   wire\t\t\telink1_rxo_rd_wait_n;\t// From elink1 of elink.v\n   wire\t\t\telink1_rxo_rd_wait_p;\t// From elink1 of elink.v\n"], ["oh/elink/dv/dut_axi_elink.v@122:132", "   wire [PW-1:0]\telink0_txrd_packet;\t// From emesh_if of emesh_if.v\n   wire\t\t\telink0_txrd_wait;\t// From emaxi of emaxi.v\n   wire\t\t\telink0_txwr_access;\t// From emesh_if of emesh_if.v\n   wire [PW-1:0]\telink0_txwr_packet;\t// From emesh_if of emesh_if.v\n   wire\t\t\telink0_txwr_wait;\t// From emaxi of emaxi.v\n   wire\t\t\telink1_chip_nreset;\t// From elink1 of elink.v\n   wire\t\t\telink1_elink_active;\t// From elink1 of elink.v\n   wire\t\t\telink1_rxo_rd_wait_n;\t// From elink1 of elink.v\n   wire\t\t\telink1_rxo_rd_wait_p;\t// From elink1 of elink.v\n   wire\t\t\telink1_rxo_wr_wait_n;\t// From elink1 of elink.v\n   wire\t\t\telink1_rxo_wr_wait_p;\t// From elink1 of elink.v\n"], ["oh/elink/dv/dut_axi_elink.v@126:136", "   wire\t\t\telink0_txwr_wait;\t// From emaxi of emaxi.v\n   wire\t\t\telink1_chip_nreset;\t// From elink1 of elink.v\n   wire\t\t\telink1_elink_active;\t// From elink1 of elink.v\n   wire\t\t\telink1_rxo_rd_wait_n;\t// From elink1 of elink.v\n   wire\t\t\telink1_rxo_rd_wait_p;\t// From elink1 of elink.v\n   wire\t\t\telink1_rxo_wr_wait_n;\t// From elink1 of elink.v\n   wire\t\t\telink1_rxo_wr_wait_p;\t// From elink1 of elink.v\n   wire [7:0]\t\telink1_txo_data_n;\t// From elink1 of elink.v\n   wire [7:0]\t\telink1_txo_data_p;\t// From elink1 of elink.v\n   wire\t\t\telink1_txo_frame_n;\t// From elink1 of elink.v\n   wire\t\t\telink1_txo_frame_p;\t// From elink1 of elink.v\n"], ["oh/elink/dv/dut_elink.v@96:106", "   wire\t\t\telink0_txrd_wait;\t// From elink0 of elink.v\n   wire\t\t\telink0_txwr_access;\t// From emesh_if of emesh_if.v\n   wire [PW-1:0]\telink0_txwr_packet;\t// From emesh_if of emesh_if.v\n   wire\t\t\telink0_txwr_wait;\t// From elink0 of elink.v\n   wire\t\t\telink1_chip_nreset;\t// From elink1 of elink.v\n   wire\t\t\telink1_elink_active;\t// From elink1 of elink.v\n   wire\t\t\telink1_rxo_rd_wait_n;\t// From elink1 of elink.v\n   wire\t\t\telink1_rxo_rd_wait_p;\t// From elink1 of elink.v\n   wire\t\t\telink1_rxo_wr_wait_n;\t// From elink1 of elink.v\n   wire\t\t\telink1_rxo_wr_wait_p;\t// From elink1 of elink.v\n   wire [7:0]\t\telink1_txo_data_n;\t// From elink1 of elink.v\n"], ["oh/elink/dv/dut_axi_elink.v@117:127", "   wire\t\t\telink0_txo_frame_n;\t// From elink0 of axi_elink.v\n   wire\t\t\telink0_txo_frame_p;\t// From elink0 of axi_elink.v\n   wire\t\t\telink0_txo_lclk_n;\t// From elink0 of axi_elink.v\n   wire\t\t\telink0_txo_lclk_p;\t// From elink0 of axi_elink.v\n   wire\t\t\telink0_txrd_access;\t// From emesh_if of emesh_if.v\n   wire [PW-1:0]\telink0_txrd_packet;\t// From emesh_if of emesh_if.v\n   wire\t\t\telink0_txrd_wait;\t// From emaxi of emaxi.v\n   wire\t\t\telink0_txwr_access;\t// From emesh_if of emesh_if.v\n   wire [PW-1:0]\telink0_txwr_packet;\t// From emesh_if of emesh_if.v\n   wire\t\t\telink0_txwr_wait;\t// From emaxi of emaxi.v\n   wire\t\t\telink1_chip_nreset;\t// From elink1 of elink.v\n"], ["oh/elink/dv/dut_axi_elink.v@125:135", "   wire [PW-1:0]\telink0_txwr_packet;\t// From emesh_if of emesh_if.v\n   wire\t\t\telink0_txwr_wait;\t// From emaxi of emaxi.v\n   wire\t\t\telink1_chip_nreset;\t// From elink1 of elink.v\n   wire\t\t\telink1_elink_active;\t// From elink1 of elink.v\n   wire\t\t\telink1_rxo_rd_wait_n;\t// From elink1 of elink.v\n   wire\t\t\telink1_rxo_rd_wait_p;\t// From elink1 of elink.v\n   wire\t\t\telink1_rxo_wr_wait_n;\t// From elink1 of elink.v\n   wire\t\t\telink1_rxo_wr_wait_p;\t// From elink1 of elink.v\n   wire [7:0]\t\telink1_txo_data_n;\t// From elink1 of elink.v\n   wire [7:0]\t\telink1_txo_data_p;\t// From elink1 of elink.v\n   wire\t\t\telink1_txo_frame_n;\t// From elink1 of elink.v\n"], ["oh/elink/dv/dut_axi_elink.v@129:139", "   wire\t\t\telink1_rxo_rd_wait_n;\t// From elink1 of elink.v\n   wire\t\t\telink1_rxo_rd_wait_p;\t// From elink1 of elink.v\n   wire\t\t\telink1_rxo_wr_wait_n;\t// From elink1 of elink.v\n   wire\t\t\telink1_rxo_wr_wait_p;\t// From elink1 of elink.v\n   wire [7:0]\t\telink1_txo_data_n;\t// From elink1 of elink.v\n   wire [7:0]\t\telink1_txo_data_p;\t// From elink1 of elink.v\n   wire\t\t\telink1_txo_frame_n;\t// From elink1 of elink.v\n   wire\t\t\telink1_txo_frame_p;\t// From elink1 of elink.v\n   wire\t\t\telink1_txo_lclk_n;\t// From elink1 of elink.v\n   wire\t\t\telink1_txo_lclk_p;\t// From elink1 of elink.v\n   wire [31:0]\t\tm_axi_araddr;\t\t// From emaxi of emaxi.v\n"], ["oh/elink/dv/dut_axi_elink.v@121:131", "   wire\t\t\telink0_txrd_access;\t// From emesh_if of emesh_if.v\n   wire [PW-1:0]\telink0_txrd_packet;\t// From emesh_if of emesh_if.v\n   wire\t\t\telink0_txrd_wait;\t// From emaxi of emaxi.v\n   wire\t\t\telink0_txwr_access;\t// From emesh_if of emesh_if.v\n   wire [PW-1:0]\telink0_txwr_packet;\t// From emesh_if of emesh_if.v\n   wire\t\t\telink0_txwr_wait;\t// From emaxi of emaxi.v\n   wire\t\t\telink1_chip_nreset;\t// From elink1 of elink.v\n   wire\t\t\telink1_elink_active;\t// From elink1 of elink.v\n   wire\t\t\telink1_rxo_rd_wait_n;\t// From elink1 of elink.v\n   wire\t\t\telink1_rxo_rd_wait_p;\t// From elink1 of elink.v\n   wire\t\t\telink1_rxo_wr_wait_n;\t// From elink1 of elink.v\n"], ["oh/elink/dv/dut_elink.v@91:101", "   wire\t\t\telink0_txo_frame_p;\t// From elink0 of elink.v\n   wire\t\t\telink0_txo_lclk_n;\t// From elink0 of elink.v\n   wire\t\t\telink0_txo_lclk_p;\t// From elink0 of elink.v\n   wire\t\t\telink0_txrd_access;\t// From emesh_if of emesh_if.v\n   wire [PW-1:0]\telink0_txrd_packet;\t// From emesh_if of emesh_if.v\n   wire\t\t\telink0_txrd_wait;\t// From elink0 of elink.v\n   wire\t\t\telink0_txwr_access;\t// From emesh_if of emesh_if.v\n   wire [PW-1:0]\telink0_txwr_packet;\t// From emesh_if of emesh_if.v\n   wire\t\t\telink0_txwr_wait;\t// From elink0 of elink.v\n   wire\t\t\telink1_chip_nreset;\t// From elink1 of elink.v\n   wire\t\t\telink1_elink_active;\t// From elink1 of elink.v\n"], ["oh/elink/dv/dut_elink.v@100:110", "   wire\t\t\telink1_chip_nreset;\t// From elink1 of elink.v\n   wire\t\t\telink1_elink_active;\t// From elink1 of elink.v\n   wire\t\t\telink1_rxo_rd_wait_n;\t// From elink1 of elink.v\n   wire\t\t\telink1_rxo_rd_wait_p;\t// From elink1 of elink.v\n   wire\t\t\telink1_rxo_wr_wait_n;\t// From elink1 of elink.v\n   wire\t\t\telink1_rxo_wr_wait_p;\t// From elink1 of elink.v\n   wire [7:0]\t\telink1_txo_data_n;\t// From elink1 of elink.v\n   wire [7:0]\t\telink1_txo_data_p;\t// From elink1 of elink.v\n   wire\t\t\telink1_txo_frame_n;\t// From elink1 of elink.v\n   wire\t\t\telink1_txo_frame_p;\t// From elink1 of elink.v\n   wire\t\t\telink1_txo_lclk_n;\t// From elink1 of elink.v\n"], ["oh/elink/dv/dut_elink.v@99:109", "   wire\t\t\telink0_txwr_wait;\t// From elink0 of elink.v\n   wire\t\t\telink1_chip_nreset;\t// From elink1 of elink.v\n   wire\t\t\telink1_elink_active;\t// From elink1 of elink.v\n   wire\t\t\telink1_rxo_rd_wait_n;\t// From elink1 of elink.v\n   wire\t\t\telink1_rxo_rd_wait_p;\t// From elink1 of elink.v\n   wire\t\t\telink1_rxo_wr_wait_n;\t// From elink1 of elink.v\n   wire\t\t\telink1_rxo_wr_wait_p;\t// From elink1 of elink.v\n   wire [7:0]\t\telink1_txo_data_n;\t// From elink1 of elink.v\n   wire [7:0]\t\telink1_txo_data_p;\t// From elink1 of elink.v\n   wire\t\t\telink1_txo_frame_n;\t// From elink1 of elink.v\n   wire\t\t\telink1_txo_frame_p;\t// From elink1 of elink.v\n"], ["oh/elink/dv/dut_axi_elink.v@119:129", "   wire\t\t\telink0_txo_lclk_n;\t// From elink0 of axi_elink.v\n   wire\t\t\telink0_txo_lclk_p;\t// From elink0 of axi_elink.v\n   wire\t\t\telink0_txrd_access;\t// From emesh_if of emesh_if.v\n   wire [PW-1:0]\telink0_txrd_packet;\t// From emesh_if of emesh_if.v\n   wire\t\t\telink0_txrd_wait;\t// From emaxi of emaxi.v\n   wire\t\t\telink0_txwr_access;\t// From emesh_if of emesh_if.v\n   wire [PW-1:0]\telink0_txwr_packet;\t// From emesh_if of emesh_if.v\n   wire\t\t\telink0_txwr_wait;\t// From emaxi of emaxi.v\n   wire\t\t\telink1_chip_nreset;\t// From elink1 of elink.v\n   wire\t\t\telink1_elink_active;\t// From elink1 of elink.v\n   wire\t\t\telink1_rxo_rd_wait_n;\t// From elink1 of elink.v\n"], ["oh/elink/dv/dut_axi_elink.v@116:126", "   wire [7:0]\t\telink0_txo_data_p;\t// From elink0 of axi_elink.v\n   wire\t\t\telink0_txo_frame_n;\t// From elink0 of axi_elink.v\n   wire\t\t\telink0_txo_frame_p;\t// From elink0 of axi_elink.v\n   wire\t\t\telink0_txo_lclk_n;\t// From elink0 of axi_elink.v\n   wire\t\t\telink0_txo_lclk_p;\t// From elink0 of axi_elink.v\n   wire\t\t\telink0_txrd_access;\t// From emesh_if of emesh_if.v\n   wire [PW-1:0]\telink0_txrd_packet;\t// From emesh_if of emesh_if.v\n   wire\t\t\telink0_txrd_wait;\t// From emaxi of emaxi.v\n   wire\t\t\telink0_txwr_access;\t// From emesh_if of emesh_if.v\n   wire [PW-1:0]\telink0_txwr_packet;\t// From emesh_if of emesh_if.v\n   wire\t\t\telink0_txwr_wait;\t// From emaxi of emaxi.v\n"], ["oh/elink/dv/dut_elink.v@97:107", "   wire\t\t\telink0_txwr_access;\t// From emesh_if of emesh_if.v\n   wire [PW-1:0]\telink0_txwr_packet;\t// From emesh_if of emesh_if.v\n   wire\t\t\telink0_txwr_wait;\t// From elink0 of elink.v\n   wire\t\t\telink1_chip_nreset;\t// From elink1 of elink.v\n   wire\t\t\telink1_elink_active;\t// From elink1 of elink.v\n   wire\t\t\telink1_rxo_rd_wait_n;\t// From elink1 of elink.v\n   wire\t\t\telink1_rxo_rd_wait_p;\t// From elink1 of elink.v\n   wire\t\t\telink1_rxo_wr_wait_n;\t// From elink1 of elink.v\n   wire\t\t\telink1_rxo_wr_wait_p;\t// From elink1 of elink.v\n   wire [7:0]\t\telink1_txo_data_n;\t// From elink1 of elink.v\n   wire [7:0]\t\telink1_txo_data_p;\t// From elink1 of elink.v\n"], ["oh/elink/dv/dut_elink.v@93:103", "   wire\t\t\telink0_txo_lclk_p;\t// From elink0 of elink.v\n   wire\t\t\telink0_txrd_access;\t// From emesh_if of emesh_if.v\n   wire [PW-1:0]\telink0_txrd_packet;\t// From emesh_if of emesh_if.v\n   wire\t\t\telink0_txrd_wait;\t// From elink0 of elink.v\n   wire\t\t\telink0_txwr_access;\t// From emesh_if of emesh_if.v\n   wire [PW-1:0]\telink0_txwr_packet;\t// From emesh_if of emesh_if.v\n   wire\t\t\telink0_txwr_wait;\t// From elink0 of elink.v\n   wire\t\t\telink1_chip_nreset;\t// From elink1 of elink.v\n   wire\t\t\telink1_elink_active;\t// From elink1 of elink.v\n   wire\t\t\telink1_rxo_rd_wait_n;\t// From elink1 of elink.v\n   wire\t\t\telink1_rxo_rd_wait_p;\t// From elink1 of elink.v\n"], ["oh/elink/dv/dut_elink.v@94:104", "   wire\t\t\telink0_txrd_access;\t// From emesh_if of emesh_if.v\n   wire [PW-1:0]\telink0_txrd_packet;\t// From emesh_if of emesh_if.v\n   wire\t\t\telink0_txrd_wait;\t// From elink0 of elink.v\n   wire\t\t\telink0_txwr_access;\t// From emesh_if of emesh_if.v\n   wire [PW-1:0]\telink0_txwr_packet;\t// From emesh_if of emesh_if.v\n   wire\t\t\telink0_txwr_wait;\t// From elink0 of elink.v\n   wire\t\t\telink1_chip_nreset;\t// From elink1 of elink.v\n   wire\t\t\telink1_elink_active;\t// From elink1 of elink.v\n   wire\t\t\telink1_rxo_rd_wait_n;\t// From elink1 of elink.v\n   wire\t\t\telink1_rxo_rd_wait_p;\t// From elink1 of elink.v\n   wire\t\t\telink1_rxo_wr_wait_n;\t// From elink1 of elink.v\n"], ["oh/elink/dv/dut_elink.v@98:108", "   wire [PW-1:0]\telink0_txwr_packet;\t// From emesh_if of emesh_if.v\n   wire\t\t\telink0_txwr_wait;\t// From elink0 of elink.v\n   wire\t\t\telink1_chip_nreset;\t// From elink1 of elink.v\n   wire\t\t\telink1_elink_active;\t// From elink1 of elink.v\n   wire\t\t\telink1_rxo_rd_wait_n;\t// From elink1 of elink.v\n   wire\t\t\telink1_rxo_rd_wait_p;\t// From elink1 of elink.v\n   wire\t\t\telink1_rxo_wr_wait_n;\t// From elink1 of elink.v\n   wire\t\t\telink1_rxo_wr_wait_p;\t// From elink1 of elink.v\n   wire [7:0]\t\telink1_txo_data_n;\t// From elink1 of elink.v\n   wire [7:0]\t\telink1_txo_data_p;\t// From elink1 of elink.v\n   wire\t\t\telink1_txo_frame_n;\t// From elink1 of elink.v\n"], ["oh/elink/dv/dut_elink.v@81:91", "   wire\t\t\telink0_chip_nreset;\t// From elink0 of elink.v\n   wire\t\t\telink0_rxo_rd_wait_n;\t// From elink0 of elink.v\n   wire\t\t\telink0_rxo_rd_wait_p;\t// From elink0 of elink.v\n   wire\t\t\telink0_rxo_wr_wait_n;\t// From elink0 of elink.v\n   wire\t\t\telink0_rxo_wr_wait_p;\t// From elink0 of elink.v\n   wire\t\t\telink0_rxrr_access;\t// From elink0 of elink.v\n   wire [PW-1:0]\telink0_rxrr_packet;\t// From elink0 of elink.v\n   wire [7:0]\t\telink0_txo_data_n;\t// From elink0 of elink.v\n   wire [7:0]\t\telink0_txo_data_p;\t// From elink0 of elink.v\n   wire\t\t\telink0_txo_frame_n;\t// From elink0 of elink.v\n   wire\t\t\telink0_txo_frame_p;\t// From elink0 of elink.v\n"], ["oh/elink/dv/dut_elink.v@89:99", "   wire [7:0]\t\telink0_txo_data_p;\t// From elink0 of elink.v\n   wire\t\t\telink0_txo_frame_n;\t// From elink0 of elink.v\n   wire\t\t\telink0_txo_frame_p;\t// From elink0 of elink.v\n   wire\t\t\telink0_txo_lclk_n;\t// From elink0 of elink.v\n   wire\t\t\telink0_txo_lclk_p;\t// From elink0 of elink.v\n   wire\t\t\telink0_txrd_access;\t// From emesh_if of emesh_if.v\n   wire [PW-1:0]\telink0_txrd_packet;\t// From emesh_if of emesh_if.v\n   wire\t\t\telink0_txrd_wait;\t// From elink0 of elink.v\n   wire\t\t\telink0_txwr_access;\t// From emesh_if of emesh_if.v\n   wire [PW-1:0]\telink0_txwr_packet;\t// From emesh_if of emesh_if.v\n   wire\t\t\telink0_txwr_wait;\t// From elink0 of elink.v\n"], ["oh/elink/dv/dut_axi_elink.v@118:128", "   wire\t\t\telink0_txo_frame_p;\t// From elink0 of axi_elink.v\n   wire\t\t\telink0_txo_lclk_n;\t// From elink0 of axi_elink.v\n   wire\t\t\telink0_txo_lclk_p;\t// From elink0 of axi_elink.v\n   wire\t\t\telink0_txrd_access;\t// From emesh_if of emesh_if.v\n   wire [PW-1:0]\telink0_txrd_packet;\t// From emesh_if of emesh_if.v\n   wire\t\t\telink0_txrd_wait;\t// From emaxi of emaxi.v\n   wire\t\t\telink0_txwr_access;\t// From emesh_if of emesh_if.v\n   wire [PW-1:0]\telink0_txwr_packet;\t// From emesh_if of emesh_if.v\n   wire\t\t\telink0_txwr_wait;\t// From emaxi of emaxi.v\n   wire\t\t\telink1_chip_nreset;\t// From elink1 of elink.v\n   wire\t\t\telink1_elink_active;\t// From elink1 of elink.v\n"], ["oh/elink/dv/dut_elink.v@95:105", "   wire [PW-1:0]\telink0_txrd_packet;\t// From emesh_if of emesh_if.v\n   wire\t\t\telink0_txrd_wait;\t// From elink0 of elink.v\n   wire\t\t\telink0_txwr_access;\t// From emesh_if of emesh_if.v\n   wire [PW-1:0]\telink0_txwr_packet;\t// From emesh_if of emesh_if.v\n   wire\t\t\telink0_txwr_wait;\t// From elink0 of elink.v\n   wire\t\t\telink1_chip_nreset;\t// From elink1 of elink.v\n   wire\t\t\telink1_elink_active;\t// From elink1 of elink.v\n   wire\t\t\telink1_rxo_rd_wait_n;\t// From elink1 of elink.v\n   wire\t\t\telink1_rxo_rd_wait_p;\t// From elink1 of elink.v\n   wire\t\t\telink1_rxo_wr_wait_n;\t// From elink1 of elink.v\n   wire\t\t\telink1_rxo_wr_wait_p;\t// From elink1 of elink.v\n"], ["oh/elink/dv/dut_axi_elink.v@128:138", "   wire\t\t\telink1_elink_active;\t// From elink1 of elink.v\n   wire\t\t\telink1_rxo_rd_wait_n;\t// From elink1 of elink.v\n   wire\t\t\telink1_rxo_rd_wait_p;\t// From elink1 of elink.v\n   wire\t\t\telink1_rxo_wr_wait_n;\t// From elink1 of elink.v\n   wire\t\t\telink1_rxo_wr_wait_p;\t// From elink1 of elink.v\n   wire [7:0]\t\telink1_txo_data_n;\t// From elink1 of elink.v\n   wire [7:0]\t\telink1_txo_data_p;\t// From elink1 of elink.v\n   wire\t\t\telink1_txo_frame_n;\t// From elink1 of elink.v\n   wire\t\t\telink1_txo_frame_p;\t// From elink1 of elink.v\n   wire\t\t\telink1_txo_lclk_n;\t// From elink1 of elink.v\n   wire\t\t\telink1_txo_lclk_p;\t// From elink1 of elink.v\n"], ["oh/elink/dv/dut_elink.v@92:102", "   wire\t\t\telink0_txo_lclk_n;\t// From elink0 of elink.v\n   wire\t\t\telink0_txo_lclk_p;\t// From elink0 of elink.v\n   wire\t\t\telink0_txrd_access;\t// From emesh_if of emesh_if.v\n   wire [PW-1:0]\telink0_txrd_packet;\t// From emesh_if of emesh_if.v\n   wire\t\t\telink0_txrd_wait;\t// From elink0 of elink.v\n   wire\t\t\telink0_txwr_access;\t// From emesh_if of emesh_if.v\n   wire [PW-1:0]\telink0_txwr_packet;\t// From emesh_if of emesh_if.v\n   wire\t\t\telink0_txwr_wait;\t// From elink0 of elink.v\n   wire\t\t\telink1_chip_nreset;\t// From elink1 of elink.v\n   wire\t\t\telink1_elink_active;\t// From elink1 of elink.v\n   wire\t\t\telink1_rxo_rd_wait_n;\t// From elink1 of elink.v\n"]], "Diff Content": {"Delete": [[128, "   wire\t\t\telink1_elink_active;\t// From elink1 of elink.v\n"]], "Add": []}}