{
   "ActiveEmotionalView":"Default View",
   "Default View_ScaleFactor":"0.309206",
   "Default View_TopLeft":"996,1210",
   "ExpandedHierarchyInLayout":"",
   "comment_0":"Clock source for IDELAYE2 blocks",
   "commentid":"comment_0|",
   "fillcolor_comment_0":"",
   "font_comment_0":"14",
   "guistr":"# # String gsaved with Nlview 7.0.21  2019-05-29 bk=1.5064 VDI=41 GEI=36 GUI=JA:9.0 non-TLS-threadsafe
#  -string -flagsOSRD
preplace port DDR -pg 1 -lvl 11 -x 4550 -y 1730 -defaultsOSRD
preplace port FIXED_IO -pg 1 -lvl 11 -x 4550 -y 1750 -defaultsOSRD
preplace port FCLK_CLK0 -pg 1 -lvl 11 -x 4550 -y 1890 -defaultsOSRD
preplace port TRIGGER_OUT -pg 1 -lvl 11 -x 4550 -y 1060 -defaultsOSRD
preplace port CLKWIZ0_CLKOUT1 -pg 1 -lvl 11 -x 4550 -y 2200 -defaultsOSRD
preplace port CLKWIZ0_CLKOUT2 -pg 1 -lvl 11 -x 4550 -y 2310 -defaultsOSRD
preplace port CSI_CLK_P -pg 1 -lvl 11 -x 4550 -y 2470 -defaultsOSRD
preplace port CSI_CLK_N -pg 1 -lvl 11 -x 4550 -y 2490 -defaultsOSRD
preplace port CSI_D0_P -pg 1 -lvl 11 -x 4550 -y 2510 -defaultsOSRD
preplace port CSI_D0_N -pg 1 -lvl 11 -x 4550 -y 2530 -defaultsOSRD
preplace port CSI_D1_P -pg 1 -lvl 11 -x 4550 -y 2550 -defaultsOSRD
preplace port CSI_D1_N -pg 1 -lvl 11 -x 4550 -y 2570 -defaultsOSRD
preplace port CSI_LPD0_P -pg 1 -lvl 11 -x 4550 -y 2590 -defaultsOSRD
preplace port CSI_LPD0_N -pg 1 -lvl 11 -x 4550 -y 2610 -defaultsOSRD
preplace port CSI_LPD1_P -pg 1 -lvl 11 -x 4550 -y 2630 -defaultsOSRD
preplace port CSI_LPD1_N -pg 1 -lvl 11 -x 4550 -y 2650 -defaultsOSRD
preplace port CSI_LPCLK_P -pg 1 -lvl 11 -x 4550 -y 2670 -defaultsOSRD
preplace port CSI_LPCLK_N -pg 1 -lvl 11 -x 4550 -y 2690 -defaultsOSRD
preplace port ADC_L1A_P -pg 1 -lvl 0 -x 0 -y 420 -defaultsOSRD
preplace port ADC_L1A_N -pg 1 -lvl 0 -x 0 -y 440 -defaultsOSRD
preplace port ADC_L1B_P -pg 1 -lvl 0 -x 0 -y 460 -defaultsOSRD
preplace port ADC_L1B_N -pg 1 -lvl 0 -x 0 -y 480 -defaultsOSRD
preplace port ADC_L2A_P -pg 1 -lvl 0 -x 0 -y 500 -defaultsOSRD
preplace port ADC_L2B_P -pg 1 -lvl 0 -x 0 -y 540 -defaultsOSRD
preplace port ADC_L2A_N -pg 1 -lvl 0 -x 0 -y 520 -defaultsOSRD
preplace port ADC_L2B_N -pg 1 -lvl 0 -x 0 -y 560 -defaultsOSRD
preplace port ADC_L3A_P -pg 1 -lvl 0 -x 0 -y 580 -defaultsOSRD
preplace port ADC_L3A_N -pg 1 -lvl 0 -x 0 -y 600 -defaultsOSRD
preplace port ADC_L3B_P -pg 1 -lvl 0 -x 0 -y 620 -defaultsOSRD
preplace port ADC_L3B_N -pg 1 -lvl 0 -x 0 -y 640 -defaultsOSRD
preplace port ADC_L4A_P -pg 1 -lvl 0 -x 0 -y 660 -defaultsOSRD
preplace port ADC_L4B_P -pg 1 -lvl 0 -x 0 -y 700 -defaultsOSRD
preplace port ADC_L4A_N -pg 1 -lvl 0 -x 0 -y 680 -defaultsOSRD
preplace port ADC_L4B_N -pg 1 -lvl 0 -x 0 -y 720 -defaultsOSRD
preplace port ADC_LCLK_P -pg 1 -lvl 0 -x 0 -y 740 -defaultsOSRD
preplace port ADC_LCLK_N -pg 1 -lvl 0 -x 0 -y 760 -defaultsOSRD
preplace port ADC_FCLK_P -pg 1 -lvl 0 -x 0 -y 780 -defaultsOSRD
preplace port ADC_FCLK_N -pg 1 -lvl 0 -x 0 -y 800 -defaultsOSRD
preplace port SPI_CLK -pg 1 -lvl 0 -x 0 -y 1840 -defaultsOSRD
preplace port SPI_DATA_IN -pg 1 -lvl 0 -x 0 -y 2160 -defaultsOSRD
preplace port SPI_DATA_OUT -pg 1 -lvl 11 -x 4550 -y 1830 -defaultsOSRD
preplace port SPI_DATA_OUT_TRIS -pg 1 -lvl 11 -x 4550 -y 1870 -defaultsOSRD
preplace port SPI_CSN -pg 1 -lvl 0 -x 0 -y 2140 -defaultsOSRD
preplace port LED_CH0 -pg 1 -lvl 11 -x 4550 -y 1580 -defaultsOSRD
preplace port LED_CH1 -pg 1 -lvl 11 -x 4550 -y 1340 -defaultsOSRD
preplace portBus EMIO_I -pg 1 -lvl 0 -x 0 -y 1670 -defaultsOSRD
preplace portBus EMIO_O -pg 1 -lvl 11 -x 4550 -y 1710 -defaultsOSRD
preplace inst rst_ps7_0_20M -pg 1 -lvl 4 -x 920 -y 1980 -defaultsOSRD
preplace inst zynq_ps -pg 1 -lvl 9 -x 3970 -y 1870 -defaultsOSRD
preplace inst adc_dma -pg 1 -lvl 7 -x 2880 -y 1200 -defaultsOSRD
preplace inst xlconcat_1 -pg 1 -lvl 8 -x 3510 -y 1230 -defaultsOSRD
preplace inst clk_wiz_0 -pg 1 -lvl 9 -x 3970 -y 2310 -defaultsOSRD
preplace inst axi_interconnect_1 -pg 1 -lvl 6 -x 2120 -y 1880 -defaultsOSRD
preplace inst mipi_dma -pg 1 -lvl 5 -x 1500 -y 1980 -defaultsOSRD
preplace inst axi_interconnect_2 -pg 1 -lvl 8 -x 3510 -y 2000 -defaultsOSRD
preplace inst xlconstant_0 -pg 1 -lvl 6 -x 2120 -y 1610 -defaultsOSRD
preplace inst simple_reset_control_0 -pg 1 -lvl 2 -x 300 -y 1450 -defaultsOSRD
preplace inst xlconstant_2 -pg 1 -lvl 1 -x 100 -y 1460 -defaultsOSRD
preplace inst clk_wiz_1 -pg 1 -lvl 3 -x 530 -y 1370 -defaultsOSRD
preplace inst axi_interconnect_0 -pg 1 -lvl 8 -x 3510 -y 1760 -defaultsOSRD
preplace inst xlconstant_3 -pg 1 -lvl 4 -x 920 -y 1140 -defaultsOSRD
preplace inst xlconstant_4 -pg 1 -lvl 4 -x 920 -y 1240 -defaultsOSRD
preplace inst adc_receiver_core_0 -pg 1 -lvl 4 -x 920 -y 730 -defaultsOSRD
preplace inst adc_trigger_0 -pg 1 -lvl 5 -x 1500 -y 810 -defaultsOSRD
preplace inst adc_axi_streamer -pg 1 -lvl 6 -x 2120 -y 610 -defaultsOSRD
preplace inst system_ila_0 -pg 1 -lvl 6 -x 2120 -y 2310 -defaultsOSRD
preplace inst FabCfg_NextGen_0 -pg 1 -lvl 7 -x 2880 -y 1810 -defaultsOSRD
preplace inst PL_debug_LED_control_0 -pg 1 -lvl 10 -x 4420 -y 1580 -defaultsOSRD
preplace inst PL_debug_LED_control_1 -pg 1 -lvl 10 -x 4420 -y 1340 -defaultsOSRD
preplace inst csi_gearbox_dma_0 -pg 1 -lvl 9 -x 3970 -y 2780 -defaultsOSRD
preplace netloc processing_system7_0_FCLK_CLK0 1 1 10 180 1380 410 1440 650 1830 1190 1830 1770 2100 2600 2100 3360 2120 3700 1610 4260 1890 NJ
preplace netloc rst_ps7_0_20M_peripheral_aresetn 1 4 6 1200 2120 1780 2470 2610 2090 3350 2160 3690 2160 4270
preplace netloc processing_system7_0_FCLK_RESET0_N 1 3 7 700 1370 NJ 1370 NJ 1370 NJ 1370 NJ 1370 NJ 1370 4210
preplace netloc EMIO_I_1 1 0 10 NJ 1670 NJ 1670 NJ 1670 NJ 1670 1160J 1680 1790J 2120 NJ 2120 3280J 2140 NJ 2140 4230
preplace netloc processing_system7_0_GPIO_O 1 9 2 NJ 1710 NJ
preplace netloc xlconcat_1_dout 1 8 1 3740 1230n
preplace netloc axi_dma_s2mm_introut 1 7 1 N 1220
preplace netloc ADC_DATA_CLK_2 1 4 2 1110 360 1840J
preplace netloc ACQ_TRIGGER_IN_1 1 5 5 1840 1220 2640J 1350 NJ 1350 NJ 1350 4300
preplace netloc ACQ_TRIG_WORD_1 1 5 1 1760 700n
preplace netloc adc_axi_streamer_trigger_out 1 6 5 2520J 1060 NJ 1060 NJ 1060 NJ 1060 NJ
preplace netloc axi_dma_s_axis_s2mm_tready 1 6 1 2640 140n
preplace netloc adc_axi_streamer_m00_axis_tdata 1 6 1 2670 80n
preplace netloc adc_axi_streamer_m00_axis_tlast 1 6 1 2660 100n
preplace netloc adc_axi_streamer_m00_axis_tvalid 1 6 1 2650 120n
preplace netloc clk_wiz_0_clk_out1 1 8 3 3730 2190 4300 2200 NJ
preplace netloc clk_wiz_0_clk_out2 1 8 3 3740 2220 4270 2310 NJ
preplace netloc Net 1 5 4 1730 2670 NJ 2670 NJ 2670 NJ
preplace netloc Net1 1 5 4 1700 2710 NJ 2710 NJ 2710 NJ
preplace netloc csi_gearbox_dma_0_s00_axis_tready 1 5 4 1710 2730 NJ 2730 NJ 2730 NJ
preplace netloc mipi_dma_m_axis_mm2s_tlast 1 5 4 1720 2690 NJ 2690 NJ 2690 NJ
preplace netloc adc_axi_streamer_trigger_pos 1 6 1 2330 1060n
preplace netloc FabCfg_NextGen_0_R_acq_size_a 1 5 3 1910 1450 NJ 1450 3100
preplace netloc FabCfg_NextGen_0_R_acq_size_b 1 5 3 1920 1460 NJ 1460 3090
preplace netloc xlconstant_0_dout 1 6 1 2370J 1610n
preplace netloc csi_gearbox_dma_0_csi_clk_p 1 9 2 NJ 2460 4530J
preplace netloc csi_gearbox_dma_0_csi_clk_n 1 9 2 4300J 2490 NJ
preplace netloc csi_gearbox_dma_0_csi_d0_n 1 9 2 NJ 2520 4530J
preplace netloc csi_gearbox_dma_0_csi_d0_p 1 9 2 NJ 2500 4530J
preplace netloc csi_gearbox_dma_0_csi_d1_p 1 9 2 NJ 2540 4530J
preplace netloc csi_gearbox_dma_0_csi_d1_n 1 9 2 NJ 2560 4530J
preplace netloc csi_gearbox_dma_0_csi_lpd1_p 1 9 2 NJ 2620 4530J
preplace netloc csi_gearbox_dma_0_csi_lpd1_n 1 9 2 NJ 2640 4530J
preplace netloc csi_gearbox_dma_0_csi_lpclk_n 1 9 2 NJ 2680 4530J
preplace netloc simple_reset_control_0_g_rst_gen 1 2 7 420 1300 630 2870 NJ 2870 NJ 2870 NJ 2870 NJ 2870 NJ
preplace netloc xlconstant_2_dout 1 1 1 NJ 1460
preplace netloc ADC_L1A_P_1 1 0 4 NJ 420 NJ 420 NJ 420 NJ
preplace netloc ADC_L1A_N_1 1 0 4 NJ 440 NJ 440 NJ 440 NJ
preplace netloc ADC_L1B_P_1 1 0 4 NJ 460 NJ 460 NJ 460 NJ
preplace netloc ADC_L1B_N_1 1 0 4 NJ 480 NJ 480 NJ 480 NJ
preplace netloc ADC_L2A_P_1 1 0 4 NJ 500 NJ 500 NJ 500 NJ
preplace netloc ADC_L2A_N_1 1 0 4 NJ 520 NJ 520 NJ 520 NJ
preplace netloc ADC_L2B_P_1 1 0 4 NJ 540 NJ 540 NJ 540 NJ
preplace netloc ADC_L2B_N_1 1 0 4 NJ 560 NJ 560 NJ 560 NJ
preplace netloc ADC_L3A_N_1 1 0 4 NJ 600 NJ 600 NJ 600 NJ
preplace netloc ADC_L3A_P_1 1 0 4 NJ 580 NJ 580 NJ 580 NJ
preplace netloc ADC_L3B_P_1 1 0 4 NJ 620 NJ 620 NJ 620 NJ
preplace netloc ADC_L3B_N_1 1 0 4 NJ 640 NJ 640 NJ 640 NJ
preplace netloc ADC_L4A_N_1 1 0 4 NJ 680 NJ 680 NJ 680 NJ
preplace netloc ADC_L4A_P_1 1 0 4 NJ 660 NJ 660 NJ 660 NJ
preplace netloc ADC_L4B_P_1 1 0 4 NJ 700 NJ 700 NJ 700 NJ
preplace netloc ADC_L4B_N_1 1 0 4 NJ 720 NJ 720 NJ 720 NJ
preplace netloc ADC_LCLK_P_1 1 0 4 NJ 740 NJ 740 NJ 740 NJ
preplace netloc ADC_LCLK_N_1 1 0 4 NJ 760 NJ 760 NJ 760 NJ
preplace netloc ADC_FCLK_P_1 1 0 4 NJ 780 NJ 780 NJ 780 NJ
preplace netloc ADC_FCLK_N_1 1 0 4 NJ 800 NJ 800 NJ 800 NJ
preplace netloc clk_wiz_1_clk_out1 1 3 1 640 1040n
preplace netloc adc_axi_streamer_acq_status_a 1 6 1 2590 800n
preplace netloc adc_axi_streamer_acq_status_b 1 6 1 2570 820n
preplace netloc FabCfg_NextGen_0_R_acq_ctrl_a 1 5 3 1890 1440 NJ 1440 3130
preplace netloc adc_axi_streamer_acq_reset_irq_gen 1 6 2 NJ 860 3360
preplace netloc clk_wiz_1_locked 1 3 3 620J 320 NJ 320 1870
preplace netloc FabCfg_NextGen_0_R_trig_level_0 1 4 4 1180 1300 NJ 1300 2510J 1420 3180
preplace netloc FabCfg_NextGen_0_R_trig_level_1 1 4 4 1190 1310 NJ 1310 2480J 1530 3080
preplace netloc FabCfg_NextGen_0_R_trig_level_2 1 4 4 1200 1320 NJ 1320 2540J 1360 3210
preplace netloc FabCfg_NextGen_0_R_trig_level_3 1 4 4 1170 1340 NJ 1340 2460J 1520 3110
preplace netloc FabCfg_NextGen_0_R_trig_level_4 1 4 4 1210 1330 NJ 1330 2470J 1490 3140
preplace netloc FabCfg_NextGen_0_R_trig_level_5 1 4 4 1140 1480 NJ 1480 NJ 1480 3170
preplace netloc FabCfg_NextGen_0_R_trig_level_6 1 4 4 1150 1500 NJ 1500 NJ 1500 3160
preplace netloc FabCfg_NextGen_0_R_trig_level_7 1 4 4 1160 1510 NJ 1510 NJ 1510 3150
preplace netloc FabCfg_NextGen_0_R_trig_config_a 1 4 4 1270 1260 NJ 1260 2550J 1430 3200
preplace netloc ADC_BUS_1 1 4 2 1100 350 1860J
preplace netloc xlconstant_3_dout 1 4 1 1100J 920n
preplace netloc xlconstant_4_dout 1 4 1 1120J 940n
preplace netloc adc_axi_streamer_delay_l1a 1 3 4 660 1530 NJ 1530 NJ 1530 2450
preplace netloc adc_axi_streamer_delay_l1b 1 3 4 670 1540 NJ 1540 NJ 1540 2440
preplace netloc adc_axi_streamer_delay_l2a 1 3 4 680 1550 NJ 1550 NJ 1550 2430
preplace netloc adc_axi_streamer_delay_l2b 1 3 4 690 1400 NJ 1400 NJ 1400 2410
preplace netloc adc_axi_streamer_delay_l3a 1 3 4 720 1390 NJ 1390 NJ 1390 2380
preplace netloc adc_axi_streamer_delay_l3b 1 3 4 710 1430 NJ 1430 NJ 1430 2400
preplace netloc adc_axi_streamer_delay_l4a 1 3 4 740 1350 NJ 1350 NJ 1350 2360
preplace netloc adc_axi_streamer_delay_l4b 1 3 4 750 1360 NJ 1360 NJ 1360 2350
preplace netloc adc_axi_streamer_delay_load 1 3 4 730 1490 NJ 1490 NJ 1490 2420
preplace netloc adc_receiver_core_0_bitslip_locked 1 4 2 1090 330 1850J
preplace netloc adc_receiver_core_0_train_done_load 1 4 2 1130 370 1820J
preplace netloc adc_receiver_core_0_idelay_rdy 1 4 2 1120 340 1830J
preplace netloc FabCfg_NextGen_0_R_acq_train_a 1 5 3 1900 1230 2630J 1340 3190
preplace netloc FabCfg_NextGen_0_R_acq_train_b 1 5 3 1880 1470 NJ 1470 3120
preplace netloc adc_axi_streamer_acq_status_c 1 6 1 2530 840n
preplace netloc FabCfg_NextGen_0_R_trig_holdoff 1 4 4 1250 1290 NJ 1290 2520J 1410 3220
preplace netloc FabCfg_NextGen_0_R_trig_auto_timers 1 4 4 1300 1250 NJ 1250 2620J 1380 3250
preplace netloc FabCfg_NextGen_0_R_trig_delay_reg0 1 4 4 1280 1270 NJ 1270 2580J 1390 3240
preplace netloc FabCfg_NextGen_0_R_trig_delay_reg1 1 4 4 1290 1280 NJ 1280 2560J 1400 3230
preplace netloc adc_trigger_0_trig_state_a 1 5 2 1800 2090 2590J
preplace netloc adc_trigger_0_acq_holdoff 1 5 1 1810 470n
preplace netloc adc_trigger_0_trig_holdoff_debug 1 5 2 1790 1240 2490J
preplace netloc adc_axi_streamer_acq_armed_waiting_trig 1 4 3 1220 1520 NJ 1520 2390
preplace netloc adc_axi_streamer_acq_done 1 4 6 1230 1410 NJ 1410 2500 1050 NJ 1050 NJ 1050 4280
preplace netloc adc_axi_streamer_acq_done_post 1 4 3 1260 1380 NJ 1380 2320
preplace netloc adc_axi_streamer_acq_have_trig 1 4 3 1240 1420 NJ 1420 2370
preplace netloc SPI_CLK_1 1 0 10 NJ 1840 NJ 1840 NJ 1840 NJ 1840 NJ 1840 1760J 2130 NJ 2130 3320J 1600 NJ 1600 4240
preplace netloc SPI_DATA_IN_1 1 0 10 20J 2150 NJ 2150 NJ 2150 NJ 2150 NJ 2150 NJ 2150 NJ 2150 NJ 2150 NJ 2150 4220
preplace netloc zynq_ps_SPI0_MISO_O 1 9 2 4240 1830 NJ
preplace netloc zynq_ps_SPI0_MISO_T 1 9 2 NJ 1870 NJ
preplace netloc SPI_CSN_1 1 0 10 NJ 2140 NJ 2140 NJ 2140 NJ 2140 NJ 2140 NJ 2140 NJ 2140 3270J 1590 NJ 1590 4250
preplace netloc csi_gearbox_dma_0_R_csi_status_a 1 5 5 1880 2170 2680 2170 NJ 2170 NJ 2170 4230
preplace netloc FabCfg_NextGen_0_R_csi_ctrl_a 1 5 4 1890 2480 NJ 2480 3310 2480 3680J
preplace netloc FabCfg_NextGen_0_R_csi_ctrl_b 1 5 4 1900 2490 NJ 2490 3300 2490 3660J
preplace netloc FabCfg_NextGen_0_R_csi_ctrl_c 1 7 2 3290J 2190 3670
preplace netloc clk_wiz_0_locked 1 8 2 3720 2200 4200
preplace netloc csi_gearbox_dma_0_csi_debug_lp_state 1 5 5 1830 2500 NJ 2500 NJ 2500 3710J 2210 4210
preplace netloc csi_gearbox_dma_0_csi_debug_lpclk_state 1 5 5 1910 2450 2670J 2180 NJ 2180 NJ 2180 4250
preplace netloc csi_gearbox_dma_0_csi_lpd0_p 1 9 2 4300J 2590 NJ
preplace netloc csi_gearbox_dma_0_csi_lpd0_n 1 9 2 NJ 2600 4530J
preplace netloc csi_gearbox_dma_0_csi_lpclk_p 1 9 2 NJ 2660 4530J
preplace netloc adc_axi_streamer_dbg_acq_run 1 6 4 NJ 320 NJ 320 NJ 320 4290
preplace netloc FabCfg_NextGen_0_R_led_ctrl 1 7 3 3260J 1580 NJ 1580 4310
preplace netloc PL_debug_LED_control_0_led_out 1 10 1 NJ 1580
preplace netloc PL_debug_LED_control_1_led_out 1 10 1 NJ 1340
preplace netloc csi_gearbox_dma_0_csi_debug_running 1 5 5 1920 2460 2680J 2400 NJ 2400 NJ 2400 4220
preplace netloc mipi_dma_M_AXI_SG 1 5 1 1810 1750n
preplace netloc axi_interconnect_1_M03_AXI 1 6 1 2580 1710n
preplace netloc axi_interconnect_1_M01_AXI 1 6 1 2340 1120n
preplace netloc processing_system7_0_FIXED_IO 1 9 2 NJ 1750 NJ
preplace netloc processing_system7_0_DDR 1 9 2 NJ 1730 NJ
preplace netloc S00_AXI_2 1 5 3 1750 2160 NJ 2160 3340J
preplace netloc axi_interconnect_1_M00_AXI 1 6 3 2350 2280 NJ 2280 NJ
preplace netloc S00_AXI_3 1 7 1 3350 1180n
preplace netloc axi_interconnect_2_M00_AXI 1 8 1 3690 1860n
preplace netloc adc_axi_streamer_M00_AXIS 1 6 1 2680 60n
preplace netloc zynq_ps_M_AXI_GP0 1 5 5 1830 2110 NJ 2110 3330J 2130 NJ 2130 4200
preplace netloc axi_interconnect_0_M00_AXI 1 8 1 3730 1760n
preplace netloc axi_dma1_M_AXIS_MM2S 1 5 4 1740 2650 NJ 2650 NJ 2650 NJ
preplace netloc axi_interconnect_1_M02_AXI 1 4 3 1300 1670 NJ 1670 2320
preplace cgraphic comment_0 place left -354 -18 textcolor 4 linecolor 3
levelinfo -pg 1 0 100 300 530 920 1500 2120 2880 3510 3970 4420 4550
pagesize -pg 1 -db -bbox -sgen -150 0 4750 3160
",
   "linecolor_comment_0":"",
   "linktoobj_comment_0":"/clk_wiz_1",
   "linktotype_comment_0":"bd_cell",
   "textcolor_comment_0":""
}
{
   """""""""""""""da_clkrst_cnt""""""""""""""":"1",
   """""""""da_axi4_cnt""""""""":"1",
   """""""""da_clkrst_cnt""""""""":"2",
   ""da_axi4_cnt"":"1"
}
{
   "/clk_wiz_1/comment_0":"comment_0"
}