==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'clk' with a period of 14ns.
INFO: [SYN 201-201] Setting up clock 'clk' with an uncertainty of 1ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a200t-sbv484-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a200t-sbv484-2 
INFO: [HLS 200-1510] Running: create_clock -period 14 -name clk 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 1 
INFO: [HLS 200-1510] Running: set_directive_pipeline kp_502_7/Loop 
INFO: [HLS 200-1510] Running: set_directive_top -name kp_502_7 kp_502_7 
INFO: [HLS 200-1510] Running: set_directive_unroll -factor 16 kp_502_7/Loop 
INFO: [HLS 200-1510] Running: set_directive_array_partition -dim 1 -factor 16 -type cyclic kp_502_7 D 
INFO: [HLS 200-1510] Running: set_directive_array_partition -dim 1 -factor 16 -type cyclic kp_502_7 X1 
INFO: [HLS 200-1510] Running: set_directive_array_partition -dim 1 -factor 16 -type cyclic kp_502_7 B 
INFO: [HLS 200-1510] Running: set_directive_array_partition -dim 1 -factor 16 -type cyclic kp_502_7 X2 
INFO: [HLS 200-1510] Running: set_directive_array_partition -dim 1 -factor 16 -type cyclic kp_502_7 A 
INFO: [HLS 200-1510] Running: set_directive_array_partition -dim 1 -factor 16 -type cyclic kp_502_7 C 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.019 seconds; current allocated memory: 1.257 GB.
INFO: [HLS 200-10] Analyzing design file './source/kp_502_7.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 25.791 seconds; current allocated memory: 1.257 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'hls::sqrt(double)' into 'kp_502_7(double*, double*, double*, double*, double*, double*)' (./source/kp_502_7.cpp:29:18)
INFO: [HLS 214-186] Unrolling loop 'Loop' (./source/kp_502_7.cpp:8:10) in function 'kp_502_7' completely with a factor of 8 (./source/kp_502_7.cpp:4:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'Loop' (./source/kp_502_7.cpp:8:10) in function 'kp_502_7' has been removed because the loop is unrolled completely (./source/kp_502_7.cpp:4:0)
INFO: [HLS 214-248] Applying array_partition to 'A': Cyclic partitioning with factor 16 on dimension 1. (./source/kp_502_7.cpp:4:0)
INFO: [HLS 214-248] Applying array_partition to 'B': Cyclic partitioning with factor 16 on dimension 1. (./source/kp_502_7.cpp:4:0)
INFO: [HLS 214-248] Applying array_partition to 'C': Cyclic partitioning with factor 16 on dimension 1. (./source/kp_502_7.cpp:4:0)
INFO: [HLS 214-248] Applying array_partition to 'X1': Cyclic partitioning with factor 16 on dimension 1. (./source/kp_502_7.cpp:4:0)
INFO: [HLS 214-248] Applying array_partition to 'X2': Cyclic partitioning with factor 16 on dimension 1. (./source/kp_502_7.cpp:4:0)
INFO: [HLS 214-248] Applying array_partition to 'D': Cyclic partitioning with factor 16 on dimension 1. (./source/kp_502_7.cpp:4:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 3.642 seconds; current allocated memory: 1.257 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 1.257 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.035 seconds; current allocated memory: 1.257 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.041 seconds; current allocated memory: 1.257 GB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.217 seconds; current allocated memory: 1.257 GB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.133 seconds; current allocated memory: 1.257 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kp_502_7' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kp_502_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.473 seconds; current allocated memory: 1.257 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 2.679 seconds; current allocated memory: 1.257 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kp_502_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/A_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/A_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/A_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/A_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/A_4' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/A_5' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/A_6' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/A_7' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/A_8' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/A_9' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/A_10' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/A_11' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/A_12' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/A_13' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/A_14' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/A_15' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/B_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/B_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/B_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/B_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/B_4' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/B_5' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/B_6' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/B_7' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/B_8' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/B_9' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/B_10' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/B_11' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/B_12' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/B_13' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/B_14' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/B_15' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/C_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/C_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/C_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/C_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/C_4' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/C_5' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/C_6' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/C_7' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/C_8' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/C_9' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/C_10' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/C_11' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/C_12' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/C_13' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/C_14' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/C_15' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X1_0' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X1_1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X1_2' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X1_3' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X1_4' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X1_5' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X1_6' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X1_7' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X1_8' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X1_9' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X1_10' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X1_11' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X1_12' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X1_13' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X1_14' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X1_15' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X2_0' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X2_1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X2_2' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X2_3' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X2_4' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X2_5' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X2_6' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X2_7' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X2_8' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X2_9' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X2_10' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X2_11' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X2_12' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X2_13' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X2_14' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X2_15' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/D_0' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/D_1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/D_2' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/D_3' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/D_4' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/D_5' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/D_6' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/D_7' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/D_8' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/D_9' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/D_10' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/D_11' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/D_12' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/D_13' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/D_14' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/D_15' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'kp_502_7' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Port 'kp_502_7/A_8' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'kp_502_7/A_9' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'kp_502_7/A_10' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'kp_502_7/A_11' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'kp_502_7/A_12' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'kp_502_7/A_13' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'kp_502_7/A_14' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'kp_502_7/A_15' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'kp_502_7/B_8' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'kp_502_7/B_9' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'kp_502_7/B_10' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'kp_502_7/B_11' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'kp_502_7/B_12' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'kp_502_7/B_13' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'kp_502_7/B_14' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'kp_502_7/B_15' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'kp_502_7/C_8' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'kp_502_7/C_9' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'kp_502_7/C_10' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'kp_502_7/C_11' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'kp_502_7/C_12' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'kp_502_7/C_13' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'kp_502_7/C_14' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'kp_502_7/C_15' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'kp_502_7/X1_8' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'kp_502_7/X1_9' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'kp_502_7/X1_10' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'kp_502_7/X1_11' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'kp_502_7/X1_12' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'kp_502_7/X1_13' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'kp_502_7/X1_14' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'kp_502_7/X1_15' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'kp_502_7/X2_8' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'kp_502_7/X2_9' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'kp_502_7/X2_10' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'kp_502_7/X2_11' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'kp_502_7/X2_12' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'kp_502_7/X2_13' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'kp_502_7/X2_14' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'kp_502_7/X2_15' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'kp_502_7/D_8' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'kp_502_7/D_9' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'kp_502_7/D_10' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'kp_502_7/D_11' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'kp_502_7/D_12' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'kp_502_7/D_13' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'kp_502_7/D_14' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'kp_502_7/D_15' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'dcmp_64ns_64ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ddiv_64ns_64ns_64_21_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dsqrt_64ns_64ns_64_17_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dsub_64ns_64ns_64_4_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kp_502_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.871 seconds; current allocated memory: 1.257 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 2.532 seconds; current allocated memory: 1.257 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.949 seconds; current allocated memory: 1.257 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for kp_502_7.
INFO: [VLOG 209-307] Generating Verilog RTL for kp_502_7.
INFO: [HLS 200-789] **** Estimated Fmax: 73.74 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 11 seconds. CPU system time: 1 seconds. Elapsed time: 40.414 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 14 seconds. Total CPU system time: 2 seconds. Total elapsed time: 43.258 seconds; peak allocated memory: 1.257 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'clk' with a period of 14ns.
INFO: [SYN 201-201] Setting up clock 'clk' with an uncertainty of 1ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a200t-sbv484-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a200t-sbv484-2 
INFO: [HLS 200-1510] Running: create_clock -period 14 -name clk 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 1 
INFO: [HLS 200-1510] Running: set_directive_pipeline kp_502_7/Loop 
INFO: [HLS 200-1510] Running: set_directive_top -name kp_502_7 kp_502_7 
INFO: [HLS 200-1510] Running: set_directive_unroll -factor 16 kp_502_7/Loop 
INFO: [HLS 200-1510] Running: set_directive_array_partition -dim 1 -factor 16 -type cyclic kp_502_7 D 
INFO: [HLS 200-1510] Running: set_directive_array_partition -dim 1 -factor 16 -type cyclic kp_502_7 X1 
INFO: [HLS 200-1510] Running: set_directive_array_partition -dim 1 -factor 16 -type cyclic kp_502_7 B 
INFO: [HLS 200-1510] Running: set_directive_array_partition -dim 1 -factor 16 -type cyclic kp_502_7 X2 
INFO: [HLS 200-1510] Running: set_directive_array_partition -dim 1 -factor 16 -type cyclic kp_502_7 A 
INFO: [HLS 200-1510] Running: set_directive_array_partition -dim 1 -factor 16 -type cyclic kp_502_7 C 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.018 seconds; current allocated memory: 1.256 GB.
INFO: [HLS 200-10] Analyzing design file './source/kp_502_7.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 26.307 seconds; current allocated memory: 1.256 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'hls::sqrt(double)' into 'kp_502_7(double*, double*, double*, double*, double*, double*)' (./source/kp_502_7.cpp:29:18)
INFO: [HLS 214-186] Unrolling loop 'Loop' (./source/kp_502_7.cpp:8:10) in function 'kp_502_7' completely with a factor of 16 (./source/kp_502_7.cpp:4:0)
WARNING: [HLS 214-189] Pipeline directive for loop 'Loop' (./source/kp_502_7.cpp:8:10) in function 'kp_502_7' has been removed because the loop is unrolled completely (./source/kp_502_7.cpp:4:0)
INFO: [HLS 214-248] Applying array_partition to 'A': Complete partitioning on dimension 1. (./source/kp_502_7.cpp:4:0)
INFO: [HLS 214-248] Applying array_partition to 'B': Complete partitioning on dimension 1. (./source/kp_502_7.cpp:4:0)
INFO: [HLS 214-248] Applying array_partition to 'C': Complete partitioning on dimension 1. (./source/kp_502_7.cpp:4:0)
INFO: [HLS 214-248] Applying array_partition to 'X1': Complete partitioning on dimension 1. (./source/kp_502_7.cpp:4:0)
INFO: [HLS 214-248] Applying array_partition to 'X2': Complete partitioning on dimension 1. (./source/kp_502_7.cpp:4:0)
INFO: [HLS 214-248] Applying array_partition to 'D': Complete partitioning on dimension 1. (./source/kp_502_7.cpp:4:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 3.823 seconds; current allocated memory: 1.256 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 1.256 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.256 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.048 seconds; current allocated memory: 1.256 GB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.278 seconds; current allocated memory: 1.256 GB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.202 seconds; current allocated memory: 1.256 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kp_502_7' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kp_502_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.094 seconds; current allocated memory: 1.256 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 6 seconds. CPU system time: 0 seconds. Elapsed time: 5.555 seconds; current allocated memory: 1.256 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kp_502_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/A_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/A_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/A_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/A_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/A_4' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/A_5' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/A_6' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/A_7' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/A_8' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/A_9' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/A_10' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/A_11' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/A_12' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/A_13' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/A_14' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/A_15' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/B_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/B_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/B_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/B_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/B_4' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/B_5' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/B_6' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/B_7' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/B_8' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/B_9' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/B_10' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/B_11' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/B_12' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/B_13' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/B_14' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/B_15' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/C_0' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/C_1' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/C_2' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/C_3' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/C_4' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/C_5' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/C_6' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/C_7' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/C_8' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/C_9' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/C_10' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/C_11' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/C_12' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/C_13' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/C_14' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/C_15' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X1_0' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X1_1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X1_2' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X1_3' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X1_4' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X1_5' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X1_6' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X1_7' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X1_8' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X1_9' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X1_10' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X1_11' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X1_12' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X1_13' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X1_14' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X1_15' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X2_0' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X2_1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X2_2' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X2_3' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X2_4' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X2_5' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X2_6' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X2_7' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X2_8' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X2_9' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X2_10' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X2_11' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X2_12' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X2_13' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X2_14' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X2_15' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/D_0' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/D_1' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/D_2' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/D_3' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/D_4' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/D_5' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/D_6' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/D_7' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/D_8' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/D_9' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/D_10' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/D_11' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/D_12' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/D_13' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/D_14' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/D_15' to 'ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on function 'kp_502_7' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'dcmp_64ns_64ns_1_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ddiv_64ns_64ns_64_21_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_4_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dsqrt_64ns_64ns_64_17_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dsub_64ns_64ns_64_4_full_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kp_502_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.63 seconds; current allocated memory: 1.256 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 5 seconds. CPU system time: 0 seconds. Elapsed time: 4.907 seconds; current allocated memory: 1.256 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.196 seconds; current allocated memory: 1.256 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for kp_502_7.
INFO: [VLOG 209-307] Generating Verilog RTL for kp_502_7.
INFO: [HLS 200-789] **** Estimated Fmax: 73.58 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 20 seconds. CPU system time: 1 seconds. Elapsed time: 50.132 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 23 seconds. Total CPU system time: 2 seconds. Total elapsed time: 52.507 seconds; peak allocated memory: 1.256 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'clk' with a period of 14ns.
INFO: [SYN 201-201] Setting up clock 'clk' with an uncertainty of 1ns.
INFO: [HLS 200-1611] Setting target device to 'xc7a200t-sbv484-2'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7a200t-sbv484-2 
INFO: [HLS 200-1510] Running: create_clock -period 14 -name clk 
INFO: [HLS 200-1510] Running: set_clock_uncertainty 1 
INFO: [HLS 200-1510] Running: set_directive_pipeline kp_502_7/Loop 
INFO: [HLS 200-1510] Running: set_directive_top -name kp_502_7 kp_502_7 
INFO: [HLS 200-1510] Running: set_directive_unroll -factor 16 kp_502_7/Loop 
INFO: [HLS 200-1510] Running: set_directive_array_partition -dim 1 -factor 16 -type cyclic kp_502_7 D 
INFO: [HLS 200-1510] Running: set_directive_array_partition -dim 1 -factor 16 -type cyclic kp_502_7 X1 
INFO: [HLS 200-1510] Running: set_directive_array_partition -dim 1 -factor 16 -type cyclic kp_502_7 B 
INFO: [HLS 200-1510] Running: set_directive_array_partition -dim 1 -factor 16 -type cyclic kp_502_7 X2 
INFO: [HLS 200-1510] Running: set_directive_array_partition -dim 1 -factor 16 -type cyclic kp_502_7 A 
INFO: [HLS 200-1510] Running: set_directive_array_partition -dim 1 -factor 16 -type cyclic kp_502_7 C 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.017 seconds; current allocated memory: 1.255 GB.
INFO: [HLS 200-10] Analyzing design file './source/kp_502_7.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 26.052 seconds; current allocated memory: 1.255 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'hls::sqrt(double)' into 'kp_502_7(double*, double*, double*, double*, double*, double*)' (./source/kp_502_7.cpp:29:18)
INFO: [HLS 214-188] Unrolling loop 'Loop' (./source/kp_502_7.cpp:8:10) in function 'kp_502_7' partially with a factor of 16 (./source/kp_502_7.cpp:4:0)
INFO: [HLS 214-248] Applying array_partition to 'A': Cyclic partitioning with factor 16 on dimension 1. (./source/kp_502_7.cpp:4:0)
INFO: [HLS 214-248] Applying array_partition to 'B': Cyclic partitioning with factor 16 on dimension 1. (./source/kp_502_7.cpp:4:0)
INFO: [HLS 214-248] Applying array_partition to 'C': Cyclic partitioning with factor 16 on dimension 1. (./source/kp_502_7.cpp:4:0)
INFO: [HLS 214-248] Applying array_partition to 'X1': Cyclic partitioning with factor 16 on dimension 1. (./source/kp_502_7.cpp:4:0)
INFO: [HLS 214-248] Applying array_partition to 'X2': Cyclic partitioning with factor 16 on dimension 1. (./source/kp_502_7.cpp:4:0)
INFO: [HLS 214-248] Applying array_partition to 'D': Cyclic partitioning with factor 16 on dimension 1. (./source/kp_502_7.cpp:4:0)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 4.667 seconds; current allocated memory: 1.255 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.003 seconds; current allocated memory: 1.255 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.062 seconds; current allocated memory: 1.255 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.056 seconds; current allocated memory: 1.255 GB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.294 seconds; current allocated memory: 1.255 GB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.218 seconds; current allocated memory: 1.255 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'kp_502_7' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kp_502_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 59, loop 'Loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.74 seconds; current allocated memory: 1.255 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 2.502 seconds; current allocated memory: 1.255 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kp_502_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/A_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/A_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/A_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/A_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/A_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/A_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/A_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/A_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/A_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/A_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/A_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/A_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/A_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/A_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/A_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/A_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/B_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/B_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/B_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/B_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/B_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/B_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/B_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/B_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/B_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/B_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/B_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/B_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/B_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/B_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/B_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/B_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/C_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/C_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/C_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/C_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/C_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/C_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/C_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/C_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/C_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/C_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/C_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/C_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/C_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/C_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/C_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/C_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X1_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X1_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X1_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X1_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X1_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X1_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X1_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X1_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X1_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X1_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X1_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X1_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X1_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X1_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X1_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X1_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X2_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X2_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X2_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X2_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X2_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X2_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X2_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X2_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X2_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X2_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X2_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X2_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X2_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X2_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X2_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/X2_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/D_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/D_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/D_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/D_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/D_4' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/D_5' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/D_6' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/D_7' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/D_8' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/D_9' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/D_10' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/D_11' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/D_12' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/D_13' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/D_14' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'kp_502_7/D_15' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'kp_502_7' to 'ap_ctrl_hs'.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'kp_502_7' pipeline 'Loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'kp_502_7' is 117655 from HDL expression: (1'b0 == ap_block_pp0_stage0_11001)
INFO: [RTGEN 206-100] Generating core module 'dcmp_64ns_64ns_1_2_no_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ddiv_64ns_64ns_64_21_no_dsp_1': 48 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_4_max_dsp_1': 64 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dsqrt_64ns_64ns_64_17_no_dsp_1': 16 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dsub_64ns_64ns_64_4_full_dsp_1': 48 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kp_502_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 3.56 seconds; current allocated memory: 1.255 GB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 7 seconds. CPU system time: 0 seconds. Elapsed time: 7.801 seconds; current allocated memory: 1.255 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 5 seconds. CPU system time: 0 seconds. Elapsed time: 4.864 seconds; current allocated memory: 1.255 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for kp_502_7.
INFO: [VLOG 209-307] Generating Verilog RTL for kp_502_7.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 78.33 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 24 seconds. CPU system time: 1 seconds. Elapsed time: 53.862 seconds; current allocated memory: 0.000 MB.
INFO: [HLS 200-112] Total CPU user time: 27 seconds. Total CPU system time: 2 seconds. Total elapsed time: 56.289 seconds; peak allocated memory: 1.255 GB.
