//
// Generated by LLVM NVPTX Back-End
//

.version 8.4
.target sm_90a
.address_size 64

	// .globl	triton_poi_fused__native_batch_norm_legit_no_training_leaky_relu_25 // -- Begin function triton_poi_fused__native_batch_norm_legit_no_training_leaky_relu_25
.extern .shared .align 16 .b8 global_smem[];
.global .align 1 .b8 _$_str[11] = {95, 95, 67, 85, 68, 65, 95, 70, 84, 90};
.global .align 1 .b8 _$_str_$_2[17] = {95, 95, 67, 85, 68, 65, 95, 80, 82, 69, 67, 95, 83, 81, 82, 84};
                                        // @triton_poi_fused__native_batch_norm_legit_no_training_leaky_relu_25
.visible .entry triton_poi_fused__native_batch_norm_legit_no_training_leaky_relu_25(
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_leaky_relu_25_param_0,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_leaky_relu_25_param_1,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_leaky_relu_25_param_2,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_leaky_relu_25_param_3,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_leaky_relu_25_param_4,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_leaky_relu_25_param_5,
	.param .u32 triton_poi_fused__native_batch_norm_legit_no_training_leaky_relu_25_param_6,
	.param .u32 triton_poi_fused__native_batch_norm_legit_no_training_leaky_relu_25_param_7
)
.reqntid 128, 1, 1
{
	.reg .pred 	%p<14>;
	.reg .b32 	%r<64>;
	.reg .f32 	%f<27>;
	.reg .b64 	%rd<16>;
	.loc	1 19 0                          // ct2pyqzkgp5dhkrdpsz3s6iz6z53ucp347vqod667irirvpiv5v6.py:19:0
$L__func_begin0:
	.loc	1 19 0                          // ct2pyqzkgp5dhkrdpsz3s6iz6z53ucp347vqod667irirvpiv5v6.py:19:0

// %bb.0:                               // %__nv_sqrtf.exit
	ld.param.u64 	%rd7, [triton_poi_fused__native_batch_norm_legit_no_training_leaky_relu_25_param_0];
	ld.param.u64 	%rd8, [triton_poi_fused__native_batch_norm_legit_no_training_leaky_relu_25_param_1];
$L__tmp0:
	.loc	1 22 28                         // ct2pyqzkgp5dhkrdpsz3s6iz6z53ucp347vqod667irirvpiv5v6.py:22:28
	// begin inline asm
	mov.u32 %r1, %ctaid.y;
	// end inline asm
	.loc	1 22 33                         // ct2pyqzkgp5dhkrdpsz3s6iz6z53ucp347vqod667irirvpiv5v6.py:22:33
	shl.b32 	%r25, %r1, 4;
	ld.param.u64 	%rd9, [triton_poi_fused__native_batch_norm_legit_no_training_leaky_relu_25_param_2];
	ld.param.u64 	%rd10, [triton_poi_fused__native_batch_norm_legit_no_training_leaky_relu_25_param_3];
	.loc	1 23 44                         // ct2pyqzkgp5dhkrdpsz3s6iz6z53ucp347vqod667irirvpiv5v6.py:23:44
	mov.u32 	%r26, %tid.x;
	ld.param.u64 	%rd11, [triton_poi_fused__native_batch_norm_legit_no_training_leaky_relu_25_param_4];
	bfe.u32 	%r27, %r26, 3, 4;
	ld.param.u64 	%rd12, [triton_poi_fused__native_batch_norm_legit_no_training_leaky_relu_25_param_5];
	shl.b32 	%r28, %r26, 1;
	and.b32  	%r29, %r28, 14;
	.loc	1 23 23                         // ct2pyqzkgp5dhkrdpsz3s6iz6z53ucp347vqod667irirvpiv5v6.py:23:23
	or.b32  	%r30, %r25, %r27;
	.loc	1 24 21                         // ct2pyqzkgp5dhkrdpsz3s6iz6z53ucp347vqod667irirvpiv5v6.py:24:21
	setp.lt.s32 	%p9, %r30, 16;
	.loc	1 25 28                         // ct2pyqzkgp5dhkrdpsz3s6iz6z53ucp347vqod667irirvpiv5v6.py:25:28
	// begin inline asm
	mov.u32 %r2, %ctaid.x;
	// end inline asm
	.loc	1 25 33                         // ct2pyqzkgp5dhkrdpsz3s6iz6z53ucp347vqod667irirvpiv5v6.py:25:33
	shl.b32 	%r31, %r2, 4;
	.loc	1 26 23                         // ct2pyqzkgp5dhkrdpsz3s6iz6z53ucp347vqod667irirvpiv5v6.py:26:23
	or.b32  	%r32, %r31, %r29;
	.loc	1 27 21                         // ct2pyqzkgp5dhkrdpsz3s6iz6z53ucp347vqod667irirvpiv5v6.py:27:21
	setp.lt.s32 	%p2, %r32, 512;
	.loc	1 32 39                         // ct2pyqzkgp5dhkrdpsz3s6iz6z53ucp347vqod667irirvpiv5v6.py:32:39
	shl.b32 	%r33, %r30, 9;
	.loc	1 32 35                         // ct2pyqzkgp5dhkrdpsz3s6iz6z53ucp347vqod667irirvpiv5v6.py:32:35
	add.s32 	%r34, %r32, %r33;
	.loc	1 32 30                         // ct2pyqzkgp5dhkrdpsz3s6iz6z53ucp347vqod667irirvpiv5v6.py:32:30
	mul.wide.s32 	%rd13, %r34, 4;
	add.s64 	%rd1, %rd7, %rd13;
	.loc	1 32 52                         // ct2pyqzkgp5dhkrdpsz3s6iz6z53ucp347vqod667irirvpiv5v6.py:32:52
	and.pred  	%p1, %p9, %p2;
	.loc	1 32 44                         // ct2pyqzkgp5dhkrdpsz3s6iz6z53ucp347vqod667irirvpiv5v6.py:32:44
	// begin inline asm
	mov.u32 %r3, 0x0;
	mov.u32 %r4, 0x0;
	@%p1 ld.global.L1::evict_last.v2.b32 { %r3, %r4 }, [ %rd1 + 0 ];
	// end inline asm
	.loc	1 33 30                         // ct2pyqzkgp5dhkrdpsz3s6iz6z53ucp347vqod667irirvpiv5v6.py:33:30
	mul.wide.s32 	%rd14, %r32, 4;
	add.s64 	%rd2, %rd8, %rd14;
	.loc	1 33 35                         // ct2pyqzkgp5dhkrdpsz3s6iz6z53ucp347vqod667irirvpiv5v6.py:33:35
	// begin inline asm
	mov.u32 %r5, 0x0;
	mov.u32 %r6, 0x0;
	@%p2 ld.global.L1::evict_last.v2.b32 { %r5, %r6 }, [ %rd2 + 0 ];
	// end inline asm
	.loc	1 34 30                         // ct2pyqzkgp5dhkrdpsz3s6iz6z53ucp347vqod667irirvpiv5v6.py:34:30
	add.s64 	%rd3, %rd9, %rd14;
	.loc	1 34 35                         // ct2pyqzkgp5dhkrdpsz3s6iz6z53ucp347vqod667irirvpiv5v6.py:34:35
	// begin inline asm
	mov.u32 %r7, 0x0;
	mov.u32 %r8, 0x0;
	@%p2 ld.global.L1::evict_last.v2.b32 { %r7, %r8 }, [ %rd3 + 0 ];
	// end inline asm
	mov.b32 	%f1, %r7;
	mov.b32 	%f2, %r8;
	.loc	1 35 31                         // ct2pyqzkgp5dhkrdpsz3s6iz6z53ucp347vqod667irirvpiv5v6.py:35:31
	add.s64 	%rd4, %rd10, %rd14;
	.loc	1 35 36                         // ct2pyqzkgp5dhkrdpsz3s6iz6z53ucp347vqod667irirvpiv5v6.py:35:36
	// begin inline asm
	mov.u32 %r9, 0x0;
	mov.u32 %r10, 0x0;
	@%p2 ld.global.L1::evict_last.v2.b32 { %r9, %r10 }, [ %rd4 + 0 ];
	// end inline asm
	.loc	1 36 31                         // ct2pyqzkgp5dhkrdpsz3s6iz6z53ucp347vqod667irirvpiv5v6.py:36:31
	add.s64 	%rd5, %rd11, %rd14;
	.loc	1 36 36                         // ct2pyqzkgp5dhkrdpsz3s6iz6z53ucp347vqod667irirvpiv5v6.py:36:36
	// begin inline asm
	mov.u32 %r11, 0x0;
	mov.u32 %r12, 0x0;
	@%p2 ld.global.L1::evict_last.v2.b32 { %r11, %r12 }, [ %rd5 + 0 ];
	// end inline asm
	.loc	1 39 18                         // ct2pyqzkgp5dhkrdpsz3s6iz6z53ucp347vqod667irirvpiv5v6.py:39:18
	add.f32 	%f3, %f1, 0f3727C5AC;
	add.f32 	%f4, %f2, 0f3727C5AC;
	.loc	1 40 26                         // ct2pyqzkgp5dhkrdpsz3s6iz6z53ucp347vqod667irirvpiv5v6.py:40:26
	sqrt.approx.ftz.f32 	%f5, %f3;
	sqrt.approx.ftz.f32 	%f6, %f4;
	.loc	1 32 44                         // ct2pyqzkgp5dhkrdpsz3s6iz6z53ucp347vqod667irirvpiv5v6.py:32:44
	mov.b32 	%f7, %r4;
	.loc	1 33 35                         // ct2pyqzkgp5dhkrdpsz3s6iz6z53ucp347vqod667irirvpiv5v6.py:33:35
	mov.b32 	%f8, %r6;
	.loc	1 37 18                         // ct2pyqzkgp5dhkrdpsz3s6iz6z53ucp347vqod667irirvpiv5v6.py:37:18
	sub.f32 	%f9, %f7, %f8;
	.loc	1 32 44                         // ct2pyqzkgp5dhkrdpsz3s6iz6z53ucp347vqod667irirvpiv5v6.py:32:44
	mov.b32 	%f10, %r3;
	.loc	1 33 35                         // ct2pyqzkgp5dhkrdpsz3s6iz6z53ucp347vqod667irirvpiv5v6.py:33:35
	mov.b32 	%f11, %r5;
	.loc	1 37 18                         // ct2pyqzkgp5dhkrdpsz3s6iz6z53ucp347vqod667irirvpiv5v6.py:37:18
	sub.f32 	%f12, %f10, %f11;
	.loc	1 36 36                         // ct2pyqzkgp5dhkrdpsz3s6iz6z53ucp347vqod667irirvpiv5v6.py:36:36
	mov.b32 	%f13, %r12;
	mov.b32 	%f14, %r11;
	.loc	1 35 36                         // ct2pyqzkgp5dhkrdpsz3s6iz6z53ucp347vqod667irirvpiv5v6.py:35:36
	mov.b32 	%f15, %r10;
	mov.b32 	%f16, %r9;
	.loc	1 26 23                         // ct2pyqzkgp5dhkrdpsz3s6iz6z53ucp347vqod667irirvpiv5v6.py:26:23
	or.b32  	%r35, %r31, %r27;
	.loc	1 27 21                         // ct2pyqzkgp5dhkrdpsz3s6iz6z53ucp347vqod667irirvpiv5v6.py:27:21
	setp.lt.s32 	%p10, %r35, 512;
	.loc	1 23 23                         // ct2pyqzkgp5dhkrdpsz3s6iz6z53ucp347vqod667irirvpiv5v6.py:23:23
	or.b32  	%r36, %r25, %r29;
	.loc	1 24 21                         // ct2pyqzkgp5dhkrdpsz3s6iz6z53ucp347vqod667irirvpiv5v6.py:24:21
	setp.lt.s32 	%p11, %r36, 16;
	.loc	1 32 52                         // ct2pyqzkgp5dhkrdpsz3s6iz6z53ucp347vqod667irirvpiv5v6.py:32:52
	and.pred  	%p8, %p11, %p10;
	.loc	1 31 19                         // ct2pyqzkgp5dhkrdpsz3s6iz6z53ucp347vqod667irirvpiv5v6.py:31:19
	shr.s32 	%r38, %r36, 31;
	shr.u32 	%r39, %r38, 30;
	add.s32 	%r40, %r36, %r39;
	.loc	1 30 19                         // ct2pyqzkgp5dhkrdpsz3s6iz6z53ucp347vqod667irirvpiv5v6.py:30:19
	and.b32  	%r41, %r40, -4;
	sub.s32 	%r42, %r36, %r41;
	.loc	1 42 18                         // ct2pyqzkgp5dhkrdpsz3s6iz6z53ucp347vqod667irirvpiv5v6.py:42:18
	mov.b32 	%r15, %f5;
	mov.b32 	%r14, 1065353216;
	// begin inline asm
	div.full.f32 %r13, %r14, %r15;
	// end inline asm
	mov.b32 	%f17, %r13;
	mov.b32 	%r18, %f6;
	// begin inline asm
	div.full.f32 %r16, %r14, %r18;
	// end inline asm
	mov.b32 	%f18, %r16;
	.loc	1 45 19                         // ct2pyqzkgp5dhkrdpsz3s6iz6z53ucp347vqod667irirvpiv5v6.py:45:19
	mul.f32 	%f19, %f12, %f17;
	mul.f32 	%f20, %f9, %f18;
	.loc	1 47 20                         // ct2pyqzkgp5dhkrdpsz3s6iz6z53ucp347vqod667irirvpiv5v6.py:47:20
	fma.rn.f32 	%f21, %f19, %f16, %f14;
	fma.rn.f32 	%f22, %f20, %f15, %f13;
	.loc	1 49 20                         // ct2pyqzkgp5dhkrdpsz3s6iz6z53ucp347vqod667irirvpiv5v6.py:49:20
	setp.gt.f32 	%p12, %f21, 0f00000000;
	setp.gt.f32 	%p13, %f22, 0f00000000;
	.loc	1 51 20                         // ct2pyqzkgp5dhkrdpsz3s6iz6z53ucp347vqod667irirvpiv5v6.py:51:20
	mul.f32 	%f23, %f21, 0f3DCCCCCD;
	mul.f32 	%f24, %f22, 0f3DCCCCCD;
	.loc	1 52 35                         // ct2pyqzkgp5dhkrdpsz3s6iz6z53ucp347vqod667irirvpiv5v6.py:52:35
	selp.f32 	%f25, %f21, %f23, %p12;
	selp.f32 	%f26, %f22, %f24, %p13;
	.loc	1 53 32                         // ct2pyqzkgp5dhkrdpsz3s6iz6z53ucp347vqod667irirvpiv5v6.py:53:32
	shl.b32 	%r43, %r35, 2;
	.loc	1 53 30                         // ct2pyqzkgp5dhkrdpsz3s6iz6z53ucp347vqod667irirvpiv5v6.py:53:30
	add.s32 	%r44, %r43, %r42;
	.loc	1 53 42                         // ct2pyqzkgp5dhkrdpsz3s6iz6z53ucp347vqod667irirvpiv5v6.py:53:42
	shl.b32 	%r45, %r40, 9;
	and.b32  	%r46, %r45, -2048;
	.loc	1 53 37                         // ct2pyqzkgp5dhkrdpsz3s6iz6z53ucp347vqod667irirvpiv5v6.py:53:37
	add.s32 	%r47, %r44, %r46;
	.loc	1 53 25                         // ct2pyqzkgp5dhkrdpsz3s6iz6z53ucp347vqod667irirvpiv5v6.py:53:25
	mul.wide.s32 	%rd15, %r47, 4;
	add.s64 	%rd6, %rd12, %rd15;
	.loc	1 53 54                         // ct2pyqzkgp5dhkrdpsz3s6iz6z53ucp347vqod667irirvpiv5v6.py:53:54
	shl.b32 	%r48, %r26, 5;
	and.b32  	%r49, %r48, 224;
	or.b32  	%r50, %r49, %r27;
	shr.u32 	%r51, %r49, 1;
	mov.u32 	%r52, global_smem;
	add.s32 	%r53, %r52, %r51;
	shl.b32 	%r54, %r50, 2;
	add.s32 	%r19, %r53, %r54;
	mov.b32 	%r20, %f25;
	mov.pred 	%p6, -1;
	// begin inline asm
	@%p6 st.shared.b32 [ %r19 + 0 ], %r20;
	// end inline asm
	or.b32  	%r55, %r49, 16;
	shr.u32 	%r56, %r55, 1;
	add.s32 	%r57, %r52, %r56;
	add.s32 	%r58, %r57, %r54;
	add.s32 	%r21, %r58, 64;
	mov.b32 	%r22, %f26;
	// begin inline asm
	@%p6 st.shared.b32 [ %r21 + 0 ], %r22;
	// end inline asm
	bar.sync 	0;
	and.b32  	%r59, %r26, 120;
	add.s32 	%r60, %r52, %r59;
	shl.b32 	%r61, %r26, 3;
	and.b32  	%r62, %r61, 1016;
	add.s32 	%r63, %r60, %r62;
	ld.shared.v2.u32 	{%r23, %r24}, [%r63];
	// begin inline asm
	@%p8 st.global.v2.b32 [ %rd6 + 0 ], { %r23, %r24 };
	// end inline asm
	.loc	1 53 4                          // ct2pyqzkgp5dhkrdpsz3s6iz6z53ucp347vqod667irirvpiv5v6.py:53:4
	ret;
$L__tmp1:
$L__func_end0:
                                        // -- End function
}
	.file	1 "inductor_cache/t2/ct2pyqzkgp5dhkrdpsz3s6iz6z53ucp347vqod667irirvpiv5v6.py"
	.section	.debug_abbrev
	{
.b8 1                                   // Abbreviation Code
.b8 17                                  // DW_TAG_compile_unit
.b8 0                                   // DW_CHILDREN_no
.b8 37                                  // DW_AT_producer
.b8 8                                   // DW_FORM_string
.b8 19                                  // DW_AT_language
.b8 5                                   // DW_FORM_data2
.b8 3                                   // DW_AT_name
.b8 8                                   // DW_FORM_string
.b8 16                                  // DW_AT_stmt_list
.b8 6                                   // DW_FORM_data4
.b8 27                                  // DW_AT_comp_dir
.b8 8                                   // DW_FORM_string
.b8 0                                   // EOM(1)
.b8 0                                   // EOM(2)
.b8 0                                   // EOM(3)
	}
	.section	.debug_info
	{
.b32 95                                 // Length of Unit
.b8 2                                   // DWARF version number
.b8 0
.b32 .debug_abbrev                      // Offset Into Abbrev. Section
.b8 8                                   // Address Size (in bytes)
.b8 1                                   // Abbrev [1] 0xb:0x58 DW_TAG_compile_unit
.b8 116                                 // DW_AT_producer
.b8 114
.b8 105
.b8 116
.b8 111
.b8 110
.b8 0
.b8 2                                   // DW_AT_language
.b8 0
.b8 99                                  // DW_AT_name
.b8 116
.b8 50
.b8 112
.b8 121
.b8 113
.b8 122
.b8 107
.b8 103
.b8 112
.b8 53
.b8 100
.b8 104
.b8 107
.b8 114
.b8 100
.b8 112
.b8 115
.b8 122
.b8 51
.b8 115
.b8 54
.b8 105
.b8 122
.b8 54
.b8 122
.b8 53
.b8 51
.b8 117
.b8 99
.b8 112
.b8 51
.b8 52
.b8 55
.b8 118
.b8 113
.b8 111
.b8 100
.b8 54
.b8 54
.b8 55
.b8 105
.b8 114
.b8 105
.b8 114
.b8 118
.b8 112
.b8 105
.b8 118
.b8 53
.b8 118
.b8 54
.b8 46
.b8 112
.b8 121
.b8 0
.b32 .debug_line                        // DW_AT_stmt_list
.b8 105                                 // DW_AT_comp_dir
.b8 110
.b8 100
.b8 117
.b8 99
.b8 116
.b8 111
.b8 114
.b8 95
.b8 99
.b8 97
.b8 99
.b8 104
.b8 101
.b8 47
.b8 116
.b8 50
.b8 0
	}
	.section	.debug_macinfo	{	}
