===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 10.7144 seconds

  ----User Time----  ----Wall Time----  ----Name----
    4.9816 ( 39.1%)    4.9816 ( 46.5%)  FIR Parser
    3.6433 ( 28.6%)    2.4307 ( 22.7%)  'firrtl.circuit' Pipeline
    1.0174 (  8.0%)    0.5090 (  4.8%)    'firrtl.module' Pipeline
    1.0151 (  8.0%)    0.5081 (  4.7%)      CSE
    0.0011 (  0.0%)    0.0007 (  0.0%)        (A) DominanceInfo
    0.1121 (  0.9%)    0.1121 (  1.0%)    InferWidths
    0.3154 (  2.5%)    0.3154 (  2.9%)    LowerFIRRTLTypes
    1.3560 ( 10.7%)    0.6783 (  6.3%)    'firrtl.module' Pipeline
    0.4138 (  3.2%)    0.2089 (  1.9%)      ExpandWhens
    0.9381 (  7.4%)    0.4716 (  4.4%)      SimpleCanonicalizer
    0.7846 (  6.2%)    0.7846 (  7.3%)    IMConstProp
    0.0401 (  0.3%)    0.0401 (  0.4%)      (A) circt::firrtl::InstanceGraph
    0.0005 (  0.0%)    0.0005 (  0.0%)    BlackBoxReader
    0.0518 (  0.4%)    0.0260 (  0.2%)    'firrtl.module' Pipeline
    0.0488 (  0.4%)    0.0244 (  0.2%)      CheckWidths
    0.7553 (  5.9%)    0.7553 (  7.0%)  LowerFIRRTLToHW
    0.1446 (  1.1%)    0.1446 (  1.3%)  HWMemSimImpl
    1.3940 ( 10.9%)    0.6970 (  6.5%)  'hw.module' Pipeline
    0.0331 (  0.3%)    0.0166 (  0.2%)    HWCleanup
    0.5562 (  4.4%)    0.2881 (  2.7%)    CSE
    0.0012 (  0.0%)    0.0006 (  0.0%)      (A) DominanceInfo
    0.7975 (  6.3%)    0.4088 (  3.8%)    SimpleCanonicalizer
    0.2765 (  2.2%)    0.2765 (  2.6%)  HWLegalizeNames
    0.2139 (  1.7%)    0.1075 (  1.0%)  'hw.module' Pipeline
    0.2105 (  1.7%)    0.1058 (  1.0%)    PrettifyVerilog
    1.3101 ( 10.3%)    1.3101 ( 12.2%)  Output
    0.0062 (  0.0%)    0.0062 (  0.1%)  Rest
   12.7315 (100.0%)   10.7144 (100.0%)  Total

{
  totalTime: 10.786,
  maxMemory: 847773696
}
