data DESIGN build
data HPATH 'C:/Projects/Verilog/led_IGLOO/led_dac_adc_work/libero/Mayak_DAC_ADC/designer/build'
data CPATH 'C:/Projects/Verilog/led_IGLOO/led_dac_adc_work/libero/Mayak_DAC_ADC/constraint/io'
data IOCPATH 'C:/Projects/Verilog/led_IGLOO/led_dac_adc_work/libero/Mayak_DAC_ADC/constraint/io'
data FPCPATH 'C:/Projects/Verilog/led_IGLOO/led_dac_adc_work/libero/Mayak_DAC_ADC/constraint/fp'
data FAM IGLOO2
data DIE PA4MGL5000
data PACKAGE fg896
data IO_DEFT_STD LVCMOS25
data RESTRICTPROBEPINS 1
data HYDRA_EXPORT_DATA 1
data HYDRA_PRESERVE_DATA_FILES 1
data ENABLE_AUTO_VERCHK 2
data ALICUTIL_BD 42
data RECORD_QUALIFIED_PATHS 0
data VCCI_1.2_VOLTR COM
data VCCI_1.5_VOLTR COM
data VCCI_1.8_VOLTR COM
data VCCI_2.5_VOLTR COM
data VCCI_3.3_VOLTR COM
data AFL 'C:/Projects/Verilog/led_IGLOO/led_dac_adc_work/libero/Mayak_DAC_ADC/designer/build/build.afl'
data ADL 'C:/Projects/Verilog/led_IGLOO/led_dac_adc_work/libero/Mayak_DAC_ADC/designer/build/build.adl'
data LOC 'C:/Projects/Verilog/led_IGLOO/led_dac_adc_work/libero/Mayak_DAC_ADC/designer/build/build.loc'
data SEG 'C:/Projects/Verilog/led_IGLOO/led_dac_adc_work/libero/Mayak_DAC_ADC/designer/build/build.seg'

