Analysis & Synthesis report for MIPS_QuartusPrimeProject
Fri Nov 10 17:08:00 2017
Quartus Prime Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. User-Specified and Inferred Latches
 10. Registers Removed During Synthesis
 11. General Register Statistics
 12. Registers Packed Into Inferred Megafunctions
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Source assignments for registerBank32:Banco_Regis|altsyncram:registers_rtl_0|altsyncram_8vn1:auto_generated
 15. Source assignments for registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated
 16. Parameter Settings for User Entity Instance: registrador:PC
 17. Parameter Settings for User Entity Instance: mux5:muxRt_Rd
 18. Parameter Settings for User Entity Instance: mux32:muxAntesULA
 19. Parameter Settings for User Entity Instance: ULA:ALU|not32:Anot
 20. Parameter Settings for User Entity Instance: ULA:ALU|not32:Bnot
 21. Parameter Settings for User Entity Instance: ULA:ALU|mux32:muxA
 22. Parameter Settings for User Entity Instance: ULA:ALU|mux32:muxB
 23. Parameter Settings for User Entity Instance: ULA:ALU|and32:andop
 24. Parameter Settings for User Entity Instance: ULA:ALU|or32:orop
 25. Parameter Settings for User Entity Instance: ULA:ALU|overflow:overf
 26. Parameter Settings for User Entity Instance: ULA:ALU|mux32_4:opmux
 27. Parameter Settings for User Entity Instance: mux32:muxDepoisULA
 28. Parameter Settings for User Entity Instance: add32:add4toPC
 29. Parameter Settings for User Entity Instance: shifter2_32to32:shifter32to32
 30. Parameter Settings for User Entity Instance: add32:AddPC4andExtSin
 31. Parameter Settings for User Entity Instance: mux32:MuxBEQ
 32. Parameter Settings for User Entity Instance: mux32:MuxProxPC
 33. Parameter Settings for Inferred Entity Instance: registerBank32:Banco_Regis|altsyncram:registers_rtl_0
 34. Parameter Settings for Inferred Entity Instance: registerBank32:Banco_Regis|altsyncram:registers_rtl_1
 35. altsyncram Parameter Settings by Entity Instance
 36. Port Connectivity Checks: "add32:add4toPC"
 37. Port Connectivity Checks: "ULA:ALU|mux32_4:opmux"
 38. Port Connectivity Checks: "registrador:PC"
 39. Post-Synthesis Netlist Statistics for Top Partition
 40. Elapsed Time Per Partition
 41. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri Nov 10 17:08:00 2017       ;
; Quartus Prime Version              ; 17.0.0 Build 595 04/25/2017 SJ Lite Edition ;
; Revision Name                      ; MIPS_QuartusPrimeProject                    ;
; Top-level Entity Name              ; FluxoDeDados                                ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 1,837                                       ;
;     Total combinational functions  ; 813                                         ;
;     Dedicated logic registers      ; 1,024                                       ;
; Total registers                    ; 1024                                        ;
; Total pins                         ; 54                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 192                                         ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                              ;
+----------------------------------------------------------------------------+--------------------+--------------------------+
; Option                                                                     ; Setting            ; Default Value            ;
+----------------------------------------------------------------------------+--------------------+--------------------------+
; Device                                                                     ; EP4CE115F29C7      ;                          ;
; Top-level entity name                                                      ; FluxoDeDados       ; MIPS_QuartusPrimeProject ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V                ;
; Use smart compilation                                                      ; Off                ; Off                      ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                       ;
; Enable compact report table                                                ; Off                ; Off                      ;
; Restructure Multiplexers                                                   ; Auto               ; Auto                     ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                      ;
; Preserve fewer node names                                                  ; On                 ; On                       ;
; OpenCore Plus hardware evaluation                                          ; Enable             ; Enable                   ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001             ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993                ;
; State Machine Processing                                                   ; Auto               ; Auto                     ;
; Safe State Machine                                                         ; Off                ; Off                      ;
; Extract Verilog State Machines                                             ; On                 ; On                       ;
; Extract VHDL State Machines                                                ; On                 ; On                       ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                      ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000                     ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                      ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                       ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                       ;
; Parallel Synthesis                                                         ; On                 ; On                       ;
; DSP Block Balancing                                                        ; Auto               ; Auto                     ;
; NOT Gate Push-Back                                                         ; On                 ; On                       ;
; Power-Up Don't Care                                                        ; On                 ; On                       ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                      ;
; Remove Duplicate Registers                                                 ; On                 ; On                       ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                      ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                      ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                      ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                      ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                      ;
; Ignore SOFT Buffers                                                        ; On                 ; On                       ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                      ;
; Optimization Technique                                                     ; Balanced           ; Balanced                 ;
; Carry Chain Length                                                         ; 70                 ; 70                       ;
; Auto Carry Chains                                                          ; On                 ; On                       ;
; Auto Open-Drain Pins                                                       ; On                 ; On                       ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                      ;
; Auto ROM Replacement                                                       ; On                 ; On                       ;
; Auto RAM Replacement                                                       ; On                 ; On                       ;
; Auto DSP Block Replacement                                                 ; On                 ; On                       ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto                     ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto                     ;
; Auto Clock Enable Replacement                                              ; On                 ; On                       ;
; Strict RAM Replacement                                                     ; Off                ; Off                      ;
; Allow Synchronous Control Signals                                          ; On                 ; On                       ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                      ;
; Auto RAM Block Balancing                                                   ; On                 ; On                       ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                      ;
; Auto Resource Sharing                                                      ; Off                ; Off                      ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                      ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                      ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                      ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                       ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                      ;
; Timing-Driven Synthesis                                                    ; On                 ; On                       ;
; Report Parameter Settings                                                  ; On                 ; On                       ;
; Report Source Assignments                                                  ; On                 ; On                       ;
; Report Connectivity Checks                                                 ; On                 ; On                       ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                      ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                        ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation       ;
; HDL message level                                                          ; Level2             ; Level2                   ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                      ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000                     ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000                     ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                      ;
; Clock MUX Protection                                                       ; On                 ; On                       ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                      ;
; Block Design Naming                                                        ; Auto               ; Auto                     ;
; SDC constraint protection                                                  ; Off                ; Off                      ;
; Synthesis Effort                                                           ; Auto               ; Auto                     ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                       ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                      ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium                   ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto                     ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                       ;
+----------------------------------------------------------------------------+--------------------+--------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                 ;
+------------------------------------------------------------------+-----------------+-------------------------------------------------------+-------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                                 ; Used in Netlist ; File Type                                             ; File Name with Absolute Path                                                                    ; Library ;
+------------------------------------------------------------------+-----------------+-------------------------------------------------------+-------------------------------------------------------------------------------------------------+---------+
; registrador32.vhd                                                ; yes             ; User VHDL File                                        ; /home/parallels/Documents/MIPS/registrador32.vhd                                                ;         ;
; mux32.vhd                                                        ; yes             ; User VHDL File                                        ; /home/parallels/Documents/MIPS/mux32.vhd                                                        ;         ;
; mux5.vhd                                                         ; yes             ; User VHDL File                                        ; /home/parallels/Documents/MIPS/mux5.vhd                                                         ;         ;
; add32.vhd                                                        ; yes             ; User VHDL File                                        ; /home/parallels/Documents/MIPS/add32.vhd                                                        ;         ;
; ext16to32.vhd                                                    ; yes             ; User VHDL File                                        ; /home/parallels/Documents/MIPS/ext16to32.vhd                                                    ;         ;
; shifter2_32to32.vhd                                              ; yes             ; User VHDL File                                        ; /home/parallels/Documents/MIPS/shifter2_32to32.vhd                                              ;         ;
; shifter2_26to32.vhd                                              ; yes             ; User VHDL File                                        ; /home/parallels/Documents/MIPS/shifter2_26to32.vhd                                              ;         ;
; registerBank32.vhd                                               ; yes             ; User VHDL File                                        ; /home/parallels/Documents/MIPS/registerBank32.vhd                                               ;         ;
; nor32.vhd                                                        ; yes             ; User VHDL File                                        ; /home/parallels/Documents/MIPS/nor32.vhd                                                        ;         ;
; not32.vhd                                                        ; yes             ; User VHDL File                                        ; /home/parallels/Documents/MIPS/not32.vhd                                                        ;         ;
; and32.vhd                                                        ; yes             ; User VHDL File                                        ; /home/parallels/Documents/MIPS/and32.vhd                                                        ;         ;
; or32.vhd                                                         ; yes             ; User VHDL File                                        ; /home/parallels/Documents/MIPS/or32.vhd                                                         ;         ;
; mux32_4.vhd                                                      ; yes             ; User VHDL File                                        ; /home/parallels/Documents/MIPS/mux32_4.vhd                                                      ;         ;
; overflow.vhd                                                     ; yes             ; User VHDL File                                        ; /home/parallels/Documents/MIPS/overflow.vhd                                                     ;         ;
; ULA.vhd                                                          ; yes             ; User VHDL File                                        ; /home/parallels/Documents/MIPS/ULA.vhd                                                          ;         ;
; andoverf.vhd                                                     ; yes             ; User VHDL File                                        ; /home/parallels/Documents/MIPS/andoverf.vhd                                                     ;         ;
; ALUControl.vhd                                                   ; yes             ; User VHDL File                                        ; /home/parallels/Documents/MIPS/ALUControl.vhd                                                   ;         ;
; instructionMemory.vhd                                            ; yes             ; User VHDL File                                        ; /home/parallels/Documents/MIPS/instructionMemory.vhd                                            ;         ;
; dataMemory.vhd                                                   ; yes             ; User VHDL File                                        ; /home/parallels/Documents/MIPS/dataMemory.vhd                                                   ;         ;
; FluxoDeDados.vhd                                                 ; yes             ; User VHDL File                                        ; /home/parallels/Documents/MIPS/FluxoDeDados.vhd                                                 ;         ;
; altsyncram.tdf                                                   ; yes             ; Megafunction                                          ; /home/parallels/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altsyncram.tdf              ;         ;
; stratix_ram_block.inc                                            ; yes             ; Megafunction                                          ; /home/parallels/intelFPGA_lite/17.0/quartus/libraries/megafunctions/stratix_ram_block.inc       ;         ;
; lpm_mux.inc                                                      ; yes             ; Megafunction                                          ; /home/parallels/intelFPGA_lite/17.0/quartus/libraries/megafunctions/lpm_mux.inc                 ;         ;
; lpm_decode.inc                                                   ; yes             ; Megafunction                                          ; /home/parallels/intelFPGA_lite/17.0/quartus/libraries/megafunctions/lpm_decode.inc              ;         ;
; aglobal170.inc                                                   ; yes             ; Megafunction                                          ; /home/parallels/intelFPGA_lite/17.0/quartus/libraries/megafunctions/aglobal170.inc              ;         ;
; a_rdenreg.inc                                                    ; yes             ; Megafunction                                          ; /home/parallels/intelFPGA_lite/17.0/quartus/libraries/megafunctions/a_rdenreg.inc               ;         ;
; altrom.inc                                                       ; yes             ; Megafunction                                          ; /home/parallels/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altrom.inc                  ;         ;
; altram.inc                                                       ; yes             ; Megafunction                                          ; /home/parallels/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altram.inc                  ;         ;
; altdpram.inc                                                     ; yes             ; Megafunction                                          ; /home/parallels/intelFPGA_lite/17.0/quartus/libraries/megafunctions/altdpram.inc                ;         ;
; db/altsyncram_8vn1.tdf                                           ; yes             ; Auto-Generated Megafunction                           ; /home/parallels/Documents/MIPS/db/altsyncram_8vn1.tdf                                           ;         ;
; db/MIPS_QuartusPrimeProject.ram0_registerBank32_8f8435ff.hdl.mif ; yes             ; Auto-Generated Auto-Found Memory Initialization File  ; /home/parallels/Documents/MIPS/db/MIPS_QuartusPrimeProject.ram0_registerBank32_8f8435ff.hdl.mif ;         ;
+------------------------------------------------------------------+-----------------+-------------------------------------------------------+-------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 1,837     ;
;                                             ;           ;
; Total combinational functions               ; 813       ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 737       ;
;     -- 3 input functions                    ; 71        ;
;     -- <=2 input functions                  ; 5         ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 782       ;
;     -- arithmetic mode                      ; 31        ;
;                                             ;           ;
; Total registers                             ; 1024      ;
;     -- Dedicated logic registers            ; 1024      ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 54        ;
; Total memory bits                           ; 192       ;
;                                             ;           ;
; Embedded Multiplier 9-bit elements          ; 0         ;
;                                             ;           ;
; Maximum fan-out node                        ; CLK~input ;
; Maximum fan-out                             ; 1088      ;
; Total fan-out                               ; 6648      ;
; Average fan-out                             ; 3.31      ;
+---------------------------------------------+-----------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                        ;
+-------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------+-----------------+--------------+
; Compilation Hierarchy Node                ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                ; Entity Name     ; Library Name ;
+-------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------+-----------------+--------------+
; |FluxoDeDados                             ; 813 (1)             ; 1024 (0)                  ; 192         ; 0            ; 0       ; 0         ; 54   ; 0            ; |FluxoDeDados                                                                                      ; FluxoDeDados    ; work         ;
;    |ALUControl:UC_ULA|                    ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FluxoDeDados|ALUControl:UC_ULA                                                                    ; ALUControl      ; work         ;
;    |ULA:ALU|                              ; 64 (32)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FluxoDeDados|ULA:ALU                                                                              ; ULA             ; work         ;
;       |mux32:muxB|                        ; 32 (32)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FluxoDeDados|ULA:ALU|mux32:muxB                                                                   ; mux32           ; work         ;
;    |memory:Mem_dados|                     ; 678 (678)           ; 1024 (1024)               ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FluxoDeDados|memory:Mem_dados                                                                     ; memory          ; work         ;
;    |mux32:muxDepoisULA|                   ; 66 (66)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |FluxoDeDados|mux32:muxDepoisULA                                                                   ; mux32           ; work         ;
;    |registerBank32:Banco_Regis|           ; 0 (0)               ; 0 (0)                     ; 192         ; 0            ; 0       ; 0         ; 0    ; 0            ; |FluxoDeDados|registerBank32:Banco_Regis                                                           ; registerBank32  ; work         ;
;       |altsyncram:registers_rtl_0|        ; 0 (0)               ; 0 (0)                     ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |FluxoDeDados|registerBank32:Banco_Regis|altsyncram:registers_rtl_0                                ; altsyncram      ; work         ;
;          |altsyncram_8vn1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |FluxoDeDados|registerBank32:Banco_Regis|altsyncram:registers_rtl_0|altsyncram_8vn1:auto_generated ; altsyncram_8vn1 ; work         ;
;       |altsyncram:registers_rtl_1|        ; 0 (0)               ; 0 (0)                     ; 64          ; 0            ; 0       ; 0         ; 0    ; 0            ; |FluxoDeDados|registerBank32:Banco_Regis|altsyncram:registers_rtl_1                                ; altsyncram      ; work         ;
;          |altsyncram_8vn1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 64          ; 0            ; 0       ; 0         ; 0    ; 0            ; |FluxoDeDados|registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated ; altsyncram_8vn1 ; work         ;
+-------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------------+-----------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                ;
+-------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------------------------------------------------------------------+
; Name                                                                                            ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF                                                              ;
+-------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------------------------------------------------------------------+
; registerBank32:Banco_Regis|altsyncram:registers_rtl_0|altsyncram_8vn1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024 ; db/MIPS_QuartusPrimeProject.ram0_registerBank32_8f8435ff.hdl.mif ;
; registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 32           ; 32           ; 32           ; 32           ; 1024 ; db/MIPS_QuartusPrimeProject.ram0_registerBank32_8f8435ff.hdl.mif ;
+-------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                    ;
+----------------------------------------------------+--------------------------+------------------------+
; Latch Name                                         ; Latch Enable Signal      ; Free of Timing Hazards ;
+----------------------------------------------------+--------------------------+------------------------+
; ALUControl:UC_ULA|ULActrl[2]                       ; ALUControl:UC_ULA|Equal0 ; yes                    ;
; Number of user-specified and inferred latches = 1  ;                          ;                        ;
+----------------------------------------------------+--------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+-------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                            ;
+----------------------------------------+--------------------------------------+
; Register name                          ; Reason for Removal                   ;
+----------------------------------------+--------------------------------------+
; registrador:PC|DOUT[0..31]             ; Stuck at GND due to stuck port clear ;
; Total Number of Removed Registers = 32 ;                                      ;
+----------------------------------------+--------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1024  ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1024  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                       ;
+------------------------------------------------+--------------------------------------------+------+
; Register Name                                  ; Megafunction                               ; Type ;
+------------------------------------------------+--------------------------------------------+------+
; registerBank32:Banco_Regis|DadoLidoReg1[0..31] ; registerBank32:Banco_Regis|registers_rtl_0 ; RAM  ;
; registerBank32:Banco_Regis|DadoLidoReg2[0..31] ; registerBank32:Banco_Regis|registers_rtl_1 ; RAM  ;
+------------------------------------------------+--------------------------------------------+------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------+
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |FluxoDeDados|mux32:muxDepoisULA|X[16] ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |FluxoDeDados|ULA:ALU|mux32:muxB|X[15] ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Source assignments for registerBank32:Banco_Regis|altsyncram:registers_rtl_0|altsyncram_8vn1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------+
; Assignment                      ; Value              ; From ; To                                            ;
+---------------------------------+--------------------+------+-----------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                             ;
+---------------------------------+--------------------+------+-----------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Source assignments for registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------+
; Assignment                      ; Value              ; From ; To                                            ;
+---------------------------------+--------------------+------+-----------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                             ;
+---------------------------------+--------------------+------+-----------------------------------------------+


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: registrador:PC ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; larguradados   ; 32    ; Signed Integer                     ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux5:muxRt_Rd ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; larguradados   ; 5     ; Signed Integer                    ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux32:muxAntesULA ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; larguradados   ; 32    ; Signed Integer                        ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ULA:ALU|not32:Anot ;
+----------------+-------+----------------------------------------+
; Parameter Name ; Value ; Type                                   ;
+----------------+-------+----------------------------------------+
; larguradados   ; 32    ; Signed Integer                         ;
+----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ULA:ALU|not32:Bnot ;
+----------------+-------+----------------------------------------+
; Parameter Name ; Value ; Type                                   ;
+----------------+-------+----------------------------------------+
; larguradados   ; 32    ; Signed Integer                         ;
+----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ULA:ALU|mux32:muxA ;
+----------------+-------+----------------------------------------+
; Parameter Name ; Value ; Type                                   ;
+----------------+-------+----------------------------------------+
; larguradados   ; 32    ; Signed Integer                         ;
+----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ULA:ALU|mux32:muxB ;
+----------------+-------+----------------------------------------+
; Parameter Name ; Value ; Type                                   ;
+----------------+-------+----------------------------------------+
; larguradados   ; 32    ; Signed Integer                         ;
+----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ULA:ALU|and32:andop ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; larguradados   ; 32    ; Signed Integer                          ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ULA:ALU|or32:orop ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; larguradados   ; 32    ; Signed Integer                        ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ULA:ALU|overflow:overf ;
+----------------+-------+--------------------------------------------+
; Parameter Name ; Value ; Type                                       ;
+----------------+-------+--------------------------------------------+
; larguradados   ; 32    ; Signed Integer                             ;
+----------------+-------+--------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ULA:ALU|mux32_4:opmux ;
+----------------+-------+-------------------------------------------+
; Parameter Name ; Value ; Type                                      ;
+----------------+-------+-------------------------------------------+
; larguradados   ; 32    ; Signed Integer                            ;
+----------------+-------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux32:muxDepoisULA ;
+----------------+-------+----------------------------------------+
; Parameter Name ; Value ; Type                                   ;
+----------------+-------+----------------------------------------+
; larguradados   ; 32    ; Signed Integer                         ;
+----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------+
; Parameter Settings for User Entity Instance: add32:add4toPC ;
+----------------+-------+------------------------------------+
; Parameter Name ; Value ; Type                               ;
+----------------+-------+------------------------------------+
; larguradados   ; 32    ; Signed Integer                     ;
+----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: shifter2_32to32:shifter32to32 ;
+----------------+-------+---------------------------------------------------+
; Parameter Name ; Value ; Type                                              ;
+----------------+-------+---------------------------------------------------+
; larguradados   ; 32    ; Signed Integer                                    ;
+----------------+-------+---------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: add32:AddPC4andExtSin ;
+----------------+-------+-------------------------------------------+
; Parameter Name ; Value ; Type                                      ;
+----------------+-------+-------------------------------------------+
; larguradados   ; 32    ; Signed Integer                            ;
+----------------+-------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux32:MuxBEQ ;
+----------------+-------+----------------------------------+
; Parameter Name ; Value ; Type                             ;
+----------------+-------+----------------------------------+
; larguradados   ; 32    ; Signed Integer                   ;
+----------------+-------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: mux32:MuxProxPC ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; larguradados   ; 32    ; Signed Integer                      ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: registerBank32:Banco_Regis|altsyncram:registers_rtl_0                 ;
+------------------------------------+------------------------------------------------------------------+----------------+
; Parameter Name                     ; Value                                                            ; Type           ;
+------------------------------------+------------------------------------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                                                ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                                               ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                              ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                                               ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                              ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                                                ; Untyped        ;
; OPERATION_MODE                     ; DUAL_PORT                                                        ; Untyped        ;
; WIDTH_A                            ; 32                                                               ; Untyped        ;
; WIDTHAD_A                          ; 5                                                                ; Untyped        ;
; NUMWORDS_A                         ; 32                                                               ; Untyped        ;
; OUTDATA_REG_A                      ; UNREGISTERED                                                     ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                                                             ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                                                             ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                                                             ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                                                             ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                                                             ; Untyped        ;
; WIDTH_B                            ; 32                                                               ; Untyped        ;
; WIDTHAD_B                          ; 5                                                                ; Untyped        ;
; NUMWORDS_B                         ; 32                                                               ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1                                                           ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                                           ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                                                           ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK0                                                           ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                                                     ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                                                           ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                                                             ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                                                             ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                                                             ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                                                             ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                                                             ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                                                             ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                                                ; Untyped        ;
; WIDTH_BYTEENA_B                    ; 1                                                                ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                                                             ; Untyped        ;
; BYTE_SIZE                          ; 8                                                                ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                         ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                             ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                             ; Untyped        ;
; INIT_FILE                          ; db/MIPS_QuartusPrimeProject.ram0_registerBank32_8f8435ff.hdl.mif ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                                           ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                                                ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                                           ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                                           ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                                           ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                                           ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                                  ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                                  ; Untyped        ;
; ENABLE_ECC                         ; FALSE                                                            ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                            ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                                                ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone IV E                                                     ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_8vn1                                                  ; Untyped        ;
+------------------------------------+------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: registerBank32:Banco_Regis|altsyncram:registers_rtl_1                 ;
+------------------------------------+------------------------------------------------------------------+----------------+
; Parameter Name                     ; Value                                                            ; Type           ;
+------------------------------------+------------------------------------------------------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                                                                ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                                                               ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                                                              ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                                                               ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                                                              ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                                                                ; Untyped        ;
; OPERATION_MODE                     ; DUAL_PORT                                                        ; Untyped        ;
; WIDTH_A                            ; 32                                                               ; Untyped        ;
; WIDTHAD_A                          ; 5                                                                ; Untyped        ;
; NUMWORDS_A                         ; 32                                                               ; Untyped        ;
; OUTDATA_REG_A                      ; UNREGISTERED                                                     ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                                                             ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                                                             ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                                                             ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                                                             ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                                                             ; Untyped        ;
; WIDTH_B                            ; 32                                                               ; Untyped        ;
; WIDTHAD_B                          ; 5                                                                ; Untyped        ;
; NUMWORDS_B                         ; 32                                                               ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1                                                           ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                                                           ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1                                                           ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK0                                                           ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED                                                     ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1                                                           ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                                                             ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                                                             ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                                                             ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                                                             ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                                                             ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                                                             ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                                                                ; Untyped        ;
; WIDTH_BYTEENA_B                    ; 1                                                                ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                                                             ; Untyped        ;
; BYTE_SIZE                          ; 8                                                                ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                         ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ                                             ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ                                             ; Untyped        ;
; INIT_FILE                          ; db/MIPS_QuartusPrimeProject.ram0_registerBank32_8f8435ff.hdl.mif ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A                                                           ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                                                                ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                                                           ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                                                           ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                                                           ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                                                           ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN                                                  ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN                                                  ; Untyped        ;
; ENABLE_ECC                         ; FALSE                                                            ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                                                            ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                                                                ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone IV E                                                     ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_8vn1                                                  ; Untyped        ;
+------------------------------------+------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                  ;
+-------------------------------------------+-------------------------------------------------------+
; Name                                      ; Value                                                 ;
+-------------------------------------------+-------------------------------------------------------+
; Number of entity instances                ; 2                                                     ;
; Entity Instance                           ; registerBank32:Banco_Regis|altsyncram:registers_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                             ;
;     -- WIDTH_A                            ; 32                                                    ;
;     -- NUMWORDS_A                         ; 32                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                          ;
;     -- WIDTH_B                            ; 32                                                    ;
;     -- NUMWORDS_B                         ; 32                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                              ;
; Entity Instance                           ; registerBank32:Banco_Regis|altsyncram:registers_rtl_1 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                             ;
;     -- WIDTH_A                            ; 32                                                    ;
;     -- NUMWORDS_A                         ; 32                                                    ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                          ;
;     -- WIDTH_B                            ; 32                                                    ;
;     -- NUMWORDS_B                         ; 32                                                    ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                          ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                              ;
+-------------------------------------------+-------------------------------------------------------+


+--------------------------------------------+
; Port Connectivity Checks: "add32:add4toPC" ;
+----------+-------+----------+--------------+
; Port     ; Type  ; Severity ; Details      ;
+----------+-------+----------+--------------+
; b[31..3] ; Input ; Info     ; Stuck at GND ;
; b[1..0]  ; Input ; Info     ; Stuck at GND ;
; b[2]     ; Input ; Info     ; Stuck at VCC ;
+----------+-------+----------+--------------+


+---------------------------------------------------+
; Port Connectivity Checks: "ULA:ALU|mux32_4:opmux" ;
+----------+-------+----------+---------------------+
; Port     ; Type  ; Severity ; Details             ;
+----------+-------+----------+---------------------+
; d[31..1] ; Input ; Info     ; Stuck at GND        ;
+----------+-------+----------+---------------------+


+--------------------------------------------+
; Port Connectivity Checks: "registrador:PC" ;
+--------+-------+----------+----------------+
; Port   ; Type  ; Severity ; Details        ;
+--------+-------+----------+----------------+
; enable ; Input ; Info     ; Stuck at VCC   ;
; rst    ; Input ; Info     ; Stuck at VCC   ;
+--------+-------+----------+----------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 54                          ;
; cycloneiii_ff         ; 1024                        ;
;     ENA               ; 1024                        ;
; cycloneiii_lcell_comb ; 814                         ;
;     arith             ; 31                          ;
;         3 data inputs ; 31                          ;
;     normal            ; 783                         ;
;         0 data inputs ; 2                           ;
;         2 data inputs ; 4                           ;
;         3 data inputs ; 40                          ;
;         4 data inputs ; 737                         ;
; cycloneiii_ram_block  ; 64                          ;
;                       ;                             ;
; Max LUT depth         ; 8.50                        ;
; Average LUT depth     ; 5.73                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition
    Info: Processing started: Fri Nov 10 17:07:43 2017
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off MIPS_QuartusPrimeProject -c MIPS_QuartusPrimeProject
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file registrador32.vhd
    Info (12022): Found design unit 1: registrador-comportamento File: /home/parallels/Documents/MIPS/registrador32.vhd Line: 15
    Info (12023): Found entity 1: registrador File: /home/parallels/Documents/MIPS/registrador32.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file mux32.vhd
    Info (12022): Found design unit 1: mux32-Behavioral File: /home/parallels/Documents/MIPS/mux32.vhd Line: 14
    Info (12023): Found entity 1: mux32 File: /home/parallels/Documents/MIPS/mux32.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file mux5.vhd
    Info (12022): Found design unit 1: mux5-Behavioral File: /home/parallels/Documents/MIPS/mux5.vhd Line: 14
    Info (12023): Found entity 1: mux5 File: /home/parallels/Documents/MIPS/mux5.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file add32.vhd
    Info (12022): Found design unit 1: add32-Behavioral File: /home/parallels/Documents/MIPS/add32.vhd Line: 15
    Info (12023): Found entity 1: add32 File: /home/parallels/Documents/MIPS/add32.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file ext16to32.vhd
    Info (12022): Found design unit 1: ext16to32-Behavioral File: /home/parallels/Documents/MIPS/ext16to32.vhd Line: 10
    Info (12023): Found entity 1: ext16to32 File: /home/parallels/Documents/MIPS/ext16to32.vhd Line: 5
Warning (12018): Entity "and2" will be ignored because it conflicts with Quartus Prime primitive name File: /home/parallels/Documents/MIPS/and2.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file and2.vhd
    Info (12022): Found design unit 1: and2-Behavioral File: /home/parallels/Documents/MIPS/and2.vhd Line: 11
Info (12021): Found 2 design units, including 1 entities, in source file shifter2_32to32.vhd
    Info (12022): Found design unit 1: shifter2_32to32-bhv File: /home/parallels/Documents/MIPS/shifter2_32to32.vhd Line: 13
    Info (12023): Found entity 1: shifter2_32to32 File: /home/parallels/Documents/MIPS/shifter2_32to32.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file shifter2_26to32.vhd
    Info (12022): Found design unit 1: shifter2_26to32-bhv File: /home/parallels/Documents/MIPS/shifter2_26to32.vhd Line: 11
    Info (12023): Found entity 1: shifter2_26to32 File: /home/parallels/Documents/MIPS/shifter2_26to32.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file registerBank32.vhd
    Info (12022): Found design unit 1: registerBank32-behavioral File: /home/parallels/Documents/MIPS/registerBank32.vhd Line: 19
    Info (12023): Found entity 1: registerBank32 File: /home/parallels/Documents/MIPS/registerBank32.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file nor32.vhd
    Info (12022): Found design unit 1: nor32-behavior File: /home/parallels/Documents/MIPS/nor32.vhd Line: 10
    Info (12023): Found entity 1: nor32 File: /home/parallels/Documents/MIPS/nor32.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file not32.vhd
    Info (12022): Found design unit 1: not32-Behavioral File: /home/parallels/Documents/MIPS/not32.vhd Line: 13
    Info (12023): Found entity 1: not32 File: /home/parallels/Documents/MIPS/not32.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file and32.vhd
    Info (12022): Found design unit 1: and32-Behavioral File: /home/parallels/Documents/MIPS/and32.vhd Line: 13
    Info (12023): Found entity 1: and32 File: /home/parallels/Documents/MIPS/and32.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file or32.vhd
    Info (12022): Found design unit 1: or32-Behavioral File: /home/parallels/Documents/MIPS/or32.vhd Line: 13
    Info (12023): Found entity 1: or32 File: /home/parallels/Documents/MIPS/or32.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file mux32_4.vhd
    Info (12022): Found design unit 1: mux32_4-Behavioral File: /home/parallels/Documents/MIPS/mux32_4.vhd Line: 16
    Info (12023): Found entity 1: mux32_4 File: /home/parallels/Documents/MIPS/mux32_4.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file overflow.vhd
    Info (12022): Found design unit 1: overflow-Behavioral File: /home/parallels/Documents/MIPS/overflow.vhd Line: 14
    Info (12023): Found entity 1: overflow File: /home/parallels/Documents/MIPS/overflow.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file ULA.vhd
    Info (12022): Found design unit 1: ULA-comportamento File: /home/parallels/Documents/MIPS/ULA.vhd Line: 17
    Info (12023): Found entity 1: ULA File: /home/parallels/Documents/MIPS/ULA.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file andoverf.vhd
    Info (12022): Found design unit 1: andoverf-Behavioral File: /home/parallels/Documents/MIPS/andoverf.vhd Line: 12
    Info (12023): Found entity 1: andoverf File: /home/parallels/Documents/MIPS/andoverf.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file ALUControl.vhd
    Info (12022): Found design unit 1: ALUControl-bhv File: /home/parallels/Documents/MIPS/ALUControl.vhd Line: 10
    Info (12023): Found entity 1: ALUControl File: /home/parallels/Documents/MIPS/ALUControl.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file instructionMemory.vhd
    Info (12022): Found design unit 1: InstructionMemory-Behavioral File: /home/parallels/Documents/MIPS/instructionMemory.vhd Line: 11
    Info (12023): Found entity 1: InstructionMemory File: /home/parallels/Documents/MIPS/instructionMemory.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file dataMemory.vhd
    Info (12022): Found design unit 1: memory-behavioral File: /home/parallels/Documents/MIPS/dataMemory.vhd Line: 14
    Info (12023): Found entity 1: memory File: /home/parallels/Documents/MIPS/dataMemory.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file FluxoDeDados.vhd
    Info (12022): Found design unit 1: FluxoDeDados-fluxo File: /home/parallels/Documents/MIPS/FluxoDeDados.vhd Line: 22
    Info (12023): Found entity 1: FluxoDeDados File: /home/parallels/Documents/MIPS/FluxoDeDados.vhd Line: 5
Info (12127): Elaborating entity "FluxoDeDados" for the top level hierarchy
Info (12128): Elaborating entity "registrador" for hierarchy "registrador:PC" File: /home/parallels/Documents/MIPS/FluxoDeDados.vhd Line: 30
Info (12128): Elaborating entity "InstructionMemory" for hierarchy "InstructionMemory:Mem_Inst" File: /home/parallels/Documents/MIPS/FluxoDeDados.vhd Line: 33
Info (12128): Elaborating entity "mux5" for hierarchy "mux5:muxRt_Rd" File: /home/parallels/Documents/MIPS/FluxoDeDados.vhd Line: 36
Info (12128): Elaborating entity "registerBank32" for hierarchy "registerBank32:Banco_Regis" File: /home/parallels/Documents/MIPS/FluxoDeDados.vhd Line: 39
Info (12128): Elaborating entity "ext16to32" for hierarchy "ext16to32:Esten_Sinal" File: /home/parallels/Documents/MIPS/FluxoDeDados.vhd Line: 55
Info (12128): Elaborating entity "mux32" for hierarchy "mux32:muxAntesULA" File: /home/parallels/Documents/MIPS/FluxoDeDados.vhd Line: 58
Info (12128): Elaborating entity "ALUControl" for hierarchy "ALUControl:UC_ULA" File: /home/parallels/Documents/MIPS/FluxoDeDados.vhd Line: 62
Warning (10631): VHDL Process Statement warning at ALUControl.vhd(12): inferring latch(es) for signal or variable "ULActrl", which holds its previous value in one or more paths through the process File: /home/parallels/Documents/MIPS/ALUControl.vhd Line: 12
Info (10041): Inferred latch for "ULActrl[0]" at ALUControl.vhd(12) File: /home/parallels/Documents/MIPS/ALUControl.vhd Line: 12
Info (10041): Inferred latch for "ULActrl[1]" at ALUControl.vhd(12) File: /home/parallels/Documents/MIPS/ALUControl.vhd Line: 12
Info (10041): Inferred latch for "ULActrl[2]" at ALUControl.vhd(12) File: /home/parallels/Documents/MIPS/ALUControl.vhd Line: 12
Info (10041): Inferred latch for "ULActrl[3]" at ALUControl.vhd(12) File: /home/parallels/Documents/MIPS/ALUControl.vhd Line: 12
Info (12128): Elaborating entity "ULA" for hierarchy "ULA:ALU" File: /home/parallels/Documents/MIPS/FluxoDeDados.vhd Line: 65
Info (12128): Elaborating entity "not32" for hierarchy "ULA:ALU|not32:Anot" File: /home/parallels/Documents/MIPS/ULA.vhd Line: 21
Info (12128): Elaborating entity "and32" for hierarchy "ULA:ALU|and32:andop" File: /home/parallels/Documents/MIPS/ULA.vhd Line: 33
Info (12128): Elaborating entity "or32" for hierarchy "ULA:ALU|or32:orop" File: /home/parallels/Documents/MIPS/ULA.vhd Line: 36
Info (12128): Elaborating entity "overflow" for hierarchy "ULA:ALU|overflow:overf" File: /home/parallels/Documents/MIPS/ULA.vhd Line: 41
Info (12128): Elaborating entity "andoverf" for hierarchy "ULA:ALU|overflow:overf|andoverf:and3_1" File: /home/parallels/Documents/MIPS/overflow.vhd Line: 17
Warning (10492): VHDL Process Statement warning at andoverf.vhd(16): signal "C" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: /home/parallels/Documents/MIPS/andoverf.vhd Line: 16
Info (12128): Elaborating entity "mux32_4" for hierarchy "ULA:ALU|mux32_4:opmux" File: /home/parallels/Documents/MIPS/ULA.vhd Line: 53
Info (12128): Elaborating entity "nor32" for hierarchy "ULA:ALU|nor32:norZero" File: /home/parallels/Documents/MIPS/ULA.vhd Line: 58
Warning (10620): VHDL warning at nor32.vhd(15): comparison between unequal length operands always returns FALSE File: /home/parallels/Documents/MIPS/nor32.vhd Line: 15
Info (12128): Elaborating entity "memory" for hierarchy "memory:Mem_dados" File: /home/parallels/Documents/MIPS/FluxoDeDados.vhd Line: 68
Info (12128): Elaborating entity "add32" for hierarchy "add32:add4toPC" File: /home/parallels/Documents/MIPS/FluxoDeDados.vhd Line: 83
Info (12128): Elaborating entity "shifter2_26to32" for hierarchy "shifter2_26to32:shifter26to32" File: /home/parallels/Documents/MIPS/FluxoDeDados.vhd Line: 86
Info (12128): Elaborating entity "shifter2_32to32" for hierarchy "shifter2_32to32:shifter32to32" File: /home/parallels/Documents/MIPS/FluxoDeDados.vhd Line: 92
Info (276014): Found 2 instances of uninferred RAM logic
    Info (276004): RAM logic "InstructionMemory:Mem_Inst|MemoriaDeInstrucao" is uninferred due to inappropriate RAM size File: /home/parallels/Documents/MIPS/instructionMemory.vhd Line: 13
    Info (276007): RAM logic "memory:Mem_dados|Memoria" is uninferred due to asynchronous read logic File: /home/parallels/Documents/MIPS/dataMemory.vhd Line: 18
Info (19000): Inferred 2 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "registerBank32:Banco_Regis|registers_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 5
        Info (286033): Parameter NUMWORDS_A set to 32
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 5
        Info (286033): Parameter NUMWORDS_B set to 32
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/MIPS_QuartusPrimeProject.ram0_registerBank32_8f8435ff.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "registerBank32:Banco_Regis|registers_rtl_1" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 32
        Info (286033): Parameter WIDTHAD_A set to 5
        Info (286033): Parameter NUMWORDS_A set to 32
        Info (286033): Parameter WIDTH_B set to 32
        Info (286033): Parameter WIDTHAD_B set to 5
        Info (286033): Parameter NUMWORDS_B set to 32
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter INIT_FILE set to db/MIPS_QuartusPrimeProject.ram0_registerBank32_8f8435ff.hdl.mif
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
Info (12130): Elaborated megafunction instantiation "registerBank32:Banco_Regis|altsyncram:registers_rtl_0"
Info (12133): Instantiated megafunction "registerBank32:Banco_Regis|altsyncram:registers_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "5"
    Info (12134): Parameter "NUMWORDS_A" = "32"
    Info (12134): Parameter "WIDTH_B" = "32"
    Info (12134): Parameter "WIDTHAD_B" = "5"
    Info (12134): Parameter "NUMWORDS_B" = "32"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/MIPS_QuartusPrimeProject.ram0_registerBank32_8f8435ff.hdl.mif"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_8vn1.tdf
    Info (12023): Found entity 1: altsyncram_8vn1 File: /home/parallels/Documents/MIPS/db/altsyncram_8vn1.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "registerBank32:Banco_Regis|altsyncram:registers_rtl_1"
Info (12133): Instantiated megafunction "registerBank32:Banco_Regis|altsyncram:registers_rtl_1" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "32"
    Info (12134): Parameter "WIDTHAD_A" = "5"
    Info (12134): Parameter "NUMWORDS_A" = "32"
    Info (12134): Parameter "WIDTH_B" = "32"
    Info (12134): Parameter "WIDTHAD_B" = "5"
    Info (12134): Parameter "NUMWORDS_B" = "32"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "INIT_FILE" = "db/MIPS_QuartusPrimeProject.ram0_registerBank32_8f8435ff.hdl.mif"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Warning (13012): Latch ALUControl:UC_ULA|ULActrl[2] has unsafe behavior File: /home/parallels/Documents/MIPS/ALUControl.vhd Line: 12
    Warning (13013): Ports ENA and PRE on the latch are fed by the same signal ULAOPer[0] File: /home/parallels/Documents/MIPS/FluxoDeDados.vhd Line: 12
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "OpCode[0]" is stuck at GND File: /home/parallels/Documents/MIPS/FluxoDeDados.vhd Line: 17
    Warning (13410): Pin "OpCode[1]" is stuck at GND File: /home/parallels/Documents/MIPS/FluxoDeDados.vhd Line: 17
    Warning (13410): Pin "OpCode[2]" is stuck at GND File: /home/parallels/Documents/MIPS/FluxoDeDados.vhd Line: 17
    Warning (13410): Pin "OpCode[3]" is stuck at GND File: /home/parallels/Documents/MIPS/FluxoDeDados.vhd Line: 17
    Warning (13410): Pin "OpCode[4]" is stuck at GND File: /home/parallels/Documents/MIPS/FluxoDeDados.vhd Line: 17
    Warning (13410): Pin "OpCode[5]" is stuck at GND File: /home/parallels/Documents/MIPS/FluxoDeDados.vhd Line: 17
    Warning (13410): Pin "Address3[1]" is stuck at VCC File: /home/parallels/Documents/MIPS/FluxoDeDados.vhd Line: 19
    Warning (13410): Pin "Address3[2]" is stuck at GND File: /home/parallels/Documents/MIPS/FluxoDeDados.vhd Line: 19
    Warning (13410): Pin "Address3[3]" is stuck at VCC File: /home/parallels/Documents/MIPS/FluxoDeDados.vhd Line: 19
    Warning (13410): Pin "Address3[4]" is stuck at GND File: /home/parallels/Documents/MIPS/FluxoDeDados.vhd Line: 19
Info (286030): Timing-Driven Synthesis is running
Info (17036): Removed 3 MSB VCC or GND address nodes from RAM block "registerBank32:Banco_Regis|altsyncram:registers_rtl_0|altsyncram_8vn1:auto_generated|ALTSYNCRAM" File: /home/parallels/Documents/MIPS/db/altsyncram_8vn1.tdf Line: 128
Info (17036): Removed 4 MSB VCC or GND address nodes from RAM block "registerBank32:Banco_Regis|altsyncram:registers_rtl_1|altsyncram_8vn1:auto_generated|ALTSYNCRAM" File: /home/parallels/Documents/MIPS/db/altsyncram_8vn1.tdf Line: 128
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 2 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "mux_PC" File: /home/parallels/Documents/MIPS/FluxoDeDados.vhd Line: 8
    Warning (15610): No output dependent on input pin "BEQ" File: /home/parallels/Documents/MIPS/FluxoDeDados.vhd Line: 14
Info (21057): Implemented 1955 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 11 input pins
    Info (21059): Implemented 43 output pins
    Info (21061): Implemented 1837 logic cells
    Info (21064): Implemented 64 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 21 warnings
    Info: Peak virtual memory: 1013 megabytes
    Info: Processing ended: Fri Nov 10 17:08:00 2017
    Info: Elapsed time: 00:00:17
    Info: Total CPU time (on all processors): 00:00:25


