#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Sat Aug 04 10:02:52 2018
# Process ID: 5216
# Log file: H:/UserFiles/Desktop/OV7670_1/OV7670_1/OV7670_1.runs/impl_1/ov7670_vga.vdi
# Journal file: H:/UserFiles/Desktop/OV7670_1/OV7670_1/OV7670_1.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source ov7670_vga.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'H:/UserFiles/Desktop/OV7670_1/OV7670_1/OV7670_1.runs/clk_wiz_0_synth_1/clk_wiz_0.dcp' for cell 'clk_wiz_0'
INFO: [Project 1-454] Reading design checkpoint 'H:/UserFiles/Desktop/OV7670_1/OV7670_1/OV7670_1.runs/ila_0_synth_1/ila_0.dcp' for cell 'your_instance_name'
INFO: [Project 1-454] Reading design checkpoint 'H:/UserFiles/Desktop/OV7670_1/OV7670_1/OV7670_1.runs/blk_mem_gen_0_synth_1/blk_mem_gen_0.dcp' for cell 'DATA_processing/your_instance_name'
INFO: [Netlist 29-17] Analyzing 1263 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.2
INFO: [Device 21-403] Loading part xc7a200tsbg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [h:/UserFiles/Desktop/OV7670_1/OV7670_1/OV7670_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_wiz_0/inst'
Finished Parsing XDC File [h:/UserFiles/Desktop/OV7670_1/OV7670_1/OV7670_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'clk_wiz_0/inst'
Parsing XDC File [h:/UserFiles/Desktop/OV7670_1/OV7670_1/OV7670_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_wiz_0/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [h:/UserFiles/Desktop/OV7670_1/OV7670_1/OV7670_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:56]
INFO: [Timing 38-2] Deriving generated clocks [h:/UserFiles/Desktop/OV7670_1/OV7670_1/OV7670_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:56]
get_clocks: Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1090.539 ; gain = 525.469
Finished Parsing XDC File [h:/UserFiles/Desktop/OV7670_1/OV7670_1/OV7670_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'clk_wiz_0/inst'
Parsing XDC File [h:/UserFiles/Desktop/OV7670_1/OV7670_1/OV7670_1.srcs/sources_1/ip/ila_0/ila_v5_1/constraints/ila.xdc] for cell 'your_instance_name'
Finished Parsing XDC File [h:/UserFiles/Desktop/OV7670_1/OV7670_1/OV7670_1.srcs/sources_1/ip/ila_0/ila_v5_1/constraints/ila.xdc] for cell 'your_instance_name'
Parsing XDC File [H:/UserFiles/Desktop/OV7670_1/OV7670_1/OV7670_1.srcs/constrs_1/new/ov7670_1.xdc]
WARNING: [Vivado 12-507] No nets matched 'camera_pclk_IBUF'. [H:/UserFiles/Desktop/OV7670_1/OV7670_1/OV7670_1.srcs/constrs_1/new/ov7670_1.xdc:22]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [H:/UserFiles/Desktop/OV7670_1/OV7670_1/OV7670_1.srcs/constrs_1/new/ov7670_1.xdc:22]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [H:/UserFiles/Desktop/OV7670_1/OV7670_1/OV7670_1.srcs/constrs_1/new/ov7670_1.xdc]
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'H:/UserFiles/Desktop/OV7670_1/OV7670_1/OV7670_1.runs/clk_wiz_0_synth_1/clk_wiz_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'H:/UserFiles/Desktop/OV7670_1/OV7670_1/OV7670_1.runs/ila_0_synth_1/ila_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'H:/UserFiles/Desktop/OV7670_1/OV7670_1/OV7670_1.runs/blk_mem_gen_0_synth_1/blk_mem_gen_0.dcp'
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 744 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 712 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 32 instances

link_design: Time (s): cpu = 00:00:46 ; elapsed = 00:00:46 . Memory (MB): peak = 1132.441 ; gain = 914.809
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a200t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.280 . Memory (MB): peak = 1132.441 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'h:/UserFiles/Desktop/OV7670_1/OV7670_1/OV7670_1.cache/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Professional_programfiles/VIVADO/Vivado/2015.2/data/ip'.
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:1.1 for cell dbg_hub_CV.
