library ieee;
use ieee.std_logic_1164, ieee.std_logic_unsigned;


entity IR is generic(
		wideinst : natural := 26; -- Tama単o del bus de instruccion
		tr : natural := 4;  		  -- Tama単o rs y rt
		tc :  natural := 14		  -- Tama単o constante
		top : natural := );       -- Tama単o opcode
port(
	instruccion : in std_logic_vector(wideinst-1 downto 0);
	rs,rt : out std_logic_vector(tr-1 downto 0);
	const : out std_logic_vector(tc-1 downto 0);
	opcode : out std_logic_vector(top-1 downto 0)
);

architecture IR_arc of IR is
begin
	opcode <= instruccion(25 downto 22);
	rs <= instruccion(21 downto 18);
	rt <= instruccion(17 downto 14);
	const <= instruccion (13 downto 0);
end architecture;