// Seed: 520542395
module module_0 (
    input uwire id_0,
    input wand  id_1
);
  wire id_3;
  wor  id_4 = 1;
endmodule
module module_1 (
    input wire id_0,
    output uwire id_1,
    input wor id_2,
    input tri id_3,
    output wand id_4,
    input tri0 id_5,
    output wand id_6,
    input tri1 id_7,
    input uwire id_8,
    output logic id_9,
    input tri0 id_10,
    input tri id_11,
    input wor id_12,
    input supply1 id_13,
    input uwire id_14
);
  assign id_4 = id_8;
  module_0(
      id_8, id_11
  );
  final begin
    id_9 <= id_7 ==? 1;
  end
endmodule
