// Seed: 1253304807
module module_0 (
    input wor id_0,
    input wor id_1,
    input wire id_2,
    input tri1 id_3,
    input tri0 id_4,
    output supply1 id_5,
    input wand id_6,
    input tri1 id_7,
    input tri0 id_8,
    output tri id_9,
    input wand id_10,
    output wand id_11,
    input uwire id_12,
    input tri0 id_13,
    input supply1 id_14,
    input wand id_15,
    input wand id_16,
    output supply0 id_17
);
  logic [-1 : 1] id_19 = -1;
  assign module_1.id_6 = 0;
endmodule
module module_1 (
    output uwire id_0,
    output wand id_1,
    output supply0 id_2,
    input supply0 id_3,
    input wire id_4,
    output tri0 id_5,
    input tri id_6,
    output wand id_7,
    output tri1 id_8,
    output tri id_9,
    output wor id_10,
    input tri1 id_11,
    output supply1 id_12
);
  wire id_14;
  ;
  assign id_14 = (id_4);
  module_0 modCall_1 (
      id_3,
      id_4,
      id_6,
      id_11,
      id_3,
      id_9,
      id_6,
      id_4,
      id_4,
      id_2,
      id_11,
      id_2,
      id_4,
      id_3,
      id_11,
      id_4,
      id_6,
      id_1
  );
endmodule
