#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sun Dec 15 13:12:22 2019
# Process ID: 9848
# Current directory: C:/Users/An-ck/Desktop/xadc_with_bram_with_one_addr
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7004 C:\Users\An-ck\Desktop\xadc_with_bram_with_one_addr\adc.xpr
# Log file: C:/Users/An-ck/Desktop/xadc_with_bram_with_one_addr/vivado.log
# Journal file: C:/Users/An-ck/Desktop/xadc_with_bram_with_one_addr\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/An-ck/Desktop/xadc_with_bram_with_one_addr/adc.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:21 ; elapsed = 00:00:09 . Memory (MB): peak = 798.379 ; gain = 127.801
launch_sdk -workspace C:/Users/An-ck/Desktop/xadc_with_bram_with_one_addr/adc.sdk -hwspec C:/Users/An-ck/Desktop/xadc_with_bram_with_one_addr/adc.sdk/xadc_pl2ps_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/An-ck/Desktop/xadc_with_bram_with_one_addr/adc.sdk -hwspec C:/Users/An-ck/Desktop/xadc_with_bram_with_one_addr/adc.sdk/xadc_pl2ps_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
update_compile_order -fileset sources_1
open_bd_design {C:/Users/An-ck/Desktop/xadc_with_bram_with_one_addr/adc.srcs/sources_1/bd/xadc_pl2ps/xadc_pl2ps.bd}
Adding component instance block -- xilinx.com:ip:axi_bram_ctrl:4.1 - axi_bram_ctrl_0
Adding component instance block -- xilinx.com:ip:xadc_wiz:3.3 - xadc_wiz_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - constant_High
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.4 - blk_mem_gen_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - constant_Low
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - constant3x0_Low
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - constant31x0_Low1
Adding component instance block -- xilinx.com:module_ref:PS_info_3_bits:1.0 - PS_info_3_bits_0
Adding component instance block -- xilinx.com:module_ref:OR_bit:1.0 - OR_bit_0
Adding component instance block -- xilinx.com:module_ref:comparator_N_bit:1.0 - comparator_N_bit_0
Adding component instance block -- xilinx.com:module_ref:counter_N_bit:1.0 - counter_N_bit_0
Adding component instance block -- xilinx.com:module_ref:comparator_N_bit:1.0 - comparator_N_bit_1
WARNING: [BD 41-1731] Type mismatch between connected pins: /PWM_mod/OR_bit_0/OutBit(undef) and /PWM_mod/counter_N_bit_0/rst(rst)
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - FrequencyConstant
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - LogicLow
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - LogicHigh
Adding component instance block -- xilinx.com:module_ref:pwm_control:1.0 - pwm_control_0
WARNING: [BD 41-1731] Type mismatch between connected pins: /xadc_and_bram/FCLK_CLK0(clk) and /pwm_control_0/clk_inc(undef)
Successfully read diagram <xadc_pl2ps> from BD file <C:/Users/An-ck/Desktop/xadc_with_bram_with_one_addr/adc.srcs/sources_1/bd/xadc_pl2ps/xadc_pl2ps.bd>
open_bd_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 1188.184 ; gain = 64.000
regenerate_bd_layout
file mkdir C:/Users/An-ck/Desktop/xadc_with_bram_with_one_addr/adc.srcs/constrs_1/new
close [ open C:/Users/An-ck/Desktop/xadc_with_bram_with_one_addr/adc.srcs/constrs_1/new/constrfil.xdc w ]
add_files -fileset constrs_1 C:/Users/An-ck/Desktop/xadc_with_bram_with_one_addr/adc.srcs/constrs_1/new/constrfil.xdc
set_property target_constrs_file C:/Users/An-ck/Desktop/xadc_with_bram_with_one_addr/adc.srcs/constrs_1/new/constrfil.xdc [current_fileset -constrset]
save_bd_design
Wrote  : <C:/Users/An-ck/Desktop/xadc_with_bram_with_one_addr/adc.srcs/sources_1/bd/xadc_pl2ps/ui/bd_56b33bc2.ui> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Sun Dec 15 13:29:55 2019] Launched synth_1...
Run output will be captured here: C:/Users/An-ck/Desktop/xadc_with_bram_with_one_addr/adc.runs/synth_1/runme.log
[Sun Dec 15 13:29:55 2019] Launched impl_1...
Run output will be captured here: C:/Users/An-ck/Desktop/xadc_with_bram_with_one_addr/adc.runs/impl_1/runme.log
file copy -force C:/Users/An-ck/Desktop/xadc_with_bram_with_one_addr/adc.runs/impl_1/xadc_pl2ps_wrapper.sysdef C:/Users/An-ck/Desktop/xadc_with_bram_with_one_addr/adc.sdk/xadc_pl2ps_wrapper.hdf

launch_sdk -workspace C:/Users/An-ck/Desktop/xadc_with_bram_with_one_addr/adc.sdk -hwspec C:/Users/An-ck/Desktop/xadc_with_bram_with_one_addr/adc.sdk/xadc_pl2ps_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/An-ck/Desktop/xadc_with_bram_with_one_addr/adc.sdk -hwspec C:/Users/An-ck/Desktop/xadc_with_bram_with_one_addr/adc.sdk/xadc_pl2ps_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Sun Dec 15 13:38:17 2019] Launched synth_1...
Run output will be captured here: C:/Users/An-ck/Desktop/xadc_with_bram_with_one_addr/adc.runs/synth_1/runme.log
[Sun Dec 15 13:38:17 2019] Launched impl_1...
Run output will be captured here: C:/Users/An-ck/Desktop/xadc_with_bram_with_one_addr/adc.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.1
  **** Build date : May 24 2019 at 15:13:31
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
open_hw_target: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2254.324 ; gain = 1060.832
set_property PROGRAM.FILE {C:/Users/An-ck/Desktop/xadc_with_bram_with_one_addr/adc.runs/impl_1/xadc_pl2ps_wrapper.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/Users/An-ck/Desktop/xadc_with_bram_with_one_addr/adc.runs/impl_1/xadc_pl2ps_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
launch_sdk -workspace C:/Users/An-ck/Desktop/xadc_with_bram_with_one_addr/adc.sdk -hwspec C:/Users/An-ck/Desktop/xadc_with_bram_with_one_addr/adc.sdk/xadc_pl2ps_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/An-ck/Desktop/xadc_with_bram_with_one_addr/adc.sdk -hwspec C:/Users/An-ck/Desktop/xadc_with_bram_with_one_addr/adc.sdk/xadc_pl2ps_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
open_bd_design {C:/Users/An-ck/Desktop/xadc_with_bram_with_one_addr/adc.srcs/sources_1/bd/xadc_pl2ps/xadc_pl2ps.bd}
update_module_reference xadc_pl2ps_pwm_control_0_0
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'C:/Users/An-ck/Desktop/xadc_with_bram_with_one_addr/adc.srcs/sources_1/bd/xadc_pl2ps/xadc_pl2ps.bd'
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/An-ck/Desktop/xadc_with_bram_with_one_addr/adc.runs/xadc_pl2ps_pwm_control_0_0_synth_1

INFO: [IP_Flow 19-3420] Updated xadc_pl2ps_pwm_control_0_0 to use current project options
WARNING: [BD 41-1731] Type mismatch between connected pins: /xadc_and_bram/FCLK_CLK0(clk) and /pwm_control_0_upgraded_ipi/clk_inc(undef)
Wrote  : <C:\Users\An-ck\Desktop\xadc_with_bram_with_one_addr\adc.srcs\sources_1\bd\xadc_pl2ps\xadc_pl2ps.bd> 
Wrote  : <C:/Users/An-ck/Desktop/xadc_with_bram_with_one_addr/adc.srcs/sources_1/bd/xadc_pl2ps/ui/bd_56b33bc2.ui> 
update_module_reference: Time (s): cpu = 00:00:03 ; elapsed = 00:00:16 . Memory (MB): peak = 2294.477 ; gain = 22.547
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/An-ck/Desktop/xadc_with_bram_with_one_addr/adc.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/xadc_and_bram/processing_system7_0' with propagated value(100). Command ignored
WARNING: [BD 41-2180] Resetting the memory initialization file of </xadc_and_bram/blk_mem_gen_0> to default.
WARNING: [BD 41-927] Following properties on pin /xadc_and_bram/xadc_wiz_0/s_axi_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=xadc_pl2ps_processing_system7_0_0_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /PWM_mod/counter_N_bit_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=xadc_pl2ps_processing_system7_0_0_FCLK_CLK0 
Wrote  : <C:\Users\An-ck\Desktop\xadc_with_bram_with_one_addr\adc.srcs\sources_1\bd\xadc_pl2ps\xadc_pl2ps.bd> 
Wrote  : <C:/Users/An-ck/Desktop/xadc_with_bram_with_one_addr/adc.srcs/sources_1/bd/xadc_pl2ps/ui/bd_56b33bc2.ui> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/xadc_and_bram/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : C:/Users/An-ck/Desktop/xadc_with_bram_with_one_addr/adc.srcs/sources_1/bd/xadc_pl2ps/synth/xadc_pl2ps.vhd
WARNING: [BD 41-235] Width mismatch when connecting pin: '/xadc_and_bram/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : C:/Users/An-ck/Desktop/xadc_with_bram_with_one_addr/adc.srcs/sources_1/bd/xadc_pl2ps/sim/xadc_pl2ps.vhd
VHDL Output written to : C:/Users/An-ck/Desktop/xadc_with_bram_with_one_addr/adc.srcs/sources_1/bd/xadc_pl2ps/hdl/xadc_pl2ps_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block xadc_and_bram/processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xadc_and_bram/xadc_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xadc_and_bram/rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xadc_and_bram/axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xadc_and_bram/constant_High .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xadc_and_bram/blk_mem_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xadc_and_bram/constant_Low .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xadc_and_bram/constant3x0_Low .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xadc_and_bram/ps7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xadc_and_bram/constant31x0_Low1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PS_info_3_bits_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PWM_mod/OR_bit_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PWM_mod/comparator_N_bit_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PWM_mod/counter_N_bit_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PWM_mod/comparator_N_bit_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block FrequencyConstant .
INFO: [BD 41-1029] Generation completed for the IP Integrator block LogicLow .
INFO: [BD 41-1029] Generation completed for the IP Integrator block LogicHigh .
INFO: [BD 41-1029] Generation completed for the IP Integrator block pwm_control_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/An-ck/Desktop/xadc_with_bram_with_one_addr/adc.srcs/sources_1/bd/xadc_pl2ps/ip/xadc_pl2ps_auto_pc_1/xadc_pl2ps_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block xadc_and_bram/ps7_0_axi_periph/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/An-ck/Desktop/xadc_with_bram_with_one_addr/adc.srcs/sources_1/bd/xadc_pl2ps/ip/xadc_pl2ps_auto_pc_0/xadc_pl2ps_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block xadc_and_bram/ps7_0_axi_periph/m00_couplers/auto_pc .
Exporting to file C:/Users/An-ck/Desktop/xadc_with_bram_with_one_addr/adc.srcs/sources_1/bd/xadc_pl2ps/hw_handoff/xadc_pl2ps.hwh
Generated Block Design Tcl file C:/Users/An-ck/Desktop/xadc_with_bram_with_one_addr/adc.srcs/sources_1/bd/xadc_pl2ps/hw_handoff/xadc_pl2ps_bd.tcl
Generated Hardware Definition File C:/Users/An-ck/Desktop/xadc_with_bram_with_one_addr/adc.srcs/sources_1/bd/xadc_pl2ps/synth/xadc_pl2ps.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP xadc_pl2ps_auto_pc_0, cache-ID = b0815e792eb1baf7; cache size = 10.209 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP xadc_pl2ps_auto_pc_1, cache-ID = 6a9f204f240cae7f; cache size = 10.209 MB.
[Sun Dec 15 14:01:51 2019] Launched xadc_pl2ps_pwm_control_0_0_synth_1, synth_1...
Run output will be captured here:
xadc_pl2ps_pwm_control_0_0_synth_1: C:/Users/An-ck/Desktop/xadc_with_bram_with_one_addr/adc.runs/xadc_pl2ps_pwm_control_0_0_synth_1/runme.log
synth_1: C:/Users/An-ck/Desktop/xadc_with_bram_with_one_addr/adc.runs/synth_1/runme.log
[Sun Dec 15 14:01:52 2019] Launched impl_1...
Run output will be captured here: C:/Users/An-ck/Desktop/xadc_with_bram_with_one_addr/adc.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:10 ; elapsed = 00:00:20 . Memory (MB): peak = 2471.219 ; gain = 176.742
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/Users/An-ck/Desktop/xadc_with_bram_with_one_addr/adc.runs/impl_1/xadc_pl2ps_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
update_module_reference xadc_pl2ps_pwm_control_0_0
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'C:/Users/An-ck/Desktop/xadc_with_bram_with_one_addr/adc.srcs/sources_1/bd/xadc_pl2ps/xadc_pl2ps.bd'
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/An-ck/Desktop/xadc_with_bram_with_one_addr/adc.runs/xadc_pl2ps_pwm_control_0_0_synth_1

INFO: [IP_Flow 19-3420] Updated xadc_pl2ps_pwm_control_0_0 to use current project options
WARNING: [BD 41-1731] Type mismatch between connected pins: /xadc_and_bram/FCLK_CLK0(clk) and /pwm_control_0_upgraded_ipi/clk_inc(undef)
Wrote  : <C:\Users\An-ck\Desktop\xadc_with_bram_with_one_addr\adc.srcs\sources_1\bd\xadc_pl2ps\xadc_pl2ps.bd> 
Wrote  : <C:/Users/An-ck/Desktop/xadc_with_bram_with_one_addr/adc.srcs/sources_1/bd/xadc_pl2ps/ui/bd_56b33bc2.ui> 
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/Users/An-ck/Desktop/xadc_with_bram_with_one_addr/adc.runs/impl_1/xadc_pl2ps_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/1234-tulA
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/An-ck/Desktop/xadc_with_bram_with_one_addr/adc.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/xadc_and_bram/processing_system7_0' with propagated value(100). Command ignored
WARNING: [BD 41-2180] Resetting the memory initialization file of </xadc_and_bram/blk_mem_gen_0> to default.
WARNING: [BD 41-927] Following properties on pin /xadc_and_bram/xadc_wiz_0/s_axi_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=xadc_pl2ps_processing_system7_0_0_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /PWM_mod/counter_N_bit_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=xadc_pl2ps_processing_system7_0_0_FCLK_CLK0 
Wrote  : <C:\Users\An-ck\Desktop\xadc_with_bram_with_one_addr\adc.srcs\sources_1\bd\xadc_pl2ps\xadc_pl2ps.bd> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/xadc_and_bram/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : C:/Users/An-ck/Desktop/xadc_with_bram_with_one_addr/adc.srcs/sources_1/bd/xadc_pl2ps/synth/xadc_pl2ps.vhd
WARNING: [BD 41-235] Width mismatch when connecting pin: '/xadc_and_bram/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : C:/Users/An-ck/Desktop/xadc_with_bram_with_one_addr/adc.srcs/sources_1/bd/xadc_pl2ps/sim/xadc_pl2ps.vhd
VHDL Output written to : C:/Users/An-ck/Desktop/xadc_with_bram_with_one_addr/adc.srcs/sources_1/bd/xadc_pl2ps/hdl/xadc_pl2ps_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block xadc_and_bram/processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xadc_and_bram/xadc_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xadc_and_bram/rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xadc_and_bram/axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xadc_and_bram/constant_High .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xadc_and_bram/blk_mem_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xadc_and_bram/constant_Low .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xadc_and_bram/constant3x0_Low .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xadc_and_bram/ps7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xadc_and_bram/constant31x0_Low1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PS_info_3_bits_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PWM_mod/OR_bit_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PWM_mod/comparator_N_bit_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PWM_mod/counter_N_bit_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PWM_mod/comparator_N_bit_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block FrequencyConstant .
INFO: [BD 41-1029] Generation completed for the IP Integrator block LogicLow .
INFO: [BD 41-1029] Generation completed for the IP Integrator block LogicHigh .
INFO: [BD 41-1029] Generation completed for the IP Integrator block pwm_control_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/An-ck/Desktop/xadc_with_bram_with_one_addr/adc.srcs/sources_1/bd/xadc_pl2ps/ip/xadc_pl2ps_auto_pc_1/xadc_pl2ps_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block xadc_and_bram/ps7_0_axi_periph/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/An-ck/Desktop/xadc_with_bram_with_one_addr/adc.srcs/sources_1/bd/xadc_pl2ps/ip/xadc_pl2ps_auto_pc_0/xadc_pl2ps_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block xadc_and_bram/ps7_0_axi_periph/m00_couplers/auto_pc .
Exporting to file C:/Users/An-ck/Desktop/xadc_with_bram_with_one_addr/adc.srcs/sources_1/bd/xadc_pl2ps/hw_handoff/xadc_pl2ps.hwh
Generated Block Design Tcl file C:/Users/An-ck/Desktop/xadc_with_bram_with_one_addr/adc.srcs/sources_1/bd/xadc_pl2ps/hw_handoff/xadc_pl2ps_bd.tcl
Generated Hardware Definition File C:/Users/An-ck/Desktop/xadc_with_bram_with_one_addr/adc.srcs/sources_1/bd/xadc_pl2ps/synth/xadc_pl2ps.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP xadc_pl2ps_auto_pc_0, cache-ID = b0815e792eb1baf7; cache size = 10.209 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP xadc_pl2ps_auto_pc_1, cache-ID = 6a9f204f240cae7f; cache size = 10.209 MB.
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
launch_runs: Time (s): cpu = 00:00:07 ; elapsed = 00:00:20 . Memory (MB): peak = 2564.336 ; gain = 26.941
INFO: [Common 17-344] 'launch_runs' was cancelled
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Sun Dec 15 14:26:13 2019] Launched xadc_pl2ps_pwm_control_0_0_synth_1, synth_1...
Run output will be captured here:
xadc_pl2ps_pwm_control_0_0_synth_1: C:/Users/An-ck/Desktop/xadc_with_bram_with_one_addr/adc.runs/xadc_pl2ps_pwm_control_0_0_synth_1/runme.log
synth_1: C:/Users/An-ck/Desktop/xadc_with_bram_with_one_addr/adc.runs/synth_1/runme.log
[Sun Dec 15 14:26:13 2019] Launched impl_1...
Run output will be captured here: C:/Users/An-ck/Desktop/xadc_with_bram_with_one_addr/adc.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 2564.336 ; gain = 0.000
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/Users/An-ck/Desktop/xadc_with_bram_with_one_addr/adc.runs/impl_1/xadc_pl2ps_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/Users/An-ck/Desktop/xadc_with_bram_with_one_addr/adc.runs/impl_1/xadc_pl2ps_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
update_module_reference xadc_pl2ps_pwm_control_0_0
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'C:/Users/An-ck/Desktop/xadc_with_bram_with_one_addr/adc.srcs/sources_1/bd/xadc_pl2ps/xadc_pl2ps.bd'
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/An-ck/Desktop/xadc_with_bram_with_one_addr/adc.runs/xadc_pl2ps_pwm_control_0_0_synth_1

INFO: [IP_Flow 19-3420] Updated xadc_pl2ps_pwm_control_0_0 to use current project options
WARNING: [BD 41-1731] Type mismatch between connected pins: /xadc_and_bram/FCLK_CLK0(clk) and /pwm_control_0_upgraded_ipi/clk_inc(undef)
Wrote  : <C:\Users\An-ck\Desktop\xadc_with_bram_with_one_addr\adc.srcs\sources_1\bd\xadc_pl2ps\xadc_pl2ps.bd> 
update_module_reference: Time (s): cpu = 00:00:03 ; elapsed = 00:00:25 . Memory (MB): peak = 2579.230 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/An-ck/Desktop/xadc_with_bram_with_one_addr/adc.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/xadc_and_bram/processing_system7_0' with propagated value(100). Command ignored
WARNING: [BD 41-2180] Resetting the memory initialization file of </xadc_and_bram/blk_mem_gen_0> to default.
WARNING: [BD 41-927] Following properties on pin /xadc_and_bram/xadc_wiz_0/s_axi_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=xadc_pl2ps_processing_system7_0_0_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /PWM_mod/counter_N_bit_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=xadc_pl2ps_processing_system7_0_0_FCLK_CLK0 
Wrote  : <C:\Users\An-ck\Desktop\xadc_with_bram_with_one_addr\adc.srcs\sources_1\bd\xadc_pl2ps\xadc_pl2ps.bd> 
Wrote  : <C:/Users/An-ck/Desktop/xadc_with_bram_with_one_addr/adc.srcs/sources_1/bd/xadc_pl2ps/ui/bd_56b33bc2.ui> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/xadc_and_bram/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : C:/Users/An-ck/Desktop/xadc_with_bram_with_one_addr/adc.srcs/sources_1/bd/xadc_pl2ps/synth/xadc_pl2ps.vhd
WARNING: [BD 41-235] Width mismatch when connecting pin: '/xadc_and_bram/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : C:/Users/An-ck/Desktop/xadc_with_bram_with_one_addr/adc.srcs/sources_1/bd/xadc_pl2ps/sim/xadc_pl2ps.vhd
VHDL Output written to : C:/Users/An-ck/Desktop/xadc_with_bram_with_one_addr/adc.srcs/sources_1/bd/xadc_pl2ps/hdl/xadc_pl2ps_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block xadc_and_bram/processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xadc_and_bram/xadc_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xadc_and_bram/rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xadc_and_bram/axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xadc_and_bram/constant_High .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xadc_and_bram/blk_mem_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xadc_and_bram/constant_Low .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xadc_and_bram/constant3x0_Low .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xadc_and_bram/ps7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xadc_and_bram/constant31x0_Low1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PS_info_3_bits_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PWM_mod/OR_bit_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PWM_mod/comparator_N_bit_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PWM_mod/counter_N_bit_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PWM_mod/comparator_N_bit_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block FrequencyConstant .
INFO: [BD 41-1029] Generation completed for the IP Integrator block LogicLow .
INFO: [BD 41-1029] Generation completed for the IP Integrator block LogicHigh .
INFO: [BD 41-1029] Generation completed for the IP Integrator block pwm_control_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/An-ck/Desktop/xadc_with_bram_with_one_addr/adc.srcs/sources_1/bd/xadc_pl2ps/ip/xadc_pl2ps_auto_pc_1/xadc_pl2ps_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block xadc_and_bram/ps7_0_axi_periph/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/An-ck/Desktop/xadc_with_bram_with_one_addr/adc.srcs/sources_1/bd/xadc_pl2ps/ip/xadc_pl2ps_auto_pc_0/xadc_pl2ps_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block xadc_and_bram/ps7_0_axi_periph/m00_couplers/auto_pc .
Exporting to file C:/Users/An-ck/Desktop/xadc_with_bram_with_one_addr/adc.srcs/sources_1/bd/xadc_pl2ps/hw_handoff/xadc_pl2ps.hwh
Generated Block Design Tcl file C:/Users/An-ck/Desktop/xadc_with_bram_with_one_addr/adc.srcs/sources_1/bd/xadc_pl2ps/hw_handoff/xadc_pl2ps_bd.tcl
Generated Hardware Definition File C:/Users/An-ck/Desktop/xadc_with_bram_with_one_addr/adc.srcs/sources_1/bd/xadc_pl2ps/synth/xadc_pl2ps.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP xadc_pl2ps_auto_pc_0, cache-ID = b0815e792eb1baf7; cache size = 10.209 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP xadc_pl2ps_auto_pc_1, cache-ID = 6a9f204f240cae7f; cache size = 10.209 MB.
[Sun Dec 15 14:39:52 2019] Launched xadc_pl2ps_pwm_control_0_0_synth_1, synth_1...
Run output will be captured here:
xadc_pl2ps_pwm_control_0_0_synth_1: C:/Users/An-ck/Desktop/xadc_with_bram_with_one_addr/adc.runs/xadc_pl2ps_pwm_control_0_0_synth_1/runme.log
synth_1: C:/Users/An-ck/Desktop/xadc_with_bram_with_one_addr/adc.runs/synth_1/runme.log
[Sun Dec 15 14:39:52 2019] Launched impl_1...
Run output will be captured here: C:/Users/An-ck/Desktop/xadc_with_bram_with_one_addr/adc.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:08 ; elapsed = 00:00:17 . Memory (MB): peak = 2606.516 ; gain = 27.285
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/Users/An-ck/Desktop/xadc_with_bram_with_one_addr/adc.runs/impl_1/xadc_pl2ps_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
update_module_reference xadc_pl2ps_pwm_control_0_0
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'C:/Users/An-ck/Desktop/xadc_with_bram_with_one_addr/adc.srcs/sources_1/bd/xadc_pl2ps/xadc_pl2ps.bd'
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/An-ck/Desktop/xadc_with_bram_with_one_addr/adc.runs/xadc_pl2ps_pwm_control_0_0_synth_1

INFO: [IP_Flow 19-3420] Updated xadc_pl2ps_pwm_control_0_0 to use current project options
WARNING: [BD 41-1731] Type mismatch between connected pins: /xadc_and_bram/FCLK_CLK0(clk) and /pwm_control_0_upgraded_ipi/clk_inc(undef)
Wrote  : <C:\Users\An-ck\Desktop\xadc_with_bram_with_one_addr\adc.srcs\sources_1\bd\xadc_pl2ps\xadc_pl2ps.bd> 
Wrote  : <C:/Users/An-ck/Desktop/xadc_with_bram_with_one_addr/adc.srcs/sources_1/bd/xadc_pl2ps/ui/bd_56b33bc2.ui> 
delete_bd_objs [get_bd_nets PS_info_3_bits_0_battery_lvl]
delete_bd_objs [get_bd_ports LED_0]
save_bd_design
Wrote  : <C:\Users\An-ck\Desktop\xadc_with_bram_with_one_addr\adc.srcs\sources_1\bd\xadc_pl2ps\xadc_pl2ps.bd> 
Wrote  : <C:/Users/An-ck/Desktop/xadc_with_bram_with_one_addr/adc.srcs/sources_1/bd/xadc_pl2ps/ui/bd_56b33bc2.ui> 
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/An-ck/Desktop/xadc_with_bram_with_one_addr/adc.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/xadc_and_bram/processing_system7_0' with propagated value(100). Command ignored
WARNING: [BD 41-2180] Resetting the memory initialization file of </xadc_and_bram/blk_mem_gen_0> to default.
WARNING: [BD 41-927] Following properties on pin /xadc_and_bram/xadc_wiz_0/s_axi_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=xadc_pl2ps_processing_system7_0_0_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /PWM_mod/counter_N_bit_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=xadc_pl2ps_processing_system7_0_0_FCLK_CLK0 
Wrote  : <C:\Users\An-ck\Desktop\xadc_with_bram_with_one_addr\adc.srcs\sources_1\bd\xadc_pl2ps\xadc_pl2ps.bd> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/xadc_and_bram/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : C:/Users/An-ck/Desktop/xadc_with_bram_with_one_addr/adc.srcs/sources_1/bd/xadc_pl2ps/synth/xadc_pl2ps.vhd
WARNING: [BD 41-235] Width mismatch when connecting pin: '/xadc_and_bram/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : C:/Users/An-ck/Desktop/xadc_with_bram_with_one_addr/adc.srcs/sources_1/bd/xadc_pl2ps/sim/xadc_pl2ps.vhd
VHDL Output written to : C:/Users/An-ck/Desktop/xadc_with_bram_with_one_addr/adc.srcs/sources_1/bd/xadc_pl2ps/hdl/xadc_pl2ps_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block xadc_and_bram/processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xadc_and_bram/xadc_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xadc_and_bram/rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xadc_and_bram/axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xadc_and_bram/constant_High .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xadc_and_bram/blk_mem_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xadc_and_bram/constant_Low .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xadc_and_bram/constant3x0_Low .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xadc_and_bram/ps7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xadc_and_bram/constant31x0_Low1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PS_info_3_bits_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PWM_mod/OR_bit_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PWM_mod/comparator_N_bit_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PWM_mod/counter_N_bit_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PWM_mod/comparator_N_bit_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block FrequencyConstant .
INFO: [BD 41-1029] Generation completed for the IP Integrator block LogicLow .
INFO: [BD 41-1029] Generation completed for the IP Integrator block LogicHigh .
INFO: [BD 41-1029] Generation completed for the IP Integrator block pwm_control_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/An-ck/Desktop/xadc_with_bram_with_one_addr/adc.srcs/sources_1/bd/xadc_pl2ps/ip/xadc_pl2ps_auto_pc_1/xadc_pl2ps_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block xadc_and_bram/ps7_0_axi_periph/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/An-ck/Desktop/xadc_with_bram_with_one_addr/adc.srcs/sources_1/bd/xadc_pl2ps/ip/xadc_pl2ps_auto_pc_0/xadc_pl2ps_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block xadc_and_bram/ps7_0_axi_periph/m00_couplers/auto_pc .
Exporting to file C:/Users/An-ck/Desktop/xadc_with_bram_with_one_addr/adc.srcs/sources_1/bd/xadc_pl2ps/hw_handoff/xadc_pl2ps.hwh
Generated Block Design Tcl file C:/Users/An-ck/Desktop/xadc_with_bram_with_one_addr/adc.srcs/sources_1/bd/xadc_pl2ps/hw_handoff/xadc_pl2ps_bd.tcl
Generated Hardware Definition File C:/Users/An-ck/Desktop/xadc_with_bram_with_one_addr/adc.srcs/sources_1/bd/xadc_pl2ps/synth/xadc_pl2ps.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP xadc_pl2ps_auto_pc_0, cache-ID = b0815e792eb1baf7; cache size = 10.209 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP xadc_pl2ps_auto_pc_1, cache-ID = 6a9f204f240cae7f; cache size = 10.209 MB.
[Sun Dec 15 14:51:00 2019] Launched xadc_pl2ps_pwm_control_0_0_synth_1, synth_1...
Run output will be captured here:
xadc_pl2ps_pwm_control_0_0_synth_1: C:/Users/An-ck/Desktop/xadc_with_bram_with_one_addr/adc.runs/xadc_pl2ps_pwm_control_0_0_synth_1/runme.log
synth_1: C:/Users/An-ck/Desktop/xadc_with_bram_with_one_addr/adc.runs/synth_1/runme.log
[Sun Dec 15 14:51:00 2019] Launched impl_1...
Run output will be captured here: C:/Users/An-ck/Desktop/xadc_with_bram_with_one_addr/adc.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:11 ; elapsed = 00:00:21 . Memory (MB): peak = 2667.340 ; gain = 48.145
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/Users/An-ck/Desktop/xadc_with_bram_with_one_addr/adc.runs/impl_1/xadc_pl2ps_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/1234-tulA
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/Users/An-ck/Desktop/xadc_with_bram_with_one_addr/adc.runs/impl_1/xadc_pl2ps_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
open_bd_design {C:/Users/An-ck/Desktop/xadc_with_bram_with_one_addr/adc.srcs/sources_1/bd/xadc_pl2ps/xadc_pl2ps.bd}
startgroup
make_bd_pins_external  [get_bd_pins PS_info_3_bits_0/battery_lvl]
endgroup
set_property name LED_0 [get_bd_ports battery_lvl_0]
save_bd_design
Wrote  : <C:\Users\An-ck\Desktop\xadc_with_bram_with_one_addr\adc.srcs\sources_1\bd\xadc_pl2ps\xadc_pl2ps.bd> 
Wrote  : <C:/Users/An-ck/Desktop/xadc_with_bram_with_one_addr/adc.srcs/sources_1/bd/xadc_pl2ps/ui/bd_56b33bc2.ui> 
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/An-ck/Desktop/xadc_with_bram_with_one_addr/adc.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/xadc_and_bram/processing_system7_0' with propagated value(100). Command ignored
WARNING: [BD 41-2180] Resetting the memory initialization file of </xadc_and_bram/blk_mem_gen_0> to default.
WARNING: [BD 41-927] Following properties on pin /xadc_and_bram/xadc_wiz_0/s_axi_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=xadc_pl2ps_processing_system7_0_0_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /PWM_mod/counter_N_bit_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=xadc_pl2ps_processing_system7_0_0_FCLK_CLK0 
Wrote  : <C:\Users\An-ck\Desktop\xadc_with_bram_with_one_addr\adc.srcs\sources_1\bd\xadc_pl2ps\xadc_pl2ps.bd> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/xadc_and_bram/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : C:/Users/An-ck/Desktop/xadc_with_bram_with_one_addr/adc.srcs/sources_1/bd/xadc_pl2ps/synth/xadc_pl2ps.vhd
WARNING: [BD 41-235] Width mismatch when connecting pin: '/xadc_and_bram/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : C:/Users/An-ck/Desktop/xadc_with_bram_with_one_addr/adc.srcs/sources_1/bd/xadc_pl2ps/sim/xadc_pl2ps.vhd
VHDL Output written to : C:/Users/An-ck/Desktop/xadc_with_bram_with_one_addr/adc.srcs/sources_1/bd/xadc_pl2ps/hdl/xadc_pl2ps_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block xadc_and_bram/processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xadc_and_bram/xadc_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xadc_and_bram/rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xadc_and_bram/axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xadc_and_bram/constant_High .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xadc_and_bram/blk_mem_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xadc_and_bram/constant_Low .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xadc_and_bram/constant3x0_Low .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xadc_and_bram/ps7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xadc_and_bram/constant31x0_Low1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PS_info_3_bits_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PWM_mod/OR_bit_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PWM_mod/comparator_N_bit_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PWM_mod/counter_N_bit_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PWM_mod/comparator_N_bit_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block FrequencyConstant .
INFO: [BD 41-1029] Generation completed for the IP Integrator block LogicLow .
INFO: [BD 41-1029] Generation completed for the IP Integrator block LogicHigh .
INFO: [BD 41-1029] Generation completed for the IP Integrator block pwm_control_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/An-ck/Desktop/xadc_with_bram_with_one_addr/adc.srcs/sources_1/bd/xadc_pl2ps/ip/xadc_pl2ps_auto_pc_1/xadc_pl2ps_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block xadc_and_bram/ps7_0_axi_periph/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/An-ck/Desktop/xadc_with_bram_with_one_addr/adc.srcs/sources_1/bd/xadc_pl2ps/ip/xadc_pl2ps_auto_pc_0/xadc_pl2ps_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block xadc_and_bram/ps7_0_axi_periph/m00_couplers/auto_pc .
Exporting to file C:/Users/An-ck/Desktop/xadc_with_bram_with_one_addr/adc.srcs/sources_1/bd/xadc_pl2ps/hw_handoff/xadc_pl2ps.hwh
Generated Block Design Tcl file C:/Users/An-ck/Desktop/xadc_with_bram_with_one_addr/adc.srcs/sources_1/bd/xadc_pl2ps/hw_handoff/xadc_pl2ps_bd.tcl
Generated Hardware Definition File C:/Users/An-ck/Desktop/xadc_with_bram_with_one_addr/adc.srcs/sources_1/bd/xadc_pl2ps/synth/xadc_pl2ps.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP xadc_pl2ps_auto_pc_0, cache-ID = b0815e792eb1baf7; cache size = 10.209 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP xadc_pl2ps_auto_pc_1, cache-ID = 6a9f204f240cae7f; cache size = 10.209 MB.
[Sun Dec 15 14:58:47 2019] Launched synth_1...
Run output will be captured here: C:/Users/An-ck/Desktop/xadc_with_bram_with_one_addr/adc.runs/synth_1/runme.log
[Sun Dec 15 14:58:47 2019] Launched impl_1...
Run output will be captured here: C:/Users/An-ck/Desktop/xadc_with_bram_with_one_addr/adc.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:07 ; elapsed = 00:00:17 . Memory (MB): peak = 2711.086 ; gain = 24.129
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/Users/An-ck/Desktop/xadc_with_bram_with_one_addr/adc.runs/impl_1/xadc_pl2ps_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/1234-tulA
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/Users/An-ck/Desktop/xadc_with_bram_with_one_addr/adc.runs/impl_1/xadc_pl2ps_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
open_bd_design {C:/Users/An-ck/Desktop/xadc_with_bram_with_one_addr/adc.srcs/sources_1/bd/xadc_pl2ps/xadc_pl2ps.bd}
update_module_reference xadc_pl2ps_pwm_control_0_0
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'C:/Users/An-ck/Desktop/xadc_with_bram_with_one_addr/adc.srcs/sources_1/bd/xadc_pl2ps/xadc_pl2ps.bd'
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/An-ck/Desktop/xadc_with_bram_with_one_addr/adc.runs/xadc_pl2ps_pwm_control_0_0_synth_1

INFO: [IP_Flow 19-3420] Updated xadc_pl2ps_pwm_control_0_0 to use current project options
WARNING: [IP_Flow 19-4698] Upgrade has added port 'inc_LED'
WARNING: [IP_Flow 19-3298] Detected external port differences while upgrading 'xadc_pl2ps_pwm_control_0_0'. These changes may impact your design.
WARNING: [BD 41-1731] Type mismatch between connected pins: /xadc_and_bram/FCLK_CLK0(clk) and /pwm_control_0_upgraded_ipi/clk_inc(undef)
CRITICAL WARNING: [Coretcl 2-1280] The upgrade of 'xadc_pl2ps_pwm_control_0_0' has identified issues that may require user intervention. Please verify that the instance is correctly configured, and review any upgrade messages.
Wrote  : <C:\Users\An-ck\Desktop\xadc_with_bram_with_one_addr\adc.srcs\sources_1\bd\xadc_pl2ps\xadc_pl2ps.bd> 
Wrote  : <C:/Users/An-ck/Desktop/xadc_with_bram_with_one_addr/adc.srcs/sources_1/bd/xadc_pl2ps/ui/bd_56b33bc2.ui> 
startgroup
make_bd_pins_external  [get_bd_pins pwm_control_0/inc_LED]
endgroup
update_module_reference xadc_pl2ps_pwm_control_0_0
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'C:/Users/An-ck/Desktop/xadc_with_bram_with_one_addr/adc.srcs/sources_1/bd/xadc_pl2ps/xadc_pl2ps.bd'
INFO: [IP_Flow 19-3420] Updated xadc_pl2ps_pwm_control_0_0 to use current project options
WARNING: [BD 41-1731] Type mismatch between connected pins: /xadc_and_bram/FCLK_CLK0(clk) and /pwm_control_0_upgraded_ipi/clk_inc(undef)
Wrote  : <C:\Users\An-ck\Desktop\xadc_with_bram_with_one_addr\adc.srcs\sources_1\bd\xadc_pl2ps\xadc_pl2ps.bd> 
Wrote  : <C:/Users/An-ck/Desktop/xadc_with_bram_with_one_addr/adc.srcs/sources_1/bd/xadc_pl2ps/ui/bd_56b33bc2.ui> 
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/An-ck/Desktop/xadc_with_bram_with_one_addr/adc.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/xadc_and_bram/processing_system7_0' with propagated value(100). Command ignored
WARNING: [BD 41-2180] Resetting the memory initialization file of </xadc_and_bram/blk_mem_gen_0> to default.
WARNING: [BD 41-927] Following properties on pin /xadc_and_bram/xadc_wiz_0/s_axi_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=xadc_pl2ps_processing_system7_0_0_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /PWM_mod/counter_N_bit_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=xadc_pl2ps_processing_system7_0_0_FCLK_CLK0 
Wrote  : <C:\Users\An-ck\Desktop\xadc_with_bram_with_one_addr\adc.srcs\sources_1\bd\xadc_pl2ps\xadc_pl2ps.bd> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/xadc_and_bram/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : C:/Users/An-ck/Desktop/xadc_with_bram_with_one_addr/adc.srcs/sources_1/bd/xadc_pl2ps/synth/xadc_pl2ps.vhd
WARNING: [BD 41-235] Width mismatch when connecting pin: '/xadc_and_bram/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : C:/Users/An-ck/Desktop/xadc_with_bram_with_one_addr/adc.srcs/sources_1/bd/xadc_pl2ps/sim/xadc_pl2ps.vhd
VHDL Output written to : C:/Users/An-ck/Desktop/xadc_with_bram_with_one_addr/adc.srcs/sources_1/bd/xadc_pl2ps/hdl/xadc_pl2ps_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block xadc_and_bram/processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xadc_and_bram/xadc_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xadc_and_bram/rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xadc_and_bram/axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xadc_and_bram/constant_High .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xadc_and_bram/blk_mem_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xadc_and_bram/constant_Low .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xadc_and_bram/constant3x0_Low .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xadc_and_bram/ps7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xadc_and_bram/constant31x0_Low1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PS_info_3_bits_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PWM_mod/OR_bit_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PWM_mod/comparator_N_bit_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PWM_mod/counter_N_bit_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PWM_mod/comparator_N_bit_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block FrequencyConstant .
INFO: [BD 41-1029] Generation completed for the IP Integrator block LogicLow .
INFO: [BD 41-1029] Generation completed for the IP Integrator block LogicHigh .
INFO: [BD 41-1029] Generation completed for the IP Integrator block pwm_control_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/An-ck/Desktop/xadc_with_bram_with_one_addr/adc.srcs/sources_1/bd/xadc_pl2ps/ip/xadc_pl2ps_auto_pc_1/xadc_pl2ps_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block xadc_and_bram/ps7_0_axi_periph/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/An-ck/Desktop/xadc_with_bram_with_one_addr/adc.srcs/sources_1/bd/xadc_pl2ps/ip/xadc_pl2ps_auto_pc_0/xadc_pl2ps_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block xadc_and_bram/ps7_0_axi_periph/m00_couplers/auto_pc .
Exporting to file C:/Users/An-ck/Desktop/xadc_with_bram_with_one_addr/adc.srcs/sources_1/bd/xadc_pl2ps/hw_handoff/xadc_pl2ps.hwh
Generated Block Design Tcl file C:/Users/An-ck/Desktop/xadc_with_bram_with_one_addr/adc.srcs/sources_1/bd/xadc_pl2ps/hw_handoff/xadc_pl2ps_bd.tcl
Generated Hardware Definition File C:/Users/An-ck/Desktop/xadc_with_bram_with_one_addr/adc.srcs/sources_1/bd/xadc_pl2ps/synth/xadc_pl2ps.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP xadc_pl2ps_auto_pc_0, cache-ID = b0815e792eb1baf7; cache size = 10.209 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP xadc_pl2ps_auto_pc_1, cache-ID = 6a9f204f240cae7f; cache size = 10.209 MB.
[Sun Dec 15 16:34:10 2019] Launched xadc_pl2ps_pwm_control_0_0_synth_1, synth_1...
Run output will be captured here:
xadc_pl2ps_pwm_control_0_0_synth_1: C:/Users/An-ck/Desktop/xadc_with_bram_with_one_addr/adc.runs/xadc_pl2ps_pwm_control_0_0_synth_1/runme.log
synth_1: C:/Users/An-ck/Desktop/xadc_with_bram_with_one_addr/adc.runs/synth_1/runme.log
[Sun Dec 15 16:34:10 2019] Launched impl_1...
Run output will be captured here: C:/Users/An-ck/Desktop/xadc_with_bram_with_one_addr/adc.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:09 ; elapsed = 00:00:20 . Memory (MB): peak = 2749.492 ; gain = 38.406
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/An-ck/Desktop/xadc_with_bram_with_one_addr/adc.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
[Sun Dec 15 16:38:05 2019] Launched synth_1...
Run output will be captured here: C:/Users/An-ck/Desktop/xadc_with_bram_with_one_addr/adc.runs/synth_1/runme.log
[Sun Dec 15 16:38:05 2019] Launched impl_1...
Run output will be captured here: C:/Users/An-ck/Desktop/xadc_with_bram_with_one_addr/adc.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/Users/An-ck/Desktop/xadc_with_bram_with_one_addr/adc.runs/impl_1/xadc_pl2ps_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/Users/An-ck/Desktop/xadc_with_bram_with_one_addr/adc.runs/impl_1/xadc_pl2ps_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
launch_sdk -workspace C:/Users/An-ck/Desktop/xadc_with_bram_with_one_addr/adc.sdk -hwspec C:/Users/An-ck/Desktop/xadc_with_bram_with_one_addr/adc.sdk/xadc_pl2ps_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/An-ck/Desktop/xadc_with_bram_with_one_addr/adc.sdk -hwspec C:/Users/An-ck/Desktop/xadc_with_bram_with_one_addr/adc.sdk/xadc_pl2ps_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
open_bd_design {C:/Users/An-ck/Desktop/xadc_with_bram_with_one_addr/adc.srcs/sources_1/bd/xadc_pl2ps/xadc_pl2ps.bd}
delete_bd_objs [get_bd_nets pwm_control_0_inc_LED] [get_bd_ports inc_LED_0]
delete_bd_objs [get_bd_nets PS_info_3_bits_0_battery_lvl] [get_bd_ports LED_0]
save_bd_design
Wrote  : <C:\Users\An-ck\Desktop\xadc_with_bram_with_one_addr\adc.srcs\sources_1\bd\xadc_pl2ps\xadc_pl2ps.bd> 
Wrote  : <C:/Users/An-ck/Desktop/xadc_with_bram_with_one_addr/adc.srcs/sources_1/bd/xadc_pl2ps/ui/bd_56b33bc2.ui> 
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/An-ck/Desktop/xadc_with_bram_with_one_addr/adc.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/xadc_and_bram/processing_system7_0' with propagated value(100). Command ignored
WARNING: [BD 41-2180] Resetting the memory initialization file of </xadc_and_bram/blk_mem_gen_0> to default.
WARNING: [BD 41-927] Following properties on pin /xadc_and_bram/xadc_wiz_0/s_axi_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=xadc_pl2ps_processing_system7_0_0_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /PWM_mod/counter_N_bit_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=xadc_pl2ps_processing_system7_0_0_FCLK_CLK0 
Wrote  : <C:\Users\An-ck\Desktop\xadc_with_bram_with_one_addr\adc.srcs\sources_1\bd\xadc_pl2ps\xadc_pl2ps.bd> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/xadc_and_bram/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : C:/Users/An-ck/Desktop/xadc_with_bram_with_one_addr/adc.srcs/sources_1/bd/xadc_pl2ps/synth/xadc_pl2ps.vhd
WARNING: [BD 41-235] Width mismatch when connecting pin: '/xadc_and_bram/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : C:/Users/An-ck/Desktop/xadc_with_bram_with_one_addr/adc.srcs/sources_1/bd/xadc_pl2ps/sim/xadc_pl2ps.vhd
VHDL Output written to : C:/Users/An-ck/Desktop/xadc_with_bram_with_one_addr/adc.srcs/sources_1/bd/xadc_pl2ps/hdl/xadc_pl2ps_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block xadc_and_bram/processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xadc_and_bram/xadc_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xadc_and_bram/rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xadc_and_bram/axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xadc_and_bram/constant_High .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xadc_and_bram/blk_mem_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xadc_and_bram/constant_Low .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xadc_and_bram/constant3x0_Low .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xadc_and_bram/ps7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xadc_and_bram/constant31x0_Low1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PS_info_3_bits_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PWM_mod/OR_bit_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PWM_mod/comparator_N_bit_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PWM_mod/counter_N_bit_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PWM_mod/comparator_N_bit_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block FrequencyConstant .
INFO: [BD 41-1029] Generation completed for the IP Integrator block LogicLow .
INFO: [BD 41-1029] Generation completed for the IP Integrator block LogicHigh .
INFO: [BD 41-1029] Generation completed for the IP Integrator block pwm_control_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/An-ck/Desktop/xadc_with_bram_with_one_addr/adc.srcs/sources_1/bd/xadc_pl2ps/ip/xadc_pl2ps_auto_pc_1/xadc_pl2ps_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block xadc_and_bram/ps7_0_axi_periph/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/An-ck/Desktop/xadc_with_bram_with_one_addr/adc.srcs/sources_1/bd/xadc_pl2ps/ip/xadc_pl2ps_auto_pc_0/xadc_pl2ps_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block xadc_and_bram/ps7_0_axi_periph/m00_couplers/auto_pc .
Exporting to file C:/Users/An-ck/Desktop/xadc_with_bram_with_one_addr/adc.srcs/sources_1/bd/xadc_pl2ps/hw_handoff/xadc_pl2ps.hwh
Generated Block Design Tcl file C:/Users/An-ck/Desktop/xadc_with_bram_with_one_addr/adc.srcs/sources_1/bd/xadc_pl2ps/hw_handoff/xadc_pl2ps_bd.tcl
Generated Hardware Definition File C:/Users/An-ck/Desktop/xadc_with_bram_with_one_addr/adc.srcs/sources_1/bd/xadc_pl2ps/synth/xadc_pl2ps.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP xadc_pl2ps_auto_pc_0, cache-ID = b0815e792eb1baf7; cache size = 10.209 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP xadc_pl2ps_auto_pc_1, cache-ID = 6a9f204f240cae7f; cache size = 10.209 MB.
[Sun Dec 15 16:47:59 2019] Launched synth_1...
Run output will be captured here: C:/Users/An-ck/Desktop/xadc_with_bram_with_one_addr/adc.runs/synth_1/runme.log
[Sun Dec 15 16:47:59 2019] Launched impl_1...
Run output will be captured here: C:/Users/An-ck/Desktop/xadc_with_bram_with_one_addr/adc.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:07 ; elapsed = 00:00:16 . Memory (MB): peak = 2787.234 ; gain = 25.027
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/Users/An-ck/Desktop/xadc_with_bram_with_one_addr/adc.runs/impl_1/xadc_pl2ps_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/Users/An-ck/Desktop/xadc_with_bram_with_one_addr/adc.runs/impl_1/xadc_pl2ps_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/Users/An-ck/Desktop/xadc_with_bram_with_one_addr/adc.runs/impl_1/xadc_pl2ps_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
ERROR: [Labtools 27-3165] End of startup status: LOW
ERROR: [Common 17-39] 'program_hw_devices' failed due to earlier errors.
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/Users/An-ck/Desktop/xadc_with_bram_with_one_addr/adc.runs/impl_1/xadc_pl2ps_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
ERROR: [Labtools 27-3165] End of startup status: LOW
ERROR: [Common 17-39] 'program_hw_devices' failed due to earlier errors.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/1234-tulA
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/Users/An-ck/Desktop/xadc_with_bram_with_one_addr/adc.runs/impl_1/xadc_pl2ps_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/An-ck/Desktop/xadc_with_bram_with_one_addr/adc.runs/synth_1

update_module_reference xadc_pl2ps_pwm_control_0_0
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'C:/Users/An-ck/Desktop/xadc_with_bram_with_one_addr/adc.srcs/sources_1/bd/xadc_pl2ps/xadc_pl2ps.bd'
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/An-ck/Desktop/xadc_with_bram_with_one_addr/adc.runs/xadc_pl2ps_pwm_control_0_0_synth_1

INFO: [IP_Flow 19-3420] Updated xadc_pl2ps_pwm_control_0_0 to use current project options
WARNING: [BD 41-1731] Type mismatch between connected pins: /xadc_and_bram/FCLK_CLK0(clk) and /pwm_control_0_upgraded_ipi/clk_inc(undef)
Wrote  : <C:\Users\An-ck\Desktop\xadc_with_bram_with_one_addr\adc.srcs\sources_1\bd\xadc_pl2ps\xadc_pl2ps.bd> 
update_module_reference: Time (s): cpu = 00:00:03 ; elapsed = 00:00:15 . Memory (MB): peak = 2802.660 ; gain = 1.313
launch_runs impl_1 -to_step write_bitstream -jobs 8
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/xadc_and_bram/processing_system7_0' with propagated value(100). Command ignored
WARNING: [BD 41-2180] Resetting the memory initialization file of </xadc_and_bram/blk_mem_gen_0> to default.
WARNING: [BD 41-927] Following properties on pin /xadc_and_bram/xadc_wiz_0/s_axi_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=xadc_pl2ps_processing_system7_0_0_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /PWM_mod/counter_N_bit_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=xadc_pl2ps_processing_system7_0_0_FCLK_CLK0 
Wrote  : <C:\Users\An-ck\Desktop\xadc_with_bram_with_one_addr\adc.srcs\sources_1\bd\xadc_pl2ps\xadc_pl2ps.bd> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/xadc_and_bram/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : C:/Users/An-ck/Desktop/xadc_with_bram_with_one_addr/adc.srcs/sources_1/bd/xadc_pl2ps/synth/xadc_pl2ps.vhd
WARNING: [BD 41-235] Width mismatch when connecting pin: '/xadc_and_bram/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : C:/Users/An-ck/Desktop/xadc_with_bram_with_one_addr/adc.srcs/sources_1/bd/xadc_pl2ps/sim/xadc_pl2ps.vhd
VHDL Output written to : C:/Users/An-ck/Desktop/xadc_with_bram_with_one_addr/adc.srcs/sources_1/bd/xadc_pl2ps/hdl/xadc_pl2ps_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block xadc_and_bram/processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xadc_and_bram/xadc_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xadc_and_bram/rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xadc_and_bram/axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xadc_and_bram/constant_High .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xadc_and_bram/blk_mem_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xadc_and_bram/constant_Low .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xadc_and_bram/constant3x0_Low .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xadc_and_bram/ps7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xadc_and_bram/constant31x0_Low1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PS_info_3_bits_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PWM_mod/OR_bit_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PWM_mod/comparator_N_bit_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PWM_mod/counter_N_bit_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PWM_mod/comparator_N_bit_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block FrequencyConstant .
INFO: [BD 41-1029] Generation completed for the IP Integrator block LogicLow .
INFO: [BD 41-1029] Generation completed for the IP Integrator block LogicHigh .
INFO: [BD 41-1029] Generation completed for the IP Integrator block pwm_control_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/An-ck/Desktop/xadc_with_bram_with_one_addr/adc.srcs/sources_1/bd/xadc_pl2ps/ip/xadc_pl2ps_auto_pc_1/xadc_pl2ps_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block xadc_and_bram/ps7_0_axi_periph/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/An-ck/Desktop/xadc_with_bram_with_one_addr/adc.srcs/sources_1/bd/xadc_pl2ps/ip/xadc_pl2ps_auto_pc_0/xadc_pl2ps_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block xadc_and_bram/ps7_0_axi_periph/m00_couplers/auto_pc .
Exporting to file C:/Users/An-ck/Desktop/xadc_with_bram_with_one_addr/adc.srcs/sources_1/bd/xadc_pl2ps/hw_handoff/xadc_pl2ps.hwh
Generated Block Design Tcl file C:/Users/An-ck/Desktop/xadc_with_bram_with_one_addr/adc.srcs/sources_1/bd/xadc_pl2ps/hw_handoff/xadc_pl2ps_bd.tcl
Generated Hardware Definition File C:/Users/An-ck/Desktop/xadc_with_bram_with_one_addr/adc.srcs/sources_1/bd/xadc_pl2ps/synth/xadc_pl2ps.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP xadc_pl2ps_auto_pc_0, cache-ID = b0815e792eb1baf7; cache size = 10.209 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP xadc_pl2ps_auto_pc_1, cache-ID = 6a9f204f240cae7f; cache size = 10.209 MB.
[Sun Dec 15 16:58:19 2019] Launched xadc_pl2ps_pwm_control_0_0_synth_1, synth_1...
Run output will be captured here:
xadc_pl2ps_pwm_control_0_0_synth_1: C:/Users/An-ck/Desktop/xadc_with_bram_with_one_addr/adc.runs/xadc_pl2ps_pwm_control_0_0_synth_1/runme.log
synth_1: C:/Users/An-ck/Desktop/xadc_with_bram_with_one_addr/adc.runs/synth_1/runme.log
[Sun Dec 15 16:58:19 2019] Launched impl_1...
Run output will be captured here: C:/Users/An-ck/Desktop/xadc_with_bram_with_one_addr/adc.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:08 ; elapsed = 00:00:20 . Memory (MB): peak = 2838.855 ; gain = 36.195
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/Users/An-ck/Desktop/xadc_with_bram_with_one_addr/adc.runs/impl_1/xadc_pl2ps_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/An-ck/Desktop/xadc_with_bram_with_one_addr/adc.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
[Sun Dec 15 17:05:47 2019] Launched synth_1...
Run output will be captured here: C:/Users/An-ck/Desktop/xadc_with_bram_with_one_addr/adc.runs/synth_1/runme.log
[Sun Dec 15 17:05:47 2019] Launched impl_1...
Run output will be captured here: C:/Users/An-ck/Desktop/xadc_with_bram_with_one_addr/adc.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:00 ; elapsed = 00:00:13 . Memory (MB): peak = 2851.289 ; gain = 0.000
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/Users/An-ck/Desktop/xadc_with_bram_with_one_addr/adc.runs/impl_1/xadc_pl2ps_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/Users/An-ck/Desktop/xadc_with_bram_with_one_addr/adc.runs/impl_1/xadc_pl2ps_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
file copy -force C:/Users/An-ck/Desktop/xadc_with_bram_with_one_addr/adc.runs/impl_1/xadc_pl2ps_wrapper.sysdef C:/Users/An-ck/Desktop/xadc_with_bram_with_one_addr/adc.sdk/xadc_pl2ps_wrapper.hdf

launch_sdk -workspace C:/Users/An-ck/Desktop/xadc_with_bram_with_one_addr/adc.sdk -hwspec C:/Users/An-ck/Desktop/xadc_with_bram_with_one_addr/adc.sdk/xadc_pl2ps_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/An-ck/Desktop/xadc_with_bram_with_one_addr/adc.sdk -hwspec C:/Users/An-ck/Desktop/xadc_with_bram_with_one_addr/adc.sdk/xadc_pl2ps_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/1234-tulA
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/An-ck/Desktop/xadc_with_bram_with_one_addr/adc.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
[Sun Dec 15 17:18:51 2019] Launched synth_1...
Run output will be captured here: C:/Users/An-ck/Desktop/xadc_with_bram_with_one_addr/adc.runs/synth_1/runme.log
[Sun Dec 15 17:18:51 2019] Launched impl_1...
Run output will be captured here: C:/Users/An-ck/Desktop/xadc_with_bram_with_one_addr/adc.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/An-ck/Desktop/xadc_with_bram_with_one_addr/adc.runs/synth_1

update_module_reference xadc_pl2ps_pwm_control_0_0
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'C:/Users/An-ck/Desktop/xadc_with_bram_with_one_addr/adc.srcs/sources_1/bd/xadc_pl2ps/xadc_pl2ps.bd'
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/An-ck/Desktop/xadc_with_bram_with_one_addr/adc.runs/xadc_pl2ps_pwm_control_0_0_synth_1

INFO: [IP_Flow 19-3420] Updated xadc_pl2ps_pwm_control_0_0 to use current project options
WARNING: [BD 41-1731] Type mismatch between connected pins: /xadc_and_bram/FCLK_CLK0(clk) and /pwm_control_0_upgraded_ipi/clk_inc(undef)
Wrote  : <C:\Users\An-ck\Desktop\xadc_with_bram_with_one_addr\adc.srcs\sources_1\bd\xadc_pl2ps\xadc_pl2ps.bd> 
launch_runs impl_1 -to_step write_bitstream -jobs 8
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter PCW_M_AXI_GP0_FREQMHZ(10) on '/xadc_and_bram/processing_system7_0' with propagated value(100). Command ignored
WARNING: [BD 41-2180] Resetting the memory initialization file of </xadc_and_bram/blk_mem_gen_0> to default.
WARNING: [BD 41-927] Following properties on pin /xadc_and_bram/xadc_wiz_0/s_axi_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=xadc_pl2ps_processing_system7_0_0_FCLK_CLK0 
WARNING: [BD 41-927] Following properties on pin /PWM_mod/counter_N_bit_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=xadc_pl2ps_processing_system7_0_0_FCLK_CLK0 
Wrote  : <C:\Users\An-ck\Desktop\xadc_with_bram_with_one_addr\adc.srcs\sources_1\bd\xadc_pl2ps\xadc_pl2ps.bd> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/xadc_and_bram/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : C:/Users/An-ck/Desktop/xadc_with_bram_with_one_addr/adc.srcs/sources_1/bd/xadc_pl2ps/synth/xadc_pl2ps.vhd
WARNING: [BD 41-235] Width mismatch when connecting pin: '/xadc_and_bram/blk_mem_gen_0/addra'(32) to net 'axi_bram_ctrl_0_BRAM_PORTA_ADDR'(13) - Only lower order bits will be connected.
VHDL Output written to : C:/Users/An-ck/Desktop/xadc_with_bram_with_one_addr/adc.srcs/sources_1/bd/xadc_pl2ps/sim/xadc_pl2ps.vhd
VHDL Output written to : C:/Users/An-ck/Desktop/xadc_with_bram_with_one_addr/adc.srcs/sources_1/bd/xadc_pl2ps/hdl/xadc_pl2ps_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block xadc_and_bram/processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xadc_and_bram/xadc_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xadc_and_bram/rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xadc_and_bram/axi_bram_ctrl_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xadc_and_bram/constant_High .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xadc_and_bram/blk_mem_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xadc_and_bram/constant_Low .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xadc_and_bram/constant3x0_Low .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xadc_and_bram/ps7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xadc_and_bram/constant31x0_Low1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PS_info_3_bits_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PWM_mod/OR_bit_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PWM_mod/comparator_N_bit_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PWM_mod/counter_N_bit_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PWM_mod/comparator_N_bit_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block FrequencyConstant .
INFO: [BD 41-1029] Generation completed for the IP Integrator block LogicLow .
INFO: [BD 41-1029] Generation completed for the IP Integrator block LogicHigh .
INFO: [BD 41-1029] Generation completed for the IP Integrator block pwm_control_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/An-ck/Desktop/xadc_with_bram_with_one_addr/adc.srcs/sources_1/bd/xadc_pl2ps/ip/xadc_pl2ps_auto_pc_1/xadc_pl2ps_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block xadc_and_bram/ps7_0_axi_periph/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/An-ck/Desktop/xadc_with_bram_with_one_addr/adc.srcs/sources_1/bd/xadc_pl2ps/ip/xadc_pl2ps_auto_pc_0/xadc_pl2ps_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block xadc_and_bram/ps7_0_axi_periph/m00_couplers/auto_pc .
Exporting to file C:/Users/An-ck/Desktop/xadc_with_bram_with_one_addr/adc.srcs/sources_1/bd/xadc_pl2ps/hw_handoff/xadc_pl2ps.hwh
Generated Block Design Tcl file C:/Users/An-ck/Desktop/xadc_with_bram_with_one_addr/adc.srcs/sources_1/bd/xadc_pl2ps/hw_handoff/xadc_pl2ps_bd.tcl
Generated Hardware Definition File C:/Users/An-ck/Desktop/xadc_with_bram_with_one_addr/adc.srcs/sources_1/bd/xadc_pl2ps/synth/xadc_pl2ps.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP xadc_pl2ps_auto_pc_0, cache-ID = b0815e792eb1baf7; cache size = 10.209 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP xadc_pl2ps_auto_pc_1, cache-ID = 6a9f204f240cae7f; cache size = 10.209 MB.
[Sun Dec 15 17:19:39 2019] Launched xadc_pl2ps_pwm_control_0_0_synth_1, synth_1...
Run output will be captured here:
xadc_pl2ps_pwm_control_0_0_synth_1: C:/Users/An-ck/Desktop/xadc_with_bram_with_one_addr/adc.runs/xadc_pl2ps_pwm_control_0_0_synth_1/runme.log
synth_1: C:/Users/An-ck/Desktop/xadc_with_bram_with_one_addr/adc.runs/synth_1/runme.log
[Sun Dec 15 17:19:39 2019] Launched impl_1...
Run output will be captured here: C:/Users/An-ck/Desktop/xadc_with_bram_with_one_addr/adc.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:10 ; elapsed = 00:00:21 . Memory (MB): peak = 2894.453 ; gain = 43.164
file copy -force C:/Users/An-ck/Desktop/xadc_with_bram_with_one_addr/adc.runs/impl_1/xadc_pl2ps_wrapper.sysdef C:/Users/An-ck/Desktop/xadc_with_bram_with_one_addr/adc.sdk/xadc_pl2ps_wrapper.hdf

file copy -force C:/Users/An-ck/Desktop/xadc_with_bram_with_one_addr/adc.runs/impl_1/xadc_pl2ps_wrapper.sysdef C:/Users/An-ck/Desktop/xadc_with_bram_with_one_addr/adc.sdk/xadc_pl2ps_wrapper.hdf

launch_sdk -workspace C:/Users/An-ck/Desktop/xadc_with_bram_with_one_addr/adc.sdk -hwspec C:/Users/An-ck/Desktop/xadc_with_bram_with_one_addr/adc.sdk/xadc_pl2ps_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/An-ck/Desktop/xadc_with_bram_with_one_addr/adc.sdk -hwspec C:/Users/An-ck/Desktop/xadc_with_bram_with_one_addr/adc.sdk/xadc_pl2ps_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
update_module_reference xadc_pl2ps_pwm_control_0_0
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
Upgrading 'C:/Users/An-ck/Desktop/xadc_with_bram_with_one_addr/adc.srcs/sources_1/bd/xadc_pl2ps/xadc_pl2ps.bd'
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/An-ck/Desktop/xadc_with_bram_with_one_addr/adc.runs/xadc_pl2ps_pwm_control_0_0_synth_1

INFO: [IP_Flow 19-3420] Updated xadc_pl2ps_pwm_control_0_0 to use current project options
WARNING: [BD 41-1731] Type mismatch between connected pins: /xadc_and_bram/FCLK_CLK0(clk) and /pwm_control_0_upgraded_ipi/clk_inc(undef)
Wrote  : <C:\Users\An-ck\Desktop\xadc_with_bram_with_one_addr\adc.srcs\sources_1\bd\xadc_pl2ps\xadc_pl2ps.bd> 
update_module_reference: Time (s): cpu = 00:00:02 ; elapsed = 00:00:28 . Memory (MB): peak = 2911.566 ; gain = 0.000
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/Users/An-ck/Desktop/xadc_with_bram_with_one_addr/adc.runs/impl_1/xadc_pl2ps_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/1234-tulA
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Xilinx/1234-tulA
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/Users/An-ck/Desktop/xadc_with_bram_with_one_addr/adc.runs/impl_1/xadc_pl2ps_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/Users/An-ck/Desktop/xadc_with_bram_with_one_addr/adc.runs/impl_1/xadc_pl2ps_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1434] Device xc7z020 (JTAG device index = 1) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Xilinx/1234-tulA
exit
INFO: [Common 17-206] Exiting Vivado at Sun Dec 15 17:42:12 2019...
