

================================================================
== Vivado HLS Report for 'StreamingConvolution_2'
================================================================
* Date:           Tue Jul  7 16:26:29 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        CIFAR10
* Solution:       sol1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     6.981|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  16396|  16396|  16396|  16396|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-------+-------+----------+-----------+-----------+------+----------+
        |          |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-------+-------+----------+-----------+-----------+------+----------+
        |- Loop 1  |  16394|  16394|         5|          2|          1|  8196|    yes   |
        +----------+-------+-------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    832|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       0|     42|
|Memory           |        0|      -|     384|     96|
|Multiplexer      |        -|      -|       -|    303|
|Register         |        -|      -|     825|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|    1209|   1273|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|       1|      2|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-------------------------------+---------------------------+---------+-------+---+----+
    |            Instance           |           Module          | BRAM_18K| DSP48E| FF| LUT|
    +-------------------------------+---------------------------+---------+-------+---+----+
    |BlackBoxJam_mux_42_24_1_1_U13  |BlackBoxJam_mux_42_24_1_1  |        0|      0|  0|  21|
    |BlackBoxJam_mux_42_24_1_1_U14  |BlackBoxJam_mux_42_24_1_1  |        0|      0|  0|  21|
    +-------------------------------+---------------------------+---------+-------+---+----+
    |Total                          |                           |        0|      0|  0|  42|
    +-------------------------------+---------------------------+---------+-------+---+----+

    * DSP48: 
    N/A

    * Memory: 
    +------------------+---------------------------------------+---------+----+----+------+-----+------+-------------+
    |      Memory      |                 Module                | BRAM_18K| FF | LUT| Words| Bits| Banks| W*Bits*Banks|
    +------------------+---------------------------------------+---------+----+----+------+-----+------+-------------+
    |inputBuf_0_0_V_U  |StreamingConvolution_2_inputBuf_0_0_V  |        0|  48|  12|    32|   24|     1|          768|
    |inputBuf_0_1_V_U  |StreamingConvolution_2_inputBuf_0_0_V  |        0|  48|  12|    32|   24|     1|          768|
    |inputBuf_1_0_V_U  |StreamingConvolution_2_inputBuf_0_0_V  |        0|  48|  12|    32|   24|     1|          768|
    |inputBuf_1_1_V_U  |StreamingConvolution_2_inputBuf_0_0_V  |        0|  48|  12|    32|   24|     1|          768|
    |inputBuf_2_0_V_U  |StreamingConvolution_2_inputBuf_0_0_V  |        0|  48|  12|    32|   24|     1|          768|
    |inputBuf_2_1_V_U  |StreamingConvolution_2_inputBuf_0_0_V  |        0|  48|  12|    32|   24|     1|          768|
    |inputBuf_3_0_V_U  |StreamingConvolution_2_inputBuf_0_0_V  |        0|  48|  12|    32|   24|     1|          768|
    |inputBuf_3_1_V_U  |StreamingConvolution_2_inputBuf_0_0_V  |        0|  48|  12|    32|   24|     1|          768|
    +------------------+---------------------------------------+---------+----+----+------+-----+------+-------------+
    |Total             |                                       |        0| 384|  96|   256|  192|     8|         6144|
    +------------------+---------------------------------------+---------+----+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |counter_internal_blo_8_fu_689_p2   |     +    |      0|  0|  39|          32|           1|
    |current_line_in_bloc_fu_586_p2     |     +    |      0|  0|  39|          32|          32|
    |grp_fu_440_p2                      |     +    |      0|  0|  39|          32|           1|
    |grp_fu_449_p2                      |     +    |      0|  0|  39|          32|           1|
    |grp_fu_455_p2                      |     +    |      0|  0|  39|          32|           1|
    |i_s_fu_546_p2                      |     +    |      0|  0|  19|          14|           1|
    |inp_3_fu_742_p2                    |     +    |      0|  0|  39|          32|           1|
    |k_x_6_fu_592_p2                    |     +    |      0|  0|  39|           1|          32|
    |k_y_6_fu_580_p2                    |     +    |      0|  0|  39|           1|          32|
    |ofm_x_4_fu_623_p2                  |     +    |      0|  0|  39|          32|           1|
    |ofm_y_4_fu_643_p2                  |     +    |      0|  0|  39|          32|           1|
    |tmp1_fu_757_p2                     |     +    |      0|  0|   5|           1|           2|
    |tmp_187_fu_763_p2                  |     +    |      0|  0|   5|           2|           2|
    |ap_block_state5_pp0_stage1_iter1   |    and   |      0|  0|   2|           1|           1|
    |ap_block_state6_pp0_stage0_iter2   |    and   |      0|  0|   2|           1|           1|
    |ap_condition_536                   |    and   |      0|  0|   2|           1|           1|
    |ap_condition_547                   |    and   |      0|  0|   2|           1|           1|
    |ap_condition_558                   |    and   |      0|  0|   2|           1|           1|
    |ap_condition_569                   |    and   |      0|  0|   2|           1|           1|
    |ap_condition_581                   |    and   |      0|  0|   2|           1|           1|
    |ap_condition_592                   |    and   |      0|  0|   2|           1|           1|
    |ap_condition_602                   |    and   |      0|  0|   2|           1|           1|
    |ap_condition_612                   |    and   |      0|  0|   2|           1|           1|
    |ap_condition_67                    |    and   |      0|  0|   2|           1|           1|
    |ap_condition_82                    |    and   |      0|  0|   2|           1|           1|
    |ap_enable_state3_pp0_iter0_stage1  |    and   |      0|  0|   2|           1|           1|
    |ap_enable_state4_pp0_iter1_stage0  |    and   |      0|  0|   2|           1|           1|
    |ap_enable_state5_pp0_iter1_stage1  |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op101_load_state3     |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op111_read_state3     |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op129_read_state3     |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op148_load_state4     |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op169_read_state4     |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op198_store_state4    |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op199_store_state4    |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op200_store_state4    |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op201_store_state4    |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op207_write_state5    |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op220_store_state5    |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op222_store_state5    |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op224_store_state5    |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op226_store_state5    |    and   |      0|  0|   2|           1|           1|
    |or_cond_fu_680_p2                  |    and   |      0|  0|   2|           1|           1|
    |grp_fu_490_p2                      |   icmp   |      0|  0|  18|          32|           6|
    |grp_fu_501_p2                      |   icmp   |      0|  0|  18|          32|           3|
    |icmp_fu_674_p2                     |   icmp   |      0|  0|  18|          27|           1|
    |tmp_184_fu_561_p2                  |   icmp   |      0|  0|  18|          32|           9|
    |tmp_189_fu_598_p2                  |   icmp   |      0|  0|  18|          32|           2|
    |tmp_191_fu_609_p2                  |   icmp   |      0|  0|  18|          32|           2|
    |tmp_193_fu_629_p2                  |   icmp   |      0|  0|  18|          32|           5|
    |tmp_194_fu_649_p2                  |   icmp   |      0|  0|  18|          32|           5|
    |tmp_195_fu_658_p2                  |   icmp   |      0|  0|  18|          32|           5|
    |tmp_202_fu_725_p2                  |   icmp   |      0|  0|  18|          32|           9|
    |tmp_fu_540_p2                      |   icmp   |      0|  0|  13|          14|          14|
    |tmp_s_fu_552_p2                    |   icmp   |      0|  0|  18|          32|           7|
    |ap_block_pp0                       |    or    |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_01001          |    or    |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_01001          |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1                    |    or    |      0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage1_iter0   |    or    |      0|  0|   2|           1|           1|
    |ap_block_state4_pp0_stage0_iter1   |    or    |      0|  0|   2|           1|           1|
    |grp_fu_507_p3                      |  select  |      0|  0|  32|           1|           1|
    |p_inp_1_fu_702_p3                  |  select  |      0|  0|  32|           1|           1|
    |p_ofm_y_4_fu_709_p3                |  select  |      0|  0|  32|           1|           1|
    |p_s_fu_730_p3                      |  select  |      0|  0|  32|           1|           1|
    |ap_enable_pp0                      |    xor   |      0|  0|   2|           1|           2|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |Total                              |          |      0|  0| 832|         677|         218|
    +-----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                     |  27|          5|    1|          5|
    |ap_done                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2       |   9|          2|    1|          2|
    |ap_phi_mux_i_phi_fu_399_p4    |   9|          2|   14|         28|
    |counter_internal_blo_fu_114   |   9|          2|   32|         64|
    |current_block_write_1_fu_106  |   9|          2|   32|         64|
    |current_line_1_fu_110         |   9|          2|   32|         64|
    |i_reg_395                     |   9|          2|   14|         28|
    |in_V_V_blk_n                  |   9|          2|    1|          2|
    |inp_1_fu_94                   |  15|          3|   32|         96|
    |inputBuf_0_0_V_address1       |  15|          3|    5|         15|
    |inputBuf_0_1_V_address1       |  15|          3|    5|         15|
    |inputBuf_1_0_V_address1       |  15|          3|    5|         15|
    |inputBuf_1_1_V_address1       |  15|          3|    5|         15|
    |inputBuf_2_0_V_address1       |  15|          3|    5|         15|
    |inputBuf_2_1_V_address1       |  15|          3|    5|         15|
    |inputBuf_3_0_V_address1       |  15|          3|    5|         15|
    |inputBuf_3_1_V_address1       |  15|          3|    5|         15|
    |k_x_1_fu_98                   |   9|          2|   32|         64|
    |k_y_1_fu_90                   |   9|          2|   32|         64|
    |ofm_x_1_fu_86                 |   9|          2|   32|         64|
    |ofm_y_1_fu_82                 |   9|          2|   32|         64|
    |out_V_V_blk_n                 |   9|          2|    1|          2|
    |out_V_V_din                   |  15|          3|   24|         72|
    |read_block_1_fu_102           |   9|          2|   32|         64|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         | 303|         63|  385|        869|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------+----+----+-----+-----------+
    |              Name              | FF | LUT| Bits| Const Bits|
    +--------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                       |   4|   0|    4|          0|
    |ap_done_reg                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2         |   1|   0|    1|          0|
    |counter_internal_blo_8_reg_945  |  32|   0|   32|          0|
    |counter_internal_blo_fu_114     |  32|   0|   32|          0|
    |current_block_write_1_fu_106    |  32|   0|   32|          0|
    |current_line_1_fu_110           |  32|   0|   32|          0|
    |current_line_in_bloc_reg_913    |  32|   0|   32|          0|
    |i_reg_395                       |  14|   0|   14|          0|
    |i_s_reg_895                     |  14|   0|   14|          0|
    |inp_1_fu_94                     |  32|   0|   32|          0|
    |inputBuf_0_0_V_loa_reg_993      |  24|   0|   24|          0|
    |inputBuf_0_1_V_add_8_reg_1037   |   5|   0|    5|          0|
    |inputBuf_0_1_V_add_reg_1061     |   5|   0|    5|          0|
    |inputBuf_0_1_V_loa_reg_1081     |  24|   0|   24|          0|
    |inputBuf_1_0_V_loa_reg_998      |  24|   0|   24|          0|
    |inputBuf_1_1_V_add_8_reg_1042   |   5|   0|    5|          0|
    |inputBuf_1_1_V_add_reg_1066     |   5|   0|    5|          0|
    |inputBuf_1_1_V_loa_reg_1086     |  24|   0|   24|          0|
    |inputBuf_2_0_V_loa_reg_1003     |  24|   0|   24|          0|
    |inputBuf_2_1_V_add_8_reg_1047   |   5|   0|    5|          0|
    |inputBuf_2_1_V_add_reg_1071     |   5|   0|    5|          0|
    |inputBuf_2_1_V_loa_reg_1091     |  24|   0|   24|          0|
    |inputBuf_3_0_V_loa_reg_1008     |  24|   0|   24|          0|
    |inputBuf_3_1_V_add_8_reg_1052   |   5|   0|    5|          0|
    |inputBuf_3_1_V_add_reg_1076     |   5|   0|    5|          0|
    |inputBuf_3_1_V_loa_reg_1096     |  24|   0|   24|          0|
    |k_x_1_fu_98                     |  32|   0|   32|          0|
    |k_y_1_fu_90                     |  32|   0|   32|          0|
    |ofm_x_1_fu_86                   |  32|   0|   32|          0|
    |ofm_y_1_fu_82                   |  32|   0|   32|          0|
    |ofm_y_4_reg_930                 |  32|   0|   32|          0|
    |or_cond_reg_941                 |   1|   0|    1|          0|
    |or_cond_reg_941_pp0_iter1_reg   |   1|   0|    1|          0|
    |read_block_1_fu_102             |  32|   0|   32|          0|
    |reg_466                         |  32|   0|   32|          0|
    |reg_470                         |  32|   0|   32|          0|
    |reg_474                         |  24|   0|   24|          0|
    |reg_486                         |  32|   0|   32|          0|
    |tmp_1372_reg_1057               |   2|   0|    2|          0|
    |tmp_1373_reg_908                |   2|   0|    2|          0|
    |tmp_1376_reg_1033               |   2|   0|    2|          0|
    |tmp_184_reg_904                 |   1|   0|    1|          0|
    |tmp_184_reg_904_pp0_iter1_reg   |   1|   0|    1|          0|
    |tmp_187_reg_987                 |   2|   0|    2|          0|
    |tmp_188_reg_951                 |  32|   0|   64|         32|
    |tmp_189_reg_918                 |   1|   0|    1|          0|
    |tmp_190_reg_983                 |   1|   0|    1|          0|
    |tmp_191_reg_922                 |   1|   0|    1|          0|
    |tmp_193_reg_926                 |   1|   0|    1|          0|
    |tmp_194_reg_935                 |   1|   0|    1|          0|
    |tmp_199_reg_979                 |   1|   0|    1|          0|
    |tmp_reg_891                     |   1|   0|    1|          0|
    |tmp_s_reg_900                   |   1|   0|    1|          0|
    |tmp_s_reg_900_pp0_iter1_reg     |   1|   0|    1|          0|
    +--------------------------------+----+----+-----+-----------+
    |Total                           | 825|   0|  857|         32|
    +--------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+------------------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+----------------+-----+-----+------------+------------------------+--------------+
|ap_clk          |  in |    1| ap_ctrl_hs | StreamingConvolution.2 | return value |
|ap_rst          |  in |    1| ap_ctrl_hs | StreamingConvolution.2 | return value |
|ap_start        |  in |    1| ap_ctrl_hs | StreamingConvolution.2 | return value |
|ap_done         | out |    1| ap_ctrl_hs | StreamingConvolution.2 | return value |
|ap_continue     |  in |    1| ap_ctrl_hs | StreamingConvolution.2 | return value |
|ap_idle         | out |    1| ap_ctrl_hs | StreamingConvolution.2 | return value |
|ap_ready        | out |    1| ap_ctrl_hs | StreamingConvolution.2 | return value |
|in_V_V_dout     |  in |   24|   ap_fifo  |         in_V_V         |    pointer   |
|in_V_V_empty_n  |  in |    1|   ap_fifo  |         in_V_V         |    pointer   |
|in_V_V_read     | out |    1|   ap_fifo  |         in_V_V         |    pointer   |
|out_V_V_din     | out |   24|   ap_fifo  |         out_V_V        |    pointer   |
|out_V_V_full_n  |  in |    1|   ap_fifo  |         out_V_V        |    pointer   |
|out_V_V_write   | out |    1|   ap_fifo  |         out_V_V        |    pointer   |
+----------------+-----+-----+------------+------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 2, D = 5, States = { 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	7  / (tmp)
	3  / (!tmp)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	2  / true
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.32>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%ofm_y_1 = alloca i32"   --->   Operation 8 'alloca' 'ofm_y_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%ofm_x_1 = alloca i32"   --->   Operation 9 'alloca' 'ofm_x_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%k_y_1 = alloca i32"   --->   Operation 10 'alloca' 'k_y_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%inp_1 = alloca i32"   --->   Operation 11 'alloca' 'inp_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%k_x_1 = alloca i32"   --->   Operation 12 'alloca' 'k_x_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%read_block_1 = alloca i32"   --->   Operation 13 'alloca' 'read_block_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%current_block_write_1 = alloca i32"   --->   Operation 14 'alloca' 'current_block_write_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%current_line_1 = alloca i32"   --->   Operation 15 'alloca' 'current_line_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%counter_internal_blo = alloca i32"   --->   Operation 16 'alloca' 'counter_internal_blo' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i24* %in_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 17 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i24* %out_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 18 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (2.32ns)   --->   "%inputBuf_0_0_V = alloca [32 x i24], align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:56]   --->   Operation 19 'alloca' 'inputBuf_0_0_V' <Predicate = true> <Delay = 2.32> <Core = "RAM_2P">   --->   Core 40 'RAM_2P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 32> <RAM>
ST_1 : Operation 20 [1/1] (2.32ns)   --->   "%inputBuf_0_1_V = alloca [32 x i24], align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:56]   --->   Operation 20 'alloca' 'inputBuf_0_1_V' <Predicate = true> <Delay = 2.32> <Core = "RAM_2P">   --->   Core 40 'RAM_2P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 32> <RAM>
ST_1 : Operation 21 [1/1] (2.32ns)   --->   "%inputBuf_1_0_V = alloca [32 x i24], align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:56]   --->   Operation 21 'alloca' 'inputBuf_1_0_V' <Predicate = true> <Delay = 2.32> <Core = "RAM_2P">   --->   Core 40 'RAM_2P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 32> <RAM>
ST_1 : Operation 22 [1/1] (2.32ns)   --->   "%inputBuf_1_1_V = alloca [32 x i24], align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:56]   --->   Operation 22 'alloca' 'inputBuf_1_1_V' <Predicate = true> <Delay = 2.32> <Core = "RAM_2P">   --->   Core 40 'RAM_2P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 32> <RAM>
ST_1 : Operation 23 [1/1] (2.32ns)   --->   "%inputBuf_2_0_V = alloca [32 x i24], align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:56]   --->   Operation 23 'alloca' 'inputBuf_2_0_V' <Predicate = true> <Delay = 2.32> <Core = "RAM_2P">   --->   Core 40 'RAM_2P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 32> <RAM>
ST_1 : Operation 24 [1/1] (2.32ns)   --->   "%inputBuf_2_1_V = alloca [32 x i24], align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:56]   --->   Operation 24 'alloca' 'inputBuf_2_1_V' <Predicate = true> <Delay = 2.32> <Core = "RAM_2P">   --->   Core 40 'RAM_2P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 32> <RAM>
ST_1 : Operation 25 [1/1] (2.32ns)   --->   "%inputBuf_3_0_V = alloca [32 x i24], align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:56]   --->   Operation 25 'alloca' 'inputBuf_3_0_V' <Predicate = true> <Delay = 2.32> <Core = "RAM_2P">   --->   Core 40 'RAM_2P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 32> <RAM>
ST_1 : Operation 26 [1/1] (2.32ns)   --->   "%inputBuf_3_1_V = alloca [32 x i24], align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:56]   --->   Operation 26 'alloca' 'inputBuf_3_1_V' <Predicate = true> <Delay = 2.32> <Core = "RAM_2P">   --->   Core 40 'RAM_2P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 32> <RAM>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecMemCore([32 x i24]* %inputBuf_0_0_V, [32 x i24]* %inputBuf_0_1_V, [32 x i24]* %inputBuf_1_0_V, [32 x i24]* %inputBuf_1_1_V, [32 x i24]* %inputBuf_2_0_V, [32 x i24]* %inputBuf_2_1_V, [32 x i24]* %inputBuf_3_0_V, [32 x i24]* %inputBuf_3_1_V, [1 x i8]* @p_str, [7 x i8]* @p_str108, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:59]   --->   Operation 27 'specmemcore' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (1.76ns)   --->   "store i32 0, i32* %counter_internal_blo"   --->   Operation 28 'store' <Predicate = true> <Delay = 1.76>
ST_1 : Operation 29 [1/1] (1.81ns)   --->   "store i32 0, i32* %current_line_1"   --->   Operation 29 'store' <Predicate = true> <Delay = 1.81>
ST_1 : Operation 30 [1/1] (1.81ns)   --->   "store i32 0, i32* %current_block_write_1"   --->   Operation 30 'store' <Predicate = true> <Delay = 1.81>
ST_1 : Operation 31 [1/1] (1.81ns)   --->   "store i32 0, i32* %read_block_1"   --->   Operation 31 'store' <Predicate = true> <Delay = 1.81>
ST_1 : Operation 32 [1/1] (1.76ns)   --->   "store i32 0, i32* %k_x_1"   --->   Operation 32 'store' <Predicate = true> <Delay = 1.76>
ST_1 : Operation 33 [1/1] (1.81ns)   --->   "store i32 0, i32* %inp_1"   --->   Operation 33 'store' <Predicate = true> <Delay = 1.81>
ST_1 : Operation 34 [1/1] (1.76ns)   --->   "store i32 0, i32* %k_y_1"   --->   Operation 34 'store' <Predicate = true> <Delay = 1.76>
ST_1 : Operation 35 [1/1] (1.76ns)   --->   "store i32 0, i32* %ofm_x_1"   --->   Operation 35 'store' <Predicate = true> <Delay = 1.76>
ST_1 : Operation 36 [1/1] (1.76ns)   --->   "store i32 0, i32* %ofm_y_1"   --->   Operation 36 'store' <Predicate = true> <Delay = 1.76>
ST_1 : Operation 37 [1/1] (1.76ns)   --->   "br label %.preheader42.0" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:73]   --->   Operation 37 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 6.98>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%i = phi i14 [ %i_s, %._crit_edge.0 ], [ 0, %.preheader42.preheader.0 ]" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:73]   --->   Operation 38 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (2.20ns)   --->   "%tmp = icmp eq i14 %i, -8188" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:73]   --->   Operation 39 'icmp' 'tmp' <Predicate = true> <Delay = 2.20> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8196, i64 8196, i64 8196)"   --->   Operation 40 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (1.81ns)   --->   "%i_s = add i14 %i, 1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:73]   --->   Operation 41 'add' 'i_s' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "br i1 %tmp, label %8, label %0" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:73]   --->   Operation 42 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%inp_1_load_7 = load i32* %inp_1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:75]   --->   Operation 43 'load' 'inp_1_load_7' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_182 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str205)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:73]   --->   Operation 44 'specregionbegin' 'tmp_182' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str) nounwind" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:74]   --->   Operation 45 'specpipeline' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (2.47ns)   --->   "%tmp_s = icmp ult i32 %inp_1_load_7, 96" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:75]   --->   Operation 46 'icmp' 'tmp_s' <Predicate = (!tmp)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "br i1 %tmp_s, label %.preheader41.preheader.0, label %2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:75]   --->   Operation 47 'br' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%counter_internal_blo_13 = load i32* %counter_internal_blo" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:97]   --->   Operation 48 'load' 'counter_internal_blo_13' <Predicate = (!tmp & !tmp_s)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (2.47ns)   --->   "%tmp_184 = icmp ult i32 %counter_internal_blo_13, 269" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:97]   --->   Operation 49 'icmp' 'tmp_184' <Predicate = (!tmp & !tmp_s)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "br i1 %tmp_184, label %3, label %._crit_edge43.0" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:97]   --->   Operation 50 'br' <Predicate = (!tmp & !tmp_s)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%ofm_x_1_load_4 = load i32* %ofm_x_1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:102]   --->   Operation 51 'load' 'ofm_x_1_load_4' <Predicate = (!tmp & !tmp_s & tmp_184)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%k_y_1_load = load i32* %k_y_1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:99]   --->   Operation 52 'load' 'k_y_1_load' <Predicate = (!tmp & !tmp_s & tmp_184)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%k_x_1_load = load i32* %k_x_1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:108]   --->   Operation 53 'load' 'k_x_1_load' <Predicate = (!tmp & !tmp_s & tmp_184)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_1373 = trunc i32 %k_y_1_load to i2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:99]   --->   Operation 54 'trunc' 'tmp_1373' <Predicate = (!tmp & !tmp_s & tmp_184)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (2.55ns)   --->   "%k_y_6 = add i32 1, %k_y_1_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:99]   --->   Operation 55 'add' 'k_y_6' <Predicate = (!tmp & !tmp_s & tmp_184)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (2.55ns)   --->   "%current_line_in_bloc = add i32 %ofm_x_1_load_4, %k_x_1_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:102]   --->   Operation 56 'add' 'current_line_in_bloc' <Predicate = (!tmp & !tmp_s & tmp_184)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (2.55ns)   --->   "%k_x_6 = add i32 1, %k_x_1_load" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:108]   --->   Operation 57 'add' 'k_x_6' <Predicate = (!tmp & !tmp_s & tmp_184)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (2.47ns)   --->   "%tmp_189 = icmp eq i32 %k_x_6, 3" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:109]   --->   Operation 58 'icmp' 'tmp_189' <Predicate = (!tmp & !tmp_s & tmp_184)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "br i1 %tmp_189, label %4, label %.._crit_edge43.0_crit_edge154" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:109]   --->   Operation 59 'br' <Predicate = (!tmp & !tmp_s & tmp_184)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (1.76ns)   --->   "store i32 %k_x_6, i32* %k_x_1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:108]   --->   Operation 60 'store' <Predicate = (!tmp & !tmp_s & tmp_184 & !tmp_189)> <Delay = 1.76>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "br label %._crit_edge43.0" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:109]   --->   Operation 61 'br' <Predicate = (!tmp & !tmp_s & tmp_184 & !tmp_189)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (2.47ns)   --->   "%tmp_191 = icmp eq i32 %k_y_6, 3" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:112]   --->   Operation 62 'icmp' 'tmp_191' <Predicate = (!tmp & !tmp_s & tmp_184 & tmp_189)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "br i1 %tmp_191, label %5, label %.._crit_edge43.0_crit_edge153" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:112]   --->   Operation 63 'br' <Predicate = (!tmp & !tmp_s & tmp_184 & tmp_189)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (1.76ns)   --->   "store i32 0, i32* %k_x_1"   --->   Operation 64 'store' <Predicate = (!tmp & !tmp_s & tmp_184 & tmp_189 & !tmp_191)> <Delay = 1.76>
ST_2 : Operation 65 [1/1] (1.76ns)   --->   "store i32 %k_y_6, i32* %k_y_1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:99]   --->   Operation 65 'store' <Predicate = (!tmp & !tmp_s & tmp_184 & tmp_189 & !tmp_191)> <Delay = 1.76>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "br label %._crit_edge43.0" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:112]   --->   Operation 66 'br' <Predicate = (!tmp & !tmp_s & tmp_184 & tmp_189 & !tmp_191)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%ofm_x_1_load = load i32* %ofm_x_1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:114]   --->   Operation 67 'load' 'ofm_x_1_load' <Predicate = (!tmp & !tmp_s & tmp_184 & tmp_189 & tmp_191)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (2.55ns)   --->   "%ofm_x_4 = add i32 %ofm_x_1_load, 1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:114]   --->   Operation 68 'add' 'ofm_x_4' <Predicate = (!tmp & !tmp_s & tmp_184 & tmp_189 & tmp_191)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 69 [1/1] (2.47ns)   --->   "%tmp_193 = icmp eq i32 %ofm_x_4, 30" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:115]   --->   Operation 69 'icmp' 'tmp_193' <Predicate = (!tmp & !tmp_s & tmp_184 & tmp_189 & tmp_191)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (1.76ns)   --->   "store i32 0, i32* %k_y_1"   --->   Operation 70 'store' <Predicate = (!tmp & !tmp_s & tmp_184 & tmp_189 & tmp_191)> <Delay = 1.76>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "br i1 %tmp_193, label %6, label %.._crit_edge43.0_crit_edge" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:115]   --->   Operation 71 'br' <Predicate = (!tmp & !tmp_s & tmp_184 & tmp_189 & tmp_191)> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (1.76ns)   --->   "store i32 0, i32* %k_x_1"   --->   Operation 72 'store' <Predicate = (!tmp & !tmp_s & tmp_184 & tmp_189 & tmp_191 & !tmp_193)> <Delay = 1.76>
ST_2 : Operation 73 [1/1] (1.76ns)   --->   "store i32 %ofm_x_4, i32* %ofm_x_1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:114]   --->   Operation 73 'store' <Predicate = (!tmp & !tmp_s & tmp_184 & tmp_189 & tmp_191 & !tmp_193)> <Delay = 1.76>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "br label %._crit_edge43.0" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:115]   --->   Operation 74 'br' <Predicate = (!tmp & !tmp_s & tmp_184 & tmp_189 & tmp_191 & !tmp_193)> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%ofm_y_1_load = load i32* %ofm_y_1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:117]   --->   Operation 75 'load' 'ofm_y_1_load' <Predicate = (!tmp & !tmp_s & tmp_184 & tmp_189 & tmp_191 & tmp_193)> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (2.55ns)   --->   "%ofm_y_4 = add i32 %ofm_y_1_load, 1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:117]   --->   Operation 76 'add' 'ofm_y_4' <Predicate = (!tmp & !tmp_s & tmp_184 & tmp_189 & tmp_191 & tmp_193)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 77 [1/1] (2.47ns)   --->   "%tmp_194 = icmp eq i32 %ofm_y_4, 30" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:118]   --->   Operation 77 'icmp' 'tmp_194' <Predicate = (!tmp & !tmp_s & tmp_184 & tmp_189 & tmp_191 & tmp_193)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 78 [1/1] (1.76ns)   --->   "store i32 0, i32* %k_x_1"   --->   Operation 78 'store' <Predicate = (!tmp & !tmp_s & tmp_184 & tmp_189 & tmp_191 & tmp_193)> <Delay = 1.76>
ST_2 : Operation 79 [1/1] (1.76ns)   --->   "store i32 0, i32* %ofm_x_1"   --->   Operation 79 'store' <Predicate = (!tmp & !tmp_s & tmp_184 & tmp_189 & tmp_191 & tmp_193)> <Delay = 1.76>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%read_block_1_load_7 = load i32* %read_block_1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:126]   --->   Operation 80 'load' 'read_block_1_load_7' <Predicate = (!tmp & !tmp_s)> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%counter_internal_blo_12 = load i32* %counter_internal_blo" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:126]   --->   Operation 81 'load' 'counter_internal_blo_12' <Predicate = (!tmp & !tmp_s)> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (2.47ns)   --->   "%tmp_195 = icmp ult i32 %counter_internal_blo_12, 31" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:126]   --->   Operation 82 'icmp' 'tmp_195' <Predicate = (!tmp & !tmp_s)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 83 [1/1] (0.00ns)   --->   "%tmp_1375 = call i27 @_ssdm_op_PartSelect.i27.i32.i32.i32(i32 %read_block_1_load_7, i32 5, i32 31)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:126]   --->   Operation 83 'partselect' 'tmp_1375' <Predicate = (!tmp & !tmp_s)> <Delay = 0.00>
ST_2 : Operation 84 [1/1] (2.45ns)   --->   "%icmp = icmp eq i27 %tmp_1375, 0" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:126]   --->   Operation 84 'icmp' 'icmp' <Predicate = (!tmp & !tmp_s)> <Delay = 2.45> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 85 [1/1] (0.97ns)   --->   "%or_cond = and i1 %tmp_195, %icmp" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:126]   --->   Operation 85 'and' 'or_cond' <Predicate = (!tmp & !tmp_s)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "br i1 %or_cond, label %.preheader.preheader.0, label %._crit_edge48.0" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:126]   --->   Operation 86 'br' <Predicate = (!tmp & !tmp_s)> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%current_line_1_load_12 = load i32* %current_line_1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:135]   --->   Operation 87 'load' 'current_line_1_load_12' <Predicate = (!tmp & !tmp_s & or_cond)> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (2.55ns)   --->   "%current_line_9 = add i32 %current_line_1_load_12, 1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:135]   --->   Operation 88 'add' 'current_line_9' <Predicate = (!tmp & !tmp_s & or_cond)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%counter_internal_blo_11 = load i32* %counter_internal_blo" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:146]   --->   Operation 89 'load' 'counter_internal_blo_11' <Predicate = (!tmp & !tmp_s)> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (2.55ns)   --->   "%counter_internal_blo_8 = add i32 %counter_internal_blo_11, 1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:146]   --->   Operation 90 'add' 'counter_internal_blo_8' <Predicate = (!tmp & !tmp_s)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%current_line_1_load = load i32* %current_line_1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:83]   --->   Operation 91 'load' 'current_line_1_load' <Predicate = (!tmp & tmp_s)> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (2.55ns)   --->   "%current_line_8 = add i32 %current_line_1_load, 1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:83]   --->   Operation 92 'add' 'current_line_8' <Predicate = (!tmp & tmp_s)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%empty_1205 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str205, i32 %tmp_182)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:152]   --->   Operation 93 'specregionend' 'empty_1205' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "br label %.preheader42.0" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:73]   --->   Operation 94 'br' <Predicate = (!tmp)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.94>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "%tmp_188 = zext i32 %current_line_in_bloc to i64" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:105]   --->   Operation 95 'zext' 'tmp_188' <Predicate = (!tmp & !tmp_s & tmp_184)> <Delay = 0.00>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%inputBuf_0_0_V_add_7 = getelementptr [32 x i24]* %inputBuf_0_0_V, i64 0, i64 %tmp_188" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:105]   --->   Operation 96 'getelementptr' 'inputBuf_0_0_V_add_7' <Predicate = (!tmp & !tmp_s & tmp_184)> <Delay = 0.00>
ST_3 : Operation 97 [2/2] (2.32ns)   --->   "%inputBuf_0_0_V_loa = load i24* %inputBuf_0_0_V_add_7, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:105]   --->   Operation 97 'load' 'inputBuf_0_0_V_loa' <Predicate = (!tmp & !tmp_s & tmp_184)> <Delay = 2.32> <Core = "RAM_2P">   --->   Core 40 'RAM_2P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 32> <RAM>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "%inputBuf_1_0_V_add_7 = getelementptr [32 x i24]* %inputBuf_1_0_V, i64 0, i64 %tmp_188" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:105]   --->   Operation 98 'getelementptr' 'inputBuf_1_0_V_add_7' <Predicate = (!tmp & !tmp_s & tmp_184)> <Delay = 0.00>
ST_3 : Operation 99 [2/2] (2.32ns)   --->   "%inputBuf_1_0_V_loa = load i24* %inputBuf_1_0_V_add_7, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:105]   --->   Operation 99 'load' 'inputBuf_1_0_V_loa' <Predicate = (!tmp & !tmp_s & tmp_184)> <Delay = 2.32> <Core = "RAM_2P">   --->   Core 40 'RAM_2P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 32> <RAM>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "%inputBuf_2_0_V_add_7 = getelementptr [32 x i24]* %inputBuf_2_0_V, i64 0, i64 %tmp_188" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:105]   --->   Operation 100 'getelementptr' 'inputBuf_2_0_V_add_7' <Predicate = (!tmp & !tmp_s & tmp_184)> <Delay = 0.00>
ST_3 : Operation 101 [2/2] (2.32ns)   --->   "%inputBuf_2_0_V_loa = load i24* %inputBuf_2_0_V_add_7, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:105]   --->   Operation 101 'load' 'inputBuf_2_0_V_loa' <Predicate = (!tmp & !tmp_s & tmp_184)> <Delay = 2.32> <Core = "RAM_2P">   --->   Core 40 'RAM_2P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 32> <RAM>
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "%inputBuf_3_0_V_add_7 = getelementptr [32 x i24]* %inputBuf_3_0_V, i64 0, i64 %tmp_188" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:105]   --->   Operation 102 'getelementptr' 'inputBuf_3_0_V_add_7' <Predicate = (!tmp & !tmp_s & tmp_184)> <Delay = 0.00>
ST_3 : Operation 103 [2/2] (2.32ns)   --->   "%inputBuf_3_0_V_loa = load i24* %inputBuf_3_0_V_add_7, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:105]   --->   Operation 103 'load' 'inputBuf_3_0_V_loa' <Predicate = (!tmp & !tmp_s & tmp_184)> <Delay = 2.32> <Core = "RAM_2P">   --->   Core 40 'RAM_2P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 32> <RAM>
ST_3 : Operation 104 [1/1] (0.00ns)   --->   "%inp_1_load_8 = load i32* %inp_1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:118]   --->   Operation 104 'load' 'inp_1_load_8' <Predicate = (!tmp & !tmp_s & tmp_184 & tmp_189 & tmp_191 & tmp_193 & !tmp_194)> <Delay = 0.00>
ST_3 : Operation 105 [1/1] (0.69ns)   --->   "%p_inp_1 = select i1 %tmp_194, i32 0, i32 %inp_1_load_8" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:118]   --->   Operation 105 'select' 'p_inp_1' <Predicate = (!tmp & !tmp_s & tmp_184 & tmp_189 & tmp_191 & tmp_193)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 106 [1/1] (0.69ns)   --->   "%p_ofm_y_4 = select i1 %tmp_194, i32 0, i32 %ofm_y_4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:118]   --->   Operation 106 'select' 'p_ofm_y_4' <Predicate = (!tmp & !tmp_s & tmp_184 & tmp_189 & tmp_191 & tmp_193)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 107 [1/1] (1.81ns)   --->   "store i32 %p_inp_1, i32* %inp_1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:118]   --->   Operation 107 'store' <Predicate = (!tmp & !tmp_s & tmp_184 & tmp_189 & tmp_191 & tmp_193)> <Delay = 1.81>
ST_3 : Operation 108 [1/1] (1.76ns)   --->   "store i32 %p_ofm_y_4, i32* %ofm_y_1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:118]   --->   Operation 108 'store' <Predicate = (!tmp & !tmp_s & tmp_184 & tmp_189 & tmp_191 & tmp_193)> <Delay = 1.76>
ST_3 : Operation 109 [1/1] (0.00ns)   --->   "br label %._crit_edge43.0" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:118]   --->   Operation 109 'br' <Predicate = (!tmp & !tmp_s & tmp_184 & tmp_189 & tmp_191 & tmp_193)> <Delay = 0.00>
ST_3 : Operation 110 [1/1] (0.00ns)   --->   "%current_line_1_load_11 = load i32* %current_line_1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:132]   --->   Operation 110 'load' 'current_line_1_load_11' <Predicate = (!tmp & !tmp_s & or_cond)> <Delay = 0.00>
ST_3 : Operation 111 [1/1] (2.18ns)   --->   "%tmp_V_42 = call i24 @_ssdm_op_Read.ap_fifo.volatile.i24P(i24* %in_V_V)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:131]   --->   Operation 111 'read' 'tmp_V_42' <Predicate = (!tmp & !tmp_s & or_cond)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 61> <Depth = 0> <FIFO>
ST_3 : Operation 112 [1/1] (0.00ns)   --->   "%tmp_198 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str208)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:128]   --->   Operation 112 'specregionbegin' 'tmp_198' <Predicate = (!tmp & !tmp_s & or_cond)> <Delay = 0.00>
ST_3 : Operation 113 [1/1] (0.00ns)   --->   "%empty_1207 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str208, i32 %tmp_198)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:134]   --->   Operation 113 'specregionend' 'empty_1207' <Predicate = (!tmp & !tmp_s & or_cond)> <Delay = 0.00>
ST_3 : Operation 114 [1/1] (2.47ns)   --->   "%tmp_199 = icmp eq i32 %current_line_9, 32" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:136]   --->   Operation 114 'icmp' 'tmp_199' <Predicate = (!tmp & !tmp_s & or_cond)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 115 [1/1] (0.00ns)   --->   "br i1 %tmp_199, label %7, label %.preheader.preheader.014.._crit_edge48.0_crit_edge" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:136]   --->   Operation 115 'br' <Predicate = (!tmp & !tmp_s & or_cond)> <Delay = 0.00>
ST_3 : Operation 116 [1/1] (1.81ns)   --->   "store i32 %current_line_9, i32* %current_line_1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:135]   --->   Operation 116 'store' <Predicate = (!tmp & !tmp_s & or_cond & !tmp_199)> <Delay = 1.81>
ST_3 : Operation 117 [1/1] (0.00ns)   --->   "br label %._crit_edge48.0" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:136]   --->   Operation 117 'br' <Predicate = (!tmp & !tmp_s & or_cond & !tmp_199)> <Delay = 0.00>
ST_3 : Operation 118 [1/1] (0.00ns)   --->   "%read_block_1_load_8 = load i32* %read_block_1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:139]   --->   Operation 118 'load' 'read_block_1_load_8' <Predicate = (!tmp & !tmp_s & or_cond & tmp_199)> <Delay = 0.00>
ST_3 : Operation 119 [1/1] (0.00ns)   --->   "%current_block_write_20 = load i32* %current_block_write_1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:140]   --->   Operation 119 'load' 'current_block_write_20' <Predicate = (!tmp & !tmp_s & or_cond & tmp_199)> <Delay = 0.00>
ST_3 : Operation 120 [1/1] (2.55ns)   --->   "%read_block_6 = add i32 %read_block_1_load_8, 1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:139]   --->   Operation 120 'add' 'read_block_6' <Predicate = (!tmp & !tmp_s & or_cond & tmp_199)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 121 [1/1] (2.55ns)   --->   "%current_block_write_4 = add i32 %current_block_write_20, 1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:140]   --->   Operation 121 'add' 'current_block_write_4' <Predicate = (!tmp & !tmp_s & or_cond & tmp_199)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 122 [1/1] (1.81ns)   --->   "store i32 0, i32* %current_line_1"   --->   Operation 122 'store' <Predicate = (!tmp & !tmp_s & or_cond & tmp_199)> <Delay = 1.81>
ST_3 : Operation 123 [1/1] (1.81ns)   --->   "store i32 %read_block_6, i32* %read_block_1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:139]   --->   Operation 123 'store' <Predicate = (!tmp & !tmp_s & or_cond & tmp_199)> <Delay = 1.81>
ST_3 : Operation 124 [1/1] (2.47ns)   --->   "%tmp_202 = icmp eq i32 %counter_internal_blo_8, 269" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:147]   --->   Operation 124 'icmp' 'tmp_202' <Predicate = (!tmp & !tmp_s)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 125 [1/1] (0.69ns)   --->   "%p_s = select i1 %tmp_202, i32 0, i32 %counter_internal_blo_8" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:147]   --->   Operation 125 'select' 'p_s' <Predicate = (!tmp & !tmp_s)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 126 [1/1] (1.76ns)   --->   "store i32 %p_s, i32* %counter_internal_blo" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:147]   --->   Operation 126 'store' <Predicate = (!tmp & !tmp_s)> <Delay = 1.76>
ST_3 : Operation 127 [1/1] (0.00ns)   --->   "br label %._crit_edge.0"   --->   Operation 127 'br' <Predicate = (!tmp & !tmp_s)> <Delay = 0.00>
ST_3 : Operation 128 [1/1] (0.00ns)   --->   "%current_line_1_load_10 = load i32* %current_line_1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:81]   --->   Operation 128 'load' 'current_line_1_load_10' <Predicate = (!tmp & tmp_s)> <Delay = 0.00>
ST_3 : Operation 129 [1/1] (2.18ns)   --->   "%tmp_V = call i24 @_ssdm_op_Read.ap_fifo.volatile.i24P(i24* %in_V_V)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:80]   --->   Operation 129 'read' 'tmp_V' <Predicate = (!tmp & tmp_s)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 61> <Depth = 0> <FIFO>
ST_3 : Operation 130 [1/1] (0.00ns)   --->   "%inp_1_load = load i32* %inp_1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:84]   --->   Operation 130 'load' 'inp_1_load' <Predicate = (!tmp & tmp_s)> <Delay = 0.00>
ST_3 : Operation 131 [1/1] (2.55ns)   --->   "%inp_3 = add i32 %inp_1_load, 1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:84]   --->   Operation 131 'add' 'inp_3' <Predicate = (!tmp & tmp_s)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 132 [1/1] (2.47ns)   --->   "%tmp_190 = icmp eq i32 %current_line_8, 32" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:85]   --->   Operation 132 'icmp' 'tmp_190' <Predicate = (!tmp & tmp_s)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 133 [1/1] (1.81ns)   --->   "store i32 %inp_3, i32* %inp_1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:84]   --->   Operation 133 'store' <Predicate = (!tmp & tmp_s)> <Delay = 1.81>
ST_3 : Operation 134 [1/1] (0.00ns)   --->   "br i1 %tmp_190, label %1, label %.preheader41.preheader.037.._crit_edge.0_crit_edge" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:85]   --->   Operation 134 'br' <Predicate = (!tmp & tmp_s)> <Delay = 0.00>
ST_3 : Operation 135 [1/1] (1.81ns)   --->   "store i32 %current_line_8, i32* %current_line_1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:83]   --->   Operation 135 'store' <Predicate = (!tmp & tmp_s & !tmp_190)> <Delay = 1.81>
ST_3 : Operation 136 [1/1] (0.00ns)   --->   "br label %._crit_edge.0" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:85]   --->   Operation 136 'br' <Predicate = (!tmp & tmp_s & !tmp_190)> <Delay = 0.00>
ST_3 : Operation 137 [1/1] (0.00ns)   --->   "%read_block_1_load = load i32* %read_block_1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:91]   --->   Operation 137 'load' 'read_block_1_load' <Predicate = (!tmp & tmp_s & tmp_190)> <Delay = 0.00>
ST_3 : Operation 138 [1/1] (0.00ns)   --->   "%current_block_write_17 = load i32* %current_block_write_1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:88]   --->   Operation 138 'load' 'current_block_write_17' <Predicate = (!tmp & tmp_s & tmp_190)> <Delay = 0.00>
ST_3 : Operation 139 [1/1] (2.55ns)   --->   "%current_block_write_9 = add i32 %current_block_write_17, 1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:88]   --->   Operation 139 'add' 'current_block_write_9' <Predicate = (!tmp & tmp_s & tmp_190)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 140 [1/1] (2.55ns)   --->   "%read_block = add i32 %read_block_1_load, 1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:91]   --->   Operation 140 'add' 'read_block' <Predicate = (!tmp & tmp_s & tmp_190)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 141 [1/1] (1.76ns)   --->   "store i32 0, i32* %counter_internal_blo"   --->   Operation 141 'store' <Predicate = (!tmp & tmp_s & tmp_190)> <Delay = 1.76>
ST_3 : Operation 142 [1/1] (1.81ns)   --->   "store i32 0, i32* %current_line_1"   --->   Operation 142 'store' <Predicate = (!tmp & tmp_s & tmp_190)> <Delay = 1.81>
ST_3 : Operation 143 [1/1] (1.81ns)   --->   "store i32 %read_block, i32* %read_block_1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:91]   --->   Operation 143 'store' <Predicate = (!tmp & tmp_s & tmp_190)> <Delay = 1.81>

State 4 <SV = 3> <Delay = 4.98>
ST_4 : Operation 144 [1/1] (0.00ns)   --->   "%current_block_write_18 = load i32* %current_block_write_1"   --->   Operation 144 'load' 'current_block_write_18' <Predicate = (!tmp_s & tmp_184)> <Delay = 0.00>
ST_4 : Operation 145 [1/1] (0.00ns)   --->   "%tmp_1374 = trunc i32 %current_block_write_18 to i2"   --->   Operation 145 'trunc' 'tmp_1374' <Predicate = (!tmp_s & tmp_184)> <Delay = 0.00>
ST_4 : Operation 146 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp1 = add i2 1, %tmp_1374" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:100]   --->   Operation 146 'add' 'tmp1' <Predicate = (!tmp_s & tmp_184)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 147 [1/1] (2.07ns) (root node of TernaryAdder)   --->   "%tmp_187 = add i2 %tmp1, %tmp_1373" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:100]   --->   Operation 147 'add' 'tmp_187' <Predicate = (!tmp_s & tmp_184)> <Delay = 2.07> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.34> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 148 [1/2] (2.32ns)   --->   "%inputBuf_0_0_V_loa = load i24* %inputBuf_0_0_V_add_7, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:105]   --->   Operation 148 'load' 'inputBuf_0_0_V_loa' <Predicate = (!tmp_s & tmp_184)> <Delay = 2.32> <Core = "RAM_2P">   --->   Core 40 'RAM_2P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 32> <RAM>
ST_4 : Operation 149 [1/2] (2.32ns)   --->   "%inputBuf_1_0_V_loa = load i24* %inputBuf_1_0_V_add_7, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:105]   --->   Operation 149 'load' 'inputBuf_1_0_V_loa' <Predicate = (!tmp_s & tmp_184)> <Delay = 2.32> <Core = "RAM_2P">   --->   Core 40 'RAM_2P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 32> <RAM>
ST_4 : Operation 150 [1/2] (2.32ns)   --->   "%inputBuf_2_0_V_loa = load i24* %inputBuf_2_0_V_add_7, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:105]   --->   Operation 150 'load' 'inputBuf_2_0_V_loa' <Predicate = (!tmp_s & tmp_184)> <Delay = 2.32> <Core = "RAM_2P">   --->   Core 40 'RAM_2P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 32> <RAM>
ST_4 : Operation 151 [1/2] (2.32ns)   --->   "%inputBuf_3_0_V_loa = load i24* %inputBuf_3_0_V_add_7, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:105]   --->   Operation 151 'load' 'inputBuf_3_0_V_loa' <Predicate = (!tmp_s & tmp_184)> <Delay = 2.32> <Core = "RAM_2P">   --->   Core 40 'RAM_2P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 32> <RAM>
ST_4 : Operation 152 [1/1] (0.00ns)   --->   "%inputBuf_0_1_V_add_7 = getelementptr [32 x i24]* %inputBuf_0_1_V, i64 0, i64 %tmp_188" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:105]   --->   Operation 152 'getelementptr' 'inputBuf_0_1_V_add_7' <Predicate = (!tmp_s & tmp_184)> <Delay = 0.00>
ST_4 : Operation 153 [2/2] (2.32ns)   --->   "%inputBuf_0_1_V_loa = load i24* %inputBuf_0_1_V_add_7, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:105]   --->   Operation 153 'load' 'inputBuf_0_1_V_loa' <Predicate = (!tmp_s & tmp_184)> <Delay = 2.32> <Core = "RAM_2P">   --->   Core 40 'RAM_2P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 32> <RAM>
ST_4 : Operation 154 [1/1] (0.00ns)   --->   "%inputBuf_1_1_V_add_7 = getelementptr [32 x i24]* %inputBuf_1_1_V, i64 0, i64 %tmp_188" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:105]   --->   Operation 154 'getelementptr' 'inputBuf_1_1_V_add_7' <Predicate = (!tmp_s & tmp_184)> <Delay = 0.00>
ST_4 : Operation 155 [2/2] (2.32ns)   --->   "%inputBuf_1_1_V_loa = load i24* %inputBuf_1_1_V_add_7, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:105]   --->   Operation 155 'load' 'inputBuf_1_1_V_loa' <Predicate = (!tmp_s & tmp_184)> <Delay = 2.32> <Core = "RAM_2P">   --->   Core 40 'RAM_2P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 32> <RAM>
ST_4 : Operation 156 [1/1] (0.00ns)   --->   "%inputBuf_2_1_V_add_7 = getelementptr [32 x i24]* %inputBuf_2_1_V, i64 0, i64 %tmp_188" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:105]   --->   Operation 156 'getelementptr' 'inputBuf_2_1_V_add_7' <Predicate = (!tmp_s & tmp_184)> <Delay = 0.00>
ST_4 : Operation 157 [2/2] (2.32ns)   --->   "%inputBuf_2_1_V_loa = load i24* %inputBuf_2_1_V_add_7, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:105]   --->   Operation 157 'load' 'inputBuf_2_1_V_loa' <Predicate = (!tmp_s & tmp_184)> <Delay = 2.32> <Core = "RAM_2P">   --->   Core 40 'RAM_2P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 32> <RAM>
ST_4 : Operation 158 [1/1] (0.00ns)   --->   "%inputBuf_3_1_V_add_7 = getelementptr [32 x i24]* %inputBuf_3_1_V, i64 0, i64 %tmp_188" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:105]   --->   Operation 158 'getelementptr' 'inputBuf_3_1_V_add_7' <Predicate = (!tmp_s & tmp_184)> <Delay = 0.00>
ST_4 : Operation 159 [2/2] (2.32ns)   --->   "%inputBuf_3_1_V_loa = load i24* %inputBuf_3_1_V_add_7, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:105]   --->   Operation 159 'load' 'inputBuf_3_1_V_loa' <Predicate = (!tmp_s & tmp_184)> <Delay = 2.32> <Core = "RAM_2P">   --->   Core 40 'RAM_2P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 32> <RAM>
ST_4 : Operation 160 [1/1] (0.00ns)   --->   "%current_block_write_19 = load i32* %current_block_write_1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:132]   --->   Operation 160 'load' 'current_block_write_19' <Predicate = (!tmp_s & or_cond)> <Delay = 0.00>
ST_4 : Operation 161 [1/1] (0.00ns)   --->   "%tmp_196 = zext i32 %current_line_1_load_11 to i64" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:132]   --->   Operation 161 'zext' 'tmp_196' <Predicate = (!tmp_s & or_cond)> <Delay = 0.00>
ST_4 : Operation 162 [1/1] (0.00ns)   --->   "%tmp_197 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str208)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:128]   --->   Operation 162 'specregionbegin' 'tmp_197' <Predicate = (!tmp_s & or_cond)> <Delay = 0.00>
ST_4 : Operation 163 [1/1] (0.00ns)   --->   "%tmp_1376 = trunc i32 %current_block_write_19 to i2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:132]   --->   Operation 163 'trunc' 'tmp_1376' <Predicate = (!tmp_s & or_cond)> <Delay = 0.00>
ST_4 : Operation 164 [1/1] (0.00ns)   --->   "%inputBuf_0_0_V_add_8 = getelementptr [32 x i24]* %inputBuf_0_0_V, i64 0, i64 %tmp_196" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:132]   --->   Operation 164 'getelementptr' 'inputBuf_0_0_V_add_8' <Predicate = (!tmp_s & or_cond)> <Delay = 0.00>
ST_4 : Operation 165 [1/1] (0.00ns)   --->   "%inputBuf_1_0_V_add_8 = getelementptr [32 x i24]* %inputBuf_1_0_V, i64 0, i64 %tmp_196" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:132]   --->   Operation 165 'getelementptr' 'inputBuf_1_0_V_add_8' <Predicate = (!tmp_s & or_cond)> <Delay = 0.00>
ST_4 : Operation 166 [1/1] (0.00ns)   --->   "%inputBuf_2_0_V_add_8 = getelementptr [32 x i24]* %inputBuf_2_0_V, i64 0, i64 %tmp_196" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:132]   --->   Operation 166 'getelementptr' 'inputBuf_2_0_V_add_8' <Predicate = (!tmp_s & or_cond)> <Delay = 0.00>
ST_4 : Operation 167 [1/1] (0.00ns)   --->   "%inputBuf_3_0_V_add_8 = getelementptr [32 x i24]* %inputBuf_3_0_V, i64 0, i64 %tmp_196" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:132]   --->   Operation 167 'getelementptr' 'inputBuf_3_0_V_add_8' <Predicate = (!tmp_s & or_cond)> <Delay = 0.00>
ST_4 : Operation 168 [1/1] (0.00ns)   --->   "%empty_1206 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str208, i32 %tmp_197)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:134]   --->   Operation 168 'specregionend' 'empty_1206' <Predicate = (!tmp_s & or_cond)> <Delay = 0.00>
ST_4 : Operation 169 [1/1] (2.18ns)   --->   "%tmp_V_43 = call i24 @_ssdm_op_Read.ap_fifo.volatile.i24P(i24* %in_V_V)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:131]   --->   Operation 169 'read' 'tmp_V_43' <Predicate = (!tmp_s & or_cond)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 61> <Depth = 0> <FIFO>
ST_4 : Operation 170 [1/1] (0.00ns)   --->   "%inputBuf_0_1_V_add_8 = getelementptr [32 x i24]* %inputBuf_0_1_V, i64 0, i64 %tmp_196" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:132]   --->   Operation 170 'getelementptr' 'inputBuf_0_1_V_add_8' <Predicate = (!tmp_s & or_cond)> <Delay = 0.00>
ST_4 : Operation 171 [1/1] (0.00ns)   --->   "%inputBuf_1_1_V_add_8 = getelementptr [32 x i24]* %inputBuf_1_1_V, i64 0, i64 %tmp_196" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:132]   --->   Operation 171 'getelementptr' 'inputBuf_1_1_V_add_8' <Predicate = (!tmp_s & or_cond)> <Delay = 0.00>
ST_4 : Operation 172 [1/1] (0.00ns)   --->   "%inputBuf_2_1_V_add_8 = getelementptr [32 x i24]* %inputBuf_2_1_V, i64 0, i64 %tmp_196" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:132]   --->   Operation 172 'getelementptr' 'inputBuf_2_1_V_add_8' <Predicate = (!tmp_s & or_cond)> <Delay = 0.00>
ST_4 : Operation 173 [1/1] (0.00ns)   --->   "%inputBuf_3_1_V_add_8 = getelementptr [32 x i24]* %inputBuf_3_1_V, i64 0, i64 %tmp_196" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:132]   --->   Operation 173 'getelementptr' 'inputBuf_3_1_V_add_8' <Predicate = (!tmp_s & or_cond)> <Delay = 0.00>
ST_4 : Operation 174 [1/1] (1.30ns)   --->   "switch i2 %tmp_1376, label %branch7 [
    i2 0, label %branch4
    i2 1, label %branch5
    i2 -2, label %branch6
  ]" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:132]   --->   Operation 174 'switch' <Predicate = (!tmp_s & or_cond)> <Delay = 1.30>
ST_4 : Operation 175 [1/1] (2.32ns)   --->   "store i24 %tmp_V_42, i24* %inputBuf_2_0_V_add_8, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:132]   --->   Operation 175 'store' <Predicate = (!tmp_s & or_cond & tmp_1376 == 2)> <Delay = 2.32> <Core = "RAM_2P">   --->   Core 40 'RAM_2P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 32> <RAM>
ST_4 : Operation 176 [1/1] (2.32ns)   --->   "store i24 %tmp_V_42, i24* %inputBuf_1_0_V_add_8, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:132]   --->   Operation 176 'store' <Predicate = (!tmp_s & or_cond & tmp_1376 == 1)> <Delay = 2.32> <Core = "RAM_2P">   --->   Core 40 'RAM_2P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 32> <RAM>
ST_4 : Operation 177 [1/1] (2.32ns)   --->   "store i24 %tmp_V_42, i24* %inputBuf_0_0_V_add_8, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:132]   --->   Operation 177 'store' <Predicate = (!tmp_s & or_cond & tmp_1376 == 0)> <Delay = 2.32> <Core = "RAM_2P">   --->   Core 40 'RAM_2P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 32> <RAM>
ST_4 : Operation 178 [1/1] (2.32ns)   --->   "store i24 %tmp_V_42, i24* %inputBuf_3_0_V_add_8, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:132]   --->   Operation 178 'store' <Predicate = (!tmp_s & or_cond & tmp_1376 == 3)> <Delay = 2.32> <Core = "RAM_2P">   --->   Core 40 'RAM_2P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 32> <RAM>
ST_4 : Operation 179 [1/1] (0.00ns)   --->   "%tmp_200 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str209)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:137]   --->   Operation 179 'specregionbegin' 'tmp_200' <Predicate = (!tmp_s & or_cond & tmp_199)> <Delay = 0.00>
ST_4 : Operation 180 [1/1] (2.47ns)   --->   "%tmp_201 = icmp eq i32 %current_block_write_4, 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:141]   --->   Operation 180 'icmp' 'tmp_201' <Predicate = (!tmp_s & or_cond & tmp_199)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 181 [1/1] (0.69ns)   --->   "%current_block_write_5 = select i1 %tmp_201, i32 0, i32 %current_block_write_4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:141]   --->   Operation 181 'select' 'current_block_write_5' <Predicate = (!tmp_s & or_cond & tmp_199)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 182 [1/1] (0.00ns)   --->   "%empty_1208 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str209, i32 %tmp_200)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:144]   --->   Operation 182 'specregionend' 'empty_1208' <Predicate = (!tmp_s & or_cond & tmp_199)> <Delay = 0.00>
ST_4 : Operation 183 [1/1] (1.81ns)   --->   "store i32 %current_block_write_5, i32* %current_block_write_1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:141]   --->   Operation 183 'store' <Predicate = (!tmp_s & or_cond & tmp_199)> <Delay = 1.81>
ST_4 : Operation 184 [1/1] (0.00ns)   --->   "br label %._crit_edge48.0" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:144]   --->   Operation 184 'br' <Predicate = (!tmp_s & or_cond & tmp_199)> <Delay = 0.00>
ST_4 : Operation 185 [1/1] (0.00ns)   --->   "%current_block_write_16 = load i32* %current_block_write_1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:81]   --->   Operation 185 'load' 'current_block_write_16' <Predicate = (tmp_s)> <Delay = 0.00>
ST_4 : Operation 186 [1/1] (0.00ns)   --->   "%tmp_183 = zext i32 %current_line_1_load_10 to i64" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:81]   --->   Operation 186 'zext' 'tmp_183' <Predicate = (tmp_s)> <Delay = 0.00>
ST_4 : Operation 187 [1/1] (0.00ns)   --->   "%tmp_1372 = trunc i32 %current_block_write_16 to i2" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:81]   --->   Operation 187 'trunc' 'tmp_1372' <Predicate = (tmp_s)> <Delay = 0.00>
ST_4 : Operation 188 [1/1] (0.00ns)   --->   "%inputBuf_0_0_V_add = getelementptr [32 x i24]* %inputBuf_0_0_V, i64 0, i64 %tmp_183" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:81]   --->   Operation 188 'getelementptr' 'inputBuf_0_0_V_add' <Predicate = (tmp_s)> <Delay = 0.00>
ST_4 : Operation 189 [1/1] (0.00ns)   --->   "%inputBuf_1_0_V_add = getelementptr [32 x i24]* %inputBuf_1_0_V, i64 0, i64 %tmp_183" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:81]   --->   Operation 189 'getelementptr' 'inputBuf_1_0_V_add' <Predicate = (tmp_s)> <Delay = 0.00>
ST_4 : Operation 190 [1/1] (0.00ns)   --->   "%inputBuf_2_0_V_add = getelementptr [32 x i24]* %inputBuf_2_0_V, i64 0, i64 %tmp_183" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:81]   --->   Operation 190 'getelementptr' 'inputBuf_2_0_V_add' <Predicate = (tmp_s)> <Delay = 0.00>
ST_4 : Operation 191 [1/1] (0.00ns)   --->   "%inputBuf_3_0_V_add = getelementptr [32 x i24]* %inputBuf_3_0_V, i64 0, i64 %tmp_183" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:81]   --->   Operation 191 'getelementptr' 'inputBuf_3_0_V_add' <Predicate = (tmp_s)> <Delay = 0.00>
ST_4 : Operation 192 [1/1] (2.18ns)   --->   "%tmp_V_39 = call i24 @_ssdm_op_Read.ap_fifo.volatile.i24P(i24* %in_V_V)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:80]   --->   Operation 192 'read' 'tmp_V_39' <Predicate = (tmp_s)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 61> <Depth = 0> <FIFO>
ST_4 : Operation 193 [1/1] (0.00ns)   --->   "%inputBuf_0_1_V_add = getelementptr [32 x i24]* %inputBuf_0_1_V, i64 0, i64 %tmp_183" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:81]   --->   Operation 193 'getelementptr' 'inputBuf_0_1_V_add' <Predicate = (tmp_s)> <Delay = 0.00>
ST_4 : Operation 194 [1/1] (0.00ns)   --->   "%inputBuf_1_1_V_add = getelementptr [32 x i24]* %inputBuf_1_1_V, i64 0, i64 %tmp_183" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:81]   --->   Operation 194 'getelementptr' 'inputBuf_1_1_V_add' <Predicate = (tmp_s)> <Delay = 0.00>
ST_4 : Operation 195 [1/1] (0.00ns)   --->   "%inputBuf_2_1_V_add = getelementptr [32 x i24]* %inputBuf_2_1_V, i64 0, i64 %tmp_183" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:81]   --->   Operation 195 'getelementptr' 'inputBuf_2_1_V_add' <Predicate = (tmp_s)> <Delay = 0.00>
ST_4 : Operation 196 [1/1] (0.00ns)   --->   "%inputBuf_3_1_V_add = getelementptr [32 x i24]* %inputBuf_3_1_V, i64 0, i64 %tmp_183" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:81]   --->   Operation 196 'getelementptr' 'inputBuf_3_1_V_add' <Predicate = (tmp_s)> <Delay = 0.00>
ST_4 : Operation 197 [1/1] (1.30ns)   --->   "switch i2 %tmp_1372, label %branch15 [
    i2 0, label %branch12
    i2 1, label %branch13
    i2 -2, label %branch14
  ]" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:81]   --->   Operation 197 'switch' <Predicate = (tmp_s)> <Delay = 1.30>
ST_4 : Operation 198 [1/1] (2.32ns)   --->   "store i24 %tmp_V, i24* %inputBuf_2_0_V_add, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:81]   --->   Operation 198 'store' <Predicate = (tmp_s & tmp_1372 == 2)> <Delay = 2.32> <Core = "RAM_2P">   --->   Core 40 'RAM_2P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 32> <RAM>
ST_4 : Operation 199 [1/1] (2.32ns)   --->   "store i24 %tmp_V, i24* %inputBuf_1_0_V_add, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:81]   --->   Operation 199 'store' <Predicate = (tmp_s & tmp_1372 == 1)> <Delay = 2.32> <Core = "RAM_2P">   --->   Core 40 'RAM_2P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 32> <RAM>
ST_4 : Operation 200 [1/1] (2.32ns)   --->   "store i24 %tmp_V, i24* %inputBuf_0_0_V_add, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:81]   --->   Operation 200 'store' <Predicate = (tmp_s & tmp_1372 == 0)> <Delay = 2.32> <Core = "RAM_2P">   --->   Core 40 'RAM_2P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 32> <RAM>
ST_4 : Operation 201 [1/1] (2.32ns)   --->   "store i24 %tmp_V, i24* %inputBuf_3_0_V_add, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:81]   --->   Operation 201 'store' <Predicate = (tmp_s & tmp_1372 == 3)> <Delay = 2.32> <Core = "RAM_2P">   --->   Core 40 'RAM_2P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 32> <RAM>
ST_4 : Operation 202 [1/1] (2.47ns)   --->   "%tmp_192 = icmp eq i32 %current_block_write_9, 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:89]   --->   Operation 202 'icmp' 'tmp_192' <Predicate = (tmp_s & tmp_190)> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 203 [1/1] (0.69ns)   --->   "%current_block_write_s = select i1 %tmp_192, i32 0, i32 %current_block_write_9" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:89]   --->   Operation 203 'select' 'current_block_write_s' <Predicate = (tmp_s & tmp_190)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 204 [1/1] (1.81ns)   --->   "store i32 %current_block_write_s, i32* %current_block_write_1" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:89]   --->   Operation 204 'store' <Predicate = (tmp_s & tmp_190)> <Delay = 1.81>
ST_4 : Operation 205 [1/1] (0.00ns)   --->   "br label %._crit_edge.0" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:93]   --->   Operation 205 'br' <Predicate = (tmp_s & tmp_190)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 4.14>
ST_5 : Operation 206 [1/1] (1.95ns)   --->   "%tmp_V_40 = call i24 @_ssdm_op_Mux.ap_auto.4i24.i2(i24 %inputBuf_0_0_V_loa, i24 %inputBuf_1_0_V_loa, i24 %inputBuf_2_0_V_loa, i24 %inputBuf_3_0_V_loa, i2 %tmp_187)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:105]   --->   Operation 206 'mux' 'tmp_V_40' <Predicate = (!tmp_s & tmp_184)> <Delay = 1.95> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 207 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i24P(i24* %out_V_V, i24 %tmp_V_40)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:106]   --->   Operation 207 'write' <Predicate = (!tmp_s & tmp_184)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 61> <Depth = 0> <FIFO>
ST_5 : Operation 208 [1/2] (2.32ns)   --->   "%inputBuf_0_1_V_loa = load i24* %inputBuf_0_1_V_add_7, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:105]   --->   Operation 208 'load' 'inputBuf_0_1_V_loa' <Predicate = (!tmp_s & tmp_184)> <Delay = 2.32> <Core = "RAM_2P">   --->   Core 40 'RAM_2P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 32> <RAM>
ST_5 : Operation 209 [1/2] (2.32ns)   --->   "%inputBuf_1_1_V_loa = load i24* %inputBuf_1_1_V_add_7, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:105]   --->   Operation 209 'load' 'inputBuf_1_1_V_loa' <Predicate = (!tmp_s & tmp_184)> <Delay = 2.32> <Core = "RAM_2P">   --->   Core 40 'RAM_2P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 32> <RAM>
ST_5 : Operation 210 [1/2] (2.32ns)   --->   "%inputBuf_2_1_V_loa = load i24* %inputBuf_2_1_V_add_7, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:105]   --->   Operation 210 'load' 'inputBuf_2_1_V_loa' <Predicate = (!tmp_s & tmp_184)> <Delay = 2.32> <Core = "RAM_2P">   --->   Core 40 'RAM_2P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 32> <RAM>
ST_5 : Operation 211 [1/2] (2.32ns)   --->   "%inputBuf_3_1_V_loa = load i24* %inputBuf_3_1_V_add_7, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:105]   --->   Operation 211 'load' 'inputBuf_3_1_V_loa' <Predicate = (!tmp_s & tmp_184)> <Delay = 2.32> <Core = "RAM_2P">   --->   Core 40 'RAM_2P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 32> <RAM>
ST_5 : Operation 212 [1/1] (2.32ns)   --->   "store i24 %tmp_V_43, i24* %inputBuf_2_1_V_add_8, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:132]   --->   Operation 212 'store' <Predicate = (!tmp_s & or_cond & tmp_1376 == 2)> <Delay = 2.32> <Core = "RAM_2P">   --->   Core 40 'RAM_2P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 32> <RAM>
ST_5 : Operation 213 [1/1] (0.00ns)   --->   "br label %.preheader.preheader.014"   --->   Operation 213 'br' <Predicate = (!tmp_s & or_cond & tmp_1376 == 2)> <Delay = 0.00>
ST_5 : Operation 214 [1/1] (2.32ns)   --->   "store i24 %tmp_V_43, i24* %inputBuf_1_1_V_add_8, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:132]   --->   Operation 214 'store' <Predicate = (!tmp_s & or_cond & tmp_1376 == 1)> <Delay = 2.32> <Core = "RAM_2P">   --->   Core 40 'RAM_2P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 32> <RAM>
ST_5 : Operation 215 [1/1] (0.00ns)   --->   "br label %.preheader.preheader.014"   --->   Operation 215 'br' <Predicate = (!tmp_s & or_cond & tmp_1376 == 1)> <Delay = 0.00>
ST_5 : Operation 216 [1/1] (2.32ns)   --->   "store i24 %tmp_V_43, i24* %inputBuf_0_1_V_add_8, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:132]   --->   Operation 216 'store' <Predicate = (!tmp_s & or_cond & tmp_1376 == 0)> <Delay = 2.32> <Core = "RAM_2P">   --->   Core 40 'RAM_2P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 32> <RAM>
ST_5 : Operation 217 [1/1] (0.00ns)   --->   "br label %.preheader.preheader.014"   --->   Operation 217 'br' <Predicate = (!tmp_s & or_cond & tmp_1376 == 0)> <Delay = 0.00>
ST_5 : Operation 218 [1/1] (2.32ns)   --->   "store i24 %tmp_V_43, i24* %inputBuf_3_1_V_add_8, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:132]   --->   Operation 218 'store' <Predicate = (!tmp_s & or_cond & tmp_1376 == 3)> <Delay = 2.32> <Core = "RAM_2P">   --->   Core 40 'RAM_2P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 32> <RAM>
ST_5 : Operation 219 [1/1] (0.00ns)   --->   "br label %.preheader.preheader.014"   --->   Operation 219 'br' <Predicate = (!tmp_s & or_cond & tmp_1376 == 3)> <Delay = 0.00>
ST_5 : Operation 220 [1/1] (2.32ns)   --->   "store i24 %tmp_V_39, i24* %inputBuf_2_1_V_add, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:81]   --->   Operation 220 'store' <Predicate = (tmp_s & tmp_1372 == 2)> <Delay = 2.32> <Core = "RAM_2P">   --->   Core 40 'RAM_2P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 32> <RAM>
ST_5 : Operation 221 [1/1] (0.00ns)   --->   "br label %.preheader41.preheader.037"   --->   Operation 221 'br' <Predicate = (tmp_s & tmp_1372 == 2)> <Delay = 0.00>
ST_5 : Operation 222 [1/1] (2.32ns)   --->   "store i24 %tmp_V_39, i24* %inputBuf_1_1_V_add, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:81]   --->   Operation 222 'store' <Predicate = (tmp_s & tmp_1372 == 1)> <Delay = 2.32> <Core = "RAM_2P">   --->   Core 40 'RAM_2P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 32> <RAM>
ST_5 : Operation 223 [1/1] (0.00ns)   --->   "br label %.preheader41.preheader.037"   --->   Operation 223 'br' <Predicate = (tmp_s & tmp_1372 == 1)> <Delay = 0.00>
ST_5 : Operation 224 [1/1] (2.32ns)   --->   "store i24 %tmp_V_39, i24* %inputBuf_0_1_V_add, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:81]   --->   Operation 224 'store' <Predicate = (tmp_s & tmp_1372 == 0)> <Delay = 2.32> <Core = "RAM_2P">   --->   Core 40 'RAM_2P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 32> <RAM>
ST_5 : Operation 225 [1/1] (0.00ns)   --->   "br label %.preheader41.preheader.037"   --->   Operation 225 'br' <Predicate = (tmp_s & tmp_1372 == 0)> <Delay = 0.00>
ST_5 : Operation 226 [1/1] (2.32ns)   --->   "store i24 %tmp_V_39, i24* %inputBuf_3_1_V_add, align 4" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:81]   --->   Operation 226 'store' <Predicate = (tmp_s & tmp_1372 == 3)> <Delay = 2.32> <Core = "RAM_2P">   --->   Core 40 'RAM_2P' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 24> <Depth = 32> <RAM>
ST_5 : Operation 227 [1/1] (0.00ns)   --->   "br label %.preheader41.preheader.037"   --->   Operation 227 'br' <Predicate = (tmp_s & tmp_1372 == 3)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 4.14>
ST_6 : Operation 228 [1/1] (1.95ns)   --->   "%tmp_V_41 = call i24 @_ssdm_op_Mux.ap_auto.4i24.i2(i24 %inputBuf_0_1_V_loa, i24 %inputBuf_1_1_V_loa, i24 %inputBuf_2_1_V_loa, i24 %inputBuf_3_1_V_loa, i2 %tmp_187)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:105]   --->   Operation 228 'mux' 'tmp_V_41' <Predicate = (!tmp_s & tmp_184)> <Delay = 1.95> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 1.95> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 229 [1/1] (2.18ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i24P(i24* %out_V_V, i24 %tmp_V_41)" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:106]   --->   Operation 229 'write' <Predicate = (!tmp_s & tmp_184)> <Delay = 2.18> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 61> <Depth = 0> <FIFO>

State 7 <SV = 2> <Delay = 0.00>
ST_7 : Operation 230 [1/1] (0.00ns)   --->   "ret void" [/home/yangyuan/下载/ReBNet/bnn/src/library/hls/slidingwindow.h:155]   --->   Operation 230 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ out_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
ofm_y_1                 (alloca           ) [ 01111110]
ofm_x_1                 (alloca           ) [ 01111110]
k_y_1                   (alloca           ) [ 01111110]
inp_1                   (alloca           ) [ 01111110]
k_x_1                   (alloca           ) [ 01111110]
read_block_1            (alloca           ) [ 01111110]
current_block_write_1   (alloca           ) [ 01111110]
current_line_1          (alloca           ) [ 01111110]
counter_internal_blo    (alloca           ) [ 01111110]
StgValue_17             (specinterface    ) [ 00000000]
StgValue_18             (specinterface    ) [ 00000000]
inputBuf_0_0_V          (alloca           ) [ 00111110]
inputBuf_0_1_V          (alloca           ) [ 00111110]
inputBuf_1_0_V          (alloca           ) [ 00111110]
inputBuf_1_1_V          (alloca           ) [ 00111110]
inputBuf_2_0_V          (alloca           ) [ 00111110]
inputBuf_2_1_V          (alloca           ) [ 00111110]
inputBuf_3_0_V          (alloca           ) [ 00111110]
inputBuf_3_1_V          (alloca           ) [ 00111110]
StgValue_27             (specmemcore      ) [ 00000000]
StgValue_28             (store            ) [ 00000000]
StgValue_29             (store            ) [ 00000000]
StgValue_30             (store            ) [ 00000000]
StgValue_31             (store            ) [ 00000000]
StgValue_32             (store            ) [ 00000000]
StgValue_33             (store            ) [ 00000000]
StgValue_34             (store            ) [ 00000000]
StgValue_35             (store            ) [ 00000000]
StgValue_36             (store            ) [ 00000000]
StgValue_37             (br               ) [ 01111110]
i                       (phi              ) [ 00111110]
tmp                     (icmp             ) [ 00111110]
empty                   (speclooptripcount) [ 00000000]
i_s                     (add              ) [ 01111110]
StgValue_42             (br               ) [ 00000000]
inp_1_load_7            (load             ) [ 00000000]
tmp_182                 (specregionbegin  ) [ 00000000]
StgValue_45             (specpipeline     ) [ 00000000]
tmp_s                   (icmp             ) [ 00111110]
StgValue_47             (br               ) [ 00000000]
counter_internal_blo_13 (load             ) [ 00000000]
tmp_184                 (icmp             ) [ 00111110]
StgValue_50             (br               ) [ 00000000]
ofm_x_1_load_4          (load             ) [ 00000000]
k_y_1_load              (load             ) [ 00000000]
k_x_1_load              (load             ) [ 00000000]
tmp_1373                (trunc            ) [ 00111000]
k_y_6                   (add              ) [ 00000000]
current_line_in_bloc    (add              ) [ 00010000]
k_x_6                   (add              ) [ 00000000]
tmp_189                 (icmp             ) [ 00111110]
StgValue_59             (br               ) [ 00000000]
StgValue_60             (store            ) [ 00000000]
StgValue_61             (br               ) [ 00000000]
tmp_191                 (icmp             ) [ 00111110]
StgValue_63             (br               ) [ 00000000]
StgValue_64             (store            ) [ 00000000]
StgValue_65             (store            ) [ 00000000]
StgValue_66             (br               ) [ 00000000]
ofm_x_1_load            (load             ) [ 00000000]
ofm_x_4                 (add              ) [ 00000000]
tmp_193                 (icmp             ) [ 00111110]
StgValue_70             (store            ) [ 00000000]
StgValue_71             (br               ) [ 00000000]
StgValue_72             (store            ) [ 00000000]
StgValue_73             (store            ) [ 00000000]
StgValue_74             (br               ) [ 00000000]
ofm_y_1_load            (load             ) [ 00000000]
ofm_y_4                 (add              ) [ 00010000]
tmp_194                 (icmp             ) [ 00010000]
StgValue_78             (store            ) [ 00000000]
StgValue_79             (store            ) [ 00000000]
read_block_1_load_7     (load             ) [ 00000000]
counter_internal_blo_12 (load             ) [ 00000000]
tmp_195                 (icmp             ) [ 00000000]
tmp_1375                (partselect       ) [ 00000000]
icmp                    (icmp             ) [ 00000000]
or_cond                 (and              ) [ 00111110]
StgValue_86             (br               ) [ 00000000]
current_line_1_load_12  (load             ) [ 00000000]
current_line_9          (add              ) [ 00010000]
counter_internal_blo_11 (load             ) [ 00000000]
counter_internal_blo_8  (add              ) [ 00010000]
current_line_1_load     (load             ) [ 00000000]
current_line_8          (add              ) [ 00010000]
empty_1205              (specregionend    ) [ 00000000]
StgValue_94             (br               ) [ 01111110]
tmp_188                 (zext             ) [ 00101000]
inputBuf_0_0_V_add_7    (getelementptr    ) [ 00101000]
inputBuf_1_0_V_add_7    (getelementptr    ) [ 00101000]
inputBuf_2_0_V_add_7    (getelementptr    ) [ 00101000]
inputBuf_3_0_V_add_7    (getelementptr    ) [ 00101000]
inp_1_load_8            (load             ) [ 00000000]
p_inp_1                 (select           ) [ 00000000]
p_ofm_y_4               (select           ) [ 00000000]
StgValue_107            (store            ) [ 00000000]
StgValue_108            (store            ) [ 00000000]
StgValue_109            (br               ) [ 00000000]
current_line_1_load_11  (load             ) [ 00101000]
tmp_V_42                (read             ) [ 00101000]
tmp_198                 (specregionbegin  ) [ 00000000]
empty_1207              (specregionend    ) [ 00000000]
tmp_199                 (icmp             ) [ 00111110]
StgValue_115            (br               ) [ 00000000]
StgValue_116            (store            ) [ 00000000]
StgValue_117            (br               ) [ 00000000]
read_block_1_load_8     (load             ) [ 00000000]
current_block_write_20  (load             ) [ 00000000]
read_block_6            (add              ) [ 00000000]
current_block_write_4   (add              ) [ 00101000]
StgValue_122            (store            ) [ 00000000]
StgValue_123            (store            ) [ 00000000]
tmp_202                 (icmp             ) [ 00000000]
p_s                     (select           ) [ 00000000]
StgValue_126            (store            ) [ 00000000]
StgValue_127            (br               ) [ 00000000]
current_line_1_load_10  (load             ) [ 00101000]
tmp_V                   (read             ) [ 00101000]
inp_1_load              (load             ) [ 00000000]
inp_3                   (add              ) [ 00000000]
tmp_190                 (icmp             ) [ 00111110]
StgValue_133            (store            ) [ 00000000]
StgValue_134            (br               ) [ 00000000]
StgValue_135            (store            ) [ 00000000]
StgValue_136            (br               ) [ 00000000]
read_block_1_load       (load             ) [ 00000000]
current_block_write_17  (load             ) [ 00000000]
current_block_write_9   (add              ) [ 00101000]
read_block              (add              ) [ 00000000]
StgValue_141            (store            ) [ 00000000]
StgValue_142            (store            ) [ 00000000]
StgValue_143            (store            ) [ 00000000]
current_block_write_18  (load             ) [ 00000000]
tmp_1374                (trunc            ) [ 00000000]
tmp1                    (add              ) [ 00000000]
tmp_187                 (add              ) [ 00110110]
inputBuf_0_0_V_loa      (load             ) [ 00010100]
inputBuf_1_0_V_loa      (load             ) [ 00010100]
inputBuf_2_0_V_loa      (load             ) [ 00010100]
inputBuf_3_0_V_loa      (load             ) [ 00010100]
inputBuf_0_1_V_add_7    (getelementptr    ) [ 00010100]
inputBuf_1_1_V_add_7    (getelementptr    ) [ 00010100]
inputBuf_2_1_V_add_7    (getelementptr    ) [ 00010100]
inputBuf_3_1_V_add_7    (getelementptr    ) [ 00010100]
current_block_write_19  (load             ) [ 00000000]
tmp_196                 (zext             ) [ 00000000]
tmp_197                 (specregionbegin  ) [ 00000000]
tmp_1376                (trunc            ) [ 00111110]
inputBuf_0_0_V_add_8    (getelementptr    ) [ 00000000]
inputBuf_1_0_V_add_8    (getelementptr    ) [ 00000000]
inputBuf_2_0_V_add_8    (getelementptr    ) [ 00000000]
inputBuf_3_0_V_add_8    (getelementptr    ) [ 00000000]
empty_1206              (specregionend    ) [ 00000000]
tmp_V_43                (read             ) [ 00010100]
inputBuf_0_1_V_add_8    (getelementptr    ) [ 00010100]
inputBuf_1_1_V_add_8    (getelementptr    ) [ 00010100]
inputBuf_2_1_V_add_8    (getelementptr    ) [ 00010100]
inputBuf_3_1_V_add_8    (getelementptr    ) [ 00010100]
StgValue_174            (switch           ) [ 00000000]
StgValue_175            (store            ) [ 00000000]
StgValue_176            (store            ) [ 00000000]
StgValue_177            (store            ) [ 00000000]
StgValue_178            (store            ) [ 00000000]
tmp_200                 (specregionbegin  ) [ 00000000]
tmp_201                 (icmp             ) [ 00000000]
current_block_write_5   (select           ) [ 00000000]
empty_1208              (specregionend    ) [ 00000000]
StgValue_183            (store            ) [ 00000000]
StgValue_184            (br               ) [ 00000000]
current_block_write_16  (load             ) [ 00000000]
tmp_183                 (zext             ) [ 00000000]
tmp_1372                (trunc            ) [ 00111110]
inputBuf_0_0_V_add      (getelementptr    ) [ 00000000]
inputBuf_1_0_V_add      (getelementptr    ) [ 00000000]
inputBuf_2_0_V_add      (getelementptr    ) [ 00000000]
inputBuf_3_0_V_add      (getelementptr    ) [ 00000000]
tmp_V_39                (read             ) [ 00010100]
inputBuf_0_1_V_add      (getelementptr    ) [ 00010100]
inputBuf_1_1_V_add      (getelementptr    ) [ 00010100]
inputBuf_2_1_V_add      (getelementptr    ) [ 00010100]
inputBuf_3_1_V_add      (getelementptr    ) [ 00010100]
StgValue_197            (switch           ) [ 00000000]
StgValue_198            (store            ) [ 00000000]
StgValue_199            (store            ) [ 00000000]
StgValue_200            (store            ) [ 00000000]
StgValue_201            (store            ) [ 00000000]
tmp_192                 (icmp             ) [ 00000000]
current_block_write_s   (select           ) [ 00000000]
StgValue_204            (store            ) [ 00000000]
StgValue_205            (br               ) [ 00000000]
tmp_V_40                (mux              ) [ 00000000]
StgValue_207            (write            ) [ 00000000]
inputBuf_0_1_V_loa      (load             ) [ 00100010]
inputBuf_1_1_V_loa      (load             ) [ 00100010]
inputBuf_2_1_V_loa      (load             ) [ 00100010]
inputBuf_3_1_V_loa      (load             ) [ 00100010]
StgValue_212            (store            ) [ 00000000]
StgValue_213            (br               ) [ 00000000]
StgValue_214            (store            ) [ 00000000]
StgValue_215            (br               ) [ 00000000]
StgValue_216            (store            ) [ 00000000]
StgValue_217            (br               ) [ 00000000]
StgValue_218            (store            ) [ 00000000]
StgValue_219            (br               ) [ 00000000]
StgValue_220            (store            ) [ 00000000]
StgValue_221            (br               ) [ 00000000]
StgValue_222            (store            ) [ 00000000]
StgValue_223            (br               ) [ 00000000]
StgValue_224            (store            ) [ 00000000]
StgValue_225            (br               ) [ 00000000]
StgValue_226            (store            ) [ 00000000]
StgValue_227            (br               ) [ 00000000]
tmp_V_41                (mux              ) [ 00000000]
StgValue_229            (write            ) [ 00000000]
StgValue_230            (ret              ) [ 00000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_V_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_V_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="out_V_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_V_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str108"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str205"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i27.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i24P"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str208"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str209"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.4i24.i2"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i24P"/></StgValue>
</bind>
</comp>

<comp id="82" class="1004" name="ofm_y_1_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="ofm_y_1/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="ofm_x_1_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="ofm_x_1/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="k_y_1_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k_y_1/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="inp_1_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="inp_1/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="k_x_1_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="k_x_1/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="read_block_1_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="read_block_1/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="current_block_write_1_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="current_block_write_1/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="current_line_1_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="current_line_1/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="counter_internal_blo_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="counter_internal_blo/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="inputBuf_0_0_V_alloca_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="inputBuf_0_0_V/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="inputBuf_0_1_V_alloca_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="inputBuf_0_1_V/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="inputBuf_1_0_V_alloca_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="0"/>
<pin id="128" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="inputBuf_1_0_V/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="inputBuf_1_1_V_alloca_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="0"/>
<pin id="132" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="inputBuf_1_1_V/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="inputBuf_2_0_V_alloca_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="0"/>
<pin id="136" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="inputBuf_2_0_V/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="inputBuf_2_1_V_alloca_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="0"/>
<pin id="140" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="inputBuf_2_1_V/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="inputBuf_3_0_V_alloca_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="0"/>
<pin id="144" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="inputBuf_3_0_V/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="inputBuf_3_1_V_alloca_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="1" slack="0"/>
<pin id="148" dir="1" index="1" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="inputBuf_3_1_V/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="grp_read_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="24" slack="0"/>
<pin id="152" dir="0" index="1" bw="24" slack="0"/>
<pin id="153" dir="1" index="2" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V_42/3 tmp_V/3 tmp_V_43/4 tmp_V_39/4 "/>
</bind>
</comp>

<comp id="156" class="1004" name="grp_write_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="0" slack="0"/>
<pin id="158" dir="0" index="1" bw="24" slack="0"/>
<pin id="159" dir="0" index="2" bw="24" slack="0"/>
<pin id="160" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_207/5 StgValue_229/6 "/>
</bind>
</comp>

<comp id="163" class="1004" name="inputBuf_0_0_V_add_7_gep_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="24" slack="2147483647"/>
<pin id="165" dir="0" index="1" bw="1" slack="0"/>
<pin id="166" dir="0" index="2" bw="32" slack="0"/>
<pin id="167" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="inputBuf_0_0_V_add_7/3 "/>
</bind>
</comp>

<comp id="169" class="1004" name="grp_access_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="5" slack="0"/>
<pin id="171" dir="0" index="1" bw="24" slack="2147483647"/>
<pin id="172" dir="0" index="2" bw="0" slack="0"/>
<pin id="317" dir="0" index="4" bw="5" slack="1"/>
<pin id="318" dir="0" index="5" bw="24" slack="2147483647"/>
<pin id="319" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="173" dir="1" index="3" bw="24" slack="1"/>
<pin id="320" dir="1" index="7" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="inputBuf_0_0_V_loa/3 StgValue_177/4 StgValue_200/4 "/>
</bind>
</comp>

<comp id="175" class="1004" name="inputBuf_1_0_V_add_7_gep_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="24" slack="2147483647"/>
<pin id="177" dir="0" index="1" bw="1" slack="0"/>
<pin id="178" dir="0" index="2" bw="32" slack="0"/>
<pin id="179" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="inputBuf_1_0_V_add_7/3 "/>
</bind>
</comp>

<comp id="181" class="1004" name="grp_access_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="5" slack="0"/>
<pin id="183" dir="0" index="1" bw="24" slack="2147483647"/>
<pin id="184" dir="0" index="2" bw="0" slack="0"/>
<pin id="312" dir="0" index="4" bw="5" slack="1"/>
<pin id="313" dir="0" index="5" bw="24" slack="2147483647"/>
<pin id="314" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="185" dir="1" index="3" bw="24" slack="1"/>
<pin id="315" dir="1" index="7" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="inputBuf_1_0_V_loa/3 StgValue_176/4 StgValue_199/4 "/>
</bind>
</comp>

<comp id="187" class="1004" name="inputBuf_2_0_V_add_7_gep_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="24" slack="2147483647"/>
<pin id="189" dir="0" index="1" bw="1" slack="0"/>
<pin id="190" dir="0" index="2" bw="32" slack="0"/>
<pin id="191" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="inputBuf_2_0_V_add_7/3 "/>
</bind>
</comp>

<comp id="193" class="1004" name="grp_access_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="5" slack="0"/>
<pin id="195" dir="0" index="1" bw="24" slack="2147483647"/>
<pin id="196" dir="0" index="2" bw="0" slack="0"/>
<pin id="307" dir="0" index="4" bw="5" slack="1"/>
<pin id="308" dir="0" index="5" bw="24" slack="2147483647"/>
<pin id="309" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="197" dir="1" index="3" bw="24" slack="1"/>
<pin id="310" dir="1" index="7" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="inputBuf_2_0_V_loa/3 StgValue_175/4 StgValue_198/4 "/>
</bind>
</comp>

<comp id="199" class="1004" name="inputBuf_3_0_V_add_7_gep_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="24" slack="2147483647"/>
<pin id="201" dir="0" index="1" bw="1" slack="0"/>
<pin id="202" dir="0" index="2" bw="32" slack="0"/>
<pin id="203" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="inputBuf_3_0_V_add_7/3 "/>
</bind>
</comp>

<comp id="205" class="1004" name="grp_access_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="5" slack="0"/>
<pin id="207" dir="0" index="1" bw="24" slack="2147483647"/>
<pin id="208" dir="0" index="2" bw="0" slack="0"/>
<pin id="322" dir="0" index="4" bw="5" slack="1"/>
<pin id="323" dir="0" index="5" bw="24" slack="2147483647"/>
<pin id="324" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="209" dir="1" index="3" bw="24" slack="1"/>
<pin id="325" dir="1" index="7" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="inputBuf_3_0_V_loa/3 StgValue_178/4 StgValue_201/4 "/>
</bind>
</comp>

<comp id="211" class="1004" name="inputBuf_0_1_V_add_7_gep_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="24" slack="2147483647"/>
<pin id="213" dir="0" index="1" bw="1" slack="0"/>
<pin id="214" dir="0" index="2" bw="32" slack="1"/>
<pin id="215" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="inputBuf_0_1_V_add_7/4 "/>
</bind>
</comp>

<comp id="217" class="1004" name="grp_access_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="5" slack="0"/>
<pin id="219" dir="0" index="1" bw="24" slack="2147483647"/>
<pin id="220" dir="0" index="2" bw="0" slack="1"/>
<pin id="387" dir="0" index="4" bw="5" slack="1"/>
<pin id="388" dir="0" index="5" bw="24" slack="2147483647"/>
<pin id="389" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="221" dir="1" index="3" bw="24" slack="1"/>
<pin id="390" dir="1" index="7" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="inputBuf_0_1_V_loa/4 StgValue_216/5 StgValue_224/5 "/>
</bind>
</comp>

<comp id="223" class="1004" name="inputBuf_1_1_V_add_7_gep_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="24" slack="2147483647"/>
<pin id="225" dir="0" index="1" bw="1" slack="0"/>
<pin id="226" dir="0" index="2" bw="32" slack="1"/>
<pin id="227" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="inputBuf_1_1_V_add_7/4 "/>
</bind>
</comp>

<comp id="229" class="1004" name="grp_access_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="5" slack="0"/>
<pin id="231" dir="0" index="1" bw="24" slack="2147483647"/>
<pin id="232" dir="0" index="2" bw="0" slack="1"/>
<pin id="383" dir="0" index="4" bw="5" slack="1"/>
<pin id="384" dir="0" index="5" bw="24" slack="2147483647"/>
<pin id="385" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="233" dir="1" index="3" bw="24" slack="1"/>
<pin id="386" dir="1" index="7" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="inputBuf_1_1_V_loa/4 StgValue_214/5 StgValue_222/5 "/>
</bind>
</comp>

<comp id="235" class="1004" name="inputBuf_2_1_V_add_7_gep_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="24" slack="2147483647"/>
<pin id="237" dir="0" index="1" bw="1" slack="0"/>
<pin id="238" dir="0" index="2" bw="32" slack="1"/>
<pin id="239" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="inputBuf_2_1_V_add_7/4 "/>
</bind>
</comp>

<comp id="241" class="1004" name="grp_access_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="5" slack="0"/>
<pin id="243" dir="0" index="1" bw="24" slack="2147483647"/>
<pin id="244" dir="0" index="2" bw="0" slack="1"/>
<pin id="379" dir="0" index="4" bw="5" slack="1"/>
<pin id="380" dir="0" index="5" bw="24" slack="2147483647"/>
<pin id="381" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="245" dir="1" index="3" bw="24" slack="1"/>
<pin id="382" dir="1" index="7" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="inputBuf_2_1_V_loa/4 StgValue_212/5 StgValue_220/5 "/>
</bind>
</comp>

<comp id="247" class="1004" name="inputBuf_3_1_V_add_7_gep_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="24" slack="2147483647"/>
<pin id="249" dir="0" index="1" bw="1" slack="0"/>
<pin id="250" dir="0" index="2" bw="32" slack="1"/>
<pin id="251" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="inputBuf_3_1_V_add_7/4 "/>
</bind>
</comp>

<comp id="253" class="1004" name="grp_access_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="5" slack="0"/>
<pin id="255" dir="0" index="1" bw="24" slack="2147483647"/>
<pin id="256" dir="0" index="2" bw="0" slack="1"/>
<pin id="391" dir="0" index="4" bw="5" slack="1"/>
<pin id="392" dir="0" index="5" bw="24" slack="2147483647"/>
<pin id="393" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="257" dir="1" index="3" bw="24" slack="1"/>
<pin id="394" dir="1" index="7" bw="24" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="inputBuf_3_1_V_loa/4 StgValue_218/5 StgValue_226/5 "/>
</bind>
</comp>

<comp id="259" class="1004" name="inputBuf_0_0_V_add_8_gep_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="24" slack="2147483647"/>
<pin id="261" dir="0" index="1" bw="1" slack="0"/>
<pin id="262" dir="0" index="2" bw="32" slack="0"/>
<pin id="263" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="inputBuf_0_0_V_add_8/4 "/>
</bind>
</comp>

<comp id="265" class="1004" name="inputBuf_1_0_V_add_8_gep_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="24" slack="2147483647"/>
<pin id="267" dir="0" index="1" bw="1" slack="0"/>
<pin id="268" dir="0" index="2" bw="32" slack="0"/>
<pin id="269" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="inputBuf_1_0_V_add_8/4 "/>
</bind>
</comp>

<comp id="271" class="1004" name="inputBuf_2_0_V_add_8_gep_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="24" slack="2147483647"/>
<pin id="273" dir="0" index="1" bw="1" slack="0"/>
<pin id="274" dir="0" index="2" bw="32" slack="0"/>
<pin id="275" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="inputBuf_2_0_V_add_8/4 "/>
</bind>
</comp>

<comp id="277" class="1004" name="inputBuf_3_0_V_add_8_gep_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="24" slack="2147483647"/>
<pin id="279" dir="0" index="1" bw="1" slack="0"/>
<pin id="280" dir="0" index="2" bw="32" slack="0"/>
<pin id="281" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="inputBuf_3_0_V_add_8/4 "/>
</bind>
</comp>

<comp id="283" class="1004" name="inputBuf_0_1_V_add_8_gep_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="24" slack="2147483647"/>
<pin id="285" dir="0" index="1" bw="1" slack="0"/>
<pin id="286" dir="0" index="2" bw="32" slack="0"/>
<pin id="287" dir="1" index="3" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="inputBuf_0_1_V_add_8/4 "/>
</bind>
</comp>

<comp id="289" class="1004" name="inputBuf_1_1_V_add_8_gep_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="24" slack="2147483647"/>
<pin id="291" dir="0" index="1" bw="1" slack="0"/>
<pin id="292" dir="0" index="2" bw="32" slack="0"/>
<pin id="293" dir="1" index="3" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="inputBuf_1_1_V_add_8/4 "/>
</bind>
</comp>

<comp id="295" class="1004" name="inputBuf_2_1_V_add_8_gep_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="24" slack="2147483647"/>
<pin id="297" dir="0" index="1" bw="1" slack="0"/>
<pin id="298" dir="0" index="2" bw="32" slack="0"/>
<pin id="299" dir="1" index="3" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="inputBuf_2_1_V_add_8/4 "/>
</bind>
</comp>

<comp id="301" class="1004" name="inputBuf_3_1_V_add_8_gep_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="24" slack="2147483647"/>
<pin id="303" dir="0" index="1" bw="1" slack="0"/>
<pin id="304" dir="0" index="2" bw="32" slack="0"/>
<pin id="305" dir="1" index="3" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="inputBuf_3_1_V_add_8/4 "/>
</bind>
</comp>

<comp id="327" class="1004" name="inputBuf_0_0_V_add_gep_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="24" slack="2147483647"/>
<pin id="329" dir="0" index="1" bw="1" slack="0"/>
<pin id="330" dir="0" index="2" bw="32" slack="0"/>
<pin id="331" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="inputBuf_0_0_V_add/4 "/>
</bind>
</comp>

<comp id="333" class="1004" name="inputBuf_1_0_V_add_gep_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="24" slack="2147483647"/>
<pin id="335" dir="0" index="1" bw="1" slack="0"/>
<pin id="336" dir="0" index="2" bw="32" slack="0"/>
<pin id="337" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="inputBuf_1_0_V_add/4 "/>
</bind>
</comp>

<comp id="339" class="1004" name="inputBuf_2_0_V_add_gep_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="24" slack="2147483647"/>
<pin id="341" dir="0" index="1" bw="1" slack="0"/>
<pin id="342" dir="0" index="2" bw="32" slack="0"/>
<pin id="343" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="inputBuf_2_0_V_add/4 "/>
</bind>
</comp>

<comp id="345" class="1004" name="inputBuf_3_0_V_add_gep_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="24" slack="2147483647"/>
<pin id="347" dir="0" index="1" bw="1" slack="0"/>
<pin id="348" dir="0" index="2" bw="32" slack="0"/>
<pin id="349" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="inputBuf_3_0_V_add/4 "/>
</bind>
</comp>

<comp id="351" class="1004" name="inputBuf_0_1_V_add_gep_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="24" slack="2147483647"/>
<pin id="353" dir="0" index="1" bw="1" slack="0"/>
<pin id="354" dir="0" index="2" bw="32" slack="0"/>
<pin id="355" dir="1" index="3" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="inputBuf_0_1_V_add/4 "/>
</bind>
</comp>

<comp id="357" class="1004" name="inputBuf_1_1_V_add_gep_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="24" slack="2147483647"/>
<pin id="359" dir="0" index="1" bw="1" slack="0"/>
<pin id="360" dir="0" index="2" bw="32" slack="0"/>
<pin id="361" dir="1" index="3" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="inputBuf_1_1_V_add/4 "/>
</bind>
</comp>

<comp id="363" class="1004" name="inputBuf_2_1_V_add_gep_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="24" slack="2147483647"/>
<pin id="365" dir="0" index="1" bw="1" slack="0"/>
<pin id="366" dir="0" index="2" bw="32" slack="0"/>
<pin id="367" dir="1" index="3" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="inputBuf_2_1_V_add/4 "/>
</bind>
</comp>

<comp id="369" class="1004" name="inputBuf_3_1_V_add_gep_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="24" slack="2147483647"/>
<pin id="371" dir="0" index="1" bw="1" slack="0"/>
<pin id="372" dir="0" index="2" bw="32" slack="0"/>
<pin id="373" dir="1" index="3" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="inputBuf_3_1_V_add/4 "/>
</bind>
</comp>

<comp id="395" class="1005" name="i_reg_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="14" slack="1"/>
<pin id="397" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="399" class="1004" name="i_phi_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="14" slack="0"/>
<pin id="401" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="402" dir="0" index="2" bw="1" slack="1"/>
<pin id="403" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="404" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="406" class="1004" name="grp_store_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="1" slack="0"/>
<pin id="408" dir="0" index="1" bw="32" slack="0"/>
<pin id="409" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_28/1 StgValue_141/3 "/>
</bind>
</comp>

<comp id="411" class="1004" name="grp_store_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="1" slack="0"/>
<pin id="413" dir="0" index="1" bw="32" slack="0"/>
<pin id="414" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_29/1 StgValue_122/3 StgValue_142/3 "/>
</bind>
</comp>

<comp id="416" class="1004" name="grp_store_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="1" slack="0"/>
<pin id="418" dir="0" index="1" bw="32" slack="0"/>
<pin id="419" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_32/1 StgValue_64/2 StgValue_72/2 StgValue_78/2 "/>
</bind>
</comp>

<comp id="421" class="1004" name="grp_store_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="1" slack="0"/>
<pin id="423" dir="0" index="1" bw="32" slack="0"/>
<pin id="424" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_34/1 StgValue_70/2 "/>
</bind>
</comp>

<comp id="426" class="1004" name="grp_store_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="1" slack="0"/>
<pin id="428" dir="0" index="1" bw="32" slack="0"/>
<pin id="429" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_35/1 StgValue_79/2 "/>
</bind>
</comp>

<comp id="431" class="1004" name="grp_load_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="32" slack="1"/>
<pin id="433" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="inp_1_load_7/2 inp_1_load_8/3 inp_1_load/3 "/>
</bind>
</comp>

<comp id="434" class="1004" name="grp_load_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="32" slack="1"/>
<pin id="436" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="read_block_1_load_7/2 read_block_1_load_8/3 read_block_1_load/3 "/>
</bind>
</comp>

<comp id="437" class="1004" name="grp_load_fu_437">
<pin_list>
<pin id="438" dir="0" index="0" bw="32" slack="1"/>
<pin id="439" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="current_line_1_load_12/2 current_line_1_load/2 current_line_1_load_11/3 current_line_1_load_10/3 "/>
</bind>
</comp>

<comp id="440" class="1004" name="grp_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="32" slack="0"/>
<pin id="442" dir="0" index="1" bw="1" slack="0"/>
<pin id="443" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="current_line_9/2 current_line_8/2 "/>
</bind>
</comp>

<comp id="446" class="1004" name="grp_load_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="32" slack="2"/>
<pin id="448" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="current_block_write_20/3 current_block_write_17/3 current_block_write_18/4 current_block_write_16/4 "/>
</bind>
</comp>

<comp id="449" class="1004" name="grp_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="32" slack="0"/>
<pin id="451" dir="0" index="1" bw="1" slack="0"/>
<pin id="452" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="read_block_6/3 read_block/3 "/>
</bind>
</comp>

<comp id="455" class="1004" name="grp_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="32" slack="0"/>
<pin id="457" dir="0" index="1" bw="1" slack="0"/>
<pin id="458" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="current_block_write_4/3 current_block_write_9/3 "/>
</bind>
</comp>

<comp id="461" class="1004" name="grp_store_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="32" slack="0"/>
<pin id="463" dir="0" index="1" bw="32" slack="2"/>
<pin id="464" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_123/3 StgValue_143/3 "/>
</bind>
</comp>

<comp id="466" class="1005" name="reg_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="32" slack="1"/>
<pin id="468" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="current_line_9 current_line_8 "/>
</bind>
</comp>

<comp id="470" class="1005" name="reg_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="32" slack="1"/>
<pin id="472" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="current_line_1_load_11 current_line_1_load_10 "/>
</bind>
</comp>

<comp id="474" class="1005" name="reg_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="24" slack="1"/>
<pin id="476" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V_42 tmp_V tmp_V_43 tmp_V_39 "/>
</bind>
</comp>

<comp id="486" class="1005" name="reg_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="32" slack="1"/>
<pin id="488" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="current_block_write_4 current_block_write_9 "/>
</bind>
</comp>

<comp id="490" class="1004" name="grp_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="32" slack="1"/>
<pin id="492" dir="0" index="1" bw="32" slack="0"/>
<pin id="493" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_199/3 tmp_190/3 "/>
</bind>
</comp>

<comp id="496" class="1004" name="grp_store_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="32" slack="1"/>
<pin id="498" dir="0" index="1" bw="32" slack="2"/>
<pin id="499" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_116/3 StgValue_135/3 "/>
</bind>
</comp>

<comp id="501" class="1004" name="grp_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="32" slack="1"/>
<pin id="503" dir="0" index="1" bw="32" slack="0"/>
<pin id="504" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_201/4 tmp_192/4 "/>
</bind>
</comp>

<comp id="507" class="1004" name="grp_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="1" slack="0"/>
<pin id="509" dir="0" index="1" bw="32" slack="0"/>
<pin id="510" dir="0" index="2" bw="32" slack="1"/>
<pin id="511" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="current_block_write_5/4 current_block_write_s/4 "/>
</bind>
</comp>

<comp id="515" class="1004" name="grp_store_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="32" slack="0"/>
<pin id="517" dir="0" index="1" bw="32" slack="3"/>
<pin id="518" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_183/4 StgValue_204/4 "/>
</bind>
</comp>

<comp id="520" class="1004" name="StgValue_30_store_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="1" slack="0"/>
<pin id="522" dir="0" index="1" bw="32" slack="0"/>
<pin id="523" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_30/1 "/>
</bind>
</comp>

<comp id="525" class="1004" name="StgValue_31_store_fu_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="1" slack="0"/>
<pin id="527" dir="0" index="1" bw="32" slack="0"/>
<pin id="528" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_31/1 "/>
</bind>
</comp>

<comp id="530" class="1004" name="StgValue_33_store_fu_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="1" slack="0"/>
<pin id="532" dir="0" index="1" bw="32" slack="0"/>
<pin id="533" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_33/1 "/>
</bind>
</comp>

<comp id="535" class="1004" name="StgValue_36_store_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="1" slack="0"/>
<pin id="537" dir="0" index="1" bw="32" slack="0"/>
<pin id="538" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_36/1 "/>
</bind>
</comp>

<comp id="540" class="1004" name="tmp_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="14" slack="0"/>
<pin id="542" dir="0" index="1" bw="14" slack="0"/>
<pin id="543" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="546" class="1004" name="i_s_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="14" slack="0"/>
<pin id="548" dir="0" index="1" bw="1" slack="0"/>
<pin id="549" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_s/2 "/>
</bind>
</comp>

<comp id="552" class="1004" name="tmp_s_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="32" slack="0"/>
<pin id="554" dir="0" index="1" bw="32" slack="0"/>
<pin id="555" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="558" class="1004" name="counter_internal_blo_13_load_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="32" slack="1"/>
<pin id="560" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="counter_internal_blo_13/2 "/>
</bind>
</comp>

<comp id="561" class="1004" name="tmp_184_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="32" slack="0"/>
<pin id="563" dir="0" index="1" bw="32" slack="0"/>
<pin id="564" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_184/2 "/>
</bind>
</comp>

<comp id="567" class="1004" name="ofm_x_1_load_4_load_fu_567">
<pin_list>
<pin id="568" dir="0" index="0" bw="32" slack="1"/>
<pin id="569" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ofm_x_1_load_4/2 "/>
</bind>
</comp>

<comp id="570" class="1004" name="k_y_1_load_load_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="32" slack="1"/>
<pin id="572" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="k_y_1_load/2 "/>
</bind>
</comp>

<comp id="573" class="1004" name="k_x_1_load_load_fu_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="32" slack="1"/>
<pin id="575" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="k_x_1_load/2 "/>
</bind>
</comp>

<comp id="576" class="1004" name="tmp_1373_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="32" slack="0"/>
<pin id="578" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_1373/2 "/>
</bind>
</comp>

<comp id="580" class="1004" name="k_y_6_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="1" slack="0"/>
<pin id="582" dir="0" index="1" bw="32" slack="0"/>
<pin id="583" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k_y_6/2 "/>
</bind>
</comp>

<comp id="586" class="1004" name="current_line_in_bloc_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="32" slack="0"/>
<pin id="588" dir="0" index="1" bw="32" slack="0"/>
<pin id="589" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="current_line_in_bloc/2 "/>
</bind>
</comp>

<comp id="592" class="1004" name="k_x_6_fu_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="1" slack="0"/>
<pin id="594" dir="0" index="1" bw="32" slack="0"/>
<pin id="595" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k_x_6/2 "/>
</bind>
</comp>

<comp id="598" class="1004" name="tmp_189_fu_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="32" slack="0"/>
<pin id="600" dir="0" index="1" bw="32" slack="0"/>
<pin id="601" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_189/2 "/>
</bind>
</comp>

<comp id="604" class="1004" name="StgValue_60_store_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="32" slack="0"/>
<pin id="606" dir="0" index="1" bw="32" slack="1"/>
<pin id="607" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_60/2 "/>
</bind>
</comp>

<comp id="609" class="1004" name="tmp_191_fu_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="32" slack="0"/>
<pin id="611" dir="0" index="1" bw="32" slack="0"/>
<pin id="612" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_191/2 "/>
</bind>
</comp>

<comp id="615" class="1004" name="StgValue_65_store_fu_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="32" slack="0"/>
<pin id="617" dir="0" index="1" bw="32" slack="1"/>
<pin id="618" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_65/2 "/>
</bind>
</comp>

<comp id="620" class="1004" name="ofm_x_1_load_load_fu_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="32" slack="1"/>
<pin id="622" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ofm_x_1_load/2 "/>
</bind>
</comp>

<comp id="623" class="1004" name="ofm_x_4_fu_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="32" slack="0"/>
<pin id="625" dir="0" index="1" bw="1" slack="0"/>
<pin id="626" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ofm_x_4/2 "/>
</bind>
</comp>

<comp id="629" class="1004" name="tmp_193_fu_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="32" slack="0"/>
<pin id="631" dir="0" index="1" bw="32" slack="0"/>
<pin id="632" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_193/2 "/>
</bind>
</comp>

<comp id="635" class="1004" name="StgValue_73_store_fu_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="32" slack="0"/>
<pin id="637" dir="0" index="1" bw="32" slack="1"/>
<pin id="638" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_73/2 "/>
</bind>
</comp>

<comp id="640" class="1004" name="ofm_y_1_load_load_fu_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="32" slack="1"/>
<pin id="642" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="ofm_y_1_load/2 "/>
</bind>
</comp>

<comp id="643" class="1004" name="ofm_y_4_fu_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="32" slack="0"/>
<pin id="645" dir="0" index="1" bw="1" slack="0"/>
<pin id="646" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ofm_y_4/2 "/>
</bind>
</comp>

<comp id="649" class="1004" name="tmp_194_fu_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="32" slack="0"/>
<pin id="651" dir="0" index="1" bw="32" slack="0"/>
<pin id="652" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_194/2 "/>
</bind>
</comp>

<comp id="655" class="1004" name="counter_internal_blo_12_load_fu_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="32" slack="1"/>
<pin id="657" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="counter_internal_blo_12/2 "/>
</bind>
</comp>

<comp id="658" class="1004" name="tmp_195_fu_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="32" slack="0"/>
<pin id="660" dir="0" index="1" bw="32" slack="0"/>
<pin id="661" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_195/2 "/>
</bind>
</comp>

<comp id="664" class="1004" name="tmp_1375_fu_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="27" slack="0"/>
<pin id="666" dir="0" index="1" bw="32" slack="0"/>
<pin id="667" dir="0" index="2" bw="4" slack="0"/>
<pin id="668" dir="0" index="3" bw="6" slack="0"/>
<pin id="669" dir="1" index="4" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_1375/2 "/>
</bind>
</comp>

<comp id="674" class="1004" name="icmp_fu_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="27" slack="0"/>
<pin id="676" dir="0" index="1" bw="27" slack="0"/>
<pin id="677" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp/2 "/>
</bind>
</comp>

<comp id="680" class="1004" name="or_cond_fu_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="1" slack="0"/>
<pin id="682" dir="0" index="1" bw="1" slack="0"/>
<pin id="683" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond/2 "/>
</bind>
</comp>

<comp id="686" class="1004" name="counter_internal_blo_11_load_fu_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="32" slack="1"/>
<pin id="688" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="counter_internal_blo_11/2 "/>
</bind>
</comp>

<comp id="689" class="1004" name="counter_internal_blo_8_fu_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="32" slack="0"/>
<pin id="691" dir="0" index="1" bw="1" slack="0"/>
<pin id="692" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="counter_internal_blo_8/2 "/>
</bind>
</comp>

<comp id="695" class="1004" name="tmp_188_fu_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="32" slack="1"/>
<pin id="697" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_188/3 "/>
</bind>
</comp>

<comp id="702" class="1004" name="p_inp_1_fu_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="1" slack="1"/>
<pin id="704" dir="0" index="1" bw="32" slack="0"/>
<pin id="705" dir="0" index="2" bw="32" slack="0"/>
<pin id="706" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_inp_1/3 "/>
</bind>
</comp>

<comp id="709" class="1004" name="p_ofm_y_4_fu_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="1" slack="1"/>
<pin id="711" dir="0" index="1" bw="32" slack="0"/>
<pin id="712" dir="0" index="2" bw="32" slack="1"/>
<pin id="713" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_ofm_y_4/3 "/>
</bind>
</comp>

<comp id="715" class="1004" name="StgValue_107_store_fu_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="32" slack="0"/>
<pin id="717" dir="0" index="1" bw="32" slack="2"/>
<pin id="718" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_107/3 "/>
</bind>
</comp>

<comp id="720" class="1004" name="StgValue_108_store_fu_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="32" slack="0"/>
<pin id="722" dir="0" index="1" bw="32" slack="2"/>
<pin id="723" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_108/3 "/>
</bind>
</comp>

<comp id="725" class="1004" name="tmp_202_fu_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="32" slack="1"/>
<pin id="727" dir="0" index="1" bw="32" slack="0"/>
<pin id="728" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_202/3 "/>
</bind>
</comp>

<comp id="730" class="1004" name="p_s_fu_730">
<pin_list>
<pin id="731" dir="0" index="0" bw="1" slack="0"/>
<pin id="732" dir="0" index="1" bw="32" slack="0"/>
<pin id="733" dir="0" index="2" bw="32" slack="1"/>
<pin id="734" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_s/3 "/>
</bind>
</comp>

<comp id="737" class="1004" name="StgValue_126_store_fu_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="32" slack="0"/>
<pin id="739" dir="0" index="1" bw="32" slack="2"/>
<pin id="740" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_126/3 "/>
</bind>
</comp>

<comp id="742" class="1004" name="inp_3_fu_742">
<pin_list>
<pin id="743" dir="0" index="0" bw="32" slack="0"/>
<pin id="744" dir="0" index="1" bw="1" slack="0"/>
<pin id="745" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="inp_3/3 "/>
</bind>
</comp>

<comp id="748" class="1004" name="StgValue_133_store_fu_748">
<pin_list>
<pin id="749" dir="0" index="0" bw="32" slack="0"/>
<pin id="750" dir="0" index="1" bw="32" slack="2"/>
<pin id="751" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_133/3 "/>
</bind>
</comp>

<comp id="753" class="1004" name="tmp_1374_fu_753">
<pin_list>
<pin id="754" dir="0" index="0" bw="32" slack="0"/>
<pin id="755" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_1374/4 "/>
</bind>
</comp>

<comp id="757" class="1004" name="tmp1_fu_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="1" slack="0"/>
<pin id="759" dir="0" index="1" bw="2" slack="0"/>
<pin id="760" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp1/4 "/>
</bind>
</comp>

<comp id="763" class="1004" name="tmp_187_fu_763">
<pin_list>
<pin id="764" dir="0" index="0" bw="2" slack="0"/>
<pin id="765" dir="0" index="1" bw="2" slack="2"/>
<pin id="766" dir="1" index="2" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_187/4 "/>
</bind>
</comp>

<comp id="768" class="1004" name="current_block_write_19_load_fu_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="32" slack="3"/>
<pin id="770" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="current_block_write_19/4 "/>
</bind>
</comp>

<comp id="771" class="1004" name="tmp_196_fu_771">
<pin_list>
<pin id="772" dir="0" index="0" bw="32" slack="1"/>
<pin id="773" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_196/4 "/>
</bind>
</comp>

<comp id="783" class="1004" name="tmp_1376_fu_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="32" slack="0"/>
<pin id="785" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_1376/4 "/>
</bind>
</comp>

<comp id="787" class="1004" name="tmp_183_fu_787">
<pin_list>
<pin id="788" dir="0" index="0" bw="32" slack="1"/>
<pin id="789" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_183/4 "/>
</bind>
</comp>

<comp id="799" class="1004" name="tmp_1372_fu_799">
<pin_list>
<pin id="800" dir="0" index="0" bw="32" slack="0"/>
<pin id="801" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_1372/4 "/>
</bind>
</comp>

<comp id="803" class="1004" name="tmp_V_40_fu_803">
<pin_list>
<pin id="804" dir="0" index="0" bw="24" slack="0"/>
<pin id="805" dir="0" index="1" bw="24" slack="1"/>
<pin id="806" dir="0" index="2" bw="24" slack="1"/>
<pin id="807" dir="0" index="3" bw="24" slack="1"/>
<pin id="808" dir="0" index="4" bw="24" slack="1"/>
<pin id="809" dir="0" index="5" bw="2" slack="1"/>
<pin id="810" dir="1" index="6" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_V_40/5 "/>
</bind>
</comp>

<comp id="813" class="1004" name="tmp_V_41_fu_813">
<pin_list>
<pin id="814" dir="0" index="0" bw="24" slack="0"/>
<pin id="815" dir="0" index="1" bw="24" slack="1"/>
<pin id="816" dir="0" index="2" bw="24" slack="1"/>
<pin id="817" dir="0" index="3" bw="24" slack="1"/>
<pin id="818" dir="0" index="4" bw="24" slack="1"/>
<pin id="819" dir="0" index="5" bw="2" slack="2"/>
<pin id="820" dir="1" index="6" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_V_41/6 "/>
</bind>
</comp>

<comp id="823" class="1005" name="ofm_y_1_reg_823">
<pin_list>
<pin id="824" dir="0" index="0" bw="32" slack="0"/>
<pin id="825" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="ofm_y_1 "/>
</bind>
</comp>

<comp id="830" class="1005" name="ofm_x_1_reg_830">
<pin_list>
<pin id="831" dir="0" index="0" bw="32" slack="0"/>
<pin id="832" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="ofm_x_1 "/>
</bind>
</comp>

<comp id="838" class="1005" name="k_y_1_reg_838">
<pin_list>
<pin id="839" dir="0" index="0" bw="32" slack="0"/>
<pin id="840" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="k_y_1 "/>
</bind>
</comp>

<comp id="845" class="1005" name="inp_1_reg_845">
<pin_list>
<pin id="846" dir="0" index="0" bw="32" slack="0"/>
<pin id="847" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="inp_1 "/>
</bind>
</comp>

<comp id="853" class="1005" name="k_x_1_reg_853">
<pin_list>
<pin id="854" dir="0" index="0" bw="32" slack="0"/>
<pin id="855" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="k_x_1 "/>
</bind>
</comp>

<comp id="860" class="1005" name="read_block_1_reg_860">
<pin_list>
<pin id="861" dir="0" index="0" bw="32" slack="0"/>
<pin id="862" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="read_block_1 "/>
</bind>
</comp>

<comp id="867" class="1005" name="current_block_write_1_reg_867">
<pin_list>
<pin id="868" dir="0" index="0" bw="32" slack="0"/>
<pin id="869" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="current_block_write_1 "/>
</bind>
</comp>

<comp id="875" class="1005" name="current_line_1_reg_875">
<pin_list>
<pin id="876" dir="0" index="0" bw="32" slack="0"/>
<pin id="877" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="current_line_1 "/>
</bind>
</comp>

<comp id="882" class="1005" name="counter_internal_blo_reg_882">
<pin_list>
<pin id="883" dir="0" index="0" bw="32" slack="0"/>
<pin id="884" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="counter_internal_blo "/>
</bind>
</comp>

<comp id="891" class="1005" name="tmp_reg_891">
<pin_list>
<pin id="892" dir="0" index="0" bw="1" slack="1"/>
<pin id="893" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="895" class="1005" name="i_s_reg_895">
<pin_list>
<pin id="896" dir="0" index="0" bw="14" slack="0"/>
<pin id="897" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opset="i_s "/>
</bind>
</comp>

<comp id="900" class="1005" name="tmp_s_reg_900">
<pin_list>
<pin id="901" dir="0" index="0" bw="1" slack="1"/>
<pin id="902" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="904" class="1005" name="tmp_184_reg_904">
<pin_list>
<pin id="905" dir="0" index="0" bw="1" slack="1"/>
<pin id="906" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_184 "/>
</bind>
</comp>

<comp id="908" class="1005" name="tmp_1373_reg_908">
<pin_list>
<pin id="909" dir="0" index="0" bw="2" slack="2"/>
<pin id="910" dir="1" index="1" bw="2" slack="2"/>
</pin_list>
<bind>
<opset="tmp_1373 "/>
</bind>
</comp>

<comp id="913" class="1005" name="current_line_in_bloc_reg_913">
<pin_list>
<pin id="914" dir="0" index="0" bw="32" slack="1"/>
<pin id="915" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="current_line_in_bloc "/>
</bind>
</comp>

<comp id="918" class="1005" name="tmp_189_reg_918">
<pin_list>
<pin id="919" dir="0" index="0" bw="1" slack="1"/>
<pin id="920" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_189 "/>
</bind>
</comp>

<comp id="922" class="1005" name="tmp_191_reg_922">
<pin_list>
<pin id="923" dir="0" index="0" bw="1" slack="1"/>
<pin id="924" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_191 "/>
</bind>
</comp>

<comp id="926" class="1005" name="tmp_193_reg_926">
<pin_list>
<pin id="927" dir="0" index="0" bw="1" slack="1"/>
<pin id="928" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_193 "/>
</bind>
</comp>

<comp id="930" class="1005" name="ofm_y_4_reg_930">
<pin_list>
<pin id="931" dir="0" index="0" bw="32" slack="1"/>
<pin id="932" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="ofm_y_4 "/>
</bind>
</comp>

<comp id="935" class="1005" name="tmp_194_reg_935">
<pin_list>
<pin id="936" dir="0" index="0" bw="1" slack="1"/>
<pin id="937" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_194 "/>
</bind>
</comp>

<comp id="941" class="1005" name="or_cond_reg_941">
<pin_list>
<pin id="942" dir="0" index="0" bw="1" slack="1"/>
<pin id="943" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_cond "/>
</bind>
</comp>

<comp id="945" class="1005" name="counter_internal_blo_8_reg_945">
<pin_list>
<pin id="946" dir="0" index="0" bw="32" slack="1"/>
<pin id="947" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="counter_internal_blo_8 "/>
</bind>
</comp>

<comp id="951" class="1005" name="tmp_188_reg_951">
<pin_list>
<pin id="952" dir="0" index="0" bw="64" slack="1"/>
<pin id="953" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="tmp_188 "/>
</bind>
</comp>

<comp id="959" class="1005" name="inputBuf_0_0_V_add_7_reg_959">
<pin_list>
<pin id="960" dir="0" index="0" bw="5" slack="1"/>
<pin id="961" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="inputBuf_0_0_V_add_7 "/>
</bind>
</comp>

<comp id="964" class="1005" name="inputBuf_1_0_V_add_7_reg_964">
<pin_list>
<pin id="965" dir="0" index="0" bw="5" slack="1"/>
<pin id="966" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="inputBuf_1_0_V_add_7 "/>
</bind>
</comp>

<comp id="969" class="1005" name="inputBuf_2_0_V_add_7_reg_969">
<pin_list>
<pin id="970" dir="0" index="0" bw="5" slack="1"/>
<pin id="971" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="inputBuf_2_0_V_add_7 "/>
</bind>
</comp>

<comp id="974" class="1005" name="inputBuf_3_0_V_add_7_reg_974">
<pin_list>
<pin id="975" dir="0" index="0" bw="5" slack="1"/>
<pin id="976" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="inputBuf_3_0_V_add_7 "/>
</bind>
</comp>

<comp id="979" class="1005" name="tmp_199_reg_979">
<pin_list>
<pin id="980" dir="0" index="0" bw="1" slack="1"/>
<pin id="981" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_199 "/>
</bind>
</comp>

<comp id="983" class="1005" name="tmp_190_reg_983">
<pin_list>
<pin id="984" dir="0" index="0" bw="1" slack="1"/>
<pin id="985" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_190 "/>
</bind>
</comp>

<comp id="987" class="1005" name="tmp_187_reg_987">
<pin_list>
<pin id="988" dir="0" index="0" bw="2" slack="1"/>
<pin id="989" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tmp_187 "/>
</bind>
</comp>

<comp id="993" class="1005" name="inputBuf_0_0_V_loa_reg_993">
<pin_list>
<pin id="994" dir="0" index="0" bw="24" slack="1"/>
<pin id="995" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="inputBuf_0_0_V_loa "/>
</bind>
</comp>

<comp id="998" class="1005" name="inputBuf_1_0_V_loa_reg_998">
<pin_list>
<pin id="999" dir="0" index="0" bw="24" slack="1"/>
<pin id="1000" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="inputBuf_1_0_V_loa "/>
</bind>
</comp>

<comp id="1003" class="1005" name="inputBuf_2_0_V_loa_reg_1003">
<pin_list>
<pin id="1004" dir="0" index="0" bw="24" slack="1"/>
<pin id="1005" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="inputBuf_2_0_V_loa "/>
</bind>
</comp>

<comp id="1008" class="1005" name="inputBuf_3_0_V_loa_reg_1008">
<pin_list>
<pin id="1009" dir="0" index="0" bw="24" slack="1"/>
<pin id="1010" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="inputBuf_3_0_V_loa "/>
</bind>
</comp>

<comp id="1013" class="1005" name="inputBuf_0_1_V_add_7_reg_1013">
<pin_list>
<pin id="1014" dir="0" index="0" bw="5" slack="1"/>
<pin id="1015" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="inputBuf_0_1_V_add_7 "/>
</bind>
</comp>

<comp id="1018" class="1005" name="inputBuf_1_1_V_add_7_reg_1018">
<pin_list>
<pin id="1019" dir="0" index="0" bw="5" slack="1"/>
<pin id="1020" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="inputBuf_1_1_V_add_7 "/>
</bind>
</comp>

<comp id="1023" class="1005" name="inputBuf_2_1_V_add_7_reg_1023">
<pin_list>
<pin id="1024" dir="0" index="0" bw="5" slack="1"/>
<pin id="1025" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="inputBuf_2_1_V_add_7 "/>
</bind>
</comp>

<comp id="1028" class="1005" name="inputBuf_3_1_V_add_7_reg_1028">
<pin_list>
<pin id="1029" dir="0" index="0" bw="5" slack="1"/>
<pin id="1030" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="inputBuf_3_1_V_add_7 "/>
</bind>
</comp>

<comp id="1033" class="1005" name="tmp_1376_reg_1033">
<pin_list>
<pin id="1034" dir="0" index="0" bw="2" slack="1"/>
<pin id="1035" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_1376 "/>
</bind>
</comp>

<comp id="1037" class="1005" name="inputBuf_0_1_V_add_8_reg_1037">
<pin_list>
<pin id="1038" dir="0" index="0" bw="5" slack="1"/>
<pin id="1039" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="inputBuf_0_1_V_add_8 "/>
</bind>
</comp>

<comp id="1042" class="1005" name="inputBuf_1_1_V_add_8_reg_1042">
<pin_list>
<pin id="1043" dir="0" index="0" bw="5" slack="1"/>
<pin id="1044" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="inputBuf_1_1_V_add_8 "/>
</bind>
</comp>

<comp id="1047" class="1005" name="inputBuf_2_1_V_add_8_reg_1047">
<pin_list>
<pin id="1048" dir="0" index="0" bw="5" slack="1"/>
<pin id="1049" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="inputBuf_2_1_V_add_8 "/>
</bind>
</comp>

<comp id="1052" class="1005" name="inputBuf_3_1_V_add_8_reg_1052">
<pin_list>
<pin id="1053" dir="0" index="0" bw="5" slack="1"/>
<pin id="1054" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="inputBuf_3_1_V_add_8 "/>
</bind>
</comp>

<comp id="1057" class="1005" name="tmp_1372_reg_1057">
<pin_list>
<pin id="1058" dir="0" index="0" bw="2" slack="1"/>
<pin id="1059" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_1372 "/>
</bind>
</comp>

<comp id="1061" class="1005" name="inputBuf_0_1_V_add_reg_1061">
<pin_list>
<pin id="1062" dir="0" index="0" bw="5" slack="1"/>
<pin id="1063" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="inputBuf_0_1_V_add "/>
</bind>
</comp>

<comp id="1066" class="1005" name="inputBuf_1_1_V_add_reg_1066">
<pin_list>
<pin id="1067" dir="0" index="0" bw="5" slack="1"/>
<pin id="1068" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="inputBuf_1_1_V_add "/>
</bind>
</comp>

<comp id="1071" class="1005" name="inputBuf_2_1_V_add_reg_1071">
<pin_list>
<pin id="1072" dir="0" index="0" bw="5" slack="1"/>
<pin id="1073" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="inputBuf_2_1_V_add "/>
</bind>
</comp>

<comp id="1076" class="1005" name="inputBuf_3_1_V_add_reg_1076">
<pin_list>
<pin id="1077" dir="0" index="0" bw="5" slack="1"/>
<pin id="1078" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="inputBuf_3_1_V_add "/>
</bind>
</comp>

<comp id="1081" class="1005" name="inputBuf_0_1_V_loa_reg_1081">
<pin_list>
<pin id="1082" dir="0" index="0" bw="24" slack="1"/>
<pin id="1083" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="inputBuf_0_1_V_loa "/>
</bind>
</comp>

<comp id="1086" class="1005" name="inputBuf_1_1_V_loa_reg_1086">
<pin_list>
<pin id="1087" dir="0" index="0" bw="24" slack="1"/>
<pin id="1088" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="inputBuf_1_1_V_loa "/>
</bind>
</comp>

<comp id="1091" class="1005" name="inputBuf_2_1_V_loa_reg_1091">
<pin_list>
<pin id="1092" dir="0" index="0" bw="24" slack="1"/>
<pin id="1093" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="inputBuf_2_1_V_loa "/>
</bind>
</comp>

<comp id="1096" class="1005" name="inputBuf_3_1_V_loa_reg_1096">
<pin_list>
<pin id="1097" dir="0" index="0" bw="24" slack="1"/>
<pin id="1098" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="inputBuf_3_1_V_loa "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="85"><net_src comp="4" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="89"><net_src comp="4" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="93"><net_src comp="4" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="97"><net_src comp="4" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="101"><net_src comp="4" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="105"><net_src comp="4" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="109"><net_src comp="4" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="113"><net_src comp="4" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="117"><net_src comp="4" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="121"><net_src comp="18" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="125"><net_src comp="18" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="129"><net_src comp="18" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="133"><net_src comp="18" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="137"><net_src comp="18" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="141"><net_src comp="18" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="145"><net_src comp="18" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="149"><net_src comp="18" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="154"><net_src comp="62" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="155"><net_src comp="0" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="161"><net_src comp="80" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="162"><net_src comp="2" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="168"><net_src comp="60" pin="0"/><net_sink comp="163" pin=1"/></net>

<net id="174"><net_src comp="163" pin="3"/><net_sink comp="169" pin=0"/></net>

<net id="180"><net_src comp="60" pin="0"/><net_sink comp="175" pin=1"/></net>

<net id="186"><net_src comp="175" pin="3"/><net_sink comp="181" pin=0"/></net>

<net id="192"><net_src comp="60" pin="0"/><net_sink comp="187" pin=1"/></net>

<net id="198"><net_src comp="187" pin="3"/><net_sink comp="193" pin=0"/></net>

<net id="204"><net_src comp="60" pin="0"/><net_sink comp="199" pin=1"/></net>

<net id="210"><net_src comp="199" pin="3"/><net_sink comp="205" pin=0"/></net>

<net id="216"><net_src comp="60" pin="0"/><net_sink comp="211" pin=1"/></net>

<net id="222"><net_src comp="211" pin="3"/><net_sink comp="217" pin=0"/></net>

<net id="228"><net_src comp="60" pin="0"/><net_sink comp="223" pin=1"/></net>

<net id="234"><net_src comp="223" pin="3"/><net_sink comp="229" pin=0"/></net>

<net id="240"><net_src comp="60" pin="0"/><net_sink comp="235" pin=1"/></net>

<net id="246"><net_src comp="235" pin="3"/><net_sink comp="241" pin=0"/></net>

<net id="252"><net_src comp="60" pin="0"/><net_sink comp="247" pin=1"/></net>

<net id="258"><net_src comp="247" pin="3"/><net_sink comp="253" pin=0"/></net>

<net id="264"><net_src comp="60" pin="0"/><net_sink comp="259" pin=1"/></net>

<net id="270"><net_src comp="60" pin="0"/><net_sink comp="265" pin=1"/></net>

<net id="276"><net_src comp="60" pin="0"/><net_sink comp="271" pin=1"/></net>

<net id="282"><net_src comp="60" pin="0"/><net_sink comp="277" pin=1"/></net>

<net id="288"><net_src comp="60" pin="0"/><net_sink comp="283" pin=1"/></net>

<net id="294"><net_src comp="60" pin="0"/><net_sink comp="289" pin=1"/></net>

<net id="300"><net_src comp="60" pin="0"/><net_sink comp="295" pin=1"/></net>

<net id="306"><net_src comp="60" pin="0"/><net_sink comp="301" pin=1"/></net>

<net id="311"><net_src comp="271" pin="3"/><net_sink comp="193" pin=2"/></net>

<net id="316"><net_src comp="265" pin="3"/><net_sink comp="181" pin=2"/></net>

<net id="321"><net_src comp="259" pin="3"/><net_sink comp="169" pin=2"/></net>

<net id="326"><net_src comp="277" pin="3"/><net_sink comp="205" pin=2"/></net>

<net id="332"><net_src comp="60" pin="0"/><net_sink comp="327" pin=1"/></net>

<net id="338"><net_src comp="60" pin="0"/><net_sink comp="333" pin=1"/></net>

<net id="344"><net_src comp="60" pin="0"/><net_sink comp="339" pin=1"/></net>

<net id="350"><net_src comp="60" pin="0"/><net_sink comp="345" pin=1"/></net>

<net id="356"><net_src comp="60" pin="0"/><net_sink comp="351" pin=1"/></net>

<net id="362"><net_src comp="60" pin="0"/><net_sink comp="357" pin=1"/></net>

<net id="368"><net_src comp="60" pin="0"/><net_sink comp="363" pin=1"/></net>

<net id="374"><net_src comp="60" pin="0"/><net_sink comp="369" pin=1"/></net>

<net id="375"><net_src comp="339" pin="3"/><net_sink comp="193" pin=2"/></net>

<net id="376"><net_src comp="333" pin="3"/><net_sink comp="181" pin=2"/></net>

<net id="377"><net_src comp="327" pin="3"/><net_sink comp="169" pin=2"/></net>

<net id="378"><net_src comp="345" pin="3"/><net_sink comp="205" pin=2"/></net>

<net id="398"><net_src comp="26" pin="0"/><net_sink comp="395" pin=0"/></net>

<net id="405"><net_src comp="395" pin="1"/><net_sink comp="399" pin=2"/></net>

<net id="410"><net_src comp="10" pin="0"/><net_sink comp="406" pin=0"/></net>

<net id="415"><net_src comp="10" pin="0"/><net_sink comp="411" pin=0"/></net>

<net id="420"><net_src comp="10" pin="0"/><net_sink comp="416" pin=0"/></net>

<net id="425"><net_src comp="10" pin="0"/><net_sink comp="421" pin=0"/></net>

<net id="430"><net_src comp="10" pin="0"/><net_sink comp="426" pin=0"/></net>

<net id="444"><net_src comp="437" pin="1"/><net_sink comp="440" pin=0"/></net>

<net id="445"><net_src comp="4" pin="0"/><net_sink comp="440" pin=1"/></net>

<net id="453"><net_src comp="434" pin="1"/><net_sink comp="449" pin=0"/></net>

<net id="454"><net_src comp="4" pin="0"/><net_sink comp="449" pin=1"/></net>

<net id="459"><net_src comp="446" pin="1"/><net_sink comp="455" pin=0"/></net>

<net id="460"><net_src comp="4" pin="0"/><net_sink comp="455" pin=1"/></net>

<net id="465"><net_src comp="449" pin="2"/><net_sink comp="461" pin=0"/></net>

<net id="469"><net_src comp="440" pin="2"/><net_sink comp="466" pin=0"/></net>

<net id="473"><net_src comp="437" pin="1"/><net_sink comp="470" pin=0"/></net>

<net id="477"><net_src comp="150" pin="2"/><net_sink comp="474" pin=0"/></net>

<net id="478"><net_src comp="474" pin="1"/><net_sink comp="193" pin=4"/></net>

<net id="479"><net_src comp="474" pin="1"/><net_sink comp="181" pin=4"/></net>

<net id="480"><net_src comp="474" pin="1"/><net_sink comp="169" pin=4"/></net>

<net id="481"><net_src comp="474" pin="1"/><net_sink comp="205" pin=4"/></net>

<net id="482"><net_src comp="474" pin="1"/><net_sink comp="241" pin=4"/></net>

<net id="483"><net_src comp="474" pin="1"/><net_sink comp="229" pin=4"/></net>

<net id="484"><net_src comp="474" pin="1"/><net_sink comp="217" pin=4"/></net>

<net id="485"><net_src comp="474" pin="1"/><net_sink comp="253" pin=4"/></net>

<net id="489"><net_src comp="455" pin="2"/><net_sink comp="486" pin=0"/></net>

<net id="494"><net_src comp="466" pin="1"/><net_sink comp="490" pin=0"/></net>

<net id="495"><net_src comp="66" pin="0"/><net_sink comp="490" pin=1"/></net>

<net id="500"><net_src comp="466" pin="1"/><net_sink comp="496" pin=0"/></net>

<net id="505"><net_src comp="486" pin="1"/><net_sink comp="501" pin=0"/></net>

<net id="506"><net_src comp="76" pin="0"/><net_sink comp="501" pin=1"/></net>

<net id="512"><net_src comp="501" pin="2"/><net_sink comp="507" pin=0"/></net>

<net id="513"><net_src comp="10" pin="0"/><net_sink comp="507" pin=1"/></net>

<net id="514"><net_src comp="486" pin="1"/><net_sink comp="507" pin=2"/></net>

<net id="519"><net_src comp="507" pin="3"/><net_sink comp="515" pin=0"/></net>

<net id="524"><net_src comp="10" pin="0"/><net_sink comp="520" pin=0"/></net>

<net id="529"><net_src comp="10" pin="0"/><net_sink comp="525" pin=0"/></net>

<net id="534"><net_src comp="10" pin="0"/><net_sink comp="530" pin=0"/></net>

<net id="539"><net_src comp="10" pin="0"/><net_sink comp="535" pin=0"/></net>

<net id="544"><net_src comp="399" pin="4"/><net_sink comp="540" pin=0"/></net>

<net id="545"><net_src comp="28" pin="0"/><net_sink comp="540" pin=1"/></net>

<net id="550"><net_src comp="399" pin="4"/><net_sink comp="546" pin=0"/></net>

<net id="551"><net_src comp="34" pin="0"/><net_sink comp="546" pin=1"/></net>

<net id="556"><net_src comp="431" pin="1"/><net_sink comp="552" pin=0"/></net>

<net id="557"><net_src comp="42" pin="0"/><net_sink comp="552" pin=1"/></net>

<net id="565"><net_src comp="558" pin="1"/><net_sink comp="561" pin=0"/></net>

<net id="566"><net_src comp="44" pin="0"/><net_sink comp="561" pin=1"/></net>

<net id="579"><net_src comp="570" pin="1"/><net_sink comp="576" pin=0"/></net>

<net id="584"><net_src comp="4" pin="0"/><net_sink comp="580" pin=0"/></net>

<net id="585"><net_src comp="570" pin="1"/><net_sink comp="580" pin=1"/></net>

<net id="590"><net_src comp="567" pin="1"/><net_sink comp="586" pin=0"/></net>

<net id="591"><net_src comp="573" pin="1"/><net_sink comp="586" pin=1"/></net>

<net id="596"><net_src comp="4" pin="0"/><net_sink comp="592" pin=0"/></net>

<net id="597"><net_src comp="573" pin="1"/><net_sink comp="592" pin=1"/></net>

<net id="602"><net_src comp="592" pin="2"/><net_sink comp="598" pin=0"/></net>

<net id="603"><net_src comp="46" pin="0"/><net_sink comp="598" pin=1"/></net>

<net id="608"><net_src comp="592" pin="2"/><net_sink comp="604" pin=0"/></net>

<net id="613"><net_src comp="580" pin="2"/><net_sink comp="609" pin=0"/></net>

<net id="614"><net_src comp="46" pin="0"/><net_sink comp="609" pin=1"/></net>

<net id="619"><net_src comp="580" pin="2"/><net_sink comp="615" pin=0"/></net>

<net id="627"><net_src comp="620" pin="1"/><net_sink comp="623" pin=0"/></net>

<net id="628"><net_src comp="4" pin="0"/><net_sink comp="623" pin=1"/></net>

<net id="633"><net_src comp="623" pin="2"/><net_sink comp="629" pin=0"/></net>

<net id="634"><net_src comp="48" pin="0"/><net_sink comp="629" pin=1"/></net>

<net id="639"><net_src comp="623" pin="2"/><net_sink comp="635" pin=0"/></net>

<net id="647"><net_src comp="640" pin="1"/><net_sink comp="643" pin=0"/></net>

<net id="648"><net_src comp="4" pin="0"/><net_sink comp="643" pin=1"/></net>

<net id="653"><net_src comp="643" pin="2"/><net_sink comp="649" pin=0"/></net>

<net id="654"><net_src comp="48" pin="0"/><net_sink comp="649" pin=1"/></net>

<net id="662"><net_src comp="655" pin="1"/><net_sink comp="658" pin=0"/></net>

<net id="663"><net_src comp="50" pin="0"/><net_sink comp="658" pin=1"/></net>

<net id="670"><net_src comp="52" pin="0"/><net_sink comp="664" pin=0"/></net>

<net id="671"><net_src comp="434" pin="1"/><net_sink comp="664" pin=1"/></net>

<net id="672"><net_src comp="54" pin="0"/><net_sink comp="664" pin=2"/></net>

<net id="673"><net_src comp="50" pin="0"/><net_sink comp="664" pin=3"/></net>

<net id="678"><net_src comp="664" pin="4"/><net_sink comp="674" pin=0"/></net>

<net id="679"><net_src comp="56" pin="0"/><net_sink comp="674" pin=1"/></net>

<net id="684"><net_src comp="658" pin="2"/><net_sink comp="680" pin=0"/></net>

<net id="685"><net_src comp="674" pin="2"/><net_sink comp="680" pin=1"/></net>

<net id="693"><net_src comp="686" pin="1"/><net_sink comp="689" pin=0"/></net>

<net id="694"><net_src comp="4" pin="0"/><net_sink comp="689" pin=1"/></net>

<net id="698"><net_src comp="695" pin="1"/><net_sink comp="163" pin=2"/></net>

<net id="699"><net_src comp="695" pin="1"/><net_sink comp="175" pin=2"/></net>

<net id="700"><net_src comp="695" pin="1"/><net_sink comp="187" pin=2"/></net>

<net id="701"><net_src comp="695" pin="1"/><net_sink comp="199" pin=2"/></net>

<net id="707"><net_src comp="10" pin="0"/><net_sink comp="702" pin=1"/></net>

<net id="708"><net_src comp="431" pin="1"/><net_sink comp="702" pin=2"/></net>

<net id="714"><net_src comp="10" pin="0"/><net_sink comp="709" pin=1"/></net>

<net id="719"><net_src comp="702" pin="3"/><net_sink comp="715" pin=0"/></net>

<net id="724"><net_src comp="709" pin="3"/><net_sink comp="720" pin=0"/></net>

<net id="729"><net_src comp="44" pin="0"/><net_sink comp="725" pin=1"/></net>

<net id="735"><net_src comp="725" pin="2"/><net_sink comp="730" pin=0"/></net>

<net id="736"><net_src comp="10" pin="0"/><net_sink comp="730" pin=1"/></net>

<net id="741"><net_src comp="730" pin="3"/><net_sink comp="737" pin=0"/></net>

<net id="746"><net_src comp="431" pin="1"/><net_sink comp="742" pin=0"/></net>

<net id="747"><net_src comp="4" pin="0"/><net_sink comp="742" pin=1"/></net>

<net id="752"><net_src comp="742" pin="2"/><net_sink comp="748" pin=0"/></net>

<net id="756"><net_src comp="446" pin="1"/><net_sink comp="753" pin=0"/></net>

<net id="761"><net_src comp="68" pin="0"/><net_sink comp="757" pin=0"/></net>

<net id="762"><net_src comp="753" pin="1"/><net_sink comp="757" pin=1"/></net>

<net id="767"><net_src comp="757" pin="2"/><net_sink comp="763" pin=0"/></net>

<net id="774"><net_src comp="470" pin="1"/><net_sink comp="771" pin=0"/></net>

<net id="775"><net_src comp="771" pin="1"/><net_sink comp="259" pin=2"/></net>

<net id="776"><net_src comp="771" pin="1"/><net_sink comp="265" pin=2"/></net>

<net id="777"><net_src comp="771" pin="1"/><net_sink comp="271" pin=2"/></net>

<net id="778"><net_src comp="771" pin="1"/><net_sink comp="277" pin=2"/></net>

<net id="779"><net_src comp="771" pin="1"/><net_sink comp="283" pin=2"/></net>

<net id="780"><net_src comp="771" pin="1"/><net_sink comp="289" pin=2"/></net>

<net id="781"><net_src comp="771" pin="1"/><net_sink comp="295" pin=2"/></net>

<net id="782"><net_src comp="771" pin="1"/><net_sink comp="301" pin=2"/></net>

<net id="786"><net_src comp="768" pin="1"/><net_sink comp="783" pin=0"/></net>

<net id="790"><net_src comp="470" pin="1"/><net_sink comp="787" pin=0"/></net>

<net id="791"><net_src comp="787" pin="1"/><net_sink comp="327" pin=2"/></net>

<net id="792"><net_src comp="787" pin="1"/><net_sink comp="333" pin=2"/></net>

<net id="793"><net_src comp="787" pin="1"/><net_sink comp="339" pin=2"/></net>

<net id="794"><net_src comp="787" pin="1"/><net_sink comp="345" pin=2"/></net>

<net id="795"><net_src comp="787" pin="1"/><net_sink comp="351" pin=2"/></net>

<net id="796"><net_src comp="787" pin="1"/><net_sink comp="357" pin=2"/></net>

<net id="797"><net_src comp="787" pin="1"/><net_sink comp="363" pin=2"/></net>

<net id="798"><net_src comp="787" pin="1"/><net_sink comp="369" pin=2"/></net>

<net id="802"><net_src comp="446" pin="1"/><net_sink comp="799" pin=0"/></net>

<net id="811"><net_src comp="78" pin="0"/><net_sink comp="803" pin=0"/></net>

<net id="812"><net_src comp="803" pin="6"/><net_sink comp="156" pin=2"/></net>

<net id="821"><net_src comp="78" pin="0"/><net_sink comp="813" pin=0"/></net>

<net id="822"><net_src comp="813" pin="6"/><net_sink comp="156" pin=2"/></net>

<net id="826"><net_src comp="82" pin="1"/><net_sink comp="823" pin=0"/></net>

<net id="827"><net_src comp="823" pin="1"/><net_sink comp="535" pin=1"/></net>

<net id="828"><net_src comp="823" pin="1"/><net_sink comp="640" pin=0"/></net>

<net id="829"><net_src comp="823" pin="1"/><net_sink comp="720" pin=1"/></net>

<net id="833"><net_src comp="86" pin="1"/><net_sink comp="830" pin=0"/></net>

<net id="834"><net_src comp="830" pin="1"/><net_sink comp="426" pin=1"/></net>

<net id="835"><net_src comp="830" pin="1"/><net_sink comp="567" pin=0"/></net>

<net id="836"><net_src comp="830" pin="1"/><net_sink comp="620" pin=0"/></net>

<net id="837"><net_src comp="830" pin="1"/><net_sink comp="635" pin=1"/></net>

<net id="841"><net_src comp="90" pin="1"/><net_sink comp="838" pin=0"/></net>

<net id="842"><net_src comp="838" pin="1"/><net_sink comp="421" pin=1"/></net>

<net id="843"><net_src comp="838" pin="1"/><net_sink comp="570" pin=0"/></net>

<net id="844"><net_src comp="838" pin="1"/><net_sink comp="615" pin=1"/></net>

<net id="848"><net_src comp="94" pin="1"/><net_sink comp="845" pin=0"/></net>

<net id="849"><net_src comp="845" pin="1"/><net_sink comp="530" pin=1"/></net>

<net id="850"><net_src comp="845" pin="1"/><net_sink comp="431" pin=0"/></net>

<net id="851"><net_src comp="845" pin="1"/><net_sink comp="715" pin=1"/></net>

<net id="852"><net_src comp="845" pin="1"/><net_sink comp="748" pin=1"/></net>

<net id="856"><net_src comp="98" pin="1"/><net_sink comp="853" pin=0"/></net>

<net id="857"><net_src comp="853" pin="1"/><net_sink comp="416" pin=1"/></net>

<net id="858"><net_src comp="853" pin="1"/><net_sink comp="573" pin=0"/></net>

<net id="859"><net_src comp="853" pin="1"/><net_sink comp="604" pin=1"/></net>

<net id="863"><net_src comp="102" pin="1"/><net_sink comp="860" pin=0"/></net>

<net id="864"><net_src comp="860" pin="1"/><net_sink comp="525" pin=1"/></net>

<net id="865"><net_src comp="860" pin="1"/><net_sink comp="434" pin=0"/></net>

<net id="866"><net_src comp="860" pin="1"/><net_sink comp="461" pin=1"/></net>

<net id="870"><net_src comp="106" pin="1"/><net_sink comp="867" pin=0"/></net>

<net id="871"><net_src comp="867" pin="1"/><net_sink comp="520" pin=1"/></net>

<net id="872"><net_src comp="867" pin="1"/><net_sink comp="446" pin=0"/></net>

<net id="873"><net_src comp="867" pin="1"/><net_sink comp="768" pin=0"/></net>

<net id="874"><net_src comp="867" pin="1"/><net_sink comp="515" pin=1"/></net>

<net id="878"><net_src comp="110" pin="1"/><net_sink comp="875" pin=0"/></net>

<net id="879"><net_src comp="875" pin="1"/><net_sink comp="411" pin=1"/></net>

<net id="880"><net_src comp="875" pin="1"/><net_sink comp="437" pin=0"/></net>

<net id="881"><net_src comp="875" pin="1"/><net_sink comp="496" pin=1"/></net>

<net id="885"><net_src comp="114" pin="1"/><net_sink comp="882" pin=0"/></net>

<net id="886"><net_src comp="882" pin="1"/><net_sink comp="406" pin=1"/></net>

<net id="887"><net_src comp="882" pin="1"/><net_sink comp="558" pin=0"/></net>

<net id="888"><net_src comp="882" pin="1"/><net_sink comp="655" pin=0"/></net>

<net id="889"><net_src comp="882" pin="1"/><net_sink comp="686" pin=0"/></net>

<net id="890"><net_src comp="882" pin="1"/><net_sink comp="737" pin=1"/></net>

<net id="894"><net_src comp="540" pin="2"/><net_sink comp="891" pin=0"/></net>

<net id="898"><net_src comp="546" pin="2"/><net_sink comp="895" pin=0"/></net>

<net id="899"><net_src comp="895" pin="1"/><net_sink comp="399" pin=0"/></net>

<net id="903"><net_src comp="552" pin="2"/><net_sink comp="900" pin=0"/></net>

<net id="907"><net_src comp="561" pin="2"/><net_sink comp="904" pin=0"/></net>

<net id="911"><net_src comp="576" pin="1"/><net_sink comp="908" pin=0"/></net>

<net id="912"><net_src comp="908" pin="1"/><net_sink comp="763" pin=1"/></net>

<net id="916"><net_src comp="586" pin="2"/><net_sink comp="913" pin=0"/></net>

<net id="917"><net_src comp="913" pin="1"/><net_sink comp="695" pin=0"/></net>

<net id="921"><net_src comp="598" pin="2"/><net_sink comp="918" pin=0"/></net>

<net id="925"><net_src comp="609" pin="2"/><net_sink comp="922" pin=0"/></net>

<net id="929"><net_src comp="629" pin="2"/><net_sink comp="926" pin=0"/></net>

<net id="933"><net_src comp="643" pin="2"/><net_sink comp="930" pin=0"/></net>

<net id="934"><net_src comp="930" pin="1"/><net_sink comp="709" pin=2"/></net>

<net id="938"><net_src comp="649" pin="2"/><net_sink comp="935" pin=0"/></net>

<net id="939"><net_src comp="935" pin="1"/><net_sink comp="702" pin=0"/></net>

<net id="940"><net_src comp="935" pin="1"/><net_sink comp="709" pin=0"/></net>

<net id="944"><net_src comp="680" pin="2"/><net_sink comp="941" pin=0"/></net>

<net id="948"><net_src comp="689" pin="2"/><net_sink comp="945" pin=0"/></net>

<net id="949"><net_src comp="945" pin="1"/><net_sink comp="725" pin=0"/></net>

<net id="950"><net_src comp="945" pin="1"/><net_sink comp="730" pin=2"/></net>

<net id="954"><net_src comp="695" pin="1"/><net_sink comp="951" pin=0"/></net>

<net id="955"><net_src comp="951" pin="1"/><net_sink comp="211" pin=2"/></net>

<net id="956"><net_src comp="951" pin="1"/><net_sink comp="223" pin=2"/></net>

<net id="957"><net_src comp="951" pin="1"/><net_sink comp="235" pin=2"/></net>

<net id="958"><net_src comp="951" pin="1"/><net_sink comp="247" pin=2"/></net>

<net id="962"><net_src comp="163" pin="3"/><net_sink comp="959" pin=0"/></net>

<net id="963"><net_src comp="959" pin="1"/><net_sink comp="169" pin=0"/></net>

<net id="967"><net_src comp="175" pin="3"/><net_sink comp="964" pin=0"/></net>

<net id="968"><net_src comp="964" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="972"><net_src comp="187" pin="3"/><net_sink comp="969" pin=0"/></net>

<net id="973"><net_src comp="969" pin="1"/><net_sink comp="193" pin=0"/></net>

<net id="977"><net_src comp="199" pin="3"/><net_sink comp="974" pin=0"/></net>

<net id="978"><net_src comp="974" pin="1"/><net_sink comp="205" pin=0"/></net>

<net id="982"><net_src comp="490" pin="2"/><net_sink comp="979" pin=0"/></net>

<net id="986"><net_src comp="490" pin="2"/><net_sink comp="983" pin=0"/></net>

<net id="990"><net_src comp="763" pin="2"/><net_sink comp="987" pin=0"/></net>

<net id="991"><net_src comp="987" pin="1"/><net_sink comp="803" pin=5"/></net>

<net id="992"><net_src comp="987" pin="1"/><net_sink comp="813" pin=5"/></net>

<net id="996"><net_src comp="169" pin="3"/><net_sink comp="993" pin=0"/></net>

<net id="997"><net_src comp="993" pin="1"/><net_sink comp="803" pin=1"/></net>

<net id="1001"><net_src comp="181" pin="3"/><net_sink comp="998" pin=0"/></net>

<net id="1002"><net_src comp="998" pin="1"/><net_sink comp="803" pin=2"/></net>

<net id="1006"><net_src comp="193" pin="3"/><net_sink comp="1003" pin=0"/></net>

<net id="1007"><net_src comp="1003" pin="1"/><net_sink comp="803" pin=3"/></net>

<net id="1011"><net_src comp="205" pin="3"/><net_sink comp="1008" pin=0"/></net>

<net id="1012"><net_src comp="1008" pin="1"/><net_sink comp="803" pin=4"/></net>

<net id="1016"><net_src comp="211" pin="3"/><net_sink comp="1013" pin=0"/></net>

<net id="1017"><net_src comp="1013" pin="1"/><net_sink comp="217" pin=0"/></net>

<net id="1021"><net_src comp="223" pin="3"/><net_sink comp="1018" pin=0"/></net>

<net id="1022"><net_src comp="1018" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="1026"><net_src comp="235" pin="3"/><net_sink comp="1023" pin=0"/></net>

<net id="1027"><net_src comp="1023" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="1031"><net_src comp="247" pin="3"/><net_sink comp="1028" pin=0"/></net>

<net id="1032"><net_src comp="1028" pin="1"/><net_sink comp="253" pin=0"/></net>

<net id="1036"><net_src comp="783" pin="1"/><net_sink comp="1033" pin=0"/></net>

<net id="1040"><net_src comp="283" pin="3"/><net_sink comp="1037" pin=0"/></net>

<net id="1041"><net_src comp="1037" pin="1"/><net_sink comp="217" pin=2"/></net>

<net id="1045"><net_src comp="289" pin="3"/><net_sink comp="1042" pin=0"/></net>

<net id="1046"><net_src comp="1042" pin="1"/><net_sink comp="229" pin=2"/></net>

<net id="1050"><net_src comp="295" pin="3"/><net_sink comp="1047" pin=0"/></net>

<net id="1051"><net_src comp="1047" pin="1"/><net_sink comp="241" pin=2"/></net>

<net id="1055"><net_src comp="301" pin="3"/><net_sink comp="1052" pin=0"/></net>

<net id="1056"><net_src comp="1052" pin="1"/><net_sink comp="253" pin=2"/></net>

<net id="1060"><net_src comp="799" pin="1"/><net_sink comp="1057" pin=0"/></net>

<net id="1064"><net_src comp="351" pin="3"/><net_sink comp="1061" pin=0"/></net>

<net id="1065"><net_src comp="1061" pin="1"/><net_sink comp="217" pin=2"/></net>

<net id="1069"><net_src comp="357" pin="3"/><net_sink comp="1066" pin=0"/></net>

<net id="1070"><net_src comp="1066" pin="1"/><net_sink comp="229" pin=2"/></net>

<net id="1074"><net_src comp="363" pin="3"/><net_sink comp="1071" pin=0"/></net>

<net id="1075"><net_src comp="1071" pin="1"/><net_sink comp="241" pin=2"/></net>

<net id="1079"><net_src comp="369" pin="3"/><net_sink comp="1076" pin=0"/></net>

<net id="1080"><net_src comp="1076" pin="1"/><net_sink comp="253" pin=2"/></net>

<net id="1084"><net_src comp="217" pin="3"/><net_sink comp="1081" pin=0"/></net>

<net id="1085"><net_src comp="1081" pin="1"/><net_sink comp="813" pin=1"/></net>

<net id="1089"><net_src comp="229" pin="3"/><net_sink comp="1086" pin=0"/></net>

<net id="1090"><net_src comp="1086" pin="1"/><net_sink comp="813" pin=2"/></net>

<net id="1094"><net_src comp="241" pin="3"/><net_sink comp="1091" pin=0"/></net>

<net id="1095"><net_src comp="1091" pin="1"/><net_sink comp="813" pin=3"/></net>

<net id="1099"><net_src comp="253" pin="3"/><net_sink comp="1096" pin=0"/></net>

<net id="1100"><net_src comp="1096" pin="1"/><net_sink comp="813" pin=4"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_V_V | {5 6 }
 - Input state : 
	Port: StreamingConvolution.2 : in_V_V | {3 4 }
  - Chain level:
	State 1
		StgValue_27 : 1
		StgValue_28 : 1
		StgValue_29 : 1
		StgValue_30 : 1
		StgValue_31 : 1
		StgValue_32 : 1
		StgValue_33 : 1
		StgValue_34 : 1
		StgValue_35 : 1
		StgValue_36 : 1
	State 2
		tmp : 1
		i_s : 1
		StgValue_42 : 2
		tmp_s : 1
		StgValue_47 : 2
		tmp_184 : 1
		StgValue_50 : 2
		tmp_1373 : 1
		k_y_6 : 1
		current_line_in_bloc : 1
		k_x_6 : 1
		tmp_189 : 2
		StgValue_59 : 3
		StgValue_60 : 2
		tmp_191 : 2
		StgValue_63 : 3
		StgValue_65 : 2
		ofm_x_4 : 1
		tmp_193 : 2
		StgValue_71 : 3
		StgValue_73 : 2
		ofm_y_4 : 1
		tmp_194 : 2
		tmp_195 : 1
		tmp_1375 : 1
		icmp : 2
		or_cond : 3
		StgValue_86 : 3
		current_line_9 : 1
		counter_internal_blo_8 : 1
		current_line_8 : 1
		empty_1205 : 1
	State 3
		inputBuf_0_0_V_add_7 : 1
		inputBuf_0_0_V_loa : 2
		inputBuf_1_0_V_add_7 : 1
		inputBuf_1_0_V_loa : 2
		inputBuf_2_0_V_add_7 : 1
		inputBuf_2_0_V_loa : 2
		inputBuf_3_0_V_add_7 : 1
		inputBuf_3_0_V_loa : 2
		p_inp_1 : 1
		StgValue_107 : 2
		StgValue_108 : 1
		empty_1207 : 1
		StgValue_115 : 1
		read_block_6 : 1
		current_block_write_4 : 1
		StgValue_123 : 2
		p_s : 1
		StgValue_126 : 2
		inp_3 : 1
		StgValue_133 : 2
		StgValue_134 : 1
		current_block_write_9 : 1
		read_block : 1
		StgValue_143 : 2
	State 4
		tmp_1374 : 1
		tmp1 : 2
		tmp_187 : 3
		inputBuf_0_1_V_loa : 1
		inputBuf_1_1_V_loa : 1
		inputBuf_2_1_V_loa : 1
		inputBuf_3_1_V_loa : 1
		tmp_1376 : 1
		inputBuf_0_0_V_add_8 : 1
		inputBuf_1_0_V_add_8 : 1
		inputBuf_2_0_V_add_8 : 1
		inputBuf_3_0_V_add_8 : 1
		empty_1206 : 1
		inputBuf_0_1_V_add_8 : 1
		inputBuf_1_1_V_add_8 : 1
		inputBuf_2_1_V_add_8 : 1
		inputBuf_3_1_V_add_8 : 1
		StgValue_174 : 2
		StgValue_175 : 2
		StgValue_176 : 2
		StgValue_177 : 2
		StgValue_178 : 2
		current_block_write_5 : 1
		empty_1208 : 1
		StgValue_183 : 2
		tmp_1372 : 1
		inputBuf_0_0_V_add : 1
		inputBuf_1_0_V_add : 1
		inputBuf_2_0_V_add : 1
		inputBuf_3_0_V_add : 1
		inputBuf_0_1_V_add : 1
		inputBuf_1_1_V_add : 1
		inputBuf_2_1_V_add : 1
		inputBuf_3_1_V_add : 1
		StgValue_197 : 2
		StgValue_198 : 2
		StgValue_199 : 2
		StgValue_200 : 2
		StgValue_201 : 2
		current_block_write_s : 1
		StgValue_204 : 2
	State 5
		StgValue_207 : 1
	State 6
		StgValue_229 : 1
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|
| Operation|        Functional Unit        |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|
|          |           grp_fu_440          |    0    |    39   |
|          |           grp_fu_449          |    0    |    39   |
|          |           grp_fu_455          |    0    |    39   |
|          |           i_s_fu_546          |    0    |    19   |
|          |          k_y_6_fu_580         |    0    |    39   |
|          |  current_line_in_bloc_fu_586  |    0    |    39   |
|    add   |          k_x_6_fu_592         |    0    |    39   |
|          |         ofm_x_4_fu_623        |    0    |    39   |
|          |         ofm_y_4_fu_643        |    0    |    39   |
|          | counter_internal_blo_8_fu_689 |    0    |    39   |
|          |          inp_3_fu_742         |    0    |    39   |
|          |          tmp1_fu_757          |    0    |    5    |
|          |         tmp_187_fu_763        |    0    |    5    |
|----------|-------------------------------|---------|---------|
|          |           grp_fu_490          |    0    |    18   |
|          |           grp_fu_501          |    0    |    18   |
|          |           tmp_fu_540          |    0    |    13   |
|          |          tmp_s_fu_552         |    0    |    18   |
|          |         tmp_184_fu_561        |    0    |    18   |
|   icmp   |         tmp_189_fu_598        |    0    |    18   |
|          |         tmp_191_fu_609        |    0    |    18   |
|          |         tmp_193_fu_629        |    0    |    18   |
|          |         tmp_194_fu_649        |    0    |    18   |
|          |         tmp_195_fu_658        |    0    |    18   |
|          |          icmp_fu_674          |    0    |    18   |
|          |         tmp_202_fu_725        |    0    |    18   |
|----------|-------------------------------|---------|---------|
|          |           grp_fu_507          |    0    |    32   |
|  select  |         p_inp_1_fu_702        |    0    |    32   |
|          |        p_ofm_y_4_fu_709       |    0    |    32   |
|          |           p_s_fu_730          |    0    |    32   |
|----------|-------------------------------|---------|---------|
|    mux   |        tmp_V_40_fu_803        |    0    |    21   |
|          |        tmp_V_41_fu_813        |    0    |    21   |
|----------|-------------------------------|---------|---------|
|    and   |         or_cond_fu_680        |    0    |    2    |
|----------|-------------------------------|---------|---------|
|   read   |        grp_read_fu_150        |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   write  |        grp_write_fu_156       |    0    |    0    |
|----------|-------------------------------|---------|---------|
|          |        tmp_1373_fu_576        |    0    |    0    |
|   trunc  |        tmp_1374_fu_753        |    0    |    0    |
|          |        tmp_1376_fu_783        |    0    |    0    |
|          |        tmp_1372_fu_799        |    0    |    0    |
|----------|-------------------------------|---------|---------|
|partselect|        tmp_1375_fu_664        |    0    |    0    |
|----------|-------------------------------|---------|---------|
|          |         tmp_188_fu_695        |    0    |    0    |
|   zext   |         tmp_196_fu_771        |    0    |    0    |
|          |         tmp_183_fu_787        |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   Total  |                               |    0    |   802   |
|----------|-------------------------------|---------|---------|

Memories:
+--------------+--------+--------+--------+
|              |  BRAM  |   FF   |   LUT  |
+--------------+--------+--------+--------+
|inputBuf_0_0_V|    0   |   48   |   12   |
|inputBuf_0_1_V|    0   |   48   |   12   |
|inputBuf_1_0_V|    0   |   48   |   12   |
|inputBuf_1_1_V|    0   |   48   |   12   |
|inputBuf_2_0_V|    0   |   48   |   12   |
|inputBuf_2_1_V|    0   |   48   |   12   |
|inputBuf_3_0_V|    0   |   48   |   12   |
|inputBuf_3_1_V|    0   |   48   |   12   |
+--------------+--------+--------+--------+
|     Total    |    0   |   384  |   96   |
+--------------+--------+--------+--------+

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
|counter_internal_blo_8_reg_945|   32   |
| counter_internal_blo_reg_882 |   32   |
| current_block_write_1_reg_867|   32   |
|    current_line_1_reg_875    |   32   |
| current_line_in_bloc_reg_913 |   32   |
|           i_reg_395          |   14   |
|          i_s_reg_895         |   14   |
|         inp_1_reg_845        |   32   |
| inputBuf_0_0_V_add_7_reg_959 |    5   |
|  inputBuf_0_0_V_loa_reg_993  |   24   |
| inputBuf_0_1_V_add_7_reg_1013|    5   |
| inputBuf_0_1_V_add_8_reg_1037|    5   |
|  inputBuf_0_1_V_add_reg_1061 |    5   |
|  inputBuf_0_1_V_loa_reg_1081 |   24   |
| inputBuf_1_0_V_add_7_reg_964 |    5   |
|  inputBuf_1_0_V_loa_reg_998  |   24   |
| inputBuf_1_1_V_add_7_reg_1018|    5   |
| inputBuf_1_1_V_add_8_reg_1042|    5   |
|  inputBuf_1_1_V_add_reg_1066 |    5   |
|  inputBuf_1_1_V_loa_reg_1086 |   24   |
| inputBuf_2_0_V_add_7_reg_969 |    5   |
|  inputBuf_2_0_V_loa_reg_1003 |   24   |
| inputBuf_2_1_V_add_7_reg_1023|    5   |
| inputBuf_2_1_V_add_8_reg_1047|    5   |
|  inputBuf_2_1_V_add_reg_1071 |    5   |
|  inputBuf_2_1_V_loa_reg_1091 |   24   |
| inputBuf_3_0_V_add_7_reg_974 |    5   |
|  inputBuf_3_0_V_loa_reg_1008 |   24   |
| inputBuf_3_1_V_add_7_reg_1028|    5   |
| inputBuf_3_1_V_add_8_reg_1052|    5   |
|  inputBuf_3_1_V_add_reg_1076 |    5   |
|  inputBuf_3_1_V_loa_reg_1096 |   24   |
|         k_x_1_reg_853        |   32   |
|         k_y_1_reg_838        |   32   |
|        ofm_x_1_reg_830       |   32   |
|        ofm_y_1_reg_823       |   32   |
|        ofm_y_4_reg_930       |   32   |
|        or_cond_reg_941       |    1   |
|     read_block_1_reg_860     |   32   |
|            reg_466           |   32   |
|            reg_470           |   32   |
|            reg_474           |   24   |
|            reg_486           |   32   |
|       tmp_1372_reg_1057      |    2   |
|       tmp_1373_reg_908       |    2   |
|       tmp_1376_reg_1033      |    2   |
|        tmp_184_reg_904       |    1   |
|        tmp_187_reg_987       |    2   |
|        tmp_188_reg_951       |   64   |
|        tmp_189_reg_918       |    1   |
|        tmp_190_reg_983       |    1   |
|        tmp_191_reg_922       |    1   |
|        tmp_193_reg_926       |    1   |
|        tmp_194_reg_935       |    1   |
|        tmp_199_reg_979       |    1   |
|          tmp_reg_891         |    1   |
|         tmp_s_reg_900        |    1   |
+------------------------------+--------+
|             Total            |   886  |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_write_fu_156 |  p2  |   2  |  24  |   48   ||    9    |
| grp_access_fu_169 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_169 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_181 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_181 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_193 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_193 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_205 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_205 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_217 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_217 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_229 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_229 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_241 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_241 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_253 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_253 |  p2  |   2  |   0  |    0   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   128  ||  30.073 ||   153   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    -   |    -   |    0   |   802  |
|   Memory  |    0   |    -   |   384  |   96   |
|Multiplexer|    -   |   30   |    -   |   153  |
|  Register |    -   |    -   |   886  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |   30   |  1270  |  1051  |
+-----------+--------+--------+--------+--------+
