#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Sun Apr 08 17:42:52 2018
# Process ID: 14780
# Log file: C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/5.流水线FPGA/myi9/I9_7980XE/vivado.log
# Journal file: C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/5.流水线FPGA/myi9/I9_7980XE\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/lnsqr/Documents/GitHub/CPU_LAB/Lab5课程设计/5.流水线FPGA/myi9/I9_7980XE/I9_7980XE.xpr
launch_simulation
source i9_test.tcl
restart
run all
run 100 us
restart
run 100 us
close_sim
launch_simulation
source i9_test.tcl
restart
run 100 us
restart
run 100 ms
restart
run 105 ms
close_sim
