WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 5000000
Simulation Instructions: 5000000
Number of CPUs: 1
Page size: 4096

helo
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 800 MT/s
Warmup finished CPU 0 instructions: 5000000 cycles: 1327546 cumulative IPC: 3.766 (Simulation time: 00 hr 00 min 25 sec)
Warmup complete CPU 0 instructions: 5000000 cycles: 1327546 cumulative IPC: 3.766 (Simulation time: 00 hr 00 min 25 sec)
Heartbeat CPU 0 instructions: 10000002 cycles: 86456520 heartbeat IPC: 0.1157 cumulative IPC: 0.05873 (Simulation time: 00 hr 09 min 49 sec)
Simulation finished CPU 0 instructions: 5000002 cycles: 85128975 cumulative IPC: 0.05873 (Simulation time: 00 hr 09 min 49 sec)
Simulation complete CPU 0 instructions: 5000002 cycles: 85128975 cumulative IPC: 0.05873 (Simulation time: 00 hr 09 min 49 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /scratch/cluster/hill/traces/spec2006/astar_313B.trace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 0.05873 instructions: 5000002 cycles: 85128975
CPU 0 Branch Prediction Accuracy: 48.48% MPKI: 107.1 Average ROB Occupancy at Mispredict: 176.8
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.0004
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 107
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0.004
BRANCH_RETURN: 0.0012

LLC TOTAL        ACCESS:     912647 HIT:     392456 MISS:     520191
LLC LOAD         ACCESS:     122300 HIT:       4249 MISS:     118051
LLC RFO          ACCESS:     335229 HIT:       8467 MISS:     326762
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:     369915 HIT:     369859 MISS:         56
LLC TRANSLATION  ACCESS:      85203 HIT:       9881 MISS:      75322
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 1615 cycles
cpu0_DTLB TOTAL        ACCESS:    1682073 HIT:    1291736 MISS:     390337
cpu0_DTLB LOAD         ACCESS:    1682073 HIT:    1291736 MISS:     390337
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 575.1 cycles
cpu0_ITLB TOTAL        ACCESS:         62 HIT:         62 MISS:          0
cpu0_ITLB LOAD         ACCESS:         62 HIT:         62 MISS:          0
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL        ACCESS:    2188867 HIT:    1522891 MISS:     665976
cpu0_L1D LOAD         ACCESS:    1316537 HIT:    1113520 MISS:     203017
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:     641555 HIT:     302516 MISS:     339039
cpu0_L1D TRANSLATION  ACCESS:     230775 HIT:     106855 MISS:     123920
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 1285 cycles
cpu0_L1I TOTAL        ACCESS:         63 HIT:         54 MISS:          9
cpu0_L1I LOAD         ACCESS:         63 HIT:         54 MISS:          9
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 376 cycles
cpu0_L2C TOTAL        ACCESS:    1012789 HIT:     470036 MISS:     542753
cpu0_L2C LOAD         ACCESS:     176635 HIT:      54335 MISS:     122300
cpu0_L2C RFO          ACCESS:     338866 HIT:       3637 MISS:     335229
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:     373897 HIT:     373876 MISS:         21
cpu0_L2C TRANSLATION  ACCESS:     123391 HIT:      38188 MISS:      85203
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 1569 cycles
cpu0_STLB TOTAL        ACCESS:     299662 HIT:      87885 MISS:     211777
cpu0_STLB LOAD         ACCESS:     299662 HIT:      87885 MISS:     211777
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 1126 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:      41713
  ROW_BUFFER_MISS:     478320
 AVG DBUS CONGESTED CYCLE: 3.982
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:        544
  FULL:     358079
