Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Tue Sep 10 09:50:34 2024
| Host         : SaverZY running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file hx75_key_7seg_timing_summary_routed.rpt -pb hx75_key_7seg_timing_summary_routed.pb -rpx hx75_key_7seg_timing_summary_routed.rpx -warn_on_violation
| Design       : hx75_key_7seg
| Device       : 7a75t-fgg484
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     54          
TIMING-18  Warning           Missing input or output delay   16          
TIMING-20  Warning           Non-clocked latch               4           
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (90)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (128)
5. checking no_input_delay (4)
6. checking no_output_delay (19)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (90)
-------------------------
 There are 23 register/latch pins with no clock driven by root clock pin: U1/clk_500khz_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U1/col_reg_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U1/col_reg_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U1/col_reg_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U1/col_reg_reg[3]/Q (HIGH)

 There are 35 register/latch pins with no clock driven by root clock pin: U1/key_flag_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U1/row_reg_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U1/row_reg_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U1/row_reg_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: U1/row_reg_reg[3]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (128)
--------------------------------------------------
 There are 128 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (19)
--------------------------------
 There are 19 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     16.957        0.000                      0                   76        0.221        0.000                      0                   76        9.500        0.000                       0                    44  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)       Period(ns)      Frequency(MHz)
-----    ------------       ----------      --------------
sys_clk  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk            16.957        0.000                      0                   76        0.221        0.000                      0                   76        9.500        0.000                       0                    44  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk                     
(none)                      sys_clk       


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack       16.957ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.221ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             16.957ns  (required time - arrival time)
  Source:                 U3/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U3/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.628ns  (logic 0.589ns (22.410%)  route 2.039ns (77.590%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.443ns = ( 24.443 - 20.000 ) 
    Source Clock Delay      (SCD):    4.713ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.185    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.266 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.447     4.713    U3/sys_clk_IBUF_BUFG
    SLICE_X3Y81          FDRE                                         r  U3/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y81          FDRE (Prop_fdre_C_Q)         0.379     5.092 f  U3/counter_reg[14]/Q
                         net (fo=2, routed)           0.704     5.795    U3/counter_reg_n_0_[14]
    SLICE_X2Y80          LUT4 (Prop_lut4_I2_O)        0.105     5.900 f  U3/counter[16]_i_3/O
                         net (fo=1, routed)           0.655     6.555    U3/counter[16]_i_3_n_0
    SLICE_X2Y79          LUT4 (Prop_lut4_I1_O)        0.105     6.660 r  U3/counter[16]_i_1/O
                         net (fo=20, routed)          0.681     7.341    U3/counter[16]_i_1_n_0
    SLICE_X3Y79          FDRE                                         r  U3/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    Y18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.409    21.409 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620    23.030    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.107 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.337    24.443    U3/sys_clk_IBUF_BUFG
    SLICE_X3Y79          FDRE                                         r  U3/counter_reg[5]/C
                         clock pessimism              0.242    24.686    
                         clock uncertainty           -0.035    24.650    
    SLICE_X3Y79          FDRE (Setup_fdre_C_R)       -0.352    24.298    U3/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         24.298    
                         arrival time                          -7.341    
  -------------------------------------------------------------------
                         slack                                 16.957    

Slack (MET) :             16.957ns  (required time - arrival time)
  Source:                 U3/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U3/counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.628ns  (logic 0.589ns (22.410%)  route 2.039ns (77.590%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.443ns = ( 24.443 - 20.000 ) 
    Source Clock Delay      (SCD):    4.713ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.185    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.266 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.447     4.713    U3/sys_clk_IBUF_BUFG
    SLICE_X3Y81          FDRE                                         r  U3/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y81          FDRE (Prop_fdre_C_Q)         0.379     5.092 f  U3/counter_reg[14]/Q
                         net (fo=2, routed)           0.704     5.795    U3/counter_reg_n_0_[14]
    SLICE_X2Y80          LUT4 (Prop_lut4_I2_O)        0.105     5.900 f  U3/counter[16]_i_3/O
                         net (fo=1, routed)           0.655     6.555    U3/counter[16]_i_3_n_0
    SLICE_X2Y79          LUT4 (Prop_lut4_I1_O)        0.105     6.660 r  U3/counter[16]_i_1/O
                         net (fo=20, routed)          0.681     7.341    U3/counter[16]_i_1_n_0
    SLICE_X3Y79          FDRE                                         r  U3/counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    Y18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.409    21.409 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620    23.030    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.107 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.337    24.443    U3/sys_clk_IBUF_BUFG
    SLICE_X3Y79          FDRE                                         r  U3/counter_reg[6]/C
                         clock pessimism              0.242    24.686    
                         clock uncertainty           -0.035    24.650    
    SLICE_X3Y79          FDRE (Setup_fdre_C_R)       -0.352    24.298    U3/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         24.298    
                         arrival time                          -7.341    
  -------------------------------------------------------------------
                         slack                                 16.957    

Slack (MET) :             16.957ns  (required time - arrival time)
  Source:                 U3/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U3/counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.628ns  (logic 0.589ns (22.410%)  route 2.039ns (77.590%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.443ns = ( 24.443 - 20.000 ) 
    Source Clock Delay      (SCD):    4.713ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.185    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.266 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.447     4.713    U3/sys_clk_IBUF_BUFG
    SLICE_X3Y81          FDRE                                         r  U3/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y81          FDRE (Prop_fdre_C_Q)         0.379     5.092 f  U3/counter_reg[14]/Q
                         net (fo=2, routed)           0.704     5.795    U3/counter_reg_n_0_[14]
    SLICE_X2Y80          LUT4 (Prop_lut4_I2_O)        0.105     5.900 f  U3/counter[16]_i_3/O
                         net (fo=1, routed)           0.655     6.555    U3/counter[16]_i_3_n_0
    SLICE_X2Y79          LUT4 (Prop_lut4_I1_O)        0.105     6.660 r  U3/counter[16]_i_1/O
                         net (fo=20, routed)          0.681     7.341    U3/counter[16]_i_1_n_0
    SLICE_X3Y79          FDRE                                         r  U3/counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    Y18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.409    21.409 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620    23.030    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.107 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.337    24.443    U3/sys_clk_IBUF_BUFG
    SLICE_X3Y79          FDRE                                         r  U3/counter_reg[7]/C
                         clock pessimism              0.242    24.686    
                         clock uncertainty           -0.035    24.650    
    SLICE_X3Y79          FDRE (Setup_fdre_C_R)       -0.352    24.298    U3/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         24.298    
                         arrival time                          -7.341    
  -------------------------------------------------------------------
                         slack                                 16.957    

Slack (MET) :             16.957ns  (required time - arrival time)
  Source:                 U3/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U3/counter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.628ns  (logic 0.589ns (22.410%)  route 2.039ns (77.590%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.443ns = ( 24.443 - 20.000 ) 
    Source Clock Delay      (SCD):    4.713ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.185    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.266 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.447     4.713    U3/sys_clk_IBUF_BUFG
    SLICE_X3Y81          FDRE                                         r  U3/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y81          FDRE (Prop_fdre_C_Q)         0.379     5.092 f  U3/counter_reg[14]/Q
                         net (fo=2, routed)           0.704     5.795    U3/counter_reg_n_0_[14]
    SLICE_X2Y80          LUT4 (Prop_lut4_I2_O)        0.105     5.900 f  U3/counter[16]_i_3/O
                         net (fo=1, routed)           0.655     6.555    U3/counter[16]_i_3_n_0
    SLICE_X2Y79          LUT4 (Prop_lut4_I1_O)        0.105     6.660 r  U3/counter[16]_i_1/O
                         net (fo=20, routed)          0.681     7.341    U3/counter[16]_i_1_n_0
    SLICE_X3Y79          FDRE                                         r  U3/counter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    Y18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.409    21.409 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620    23.030    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.107 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.337    24.443    U3/sys_clk_IBUF_BUFG
    SLICE_X3Y79          FDRE                                         r  U3/counter_reg[8]/C
                         clock pessimism              0.242    24.686    
                         clock uncertainty           -0.035    24.650    
    SLICE_X3Y79          FDRE (Setup_fdre_C_R)       -0.352    24.298    U3/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         24.298    
                         arrival time                          -7.341    
  -------------------------------------------------------------------
                         slack                                 16.957    

Slack (MET) :             17.064ns  (required time - arrival time)
  Source:                 U3/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U3/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.520ns  (logic 0.589ns (23.374%)  route 1.931ns (76.626%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.441ns = ( 24.441 - 20.000 ) 
    Source Clock Delay      (SCD):    4.713ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.185    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.266 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.447     4.713    U3/sys_clk_IBUF_BUFG
    SLICE_X3Y81          FDRE                                         r  U3/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y81          FDRE (Prop_fdre_C_Q)         0.379     5.092 f  U3/counter_reg[14]/Q
                         net (fo=2, routed)           0.704     5.795    U3/counter_reg_n_0_[14]
    SLICE_X2Y80          LUT4 (Prop_lut4_I2_O)        0.105     5.900 f  U3/counter[16]_i_3/O
                         net (fo=1, routed)           0.655     6.555    U3/counter[16]_i_3_n_0
    SLICE_X2Y79          LUT4 (Prop_lut4_I1_O)        0.105     6.660 r  U3/counter[16]_i_1/O
                         net (fo=20, routed)          0.572     7.232    U3/counter[16]_i_1_n_0
    SLICE_X3Y78          FDRE                                         r  U3/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    Y18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.409    21.409 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620    23.030    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.107 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.335    24.441    U3/sys_clk_IBUF_BUFG
    SLICE_X3Y78          FDRE                                         r  U3/counter_reg[1]/C
                         clock pessimism              0.242    24.684    
                         clock uncertainty           -0.035    24.648    
    SLICE_X3Y78          FDRE (Setup_fdre_C_R)       -0.352    24.296    U3/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         24.296    
                         arrival time                          -7.232    
  -------------------------------------------------------------------
                         slack                                 17.064    

Slack (MET) :             17.064ns  (required time - arrival time)
  Source:                 U3/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U3/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.520ns  (logic 0.589ns (23.374%)  route 1.931ns (76.626%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.441ns = ( 24.441 - 20.000 ) 
    Source Clock Delay      (SCD):    4.713ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.185    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.266 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.447     4.713    U3/sys_clk_IBUF_BUFG
    SLICE_X3Y81          FDRE                                         r  U3/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y81          FDRE (Prop_fdre_C_Q)         0.379     5.092 f  U3/counter_reg[14]/Q
                         net (fo=2, routed)           0.704     5.795    U3/counter_reg_n_0_[14]
    SLICE_X2Y80          LUT4 (Prop_lut4_I2_O)        0.105     5.900 f  U3/counter[16]_i_3/O
                         net (fo=1, routed)           0.655     6.555    U3/counter[16]_i_3_n_0
    SLICE_X2Y79          LUT4 (Prop_lut4_I1_O)        0.105     6.660 r  U3/counter[16]_i_1/O
                         net (fo=20, routed)          0.572     7.232    U3/counter[16]_i_1_n_0
    SLICE_X3Y78          FDRE                                         r  U3/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    Y18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.409    21.409 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620    23.030    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.107 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.335    24.441    U3/sys_clk_IBUF_BUFG
    SLICE_X3Y78          FDRE                                         r  U3/counter_reg[2]/C
                         clock pessimism              0.242    24.684    
                         clock uncertainty           -0.035    24.648    
    SLICE_X3Y78          FDRE (Setup_fdre_C_R)       -0.352    24.296    U3/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         24.296    
                         arrival time                          -7.232    
  -------------------------------------------------------------------
                         slack                                 17.064    

Slack (MET) :             17.064ns  (required time - arrival time)
  Source:                 U3/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U3/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.520ns  (logic 0.589ns (23.374%)  route 1.931ns (76.626%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.441ns = ( 24.441 - 20.000 ) 
    Source Clock Delay      (SCD):    4.713ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.185    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.266 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.447     4.713    U3/sys_clk_IBUF_BUFG
    SLICE_X3Y81          FDRE                                         r  U3/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y81          FDRE (Prop_fdre_C_Q)         0.379     5.092 f  U3/counter_reg[14]/Q
                         net (fo=2, routed)           0.704     5.795    U3/counter_reg_n_0_[14]
    SLICE_X2Y80          LUT4 (Prop_lut4_I2_O)        0.105     5.900 f  U3/counter[16]_i_3/O
                         net (fo=1, routed)           0.655     6.555    U3/counter[16]_i_3_n_0
    SLICE_X2Y79          LUT4 (Prop_lut4_I1_O)        0.105     6.660 r  U3/counter[16]_i_1/O
                         net (fo=20, routed)          0.572     7.232    U3/counter[16]_i_1_n_0
    SLICE_X3Y78          FDRE                                         r  U3/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    Y18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.409    21.409 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620    23.030    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.107 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.335    24.441    U3/sys_clk_IBUF_BUFG
    SLICE_X3Y78          FDRE                                         r  U3/counter_reg[3]/C
                         clock pessimism              0.242    24.684    
                         clock uncertainty           -0.035    24.648    
    SLICE_X3Y78          FDRE (Setup_fdre_C_R)       -0.352    24.296    U3/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         24.296    
                         arrival time                          -7.232    
  -------------------------------------------------------------------
                         slack                                 17.064    

Slack (MET) :             17.064ns  (required time - arrival time)
  Source:                 U3/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U3/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.520ns  (logic 0.589ns (23.374%)  route 1.931ns (76.626%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.441ns = ( 24.441 - 20.000 ) 
    Source Clock Delay      (SCD):    4.713ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.185    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.266 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.447     4.713    U3/sys_clk_IBUF_BUFG
    SLICE_X3Y81          FDRE                                         r  U3/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y81          FDRE (Prop_fdre_C_Q)         0.379     5.092 f  U3/counter_reg[14]/Q
                         net (fo=2, routed)           0.704     5.795    U3/counter_reg_n_0_[14]
    SLICE_X2Y80          LUT4 (Prop_lut4_I2_O)        0.105     5.900 f  U3/counter[16]_i_3/O
                         net (fo=1, routed)           0.655     6.555    U3/counter[16]_i_3_n_0
    SLICE_X2Y79          LUT4 (Prop_lut4_I1_O)        0.105     6.660 r  U3/counter[16]_i_1/O
                         net (fo=20, routed)          0.572     7.232    U3/counter[16]_i_1_n_0
    SLICE_X3Y78          FDRE                                         r  U3/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    Y18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.409    21.409 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620    23.030    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.107 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.335    24.441    U3/sys_clk_IBUF_BUFG
    SLICE_X3Y78          FDRE                                         r  U3/counter_reg[4]/C
                         clock pessimism              0.242    24.684    
                         clock uncertainty           -0.035    24.648    
    SLICE_X3Y78          FDRE (Setup_fdre_C_R)       -0.352    24.296    U3/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         24.296    
                         arrival time                          -7.232    
  -------------------------------------------------------------------
                         slack                                 17.064    

Slack (MET) :             17.112ns  (required time - arrival time)
  Source:                 U3/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U3/counter_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.500ns  (logic 0.589ns (23.559%)  route 1.911ns (76.441%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.445ns = ( 24.445 - 20.000 ) 
    Source Clock Delay      (SCD):    4.713ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.185    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.266 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.447     4.713    U3/sys_clk_IBUF_BUFG
    SLICE_X3Y81          FDRE                                         r  U3/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y81          FDRE (Prop_fdre_C_Q)         0.379     5.092 f  U3/counter_reg[14]/Q
                         net (fo=2, routed)           0.704     5.795    U3/counter_reg_n_0_[14]
    SLICE_X2Y80          LUT4 (Prop_lut4_I2_O)        0.105     5.900 f  U3/counter[16]_i_3/O
                         net (fo=1, routed)           0.655     6.555    U3/counter[16]_i_3_n_0
    SLICE_X2Y79          LUT4 (Prop_lut4_I1_O)        0.105     6.660 r  U3/counter[16]_i_1/O
                         net (fo=20, routed)          0.553     7.213    U3/counter[16]_i_1_n_0
    SLICE_X3Y81          FDRE                                         r  U3/counter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    Y18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.409    21.409 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620    23.030    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.107 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.339    24.445    U3/sys_clk_IBUF_BUFG
    SLICE_X3Y81          FDRE                                         r  U3/counter_reg[13]/C
                         clock pessimism              0.267    24.713    
                         clock uncertainty           -0.035    24.677    
    SLICE_X3Y81          FDRE (Setup_fdre_C_R)       -0.352    24.325    U3/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         24.325    
                         arrival time                          -7.213    
  -------------------------------------------------------------------
                         slack                                 17.112    

Slack (MET) :             17.112ns  (required time - arrival time)
  Source:                 U3/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U3/counter_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk rise@20.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        2.500ns  (logic 0.589ns (23.559%)  route 1.911ns (76.441%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.445ns = ( 24.445 - 20.000 ) 
    Source Clock Delay      (SCD):    4.713ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.185    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.266 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.447     4.713    U3/sys_clk_IBUF_BUFG
    SLICE_X3Y81          FDRE                                         r  U3/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y81          FDRE (Prop_fdre_C_Q)         0.379     5.092 f  U3/counter_reg[14]/Q
                         net (fo=2, routed)           0.704     5.795    U3/counter_reg_n_0_[14]
    SLICE_X2Y80          LUT4 (Prop_lut4_I2_O)        0.105     5.900 f  U3/counter[16]_i_3/O
                         net (fo=1, routed)           0.655     6.555    U3/counter[16]_i_3_n_0
    SLICE_X2Y79          LUT4 (Prop_lut4_I1_O)        0.105     6.660 r  U3/counter[16]_i_1/O
                         net (fo=20, routed)          0.553     7.213    U3/counter[16]_i_1_n_0
    SLICE_X3Y81          FDRE                                         r  U3/counter_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   20.000    20.000 r  
    Y18                                               0.000    20.000 r  sys_clk (IN)
                         net (fo=0)                   0.000    20.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.409    21.409 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620    23.030    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    23.107 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.339    24.445    U3/sys_clk_IBUF_BUFG
    SLICE_X3Y81          FDRE                                         r  U3/counter_reg[14]/C
                         clock pessimism              0.267    24.713    
                         clock uncertainty           -0.035    24.677    
    SLICE_X3Y81          FDRE (Setup_fdre_C_R)       -0.352    24.325    U3/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         24.325    
                         arrival time                          -7.213    
  -------------------------------------------------------------------
                         slack                                 17.112    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 U3/num_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U3/seg_value_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.186ns (57.135%)  route 0.140ns (42.865%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.086ns
    Source Clock Delay      (SCD):    1.570ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.592     1.570    U3/sys_clk_IBUF_BUFG
    SLICE_X0Y77          FDRE                                         r  U3/num_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y77          FDRE (Prop_fdre_C_Q)         0.141     1.711 f  U3/num_reg[2]/Q
                         net (fo=23, routed)          0.140     1.850    U3/Q[2]
    SLICE_X1Y77          LUT5 (Prop_lut5_I2_O)        0.045     1.895 r  U3/seg_value[5]_i_1/O
                         net (fo=1, routed)           0.000     1.895    U3/seg_value[5]_i_1_n_0
    SLICE_X1Y77          FDRE                                         r  U3/seg_value_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.862     2.086    U3/sys_clk_IBUF_BUFG
    SLICE_X1Y77          FDRE                                         r  U3/seg_value_reg[5]/C
                         clock pessimism             -0.503     1.583    
    SLICE_X1Y77          FDRE (Hold_fdre_C_D)         0.092     1.675    U3/seg_value_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.675    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 U1/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U1/count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.209ns (57.652%)  route 0.154ns (42.348%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.083ns
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.591     1.569    U1/sys_clk_IBUF_BUFG
    SLICE_X6Y77          FDRE                                         r  U1/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y77          FDRE (Prop_fdre_C_Q)         0.164     1.733 r  U1/count_reg[1]/Q
                         net (fo=7, routed)           0.154     1.886    U1/count_reg[1]
    SLICE_X6Y77          LUT6 (Prop_lut6_I1_O)        0.045     1.931 r  U1/count[5]_i_2/O
                         net (fo=1, routed)           0.000     1.931    U1/count0[5]
    SLICE_X6Y77          FDRE                                         r  U1/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.859     2.083    U1/sys_clk_IBUF_BUFG
    SLICE_X6Y77          FDRE                                         r  U1/count_reg[5]/C
                         clock pessimism             -0.514     1.569    
    SLICE_X6Y77          FDRE (Hold_fdre_C_D)         0.121     1.690    U1/count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.690    
                         arrival time                           1.931    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 U3/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U3/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.207ns (54.314%)  route 0.174ns (45.686%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.089ns
    Source Clock Delay      (SCD):    1.572ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.594     1.572    U3/sys_clk_IBUF_BUFG
    SLICE_X2Y80          FDRE                                         r  U3/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y80          FDRE (Prop_fdre_C_Q)         0.164     1.736 f  U3/counter_reg[0]/Q
                         net (fo=3, routed)           0.174     1.910    U3/counter_reg_n_0_[0]
    SLICE_X2Y80          LUT1 (Prop_lut1_I0_O)        0.043     1.953 r  U3/counter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.953    U3/counter[0]
    SLICE_X2Y80          FDRE                                         r  U3/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.865     2.089    U3/sys_clk_IBUF_BUFG
    SLICE_X2Y80          FDRE                                         r  U3/counter_reg[0]/C
                         clock pessimism             -0.517     1.572    
    SLICE_X2Y80          FDRE (Hold_fdre_C_D)         0.133     1.705    U3/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.705    
                         arrival time                           1.953    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 U1/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U1/clk_500khz_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.209ns (54.587%)  route 0.174ns (45.413%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.084ns
    Source Clock Delay      (SCD):    1.569ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.591     1.569    U1/sys_clk_IBUF_BUFG
    SLICE_X6Y77          FDRE                                         r  U1/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y77          FDRE (Prop_fdre_C_Q)         0.164     1.733 r  U1/count_reg[1]/Q
                         net (fo=7, routed)           0.174     1.907    U1/count_reg[1]
    SLICE_X6Y78          LUT6 (Prop_lut6_I2_O)        0.045     1.952 r  U1/clk_500khz_i_1/O
                         net (fo=1, routed)           0.000     1.952    U1/clk_500khz_i_1_n_0
    SLICE_X6Y78          FDRE                                         r  U1/clk_500khz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.860     2.084    U1/sys_clk_IBUF_BUFG
    SLICE_X6Y78          FDRE                                         r  U1/clk_500khz_reg/C
                         clock pessimism             -0.501     1.583    
    SLICE_X6Y78          FDRE (Hold_fdre_C_D)         0.120     1.703    U1/clk_500khz_reg
  -------------------------------------------------------------------
                         required time                         -1.703    
                         arrival time                           1.952    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 U3/num_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U3/seg_value_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.186ns (51.634%)  route 0.174ns (48.366%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.086ns
    Source Clock Delay      (SCD):    1.570ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.592     1.570    U3/sys_clk_IBUF_BUFG
    SLICE_X0Y77          FDRE                                         r  U3/num_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y77          FDRE (Prop_fdre_C_Q)         0.141     1.711 r  U3/num_reg[0]/Q
                         net (fo=26, routed)          0.174     1.885    U3/Q[0]
    SLICE_X1Y77          LUT5 (Prop_lut5_I1_O)        0.045     1.930 r  U3/seg_value[1]_i_1/O
                         net (fo=1, routed)           0.000     1.930    U3/seg_value[1]_i_1_n_0
    SLICE_X1Y77          FDRE                                         r  U3/seg_value_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.862     2.086    U3/sys_clk_IBUF_BUFG
    SLICE_X1Y77          FDRE                                         r  U3/seg_value_reg[1]/C
                         clock pessimism             -0.503     1.583    
    SLICE_X1Y77          FDRE (Hold_fdre_C_D)         0.091     1.674    U3/seg_value_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.674    
                         arrival time                           1.930    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 U3/num_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U3/seg_value_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.186ns (51.491%)  route 0.175ns (48.509%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.086ns
    Source Clock Delay      (SCD):    1.570ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.592     1.570    U3/sys_clk_IBUF_BUFG
    SLICE_X0Y77          FDRE                                         r  U3/num_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y77          FDRE (Prop_fdre_C_Q)         0.141     1.711 r  U3/num_reg[0]/Q
                         net (fo=26, routed)          0.175     1.886    U3/Q[0]
    SLICE_X1Y77          LUT5 (Prop_lut5_I1_O)        0.045     1.931 r  U3/seg_value[3]_i_1/O
                         net (fo=1, routed)           0.000     1.931    U3/seg_value[3]_i_1_n_0
    SLICE_X1Y77          FDRE                                         r  U3/seg_value_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.862     2.086    U3/sys_clk_IBUF_BUFG
    SLICE_X1Y77          FDRE                                         r  U3/seg_value_reg[3]/C
                         clock pessimism             -0.503     1.583    
    SLICE_X1Y77          FDRE (Hold_fdre_C_D)         0.092     1.675    U3/seg_value_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.675    
                         arrival time                           1.931    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 U3/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U3/counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.249ns (68.491%)  route 0.115ns (31.509%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.089ns
    Source Clock Delay      (SCD):    1.572ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.594     1.572    U3/sys_clk_IBUF_BUFG
    SLICE_X3Y80          FDRE                                         r  U3/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y80          FDRE (Prop_fdre_C_Q)         0.141     1.713 r  U3/counter_reg[12]/Q
                         net (fo=2, routed)           0.115     1.827    U3/counter_reg_n_0_[12]
    SLICE_X3Y80          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.935 r  U3/counter0_carry__1/O[3]
                         net (fo=1, routed)           0.000     1.935    U3/data0[12]
    SLICE_X3Y80          FDRE                                         r  U3/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.865     2.089    U3/sys_clk_IBUF_BUFG
    SLICE_X3Y80          FDRE                                         r  U3/counter_reg[12]/C
                         clock pessimism             -0.517     1.572    
    SLICE_X3Y80          FDRE (Hold_fdre_C_D)         0.105     1.677    U3/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.677    
                         arrival time                           1.935    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 U3/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U3/counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.249ns (68.491%)  route 0.115ns (31.509%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.088ns
    Source Clock Delay      (SCD):    1.571ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.593     1.571    U3/sys_clk_IBUF_BUFG
    SLICE_X3Y79          FDRE                                         r  U3/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y79          FDRE (Prop_fdre_C_Q)         0.141     1.712 r  U3/counter_reg[8]/Q
                         net (fo=2, routed)           0.115     1.826    U3/counter_reg_n_0_[8]
    SLICE_X3Y79          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.934 r  U3/counter0_carry__0/O[3]
                         net (fo=1, routed)           0.000     1.934    U3/data0[8]
    SLICE_X3Y79          FDRE                                         r  U3/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.864     2.088    U3/sys_clk_IBUF_BUFG
    SLICE_X3Y79          FDRE                                         r  U3/counter_reg[8]/C
                         clock pessimism             -0.517     1.571    
    SLICE_X3Y79          FDRE (Hold_fdre_C_D)         0.105     1.676    U3/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.676    
                         arrival time                           1.934    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 U3/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U3/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.820%)  route 0.118ns (32.180%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.087ns
    Source Clock Delay      (SCD):    1.570ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.592     1.570    U3/sys_clk_IBUF_BUFG
    SLICE_X3Y78          FDRE                                         r  U3/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y78          FDRE (Prop_fdre_C_Q)         0.141     1.711 r  U3/counter_reg[4]/Q
                         net (fo=2, routed)           0.118     1.829    U3/counter_reg_n_0_[4]
    SLICE_X3Y78          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.937 r  U3/counter0_carry/O[3]
                         net (fo=1, routed)           0.000     1.937    U3/data0[4]
    SLICE_X3Y78          FDRE                                         r  U3/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.863     2.087    U3/sys_clk_IBUF_BUFG
    SLICE_X3Y78          FDRE                                         r  U3/counter_reg[4]/C
                         clock pessimism             -0.517     1.570    
    SLICE_X3Y78          FDRE (Hold_fdre_C_D)         0.105     1.675    U3/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.675    
                         arrival time                           1.937    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 U3/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            U3/counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.820%)  route 0.118ns (32.180%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.090ns
    Source Clock Delay      (SCD):    1.573ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.595     1.573    U3/sys_clk_IBUF_BUFG
    SLICE_X3Y81          FDRE                                         r  U3/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y81          FDRE (Prop_fdre_C_Q)         0.141     1.714 r  U3/counter_reg[16]/Q
                         net (fo=2, routed)           0.118     1.832    U3/counter_reg_n_0_[16]
    SLICE_X3Y81          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.940 r  U3/counter0_carry__2/O[3]
                         net (fo=1, routed)           0.000     1.940    U3/data0[16]
    SLICE_X3Y81          FDRE                                         r  U3/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.866     2.090    U3/sys_clk_IBUF_BUFG
    SLICE_X3Y81          FDRE                                         r  U3/counter_reg[16]/C
                         clock pessimism             -0.517     1.573    
    SLICE_X3Y81          FDRE (Hold_fdre_C_D)         0.105     1.678    U3/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.678    
                         arrival time                           1.940    
  -------------------------------------------------------------------
                         slack                                  0.262    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { sys_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.592         20.000      18.408     BUFGCTRL_X0Y0  sys_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X6Y78    U1/clk_500khz_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X6Y77    U1/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X6Y77    U1/count_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X6Y77    U1/count_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X6Y77    U1/count_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X6Y77    U1/count_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X6Y77    U1/count_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X2Y80    U3/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X3Y80    U3/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X6Y78    U1/clk_500khz_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X6Y78    U1/clk_500khz_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X6Y77    U1/count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X6Y77    U1/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X6Y77    U1/count_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X6Y77    U1/count_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X6Y77    U1/count_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X6Y77    U1/count_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X6Y77    U1/count_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X6Y77    U1/count_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X6Y78    U1/clk_500khz_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X6Y78    U1/clk_500khz_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X6Y77    U1/count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X6Y77    U1/count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X6Y77    U1/count_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X6Y77    U1/count_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X6Y77    U1/count_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X6Y77    U1/count_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X6Y77    U1/count_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X6Y77    U1/count_reg[3]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           132 Endpoints
Min Delay           132 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U1/col_reg[0]_lopt_replica/C
                            (rising edge-triggered cell FDRE)
  Destination:            col[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.341ns  (logic 3.762ns (51.248%)  route 3.579ns (48.752%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y81          FDRE                         0.000     0.000 r  U1/col_reg[0]_lopt_replica/C
    SLICE_X6Y81          FDRE (Prop_fdre_C_Q)         0.433     0.433 r  U1/col_reg[0]_lopt_replica/Q
                         net (fo=1, routed)           3.579     4.012    lopt
    V2                   OBUF (Prop_obuf_I_O)         3.329     7.341 r  col_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.341    col[0]
    V2                                                                r  col[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/col_reg[1]_lopt_replica/C
                            (rising edge-triggered cell FDRE)
  Destination:            col[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.282ns  (logic 3.707ns (50.901%)  route 3.575ns (49.099%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y81          FDRE                         0.000     0.000 r  U1/col_reg[1]_lopt_replica/C
    SLICE_X7Y81          FDRE (Prop_fdre_C_Q)         0.379     0.379 r  U1/col_reg[1]_lopt_replica/Q
                         net (fo=1, routed)           3.575     3.954    lopt_1
    R3                   OBUF (Prop_obuf_I_O)         3.328     7.282 r  col_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.282    col[1]
    R3                                                                r  col[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/col_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDRE)
  Destination:            col[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.842ns  (logic 3.776ns (55.192%)  route 3.066ns (44.808%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y81          FDRE                         0.000     0.000 r  U1/col_reg[3]_lopt_replica/C
    SLICE_X6Y81          FDRE (Prop_fdre_C_Q)         0.433     0.433 r  U1/col_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           3.066     3.499    lopt_3
    W2                   OBUF (Prop_obuf_I_O)         3.343     6.842 r  col_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.842    col[3]
    W2                                                                r  col[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/col_reg[2]_lopt_replica/C
                            (rising edge-triggered cell FDRE)
  Destination:            col[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.719ns  (logic 3.706ns (55.150%)  route 3.014ns (44.850%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y81          FDRE                         0.000     0.000 r  U1/col_reg[2]_lopt_replica/C
    SLICE_X7Y81          FDRE (Prop_fdre_C_Q)         0.379     0.379 r  U1/col_reg[2]_lopt_replica/Q
                         net (fo=1, routed)           3.014     3.393    lopt_2
    R2                   OBUF (Prop_obuf_I_O)         3.327     6.719 r  col_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.719    col[2]
    R2                                                                r  col[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 row[2]
                            (input port)
  Destination:            U1/col_reg[0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.702ns  (logic 1.668ns (24.889%)  route 5.034ns (75.111%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  row[2] (IN)
                         net (fo=0)                   0.000     0.000    row[2]
    U1                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  row_IBUF[2]_inst/O
                         net (fo=7, routed)           3.723     5.181    U1/row_IBUF[2]
    SLICE_X6Y80          LUT4 (Prop_lut4_I2_O)        0.105     5.286 f  U1/FSM_onehot_state[5]_i_3/O
                         net (fo=7, routed)           0.873     6.159    U1/FSM_onehot_state[5]_i_3_n_0
    SLICE_X7Y81          LUT5 (Prop_lut5_I1_O)        0.105     6.264 r  U1/col[3]_i_1/O
                         net (fo=8, routed)           0.438     6.702    U1/col[3]_i_1_n_0
    SLICE_X6Y81          FDRE                                         r  U1/col_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 row[2]
                            (input port)
  Destination:            U1/col_reg[0]_lopt_replica/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.702ns  (logic 1.668ns (24.889%)  route 5.034ns (75.111%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  row[2] (IN)
                         net (fo=0)                   0.000     0.000    row[2]
    U1                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  row_IBUF[2]_inst/O
                         net (fo=7, routed)           3.723     5.181    U1/row_IBUF[2]
    SLICE_X6Y80          LUT4 (Prop_lut4_I2_O)        0.105     5.286 f  U1/FSM_onehot_state[5]_i_3/O
                         net (fo=7, routed)           0.873     6.159    U1/FSM_onehot_state[5]_i_3_n_0
    SLICE_X7Y81          LUT5 (Prop_lut5_I1_O)        0.105     6.264 r  U1/col[3]_i_1/O
                         net (fo=8, routed)           0.438     6.702    U1/col[3]_i_1_n_0
    SLICE_X6Y81          FDRE                                         r  U1/col_reg[0]_lopt_replica/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 row[2]
                            (input port)
  Destination:            U1/col_reg[3]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.702ns  (logic 1.668ns (24.889%)  route 5.034ns (75.111%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  row[2] (IN)
                         net (fo=0)                   0.000     0.000    row[2]
    U1                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  row_IBUF[2]_inst/O
                         net (fo=7, routed)           3.723     5.181    U1/row_IBUF[2]
    SLICE_X6Y80          LUT4 (Prop_lut4_I2_O)        0.105     5.286 f  U1/FSM_onehot_state[5]_i_3/O
                         net (fo=7, routed)           0.873     6.159    U1/FSM_onehot_state[5]_i_3_n_0
    SLICE_X7Y81          LUT5 (Prop_lut5_I1_O)        0.105     6.264 r  U1/col[3]_i_1/O
                         net (fo=8, routed)           0.438     6.702    U1/col[3]_i_1_n_0
    SLICE_X6Y81          FDRE                                         r  U1/col_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 row[2]
                            (input port)
  Destination:            U1/col_reg[3]_lopt_replica/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.702ns  (logic 1.668ns (24.889%)  route 5.034ns (75.111%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  row[2] (IN)
                         net (fo=0)                   0.000     0.000    row[2]
    U1                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  row_IBUF[2]_inst/O
                         net (fo=7, routed)           3.723     5.181    U1/row_IBUF[2]
    SLICE_X6Y80          LUT4 (Prop_lut4_I2_O)        0.105     5.286 f  U1/FSM_onehot_state[5]_i_3/O
                         net (fo=7, routed)           0.873     6.159    U1/FSM_onehot_state[5]_i_3_n_0
    SLICE_X7Y81          LUT5 (Prop_lut5_I1_O)        0.105     6.264 r  U1/col[3]_i_1/O
                         net (fo=8, routed)           0.438     6.702    U1/col[3]_i_1_n_0
    SLICE_X6Y81          FDRE                                         r  U1/col_reg[3]_lopt_replica/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 row[2]
                            (input port)
  Destination:            U1/col_reg[1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.559ns  (logic 1.668ns (25.431%)  route 4.891ns (74.569%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  row[2] (IN)
                         net (fo=0)                   0.000     0.000    row[2]
    U1                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  row_IBUF[2]_inst/O
                         net (fo=7, routed)           3.723     5.181    U1/row_IBUF[2]
    SLICE_X6Y80          LUT4 (Prop_lut4_I2_O)        0.105     5.286 f  U1/FSM_onehot_state[5]_i_3/O
                         net (fo=7, routed)           0.873     6.159    U1/FSM_onehot_state[5]_i_3_n_0
    SLICE_X7Y81          LUT5 (Prop_lut5_I1_O)        0.105     6.264 r  U1/col[3]_i_1/O
                         net (fo=8, routed)           0.295     6.559    U1/col[3]_i_1_n_0
    SLICE_X7Y81          FDRE                                         r  U1/col_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 row[2]
                            (input port)
  Destination:            U1/col_reg[1]_lopt_replica/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.559ns  (logic 1.668ns (25.431%)  route 4.891ns (74.569%))
  Logic Levels:           3  (IBUF=1 LUT4=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U1                                                0.000     0.000 r  row[2] (IN)
                         net (fo=0)                   0.000     0.000    row[2]
    U1                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  row_IBUF[2]_inst/O
                         net (fo=7, routed)           3.723     5.181    U1/row_IBUF[2]
    SLICE_X6Y80          LUT4 (Prop_lut4_I2_O)        0.105     5.286 f  U1/FSM_onehot_state[5]_i_3/O
                         net (fo=7, routed)           0.873     6.159    U1/FSM_onehot_state[5]_i_3_n_0
    SLICE_X7Y81          LUT5 (Prop_lut5_I1_O)        0.105     6.264 r  U1/col[3]_i_1/O
                         net (fo=8, routed)           0.295     6.559    U1/col[3]_i_1_n_0
    SLICE_X7Y81          FDRE                                         r  U1/col_reg[1]_lopt_replica/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U1/key_value_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            U2/segdisp_state_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.267ns  (logic 0.203ns (76.094%)  route 0.064ns (23.906%))
  Logic Levels:           2  (LDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y78          LDCE                         0.000     0.000 r  U1/key_value_reg[2]/G
    SLICE_X4Y78          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  U1/key_value_reg[2]/Q
                         net (fo=21, routed)          0.064     0.222    U2/start_station_reg[8]_0[2]
    SLICE_X5Y78          LUT6 (Prop_lut6_I2_O)        0.045     0.267 r  U2/segdisp_state[2]_i_1/O
                         net (fo=1, routed)           0.000     0.267    U2/segdisp_state[2]_i_1_n_0
    SLICE_X5Y78          FDRE                                         r  U2/segdisp_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/col_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U1/col_reg_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.279ns  (logic 0.164ns (58.838%)  route 0.115ns (41.162%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y81          FDRE                         0.000     0.000 r  U1/col_reg[0]/C
    SLICE_X6Y81          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  U1/col_reg[0]/Q
                         net (fo=1, routed)           0.115     0.279    U1/col_reg[3]_0[0]
    SLICE_X6Y79          FDRE                                         r  U1/col_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/col_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U1/col_reg_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.309ns  (logic 0.141ns (45.695%)  route 0.168ns (54.305%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y81          FDRE                         0.000     0.000 r  U1/col_reg[1]/C
    SLICE_X7Y81          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  U1/col_reg[1]/Q
                         net (fo=1, routed)           0.168     0.309    U1/col_reg[3]_0[1]
    SLICE_X7Y78          FDRE                                         r  U1/col_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/FSM_onehot_state_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U1/FSM_onehot_state_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.318ns  (logic 0.186ns (58.568%)  route 0.132ns (41.432%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y80          FDRE                         0.000     0.000 r  U1/FSM_onehot_state_reg[3]/C
    SLICE_X7Y80          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  U1/FSM_onehot_state_reg[3]/Q
                         net (fo=7, routed)           0.132     0.273    U1/FSM_onehot_state_reg_n_0_[3]
    SLICE_X7Y80          LUT6 (Prop_lut6_I5_O)        0.045     0.318 r  U1/FSM_onehot_state[5]_i_2/O
                         net (fo=1, routed)           0.000     0.318    U1/FSM_onehot_state[5]_i_2_n_0
    SLICE_X7Y80          FDRE                                         r  U1/FSM_onehot_state_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U1/key_flag_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.336ns  (logic 0.209ns (62.194%)  route 0.127ns (37.806%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y80          FDRE                         0.000     0.000 r  U1/FSM_onehot_state_reg[0]/C
    SLICE_X6Y80          FDRE (Prop_fdre_C_Q)         0.164     0.164 f  U1/FSM_onehot_state_reg[0]/Q
                         net (fo=8, routed)           0.127     0.291    U1/FSM_onehot_state_reg_n_0_[0]
    SLICE_X5Y80          LUT4 (Prop_lut4_I0_O)        0.045     0.336 r  U1/key_flag_i_1/O
                         net (fo=1, routed)           0.000     0.336    U1/key_flag_i_1_n_0
    SLICE_X5Y80          FDRE                                         r  U1/key_flag_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/FSM_onehot_state_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U1/FSM_onehot_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.346ns  (logic 0.186ns (53.697%)  route 0.160ns (46.303%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y80          FDRE                         0.000     0.000 r  U1/FSM_onehot_state_reg[4]/C
    SLICE_X7Y80          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  U1/FSM_onehot_state_reg[4]/Q
                         net (fo=3, routed)           0.160     0.301    U1/FSM_onehot_state_reg_n_0_[4]
    SLICE_X6Y80          LUT4 (Prop_lut4_I0_O)        0.045     0.346 r  U1/FSM_onehot_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.346    U1/FSM_onehot_state[0]_i_1_n_0
    SLICE_X6Y80          FDRE                                         r  U1/FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/start_station_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U2/start_station_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.360ns  (logic 0.212ns (58.884%)  route 0.148ns (41.116%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y76          FDRE                         0.000     0.000 r  U2/start_station_reg[4]/C
    SLICE_X2Y76          FDRE (Prop_fdre_C_Q)         0.167     0.167 r  U2/start_station_reg[4]/Q
                         net (fo=2, routed)           0.148     0.315    U2/start_station_reg_n_0_[4]
    SLICE_X2Y76          LUT6 (Prop_lut6_I5_O)        0.045     0.360 r  U2/start_station[4]_i_1/O
                         net (fo=1, routed)           0.000     0.360    U2/start_station[4]_i_1_n_0
    SLICE_X2Y76          FDRE                                         r  U2/start_station_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/key_value_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            U2/segdisp_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.361ns  (logic 0.203ns (56.253%)  route 0.158ns (43.747%))
  Logic Levels:           2  (LDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y78          LDCE                         0.000     0.000 r  U1/key_value_reg[1]/G
    SLICE_X4Y78          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  U1/key_value_reg[1]/Q
                         net (fo=21, routed)          0.158     0.316    U1/Q[1]
    SLICE_X4Y76          LUT5 (Prop_lut5_I2_O)        0.045     0.361 r  U1/segdisp_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.361    U2/D[0]
    SLICE_X4Y76          FDRE                                         r  U2/segdisp_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U2/segdisp_state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U2/segdisp_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.380ns  (logic 0.191ns (50.228%)  route 0.189ns (49.772%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y77          FDRE                         0.000     0.000 r  U2/segdisp_state_reg[1]/C
    SLICE_X4Y77          FDRE (Prop_fdre_C_Q)         0.146     0.146 r  U2/segdisp_state_reg[1]/Q
                         net (fo=10, routed)          0.189     0.335    U2/segdisp_state[1]
    SLICE_X4Y77          LUT6 (Prop_lut6_I0_O)        0.045     0.380 r  U2/segdisp_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.380    U2/segdisp_state[1]_i_1_n_0
    SLICE_X4Y77          FDRE                                         r  U2/segdisp_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/row_reg_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U1/key_value_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.386ns  (logic 0.186ns (48.233%)  route 0.200ns (51.767%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y78          FDRE                         0.000     0.000 r  U1/row_reg_reg[0]/C
    SLICE_X7Y78          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  U1/row_reg_reg[0]/Q
                         net (fo=3, routed)           0.099     0.240    U1/sel0[4]
    SLICE_X6Y78          LUT2 (Prop_lut2_I0_O)        0.045     0.285 r  U1/key_value_reg[3]_i_1/O
                         net (fo=1, routed)           0.101     0.386    U1/key_value_reg[3]_i_1_n_0
    SLICE_X4Y78          LDCE                                         r  U1/key_value_reg[3]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk
  To Clock:  

Max Delay            15 Endpoints
Min Delay            15 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U3/seg_value_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg_value[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.634ns  (logic 3.718ns (65.998%)  route 1.916ns (34.002%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.185    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.266 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.439     4.705    U3/sys_clk_IBUF_BUFG
    SLICE_X2Y75          FDRE                                         r  U3/seg_value_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y75          FDRE (Prop_fdre_C_Q)         0.433     5.138 r  U3/seg_value_reg[6]/Q
                         net (fo=1, routed)           1.916     7.053    seg_value_OBUF[6]
    T18                  OBUF (Prop_obuf_I_O)         3.285    10.339 r  seg_value_OBUF[6]_inst/O
                         net (fo=0)                   0.000    10.339    seg_value[6]
    T18                                                               r  seg_value[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U3/seg_value_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg_value[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.567ns  (logic 3.664ns (65.814%)  route 1.903ns (34.186%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.185    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.266 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.442     4.708    U3/sys_clk_IBUF_BUFG
    SLICE_X1Y77          FDRE                                         r  U3/seg_value_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y77          FDRE (Prop_fdre_C_Q)         0.379     5.087 r  U3/seg_value_reg[5]/Q
                         net (fo=1, routed)           1.903     6.990    seg_value_OBUF[5]
    R18                  OBUF (Prop_obuf_I_O)         3.285    10.274 r  seg_value_OBUF[5]_inst/O
                         net (fo=0)                   0.000    10.274    seg_value[5]
    R18                                                               r  seg_value[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U3/seg_value_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg_value[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.451ns  (logic 3.673ns (67.379%)  route 1.778ns (32.621%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.185    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.266 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.442     4.708    U3/sys_clk_IBUF_BUFG
    SLICE_X1Y77          FDRE                                         r  U3/seg_value_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y77          FDRE (Prop_fdre_C_Q)         0.379     5.087 r  U3/seg_value_reg[3]/Q
                         net (fo=1, routed)           1.778     6.865    seg_value_OBUF[3]
    P14                  OBUF (Prop_obuf_I_O)         3.294    10.159 r  seg_value_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.159    seg_value[3]
    P14                                                               r  seg_value[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U3/seg_value_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg_value[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.444ns  (logic 3.709ns (68.122%)  route 1.736ns (31.878%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.185    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.266 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.442     4.708    U3/sys_clk_IBUF_BUFG
    SLICE_X1Y77          FDRE                                         r  U3/seg_value_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y77          FDRE (Prop_fdre_C_Q)         0.379     5.087 r  U3/seg_value_reg[1]/Q
                         net (fo=1, routed)           1.736     6.822    seg_value_OBUF[1]
    U17                  OBUF (Prop_obuf_I_O)         3.330    10.152 r  seg_value_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.152    seg_value[1]
    U17                                                               r  seg_value[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U3/seg_value_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg_value[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.409ns  (logic 3.668ns (67.811%)  route 1.741ns (32.189%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.185    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.266 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.439     4.705    U3/sys_clk_IBUF_BUFG
    SLICE_X1Y75          FDRE                                         r  U3/seg_value_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y75          FDRE (Prop_fdre_C_Q)         0.379     5.084 r  U3/seg_value_reg[4]/Q
                         net (fo=1, routed)           1.741     6.825    seg_value_OBUF[4]
    R14                  OBUF (Prop_obuf_I_O)         3.289    10.113 r  seg_value_OBUF[4]_inst/O
                         net (fo=0)                   0.000    10.113    seg_value[4]
    R14                                                               r  seg_value[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U3/seg_sel_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg_sel[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.368ns  (logic 3.837ns (71.465%)  route 1.532ns (28.535%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.185    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.266 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.440     4.706    U3/sys_clk_IBUF_BUFG
    SLICE_X0Y73          FDRE                                         r  U3/seg_sel_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y73          FDRE (Prop_fdre_C_Q)         0.348     5.054 r  U3/seg_sel_reg[4]/Q
                         net (fo=1, routed)           1.532     6.585    seg_sel_OBUF[4]
    AA19                 OBUF (Prop_obuf_I_O)         3.489    10.074 r  seg_sel_OBUF[4]_inst/O
                         net (fo=0)                   0.000    10.074    seg_sel[4]
    AA19                                                              r  seg_sel[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U3/seg_sel_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg_sel[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.347ns  (logic 3.817ns (71.388%)  route 1.530ns (28.612%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.185    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.266 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.440     4.706    U3/sys_clk_IBUF_BUFG
    SLICE_X0Y73          FDRE                                         r  U3/seg_sel_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y73          FDRE (Prop_fdre_C_Q)         0.348     5.054 r  U3/seg_sel_reg[2]/Q
                         net (fo=1, routed)           1.530     6.583    seg_sel_OBUF[2]
    V17                  OBUF (Prop_obuf_I_O)         3.469    10.052 r  seg_sel_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.052    seg_sel[2]
    V17                                                               r  seg_sel[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U3/seg_value_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg_value[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.342ns  (logic 3.724ns (69.722%)  route 1.617ns (30.278%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.185    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.266 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.439     4.705    U3/sys_clk_IBUF_BUFG
    SLICE_X1Y75          FDRE                                         r  U3/seg_value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y75          FDRE (Prop_fdre_C_Q)         0.379     5.084 r  U3/seg_value_reg[0]/Q
                         net (fo=1, routed)           1.617     6.701    seg_value_OBUF[0]
    AB18                 OBUF (Prop_obuf_I_O)         3.345    10.046 r  seg_value_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.046    seg_value[0]
    AB18                                                              r  seg_value[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U3/seg_value_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg_value[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.329ns  (logic 3.703ns (69.477%)  route 1.627ns (30.523%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.185    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.266 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.439     4.705    U3/sys_clk_IBUF_BUFG
    SLICE_X1Y75          FDRE                                         r  U3/seg_value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y75          FDRE (Prop_fdre_C_Q)         0.379     5.084 r  U3/seg_value_reg[2]/Q
                         net (fo=1, routed)           1.627     6.710    seg_value_OBUF[2]
    U18                  OBUF (Prop_obuf_I_O)         3.324    10.034 r  seg_value_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.034    seg_value[2]
    U18                                                               r  seg_value[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U3/seg_sel_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg_sel[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.268ns  (logic 3.728ns (70.770%)  route 1.540ns (29.230%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.185    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     3.266 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.440     4.706    U3/sys_clk_IBUF_BUFG
    SLICE_X0Y73          FDRE                                         r  U3/seg_sel_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y73          FDRE (Prop_fdre_C_Q)         0.379     5.085 r  U3/seg_sel_reg[3]/Q
                         net (fo=1, routed)           1.540     6.624    seg_sel_OBUF[3]
    AB20                 OBUF (Prop_obuf_I_O)         3.349     9.974 r  seg_sel_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.974    seg_sel[3]
    AB20                                                              r  seg_sel[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U3/seg_sel_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg_sel[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.791ns  (logic 1.432ns (79.934%)  route 0.359ns (20.066%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.590     1.568    U3/sys_clk_IBUF_BUFG
    SLICE_X0Y73          FDRE                                         r  U3/seg_sel_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y73          FDRE (Prop_fdre_C_Q)         0.141     1.709 r  U3/seg_sel_reg[1]/Q
                         net (fo=1, routed)           0.359     2.068    seg_sel_OBUF[1]
    W17                  OBUF (Prop_obuf_I_O)         1.291     3.359 r  seg_sel_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.359    seg_sel[1]
    W17                                                               r  seg_sel[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U3/seg_sel_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg_sel[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.807ns  (logic 1.476ns (81.697%)  route 0.331ns (18.303%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.590     1.568    U3/sys_clk_IBUF_BUFG
    SLICE_X0Y73          FDRE                                         r  U3/seg_sel_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y73          FDRE (Prop_fdre_C_Q)         0.128     1.696 r  U3/seg_sel_reg[6]/Q
                         net (fo=1, routed)           0.331     2.027    seg_sel_OBUF[6]
    V18                  OBUF (Prop_obuf_I_O)         1.348     3.375 r  seg_sel_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.375    seg_sel[6]
    V18                                                               r  seg_sel[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U3/seg_sel_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg_sel[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.821ns  (logic 1.429ns (78.463%)  route 0.392ns (21.537%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.590     1.568    U3/sys_clk_IBUF_BUFG
    SLICE_X0Y73          FDRE                                         r  U3/seg_sel_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y73          FDRE (Prop_fdre_C_Q)         0.141     1.709 r  U3/seg_sel_reg[5]/Q
                         net (fo=1, routed)           0.392     2.101    seg_sel_OBUF[5]
    V19                  OBUF (Prop_obuf_I_O)         1.288     3.388 r  seg_sel_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.388    seg_sel[5]
    V19                                                               r  seg_sel[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U3/seg_sel_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg_sel[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.833ns  (logic 1.485ns (81.023%)  route 0.348ns (18.977%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.590     1.568    U3/sys_clk_IBUF_BUFG
    SLICE_X0Y73          FDRE                                         r  U3/seg_sel_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y73          FDRE (Prop_fdre_C_Q)         0.128     1.696 r  U3/seg_sel_reg[7]/Q
                         net (fo=1, routed)           0.348     2.044    seg_sel_OBUF[7]
    Y19                  OBUF (Prop_obuf_I_O)         1.357     3.401 r  seg_sel_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.401    seg_sel[7]
    Y19                                                               r  seg_sel[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U3/seg_sel_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg_sel[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.854ns  (logic 1.445ns (77.944%)  route 0.409ns (22.056%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.590     1.568    U3/sys_clk_IBUF_BUFG
    SLICE_X0Y73          FDRE                                         r  U3/seg_sel_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y73          FDRE (Prop_fdre_C_Q)         0.141     1.709 r  U3/seg_sel_reg[3]/Q
                         net (fo=1, routed)           0.409     2.118    seg_sel_OBUF[3]
    AB20                 OBUF (Prop_obuf_I_O)         1.304     3.422 r  seg_sel_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.422    seg_sel[3]
    AB20                                                              r  seg_sel[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U3/seg_sel_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg_sel[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.859ns  (logic 1.442ns (77.567%)  route 0.417ns (22.433%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.590     1.568    U3/sys_clk_IBUF_BUFG
    SLICE_X0Y73          FDRE                                         r  U3/seg_sel_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y73          FDRE (Prop_fdre_C_Q)         0.141     1.709 r  U3/seg_sel_reg[0]/Q
                         net (fo=1, routed)           0.417     2.126    seg_sel_OBUF[0]
    AA18                 OBUF (Prop_obuf_I_O)         1.301     3.426 r  seg_sel_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.426    seg_sel[0]
    AA18                                                              r  seg_sel[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U3/seg_sel_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg_sel[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.884ns  (logic 1.470ns (78.040%)  route 0.414ns (21.960%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.590     1.568    U3/sys_clk_IBUF_BUFG
    SLICE_X0Y73          FDRE                                         r  U3/seg_sel_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y73          FDRE (Prop_fdre_C_Q)         0.128     1.696 r  U3/seg_sel_reg[2]/Q
                         net (fo=1, routed)           0.414     2.110    seg_sel_OBUF[2]
    V17                  OBUF (Prop_obuf_I_O)         1.342     3.452 r  seg_sel_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.452    seg_sel[2]
    V17                                                               r  seg_sel[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U3/seg_value_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg_value[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.892ns  (logic 1.420ns (75.019%)  route 0.473ns (24.981%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.589     1.567    U3/sys_clk_IBUF_BUFG
    SLICE_X1Y75          FDRE                                         r  U3/seg_value_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y75          FDRE (Prop_fdre_C_Q)         0.141     1.708 r  U3/seg_value_reg[2]/Q
                         net (fo=1, routed)           0.473     2.181    seg_value_OBUF[2]
    U18                  OBUF (Prop_obuf_I_O)         1.279     3.459 r  seg_value_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.459    seg_value[2]
    U18                                                               r  seg_value[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U3/seg_sel_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg_sel[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.893ns  (logic 1.488ns (78.611%)  route 0.405ns (21.389%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.590     1.568    U3/sys_clk_IBUF_BUFG
    SLICE_X0Y73          FDRE                                         r  U3/seg_sel_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y73          FDRE (Prop_fdre_C_Q)         0.128     1.696 r  U3/seg_sel_reg[4]/Q
                         net (fo=1, routed)           0.405     2.101    seg_sel_OBUF[4]
    AA19                 OBUF (Prop_obuf_I_O)         1.360     3.461 r  seg_sel_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.461    seg_sel[4]
    AA19                                                              r  seg_sel[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U3/seg_value_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg_value[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.901ns  (logic 1.441ns (75.786%)  route 0.460ns (24.214%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.640     0.952    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.978 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.589     1.567    U3/sys_clk_IBUF_BUFG
    SLICE_X1Y75          FDRE                                         r  U3/seg_value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y75          FDRE (Prop_fdre_C_Q)         0.141     1.708 r  U3/seg_value_reg[0]/Q
                         net (fo=1, routed)           0.460     2.168    seg_value_OBUF[0]
    AB18                 OBUF (Prop_obuf_I_O)         1.300     3.468 r  seg_value_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.468    seg_value[0]
    AB18                                                              r  seg_value[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk

Max Delay             7 Endpoints
Min Delay             7 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U2/start_station_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U3/seg_value_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.898ns  (logic 0.594ns (31.301%)  route 1.304ns (68.699%))
  Logic Levels:           3  (FDRE=1 LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y78          FDRE                         0.000     0.000 r  U2/start_station_reg[14]/C
    SLICE_X1Y78          FDRE (Prop_fdre_C_Q)         0.384     0.384 r  U2/start_station_reg[14]/Q
                         net (fo=1, routed)           0.516     0.900    U2/data1[6]
    SLICE_X1Y78          LUT5 (Prop_lut5_I1_O)        0.105     1.005 r  U2/seg_value[6]_i_2/O
                         net (fo=1, routed)           0.788     1.793    U3/seg_value_reg[6]_1
    SLICE_X2Y75          LUT5 (Prop_lut5_I4_O)        0.105     1.898 r  U3/seg_value[6]_i_1/O
                         net (fo=1, routed)           0.000     1.898    U3/seg_value[6]_i_1_n_0
    SLICE_X2Y75          FDRE                                         r  U3/seg_value_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.409     1.409 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     3.030    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.107 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.332     4.438    U3/sys_clk_IBUF_BUFG
    SLICE_X2Y75          FDRE                                         r  U3/seg_value_reg[6]/C

Slack:                    inf
  Source:                 U2/start_station_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U3/seg_value_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.788ns  (logic 0.594ns (33.230%)  route 1.194ns (66.770%))
  Logic Levels:           3  (FDRE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y76          FDRE                         0.000     0.000 r  U2/start_station_reg[8]/C
    SLICE_X1Y76          FDRE (Prop_fdre_C_Q)         0.384     0.384 r  U2/start_station_reg[8]/Q
                         net (fo=1, routed)           0.540     0.924    U2/data1[0]
    SLICE_X1Y76          LUT6 (Prop_lut6_I1_O)        0.105     1.029 r  U2/seg_value[0]_i_2/O
                         net (fo=1, routed)           0.653     1.683    U3/seg_value_reg[0]_0
    SLICE_X1Y75          LUT5 (Prop_lut5_I4_O)        0.105     1.788 r  U3/seg_value[0]_i_1/O
                         net (fo=1, routed)           0.000     1.788    U3/seg_value[0]_i_1_n_0
    SLICE_X1Y75          FDRE                                         r  U3/seg_value_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.409     1.409 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     3.030    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.107 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.332     4.438    U3/sys_clk_IBUF_BUFG
    SLICE_X1Y75          FDRE                                         r  U3/seg_value_reg[0]/C

Slack:                    inf
  Source:                 U2/start_station_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U3/seg_value_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.641ns  (logic 0.594ns (36.208%)  route 1.047ns (63.792%))
  Logic Levels:           3  (FDRE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y78          FDRE                         0.000     0.000 r  U2/start_station_reg[11]/C
    SLICE_X1Y78          FDRE (Prop_fdre_C_Q)         0.384     0.384 r  U2/start_station_reg[11]/Q
                         net (fo=1, routed)           0.395     0.779    U2/data1[3]
    SLICE_X1Y78          LUT6 (Prop_lut6_I1_O)        0.105     0.884 r  U2/seg_value[3]_i_2/O
                         net (fo=1, routed)           0.651     1.536    U3/seg_value_reg[3]_0
    SLICE_X1Y77          LUT5 (Prop_lut5_I4_O)        0.105     1.641 r  U3/seg_value[3]_i_1/O
                         net (fo=1, routed)           0.000     1.641    U3/seg_value[3]_i_1_n_0
    SLICE_X1Y77          FDRE                                         r  U3/seg_value_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.409     1.409 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     3.030    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.107 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.335     4.441    U3/sys_clk_IBUF_BUFG
    SLICE_X1Y77          FDRE                                         r  U3/seg_value_reg[3]/C

Slack:                    inf
  Source:                 U2/end_station_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U3/seg_value_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.548ns  (logic 0.647ns (41.808%)  route 0.901ns (58.192%))
  Logic Levels:           3  (FDRE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y77          FDRE                         0.000     0.000 r  U2/end_station_reg[2]/C
    SLICE_X2Y77          FDRE (Prop_fdre_C_Q)         0.437     0.437 r  U2/end_station_reg[2]/Q
                         net (fo=1, routed)           0.669     1.106    U2/end_station_reg_n_0_[2]
    SLICE_X1Y76          LUT6 (Prop_lut6_I5_O)        0.105     1.211 r  U2/seg_value[2]_i_2/O
                         net (fo=1, routed)           0.232     1.443    U3/seg_value_reg[2]_0
    SLICE_X1Y75          LUT5 (Prop_lut5_I4_O)        0.105     1.548 r  U3/seg_value[2]_i_1/O
                         net (fo=1, routed)           0.000     1.548    U3/seg_value[2]_i_1_n_0
    SLICE_X1Y75          FDRE                                         r  U3/seg_value_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.409     1.409 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     3.030    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.107 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.332     4.438    U3/sys_clk_IBUF_BUFG
    SLICE_X1Y75          FDRE                                         r  U3/seg_value_reg[2]/C

Slack:                    inf
  Source:                 U2/end_station_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U3/seg_value_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.540ns  (logic 0.647ns (42.017%)  route 0.893ns (57.983%))
  Logic Levels:           3  (FDRE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y76          FDRE                         0.000     0.000 r  U2/end_station_reg[4]/C
    SLICE_X2Y76          FDRE (Prop_fdre_C_Q)         0.437     0.437 r  U2/end_station_reg[4]/Q
                         net (fo=2, routed)           0.671     1.108    U2/end_station_reg_n_0_[4]
    SLICE_X1Y76          LUT6 (Prop_lut6_I5_O)        0.105     1.213 r  U2/seg_value[4]_i_2/O
                         net (fo=1, routed)           0.222     1.435    U3/seg_value_reg[4]_0
    SLICE_X1Y75          LUT5 (Prop_lut5_I4_O)        0.105     1.540 r  U3/seg_value[4]_i_1/O
                         net (fo=1, routed)           0.000     1.540    U3/seg_value[4]_i_1_n_0
    SLICE_X1Y75          FDRE                                         r  U3/seg_value_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.409     1.409 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     3.030    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.107 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.332     4.438    U3/sys_clk_IBUF_BUFG
    SLICE_X1Y75          FDRE                                         r  U3/seg_value_reg[4]/C

Slack:                    inf
  Source:                 U2/start_station_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U3/seg_value_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.494ns  (logic 0.594ns (39.769%)  route 0.900ns (60.231%))
  Logic Levels:           3  (FDRE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y78          FDRE                         0.000     0.000 r  U2/start_station_reg[9]/C
    SLICE_X1Y78          FDRE (Prop_fdre_C_Q)         0.384     0.384 r  U2/start_station_reg[9]/Q
                         net (fo=1, routed)           0.673     1.057    U2/data1[1]
    SLICE_X2Y77          LUT6 (Prop_lut6_I1_O)        0.105     1.162 r  U2/seg_value[1]_i_2/O
                         net (fo=1, routed)           0.227     1.389    U3/seg_value_reg[1]_0
    SLICE_X1Y77          LUT5 (Prop_lut5_I4_O)        0.105     1.494 r  U3/seg_value[1]_i_1/O
                         net (fo=1, routed)           0.000     1.494    U3/seg_value[1]_i_1_n_0
    SLICE_X1Y77          FDRE                                         r  U3/seg_value_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.409     1.409 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     3.030    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.107 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.335     4.441    U3/sys_clk_IBUF_BUFG
    SLICE_X1Y77          FDRE                                         r  U3/seg_value_reg[1]/C

Slack:                    inf
  Source:                 U2/start_station_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U3/seg_value_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.429ns  (logic 0.647ns (45.275%)  route 0.782ns (54.725%))
  Logic Levels:           3  (FDRE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y78          FDRE                         0.000     0.000 r  U2/start_station_reg[5]/C
    SLICE_X2Y78          FDRE (Prop_fdre_C_Q)         0.437     0.437 r  U2/start_station_reg[5]/Q
                         net (fo=1, routed)           0.467     0.904    U2/start_station_reg_n_0_[5]
    SLICE_X2Y77          LUT6 (Prop_lut6_I0_O)        0.105     1.009 r  U2/seg_value[5]_i_2/O
                         net (fo=1, routed)           0.315     1.324    U3/seg_value_reg[5]_0
    SLICE_X1Y77          LUT5 (Prop_lut5_I4_O)        0.105     1.429 r  U3/seg_value[5]_i_1/O
                         net (fo=1, routed)           0.000     1.429    U3/seg_value[5]_i_1_n_0
    SLICE_X1Y77          FDRE                                         r  U3/seg_value_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         1.409     1.409 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           1.620     3.030    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     3.107 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          1.335     4.441    U3/sys_clk_IBUF_BUFG
    SLICE_X1Y77          FDRE                                         r  U3/seg_value_reg[5]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U2/end_station_reg[14]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U3/seg_value_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.386ns  (logic 0.212ns (54.919%)  route 0.174ns (45.081%))
  Logic Levels:           2  (FDRE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y79          FDRE                         0.000     0.000 r  U2/end_station_reg[14]/C
    SLICE_X2Y79          FDRE (Prop_fdre_C_Q)         0.167     0.167 r  U2/end_station_reg[14]/Q
                         net (fo=1, routed)           0.174     0.341    U3/data3[6]
    SLICE_X2Y75          LUT5 (Prop_lut5_I1_O)        0.045     0.386 r  U3/seg_value[6]_i_1/O
                         net (fo=1, routed)           0.000     0.386    U3/seg_value[6]_i_1_n_0
    SLICE_X2Y75          FDRE                                         r  U3/seg_value_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.859     2.083    U3/sys_clk_IBUF_BUFG
    SLICE_X2Y75          FDRE                                         r  U3/seg_value_reg[6]/C

Slack:                    inf
  Source:                 U2/end_station_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U3/seg_value_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.422ns  (logic 0.191ns (45.293%)  route 0.231ns (54.707%))
  Logic Levels:           2  (FDRE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y77          FDRE                         0.000     0.000 r  U2/end_station_reg[8]/C
    SLICE_X3Y77          FDRE (Prop_fdre_C_Q)         0.146     0.146 r  U2/end_station_reg[8]/Q
                         net (fo=1, routed)           0.231     0.377    U3/data3[0]
    SLICE_X1Y75          LUT5 (Prop_lut5_I3_O)        0.045     0.422 r  U3/seg_value[0]_i_1/O
                         net (fo=1, routed)           0.000     0.422    U3/seg_value[0]_i_1_n_0
    SLICE_X1Y75          FDRE                                         r  U3/seg_value_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.859     2.083    U3/sys_clk_IBUF_BUFG
    SLICE_X1Y75          FDRE                                         r  U3/seg_value_reg[0]/C

Slack:                    inf
  Source:                 U2/start_station_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U3/seg_value_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.435ns  (logic 0.236ns (54.221%)  route 0.199ns (45.779%))
  Logic Levels:           3  (FDRE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y76          FDRE                         0.000     0.000 r  U2/start_station_reg[2]/C
    SLICE_X3Y76          FDRE (Prop_fdre_C_Q)         0.146     0.146 r  U2/start_station_reg[2]/Q
                         net (fo=1, routed)           0.094     0.240    U2/start_station_reg_n_0_[2]
    SLICE_X1Y76          LUT6 (Prop_lut6_I0_O)        0.045     0.285 r  U2/seg_value[2]_i_2/O
                         net (fo=1, routed)           0.106     0.390    U3/seg_value_reg[2]_0
    SLICE_X1Y75          LUT5 (Prop_lut5_I4_O)        0.045     0.435 r  U3/seg_value[2]_i_1/O
                         net (fo=1, routed)           0.000     0.435    U3/seg_value[2]_i_1_n_0
    SLICE_X1Y75          FDRE                                         r  U3/seg_value_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.859     2.083    U3/sys_clk_IBUF_BUFG
    SLICE_X1Y75          FDRE                                         r  U3/seg_value_reg[2]/C

Slack:                    inf
  Source:                 U2/end_station_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U3/seg_value_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.455ns  (logic 0.191ns (42.018%)  route 0.264ns (57.982%))
  Logic Levels:           2  (FDRE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y77          FDRE                         0.000     0.000 r  U2/end_station_reg[9]/C
    SLICE_X3Y77          FDRE (Prop_fdre_C_Q)         0.146     0.146 r  U2/end_station_reg[9]/Q
                         net (fo=1, routed)           0.264     0.410    U3/data3[1]
    SLICE_X1Y77          LUT5 (Prop_lut5_I3_O)        0.045     0.455 r  U3/seg_value[1]_i_1/O
                         net (fo=1, routed)           0.000     0.455    U3/seg_value[1]_i_1_n_0
    SLICE_X1Y77          FDRE                                         r  U3/seg_value_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.862     2.086    U3/sys_clk_IBUF_BUFG
    SLICE_X1Y77          FDRE                                         r  U3/seg_value_reg[1]/C

Slack:                    inf
  Source:                 U2/end_station_reg[13]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U3/seg_value_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.456ns  (logic 0.191ns (41.926%)  route 0.265ns (58.074%))
  Logic Levels:           2  (FDRE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y77          FDRE                         0.000     0.000 r  U2/end_station_reg[13]/C
    SLICE_X3Y77          FDRE (Prop_fdre_C_Q)         0.146     0.146 r  U2/end_station_reg[13]/Q
                         net (fo=1, routed)           0.265     0.411    U3/data3[5]
    SLICE_X1Y77          LUT5 (Prop_lut5_I3_O)        0.045     0.456 r  U3/seg_value[5]_i_1/O
                         net (fo=1, routed)           0.000     0.456    U3/seg_value[5]_i_1_n_0
    SLICE_X1Y77          FDRE                                         r  U3/seg_value_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.862     2.086    U3/sys_clk_IBUF_BUFG
    SLICE_X1Y77          FDRE                                         r  U3/seg_value_reg[5]/C

Slack:                    inf
  Source:                 U2/start_station_reg[12]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U3/seg_value_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.461ns  (logic 0.257ns (55.768%)  route 0.204ns (44.232%))
  Logic Levels:           3  (FDRE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y76          FDRE                         0.000     0.000 r  U2/start_station_reg[12]/C
    SLICE_X2Y76          FDRE (Prop_fdre_C_Q)         0.167     0.167 r  U2/start_station_reg[12]/Q
                         net (fo=2, routed)           0.102     0.269    U2/data1[4]
    SLICE_X1Y76          LUT6 (Prop_lut6_I1_O)        0.045     0.314 r  U2/seg_value[4]_i_2/O
                         net (fo=1, routed)           0.102     0.416    U3/seg_value_reg[4]_0
    SLICE_X1Y75          LUT5 (Prop_lut5_I4_O)        0.045     0.461 r  U3/seg_value[4]_i_1/O
                         net (fo=1, routed)           0.000     0.461    U3/seg_value[4]_i_1_n_0
    SLICE_X1Y75          FDRE                                         r  U3/seg_value_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.859     2.083    U3/sys_clk_IBUF_BUFG
    SLICE_X1Y75          FDRE                                         r  U3/seg_value_reg[4]/C

Slack:                    inf
  Source:                 U2/end_station_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U3/seg_value_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.465ns  (logic 0.212ns (45.617%)  route 0.253ns (54.383%))
  Logic Levels:           2  (FDRE=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y79          FDRE                         0.000     0.000 r  U2/end_station_reg[11]/C
    SLICE_X2Y79          FDRE (Prop_fdre_C_Q)         0.167     0.167 r  U2/end_station_reg[11]/Q
                         net (fo=1, routed)           0.253     0.420    U3/data3[3]
    SLICE_X1Y77          LUT5 (Prop_lut5_I3_O)        0.045     0.465 r  U3/seg_value[3]_i_1/O
                         net (fo=1, routed)           0.000     0.465    U3/seg_value[3]_i_1_n_0
    SLICE_X1Y77          FDRE                                         r  U3/seg_value_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    Y18                                               0.000     0.000 r  sys_clk (IN)
                         net (fo=0)                   0.000     0.000    sys_clk
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  sys_clk_IBUF_inst/O
                         net (fo=1, routed)           0.695     1.195    sys_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.224 r  sys_clk_IBUF_BUFG_inst/O
                         net (fo=43, routed)          0.862     2.086    U3/sys_clk_IBUF_BUFG
    SLICE_X1Y77          FDRE                                         r  U3/seg_value_reg[3]/C





