{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1470972243972 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1470972243972 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Aug 12 15:24:03 2016 " "Processing started: Fri Aug 12 15:24:03 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1470972243972 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1470972243972 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off UART_Design -c Group_16 " "Command: quartus_map --read_settings_files=on --write_settings_files=off UART_Design -c Group_16" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1470972243972 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1470972244283 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux Group_16.vhd " "Entity \"mux\" obtained from \"Group_16.vhd\" instead of from Quartus II megafunction library" {  } { { "Group_16.vhd" "" { Text "C:/Users/WindowsUser/Documents/GitHub/UART_Receiver/Group_16.vhd" 297 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "Quartus II" 0 -1 1470972244792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "group_16.vhd 24 12 " "Found 24 design units, including 12 entities, in source file group_16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 s_counter-beh " "Found design unit 1: s_counter-beh" {  } { { "Group_16.vhd" "" { Text "C:/Users/WindowsUser/Documents/GitHub/UART_Receiver/Group_16.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1470972244792 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 n_counter-beh " "Found design unit 2: n_counter-beh" {  } { { "Group_16.vhd" "" { Text "C:/Users/WindowsUser/Documents/GitHub/UART_Receiver/Group_16.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1470972244792 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 s_comp_7-beh " "Found design unit 3: s_comp_7-beh" {  } { { "Group_16.vhd" "" { Text "C:/Users/WindowsUser/Documents/GitHub/UART_Receiver/Group_16.vhd" 77 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1470972244792 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 s_comp_15-beh " "Found design unit 4: s_comp_15-beh" {  } { { "Group_16.vhd" "" { Text "C:/Users/WindowsUser/Documents/GitHub/UART_Receiver/Group_16.vhd" 103 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1470972244792 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 n_comp_7-beh " "Found design unit 5: n_comp_7-beh" {  } { { "Group_16.vhd" "" { Text "C:/Users/WindowsUser/Documents/GitHub/UART_Receiver/Group_16.vhd" 128 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1470972244792 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 shift_reg-beh " "Found design unit 6: shift_reg-beh" {  } { { "Group_16.vhd" "" { Text "C:/Users/WindowsUser/Documents/GitHub/UART_Receiver/Group_16.vhd" 153 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1470972244792 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 BCD2SSD-beh " "Found design unit 7: BCD2SSD-beh" {  } { { "Group_16.vhd" "" { Text "C:/Users/WindowsUser/Documents/GitHub/UART_Receiver/Group_16.vhd" 183 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1470972244792 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 pipo-arch " "Found design unit 8: pipo-arch" {  } { { "Group_16.vhd" "" { Text "C:/Users/WindowsUser/Documents/GitHub/UART_Receiver/Group_16.vhd" 238 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1470972244792 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 Counter2_VHDL-beh " "Found design unit 9: Counter2_VHDL-beh" {  } { { "Group_16.vhd" "" { Text "C:/Users/WindowsUser/Documents/GitHub/UART_Receiver/Group_16.vhd" 272 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1470972244792 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "10 mux-arch " "Found design unit 10: mux-arch" {  } { { "Group_16.vhd" "" { Text "C:/Users/WindowsUser/Documents/GitHub/UART_Receiver/Group_16.vhd" 304 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1470972244792 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "11 clkdiv-beh " "Found design unit 11: clkdiv-beh" {  } { { "Group_16.vhd" "" { Text "C:/Users/WindowsUser/Documents/GitHub/UART_Receiver/Group_16.vhd" 335 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1470972244792 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "12 disp_register-Behaviour " "Found design unit 12: disp_register-Behaviour" {  } { { "Group_16.vhd" "" { Text "C:/Users/WindowsUser/Documents/GitHub/UART_Receiver/Group_16.vhd" 367 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1470972244792 ""} { "Info" "ISGN_ENTITY_NAME" "1 s_counter " "Found entity 1: s_counter" {  } { { "Group_16.vhd" "" { Text "C:/Users/WindowsUser/Documents/GitHub/UART_Receiver/Group_16.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1470972244792 ""} { "Info" "ISGN_ENTITY_NAME" "2 n_counter " "Found entity 2: n_counter" {  } { { "Group_16.vhd" "" { Text "C:/Users/WindowsUser/Documents/GitHub/UART_Receiver/Group_16.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1470972244792 ""} { "Info" "ISGN_ENTITY_NAME" "3 s_comp_7 " "Found entity 3: s_comp_7" {  } { { "Group_16.vhd" "" { Text "C:/Users/WindowsUser/Documents/GitHub/UART_Receiver/Group_16.vhd" 71 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1470972244792 ""} { "Info" "ISGN_ENTITY_NAME" "4 s_comp_15 " "Found entity 4: s_comp_15" {  } { { "Group_16.vhd" "" { Text "C:/Users/WindowsUser/Documents/GitHub/UART_Receiver/Group_16.vhd" 97 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1470972244792 ""} { "Info" "ISGN_ENTITY_NAME" "5 n_comp_7 " "Found entity 5: n_comp_7" {  } { { "Group_16.vhd" "" { Text "C:/Users/WindowsUser/Documents/GitHub/UART_Receiver/Group_16.vhd" 122 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1470972244792 ""} { "Info" "ISGN_ENTITY_NAME" "6 shift_reg " "Found entity 6: shift_reg" {  } { { "Group_16.vhd" "" { Text "C:/Users/WindowsUser/Documents/GitHub/UART_Receiver/Group_16.vhd" 147 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1470972244792 ""} { "Info" "ISGN_ENTITY_NAME" "7 BCD2SSD " "Found entity 7: BCD2SSD" {  } { { "Group_16.vhd" "" { Text "C:/Users/WindowsUser/Documents/GitHub/UART_Receiver/Group_16.vhd" 174 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1470972244792 ""} { "Info" "ISGN_ENTITY_NAME" "8 pipo " "Found entity 8: pipo" {  } { { "Group_16.vhd" "" { Text "C:/Users/WindowsUser/Documents/GitHub/UART_Receiver/Group_16.vhd" 232 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1470972244792 ""} { "Info" "ISGN_ENTITY_NAME" "9 Counter2_VHDL " "Found entity 9: Counter2_VHDL" {  } { { "Group_16.vhd" "" { Text "C:/Users/WindowsUser/Documents/GitHub/UART_Receiver/Group_16.vhd" 267 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1470972244792 ""} { "Info" "ISGN_ENTITY_NAME" "10 mux " "Found entity 10: mux" {  } { { "Group_16.vhd" "" { Text "C:/Users/WindowsUser/Documents/GitHub/UART_Receiver/Group_16.vhd" 297 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1470972244792 ""} { "Info" "ISGN_ENTITY_NAME" "11 clkdiv " "Found entity 11: clkdiv" {  } { { "Group_16.vhd" "" { Text "C:/Users/WindowsUser/Documents/GitHub/UART_Receiver/Group_16.vhd" 329 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1470972244792 ""} { "Info" "ISGN_ENTITY_NAME" "12 disp_register " "Found entity 12: disp_register" {  } { { "Group_16.vhd" "" { Text "C:/Users/WindowsUser/Documents/GitHub/UART_Receiver/Group_16.vhd" 360 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1470972244792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1470972244792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "group_16.bdf 1 1 " "Found 1 design units, including 1 entities, in source file group_16.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Group_16 " "Found entity 1: Group_16" {  } { { "Group_16.bdf" "" { Schematic "C:/Users/WindowsUser/Documents/GitHub/UART_Receiver/Group_16.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1470972244796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1470972244796 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Group_16 " "Elaborating entity \"Group_16\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1470972244862 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "clk fsm inst " "Port \"clk\" of type fsm and instance \"inst\" is missing source signal" {  } { { "Group_16.bdf" "" { Schematic "C:/Users/WindowsUser/Documents/GitHub/UART_Receiver/Group_16.bdf" { { 0 88 272 144 "inst" "" } } } }  } 0 275013 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "Quartus II" 0 -1 1470972244865 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCD2SSD BCD2SSD:inst10 " "Elaborating entity \"BCD2SSD\" for hierarchy \"BCD2SSD:inst10\"" {  } { { "Group_16.bdf" "inst10" { Schematic "C:/Users/WindowsUser/Documents/GitHub/UART_Receiver/Group_16.bdf" { { 8 1224 1416 120 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1470972244877 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "disp_register disp_register:inst1 " "Elaborating entity \"disp_register\" for hierarchy \"disp_register:inst1\"" {  } { { "Group_16.bdf" "inst1" { Schematic "C:/Users/WindowsUser/Documents/GitHub/UART_Receiver/Group_16.bdf" { { 24 1048 1208 136 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1470972244879 ""}
{ "Warning" "WSGN_SEARCH_FILE" "lab3vhdl.vhd 2 1 " "Using design file lab3vhdl.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lab3vhdl-behaviour " "Found design unit 1: lab3vhdl-behaviour" {  } { { "lab3vhdl.vhd" "" { Text "C:/Users/WindowsUser/Documents/GitHub/UART_Receiver/lab3vhdl.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1470972244894 ""} { "Info" "ISGN_ENTITY_NAME" "1 lab3vhdl " "Found entity 1: lab3vhdl" {  } { { "lab3vhdl.vhd" "" { Text "C:/Users/WindowsUser/Documents/GitHub/UART_Receiver/lab3vhdl.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1470972244894 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1470972244894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lab3vhdl lab3vhdl:inst11 " "Elaborating entity \"lab3vhdl\" for hierarchy \"lab3vhdl:inst11\"" {  } { { "Group_16.bdf" "inst11" { Schematic "C:/Users/WindowsUser/Documents/GitHub/UART_Receiver/Group_16.bdf" { { 152 608 776 296 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1470972244896 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset lab3vhdl.vhd(20) " "VHDL Process Statement warning at lab3vhdl.vhd(20): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "lab3vhdl.vhd" "" { Text "C:/Users/WindowsUser/Documents/GitHub/UART_Receiver/lab3vhdl.vhd" 20 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1470972244897 "|Group_16|lab3vhdl:inst11"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Ben lab3vhdl.vhd(55) " "VHDL Process Statement warning at lab3vhdl.vhd(55): inferring latch(es) for signal or variable \"Ben\", which holds its previous value in one or more paths through the process" {  } { { "lab3vhdl.vhd" "" { Text "C:/Users/WindowsUser/Documents/GitHub/UART_Receiver/lab3vhdl.vhd" 55 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1470972244898 "|Group_16|lab3vhdl:inst11"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Br lab3vhdl.vhd(55) " "VHDL Process Statement warning at lab3vhdl.vhd(55): inferring latch(es) for signal or variable \"Br\", which holds its previous value in one or more paths through the process" {  } { { "lab3vhdl.vhd" "" { Text "C:/Users/WindowsUser/Documents/GitHub/UART_Receiver/lab3vhdl.vhd" 55 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1470972244898 "|Group_16|lab3vhdl:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Br lab3vhdl.vhd(55) " "Inferred latch for \"Br\" at lab3vhdl.vhd(55)" {  } { { "lab3vhdl.vhd" "" { Text "C:/Users/WindowsUser/Documents/GitHub/UART_Receiver/lab3vhdl.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1470972244898 "|Group_16|lab3vhdl:inst11"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Ben lab3vhdl.vhd(55) " "Inferred latch for \"Ben\" at lab3vhdl.vhd(55)" {  } { { "lab3vhdl.vhd" "" { Text "C:/Users/WindowsUser/Documents/GitHub/UART_Receiver/lab3vhdl.vhd" 55 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1470972244899 "|Group_16|lab3vhdl:inst11"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "n_comp_7 n_comp_7:inst2 " "Elaborating entity \"n_comp_7\" for hierarchy \"n_comp_7:inst2\"" {  } { { "Group_16.bdf" "inst2" { Schematic "C:/Users/WindowsUser/Documents/GitHub/UART_Receiver/Group_16.bdf" { { 304 384 560 384 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1470972244903 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "n_counter n_counter:inst6 " "Elaborating entity \"n_counter\" for hierarchy \"n_counter:inst6\"" {  } { { "Group_16.bdf" "inst6" { Schematic "C:/Users/WindowsUser/Documents/GitHub/UART_Receiver/Group_16.bdf" { { 152 840 1024 264 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1470972244903 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "s_comp_7 s_comp_7:inst3 " "Elaborating entity \"s_comp_7\" for hierarchy \"s_comp_7:inst3\"" {  } { { "Group_16.bdf" "inst3" { Schematic "C:/Users/WindowsUser/Documents/GitHub/UART_Receiver/Group_16.bdf" { { 216 384 560 296 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1470972244903 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "s_counter s_counter:inst7 " "Elaborating entity \"s_counter\" for hierarchy \"s_counter:inst7\"" {  } { { "Group_16.bdf" "inst7" { Schematic "C:/Users/WindowsUser/Documents/GitHub/UART_Receiver/Group_16.bdf" { { 272 840 1024 384 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1470972244903 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "s_comp_15 s_comp_15:inst4 " "Elaborating entity \"s_comp_15\" for hierarchy \"s_comp_15:inst4\"" {  } { { "Group_16.bdf" "inst4" { Schematic "C:/Users/WindowsUser/Documents/GitHub/UART_Receiver/Group_16.bdf" { { 128 376 560 208 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1470972244903 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_reg shift_reg:inst8 " "Elaborating entity \"shift_reg\" for hierarchy \"shift_reg:inst8\"" {  } { { "Group_16.bdf" "inst8" { Schematic "C:/Users/WindowsUser/Documents/GitHub/UART_Receiver/Group_16.bdf" { { 24 840 1024 136 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1470972244918 ""}
{ "Error" "ESGN_ENTITY_IS_MISSING" "inst fsm " "Node instance \"inst\" instantiates undefined entity \"fsm\"" {  } { { "Group_16.bdf" "inst" { Schematic "C:/Users/WindowsUser/Documents/GitHub/UART_Receiver/Group_16.bdf" { { 0 88 272 144 "inst" "" } } } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "Quartus II" 0 -1 1470972244918 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  7 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 1 error, 7 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "499 " "Peak virtual memory: 499 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1470972245034 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Aug 12 15:24:05 2016 " "Processing ended: Fri Aug 12 15:24:05 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1470972245034 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1470972245034 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1470972245034 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1470972245034 ""}
