<!DOCTYPE html><html lang="en"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1.0"><meta name="generator" content="rustdoc"><meta name="description" content="Source of the Rust file `kernel/pci/src/lib.rs`."><title>lib.rs - source</title><link rel="preload" as="font" type="font/woff2" crossorigin href="../../static.files/SourceSerif4-Regular-46f98efaafac5295.ttf.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../static.files/FiraSans-Regular-018c141bf0843ffd.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../static.files/FiraSans-Medium-8f9a781e4970d388.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../static.files/SourceCodePro-Regular-562dcc5011b6de7d.ttf.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../static.files/SourceSerif4-Bold-a2c9cd1067f8b328.ttf.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../static.files/SourceCodePro-Semibold-d899c5a5c4aeb14a.ttf.woff2"><link rel="stylesheet" href="../../static.files/normalize-76eba96aa4d2e634.css"><link rel="stylesheet" href="../../static.files/rustdoc-9ee3a5e31a2afa3e.css"><meta name="rustdoc-vars" data-root-path="../../" data-static-root-path="../../static.files/" data-current-crate="pci" data-themes="" data-resource-suffix="" data-rustdoc-version="1.75.0-nightly (aa1a71e9e 2023-10-26)" data-channel="nightly" data-search-js="search-8fbf244ebcf71464.js" data-settings-js="settings-74424d7eec62a23e.js" ><script src="../../static.files/storage-fec3eaa3851e447d.js"></script><script defer src="../../static.files/src-script-3280b574d94e47b4.js"></script><script defer src="../../src-files.js"></script><script defer src="../../static.files/main-5f34af1a0ee6bacd.js"></script><noscript><link rel="stylesheet" href="../../static.files/noscript-5d8b3c7633ad77ba.css"></noscript><link rel="alternate icon" type="image/png" href="../../static.files/favicon-16x16-8b506e7a72182f1c.png"><link rel="alternate icon" type="image/png" href="../../static.files/favicon-32x32-422f7d1d52889060.png"><link rel="icon" type="image/svg+xml" href="../../static.files/favicon-2c020d218678b618.svg"></head><body class="rustdoc src"><!--[if lte IE 11]><div class="warning">This old browser is unsupported and will most likely display funky things.</div><![endif]--><nav class="sidebar"></nav><main><nav class="sub"><form class="search-form"><span></span><input class="search-input" name="search" aria-label="Run search in the documentation" autocomplete="off" spellcheck="false" placeholder="Click or press ‘S’ to search, ‘?’ for more options…" type="search"><div id="help-button" title="help" tabindex="-1"><a href="../../help.html">?</a></div><div id="settings-menu" tabindex="-1"><a href="../../settings.html" title="settings"><img width="22" height="22" alt="Change settings" src="../../static.files/wheel-7b819b6101059cd0.svg"></a></div></form></nav><section id="main-content" class="content"><div class="example-wrap"><div data-nosnippet><pre class="src-line-numbers"><a href="#1" id="1">1</a>
<a href="#2" id="2">2</a>
<a href="#3" id="3">3</a>
<a href="#4" id="4">4</a>
<a href="#5" id="5">5</a>
<a href="#6" id="6">6</a>
<a href="#7" id="7">7</a>
<a href="#8" id="8">8</a>
<a href="#9" id="9">9</a>
<a href="#10" id="10">10</a>
<a href="#11" id="11">11</a>
<a href="#12" id="12">12</a>
<a href="#13" id="13">13</a>
<a href="#14" id="14">14</a>
<a href="#15" id="15">15</a>
<a href="#16" id="16">16</a>
<a href="#17" id="17">17</a>
<a href="#18" id="18">18</a>
<a href="#19" id="19">19</a>
<a href="#20" id="20">20</a>
<a href="#21" id="21">21</a>
<a href="#22" id="22">22</a>
<a href="#23" id="23">23</a>
<a href="#24" id="24">24</a>
<a href="#25" id="25">25</a>
<a href="#26" id="26">26</a>
<a href="#27" id="27">27</a>
<a href="#28" id="28">28</a>
<a href="#29" id="29">29</a>
<a href="#30" id="30">30</a>
<a href="#31" id="31">31</a>
<a href="#32" id="32">32</a>
<a href="#33" id="33">33</a>
<a href="#34" id="34">34</a>
<a href="#35" id="35">35</a>
<a href="#36" id="36">36</a>
<a href="#37" id="37">37</a>
<a href="#38" id="38">38</a>
<a href="#39" id="39">39</a>
<a href="#40" id="40">40</a>
<a href="#41" id="41">41</a>
<a href="#42" id="42">42</a>
<a href="#43" id="43">43</a>
<a href="#44" id="44">44</a>
<a href="#45" id="45">45</a>
<a href="#46" id="46">46</a>
<a href="#47" id="47">47</a>
<a href="#48" id="48">48</a>
<a href="#49" id="49">49</a>
<a href="#50" id="50">50</a>
<a href="#51" id="51">51</a>
<a href="#52" id="52">52</a>
<a href="#53" id="53">53</a>
<a href="#54" id="54">54</a>
<a href="#55" id="55">55</a>
<a href="#56" id="56">56</a>
<a href="#57" id="57">57</a>
<a href="#58" id="58">58</a>
<a href="#59" id="59">59</a>
<a href="#60" id="60">60</a>
<a href="#61" id="61">61</a>
<a href="#62" id="62">62</a>
<a href="#63" id="63">63</a>
<a href="#64" id="64">64</a>
<a href="#65" id="65">65</a>
<a href="#66" id="66">66</a>
<a href="#67" id="67">67</a>
<a href="#68" id="68">68</a>
<a href="#69" id="69">69</a>
<a href="#70" id="70">70</a>
<a href="#71" id="71">71</a>
<a href="#72" id="72">72</a>
<a href="#73" id="73">73</a>
<a href="#74" id="74">74</a>
<a href="#75" id="75">75</a>
<a href="#76" id="76">76</a>
<a href="#77" id="77">77</a>
<a href="#78" id="78">78</a>
<a href="#79" id="79">79</a>
<a href="#80" id="80">80</a>
<a href="#81" id="81">81</a>
<a href="#82" id="82">82</a>
<a href="#83" id="83">83</a>
<a href="#84" id="84">84</a>
<a href="#85" id="85">85</a>
<a href="#86" id="86">86</a>
<a href="#87" id="87">87</a>
<a href="#88" id="88">88</a>
<a href="#89" id="89">89</a>
<a href="#90" id="90">90</a>
<a href="#91" id="91">91</a>
<a href="#92" id="92">92</a>
<a href="#93" id="93">93</a>
<a href="#94" id="94">94</a>
<a href="#95" id="95">95</a>
<a href="#96" id="96">96</a>
<a href="#97" id="97">97</a>
<a href="#98" id="98">98</a>
<a href="#99" id="99">99</a>
<a href="#100" id="100">100</a>
<a href="#101" id="101">101</a>
<a href="#102" id="102">102</a>
<a href="#103" id="103">103</a>
<a href="#104" id="104">104</a>
<a href="#105" id="105">105</a>
<a href="#106" id="106">106</a>
<a href="#107" id="107">107</a>
<a href="#108" id="108">108</a>
<a href="#109" id="109">109</a>
<a href="#110" id="110">110</a>
<a href="#111" id="111">111</a>
<a href="#112" id="112">112</a>
<a href="#113" id="113">113</a>
<a href="#114" id="114">114</a>
<a href="#115" id="115">115</a>
<a href="#116" id="116">116</a>
<a href="#117" id="117">117</a>
<a href="#118" id="118">118</a>
<a href="#119" id="119">119</a>
<a href="#120" id="120">120</a>
<a href="#121" id="121">121</a>
<a href="#122" id="122">122</a>
<a href="#123" id="123">123</a>
<a href="#124" id="124">124</a>
<a href="#125" id="125">125</a>
<a href="#126" id="126">126</a>
<a href="#127" id="127">127</a>
<a href="#128" id="128">128</a>
<a href="#129" id="129">129</a>
<a href="#130" id="130">130</a>
<a href="#131" id="131">131</a>
<a href="#132" id="132">132</a>
<a href="#133" id="133">133</a>
<a href="#134" id="134">134</a>
<a href="#135" id="135">135</a>
<a href="#136" id="136">136</a>
<a href="#137" id="137">137</a>
<a href="#138" id="138">138</a>
<a href="#139" id="139">139</a>
<a href="#140" id="140">140</a>
<a href="#141" id="141">141</a>
<a href="#142" id="142">142</a>
<a href="#143" id="143">143</a>
<a href="#144" id="144">144</a>
<a href="#145" id="145">145</a>
<a href="#146" id="146">146</a>
<a href="#147" id="147">147</a>
<a href="#148" id="148">148</a>
<a href="#149" id="149">149</a>
<a href="#150" id="150">150</a>
<a href="#151" id="151">151</a>
<a href="#152" id="152">152</a>
<a href="#153" id="153">153</a>
<a href="#154" id="154">154</a>
<a href="#155" id="155">155</a>
<a href="#156" id="156">156</a>
<a href="#157" id="157">157</a>
<a href="#158" id="158">158</a>
<a href="#159" id="159">159</a>
<a href="#160" id="160">160</a>
<a href="#161" id="161">161</a>
<a href="#162" id="162">162</a>
<a href="#163" id="163">163</a>
<a href="#164" id="164">164</a>
<a href="#165" id="165">165</a>
<a href="#166" id="166">166</a>
<a href="#167" id="167">167</a>
<a href="#168" id="168">168</a>
<a href="#169" id="169">169</a>
<a href="#170" id="170">170</a>
<a href="#171" id="171">171</a>
<a href="#172" id="172">172</a>
<a href="#173" id="173">173</a>
<a href="#174" id="174">174</a>
<a href="#175" id="175">175</a>
<a href="#176" id="176">176</a>
<a href="#177" id="177">177</a>
<a href="#178" id="178">178</a>
<a href="#179" id="179">179</a>
<a href="#180" id="180">180</a>
<a href="#181" id="181">181</a>
<a href="#182" id="182">182</a>
<a href="#183" id="183">183</a>
<a href="#184" id="184">184</a>
<a href="#185" id="185">185</a>
<a href="#186" id="186">186</a>
<a href="#187" id="187">187</a>
<a href="#188" id="188">188</a>
<a href="#189" id="189">189</a>
<a href="#190" id="190">190</a>
<a href="#191" id="191">191</a>
<a href="#192" id="192">192</a>
<a href="#193" id="193">193</a>
<a href="#194" id="194">194</a>
<a href="#195" id="195">195</a>
<a href="#196" id="196">196</a>
<a href="#197" id="197">197</a>
<a href="#198" id="198">198</a>
<a href="#199" id="199">199</a>
<a href="#200" id="200">200</a>
<a href="#201" id="201">201</a>
<a href="#202" id="202">202</a>
<a href="#203" id="203">203</a>
<a href="#204" id="204">204</a>
<a href="#205" id="205">205</a>
<a href="#206" id="206">206</a>
<a href="#207" id="207">207</a>
<a href="#208" id="208">208</a>
<a href="#209" id="209">209</a>
<a href="#210" id="210">210</a>
<a href="#211" id="211">211</a>
<a href="#212" id="212">212</a>
<a href="#213" id="213">213</a>
<a href="#214" id="214">214</a>
<a href="#215" id="215">215</a>
<a href="#216" id="216">216</a>
<a href="#217" id="217">217</a>
<a href="#218" id="218">218</a>
<a href="#219" id="219">219</a>
<a href="#220" id="220">220</a>
<a href="#221" id="221">221</a>
<a href="#222" id="222">222</a>
<a href="#223" id="223">223</a>
<a href="#224" id="224">224</a>
<a href="#225" id="225">225</a>
<a href="#226" id="226">226</a>
<a href="#227" id="227">227</a>
<a href="#228" id="228">228</a>
<a href="#229" id="229">229</a>
<a href="#230" id="230">230</a>
<a href="#231" id="231">231</a>
<a href="#232" id="232">232</a>
<a href="#233" id="233">233</a>
<a href="#234" id="234">234</a>
<a href="#235" id="235">235</a>
<a href="#236" id="236">236</a>
<a href="#237" id="237">237</a>
<a href="#238" id="238">238</a>
<a href="#239" id="239">239</a>
<a href="#240" id="240">240</a>
<a href="#241" id="241">241</a>
<a href="#242" id="242">242</a>
<a href="#243" id="243">243</a>
<a href="#244" id="244">244</a>
<a href="#245" id="245">245</a>
<a href="#246" id="246">246</a>
<a href="#247" id="247">247</a>
<a href="#248" id="248">248</a>
<a href="#249" id="249">249</a>
<a href="#250" id="250">250</a>
<a href="#251" id="251">251</a>
<a href="#252" id="252">252</a>
<a href="#253" id="253">253</a>
<a href="#254" id="254">254</a>
<a href="#255" id="255">255</a>
<a href="#256" id="256">256</a>
<a href="#257" id="257">257</a>
<a href="#258" id="258">258</a>
<a href="#259" id="259">259</a>
<a href="#260" id="260">260</a>
<a href="#261" id="261">261</a>
<a href="#262" id="262">262</a>
<a href="#263" id="263">263</a>
<a href="#264" id="264">264</a>
<a href="#265" id="265">265</a>
<a href="#266" id="266">266</a>
<a href="#267" id="267">267</a>
<a href="#268" id="268">268</a>
<a href="#269" id="269">269</a>
<a href="#270" id="270">270</a>
<a href="#271" id="271">271</a>
<a href="#272" id="272">272</a>
<a href="#273" id="273">273</a>
<a href="#274" id="274">274</a>
<a href="#275" id="275">275</a>
<a href="#276" id="276">276</a>
<a href="#277" id="277">277</a>
<a href="#278" id="278">278</a>
<a href="#279" id="279">279</a>
<a href="#280" id="280">280</a>
<a href="#281" id="281">281</a>
<a href="#282" id="282">282</a>
<a href="#283" id="283">283</a>
<a href="#284" id="284">284</a>
<a href="#285" id="285">285</a>
<a href="#286" id="286">286</a>
<a href="#287" id="287">287</a>
<a href="#288" id="288">288</a>
<a href="#289" id="289">289</a>
<a href="#290" id="290">290</a>
<a href="#291" id="291">291</a>
<a href="#292" id="292">292</a>
<a href="#293" id="293">293</a>
<a href="#294" id="294">294</a>
<a href="#295" id="295">295</a>
<a href="#296" id="296">296</a>
<a href="#297" id="297">297</a>
<a href="#298" id="298">298</a>
<a href="#299" id="299">299</a>
<a href="#300" id="300">300</a>
<a href="#301" id="301">301</a>
<a href="#302" id="302">302</a>
<a href="#303" id="303">303</a>
<a href="#304" id="304">304</a>
<a href="#305" id="305">305</a>
<a href="#306" id="306">306</a>
<a href="#307" id="307">307</a>
<a href="#308" id="308">308</a>
<a href="#309" id="309">309</a>
<a href="#310" id="310">310</a>
<a href="#311" id="311">311</a>
<a href="#312" id="312">312</a>
<a href="#313" id="313">313</a>
<a href="#314" id="314">314</a>
<a href="#315" id="315">315</a>
<a href="#316" id="316">316</a>
<a href="#317" id="317">317</a>
<a href="#318" id="318">318</a>
<a href="#319" id="319">319</a>
<a href="#320" id="320">320</a>
<a href="#321" id="321">321</a>
<a href="#322" id="322">322</a>
<a href="#323" id="323">323</a>
<a href="#324" id="324">324</a>
<a href="#325" id="325">325</a>
<a href="#326" id="326">326</a>
<a href="#327" id="327">327</a>
<a href="#328" id="328">328</a>
<a href="#329" id="329">329</a>
<a href="#330" id="330">330</a>
<a href="#331" id="331">331</a>
<a href="#332" id="332">332</a>
<a href="#333" id="333">333</a>
<a href="#334" id="334">334</a>
<a href="#335" id="335">335</a>
<a href="#336" id="336">336</a>
<a href="#337" id="337">337</a>
<a href="#338" id="338">338</a>
<a href="#339" id="339">339</a>
<a href="#340" id="340">340</a>
<a href="#341" id="341">341</a>
<a href="#342" id="342">342</a>
<a href="#343" id="343">343</a>
<a href="#344" id="344">344</a>
<a href="#345" id="345">345</a>
<a href="#346" id="346">346</a>
<a href="#347" id="347">347</a>
<a href="#348" id="348">348</a>
<a href="#349" id="349">349</a>
<a href="#350" id="350">350</a>
<a href="#351" id="351">351</a>
<a href="#352" id="352">352</a>
<a href="#353" id="353">353</a>
<a href="#354" id="354">354</a>
<a href="#355" id="355">355</a>
<a href="#356" id="356">356</a>
<a href="#357" id="357">357</a>
<a href="#358" id="358">358</a>
<a href="#359" id="359">359</a>
<a href="#360" id="360">360</a>
<a href="#361" id="361">361</a>
<a href="#362" id="362">362</a>
<a href="#363" id="363">363</a>
<a href="#364" id="364">364</a>
<a href="#365" id="365">365</a>
<a href="#366" id="366">366</a>
<a href="#367" id="367">367</a>
<a href="#368" id="368">368</a>
<a href="#369" id="369">369</a>
<a href="#370" id="370">370</a>
<a href="#371" id="371">371</a>
<a href="#372" id="372">372</a>
<a href="#373" id="373">373</a>
<a href="#374" id="374">374</a>
<a href="#375" id="375">375</a>
<a href="#376" id="376">376</a>
<a href="#377" id="377">377</a>
<a href="#378" id="378">378</a>
<a href="#379" id="379">379</a>
<a href="#380" id="380">380</a>
<a href="#381" id="381">381</a>
<a href="#382" id="382">382</a>
<a href="#383" id="383">383</a>
<a href="#384" id="384">384</a>
<a href="#385" id="385">385</a>
<a href="#386" id="386">386</a>
<a href="#387" id="387">387</a>
<a href="#388" id="388">388</a>
<a href="#389" id="389">389</a>
<a href="#390" id="390">390</a>
<a href="#391" id="391">391</a>
<a href="#392" id="392">392</a>
<a href="#393" id="393">393</a>
<a href="#394" id="394">394</a>
<a href="#395" id="395">395</a>
<a href="#396" id="396">396</a>
<a href="#397" id="397">397</a>
<a href="#398" id="398">398</a>
<a href="#399" id="399">399</a>
<a href="#400" id="400">400</a>
<a href="#401" id="401">401</a>
<a href="#402" id="402">402</a>
<a href="#403" id="403">403</a>
<a href="#404" id="404">404</a>
<a href="#405" id="405">405</a>
<a href="#406" id="406">406</a>
<a href="#407" id="407">407</a>
<a href="#408" id="408">408</a>
<a href="#409" id="409">409</a>
<a href="#410" id="410">410</a>
<a href="#411" id="411">411</a>
<a href="#412" id="412">412</a>
<a href="#413" id="413">413</a>
<a href="#414" id="414">414</a>
<a href="#415" id="415">415</a>
<a href="#416" id="416">416</a>
<a href="#417" id="417">417</a>
<a href="#418" id="418">418</a>
<a href="#419" id="419">419</a>
<a href="#420" id="420">420</a>
<a href="#421" id="421">421</a>
<a href="#422" id="422">422</a>
<a href="#423" id="423">423</a>
<a href="#424" id="424">424</a>
<a href="#425" id="425">425</a>
<a href="#426" id="426">426</a>
<a href="#427" id="427">427</a>
<a href="#428" id="428">428</a>
<a href="#429" id="429">429</a>
<a href="#430" id="430">430</a>
<a href="#431" id="431">431</a>
<a href="#432" id="432">432</a>
<a href="#433" id="433">433</a>
<a href="#434" id="434">434</a>
<a href="#435" id="435">435</a>
<a href="#436" id="436">436</a>
<a href="#437" id="437">437</a>
<a href="#438" id="438">438</a>
<a href="#439" id="439">439</a>
<a href="#440" id="440">440</a>
<a href="#441" id="441">441</a>
<a href="#442" id="442">442</a>
<a href="#443" id="443">443</a>
<a href="#444" id="444">444</a>
<a href="#445" id="445">445</a>
<a href="#446" id="446">446</a>
<a href="#447" id="447">447</a>
<a href="#448" id="448">448</a>
<a href="#449" id="449">449</a>
<a href="#450" id="450">450</a>
<a href="#451" id="451">451</a>
<a href="#452" id="452">452</a>
<a href="#453" id="453">453</a>
<a href="#454" id="454">454</a>
<a href="#455" id="455">455</a>
<a href="#456" id="456">456</a>
<a href="#457" id="457">457</a>
<a href="#458" id="458">458</a>
<a href="#459" id="459">459</a>
<a href="#460" id="460">460</a>
<a href="#461" id="461">461</a>
<a href="#462" id="462">462</a>
<a href="#463" id="463">463</a>
<a href="#464" id="464">464</a>
<a href="#465" id="465">465</a>
<a href="#466" id="466">466</a>
<a href="#467" id="467">467</a>
<a href="#468" id="468">468</a>
<a href="#469" id="469">469</a>
<a href="#470" id="470">470</a>
<a href="#471" id="471">471</a>
<a href="#472" id="472">472</a>
<a href="#473" id="473">473</a>
<a href="#474" id="474">474</a>
<a href="#475" id="475">475</a>
<a href="#476" id="476">476</a>
<a href="#477" id="477">477</a>
<a href="#478" id="478">478</a>
<a href="#479" id="479">479</a>
<a href="#480" id="480">480</a>
<a href="#481" id="481">481</a>
<a href="#482" id="482">482</a>
<a href="#483" id="483">483</a>
<a href="#484" id="484">484</a>
<a href="#485" id="485">485</a>
<a href="#486" id="486">486</a>
<a href="#487" id="487">487</a>
<a href="#488" id="488">488</a>
<a href="#489" id="489">489</a>
<a href="#490" id="490">490</a>
<a href="#491" id="491">491</a>
<a href="#492" id="492">492</a>
<a href="#493" id="493">493</a>
<a href="#494" id="494">494</a>
<a href="#495" id="495">495</a>
<a href="#496" id="496">496</a>
<a href="#497" id="497">497</a>
<a href="#498" id="498">498</a>
<a href="#499" id="499">499</a>
<a href="#500" id="500">500</a>
<a href="#501" id="501">501</a>
<a href="#502" id="502">502</a>
<a href="#503" id="503">503</a>
<a href="#504" id="504">504</a>
<a href="#505" id="505">505</a>
<a href="#506" id="506">506</a>
<a href="#507" id="507">507</a>
<a href="#508" id="508">508</a>
<a href="#509" id="509">509</a>
<a href="#510" id="510">510</a>
<a href="#511" id="511">511</a>
<a href="#512" id="512">512</a>
<a href="#513" id="513">513</a>
<a href="#514" id="514">514</a>
<a href="#515" id="515">515</a>
<a href="#516" id="516">516</a>
<a href="#517" id="517">517</a>
<a href="#518" id="518">518</a>
<a href="#519" id="519">519</a>
<a href="#520" id="520">520</a>
<a href="#521" id="521">521</a>
<a href="#522" id="522">522</a>
<a href="#523" id="523">523</a>
<a href="#524" id="524">524</a>
<a href="#525" id="525">525</a>
<a href="#526" id="526">526</a>
<a href="#527" id="527">527</a>
<a href="#528" id="528">528</a>
<a href="#529" id="529">529</a>
<a href="#530" id="530">530</a>
<a href="#531" id="531">531</a>
<a href="#532" id="532">532</a>
<a href="#533" id="533">533</a>
<a href="#534" id="534">534</a>
<a href="#535" id="535">535</a>
<a href="#536" id="536">536</a>
<a href="#537" id="537">537</a>
<a href="#538" id="538">538</a>
<a href="#539" id="539">539</a>
<a href="#540" id="540">540</a>
<a href="#541" id="541">541</a>
<a href="#542" id="542">542</a>
<a href="#543" id="543">543</a>
<a href="#544" id="544">544</a>
<a href="#545" id="545">545</a>
<a href="#546" id="546">546</a>
<a href="#547" id="547">547</a>
<a href="#548" id="548">548</a>
<a href="#549" id="549">549</a>
<a href="#550" id="550">550</a>
<a href="#551" id="551">551</a>
<a href="#552" id="552">552</a>
<a href="#553" id="553">553</a>
<a href="#554" id="554">554</a>
<a href="#555" id="555">555</a>
<a href="#556" id="556">556</a>
<a href="#557" id="557">557</a>
<a href="#558" id="558">558</a>
<a href="#559" id="559">559</a>
<a href="#560" id="560">560</a>
<a href="#561" id="561">561</a>
<a href="#562" id="562">562</a>
<a href="#563" id="563">563</a>
<a href="#564" id="564">564</a>
<a href="#565" id="565">565</a>
<a href="#566" id="566">566</a>
<a href="#567" id="567">567</a>
<a href="#568" id="568">568</a>
<a href="#569" id="569">569</a>
<a href="#570" id="570">570</a>
<a href="#571" id="571">571</a>
<a href="#572" id="572">572</a>
<a href="#573" id="573">573</a>
<a href="#574" id="574">574</a>
<a href="#575" id="575">575</a>
<a href="#576" id="576">576</a>
<a href="#577" id="577">577</a>
<a href="#578" id="578">578</a>
<a href="#579" id="579">579</a>
<a href="#580" id="580">580</a>
<a href="#581" id="581">581</a>
<a href="#582" id="582">582</a>
<a href="#583" id="583">583</a>
<a href="#584" id="584">584</a>
<a href="#585" id="585">585</a>
<a href="#586" id="586">586</a>
<a href="#587" id="587">587</a>
<a href="#588" id="588">588</a>
<a href="#589" id="589">589</a>
<a href="#590" id="590">590</a>
<a href="#591" id="591">591</a>
<a href="#592" id="592">592</a>
<a href="#593" id="593">593</a>
<a href="#594" id="594">594</a>
<a href="#595" id="595">595</a>
<a href="#596" id="596">596</a>
<a href="#597" id="597">597</a>
<a href="#598" id="598">598</a>
<a href="#599" id="599">599</a>
<a href="#600" id="600">600</a>
<a href="#601" id="601">601</a>
<a href="#602" id="602">602</a>
<a href="#603" id="603">603</a>
<a href="#604" id="604">604</a>
<a href="#605" id="605">605</a>
<a href="#606" id="606">606</a>
<a href="#607" id="607">607</a>
<a href="#608" id="608">608</a>
<a href="#609" id="609">609</a>
<a href="#610" id="610">610</a>
<a href="#611" id="611">611</a>
<a href="#612" id="612">612</a>
<a href="#613" id="613">613</a>
<a href="#614" id="614">614</a>
<a href="#615" id="615">615</a>
<a href="#616" id="616">616</a>
<a href="#617" id="617">617</a>
<a href="#618" id="618">618</a>
<a href="#619" id="619">619</a>
<a href="#620" id="620">620</a>
<a href="#621" id="621">621</a>
<a href="#622" id="622">622</a>
<a href="#623" id="623">623</a>
<a href="#624" id="624">624</a>
<a href="#625" id="625">625</a>
<a href="#626" id="626">626</a>
<a href="#627" id="627">627</a>
<a href="#628" id="628">628</a>
<a href="#629" id="629">629</a>
<a href="#630" id="630">630</a>
<a href="#631" id="631">631</a>
<a href="#632" id="632">632</a>
<a href="#633" id="633">633</a>
<a href="#634" id="634">634</a>
<a href="#635" id="635">635</a>
<a href="#636" id="636">636</a>
<a href="#637" id="637">637</a>
<a href="#638" id="638">638</a>
<a href="#639" id="639">639</a>
<a href="#640" id="640">640</a>
<a href="#641" id="641">641</a>
<a href="#642" id="642">642</a>
<a href="#643" id="643">643</a>
<a href="#644" id="644">644</a>
<a href="#645" id="645">645</a>
<a href="#646" id="646">646</a>
<a href="#647" id="647">647</a>
<a href="#648" id="648">648</a>
<a href="#649" id="649">649</a>
<a href="#650" id="650">650</a>
<a href="#651" id="651">651</a>
<a href="#652" id="652">652</a>
<a href="#653" id="653">653</a>
<a href="#654" id="654">654</a>
<a href="#655" id="655">655</a>
<a href="#656" id="656">656</a>
<a href="#657" id="657">657</a>
<a href="#658" id="658">658</a>
<a href="#659" id="659">659</a>
<a href="#660" id="660">660</a>
<a href="#661" id="661">661</a>
<a href="#662" id="662">662</a>
<a href="#663" id="663">663</a>
<a href="#664" id="664">664</a>
<a href="#665" id="665">665</a>
<a href="#666" id="666">666</a>
<a href="#667" id="667">667</a>
<a href="#668" id="668">668</a>
<a href="#669" id="669">669</a>
<a href="#670" id="670">670</a>
<a href="#671" id="671">671</a>
<a href="#672" id="672">672</a>
<a href="#673" id="673">673</a>
<a href="#674" id="674">674</a>
<a href="#675" id="675">675</a>
<a href="#676" id="676">676</a>
<a href="#677" id="677">677</a>
<a href="#678" id="678">678</a>
<a href="#679" id="679">679</a>
<a href="#680" id="680">680</a>
<a href="#681" id="681">681</a>
<a href="#682" id="682">682</a>
<a href="#683" id="683">683</a>
<a href="#684" id="684">684</a>
<a href="#685" id="685">685</a>
<a href="#686" id="686">686</a>
<a href="#687" id="687">687</a>
<a href="#688" id="688">688</a>
<a href="#689" id="689">689</a>
<a href="#690" id="690">690</a>
<a href="#691" id="691">691</a>
<a href="#692" id="692">692</a>
<a href="#693" id="693">693</a>
<a href="#694" id="694">694</a>
<a href="#695" id="695">695</a>
<a href="#696" id="696">696</a>
<a href="#697" id="697">697</a>
<a href="#698" id="698">698</a>
<a href="#699" id="699">699</a>
<a href="#700" id="700">700</a>
<a href="#701" id="701">701</a>
<a href="#702" id="702">702</a>
<a href="#703" id="703">703</a>
<a href="#704" id="704">704</a>
<a href="#705" id="705">705</a>
<a href="#706" id="706">706</a>
<a href="#707" id="707">707</a>
<a href="#708" id="708">708</a>
<a href="#709" id="709">709</a>
<a href="#710" id="710">710</a>
<a href="#711" id="711">711</a>
<a href="#712" id="712">712</a>
<a href="#713" id="713">713</a>
<a href="#714" id="714">714</a>
<a href="#715" id="715">715</a>
<a href="#716" id="716">716</a>
<a href="#717" id="717">717</a>
<a href="#718" id="718">718</a>
<a href="#719" id="719">719</a>
<a href="#720" id="720">720</a>
<a href="#721" id="721">721</a>
<a href="#722" id="722">722</a>
<a href="#723" id="723">723</a>
<a href="#724" id="724">724</a>
<a href="#725" id="725">725</a>
<a href="#726" id="726">726</a>
<a href="#727" id="727">727</a>
<a href="#728" id="728">728</a>
<a href="#729" id="729">729</a>
<a href="#730" id="730">730</a>
<a href="#731" id="731">731</a>
<a href="#732" id="732">732</a>
<a href="#733" id="733">733</a>
<a href="#734" id="734">734</a>
<a href="#735" id="735">735</a>
<a href="#736" id="736">736</a>
<a href="#737" id="737">737</a>
<a href="#738" id="738">738</a>
<a href="#739" id="739">739</a>
<a href="#740" id="740">740</a>
<a href="#741" id="741">741</a>
<a href="#742" id="742">742</a>
<a href="#743" id="743">743</a>
<a href="#744" id="744">744</a>
<a href="#745" id="745">745</a>
<a href="#746" id="746">746</a>
<a href="#747" id="747">747</a>
<a href="#748" id="748">748</a>
<a href="#749" id="749">749</a>
<a href="#750" id="750">750</a>
<a href="#751" id="751">751</a>
<a href="#752" id="752">752</a>
<a href="#753" id="753">753</a>
<a href="#754" id="754">754</a>
<a href="#755" id="755">755</a>
<a href="#756" id="756">756</a>
<a href="#757" id="757">757</a>
<a href="#758" id="758">758</a>
<a href="#759" id="759">759</a>
<a href="#760" id="760">760</a>
<a href="#761" id="761">761</a>
<a href="#762" id="762">762</a>
<a href="#763" id="763">763</a>
<a href="#764" id="764">764</a>
<a href="#765" id="765">765</a>
<a href="#766" id="766">766</a>
<a href="#767" id="767">767</a>
<a href="#768" id="768">768</a>
<a href="#769" id="769">769</a>
<a href="#770" id="770">770</a>
<a href="#771" id="771">771</a>
<a href="#772" id="772">772</a>
<a href="#773" id="773">773</a>
<a href="#774" id="774">774</a>
<a href="#775" id="775">775</a>
<a href="#776" id="776">776</a>
<a href="#777" id="777">777</a>
<a href="#778" id="778">778</a>
<a href="#779" id="779">779</a>
<a href="#780" id="780">780</a>
<a href="#781" id="781">781</a>
<a href="#782" id="782">782</a>
<a href="#783" id="783">783</a>
<a href="#784" id="784">784</a>
<a href="#785" id="785">785</a>
<a href="#786" id="786">786</a>
<a href="#787" id="787">787</a>
<a href="#788" id="788">788</a>
<a href="#789" id="789">789</a>
<a href="#790" id="790">790</a>
<a href="#791" id="791">791</a>
<a href="#792" id="792">792</a>
<a href="#793" id="793">793</a>
<a href="#794" id="794">794</a>
<a href="#795" id="795">795</a>
<a href="#796" id="796">796</a>
<a href="#797" id="797">797</a>
<a href="#798" id="798">798</a>
<a href="#799" id="799">799</a>
<a href="#800" id="800">800</a>
<a href="#801" id="801">801</a>
<a href="#802" id="802">802</a>
<a href="#803" id="803">803</a>
<a href="#804" id="804">804</a>
<a href="#805" id="805">805</a>
<a href="#806" id="806">806</a>
<a href="#807" id="807">807</a>
<a href="#808" id="808">808</a>
<a href="#809" id="809">809</a>
<a href="#810" id="810">810</a>
<a href="#811" id="811">811</a>
<a href="#812" id="812">812</a>
<a href="#813" id="813">813</a>
<a href="#814" id="814">814</a>
<a href="#815" id="815">815</a>
<a href="#816" id="816">816</a>
<a href="#817" id="817">817</a>
<a href="#818" id="818">818</a>
<a href="#819" id="819">819</a>
<a href="#820" id="820">820</a>
<a href="#821" id="821">821</a>
<a href="#822" id="822">822</a>
<a href="#823" id="823">823</a>
<a href="#824" id="824">824</a>
<a href="#825" id="825">825</a>
<a href="#826" id="826">826</a>
<a href="#827" id="827">827</a>
<a href="#828" id="828">828</a>
<a href="#829" id="829">829</a>
<a href="#830" id="830">830</a>
<a href="#831" id="831">831</a>
<a href="#832" id="832">832</a>
<a href="#833" id="833">833</a>
<a href="#834" id="834">834</a>
<a href="#835" id="835">835</a>
<a href="#836" id="836">836</a>
<a href="#837" id="837">837</a>
<a href="#838" id="838">838</a>
<a href="#839" id="839">839</a>
<a href="#840" id="840">840</a>
<a href="#841" id="841">841</a>
<a href="#842" id="842">842</a>
<a href="#843" id="843">843</a>
<a href="#844" id="844">844</a>
<a href="#845" id="845">845</a>
<a href="#846" id="846">846</a>
<a href="#847" id="847">847</a>
<a href="#848" id="848">848</a>
<a href="#849" id="849">849</a>
<a href="#850" id="850">850</a>
<a href="#851" id="851">851</a>
<a href="#852" id="852">852</a>
<a href="#853" id="853">853</a>
<a href="#854" id="854">854</a>
<a href="#855" id="855">855</a>
<a href="#856" id="856">856</a>
<a href="#857" id="857">857</a>
<a href="#858" id="858">858</a>
<a href="#859" id="859">859</a>
<a href="#860" id="860">860</a>
<a href="#861" id="861">861</a>
<a href="#862" id="862">862</a>
<a href="#863" id="863">863</a>
<a href="#864" id="864">864</a>
<a href="#865" id="865">865</a>
<a href="#866" id="866">866</a>
<a href="#867" id="867">867</a>
<a href="#868" id="868">868</a>
<a href="#869" id="869">869</a>
<a href="#870" id="870">870</a>
<a href="#871" id="871">871</a>
<a href="#872" id="872">872</a>
<a href="#873" id="873">873</a>
<a href="#874" id="874">874</a>
<a href="#875" id="875">875</a>
<a href="#876" id="876">876</a>
<a href="#877" id="877">877</a>
<a href="#878" id="878">878</a>
<a href="#879" id="879">879</a>
<a href="#880" id="880">880</a>
<a href="#881" id="881">881</a>
<a href="#882" id="882">882</a>
<a href="#883" id="883">883</a>
<a href="#884" id="884">884</a>
<a href="#885" id="885">885</a>
<a href="#886" id="886">886</a>
<a href="#887" id="887">887</a>
<a href="#888" id="888">888</a>
<a href="#889" id="889">889</a>
<a href="#890" id="890">890</a>
<a href="#891" id="891">891</a>
<a href="#892" id="892">892</a>
<a href="#893" id="893">893</a>
<a href="#894" id="894">894</a>
<a href="#895" id="895">895</a>
<a href="#896" id="896">896</a>
<a href="#897" id="897">897</a>
<a href="#898" id="898">898</a>
<a href="#899" id="899">899</a>
<a href="#900" id="900">900</a>
<a href="#901" id="901">901</a>
<a href="#902" id="902">902</a>
<a href="#903" id="903">903</a>
<a href="#904" id="904">904</a>
<a href="#905" id="905">905</a>
<a href="#906" id="906">906</a>
<a href="#907" id="907">907</a>
<a href="#908" id="908">908</a>
<a href="#909" id="909">909</a>
<a href="#910" id="910">910</a>
<a href="#911" id="911">911</a>
<a href="#912" id="912">912</a>
<a href="#913" id="913">913</a>
<a href="#914" id="914">914</a>
<a href="#915" id="915">915</a>
<a href="#916" id="916">916</a>
<a href="#917" id="917">917</a>
<a href="#918" id="918">918</a>
<a href="#919" id="919">919</a>
<a href="#920" id="920">920</a>
<a href="#921" id="921">921</a>
<a href="#922" id="922">922</a>
<a href="#923" id="923">923</a>
<a href="#924" id="924">924</a>
<a href="#925" id="925">925</a>
<a href="#926" id="926">926</a>
<a href="#927" id="927">927</a>
<a href="#928" id="928">928</a>
<a href="#929" id="929">929</a>
<a href="#930" id="930">930</a>
<a href="#931" id="931">931</a>
<a href="#932" id="932">932</a>
<a href="#933" id="933">933</a>
<a href="#934" id="934">934</a>
<a href="#935" id="935">935</a>
<a href="#936" id="936">936</a>
<a href="#937" id="937">937</a>
<a href="#938" id="938">938</a>
<a href="#939" id="939">939</a>
<a href="#940" id="940">940</a>
<a href="#941" id="941">941</a>
<a href="#942" id="942">942</a>
<a href="#943" id="943">943</a>
<a href="#944" id="944">944</a>
<a href="#945" id="945">945</a>
<a href="#946" id="946">946</a>
<a href="#947" id="947">947</a>
<a href="#948" id="948">948</a>
<a href="#949" id="949">949</a>
<a href="#950" id="950">950</a>
<a href="#951" id="951">951</a>
<a href="#952" id="952">952</a>
<a href="#953" id="953">953</a>
<a href="#954" id="954">954</a>
<a href="#955" id="955">955</a>
<a href="#956" id="956">956</a>
<a href="#957" id="957">957</a>
<a href="#958" id="958">958</a>
<a href="#959" id="959">959</a>
<a href="#960" id="960">960</a>
<a href="#961" id="961">961</a>
<a href="#962" id="962">962</a>
<a href="#963" id="963">963</a>
<a href="#964" id="964">964</a>
<a href="#965" id="965">965</a>
<a href="#966" id="966">966</a>
<a href="#967" id="967">967</a>
<a href="#968" id="968">968</a>
<a href="#969" id="969">969</a>
<a href="#970" id="970">970</a>
<a href="#971" id="971">971</a>
<a href="#972" id="972">972</a>
<a href="#973" id="973">973</a>
<a href="#974" id="974">974</a>
<a href="#975" id="975">975</a>
<a href="#976" id="976">976</a>
<a href="#977" id="977">977</a>
<a href="#978" id="978">978</a>
<a href="#979" id="979">979</a>
<a href="#980" id="980">980</a>
<a href="#981" id="981">981</a>
<a href="#982" id="982">982</a>
<a href="#983" id="983">983</a>
<a href="#984" id="984">984</a>
<a href="#985" id="985">985</a>
<a href="#986" id="986">986</a>
<a href="#987" id="987">987</a>
<a href="#988" id="988">988</a>
<a href="#989" id="989">989</a>
<a href="#990" id="990">990</a>
<a href="#991" id="991">991</a>
<a href="#992" id="992">992</a>
<a href="#993" id="993">993</a>
<a href="#994" id="994">994</a>
<a href="#995" id="995">995</a>
<a href="#996" id="996">996</a>
<a href="#997" id="997">997</a>
<a href="#998" id="998">998</a>
<a href="#999" id="999">999</a>
<a href="#1000" id="1000">1000</a>
<a href="#1001" id="1001">1001</a>
<a href="#1002" id="1002">1002</a>
<a href="#1003" id="1003">1003</a>
<a href="#1004" id="1004">1004</a>
<a href="#1005" id="1005">1005</a>
<a href="#1006" id="1006">1006</a>
</pre></div><pre class="rust"><code><span class="doccomment">//! PCI Configuration Space Access
//!
//! Note: while pci currently uses port-io on x86 and mmio on aarch64,
//! x86 may also support memory-based PCI configuration in the future;
//! port-io is the legacy way to access the config space.
//!
//! For context on the various interrupt mechanisms (MSI/MSI-X/INTx):
//! - [this StackExchange reply](https://electronics.stackexchange.com/a/343218)
//! - PCI Express Base Specification, Revision 2, Chapter 6.1 - Interrupt &amp; PME Support

</span><span class="attr">#![no_std]
#![allow(dead_code)]

</span><span class="kw">extern crate </span>alloc;

<span class="kw">use </span>log::<span class="kw-2">*</span>;
<span class="kw">use </span>core::{fmt, ops::{Deref, DerefMut}, mem::size_of, task::Waker};
<span class="kw">use </span>alloc::vec::Vec;
<span class="kw">use </span>spin::{Once, Mutex};
<span class="kw">use </span>memory::{PhysicalAddress, BorrowedSliceMappedPages, Mutable, MappedPages, map_frame_range, MMIO_FLAGS};
<span class="kw">use </span>bit_field::BitField;
<span class="kw">use </span>volatile::Volatile;
<span class="kw">use </span>zerocopy::FromBytes;
<span class="kw">use </span>cpu::CpuId;
<span class="kw">use </span>interrupts::InterruptNumber;

<span class="attr">#[cfg(target_arch = <span class="string">&quot;x86_64&quot;</span>)]
</span><span class="kw">use </span>port_io::Port;

<span class="attr">#[cfg(target_arch = <span class="string">&quot;aarch64&quot;</span>)]
</span><span class="kw">use </span>{
    arm_boards::BOARD_CONFIG,
    interrupts::{EoiBehaviour, interrupt_handler, init_pci_interrupts},
};

<span class="attr">#[derive(Debug, Copy, Clone)]
</span><span class="doccomment">/// The span of bytes within a 4-byte chunk that a PCI register occupies.
///
/// The PCI configuration space is represented as an array of 4-byte chunks.
/// This struct defines where in a given 4-byte chunk a PCI register exists.
</span><span class="kw">enum </span>RegisterSpan {
    <span class="doccomment">/// Bits [0:31]
    </span>FullDword,
    <span class="doccomment">/// Bits [0:15]
    </span>Word0,
    <span class="doccomment">/// Bits [16:31]
    </span>Word1,
    <span class="doccomment">/// Bits [0:7]
    </span>Byte0,
    <span class="doccomment">/// Bits [8:15]
    </span>Byte1,
    <span class="doccomment">/// Bits [16:23]
    </span>Byte2,
    <span class="doccomment">/// Bits [24:31]
    </span>Byte3,
}
<span class="kw">use </span>RegisterSpan::<span class="kw-2">*</span>;

<span class="doccomment">/// A definition of a PCI configuration space register.
</span><span class="attr">#[derive(Clone, Copy, Debug)]
</span><span class="kw">struct </span>PciRegister {
    <span class="doccomment">/// The location of this register in the PCI configuration space,
    /// given as an index into the space as an array of `u32`s (4-byte chunks).
    </span>index: u8,
    <span class="doccomment">/// The location of this register within the 4-byte chunk.
    </span>span: RegisterSpan,
}
<span class="kw">impl </span>PciRegister {
    <span class="kw">const fn </span>from_offset(raw_offset: u8, size_in_bytes: u8) -&gt; <span class="self">Self </span>{
        <span class="kw">let </span>index = raw_offset &gt;&gt; <span class="number">2</span>;
        <span class="kw">match </span>(size_in_bytes, raw_offset &amp; <span class="number">0b11</span>) {
            (<span class="number">1</span>, <span class="number">0</span>) =&gt; PciRegister { index, span: Byte0 },
            (<span class="number">1</span>, <span class="number">1</span>) =&gt; PciRegister { index, span: Byte1 },
            (<span class="number">1</span>, <span class="number">2</span>) =&gt; PciRegister { index, span: Byte2 },
            (<span class="number">1</span>, <span class="number">3</span>) =&gt; PciRegister { index, span: Byte3 },
            (<span class="number">2</span>, <span class="number">0</span>) =&gt; PciRegister { index, span: Word0 },
            (<span class="number">2</span>, <span class="number">2</span>) =&gt; PciRegister { index, span: Word1 },
            (<span class="number">4</span>, <span class="number">0</span>) =&gt; PciRegister { index, span: FullDword },
            <span class="comment">// Throw a const panic (compile error) for invalid values.
            </span><span class="kw">_ </span>=&gt; <span class="macro">panic!</span>(<span class="string">&quot;Invalid PciRegister specification&quot;</span>),
        }
    }
}

<span class="doccomment">/// A macro for easily defining PCI registers using offsets from the PCI spec.
///
/// The last argument only accepts register sizes of 1, 2, and 4 bytes.
</span><span class="macro">macro_rules! </span>pci_register {
    (<span class="macro-nonterminal">$name</span>:ident, <span class="macro-nonterminal">$offset</span>:expr, <span class="number">1</span>) =&gt; {
        <span class="kw">const </span><span class="macro-nonterminal">$name</span>: PciRegister = PciRegister::from_offset(<span class="macro-nonterminal">$offset</span>, <span class="number">1</span>);
    };
    (<span class="macro-nonterminal">$name</span>:ident, <span class="macro-nonterminal">$offset</span>:expr, <span class="number">2</span>) =&gt; {
        <span class="kw">const </span><span class="macro-nonterminal">$name</span>: PciRegister = PciRegister::from_offset(<span class="macro-nonterminal">$offset</span>, <span class="number">2</span>);
    };
    (<span class="macro-nonterminal">$name</span>:ident, <span class="macro-nonterminal">$offset</span>:expr, <span class="number">4</span>) =&gt; {
        <span class="kw">const </span><span class="macro-nonterminal">$name</span>: PciRegister = PciRegister::from_offset(<span class="macro-nonterminal">$offset</span>, <span class="number">4</span>);
    };
}

<span class="comment">// The below constants define the PCI configuration space. 
// More info here: &lt;http://wiki.osdev.org/PCI#PCI_Device_Structure&gt;
</span><span class="macro">pci_register!</span>(PCI_VENDOR_ID,           <span class="number">0x00</span>, <span class="number">2</span>);
<span class="macro">pci_register!</span>(PCI_DEVICE_ID,           <span class="number">0x02</span>, <span class="number">2</span>);
<span class="macro">pci_register!</span>(PCI_COMMAND,             <span class="number">0x04</span>, <span class="number">2</span>);
<span class="macro">pci_register!</span>(PCI_STATUS,              <span class="number">0x06</span>, <span class="number">2</span>);
<span class="macro">pci_register!</span>(PCI_REVISION_ID,         <span class="number">0x08</span>, <span class="number">1</span>);
<span class="macro">pci_register!</span>(PCI_PROG_IF,             <span class="number">0x09</span>, <span class="number">1</span>);
<span class="macro">pci_register!</span>(PCI_SUBCLASS,            <span class="number">0x0A</span>, <span class="number">1</span>);
<span class="macro">pci_register!</span>(PCI_CLASS,               <span class="number">0x0B</span>, <span class="number">1</span>);
<span class="macro">pci_register!</span>(PCI_CACHE_LINE_SIZE,     <span class="number">0x0C</span>, <span class="number">1</span>);
<span class="macro">pci_register!</span>(PCI_LATENCY_TIMER,       <span class="number">0x0D</span>, <span class="number">1</span>);
<span class="macro">pci_register!</span>(PCI_HEADER_TYPE,         <span class="number">0x0E</span>, <span class="number">1</span>);
<span class="macro">pci_register!</span>(PCI_BIST,                <span class="number">0x0F</span>, <span class="number">1</span>);
<span class="macro">pci_register!</span>(PCI_BAR0,                <span class="number">0x10</span>, <span class="number">4</span>);
<span class="macro">pci_register!</span>(PCI_BAR1,                <span class="number">0x14</span>, <span class="number">4</span>);
<span class="macro">pci_register!</span>(PCI_BAR2,                <span class="number">0x18</span>, <span class="number">4</span>);
<span class="macro">pci_register!</span>(PCI_BAR3,                <span class="number">0x1C</span>, <span class="number">4</span>);
<span class="macro">pci_register!</span>(PCI_BAR4,                <span class="number">0x20</span>, <span class="number">4</span>);
<span class="macro">pci_register!</span>(PCI_BAR5,                <span class="number">0x24</span>, <span class="number">4</span>);
<span class="macro">pci_register!</span>(PCI_CARDBUS_CIS,         <span class="number">0x28</span>, <span class="number">4</span>);
<span class="macro">pci_register!</span>(PCI_SUBSYSTEM_VENDOR_ID, <span class="number">0x2C</span>, <span class="number">2</span>);
<span class="macro">pci_register!</span>(PCI_SUBSYSTEM_ID,        <span class="number">0x2E</span>, <span class="number">2</span>);
<span class="macro">pci_register!</span>(PCI_EXPANSION_ROM_BASE,  <span class="number">0x30</span>, <span class="number">4</span>);
<span class="macro">pci_register!</span>(PCI_CAPABILITIES,        <span class="number">0x34</span>, <span class="number">1</span>);
<span class="comment">// 0x35 through 0x3B are reserved
</span><span class="macro">pci_register!</span>(PCI_INTERRUPT_LINE,      <span class="number">0x3C</span>, <span class="number">1</span>);
<span class="macro">pci_register!</span>(PCI_INTERRUPT_PIN,       <span class="number">0x3D</span>, <span class="number">1</span>);
<span class="macro">pci_register!</span>(PCI_MIN_GRANT,           <span class="number">0x3E</span>, <span class="number">1</span>);
<span class="macro">pci_register!</span>(PCI_MAX_LATENCY,         <span class="number">0x3F</span>, <span class="number">1</span>);

<span class="kw">const </span>PCI_COMMAND_INT_DISABLED: u16 = <span class="number">1 </span>&lt;&lt; <span class="number">10</span>;

<span class="attr">#[repr(u8)]
</span><span class="kw">pub enum </span>PciCapability {
    Msi  = <span class="number">0x05</span>,
    Msix = <span class="number">0x11</span>,
}

<span class="doccomment">/// If a BAR&#39;s bits [2:1] equal this value, that BAR describes a 64-bit address.
/// If not, that BAR describes a 32-bit address.
</span><span class="kw">const </span>BAR_ADDRESS_IS_64_BIT: u32 = <span class="number">2</span>;

<span class="doccomment">/// There is a maximum of 256 PCI buses on one system.
</span><span class="kw">const </span>MAX_PCI_BUSES: u16 = <span class="number">256</span>;
<span class="doccomment">/// There is a maximum of 32 slots on one PCI bus.
</span><span class="kw">const </span>MAX_SLOTS_PER_BUS: u8 = <span class="number">32</span>;
<span class="doccomment">/// There is a maximum of 32 functions (devices) on one PCI slot.
</span><span class="kw">const </span>MAX_FUNCTIONS_PER_SLOT: u8 = <span class="number">8</span>;

<span class="doccomment">/// Addresses/offsets into the PCI configuration space should clear the
/// least-significant 2 bits in order to be 4-byte aligned.
</span><span class="kw">const </span>PCI_CONFIG_ADDRESS_OFFSET_MASK: u8 = <span class="number">0b11111100</span>;

<span class="kw">const </span>CONFIG_ADDRESS: u16 = <span class="number">0xCF8</span>;
<span class="kw">const </span>CONFIG_DATA: u16 = <span class="number">0xCFC</span>;

<span class="doccomment">/// This port is used to specify the address in the PCI configuration space
/// for the next read/write of the `PCI_CONFIG_DATA_PORT`.
</span><span class="attr">#[cfg(target_arch = <span class="string">&quot;x86_64&quot;</span>)]
</span><span class="kw">static </span>PCI_CONFIG_ADDRESS_PORT: Mutex&lt;Port&lt;u32&gt;&gt; = Mutex::new(Port::new(CONFIG_ADDRESS));

<span class="doccomment">/// This port is used to transfer data to or from the PCI configuration space
/// specified by a previous write to the `PCI_CONFIG_ADDRESS_PORT`.
</span><span class="attr">#[cfg(target_arch = <span class="string">&quot;x86_64&quot;</span>)]
</span><span class="kw">static </span>PCI_CONFIG_DATA_PORT: Mutex&lt;Port&lt;u32&gt;&gt; = Mutex::new(Port::new(CONFIG_DATA));

<span class="attr">#[cfg(target_arch = <span class="string">&quot;x86_64&quot;</span>)]
</span><span class="kw">const </span>BASE_OFFSET: u32 = <span class="number">0x8000_0000</span>;

<span class="attr">#[cfg(target_arch = <span class="string">&quot;aarch64&quot;</span>)]
</span><span class="kw">type </span>PciConfigSpace = BorrowedSliceMappedPages&lt;Volatile&lt;u32&gt;, Mutable&gt;;

<span class="attr">#[cfg(target_arch = <span class="string">&quot;aarch64&quot;</span>)]
</span><span class="kw">static </span>PCI_CONFIG_SPACE: Mutex&lt;Once&lt;PciConfigSpace&gt;&gt; = Mutex::new(Once::new());

<span class="attr">#[cfg(target_arch = <span class="string">&quot;aarch64&quot;</span>)]
</span><span class="kw">const </span>BASE_OFFSET: u32 = <span class="number">0</span>;

<span class="kw">pub enum </span>InterruptPin {
    A,
    B,
    C,
    D,
}



<span class="doccomment">/// Returns a list of all PCI buses in this system.
/// If the PCI bus hasn&#39;t been initialized, this initializes the PCI bus &amp; scans it to enumerates devices.
</span><span class="kw">pub fn </span>get_pci_buses() -&gt; <span class="prelude-ty">Result</span>&lt;<span class="kw-2">&amp;</span><span class="lifetime">&#39;static </span>Vec&lt;PciBus&gt;, <span class="kw-2">&amp;</span><span class="lifetime">&#39;static </span>str&gt; {
    <span class="kw">static </span>PCI_BUSES: Once&lt;Vec&lt;PciBus&gt;&gt; = Once::new();
    PCI_BUSES.try_call_once(scan_pci)
}


<span class="doccomment">/// Returns a reference to the `PciDevice` with the given bus, slot, func identifier.
/// If the PCI bus hasn&#39;t been initialized, this initializes the PCI bus &amp; scans it to enumerates devices.
</span><span class="kw">pub fn </span>get_pci_device_bsf(bus: u8, slot: u8, func: u8) -&gt; <span class="prelude-ty">Result</span>&lt;<span class="prelude-ty">Option</span>&lt;<span class="kw-2">&amp;</span><span class="lifetime">&#39;static </span>PciDevice&gt;, <span class="kw-2">&amp;</span><span class="lifetime">&#39;static </span>str&gt; {
    <span class="kw">for </span>b <span class="kw">in </span>get_pci_buses()<span class="question-mark">? </span>{
        <span class="kw">if </span>b.bus_number == bus {
            <span class="kw">for </span>d <span class="kw">in </span><span class="kw-2">&amp;</span>b.devices {
                <span class="kw">if </span>d.slot == slot &amp;&amp; d.func == func {
                    <span class="kw">return </span><span class="prelude-val">Ok</span>(<span class="prelude-val">Some</span>(d));
                }
            }
        }
    }

    <span class="prelude-val">Ok</span>(<span class="prelude-val">None</span>)
}


<span class="doccomment">/// Returns an iterator that iterates over all `PciDevice`s, in no particular guaranteed order. 
/// If the PCI bus hasn&#39;t been initialized, this initializes the PCI bus &amp; scans it to enumerates devices.
</span><span class="kw">pub fn </span>pci_device_iter() -&gt; <span class="prelude-ty">Result</span>&lt;<span class="kw">impl </span>Iterator&lt;Item = <span class="kw-2">&amp;</span><span class="lifetime">&#39;static </span>PciDevice&gt;, <span class="kw-2">&amp;</span><span class="lifetime">&#39;static </span>str&gt; {
    <span class="prelude-val">Ok</span>(get_pci_buses()<span class="question-mark">?</span>.iter().flat_map(|b| b.devices.iter()))
}

<span class="kw">static </span>INTX_DEVICES: Mutex&lt;Vec&lt;<span class="kw-2">&amp;</span><span class="lifetime">&#39;static </span>PciDevice&gt;&gt; = Mutex::new(Vec::new());

<span class="comment">// Architecture-independent PCI interrupt handler
// Currently aarch64-only, because legacy interrupts aren&#39;t supported on x86 yet.
</span><span class="attr">#[cfg(target_arch = <span class="string">&quot;aarch64&quot;</span>)]
</span><span class="macro">interrupt_handler!</span>(pci_int_handler, <span class="prelude-val">None</span>, _stack_frame, {
    <span class="kw">let </span>devices = INTX_DEVICES.lock();

    <span class="kw">for </span>device <span class="kw">in </span><span class="kw-2">&amp;*</span>devices {
        <span class="kw">if </span>device.pci_get_interrupt_status(<span class="bool-val">true</span>) {
            device.pci_enable_interrupts(<span class="bool-val">false</span>);
            <span class="macro">log::info!</span>(<span class="string">&quot;Device {} triggered an interrupt&quot;</span>, device.location);

            <span class="kw">let </span>reader = device.interrupt_waker.lock();
            <span class="kw">match </span><span class="kw-2">&amp;*</span>reader {
                <span class="prelude-val">Some</span>(waker) =&gt; waker.wake_by_ref(),
                <span class="prelude-val">None </span>=&gt; <span class="macro">log::error!</span>(<span class="string">&quot;Device doesn&#39;t have an interrupt waker!&quot;</span>),
            }
        }
    }

    EoiBehaviour::HandlerDidNotSendEoi
});

<span class="doccomment">/// Initializes the PCI interrupt handler
</span><span class="kw">pub fn </span>init() -&gt; <span class="prelude-ty">Result</span>&lt;(), <span class="kw-2">&amp;</span><span class="lifetime">&#39;static </span>str&gt; {
    <span class="attr">#[cfg(target_arch = <span class="string">&quot;aarch64&quot;</span>)]
    </span>init_pci_interrupts([pci_int_handler; <span class="number">4</span>])<span class="question-mark">?</span>;

    <span class="prelude-val">Ok</span>(())
}

<span class="doccomment">/// A PCI bus, which contains a list of PCI devices on that bus.
</span><span class="attr">#[derive(Debug)]
</span><span class="kw">pub struct </span>PciBus {
    <span class="doccomment">/// The number identifier of this PCI bus.
    </span><span class="kw">pub </span>bus_number: u8,
    <span class="doccomment">/// The list of devices attached to this PCI bus.
    </span><span class="kw">pub </span>devices: Vec&lt;PciDevice&gt;,
}


<span class="doccomment">/// Scans all PCI Buses (brute force iteration) to enumerate PCI Devices on each bus.
/// Initializes structures containing this information. 
</span><span class="kw">fn </span>scan_pci() -&gt; <span class="prelude-ty">Result</span>&lt;Vec&lt;PciBus&gt;, <span class="kw-2">&amp;</span><span class="lifetime">&#39;static </span>str&gt; {
    <span class="attr">#[cfg(target_arch = <span class="string">&quot;aarch64&quot;</span>)]
    </span>PCI_CONFIG_SPACE.lock().try_call_once(|| {
        <span class="kw">let </span>config = BOARD_CONFIG.pci_ecam;
        <span class="kw">let </span>mapped = memory::map_frame_range(config.base_address, config.size_bytes, MMIO_FLAGS)<span class="question-mark">?</span>;
        <span class="kw">let </span>config_space_u32_len = BOARD_CONFIG.pci_ecam.size_bytes / size_of::&lt;u32&gt;();
        <span class="kw">match </span>mapped.into_borrowed_slice_mut(<span class="number">0</span>, config_space_u32_len) {
            <span class="prelude-val">Ok</span>(bsm) =&gt; <span class="prelude-val">Ok</span>(bsm),
            <span class="prelude-val">Err</span>((<span class="kw">_</span>, msg)) =&gt; <span class="prelude-val">Err</span>(msg),
        }
    })<span class="question-mark">?</span>;

    <span class="kw">let </span><span class="kw-2">mut </span>buses: Vec&lt;PciBus&gt; = Vec::new();

    <span class="kw">for </span>bus <span class="kw">in </span><span class="number">0</span>..MAX_PCI_BUSES {
        <span class="kw">let </span>bus = bus <span class="kw">as </span>u8;
        <span class="kw">let </span><span class="kw-2">mut </span>device_list: Vec&lt;PciDevice&gt; = Vec::new();

        <span class="kw">for </span>slot <span class="kw">in </span><span class="number">0</span>..MAX_SLOTS_PER_BUS {
            <span class="kw">let </span>loc_zero = PciLocation { bus, slot, func: <span class="number">0 </span>};
            <span class="comment">// skip the whole slot if the vendor ID is 0xFFFF
            </span><span class="kw">if </span><span class="number">0xFFFF </span>== loc_zero.pci_read_16(PCI_VENDOR_ID) {
                <span class="kw">continue</span>;
            }

            <span class="comment">// If the header&#39;s MSB is set, then there are multiple functions for this device,
            // and we should check all 8 of them to be sure.
            // Otherwise, we only need to check the first function, because it&#39;s a single-function device.
            </span><span class="kw">let </span>header_type = loc_zero.pci_read_8(PCI_HEADER_TYPE);
            <span class="kw">let </span>functions_to_check = <span class="kw">if </span>header_type &amp; <span class="number">0x80 </span>== <span class="number">0x80 </span>{
                <span class="number">0</span>..MAX_FUNCTIONS_PER_SLOT
            } <span class="kw">else </span>{
                <span class="number">0</span>..<span class="number">1
            </span>};

            <span class="kw">for </span>f <span class="kw">in </span>functions_to_check {
                <span class="kw">let </span>location = PciLocation { bus, slot, func: f };
                <span class="kw">let </span>vendor_id = location.pci_read_16(PCI_VENDOR_ID);
                <span class="kw">if </span>vendor_id == <span class="number">0xFFFF </span>{
                    <span class="kw">continue</span>;
                }

                <span class="kw">let </span>device = PciDevice {
                    vendor_id,
                    device_id:        location.pci_read_16(PCI_DEVICE_ID), 
                    command:          location.pci_read_16(PCI_COMMAND),
                    status:           location.pci_read_16(PCI_STATUS),
                    revision_id:      location.pci_read_8( PCI_REVISION_ID),
                    prog_if:          location.pci_read_8( PCI_PROG_IF),
                    subclass:         location.pci_read_8( PCI_SUBCLASS),
                    class:            location.pci_read_8( PCI_CLASS),
                    cache_line_size:  location.pci_read_8( PCI_CACHE_LINE_SIZE),
                    latency_timer:    location.pci_read_8( PCI_LATENCY_TIMER),
                    header_type:      location.pci_read_8( PCI_HEADER_TYPE),
                    bist:             location.pci_read_8( PCI_BIST),
                    bars:             [
                                          location.pci_read_32(PCI_BAR0),
                                          location.pci_read_32(PCI_BAR1), 
                                          location.pci_read_32(PCI_BAR2), 
                                          location.pci_read_32(PCI_BAR3), 
                                          location.pci_read_32(PCI_BAR4), 
                                          location.pci_read_32(PCI_BAR5), 
                                      ],
                    int_pin:          location.pci_read_8(PCI_INTERRUPT_PIN),
                    int_line:         location.pci_read_8(PCI_INTERRUPT_LINE),
                    location,
                    interrupt_waker: Mutex::new(<span class="prelude-val">None</span>),
                };

                <span class="comment">// disable legacy interrupts initially
                </span>device.pci_enable_interrupts(<span class="bool-val">false</span>);

                device_list.push(device);
            }
        }

        <span class="kw">if </span>!device_list.is_empty() {
            buses.push( PciBus {
                bus_number: bus, 
                devices: device_list,
            });
        }
    }

    <span class="prelude-val">Ok</span>(buses)   
}

<span class="kw">impl </span>RegisterSpan {
    <span class="kw">const fn </span>get_mask_and_bitshift(<span class="self">self</span>) -&gt; (u32, u8) {
        <span class="kw">match </span><span class="self">self </span>{
            FullDword =&gt; (<span class="number">0xffff_ffff</span>,  <span class="number">0</span>),
            Word0     =&gt; (<span class="number">0x0000_ffff</span>,  <span class="number">0</span>),
            Word1     =&gt; (<span class="number">0xffff_0000</span>, <span class="number">16</span>),
            Byte0     =&gt; (<span class="number">0x0000_00ff</span>,  <span class="number">0</span>),
            Byte1     =&gt; (<span class="number">0x0000_ff00</span>,  <span class="number">8</span>),
            Byte2     =&gt; (<span class="number">0x00ff_0000</span>, <span class="number">16</span>),
            Byte3     =&gt; (<span class="number">0xff00_0000</span>, <span class="number">24</span>),
        }
    }

    <span class="kw">const fn </span>width_in_bytes(<span class="self">self</span>) -&gt; usize {
        <span class="kw">match </span><span class="self">self </span>{
            FullDword =&gt; size_of::&lt;u32&gt;(),
            Word0     =&gt; size_of::&lt;u16&gt;(),
            Word1     =&gt; size_of::&lt;u16&gt;(),
            Byte0     =&gt; size_of::&lt;u8&gt;(),
            Byte1     =&gt; size_of::&lt;u8&gt;(),
            Byte2     =&gt; size_of::&lt;u8&gt;(),
            Byte3     =&gt; size_of::&lt;u8&gt;(),
        }
    }
}

<span class="doccomment">/// The bus, slot, and function number of a given PCI device.
/// This offers methods for reading and writing the PCI config space. 
</span><span class="attr">#[derive(Copy, Clone, PartialEq, Eq, Hash)]
</span><span class="kw">pub struct </span>PciLocation {
    bus:  u8,
    slot: u8,
    func: u8,
}

<span class="kw">impl </span>PciLocation {
    <span class="kw">pub fn </span>bus(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; u8 { <span class="self">self</span>.bus }
    <span class="kw">pub fn </span>slot(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; u8 { <span class="self">self</span>.slot }
    <span class="kw">pub fn </span>function(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; u8 { <span class="self">self</span>.func }

    <span class="doccomment">/// Read the value of the given `register` in the PCI Configuration Space.
    </span><span class="kw">fn </span>pci_read_raw(<span class="kw-2">&amp;</span><span class="self">self</span>, register: PciRegister) -&gt; u32 {
        <span class="kw">let </span>PciRegister { index, span } = register;
        <span class="kw">let </span>(mask, shift) = span.get_mask_and_bitshift();
        <span class="kw">const </span>U32_BYTES: u32 = size_of::&lt;u32&gt;() <span class="kw">as </span>u32;

        <span class="kw">let </span>dword_address = BASE_OFFSET
            | ((<span class="self">self</span>.bus    <span class="kw">as </span>u32) &lt;&lt; <span class="number">16</span>)
            | ((<span class="self">self</span>.slot   <span class="kw">as </span>u32) &lt;&lt; <span class="number">11</span>)
            | ((<span class="self">self</span>.func   <span class="kw">as </span>u32) &lt;&lt;  <span class="number">8</span>)
            | ((index <span class="kw">as </span>u32) * U32_BYTES);

        <span class="kw">let </span>dword_value;

        <span class="attr">#[cfg(target_arch = <span class="string">&quot;x86_64&quot;</span>)] </span>{
            <span class="kw">unsafe </span>{ 
                PCI_CONFIG_ADDRESS_PORT.lock().write(dword_address);
            }
            dword_value = PCI_CONFIG_DATA_PORT.lock().read();
        }

        <span class="attr">#[cfg(target_arch = <span class="string">&quot;aarch64&quot;</span>)] </span>{
            <span class="kw">let </span>config_space = PCI_CONFIG_SPACE.lock();
            <span class="kw">let </span>config_space = config_space.get()
                .expect(<span class="string">&quot;PCI Config Space wasn&#39;t mapped yet&quot;</span>);
            <span class="kw">let </span>dword_index = (dword_address <span class="kw">as </span>usize) / size_of::&lt;u32&gt;();
            dword_value = config_space[dword_index].read();
        }

        (dword_value &amp; mask) &gt;&gt; shift
    }

    <span class="doccomment">/// Read a 4-bytes register from the PCI Configuration Space.
    ///
    /// Panics if the register isn&#39;t a [`FullDword`]
    </span><span class="kw">fn </span>pci_read_32(<span class="kw-2">&amp;</span><span class="self">self</span>, register: PciRegister) -&gt; u32 {
        <span class="kw">let </span>reg_width = register.span.width_in_bytes();
        <span class="kw">let </span>output_width = size_of::&lt;u32&gt;();
        <span class="macro">assert_eq!</span>(reg_width, output_width, <span class="string">&quot;pci_read_32: register isn&#39;t 32-bit wide&quot;</span>);

        <span class="self">self</span>.pci_read_raw(register)
    }

    <span class="doccomment">/// Read a 2-bytes register from the PCI Configuration Space.
    ///
    /// Panics if the register isn&#39;t a [`Word0`] / [`Word1`]
    </span><span class="kw">fn </span>pci_read_16(<span class="kw-2">&amp;</span><span class="self">self</span>, register: PciRegister) -&gt; u16 {
        <span class="kw">let </span>reg_width = register.span.width_in_bytes();
        <span class="kw">let </span>output_width = size_of::&lt;u16&gt;();
        <span class="macro">assert_eq!</span>(reg_width, output_width, <span class="string">&quot;pci_read_16: register isn&#39;t 16-bit wide&quot;</span>);

        <span class="self">self</span>.pci_read_raw(register) <span class="kw">as _
    </span>}

    <span class="doccomment">/// Read a one-byte register from the PCI Configuration Space.
    ///
    /// Panics if the register isn&#39;t a [`Byte0`] / [`Byte1`] / [`Byte2`] / [`Byte3`]
    </span><span class="kw">fn </span>pci_read_8(<span class="kw-2">&amp;</span><span class="self">self</span>, register: PciRegister) -&gt; u8 {
        <span class="kw">let </span>reg_width = register.span.width_in_bytes();
        <span class="kw">let </span>output_width = size_of::&lt;u8&gt;();
        <span class="macro">assert_eq!</span>(reg_width, output_width, <span class="string">&quot;pci_read_16: register isn&#39;t 8-bit wide&quot;</span>);

        <span class="self">self</span>.pci_read_raw(register) <span class="kw">as _
    </span>}

    <span class="doccomment">/// Writes (part of) the given `value` to the given `register` in the PCI Configuration Space.
    ///
    /// If the width of the given `register` is less than 4 bytes, this function will first
    /// read the initial value from the `register` to ensure we don&#39;t ovewrite other
    /// unrelated parts of the `u32` value.
    </span><span class="kw">fn </span>pci_write_raw(<span class="kw-2">&amp;</span><span class="self">self</span>, register: PciRegister, value: u32) {
        <span class="kw">let </span>PciRegister { index, span } = register;
        <span class="kw">const </span>U32_BYTES: u32 = size_of::&lt;u32&gt;() <span class="kw">as </span>u32;
        <span class="kw">let </span>dword_address = BASE_OFFSET
            | ((<span class="self">self</span>.bus  <span class="kw">as </span>u32) &lt;&lt; <span class="number">16</span>)
            | ((<span class="self">self</span>.slot <span class="kw">as </span>u32) &lt;&lt; <span class="number">11</span>)
            | ((<span class="self">self</span>.func <span class="kw">as </span>u32) &lt;&lt;  <span class="number">8</span>)
            | ((index <span class="kw">as </span>u32) * U32_BYTES);

        <span class="doccomment">/// A macro that handles the required bitmasking/shifting to calculate the
        /// final value that should actually be written to this `register`.
        </span><span class="macro">macro_rules! </span>calc_value {
            (<span class="macro-nonterminal">$read_initial_value</span>:expr) =&gt; {
                <span class="kw">if </span><span class="macro">matches!</span>(span, FullDword) {
                    value
                } <span class="kw">else </span>{
                    <span class="kw">let </span><span class="kw-2">mut </span>dword = <span class="macro-nonterminal">$read_initial_value</span>;
                    <span class="kw">let </span>(mask, shift) = span.get_mask_and_bitshift();
                    dword &amp;= !mask;
                    dword |= value &lt;&lt; shift;
                    dword
                }
            }
        }

        <span class="attr">#[cfg(target_arch = <span class="string">&quot;x86_64&quot;</span>)] </span>{
            <span class="kw">unsafe </span>{
                PCI_CONFIG_ADDRESS_PORT.lock().write(dword_address);
            }
            <span class="kw">let </span>dword = <span class="macro">calc_value!</span>(PCI_CONFIG_DATA_PORT.lock().read());
            <span class="kw">unsafe </span>{
                PCI_CONFIG_DATA_PORT.lock().write(dword);
            }
        }

        <span class="attr">#[cfg(target_arch = <span class="string">&quot;aarch64&quot;</span>)] </span>{
            <span class="kw">let </span><span class="kw-2">mut </span>config_space = PCI_CONFIG_SPACE.lock();
            <span class="kw">let </span>config_space = config_space.get_mut()
                .expect(<span class="string">&quot;PCI Config Space wasn&#39;t mapped yet&quot;</span>);
            <span class="kw">let </span>dword_index = (dword_address <span class="kw">as </span>usize) / size_of::&lt;u32&gt;();

            <span class="kw">let </span>dword = <span class="macro">calc_value!</span>(config_space[dword_index].read());
            config_space[dword_index].write(dword);
        }
    }

    <span class="doccomment">/// Write a 4-bytes register from the PCI Configuration Space.
    ///
    /// Panics if the register isn&#39;t a [`FullDword`]
    </span><span class="kw">fn </span>pci_write_32(<span class="kw-2">&amp;</span><span class="self">self</span>, register: PciRegister, value: u32) {
        <span class="kw">let </span>reg_width = register.span.width_in_bytes();
        <span class="kw">let </span>output_width = size_of::&lt;u32&gt;();
        <span class="macro">assert_eq!</span>(reg_width, output_width, <span class="string">&quot;pci_write_32: register isn&#39;t 32-bit wide&quot;</span>);

        <span class="self">self</span>.pci_write_raw(register, value)
    }

    <span class="doccomment">/// Write a 2-bytes register from the PCI Configuration Space.
    ///
    /// Panics if the register isn&#39;t a [`Word0`] / [`Word1`]
    </span><span class="kw">fn </span>pci_write_16(<span class="kw-2">&amp;</span><span class="self">self</span>, register: PciRegister, value: u16) {
        <span class="kw">let </span>reg_width = register.span.width_in_bytes();
        <span class="kw">let </span>output_width = size_of::&lt;u16&gt;();
        <span class="macro">assert_eq!</span>(reg_width, output_width, <span class="string">&quot;pci_write_16: register isn&#39;t 16-bit wide&quot;</span>);

        <span class="self">self</span>.pci_write_raw(register, value <span class="kw">as _</span>)
    }

    <span class="doccomment">/// Write a one-byte register from the PCI Configuration Space.
    ///
    /// Panics if the register isn&#39;t a [`Byte0`] / [`Byte1`] / [`Byte2`] / [`Byte3`]
    </span><span class="kw">fn </span>pci_write_8(<span class="kw-2">&amp;</span><span class="self">self</span>, register: PciRegister, value: u8) {
        <span class="kw">let </span>reg_width = register.span.width_in_bytes();
        <span class="kw">let </span>output_width = size_of::&lt;u8&gt;();
        <span class="macro">assert_eq!</span>(reg_width, output_width, <span class="string">&quot;pci_write_16: register isn&#39;t 8-bit wide&quot;</span>);

        <span class="self">self</span>.pci_write_raw(register, value <span class="kw">as _</span>)
    }

    <span class="doccomment">/// Sets the PCI device&#39;s bit 3 in the command portion, which is apparently needed to activate DMA (??)
    </span><span class="kw">pub fn </span>pci_set_command_bus_master_bit(<span class="kw-2">&amp;</span><span class="self">self</span>) {
        <span class="kw">let </span>value = <span class="self">self</span>.pci_read_16(PCI_COMMAND);
        <span class="macro">trace!</span>(<span class="string">&quot;pci_set_command_bus_master_bit: PciDevice: {}, read value: {:#x}&quot;</span>, <span class="self">self</span>, value);

        <span class="self">self</span>.pci_write_16(PCI_COMMAND, value | (<span class="number">1 </span>&lt;&lt; <span class="number">2</span>));

        <span class="macro">trace!</span>(<span class="string">&quot;pci_set_command_bus_master_bit: PciDevice: {}, read value AFTER WRITE CMD: {:#x}&quot;</span>, 
            <span class="self">self</span>,
            <span class="self">self</span>.pci_read_16(PCI_COMMAND),
        );
    }

    <span class="doccomment">/// Sets the PCI device&#39;s command bit 10 to disable legacy interrupts
    </span><span class="kw">pub fn </span>pci_set_interrupt_disable_bit(<span class="kw-2">&amp;</span><span class="self">self</span>, bit: bool) {
        <span class="kw">let </span>command = <span class="self">self</span>.pci_read_16(PCI_COMMAND);
        <span class="comment">// trace!(&quot;pci_set_interrupt_disable_bit: PciDevice: {}, read value: {:#x}&quot;, self, command);

        </span><span class="kw">let </span>new_value = <span class="kw">match </span>bit {
            <span class="bool-val">true </span>=&gt; command | PCI_COMMAND_INT_DISABLED,
            <span class="bool-val">false </span>=&gt; command &amp; !PCI_COMMAND_INT_DISABLED,
        };
        <span class="self">self</span>.pci_write_16(PCI_COMMAND, new_value);

        <span class="comment">/*trace!(&quot;pci_set_interrupt_disable_bit: PciDevice: {} read value AFTER WRITE CMD: {:#x}&quot;, 
            self,
            self.pci_read_16(PCI_COMMAND),
        );*/
    </span>}

    <span class="doccomment">/// Explores the PCI config space and returns address of requested capability, if present.
    /// PCI capabilities are stored as a linked list in the PCI config space,
    /// with each capability storing the pointer to the next capability right after its ID.
    /// The function returns a None value if capabilities are not valid for this device
    /// or if the requested capability is not present.
    </span><span class="kw">fn </span>find_pci_capability(<span class="kw-2">&amp;</span><span class="self">self</span>, pci_capability: PciCapability) -&gt; <span class="prelude-ty">Option</span>&lt;u8&gt; {
        <span class="kw">let </span>pci_capability = pci_capability <span class="kw">as </span>u8;
        <span class="kw">let </span>status = <span class="self">self</span>.pci_read_16(PCI_STATUS);

        <span class="comment">// capabilities are only valid if bit 4 of status register is set
        </span><span class="kw">const </span>CAPABILITIES_VALID: u16 = <span class="number">1 </span>&lt;&lt; <span class="number">4</span>;
        <span class="kw">if </span>status &amp; CAPABILITIES_VALID != <span class="number">0 </span>{

            <span class="comment">// retrieve the capabilities pointer from the pci config space
            </span><span class="kw">let </span>capabilities = <span class="self">self</span>.pci_read_8(PCI_CAPABILITIES);
            <span class="comment">// debug!(&quot;capabilities pointer: {:#X}&quot;, capabilities);

            // mask the bottom 2 bits of the capabilities pointer to find the address of the first capability
            </span><span class="kw">let </span><span class="kw-2">mut </span>cap_addr = capabilities &amp; <span class="number">0xFC</span>;

            <span class="comment">// the last capability will have its next pointer equal to zero
            </span><span class="kw">let </span>final_capability = <span class="number">0</span>;

            <span class="comment">// iterate through the linked list of capabilities until the requested
            // capability is found or the list reaches its end
            </span><span class="kw">while </span>cap_addr != final_capability {
                <span class="comment">// the capability header is a 16 bit value which contains
                // the current capability ID and the pointer to the next capability

                // the id is the lower byte of the header
                </span><span class="kw">let </span>cap_id_reg = PciRegister::from_offset(cap_addr, <span class="number">1</span>);
                <span class="kw">let </span>cap_id = <span class="self">self</span>.pci_read_8(cap_id_reg);

                <span class="kw">if </span>cap_id == pci_capability {
                    <span class="macro">debug!</span>(<span class="string">&quot;Found capability: {:#X} at {:#X}&quot;</span>, pci_capability, cap_addr);
                    <span class="kw">return </span><span class="prelude-val">Some</span>(cap_addr);
                }

                <span class="comment">// find address of next capability which is the higher byte of the header
                </span><span class="kw">let </span>next_cap_ptr_reg = PciRegister::from_offset(cap_addr + <span class="number">1</span>, <span class="number">1</span>);
                cap_addr = <span class="self">self</span>.pci_read_8(next_cap_ptr_reg);
            }
        }
        <span class="prelude-val">None
    </span>}
}

<span class="kw">impl </span>fmt::Display <span class="kw">for </span>PciLocation {
    <span class="kw">fn </span>fmt(<span class="kw-2">&amp;</span><span class="self">self</span>, f: <span class="kw-2">&amp;mut </span>fmt::Formatter) -&gt; <span class="prelude-ty">Result</span>&lt;(), fmt::Error&gt; {
        <span class="macro">write!</span>(f, <span class="string">&quot;b{}.s{}.f{}&quot;</span>, <span class="self">self</span>.bus, <span class="self">self</span>.slot, <span class="self">self</span>.func)
    }
}

<span class="kw">impl </span>fmt::Debug <span class="kw">for </span>PciLocation {
    <span class="kw">fn </span>fmt(<span class="kw-2">&amp;</span><span class="self">self</span>, f: <span class="kw-2">&amp;mut </span>fmt::Formatter) -&gt; <span class="prelude-ty">Result</span>&lt;(), fmt::Error&gt; {
        <span class="macro">write!</span>(f, <span class="string">&quot;{self}&quot;</span>)
    }
}


<span class="doccomment">/// Contains information common to every type of PCI Device,
/// and offers functions for reading/writing to the PCI configuration space.
///
/// For more, see [this partial table](http://wiki.osdev.org/PCI#Class_Codes)
/// of `class`, `subclass`, and `prog_if` codes, 
</span><span class="attr">#[derive(Debug)]
</span><span class="kw">pub struct </span>PciDevice {
    <span class="doccomment">/// the bus, slot, and function number that locates this PCI device in the bus tree.
    </span><span class="kw">pub </span>location: PciLocation,

    <span class="doccomment">/// The handling task for legacy PCI interrupts
    </span><span class="kw">pub </span>interrupt_waker: Mutex&lt;<span class="prelude-ty">Option</span>&lt;Waker&gt;&gt;,

    <span class="doccomment">/// The class code, used to determine device type.
    </span><span class="kw">pub </span>class: u8,
    <span class="doccomment">/// The subclass code, used to determine device type.
    </span><span class="kw">pub </span>subclass: u8,
    <span class="doccomment">/// The programming interface of this PCI device, also used to determine device type.
    </span><span class="kw">pub </span>prog_if: u8,
    <span class="doccomment">/// The six Base Address Registers (BARs)
    </span><span class="kw">pub </span>bars: [u32; <span class="number">6</span>],
    <span class="kw">pub </span>vendor_id: u16,
    <span class="kw">pub </span>device_id: u16, 
    <span class="kw">pub </span>command: u16,
    <span class="kw">pub </span>status: u16,
    <span class="kw">pub </span>revision_id: u8,
    <span class="kw">pub </span>cache_line_size: u8,
    <span class="kw">pub </span>latency_timer: u8,
    <span class="kw">pub </span>header_type: u8,
    <span class="kw">pub </span>bist: u8,
    <span class="kw">pub </span>int_pin: u8,
    <span class="kw">pub </span>int_line: u8,
}

<span class="kw">impl </span>PciDevice {
    <span class="doccomment">/// Returns the base address of the memory region specified by the given `BAR` 
    /// (Base Address Register) for this PCI device. 
    ///
    /// # Argument
    /// * `bar_index` must be between `0` and `5` inclusively, as each PCI device 
    ///   can only have 6 BARs at the most.  
    ///
    /// Note that if the given `BAR` actually indicates it is part of a 64-bit address,
    /// it will be used together with the BAR right above it (`bar + 1`), e.g., `BAR1:BAR0`.
    /// If it is a 32-bit address, then only the given `BAR` will be accessed.
    ///
    /// TODO: currently we assume the BAR represents a memory space (memory mapped I/O) 
    ///       rather than I/O space like Port I/O. Obviously, this is not always the case.
    ///       Instead, we should return an enum specifying which kind of memory space the calculated base address is.
    </span><span class="kw">pub fn </span>determine_mem_base(<span class="kw-2">&amp;</span><span class="self">self</span>, bar_index: usize) -&gt; <span class="prelude-ty">Result</span>&lt;PhysicalAddress, <span class="kw-2">&amp;</span><span class="lifetime">&#39;static </span>str&gt; {
        <span class="kw">let </span><span class="kw-2">mut </span>bar = <span class="kw">if let </span><span class="prelude-val">Some</span>(bar_value) = <span class="self">self</span>.bars.get(bar_index) {
            <span class="kw-2">*</span>bar_value
        } <span class="kw">else </span>{
            <span class="kw">return </span><span class="prelude-val">Err</span>(<span class="string">&quot;BAR index must be between 0 and 5 inclusive&quot;</span>);
        };

        <span class="comment">// Check bits [2:1] of the bar to determine address length (64-bit or 32-bit)
        </span><span class="kw">let </span>mem_base = <span class="kw">if </span>bar.get_bits(<span class="number">1</span>..<span class="number">3</span>) == BAR_ADDRESS_IS_64_BIT { 
            <span class="comment">// Here: this BAR is the lower 32-bit part of a 64-bit address, 
            // so we need to access the next highest BAR to get the address&#39;s upper 32 bits.
            </span><span class="kw">let </span>next_bar = <span class="kw-2">*</span><span class="self">self</span>.bars.get(bar_index + <span class="number">1</span>).ok_or(<span class="string">&quot;next highest BAR index is out of range&quot;</span>)<span class="question-mark">?</span>;
            <span class="comment">// Clear the bottom 4 bits because it&#39;s a 16-byte aligned address
            </span>PhysicalAddress::new(<span class="kw-2">*</span>bar.set_bits(<span class="number">0</span>..<span class="number">4</span>, <span class="number">0</span>) <span class="kw">as </span>usize | ((next_bar <span class="kw">as </span>usize) &lt;&lt; <span class="number">32</span>))
                .ok_or(<span class="string">&quot;determine_mem_base(): [64-bit] BAR physical address was invalid&quot;</span>)<span class="question-mark">?
        </span>} <span class="kw">else </span>{
            <span class="comment">// Here: this BAR is the lower 32-bit part of a 64-bit address, 
            // so we need to access the next highest BAR to get the address&#39;s upper 32 bits.
            // Also, clear the bottom 4 bits because it&#39;s a 16-byte aligned address.
            </span>PhysicalAddress::new(<span class="kw-2">*</span>bar.set_bits(<span class="number">0</span>..<span class="number">4</span>, <span class="number">0</span>) <span class="kw">as </span>usize)
                .ok_or(<span class="string">&quot;determine_mem_base(): [32-bit] BAR physical address was invalid&quot;</span>)<span class="question-mark">?
        </span>};  
        <span class="prelude-val">Ok</span>(mem_base)
    }

    <span class="doccomment">/// Returns the size in bytes of the memory region specified by the given `BAR` 
    /// (Base Address Register) for this PCI device.
    ///
    /// # Argument
    /// * `bar_index` must be between `0` and `5` inclusively, as each PCI device 
    /// can only have 6 BARs at the most. 
    ///
    </span><span class="kw">pub fn </span>determine_mem_size(<span class="kw-2">&amp;</span><span class="self">self</span>, bar_index: usize) -&gt; u32 {
        <span class="macro">assert!</span>(bar_index &lt; <span class="number">6</span>);
        <span class="comment">// Here&#39;s what we do: 
        // (1) Write all `1`s to the specified BAR
        // (2) Read that BAR value again
        // (3) Mask the info bits (bits [3:0]) of the BAR value read in Step 2
        // (4) Bitwise &quot;not&quot; (negate) that value, then add 1.
        //     The resulting value is the size of that BAR&#39;s memory region.
        // (5) Restore the original value to that BAR
        </span><span class="kw">let </span>bar_reg_def = PciRegister {
            index: PCI_BAR0.index + (bar_index <span class="kw">as </span>u8),
            span: FullDword,
        };
        <span class="kw">let </span>original_value = <span class="self">self</span>.bars[bar_index];

        <span class="self">self</span>.pci_write_32(bar_reg_def, <span class="number">0xFFFF_FFFF</span>);       <span class="comment">// Step 1
        </span><span class="kw">let </span><span class="kw-2">mut </span>mem_size = <span class="self">self</span>.pci_read_32(bar_reg_def);  <span class="comment">// Step 2
        </span>mem_size.set_bits(<span class="number">0</span>..<span class="number">4</span>, <span class="number">0</span>);                        <span class="comment">// Step 3
        </span>mem_size = !(mem_size);                            <span class="comment">// Step 4
        </span>mem_size += <span class="number">1</span>;                                     <span class="comment">// Step 4
        </span><span class="self">self</span>.pci_write_32(bar_reg_def, original_value);    <span class="comment">// Step 5
        </span>mem_size
    }

    <span class="doccomment">/// Enable MSI interrupts for a PCI device.
    /// We assume the device only supports one MSI vector 
    /// and set the interrupt number and core id for that vector.
    /// If the MSI capability is not supported then an error message is returned.
    /// 
    /// # Arguments
    /// * `core_id`: core that interrupt will be routed to
    /// * `int_num`: interrupt number to assign to the MSI vector
    ///
    /// # Panics
    ///
    /// This function panics if the MSI capability isn&#39;t aligned to 4 bytes
    </span><span class="kw">pub fn </span>pci_enable_msi(<span class="kw-2">&amp;</span><span class="self">self</span>, core_id: u8, int_num: u8) -&gt; <span class="prelude-ty">Result</span>&lt;(), <span class="kw-2">&amp;</span><span class="lifetime">&#39;static </span>str&gt; {

        <span class="comment">// find out if the device is msi capable
        </span><span class="kw">let </span>cap_addr = <span class="self">self</span>.find_pci_capability(PciCapability::Msi).ok_or(<span class="string">&quot;Device not MSI capable&quot;</span>)<span class="question-mark">?</span>;
        <span class="macro">assert_eq!</span>(cap_addr &amp; <span class="number">0b11</span>, <span class="number">0</span>, <span class="string">&quot;pci_enable_msi: Invalid MSI capability address alignment&quot;</span>);
        <span class="kw">let </span>msi_reg_index = cap_addr &gt;&gt; <span class="number">2</span>;

        <span class="comment">// offset in the capability space where the message address register is located 
        </span><span class="kw">const </span>MESSAGE_ADDRESS_REGISTER_OFFSET: u8 = <span class="number">1 </span><span class="comment">/* one dword */</span>;

        <span class="comment">// the memory region is a constant defined for Intel cpus where MSI messages are written
        // it should be written to bit 20 of the message address register
        </span><span class="kw">const </span>MEMORY_REGION: u32 = <span class="number">0x0FEE </span>&lt;&lt; <span class="number">20</span>;

        <span class="comment">// the core id tells which cpu the interrupt will be routed to 
        // it should be written to bit 12 of the message address register
        </span><span class="kw">let </span>core = (core_id <span class="kw">as </span>u32) &lt;&lt; <span class="number">12</span>;

        <span class="comment">// set the core the MSI will be sent to in the Message Address Register (Intel Arch SDM, vol3, 10.11)
        </span><span class="kw">let </span>msg_addr_reg = PciRegister {
            index: msi_reg_index + MESSAGE_ADDRESS_REGISTER_OFFSET,
            span: FullDword,
        };
        <span class="self">self</span>.pci_write_32(msg_addr_reg, MEMORY_REGION | core);

        <span class="comment">// offset in the capability space where the message data register is located 
        </span><span class="kw">const </span>MESSAGE_DATA_REGISTER_OFFSET: u8 = <span class="number">3 </span><span class="comment">/* dwords */</span>;

        <span class="comment">// Set the interrupt number for the MSI in the Message Data Register
        </span><span class="kw">let </span>msg_data_reg = PciRegister {
            index: msi_reg_index + MESSAGE_DATA_REGISTER_OFFSET,
            span: FullDword,
        };
        <span class="self">self</span>.pci_write_32(msg_data_reg, int_num <span class="kw">as </span>u32);

        <span class="comment">// to enable the MSI capability, we need to set bit 0 of the message control register
        </span><span class="kw">const </span>MSI_ENABLE: u16 = <span class="number">1</span>;

        <span class="comment">// enable MSI in the Message Control Register
        // the message control register corresponds to bits [16:31] of the first dword
        </span><span class="kw">let </span>msg_ctrl_reg = PciRegister { index: msi_reg_index, span: Word1 };
        <span class="kw">let </span><span class="kw-2">mut </span>ctrl = <span class="self">self</span>.pci_read_16(msg_ctrl_reg);
        ctrl |= MSI_ENABLE;
        <span class="self">self</span>.pci_write_16(msg_ctrl_reg, ctrl);

        <span class="prelude-val">Ok</span>(())  
    }

    <span class="doccomment">/// Enable MSI-X interrupts for a PCI device.
    /// Only the enable bit is set and the remaining initialization steps of
    /// setting the interrupt number and core id should be completed in the device driver.
    </span><span class="kw">pub fn </span>pci_enable_msix(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; <span class="prelude-ty">Result</span>&lt;(), <span class="kw-2">&amp;</span><span class="lifetime">&#39;static </span>str&gt; {
        <span class="comment">// find out if the device is msi-x capable
        </span><span class="kw">let </span>cap_addr = <span class="self">self</span>.find_pci_capability(PciCapability::Msix).ok_or(<span class="string">&quot;Device not MSI-X capable&quot;</span>)<span class="question-mark">?</span>;
        <span class="macro">assert_eq!</span>(cap_addr &amp; <span class="number">0b11</span>, <span class="number">0</span>, <span class="string">&quot;pci_enable_msix: Invalid MSI-X capability address alignment&quot;</span>);
        <span class="kw">let </span>msix_reg_index = cap_addr &gt;&gt; <span class="number">2</span>;

        <span class="comment">// write to bit 15 of Message Control Register to enable MSI-X
        </span><span class="kw">const </span>MSIX_ENABLE: u16 = <span class="number">1 </span>&lt;&lt; <span class="number">15</span>;

        <span class="comment">// the message control register corresponds to bits [16:31] of the first dword
        </span><span class="kw">let </span>msg_ctrl_reg = PciRegister { index: msix_reg_index, span: Word1 };
        <span class="kw">let </span><span class="kw-2">mut </span>ctrl = <span class="self">self</span>.pci_read_16(msg_ctrl_reg);
        ctrl |= MSIX_ENABLE;
        <span class="self">self</span>.pci_write_16(msg_ctrl_reg, ctrl);

        <span class="comment">// let ctrl = pci_read_16(msg_ctrl_reg, msix_reg_index);
        // debug!(&quot;MSIX HEADER AFTER ENABLE: {:#X}&quot;, ctrl);

        </span><span class="prelude-val">Ok</span>(())  
    }

    <span class="doccomment">/// Returns the memory mapped msix vector table
    ///
    /// - returns `Err(&quot;Device not MSI-X capable&quot;)` if the device doesn&#39;t have the MSI-X capability
    /// - returns `Err(&quot;Invalid BAR content&quot;)` if the Base Address Register contains an invalid address
    </span><span class="kw">pub fn </span>pci_mem_map_msix(<span class="kw-2">&amp;</span><span class="self">self</span>, max_vectors: usize) -&gt; <span class="prelude-ty">Result</span>&lt;MsixVectorTable, <span class="kw-2">&amp;</span><span class="lifetime">&#39;static </span>str&gt; {
        <span class="comment">// retreive the address in the pci config space for the msi-x capability
        </span><span class="kw">let </span>cap_addr = <span class="self">self</span>.find_pci_capability(PciCapability::Msix).ok_or(<span class="string">&quot;Device not MSI-X capable&quot;</span>)<span class="question-mark">?</span>;
        <span class="macro">assert_eq!</span>(cap_addr &amp; <span class="number">0b11</span>, <span class="number">0</span>, <span class="string">&quot;pci_enable_msix: Invalid MSI-X capability address alignment&quot;</span>);
        <span class="kw">let </span>msix_reg_index = cap_addr &gt;&gt; <span class="number">2</span>;

        <span class="comment">// get physical address of vector table
        </span><span class="kw">const </span>VECTOR_TABLE_OFFSET: u8 = <span class="number">1</span>;
        <span class="kw">let </span>vector_table_reg = PciRegister {
            index: msix_reg_index + VECTOR_TABLE_OFFSET,
            span: FullDword,
        };
        <span class="kw">let </span>table_offset = <span class="self">self</span>.pci_read_32(vector_table_reg);
        <span class="kw">let </span>bar = table_offset &amp; <span class="number">0x7</span>;
        <span class="kw">let </span>offset = table_offset &gt;&gt; <span class="number">3</span>;
        <span class="kw">let </span>addr = <span class="self">self</span>.bars[bar <span class="kw">as </span>usize] + offset;

        <span class="comment">// find the memory base address and size of the area for the vector table
        </span><span class="kw">let </span>mem_base = PhysicalAddress::new(addr <span class="kw">as </span>usize).ok_or(<span class="string">&quot;Invalid BAR content&quot;</span>)<span class="question-mark">?</span>;
        <span class="kw">let </span>mem_size_in_bytes = size_of::&lt;MsixVectorEntry&gt;() * max_vectors;

        <span class="comment">// debug!(&quot;msi-x vector table bar: {}, base_address: {:#X} and size: {} bytes&quot;, bar, mem_base, mem_size_in_bytes);

        </span><span class="kw">let </span>msix_mapped_pages = map_frame_range(mem_base, mem_size_in_bytes, MMIO_FLAGS)<span class="question-mark">?</span>;
        <span class="kw">let </span>vector_table = BorrowedSliceMappedPages::from_mut(msix_mapped_pages, <span class="number">0</span>, max_vectors)
            .map_err(|(_mp, err)| err)<span class="question-mark">?</span>;

        <span class="prelude-val">Ok</span>(MsixVectorTable::new(vector_table))
    }

    <span class="doccomment">/// Maps device memory specified by a Base Address Register.
    ///
    /// # Arguments 
    /// * `bar_index`: index of the Base Address Register to use
    </span><span class="kw">pub fn </span>pci_map_bar_mem(<span class="kw-2">&amp;</span><span class="self">self</span>, bar_index: usize) -&gt; <span class="prelude-ty">Result</span>&lt;MappedPages, <span class="kw-2">&amp;</span><span class="lifetime">&#39;static </span>str&gt; {
        <span class="kw">let </span>mem_base = <span class="self">self</span>.determine_mem_base(bar_index)<span class="question-mark">?</span>;
        <span class="kw">let </span>mem_size = <span class="self">self</span>.determine_mem_size(bar_index);
        map_frame_range(mem_base, mem_size <span class="kw">as </span>usize, MMIO_FLAGS)
    }

    <span class="doccomment">/// Reads and returns this PCI device&#39;s interrupt line and interrupt pin registers.
    ///
    /// Returns an error if this PCI device&#39;s interrupt pin value is invalid (greater than 4).
    </span><span class="kw">pub fn </span>pci_get_interrupt_info(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; <span class="prelude-ty">Result</span>&lt;(<span class="prelude-ty">Option</span>&lt;u8&gt;, <span class="prelude-ty">Option</span>&lt;InterruptPin&gt;), <span class="kw-2">&amp;</span><span class="lifetime">&#39;static </span>str&gt; {
        <span class="kw">let </span>int_line = <span class="kw">match </span><span class="self">self</span>.pci_read_8(PCI_INTERRUPT_LINE) {
            <span class="number">0xff </span>=&gt; <span class="prelude-val">None</span>,
            other =&gt; <span class="prelude-val">Some</span>(other),
        };

        <span class="kw">let </span>int_pin = <span class="kw">match </span><span class="self">self</span>.pci_read_8(PCI_INTERRUPT_PIN) {
            <span class="number">0 </span>=&gt; <span class="prelude-val">None</span>,
            <span class="number">1 </span>=&gt; <span class="prelude-val">Some</span>(InterruptPin::A),
            <span class="number">2 </span>=&gt; <span class="prelude-val">Some</span>(InterruptPin::B),
            <span class="number">3 </span>=&gt; <span class="prelude-val">Some</span>(InterruptPin::C),
            <span class="number">4 </span>=&gt; <span class="prelude-val">Some</span>(InterruptPin::D),
            <span class="kw">_ </span>=&gt; <span class="kw">return </span><span class="prelude-val">Err</span>(<span class="string">&quot;pci_get_interrupt_info: Invalid Register Value for Interrupt Pin&quot;</span>),
        };

        <span class="prelude-val">Ok</span>((int_line, int_pin))
    }

    <span class="doccomment">/// Enables/Disables legacy (INTx) interrupts for this device
    </span><span class="kw">pub fn </span>pci_enable_interrupts(<span class="kw-2">&amp;</span><span class="self">self</span>, enable: bool) {
        <span class="self">self</span>.pci_set_interrupt_disable_bit(!enable);
    }

    <span class="doccomment">/// Reads and returns this PCI device&#39;s interrupt status flag.
    </span><span class="kw">pub fn </span>pci_get_interrupt_status(<span class="kw-2">&amp;</span><span class="self">self</span>, check_enabled: bool) -&gt; bool {
        <span class="kw">const </span>PCI_STATUS_INT: u16 = <span class="number">1 </span>&lt;&lt; <span class="number">3</span>;

        <span class="kw">let </span>interrupt_enabled = || (<span class="self">self</span>.pci_read_16(PCI_COMMAND) &amp; PCI_COMMAND_INT_DISABLED) == <span class="number">0</span>;
        <span class="kw">let </span>pending_interrupt = || (<span class="self">self</span>.pci_read_16(PCI_STATUS)  &amp; PCI_STATUS_INT          ) != <span class="number">0</span>;

        ((!check_enabled) || interrupt_enabled()) &amp;&amp; pending_interrupt()
    }

    <span class="doccomment">/// Sets a task waker to be used when this device triggers an interrupt
    ///
    /// Returns the previous interrupt waker for this device, if there was one.
    </span><span class="kw">pub fn </span>set_interrupt_waker(<span class="kw-2">&amp;</span><span class="lifetime">&#39;static </span><span class="self">self</span>, waker: Waker) -&gt; <span class="prelude-ty">Option</span>&lt;Waker&gt; {
        <span class="kw">let </span><span class="kw-2">mut </span>handle = <span class="self">self</span>.interrupt_waker.lock();
        <span class="kw">let </span>prev_value = handle.replace(waker);

        <span class="kw">if </span>prev_value.is_none() {
            <span class="kw">let </span><span class="kw-2">mut </span>intx_devices = INTX_DEVICES.lock();
            intx_devices.push(<span class="self">self</span>)
        }

        prev_value
    }
}

<span class="kw">impl </span>Deref <span class="kw">for </span>PciDevice {
    <span class="kw">type </span>Target = PciLocation;
    <span class="kw">fn </span>deref(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; <span class="kw-2">&amp;</span>PciLocation {
        <span class="kw-2">&amp;</span><span class="self">self</span>.location
    }
}
<span class="kw">impl </span>DerefMut <span class="kw">for </span>PciDevice {
    <span class="kw">fn </span>deref_mut(<span class="kw-2">&amp;mut </span><span class="self">self</span>) -&gt; <span class="kw-2">&amp;mut </span>PciLocation {
        <span class="kw-2">&amp;mut </span><span class="self">self</span>.location
    }
}



<span class="doccomment">/// Lists the 2 possible PCI configuration space access mechanisms
/// that can be found from the LSB of the devices&#39;s BAR0
</span><span class="kw">pub enum </span>PciConfigSpaceAccessMechanism {
    MemoryMapped = <span class="number">0</span>,
    IoPort = <span class="number">1</span>,
}

<span class="doccomment">/// A memory-mapped array of [`MsixVectorEntry`]
</span><span class="kw">pub struct </span>MsixVectorTable {
    entries: BorrowedSliceMappedPages&lt;MsixVectorEntry, Mutable&gt;,
}

<span class="kw">impl </span>MsixVectorTable {
    <span class="kw">pub fn </span>new(entries: BorrowedSliceMappedPages&lt;MsixVectorEntry, Mutable&gt;) -&gt; <span class="self">Self </span>{
        <span class="self">Self </span>{ entries }
    }
}
<span class="kw">impl </span>Deref <span class="kw">for </span>MsixVectorTable {
    <span class="kw">type </span>Target = [MsixVectorEntry];
    <span class="kw">fn </span>deref(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; <span class="kw-2">&amp;</span><span class="self">Self</span>::Target {
        <span class="kw-2">&amp;</span><span class="self">self</span>.entries
    }
}
<span class="kw">impl </span>DerefMut <span class="kw">for </span>MsixVectorTable {
    <span class="kw">fn </span>deref_mut(<span class="kw-2">&amp;mut </span><span class="self">self</span>) -&gt; <span class="kw-2">&amp;mut </span><span class="self">Self</span>::Target {
        <span class="kw-2">&amp;mut </span><span class="self">self</span>.entries
    }
}

<span class="doccomment">/// A single Message Signaled Interrupt entry.
///
/// This entry contains the interrupt&#39;s IRQ vector number
/// and the CPU to which the interrupt will be delivered.
</span><span class="attr">#[derive(FromBytes)]
#[repr(C)]
</span><span class="kw">pub struct </span>MsixVectorEntry {
    <span class="doccomment">/// The lower portion of the address for the memory write transaction.
    /// This part contains the CPU ID which the interrupt will be redirected to.
    </span>msg_lower_addr:         Volatile&lt;u32&gt;,
    <span class="doccomment">/// The upper portion of the address for the memory write transaction.
    </span>msg_upper_addr:         Volatile&lt;u32&gt;,
    <span class="doccomment">/// The data portion of the msi vector which contains the interrupt number.
    </span>msg_data:               Volatile&lt;u32&gt;,
    <span class="doccomment">/// The control portion which contains the interrupt mask bit.
    </span>vector_control:         Volatile&lt;u32&gt;,
}

<span class="kw">impl </span>MsixVectorEntry {
    <span class="doccomment">/// Sets interrupt destination &amp; number for this entry and makes sure the
    /// interrupt is unmasked (PCI Controller side).
    </span><span class="kw">pub fn </span>init(<span class="kw-2">&amp;mut </span><span class="self">self</span>, cpu_id: CpuId, int_num: InterruptNumber) {
        <span class="comment">// unmask the interrupt
        </span><span class="self">self</span>.vector_control.write(MSIX_UNMASK_INT);
        <span class="kw">let </span>lower_addr = <span class="self">self</span>.msg_lower_addr.read();

        <span class="comment">// set the CPU to which this interrupt will be delivered.
        </span><span class="kw">let </span>dest_id = (cpu_id.into_u8() <span class="kw">as </span>u32) &lt;&lt; MSIX_DEST_ID_SHIFT;
        <span class="kw">let </span>address = lower_addr &amp; !MSIX_ADDRESS_BITS;
        <span class="self">self</span>.msg_lower_addr.write(address | MSIX_INTERRUPT_REGION | dest_id); 

        <span class="comment">// write interrupt number
        </span><span class="attr">#[allow(clippy::unnecessary_cast)]
        </span><span class="self">self</span>.msg_data.write(int_num <span class="kw">as </span>u32);

        <span class="kw">if </span><span class="bool-val">false </span>{
            <span class="kw">let </span>control = <span class="self">self</span>.vector_control.read();
            <span class="macro">debug!</span>(<span class="string">&quot;Created MSI vector: control: {}, CPU: {}, int: {}&quot;</span>, control, cpu_id, int_num);
        }
    }
}

<span class="doccomment">/// A constant which indicates the region that is reserved for interrupt messages
</span><span class="kw">const </span>MSIX_INTERRUPT_REGION:    u32 = <span class="number">0xFEE </span>&lt;&lt; <span class="number">20</span>;
<span class="doccomment">/// The location in the lower address register where the destination CPU ID is written
</span><span class="kw">const </span>MSIX_DEST_ID_SHIFT:       u32 = <span class="number">12</span>;
<span class="doccomment">/// The bits in the lower address register that need to be cleared and set
</span><span class="kw">const </span>MSIX_ADDRESS_BITS:        u32 = <span class="number">0xFFFF_FFF0</span>;
<span class="doccomment">/// Clear the vector control field to unmask the interrupt
</span><span class="kw">const </span>MSIX_UNMASK_INT:          u32 = <span class="number">0</span>;
</code></pre></div></section></main></body></html>