<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Calculadora.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name=".lso"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="xpushs.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="xpushs.stx"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="xpushs.tfi"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="xpushs.xst"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="xtop.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="xtop.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="xtop.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="xtop.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="xtop.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="xtop.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="xtop.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="xtop.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="xtop_envsettings.html"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="xtop_summary.html"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="xtop_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="xtop_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="xtop_tb_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="xtop_tb_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="xtop_xst.xrpt"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1542754591" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1542754591">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1542754737" xil_pn:in_ck="3262812340017687749" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1542754737">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="../Code/rtl/xcprint.v"/>
      <outfile xil_pn:name="../Code/rtl/xctrl.v"/>
      <outfile xil_pn:name="../Code/rtl/xctrldefs.vh"/>
      <outfile xil_pn:name="../Code/rtl/xdefs.vh"/>
      <outfile xil_pn:name="../Code/rtl/xdict.v"/>
      <outfile xil_pn:name="../Code/rtl/xdisp.v"/>
      <outfile xil_pn:name="../Code/rtl/xgpo.v"/>
      <outfile xil_pn:name="../Code/rtl/xprog.v"/>
      <outfile xil_pn:name="../Code/rtl/xprog_ram.v"/>
      <outfile xil_pn:name="../Code/rtl/xprog_rom.v"/>
      <outfile xil_pn:name="../Code/rtl/xprogdefs.vh"/>
      <outfile xil_pn:name="../Code/rtl/xps2.v"/>
      <outfile xil_pn:name="../Code/rtl/xpushs.v"/>
      <outfile xil_pn:name="../Code/rtl/xregf.v"/>
      <outfile xil_pn:name="../Code/rtl/xregfdefs.vh"/>
      <outfile xil_pn:name="../Code/rtl/xtop.v"/>
      <outfile xil_pn:name="../Code/rtl/xtop_tb.v"/>
    </transform>
    <transform xil_pn:end_ts="1542754656" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-2056532079685359017" xil_pn:start_ts="1542754656">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1542754656" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="4433671087694664281" xil_pn:start_ts="1542754656">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1542754656" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="1741784270718599853" xil_pn:start_ts="1542754656">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1542754737" xil_pn:in_ck="3262812340017687749" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1542754737">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="../Code/rtl/xcprint.v"/>
      <outfile xil_pn:name="../Code/rtl/xctrl.v"/>
      <outfile xil_pn:name="../Code/rtl/xctrldefs.vh"/>
      <outfile xil_pn:name="../Code/rtl/xdefs.vh"/>
      <outfile xil_pn:name="../Code/rtl/xdict.v"/>
      <outfile xil_pn:name="../Code/rtl/xdisp.v"/>
      <outfile xil_pn:name="../Code/rtl/xgpo.v"/>
      <outfile xil_pn:name="../Code/rtl/xprog.v"/>
      <outfile xil_pn:name="../Code/rtl/xprog_ram.v"/>
      <outfile xil_pn:name="../Code/rtl/xprog_rom.v"/>
      <outfile xil_pn:name="../Code/rtl/xprogdefs.vh"/>
      <outfile xil_pn:name="../Code/rtl/xps2.v"/>
      <outfile xil_pn:name="../Code/rtl/xpushs.v"/>
      <outfile xil_pn:name="../Code/rtl/xregf.v"/>
      <outfile xil_pn:name="../Code/rtl/xregfdefs.vh"/>
      <outfile xil_pn:name="../Code/rtl/xtop.v"/>
      <outfile xil_pn:name="../Code/rtl/xtop_tb.v"/>
    </transform>
    <transform xil_pn:end_ts="1542754742" xil_pn:in_ck="3262812340017687749" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-7445366287371861041" xil_pn:start_ts="1542754737">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
      <outfile xil_pn:name="xtop_tb_beh.prj"/>
      <outfile xil_pn:name="xtop_tb_isim_beh.exe"/>
    </transform>
    <transform xil_pn:end_ts="1542754742" xil_pn:in_ck="4673126918445379919" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-7968014291667258382" xil_pn:start_ts="1542754742">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="xtop_tb_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1542754462" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1542754462">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1542754462" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-5309363211118448956" xil_pn:start_ts="1542754462">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1542754462" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="1741784270718599853" xil_pn:start_ts="1542754462">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1542754462" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1542754462">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1542754462" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-3271607100741621630" xil_pn:start_ts="1542754462">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1542754462" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="2988080280822507185" xil_pn:start_ts="1542754462">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1542754462" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-8552354072407790921" xil_pn:start_ts="1542754462">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1542754563" xil_pn:in_ck="3737661619233045291" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="1953686812203816992" xil_pn:start_ts="1542754549">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name=".lso"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
      <outfile xil_pn:name="xtop.lso"/>
      <outfile xil_pn:name="xtop.ngc"/>
      <outfile xil_pn:name="xtop.ngr"/>
      <outfile xil_pn:name="xtop.prj"/>
      <outfile xil_pn:name="xtop.stx"/>
      <outfile xil_pn:name="xtop.syr"/>
      <outfile xil_pn:name="xtop.xst"/>
      <outfile xil_pn:name="xtop_xst.xrpt"/>
    </transform>
  </transforms>

</generated_project>
