{"Kevin Skadron": [["Temperature-Aware Microarchitecture", ["Kevin Skadron", "Mircea R. Stan", "Wei Huang", "Sivakumar Velusamy", "Karthik Sankaranarayanan", "David Tarjan"], "http://doi.ieeecomputersociety.org/10.1109/ISCA.2003.1206984", "isca", 2003]], "Mircea R. Stan": [["Temperature-Aware Microarchitecture", ["Kevin Skadron", "Mircea R. Stan", "Wei Huang", "Sivakumar Velusamy", "Karthik Sankaranarayanan", "David Tarjan"], "http://doi.ieeecomputersociety.org/10.1109/ISCA.2003.1206984", "isca", 2003]], "Wei Huang": [["Temperature-Aware Microarchitecture", ["Kevin Skadron", "Mircea R. Stan", "Wei Huang", "Sivakumar Velusamy", "Karthik Sankaranarayanan", "David Tarjan"], "http://doi.ieeecomputersociety.org/10.1109/ISCA.2003.1206984", "isca", 2003]], "Sivakumar Velusamy": [["Temperature-Aware Microarchitecture", ["Kevin Skadron", "Mircea R. Stan", "Wei Huang", "Sivakumar Velusamy", "Karthik Sankaranarayanan", "David Tarjan"], "http://doi.ieeecomputersociety.org/10.1109/ISCA.2003.1206984", "isca", 2003]], "Karthik Sankaranarayanan": [["Temperature-Aware Microarchitecture", ["Kevin Skadron", "Mircea R. Stan", "Wei Huang", "Sivakumar Velusamy", "Karthik Sankaranarayanan", "David Tarjan"], "http://doi.ieeecomputersociety.org/10.1109/ISCA.2003.1206984", "isca", 2003]], "David Tarjan": [["Temperature-Aware Microarchitecture", ["Kevin Skadron", "Mircea R. Stan", "Wei Huang", "Sivakumar Velusamy", "Karthik Sankaranarayanan", "David Tarjan"], "http://doi.ieeecomputersociety.org/10.1109/ISCA.2003.1206984", "isca", 2003]], "Grigorios Magklis": [["Profile-Based Dynamic Voltage and Frequency Scaling for a Multiple Clock Domain Microprocessor", ["Grigorios Magklis", "Michael L. Scott", "Greg Semeraro", "David H. Albonesi", "Steve Dropsho"], "http://doi.ieeecomputersociety.org/10.1109/ISCA.2003.1206985", "isca", 2003]], "Michael L. Scott": [["Profile-Based Dynamic Voltage and Frequency Scaling for a Multiple Clock Domain Microprocessor", ["Grigorios Magklis", "Michael L. Scott", "Greg Semeraro", "David H. Albonesi", "Steve Dropsho"], "http://doi.ieeecomputersociety.org/10.1109/ISCA.2003.1206985", "isca", 2003]], "Greg Semeraro": [["Profile-Based Dynamic Voltage and Frequency Scaling for a Multiple Clock Domain Microprocessor", ["Grigorios Magklis", "Michael L. Scott", "Greg Semeraro", "David H. Albonesi", "Steve Dropsho"], "http://doi.ieeecomputersociety.org/10.1109/ISCA.2003.1206985", "isca", 2003]], "David H. Albonesi": [["Profile-Based Dynamic Voltage and Frequency Scaling for a Multiple Clock Domain Microprocessor", ["Grigorios Magklis", "Michael L. Scott", "Greg Semeraro", "David H. Albonesi", "Steve Dropsho"], "http://doi.ieeecomputersociety.org/10.1109/ISCA.2003.1206985", "isca", 2003], ["Energy Efficient Co-Adaptive Instruction Fetch and Issue", ["Alper Buyuktosunoglu", "Tejas Karkhanis", "David H. Albonesi", "Pradip Bose"], "http://doi.ieeecomputersociety.org/10.1109/ISCA.2003.1206996", "isca", 2003], ["Dynamically Managing the Communication-Parallelism Trade-off in Future Clustered Processors", ["Rajeev Balasubramonian", "Sandhya Dwarkadas", "David H. Albonesi"], "https://doi.org/10.1109/ISCA.2003.1207007", "isca", 2003]], "Steve Dropsho": [["Profile-Based Dynamic Voltage and Frequency Scaling for a Multiple Clock Domain Microprocessor", ["Grigorios Magklis", "Michael L. Scott", "Greg Semeraro", "David H. Albonesi", "Steve Dropsho"], "http://doi.ieeecomputersociety.org/10.1109/ISCA.2003.1206985", "isca", 2003]], "Ilhyun Kim": [["Half-Price Architecture", ["Ilhyun Kim", "Mikko H. Lipasti"], "http://doi.ieeecomputersociety.org/10.1109/ISCA.2003.1206986", "isca", 2003]], "Mikko H. Lipasti": [["Half-Price Architecture", ["Ilhyun Kim", "Mikko H. Lipasti"], "http://doi.ieeecomputersociety.org/10.1109/ISCA.2003.1206986", "isca", 2003]], "Il Park": [["Iimplicitly-Multithreaded Processors", ["Il Park", "Babak Falsafi", "T. N. Vijaykumar"], "http://doi.ieeecomputersociety.org/10.1109/ISCA.2003.1206987", "isca", 2003]], "Babak Falsafi": [["Iimplicitly-Multithreaded Processors", ["Il Park", "Babak Falsafi", "T. N. Vijaykumar"], "http://doi.ieeecomputersociety.org/10.1109/ISCA.2003.1206987", "isca", 2003], ["SMARTS: Accelerating Microarchitecture Simulation via Rigorous Statistical Sampling", ["Roland E. Wunderlich", "Thomas F. Wenisch", "Babak Falsafi", "James C. Hoe"], "https://doi.org/10.1109/ISCA.2003.1206991", "isca", 2003]], "T. N. Vijaykumar": [["Iimplicitly-Multithreaded Processors", ["Il Park", "Babak Falsafi", "T. N. Vijaykumar"], "http://doi.ieeecomputersociety.org/10.1109/ISCA.2003.1206987", "isca", 2003], ["Pipeline Damping: A Microarchitectural Technique to Reduce Inductive Noise in Supply Voltage", ["Michael D. Powell", "T. N. Vijaykumar"], "https://doi.org/10.1109/ISCA.2003.1206990", "isca", 2003], ["Transient-Fault Recovery for Chip Multiprocessors", ["Mohamed A. Gomaa", "Chad Scarbrough", "Irith Pomeranz", "T. N. Vijaykumar"], "http://doi.ieeecomputersociety.org/10.1109/ISCA.2003.1206992", "isca", 2003], ["Efficient Use of Memory Bandwidth to Improve Network Processor Throughput", ["Jahangir Hasan", "Satish Chandra", "T. N. Vijaykumar"], "https://doi.org/10.1109/ISCA.2003.1207009", "isca", 2003]], "Daniel Citron": [["MisSPECulation: Partial and Misleading Use of SPEC CPU2000 in Computer Architecture Conferences", ["Daniel Citron"], "https://doi.org/10.1109/ISCA.2003.1206988", "isca", 2003]], "Jessica H. Tseng": [["Banked Multiported Register Files for High-Frequency Superscalar Microprocessors", ["Jessica H. Tseng", "Krste Asanovic"], "http://doi.ieeecomputersociety.org/10.1109/ISCA.2003.1206989", "isca", 2003]], "Krste Asanovic": [["Banked Multiported Register Files for High-Frequency Superscalar Microprocessors", ["Jessica H. Tseng", "Krste Asanovic"], "http://doi.ieeecomputersociety.org/10.1109/ISCA.2003.1206989", "isca", 2003]], "Michael D. Powell": [["Pipeline Damping: A Microarchitectural Technique to Reduce Inductive Noise in Supply Voltage", ["Michael D. Powell", "T. N. Vijaykumar"], "https://doi.org/10.1109/ISCA.2003.1206990", "isca", 2003]], "Roland E. Wunderlich": [["SMARTS: Accelerating Microarchitecture Simulation via Rigorous Statistical Sampling", ["Roland E. Wunderlich", "Thomas F. Wenisch", "Babak Falsafi", "James C. Hoe"], "https://doi.org/10.1109/ISCA.2003.1206991", "isca", 2003]], "Thomas F. Wenisch": [["SMARTS: Accelerating Microarchitecture Simulation via Rigorous Statistical Sampling", ["Roland E. Wunderlich", "Thomas F. Wenisch", "Babak Falsafi", "James C. Hoe"], "https://doi.org/10.1109/ISCA.2003.1206991", "isca", 2003]], "James C. Hoe": [["SMARTS: Accelerating Microarchitecture Simulation via Rigorous Statistical Sampling", ["Roland E. Wunderlich", "Thomas F. Wenisch", "Babak Falsafi", "James C. Hoe"], "https://doi.org/10.1109/ISCA.2003.1206991", "isca", 2003]], "Mohamed A. Gomaa": [["Transient-Fault Recovery for Chip Multiprocessors", ["Mohamed A. Gomaa", "Chad Scarbrough", "Irith Pomeranz", "T. N. Vijaykumar"], "http://doi.ieeecomputersociety.org/10.1109/ISCA.2003.1206992", "isca", 2003]], "Chad Scarbrough": [["Transient-Fault Recovery for Chip Multiprocessors", ["Mohamed A. Gomaa", "Chad Scarbrough", "Irith Pomeranz", "T. N. Vijaykumar"], "http://doi.ieeecomputersociety.org/10.1109/ISCA.2003.1206992", "isca", 2003]], "Irith Pomeranz": [["Transient-Fault Recovery for Chip Multiprocessors", ["Mohamed A. Gomaa", "Chad Scarbrough", "Irith Pomeranz", "T. N. Vijaykumar"], "http://doi.ieeecomputersociety.org/10.1109/ISCA.2003.1206992", "isca", 2003]], "Milos Prvulovic": [["ReEnact: Using Thread-Level Speculation Mechanisms to Debug Data Races in Multithreaded Codes", ["Milos Prvulovic", "Josep Torrellas"], "https://doi.org/10.1109/ISCA.2003.1206993", "isca", 2003]], "Josep Torrellas": [["ReEnact: Using Thread-Level Speculation Mechanisms to Debug Data Races in Multithreaded Codes", ["Milos Prvulovic", "Josep Torrellas"], "https://doi.org/10.1109/ISCA.2003.1206993", "isca", 2003], ["Positional Adaptation of Processors: Application to Energy Reduction", ["Michael C. Huang", "Jose Renau", "Josep Torrellas"], "https://doi.org/10.1109/ISCA.2003.1206997", "isca", 2003]], "Min Xu": [["A \"Flight Data Recorder\" for Enabling Full-System Multiprocessor Deterministic Replay", ["Min Xu", "Rastislav Bodik", "Mark D. Hill"], "http://doi.ieeecomputersociety.org/10.1109/ISCA.2003.1206994", "isca", 2003]], "Rastislav Bodik": [["A \"Flight Data Recorder\" for Enabling Full-System Multiprocessor Deterministic Replay", ["Min Xu", "Rastislav Bodik", "Mark D. Hill"], "http://doi.ieeecomputersociety.org/10.1109/ISCA.2003.1206994", "isca", 2003]], "Mark D. Hill": [["A \"Flight Data Recorder\" for Enabling Full-System Multiprocessor Deterministic Replay", ["Min Xu", "Rastislav Bodik", "Mark D. Hill"], "http://doi.ieeecomputersociety.org/10.1109/ISCA.2003.1206994", "isca", 2003], ["Token Coherence: Decoupling Performance and Correctness", ["Milo M. K. Martin", "Mark D. Hill", "David A. Wood"], "https://doi.org/10.1109/ISCA.2003.1206999", "isca", 2003], ["Using Destination-Set Prediction to Improve the Latency/Bandwidth Tradeoff in Shared-Memory Multiprocessors", ["Milo M. K. Martin", "Pacia J. Harper", "Daniel J. Sorin", "Mark D. Hill", "David A. Wood"], "https://doi.org/10.1109/ISCA.2003.1207001", "isca", 2003]], "Chuanjun Zhang": [["A Highly-Configurable Cache Architecture for Embedded Systems", ["Chuanjun Zhang", "Frank Vahid", "Walid A. Najjar"], "http://doi.ieeecomputersociety.org/10.1109/ISCA.2003.1206995", "isca", 2003]], "Frank Vahid": [["A Highly-Configurable Cache Architecture for Embedded Systems", ["Chuanjun Zhang", "Frank Vahid", "Walid A. Najjar"], "http://doi.ieeecomputersociety.org/10.1109/ISCA.2003.1206995", "isca", 2003]], "Walid A. Najjar": [["A Highly-Configurable Cache Architecture for Embedded Systems", ["Chuanjun Zhang", "Frank Vahid", "Walid A. Najjar"], "http://doi.ieeecomputersociety.org/10.1109/ISCA.2003.1206995", "isca", 2003]], "Alper Buyuktosunoglu": [["Energy Efficient Co-Adaptive Instruction Fetch and Issue", ["Alper Buyuktosunoglu", "Tejas Karkhanis", "David H. Albonesi", "Pradip Bose"], "http://doi.ieeecomputersociety.org/10.1109/ISCA.2003.1206996", "isca", 2003]], "Tejas Karkhanis": [["Energy Efficient Co-Adaptive Instruction Fetch and Issue", ["Alper Buyuktosunoglu", "Tejas Karkhanis", "David H. Albonesi", "Pradip Bose"], "http://doi.ieeecomputersociety.org/10.1109/ISCA.2003.1206996", "isca", 2003]], "Pradip Bose": [["Energy Efficient Co-Adaptive Instruction Fetch and Issue", ["Alper Buyuktosunoglu", "Tejas Karkhanis", "David H. Albonesi", "Pradip Bose"], "http://doi.ieeecomputersociety.org/10.1109/ISCA.2003.1206996", "isca", 2003]], "Michael C. Huang": [["Positional Adaptation of Processors: Application to Energy Reduction", ["Michael C. Huang", "Jose Renau", "Josep Torrellas"], "https://doi.org/10.1109/ISCA.2003.1206997", "isca", 2003]], "Jose Renau": [["Positional Adaptation of Processors: Application to Energy Reduction", ["Michael C. Huang", "Jose Renau", "Josep Torrellas"], "https://doi.org/10.1109/ISCA.2003.1206997", "isca", 2003]], "Sudhanva Gurumurthi": [["DRPM: Dynamic Speed Control for Power Mangagement in Server Class Disks", ["Sudhanva Gurumurthi", "Anand Sivasubramaniam", "Mahmut T. Kandemir", "Hubertus Franke"], "https://doi.org/10.1109/ISCA.2003.1206998", "isca", 2003]], "Anand Sivasubramaniam": [["DRPM: Dynamic Speed Control for Power Mangagement in Server Class Disks", ["Sudhanva Gurumurthi", "Anand Sivasubramaniam", "Mahmut T. Kandemir", "Hubertus Franke"], "https://doi.org/10.1109/ISCA.2003.1206998", "isca", 2003]], "Mahmut T. Kandemir": [["DRPM: Dynamic Speed Control for Power Mangagement in Server Class Disks", ["Sudhanva Gurumurthi", "Anand Sivasubramaniam", "Mahmut T. Kandemir", "Hubertus Franke"], "https://doi.org/10.1109/ISCA.2003.1206998", "isca", 2003]], "Hubertus Franke": [["DRPM: Dynamic Speed Control for Power Mangagement in Server Class Disks", ["Sudhanva Gurumurthi", "Anand Sivasubramaniam", "Mahmut T. Kandemir", "Hubertus Franke"], "https://doi.org/10.1109/ISCA.2003.1206998", "isca", 2003]], "Milo M. K. Martin": [["Token Coherence: Decoupling Performance and Correctness", ["Milo M. K. Martin", "Mark D. Hill", "David A. Wood"], "https://doi.org/10.1109/ISCA.2003.1206999", "isca", 2003], ["Using Destination-Set Prediction to Improve the Latency/Bandwidth Tradeoff in Shared-Memory Multiprocessors", ["Milo M. K. Martin", "Pacia J. Harper", "Daniel J. Sorin", "Mark D. Hill", "David A. Wood"], "https://doi.org/10.1109/ISCA.2003.1207001", "isca", 2003]], "David A. Wood": [["Token Coherence: Decoupling Performance and Correctness", ["Milo M. K. Martin", "Mark D. Hill", "David A. Wood"], "https://doi.org/10.1109/ISCA.2003.1206999", "isca", 2003], ["Using Destination-Set Prediction to Improve the Latency/Bandwidth Tradeoff in Shared-Memory Multiprocessors", ["Milo M. K. Martin", "Pacia J. Harper", "Daniel J. Sorin", "Mark D. Hill", "David A. Wood"], "https://doi.org/10.1109/ISCA.2003.1207001", "isca", 2003]], "Arjun Singh": [["GOAL: A Load-Balanced Adaptive Routing Algorithm for Torus Networks", ["Arjun Singh", "William J. Dally", "Amit K. Gupta", "Brian Towles"], "https://doi.org/10.1109/ISCA.2003.1207000", "isca", 2003]], "William J. Dally": [["GOAL: A Load-Balanced Adaptive Routing Algorithm for Torus Networks", ["Arjun Singh", "William J. Dally", "Amit K. Gupta", "Brian Towles"], "https://doi.org/10.1109/ISCA.2003.1207000", "isca", 2003]], "Amit K. Gupta": [["GOAL: A Load-Balanced Adaptive Routing Algorithm for Torus Networks", ["Arjun Singh", "William J. Dally", "Amit K. Gupta", "Brian Towles"], "https://doi.org/10.1109/ISCA.2003.1207000", "isca", 2003]], "Brian Towles": [["GOAL: A Load-Balanced Adaptive Routing Algorithm for Torus Networks", ["Arjun Singh", "William J. Dally", "Amit K. Gupta", "Brian Towles"], "https://doi.org/10.1109/ISCA.2003.1207000", "isca", 2003]], "Pacia J. Harper": [["Using Destination-Set Prediction to Improve the Latency/Bandwidth Tradeoff in Shared-Memory Multiprocessors", ["Milo M. K. Martin", "Pacia J. Harper", "Daniel J. Sorin", "Mark D. Hill", "David A. Wood"], "https://doi.org/10.1109/ISCA.2003.1207001", "isca", 2003]], "Daniel J. Sorin": [["Using Destination-Set Prediction to Improve the Latency/Bandwidth Tradeoff in Shared-Memory Multiprocessors", ["Milo M. K. Martin", "Pacia J. Harper", "Daniel J. Sorin", "Mark D. Hill", "David A. Wood"], "https://doi.org/10.1109/ISCA.2003.1207001", "isca", 2003]], "Zarka Cvetanovic": [["Performance Analysis of the Alpha 21364-BAsed HP GS1280 Multiprocessor", ["Zarka Cvetanovic"], "http://doi.ieeecomputersociety.org/10.1109/ISCA.2003.1207002", "isca", 2003]], "Paramjit S. Oberoi": [["Parallelism in the Front-End", ["Paramjit S. Oberoi", "Gurindar S. Sohi"], "http://doi.ieeecomputersociety.org/10.1109/ISCA.2003.1207003", "isca", 2003]], "Gurindar S. Sohi": [["Parallelism in the Front-End", ["Paramjit S. Oberoi", "Gurindar S. Sohi"], "http://doi.ieeecomputersociety.org/10.1109/ISCA.2003.1207003", "isca", 2003]], "Andre Seznec": [["Effective ahead Pipelining of Instruction Block Address Generation", ["Andre Seznec", "Antony Fraboulet"], "http://doi.ieeecomputersociety.org/10.1109/ISCA.2003.1207004", "isca", 2003]], "Antony Fraboulet": [["Effective ahead Pipelining of Instruction Block Address Generation", ["Andre Seznec", "Antony Fraboulet"], "http://doi.ieeecomputersociety.org/10.1109/ISCA.2003.1207004", "isca", 2003]], "Dan Ernst": [["Cyclone: A Broadcast-Free Dynamic Instruction Scheduler with Selective Replay", ["Dan Ernst", "Andrew Hamel", "Todd M. Austin"], "https://doi.org/10.1109/ISCA.2003.1207005", "isca", 2003]], "Andrew Hamel": [["Cyclone: A Broadcast-Free Dynamic Instruction Scheduler with Selective Replay", ["Dan Ernst", "Andrew Hamel", "Todd M. Austin"], "https://doi.org/10.1109/ISCA.2003.1207005", "isca", 2003]], "Todd M. Austin": [["Cyclone: A Broadcast-Free Dynamic Instruction Scheduler with Selective Replay", ["Dan Ernst", "Andrew Hamel", "Todd M. Austin"], "https://doi.org/10.1109/ISCA.2003.1207005", "isca", 2003]], "Ravi Bhargava": [["Improving Dynamic Cluster Assignment for Clustered Trace Cache Processors", ["Ravi Bhargava", "Lizy Kurian John"], "https://doi.org/10.1109/ISCA.2003.1207006", "isca", 2003]], "Lizy Kurian John": [["Improving Dynamic Cluster Assignment for Clustered Trace Cache Processors", ["Ravi Bhargava", "Lizy Kurian John"], "https://doi.org/10.1109/ISCA.2003.1207006", "isca", 2003]], "Rajeev Balasubramonian": [["Dynamically Managing the Communication-Parallelism Trade-off in Future Clustered Processors", ["Rajeev Balasubramonian", "Sandhya Dwarkadas", "David H. Albonesi"], "https://doi.org/10.1109/ISCA.2003.1207007", "isca", 2003]], "Sandhya Dwarkadas": [["Dynamically Managing the Communication-Parallelism Trade-off in Future Clustered Processors", ["Rajeev Balasubramonian", "Sandhya Dwarkadas", "David H. Albonesi"], "https://doi.org/10.1109/ISCA.2003.1207007", "isca", 2003]], "Timothy Sherwood": [["A Pipelined Memory Architecture for High Throughput Network Processors", ["Timothy Sherwood", "George Varghese", "Brad Calder"], "http://doi.ieeecomputersociety.org/10.1109/ISCA.2003.1207008", "isca", 2003], ["Phase Tracking and Prediction", ["Timothy Sherwood", "Suleyman Sair", "Brad Calder"], "https://doi.org/10.1109/ISCA.2003.1207012", "isca", 2003]], "George Varghese": [["A Pipelined Memory Architecture for High Throughput Network Processors", ["Timothy Sherwood", "George Varghese", "Brad Calder"], "http://doi.ieeecomputersociety.org/10.1109/ISCA.2003.1207008", "isca", 2003]], "Brad Calder": [["A Pipelined Memory Architecture for High Throughput Network Processors", ["Timothy Sherwood", "George Varghese", "Brad Calder"], "http://doi.ieeecomputersociety.org/10.1109/ISCA.2003.1207008", "isca", 2003], ["Phase Tracking and Prediction", ["Timothy Sherwood", "Suleyman Sair", "Brad Calder"], "https://doi.org/10.1109/ISCA.2003.1207012", "isca", 2003]], "Jahangir Hasan": [["Efficient Use of Memory Bandwidth to Improve Network Processor Throughput", ["Jahangir Hasan", "Satish Chandra", "T. N. Vijaykumar"], "https://doi.org/10.1109/ISCA.2003.1207009", "isca", 2003]], "Satish Chandra": [["Efficient Use of Memory Bandwidth to Improve Network Processor Throughput", ["Jahangir Hasan", "Satish Chandra", "T. N. Vijaykumar"], "https://doi.org/10.1109/ISCA.2003.1207009", "isca", 2003]], "Renju Thomas": [["Improving Branch Prediction by Dynamic Dataflow-Based Identification of Correlated Branches from a Large Global History", ["Renju Thomas", "Manoj Franklin", "Chris Wilkerson", "Jared Stark"], "https://doi.org/10.1109/ISCA.2003.1207010", "isca", 2003]], "Manoj Franklin": [["Improving Branch Prediction by Dynamic Dataflow-Based Identification of Correlated Branches from a Large Global History", ["Renju Thomas", "Manoj Franklin", "Chris Wilkerson", "Jared Stark"], "https://doi.org/10.1109/ISCA.2003.1207010", "isca", 2003]], "Chris Wilkerson": [["Improving Branch Prediction by Dynamic Dataflow-Based Identification of Correlated Branches from a Large Global History", ["Renju Thomas", "Manoj Franklin", "Chris Wilkerson", "Jared Stark"], "https://doi.org/10.1109/ISCA.2003.1207010", "isca", 2003]], "Jared Stark": [["Improving Branch Prediction by Dynamic Dataflow-Based Identification of Correlated Branches from a Large Global History", ["Renju Thomas", "Manoj Franklin", "Chris Wilkerson", "Jared Stark"], "https://doi.org/10.1109/ISCA.2003.1207010", "isca", 2003]], "Huiyang Zhou": [["Detecting Global Stride Locality in Value Streams", ["Huiyang Zhou", "Jill Flanagan", "Thomas M. Conte"], "https://doi.org/10.1109/ISCA.2003.1207011", "isca", 2003]], "Jill Flanagan": [["Detecting Global Stride Locality in Value Streams", ["Huiyang Zhou", "Jill Flanagan", "Thomas M. Conte"], "https://doi.org/10.1109/ISCA.2003.1207011", "isca", 2003]], "Thomas M. Conte": [["Detecting Global Stride Locality in Value Streams", ["Huiyang Zhou", "Jill Flanagan", "Thomas M. Conte"], "https://doi.org/10.1109/ISCA.2003.1207011", "isca", 2003]], "Suleyman Sair": [["Phase Tracking and Prediction", ["Timothy Sherwood", "Suleyman Sair", "Brad Calder"], "https://doi.org/10.1109/ISCA.2003.1207012", "isca", 2003]], "Aravindh Anantaraman": [["Virtual Simple Architecture (VISA): Exceeding the Complexity Limit in Safe Real-Time Systems", ["Aravindh Anantaraman", "Kiran Seth", "Kaustubh Patil", "Eric Rotenberg", "Frank Mueller"], "https://doi.org/10.1109/ISCA.2003.1207013", "isca", 2003]], "Kiran Seth": [["Virtual Simple Architecture (VISA): Exceeding the Complexity Limit in Safe Real-Time Systems", ["Aravindh Anantaraman", "Kiran Seth", "Kaustubh Patil", "Eric Rotenberg", "Frank Mueller"], "https://doi.org/10.1109/ISCA.2003.1207013", "isca", 2003]], "Kaustubh Patil": [["Virtual Simple Architecture (VISA): Exceeding the Complexity Limit in Safe Real-Time Systems", ["Aravindh Anantaraman", "Kiran Seth", "Kaustubh Patil", "Eric Rotenberg", "Frank Mueller"], "https://doi.org/10.1109/ISCA.2003.1207013", "isca", 2003]], "Eric Rotenberg": [["Virtual Simple Architecture (VISA): Exceeding the Complexity Limit in Safe Real-Time Systems", ["Aravindh Anantaraman", "Kiran Seth", "Kaustubh Patil", "Eric Rotenberg", "Frank Mueller"], "https://doi.org/10.1109/ISCA.2003.1207013", "isca", 2003]], "Frank Mueller": [["Virtual Simple Architecture (VISA): Exceeding the Complexity Limit in Safe Real-Time Systems", ["Aravindh Anantaraman", "Kiran Seth", "Kaustubh Patil", "Eric Rotenberg", "Frank Mueller"], "https://doi.org/10.1109/ISCA.2003.1207013", "isca", 2003]], "Marc L. Corliss": [["DISE: A Programmable Macro Engine for Customizing Applications", ["Marc L. Corliss", "E. Christopher Lewis", "Amir Roth"], "https://doi.org/10.1109/ISCA.2003.1207014", "isca", 2003]], "E. Christopher Lewis": [["DISE: A Programmable Macro Engine for Customizing Applications", ["Marc L. Corliss", "E. Christopher Lewis", "Amir Roth"], "https://doi.org/10.1109/ISCA.2003.1207014", "isca", 2003]], "Amir Roth": [["DISE: A Programmable Macro Engine for Customizing Applications", ["Marc L. Corliss", "E. Christopher Lewis", "Amir Roth"], "https://doi.org/10.1109/ISCA.2003.1207014", "isca", 2003]], "Mark Oskin": [["Building Quantum Wires: The Long and the Short of It", ["Mark Oskin", "Frederic T. Chong", "Isaac L. Chuang", "John Kubiatowicz"], "https://doi.org/10.1109/ISCA.2003.1207015", "isca", 2003]], "Frederic T. Chong": [["Building Quantum Wires: The Long and the Short of It", ["Mark Oskin", "Frederic T. Chong", "Isaac L. Chuang", "John Kubiatowicz"], "https://doi.org/10.1109/ISCA.2003.1207015", "isca", 2003]], "Isaac L. Chuang": [["Building Quantum Wires: The Long and the Short of It", ["Mark Oskin", "Frederic T. Chong", "Isaac L. Chuang", "John Kubiatowicz"], "https://doi.org/10.1109/ISCA.2003.1207015", "isca", 2003]], "John Kubiatowicz": [["Building Quantum Wires: The Long and the Short of It", ["Mark Oskin", "Frederic T. Chong", "Isaac L. Chuang", "John Kubiatowicz"], "https://doi.org/10.1109/ISCA.2003.1207015", "isca", 2003]], "Zhenlin Wang": [["Guided Region Prefetching: A Cooperative Hardware/Software Approach", ["Zhenlin Wang", "Doug Burger", "Steven K. Reinhardt", "Kathryn S. McKinley", "Charles C. Weems"], "https://doi.org/10.1109/ISCA.2003.1207016", "isca", 2003]], "Doug Burger": [["Guided Region Prefetching: A Cooperative Hardware/Software Approach", ["Zhenlin Wang", "Doug Burger", "Steven K. Reinhardt", "Kathryn S. McKinley", "Charles C. Weems"], "https://doi.org/10.1109/ISCA.2003.1207016", "isca", 2003], ["Exploiting ILP, TLP and DLP with the Polymorphous TRIPS Architecture", ["Karthikeyan Sankaralingam", "Ramadass Nagarajan", "Haiming Liu", "Changkyu Kim", "Jaehyuk Huh", "Doug Burger", "Stephen W. Keckler", "Charles R. Moore"], "http://doi.ieeecomputersociety.org/10.1109/ISCA.2003.1207019", "isca", 2003]], "Steven K. Reinhardt": [["Guided Region Prefetching: A Cooperative Hardware/Software Approach", ["Zhenlin Wang", "Doug Burger", "Steven K. Reinhardt", "Kathryn S. McKinley", "Charles C. Weems"], "https://doi.org/10.1109/ISCA.2003.1207016", "isca", 2003]], "Kathryn S. McKinley": [["Guided Region Prefetching: A Cooperative Hardware/Software Approach", ["Zhenlin Wang", "Doug Burger", "Steven K. Reinhardt", "Kathryn S. McKinley", "Charles C. Weems"], "https://doi.org/10.1109/ISCA.2003.1207016", "isca", 2003]], "Charles C. Weems": [["Guided Region Prefetching: A Cooperative Hardware/Software Approach", ["Zhenlin Wang", "Doug Burger", "Steven K. Reinhardt", "Kathryn S. McKinley", "Charles C. Weems"], "https://doi.org/10.1109/ISCA.2003.1207016", "isca", 2003]], "Christoforos E. Kozyrakis": [["Overcoming the Limitations of Conventional Vector Processors", ["Christoforos E. Kozyrakis", "David A. Patterson"], "http://doi.ieeecomputersociety.org/10.1109/ISCA.2003.1207017", "isca", 2003]], "David A. Patterson": [["Overcoming the Limitations of Conventional Vector Processors", ["Christoforos E. Kozyrakis", "David A. Patterson"], "http://doi.ieeecomputersociety.org/10.1109/ISCA.2003.1207017", "isca", 2003]], "Jinwoo Suh": [["A Performance Analysis of PIM, Stream Processing, and Tiled Processing on Memory-Intensive Signal Processing Kernels", ["Jinwoo Suh", "Eun-Gyu Kim", "Stephen P. Crago", "Lakshmi Srinivasan", "Matthew C. French"], "https://doi.org/10.1109/ISCA.2003.1207018", "isca", 2003]], "Eun-Gyu Kim": [["A Performance Analysis of PIM, Stream Processing, and Tiled Processing on Memory-Intensive Signal Processing Kernels", ["Jinwoo Suh", "Eun-Gyu Kim", "Stephen P. Crago", "Lakshmi Srinivasan", "Matthew C. French"], "https://doi.org/10.1109/ISCA.2003.1207018", "isca", 2003]], "Stephen P. Crago": [["A Performance Analysis of PIM, Stream Processing, and Tiled Processing on Memory-Intensive Signal Processing Kernels", ["Jinwoo Suh", "Eun-Gyu Kim", "Stephen P. Crago", "Lakshmi Srinivasan", "Matthew C. French"], "https://doi.org/10.1109/ISCA.2003.1207018", "isca", 2003]], "Lakshmi Srinivasan": [["A Performance Analysis of PIM, Stream Processing, and Tiled Processing on Memory-Intensive Signal Processing Kernels", ["Jinwoo Suh", "Eun-Gyu Kim", "Stephen P. Crago", "Lakshmi Srinivasan", "Matthew C. French"], "https://doi.org/10.1109/ISCA.2003.1207018", "isca", 2003]], "Matthew C. French": [["A Performance Analysis of PIM, Stream Processing, and Tiled Processing on Memory-Intensive Signal Processing Kernels", ["Jinwoo Suh", "Eun-Gyu Kim", "Stephen P. Crago", "Lakshmi Srinivasan", "Matthew C. French"], "https://doi.org/10.1109/ISCA.2003.1207018", "isca", 2003]], "Karthikeyan Sankaralingam": [["Exploiting ILP, TLP and DLP with the Polymorphous TRIPS Architecture", ["Karthikeyan Sankaralingam", "Ramadass Nagarajan", "Haiming Liu", "Changkyu Kim", "Jaehyuk Huh", "Doug Burger", "Stephen W. Keckler", "Charles R. Moore"], "http://doi.ieeecomputersociety.org/10.1109/ISCA.2003.1207019", "isca", 2003]], "Ramadass Nagarajan": [["Exploiting ILP, TLP and DLP with the Polymorphous TRIPS Architecture", ["Karthikeyan Sankaralingam", "Ramadass Nagarajan", "Haiming Liu", "Changkyu Kim", "Jaehyuk Huh", "Doug Burger", "Stephen W. Keckler", "Charles R. Moore"], "http://doi.ieeecomputersociety.org/10.1109/ISCA.2003.1207019", "isca", 2003]], "Haiming Liu": [["Exploiting ILP, TLP and DLP with the Polymorphous TRIPS Architecture", ["Karthikeyan Sankaralingam", "Ramadass Nagarajan", "Haiming Liu", "Changkyu Kim", "Jaehyuk Huh", "Doug Burger", "Stephen W. Keckler", "Charles R. Moore"], "http://doi.ieeecomputersociety.org/10.1109/ISCA.2003.1207019", "isca", 2003]], "Changkyu Kim": [["Exploiting ILP, TLP and DLP with the Polymorphous TRIPS Architecture", ["Karthikeyan Sankaralingam", "Ramadass Nagarajan", "Haiming Liu", "Changkyu Kim", "Jaehyuk Huh", "Doug Burger", "Stephen W. Keckler", "Charles R. Moore"], "http://doi.ieeecomputersociety.org/10.1109/ISCA.2003.1207019", "isca", 2003]], "Jaehyuk Huh": [["Exploiting ILP, TLP and DLP with the Polymorphous TRIPS Architecture", ["Karthikeyan Sankaralingam", "Ramadass Nagarajan", "Haiming Liu", "Changkyu Kim", "Jaehyuk Huh", "Doug Burger", "Stephen W. Keckler", "Charles R. Moore"], "http://doi.ieeecomputersociety.org/10.1109/ISCA.2003.1207019", "isca", 2003]], "Stephen W. Keckler": [["Exploiting ILP, TLP and DLP with the Polymorphous TRIPS Architecture", ["Karthikeyan Sankaralingam", "Ramadass Nagarajan", "Haiming Liu", "Changkyu Kim", "Jaehyuk Huh", "Doug Burger", "Stephen W. Keckler", "Charles R. Moore"], "http://doi.ieeecomputersociety.org/10.1109/ISCA.2003.1207019", "isca", 2003]], "Charles R. Moore": [["Exploiting ILP, TLP and DLP with the Polymorphous TRIPS Architecture", ["Karthikeyan Sankaralingam", "Ramadass Nagarajan", "Haiming Liu", "Changkyu Kim", "Jaehyuk Huh", "Doug Burger", "Stephen W. Keckler", "Charles R. Moore"], "http://doi.ieeecomputersociety.org/10.1109/ISCA.2003.1207019", "isca", 2003]], "Michael K. Chen": [["The Jrpm System for Dynamically Parallelizing Java Programs", ["Michael K. Chen", "Kunle Olukotun"], "http://doi.ieeecomputersociety.org/10.1109/ISCA.2003.1207020", "isca", 2003]], "Kunle Olukotun": [["The Jrpm System for Dynamically Parallelizing Java Programs", ["Michael K. Chen", "Kunle Olukotun"], "http://doi.ieeecomputersociety.org/10.1109/ISCA.2003.1207020", "isca", 2003]]}