// Seed: 2375771072
module module_0 (
    id_1,
    id_2
);
  inout wor id_2;
  assign module_1.id_4 = 0;
  input wire id_1;
  assign id_2 = 1;
endmodule
module module_1 (
    output wor id_0,
    input supply0 id_1,
    input wand id_2,
    output wire id_3,
    input tri1 id_4,
    input tri1 id_5,
    input tri id_6,
    input tri0 id_7,
    output wor id_8,
    inout wor id_9,
    output tri1 id_10,
    output tri1 id_11,
    input wand id_12
);
  wire id_14;
  ;
  xor primCall (id_10, id_4, id_12, id_9, id_5, id_14, id_7, id_1, id_6, id_2);
  module_0 modCall_1 (
      id_14,
      id_14
  );
endmodule
