/********************************************************************************/
/*                                                                              */
/*STATEMENT OF USE                                                              */
/*                                                                              */
/*This information contains confidential and proprietary information of TSMC.   */
/*No part of this information may be reproduced, transmitted, transcribed,      */
/*stored in a retrieval system, or translated into any human or computer        */
/*language, in any form or by any means, electronic, mechanical, magnetic,      */
/*optical, chemical, manual, or otherwise, without the prior written permission */
/*of TSMC. This information was prepared for informational purpose and is for   */
/*use by TSMC's customers only. TSMC reserves the right to make changes in the  */
/*information at any time and without notice.                                   */
/*                                                                              */
/********************************************************************************/
/* Template Version : S_03_33101                                               */
/*******************************************************************************/
/*        Compiler Version : TSMC MEMORY COMPILER 2010.02.00.a.210a */
/*        Memory Type      : TSMC 65nm CMOS LOGIC Low Power LowK Cu 1P9M 1.2V SP SRAM */
/*        Library Name     : TS1N65LPHSA1024X64M4F (user specify : TS1N65LPHSA1024X64M4F) */
/*        Generated Time   : 2022/02/24, 21:11:02 */
/*        Remarks          : "when" and "sdf_cond" statements in timing blocks of 
/*                           CLK pin are removed in order to support forward/backward 
/*                           annotation in both vcs and ncverilog */
/*******************************************************************************/

library (  ts1n65lphsa1024x64m4f_ss1p08v0c ) {
    
    technology (cmos) ;
    delay_model         : table_lookup ;
    date                : "2008" ;
    comment             : "Copyright TSMC" ;
    revision            : v1.0 ;
    simulation          : true ;
    nom_process         : 1 ;
    nom_temperature     : 0.000000 ;
    nom_voltage         : 1.080000 ;
    
    voltage_map (VDD, 1.080000);
    voltage_map (CVDD, 0.000000);
    voltage_map (VSS, 0);
    
    operating_conditions("ss1p08v0c"){
        process     : 1 ;
        temperature : 0.000000 ;
        voltage     : 1.080000 ;
        tree_type   : "balanced_tree" ;
    }
    default_operating_conditions    : ss1p08v0c ;
    default_fanout_load             : 1.0 ;
    default_input_pin_cap           : 1.0 ;
    default_inout_pin_cap           : 1.0 ;
    default_output_pin_cap          : 0.0 ;
    default_cell_leakage_power      : 0.0 ;
    default_leakage_power_density   : 0.0 ;
    default_max_transition          : 0.760000 ;
    
    slew_derate_from_library        : 1.00 ;
    input_threshold_pct_fall        : 50 ;
    input_threshold_pct_rise        : 50 ;
    output_threshold_pct_fall       : 50 ;
    output_threshold_pct_rise       : 50 ;
    slew_lower_threshold_pct_rise   : 10 ;
    slew_upper_threshold_pct_rise   : 90 ;
    slew_lower_threshold_pct_fall   : 10 ;
    slew_upper_threshold_pct_fall   : 90 ;
    
    capacitive_load_unit (1,pf) ;
    voltage_unit : "1V" ;
    current_unit : "1uA" ;
    time_unit : "1ns" ;
    leakage_power_unit : "1uW" ;
    pulling_resistance_unit : "1kohm" ;
    library_features(report_delay_calculation) ;
    
    
    lu_table_template(CLKTRAN_constraint_template) {
         variable_1 : constrained_pin_transition ;
         index_1 ( "0.008, 0.092, 0.188, 0.375, 0.760" ) ;
    }
    
    lu_table_template(SRAM_load_template) {
         variable_1 : total_output_net_capacitance ;
         index_1 ( "0.011, 0.045, 0.090, 0.179, 0.358" ) ;
    }
    
    lu_table_template(SIG2SRAM_constraint_template) {
         variable_1 : related_pin_transition ;
         variable_2 : constrained_pin_transition ;
         index_1 ( "0.008, 0.092, 0.188, 0.375, 0.760" ) ;
         index_2 ( "0.008, 0.092, 0.188, 0.375, 0.760" ) ;
    }
    
    lu_table_template(SIG2SRAM_delay_template) {
         variable_1 : input_net_transition ;
         variable_2 : total_output_net_capacitance ;
         index_1 ( "0.008, 0.092, 0.188, 0.375, 0.760" ) ;
         index_2 ( "0.011, 0.045, 0.090, 0.179, 0.358" ) ;
    }


    type (RTSEL_1_0) {
        base_type : array;
        data_type : bit;
        bit_width : 2;
        bit_from  : 1; 
        bit_to    : 0;
        downto    : true;
    }

    type (WTSEL_2_0) {
        base_type : array;
        data_type : bit;
        bit_width : 3;
        bit_from  : 2;
        bit_to    : 0;
        downto    : true;
    }

    type (A_9_0) {
        base_type : array ;
        data_type : bit ;
        bit_width : 10 ;
        bit_from  : 9 ;
        bit_to    : 0 ;
        downto    : true ;
    }
    
    type (D_63_0) {
        base_type : array ;
        data_type : bit ;
        bit_width : 64 ;
        bit_from  : 63 ;
        bit_to    : 0 ;
        downto    : true ;
    }
    
    type (BWEB_63_0) {
        base_type : array ;
        data_type : bit ;
        bit_width : 64 ;
        bit_from  : 63 ;
        bit_to    : 0 ;
        downto    : true ;
    }
    
    type (Q_63_0) {
        base_type : array ;
        data_type : bit ;
        bit_width : 64 ;
        bit_from  : 63 ;
        bit_to    : 0 ;
        downto    : true ;
    }
    
    
    
    
    
cell(TS1N65LPHSA1024X64M4F) {

    pg_pin(VDD) {
        voltage_name : VDD;
        pg_type : primary_power;
    }
    

    pg_pin(VSS) {
        voltage_name : VSS;
        pg_type : primary_ground;
    }
    
    memory() {
        type            : ram ;
        address_width   : 10 ;
        word_width      : 64 ;
    }
    
    interface_timing     : false ;
    bus_naming_style     : "%s[%d]" ;
    area                 : 65626.288000 ;
 
    pin(CLK) {
        direction       : input ;
        related_power_pin : VDD;
        related_ground_pin : VSS;
        capacitance     : 0.202927 ;
        max_transition  : 0.760 ;
        clock           : "true" ;
        pin_func_type   : active_rising ;
        
        timing () {
            timing_type     : "min_pulse_width" ;
            related_pin     : "CLK" ;
            
            rise_constraint("CLKTRAN_constraint_template") {
                values( "0.417, 0.445, 0.474, 0.524, 0.610" ) ;
            }
            
            fall_constraint("CLKTRAN_constraint_template") {
                values( "0.473, 0.506, 0.541, 0.596, 0.686" ) ;
            }
        }
        
        timing() {
            timing_type : "minimum_period" ;
            related_pin : "CLK" ;
            
            rise_constraint("CLKTRAN_constraint_template") {
                values( "1.888, 1.890, 1.889, 1.884, 1.897" ) ;
            }
            
            fall_constraint("CLKTRAN_constraint_template") {
                values( "1.888, 1.890, 1.889, 1.884, 1.897" ) ;
            }
        }
        

        
        internal_power() {
            related_pg_pin : VDD;
            when : "!CEB & !WEB" ;
            
            rise_power("scalar") {
                values ("23.979456") ;
            }
            fall_power("scalar") {
                values ("0.0") ;
            }
        }
        
        internal_power() {
            related_pg_pin : VDD;
            when : "!CEB & WEB" ;
            
            rise_power("scalar") {
                values ("19.565820") ;
            }
            fall_power("scalar") {
                values ("0.0") ;
            }
        }
        
        internal_power() {
            related_pg_pin : VDD;
            when : "CEB" ;
            
            rise_power("scalar") {
                values ("0.173364") ;
            }
            fall_power("scalar") {
                values ("0.0") ;
            }
        }
        
        
    }   /* pin(CLK) */
    
    
    pin(CEB) {
        direction       : input ;
        related_power_pin : VDD;
        related_ground_pin : VSS;
        capacitance     : 0.003685 ;
        max_transition  : 0.760 ;
        
        
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
            
            rise_constraint("SIG2SRAM_constraint_template") {
                values ( \
              "0.473, 0.506, 0.541, 0.596, 0.686",\
              "0.445, 0.478, 0.513, 0.569, 0.658",\
              "0.417, 0.450, 0.485, 0.541, 0.630",\
              "0.366, 0.399, 0.435, 0.490, 0.579",\
              "0.280, 0.313, 0.348, 0.404, 0.493"\
               ) ;
            }
            
            fall_constraint("SIG2SRAM_constraint_template") {
                values ( \
              "0.473, 0.506, 0.541, 0.596, 0.686",\
              "0.445, 0.478, 0.513, 0.569, 0.658",\
              "0.417, 0.450, 0.485, 0.541, 0.630",\
              "0.366, 0.399, 0.435, 0.490, 0.579",\
              "0.280, 0.313, 0.348, 0.404, 0.493"\
               ) ;
            }
        }
        
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
            
            rise_constraint("SIG2SRAM_constraint_template") {
                values ( \
              "0.105, 0.073, 0.036, 0.000, 0.000",\
              "0.132, 0.100, 0.062, 0.003, 0.000",\
              "0.159, 0.127, 0.090, 0.030, 0.000",\
              "0.208, 0.176, 0.139, 0.079, 0.000",\
              "0.292, 0.260, 0.223, 0.163, 0.068"\
               ) ;
            }
            
            fall_constraint("SIG2SRAM_constraint_template") {
                values ( \
              "0.105, 0.073, 0.036, 0.000, 0.000",\
              "0.132, 0.100, 0.062, 0.003, 0.000",\
              "0.159, 0.127, 0.090, 0.030, 0.000",\
              "0.208, 0.176, 0.139, 0.079, 0.000",\
              "0.292, 0.260, 0.223, 0.163, 0.068"\
               ) ;
            }
        }
        

        internal_power(){
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.261896") ;
            }
            fall_power("scalar") {
                values ("0.088850") ;
            }
        }
        
    }   /* pin(CEB) */
    
    
    pin(WEB) {
        direction       : input ;
        related_power_pin : VDD;
        related_ground_pin : VSS;
        capacitance     : 0.001399 ;
        max_transition  : 0.760 ;
        
        
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
            when            : "!CEB" ;
            sdf_cond        : "CE" ;
            
            rise_constraint("SIG2SRAM_constraint_template") {
                values ( \
              "0.258, 0.292, 0.329, 0.395, 0.501",\
              "0.258, 0.292, 0.329, 0.395, 0.501",\
              "0.258, 0.292, 0.329, 0.395, 0.501",\
              "0.258, 0.292, 0.329, 0.395, 0.501",\
              "0.258, 0.292, 0.329, 0.395, 0.501"\
               ) ;
            }
            
            fall_constraint("SIG2SRAM_constraint_template") {
                values ( \
              "0.258, 0.292, 0.329, 0.395, 0.501",\
              "0.258, 0.292, 0.329, 0.395, 0.501",\
              "0.258, 0.292, 0.329, 0.395, 0.501",\
              "0.258, 0.292, 0.329, 0.395, 0.501",\
              "0.258, 0.292, 0.329, 0.395, 0.501"\
               ) ;
            }
        }
        
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
            when            : "!CEB" ;
            sdf_cond        : "CE" ;
            
            rise_constraint("SIG2SRAM_constraint_template") {
                values ( \
              "0.071, 0.039, 0.006, 0.000, 0.000",\
              "0.102, 0.070, 0.037, 0.000, 0.000",\
              "0.137, 0.105, 0.072, 0.022, 0.000",\
              "0.197, 0.165, 0.131, 0.081, 0.003",\
              "0.290, 0.258, 0.224, 0.174, 0.096"\
               ) ;
            }
            
            fall_constraint("SIG2SRAM_constraint_template") {
                values ( \
              "0.071, 0.039, 0.006, 0.000, 0.000",\
              "0.102, 0.070, 0.037, 0.000, 0.000",\
              "0.137, 0.105, 0.072, 0.022, 0.000",\
              "0.197, 0.165, 0.131, 0.081, 0.003",\
              "0.290, 0.258, 0.224, 0.174, 0.096"\
               ) ;
            }
        }
        
        internal_power(){
            related_pg_pin : VDD;
            rise_power("scalar") {
                values ("0.055525") ;
            }
            fall_power("scalar") {
                values ("0.054985") ;
            }
        }
        
    }   /* pin(WEB) */
    

    bus(RTSEL) { 
       bus_type : RTSEL_1_0;
       direction       : input ;
       capacitance     : 0.003934 ;
       max_transition  : 0.760000 ;
        pin(RTSEL[1:0]) {
            related_power_pin : VDD;
            related_ground_pin : VSS;
            internal_power() {
                related_pg_pin : VDD;
                rise_power("scalar") {
                    values ("0") ;
                }
                fall_power("scalar") {
                    values ("0") ;
                }
            }
        }
   }

   bus(WTSEL) {
       bus_type : WTSEL_2_0;
       direction       : input ;
       capacitance     : 0.003934;
       max_transition  : 0.760000 ;
        pin(WTSEL[2:0]) {
            related_power_pin : VDD;
            related_ground_pin : VSS;
            internal_power() {
                related_pg_pin : VDD;
                rise_power("scalar") {
                    values ("0") ;
                }
                fall_power("scalar") {
                    values ("0") ;
                }
            }
        }
   }
 
    bus(A) {
        bus_type        : A_9_0 ;
        direction       : input ;
        capacitance     : 0.003934 ;
        max_transition  : 0.760 ;
        
        
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
            when            : "!CEB" ;
            sdf_cond        : "CE" ;
            
            rise_constraint("SIG2SRAM_constraint_template") {
                values ( \
              "0.231, 0.260, 0.293, 0.356, 0.457",\
              "0.231, 0.260, 0.293, 0.356, 0.457",\
              "0.231, 0.260, 0.293, 0.356, 0.457",\
              "0.231, 0.260, 0.293, 0.356, 0.457",\
              "0.231, 0.259, 0.293, 0.356, 0.457"\
               ) ;
            }
            
            fall_constraint("SIG2SRAM_constraint_template") {
                values ( \
              "0.231, 0.260, 0.293, 0.356, 0.457",\
              "0.231, 0.260, 0.293, 0.356, 0.457",\
              "0.231, 0.260, 0.293, 0.356, 0.457",\
              "0.231, 0.260, 0.293, 0.356, 0.457",\
              "0.231, 0.259, 0.293, 0.356, 0.457"\
               ) ;
            }
        }
        
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
            when            : "!CEB" ;
            sdf_cond        : "CE" ;
            
            rise_constraint("SIG2SRAM_constraint_template") {
                values ( \
              "0.100, 0.100, 0.100, 0.100, 0.100",\
              "0.131, 0.131, 0.131, 0.131, 0.131",\
              "0.166, 0.166, 0.166, 0.166, 0.166",\
              "0.225, 0.225, 0.225, 0.225, 0.225",\
              "0.318, 0.318, 0.318, 0.318, 0.318"\
               ) ;
            }
            
            fall_constraint("SIG2SRAM_constraint_template") {
                values ( \
              "0.100, 0.100, 0.100, 0.100, 0.100",\
              "0.131, 0.131, 0.131, 0.131, 0.131",\
              "0.166, 0.166, 0.166, 0.166, 0.166",\
              "0.225, 0.225, 0.225, 0.225, 0.225",\
              "0.318, 0.318, 0.318, 0.318, 0.318"\
               ) ;
            }
        }
        
        pin(A[9:0]) {
            related_power_pin : VDD;
            related_ground_pin : VSS;

            internal_power(){
                related_pg_pin : VDD;
                rise_power("scalar") {
                    values ("0.032430") ;
                }
                fall_power("scalar") {
                    values ("0.029971") ;
                }
            }
        } /* internal_power segments of pins*/
    }   /* bus(A) */
    
    
    
    
    bus(D) {
        bus_type        : D_63_0 ;
        direction       : input ;
        capacitance     : 0.001840 ;
        max_transition  : 0.760 ;
        memory_write() {
            address     : A ;
            clocked_on  : CLK ;
        }
        
        
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
            when            : "!CEB & !WEB" ;
            sdf_cond        : "WE" ;
            
            rise_constraint("SIG2SRAM_constraint_template") {
                values ( \
              "0.228, 0.259, 0.291, 0.353, 0.468",\
              "0.202, 0.233, 0.266, 0.328, 0.442",\
              "0.172, 0.203, 0.235, 0.297, 0.412",\
              "0.119, 0.149, 0.182, 0.244, 0.359",\
              "0.036, 0.066, 0.099, 0.161, 0.276"\
               ) ;
            }
            
            fall_constraint("SIG2SRAM_constraint_template") {
                values ( \
              "0.228, 0.259, 0.291, 0.353, 0.468",\
              "0.202, 0.233, 0.266, 0.328, 0.442",\
              "0.172, 0.203, 0.235, 0.297, 0.412",\
              "0.119, 0.149, 0.182, 0.244, 0.359",\
              "0.036, 0.066, 0.099, 0.161, 0.276"\
               ) ;
            }
        }
        
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
            when            : "!CEB & !WEB" ;
            sdf_cond        : "WE" ;
            
            rise_constraint("SIG2SRAM_constraint_template") {
                values ( \
              "0.100, 0.100, 0.100, 0.100, 0.100",\
              "0.131, 0.131, 0.131, 0.131, 0.131",\
              "0.167, 0.167, 0.167, 0.167, 0.167",\
              "0.226, 0.226, 0.226, 0.226, 0.226",\
              "0.319, 0.319, 0.319, 0.319, 0.319"\
               ) ;
            }
            
            fall_constraint("SIG2SRAM_constraint_template") {
                values ( \
              "0.100, 0.100, 0.100, 0.100, 0.100",\
              "0.131, 0.131, 0.131, 0.131, 0.131",\
              "0.167, 0.167, 0.167, 0.167, 0.167",\
              "0.226, 0.226, 0.226, 0.226, 0.226",\
              "0.319, 0.319, 0.319, 0.319, 0.319"\
               ) ;
            }
        }
        
        pin(D[63:0]) {
            related_power_pin : VDD;
            related_ground_pin : VSS;
            internal_power(){
                related_pg_pin : VDD;
                rise_power("scalar") {
                    values ("0.030365") ;
                }
                fall_power("scalar") {
                    values ("0.034744") ;
                }
            }
        }
        
    }   /* bus(D) */
    
    

    
    bus(BWEB) {
        bus_type        : BWEB_63_0 ;
        direction       : input ;
        capacitance     : 0.001808 ;
        max_transition  : 0.760 ;
        
        
        timing() {
            timing_type     : setup_rising ;
            related_pin     : "CLK" ;
            when            : "!CEB & !WEB" ;
            sdf_cond        : "WE" ;
            
            rise_constraint("SIG2SRAM_constraint_template") {
                values ( \
              "0.242, 0.272, 0.305, 0.367, 0.482",\
              "0.216, 0.247, 0.279, 0.341, 0.456",\
              "0.186, 0.216, 0.249, 0.311, 0.426",\
              "0.133, 0.163, 0.196, 0.258, 0.373",\
              "0.050, 0.080, 0.112, 0.175, 0.289"\
               ) ;
            }
            
            fall_constraint("SIG2SRAM_constraint_template") {
                values ( \
              "0.242, 0.272, 0.305, 0.367, 0.482",\
              "0.216, 0.247, 0.279, 0.341, 0.456",\
              "0.186, 0.216, 0.249, 0.311, 0.426",\
              "0.133, 0.163, 0.196, 0.258, 0.373",\
              "0.050, 0.080, 0.112, 0.175, 0.289"\
               ) ;
            }
        }
        
        timing() {
            timing_type     : hold_rising ;
            related_pin     : "CLK" ;
            when            : "!CEB & !WEB" ;
            sdf_cond        : "WE" ;
            
            rise_constraint("SIG2SRAM_constraint_template") {
                values ( \
              "0.065, 0.035, 0.004, 0.000, 0.000",\
              "0.090, 0.060, 0.029, 0.000, 0.000",\
              "0.119, 0.089, 0.058, 0.000, 0.000",\
              "0.171, 0.141, 0.110, 0.049, 0.000",\
              "0.252, 0.222, 0.191, 0.130, 0.019"\
               ) ;
            }
            
            fall_constraint("SIG2SRAM_constraint_template") {
                values ( \
              "0.065, 0.035, 0.004, 0.000, 0.000",\
              "0.090, 0.060, 0.029, 0.000, 0.000",\
              "0.119, 0.089, 0.058, 0.000, 0.000",\
              "0.171, 0.141, 0.110, 0.049, 0.000",\
              "0.252, 0.222, 0.191, 0.130, 0.019"\
               ) ;
            }
        }
        
        pin(BWEB[63:0]) {
            related_power_pin : VDD;
            related_ground_pin : VSS;
            internal_power(){
                related_pg_pin : VDD;
                rise_power("scalar") {
                    values ("0.028091") ;
                }
                fall_power("scalar") {
                    values ("0.033772") ;
                }
            }
        }
        
    }   /* bus(BWEB) */
    
    
    
    
    bus(Q) {
        bus_type        : Q_63_0 ;
        direction       : output ;
        capacitance     : 0.000000 ;
        max_capacitance : 0.358000 ;
        memory_read() {
            address     : A ;
        }
        
        
        timing() {
            related_pin   : "CLK" ;
            timing_type   : rising_edge ;
            timing_sense  : non_unate ;
            
            cell_rise(SIG2SRAM_delay_template) {
                values ( \
              "1.292, 1.335, 1.377, 1.451, 1.601",\
              "1.320, 1.363, 1.404, 1.479, 1.628",\
              "1.348, 1.391, 1.432, 1.507, 1.656",\
              "1.397, 1.440, 1.481, 1.556, 1.705",\
              "1.480, 1.523, 1.564, 1.639, 1.788"\
               ) ;
            }
            
            cell_fall(SIG2SRAM_delay_template) {
                values ( \
              "1.292, 1.335, 1.377, 1.451, 1.601",\
              "1.320, 1.363, 1.404, 1.479, 1.628",\
              "1.348, 1.391, 1.432, 1.507, 1.656",\
              "1.397, 1.440, 1.481, 1.556, 1.705",\
              "1.480, 1.523, 1.564, 1.639, 1.788"\
               ) ;
            }
            
            retaining_rise(SIG2SRAM_delay_template) {
                values ( \
              "1.245, 1.284, 1.321, 1.388, 1.522",\
              "1.270, 1.308, 1.346, 1.413, 1.547",\
              "1.295, 1.334, 1.371, 1.438, 1.572",\
              "1.339, 1.377, 1.415, 1.482, 1.616",\
              "1.414, 1.452, 1.489, 1.557, 1.691"\
               ) ;
            }
            
            retaining_fall(SIG2SRAM_delay_template) {
                values ( \
              "1.245, 1.284, 1.321, 1.388, 1.522",\
              "1.270, 1.308, 1.346, 1.413, 1.547",\
              "1.295, 1.334, 1.371, 1.438, 1.572",\
              "1.339, 1.377, 1.415, 1.482, 1.616",\
              "1.414, 1.452, 1.489, 1.557, 1.691"\
               ) ;
            }
            
            rise_transition(SRAM_load_template) {
                values ( "0.068, 0.118, 0.185, 0.334, 0.646" ) ;
            }
            
            fall_transition(SRAM_load_template) {
                values ( "0.068, 0.118, 0.185, 0.334, 0.646" ) ;
            }
            
            retain_rise_slew(SRAM_load_template) {
                values ( "0.068, 0.118, 0.185, 0.334, 0.646" ) ;
            }
            
            retain_fall_slew(SRAM_load_template) {
                values ( "0.068, 0.118, 0.185, 0.334, 0.646" ) ;
            }
            
        }
        
        
        pin(Q[63:0]) {
            power_down_function : "!VDD + VSS";
            related_power_pin : VDD;
            related_ground_pin : VSS;
            internal_power(){
                related_pg_pin : VDD;
                rise_power("scalar") {
                    values ("0.041944") ;
                }
                fall_power("scalar") {
                    values ("0.055972") ;
                }
            }
        }
        
    } /* bus(Q) */
    
    
    
    
    leakage_power () {
        related_pg_pin : VDD;
        value : 1.873130 ;
  }


    
    
}   /* cell() */
    
}   /* library() */
    
