# Copyright (C) 1991-2011 Altera Corporation
# Your use of Altera Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Altera Program License 
# Subscription Agreement, Altera MegaCore Function License 
# Agreement, or other applicable license agreement, including, 
# without limitation, that your use is for the sole purpose of 
# programming logic devices manufactured by Altera and sold by 
# Altera or its authorized distributors.  Please refer to the 
# applicable agreement for further details.

# Quartus II Version 11.0 Build 157 04/27/2011 SJ Full Version
# File: D:/Test/Integrate RF_PC_P0/test.tcl
# Generated on: Wed Jun 10 20:31:06 2015

package require ::quartus::project

set_location_assignment PIN_74 -to txd[3]
set_location_assignment PIN_72 -to txd[2]
set_location_assignment PIN_76 -to txd[1]
set_location_assignment PIN_75 -to txd[0]
set_location_assignment PIN_77 -to txc
set_location_assignment PIN_80 -to txen
set_location_assignment PIN_23 -to clkin
set_location_assignment PIN_15 -to indicate
set_location_assignment PIN_104 -to rxd[3]
set_location_assignment PIN_103 -to rxd[2]
set_location_assignment PIN_102 -to rxd[1]
set_location_assignment PIN_101 -to rxd[0]
set_location_assignment PIN_99 -to rxdv
set_location_assignment PIN_97 -to rxc
