
iwdg.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001d18  08000194  08000194  00010194  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000030  08001eac  08001eac  00011eac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08001edc  08001edc  0002000c  2**0
                  CONTENTS
  4 .ARM          00000000  08001edc  08001edc  0002000c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08001edc  08001edc  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08001edc  08001edc  00011edc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08001ee0  08001ee0  00011ee0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  08001ee4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000030  2000000c  08001ef0  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000003c  08001ef0  0002003c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00004a0e  00000000  00000000  0002003c  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00000f48  00000000  00000000  00024a4a  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000420  00000000  00000000  00025998  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000388  00000000  00000000  00025db8  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  0001e498  00000000  00000000  00026140  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00004d73  00000000  00000000  000445d8  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000b7226  00000000  00000000  0004934b  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  00100571  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00000e48  00000000  00000000  001005ec  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000194 <__do_global_dtors_aux>:
 8000194:	b510      	push	{r4, lr}
 8000196:	4c05      	ldr	r4, [pc, #20]	; (80001ac <__do_global_dtors_aux+0x18>)
 8000198:	7823      	ldrb	r3, [r4, #0]
 800019a:	b933      	cbnz	r3, 80001aa <__do_global_dtors_aux+0x16>
 800019c:	4b04      	ldr	r3, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x1c>)
 800019e:	b113      	cbz	r3, 80001a6 <__do_global_dtors_aux+0x12>
 80001a0:	4804      	ldr	r0, [pc, #16]	; (80001b4 <__do_global_dtors_aux+0x20>)
 80001a2:	f3af 8000 	nop.w
 80001a6:	2301      	movs	r3, #1
 80001a8:	7023      	strb	r3, [r4, #0]
 80001aa:	bd10      	pop	{r4, pc}
 80001ac:	2000000c 	.word	0x2000000c
 80001b0:	00000000 	.word	0x00000000
 80001b4:	08001e94 	.word	0x08001e94

080001b8 <frame_dummy>:
 80001b8:	b508      	push	{r3, lr}
 80001ba:	4b03      	ldr	r3, [pc, #12]	; (80001c8 <frame_dummy+0x10>)
 80001bc:	b11b      	cbz	r3, 80001c6 <frame_dummy+0xe>
 80001be:	4903      	ldr	r1, [pc, #12]	; (80001cc <frame_dummy+0x14>)
 80001c0:	4803      	ldr	r0, [pc, #12]	; (80001d0 <frame_dummy+0x18>)
 80001c2:	f3af 8000 	nop.w
 80001c6:	bd08      	pop	{r3, pc}
 80001c8:	00000000 	.word	0x00000000
 80001cc:	20000010 	.word	0x20000010
 80001d0:	08001e94 	.word	0x08001e94

080001d4 <HAL_GPIO_EXTI_Callback>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin){
 80001d4:	b480      	push	{r7}
 80001d6:	b083      	sub	sp, #12
 80001d8:	af00      	add	r7, sp, #0
 80001da:	4603      	mov	r3, r0
 80001dc:	80fb      	strh	r3, [r7, #6]
	while(1){};
 80001de:	e7fe      	b.n	80001de <HAL_GPIO_EXTI_Callback+0xa>

080001e0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80001e0:	b580      	push	{r7, lr}
 80001e2:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80001e4:	f000 f96a 	bl	80004bc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80001e8:	f000 f81e 	bl	8000228 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80001ec:	f000 f878 	bl	80002e0 <MX_GPIO_Init>
  MX_IWDG_Init();
 80001f0:	f000 f858 	bl	80002a4 <MX_IWDG_Init>
  /* USER CODE BEGIN 2 */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_SET);
 80001f4:	2201      	movs	r2, #1
 80001f6:	2120      	movs	r1, #32
 80001f8:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80001fc:	f000 fc82 	bl	8000b04 <HAL_GPIO_WritePin>
  HAL_Delay(3000);
 8000200:	f640 30b8 	movw	r0, #3000	; 0xbb8
 8000204:	f000 f9c0 	bl	8000588 <HAL_Delay>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  // khong dung input polling cho pc13 vi co delay
	  HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_5);
 8000208:	2120      	movs	r1, #32
 800020a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800020e:	f000 fc91 	bl	8000b34 <HAL_GPIO_TogglePin>
	  HAL_Delay(1000);
 8000212:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000216:	f000 f9b7 	bl	8000588 <HAL_Delay>
	  HAL_IWDG_Refresh(&hiwdg);
 800021a:	4802      	ldr	r0, [pc, #8]	; (8000224 <main+0x44>)
 800021c:	f000 fd02 	bl	8000c24 <HAL_IWDG_Refresh>
	  HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_5);
 8000220:	e7f2      	b.n	8000208 <main+0x28>
 8000222:	bf00      	nop
 8000224:	20000028 	.word	0x20000028

08000228 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000228:	b580      	push	{r7, lr}
 800022a:	b090      	sub	sp, #64	; 0x40
 800022c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800022e:	f107 0318 	add.w	r3, r7, #24
 8000232:	2228      	movs	r2, #40	; 0x28
 8000234:	2100      	movs	r1, #0
 8000236:	4618      	mov	r0, r3
 8000238:	f001 fe24 	bl	8001e84 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800023c:	1d3b      	adds	r3, r7, #4
 800023e:	2200      	movs	r2, #0
 8000240:	601a      	str	r2, [r3, #0]
 8000242:	605a      	str	r2, [r3, #4]
 8000244:	609a      	str	r2, [r3, #8]
 8000246:	60da      	str	r2, [r3, #12]
 8000248:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSI;
 800024a:	230a      	movs	r3, #10
 800024c:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800024e:	2301      	movs	r3, #1
 8000250:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000252:	2310      	movs	r3, #16
 8000254:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8000256:	2301      	movs	r3, #1
 8000258:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 800025a:	2300      	movs	r3, #0
 800025c:	633b      	str	r3, [r7, #48]	; 0x30
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800025e:	f107 0318 	add.w	r3, r7, #24
 8000262:	4618      	mov	r0, r3
 8000264:	f000 fcee 	bl	8000c44 <HAL_RCC_OscConfig>
 8000268:	4603      	mov	r3, r0
 800026a:	2b00      	cmp	r3, #0
 800026c:	d001      	beq.n	8000272 <SystemClock_Config+0x4a>
  {
    Error_Handler();
 800026e:	f000 f88f 	bl	8000390 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000272:	230f      	movs	r3, #15
 8000274:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000276:	2300      	movs	r3, #0
 8000278:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800027a:	2300      	movs	r3, #0
 800027c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800027e:	2300      	movs	r3, #0
 8000280:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000282:	2300      	movs	r3, #0
 8000284:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000286:	1d3b      	adds	r3, r7, #4
 8000288:	2100      	movs	r1, #0
 800028a:	4618      	mov	r0, r3
 800028c:	f001 fbf0 	bl	8001a70 <HAL_RCC_ClockConfig>
 8000290:	4603      	mov	r3, r0
 8000292:	2b00      	cmp	r3, #0
 8000294:	d001      	beq.n	800029a <SystemClock_Config+0x72>
  {
    Error_Handler();
 8000296:	f000 f87b 	bl	8000390 <Error_Handler>
  }
}
 800029a:	bf00      	nop
 800029c:	3740      	adds	r7, #64	; 0x40
 800029e:	46bd      	mov	sp, r7
 80002a0:	bd80      	pop	{r7, pc}
	...

080002a4 <MX_IWDG_Init>:
  * @brief IWDG Initialization Function
  * @param None
  * @retval None
  */
static void MX_IWDG_Init(void)
{
 80002a4:	b580      	push	{r7, lr}
 80002a6:	af00      	add	r7, sp, #0
  /* USER CODE END IWDG_Init 0 */

  /* USER CODE BEGIN IWDG_Init 1 */

  /* USER CODE END IWDG_Init 1 */
  hiwdg.Instance = IWDG;
 80002a8:	4b0b      	ldr	r3, [pc, #44]	; (80002d8 <MX_IWDG_Init+0x34>)
 80002aa:	4a0c      	ldr	r2, [pc, #48]	; (80002dc <MX_IWDG_Init+0x38>)
 80002ac:	601a      	str	r2, [r3, #0]
  hiwdg.Init.Prescaler = IWDG_PRESCALER_64;
 80002ae:	4b0a      	ldr	r3, [pc, #40]	; (80002d8 <MX_IWDG_Init+0x34>)
 80002b0:	2204      	movs	r2, #4
 80002b2:	605a      	str	r2, [r3, #4]
  hiwdg.Init.Window = 3125;
 80002b4:	4b08      	ldr	r3, [pc, #32]	; (80002d8 <MX_IWDG_Init+0x34>)
 80002b6:	f640 4235 	movw	r2, #3125	; 0xc35
 80002ba:	60da      	str	r2, [r3, #12]
  hiwdg.Init.Reload = 3125;
 80002bc:	4b06      	ldr	r3, [pc, #24]	; (80002d8 <MX_IWDG_Init+0x34>)
 80002be:	f640 4235 	movw	r2, #3125	; 0xc35
 80002c2:	609a      	str	r2, [r3, #8]
  if (HAL_IWDG_Init(&hiwdg) != HAL_OK)
 80002c4:	4804      	ldr	r0, [pc, #16]	; (80002d8 <MX_IWDG_Init+0x34>)
 80002c6:	f000 fc67 	bl	8000b98 <HAL_IWDG_Init>
 80002ca:	4603      	mov	r3, r0
 80002cc:	2b00      	cmp	r3, #0
 80002ce:	d001      	beq.n	80002d4 <MX_IWDG_Init+0x30>
  {
    Error_Handler();
 80002d0:	f000 f85e 	bl	8000390 <Error_Handler>
  }
  /* USER CODE BEGIN IWDG_Init 2 */

  /* USER CODE END IWDG_Init 2 */

}
 80002d4:	bf00      	nop
 80002d6:	bd80      	pop	{r7, pc}
 80002d8:	20000028 	.word	0x20000028
 80002dc:	40003000 	.word	0x40003000

080002e0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80002e0:	b580      	push	{r7, lr}
 80002e2:	b088      	sub	sp, #32
 80002e4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80002e6:	f107 030c 	add.w	r3, r7, #12
 80002ea:	2200      	movs	r2, #0
 80002ec:	601a      	str	r2, [r3, #0]
 80002ee:	605a      	str	r2, [r3, #4]
 80002f0:	609a      	str	r2, [r3, #8]
 80002f2:	60da      	str	r2, [r3, #12]
 80002f4:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80002f6:	4b23      	ldr	r3, [pc, #140]	; (8000384 <MX_GPIO_Init+0xa4>)
 80002f8:	695b      	ldr	r3, [r3, #20]
 80002fa:	4a22      	ldr	r2, [pc, #136]	; (8000384 <MX_GPIO_Init+0xa4>)
 80002fc:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8000300:	6153      	str	r3, [r2, #20]
 8000302:	4b20      	ldr	r3, [pc, #128]	; (8000384 <MX_GPIO_Init+0xa4>)
 8000304:	695b      	ldr	r3, [r3, #20]
 8000306:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800030a:	60bb      	str	r3, [r7, #8]
 800030c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800030e:	4b1d      	ldr	r3, [pc, #116]	; (8000384 <MX_GPIO_Init+0xa4>)
 8000310:	695b      	ldr	r3, [r3, #20]
 8000312:	4a1c      	ldr	r2, [pc, #112]	; (8000384 <MX_GPIO_Init+0xa4>)
 8000314:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000318:	6153      	str	r3, [r2, #20]
 800031a:	4b1a      	ldr	r3, [pc, #104]	; (8000384 <MX_GPIO_Init+0xa4>)
 800031c:	695b      	ldr	r3, [r3, #20]
 800031e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000322:	607b      	str	r3, [r7, #4]
 8000324:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_RESET);
 8000326:	2200      	movs	r2, #0
 8000328:	2120      	movs	r1, #32
 800032a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800032e:	f000 fbe9 	bl	8000b04 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC13 */
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8000332:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000336:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000338:	4b13      	ldr	r3, [pc, #76]	; (8000388 <MX_GPIO_Init+0xa8>)
 800033a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800033c:	2300      	movs	r3, #0
 800033e:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000340:	f107 030c 	add.w	r3, r7, #12
 8000344:	4619      	mov	r1, r3
 8000346:	4811      	ldr	r0, [pc, #68]	; (800038c <MX_GPIO_Init+0xac>)
 8000348:	f000 fa52 	bl	80007f0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA5 */
  GPIO_InitStruct.Pin = GPIO_PIN_5;
 800034c:	2320      	movs	r3, #32
 800034e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000350:	2301      	movs	r3, #1
 8000352:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000354:	2300      	movs	r3, #0
 8000356:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000358:	2300      	movs	r3, #0
 800035a:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800035c:	f107 030c 	add.w	r3, r7, #12
 8000360:	4619      	mov	r1, r3
 8000362:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8000366:	f000 fa43 	bl	80007f0 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 800036a:	2200      	movs	r2, #0
 800036c:	2100      	movs	r1, #0
 800036e:	2028      	movs	r0, #40	; 0x28
 8000370:	f000 fa07 	bl	8000782 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8000374:	2028      	movs	r0, #40	; 0x28
 8000376:	f000 fa20 	bl	80007ba <HAL_NVIC_EnableIRQ>

}
 800037a:	bf00      	nop
 800037c:	3720      	adds	r7, #32
 800037e:	46bd      	mov	sp, r7
 8000380:	bd80      	pop	{r7, pc}
 8000382:	bf00      	nop
 8000384:	40021000 	.word	0x40021000
 8000388:	10110000 	.word	0x10110000
 800038c:	48000800 	.word	0x48000800

08000390 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000390:	b480      	push	{r7}
 8000392:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000394:	b672      	cpsid	i
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000396:	e7fe      	b.n	8000396 <Error_Handler+0x6>

08000398 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000398:	b480      	push	{r7}
 800039a:	b083      	sub	sp, #12
 800039c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800039e:	4b0f      	ldr	r3, [pc, #60]	; (80003dc <HAL_MspInit+0x44>)
 80003a0:	699b      	ldr	r3, [r3, #24]
 80003a2:	4a0e      	ldr	r2, [pc, #56]	; (80003dc <HAL_MspInit+0x44>)
 80003a4:	f043 0301 	orr.w	r3, r3, #1
 80003a8:	6193      	str	r3, [r2, #24]
 80003aa:	4b0c      	ldr	r3, [pc, #48]	; (80003dc <HAL_MspInit+0x44>)
 80003ac:	699b      	ldr	r3, [r3, #24]
 80003ae:	f003 0301 	and.w	r3, r3, #1
 80003b2:	607b      	str	r3, [r7, #4]
 80003b4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80003b6:	4b09      	ldr	r3, [pc, #36]	; (80003dc <HAL_MspInit+0x44>)
 80003b8:	69db      	ldr	r3, [r3, #28]
 80003ba:	4a08      	ldr	r2, [pc, #32]	; (80003dc <HAL_MspInit+0x44>)
 80003bc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80003c0:	61d3      	str	r3, [r2, #28]
 80003c2:	4b06      	ldr	r3, [pc, #24]	; (80003dc <HAL_MspInit+0x44>)
 80003c4:	69db      	ldr	r3, [r3, #28]
 80003c6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80003ca:	603b      	str	r3, [r7, #0]
 80003cc:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80003ce:	bf00      	nop
 80003d0:	370c      	adds	r7, #12
 80003d2:	46bd      	mov	sp, r7
 80003d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003d8:	4770      	bx	lr
 80003da:	bf00      	nop
 80003dc:	40021000 	.word	0x40021000

080003e0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80003e0:	b480      	push	{r7}
 80003e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80003e4:	e7fe      	b.n	80003e4 <NMI_Handler+0x4>

080003e6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80003e6:	b480      	push	{r7}
 80003e8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80003ea:	e7fe      	b.n	80003ea <HardFault_Handler+0x4>

080003ec <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80003ec:	b480      	push	{r7}
 80003ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80003f0:	e7fe      	b.n	80003f0 <MemManage_Handler+0x4>

080003f2 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80003f2:	b480      	push	{r7}
 80003f4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80003f6:	e7fe      	b.n	80003f6 <BusFault_Handler+0x4>

080003f8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80003f8:	b480      	push	{r7}
 80003fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80003fc:	e7fe      	b.n	80003fc <UsageFault_Handler+0x4>

080003fe <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80003fe:	b480      	push	{r7}
 8000400:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000402:	bf00      	nop
 8000404:	46bd      	mov	sp, r7
 8000406:	f85d 7b04 	ldr.w	r7, [sp], #4
 800040a:	4770      	bx	lr

0800040c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800040c:	b480      	push	{r7}
 800040e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000410:	bf00      	nop
 8000412:	46bd      	mov	sp, r7
 8000414:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000418:	4770      	bx	lr

0800041a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800041a:	b480      	push	{r7}
 800041c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800041e:	bf00      	nop
 8000420:	46bd      	mov	sp, r7
 8000422:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000426:	4770      	bx	lr

08000428 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000428:	b580      	push	{r7, lr}
 800042a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800042c:	f000 f88c 	bl	8000548 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000430:	bf00      	nop
 8000432:	bd80      	pop	{r7, pc}

08000434 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8000434:	b580      	push	{r7, lr}
 8000436:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 8000438:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 800043c:	f000 fb94 	bl	8000b68 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8000440:	bf00      	nop
 8000442:	bd80      	pop	{r7, pc}

08000444 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000444:	b480      	push	{r7}
 8000446:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000448:	4b06      	ldr	r3, [pc, #24]	; (8000464 <SystemInit+0x20>)
 800044a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800044e:	4a05      	ldr	r2, [pc, #20]	; (8000464 <SystemInit+0x20>)
 8000450:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000454:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000458:	bf00      	nop
 800045a:	46bd      	mov	sp, r7
 800045c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000460:	4770      	bx	lr
 8000462:	bf00      	nop
 8000464:	e000ed00 	.word	0xe000ed00

08000468 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8000468:	f8df d034 	ldr.w	sp, [pc, #52]	; 80004a0 <LoopForever+0x2>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 800046c:	480d      	ldr	r0, [pc, #52]	; (80004a4 <LoopForever+0x6>)
  ldr r1, =_edata
 800046e:	490e      	ldr	r1, [pc, #56]	; (80004a8 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000470:	4a0e      	ldr	r2, [pc, #56]	; (80004ac <LoopForever+0xe>)
  movs r3, #0
 8000472:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000474:	e002      	b.n	800047c <LoopCopyDataInit>

08000476 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000476:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000478:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800047a:	3304      	adds	r3, #4

0800047c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 800047c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800047e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000480:	d3f9      	bcc.n	8000476 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000482:	4a0b      	ldr	r2, [pc, #44]	; (80004b0 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000484:	4c0b      	ldr	r4, [pc, #44]	; (80004b4 <LoopForever+0x16>)
  movs r3, #0
 8000486:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000488:	e001      	b.n	800048e <LoopFillZerobss>

0800048a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800048a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800048c:	3204      	adds	r2, #4

0800048e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800048e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000490:	d3fb      	bcc.n	800048a <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8000492:	f7ff ffd7 	bl	8000444 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000496:	f001 fcd1 	bl	8001e3c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800049a:	f7ff fea1 	bl	80001e0 <main>

0800049e <LoopForever>:

LoopForever:
    b LoopForever
 800049e:	e7fe      	b.n	800049e <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80004a0:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 80004a4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80004a8:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 80004ac:	08001ee4 	.word	0x08001ee4
  ldr r2, =_sbss
 80004b0:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 80004b4:	2000003c 	.word	0x2000003c

080004b8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80004b8:	e7fe      	b.n	80004b8 <ADC1_2_IRQHandler>
	...

080004bc <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80004bc:	b580      	push	{r7, lr}
 80004be:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80004c0:	4b08      	ldr	r3, [pc, #32]	; (80004e4 <HAL_Init+0x28>)
 80004c2:	681b      	ldr	r3, [r3, #0]
 80004c4:	4a07      	ldr	r2, [pc, #28]	; (80004e4 <HAL_Init+0x28>)
 80004c6:	f043 0310 	orr.w	r3, r3, #16
 80004ca:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80004cc:	2003      	movs	r0, #3
 80004ce:	f000 f94d 	bl	800076c <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80004d2:	2000      	movs	r0, #0
 80004d4:	f000 f808 	bl	80004e8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80004d8:	f7ff ff5e 	bl	8000398 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80004dc:	2300      	movs	r3, #0
}
 80004de:	4618      	mov	r0, r3
 80004e0:	bd80      	pop	{r7, pc}
 80004e2:	bf00      	nop
 80004e4:	40022000 	.word	0x40022000

080004e8 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80004e8:	b580      	push	{r7, lr}
 80004ea:	b082      	sub	sp, #8
 80004ec:	af00      	add	r7, sp, #0
 80004ee:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80004f0:	4b12      	ldr	r3, [pc, #72]	; (800053c <HAL_InitTick+0x54>)
 80004f2:	681a      	ldr	r2, [r3, #0]
 80004f4:	4b12      	ldr	r3, [pc, #72]	; (8000540 <HAL_InitTick+0x58>)
 80004f6:	781b      	ldrb	r3, [r3, #0]
 80004f8:	4619      	mov	r1, r3
 80004fa:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80004fe:	fbb3 f3f1 	udiv	r3, r3, r1
 8000502:	fbb2 f3f3 	udiv	r3, r2, r3
 8000506:	4618      	mov	r0, r3
 8000508:	f000 f965 	bl	80007d6 <HAL_SYSTICK_Config>
 800050c:	4603      	mov	r3, r0
 800050e:	2b00      	cmp	r3, #0
 8000510:	d001      	beq.n	8000516 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000512:	2301      	movs	r3, #1
 8000514:	e00e      	b.n	8000534 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000516:	687b      	ldr	r3, [r7, #4]
 8000518:	2b0f      	cmp	r3, #15
 800051a:	d80a      	bhi.n	8000532 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800051c:	2200      	movs	r2, #0
 800051e:	6879      	ldr	r1, [r7, #4]
 8000520:	f04f 30ff 	mov.w	r0, #4294967295
 8000524:	f000 f92d 	bl	8000782 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000528:	4a06      	ldr	r2, [pc, #24]	; (8000544 <HAL_InitTick+0x5c>)
 800052a:	687b      	ldr	r3, [r7, #4]
 800052c:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 800052e:	2300      	movs	r3, #0
 8000530:	e000      	b.n	8000534 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000532:	2301      	movs	r3, #1
}
 8000534:	4618      	mov	r0, r3
 8000536:	3708      	adds	r7, #8
 8000538:	46bd      	mov	sp, r7
 800053a:	bd80      	pop	{r7, pc}
 800053c:	20000000 	.word	0x20000000
 8000540:	20000008 	.word	0x20000008
 8000544:	20000004 	.word	0x20000004

08000548 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000548:	b480      	push	{r7}
 800054a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800054c:	4b06      	ldr	r3, [pc, #24]	; (8000568 <HAL_IncTick+0x20>)
 800054e:	781b      	ldrb	r3, [r3, #0]
 8000550:	461a      	mov	r2, r3
 8000552:	4b06      	ldr	r3, [pc, #24]	; (800056c <HAL_IncTick+0x24>)
 8000554:	681b      	ldr	r3, [r3, #0]
 8000556:	4413      	add	r3, r2
 8000558:	4a04      	ldr	r2, [pc, #16]	; (800056c <HAL_IncTick+0x24>)
 800055a:	6013      	str	r3, [r2, #0]
}
 800055c:	bf00      	nop
 800055e:	46bd      	mov	sp, r7
 8000560:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000564:	4770      	bx	lr
 8000566:	bf00      	nop
 8000568:	20000008 	.word	0x20000008
 800056c:	20000038 	.word	0x20000038

08000570 <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000570:	b480      	push	{r7}
 8000572:	af00      	add	r7, sp, #0
  return uwTick;  
 8000574:	4b03      	ldr	r3, [pc, #12]	; (8000584 <HAL_GetTick+0x14>)
 8000576:	681b      	ldr	r3, [r3, #0]
}
 8000578:	4618      	mov	r0, r3
 800057a:	46bd      	mov	sp, r7
 800057c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000580:	4770      	bx	lr
 8000582:	bf00      	nop
 8000584:	20000038 	.word	0x20000038

08000588 <HAL_Delay>:
  *         implementations  in user file.
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000588:	b580      	push	{r7, lr}
 800058a:	b084      	sub	sp, #16
 800058c:	af00      	add	r7, sp, #0
 800058e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000590:	f7ff ffee 	bl	8000570 <HAL_GetTick>
 8000594:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000596:	687b      	ldr	r3, [r7, #4]
 8000598:	60fb      	str	r3, [r7, #12]
  
  /* Add freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800059a:	68fb      	ldr	r3, [r7, #12]
 800059c:	f1b3 3fff 	cmp.w	r3, #4294967295
 80005a0:	d005      	beq.n	80005ae <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80005a2:	4b09      	ldr	r3, [pc, #36]	; (80005c8 <HAL_Delay+0x40>)
 80005a4:	781b      	ldrb	r3, [r3, #0]
 80005a6:	461a      	mov	r2, r3
 80005a8:	68fb      	ldr	r3, [r7, #12]
 80005aa:	4413      	add	r3, r2
 80005ac:	60fb      	str	r3, [r7, #12]
  }
  
  while((HAL_GetTick() - tickstart) < wait)
 80005ae:	bf00      	nop
 80005b0:	f7ff ffde 	bl	8000570 <HAL_GetTick>
 80005b4:	4602      	mov	r2, r0
 80005b6:	68bb      	ldr	r3, [r7, #8]
 80005b8:	1ad3      	subs	r3, r2, r3
 80005ba:	68fa      	ldr	r2, [r7, #12]
 80005bc:	429a      	cmp	r2, r3
 80005be:	d8f7      	bhi.n	80005b0 <HAL_Delay+0x28>
  {
  }
}
 80005c0:	bf00      	nop
 80005c2:	3710      	adds	r7, #16
 80005c4:	46bd      	mov	sp, r7
 80005c6:	bd80      	pop	{r7, pc}
 80005c8:	20000008 	.word	0x20000008

080005cc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80005cc:	b480      	push	{r7}
 80005ce:	b085      	sub	sp, #20
 80005d0:	af00      	add	r7, sp, #0
 80005d2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80005d4:	687b      	ldr	r3, [r7, #4]
 80005d6:	f003 0307 	and.w	r3, r3, #7
 80005da:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80005dc:	4b0c      	ldr	r3, [pc, #48]	; (8000610 <__NVIC_SetPriorityGrouping+0x44>)
 80005de:	68db      	ldr	r3, [r3, #12]
 80005e0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80005e2:	68ba      	ldr	r2, [r7, #8]
 80005e4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80005e8:	4013      	ands	r3, r2
 80005ea:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80005ec:	68fb      	ldr	r3, [r7, #12]
 80005ee:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80005f0:	68bb      	ldr	r3, [r7, #8]
 80005f2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80005f4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80005f8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80005fc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80005fe:	4a04      	ldr	r2, [pc, #16]	; (8000610 <__NVIC_SetPriorityGrouping+0x44>)
 8000600:	68bb      	ldr	r3, [r7, #8]
 8000602:	60d3      	str	r3, [r2, #12]
}
 8000604:	bf00      	nop
 8000606:	3714      	adds	r7, #20
 8000608:	46bd      	mov	sp, r7
 800060a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800060e:	4770      	bx	lr
 8000610:	e000ed00 	.word	0xe000ed00

08000614 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000614:	b480      	push	{r7}
 8000616:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000618:	4b04      	ldr	r3, [pc, #16]	; (800062c <__NVIC_GetPriorityGrouping+0x18>)
 800061a:	68db      	ldr	r3, [r3, #12]
 800061c:	0a1b      	lsrs	r3, r3, #8
 800061e:	f003 0307 	and.w	r3, r3, #7
}
 8000622:	4618      	mov	r0, r3
 8000624:	46bd      	mov	sp, r7
 8000626:	f85d 7b04 	ldr.w	r7, [sp], #4
 800062a:	4770      	bx	lr
 800062c:	e000ed00 	.word	0xe000ed00

08000630 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000630:	b480      	push	{r7}
 8000632:	b083      	sub	sp, #12
 8000634:	af00      	add	r7, sp, #0
 8000636:	4603      	mov	r3, r0
 8000638:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800063a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800063e:	2b00      	cmp	r3, #0
 8000640:	db0b      	blt.n	800065a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000642:	79fb      	ldrb	r3, [r7, #7]
 8000644:	f003 021f 	and.w	r2, r3, #31
 8000648:	4907      	ldr	r1, [pc, #28]	; (8000668 <__NVIC_EnableIRQ+0x38>)
 800064a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800064e:	095b      	lsrs	r3, r3, #5
 8000650:	2001      	movs	r0, #1
 8000652:	fa00 f202 	lsl.w	r2, r0, r2
 8000656:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800065a:	bf00      	nop
 800065c:	370c      	adds	r7, #12
 800065e:	46bd      	mov	sp, r7
 8000660:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000664:	4770      	bx	lr
 8000666:	bf00      	nop
 8000668:	e000e100 	.word	0xe000e100

0800066c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800066c:	b480      	push	{r7}
 800066e:	b083      	sub	sp, #12
 8000670:	af00      	add	r7, sp, #0
 8000672:	4603      	mov	r3, r0
 8000674:	6039      	str	r1, [r7, #0]
 8000676:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000678:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800067c:	2b00      	cmp	r3, #0
 800067e:	db0a      	blt.n	8000696 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000680:	683b      	ldr	r3, [r7, #0]
 8000682:	b2da      	uxtb	r2, r3
 8000684:	490c      	ldr	r1, [pc, #48]	; (80006b8 <__NVIC_SetPriority+0x4c>)
 8000686:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800068a:	0112      	lsls	r2, r2, #4
 800068c:	b2d2      	uxtb	r2, r2
 800068e:	440b      	add	r3, r1
 8000690:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000694:	e00a      	b.n	80006ac <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000696:	683b      	ldr	r3, [r7, #0]
 8000698:	b2da      	uxtb	r2, r3
 800069a:	4908      	ldr	r1, [pc, #32]	; (80006bc <__NVIC_SetPriority+0x50>)
 800069c:	79fb      	ldrb	r3, [r7, #7]
 800069e:	f003 030f 	and.w	r3, r3, #15
 80006a2:	3b04      	subs	r3, #4
 80006a4:	0112      	lsls	r2, r2, #4
 80006a6:	b2d2      	uxtb	r2, r2
 80006a8:	440b      	add	r3, r1
 80006aa:	761a      	strb	r2, [r3, #24]
}
 80006ac:	bf00      	nop
 80006ae:	370c      	adds	r7, #12
 80006b0:	46bd      	mov	sp, r7
 80006b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006b6:	4770      	bx	lr
 80006b8:	e000e100 	.word	0xe000e100
 80006bc:	e000ed00 	.word	0xe000ed00

080006c0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80006c0:	b480      	push	{r7}
 80006c2:	b089      	sub	sp, #36	; 0x24
 80006c4:	af00      	add	r7, sp, #0
 80006c6:	60f8      	str	r0, [r7, #12]
 80006c8:	60b9      	str	r1, [r7, #8]
 80006ca:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80006cc:	68fb      	ldr	r3, [r7, #12]
 80006ce:	f003 0307 	and.w	r3, r3, #7
 80006d2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80006d4:	69fb      	ldr	r3, [r7, #28]
 80006d6:	f1c3 0307 	rsb	r3, r3, #7
 80006da:	2b04      	cmp	r3, #4
 80006dc:	bf28      	it	cs
 80006de:	2304      	movcs	r3, #4
 80006e0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80006e2:	69fb      	ldr	r3, [r7, #28]
 80006e4:	3304      	adds	r3, #4
 80006e6:	2b06      	cmp	r3, #6
 80006e8:	d902      	bls.n	80006f0 <NVIC_EncodePriority+0x30>
 80006ea:	69fb      	ldr	r3, [r7, #28]
 80006ec:	3b03      	subs	r3, #3
 80006ee:	e000      	b.n	80006f2 <NVIC_EncodePriority+0x32>
 80006f0:	2300      	movs	r3, #0
 80006f2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80006f4:	f04f 32ff 	mov.w	r2, #4294967295
 80006f8:	69bb      	ldr	r3, [r7, #24]
 80006fa:	fa02 f303 	lsl.w	r3, r2, r3
 80006fe:	43da      	mvns	r2, r3
 8000700:	68bb      	ldr	r3, [r7, #8]
 8000702:	401a      	ands	r2, r3
 8000704:	697b      	ldr	r3, [r7, #20]
 8000706:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000708:	f04f 31ff 	mov.w	r1, #4294967295
 800070c:	697b      	ldr	r3, [r7, #20]
 800070e:	fa01 f303 	lsl.w	r3, r1, r3
 8000712:	43d9      	mvns	r1, r3
 8000714:	687b      	ldr	r3, [r7, #4]
 8000716:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000718:	4313      	orrs	r3, r2
         );
}
 800071a:	4618      	mov	r0, r3
 800071c:	3724      	adds	r7, #36	; 0x24
 800071e:	46bd      	mov	sp, r7
 8000720:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000724:	4770      	bx	lr
	...

08000728 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000728:	b580      	push	{r7, lr}
 800072a:	b082      	sub	sp, #8
 800072c:	af00      	add	r7, sp, #0
 800072e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000730:	687b      	ldr	r3, [r7, #4]
 8000732:	3b01      	subs	r3, #1
 8000734:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000738:	d301      	bcc.n	800073e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800073a:	2301      	movs	r3, #1
 800073c:	e00f      	b.n	800075e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800073e:	4a0a      	ldr	r2, [pc, #40]	; (8000768 <SysTick_Config+0x40>)
 8000740:	687b      	ldr	r3, [r7, #4]
 8000742:	3b01      	subs	r3, #1
 8000744:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000746:	210f      	movs	r1, #15
 8000748:	f04f 30ff 	mov.w	r0, #4294967295
 800074c:	f7ff ff8e 	bl	800066c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000750:	4b05      	ldr	r3, [pc, #20]	; (8000768 <SysTick_Config+0x40>)
 8000752:	2200      	movs	r2, #0
 8000754:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000756:	4b04      	ldr	r3, [pc, #16]	; (8000768 <SysTick_Config+0x40>)
 8000758:	2207      	movs	r2, #7
 800075a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800075c:	2300      	movs	r3, #0
}
 800075e:	4618      	mov	r0, r3
 8000760:	3708      	adds	r7, #8
 8000762:	46bd      	mov	sp, r7
 8000764:	bd80      	pop	{r7, pc}
 8000766:	bf00      	nop
 8000768:	e000e010 	.word	0xe000e010

0800076c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800076c:	b580      	push	{r7, lr}
 800076e:	b082      	sub	sp, #8
 8000770:	af00      	add	r7, sp, #0
 8000772:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000774:	6878      	ldr	r0, [r7, #4]
 8000776:	f7ff ff29 	bl	80005cc <__NVIC_SetPriorityGrouping>
}
 800077a:	bf00      	nop
 800077c:	3708      	adds	r7, #8
 800077e:	46bd      	mov	sp, r7
 8000780:	bd80      	pop	{r7, pc}

08000782 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000782:	b580      	push	{r7, lr}
 8000784:	b086      	sub	sp, #24
 8000786:	af00      	add	r7, sp, #0
 8000788:	4603      	mov	r3, r0
 800078a:	60b9      	str	r1, [r7, #8]
 800078c:	607a      	str	r2, [r7, #4]
 800078e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000790:	2300      	movs	r3, #0
 8000792:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000794:	f7ff ff3e 	bl	8000614 <__NVIC_GetPriorityGrouping>
 8000798:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800079a:	687a      	ldr	r2, [r7, #4]
 800079c:	68b9      	ldr	r1, [r7, #8]
 800079e:	6978      	ldr	r0, [r7, #20]
 80007a0:	f7ff ff8e 	bl	80006c0 <NVIC_EncodePriority>
 80007a4:	4602      	mov	r2, r0
 80007a6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80007aa:	4611      	mov	r1, r2
 80007ac:	4618      	mov	r0, r3
 80007ae:	f7ff ff5d 	bl	800066c <__NVIC_SetPriority>
}
 80007b2:	bf00      	nop
 80007b4:	3718      	adds	r7, #24
 80007b6:	46bd      	mov	sp, r7
 80007b8:	bd80      	pop	{r7, pc}

080007ba <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f3xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80007ba:	b580      	push	{r7, lr}
 80007bc:	b082      	sub	sp, #8
 80007be:	af00      	add	r7, sp, #0
 80007c0:	4603      	mov	r3, r0
 80007c2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80007c4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80007c8:	4618      	mov	r0, r3
 80007ca:	f7ff ff31 	bl	8000630 <__NVIC_EnableIRQ>
}
 80007ce:	bf00      	nop
 80007d0:	3708      	adds	r7, #8
 80007d2:	46bd      	mov	sp, r7
 80007d4:	bd80      	pop	{r7, pc}

080007d6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80007d6:	b580      	push	{r7, lr}
 80007d8:	b082      	sub	sp, #8
 80007da:	af00      	add	r7, sp, #0
 80007dc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80007de:	6878      	ldr	r0, [r7, #4]
 80007e0:	f7ff ffa2 	bl	8000728 <SysTick_Config>
 80007e4:	4603      	mov	r3, r0
}
 80007e6:	4618      	mov	r0, r3
 80007e8:	3708      	adds	r7, #8
 80007ea:	46bd      	mov	sp, r7
 80007ec:	bd80      	pop	{r7, pc}
	...

080007f0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80007f0:	b480      	push	{r7}
 80007f2:	b087      	sub	sp, #28
 80007f4:	af00      	add	r7, sp, #0
 80007f6:	6078      	str	r0, [r7, #4]
 80007f8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80007fa:	2300      	movs	r3, #0
 80007fc:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80007fe:	e160      	b.n	8000ac2 <HAL_GPIO_Init+0x2d2>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8000800:	683b      	ldr	r3, [r7, #0]
 8000802:	681a      	ldr	r2, [r3, #0]
 8000804:	2101      	movs	r1, #1
 8000806:	697b      	ldr	r3, [r7, #20]
 8000808:	fa01 f303 	lsl.w	r3, r1, r3
 800080c:	4013      	ands	r3, r2
 800080e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8000810:	68fb      	ldr	r3, [r7, #12]
 8000812:	2b00      	cmp	r3, #0
 8000814:	f000 8152 	beq.w	8000abc <HAL_GPIO_Init+0x2cc>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000818:	683b      	ldr	r3, [r7, #0]
 800081a:	685b      	ldr	r3, [r3, #4]
 800081c:	2b01      	cmp	r3, #1
 800081e:	d00b      	beq.n	8000838 <HAL_GPIO_Init+0x48>
 8000820:	683b      	ldr	r3, [r7, #0]
 8000822:	685b      	ldr	r3, [r3, #4]
 8000824:	2b02      	cmp	r3, #2
 8000826:	d007      	beq.n	8000838 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000828:	683b      	ldr	r3, [r7, #0]
 800082a:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800082c:	2b11      	cmp	r3, #17
 800082e:	d003      	beq.n	8000838 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000830:	683b      	ldr	r3, [r7, #0]
 8000832:	685b      	ldr	r3, [r3, #4]
 8000834:	2b12      	cmp	r3, #18
 8000836:	d130      	bne.n	800089a <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000838:	687b      	ldr	r3, [r7, #4]
 800083a:	689b      	ldr	r3, [r3, #8]
 800083c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 800083e:	697b      	ldr	r3, [r7, #20]
 8000840:	005b      	lsls	r3, r3, #1
 8000842:	2203      	movs	r2, #3
 8000844:	fa02 f303 	lsl.w	r3, r2, r3
 8000848:	43db      	mvns	r3, r3
 800084a:	693a      	ldr	r2, [r7, #16]
 800084c:	4013      	ands	r3, r2
 800084e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8000850:	683b      	ldr	r3, [r7, #0]
 8000852:	68da      	ldr	r2, [r3, #12]
 8000854:	697b      	ldr	r3, [r7, #20]
 8000856:	005b      	lsls	r3, r3, #1
 8000858:	fa02 f303 	lsl.w	r3, r2, r3
 800085c:	693a      	ldr	r2, [r7, #16]
 800085e:	4313      	orrs	r3, r2
 8000860:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8000862:	687b      	ldr	r3, [r7, #4]
 8000864:	693a      	ldr	r2, [r7, #16]
 8000866:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000868:	687b      	ldr	r3, [r7, #4]
 800086a:	685b      	ldr	r3, [r3, #4]
 800086c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800086e:	2201      	movs	r2, #1
 8000870:	697b      	ldr	r3, [r7, #20]
 8000872:	fa02 f303 	lsl.w	r3, r2, r3
 8000876:	43db      	mvns	r3, r3
 8000878:	693a      	ldr	r2, [r7, #16]
 800087a:	4013      	ands	r3, r2
 800087c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 800087e:	683b      	ldr	r3, [r7, #0]
 8000880:	685b      	ldr	r3, [r3, #4]
 8000882:	091b      	lsrs	r3, r3, #4
 8000884:	f003 0201 	and.w	r2, r3, #1
 8000888:	697b      	ldr	r3, [r7, #20]
 800088a:	fa02 f303 	lsl.w	r3, r2, r3
 800088e:	693a      	ldr	r2, [r7, #16]
 8000890:	4313      	orrs	r3, r2
 8000892:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8000894:	687b      	ldr	r3, [r7, #4]
 8000896:	693a      	ldr	r2, [r7, #16]
 8000898:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800089a:	687b      	ldr	r3, [r7, #4]
 800089c:	68db      	ldr	r3, [r3, #12]
 800089e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 80008a0:	697b      	ldr	r3, [r7, #20]
 80008a2:	005b      	lsls	r3, r3, #1
 80008a4:	2203      	movs	r2, #3
 80008a6:	fa02 f303 	lsl.w	r3, r2, r3
 80008aa:	43db      	mvns	r3, r3
 80008ac:	693a      	ldr	r2, [r7, #16]
 80008ae:	4013      	ands	r3, r2
 80008b0:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 80008b2:	683b      	ldr	r3, [r7, #0]
 80008b4:	689a      	ldr	r2, [r3, #8]
 80008b6:	697b      	ldr	r3, [r7, #20]
 80008b8:	005b      	lsls	r3, r3, #1
 80008ba:	fa02 f303 	lsl.w	r3, r2, r3
 80008be:	693a      	ldr	r2, [r7, #16]
 80008c0:	4313      	orrs	r3, r2
 80008c2:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 80008c4:	687b      	ldr	r3, [r7, #4]
 80008c6:	693a      	ldr	r2, [r7, #16]
 80008c8:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80008ca:	683b      	ldr	r3, [r7, #0]
 80008cc:	685b      	ldr	r3, [r3, #4]
 80008ce:	2b02      	cmp	r3, #2
 80008d0:	d003      	beq.n	80008da <HAL_GPIO_Init+0xea>
 80008d2:	683b      	ldr	r3, [r7, #0]
 80008d4:	685b      	ldr	r3, [r3, #4]
 80008d6:	2b12      	cmp	r3, #18
 80008d8:	d123      	bne.n	8000922 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80008da:	697b      	ldr	r3, [r7, #20]
 80008dc:	08da      	lsrs	r2, r3, #3
 80008de:	687b      	ldr	r3, [r7, #4]
 80008e0:	3208      	adds	r2, #8
 80008e2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80008e6:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80008e8:	697b      	ldr	r3, [r7, #20]
 80008ea:	f003 0307 	and.w	r3, r3, #7
 80008ee:	009b      	lsls	r3, r3, #2
 80008f0:	220f      	movs	r2, #15
 80008f2:	fa02 f303 	lsl.w	r3, r2, r3
 80008f6:	43db      	mvns	r3, r3
 80008f8:	693a      	ldr	r2, [r7, #16]
 80008fa:	4013      	ands	r3, r2
 80008fc:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80008fe:	683b      	ldr	r3, [r7, #0]
 8000900:	691a      	ldr	r2, [r3, #16]
 8000902:	697b      	ldr	r3, [r7, #20]
 8000904:	f003 0307 	and.w	r3, r3, #7
 8000908:	009b      	lsls	r3, r3, #2
 800090a:	fa02 f303 	lsl.w	r3, r2, r3
 800090e:	693a      	ldr	r2, [r7, #16]
 8000910:	4313      	orrs	r3, r2
 8000912:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8000914:	697b      	ldr	r3, [r7, #20]
 8000916:	08da      	lsrs	r2, r3, #3
 8000918:	687b      	ldr	r3, [r7, #4]
 800091a:	3208      	adds	r2, #8
 800091c:	6939      	ldr	r1, [r7, #16]
 800091e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000922:	687b      	ldr	r3, [r7, #4]
 8000924:	681b      	ldr	r3, [r3, #0]
 8000926:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8000928:	697b      	ldr	r3, [r7, #20]
 800092a:	005b      	lsls	r3, r3, #1
 800092c:	2203      	movs	r2, #3
 800092e:	fa02 f303 	lsl.w	r3, r2, r3
 8000932:	43db      	mvns	r3, r3
 8000934:	693a      	ldr	r2, [r7, #16]
 8000936:	4013      	ands	r3, r2
 8000938:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800093a:	683b      	ldr	r3, [r7, #0]
 800093c:	685b      	ldr	r3, [r3, #4]
 800093e:	f003 0203 	and.w	r2, r3, #3
 8000942:	697b      	ldr	r3, [r7, #20]
 8000944:	005b      	lsls	r3, r3, #1
 8000946:	fa02 f303 	lsl.w	r3, r2, r3
 800094a:	693a      	ldr	r2, [r7, #16]
 800094c:	4313      	orrs	r3, r2
 800094e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8000950:	687b      	ldr	r3, [r7, #4]
 8000952:	693a      	ldr	r2, [r7, #16]
 8000954:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000956:	683b      	ldr	r3, [r7, #0]
 8000958:	685b      	ldr	r3, [r3, #4]
 800095a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800095e:	2b00      	cmp	r3, #0
 8000960:	f000 80ac 	beq.w	8000abc <HAL_GPIO_Init+0x2cc>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000964:	4b5e      	ldr	r3, [pc, #376]	; (8000ae0 <HAL_GPIO_Init+0x2f0>)
 8000966:	699b      	ldr	r3, [r3, #24]
 8000968:	4a5d      	ldr	r2, [pc, #372]	; (8000ae0 <HAL_GPIO_Init+0x2f0>)
 800096a:	f043 0301 	orr.w	r3, r3, #1
 800096e:	6193      	str	r3, [r2, #24]
 8000970:	4b5b      	ldr	r3, [pc, #364]	; (8000ae0 <HAL_GPIO_Init+0x2f0>)
 8000972:	699b      	ldr	r3, [r3, #24]
 8000974:	f003 0301 	and.w	r3, r3, #1
 8000978:	60bb      	str	r3, [r7, #8]
 800097a:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 800097c:	4a59      	ldr	r2, [pc, #356]	; (8000ae4 <HAL_GPIO_Init+0x2f4>)
 800097e:	697b      	ldr	r3, [r7, #20]
 8000980:	089b      	lsrs	r3, r3, #2
 8000982:	3302      	adds	r3, #2
 8000984:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000988:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800098a:	697b      	ldr	r3, [r7, #20]
 800098c:	f003 0303 	and.w	r3, r3, #3
 8000990:	009b      	lsls	r3, r3, #2
 8000992:	220f      	movs	r2, #15
 8000994:	fa02 f303 	lsl.w	r3, r2, r3
 8000998:	43db      	mvns	r3, r3
 800099a:	693a      	ldr	r2, [r7, #16]
 800099c:	4013      	ands	r3, r2
 800099e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80009a0:	687b      	ldr	r3, [r7, #4]
 80009a2:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 80009a6:	d025      	beq.n	80009f4 <HAL_GPIO_Init+0x204>
 80009a8:	687b      	ldr	r3, [r7, #4]
 80009aa:	4a4f      	ldr	r2, [pc, #316]	; (8000ae8 <HAL_GPIO_Init+0x2f8>)
 80009ac:	4293      	cmp	r3, r2
 80009ae:	d01f      	beq.n	80009f0 <HAL_GPIO_Init+0x200>
 80009b0:	687b      	ldr	r3, [r7, #4]
 80009b2:	4a4e      	ldr	r2, [pc, #312]	; (8000aec <HAL_GPIO_Init+0x2fc>)
 80009b4:	4293      	cmp	r3, r2
 80009b6:	d019      	beq.n	80009ec <HAL_GPIO_Init+0x1fc>
 80009b8:	687b      	ldr	r3, [r7, #4]
 80009ba:	4a4d      	ldr	r2, [pc, #308]	; (8000af0 <HAL_GPIO_Init+0x300>)
 80009bc:	4293      	cmp	r3, r2
 80009be:	d013      	beq.n	80009e8 <HAL_GPIO_Init+0x1f8>
 80009c0:	687b      	ldr	r3, [r7, #4]
 80009c2:	4a4c      	ldr	r2, [pc, #304]	; (8000af4 <HAL_GPIO_Init+0x304>)
 80009c4:	4293      	cmp	r3, r2
 80009c6:	d00d      	beq.n	80009e4 <HAL_GPIO_Init+0x1f4>
 80009c8:	687b      	ldr	r3, [r7, #4]
 80009ca:	4a4b      	ldr	r2, [pc, #300]	; (8000af8 <HAL_GPIO_Init+0x308>)
 80009cc:	4293      	cmp	r3, r2
 80009ce:	d007      	beq.n	80009e0 <HAL_GPIO_Init+0x1f0>
 80009d0:	687b      	ldr	r3, [r7, #4]
 80009d2:	4a4a      	ldr	r2, [pc, #296]	; (8000afc <HAL_GPIO_Init+0x30c>)
 80009d4:	4293      	cmp	r3, r2
 80009d6:	d101      	bne.n	80009dc <HAL_GPIO_Init+0x1ec>
 80009d8:	2306      	movs	r3, #6
 80009da:	e00c      	b.n	80009f6 <HAL_GPIO_Init+0x206>
 80009dc:	2307      	movs	r3, #7
 80009de:	e00a      	b.n	80009f6 <HAL_GPIO_Init+0x206>
 80009e0:	2305      	movs	r3, #5
 80009e2:	e008      	b.n	80009f6 <HAL_GPIO_Init+0x206>
 80009e4:	2304      	movs	r3, #4
 80009e6:	e006      	b.n	80009f6 <HAL_GPIO_Init+0x206>
 80009e8:	2303      	movs	r3, #3
 80009ea:	e004      	b.n	80009f6 <HAL_GPIO_Init+0x206>
 80009ec:	2302      	movs	r3, #2
 80009ee:	e002      	b.n	80009f6 <HAL_GPIO_Init+0x206>
 80009f0:	2301      	movs	r3, #1
 80009f2:	e000      	b.n	80009f6 <HAL_GPIO_Init+0x206>
 80009f4:	2300      	movs	r3, #0
 80009f6:	697a      	ldr	r2, [r7, #20]
 80009f8:	f002 0203 	and.w	r2, r2, #3
 80009fc:	0092      	lsls	r2, r2, #2
 80009fe:	4093      	lsls	r3, r2
 8000a00:	693a      	ldr	r2, [r7, #16]
 8000a02:	4313      	orrs	r3, r2
 8000a04:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8000a06:	4937      	ldr	r1, [pc, #220]	; (8000ae4 <HAL_GPIO_Init+0x2f4>)
 8000a08:	697b      	ldr	r3, [r7, #20]
 8000a0a:	089b      	lsrs	r3, r3, #2
 8000a0c:	3302      	adds	r3, #2
 8000a0e:	693a      	ldr	r2, [r7, #16]
 8000a10:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000a14:	4b3a      	ldr	r3, [pc, #232]	; (8000b00 <HAL_GPIO_Init+0x310>)
 8000a16:	681b      	ldr	r3, [r3, #0]
 8000a18:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000a1a:	68fb      	ldr	r3, [r7, #12]
 8000a1c:	43db      	mvns	r3, r3
 8000a1e:	693a      	ldr	r2, [r7, #16]
 8000a20:	4013      	ands	r3, r2
 8000a22:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000a24:	683b      	ldr	r3, [r7, #0]
 8000a26:	685b      	ldr	r3, [r3, #4]
 8000a28:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000a2c:	2b00      	cmp	r3, #0
 8000a2e:	d003      	beq.n	8000a38 <HAL_GPIO_Init+0x248>
        {
          temp |= iocurrent;
 8000a30:	693a      	ldr	r2, [r7, #16]
 8000a32:	68fb      	ldr	r3, [r7, #12]
 8000a34:	4313      	orrs	r3, r2
 8000a36:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8000a38:	4a31      	ldr	r2, [pc, #196]	; (8000b00 <HAL_GPIO_Init+0x310>)
 8000a3a:	693b      	ldr	r3, [r7, #16]
 8000a3c:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8000a3e:	4b30      	ldr	r3, [pc, #192]	; (8000b00 <HAL_GPIO_Init+0x310>)
 8000a40:	685b      	ldr	r3, [r3, #4]
 8000a42:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000a44:	68fb      	ldr	r3, [r7, #12]
 8000a46:	43db      	mvns	r3, r3
 8000a48:	693a      	ldr	r2, [r7, #16]
 8000a4a:	4013      	ands	r3, r2
 8000a4c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000a4e:	683b      	ldr	r3, [r7, #0]
 8000a50:	685b      	ldr	r3, [r3, #4]
 8000a52:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000a56:	2b00      	cmp	r3, #0
 8000a58:	d003      	beq.n	8000a62 <HAL_GPIO_Init+0x272>
        {
          temp |= iocurrent;
 8000a5a:	693a      	ldr	r2, [r7, #16]
 8000a5c:	68fb      	ldr	r3, [r7, #12]
 8000a5e:	4313      	orrs	r3, r2
 8000a60:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8000a62:	4a27      	ldr	r2, [pc, #156]	; (8000b00 <HAL_GPIO_Init+0x310>)
 8000a64:	693b      	ldr	r3, [r7, #16]
 8000a66:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8000a68:	4b25      	ldr	r3, [pc, #148]	; (8000b00 <HAL_GPIO_Init+0x310>)
 8000a6a:	689b      	ldr	r3, [r3, #8]
 8000a6c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000a6e:	68fb      	ldr	r3, [r7, #12]
 8000a70:	43db      	mvns	r3, r3
 8000a72:	693a      	ldr	r2, [r7, #16]
 8000a74:	4013      	ands	r3, r2
 8000a76:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000a78:	683b      	ldr	r3, [r7, #0]
 8000a7a:	685b      	ldr	r3, [r3, #4]
 8000a7c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8000a80:	2b00      	cmp	r3, #0
 8000a82:	d003      	beq.n	8000a8c <HAL_GPIO_Init+0x29c>
        {
          temp |= iocurrent;
 8000a84:	693a      	ldr	r2, [r7, #16]
 8000a86:	68fb      	ldr	r3, [r7, #12]
 8000a88:	4313      	orrs	r3, r2
 8000a8a:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8000a8c:	4a1c      	ldr	r2, [pc, #112]	; (8000b00 <HAL_GPIO_Init+0x310>)
 8000a8e:	693b      	ldr	r3, [r7, #16]
 8000a90:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8000a92:	4b1b      	ldr	r3, [pc, #108]	; (8000b00 <HAL_GPIO_Init+0x310>)
 8000a94:	68db      	ldr	r3, [r3, #12]
 8000a96:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8000a98:	68fb      	ldr	r3, [r7, #12]
 8000a9a:	43db      	mvns	r3, r3
 8000a9c:	693a      	ldr	r2, [r7, #16]
 8000a9e:	4013      	ands	r3, r2
 8000aa0:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000aa2:	683b      	ldr	r3, [r7, #0]
 8000aa4:	685b      	ldr	r3, [r3, #4]
 8000aa6:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8000aaa:	2b00      	cmp	r3, #0
 8000aac:	d003      	beq.n	8000ab6 <HAL_GPIO_Init+0x2c6>
        {
          temp |= iocurrent;
 8000aae:	693a      	ldr	r2, [r7, #16]
 8000ab0:	68fb      	ldr	r3, [r7, #12]
 8000ab2:	4313      	orrs	r3, r2
 8000ab4:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8000ab6:	4a12      	ldr	r2, [pc, #72]	; (8000b00 <HAL_GPIO_Init+0x310>)
 8000ab8:	693b      	ldr	r3, [r7, #16]
 8000aba:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 8000abc:	697b      	ldr	r3, [r7, #20]
 8000abe:	3301      	adds	r3, #1
 8000ac0:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8000ac2:	683b      	ldr	r3, [r7, #0]
 8000ac4:	681a      	ldr	r2, [r3, #0]
 8000ac6:	697b      	ldr	r3, [r7, #20]
 8000ac8:	fa22 f303 	lsr.w	r3, r2, r3
 8000acc:	2b00      	cmp	r3, #0
 8000ace:	f47f ae97 	bne.w	8000800 <HAL_GPIO_Init+0x10>
  }
}
 8000ad2:	bf00      	nop
 8000ad4:	371c      	adds	r7, #28
 8000ad6:	46bd      	mov	sp, r7
 8000ad8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000adc:	4770      	bx	lr
 8000ade:	bf00      	nop
 8000ae0:	40021000 	.word	0x40021000
 8000ae4:	40010000 	.word	0x40010000
 8000ae8:	48000400 	.word	0x48000400
 8000aec:	48000800 	.word	0x48000800
 8000af0:	48000c00 	.word	0x48000c00
 8000af4:	48001000 	.word	0x48001000
 8000af8:	48001400 	.word	0x48001400
 8000afc:	48001800 	.word	0x48001800
 8000b00:	40010400 	.word	0x40010400

08000b04 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8000b04:	b480      	push	{r7}
 8000b06:	b083      	sub	sp, #12
 8000b08:	af00      	add	r7, sp, #0
 8000b0a:	6078      	str	r0, [r7, #4]
 8000b0c:	460b      	mov	r3, r1
 8000b0e:	807b      	strh	r3, [r7, #2]
 8000b10:	4613      	mov	r3, r2
 8000b12:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8000b14:	787b      	ldrb	r3, [r7, #1]
 8000b16:	2b00      	cmp	r3, #0
 8000b18:	d003      	beq.n	8000b22 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8000b1a:	887a      	ldrh	r2, [r7, #2]
 8000b1c:	687b      	ldr	r3, [r7, #4]
 8000b1e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8000b20:	e002      	b.n	8000b28 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8000b22:	887a      	ldrh	r2, [r7, #2]
 8000b24:	687b      	ldr	r3, [r7, #4]
 8000b26:	629a      	str	r2, [r3, #40]	; 0x28
}
 8000b28:	bf00      	nop
 8000b2a:	370c      	adds	r7, #12
 8000b2c:	46bd      	mov	sp, r7
 8000b2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b32:	4770      	bx	lr

08000b34 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..F) to select the GPIO peripheral for STM32F3 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8000b34:	b480      	push	{r7}
 8000b36:	b085      	sub	sp, #20
 8000b38:	af00      	add	r7, sp, #0
 8000b3a:	6078      	str	r0, [r7, #4]
 8000b3c:	460b      	mov	r3, r1
 8000b3e:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 8000b40:	687b      	ldr	r3, [r7, #4]
 8000b42:	695b      	ldr	r3, [r3, #20]
 8000b44:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8000b46:	887a      	ldrh	r2, [r7, #2]
 8000b48:	68fb      	ldr	r3, [r7, #12]
 8000b4a:	4013      	ands	r3, r2
 8000b4c:	041a      	lsls	r2, r3, #16
 8000b4e:	68fb      	ldr	r3, [r7, #12]
 8000b50:	43d9      	mvns	r1, r3
 8000b52:	887b      	ldrh	r3, [r7, #2]
 8000b54:	400b      	ands	r3, r1
 8000b56:	431a      	orrs	r2, r3
 8000b58:	687b      	ldr	r3, [r7, #4]
 8000b5a:	619a      	str	r2, [r3, #24]
}
 8000b5c:	bf00      	nop
 8000b5e:	3714      	adds	r7, #20
 8000b60:	46bd      	mov	sp, r7
 8000b62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b66:	4770      	bx	lr

08000b68 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8000b68:	b580      	push	{r7, lr}
 8000b6a:	b082      	sub	sp, #8
 8000b6c:	af00      	add	r7, sp, #0
 8000b6e:	4603      	mov	r3, r0
 8000b70:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8000b72:	4b08      	ldr	r3, [pc, #32]	; (8000b94 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8000b74:	695a      	ldr	r2, [r3, #20]
 8000b76:	88fb      	ldrh	r3, [r7, #6]
 8000b78:	4013      	ands	r3, r2
 8000b7a:	2b00      	cmp	r3, #0
 8000b7c:	d006      	beq.n	8000b8c <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8000b7e:	4a05      	ldr	r2, [pc, #20]	; (8000b94 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8000b80:	88fb      	ldrh	r3, [r7, #6]
 8000b82:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8000b84:	88fb      	ldrh	r3, [r7, #6]
 8000b86:	4618      	mov	r0, r3
 8000b88:	f7ff fb24 	bl	80001d4 <HAL_GPIO_EXTI_Callback>
  }
}
 8000b8c:	bf00      	nop
 8000b8e:	3708      	adds	r7, #8
 8000b90:	46bd      	mov	sp, r7
 8000b92:	bd80      	pop	{r7, pc}
 8000b94:	40010400 	.word	0x40010400

08000b98 <HAL_IWDG_Init>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Init(IWDG_HandleTypeDef *hiwdg)
{
 8000b98:	b580      	push	{r7, lr}
 8000b9a:	b084      	sub	sp, #16
 8000b9c:	af00      	add	r7, sp, #0
 8000b9e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check the IWDG handle allocation */
  if (hiwdg == NULL)
 8000ba0:	687b      	ldr	r3, [r7, #4]
 8000ba2:	2b00      	cmp	r3, #0
 8000ba4:	d101      	bne.n	8000baa <HAL_IWDG_Init+0x12>
  {
    return HAL_ERROR;
 8000ba6:	2301      	movs	r3, #1
 8000ba8:	e038      	b.n	8000c1c <HAL_IWDG_Init+0x84>
  assert_param(IS_IWDG_PRESCALER(hiwdg->Init.Prescaler));
  assert_param(IS_IWDG_RELOAD(hiwdg->Init.Reload));
  assert_param(IS_IWDG_WINDOW(hiwdg->Init.Window));

  /* Enable IWDG. LSI is turned on automatically */
  __HAL_IWDG_START(hiwdg);
 8000baa:	687b      	ldr	r3, [r7, #4]
 8000bac:	681b      	ldr	r3, [r3, #0]
 8000bae:	f64c 42cc 	movw	r2, #52428	; 0xcccc
 8000bb2:	601a      	str	r2, [r3, #0]

  /* Enable write access to IWDG_PR, IWDG_RLR and IWDG_WINR registers by writing
  0x5555 in KR */
  IWDG_ENABLE_WRITE_ACCESS(hiwdg);
 8000bb4:	687b      	ldr	r3, [r7, #4]
 8000bb6:	681b      	ldr	r3, [r3, #0]
 8000bb8:	f245 5255 	movw	r2, #21845	; 0x5555
 8000bbc:	601a      	str	r2, [r3, #0]

  /* Write to IWDG registers the Prescaler & Reload values to work with */
  hiwdg->Instance->PR = hiwdg->Init.Prescaler;
 8000bbe:	687b      	ldr	r3, [r7, #4]
 8000bc0:	681b      	ldr	r3, [r3, #0]
 8000bc2:	687a      	ldr	r2, [r7, #4]
 8000bc4:	6852      	ldr	r2, [r2, #4]
 8000bc6:	605a      	str	r2, [r3, #4]
  hiwdg->Instance->RLR = hiwdg->Init.Reload;
 8000bc8:	687b      	ldr	r3, [r7, #4]
 8000bca:	681b      	ldr	r3, [r3, #0]
 8000bcc:	687a      	ldr	r2, [r7, #4]
 8000bce:	6892      	ldr	r2, [r2, #8]
 8000bd0:	609a      	str	r2, [r3, #8]

  /* Check pending flag, if previous update not done, return timeout */
  tickstart = HAL_GetTick();
 8000bd2:	f7ff fccd 	bl	8000570 <HAL_GetTick>
 8000bd6:	60f8      	str	r0, [r7, #12]

  /* Wait for register to be updated */
  while (hiwdg->Instance->SR != 0x00u)
 8000bd8:	e008      	b.n	8000bec <HAL_IWDG_Init+0x54>
  {
    if ((HAL_GetTick() - tickstart) > HAL_IWDG_DEFAULT_TIMEOUT)
 8000bda:	f7ff fcc9 	bl	8000570 <HAL_GetTick>
 8000bde:	4602      	mov	r2, r0
 8000be0:	68fb      	ldr	r3, [r7, #12]
 8000be2:	1ad3      	subs	r3, r2, r3
 8000be4:	2b26      	cmp	r3, #38	; 0x26
 8000be6:	d901      	bls.n	8000bec <HAL_IWDG_Init+0x54>
    {
      return HAL_TIMEOUT;
 8000be8:	2303      	movs	r3, #3
 8000bea:	e017      	b.n	8000c1c <HAL_IWDG_Init+0x84>
  while (hiwdg->Instance->SR != 0x00u)
 8000bec:	687b      	ldr	r3, [r7, #4]
 8000bee:	681b      	ldr	r3, [r3, #0]
 8000bf0:	68db      	ldr	r3, [r3, #12]
 8000bf2:	2b00      	cmp	r3, #0
 8000bf4:	d1f1      	bne.n	8000bda <HAL_IWDG_Init+0x42>
    }
  }

  /* If window parameter is different than current value, modify window
  register */
  if (hiwdg->Instance->WINR != hiwdg->Init.Window)
 8000bf6:	687b      	ldr	r3, [r7, #4]
 8000bf8:	681b      	ldr	r3, [r3, #0]
 8000bfa:	691a      	ldr	r2, [r3, #16]
 8000bfc:	687b      	ldr	r3, [r7, #4]
 8000bfe:	68db      	ldr	r3, [r3, #12]
 8000c00:	429a      	cmp	r2, r3
 8000c02:	d005      	beq.n	8000c10 <HAL_IWDG_Init+0x78>
  {
    /* Write to IWDG WINR the IWDG_Window value to compare with. In any case,
    even if window feature is disabled, Watchdog will be reloaded by writing
    windows register */
    hiwdg->Instance->WINR = hiwdg->Init.Window;
 8000c04:	687b      	ldr	r3, [r7, #4]
 8000c06:	681b      	ldr	r3, [r3, #0]
 8000c08:	687a      	ldr	r2, [r7, #4]
 8000c0a:	68d2      	ldr	r2, [r2, #12]
 8000c0c:	611a      	str	r2, [r3, #16]
 8000c0e:	e004      	b.n	8000c1a <HAL_IWDG_Init+0x82>
  }
  else
  {
    /* Reload IWDG counter with value defined in the reload register */
    __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 8000c10:	687b      	ldr	r3, [r7, #4]
 8000c12:	681b      	ldr	r3, [r3, #0]
 8000c14:	f64a 22aa 	movw	r2, #43690	; 0xaaaa
 8000c18:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8000c1a:	2300      	movs	r3, #0
}
 8000c1c:	4618      	mov	r0, r3
 8000c1e:	3710      	adds	r7, #16
 8000c20:	46bd      	mov	sp, r7
 8000c22:	bd80      	pop	{r7, pc}

08000c24 <HAL_IWDG_Refresh>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Refresh(IWDG_HandleTypeDef *hiwdg)
{
 8000c24:	b480      	push	{r7}
 8000c26:	b083      	sub	sp, #12
 8000c28:	af00      	add	r7, sp, #0
 8000c2a:	6078      	str	r0, [r7, #4]
  /* Reload IWDG counter with value defined in the reload register */
  __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 8000c2c:	687b      	ldr	r3, [r7, #4]
 8000c2e:	681b      	ldr	r3, [r3, #0]
 8000c30:	f64a 22aa 	movw	r2, #43690	; 0xaaaa
 8000c34:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8000c36:	2300      	movs	r3, #0
}
 8000c38:	4618      	mov	r0, r3
 8000c3a:	370c      	adds	r7, #12
 8000c3c:	46bd      	mov	sp, r7
 8000c3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c42:	4770      	bx	lr

08000c44 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000c44:	b580      	push	{r7, lr}
 8000c46:	f5ad 7d02 	sub.w	sp, sp, #520	; 0x208
 8000c4a:	af00      	add	r7, sp, #0
 8000c4c:	1d3b      	adds	r3, r7, #4
 8000c4e:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8000c50:	1d3b      	adds	r3, r7, #4
 8000c52:	681b      	ldr	r3, [r3, #0]
 8000c54:	2b00      	cmp	r3, #0
 8000c56:	d102      	bne.n	8000c5e <HAL_RCC_OscConfig+0x1a>
  {
    return HAL_ERROR;
 8000c58:	2301      	movs	r3, #1
 8000c5a:	f000 bf01 	b.w	8001a60 <HAL_RCC_OscConfig+0xe1c>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000c5e:	1d3b      	adds	r3, r7, #4
 8000c60:	681b      	ldr	r3, [r3, #0]
 8000c62:	681b      	ldr	r3, [r3, #0]
 8000c64:	f003 0301 	and.w	r3, r3, #1
 8000c68:	2b00      	cmp	r3, #0
 8000c6a:	f000 8160 	beq.w	8000f2e <HAL_RCC_OscConfig+0x2ea>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8000c6e:	4bae      	ldr	r3, [pc, #696]	; (8000f28 <HAL_RCC_OscConfig+0x2e4>)
 8000c70:	685b      	ldr	r3, [r3, #4]
 8000c72:	f003 030c 	and.w	r3, r3, #12
 8000c76:	2b04      	cmp	r3, #4
 8000c78:	d00c      	beq.n	8000c94 <HAL_RCC_OscConfig+0x50>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8000c7a:	4bab      	ldr	r3, [pc, #684]	; (8000f28 <HAL_RCC_OscConfig+0x2e4>)
 8000c7c:	685b      	ldr	r3, [r3, #4]
 8000c7e:	f003 030c 	and.w	r3, r3, #12
 8000c82:	2b08      	cmp	r3, #8
 8000c84:	d159      	bne.n	8000d3a <HAL_RCC_OscConfig+0xf6>
 8000c86:	4ba8      	ldr	r3, [pc, #672]	; (8000f28 <HAL_RCC_OscConfig+0x2e4>)
 8000c88:	685b      	ldr	r3, [r3, #4]
 8000c8a:	f403 33c0 	and.w	r3, r3, #98304	; 0x18000
 8000c8e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000c92:	d152      	bne.n	8000d3a <HAL_RCC_OscConfig+0xf6>
 8000c94:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000c98:	f8c7 31f4 	str.w	r3, [r7, #500]	; 0x1f4
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000c9c:	f8d7 31f4 	ldr.w	r3, [r7, #500]	; 0x1f4
 8000ca0:	fa93 f3a3 	rbit	r3, r3
 8000ca4:	f8c7 31f0 	str.w	r3, [r7, #496]	; 0x1f0
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8000ca8:	f8d7 31f0 	ldr.w	r3, [r7, #496]	; 0x1f0
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000cac:	fab3 f383 	clz	r3, r3
 8000cb0:	b2db      	uxtb	r3, r3
 8000cb2:	095b      	lsrs	r3, r3, #5
 8000cb4:	b2db      	uxtb	r3, r3
 8000cb6:	f043 0301 	orr.w	r3, r3, #1
 8000cba:	b2db      	uxtb	r3, r3
 8000cbc:	2b01      	cmp	r3, #1
 8000cbe:	d102      	bne.n	8000cc6 <HAL_RCC_OscConfig+0x82>
 8000cc0:	4b99      	ldr	r3, [pc, #612]	; (8000f28 <HAL_RCC_OscConfig+0x2e4>)
 8000cc2:	681b      	ldr	r3, [r3, #0]
 8000cc4:	e015      	b.n	8000cf2 <HAL_RCC_OscConfig+0xae>
 8000cc6:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000cca:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000cce:	f8d7 31ec 	ldr.w	r3, [r7, #492]	; 0x1ec
 8000cd2:	fa93 f3a3 	rbit	r3, r3
 8000cd6:	f8c7 31e8 	str.w	r3, [r7, #488]	; 0x1e8
 8000cda:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000cde:	f8c7 31e4 	str.w	r3, [r7, #484]	; 0x1e4
 8000ce2:	f8d7 31e4 	ldr.w	r3, [r7, #484]	; 0x1e4
 8000ce6:	fa93 f3a3 	rbit	r3, r3
 8000cea:	f8c7 31e0 	str.w	r3, [r7, #480]	; 0x1e0
 8000cee:	4b8e      	ldr	r3, [pc, #568]	; (8000f28 <HAL_RCC_OscConfig+0x2e4>)
 8000cf0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000cf2:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8000cf6:	f8c7 21dc 	str.w	r2, [r7, #476]	; 0x1dc
 8000cfa:	f8d7 21dc 	ldr.w	r2, [r7, #476]	; 0x1dc
 8000cfe:	fa92 f2a2 	rbit	r2, r2
 8000d02:	f8c7 21d8 	str.w	r2, [r7, #472]	; 0x1d8
  return result;
 8000d06:	f8d7 21d8 	ldr.w	r2, [r7, #472]	; 0x1d8
 8000d0a:	fab2 f282 	clz	r2, r2
 8000d0e:	b2d2      	uxtb	r2, r2
 8000d10:	f042 0220 	orr.w	r2, r2, #32
 8000d14:	b2d2      	uxtb	r2, r2
 8000d16:	f002 021f 	and.w	r2, r2, #31
 8000d1a:	2101      	movs	r1, #1
 8000d1c:	fa01 f202 	lsl.w	r2, r1, r2
 8000d20:	4013      	ands	r3, r2
 8000d22:	2b00      	cmp	r3, #0
 8000d24:	f000 8102 	beq.w	8000f2c <HAL_RCC_OscConfig+0x2e8>
 8000d28:	1d3b      	adds	r3, r7, #4
 8000d2a:	681b      	ldr	r3, [r3, #0]
 8000d2c:	685b      	ldr	r3, [r3, #4]
 8000d2e:	2b00      	cmp	r3, #0
 8000d30:	f040 80fc 	bne.w	8000f2c <HAL_RCC_OscConfig+0x2e8>
      {
        return HAL_ERROR;
 8000d34:	2301      	movs	r3, #1
 8000d36:	f000 be93 	b.w	8001a60 <HAL_RCC_OscConfig+0xe1c>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000d3a:	1d3b      	adds	r3, r7, #4
 8000d3c:	681b      	ldr	r3, [r3, #0]
 8000d3e:	685b      	ldr	r3, [r3, #4]
 8000d40:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000d44:	d106      	bne.n	8000d54 <HAL_RCC_OscConfig+0x110>
 8000d46:	4b78      	ldr	r3, [pc, #480]	; (8000f28 <HAL_RCC_OscConfig+0x2e4>)
 8000d48:	681b      	ldr	r3, [r3, #0]
 8000d4a:	4a77      	ldr	r2, [pc, #476]	; (8000f28 <HAL_RCC_OscConfig+0x2e4>)
 8000d4c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000d50:	6013      	str	r3, [r2, #0]
 8000d52:	e030      	b.n	8000db6 <HAL_RCC_OscConfig+0x172>
 8000d54:	1d3b      	adds	r3, r7, #4
 8000d56:	681b      	ldr	r3, [r3, #0]
 8000d58:	685b      	ldr	r3, [r3, #4]
 8000d5a:	2b00      	cmp	r3, #0
 8000d5c:	d10c      	bne.n	8000d78 <HAL_RCC_OscConfig+0x134>
 8000d5e:	4b72      	ldr	r3, [pc, #456]	; (8000f28 <HAL_RCC_OscConfig+0x2e4>)
 8000d60:	681b      	ldr	r3, [r3, #0]
 8000d62:	4a71      	ldr	r2, [pc, #452]	; (8000f28 <HAL_RCC_OscConfig+0x2e4>)
 8000d64:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000d68:	6013      	str	r3, [r2, #0]
 8000d6a:	4b6f      	ldr	r3, [pc, #444]	; (8000f28 <HAL_RCC_OscConfig+0x2e4>)
 8000d6c:	681b      	ldr	r3, [r3, #0]
 8000d6e:	4a6e      	ldr	r2, [pc, #440]	; (8000f28 <HAL_RCC_OscConfig+0x2e4>)
 8000d70:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000d74:	6013      	str	r3, [r2, #0]
 8000d76:	e01e      	b.n	8000db6 <HAL_RCC_OscConfig+0x172>
 8000d78:	1d3b      	adds	r3, r7, #4
 8000d7a:	681b      	ldr	r3, [r3, #0]
 8000d7c:	685b      	ldr	r3, [r3, #4]
 8000d7e:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8000d82:	d10c      	bne.n	8000d9e <HAL_RCC_OscConfig+0x15a>
 8000d84:	4b68      	ldr	r3, [pc, #416]	; (8000f28 <HAL_RCC_OscConfig+0x2e4>)
 8000d86:	681b      	ldr	r3, [r3, #0]
 8000d88:	4a67      	ldr	r2, [pc, #412]	; (8000f28 <HAL_RCC_OscConfig+0x2e4>)
 8000d8a:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000d8e:	6013      	str	r3, [r2, #0]
 8000d90:	4b65      	ldr	r3, [pc, #404]	; (8000f28 <HAL_RCC_OscConfig+0x2e4>)
 8000d92:	681b      	ldr	r3, [r3, #0]
 8000d94:	4a64      	ldr	r2, [pc, #400]	; (8000f28 <HAL_RCC_OscConfig+0x2e4>)
 8000d96:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000d9a:	6013      	str	r3, [r2, #0]
 8000d9c:	e00b      	b.n	8000db6 <HAL_RCC_OscConfig+0x172>
 8000d9e:	4b62      	ldr	r3, [pc, #392]	; (8000f28 <HAL_RCC_OscConfig+0x2e4>)
 8000da0:	681b      	ldr	r3, [r3, #0]
 8000da2:	4a61      	ldr	r2, [pc, #388]	; (8000f28 <HAL_RCC_OscConfig+0x2e4>)
 8000da4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000da8:	6013      	str	r3, [r2, #0]
 8000daa:	4b5f      	ldr	r3, [pc, #380]	; (8000f28 <HAL_RCC_OscConfig+0x2e4>)
 8000dac:	681b      	ldr	r3, [r3, #0]
 8000dae:	4a5e      	ldr	r2, [pc, #376]	; (8000f28 <HAL_RCC_OscConfig+0x2e4>)
 8000db0:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000db4:	6013      	str	r3, [r2, #0]
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000db6:	1d3b      	adds	r3, r7, #4
 8000db8:	681b      	ldr	r3, [r3, #0]
 8000dba:	685b      	ldr	r3, [r3, #4]
 8000dbc:	2b00      	cmp	r3, #0
 8000dbe:	d059      	beq.n	8000e74 <HAL_RCC_OscConfig+0x230>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000dc0:	f7ff fbd6 	bl	8000570 <HAL_GetTick>
 8000dc4:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000dc8:	e00a      	b.n	8000de0 <HAL_RCC_OscConfig+0x19c>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000dca:	f7ff fbd1 	bl	8000570 <HAL_GetTick>
 8000dce:	4602      	mov	r2, r0
 8000dd0:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8000dd4:	1ad3      	subs	r3, r2, r3
 8000dd6:	2b64      	cmp	r3, #100	; 0x64
 8000dd8:	d902      	bls.n	8000de0 <HAL_RCC_OscConfig+0x19c>
          {
            return HAL_TIMEOUT;
 8000dda:	2303      	movs	r3, #3
 8000ddc:	f000 be40 	b.w	8001a60 <HAL_RCC_OscConfig+0xe1c>
 8000de0:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000de4:	f8c7 31d4 	str.w	r3, [r7, #468]	; 0x1d4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000de8:	f8d7 31d4 	ldr.w	r3, [r7, #468]	; 0x1d4
 8000dec:	fa93 f3a3 	rbit	r3, r3
 8000df0:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
  return result;
 8000df4:	f8d7 31d0 	ldr.w	r3, [r7, #464]	; 0x1d0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000df8:	fab3 f383 	clz	r3, r3
 8000dfc:	b2db      	uxtb	r3, r3
 8000dfe:	095b      	lsrs	r3, r3, #5
 8000e00:	b2db      	uxtb	r3, r3
 8000e02:	f043 0301 	orr.w	r3, r3, #1
 8000e06:	b2db      	uxtb	r3, r3
 8000e08:	2b01      	cmp	r3, #1
 8000e0a:	d102      	bne.n	8000e12 <HAL_RCC_OscConfig+0x1ce>
 8000e0c:	4b46      	ldr	r3, [pc, #280]	; (8000f28 <HAL_RCC_OscConfig+0x2e4>)
 8000e0e:	681b      	ldr	r3, [r3, #0]
 8000e10:	e015      	b.n	8000e3e <HAL_RCC_OscConfig+0x1fa>
 8000e12:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000e16:	f8c7 31cc 	str.w	r3, [r7, #460]	; 0x1cc
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000e1a:	f8d7 31cc 	ldr.w	r3, [r7, #460]	; 0x1cc
 8000e1e:	fa93 f3a3 	rbit	r3, r3
 8000e22:	f8c7 31c8 	str.w	r3, [r7, #456]	; 0x1c8
 8000e26:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000e2a:	f8c7 31c4 	str.w	r3, [r7, #452]	; 0x1c4
 8000e2e:	f8d7 31c4 	ldr.w	r3, [r7, #452]	; 0x1c4
 8000e32:	fa93 f3a3 	rbit	r3, r3
 8000e36:	f8c7 31c0 	str.w	r3, [r7, #448]	; 0x1c0
 8000e3a:	4b3b      	ldr	r3, [pc, #236]	; (8000f28 <HAL_RCC_OscConfig+0x2e4>)
 8000e3c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000e3e:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8000e42:	f8c7 21bc 	str.w	r2, [r7, #444]	; 0x1bc
 8000e46:	f8d7 21bc 	ldr.w	r2, [r7, #444]	; 0x1bc
 8000e4a:	fa92 f2a2 	rbit	r2, r2
 8000e4e:	f8c7 21b8 	str.w	r2, [r7, #440]	; 0x1b8
  return result;
 8000e52:	f8d7 21b8 	ldr.w	r2, [r7, #440]	; 0x1b8
 8000e56:	fab2 f282 	clz	r2, r2
 8000e5a:	b2d2      	uxtb	r2, r2
 8000e5c:	f042 0220 	orr.w	r2, r2, #32
 8000e60:	b2d2      	uxtb	r2, r2
 8000e62:	f002 021f 	and.w	r2, r2, #31
 8000e66:	2101      	movs	r1, #1
 8000e68:	fa01 f202 	lsl.w	r2, r1, r2
 8000e6c:	4013      	ands	r3, r2
 8000e6e:	2b00      	cmp	r3, #0
 8000e70:	d0ab      	beq.n	8000dca <HAL_RCC_OscConfig+0x186>
 8000e72:	e05c      	b.n	8000f2e <HAL_RCC_OscConfig+0x2ea>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8000e74:	f7ff fb7c 	bl	8000570 <HAL_GetTick>
 8000e78:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000e7c:	e00a      	b.n	8000e94 <HAL_RCC_OscConfig+0x250>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000e7e:	f7ff fb77 	bl	8000570 <HAL_GetTick>
 8000e82:	4602      	mov	r2, r0
 8000e84:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8000e88:	1ad3      	subs	r3, r2, r3
 8000e8a:	2b64      	cmp	r3, #100	; 0x64
 8000e8c:	d902      	bls.n	8000e94 <HAL_RCC_OscConfig+0x250>
          {
            return HAL_TIMEOUT;
 8000e8e:	2303      	movs	r3, #3
 8000e90:	f000 bde6 	b.w	8001a60 <HAL_RCC_OscConfig+0xe1c>
 8000e94:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000e98:	f8c7 31b4 	str.w	r3, [r7, #436]	; 0x1b4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000e9c:	f8d7 31b4 	ldr.w	r3, [r7, #436]	; 0x1b4
 8000ea0:	fa93 f3a3 	rbit	r3, r3
 8000ea4:	f8c7 31b0 	str.w	r3, [r7, #432]	; 0x1b0
  return result;
 8000ea8:	f8d7 31b0 	ldr.w	r3, [r7, #432]	; 0x1b0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000eac:	fab3 f383 	clz	r3, r3
 8000eb0:	b2db      	uxtb	r3, r3
 8000eb2:	095b      	lsrs	r3, r3, #5
 8000eb4:	b2db      	uxtb	r3, r3
 8000eb6:	f043 0301 	orr.w	r3, r3, #1
 8000eba:	b2db      	uxtb	r3, r3
 8000ebc:	2b01      	cmp	r3, #1
 8000ebe:	d102      	bne.n	8000ec6 <HAL_RCC_OscConfig+0x282>
 8000ec0:	4b19      	ldr	r3, [pc, #100]	; (8000f28 <HAL_RCC_OscConfig+0x2e4>)
 8000ec2:	681b      	ldr	r3, [r3, #0]
 8000ec4:	e015      	b.n	8000ef2 <HAL_RCC_OscConfig+0x2ae>
 8000ec6:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000eca:	f8c7 31ac 	str.w	r3, [r7, #428]	; 0x1ac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000ece:	f8d7 31ac 	ldr.w	r3, [r7, #428]	; 0x1ac
 8000ed2:	fa93 f3a3 	rbit	r3, r3
 8000ed6:	f8c7 31a8 	str.w	r3, [r7, #424]	; 0x1a8
 8000eda:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000ede:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
 8000ee2:	f8d7 31a4 	ldr.w	r3, [r7, #420]	; 0x1a4
 8000ee6:	fa93 f3a3 	rbit	r3, r3
 8000eea:	f8c7 31a0 	str.w	r3, [r7, #416]	; 0x1a0
 8000eee:	4b0e      	ldr	r3, [pc, #56]	; (8000f28 <HAL_RCC_OscConfig+0x2e4>)
 8000ef0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000ef2:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8000ef6:	f8c7 219c 	str.w	r2, [r7, #412]	; 0x19c
 8000efa:	f8d7 219c 	ldr.w	r2, [r7, #412]	; 0x19c
 8000efe:	fa92 f2a2 	rbit	r2, r2
 8000f02:	f8c7 2198 	str.w	r2, [r7, #408]	; 0x198
  return result;
 8000f06:	f8d7 2198 	ldr.w	r2, [r7, #408]	; 0x198
 8000f0a:	fab2 f282 	clz	r2, r2
 8000f0e:	b2d2      	uxtb	r2, r2
 8000f10:	f042 0220 	orr.w	r2, r2, #32
 8000f14:	b2d2      	uxtb	r2, r2
 8000f16:	f002 021f 	and.w	r2, r2, #31
 8000f1a:	2101      	movs	r1, #1
 8000f1c:	fa01 f202 	lsl.w	r2, r1, r2
 8000f20:	4013      	ands	r3, r2
 8000f22:	2b00      	cmp	r3, #0
 8000f24:	d1ab      	bne.n	8000e7e <HAL_RCC_OscConfig+0x23a>
 8000f26:	e002      	b.n	8000f2e <HAL_RCC_OscConfig+0x2ea>
 8000f28:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000f2c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000f2e:	1d3b      	adds	r3, r7, #4
 8000f30:	681b      	ldr	r3, [r3, #0]
 8000f32:	681b      	ldr	r3, [r3, #0]
 8000f34:	f003 0302 	and.w	r3, r3, #2
 8000f38:	2b00      	cmp	r3, #0
 8000f3a:	f000 8170 	beq.w	800121e <HAL_RCC_OscConfig+0x5da>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8000f3e:	4bd0      	ldr	r3, [pc, #832]	; (8001280 <HAL_RCC_OscConfig+0x63c>)
 8000f40:	685b      	ldr	r3, [r3, #4]
 8000f42:	f003 030c 	and.w	r3, r3, #12
 8000f46:	2b00      	cmp	r3, #0
 8000f48:	d00c      	beq.n	8000f64 <HAL_RCC_OscConfig+0x320>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 8000f4a:	4bcd      	ldr	r3, [pc, #820]	; (8001280 <HAL_RCC_OscConfig+0x63c>)
 8000f4c:	685b      	ldr	r3, [r3, #4]
 8000f4e:	f003 030c 	and.w	r3, r3, #12
 8000f52:	2b08      	cmp	r3, #8
 8000f54:	d16d      	bne.n	8001032 <HAL_RCC_OscConfig+0x3ee>
 8000f56:	4bca      	ldr	r3, [pc, #808]	; (8001280 <HAL_RCC_OscConfig+0x63c>)
 8000f58:	685b      	ldr	r3, [r3, #4]
 8000f5a:	f403 33c0 	and.w	r3, r3, #98304	; 0x18000
 8000f5e:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8000f62:	d166      	bne.n	8001032 <HAL_RCC_OscConfig+0x3ee>
 8000f64:	2302      	movs	r3, #2
 8000f66:	f8c7 3194 	str.w	r3, [r7, #404]	; 0x194
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000f6a:	f8d7 3194 	ldr.w	r3, [r7, #404]	; 0x194
 8000f6e:	fa93 f3a3 	rbit	r3, r3
 8000f72:	f8c7 3190 	str.w	r3, [r7, #400]	; 0x190
  return result;
 8000f76:	f8d7 3190 	ldr.w	r3, [r7, #400]	; 0x190
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8000f7a:	fab3 f383 	clz	r3, r3
 8000f7e:	b2db      	uxtb	r3, r3
 8000f80:	095b      	lsrs	r3, r3, #5
 8000f82:	b2db      	uxtb	r3, r3
 8000f84:	f043 0301 	orr.w	r3, r3, #1
 8000f88:	b2db      	uxtb	r3, r3
 8000f8a:	2b01      	cmp	r3, #1
 8000f8c:	d102      	bne.n	8000f94 <HAL_RCC_OscConfig+0x350>
 8000f8e:	4bbc      	ldr	r3, [pc, #752]	; (8001280 <HAL_RCC_OscConfig+0x63c>)
 8000f90:	681b      	ldr	r3, [r3, #0]
 8000f92:	e013      	b.n	8000fbc <HAL_RCC_OscConfig+0x378>
 8000f94:	2302      	movs	r3, #2
 8000f96:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000f9a:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
 8000f9e:	fa93 f3a3 	rbit	r3, r3
 8000fa2:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
 8000fa6:	2302      	movs	r3, #2
 8000fa8:	f8c7 3184 	str.w	r3, [r7, #388]	; 0x184
 8000fac:	f8d7 3184 	ldr.w	r3, [r7, #388]	; 0x184
 8000fb0:	fa93 f3a3 	rbit	r3, r3
 8000fb4:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
 8000fb8:	4bb1      	ldr	r3, [pc, #708]	; (8001280 <HAL_RCC_OscConfig+0x63c>)
 8000fba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000fbc:	2202      	movs	r2, #2
 8000fbe:	f8c7 217c 	str.w	r2, [r7, #380]	; 0x17c
 8000fc2:	f8d7 217c 	ldr.w	r2, [r7, #380]	; 0x17c
 8000fc6:	fa92 f2a2 	rbit	r2, r2
 8000fca:	f8c7 2178 	str.w	r2, [r7, #376]	; 0x178
  return result;
 8000fce:	f8d7 2178 	ldr.w	r2, [r7, #376]	; 0x178
 8000fd2:	fab2 f282 	clz	r2, r2
 8000fd6:	b2d2      	uxtb	r2, r2
 8000fd8:	f042 0220 	orr.w	r2, r2, #32
 8000fdc:	b2d2      	uxtb	r2, r2
 8000fde:	f002 021f 	and.w	r2, r2, #31
 8000fe2:	2101      	movs	r1, #1
 8000fe4:	fa01 f202 	lsl.w	r2, r1, r2
 8000fe8:	4013      	ands	r3, r2
 8000fea:	2b00      	cmp	r3, #0
 8000fec:	d007      	beq.n	8000ffe <HAL_RCC_OscConfig+0x3ba>
 8000fee:	1d3b      	adds	r3, r7, #4
 8000ff0:	681b      	ldr	r3, [r3, #0]
 8000ff2:	68db      	ldr	r3, [r3, #12]
 8000ff4:	2b01      	cmp	r3, #1
 8000ff6:	d002      	beq.n	8000ffe <HAL_RCC_OscConfig+0x3ba>
      {
        return HAL_ERROR;
 8000ff8:	2301      	movs	r3, #1
 8000ffa:	f000 bd31 	b.w	8001a60 <HAL_RCC_OscConfig+0xe1c>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000ffe:	4ba0      	ldr	r3, [pc, #640]	; (8001280 <HAL_RCC_OscConfig+0x63c>)
 8001000:	681b      	ldr	r3, [r3, #0]
 8001002:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001006:	1d3b      	adds	r3, r7, #4
 8001008:	681b      	ldr	r3, [r3, #0]
 800100a:	691b      	ldr	r3, [r3, #16]
 800100c:	21f8      	movs	r1, #248	; 0xf8
 800100e:	f8c7 1174 	str.w	r1, [r7, #372]	; 0x174
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001012:	f8d7 1174 	ldr.w	r1, [r7, #372]	; 0x174
 8001016:	fa91 f1a1 	rbit	r1, r1
 800101a:	f8c7 1170 	str.w	r1, [r7, #368]	; 0x170
  return result;
 800101e:	f8d7 1170 	ldr.w	r1, [r7, #368]	; 0x170
 8001022:	fab1 f181 	clz	r1, r1
 8001026:	b2c9      	uxtb	r1, r1
 8001028:	408b      	lsls	r3, r1
 800102a:	4995      	ldr	r1, [pc, #596]	; (8001280 <HAL_RCC_OscConfig+0x63c>)
 800102c:	4313      	orrs	r3, r2
 800102e:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001030:	e0f5      	b.n	800121e <HAL_RCC_OscConfig+0x5da>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001032:	1d3b      	adds	r3, r7, #4
 8001034:	681b      	ldr	r3, [r3, #0]
 8001036:	68db      	ldr	r3, [r3, #12]
 8001038:	2b00      	cmp	r3, #0
 800103a:	f000 8085 	beq.w	8001148 <HAL_RCC_OscConfig+0x504>
 800103e:	2301      	movs	r3, #1
 8001040:	f8c7 316c 	str.w	r3, [r7, #364]	; 0x16c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001044:	f8d7 316c 	ldr.w	r3, [r7, #364]	; 0x16c
 8001048:	fa93 f3a3 	rbit	r3, r3
 800104c:	f8c7 3168 	str.w	r3, [r7, #360]	; 0x168
  return result;
 8001050:	f8d7 3168 	ldr.w	r3, [r7, #360]	; 0x168
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001054:	fab3 f383 	clz	r3, r3
 8001058:	b2db      	uxtb	r3, r3
 800105a:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 800105e:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8001062:	009b      	lsls	r3, r3, #2
 8001064:	461a      	mov	r2, r3
 8001066:	2301      	movs	r3, #1
 8001068:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800106a:	f7ff fa81 	bl	8000570 <HAL_GetTick>
 800106e:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001072:	e00a      	b.n	800108a <HAL_RCC_OscConfig+0x446>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001074:	f7ff fa7c 	bl	8000570 <HAL_GetTick>
 8001078:	4602      	mov	r2, r0
 800107a:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 800107e:	1ad3      	subs	r3, r2, r3
 8001080:	2b02      	cmp	r3, #2
 8001082:	d902      	bls.n	800108a <HAL_RCC_OscConfig+0x446>
          {
            return HAL_TIMEOUT;
 8001084:	2303      	movs	r3, #3
 8001086:	f000 bceb 	b.w	8001a60 <HAL_RCC_OscConfig+0xe1c>
 800108a:	2302      	movs	r3, #2
 800108c:	f8c7 3164 	str.w	r3, [r7, #356]	; 0x164
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001090:	f8d7 3164 	ldr.w	r3, [r7, #356]	; 0x164
 8001094:	fa93 f3a3 	rbit	r3, r3
 8001098:	f8c7 3160 	str.w	r3, [r7, #352]	; 0x160
  return result;
 800109c:	f8d7 3160 	ldr.w	r3, [r7, #352]	; 0x160
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80010a0:	fab3 f383 	clz	r3, r3
 80010a4:	b2db      	uxtb	r3, r3
 80010a6:	095b      	lsrs	r3, r3, #5
 80010a8:	b2db      	uxtb	r3, r3
 80010aa:	f043 0301 	orr.w	r3, r3, #1
 80010ae:	b2db      	uxtb	r3, r3
 80010b0:	2b01      	cmp	r3, #1
 80010b2:	d102      	bne.n	80010ba <HAL_RCC_OscConfig+0x476>
 80010b4:	4b72      	ldr	r3, [pc, #456]	; (8001280 <HAL_RCC_OscConfig+0x63c>)
 80010b6:	681b      	ldr	r3, [r3, #0]
 80010b8:	e013      	b.n	80010e2 <HAL_RCC_OscConfig+0x49e>
 80010ba:	2302      	movs	r3, #2
 80010bc:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80010c0:	f8d7 315c 	ldr.w	r3, [r7, #348]	; 0x15c
 80010c4:	fa93 f3a3 	rbit	r3, r3
 80010c8:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
 80010cc:	2302      	movs	r3, #2
 80010ce:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
 80010d2:	f8d7 3154 	ldr.w	r3, [r7, #340]	; 0x154
 80010d6:	fa93 f3a3 	rbit	r3, r3
 80010da:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
 80010de:	4b68      	ldr	r3, [pc, #416]	; (8001280 <HAL_RCC_OscConfig+0x63c>)
 80010e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80010e2:	2202      	movs	r2, #2
 80010e4:	f8c7 214c 	str.w	r2, [r7, #332]	; 0x14c
 80010e8:	f8d7 214c 	ldr.w	r2, [r7, #332]	; 0x14c
 80010ec:	fa92 f2a2 	rbit	r2, r2
 80010f0:	f8c7 2148 	str.w	r2, [r7, #328]	; 0x148
  return result;
 80010f4:	f8d7 2148 	ldr.w	r2, [r7, #328]	; 0x148
 80010f8:	fab2 f282 	clz	r2, r2
 80010fc:	b2d2      	uxtb	r2, r2
 80010fe:	f042 0220 	orr.w	r2, r2, #32
 8001102:	b2d2      	uxtb	r2, r2
 8001104:	f002 021f 	and.w	r2, r2, #31
 8001108:	2101      	movs	r1, #1
 800110a:	fa01 f202 	lsl.w	r2, r1, r2
 800110e:	4013      	ands	r3, r2
 8001110:	2b00      	cmp	r3, #0
 8001112:	d0af      	beq.n	8001074 <HAL_RCC_OscConfig+0x430>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001114:	4b5a      	ldr	r3, [pc, #360]	; (8001280 <HAL_RCC_OscConfig+0x63c>)
 8001116:	681b      	ldr	r3, [r3, #0]
 8001118:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800111c:	1d3b      	adds	r3, r7, #4
 800111e:	681b      	ldr	r3, [r3, #0]
 8001120:	691b      	ldr	r3, [r3, #16]
 8001122:	21f8      	movs	r1, #248	; 0xf8
 8001124:	f8c7 1144 	str.w	r1, [r7, #324]	; 0x144
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001128:	f8d7 1144 	ldr.w	r1, [r7, #324]	; 0x144
 800112c:	fa91 f1a1 	rbit	r1, r1
 8001130:	f8c7 1140 	str.w	r1, [r7, #320]	; 0x140
  return result;
 8001134:	f8d7 1140 	ldr.w	r1, [r7, #320]	; 0x140
 8001138:	fab1 f181 	clz	r1, r1
 800113c:	b2c9      	uxtb	r1, r1
 800113e:	408b      	lsls	r3, r1
 8001140:	494f      	ldr	r1, [pc, #316]	; (8001280 <HAL_RCC_OscConfig+0x63c>)
 8001142:	4313      	orrs	r3, r2
 8001144:	600b      	str	r3, [r1, #0]
 8001146:	e06a      	b.n	800121e <HAL_RCC_OscConfig+0x5da>
 8001148:	2301      	movs	r3, #1
 800114a:	f8c7 313c 	str.w	r3, [r7, #316]	; 0x13c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800114e:	f8d7 313c 	ldr.w	r3, [r7, #316]	; 0x13c
 8001152:	fa93 f3a3 	rbit	r3, r3
 8001156:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
  return result;
 800115a:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800115e:	fab3 f383 	clz	r3, r3
 8001162:	b2db      	uxtb	r3, r3
 8001164:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8001168:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 800116c:	009b      	lsls	r3, r3, #2
 800116e:	461a      	mov	r2, r3
 8001170:	2300      	movs	r3, #0
 8001172:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001174:	f7ff f9fc 	bl	8000570 <HAL_GetTick>
 8001178:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800117c:	e00a      	b.n	8001194 <HAL_RCC_OscConfig+0x550>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800117e:	f7ff f9f7 	bl	8000570 <HAL_GetTick>
 8001182:	4602      	mov	r2, r0
 8001184:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8001188:	1ad3      	subs	r3, r2, r3
 800118a:	2b02      	cmp	r3, #2
 800118c:	d902      	bls.n	8001194 <HAL_RCC_OscConfig+0x550>
          {
            return HAL_TIMEOUT;
 800118e:	2303      	movs	r3, #3
 8001190:	f000 bc66 	b.w	8001a60 <HAL_RCC_OscConfig+0xe1c>
 8001194:	2302      	movs	r3, #2
 8001196:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800119a:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 800119e:	fa93 f3a3 	rbit	r3, r3
 80011a2:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
  return result;
 80011a6:	f8d7 3130 	ldr.w	r3, [r7, #304]	; 0x130
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80011aa:	fab3 f383 	clz	r3, r3
 80011ae:	b2db      	uxtb	r3, r3
 80011b0:	095b      	lsrs	r3, r3, #5
 80011b2:	b2db      	uxtb	r3, r3
 80011b4:	f043 0301 	orr.w	r3, r3, #1
 80011b8:	b2db      	uxtb	r3, r3
 80011ba:	2b01      	cmp	r3, #1
 80011bc:	d102      	bne.n	80011c4 <HAL_RCC_OscConfig+0x580>
 80011be:	4b30      	ldr	r3, [pc, #192]	; (8001280 <HAL_RCC_OscConfig+0x63c>)
 80011c0:	681b      	ldr	r3, [r3, #0]
 80011c2:	e013      	b.n	80011ec <HAL_RCC_OscConfig+0x5a8>
 80011c4:	2302      	movs	r3, #2
 80011c6:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80011ca:	f8d7 312c 	ldr.w	r3, [r7, #300]	; 0x12c
 80011ce:	fa93 f3a3 	rbit	r3, r3
 80011d2:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
 80011d6:	2302      	movs	r3, #2
 80011d8:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
 80011dc:	f8d7 3124 	ldr.w	r3, [r7, #292]	; 0x124
 80011e0:	fa93 f3a3 	rbit	r3, r3
 80011e4:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 80011e8:	4b25      	ldr	r3, [pc, #148]	; (8001280 <HAL_RCC_OscConfig+0x63c>)
 80011ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80011ec:	2202      	movs	r2, #2
 80011ee:	f8c7 211c 	str.w	r2, [r7, #284]	; 0x11c
 80011f2:	f8d7 211c 	ldr.w	r2, [r7, #284]	; 0x11c
 80011f6:	fa92 f2a2 	rbit	r2, r2
 80011fa:	f8c7 2118 	str.w	r2, [r7, #280]	; 0x118
  return result;
 80011fe:	f8d7 2118 	ldr.w	r2, [r7, #280]	; 0x118
 8001202:	fab2 f282 	clz	r2, r2
 8001206:	b2d2      	uxtb	r2, r2
 8001208:	f042 0220 	orr.w	r2, r2, #32
 800120c:	b2d2      	uxtb	r2, r2
 800120e:	f002 021f 	and.w	r2, r2, #31
 8001212:	2101      	movs	r1, #1
 8001214:	fa01 f202 	lsl.w	r2, r1, r2
 8001218:	4013      	ands	r3, r2
 800121a:	2b00      	cmp	r3, #0
 800121c:	d1af      	bne.n	800117e <HAL_RCC_OscConfig+0x53a>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800121e:	1d3b      	adds	r3, r7, #4
 8001220:	681b      	ldr	r3, [r3, #0]
 8001222:	681b      	ldr	r3, [r3, #0]
 8001224:	f003 0308 	and.w	r3, r3, #8
 8001228:	2b00      	cmp	r3, #0
 800122a:	f000 80da 	beq.w	80013e2 <HAL_RCC_OscConfig+0x79e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800122e:	1d3b      	adds	r3, r7, #4
 8001230:	681b      	ldr	r3, [r3, #0]
 8001232:	695b      	ldr	r3, [r3, #20]
 8001234:	2b00      	cmp	r3, #0
 8001236:	d069      	beq.n	800130c <HAL_RCC_OscConfig+0x6c8>
 8001238:	2301      	movs	r3, #1
 800123a:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800123e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
 8001242:	fa93 f3a3 	rbit	r3, r3
 8001246:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
  return result;
 800124a:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800124e:	fab3 f383 	clz	r3, r3
 8001252:	b2db      	uxtb	r3, r3
 8001254:	461a      	mov	r2, r3
 8001256:	4b0b      	ldr	r3, [pc, #44]	; (8001284 <HAL_RCC_OscConfig+0x640>)
 8001258:	4413      	add	r3, r2
 800125a:	009b      	lsls	r3, r3, #2
 800125c:	461a      	mov	r2, r3
 800125e:	2301      	movs	r3, #1
 8001260:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001262:	f7ff f985 	bl	8000570 <HAL_GetTick>
 8001266:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800126a:	e00d      	b.n	8001288 <HAL_RCC_OscConfig+0x644>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800126c:	f7ff f980 	bl	8000570 <HAL_GetTick>
 8001270:	4602      	mov	r2, r0
 8001272:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8001276:	1ad3      	subs	r3, r2, r3
 8001278:	2b02      	cmp	r3, #2
 800127a:	d905      	bls.n	8001288 <HAL_RCC_OscConfig+0x644>
        {
          return HAL_TIMEOUT;
 800127c:	2303      	movs	r3, #3
 800127e:	e3ef      	b.n	8001a60 <HAL_RCC_OscConfig+0xe1c>
 8001280:	40021000 	.word	0x40021000
 8001284:	10908120 	.word	0x10908120
 8001288:	2302      	movs	r3, #2
 800128a:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800128e:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8001292:	fa93 f2a3 	rbit	r2, r3
 8001296:	f507 7384 	add.w	r3, r7, #264	; 0x108
 800129a:	601a      	str	r2, [r3, #0]
 800129c:	f507 7382 	add.w	r3, r7, #260	; 0x104
 80012a0:	2202      	movs	r2, #2
 80012a2:	601a      	str	r2, [r3, #0]
 80012a4:	f507 7382 	add.w	r3, r7, #260	; 0x104
 80012a8:	681b      	ldr	r3, [r3, #0]
 80012aa:	fa93 f2a3 	rbit	r2, r3
 80012ae:	f507 7380 	add.w	r3, r7, #256	; 0x100
 80012b2:	601a      	str	r2, [r3, #0]
 80012b4:	f107 03fc 	add.w	r3, r7, #252	; 0xfc
 80012b8:	2202      	movs	r2, #2
 80012ba:	601a      	str	r2, [r3, #0]
 80012bc:	f107 03fc 	add.w	r3, r7, #252	; 0xfc
 80012c0:	681b      	ldr	r3, [r3, #0]
 80012c2:	fa93 f2a3 	rbit	r2, r3
 80012c6:	f107 03f8 	add.w	r3, r7, #248	; 0xf8
 80012ca:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80012cc:	4ba4      	ldr	r3, [pc, #656]	; (8001560 <HAL_RCC_OscConfig+0x91c>)
 80012ce:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80012d0:	f107 03f4 	add.w	r3, r7, #244	; 0xf4
 80012d4:	2102      	movs	r1, #2
 80012d6:	6019      	str	r1, [r3, #0]
 80012d8:	f107 03f4 	add.w	r3, r7, #244	; 0xf4
 80012dc:	681b      	ldr	r3, [r3, #0]
 80012de:	fa93 f1a3 	rbit	r1, r3
 80012e2:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 80012e6:	6019      	str	r1, [r3, #0]
  return result;
 80012e8:	f107 03f0 	add.w	r3, r7, #240	; 0xf0
 80012ec:	681b      	ldr	r3, [r3, #0]
 80012ee:	fab3 f383 	clz	r3, r3
 80012f2:	b2db      	uxtb	r3, r3
 80012f4:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 80012f8:	b2db      	uxtb	r3, r3
 80012fa:	f003 031f 	and.w	r3, r3, #31
 80012fe:	2101      	movs	r1, #1
 8001300:	fa01 f303 	lsl.w	r3, r1, r3
 8001304:	4013      	ands	r3, r2
 8001306:	2b00      	cmp	r3, #0
 8001308:	d0b0      	beq.n	800126c <HAL_RCC_OscConfig+0x628>
 800130a:	e06a      	b.n	80013e2 <HAL_RCC_OscConfig+0x79e>
 800130c:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8001310:	2201      	movs	r2, #1
 8001312:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001314:	f107 03ec 	add.w	r3, r7, #236	; 0xec
 8001318:	681b      	ldr	r3, [r3, #0]
 800131a:	fa93 f2a3 	rbit	r2, r3
 800131e:	f107 03e8 	add.w	r3, r7, #232	; 0xe8
 8001322:	601a      	str	r2, [r3, #0]
  return result;
 8001324:	f107 03e8 	add.w	r3, r7, #232	; 0xe8
 8001328:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800132a:	fab3 f383 	clz	r3, r3
 800132e:	b2db      	uxtb	r3, r3
 8001330:	461a      	mov	r2, r3
 8001332:	4b8c      	ldr	r3, [pc, #560]	; (8001564 <HAL_RCC_OscConfig+0x920>)
 8001334:	4413      	add	r3, r2
 8001336:	009b      	lsls	r3, r3, #2
 8001338:	461a      	mov	r2, r3
 800133a:	2300      	movs	r3, #0
 800133c:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800133e:	f7ff f917 	bl	8000570 <HAL_GetTick>
 8001342:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001346:	e009      	b.n	800135c <HAL_RCC_OscConfig+0x718>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001348:	f7ff f912 	bl	8000570 <HAL_GetTick>
 800134c:	4602      	mov	r2, r0
 800134e:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8001352:	1ad3      	subs	r3, r2, r3
 8001354:	2b02      	cmp	r3, #2
 8001356:	d901      	bls.n	800135c <HAL_RCC_OscConfig+0x718>
        {
          return HAL_TIMEOUT;
 8001358:	2303      	movs	r3, #3
 800135a:	e381      	b.n	8001a60 <HAL_RCC_OscConfig+0xe1c>
 800135c:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 8001360:	2202      	movs	r2, #2
 8001362:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001364:	f107 03e4 	add.w	r3, r7, #228	; 0xe4
 8001368:	681b      	ldr	r3, [r3, #0]
 800136a:	fa93 f2a3 	rbit	r2, r3
 800136e:	f107 03e0 	add.w	r3, r7, #224	; 0xe0
 8001372:	601a      	str	r2, [r3, #0]
 8001374:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 8001378:	2202      	movs	r2, #2
 800137a:	601a      	str	r2, [r3, #0]
 800137c:	f107 03dc 	add.w	r3, r7, #220	; 0xdc
 8001380:	681b      	ldr	r3, [r3, #0]
 8001382:	fa93 f2a3 	rbit	r2, r3
 8001386:	f107 03d8 	add.w	r3, r7, #216	; 0xd8
 800138a:	601a      	str	r2, [r3, #0]
 800138c:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8001390:	2202      	movs	r2, #2
 8001392:	601a      	str	r2, [r3, #0]
 8001394:	f107 03d4 	add.w	r3, r7, #212	; 0xd4
 8001398:	681b      	ldr	r3, [r3, #0]
 800139a:	fa93 f2a3 	rbit	r2, r3
 800139e:	f107 03d0 	add.w	r3, r7, #208	; 0xd0
 80013a2:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80013a4:	4b6e      	ldr	r3, [pc, #440]	; (8001560 <HAL_RCC_OscConfig+0x91c>)
 80013a6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80013a8:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 80013ac:	2102      	movs	r1, #2
 80013ae:	6019      	str	r1, [r3, #0]
 80013b0:	f107 03cc 	add.w	r3, r7, #204	; 0xcc
 80013b4:	681b      	ldr	r3, [r3, #0]
 80013b6:	fa93 f1a3 	rbit	r1, r3
 80013ba:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 80013be:	6019      	str	r1, [r3, #0]
  return result;
 80013c0:	f107 03c8 	add.w	r3, r7, #200	; 0xc8
 80013c4:	681b      	ldr	r3, [r3, #0]
 80013c6:	fab3 f383 	clz	r3, r3
 80013ca:	b2db      	uxtb	r3, r3
 80013cc:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 80013d0:	b2db      	uxtb	r3, r3
 80013d2:	f003 031f 	and.w	r3, r3, #31
 80013d6:	2101      	movs	r1, #1
 80013d8:	fa01 f303 	lsl.w	r3, r1, r3
 80013dc:	4013      	ands	r3, r2
 80013de:	2b00      	cmp	r3, #0
 80013e0:	d1b2      	bne.n	8001348 <HAL_RCC_OscConfig+0x704>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80013e2:	1d3b      	adds	r3, r7, #4
 80013e4:	681b      	ldr	r3, [r3, #0]
 80013e6:	681b      	ldr	r3, [r3, #0]
 80013e8:	f003 0304 	and.w	r3, r3, #4
 80013ec:	2b00      	cmp	r3, #0
 80013ee:	f000 8157 	beq.w	80016a0 <HAL_RCC_OscConfig+0xa5c>
  {
    FlagStatus       pwrclkchanged = RESET;
 80013f2:	2300      	movs	r3, #0
 80013f4:	f887 3207 	strb.w	r3, [r7, #519]	; 0x207
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80013f8:	4b59      	ldr	r3, [pc, #356]	; (8001560 <HAL_RCC_OscConfig+0x91c>)
 80013fa:	69db      	ldr	r3, [r3, #28]
 80013fc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001400:	2b00      	cmp	r3, #0
 8001402:	d112      	bne.n	800142a <HAL_RCC_OscConfig+0x7e6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001404:	4b56      	ldr	r3, [pc, #344]	; (8001560 <HAL_RCC_OscConfig+0x91c>)
 8001406:	69db      	ldr	r3, [r3, #28]
 8001408:	4a55      	ldr	r2, [pc, #340]	; (8001560 <HAL_RCC_OscConfig+0x91c>)
 800140a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800140e:	61d3      	str	r3, [r2, #28]
 8001410:	4b53      	ldr	r3, [pc, #332]	; (8001560 <HAL_RCC_OscConfig+0x91c>)
 8001412:	69db      	ldr	r3, [r3, #28]
 8001414:	f003 5280 	and.w	r2, r3, #268435456	; 0x10000000
 8001418:	f107 030c 	add.w	r3, r7, #12
 800141c:	601a      	str	r2, [r3, #0]
 800141e:	f107 030c 	add.w	r3, r7, #12
 8001422:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 8001424:	2301      	movs	r3, #1
 8001426:	f887 3207 	strb.w	r3, [r7, #519]	; 0x207
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800142a:	4b4f      	ldr	r3, [pc, #316]	; (8001568 <HAL_RCC_OscConfig+0x924>)
 800142c:	681b      	ldr	r3, [r3, #0]
 800142e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001432:	2b00      	cmp	r3, #0
 8001434:	d11a      	bne.n	800146c <HAL_RCC_OscConfig+0x828>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001436:	4b4c      	ldr	r3, [pc, #304]	; (8001568 <HAL_RCC_OscConfig+0x924>)
 8001438:	681b      	ldr	r3, [r3, #0]
 800143a:	4a4b      	ldr	r2, [pc, #300]	; (8001568 <HAL_RCC_OscConfig+0x924>)
 800143c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001440:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001442:	f7ff f895 	bl	8000570 <HAL_GetTick>
 8001446:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800144a:	e009      	b.n	8001460 <HAL_RCC_OscConfig+0x81c>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800144c:	f7ff f890 	bl	8000570 <HAL_GetTick>
 8001450:	4602      	mov	r2, r0
 8001452:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8001456:	1ad3      	subs	r3, r2, r3
 8001458:	2b64      	cmp	r3, #100	; 0x64
 800145a:	d901      	bls.n	8001460 <HAL_RCC_OscConfig+0x81c>
        {
          return HAL_TIMEOUT;
 800145c:	2303      	movs	r3, #3
 800145e:	e2ff      	b.n	8001a60 <HAL_RCC_OscConfig+0xe1c>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001460:	4b41      	ldr	r3, [pc, #260]	; (8001568 <HAL_RCC_OscConfig+0x924>)
 8001462:	681b      	ldr	r3, [r3, #0]
 8001464:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001468:	2b00      	cmp	r3, #0
 800146a:	d0ef      	beq.n	800144c <HAL_RCC_OscConfig+0x808>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800146c:	1d3b      	adds	r3, r7, #4
 800146e:	681b      	ldr	r3, [r3, #0]
 8001470:	689b      	ldr	r3, [r3, #8]
 8001472:	2b01      	cmp	r3, #1
 8001474:	d106      	bne.n	8001484 <HAL_RCC_OscConfig+0x840>
 8001476:	4b3a      	ldr	r3, [pc, #232]	; (8001560 <HAL_RCC_OscConfig+0x91c>)
 8001478:	6a1b      	ldr	r3, [r3, #32]
 800147a:	4a39      	ldr	r2, [pc, #228]	; (8001560 <HAL_RCC_OscConfig+0x91c>)
 800147c:	f043 0301 	orr.w	r3, r3, #1
 8001480:	6213      	str	r3, [r2, #32]
 8001482:	e02f      	b.n	80014e4 <HAL_RCC_OscConfig+0x8a0>
 8001484:	1d3b      	adds	r3, r7, #4
 8001486:	681b      	ldr	r3, [r3, #0]
 8001488:	689b      	ldr	r3, [r3, #8]
 800148a:	2b00      	cmp	r3, #0
 800148c:	d10c      	bne.n	80014a8 <HAL_RCC_OscConfig+0x864>
 800148e:	4b34      	ldr	r3, [pc, #208]	; (8001560 <HAL_RCC_OscConfig+0x91c>)
 8001490:	6a1b      	ldr	r3, [r3, #32]
 8001492:	4a33      	ldr	r2, [pc, #204]	; (8001560 <HAL_RCC_OscConfig+0x91c>)
 8001494:	f023 0301 	bic.w	r3, r3, #1
 8001498:	6213      	str	r3, [r2, #32]
 800149a:	4b31      	ldr	r3, [pc, #196]	; (8001560 <HAL_RCC_OscConfig+0x91c>)
 800149c:	6a1b      	ldr	r3, [r3, #32]
 800149e:	4a30      	ldr	r2, [pc, #192]	; (8001560 <HAL_RCC_OscConfig+0x91c>)
 80014a0:	f023 0304 	bic.w	r3, r3, #4
 80014a4:	6213      	str	r3, [r2, #32]
 80014a6:	e01d      	b.n	80014e4 <HAL_RCC_OscConfig+0x8a0>
 80014a8:	1d3b      	adds	r3, r7, #4
 80014aa:	681b      	ldr	r3, [r3, #0]
 80014ac:	689b      	ldr	r3, [r3, #8]
 80014ae:	2b05      	cmp	r3, #5
 80014b0:	d10c      	bne.n	80014cc <HAL_RCC_OscConfig+0x888>
 80014b2:	4b2b      	ldr	r3, [pc, #172]	; (8001560 <HAL_RCC_OscConfig+0x91c>)
 80014b4:	6a1b      	ldr	r3, [r3, #32]
 80014b6:	4a2a      	ldr	r2, [pc, #168]	; (8001560 <HAL_RCC_OscConfig+0x91c>)
 80014b8:	f043 0304 	orr.w	r3, r3, #4
 80014bc:	6213      	str	r3, [r2, #32]
 80014be:	4b28      	ldr	r3, [pc, #160]	; (8001560 <HAL_RCC_OscConfig+0x91c>)
 80014c0:	6a1b      	ldr	r3, [r3, #32]
 80014c2:	4a27      	ldr	r2, [pc, #156]	; (8001560 <HAL_RCC_OscConfig+0x91c>)
 80014c4:	f043 0301 	orr.w	r3, r3, #1
 80014c8:	6213      	str	r3, [r2, #32]
 80014ca:	e00b      	b.n	80014e4 <HAL_RCC_OscConfig+0x8a0>
 80014cc:	4b24      	ldr	r3, [pc, #144]	; (8001560 <HAL_RCC_OscConfig+0x91c>)
 80014ce:	6a1b      	ldr	r3, [r3, #32]
 80014d0:	4a23      	ldr	r2, [pc, #140]	; (8001560 <HAL_RCC_OscConfig+0x91c>)
 80014d2:	f023 0301 	bic.w	r3, r3, #1
 80014d6:	6213      	str	r3, [r2, #32]
 80014d8:	4b21      	ldr	r3, [pc, #132]	; (8001560 <HAL_RCC_OscConfig+0x91c>)
 80014da:	6a1b      	ldr	r3, [r3, #32]
 80014dc:	4a20      	ldr	r2, [pc, #128]	; (8001560 <HAL_RCC_OscConfig+0x91c>)
 80014de:	f023 0304 	bic.w	r3, r3, #4
 80014e2:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80014e4:	1d3b      	adds	r3, r7, #4
 80014e6:	681b      	ldr	r3, [r3, #0]
 80014e8:	689b      	ldr	r3, [r3, #8]
 80014ea:	2b00      	cmp	r3, #0
 80014ec:	d06a      	beq.n	80015c4 <HAL_RCC_OscConfig+0x980>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80014ee:	f7ff f83f 	bl	8000570 <HAL_GetTick>
 80014f2:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80014f6:	e00b      	b.n	8001510 <HAL_RCC_OscConfig+0x8cc>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80014f8:	f7ff f83a 	bl	8000570 <HAL_GetTick>
 80014fc:	4602      	mov	r2, r0
 80014fe:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8001502:	1ad3      	subs	r3, r2, r3
 8001504:	f241 3288 	movw	r2, #5000	; 0x1388
 8001508:	4293      	cmp	r3, r2
 800150a:	d901      	bls.n	8001510 <HAL_RCC_OscConfig+0x8cc>
        {
          return HAL_TIMEOUT;
 800150c:	2303      	movs	r3, #3
 800150e:	e2a7      	b.n	8001a60 <HAL_RCC_OscConfig+0xe1c>
 8001510:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 8001514:	2202      	movs	r2, #2
 8001516:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001518:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 800151c:	681b      	ldr	r3, [r3, #0]
 800151e:	fa93 f2a3 	rbit	r2, r3
 8001522:	f107 03c0 	add.w	r3, r7, #192	; 0xc0
 8001526:	601a      	str	r2, [r3, #0]
 8001528:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 800152c:	2202      	movs	r2, #2
 800152e:	601a      	str	r2, [r3, #0]
 8001530:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 8001534:	681b      	ldr	r3, [r3, #0]
 8001536:	fa93 f2a3 	rbit	r2, r3
 800153a:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 800153e:	601a      	str	r2, [r3, #0]
  return result;
 8001540:	f107 03b8 	add.w	r3, r7, #184	; 0xb8
 8001544:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001546:	fab3 f383 	clz	r3, r3
 800154a:	b2db      	uxtb	r3, r3
 800154c:	095b      	lsrs	r3, r3, #5
 800154e:	b2db      	uxtb	r3, r3
 8001550:	f043 0302 	orr.w	r3, r3, #2
 8001554:	b2db      	uxtb	r3, r3
 8001556:	2b02      	cmp	r3, #2
 8001558:	d108      	bne.n	800156c <HAL_RCC_OscConfig+0x928>
 800155a:	4b01      	ldr	r3, [pc, #4]	; (8001560 <HAL_RCC_OscConfig+0x91c>)
 800155c:	6a1b      	ldr	r3, [r3, #32]
 800155e:	e013      	b.n	8001588 <HAL_RCC_OscConfig+0x944>
 8001560:	40021000 	.word	0x40021000
 8001564:	10908120 	.word	0x10908120
 8001568:	40007000 	.word	0x40007000
 800156c:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 8001570:	2202      	movs	r2, #2
 8001572:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001574:	f107 03b4 	add.w	r3, r7, #180	; 0xb4
 8001578:	681b      	ldr	r3, [r3, #0]
 800157a:	fa93 f2a3 	rbit	r2, r3
 800157e:	f107 03b0 	add.w	r3, r7, #176	; 0xb0
 8001582:	601a      	str	r2, [r3, #0]
 8001584:	4bc0      	ldr	r3, [pc, #768]	; (8001888 <HAL_RCC_OscConfig+0xc44>)
 8001586:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001588:	f107 02ac 	add.w	r2, r7, #172	; 0xac
 800158c:	2102      	movs	r1, #2
 800158e:	6011      	str	r1, [r2, #0]
 8001590:	f107 02ac 	add.w	r2, r7, #172	; 0xac
 8001594:	6812      	ldr	r2, [r2, #0]
 8001596:	fa92 f1a2 	rbit	r1, r2
 800159a:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 800159e:	6011      	str	r1, [r2, #0]
  return result;
 80015a0:	f107 02a8 	add.w	r2, r7, #168	; 0xa8
 80015a4:	6812      	ldr	r2, [r2, #0]
 80015a6:	fab2 f282 	clz	r2, r2
 80015aa:	b2d2      	uxtb	r2, r2
 80015ac:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80015b0:	b2d2      	uxtb	r2, r2
 80015b2:	f002 021f 	and.w	r2, r2, #31
 80015b6:	2101      	movs	r1, #1
 80015b8:	fa01 f202 	lsl.w	r2, r1, r2
 80015bc:	4013      	ands	r3, r2
 80015be:	2b00      	cmp	r3, #0
 80015c0:	d09a      	beq.n	80014f8 <HAL_RCC_OscConfig+0x8b4>
 80015c2:	e063      	b.n	800168c <HAL_RCC_OscConfig+0xa48>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80015c4:	f7fe ffd4 	bl	8000570 <HAL_GetTick>
 80015c8:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80015cc:	e00b      	b.n	80015e6 <HAL_RCC_OscConfig+0x9a2>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80015ce:	f7fe ffcf 	bl	8000570 <HAL_GetTick>
 80015d2:	4602      	mov	r2, r0
 80015d4:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 80015d8:	1ad3      	subs	r3, r2, r3
 80015da:	f241 3288 	movw	r2, #5000	; 0x1388
 80015de:	4293      	cmp	r3, r2
 80015e0:	d901      	bls.n	80015e6 <HAL_RCC_OscConfig+0x9a2>
        {
          return HAL_TIMEOUT;
 80015e2:	2303      	movs	r3, #3
 80015e4:	e23c      	b.n	8001a60 <HAL_RCC_OscConfig+0xe1c>
 80015e6:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 80015ea:	2202      	movs	r2, #2
 80015ec:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80015ee:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 80015f2:	681b      	ldr	r3, [r3, #0]
 80015f4:	fa93 f2a3 	rbit	r2, r3
 80015f8:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 80015fc:	601a      	str	r2, [r3, #0]
 80015fe:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8001602:	2202      	movs	r2, #2
 8001604:	601a      	str	r2, [r3, #0]
 8001606:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 800160a:	681b      	ldr	r3, [r3, #0]
 800160c:	fa93 f2a3 	rbit	r2, r3
 8001610:	f107 0398 	add.w	r3, r7, #152	; 0x98
 8001614:	601a      	str	r2, [r3, #0]
  return result;
 8001616:	f107 0398 	add.w	r3, r7, #152	; 0x98
 800161a:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800161c:	fab3 f383 	clz	r3, r3
 8001620:	b2db      	uxtb	r3, r3
 8001622:	095b      	lsrs	r3, r3, #5
 8001624:	b2db      	uxtb	r3, r3
 8001626:	f043 0302 	orr.w	r3, r3, #2
 800162a:	b2db      	uxtb	r3, r3
 800162c:	2b02      	cmp	r3, #2
 800162e:	d102      	bne.n	8001636 <HAL_RCC_OscConfig+0x9f2>
 8001630:	4b95      	ldr	r3, [pc, #596]	; (8001888 <HAL_RCC_OscConfig+0xc44>)
 8001632:	6a1b      	ldr	r3, [r3, #32]
 8001634:	e00d      	b.n	8001652 <HAL_RCC_OscConfig+0xa0e>
 8001636:	f107 0394 	add.w	r3, r7, #148	; 0x94
 800163a:	2202      	movs	r2, #2
 800163c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800163e:	f107 0394 	add.w	r3, r7, #148	; 0x94
 8001642:	681b      	ldr	r3, [r3, #0]
 8001644:	fa93 f2a3 	rbit	r2, r3
 8001648:	f107 0390 	add.w	r3, r7, #144	; 0x90
 800164c:	601a      	str	r2, [r3, #0]
 800164e:	4b8e      	ldr	r3, [pc, #568]	; (8001888 <HAL_RCC_OscConfig+0xc44>)
 8001650:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001652:	f107 028c 	add.w	r2, r7, #140	; 0x8c
 8001656:	2102      	movs	r1, #2
 8001658:	6011      	str	r1, [r2, #0]
 800165a:	f107 028c 	add.w	r2, r7, #140	; 0x8c
 800165e:	6812      	ldr	r2, [r2, #0]
 8001660:	fa92 f1a2 	rbit	r1, r2
 8001664:	f107 0288 	add.w	r2, r7, #136	; 0x88
 8001668:	6011      	str	r1, [r2, #0]
  return result;
 800166a:	f107 0288 	add.w	r2, r7, #136	; 0x88
 800166e:	6812      	ldr	r2, [r2, #0]
 8001670:	fab2 f282 	clz	r2, r2
 8001674:	b2d2      	uxtb	r2, r2
 8001676:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800167a:	b2d2      	uxtb	r2, r2
 800167c:	f002 021f 	and.w	r2, r2, #31
 8001680:	2101      	movs	r1, #1
 8001682:	fa01 f202 	lsl.w	r2, r1, r2
 8001686:	4013      	ands	r3, r2
 8001688:	2b00      	cmp	r3, #0
 800168a:	d1a0      	bne.n	80015ce <HAL_RCC_OscConfig+0x98a>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 800168c:	f897 3207 	ldrb.w	r3, [r7, #519]	; 0x207
 8001690:	2b01      	cmp	r3, #1
 8001692:	d105      	bne.n	80016a0 <HAL_RCC_OscConfig+0xa5c>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001694:	4b7c      	ldr	r3, [pc, #496]	; (8001888 <HAL_RCC_OscConfig+0xc44>)
 8001696:	69db      	ldr	r3, [r3, #28]
 8001698:	4a7b      	ldr	r2, [pc, #492]	; (8001888 <HAL_RCC_OscConfig+0xc44>)
 800169a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800169e:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80016a0:	1d3b      	adds	r3, r7, #4
 80016a2:	681b      	ldr	r3, [r3, #0]
 80016a4:	699b      	ldr	r3, [r3, #24]
 80016a6:	2b00      	cmp	r3, #0
 80016a8:	f000 81d9 	beq.w	8001a5e <HAL_RCC_OscConfig+0xe1a>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80016ac:	4b76      	ldr	r3, [pc, #472]	; (8001888 <HAL_RCC_OscConfig+0xc44>)
 80016ae:	685b      	ldr	r3, [r3, #4]
 80016b0:	f003 030c 	and.w	r3, r3, #12
 80016b4:	2b08      	cmp	r3, #8
 80016b6:	f000 81a6 	beq.w	8001a06 <HAL_RCC_OscConfig+0xdc2>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80016ba:	1d3b      	adds	r3, r7, #4
 80016bc:	681b      	ldr	r3, [r3, #0]
 80016be:	699b      	ldr	r3, [r3, #24]
 80016c0:	2b02      	cmp	r3, #2
 80016c2:	f040 811e 	bne.w	8001902 <HAL_RCC_OscConfig+0xcbe>
 80016c6:	f107 0384 	add.w	r3, r7, #132	; 0x84
 80016ca:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80016ce:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80016d0:	f107 0384 	add.w	r3, r7, #132	; 0x84
 80016d4:	681b      	ldr	r3, [r3, #0]
 80016d6:	fa93 f2a3 	rbit	r2, r3
 80016da:	f107 0380 	add.w	r3, r7, #128	; 0x80
 80016de:	601a      	str	r2, [r3, #0]
  return result;
 80016e0:	f107 0380 	add.w	r3, r7, #128	; 0x80
 80016e4:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80016e6:	fab3 f383 	clz	r3, r3
 80016ea:	b2db      	uxtb	r3, r3
 80016ec:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 80016f0:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 80016f4:	009b      	lsls	r3, r3, #2
 80016f6:	461a      	mov	r2, r3
 80016f8:	2300      	movs	r3, #0
 80016fa:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80016fc:	f7fe ff38 	bl	8000570 <HAL_GetTick>
 8001700:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001704:	e009      	b.n	800171a <HAL_RCC_OscConfig+0xad6>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001706:	f7fe ff33 	bl	8000570 <HAL_GetTick>
 800170a:	4602      	mov	r2, r0
 800170c:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8001710:	1ad3      	subs	r3, r2, r3
 8001712:	2b02      	cmp	r3, #2
 8001714:	d901      	bls.n	800171a <HAL_RCC_OscConfig+0xad6>
          {
            return HAL_TIMEOUT;
 8001716:	2303      	movs	r3, #3
 8001718:	e1a2      	b.n	8001a60 <HAL_RCC_OscConfig+0xe1c>
 800171a:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 800171e:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001722:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001724:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 8001728:	681b      	ldr	r3, [r3, #0]
 800172a:	fa93 f2a3 	rbit	r2, r3
 800172e:	f107 0378 	add.w	r3, r7, #120	; 0x78
 8001732:	601a      	str	r2, [r3, #0]
  return result;
 8001734:	f107 0378 	add.w	r3, r7, #120	; 0x78
 8001738:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800173a:	fab3 f383 	clz	r3, r3
 800173e:	b2db      	uxtb	r3, r3
 8001740:	095b      	lsrs	r3, r3, #5
 8001742:	b2db      	uxtb	r3, r3
 8001744:	f043 0301 	orr.w	r3, r3, #1
 8001748:	b2db      	uxtb	r3, r3
 800174a:	2b01      	cmp	r3, #1
 800174c:	d102      	bne.n	8001754 <HAL_RCC_OscConfig+0xb10>
 800174e:	4b4e      	ldr	r3, [pc, #312]	; (8001888 <HAL_RCC_OscConfig+0xc44>)
 8001750:	681b      	ldr	r3, [r3, #0]
 8001752:	e01b      	b.n	800178c <HAL_RCC_OscConfig+0xb48>
 8001754:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8001758:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800175c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800175e:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8001762:	681b      	ldr	r3, [r3, #0]
 8001764:	fa93 f2a3 	rbit	r2, r3
 8001768:	f107 0370 	add.w	r3, r7, #112	; 0x70
 800176c:	601a      	str	r2, [r3, #0]
 800176e:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8001772:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001776:	601a      	str	r2, [r3, #0]
 8001778:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 800177c:	681b      	ldr	r3, [r3, #0]
 800177e:	fa93 f2a3 	rbit	r2, r3
 8001782:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8001786:	601a      	str	r2, [r3, #0]
 8001788:	4b3f      	ldr	r3, [pc, #252]	; (8001888 <HAL_RCC_OscConfig+0xc44>)
 800178a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800178c:	f107 0264 	add.w	r2, r7, #100	; 0x64
 8001790:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8001794:	6011      	str	r1, [r2, #0]
 8001796:	f107 0264 	add.w	r2, r7, #100	; 0x64
 800179a:	6812      	ldr	r2, [r2, #0]
 800179c:	fa92 f1a2 	rbit	r1, r2
 80017a0:	f107 0260 	add.w	r2, r7, #96	; 0x60
 80017a4:	6011      	str	r1, [r2, #0]
  return result;
 80017a6:	f107 0260 	add.w	r2, r7, #96	; 0x60
 80017aa:	6812      	ldr	r2, [r2, #0]
 80017ac:	fab2 f282 	clz	r2, r2
 80017b0:	b2d2      	uxtb	r2, r2
 80017b2:	f042 0220 	orr.w	r2, r2, #32
 80017b6:	b2d2      	uxtb	r2, r2
 80017b8:	f002 021f 	and.w	r2, r2, #31
 80017bc:	2101      	movs	r1, #1
 80017be:	fa01 f202 	lsl.w	r2, r1, r2
 80017c2:	4013      	ands	r3, r2
 80017c4:	2b00      	cmp	r3, #0
 80017c6:	d19e      	bne.n	8001706 <HAL_RCC_OscConfig+0xac2>
          }
        }

#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80017c8:	4b2f      	ldr	r3, [pc, #188]	; (8001888 <HAL_RCC_OscConfig+0xc44>)
 80017ca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80017cc:	f023 020f 	bic.w	r2, r3, #15
 80017d0:	1d3b      	adds	r3, r7, #4
 80017d2:	681b      	ldr	r3, [r3, #0]
 80017d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80017d6:	492c      	ldr	r1, [pc, #176]	; (8001888 <HAL_RCC_OscConfig+0xc44>)
 80017d8:	4313      	orrs	r3, r2
 80017da:	62cb      	str	r3, [r1, #44]	; 0x2c
 80017dc:	4b2a      	ldr	r3, [pc, #168]	; (8001888 <HAL_RCC_OscConfig+0xc44>)
 80017de:	685b      	ldr	r3, [r3, #4]
 80017e0:	f423 1276 	bic.w	r2, r3, #4030464	; 0x3d8000
 80017e4:	1d3b      	adds	r3, r7, #4
 80017e6:	681b      	ldr	r3, [r3, #0]
 80017e8:	6a19      	ldr	r1, [r3, #32]
 80017ea:	1d3b      	adds	r3, r7, #4
 80017ec:	681b      	ldr	r3, [r3, #0]
 80017ee:	69db      	ldr	r3, [r3, #28]
 80017f0:	430b      	orrs	r3, r1
 80017f2:	4925      	ldr	r1, [pc, #148]	; (8001888 <HAL_RCC_OscConfig+0xc44>)
 80017f4:	4313      	orrs	r3, r2
 80017f6:	604b      	str	r3, [r1, #4]
 80017f8:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 80017fc:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8001800:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001802:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8001806:	681b      	ldr	r3, [r3, #0]
 8001808:	fa93 f2a3 	rbit	r2, r3
 800180c:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8001810:	601a      	str	r2, [r3, #0]
  return result;
 8001812:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8001816:	681b      	ldr	r3, [r3, #0]
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001818:	fab3 f383 	clz	r3, r3
 800181c:	b2db      	uxtb	r3, r3
 800181e:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 8001822:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8001826:	009b      	lsls	r3, r3, #2
 8001828:	461a      	mov	r2, r3
 800182a:	2301      	movs	r3, #1
 800182c:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800182e:	f7fe fe9f 	bl	8000570 <HAL_GetTick>
 8001832:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001836:	e009      	b.n	800184c <HAL_RCC_OscConfig+0xc08>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001838:	f7fe fe9a 	bl	8000570 <HAL_GetTick>
 800183c:	4602      	mov	r2, r0
 800183e:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8001842:	1ad3      	subs	r3, r2, r3
 8001844:	2b02      	cmp	r3, #2
 8001846:	d901      	bls.n	800184c <HAL_RCC_OscConfig+0xc08>
          {
            return HAL_TIMEOUT;
 8001848:	2303      	movs	r3, #3
 800184a:	e109      	b.n	8001a60 <HAL_RCC_OscConfig+0xe1c>
 800184c:	f107 0354 	add.w	r3, r7, #84	; 0x54
 8001850:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001854:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001856:	f107 0354 	add.w	r3, r7, #84	; 0x54
 800185a:	681b      	ldr	r3, [r3, #0]
 800185c:	fa93 f2a3 	rbit	r2, r3
 8001860:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8001864:	601a      	str	r2, [r3, #0]
  return result;
 8001866:	f107 0350 	add.w	r3, r7, #80	; 0x50
 800186a:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800186c:	fab3 f383 	clz	r3, r3
 8001870:	b2db      	uxtb	r3, r3
 8001872:	095b      	lsrs	r3, r3, #5
 8001874:	b2db      	uxtb	r3, r3
 8001876:	f043 0301 	orr.w	r3, r3, #1
 800187a:	b2db      	uxtb	r3, r3
 800187c:	2b01      	cmp	r3, #1
 800187e:	d105      	bne.n	800188c <HAL_RCC_OscConfig+0xc48>
 8001880:	4b01      	ldr	r3, [pc, #4]	; (8001888 <HAL_RCC_OscConfig+0xc44>)
 8001882:	681b      	ldr	r3, [r3, #0]
 8001884:	e01e      	b.n	80018c4 <HAL_RCC_OscConfig+0xc80>
 8001886:	bf00      	nop
 8001888:	40021000 	.word	0x40021000
 800188c:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8001890:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001894:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001896:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 800189a:	681b      	ldr	r3, [r3, #0]
 800189c:	fa93 f2a3 	rbit	r2, r3
 80018a0:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80018a4:	601a      	str	r2, [r3, #0]
 80018a6:	f107 0344 	add.w	r3, r7, #68	; 0x44
 80018aa:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80018ae:	601a      	str	r2, [r3, #0]
 80018b0:	f107 0344 	add.w	r3, r7, #68	; 0x44
 80018b4:	681b      	ldr	r3, [r3, #0]
 80018b6:	fa93 f2a3 	rbit	r2, r3
 80018ba:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80018be:	601a      	str	r2, [r3, #0]
 80018c0:	4b6a      	ldr	r3, [pc, #424]	; (8001a6c <HAL_RCC_OscConfig+0xe28>)
 80018c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80018c4:	f107 023c 	add.w	r2, r7, #60	; 0x3c
 80018c8:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 80018cc:	6011      	str	r1, [r2, #0]
 80018ce:	f107 023c 	add.w	r2, r7, #60	; 0x3c
 80018d2:	6812      	ldr	r2, [r2, #0]
 80018d4:	fa92 f1a2 	rbit	r1, r2
 80018d8:	f107 0238 	add.w	r2, r7, #56	; 0x38
 80018dc:	6011      	str	r1, [r2, #0]
  return result;
 80018de:	f107 0238 	add.w	r2, r7, #56	; 0x38
 80018e2:	6812      	ldr	r2, [r2, #0]
 80018e4:	fab2 f282 	clz	r2, r2
 80018e8:	b2d2      	uxtb	r2, r2
 80018ea:	f042 0220 	orr.w	r2, r2, #32
 80018ee:	b2d2      	uxtb	r2, r2
 80018f0:	f002 021f 	and.w	r2, r2, #31
 80018f4:	2101      	movs	r1, #1
 80018f6:	fa01 f202 	lsl.w	r2, r1, r2
 80018fa:	4013      	ands	r3, r2
 80018fc:	2b00      	cmp	r3, #0
 80018fe:	d09b      	beq.n	8001838 <HAL_RCC_OscConfig+0xbf4>
 8001900:	e0ad      	b.n	8001a5e <HAL_RCC_OscConfig+0xe1a>
 8001902:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8001906:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800190a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800190c:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8001910:	681b      	ldr	r3, [r3, #0]
 8001912:	fa93 f2a3 	rbit	r2, r3
 8001916:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800191a:	601a      	str	r2, [r3, #0]
  return result;
 800191c:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001920:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001922:	fab3 f383 	clz	r3, r3
 8001926:	b2db      	uxtb	r3, r3
 8001928:	f103 5384 	add.w	r3, r3, #276824064	; 0x10800000
 800192c:	f503 1384 	add.w	r3, r3, #1081344	; 0x108000
 8001930:	009b      	lsls	r3, r3, #2
 8001932:	461a      	mov	r2, r3
 8001934:	2300      	movs	r3, #0
 8001936:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001938:	f7fe fe1a 	bl	8000570 <HAL_GetTick>
 800193c:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001940:	e009      	b.n	8001956 <HAL_RCC_OscConfig+0xd12>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001942:	f7fe fe15 	bl	8000570 <HAL_GetTick>
 8001946:	4602      	mov	r2, r0
 8001948:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 800194c:	1ad3      	subs	r3, r2, r3
 800194e:	2b02      	cmp	r3, #2
 8001950:	d901      	bls.n	8001956 <HAL_RCC_OscConfig+0xd12>
          {
            return HAL_TIMEOUT;
 8001952:	2303      	movs	r3, #3
 8001954:	e084      	b.n	8001a60 <HAL_RCC_OscConfig+0xe1c>
 8001956:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800195a:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800195e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001960:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001964:	681b      	ldr	r3, [r3, #0]
 8001966:	fa93 f2a3 	rbit	r2, r3
 800196a:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800196e:	601a      	str	r2, [r3, #0]
  return result;
 8001970:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001974:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001976:	fab3 f383 	clz	r3, r3
 800197a:	b2db      	uxtb	r3, r3
 800197c:	095b      	lsrs	r3, r3, #5
 800197e:	b2db      	uxtb	r3, r3
 8001980:	f043 0301 	orr.w	r3, r3, #1
 8001984:	b2db      	uxtb	r3, r3
 8001986:	2b01      	cmp	r3, #1
 8001988:	d102      	bne.n	8001990 <HAL_RCC_OscConfig+0xd4c>
 800198a:	4b38      	ldr	r3, [pc, #224]	; (8001a6c <HAL_RCC_OscConfig+0xe28>)
 800198c:	681b      	ldr	r3, [r3, #0]
 800198e:	e01b      	b.n	80019c8 <HAL_RCC_OscConfig+0xd84>
 8001990:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001994:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001998:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800199a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800199e:	681b      	ldr	r3, [r3, #0]
 80019a0:	fa93 f2a3 	rbit	r2, r3
 80019a4:	f107 0320 	add.w	r3, r7, #32
 80019a8:	601a      	str	r2, [r3, #0]
 80019aa:	f107 031c 	add.w	r3, r7, #28
 80019ae:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80019b2:	601a      	str	r2, [r3, #0]
 80019b4:	f107 031c 	add.w	r3, r7, #28
 80019b8:	681b      	ldr	r3, [r3, #0]
 80019ba:	fa93 f2a3 	rbit	r2, r3
 80019be:	f107 0318 	add.w	r3, r7, #24
 80019c2:	601a      	str	r2, [r3, #0]
 80019c4:	4b29      	ldr	r3, [pc, #164]	; (8001a6c <HAL_RCC_OscConfig+0xe28>)
 80019c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80019c8:	f107 0214 	add.w	r2, r7, #20
 80019cc:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 80019d0:	6011      	str	r1, [r2, #0]
 80019d2:	f107 0214 	add.w	r2, r7, #20
 80019d6:	6812      	ldr	r2, [r2, #0]
 80019d8:	fa92 f1a2 	rbit	r1, r2
 80019dc:	f107 0210 	add.w	r2, r7, #16
 80019e0:	6011      	str	r1, [r2, #0]
  return result;
 80019e2:	f107 0210 	add.w	r2, r7, #16
 80019e6:	6812      	ldr	r2, [r2, #0]
 80019e8:	fab2 f282 	clz	r2, r2
 80019ec:	b2d2      	uxtb	r2, r2
 80019ee:	f042 0220 	orr.w	r2, r2, #32
 80019f2:	b2d2      	uxtb	r2, r2
 80019f4:	f002 021f 	and.w	r2, r2, #31
 80019f8:	2101      	movs	r1, #1
 80019fa:	fa01 f202 	lsl.w	r2, r1, r2
 80019fe:	4013      	ands	r3, r2
 8001a00:	2b00      	cmp	r3, #0
 8001a02:	d19e      	bne.n	8001942 <HAL_RCC_OscConfig+0xcfe>
 8001a04:	e02b      	b.n	8001a5e <HAL_RCC_OscConfig+0xe1a>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001a06:	1d3b      	adds	r3, r7, #4
 8001a08:	681b      	ldr	r3, [r3, #0]
 8001a0a:	699b      	ldr	r3, [r3, #24]
 8001a0c:	2b01      	cmp	r3, #1
 8001a0e:	d101      	bne.n	8001a14 <HAL_RCC_OscConfig+0xdd0>
      {
        return HAL_ERROR;
 8001a10:	2301      	movs	r3, #1
 8001a12:	e025      	b.n	8001a60 <HAL_RCC_OscConfig+0xe1c>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001a14:	4b15      	ldr	r3, [pc, #84]	; (8001a6c <HAL_RCC_OscConfig+0xe28>)
 8001a16:	685b      	ldr	r3, [r3, #4]
 8001a18:	f8c7 31fc 	str.w	r3, [r7, #508]	; 0x1fc
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        pll_config2 = RCC->CFGR2;
 8001a1c:	4b13      	ldr	r3, [pc, #76]	; (8001a6c <HAL_RCC_OscConfig+0xe28>)
 8001a1e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001a20:	f8c7 31f8 	str.w	r3, [r7, #504]	; 0x1f8
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8001a24:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8001a28:	f403 32c0 	and.w	r2, r3, #98304	; 0x18000
 8001a2c:	1d3b      	adds	r3, r7, #4
 8001a2e:	681b      	ldr	r3, [r3, #0]
 8001a30:	69db      	ldr	r3, [r3, #28]
 8001a32:	429a      	cmp	r2, r3
 8001a34:	d111      	bne.n	8001a5a <HAL_RCC_OscConfig+0xe16>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
 8001a36:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8001a3a:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8001a3e:	1d3b      	adds	r3, r7, #4
 8001a40:	681b      	ldr	r3, [r3, #0]
 8001a42:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8001a44:	429a      	cmp	r2, r3
 8001a46:	d108      	bne.n	8001a5a <HAL_RCC_OscConfig+0xe16>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
 8001a48:	f8d7 31f8 	ldr.w	r3, [r7, #504]	; 0x1f8
 8001a4c:	f003 020f 	and.w	r2, r3, #15
 8001a50:	1d3b      	adds	r3, r7, #4
 8001a52:	681b      	ldr	r3, [r3, #0]
 8001a54:	6a5b      	ldr	r3, [r3, #36]	; 0x24
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
 8001a56:	429a      	cmp	r2, r3
 8001a58:	d001      	beq.n	8001a5e <HAL_RCC_OscConfig+0xe1a>
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
#endif
        {
          return HAL_ERROR;
 8001a5a:	2301      	movs	r3, #1
 8001a5c:	e000      	b.n	8001a60 <HAL_RCC_OscConfig+0xe1c>
        }
      }
    }
  }

  return HAL_OK;
 8001a5e:	2300      	movs	r3, #0
}
 8001a60:	4618      	mov	r0, r3
 8001a62:	f507 7702 	add.w	r7, r7, #520	; 0x208
 8001a66:	46bd      	mov	sp, r7
 8001a68:	bd80      	pop	{r7, pc}
 8001a6a:	bf00      	nop
 8001a6c:	40021000 	.word	0x40021000

08001a70 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001a70:	b580      	push	{r7, lr}
 8001a72:	b09e      	sub	sp, #120	; 0x78
 8001a74:	af00      	add	r7, sp, #0
 8001a76:	6078      	str	r0, [r7, #4]
 8001a78:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8001a7a:	2300      	movs	r3, #0
 8001a7c:	677b      	str	r3, [r7, #116]	; 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001a7e:	687b      	ldr	r3, [r7, #4]
 8001a80:	2b00      	cmp	r3, #0
 8001a82:	d101      	bne.n	8001a88 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8001a84:	2301      	movs	r3, #1
 8001a86:	e162      	b.n	8001d4e <HAL_RCC_ClockConfig+0x2de>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001a88:	4b90      	ldr	r3, [pc, #576]	; (8001ccc <HAL_RCC_ClockConfig+0x25c>)
 8001a8a:	681b      	ldr	r3, [r3, #0]
 8001a8c:	f003 0307 	and.w	r3, r3, #7
 8001a90:	683a      	ldr	r2, [r7, #0]
 8001a92:	429a      	cmp	r2, r3
 8001a94:	d910      	bls.n	8001ab8 <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001a96:	4b8d      	ldr	r3, [pc, #564]	; (8001ccc <HAL_RCC_ClockConfig+0x25c>)
 8001a98:	681b      	ldr	r3, [r3, #0]
 8001a9a:	f023 0207 	bic.w	r2, r3, #7
 8001a9e:	498b      	ldr	r1, [pc, #556]	; (8001ccc <HAL_RCC_ClockConfig+0x25c>)
 8001aa0:	683b      	ldr	r3, [r7, #0]
 8001aa2:	4313      	orrs	r3, r2
 8001aa4:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001aa6:	4b89      	ldr	r3, [pc, #548]	; (8001ccc <HAL_RCC_ClockConfig+0x25c>)
 8001aa8:	681b      	ldr	r3, [r3, #0]
 8001aaa:	f003 0307 	and.w	r3, r3, #7
 8001aae:	683a      	ldr	r2, [r7, #0]
 8001ab0:	429a      	cmp	r2, r3
 8001ab2:	d001      	beq.n	8001ab8 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8001ab4:	2301      	movs	r3, #1
 8001ab6:	e14a      	b.n	8001d4e <HAL_RCC_ClockConfig+0x2de>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001ab8:	687b      	ldr	r3, [r7, #4]
 8001aba:	681b      	ldr	r3, [r3, #0]
 8001abc:	f003 0302 	and.w	r3, r3, #2
 8001ac0:	2b00      	cmp	r3, #0
 8001ac2:	d008      	beq.n	8001ad6 <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001ac4:	4b82      	ldr	r3, [pc, #520]	; (8001cd0 <HAL_RCC_ClockConfig+0x260>)
 8001ac6:	685b      	ldr	r3, [r3, #4]
 8001ac8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001acc:	687b      	ldr	r3, [r7, #4]
 8001ace:	689b      	ldr	r3, [r3, #8]
 8001ad0:	497f      	ldr	r1, [pc, #508]	; (8001cd0 <HAL_RCC_ClockConfig+0x260>)
 8001ad2:	4313      	orrs	r3, r2
 8001ad4:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001ad6:	687b      	ldr	r3, [r7, #4]
 8001ad8:	681b      	ldr	r3, [r3, #0]
 8001ada:	f003 0301 	and.w	r3, r3, #1
 8001ade:	2b00      	cmp	r3, #0
 8001ae0:	f000 80dc 	beq.w	8001c9c <HAL_RCC_ClockConfig+0x22c>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001ae4:	687b      	ldr	r3, [r7, #4]
 8001ae6:	685b      	ldr	r3, [r3, #4]
 8001ae8:	2b01      	cmp	r3, #1
 8001aea:	d13c      	bne.n	8001b66 <HAL_RCC_ClockConfig+0xf6>
 8001aec:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001af0:	673b      	str	r3, [r7, #112]	; 0x70
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001af2:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8001af4:	fa93 f3a3 	rbit	r3, r3
 8001af8:	66fb      	str	r3, [r7, #108]	; 0x6c
  return result;
 8001afa:	6efb      	ldr	r3, [r7, #108]	; 0x6c
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001afc:	fab3 f383 	clz	r3, r3
 8001b00:	b2db      	uxtb	r3, r3
 8001b02:	095b      	lsrs	r3, r3, #5
 8001b04:	b2db      	uxtb	r3, r3
 8001b06:	f043 0301 	orr.w	r3, r3, #1
 8001b0a:	b2db      	uxtb	r3, r3
 8001b0c:	2b01      	cmp	r3, #1
 8001b0e:	d102      	bne.n	8001b16 <HAL_RCC_ClockConfig+0xa6>
 8001b10:	4b6f      	ldr	r3, [pc, #444]	; (8001cd0 <HAL_RCC_ClockConfig+0x260>)
 8001b12:	681b      	ldr	r3, [r3, #0]
 8001b14:	e00f      	b.n	8001b36 <HAL_RCC_ClockConfig+0xc6>
 8001b16:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001b1a:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001b1c:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8001b1e:	fa93 f3a3 	rbit	r3, r3
 8001b22:	667b      	str	r3, [r7, #100]	; 0x64
 8001b24:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001b28:	663b      	str	r3, [r7, #96]	; 0x60
 8001b2a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8001b2c:	fa93 f3a3 	rbit	r3, r3
 8001b30:	65fb      	str	r3, [r7, #92]	; 0x5c
 8001b32:	4b67      	ldr	r3, [pc, #412]	; (8001cd0 <HAL_RCC_ClockConfig+0x260>)
 8001b34:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001b36:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8001b3a:	65ba      	str	r2, [r7, #88]	; 0x58
 8001b3c:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8001b3e:	fa92 f2a2 	rbit	r2, r2
 8001b42:	657a      	str	r2, [r7, #84]	; 0x54
  return result;
 8001b44:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8001b46:	fab2 f282 	clz	r2, r2
 8001b4a:	b2d2      	uxtb	r2, r2
 8001b4c:	f042 0220 	orr.w	r2, r2, #32
 8001b50:	b2d2      	uxtb	r2, r2
 8001b52:	f002 021f 	and.w	r2, r2, #31
 8001b56:	2101      	movs	r1, #1
 8001b58:	fa01 f202 	lsl.w	r2, r1, r2
 8001b5c:	4013      	ands	r3, r2
 8001b5e:	2b00      	cmp	r3, #0
 8001b60:	d17b      	bne.n	8001c5a <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8001b62:	2301      	movs	r3, #1
 8001b64:	e0f3      	b.n	8001d4e <HAL_RCC_ClockConfig+0x2de>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001b66:	687b      	ldr	r3, [r7, #4]
 8001b68:	685b      	ldr	r3, [r3, #4]
 8001b6a:	2b02      	cmp	r3, #2
 8001b6c:	d13c      	bne.n	8001be8 <HAL_RCC_ClockConfig+0x178>
 8001b6e:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001b72:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001b74:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8001b76:	fa93 f3a3 	rbit	r3, r3
 8001b7a:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 8001b7c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001b7e:	fab3 f383 	clz	r3, r3
 8001b82:	b2db      	uxtb	r3, r3
 8001b84:	095b      	lsrs	r3, r3, #5
 8001b86:	b2db      	uxtb	r3, r3
 8001b88:	f043 0301 	orr.w	r3, r3, #1
 8001b8c:	b2db      	uxtb	r3, r3
 8001b8e:	2b01      	cmp	r3, #1
 8001b90:	d102      	bne.n	8001b98 <HAL_RCC_ClockConfig+0x128>
 8001b92:	4b4f      	ldr	r3, [pc, #316]	; (8001cd0 <HAL_RCC_ClockConfig+0x260>)
 8001b94:	681b      	ldr	r3, [r3, #0]
 8001b96:	e00f      	b.n	8001bb8 <HAL_RCC_ClockConfig+0x148>
 8001b98:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001b9c:	64bb      	str	r3, [r7, #72]	; 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001b9e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8001ba0:	fa93 f3a3 	rbit	r3, r3
 8001ba4:	647b      	str	r3, [r7, #68]	; 0x44
 8001ba6:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001baa:	643b      	str	r3, [r7, #64]	; 0x40
 8001bac:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8001bae:	fa93 f3a3 	rbit	r3, r3
 8001bb2:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001bb4:	4b46      	ldr	r3, [pc, #280]	; (8001cd0 <HAL_RCC_ClockConfig+0x260>)
 8001bb6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001bb8:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8001bbc:	63ba      	str	r2, [r7, #56]	; 0x38
 8001bbe:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8001bc0:	fa92 f2a2 	rbit	r2, r2
 8001bc4:	637a      	str	r2, [r7, #52]	; 0x34
  return result;
 8001bc6:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8001bc8:	fab2 f282 	clz	r2, r2
 8001bcc:	b2d2      	uxtb	r2, r2
 8001bce:	f042 0220 	orr.w	r2, r2, #32
 8001bd2:	b2d2      	uxtb	r2, r2
 8001bd4:	f002 021f 	and.w	r2, r2, #31
 8001bd8:	2101      	movs	r1, #1
 8001bda:	fa01 f202 	lsl.w	r2, r1, r2
 8001bde:	4013      	ands	r3, r2
 8001be0:	2b00      	cmp	r3, #0
 8001be2:	d13a      	bne.n	8001c5a <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8001be4:	2301      	movs	r3, #1
 8001be6:	e0b2      	b.n	8001d4e <HAL_RCC_ClockConfig+0x2de>
 8001be8:	2302      	movs	r3, #2
 8001bea:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001bec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001bee:	fa93 f3a3 	rbit	r3, r3
 8001bf2:	62fb      	str	r3, [r7, #44]	; 0x2c
  return result;
 8001bf4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001bf6:	fab3 f383 	clz	r3, r3
 8001bfa:	b2db      	uxtb	r3, r3
 8001bfc:	095b      	lsrs	r3, r3, #5
 8001bfe:	b2db      	uxtb	r3, r3
 8001c00:	f043 0301 	orr.w	r3, r3, #1
 8001c04:	b2db      	uxtb	r3, r3
 8001c06:	2b01      	cmp	r3, #1
 8001c08:	d102      	bne.n	8001c10 <HAL_RCC_ClockConfig+0x1a0>
 8001c0a:	4b31      	ldr	r3, [pc, #196]	; (8001cd0 <HAL_RCC_ClockConfig+0x260>)
 8001c0c:	681b      	ldr	r3, [r3, #0]
 8001c0e:	e00d      	b.n	8001c2c <HAL_RCC_ClockConfig+0x1bc>
 8001c10:	2302      	movs	r3, #2
 8001c12:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001c14:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001c16:	fa93 f3a3 	rbit	r3, r3
 8001c1a:	627b      	str	r3, [r7, #36]	; 0x24
 8001c1c:	2302      	movs	r3, #2
 8001c1e:	623b      	str	r3, [r7, #32]
 8001c20:	6a3b      	ldr	r3, [r7, #32]
 8001c22:	fa93 f3a3 	rbit	r3, r3
 8001c26:	61fb      	str	r3, [r7, #28]
 8001c28:	4b29      	ldr	r3, [pc, #164]	; (8001cd0 <HAL_RCC_ClockConfig+0x260>)
 8001c2a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001c2c:	2202      	movs	r2, #2
 8001c2e:	61ba      	str	r2, [r7, #24]
 8001c30:	69ba      	ldr	r2, [r7, #24]
 8001c32:	fa92 f2a2 	rbit	r2, r2
 8001c36:	617a      	str	r2, [r7, #20]
  return result;
 8001c38:	697a      	ldr	r2, [r7, #20]
 8001c3a:	fab2 f282 	clz	r2, r2
 8001c3e:	b2d2      	uxtb	r2, r2
 8001c40:	f042 0220 	orr.w	r2, r2, #32
 8001c44:	b2d2      	uxtb	r2, r2
 8001c46:	f002 021f 	and.w	r2, r2, #31
 8001c4a:	2101      	movs	r1, #1
 8001c4c:	fa01 f202 	lsl.w	r2, r1, r2
 8001c50:	4013      	ands	r3, r2
 8001c52:	2b00      	cmp	r3, #0
 8001c54:	d101      	bne.n	8001c5a <HAL_RCC_ClockConfig+0x1ea>
      {
        return HAL_ERROR;
 8001c56:	2301      	movs	r3, #1
 8001c58:	e079      	b.n	8001d4e <HAL_RCC_ClockConfig+0x2de>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001c5a:	4b1d      	ldr	r3, [pc, #116]	; (8001cd0 <HAL_RCC_ClockConfig+0x260>)
 8001c5c:	685b      	ldr	r3, [r3, #4]
 8001c5e:	f023 0203 	bic.w	r2, r3, #3
 8001c62:	687b      	ldr	r3, [r7, #4]
 8001c64:	685b      	ldr	r3, [r3, #4]
 8001c66:	491a      	ldr	r1, [pc, #104]	; (8001cd0 <HAL_RCC_ClockConfig+0x260>)
 8001c68:	4313      	orrs	r3, r2
 8001c6a:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001c6c:	f7fe fc80 	bl	8000570 <HAL_GetTick>
 8001c70:	6778      	str	r0, [r7, #116]	; 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001c72:	e00a      	b.n	8001c8a <HAL_RCC_ClockConfig+0x21a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001c74:	f7fe fc7c 	bl	8000570 <HAL_GetTick>
 8001c78:	4602      	mov	r2, r0
 8001c7a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8001c7c:	1ad3      	subs	r3, r2, r3
 8001c7e:	f241 3288 	movw	r2, #5000	; 0x1388
 8001c82:	4293      	cmp	r3, r2
 8001c84:	d901      	bls.n	8001c8a <HAL_RCC_ClockConfig+0x21a>
      {
        return HAL_TIMEOUT;
 8001c86:	2303      	movs	r3, #3
 8001c88:	e061      	b.n	8001d4e <HAL_RCC_ClockConfig+0x2de>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001c8a:	4b11      	ldr	r3, [pc, #68]	; (8001cd0 <HAL_RCC_ClockConfig+0x260>)
 8001c8c:	685b      	ldr	r3, [r3, #4]
 8001c8e:	f003 020c 	and.w	r2, r3, #12
 8001c92:	687b      	ldr	r3, [r7, #4]
 8001c94:	685b      	ldr	r3, [r3, #4]
 8001c96:	009b      	lsls	r3, r3, #2
 8001c98:	429a      	cmp	r2, r3
 8001c9a:	d1eb      	bne.n	8001c74 <HAL_RCC_ClockConfig+0x204>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001c9c:	4b0b      	ldr	r3, [pc, #44]	; (8001ccc <HAL_RCC_ClockConfig+0x25c>)
 8001c9e:	681b      	ldr	r3, [r3, #0]
 8001ca0:	f003 0307 	and.w	r3, r3, #7
 8001ca4:	683a      	ldr	r2, [r7, #0]
 8001ca6:	429a      	cmp	r2, r3
 8001ca8:	d214      	bcs.n	8001cd4 <HAL_RCC_ClockConfig+0x264>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001caa:	4b08      	ldr	r3, [pc, #32]	; (8001ccc <HAL_RCC_ClockConfig+0x25c>)
 8001cac:	681b      	ldr	r3, [r3, #0]
 8001cae:	f023 0207 	bic.w	r2, r3, #7
 8001cb2:	4906      	ldr	r1, [pc, #24]	; (8001ccc <HAL_RCC_ClockConfig+0x25c>)
 8001cb4:	683b      	ldr	r3, [r7, #0]
 8001cb6:	4313      	orrs	r3, r2
 8001cb8:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001cba:	4b04      	ldr	r3, [pc, #16]	; (8001ccc <HAL_RCC_ClockConfig+0x25c>)
 8001cbc:	681b      	ldr	r3, [r3, #0]
 8001cbe:	f003 0307 	and.w	r3, r3, #7
 8001cc2:	683a      	ldr	r2, [r7, #0]
 8001cc4:	429a      	cmp	r2, r3
 8001cc6:	d005      	beq.n	8001cd4 <HAL_RCC_ClockConfig+0x264>
    {
      return HAL_ERROR;
 8001cc8:	2301      	movs	r3, #1
 8001cca:	e040      	b.n	8001d4e <HAL_RCC_ClockConfig+0x2de>
 8001ccc:	40022000 	.word	0x40022000
 8001cd0:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001cd4:	687b      	ldr	r3, [r7, #4]
 8001cd6:	681b      	ldr	r3, [r3, #0]
 8001cd8:	f003 0304 	and.w	r3, r3, #4
 8001cdc:	2b00      	cmp	r3, #0
 8001cde:	d008      	beq.n	8001cf2 <HAL_RCC_ClockConfig+0x282>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001ce0:	4b1d      	ldr	r3, [pc, #116]	; (8001d58 <HAL_RCC_ClockConfig+0x2e8>)
 8001ce2:	685b      	ldr	r3, [r3, #4]
 8001ce4:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	68db      	ldr	r3, [r3, #12]
 8001cec:	491a      	ldr	r1, [pc, #104]	; (8001d58 <HAL_RCC_ClockConfig+0x2e8>)
 8001cee:	4313      	orrs	r3, r2
 8001cf0:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001cf2:	687b      	ldr	r3, [r7, #4]
 8001cf4:	681b      	ldr	r3, [r3, #0]
 8001cf6:	f003 0308 	and.w	r3, r3, #8
 8001cfa:	2b00      	cmp	r3, #0
 8001cfc:	d009      	beq.n	8001d12 <HAL_RCC_ClockConfig+0x2a2>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001cfe:	4b16      	ldr	r3, [pc, #88]	; (8001d58 <HAL_RCC_ClockConfig+0x2e8>)
 8001d00:	685b      	ldr	r3, [r3, #4]
 8001d02:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	691b      	ldr	r3, [r3, #16]
 8001d0a:	00db      	lsls	r3, r3, #3
 8001d0c:	4912      	ldr	r1, [pc, #72]	; (8001d58 <HAL_RCC_ClockConfig+0x2e8>)
 8001d0e:	4313      	orrs	r3, r2
 8001d10:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8001d12:	f000 f829 	bl	8001d68 <HAL_RCC_GetSysClockFreq>
 8001d16:	4601      	mov	r1, r0
 8001d18:	4b0f      	ldr	r3, [pc, #60]	; (8001d58 <HAL_RCC_ClockConfig+0x2e8>)
 8001d1a:	685b      	ldr	r3, [r3, #4]
 8001d1c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001d20:	22f0      	movs	r2, #240	; 0xf0
 8001d22:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001d24:	693a      	ldr	r2, [r7, #16]
 8001d26:	fa92 f2a2 	rbit	r2, r2
 8001d2a:	60fa      	str	r2, [r7, #12]
  return result;
 8001d2c:	68fa      	ldr	r2, [r7, #12]
 8001d2e:	fab2 f282 	clz	r2, r2
 8001d32:	b2d2      	uxtb	r2, r2
 8001d34:	40d3      	lsrs	r3, r2
 8001d36:	4a09      	ldr	r2, [pc, #36]	; (8001d5c <HAL_RCC_ClockConfig+0x2ec>)
 8001d38:	5cd3      	ldrb	r3, [r2, r3]
 8001d3a:	fa21 f303 	lsr.w	r3, r1, r3
 8001d3e:	4a08      	ldr	r2, [pc, #32]	; (8001d60 <HAL_RCC_ClockConfig+0x2f0>)
 8001d40:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 8001d42:	4b08      	ldr	r3, [pc, #32]	; (8001d64 <HAL_RCC_ClockConfig+0x2f4>)
 8001d44:	681b      	ldr	r3, [r3, #0]
 8001d46:	4618      	mov	r0, r3
 8001d48:	f7fe fbce 	bl	80004e8 <HAL_InitTick>
  
  return HAL_OK;
 8001d4c:	2300      	movs	r3, #0
}
 8001d4e:	4618      	mov	r0, r3
 8001d50:	3778      	adds	r7, #120	; 0x78
 8001d52:	46bd      	mov	sp, r7
 8001d54:	bd80      	pop	{r7, pc}
 8001d56:	bf00      	nop
 8001d58:	40021000 	.word	0x40021000
 8001d5c:	08001eac 	.word	0x08001eac
 8001d60:	20000000 	.word	0x20000000
 8001d64:	20000004 	.word	0x20000004

08001d68 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001d68:	b480      	push	{r7}
 8001d6a:	b08b      	sub	sp, #44	; 0x2c
 8001d6c:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001d6e:	2300      	movs	r3, #0
 8001d70:	61fb      	str	r3, [r7, #28]
 8001d72:	2300      	movs	r3, #0
 8001d74:	61bb      	str	r3, [r7, #24]
 8001d76:	2300      	movs	r3, #0
 8001d78:	627b      	str	r3, [r7, #36]	; 0x24
 8001d7a:	2300      	movs	r3, #0
 8001d7c:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 8001d7e:	2300      	movs	r3, #0
 8001d80:	623b      	str	r3, [r7, #32]
  
  tmpreg = RCC->CFGR;
 8001d82:	4b2a      	ldr	r3, [pc, #168]	; (8001e2c <HAL_RCC_GetSysClockFreq+0xc4>)
 8001d84:	685b      	ldr	r3, [r3, #4]
 8001d86:	61fb      	str	r3, [r7, #28]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001d88:	69fb      	ldr	r3, [r7, #28]
 8001d8a:	f003 030c 	and.w	r3, r3, #12
 8001d8e:	2b04      	cmp	r3, #4
 8001d90:	d002      	beq.n	8001d98 <HAL_RCC_GetSysClockFreq+0x30>
 8001d92:	2b08      	cmp	r3, #8
 8001d94:	d003      	beq.n	8001d9e <HAL_RCC_GetSysClockFreq+0x36>
 8001d96:	e03f      	b.n	8001e18 <HAL_RCC_GetSysClockFreq+0xb0>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001d98:	4b25      	ldr	r3, [pc, #148]	; (8001e30 <HAL_RCC_GetSysClockFreq+0xc8>)
 8001d9a:	623b      	str	r3, [r7, #32]
      break;
 8001d9c:	e03f      	b.n	8001e1e <HAL_RCC_GetSysClockFreq+0xb6>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> POSITION_VAL(RCC_CFGR_PLLMUL)];
 8001d9e:	69fb      	ldr	r3, [r7, #28]
 8001da0:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 8001da4:	f44f 1270 	mov.w	r2, #3932160	; 0x3c0000
 8001da8:	60ba      	str	r2, [r7, #8]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001daa:	68ba      	ldr	r2, [r7, #8]
 8001dac:	fa92 f2a2 	rbit	r2, r2
 8001db0:	607a      	str	r2, [r7, #4]
  return result;
 8001db2:	687a      	ldr	r2, [r7, #4]
 8001db4:	fab2 f282 	clz	r2, r2
 8001db8:	b2d2      	uxtb	r2, r2
 8001dba:	40d3      	lsrs	r3, r2
 8001dbc:	4a1d      	ldr	r2, [pc, #116]	; (8001e34 <HAL_RCC_GetSysClockFreq+0xcc>)
 8001dbe:	5cd3      	ldrb	r3, [r2, r3]
 8001dc0:	617b      	str	r3, [r7, #20]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> POSITION_VAL(RCC_CFGR2_PREDIV)];
 8001dc2:	4b1a      	ldr	r3, [pc, #104]	; (8001e2c <HAL_RCC_GetSysClockFreq+0xc4>)
 8001dc4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001dc6:	f003 030f 	and.w	r3, r3, #15
 8001dca:	220f      	movs	r2, #15
 8001dcc:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001dce:	693a      	ldr	r2, [r7, #16]
 8001dd0:	fa92 f2a2 	rbit	r2, r2
 8001dd4:	60fa      	str	r2, [r7, #12]
  return result;
 8001dd6:	68fa      	ldr	r2, [r7, #12]
 8001dd8:	fab2 f282 	clz	r2, r2
 8001ddc:	b2d2      	uxtb	r2, r2
 8001dde:	40d3      	lsrs	r3, r2
 8001de0:	4a15      	ldr	r2, [pc, #84]	; (8001e38 <HAL_RCC_GetSysClockFreq+0xd0>)
 8001de2:	5cd3      	ldrb	r3, [r2, r3]
 8001de4:	61bb      	str	r3, [r7, #24]
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
      }
#else
      if ((tmpreg & RCC_CFGR_PLLSRC_HSE_PREDIV) == RCC_CFGR_PLLSRC_HSE_PREDIV)
 8001de6:	69fb      	ldr	r3, [r7, #28]
 8001de8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001dec:	2b00      	cmp	r3, #0
 8001dee:	d008      	beq.n	8001e02 <HAL_RCC_GetSysClockFreq+0x9a>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8001df0:	4a0f      	ldr	r2, [pc, #60]	; (8001e30 <HAL_RCC_GetSysClockFreq+0xc8>)
 8001df2:	69bb      	ldr	r3, [r7, #24]
 8001df4:	fbb2 f2f3 	udiv	r2, r2, r3
 8001df8:	697b      	ldr	r3, [r7, #20]
 8001dfa:	fb02 f303 	mul.w	r3, r2, r3
 8001dfe:	627b      	str	r3, [r7, #36]	; 0x24
 8001e00:	e007      	b.n	8001e12 <HAL_RCC_GetSysClockFreq+0xaa>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8001e02:	4a0b      	ldr	r2, [pc, #44]	; (8001e30 <HAL_RCC_GetSysClockFreq+0xc8>)
 8001e04:	69bb      	ldr	r3, [r7, #24]
 8001e06:	fbb2 f2f3 	udiv	r2, r2, r3
 8001e0a:	697b      	ldr	r3, [r7, #20]
 8001e0c:	fb02 f303 	mul.w	r3, r2, r3
 8001e10:	627b      	str	r3, [r7, #36]	; 0x24
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 8001e12:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e14:	623b      	str	r3, [r7, #32]
      break;
 8001e16:	e002      	b.n	8001e1e <HAL_RCC_GetSysClockFreq+0xb6>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001e18:	4b05      	ldr	r3, [pc, #20]	; (8001e30 <HAL_RCC_GetSysClockFreq+0xc8>)
 8001e1a:	623b      	str	r3, [r7, #32]
      break;
 8001e1c:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001e1e:	6a3b      	ldr	r3, [r7, #32]
}
 8001e20:	4618      	mov	r0, r3
 8001e22:	372c      	adds	r7, #44	; 0x2c
 8001e24:	46bd      	mov	sp, r7
 8001e26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e2a:	4770      	bx	lr
 8001e2c:	40021000 	.word	0x40021000
 8001e30:	007a1200 	.word	0x007a1200
 8001e34:	08001ebc 	.word	0x08001ebc
 8001e38:	08001ecc 	.word	0x08001ecc

08001e3c <__libc_init_array>:
 8001e3c:	b570      	push	{r4, r5, r6, lr}
 8001e3e:	4e0d      	ldr	r6, [pc, #52]	; (8001e74 <__libc_init_array+0x38>)
 8001e40:	4c0d      	ldr	r4, [pc, #52]	; (8001e78 <__libc_init_array+0x3c>)
 8001e42:	1ba4      	subs	r4, r4, r6
 8001e44:	10a4      	asrs	r4, r4, #2
 8001e46:	2500      	movs	r5, #0
 8001e48:	42a5      	cmp	r5, r4
 8001e4a:	d109      	bne.n	8001e60 <__libc_init_array+0x24>
 8001e4c:	4e0b      	ldr	r6, [pc, #44]	; (8001e7c <__libc_init_array+0x40>)
 8001e4e:	4c0c      	ldr	r4, [pc, #48]	; (8001e80 <__libc_init_array+0x44>)
 8001e50:	f000 f820 	bl	8001e94 <_init>
 8001e54:	1ba4      	subs	r4, r4, r6
 8001e56:	10a4      	asrs	r4, r4, #2
 8001e58:	2500      	movs	r5, #0
 8001e5a:	42a5      	cmp	r5, r4
 8001e5c:	d105      	bne.n	8001e6a <__libc_init_array+0x2e>
 8001e5e:	bd70      	pop	{r4, r5, r6, pc}
 8001e60:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8001e64:	4798      	blx	r3
 8001e66:	3501      	adds	r5, #1
 8001e68:	e7ee      	b.n	8001e48 <__libc_init_array+0xc>
 8001e6a:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8001e6e:	4798      	blx	r3
 8001e70:	3501      	adds	r5, #1
 8001e72:	e7f2      	b.n	8001e5a <__libc_init_array+0x1e>
 8001e74:	08001edc 	.word	0x08001edc
 8001e78:	08001edc 	.word	0x08001edc
 8001e7c:	08001edc 	.word	0x08001edc
 8001e80:	08001ee0 	.word	0x08001ee0

08001e84 <memset>:
 8001e84:	4402      	add	r2, r0
 8001e86:	4603      	mov	r3, r0
 8001e88:	4293      	cmp	r3, r2
 8001e8a:	d100      	bne.n	8001e8e <memset+0xa>
 8001e8c:	4770      	bx	lr
 8001e8e:	f803 1b01 	strb.w	r1, [r3], #1
 8001e92:	e7f9      	b.n	8001e88 <memset+0x4>

08001e94 <_init>:
 8001e94:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001e96:	bf00      	nop
 8001e98:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001e9a:	bc08      	pop	{r3}
 8001e9c:	469e      	mov	lr, r3
 8001e9e:	4770      	bx	lr

08001ea0 <_fini>:
 8001ea0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001ea2:	bf00      	nop
 8001ea4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001ea6:	bc08      	pop	{r3}
 8001ea8:	469e      	mov	lr, r3
 8001eaa:	4770      	bx	lr
