Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1.1 (win64) Build 2960000 Wed Aug  5 22:57:20 MDT 2020
| Date         : Tue Nov 24 19:40:40 2020
| Host         : thicc-lad running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file FinalProject_control_sets_placed.rpt
| Design       : FinalProject
| Device       : xc7a35t
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    39 |
|    Minimum number of control sets                        |    39 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   182 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    39 |
| >= 0 to < 4        |    18 |
| >= 4 to < 6        |    18 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     3 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             104 |           57 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             142 |           51 |
| Yes          | No                    | No                     |               4 |            2 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------------------------+-----------------+-------------------------------------+------------------+----------------+--------------+
|                    Clock Signal                   |  Enable Signal  |           Set/Reset Signal          | Slice Load Count | Bel Load Count | Bels / Slice |
+---------------------------------------------------+-----------------+-------------------------------------+------------------+----------------+--------------+
|  FSM_Case_3/cc_reg_i_2__2_n_0                     |                 |                                     |                1 |              1 |         1.00 |
|  FSM_Case_10/cc_reg_i_2__9_n_0                    |                 |                                     |                1 |              1 |         1.00 |
|  FSM_Case_11/cc_reg_i_2__10_n_0                   |                 |                                     |                1 |              1 |         1.00 |
|  FSM_Case_4/cc_reg_i_2__3_n_0                     |                 |                                     |                1 |              1 |         1.00 |
|  FSM_Case_5/cc_reg_i_2__4_n_0                     |                 |                                     |                1 |              1 |         1.00 |
|  FSM_Case_9/cc_reg_i_2__8_n_0                     |                 |                                     |                1 |              1 |         1.00 |
|  FSM_Case_6/cc_reg_i_2__5_n_0                     |                 |                                     |                1 |              1 |         1.00 |
|  FSM_Case_8/cc_reg_i_2__7_n_0                     |                 |                                     |                1 |              1 |         1.00 |
|  FSM_Case_2/cc_reg_i_2__1_n_0                     |                 |                                     |                1 |              1 |         1.00 |
|  FSM_Case_7/cc_reg_i_2__6_n_0                     |                 |                                     |                1 |              1 |         1.00 |
|  FSM_Case_12/cc_reg_i_2__11_n_0                   |                 |                                     |                1 |              1 |         1.00 |
|  FSM_Case_15/cc_reg_i_2__14_n_0                   |                 |                                     |                1 |              1 |         1.00 |
|  FSM_Case_0/cc_reg_i_2_n_0                        |                 |                                     |                1 |              1 |         1.00 |
|  FSM_Case_1/cc_reg_i_2__0_n_0                     |                 |                                     |                1 |              1 |         1.00 |
|  FSM_Case_14/cc_reg_i_2__13_n_0                   |                 |                                     |                1 |              1 |         1.00 |
|  FSM_Case_13/cc_reg_i_2__12_n_0                   |                 |                                     |                1 |              1 |         1.00 |
|  ccSseg/my_clk/CLK                                |                 |                                     |                1 |              2 |         2.00 |
|  HexSseg/clock_divider/CLK                        |                 |                                     |                1 |              2 |         2.00 |
|  clk_IBUF_BUFG                                    |                 |                                     |                3 |              4 |         1.33 |
|  clk_IBUF_BUFG                                    | changetest_IBUF |                                     |                2 |              4 |         2.00 |
|  FSM_Case_3/FSM_sequential_NS_reg[4]_i_2__2_n_0   |                 |                                     |                2 |              5 |         2.50 |
|  FSM_Case_4/FSM_sequential_NS_reg[4]_i_2__3_n_0   |                 |                                     |                3 |              5 |         1.67 |
|  FSM_Case_11/FSM_sequential_NS_reg[4]_i_2__10_n_0 |                 |                                     |                2 |              5 |         2.50 |
|  FSM_Case_10/FSM_sequential_NS_reg[4]_i_2__9_n_0  |                 |                                     |                2 |              5 |         2.50 |
|  FSM_Case_13/FSM_sequential_NS_reg[4]_i_2__12_n_0 |                 |                                     |                2 |              5 |         2.50 |
|  FSM_Case_1/FSM_sequential_NS_reg[4]_i_2__0_n_0   |                 |                                     |                2 |              5 |         2.50 |
|  FSM_Case_14/FSM_sequential_NS_reg[4]_i_2__13_n_0 |                 |                                     |                3 |              5 |         1.67 |
|  FSM_Case_15/FSM_sequential_NS_reg[4]_i_2__14_n_0 |                 |                                     |                2 |              5 |         2.50 |
|  FSM_Case_0/FSM_sequential_NS_reg[4]_i_2_n_0      |                 |                                     |                2 |              5 |         2.50 |
|  FSM_Case_2/FSM_sequential_NS_reg[4]_i_2__1_n_0   |                 |                                     |                2 |              5 |         2.50 |
|  FSM_Case_7/FSM_sequential_NS_reg[4]_i_2__6_n_0   |                 |                                     |                3 |              5 |         1.67 |
|  FSM_Case_6/FSM_sequential_NS_reg[4]_i_2__5_n_0   |                 |                                     |                2 |              5 |         2.50 |
|  FSM_Case_8/FSM_sequential_NS_reg[4]_i_2__7_n_0   |                 |                                     |                2 |              5 |         2.50 |
|  FSM_Case_5/FSM_sequential_NS_reg[4]_i_2__4_n_0   |                 |                                     |                3 |              5 |         1.67 |
|  FSM_Case_9/FSM_sequential_NS_reg[4]_i_2__8_n_0   |                 |                                     |                2 |              5 |         2.50 |
|  FSM_Case_12/FSM_sequential_NS_reg[4]_i_2__11_n_0 |                 |                                     |                2 |              5 |         2.50 |
|  clk_IBUF_BUFG                                    |                 | ccSseg/my_clk/tmp_clk               |                8 |             31 |         3.88 |
|  clk_IBUF_BUFG                                    |                 | HexSseg/clock_divider/divided_clock |                8 |             31 |         3.88 |
|  clk_IBUF_BUFG                                    |                 | check_IBUF                          |               35 |             80 |         2.29 |
+---------------------------------------------------+-----------------+-------------------------------------+------------------+----------------+--------------+


