# Reading C:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
# do DE1_SoC_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/casey/Desktop/Class\ Stuff/EE\ 469/EE469-Lab {C:/Users/casey/Desktop/Class Stuff/EE 469/EE469-Lab/reg_file.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:32:18 on Apr 06,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/casey/Desktop/Class Stuff/EE 469/EE469-Lab" C:/Users/casey/Desktop/Class Stuff/EE 469/EE469-Lab/reg_file.sv 
# -- Compiling module reg_file
# 
# Top level modules:
# 	reg_file
# End time: 14:32:18 on Apr 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/casey/Desktop/Class\ Stuff/EE\ 469/EE469-Lab {C:/Users/casey/Desktop/Class Stuff/EE 469/EE469-Lab/reg_file_testbench.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 14:32:18 on Apr 06,2023
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/casey/Desktop/Class Stuff/EE 469/EE469-Lab" C:/Users/casey/Desktop/Class Stuff/EE 469/EE469-Lab/reg_file_testbench.sv 
# -- Compiling module reg_file_testbench
# 
# Top level modules:
# 	reg_file_testbench
# End time: 14:32:18 on Apr 06,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.reg_file_testbench
# vsim work.reg_file_testbench 
# Start time: 14:32:22 on Apr 06,2023
# Loading sv_std.std
# Loading work.reg_file_testbench
# Loading work.reg_file
add wave -position end  sim:/reg_file_testbench/clk
add wave -position end  sim:/reg_file_testbench/wr_en
add wave -position end  sim:/reg_file_testbench/write_data
add wave -position end  sim:/reg_file_testbench/read_data1
add wave -position end  sim:/reg_file_testbench/read_data2
add wave -position end  sim:/reg_file_testbench/write_addr
add wave -position end  sim:/reg_file_testbench/read_addr1
add wave -position end  sim:/reg_file_testbench/read_addr2
add wave -position end  sim:/reg_file_testbench/dut/memory
run -a
# ** Note: $stop    : C:/Users/casey/Desktop/Class Stuff/EE 469/EE469-Lab/reg_file_testbench.sv(41)
#    Time: 950 ps  Iteration: 1  Instance: /reg_file_testbench
# Break in Module reg_file_testbench at C:/Users/casey/Desktop/Class Stuff/EE 469/EE469-Lab/reg_file_testbench.sv line 41
