Release 14.1 - xst P.15xf (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Reading design: stage_id.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "stage_id.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "stage_id"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : stage_id
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "D:\Estudio\facu\arquitectura de computadoras\final\workspace - trunk\PracticoFinal_MIPS\MIPS\signExtension.v" into library work
Parsing module <signExtension>.
Analyzing Verilog file "D:\Estudio\facu\arquitectura de computadoras\final\workspace - trunk\PracticoFinal_MIPS\MIPS\RegisterBank.v" into library work
Parsing module <RegisterBank>.
Analyzing Verilog file "D:\Estudio\facu\arquitectura de computadoras\final\workspace - trunk\PracticoFinal_MIPS\MIPS\GetRegAddr.v" into library work
Parsing module <GetRegAddr>.
Analyzing Verilog file "D:\Estudio\facu\arquitectura de computadoras\final\workspace - trunk\PracticoFinal_MIPS\MIPS\ControlModule.v" into library work
Parsing module <ControlModule>.
Analyzing Verilog file "D:\Estudio\facu\arquitectura de computadoras\final\workspace - trunk\PracticoFinal_MIPS\MIPS\stage_id.v" into library work
Parsing module <stage_id>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <stage_id>.

Elaborating module <ControlModule>.

Elaborating module <RegisterBank>.

Elaborating module <signExtension>.

Elaborating module <GetRegAddr>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <stage_id>.
    Related source file is "D:\Estudio\facu\arquitectura de computadoras\final\workspace - trunk\PracticoFinal_MIPS\MIPS\stage_id.v".
    Found 1-bit register for signal <isJump>.
    Found 1-bit register for signal <isNotConditional>.
    Found 1-bit register for signal <isEq>.
    Found 1-bit register for signal <memWrite>.
    Found 2-bit register for signal <wbi>.
    Found 1-bit register for signal <memRead>.
    Found 1-bit register for signal <aluSrc>.
    Found 32-bit register for signal <reg1>.
    Found 32-bit register for signal <reg2>.
    Found 32-bit register for signal <extendedInstr>.
    Found 1-bit register for signal <regDst>.
    Found 5-bit register for signal <regAddr1>.
    Found 5-bit register for signal <regAddr2>.
    Found 4-bit register for signal <aluOp>.
    Summary:
	inferred 119 D-type flip-flop(s).
Unit <stage_id> synthesized.

Synthesizing Unit <ControlModule>.
    Related source file is "D:\Estudio\facu\arquitectura de computadoras\final\workspace - trunk\PracticoFinal_MIPS\MIPS\ControlModule.v".
    Summary:
	inferred   3 Multiplexer(s).
Unit <ControlModule> synthesized.

Synthesizing Unit <RegisterBank>.
    Related source file is "D:\Estudio\facu\arquitectura de computadoras\final\workspace - trunk\PracticoFinal_MIPS\MIPS\RegisterBank.v".
    Found 32-bit register for signal <registro2>.
    Found 32-bit register for signal <registro1>.
    Found 32x32-bit dual-port RAM <Mram_data> for signal <data>.
    Summary:
	inferred   2 RAM(s).
	inferred  64 D-type flip-flop(s).
Unit <RegisterBank> synthesized.

Synthesizing Unit <signExtension>.
    Related source file is "D:\Estudio\facu\arquitectura de computadoras\final\workspace - trunk\PracticoFinal_MIPS\MIPS\signExtension.v".
    Summary:
	no macro.
Unit <signExtension> synthesized.

Synthesizing Unit <GetRegAddr>.
    Related source file is "D:\Estudio\facu\arquitectura de computadoras\final\workspace - trunk\PracticoFinal_MIPS\MIPS\GetRegAddr.v".
WARNING:Xst:647 - Input <instr<10:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <instr<31:21>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <GetRegAddr> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 32x32-bit dual-port RAM                               : 2
# Registers                                            : 16
 1-bit register                                        : 7
 2-bit register                                        : 1
 32-bit register                                       : 5
 4-bit register                                        : 1
 5-bit register                                        : 2
# Multiplexers                                         : 3
 4-bit 2-to-1 multiplexer                              : 3

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <stage_id>.
INFO:Xst:3226 - The RAM <registerBank/Mram_data1> will be implemented as a BLOCK RAM, absorbing the following register(s): <registerBank/registro2> <reg2>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clock>         | fall     |
    |     weA            | connected to signal <regWrite>      | high     |
    |     addrA          | connected to signal <writeAddr>     |          |
    |     diA            | connected to signal <writeData>     |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <clock>         | rise     |
    |     addrB          | connected to signal <instr<20:16>>  |          |
    |     doB            | connected to signal <reg2>          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <registerBank/Mram_data> will be implemented as a BLOCK RAM, absorbing the following register(s): <registerBank/registro1> <reg1>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <clock>         | fall     |
    |     weA            | connected to signal <regWrite>      | high     |
    |     addrA          | connected to signal <writeAddr>     |          |
    |     diA            | connected to signal <writeData>     |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <clock>         | rise     |
    |     addrB          | connected to signal <instr<25:21>>  |          |
    |     doB            | connected to signal <reg1>          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <stage_id> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 32x32-bit dual-port block RAM                         : 2
# Registers                                            : 55
 Flip-Flops                                            : 55
# Multiplexers                                         : 3
 4-bit 2-to-1 multiplexer                              : 3

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <extendedInstr_11> in Unit <stage_id> is equivalent to the following FF/Latch, which will be removed : <regAddr1_0> 
INFO:Xst:2261 - The FF/Latch <extendedInstr_12> in Unit <stage_id> is equivalent to the following FF/Latch, which will be removed : <regAddr1_1> 
INFO:Xst:2261 - The FF/Latch <extendedInstr_13> in Unit <stage_id> is equivalent to the following FF/Latch, which will be removed : <regAddr1_2> 
INFO:Xst:2261 - The FF/Latch <extendedInstr_14> in Unit <stage_id> is equivalent to the following FF/Latch, which will be removed : <regAddr1_3> 
INFO:Xst:2261 - The FF/Latch <extendedInstr_15> in Unit <stage_id> is equivalent to the following 17 FFs/Latches, which will be removed : <extendedInstr_16> <extendedInstr_17> <extendedInstr_18> <extendedInstr_19> <extendedInstr_20> <extendedInstr_21> <extendedInstr_22> <extendedInstr_23> <extendedInstr_24> <extendedInstr_25> <extendedInstr_26> <extendedInstr_27> <extendedInstr_28> <extendedInstr_29> <extendedInstr_30> <extendedInstr_31> <regAddr1_4> 

Optimizing unit <stage_id> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block stage_id, actual ratio is 0.
FlipFlop extendedInstr_15 has been replicated 17 time(s) to handle iob=true attribute.
FlipFlop extendedInstr_14 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop extendedInstr_13 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop extendedInstr_12 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop extendedInstr_11 has been replicated 1 time(s) to handle iob=true attribute.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 55
 Flip-Flops                                            : 55

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : stage_id.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 16
#      GND                         : 1
#      INV                         : 4
#      LUT2                        : 2
#      LUT3                        : 2
#      LUT5                        : 3
#      LUT6                        : 3
#      VCC                         : 1
# FlipFlops/Latches                : 55
#      FD                          : 55
# RAMS                             : 2
#      RAMB8BWER                   : 2
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 189
#      IBUF                        : 70
#      OBUF                        : 119

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice LUTs:                   14  out of   9112     0%  
    Number used as Logic:                14  out of   9112     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     14
   Number with an unused Flip Flop:      14  out of     14   100%  
   Number with an unused LUT:             0  out of     14     0%  
   Number of fully used LUT-FF pairs:     0  out of     14     0%  
   Number of unique control sets:         1

IO Utilization: 
 Number of IOs:                         190
 Number of bonded IOBs:                 190  out of    232    81%  
    IOB Flip Flops/Latches:              55

Specific Feature Utilization:
 Number of Block RAM/FIFO:                1  out of     32     3%  
    Number using Block RAM only:          1
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clock                              | BUFGP                  | 59    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: No path found
   Minimum input arrival time before clock: 2.991ns
   Maximum output required time after clock: 4.750ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clock'
  Total number of paths / destination ports: 180 / 147
-------------------------------------------------------------------------
Offset:              2.991ns (Levels of Logic = 2)
  Source:            instr<31> (PAD)
  Destination:       wbi_0 (FF)
  Destination Clock: clock rising

  Data Path: instr<31> to wbi_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            11   1.222   0.882  instr_31_IBUF (instr_31_IBUF)
     INV:I->O              1   0.206   0.579  control/_n00701_INV_0 (_wbi<0>)
     FD:D                      0.102          wbi_0
    ----------------------------------------
    Total                      2.991ns (1.530ns logic, 1.461ns route)
                                       (51.2% logic, 48.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clock'
  Total number of paths / destination ports: 119 / 119
-------------------------------------------------------------------------
Offset:              4.750ns (Levels of Logic = 1)
  Source:            registerBank/Mram_data (RAM)
  Destination:       reg1<15> (PAD)
  Source Clock:      clock rising

  Data Path: registerBank/Mram_data to reg1<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB8BWER:CLKAWRCLK->DOADO15    1   1.600   0.579  registerBank/Mram_data (reg1_15_OBUF)
     OBUF:I->O                 2.571          reg1_15_OBUF (reg1<15>)
    ----------------------------------------
    Total                      4.750ns (4.171ns logic, 0.579ns route)
                                       (87.8% logic, 12.2% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

=========================================================================


Total REAL time to Xst completion: 12.00 secs
Total CPU time to Xst completion: 11.99 secs
 
--> 

Total memory usage is 255308 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    2 (   0 filtered)
Number of infos    :    7 (   0 filtered)

