
*** Running vivado
    with args -log multifunction_watch_top_v2.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source multifunction_watch_top_v2.tcl -notrace


****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Thu Aug 14 16:45:49 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source multifunction_watch_top_v2.tcl -notrace
create_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1487.414 ; gain = 12.902 ; free physical = 1446 ; free virtual = 11255
Command: link_design -top multifunction_watch_top_v2 -part xc7a35tcpg236-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1676.516 ; gain = 0.000 ; free physical = 1275 ; free virtual = 11092
INFO: [Netlist 29-17] Analyzing 42 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/psh/work/project_8/project_8.srcs/constrs_1/imports/work/Basys-3-Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'sw[0]'. [/home/psh/work/project_8/project_8.srcs/constrs_1/imports/work/Basys-3-Master.xdc:12]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/psh/work/project_8/project_8.srcs/constrs_1/imports/work/Basys-3-Master.xdc:12]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[1]'. [/home/psh/work/project_8/project_8.srcs/constrs_1/imports/work/Basys-3-Master.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/psh/work/project_8/project_8.srcs/constrs_1/imports/work/Basys-3-Master.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'mode_led[14]'. [/home/psh/work/project_8/project_8.srcs/constrs_1/imports/work/Basys-3-Master.xdc:45]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/psh/work/project_8/project_8.srcs/constrs_1/imports/work/Basys-3-Master.xdc:45]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'mode_led[15]'. [/home/psh/work/project_8/project_8.srcs/constrs_1/imports/work/Basys-3-Master.xdc:46]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/psh/work/project_8/project_8.srcs/constrs_1/imports/work/Basys-3-Master.xdc:46]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/psh/work/project_8/project_8.srcs/constrs_1/imports/work/Basys-3-Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1891.137 ; gain = 0.000 ; free physical = 1160 ; free virtual = 10969
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

7 Infos, 4 Warnings, 4 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1898.074 ; gain = 410.660 ; free physical = 1152 ; free virtual = 10962
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:05 ; elapsed = 00:00:01 . Memory (MB): peak = 1988.152 ; gain = 90.078 ; free physical = 1096 ; free virtual = 10928

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1823dbb58

Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2433.043 ; gain = 444.891 ; free physical = 675 ; free virtual = 10485

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 1823dbb58

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2769.848 ; gain = 0.000 ; free physical = 336 ; free virtual = 10150

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 1823dbb58

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2769.848 ; gain = 0.000 ; free physical = 336 ; free virtual = 10150
Phase 1 Initialization | Checksum: 1823dbb58

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2769.848 ; gain = 0.000 ; free physical = 336 ; free virtual = 10150

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 1823dbb58

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2769.848 ; gain = 0.000 ; free physical = 336 ; free virtual = 10150

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 1823dbb58

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2769.848 ; gain = 0.000 ; free physical = 336 ; free virtual = 10150
Phase 2 Timer Update And Timing Data Collection | Checksum: 1823dbb58

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2769.848 ; gain = 0.000 ; free physical = 336 ; free virtual = 10150

Phase 3 Retarget
INFO: [Opt 31-1851] Number of loadless carry chains removed were: 0
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 1823dbb58

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2769.848 ; gain = 0.000 ; free physical = 336 ; free virtual = 10150
Retarget | Checksum: 1823dbb58
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 1823dbb58

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2769.848 ; gain = 0.000 ; free physical = 336 ; free virtual = 10150
Constant propagation | Checksum: 1823dbb58
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 5 Sweep
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2769.848 ; gain = 0.000 ; free physical = 336 ; free virtual = 10150
Phase 5 Sweep | Checksum: 1b0dacdcd

Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2769.848 ; gain = 0.000 ; free physical = 336 ; free virtual = 10150
Sweep | Checksum: 1b0dacdcd
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 1b0dacdcd

Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.11 . Memory (MB): peak = 2801.863 ; gain = 32.016 ; free physical = 336 ; free virtual = 10150
BUFG optimization | Checksum: 1b0dacdcd
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 1b0dacdcd

Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2801.863 ; gain = 32.016 ; free physical = 336 ; free virtual = 10150
Shift Register Optimization | Checksum: 1b0dacdcd
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 1b0dacdcd

Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2801.863 ; gain = 32.016 ; free physical = 336 ; free virtual = 10150
Post Processing Netlist | Checksum: 1b0dacdcd
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 1a9f3eb11

Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2801.863 ; gain = 32.016 ; free physical = 336 ; free virtual = 10150

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2801.863 ; gain = 0.000 ; free physical = 336 ; free virtual = 10150
Phase 9.2 Verifying Netlist Connectivity | Checksum: 1a9f3eb11

Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2801.863 ; gain = 32.016 ; free physical = 336 ; free virtual = 10150
Phase 9 Finalization | Checksum: 1a9f3eb11

Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.17 . Memory (MB): peak = 2801.863 ; gain = 32.016 ; free physical = 336 ; free virtual = 10150
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 1a9f3eb11

Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2801.863 ; gain = 32.016 ; free physical = 336 ; free virtual = 10150

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1a9f3eb11

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2801.863 ; gain = 0.000 ; free physical = 336 ; free virtual = 10150

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1a9f3eb11

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2801.863 ; gain = 0.000 ; free physical = 336 ; free virtual = 10150

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2801.863 ; gain = 0.000 ; free physical = 336 ; free virtual = 10150
Ending Netlist Obfuscation Task | Checksum: 1a9f3eb11

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2801.863 ; gain = 0.000 ; free physical = 336 ; free virtual = 10150
INFO: [Common 17-83] Releasing license: Implementation
27 Infos, 4 Warnings, 4 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2801.863 ; gain = 903.789 ; free physical = 336 ; free virtual = 10150
INFO: [Vivado 12-24828] Executing command : report_drc -file multifunction_watch_top_v2_drc_opted.rpt -pb multifunction_watch_top_v2_drc_opted.pb -rpx multifunction_watch_top_v2_drc_opted.rpx
Command: report_drc -file multifunction_watch_top_v2_drc_opted.rpt -pb multifunction_watch_top_v2_drc_opted.pb -rpx multifunction_watch_top_v2_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/psh/tools/Vivado/2024.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/psh/work/project_8/project_8.runs/impl_1/multifunction_watch_top_v2_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2801.863 ; gain = 0.000 ; free physical = 308 ; free virtual = 10137
Write ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2801.863 ; gain = 0.000 ; free physical = 308 ; free virtual = 10137
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2801.863 ; gain = 0.000 ; free physical = 308 ; free virtual = 10137
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2801.863 ; gain = 0.000 ; free physical = 307 ; free virtual = 10137
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2801.863 ; gain = 0.000 ; free physical = 307 ; free virtual = 10137
Wrote Device Cache: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2801.863 ; gain = 0.000 ; free physical = 307 ; free virtual = 10138
Write Physdb Complete: Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2801.863 ; gain = 0.000 ; free physical = 307 ; free virtual = 10138
INFO: [Common 17-1381] The checkpoint '/home/psh/work/project_8/project_8.runs/impl_1/multifunction_watch_top_v2_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2835.621 ; gain = 0.000 ; free physical = 267 ; free virtual = 10105
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 102e97732

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2835.621 ; gain = 0.000 ; free physical = 267 ; free virtual = 10105
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2835.621 ; gain = 0.000 ; free physical = 267 ; free virtual = 10105

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Place 30-87] Partially locked IO Bus is found. Following components of the IO Bus led are not locked:  'led[15]'  'led[14]' 
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 15be37336

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.46 . Memory (MB): peak = 2835.621 ; gain = 0.000 ; free physical = 251 ; free virtual = 10090

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1e192faf2

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.84 . Memory (MB): peak = 2874.664 ; gain = 39.043 ; free physical = 251 ; free virtual = 10088

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1e192faf2

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.84 . Memory (MB): peak = 2874.664 ; gain = 39.043 ; free physical = 251 ; free virtual = 10080
Phase 1 Placer Initialization | Checksum: 1e192faf2

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.85 . Memory (MB): peak = 2874.664 ; gain = 39.043 ; free physical = 251 ; free virtual = 10080

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 22eb3190d

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2874.664 ; gain = 39.043 ; free physical = 305 ; free virtual = 10133

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 189d62dd1

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2874.664 ; gain = 39.043 ; free physical = 306 ; free virtual = 10135

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 189d62dd1

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2874.664 ; gain = 39.043 ; free physical = 306 ; free virtual = 10135

Phase 2.4 Global Place Phase1
Phase 2.4 Global Place Phase1 | Checksum: 1c2cbb2c2

Time (s): cpu = 00:00:13 ; elapsed = 00:00:03 . Memory (MB): peak = 2882.668 ; gain = 47.047 ; free physical = 305 ; free virtual = 10134

Phase 2.5 Global Place Phase2

Phase 2.5.1 UpdateTiming Before Physical Synthesis
Phase 2.5.1 UpdateTiming Before Physical Synthesis | Checksum: 1c2cbb2c2

Time (s): cpu = 00:00:13 ; elapsed = 00:00:03 . Memory (MB): peak = 2882.668 ; gain = 47.047 ; free physical = 305 ; free virtual = 10134

Phase 2.5.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 21 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 5 nets or LUTs. Breaked 0 LUT, combined 5 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2882.668 ; gain = 0.000 ; free physical = 296 ; free virtual = 10125

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |              5  |                     5  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |              5  |                     5  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.2 Physical Synthesis In Placer | Checksum: 27a9e1118

Time (s): cpu = 00:00:14 ; elapsed = 00:00:04 . Memory (MB): peak = 2882.668 ; gain = 47.047 ; free physical = 296 ; free virtual = 10125
Phase 2.5 Global Place Phase2 | Checksum: 1d71e2102

Time (s): cpu = 00:00:16 ; elapsed = 00:00:04 . Memory (MB): peak = 2882.668 ; gain = 47.047 ; free physical = 296 ; free virtual = 10125
Phase 2 Global Placement | Checksum: 1d71e2102

Time (s): cpu = 00:00:16 ; elapsed = 00:00:04 . Memory (MB): peak = 2882.668 ; gain = 47.047 ; free physical = 296 ; free virtual = 10125

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 28e74f345

Time (s): cpu = 00:00:16 ; elapsed = 00:00:04 . Memory (MB): peak = 2882.668 ; gain = 47.047 ; free physical = 296 ; free virtual = 10125

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 31e9e028e

Time (s): cpu = 00:00:17 ; elapsed = 00:00:04 . Memory (MB): peak = 2882.668 ; gain = 47.047 ; free physical = 296 ; free virtual = 10125

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 2c532c1d4

Time (s): cpu = 00:00:17 ; elapsed = 00:00:04 . Memory (MB): peak = 2882.668 ; gain = 47.047 ; free physical = 296 ; free virtual = 10125

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 33aec907c

Time (s): cpu = 00:00:17 ; elapsed = 00:00:04 . Memory (MB): peak = 2882.668 ; gain = 47.047 ; free physical = 296 ; free virtual = 10125

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 3028b0b4d

Time (s): cpu = 00:00:18 ; elapsed = 00:00:05 . Memory (MB): peak = 2882.668 ; gain = 47.047 ; free physical = 297 ; free virtual = 10125

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 31088e0f6

Time (s): cpu = 00:00:18 ; elapsed = 00:00:05 . Memory (MB): peak = 2882.668 ; gain = 47.047 ; free physical = 297 ; free virtual = 10125

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 29282169e

Time (s): cpu = 00:00:18 ; elapsed = 00:00:05 . Memory (MB): peak = 2882.668 ; gain = 47.047 ; free physical = 297 ; free virtual = 10125
Phase 3 Detail Placement | Checksum: 29282169e

Time (s): cpu = 00:00:18 ; elapsed = 00:00:05 . Memory (MB): peak = 2882.668 ; gain = 47.047 ; free physical = 297 ; free virtual = 10125

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 2575bbea7

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=4.480 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 17cb6ca75

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2882.668 ; gain = 0.000 ; free physical = 296 ; free virtual = 10116
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 2733a2c93

Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2882.668 ; gain = 0.000 ; free physical = 296 ; free virtual = 10116
Phase 4.1.1.1 BUFG Insertion | Checksum: 2575bbea7

Time (s): cpu = 00:00:19 ; elapsed = 00:00:05 . Memory (MB): peak = 2882.668 ; gain = 47.047 ; free physical = 296 ; free virtual = 10116

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=4.480. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 26553b20a

Time (s): cpu = 00:00:19 ; elapsed = 00:00:05 . Memory (MB): peak = 2882.668 ; gain = 47.047 ; free physical = 296 ; free virtual = 10116

Time (s): cpu = 00:00:19 ; elapsed = 00:00:05 . Memory (MB): peak = 2882.668 ; gain = 47.047 ; free physical = 296 ; free virtual = 10116
Phase 4.1 Post Commit Optimization | Checksum: 26553b20a

Time (s): cpu = 00:00:19 ; elapsed = 00:00:05 . Memory (MB): peak = 2882.668 ; gain = 47.047 ; free physical = 296 ; free virtual = 10116

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 26553b20a

Time (s): cpu = 00:00:19 ; elapsed = 00:00:05 . Memory (MB): peak = 2882.668 ; gain = 47.047 ; free physical = 296 ; free virtual = 10116

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 26553b20a

Time (s): cpu = 00:00:19 ; elapsed = 00:00:05 . Memory (MB): peak = 2882.668 ; gain = 47.047 ; free physical = 296 ; free virtual = 10116
Phase 4.3 Placer Reporting | Checksum: 26553b20a

Time (s): cpu = 00:00:19 ; elapsed = 00:00:05 . Memory (MB): peak = 2882.668 ; gain = 47.047 ; free physical = 296 ; free virtual = 10116

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2882.668 ; gain = 0.000 ; free physical = 296 ; free virtual = 10116

Time (s): cpu = 00:00:19 ; elapsed = 00:00:05 . Memory (MB): peak = 2882.668 ; gain = 47.047 ; free physical = 296 ; free virtual = 10116
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 26a4ded8e

Time (s): cpu = 00:00:19 ; elapsed = 00:00:05 . Memory (MB): peak = 2882.668 ; gain = 47.047 ; free physical = 296 ; free virtual = 10116
Ending Placer Task | Checksum: 1d129f438

Time (s): cpu = 00:00:19 ; elapsed = 00:00:05 . Memory (MB): peak = 2882.668 ; gain = 47.047 ; free physical = 296 ; free virtual = 10116
64 Infos, 5 Warnings, 4 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:07 . Memory (MB): peak = 2882.668 ; gain = 80.805 ; free physical = 296 ; free virtual = 10116
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_utilization -file multifunction_watch_top_v2_utilization_placed.rpt -pb multifunction_watch_top_v2_utilization_placed.pb
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file multifunction_watch_top_v2_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2882.668 ; gain = 0.000 ; free physical = 281 ; free virtual = 10102
INFO: [Vivado 12-24828] Executing command : report_io -file multifunction_watch_top_v2_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.24 . Memory (MB): peak = 2882.668 ; gain = 0.000 ; free physical = 274 ; free virtual = 10094
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2882.668 ; gain = 0.000 ; free physical = 274 ; free virtual = 10094
Wrote PlaceDB: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2882.668 ; gain = 0.000 ; free physical = 272 ; free virtual = 10093
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2882.668 ; gain = 0.000 ; free physical = 272 ; free virtual = 10093
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2882.668 ; gain = 0.000 ; free physical = 272 ; free virtual = 10093
Wrote Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2882.668 ; gain = 0.000 ; free physical = 272 ; free virtual = 10093
Wrote Device Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2882.668 ; gain = 0.000 ; free physical = 270 ; free virtual = 10092
Write Physdb Complete: Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2882.668 ; gain = 0.000 ; free physical = 263 ; free virtual = 10084
INFO: [Common 17-1381] The checkpoint '/home/psh/work/project_8/project_8.runs/impl_1/multifunction_watch_top_v2_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.1 . Memory (MB): peak = 2882.668 ; gain = 0.000 ; free physical = 240 ; free virtual = 10084
INFO: [Vivado_Tcl 4-2279] Estimated Timing Summary | WNS= 4.480 | TNS= 0.000 | 
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. All physical synthesis setup optimizations will be skipped.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
75 Infos, 5 Warnings, 4 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2882.668 ; gain = 0.000 ; free physical = 239 ; free virtual = 10083
Wrote PlaceDB: Time (s): cpu = 00:00:00.16 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2882.668 ; gain = 0.000 ; free physical = 235 ; free virtual = 10079
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2882.668 ; gain = 0.000 ; free physical = 235 ; free virtual = 10079
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2882.668 ; gain = 0.000 ; free physical = 235 ; free virtual = 10079
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2882.668 ; gain = 0.000 ; free physical = 235 ; free virtual = 10080
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2882.668 ; gain = 0.000 ; free physical = 235 ; free virtual = 10080
Write Physdb Complete: Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.1 . Memory (MB): peak = 2882.668 ; gain = 0.000 ; free physical = 235 ; free virtual = 10080
INFO: [Common 17-1381] The checkpoint '/home/psh/work/project_8/project_8.runs/impl_1/multifunction_watch_top_v2_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: e12e0bba ConstDB: 0 ShapeSum: 4f7a8c27 RouteDB: a0815c57
Post Restoration Checksum: NetGraph: f4d3e24e | NumContArr: e7b5cb56 | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 361dba2de

Time (s): cpu = 00:00:26 ; elapsed = 00:00:23 . Memory (MB): peak = 2960.500 ; gain = 77.832 ; free physical = 250 ; free virtual = 10016

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 361dba2de

Time (s): cpu = 00:00:26 ; elapsed = 00:00:23 . Memory (MB): peak = 2960.500 ; gain = 77.832 ; free physical = 259 ; free virtual = 10025

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 361dba2de

Time (s): cpu = 00:00:26 ; elapsed = 00:00:23 . Memory (MB): peak = 2960.500 ; gain = 77.832 ; free physical = 263 ; free virtual = 10029
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 299382562

Time (s): cpu = 00:00:27 ; elapsed = 00:00:23 . Memory (MB): peak = 2985.500 ; gain = 102.832 ; free physical = 269 ; free virtual = 10016
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.477  | TNS=0.000  | WHS=-0.143 | THS=-4.817 |


Router Utilization Summary
  Global Vertical Routing Utilization    = 0.000876983 %
  Global Horizontal Routing Utilization  = 0.00156169 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 480
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 477
  Number of Partially Routed Nets     = 3
  Number of Node Overlaps             = 2

Phase 2 Router Initialization | Checksum: 30a998214

Time (s): cpu = 00:00:28 ; elapsed = 00:00:24 . Memory (MB): peak = 2985.500 ; gain = 102.832 ; free physical = 267 ; free virtual = 10014

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 30a998214

Time (s): cpu = 00:00:28 ; elapsed = 00:00:24 . Memory (MB): peak = 2985.500 ; gain = 102.832 ; free physical = 267 ; free virtual = 10014

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 205584f6b

Time (s): cpu = 00:00:29 ; elapsed = 00:00:24 . Memory (MB): peak = 2985.500 ; gain = 102.832 ; free physical = 267 ; free virtual = 10014
Phase 4 Initial Routing | Checksum: 205584f6b

Time (s): cpu = 00:00:29 ; elapsed = 00:00:24 . Memory (MB): peak = 2985.500 ; gain = 102.832 ; free physical = 267 ; free virtual = 10014

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 24
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.472  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 20c9fecc2

Time (s): cpu = 00:00:29 ; elapsed = 00:00:24 . Memory (MB): peak = 2985.500 ; gain = 102.832 ; free physical = 268 ; free virtual = 10015

Phase 5.2 Global Iteration 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.475  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.2 Global Iteration 1 | Checksum: 29570e0ae

Time (s): cpu = 00:00:29 ; elapsed = 00:00:24 . Memory (MB): peak = 2985.500 ; gain = 102.832 ; free physical = 268 ; free virtual = 10015
Phase 5 Rip-up And Reroute | Checksum: 29570e0ae

Time (s): cpu = 00:00:29 ; elapsed = 00:00:24 . Memory (MB): peak = 2985.500 ; gain = 102.832 ; free physical = 268 ; free virtual = 10015

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp
Phase 6.1 Delay CleanUp | Checksum: 29570e0ae

Time (s): cpu = 00:00:29 ; elapsed = 00:00:24 . Memory (MB): peak = 2985.500 ; gain = 102.832 ; free physical = 268 ; free virtual = 10015

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 29570e0ae

Time (s): cpu = 00:00:29 ; elapsed = 00:00:24 . Memory (MB): peak = 2985.500 ; gain = 102.832 ; free physical = 268 ; free virtual = 10015
Phase 6 Delay and Skew Optimization | Checksum: 29570e0ae

Time (s): cpu = 00:00:29 ; elapsed = 00:00:24 . Memory (MB): peak = 2985.500 ; gain = 102.832 ; free physical = 268 ; free virtual = 10015

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.562  | TNS=0.000  | WHS=0.106  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 35cbb257d

Time (s): cpu = 00:00:30 ; elapsed = 00:00:24 . Memory (MB): peak = 2985.500 ; gain = 102.832 ; free physical = 269 ; free virtual = 10015
Phase 7 Post Hold Fix | Checksum: 35cbb257d

Time (s): cpu = 00:00:30 ; elapsed = 00:00:24 . Memory (MB): peak = 2985.500 ; gain = 102.832 ; free physical = 269 ; free virtual = 10015

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.108268 %
  Global Horizontal Routing Utilization  = 0.125716 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 35cbb257d

Time (s): cpu = 00:00:30 ; elapsed = 00:00:24 . Memory (MB): peak = 2985.500 ; gain = 102.832 ; free physical = 269 ; free virtual = 10015

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 35cbb257d

Time (s): cpu = 00:00:30 ; elapsed = 00:00:24 . Memory (MB): peak = 2985.500 ; gain = 102.832 ; free physical = 269 ; free virtual = 10015

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 391074db7

Time (s): cpu = 00:00:30 ; elapsed = 00:00:24 . Memory (MB): peak = 2985.500 ; gain = 102.832 ; free physical = 269 ; free virtual = 10015

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 391074db7

Time (s): cpu = 00:00:30 ; elapsed = 00:00:24 . Memory (MB): peak = 2985.500 ; gain = 102.832 ; free physical = 269 ; free virtual = 10015

Phase 12 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=4.562  | TNS=0.000  | WHS=0.106  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 12 Post Router Timing | Checksum: 391074db7

Time (s): cpu = 00:00:30 ; elapsed = 00:00:24 . Memory (MB): peak = 2985.500 ; gain = 102.832 ; free physical = 269 ; free virtual = 10015
Total Elapsed time in route_design: 24.44 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: d7c6d3db

Time (s): cpu = 00:00:30 ; elapsed = 00:00:24 . Memory (MB): peak = 2985.500 ; gain = 102.832 ; free physical = 269 ; free virtual = 10015
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: d7c6d3db

Time (s): cpu = 00:00:30 ; elapsed = 00:00:24 . Memory (MB): peak = 2985.500 ; gain = 102.832 ; free physical = 269 ; free virtual = 10015

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
87 Infos, 5 Warnings, 4 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:25 . Memory (MB): peak = 2985.500 ; gain = 102.832 ; free physical = 269 ; free virtual = 10015
INFO: [Vivado 12-24828] Executing command : report_drc -file multifunction_watch_top_v2_drc_routed.rpt -pb multifunction_watch_top_v2_drc_routed.pb -rpx multifunction_watch_top_v2_drc_routed.rpx
Command: report_drc -file multifunction_watch_top_v2_drc_routed.rpt -pb multifunction_watch_top_v2_drc_routed.pb -rpx multifunction_watch_top_v2_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/psh/work/project_8/project_8.runs/impl_1/multifunction_watch_top_v2_drc_routed.rpt.
report_drc completed successfully
INFO: [Vivado 12-24828] Executing command : report_methodology -file multifunction_watch_top_v2_methodology_drc_routed.rpt -pb multifunction_watch_top_v2_methodology_drc_routed.pb -rpx multifunction_watch_top_v2_methodology_drc_routed.rpx
Command: report_methodology -file multifunction_watch_top_v2_methodology_drc_routed.rpt -pb multifunction_watch_top_v2_methodology_drc_routed.pb -rpx multifunction_watch_top_v2_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/psh/work/project_8/project_8.runs/impl_1/multifunction_watch_top_v2_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -report_unconstrained -file multifunction_watch_top_v2_timing_summary_routed.rpt -pb multifunction_watch_top_v2_timing_summary_routed.pb -rpx multifunction_watch_top_v2_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Vivado 12-24838] Running report commands "report_bus_skew, report_incremental_reuse, report_route_status" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_route_status -file multifunction_watch_top_v2_route_status.rpt -pb multifunction_watch_top_v2_route_status.pb
INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file multifunction_watch_top_v2_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file multifunction_watch_top_v2_bus_skew_routed.rpt -pb multifunction_watch_top_v2_bus_skew_routed.pb -rpx multifunction_watch_top_v2_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Vivado 12-24828] Executing command : report_power -file multifunction_watch_top_v2_power_routed.rpt -pb multifunction_watch_top_v2_power_summary_routed.pb -rpx multifunction_watch_top_v2_power_routed.rpx
Command: report_power -file multifunction_watch_top_v2_power_routed.rpt -pb multifunction_watch_top_v2_power_summary_routed.pb -rpx multifunction_watch_top_v2_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
107 Infos, 5 Warnings, 4 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file multifunction_watch_top_v2_clock_utilization_routed.rpt
generate_parallel_reports: Time (s): cpu = 00:00:40 ; elapsed = 00:00:11 . Memory (MB): peak = 3137.242 ; gain = 151.742 ; free physical = 200 ; free virtual = 9910
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3137.242 ; gain = 0.000 ; free physical = 200 ; free virtual = 9911
Wrote PlaceDB: Time (s): cpu = 00:00:00.27 ; elapsed = 00:00:00.09 . Memory (MB): peak = 3137.242 ; gain = 0.000 ; free physical = 200 ; free virtual = 9912
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3137.242 ; gain = 0.000 ; free physical = 200 ; free virtual = 9912
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3137.242 ; gain = 0.000 ; free physical = 193 ; free virtual = 9911
Wrote Netlist Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3137.242 ; gain = 0.000 ; free physical = 192 ; free virtual = 9912
Wrote Device Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3137.242 ; gain = 0.000 ; free physical = 192 ; free virtual = 9912
Write Physdb Complete: Time (s): cpu = 00:00:00.39 ; elapsed = 00:00:00.15 . Memory (MB): peak = 3137.242 ; gain = 0.000 ; free physical = 192 ; free virtual = 9912
INFO: [Common 17-1381] The checkpoint '/home/psh/work/project_8/project_8.runs/impl_1/multifunction_watch_top_v2_routed.dcp' has been generated.
Command: write_bitstream -force multifunction_watch_top_v2.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
ERROR: [DRC NSTD-1] Unspecified I/O Standard: 3 out of 36 logical ports use I/O standard (IOSTANDARD) value 'DEFAULT', instead of a user assigned specific value. This may cause I/O contention or incompatibility with the board power or connectivity affecting performance, signal integrity or in extreme cases cause damage to the device or the components to which it is connected. To correct this violation, specify all I/O standards. This design will fail to generate a bitstream unless all logical ports have a user specified I/O standard value defined. To allow bitstream creation with unspecified I/O standard values (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks NSTD-1].  NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. Problem ports: led[15], led[14], and alarm_off.
ERROR: [DRC UCIO-1] Unconstrained Logical Port: 3 out of 36 logical ports have no user assigned specific location constraint (LOC). This may cause I/O contention or incompatibility with the board power or connectivity affecting performance, signal integrity or in extreme cases cause damage to the device or the components to which it is connected. To correct this violation, specify all pin locations. This design will fail to generate a bitstream unless all logical ports have a user specified site LOC constraint defined.  To allow bitstream creation with unspecified pin locations (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks UCIO-1].  NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run.  Problem ports: led[15], led[14], and alarm_off.
INFO: [Vivado 12-3199] DRC finished with 2 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
ERROR: [Vivado 12-1345] Error(s) found during DRC. Bitgen not run.
INFO: [Common 17-83] Releasing license: Implementation
116 Infos, 5 Warnings, 4 Critical Warnings and 3 Errors encountered.
write_bitstream failed
write_bitstream: Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 3154.531 ; gain = 17.289 ; free physical = 210 ; free virtual = 9918
ERROR: [Common 17-39] 'write_bitstream' failed due to earlier errors.

INFO: [Common 17-206] Exiting Vivado at Thu Aug 14 16:47:28 2025...
