# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1880 6.4e-05 1024 400 1240 280576 24.2342 13.5066 437.832 419.483 895.231 895.381
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 400 0.000512 4096 82 1780 21760 5.78358 6.61504 146.064 209.378 367.917 368.002
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 830 6.4e-05 1024 190 680 235520 31.005 13.4857 207.221 418.058 669.96 670.114
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1170 3.2e-05 4096 180 3200 554496 211.315 130.877 8638.98 3752.05 12733.5 12733.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 680 0.000256 1024 80 1260 66048 4.56109 3.4119 94.5075 104.683 207.262 207.357
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1200 0.000128 4096 120 2030 145152 28.4292 1107.13 838.892 1974.49 1974.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1620 0.001024 2048 380 250 16832 1.3761 7.76742 92.4632 101.647 101.704
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1160 6.4e-05 2048 90 1590 294144 35.4486 28.3376 1084.35 838.699 1986.94 1987.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1890 0.000256 512 470 380 68096 2.76419 1.7023 15.7709 92.0004 112.367 112.497
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 500 0.000256 2048 120 960 44032 13.252 7.00995 122.13 209.228 351.752 351.869
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1880 6.4e-05 1024 400 1240 279936 24.3254 13.5619 506.184 418.986 963.225 963.358
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 400 0.000512 4096 82 1780 21600 5.80013 6.60221 163.829 209.083 385.388 385.474
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 830 6.4e-05 1024 190 680 235008 31.0862 13.5066 234.921 417.392 697.092 697.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1170 3.2e-05 4096 180 3200 554112 208.588 126.183 9822.11 3727.68 13884.8 13885.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 680 0.000256 1024 80 1260 66240 4.58403 3.42448 110.207 104.911 223.228 223.321
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1200 0.000128 4096 120 2030 145152 28.438 1256.95 838.299 2123.73 2123.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1620 0.001024 2048 380 250 16848 1.37222 8.89978 92.0866 102.401 102.459
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1160 6.4e-05 2048 90 1590 294048 35.578 28.3307 1234.01 837.946 2135.97 2136.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1890 0.000256 512 470 380 67968 2.76986 1.70502 18.1419 91.783 114.524 114.636
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 500 0.000256 2048 120 960 43776 13.2858 7.06733 114.896 208.906 344.289 344.399
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1880 6.4e-05 1024 400 1240 280320 24.2415 13.6047 528.86 419.502 986.376 986.516
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 400 0.000512 4096 82 1780 21600 5.77475 6.60317 170.523 209.295 392.268 392.351
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 830 6.4e-05 1024 190 680 235520 31.2066 13.517 246.999 419.441 711.363 711.511
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1170 3.2e-05 4096 180 3200 554880 207.805 125.994 10291.8 3769.68 14395.6 14395.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 680 0.000256 1024 80 1260 65920 4.5609 3.40669 114.813 104.617 227.5 227.595
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1200 0.000128 4096 120 2030 145120 28.4262 1313.86 861.518 2203.85 2203.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1620 0.001024 2048 380 250 16800 1.3679 9.25862 91.8576 102.526 102.586
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1160 6.4e-05 2048 90 1590 294080 35.4562 28.3177 1294.27 852.233 2210.38 2210.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1890 0.000256 512 470 380 67840 2.75024 1.69984 19.018 91.2997 114.896 115.007
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 500 0.000256 2048 120 960 43520 13.233 6.98179 120.003 208.235 348.585 348.692
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1880 6.4e-05 1024 400 1240 279552 24.2183 13.5468 490.98 418.387 947.305 947.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 400 0.000512 4096 82 1780 21504 5.75888 6.58986 159.122 208.639 380.183 380.269
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 830 6.4e-05 1024 190 680 233472 30.9755 14.4773 228.007 416.278 689.927 690.081
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1170 3.2e-05 4096 180 3200 554496 207.37 125.859 9583.52 3743.9 13660.9 13661.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 680 0.000256 1024 80 1260 66048 4.55398 3.40787 106.862 104.783 219.71 219.808
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1200 0.000128 4096 120 2030 145056 28.4283 1223.23 837.7 2089.41 2089.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1620 0.001024 2048 380 250 16800 1.37069 8.66998 93.0099 103.095 103.155
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1160 6.4e-05 2048 90 1590 293760 35.3854 28.3833 1204.85 837.593 2106.32 2106.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1890 0.000256 512 470 380 67584 2.76058 1.69824 17.6175 92.6106 114.816 114.932
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 500 0.000256 2048 120 960 43776 13.2061 6.99078 112.04 208.402 340.777 340.893
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1880 6.4e-05 1024 400 1240 280000 24.3044 13.5542 498.089 418.736 954.852 954.989
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 400 0.000512 4096 82 1780 21600 5.79027 6.59046 161.921 208.785 383.162 383.246
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 830 6.4e-05 1024 190 680 233600 31.1789 13.5274 230.411 416.533 691.841 692.001
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1170 3.2e-05 4096 180 3200 554400 209.218 126.378 9677.93 3749.63 13763.4 13763.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 680 0.000256 1024 80 1260 66400 4.59062 3.45651 108.508 104.871 221.534 221.629
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1200 0.000128 4096 120 2030 145100 28.4212 1237.6 838.216 2104.28 2104.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1620 0.001024 2048 380 250 16800 1.37443 8.75718 92.7766 102.952 103.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1160 6.4e-05 2048 90 1590 294000 35.6787 28.3916 1218.34 838.379 2120.9 2121.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1890 0.000256 512 470 380 68000 2.77072 1.7049 17.9634 92.4924 115.061 115.177
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 500 0.000256 2048 120 960 44000 13.2895 7.07789 114.569 208.532 343.612 343.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1880 6.4e-05 1024 400 1240 279552 24.2444 13.5664 511.274 418.473 967.724 967.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 400 0.000512 4096 82 1780 21504 5.75866 6.56822 165.419 208.587 386.406 386.491
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 830 6.4e-05 1024 190 680 232960 31.3986 13.5116 237.242 418.411 700.757 700.921
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1170 3.2e-05 4096 180 3200 554624 207.956 126.056 9874.15 3725.98 13934.4 13934.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 680 0.000256 1024 80 1260 66304 4.56525 3.41462 111.15 104.818 224.051 224.147
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1200 0.000128 4096 120 2030 145040 28.4158 1262.92 837.726 2129.11 2129.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1620 0.001024 2048 380 250 16800 1.37366 9.08192 91.8541 102.352 102.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1160 6.4e-05 2048 90 1590 293888 35.4483 28.347 1248.23 837.813 2149.95 2150.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1890 0.000256 512 470 380 68096 2.78205 1.7119 18.5786 91.5969 114.796 114.904
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 500 0.000256 2048 120 960 43904 13.2988 7.04947 117.132 209.506 347.119 347.233
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1880 6.4e-05 1024 400 1240 278400 24.2969 13.5844 510.066 417.838 965.945 966.076
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 400 0.000512 4096 82 1780 21600 5.8015 6.6089 166.476 209.505 388.463 388.547
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 830 6.4e-05 1024 190 680 234240 31.2052 13.5062 238.971 417.783 701.649 701.795
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1170 3.2e-05 4096 180 3200 553920 208.628 126.08 9949.01 3745.74 14029.7 14030
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 680 0.000256 1024 80 1260 65760 4.57875 3.41616 110.852 104.671 223.616 223.709
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1200 0.000128 4096 120 2030 145080 28.4262 1275.63 838.761 2142.87 2142.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1620 0.001024 2048 380 250 16800 1.37472 9.06694 91.8061 102.291 102.348
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1160 6.4e-05 2048 90 1590 293760 35.5387 28.3408 1256.15 837.919 2158.05 2158.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1890 0.000256 512 470 380 68160 2.7711 1.70586 18.6378 91.5531 114.793 114.907
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 500 0.000256 2048 120 960 44160 13.2914 7.06221 117.919 209.205 347.607 347.716
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1880 6.4e-05 1024 400 1240 278528 24.2348 13.4996 494.187 418.207 950.301 950.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 400 0.000512 4096 82 1780 21760 5.79558 6.63149 162.709 209.72 384.926 385.006
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 830 6.4e-05 1024 190 680 233472 31.2317 13.4868 230.245 418.148 693.298 693.441
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1170 3.2e-05 4096 180 3200 553984 208.522 126.109 9616.91 3753.69 13705.5 13705.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 680 0.000256 1024 80 1260 66048 4.55942 3.41117 107.973 104.768 220.814 220.909
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1200 0.000128 4096 120 2030 145024 28.4108 1231.77 838.743 2098.97 2099.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1620 0.001024 2048 380 250 16768 1.37373 8.8207 91.5809 101.817 101.875
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1160 6.4e-05 2048 90 1590 293888 35.4527 28.2792 1214.38 838.992 2117.2 2117.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1890 0.000256 512 470 380 67584 2.78314 1.70432 17.9751 91.5687 114.157 114.268
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 500 0.000256 2048 120 960 44032 13.2594 7.02461 114.123 209.402 343.941 344.049
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1880 6.4e-05 1024 400 1240 276480 24.2341 13.4581 494.003 416.585 948.445 948.573
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 400 0.000512 4096 82 1780 21504 5.77907 6.61917 162.516 209.222 384.21 384.293
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 830 6.4e-05 1024 190 680 227328 31.242 13.3218 226.109 412.412 683.274 683.423
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1170 3.2e-05 4096 180 3200 552960 208.121 125.989 9702.78 3746.06 13783.2 13783.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 680 0.000256 1024 80 1260 65280 4.55328 3.4057 107.37 104.428 219.859 219.953
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1200 0.000128 4096 120 2030 144960 28.4054 1242.32 838.071 2108.84 2108.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1620 0.001024 2048 380 250 16704 1.37226 8.76659 91.5909 101.773 101.831
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1160 6.4e-05 2048 90 1590 293376 35.4416 28.2623 1220.29 837.147 2121.25 2121.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1890 0.000256 512 470 380 66048 2.77024 1.68422 17.687 90.9051 113.175 113.283
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 500 0.000256 2048 120 960 43008 13.1531 6.94272 112.503 206.66 339.389 339.505
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1880 6.4e-05 1024 400 1240 278400 24.2275 13.5048 536.038 417.046 990.98 991.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 400 0.000512 4096 82 1780 21600 5.80326 6.61494 173.885 209.489 395.865 395.948
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 830 6.4e-05 1024 190 680 230400 30.9928 13.3457 244.921 412.692 702.136 702.273
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1170 3.2e-05 4096 180 3200 553600 208.694 126.25 10290.9 3749.48 14375.6 14375.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 680 0.000256 1024 80 1260 65600 4.57123 3.41197 116.326 104.552 228.96 229.055
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1200 0.000128 4096 120 2030 145000 28.428 1312.64 838.804 2179.92 2179.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1620 0.001024 2048 380 250 16600 1.37216 9.472 91.5838 102.471 102.526
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1160 6.4e-05 2048 90 1590 293600 35.5214 28.3814 1296.99 838.19 2199.19 2199.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1890 0.000256 512 470 380 67200 2.75251 1.68755 19.2813 90.7474 114.593 114.702
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 500 0.000256 2048 120 960 43200 13.1863 6.94925 120.511 206.824 347.598 347.711
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1880 6.4e-05 1024 400 1240 278528 24.231 13.5028 623.933 418.277 1080.11 1080.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 400 0.000512 4096 82 1780 20992 5.72246 6.53622 198.802 207.608 418.741 418.822
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 830 6.4e-05 1024 190 680 229376 31.7169 13.4858 285.73 418.205 749.322 749.461
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1170 3.2e-05 4096 180 3200 552960 209.09 126.287 12056.8 3759.56 16152 16152.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 680 0.000256 1024 80 1260 65536 4.56678 3.4105 134.635 104.918 247.63 247.722
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1200 0.000128 4096 120 2030 144896 28.4113 1543.07 838.284 2409.82 2409.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1620 0.001024 2048 380 250 16640 1.37136 10.8786 91.1869 103.48 103.539
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1160 6.4e-05 2048 90 1590 292864 35.3091 28.2577 1520.54 836.18 2420.39 2420.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1890 0.000256 512 470 380 67584 2.78822 1.70502 22.8723 91.0373 118.528 118.637
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 500 0.000256 2048 120 960 43008 13.4106 7.03562 139.968 209.686 370.225 370.342
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1880 6.4e-05 1024 400 1245 280576 24.1966 13.527 432.696 419.05 889.639 889.772
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 400 0.000512 4096 82 1785 21568 5.80186 6.61504 270.094 209.355 491.941 492.022
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 830 6.4e-05 1024 190 675 235520 31.1504 13.4986 201.275 418.986 665.101 665.254
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1170 3.2e-05 4096 180 3210 554752 208.038 125.957 9067.06 3728.5 13129.8 13130.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 680 0.000256 1024 80 1260 66432 4.56806 3.41712 93.7534 104.881 206.723 206.821
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1200 0.000128 4096 120 2025 145216 28.4447 1078.72 850.833 1958.05 1958.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 1620 0.001024 2048 380 255 16832 1.37238 14.0431 92.6108 108.071 108.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1160 6.4e-05 2048 90 1590 294144 35.4341 28.306 1060.09 854.501 1978.44 1978.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1890 0.000256 512 470 390 68352 2.77155 1.70598 15.6457 92.5042 112.753 112.864
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 500 0.000256 2048 120 960 44544 13.2893 7.06944 191.294 209.627 421.419 421.536
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1880 6.4e-05 1024 400 1245 280960 24.2865 13.5456 435.859 419.128 892.995 893.143
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 15 400 0.000512 4096 82 1785 21520 5.83331 6.60275 287.943 209.346 509.8 509.886
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 830 6.4e-05 1024 190 675 235520 31.2839 13.527 203.42 419.062 667.483 667.631
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1170 3.2e-05 4096 180 3210 554560 209.438 126.379 8531.1 3750.17 12617.4 12617.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 680 0.000256 1024 80 1260 66400 4.59366 3.42835 94.7564 104.911 207.792 207.895
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1200 0.000128 4096 120 2025 145200 28.4415 1087.66 838.248 1954.39 1954.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 15 1620 0.001024 2048 380 255 16800 1.37226 14.9524 92.7541 109.122 109.182
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1160 6.4e-05 2048 90 1590 294080 35.6151 28.42 1072.61 838.089 1974.84 1974.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1890 0.000256 512 470 390 68480 2.77891 1.7105 15.9311 92.4504 112.997 113.109
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 15 500 0.000256 2048 120 960 44480 13.3291 7.05152 109.019 209.685 339.216 339.331
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1880 6.4e-05 1024 400 1245 280320 24.2145 13.5359 434.602 418.377 890.9 891.036
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 400 0.000512 4096 82 1785 21504 5.80198 6.6089 141.704 209.438 363.629 363.717
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 830 6.4e-05 1024 190 675 235008 31.2356 13.609 201.52 418.323 664.879 665.035
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1170 3.2e-05 4096 180 3210 554496 208.41 126.119 8510.57 3748.14 12593.5 12593.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 680 0.000256 1024 80 1260 66240 4.57677 3.41472 93.9305 104.733 206.758 206.859
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1200 0.000128 4096 120 2025 145200 28.4327 1086.42 838.219 1953.12 1953.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 15 1620 0.001024 2048 380 255 16800 1.372 14.6493 92.3821 108.445 108.502
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1160 6.4e-05 2048 90 1590 294144 35.4585 28.3324 1066.3 838.093 1968.29 1968.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1890 0.000256 512 470 390 68352 2.76979 1.70698 15.824 92.0778 112.507 112.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 15 500 0.000256 2048 120 960 44544 13.2701 7.04032 108.083 209.329 337.853 337.974
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1880 6.4e-05 1024 400 1245 280448 24.2573 13.5373 445.834 418.692 902.491 902.623
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 400 0.000512 4096 82 1785 21504 5.80842 6.6128 145.847 209.636 367.977 368.066
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 830 6.4e-05 1024 190 675 234752 31.3329 13.5229 206.737 418.647 670.431 670.587
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1170 3.2e-05 4096 180 3210 554176 209.112 126.221 8659.5 3749.61 12744.7 12745
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 680 0.000256 1024 80 1260 66304 4.59162 3.42016 96.7477 104.832 209.695 209.794
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1200 0.000128 4096 120 2025 145152 28.418 1103.14 852.254 1983.87 1983.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1620 0.001024 2048 380 255 16800 1.36973 7.99616 91.3625 100.77 100.831
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1160 6.4e-05 2048 90 1590 293888 35.5964 28.3932 1091.88 851.807 2007.79 2007.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1890 0.000256 512 470 390 68096 2.78326 1.70803 16.2595 92.1705 113.048 113.161
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 500 0.000256 2048 120 960 44352 13.3166 7.04288 110.538 209.508 340.542 340.658
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1880 6.4e-05 1024 400 1245 280576 24.2295 13.5104 450.568 419.452 907.927 908.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 400 0.000512 4096 82 1785 21504 5.78278 6.61482 149.052 209.359 370.879 370.961
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 830 6.4e-05 1024 190 675 233472 31.2225 13.525 210.834 418.027 673.795 673.951
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1170 3.2e-05 4096 180 3210 554496 208.053 125.962 8885.09 3749.86 12969.2 12969.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 680 0.000256 1024 80 1260 66048 4.55446 3.40992 97.7464 104.678 210.489 210.583
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1200 0.000128 4096 120 2025 145152 28.4242 1129.47 838.724 1996.67 1996.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1620 0.001024 2048 380 255 16768 1.3719 8.19117 91.957 101.562 101.622
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1160 6.4e-05 2048 90 1590 293888 35.4673 28.3137 1118.13 838.695 2020.71 2020.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1890 0.000256 512 470 390 68096 2.76166 1.7023 16.6416 91.7368 112.97 113.086
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 500 0.000256 2048 120 960 44032 13.2642 7.02464 104.859 209.211 334.49 334.603
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1880 6.4e-05 1024 400 1245 279936 24.2858 13.5336 517.958 419.327 975.275 975.402
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 400 0.000512 4096 82 1785 21456 5.78768 6.59974 166.93 209.245 388.638 388.724
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 830 6.4e-05 1024 190 675 232704 31.3704 13.5094 238.015 417.712 700.798 700.961
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1170 3.2e-05 4096 180 3210 554112 208.409 126.214 9970 3749.6 14054.5 14054.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 680 0.000256 1024 80 1260 66240 4.58272 3.42566 112.026 104.99 225.127 225.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1200 0.000128 4096 120 2025 145152 28.4262 1269.99 838.732 2137.2 2137.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1620 0.001024 2048 380 255 16776 1.36938 9.30954 91.6824 102.404 102.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1160 6.4e-05 2048 90 1590 293760 35.5291 28.3405 1259.57 838.297 2161.84 2161.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1890 0.000256 512 470 390 67968 2.77062 1.70234 19.0751 91.3115 114.987 115.095
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 500 0.000256 2048 120 960 44352 13.2587 7.04602 119.391 209.074 348.906 349.021
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1880 6.4e-05 1024 400 1245 280320 24.236 13.525 506.485 419.461 963.87 964.003
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 400 0.000512 4096 82 1785 21440 5.7673 6.60451 162.936 209.273 384.653 384.735
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 830 6.4e-05 1024 190 675 235520 31.2123 13.5127 235.054 419.41 699.368 699.517
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1170 3.2e-05 4096 180 3210 554240 208.112 126.143 9740 3751.42 13825.9 13826.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 680 0.000256 1024 80 1260 65920 4.55418 3.40608 108.634 104.608 221.301 221.396
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1200 0.000128 4096 120 2025 145120 28.4203 1239.46 838.52 2106.45 2106.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1620 0.001024 2048 380 255 16720 1.36778 9.05811 91.4906 101.96 102.017
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1160 6.4e-05 2048 90 1590 294080 35.4215 28.4477 1233.07 838.576 2135.61 2135.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1890 0.000256 512 470 390 67840 2.75309 1.6945 18.5703 91.3029 114.451 114.564
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 500 0.000256 2048 120 960 43520 13.2276 7.04509 114.057 208.217 342.681 342.793
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1880 6.4e-05 1024 400 1245 279552 24.1973 13.5076 537.878 418.843 994.592 994.725
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 400 0.000512 4096 82 1785 21312 5.75296 6.58842 172.647 208.861 393.922 394.003
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 830 6.4e-05 1024 190 675 233472 30.9683 13.4405 249.043 416.727 710.367 710.521
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1170 3.2e-05 4096 180 3210 553728 207.899 126.037 10360.8 3751.93 14446.9 14447.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 680 0.000256 1024 80 1260 66048 4.55725 3.40992 116.564 104.893 229.524 229.616
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1200 0.000128 4096 120 2025 145152 28.4348 1318.45 838.984 2185.92 2185.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1620 0.001024 2048 380 255 16704 1.36938 9.73808 91.8139 102.964 103.023
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1160 6.4e-05 2048 90 1590 293760 35.3446 28.3095 1310.3 838.608 2212.67 2212.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1890 0.000256 512 470 390 67584 2.76387 1.69827 19.9069 91.4788 115.974 116.085
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 500 0.000256 2048 120 960 43776 13.202 6.99334 122.728 208.629 351.687 351.797
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1880 6.4e-05 1024 400 1245 280000 24.3103 13.5487 534.311 419.055 991.391 991.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 400 0.000512 4096 82 1785 21400 5.78566 6.58022 172.272 208.947 393.656 393.739
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 830 6.4e-05 1024 190 675 233600 31.1559 13.4871 246.886 416.848 708.56 708.706
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1170 3.2e-05 4096 180 3210 554400 209.004 126.378 10294.3 3752.47 14382.4 14382.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 680 0.000256 1024 80 1260 66400 4.58234 3.42253 116.4 104.956 229.468 229.564
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1200 0.000128 4096 120 2025 145100 28.421 1310.68 838.642 2177.79 2177.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1620 0.001024 2048 380 255 16700 1.37222 9.60307 91.6306 102.649 102.707
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1160 6.4e-05 2048 90 1590 294000 35.6017 28.3639 1303.97 838.979 2207.02 2207.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1890 0.000256 512 470 390 68000 2.77117 1.70278 19.9082 90.5277 115.037 115.148
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 500 0.000256 2048 120 960 44000 13.2884 7.02307 122.956 208.701 352.099 352.205
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1880 6.4e-05 1024 400 1245 279552 24.2441 13.525 538.384 418.865 995.182 995.316
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 400 0.000512 4096 82 1785 21280 5.75318 6.57494 172.717 208.777 393.901 393.985
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 830 6.4e-05 1024 190 675 232960 31.3832 13.5107 248.378 418.798 712.26 712.403
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1170 3.2e-05 4096 180 3210 553728 208.672 126.245 10378.2 3760.74 14474.1 14474.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 680 0.000256 1024 80 1260 66304 4.56416 3.4137 117.117 104.92 230.115 230.208
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1200 0.000128 4096 120 2025 145040 28.4303 1321.23 838.512 2188.22 2188.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1620 0.001024 2048 380 255 16688 1.37043 9.80787 91.8123 103.035 103.093
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1160 6.4e-05 2048 90 1590 293888 35.4271 28.3341 1314.38 838.715 2216.97 2217.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1890 0.000256 512 470 390 68096 2.77392 1.70621 20.0319 91.8252 116.469 116.579
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 500 0.000256 2048 120 960 43904 13.2982 7.06042 123.925 209.698 354.115 354.226
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1880 6.4e-05 1024 400 1245 278400 24.2946 13.5187 526.179 417.799 981.958 982.098
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 400 0.000512 4096 82 1785 21360 5.80381 6.60704 171.18 209.49 393.154 393.237
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 830 6.4e-05 1024 190 675 234240 31.1819 13.5081 245.186 417.74 707.803 707.953
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1170 3.2e-05 4096 180 3210 552960 209.329 126.262 10220.8 3744.61 14301.3 14301.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 680 0.000256 1024 80 1260 65760 4.57533 3.41494 114.084 104.665 226.844 226.936
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1200 0.000128 4096 120 2025 145080 28.4271 1305.21 838.652 2172.34 2172.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1620 0.001024 2048 380 255 16680 1.37168 9.54573 92.8045 103.763 103.821
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1160 6.4e-05 2048 90 1590 293760 35.5304 28.3561 1290.3 837.948 2192.24 2192.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1890 0.000256 512 470 390 68160 2.77616 1.70403 19.7599 92.9734 117.34 117.451
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 500 0.000256 2048 120 960 44160 13.269 7.14086 121.804 209.19 351.54 351.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1880 6.4e-05 1024 400 1245 278528 24.2359 13.5004 504.642 417.704 960.247 960.379
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 400 0.000512 4096 82 1785 21504 5.8033 6.62259 165.503 209.473 387.475 387.561
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 830 6.4e-05 1024 190 675 233472 31.1889 13.4833 234.242 417.654 696.754 696.903
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1170 3.2e-05 4096 180 3210 553984 208.523 126.134 9818.47 3749.21 13902.6 13902.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 680 0.000256 1024 80 1260 66048 4.55776 3.40941 108.988 104.647 221.702 221.795
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1200 0.000128 4096 120 2025 145024 28.4241 1251.6 837.355 2117.43 2117.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1620 0.001024 2048 380 255 16640 1.36602 9.11997 91.2079 101.738 101.796
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1160 6.4e-05 2048 90 1590 293888 35.4115 28.3079 1238.57 837.87 2140.27 2140.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1890 0.000256 512 470 390 67584 2.78499 1.70598 18.6578 91.41 114.684 114.799
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 500 0.000256 2048 120 960 44032 13.2631 7.02061 116.41 209.151 345.975 346.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1880 6.4e-05 1024 400 1245 276480 24.2316 13.5179 585.82 416.814 1040.55 1040.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 400 0.000512 4096 82 1785 21120 5.76573 6.61651 188.877 209.335 410.669 410.757
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 830 6.4e-05 1024 190 675 227328 31.2318 13.3448 267.226 412.636 724.625 724.775
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1170 3.2e-05 4096 180 3210 552960 207.949 125.987 11331.1 3747.9 15413.2 15413.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 680 0.000256 1024 80 1260 65280 4.55322 3.40589 126.043 104.488 238.593 238.686
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1200 0.000128 4096 120 2025 144960 28.4235 1442.67 838.165 2309.31 2309.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1620 0.001024 2048 380 255 16512 1.36109 10.5801 90.7325 102.717 102.776
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1160 6.4e-05 2048 90 1590 293376 35.4046 28.314 1434.04 837.421 2335.28 2335.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1890 0.000256 512 470 390 66048 2.76928 1.68173 21.4375 90.4187 116.432 116.542
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 500 0.000256 2048 120 960 43008 13.1361 6.93712 132.556 206.776 359.535 359.652
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1880 6.4e-05 1024 400 1245 278400 24.2118 13.5765 591.063 416.701 1045.72 1045.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 400 0.000512 4096 82 1785 21200 5.79206 6.61066 190.205 209.309 411.99 412.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 830 6.4e-05 1024 190 675 230400 30.9664 13.7587 269.815 412.349 727.077 727.216
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1170 3.2e-05 4096 180 3210 553600 208.633 126.268 11405 3726.88 15467.1 15467.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 680 0.000256 1024 80 1260 65600 4.57318 3.41654 127.254 104.471 239.814 239.905
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1200 0.000128 4096 120 2025 145000 28.4163 1445.87 837.874 2312.21 2312.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1620 0.001024 2048 380 255 16600 1.36646 10.5348 91.1686 103.113 103.171
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1160 6.4e-05 2048 90 1590 293600 35.5044 28.3626 1432.46 837.441 2333.88 2333.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1890 0.000256 512 470 390 67200 2.75226 1.6904 21.9457 90.4352 116.951 117.061
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 500 0.000256 2048 120 960 43200 13.1923 6.94282 132.782 206.654 359.7 359.819
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1880 6.4e-05 1024 400 1245 278528 24.2554 13.6951 537.467 417.967 993.549 993.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 400 0.000512 4096 82 1785 20992 5.72234 6.53926 172.651 207.462 392.445 392.528
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 830 6.4e-05 1024 190 675 229376 31.7338 13.4881 245.803 417.913 709.124 709.263
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1170 3.2e-05 4096 180 3210 552960 209.151 126.281 10460.3 3739.09 14535.1 14535.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 680 0.000256 1024 80 1260 65536 4.56986 3.40992 116.191 104.845 229.116 229.211
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1200 0.000128 4096 120 2025 144896 28.43 1334.8 837.683 2200.96 2201.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1620 0.001024 2048 380 255 16384 1.36163 9.44333 92.136 102.983 103.039
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1160 6.4e-05 2048 90 1590 292864 35.322 28.2563 1319.3 835.74 2218.72 2218.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1890 0.000256 512 470 390 67584 2.78912 1.70742 20.283 92.605 117.511 117.621
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 500 0.000256 2048 120 960 43008 13.4217 7.06688 122.046 209.545 352.209 352.325
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1880 6.4e-05 1024 400 1240 280064 24.2412 13.5134 407.897 419.116 864.926 865.054
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 400 0.000512 4096 82 1780 21632 5.80813 6.61744 261.648 209.383 483.528 483.613
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 830 6.4e-05 1024 190 680 234496 31.238 13.5456 191.796 419.055 655.818 655.962
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1170 3.2e-05 4096 180 3200 554752 207.778 125.964 7960.14 3748.42 12042.6 12042.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 680 0.000256 1024 80 1260 66432 4.56806 3.42131 88.7311 104.904 201.721 201.814
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1200 0.000128 4096 120 2040 145120 28.4409 1022.77 838.231 1889.49 1889.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 1620 0.001024 2048 380 260 16768 1.37011 13.9876 92.6493 108.048 108.107
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1160 6.4e-05 2048 90 1600 294016 35.4354 28.3287 1010.07 838.337 1912.27 1912.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1890 0.000256 512 470 380 68096 2.78019 1.70749 14.6746 92.2989 111.586 111.698
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 20 500 0.000256 2048 120 960 43008 13.4512 7.10522 176.703 209.668 407.057 407.165
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1880 6.4e-05 1024 400 1240 280320 24.298 13.5438 461.148 419.453 918.613 918.749
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 20 400 0.000512 4096 82 1780 21600 5.80461 6.61619 295.089 209.506 517.094 517.181
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 830 6.4e-05 1024 190 680 234240 31.4009 13.5318 214.615 419.391 679.127 679.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1170 3.2e-05 4096 180 3200 554880 208.824 126.255 8942.62 3751.27 13029.3 13029.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 680 0.000256 1024 80 1260 66400 4.58589 3.42826 100.557 104.991 213.665 213.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1200 0.000128 4096 120 2040 145120 28.4337 1149.62 838.93 2017.03 2017.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 20 1620 0.001024 2048 380 260 16760 1.37082 15.8326 92.0942 109.339 109.396
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1160 6.4e-05 2048 90 1600 293760 35.5932 28.3626 1135.99 838.661 2038.71 2038.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1890 0.000256 512 470 380 68160 2.78755 1.7113 16.7123 91.8708 113.212 113.324
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 20 500 0.000256 2048 120 960 43200 13.4471 7.08387 112.581 209.845 343.089 343.204
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1880 6.4e-05 1024 400 1240 279552 24.26 13.5396 429.54 418.291 885.799 885.946
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 400 0.000512 4096 82 1780 21600 5.79651 6.61136 139.619 209.389 361.491 361.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 830 6.4e-05 1024 190 680 233472 31.3426 13.6157 199.385 418.242 662.771 662.932
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1170 3.2e-05 4096 180 3200 554496 208.341 126.16 8310.43 3751.73 12396.9 12397.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 680 0.000256 1024 80 1260 66240 4.56736 3.41424 93.5341 104.712 206.337 206.439
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1200 0.000128 4096 120 2040 145104 28.4508 1067.56 855.92 1951.98 1952.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 12 20 1620 0.001024 2048 380 260 16752 1.3744 13.948 92.373 107.738 107.796
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1160 6.4e-05 2048 90 1600 293952 35.4832 28.3188 1058.49 853.435 1975.84 1975.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1890 0.000256 512 470 380 67968 2.7792 1.70598 15.5178 92.1965 112.33 112.449
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 500 0.000256 2048 120 960 43008 13.4075 7.03069 102.401 209.281 332.255 332.384
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1880 6.4e-05 1024 400 1240 279552 24.3355 13.5415 436.764 418.409 893.212 893.348
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 400 0.000512 4096 82 1780 21616 5.81216 6.6129 143.384 209.485 365.364 365.447
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 830 6.4e-05 1024 190 680 234752 31.3174 13.5209 204.207 418.343 667.577 667.725
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1170 3.2e-05 4096 180 3200 554176 208.97 126.251 8428.42 3727.73 12491.6 12491.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 680 0.000256 1024 80 1260 66304 4.57965 3.42154 95.0586 104.74 207.899 207.993
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1200 0.000128 4096 120 2040 145096 28.4421 1083.7 838.097 1950.29 1950.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1620 0.001024 2048 380 260 16744 1.37392 8.08378 92.2557 101.756 101.812
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1160 6.4e-05 2048 90 1600 293664 35.584 28.4481 1069.06 837.749 1970.94 1971.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1890 0.000256 512 470 380 67648 2.79741 1.71072 15.8797 91.8076 112.326 112.435
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 500 0.000256 2048 120 960 43008 13.444 7.0599 98.8986 209.355 328.888 329.002
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1880 6.4e-05 1024 400 1240 279552 24.2904 13.5212 433.964 419.482 891.421 891.554
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 400 0.000512 4096 82 1780 21504 5.78573 6.62086 144.644 209.378 366.5 366.584
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 830 6.4e-05 1024 190 680 233472 31.1888 13.4902 205.761 418.054 668.68 668.829
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1170 3.2e-05 4096 180 3200 554496 208.002 125.985 8575.56 3746.71 12656.5 12656.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 680 0.000256 1024 80 1260 66048 4.55722 3.40992 94.7659 104.691 207.521 207.616
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1200 0.000128 4096 120 2040 145088 28.4499 1101.3 838.98 1968.77 1968.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1620 0.001024 2048 380 260 16704 1.36832 8.08394 92.2726 101.768 101.825
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1160 6.4e-05 2048 90 1600 293888 35.4226 28.4551 1090.78 838.799 1993.56 1993.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1890 0.000256 512 470 380 67584 2.77866 1.70189 15.9983 91.5626 112.168 112.281
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 500 0.000256 2048 120 960 42496 13.4142 7.01645 98.8747 209.23 328.669 328.776
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1880 6.4e-05 1024 400 1240 279936 24.3065 13.5373 543.728 419.247 1000.98 1001.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 400 0.000512 4096 82 1780 21456 5.78682 6.6007 175.119 209.211 396.787 396.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 830 6.4e-05 1024 190 680 232704 31.3295 13.5099 251.727 417.631 714.382 714.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1170 3.2e-05 4096 180 3200 554112 208.355 126.202 10413.8 3748.92 14497.5 14497.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 680 0.000256 1024 80 1260 66240 4.58128 3.42608 118.256 104.978 231.342 231.438
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1200 0.000128 4096 120 2040 145080 28.4402 1338.19 838.811 2205.48 2205.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1620 0.001024 2048 380 260 16704 1.37005 10.0167 91.6992 103.128 103.185
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1160 6.4e-05 2048 90 1600 293760 35.4948 28.3551 1329.41 838.324 2231.69 2231.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1890 0.000256 512 470 380 67392 2.78634 1.70589 19.8737 91.5802 116.075 116.188
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 500 0.000256 2048 120 960 42624 13.4218 7.02154 121.359 209.036 350.971 351.085
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1880 6.4e-05 1024 400 1240 278784 24.193 13.8373 377.698 417.835 833.725 833.856
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 400 0.000512 4096 82 1780 21312 5.78531 6.61296 121.725 209.611 343.805 343.889
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 830 6.4e-05 1024 190 680 230400 31.0867 13.5724 174.137 414.679 633.656 633.799
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1170 3.2e-05 4096 180 3200 554112 207.78 126.155 7214.86 3750.05 11299.1 11299.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 680 0.000256 1024 80 1260 65664 4.56829 3.41197 81.9468 104.693 194.719 194.814
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1200 0.000128 4096 120 2040 145008 28.4396 926.575 838.953 1794.01 1794.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1620 0.001024 2048 380 260 16560 1.36256 6.85251 90.9518 99.2104 99.2699
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1160 6.4e-05 2048 90 1600 293760 35.394 28.3227 922.153 838.582 1824.55 1824.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1890 0.000256 512 470 380 66816 2.76915 1.69338 13.8455 90.7695 109.208 109.316
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 500 0.000256 2048 120 960 41472 13.3706 6.98406 82.5441 207.703 310.731 310.846
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1880 6.4e-05 1024 400 1240 280320 24.2297 13.5619 524.148 419.105 981.207 981.341
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 400 0.000512 4096 82 1780 21440 5.76326 6.60685 167.967 209.095 389.506 389.593
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 830 6.4e-05 1024 190 680 232960 31.473 13.5094 241.992 419.037 706.206 706.358
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1170 3.2e-05 4096 180 3200 554240 207.967 126.123 10104.5 3728.83 14167.7 14168
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 680 0.000256 1024 80 1260 65920 4.55306 3.40582 112.801 104.516 225.38 225.473
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1200 0.000128 4096 120 2040 145040 28.43 1297.14 837.811 2163.43 2163.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1620 0.001024 2048 380 260 16720 1.37011 9.47962 92.7088 103.599 103.657
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1160 6.4e-05 2048 90 1600 293760 35.4065 28.3837 1286.81 837.866 2188.58 2188.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1890 0.000256 512 470 380 67200 2.77008 1.69651 18.9867 92.0644 115.731 115.845
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 500 0.000256 2048 120 960 42240 13.3436 6.97754 115.009 208.044 343.506 343.617
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1880 6.4e-05 1024 400 1240 279040 24.275 13.5171 364.776 419.611 822.347 822.483
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 400 0.000512 4096 82 1780 21120 5.75078 6.59014 116.111 208.859 337.383 337.465
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 830 6.4e-05 1024 190 680 230400 31.7084 13.5026 168.288 419.556 633.238 633.391
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1170 3.2e-05 4096 180 3200 554240 207.718 126.082 7037.66 3733.34 11105.1 11105.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 680 0.000256 1024 80 1260 65280 4.5391 3.39382 78.7749 104.294 191.102 191.193
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1200 0.000128 4096 120 2040 144960 28.4271 900.695 838.71 1767.88 1767.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1620 0.001024 2048 380 260 16640 1.37162 6.69085 91.2179 99.3234 99.3797
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1160 6.4e-05 2048 90 1600 293760 35.3212 28.3119 894.502 841.181 1799.42 1799.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1890 0.000256 512 470 380 66560 2.74832 1.6879 13.4164 90.5354 108.515 108.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 500 0.000256 2048 120 960 40960 13.307 6.93786 78.6177 206.732 305.724 305.845
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1880 6.4e-05 1024 400 1240 279552 24.1881 13.5605 488.114 418.742 944.769 944.893
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 400 0.000512 4096 82 1780 21312 5.75482 6.59066 157.544 208.815 378.776 378.859
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 830 6.4e-05 1024 190 680 230400 31.3385 13.4429 224.856 416.627 686.453 686.602
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1170 3.2e-05 4096 180 3200 553728 207.884 126.063 9464.59 3751.03 13549.8 13550.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 680 0.000256 1024 80 1260 66048 4.55709 3.40925 106.316 104.869 219.251 219.345
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1200 0.000128 4096 120 2040 145056 28.4412 1218.02 838.687 2085.2 2085.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1620 0.001024 2048 380 260 16704 1.37197 9.03366 91.4916 101.941 102
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1160 6.4e-05 2048 90 1600 293760 35.3607 28.3546 1202.58 838.276 2104.67 2104.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1890 0.000256 512 470 380 67584 2.76467 1.69974 17.8915 91.1626 113.649 113.761
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 500 0.000256 2048 120 960 42240 13.3783 6.99187 108.856 208.574 337.932 338.046
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1880 6.4e-05 1024 400 1240 276480 24.2458 13.4636 346.161 416.913 800.95 801.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 400 0.000512 4096 82 1780 21120 5.77741 6.61466 111.955 209.386 333.805 333.892
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 830 6.4e-05 1024 190 680 227328 31.2195 13.5397 159.012 412.737 616.692 616.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1170 3.2e-05 4096 180 3200 552960 207.988 125.968 6720.25 3729.56 10784 10784.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 680 0.000256 1024 80 1260 65280 4.55533 3.40294 75.529 104.51 188.1 188.192
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1200 0.000128 4096 120 2040 144960 28.4358 861.215 838.908 1728.61 1728.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1620 0.001024 2048 380 260 16512 1.36288 6.52022 90.9577 98.8825 98.9412
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1160 6.4e-05 2048 90 1600 293376 35.3851 28.3175 854.68 850.925 1769.41 1769.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1890 0.000256 512 470 380 66048 2.77286 1.6864 12.7315 90.4404 107.758 107.868
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 500 0.000256 2048 120 960 41472 13.3009 6.97958 76.8212 206.832 304.067 304.183
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1880 6.4e-05 1024 400 1240 280000 24.3097 13.554 511.464 418.715 968.209 968.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 400 0.000512 4096 82 1780 21400 5.79507 6.58637 164.935 208.771 386.161 386.243
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 830 6.4e-05 1024 190 680 230400 31.507 13.4839 234.782 416.507 696.474 696.635
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1170 3.2e-05 4096 180 3200 554400 209.02 126.356 9851.69 3749.4 13936.8 13937
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 680 0.000256 1024 80 1260 66000 4.58531 3.42541 110.904 104.87 223.883 223.973
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1200 0.000128 4096 120 2040 145000 28.4242 1265.37 837.717 2131.56 2131.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1620 0.001024 2048 380 260 16700 1.37091 9.38675 91.3679 102.171 102.229
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1160 6.4e-05 2048 90 1600 293600 35.6115 28.4262 1255.41 838.147 2157.71 2157.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1890 0.000256 512 470 380 67200 2.79622 1.7024 18.6105 91.1342 114.374 114.487
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 500 0.000256 2048 120 960 42400 13.4712 7.01846 113.828 208.528 342.978 343.099
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1880 6.4e-05 1024 400 1240 278400 24.2204 13.5063 359.264 416.702 813.857 813.994
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 400 0.000512 4096 82 1780 21200 5.79286 6.60474 115.513 209.313 337.294 337.374
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 830 6.4e-05 1024 190 680 224000 31.6852 13.3509 161.415 412.362 619 619.144
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1170 3.2e-05 4096 180 3200 553600 208.53 126.284 6907.08 3746.29 10988.5 10988.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 680 0.000256 1024 80 1260 65600 4.56883 3.41338 77.995 104.465 190.543 190.638
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1200 0.000128 4096 120 2040 144800 28.4406 885.643 837.298 1751.43 1751.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1620 0.001024 2048 380 260 16600 1.36835 6.59866 92.1489 100.159 100.215
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1160 6.4e-05 2048 90 1600 292800 35.5103 28.3933 880.271 840.014 1784.3 1784.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1890 0.000256 512 470 380 65600 2.79478 1.69126 13.0026 91.6139 109.231 109.343
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 500 0.000256 2048 120 960 41600 13.3306 6.94067 79.272 206.649 306.324 306.446
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1880 6.4e-05 1024 400 1240 279552 24.2409 13.63 654.056 418.364 1110.46 1110.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 400 0.000512 4096 82 1780 21280 5.75418 6.56998 208.69 208.527 429.613 429.695
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 830 6.4e-05 1024 190 680 232960 31.362 13.5195 302.184 418.295 765.554 765.698
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1170 3.2e-05 4096 180 3200 553728 208.582 126.244 12478.4 3729.57 16543.1 16543.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 680 0.000256 1024 80 1260 66304 4.56042 3.41581 141.636 104.791 254.505 254.601
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1200 0.000128 4096 120 2040 145040 28.4435 1604.19 837.781 2470.46 2470.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1620 0.001024 2048 380 260 16688 1.37024 11.9365 91.1567 104.51 104.568
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1160 6.4e-05 2048 90 1600 293440 35.3844 28.5 1589.04 837.653 2490.68 2490.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1890 0.000256 512 470 380 67200 2.79446 1.70598 23.8199 91.2041 119.653 119.765
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 500 0.000256 2048 120 960 43008 13.4037 7.03782 146.521 209.449 376.544 376.662
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1880 6.4e-05 1024 400 1240 279552 24.2097 13.5196 424.757 418.609 881.262 881.397
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 400 0.000512 4096 82 1780 21056 5.73408 6.55974 136.413 207.976 356.754 356.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 830 6.4e-05 1024 190 680 229376 31.1379 13.3551 195.012 413.749 653.442 653.594
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1170 3.2e-05 4096 180 3200 551936 208.674 126.125 8212.12 3731.76 12279 12279.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 680 0.000256 1024 80 1260 65408 4.51443 3.37984 92.1689 103.771 203.937 204.032
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1200 0.000128 4096 120 2040 144928 28.4382 1059.75 837.983 1926.22 1926.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1620 0.001024 2048 380 260 16576 1.36806 8.05683 91.173 100.64 100.702
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1160 6.4e-05 2048 90 1600 292992 35.3572 28.2902 1043.71 836.881 1944.35 1944.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1890 0.000256 512 470 380 66304 2.77795 1.68966 15.7126 90.5775 110.886 111.001
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 500 0.000256 2048 120 960 41216 13.3611 6.95424 92.4655 207.403 320.315 320.434
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1880 6.4e-05 1024 400 1240 278400 24.3019 13.5178 621.479 417.837 1077.31 1077.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 400 0.000512 4096 82 1780 21360 5.79699 6.61418 200.196 209.508 422.187 422.273
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 830 6.4e-05 1024 190 680 230400 31.6265 13.5096 286.111 417.786 749.229 749.378
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1170 3.2e-05 4096 180 3200 553920 208.393 126.075 12021.4 3746.85 16103 16103.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 680 0.000256 1024 80 1260 65760 4.57581 3.41568 134.838 104.674 247.606 247.701
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1200 0.000128 4096 120 2040 144960 28.4199 1543.93 838.392 2410.79 2410.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1620 0.001024 2048 380 260 16680 1.37238 11.3921 91.1401 103.948 104.008
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1160 6.4e-05 2048 90 1600 293280 35.5041 28.3231 1524.53 837.909 2426.37 2426.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1890 0.000256 512 470 380 67200 2.79699 1.70458 22.9492 91.0691 118.648 118.763
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 500 0.000256 2048 120 960 42240 13.4749 7.02339 137.738 209.206 367.574 367.694
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1880 6.4e-05 1024 400 1240 276480 24.3748 13.5142 418.508 417.599 874.165 874.303
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 400 0.000512 4096 82 1780 20640 5.72819 6.52288 131.914 207.378 351.616 351.702
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 830 6.4e-05 1024 190 680 222720 31.7924 13.3366 188.074 412.403 645.792 645.942
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1170 3.2e-05 4096 180 3200 552960 208.669 126.25 8112.15 3730.57 12177.9 12178.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 680 0.000256 1024 80 1260 65280 4.57706 3.41293 91.107 104.734 203.933 204.028
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1200 0.000128 4096 120 2040 144720 28.4385 1043.4 836.96 1908.85 1908.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1620 0.001024 2048 380 260 16560 1.36874 7.94829 91.0885 100.449 100.507
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1160 6.4e-05 2048 90 1600 292800 35.3974 28.3279 1032.66 837.441 1933.93 1934.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1890 0.000256 512 470 380 65280 2.79178 1.68912 15.1491 90.4578 110.209 110.323
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 500 0.000256 2048 120 960 40320 13.3981 6.94314 89.7476 206.754 316.969 317.088
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1880 6.4e-05 1024 400 1240 278528 24.2367 14.1688 601.048 417.851 1057.47 1057.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 400 0.000512 4096 82 1780 21504 5.79126 6.62346 196.502 209.556 418.547 418.628
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 830 6.4e-05 1024 190 680 233472 31.1954 13.5921 280.73 417.788 743.492 743.629
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1170 3.2e-05 4096 180 3200 553984 208.419 126.151 11712.1 3750.61 15797.5 15797.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 680 0.000256 1024 80 1260 66048 4.55597 3.40618 131.275 104.69 244.028 244.121
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1200 0.000128 4096 120 2040 145024 28.4396 1506.3 838.115 2372.9 2372.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1620 0.001024 2048 380 260 16640 1.36861 10.9732 91.0921 103.477 103.535
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1160 6.4e-05 2048 90 1600 293888 35.386 28.2779 1486.28 838.125 2388.17 2388.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1890 0.000256 512 470 380 67584 2.78179 1.70419 22.4539 91.1561 118.224 118.339
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 500 0.000256 2048 120 960 41984 13.4475 7.03002 132.939 209.229 362.775 362.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1880 6.4e-05 1024 400 1240 278528 24.2517 13.5019 406.519 418.276 862.716 862.862
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 400 0.000512 4096 82 1780 20992 5.72621 6.54083 130.057 207.807 350.204 350.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 830 6.4e-05 1024 190 680 229376 31.7351 13.487 186.573 418.221 650.204 650.357
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1170 3.2e-05 4096 180 3200 552960 209.114 126.303 7847.94 3756.33 11940 11940.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 680 0.000256 1024 80 1260 65536 4.56893 3.41027 88.1684 104.919 201.165 201.259
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1200 0.000128 4096 120 2040 144896 28.4443 1010.64 838.611 1877.74 1877.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1620 0.001024 2048 380 260 16384 1.35782 7.68902 91.8323 100.922 100.981
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1160 6.4e-05 2048 90 1600 292864 35.3075 28.3525 995.18 836.202 1895.15 1895.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1890 0.000256 512 470 380 67584 2.79117 1.70432 15.1344 92.0839 111.844 111.956
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 500 0.000256 2048 120 960 40960 13.5764 7.05146 88.1677 209.696 318.62 318.738
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1880 6.4e-05 1024 400 1240 276480 24.2087 13.4647 520.194 416.51 974.546 974.686
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 400 0.000512 4096 82 1780 21120 5.77533 6.61696 169.458 209.182 391.104 391.188
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 830 6.4e-05 1024 190 680 227328 31.2232 13.3214 238.535 412.336 695.601 695.763
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1170 3.2e-05 4096 180 3200 552960 208.036 126.024 10270 3731.8 14336.2 14336.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 680 0.000256 1024 80 1260 65280 4.55962 3.40582 113.714 104.412 226.194 226.291
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1200 0.000128 4096 120 2040 144960 28.4404 1320.83 838.134 2187.46 2187.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1620 0.001024 2048 380 260 16512 1.36838 9.74442 91.0043 102.16 102.218
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1160 6.4e-05 2048 90 1600 293376 35.3999 28.4491 1300.96 836.933 2201.86 2201.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1890 0.000256 512 470 380 66048 2.77181 1.68538 19.2128 90.4877 114.284 114.395
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 500 0.000256 2048 120 960 41472 13.3038 6.94931 115.993 206.628 343.004 343.123
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1880 6.4e-05 1024 400 1240 270336 24.3619 13.3408 360.49 412.672 811.031 811.166
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 400 0.000512 4096 82 1780 20736 5.74461 6.56314 117.056 208.161 337.596 337.675
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 830 6.4e-05 1024 190 680 221184 32.023 13.3284 164.566 412.619 622.723 622.871
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1170 3.2e-05 4096 180 3200 552960 208.108 126.007 7124.17 3759.22 11217.8 11218
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 680 0.000256 1024 80 1260 64512 4.52534 3.37306 79.3503 103.641 190.992 191.088
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1200 0.000128 4096 120 2040 144768 28.4446 914.64 838.206 1781.34 1781.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1620 0.001024 2048 380 260 16128 1.34624 7.08198 90.4021 98.8718 98.9289
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1160 6.4e-05 2048 90 1600 293376 35.3621 28.2788 909.123 837.531 1810.4 1810.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1890 0.000256 512 470 380 64512 2.81424 1.68934 13.0903 90.6869 108.408 108.517
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 500 0.000256 2048 120 960 39936 13.4781 6.9431 79.0318 207.144 306.724 306.842
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1880 6.4e-05 1024 400 1240 278400 24.22 13.5009 549.279 417.104 1004.27 1004.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 400 0.000512 4096 82 1780 21200 5.78819 6.61722 175.237 209.507 397.225 397.312
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 830 6.4e-05 1024 190 680 224000 31.6948 13.4083 244.934 412.742 702.971 703.119
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1170 3.2e-05 4096 180 3200 553600 208.605 126.262 10492.1 3750.13 14577.4 14577.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 680 0.000256 1024 80 1260 65600 4.56294 3.41517 119.012 104.573 231.663 231.758
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1200 0.000128 4096 120 2040 144800 28.4252 1345.4 849.926 2223.79 2223.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1620 0.001024 2048 380 260 16600 1.3719 10.0023 91.406 102.822 102.879
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1160 6.4e-05 2048 90 1600 292800 35.5076 28.3451 1334.37 850.736 2249.08 2249.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1890 0.000256 512 470 380 65600 2.79293 1.68992 19.7631 91.0414 115.416 115.524
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 500 0.000256 2048 120 960 41600 13.3374 6.94291 120.483 206.844 347.737 347.853
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1880 6.4e-05 1024 400 1240 275200 23.9818 13.8158 389.743 413.01 840.72 840.857
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 400 0.000512 4096 82 1780 20800 5.75981 6.55331 123.365 208.415 344.168 344.254
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 830 6.4e-05 1024 190 680 217600 32.4199 13.3368 169.603 412.967 628.517 628.666
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1170 3.2e-05 4096 180 3200 553600 208.133 126.216 7484.71 3751.68 11571 11571.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 680 0.000256 1024 80 1260 64000 4.53405 3.37875 83.8716 103.748 195.634 195.732
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1200 0.000128 4096 120 2040 144400 28.4603 950.69 836.923 1816.12 1816.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1620 0.001024 2048 380 260 16400 1.36666 7.00768 91.0175 99.434 99.4978
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1160 6.4e-05 2048 90 1600 292800 35.4349 28.3321 946.483 838.778 1849.14 1849.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1890 0.000256 512 470 380 64000 2.82528 1.69165 13.6981 91.7374 110.084 110.196
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 500 0.000256 2048 120 960 41600 13.331 6.9512 85.7292 207.356 313.502 313.627
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1880 6.4e-05 1024 400 1248 280064 24.2328 13.5076 406.942 419.396 864.247 864.382
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 400 0.000512 4096 82 1800 21632 5.81334 6.61773 257.801 209.532 479.837 479.921
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 830 6.4e-05 1024 190 696 232448 31.4892 13.5011 191.045 419.345 655.572 655.732
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1170 3.2e-05 4096 180 3216 554496 207.919 126.023 7902.38 3732.96 11969.6 11969.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 680 0.000256 1024 80 1272 66176 4.5665 3.41962 88.2206 104.973 201.284 201.377
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1200 0.000128 4096 120 2040 145120 28.4428 1011.23 838.863 1878.58 1878.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 1620 0.001024 2048 380 264 16736 1.37101 13.399 92.9341 107.748 107.806
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1160 6.4e-05 2048 90 1608 293632 35.3983 28.4126 1002.96 838.967 1905.84 1905.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1890 0.000256 512 470 384 67840 2.78342 1.70803 14.7909 92.5404 111.951 112.061
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 24 500 0.000256 2048 120 960 43776 13.3629 7.04922 176.408 209.807 406.756 406.866
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1880 6.4e-05 1024 400 1248 279680 24.3685 13.554 431.012 419.449 888.558 888.701
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 24 400 0.000512 4096 82 1800 21600 5.83299 6.61731 263.558 209.507 485.593 485.678
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 830 6.4e-05 1024 190 696 232960 31.5654 13.527 202.105 419.396 666.792 666.954
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1170 3.2e-05 4096 180 3216 554560 209.246 126.354 8310.8 3757.62 12404.3 12404.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 680 0.000256 1024 80 1272 66080 4.59021 3.4248 93.618 104.991 206.728 206.824
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1200 0.000128 4096 120 2040 145120 28.4394 1064.02 851.253 1943.76 1943.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 24 1620 0.001024 2048 380 264 16720 1.37421 13.8856 92.3723 107.676 107.733
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1160 6.4e-05 2048 90 1608 293600 35.5851 28.3548 1061.72 854.169 1979.94 1980.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1890 0.000256 512 470 384 67840 2.8031 1.70832 15.74 92.4839 112.859 112.974
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 24 500 0.000256 2048 120 960 43840 13.3853 7.05331 105.009 209.853 335.432 335.552
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1880 6.4e-05 1024 400 1248 279552 24.2538 13.6735 426.465 418.73 883.284 883.417
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 400 0.000512 4096 82 1800 21600 5.78634 6.60886 138.875 209.616 360.96 361.044
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 830 6.4e-05 1024 190 696 231936 31.5309 13.5905 199.343 418.676 663.325 663.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1170 3.2e-05 4096 180 3216 554496 208.152 126.156 8192.86 3751.12 12278.6 12278.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 680 0.000256 1024 80 1272 66048 4.56374 3.41491 92.4131 104.824 205.315 205.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1200 0.000128 4096 120 2040 145104 28.4447 1049.8 838.818 1917.11 1917.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1620 0.001024 2048 380 264 16704 1.37171 7.91293 92.1696 101.498 101.554
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1160 6.4e-05 2048 90 1608 293568 35.4312 28.3964 1045.54 838.785 1948.26 1948.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1890 0.000256 512 470 384 67584 2.78701 1.70829 15.654 92.0333 112.306 112.417
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 500 0.000256 2048 120 960 43776 13.3082 7.03078 103.476 209.502 333.447 333.554
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1880 6.4e-05 1024 400 1248 279552 24.1993 13.5133 274.07 418.43 730.378 730.513
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 24 400 0.000512 4096 82 1800 21312 5.75283 6.58842 270.466 208.656 491.54 491.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 830 6.4e-05 1024 190 696 230400 31.3522 13.5557 127.977 416.318 589.389 589.545
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1170 3.2e-05 4096 180 3216 553728 207.855 126.049 5275.73 3748.43 9358.35 9358.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 680 0.000256 1024 80 1272 66048 4.55152 3.40912 59.8784 104.795 172.736 172.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1200 0.000128 4096 120 2040 145056 28.4349 674.236 838.117 1540.84 1540.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 24 1620 0.001024 2048 380 264 16608 1.36397 14.5081 91.6704 107.585 107.642
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1160 6.4e-05 2048 90 1608 293376 35.3554 28.3877 673.336 837.661 1574.85 1574.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1890 0.000256 512 470 384 66816 2.78333 1.69565 10.1622 91.3095 106.076 106.187
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 24 500 0.000256 2048 120 960 43008 13.2794 6.99235 71.1904 208.424 300.02 300.134
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1880 6.4e-05 1024 400 1248 279552 24.2983 13.5366 489.83 418.39 946.222 946.357
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 400 0.000512 4096 82 1800 21616 5.81526 6.6089 161.619 209.482 383.598 383.681
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 830 6.4e-05 1024 190 696 231168 31.6983 13.6175 229.813 418.483 693.799 693.945
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1170 3.2e-05 4096 180 3216 554176 208.719 126.234 9493.78 3727.83 13556.9 13557.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 680 0.000256 1024 80 1272 66080 4.57837 3.41626 107.043 104.743 219.88 219.972
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1200 0.000128 4096 120 2040 145096 28.4392 1215.21 838.165 2081.86 2081.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1620 0.001024 2048 380 264 16688 1.3745 9.07491 91.4178 101.91 101.968
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1160 6.4e-05 2048 90 1608 293440 35.543 28.3654 1209.99 837.831 2111.83 2111.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1890 0.000256 512 470 384 67648 2.79926 1.70816 18.2683 91.2931 114.193 114.303
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 500 0.000256 2048 120 960 43456 13.3836 7.04032 111.882 209.355 341.785 341.901
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1880 6.4e-05 1024 400 1248 279552 24.246 13.5208 310.695 418.772 767.397 767.531
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 400 0.000512 4096 82 1800 21280 5.75078 6.56998 101.687 208.725 322.806 322.888
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 830 6.4e-05 1024 190 696 229376 31.8331 13.5096 145.608 418.711 609.848 609.995
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1170 3.2e-05 4096 180 3216 553728 208.549 126.25 5971.05 3752.72 10058.8 10059.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 680 0.000256 1024 80 1272 65856 4.56563 3.41197 67.7845 104.894 180.757 180.853
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1200 0.000128 4096 120 2040 145040 28.4433 763.593 838.599 1630.68 1630.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 14 24 1620 0.001024 2048 380 264 16576 1.36621 18.0675 91.1299 110.608 110.662
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1160 6.4e-05 2048 90 1608 293440 35.3875 28.3279 762.714 838.483 1665.02 1665.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1890 0.000256 512 470 384 67200 2.79693 1.7071 11.61 91.2542 107.494 107.608
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 500 0.000256 2048 120 960 43008 13.4001 7.03898 82.25 209.649 312.469 312.586
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1880 6.4e-05 1024 400 1248 279552 24.275 13.5718 466.166 419.446 923.622 923.758
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 400 0.000512 4096 82 1800 21504 5.77741 6.62323 156.119 209.355 377.954 378.036
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 830 6.4e-05 1024 190 696 231424 31.4497 13.482 222.11 418.013 685.243 685.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1170 3.2e-05 4096 180 3216 553984 208.474 126.085 9193.79 3733.28 13261.9 13262.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 680 0.000256 1024 80 1272 65792 4.55968 3.4063 102.687 104.673 215.427 215.524
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1200 0.000128 4096 120 2040 145088 28.4365 1177.7 838.869 2045.05 2045.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1620 0.001024 2048 380 264 16704 1.37011 8.96173 91.5262 101.903 101.964
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1160 6.4e-05 2048 90 1608 293376 35.4104 28.2984 1176.8 838.625 2079.23 2079.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1890 0.000256 512 470 384 67584 2.77834 1.70214 17.5074 91.4191 113.534 113.649
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 500 0.000256 2048 120 960 43520 13.2805 7.01846 109.017 209.207 338.657 338.774
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1880 6.4e-05 1024 400 1248 278528 24.2328 13.5045 307.063 417.813 762.787 762.941
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 400 0.000512 4096 82 1800 21504 5.7879 6.63066 104.769 209.529 326.789 326.872
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 830 6.4e-05 1024 190 696 229376 31.722 13.5863 147.984 417.75 611.224 611.374
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1170 3.2e-05 4096 180 3216 553984 208.379 126.128 6084.78 3747.5 10167.1 10167.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 680 0.000256 1024 80 1272 65536 4.5583 3.41072 67.4288 104.672 180.171 180.265
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1200 0.000128 4096 120 2040 145024 28.4531 776.17 838.112 1642.78 1642.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1620 0.001024 2048 380 264 16640 1.37011 6.17267 91.1933 98.7795 98.8392
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1160 6.4e-05 2048 90 1608 293376 35.3756 28.3349 776.859 838.123 1678.8 1678.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1890 0.000256 512 470 384 67584 2.78064 1.70618 11.8722 91.1442 107.632 107.746
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 500 0.000256 2048 120 960 43008 13.3624 7.01971 81.6791 209.2 311.394 311.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1880 6.4e-05 1024 400 1248 279936 24.3065 13.5385 521.637 419.279 978.925 979.055
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 400 0.000512 4096 82 1800 21456 5.79299 6.59866 168.553 209.229 390.246 390.328
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 830 6.4e-05 1024 190 696 230400 31.6267 13.6679 242.146 417.667 705.294 705.436
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1170 3.2e-05 4096 180 3216 554112 208.361 126.209 10051.3 3739.38 14125.5 14125.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 680 0.000256 1024 80 1272 65952 4.58323 3.42582 114.366 104.98 227.458 227.551
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1200 0.000128 4096 120 2040 145080 28.4321 1286.42 838.797 2153.69 2153.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1620 0.001024 2048 380 264 16704 1.37478 9.69824 92.8018 103.92 103.978
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1160 6.4e-05 2048 90 1608 293472 35.5197 28.3391 1285.62 838.342 2187.92 2188.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1890 0.000256 512 470 384 67392 2.78419 1.70566 19.3946 92.326 116.34 116.449
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 500 0.000256 2048 120 960 43200 13.3532 7.02176 118.484 209.056 348.046 348.162
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1880 6.4e-05 1024 400 1248 278784 24.21 13.5188 364.463 417.382 819.74 819.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 400 0.000512 4096 82 1800 21312 5.78778 6.62118 118.139 209.393 340.013 340.097
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 830 6.4e-05 1024 190 696 225792 31.6589 13.524 166.856 414.234 626.459 626.608
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1170 3.2e-05 4096 180 3216 554112 207.777 126.142 7010.63 3746.1 11090.9 11091.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 680 0.000256 1024 80 1272 65664 4.56899 3.40992 79.6415 104.583 192.308 192.409
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1200 0.000128 4096 120 2040 145008 28.4408 895.482 837.942 1761.91 1761.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1620 0.001024 2048 380 264 16560 1.36397 6.83008 91.0116 99.2484 99.3075
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1160 6.4e-05 2048 90 1608 293184 35.4196 28.3658 896.146 837.652 1797.69 1797.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1890 0.000256 512 470 384 66816 2.76688 1.69498 13.5325 90.7215 108.844 108.955
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 500 0.000256 2048 120 960 42624 13.2406 6.97056 81.8265 207.488 309.654 309.774
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1880 6.4e-05 1024 400 1248 279040 24.325 13.5266 494.601 419.511 952.139 952.279
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 400 0.000512 4096 82 1800 21440 5.76189 6.60912 160.131 209.295 381.875 381.962
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 830 6.4e-05 1024 190 696 232960 31.4919 13.697 233.219 419.46 698.065 698.241
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1170 3.2e-05 4096 180 3216 554240 207.993 126.186 9566.08 3732.51 13633.1 13633.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 680 0.000256 1024 80 1272 65600 4.55885 3.40992 106.973 104.621 219.668 219.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1200 0.000128 4096 120 2040 145040 28.4406 1227.48 838.741 2094.71 2094.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1620 0.001024 2048 380 264 16640 1.36806 9.11155 91.6225 102.144 102.206
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1160 6.4e-05 2048 90 1608 293440 35.4102 28.3126 1221.03 838.81 2123.67 2123.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1890 0.000256 512 470 384 67200 2.77395 1.69984 18.3192 91.2581 114.184 114.302
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 500 0.000256 2048 120 960 42880 13.279 6.97757 111.571 208.238 340.2 340.321
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1880 6.4e-05 1024 400 1248 279040 24.2903 13.8414 354.824 419.271 812.404 812.552
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 400 0.000512 4096 82 1800 21120 5.75402 6.59162 113.273 208.694 334.386 334.469
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 830 6.4e-05 1024 190 696 230400 31.7395 13.4984 165.813 419.224 630.46 630.615
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1170 3.2e-05 4096 180 3216 554240 207.726 126.07 6809.64 3749.76 10893.5 10893.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 680 0.000256 1024 80 1272 65280 4.54112 3.39686 76.8865 104.22 189.145 189.241
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1200 0.000128 4096 120 2040 144960 28.4302 872.434 839.71 1740.62 1740.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1620 0.001024 2048 380 264 16480 1.36442 6.58026 90.8578 98.8447 98.9041
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1160 6.4e-05 2048 90 1608 293120 35.3533 28.3029 868.952 838.348 1771.06 1771.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1890 0.000256 512 470 384 66560 2.74995 1.68448 13.1085 90.4914 108.161 108.272
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 500 0.000256 2048 120 960 42240 13.1702 6.92912 78.7187 206.566 305.511 305.631
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1880 6.4e-05 1024 400 1248 279552 24.1933 13.5114 639.132 418.795 1095.8 1095.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 400 0.000512 4096 82 1800 21312 5.75309 6.59418 204.09 208.843 425.354 425.439
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 830 6.4e-05 1024 190 696 230400 31.349 13.44 296.724 416.672 758.375 758.527
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1170 3.2e-05 4096 180 3216 553728 207.788 126.057 12125.8 3751.36 16211.3 16211.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 680 0.000256 1024 80 1272 66048 4.55933 3.40598 138.274 104.889 251.231 251.327
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1200 0.000128 4096 120 2040 145056 28.4334 1553.11 838.708 2420.3 2420.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1620 0.001024 2048 380 264 16608 1.36378 11.5487 91.0623 104.019 104.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1160 6.4e-05 2048 90 1608 293376 35.3397 28.3156 1553.35 838.267 2455.38 2455.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1890 0.000256 512 470 384 66816 2.78864 1.6977 23.3324 90.9206 118.864 118.978
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 500 0.000256 2048 120 960 43008 13.284 6.98778 142.017 208.601 371.017 371.139
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1880 6.4e-05 1024 400 1248 276480 24.2401 13.5455 401.991 416.808 856.753 856.893
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 400 0.000512 4096 82 1800 21120 5.77741 6.61318 129.54 209.332 351.338 351.423
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 830 6.4e-05 1024 190 696 227328 31.2233 13.3188 187.419 412.636 644.784 644.944
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1170 3.2e-05 4096 180 3216 552960 207.921 125.98 7877.52 3728.66 11940.4 11940.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 680 0.000256 1024 80 1272 65280 4.55446 3.40595 88.3377 104.488 200.891 200.992
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1200 0.000128 4096 120 2040 144960 28.4428 1009.04 838.583 1876.11 1876.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1620 0.001024 2048 380 264 16512 1.36362 7.4223 92.1092 100.939 101
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1160 6.4e-05 2048 90 1608 292608 35.381 28.3341 998.73 837.418 1899.97 1900.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1890 0.000256 512 470 384 66048 2.7743 1.68278 15.218 91.4741 111.279 111.399
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 500 0.000256 2048 120 960 41472 13.2976 6.96531 88.0616 206.772 315.23 315.356
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1880 6.4e-05 1024 400 1248 278400 24.3916 13.549 622.994 418.696 1079.8 1079.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 400 0.000512 4096 82 1800 21400 5.78496 6.5927 202.052 208.765 423.268 423.354
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 830 6.4e-05 1024 190 696 230400 31.4909 13.6661 290.427 416.491 752.259 752.401
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1170 3.2e-05 4096 180 3216 554400 208.932 126.359 11998.7 3749.22 16083.5 16083.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 680 0.000256 1024 80 1272 66000 4.59568 3.42451 135.967 104.865 248.951 249.045
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1200 0.000128 4096 120 2040 145000 28.414 1536.34 837.688 2402.49 2402.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1620 0.001024 2048 380 264 16600 1.36461 11.3705 92.0616 104.84 104.899
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1160 6.4e-05 2048 90 1608 293600 35.5981 28.4301 1531.18 838.113 2433.43 2433.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1890 0.000256 512 470 384 67200 2.7983 1.7041 23.2819 90.9727 118.889 119.001
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 500 0.000256 2048 120 960 43200 13.3299 7.01814 140.596 208.522 369.596 369.715
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1880 6.4e-05 1024 400 1248 275200 24.4397 13.5029 417.468 417.041 872.613 872.747
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 400 0.000512 4096 82 1800 21200 5.79437 6.6089 136.276 209.486 358.236 358.311
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 830 6.4e-05 1024 190 696 224000 31.7004 13.3474 192.175 412.7 650.107 650.253
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1170 3.2e-05 4096 180 3216 553600 208.591 126.291 8119.55 3729.98 12184.7 12184.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 680 0.000256 1024 80 1272 65600 4.56733 3.41789 91.7279 104.548 204.361 204.454
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1200 0.000128 4096 120 2040 144800 28.4324 1040.35 838.063 1906.89 1906.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1620 0.001024 2048 380 264 16400 1.3607 8.00976 90.7145 100.13 100.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1160 6.4e-05 2048 90 1608 292800 35.5015 28.3914 1035.91 838.028 1937.93 1938.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1890 0.000256 512 470 384 65600 2.79382 1.68816 15.5116 90.4774 110.599 110.712
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 500 0.000256 2048 120 960 41600 13.3356 6.94886 92.4275 206.817 319.66 319.778
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1880 6.4e-05 1024 400 1248 279552 24.2344 13.653 609.841 418.86 1066.76 1066.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 400 0.000512 4096 82 1800 21280 5.74733 6.57168 196.331 208.778 417.5 417.586
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 830 6.4e-05 1024 190 696 229376 31.806 13.5142 283.232 418.805 747.544 747.684
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1170 3.2e-05 4096 180 3216 553728 208.556 126.211 11763 3753.33 15851.4 15851.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 680 0.000256 1024 80 1272 65856 4.56659 3.41606 132.715 104.923 245.722 245.818
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1200 0.000128 4096 120 2040 145040 28.4426 1508.21 838.775 2375.48 2375.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1620 0.001024 2048 380 264 16576 1.3649 11.2213 91.0331 103.662 103.722
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1160 6.4e-05 2048 90 1608 293440 35.4012 28.3151 1502.39 838.579 2404.8 2404.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1890 0.000256 512 470 384 67200 2.79686 1.70915 22.7635 91.2694 118.664 118.778
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 500 0.000256 2048 120 960 43008 13.418 7.05645 137.685 209.698 367.986 368.101
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1880 6.4e-05 1024 400 1248 279552 24.2182 13.5151 406.18 418.966 863.056 863.217
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 400 0.000512 4096 82 1800 21056 5.74054 6.5625 129.081 208.152 349.612 349.701
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 830 6.4e-05 1024 190 696 222208 32.0046 13.4125 182.5 414.11 642.222 642.382
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1170 3.2e-05 4096 180 3216 551936 208.719 126.107 7728.08 3734.91 11798.1 11798.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 680 0.000256 1024 80 1272 64512 4.52851 3.38298 86.5269 103.856 198.395 198.494
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1200 0.000128 4096 120 2040 144928 28.4692 993.436 838.697 1860.65 1860.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1620 0.001024 2048 380 264 16352 1.35997 7.37104 90.7291 99.5044 99.5635
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1160 6.4e-05 2048 90 1608 292992 35.3751 28.2937 991.602 837.607 1892.99 1893.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1890 0.000256 512 470 384 66304 2.77546 1.69082 14.9715 90.6238 110.193 110.307
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 500 0.000256 2048 120 960 41216 13.3728 6.95274 87.4637 207.577 315.495 315.617
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1880 6.4e-05 1024 400 1248 278400 24.2796 13.5186 595.104 417.838 1050.91 1051.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 400 0.000512 4096 82 1800 21360 5.80288 6.61331 191.075 209.508 413.073 413.156
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 830 6.4e-05 1024 190 696 230400 31.6461 13.5037 277.48 417.785 740.608 740.757
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1170 3.2e-05 4096 180 3216 552960 209.165 126.271 11332.1 3732.85 15400.7 15400.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 680 0.000256 1024 80 1272 65760 4.56886 3.41891 129.154 104.672 241.915 242.008
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1200 0.000128 4096 120 2040 144960 28.4224 1453.17 838.401 2320.04 2320.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1620 0.001024 2048 380 264 16560 1.36608 11.006 90.9262 103.34 103.397
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1160 6.4e-05 2048 90 1608 293280 35.5067 28.3353 1455.37 837.915 2357.23 2357.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1890 0.000256 512 470 384 67200 2.79997 1.70486 22.0806 91.066 117.779 117.888
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 500 0.000256 2048 120 960 43200 13.3688 7.03674 133.882 209.211 363.627 363.741
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1880 6.4e-05 1024 400 1248 276480 24.3835 13.525 382.945 417.913 838.938 839.086
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 400 0.000512 4096 82 1800 20640 5.72531 6.52995 119.778 207.537 339.643 339.725
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 830 6.4e-05 1024 190 696 222720 31.7861 13.566 173.664 412.706 631.908 632.062
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1170 3.2e-05 4096 180 3216 552960 208.617 126.251 7305.7 3733.45 11374.3 11374.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 680 0.000256 1024 80 1272 65280 4.57226 3.41392 82.8132 104.81 195.71 195.804
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1200 0.000128 4096 120 2040 144720 28.4365 935.686 839.651 1803.82 1803.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1620 0.001024 2048 380 264 16320 1.35853 6.85101 90.5963 98.8506 98.9072
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1160 6.4e-05 2048 90 1608 292800 35.3772 28.3039 935.562 838.126 1837.48 1837.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1890 0.000256 512 470 384 65280 2.79213 1.69107 13.9838 90.4961 109.092 109.204
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 500 0.000256 2048 120 960 42240 13.218 6.94333 85.0057 206.91 312.208 312.325
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1880 6.4e-05 1024 400 1248 278528 24.2339 13.4964 569.389 418.193 1025.48 1025.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 400 0.000512 4096 82 1800 21504 5.79789 6.62883 184.451 209.729 406.677 406.763
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 830 6.4e-05 1024 190 696 229376 31.7197 13.654 264.39 418.138 728.091 728.241
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1170 3.2e-05 4096 180 3216 553984 208.404 126.102 10862.1 3734.39 14931.3 14931.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 680 0.000256 1024 80 1272 65536 4.56301 3.40992 122.885 104.771 235.731 235.832
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1200 0.000128 4096 120 2040 145024 28.4467 1390.64 838.797 2257.93 2257.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1620 0.001024 2048 380 264 16640 1.372 10.7483 92.2978 104.463 104.521
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1160 6.4e-05 2048 90 1608 293376 35.3788 28.3399 1391.45 838.865 2294.14 2294.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1890 0.000256 512 470 384 67584 2.78474 1.70627 21.2475 92.2462 118.115 118.229
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 500 0.000256 2048 120 960 43008 13.3772 7.02634 127.46 209.402 357.39 357.513
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1880 6.4e-05 1024 400 1248 278528 24.2655 13.5004 381.579 418.32 837.837 837.986
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 400 0.000512 4096 82 1800 20992 5.73283 6.53834 122.447 207.641 342.433 342.516
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 830 6.4e-05 1024 190 696 229376 31.7319 13.4873 178.337 418.276 642.021 642.173
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1170 3.2e-05 4096 180 3216 552960 209.045 126.282 7384.89 3740.97 11461.5 11461.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 680 0.000256 1024 80 1272 65536 4.5696 3.41203 83.3823 104.928 196.394 196.489
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1200 0.000128 4096 120 2040 144896 28.4362 947.321 838.754 1814.56 1814.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1620 0.001024 2048 380 264 16384 1.3657 7.23142 90.8902 99.5319 99.5887
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1160 6.4e-05 2048 90 1608 291840 35.337 28.2716 938.602 836.388 1838.71 1838.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1890 0.000256 512 470 384 67584 2.78646 1.70803 14.5888 91.0415 110.253 110.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 500 0.000256 2048 120 960 43008 13.3948 7.04595 86.2353 209.725 316.527 316.646
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1880 6.4e-05 1024 400 1250 279552 24.2413 13.5136 460.471 419.397 917.795 917.936
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 400 0.000512 4096 82 1800 21632 5.79606 6.61686 295.121 209.524 517.134 517.218
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 830 6.4e-05 1024 190 675 235520 31.1348 14.3626 212.992 419.339 678.015 678.162
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1170 3.2e-05 4096 180 3200 555008 207.451 125.939 8885.46 3745.73 12964.9 12965.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 680 0.000256 1024 80 1275 66304 4.56576 3.41626 100.627 104.968 213.679 213.774
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1200 0.000128 4096 120 2025 145216 28.4424 1134.13 855.768 2018.39 2018.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 1620 0.001024 2048 380 250 16864 1.37526 14.8849 92.3406 108.643 108.702
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1160 6.4e-05 2048 90 1600 294144 35.4104 28.2947 1126.41 852.643 2042.87 2042.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1890 0.000256 512 470 400 67584 2.78742 1.71008 17.1 90.8251 112.546 112.658
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 25 500 0.000256 2048 120 975 44032 13.308 7.22582 200.092 209.805 430.565 430.672
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1880 6.4e-05 1024 400 1250 279680 24.3686 13.5406 414.807 419.409 872.295 872.428
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 25 400 0.000512 4096 82 1800 21600 5.82246 6.6089 251.061 209.489 473.055 473.137
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 830 6.4e-05 1024 190 675 235520 31.272 13.5222 191.102 419.36 655.445 655.594
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1170 3.2e-05 4096 180 3200 555200 208.613 126.194 7969.74 3730.01 12034.8 12035.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 680 0.000256 1024 80 1275 66400 4.58435 3.42352 90.0748 104.984 203.168 203.266
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1200 0.000128 4096 120 2025 145200 28.4433 1016.56 838.91 1883.96 1884.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 25 1620 0.001024 2048 380 250 16880 1.37542 12.7921 92.4365 106.646 106.705
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1160 6.4e-05 2048 90 1600 293920 35.6116 28.3412 1010.73 838.7 1913.49 1913.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1890 0.000256 512 470 400 67520 2.80269 1.71213 15.3361 92.1046 112.085 112.196
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 25 500 0.000256 2048 120 975 44160 13.3633 7.06154 102.02 209.835 332.41 332.519
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1880 6.4e-05 1024 400 1250 279040 24.3321 13.5311 267.805 419.454 725.288 725.422
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 400 0.000512 4096 82 1800 21440 5.78896 6.61434 250.501 209.268 472.248 472.332
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 830 6.4e-05 1024 190 675 235520 31.2203 13.5165 124.109 419.4 588.434 588.579
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1170 3.2e-05 4096 180 3200 554880 207.808 125.981 5134.03 3728.62 9196.73 9196.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 680 0.000256 1024 80 1275 65920 4.56112 3.40723 58.2506 104.608 170.925 171.022
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1200 0.000128 4096 120 2025 145120 28.4153 653.871 838.59 1520.93 1520.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 1620 0.001024 2048 380 250 16800 1.36995 12.5518 91.7816 105.745 105.804
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1160 6.4e-05 2048 90 1600 293760 35.4606 28.3308 650.384 838.656 1552.94 1553.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1890 0.000256 512 470 400 66560 2.79024 1.69725 9.98717 90.2636 104.868 104.977
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 25 500 0.000256 2048 120 975 43520 13.2826 6.99085 172.783 208.212 401.396 401.506
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1880 6.4e-05 1024 400 1250 278784 24.3256 13.5231 439.774 418.78 896.579 896.721
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 400 0.000512 4096 82 1800 21600 5.79174 6.61952 144.504 209.642 366.633 366.723
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 830 6.4e-05 1024 190 675 235008 31.196 13.5168 202.658 418.727 666.287 666.448
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1170 3.2e-05 4096 180 3200 554880 207.95 126.078 8486.25 3730.11 12550.7 12551
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 680 0.000256 1024 80 1275 66240 4.56768 3.41584 96.1073 104.834 209.028 209.125
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1200 0.000128 4096 120 2025 145200 28.4467 1082.89 838.964 1950.34 1950.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1620 0.001024 2048 380 250 16848 1.37245 7.79299 92.1466 101.356 101.414
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1160 6.4e-05 2048 90 1600 293952 35.4546 28.3075 1074.05 838.87 1976.79 1976.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1890 0.000256 512 470 400 67584 2.78902 1.70742 16.4571 92.0136 113.098 113.212
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 500 0.000256 2048 120 975 43776 13.3071 7.03283 107.439 209.535 337.451 337.572
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1880 6.4e-05 1024 400 1250 278016 24.3079 13.5086 283.543 418.376 739.908 740.043
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 25 400 0.000512 4096 82 1800 21312 5.77126 6.58963 267.201 208.634 488.271 488.356
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 830 6.4e-05 1024 190 675 233472 30.982 13.433 130.874 416.269 591.751 591.899
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1170 3.2e-05 4096 180 3200 554496 207.234 125.897 5479.02 3724.4 9536.83 9537.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 680 0.000256 1024 80 1275 66048 4.56054 3.40992 62.0197 104.785 174.877 174.973
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1200 0.000128 4096 120 2025 145152 28.4374 697.77 838.052 1564.31 1564.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 25 1620 0.001024 2048 380 250 16800 1.37181 13.7542 91.9403 107.111 107.169
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1160 6.4e-05 2048 90 1600 293760 35.3708 28.3729 693.95 837.575 1595.38 1595.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1890 0.000256 512 470 400 66816 2.7857 1.69914 10.6856 91.1881 106.49 106.604
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 25 500 0.000256 2048 120 975 43008 13.2926 7.01645 73.5836 208.485 302.51 302.625
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1880 6.4e-05 1024 400 1250 278656 24.3574 13.5367 468.501 418.348 924.903 925.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 400 0.000512 4096 82 1800 21616 5.8064 6.61075 155.597 209.461 377.546 377.629
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 830 6.4e-05 1024 190 675 234752 31.2951 13.5222 217.567 418.297 680.87 681.017
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1170 3.2e-05 4096 180 3200 554624 208.513 126.16 9097.65 3736.12 13168.7 13168.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 680 0.000256 1024 80 1275 66080 4.5815 3.41821 102.526 104.733 215.358 215.452
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1200 0.000128 4096 120 2025 145152 28.4215 1160.29 837.942 2026.7 2026.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1620 0.001024 2048 380 250 16856 1.37011 8.46237 91.4202 101.296 101.353
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1160 6.4e-05 2048 90 1600 293888 35.5423 28.4959 1152.82 837.724 2054.68 2054.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1890 0.000256 512 470 400 67648 2.79818 1.70803 17.9316 91.3536 113.919 114.031
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 500 0.000256 2048 120 975 43904 13.3329 7.04512 110.222 209.33 340.058 340.169
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1880 6.4e-05 1024 400 1250 277760 24.3868 13.5191 297.163 418.359 753.596 753.735
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 400 0.000512 4096 82 1800 21280 6.03014 6.56794 97.9402 208.527 319.141 319.238
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 830 6.4e-05 1024 190 675 232960 31.3801 13.5088 137.939 418.297 601.317 601.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1170 3.2e-05 4096 180 3200 554624 207.816 126.031 5729.24 3724.96 9788.33 9788.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 680 0.000256 1024 80 1275 65856 4.56483 3.41456 64.9913 104.793 177.862 177.956
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1200 0.000128 4096 120 2025 145040 28.429 729.02 837.448 1594.94 1595
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 14 25 1620 0.001024 2048 380 250 16800 1.37088 16.6736 91.1318 109.221 109.278
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1160 6.4e-05 2048 90 1600 293888 35.4377 28.3852 725.653 837.7 1627.28 1627.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1890 0.000256 512 470 400 67200 2.79875 1.70829 11.4016 91.2095 107.245 107.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 500 0.000256 2048 120 975 43904 13.2889 7.03619 81.13 209.45 311.031 311.151
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1880 6.4e-05 1024 400 1250 279552 24.2648 13.8396 490.905 419.445 948.617 948.746
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 400 0.000512 4096 82 1800 21504 5.78163 6.61568 160.22 209.362 382.051 382.132
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 830 6.4e-05 1024 190 675 233472 31.1988 13.4915 226.241 418.023 689.134 689.286
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1170 3.2e-05 4096 180 3200 554496 207.784 125.957 9414.6 3730.72 13479.3 13479.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 680 0.000256 1024 80 1275 66048 4.55478 3.40406 106.771 104.672 219.506 219.597
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1200 0.000128 4096 120 2025 145152 28.4288 1201.97 838.611 2069.06 2069.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1620 0.001024 2048 380 250 16832 1.37158 8.70224 91.5073 101.625 101.685
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1160 6.4e-05 2048 90 1600 293888 35.4209 28.3048 1197.67 838.673 2100.18 2100.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1890 0.000256 512 470 400 67072 2.79171 1.70262 18.3524 91.4717 114.449 114.557
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 500 0.000256 2048 120 975 43520 13.2984 7.02214 112.677 209.205 342.328 342.447
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1880 6.4e-05 1024 400 1250 278528 24.2325 13.5001 318.999 418.204 775.098 775.232
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 400 0.000512 4096 82 1800 21504 5.7833 6.62618 108.119 209.721 330.321 330.402
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 830 6.4e-05 1024 190 675 233472 31.2147 13.4883 151.037 418.144 614.068 614.223
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1170 3.2e-05 4096 180 3200 553984 208.36 126.096 6264.94 3753.66 10353.3 10353.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 680 0.000256 1024 80 1275 66048 4.55206 3.41146 70.4387 104.767 183.269 183.364
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1200 0.000128 4096 120 2025 145024 28.4197 794.98 838.461 1661.91 1661.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1620 0.001024 2048 380 250 16768 1.36832 6.04189 91.1202 98.5747 98.6317
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1160 6.4e-05 2048 90 1600 293888 35.3849 28.2935 795.188 838.912 1697.88 1697.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1890 0.000256 512 470 400 66560 2.80522 1.70403 12.2769 91.1992 108.113 108.224
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 500 0.000256 2048 120 975 43008 13.3768 7.02262 75.1926 209.458 305.178 305.296
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1880 6.4e-05 1024 400 1250 278784 24.3659 13.5352 520.745 419.273 978.081 978.209
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 400 0.000512 4096 82 1800 21456 5.78266 6.60074 169.099 209.229 390.785 390.872
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 830 6.4e-05 1024 190 675 232704 31.3421 13.5025 236.924 417.672 699.628 699.769
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1170 3.2e-05 4096 180 3200 554688 208.049 126.052 10020.9 3726.75 14082 14082.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 680 0.000256 1024 80 1275 66240 4.57536 3.43008 113.688 104.981 226.776 226.867
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1200 0.000128 4096 120 2025 145152 28.4283 1278.66 838.65 2145.79 2145.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1620 0.001024 2048 380 250 16848 1.37539 9.25046 91.5436 102.21 102.271
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1160 6.4e-05 2048 90 1600 293760 35.5069 28.3648 1269.17 838.217 2171.36 2171.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1890 0.000256 512 470 400 67392 2.78755 1.70294 19.6285 91.1188 115.365 115.476
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 500 0.000256 2048 120 975 43776 13.2849 7.0697 119.574 209.051 349.109 349.225
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1880 6.4e-05 1024 400 1250 276480 24.3643 13.5126 370.962 417.821 826.828 826.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 400 0.000512 4096 82 1800 21312 5.7903 6.61744 121.203 209.609 343.293 343.378
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 830 6.4e-05 1024 190 675 230400 31.0998 13.6397 169.436 414.682 629.041 629.182
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1170 3.2e-05 4096 180 3200 554112 207.796 126.123 7130.29 3750.27 11214.8 11215
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 680 0.000256 1024 80 1275 65664 4.56518 3.40787 81.4985 104.694 194.266 194.363
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1200 0.000128 4096 120 2025 145008 28.4183 907.55 838.347 1774.36 1774.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1620 0.001024 2048 380 250 16704 1.36483 6.80141 90.9887 99.1986 99.255
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1160 6.4e-05 2048 90 1600 293760 35.3897 28.3141 905.304 838.526 1807.64 1807.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1890 0.000256 512 470 400 66816 2.76848 1.68973 14.1233 90.7712 109.482 109.597
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 500 0.000256 2048 120 975 42624 13.2314 6.96758 84.4406 207.7 312.471 312.591
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1880 6.4e-05 1024 400 1250 279040 24.3153 13.5311 505.077 419.168 962.253 962.381
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 400 0.000512 4096 82 1800 21440 5.77325 6.60883 163.782 209.129 385.364 385.449
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 830 6.4e-05 1024 190 675 235520 31.1837 13.5159 234.928 419.107 698.918 699.068
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1170 3.2e-05 4096 180 3200 554880 207.564 125.979 9726.89 3745.29 13806 13806.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 680 0.000256 1024 80 1275 65920 4.55248 3.40541 110.143 104.528 222.731 222.822
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1200 0.000128 4096 120 2025 145120 28.4169 1239.36 837.923 2105.74 2105.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1620 0.001024 2048 380 250 16800 1.3681 8.93766 91.3551 101.704 101.761
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1160 6.4e-05 2048 90 1600 293760 35.4078 28.3085 1234.48 837.981 2136.27 2136.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1890 0.000256 512 470 400 66560 2.78768 1.69533 18.8454 91.0099 114.466 114.575
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 500 0.000256 2048 120 975 43520 13.2117 6.98122 115.827 208.073 344.222 344.339
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1880 6.4e-05 1024 400 1250 279040 24.2737 13.5168 356.668 419.615 814.241 814.377
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 400 0.000512 4096 82 1800 21120 5.7545 6.59235 113.749 208.863 335.029 335.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 830 6.4e-05 1024 190 675 235520 31.1384 13.5025 165.477 419.56 629.861 630.018
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1170 3.2e-05 4096 180 3200 554240 207.681 126.06 6806.27 3750.55 10890.8 10891.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 680 0.000256 1024 80 1275 65280 4.53786 3.39149 77.0235 104.307 189.36 189.456
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1200 0.000128 4096 120 2025 144960 28.4244 869.061 854.833 1752.37 1752.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1620 0.001024 2048 380 250 16640 1.36493 6.39978 90.8643 98.6729 98.7309
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1160 6.4e-05 2048 90 1600 293760 35.3382 28.4201 867.256 856.095 1800.37 1800.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1890 0.000256 512 470 400 65280 2.78566 1.68336 13.1756 90.5329 108.304 108.415
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 500 0.000256 2048 120 975 42240 13.1781 6.93219 79.6174 206.738 306.591 306.711
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1880 6.4e-05 1024 400 1250 278016 24.2957 13.5027 615.511 418.835 1072.3 1072.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 400 0.000512 4096 82 1800 21312 5.75094 6.58842 198.662 208.865 419.936 420.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 830 6.4e-05 1024 190 675 233472 30.9591 13.4424 283.515 416.713 744.813 744.951
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1170 3.2e-05 4096 180 3200 554496 207.051 125.907 11806.5 3733.37 15873.1 15873.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 680 0.000256 1024 80 1275 66048 4.55354 3.41133 134.308 104.896 247.266 247.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1200 0.000128 4096 120 2025 145152 28.4312 1505.65 838.869 2373 2373.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1620 0.001024 2048 380 250 16800 1.3712 10.8174 91.1947 103.423 103.483
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1160 6.4e-05 2048 90 1600 293760 35.3198 28.4892 1496.48 838.37 2398.77 2398.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1890 0.000256 512 470 400 66816 2.78262 1.69984 23.238 90.9248 118.773 118.884
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 500 0.000256 2048 120 975 43008 13.2702 7.04083 139.214 208.628 368.28 368.398
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1880 6.4e-05 1024 400 1250 276480 24.2398 13.5066 409.242 416.863 864.019 864.159
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 400 0.000512 4096 82 1800 21120 5.78355 6.61786 132.327 209.358 354.16 354.243
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 830 6.4e-05 1024 190 675 227328 31.2418 13.5136 185.454 412.686 643.078 643.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1170 3.2e-05 4096 180 3200 552960 207.928 125.983 7931.38 3729.23 11994.8 11995.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 680 0.000256 1024 80 1275 65280 4.55197 3.40816 89.4227 104.499 201.98 202.076
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1200 0.000128 4096 120 2025 144960 28.4288 1012.44 838.265 1879.18 1879.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1620 0.001024 2048 380 250 16704 1.3655 7.28906 92.1666 100.865 100.921
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1160 6.4e-05 2048 90 1600 293376 35.3923 28.2731 1007.03 837.512 1908.31 1908.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1890 0.000256 512 470 400 66048 2.77213 1.68483 15.5868 90.4317 110.605 110.715
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 500 0.000256 2048 120 975 41472 13.3079 6.92554 90.3569 206.801 317.518 317.633
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1880 6.4e-05 1024 400 1250 278400 24.3962 14.0225 614.219 419.055 1071.86 1071.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 400 0.000512 4096 82 1800 21400 5.7833 6.58922 199.925 208.947 421.315 421.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 830 6.4e-05 1024 190 675 233600 31.1398 13.4818 282.693 416.846 744.342 744.481
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1170 3.2e-05 4096 180 3200 554400 208.896 126.345 11876.3 3752.27 15964 15964.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 680 0.000256 1024 80 1275 66000 4.58822 3.42557 134.255 104.954 247.323 247.415
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1200 0.000128 4096 120 2025 145100 28.42 1515.54 838.582 2382.6 2382.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1620 0.001024 2048 380 250 16800 1.36806 10.8494 91.1958 103.456 103.512
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1160 6.4e-05 2048 90 1600 294000 35.6157 28.3648 1501.8 838.86 2404.74 2404.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1890 0.000256 512 470 400 67200 2.79389 1.70211 23.5072 91.0189 119.148 119.257
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 500 0.000256 2048 120 975 43200 13.3399 7.07683 140.026 208.697 369.269 369.381
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1880 6.4e-05 1024 400 1250 275200 24.4344 13.5104 409.248 417.048 864.405 864.538
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 400 0.000512 4096 82 1800 21200 5.79328 6.6127 134.754 209.484 356.714 356.793
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 830 6.4e-05 1024 190 675 230400 30.9769 13.8668 188.077 412.697 645.798 645.942
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1170 3.2e-05 4096 180 3200 553600 208.557 126.252 7948.96 3729.85 12013.9 12014.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 680 0.000256 1024 80 1275 65600 4.56486 3.41286 89.519 104.557 202.152 202.248
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1200 0.000128 4096 120 2025 145000 28.4202 1014.93 838.537 1881.94 1881.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1620 0.001024 2048 380 250 16600 1.36342 7.58909 91.9822 100.977 101.034
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1160 6.4e-05 2048 90 1600 293600 35.5103 28.3561 1003.31 838.03 1905.31 1905.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1890 0.000256 512 470 400 65600 2.78973 1.6896 15.5606 91.5276 111.695 111.806
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 500 0.000256 2048 120 975 41600 13.3285 6.9487 91.1707 206.82 318.398 318.516
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1880 6.4e-05 1024 400 1250 277760 24.361 13.523 599.103 418.863 1056.02 1056.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 400 0.000512 4096 82 1800 21280 5.74762 6.56746 192.273 208.785 413.444 413.529
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 830 6.4e-05 1024 190 675 232960 31.3638 13.5127 275.255 418.804 739.121 739.266
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1170 3.2e-05 4096 180 3200 554624 207.764 126.058 11439.3 3748.56 15522 15522.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 680 0.000256 1024 80 1275 65856 4.56432 3.41402 130.085 104.919 243.081 243.177
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1200 0.000128 4096 120 2025 145040 28.4201 1459.77 838.357 2326.6 2326.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1620 0.001024 2048 380 250 16800 1.37229 10.8216 91.1619 103.398 103.457
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1160 6.4e-05 2048 90 1600 293888 35.4033 28.3215 1456.16 838.593 2358.59 2358.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1890 0.000256 512 470 400 67200 2.79718 1.70714 22.6999 91.2666 118.6 118.714
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 500 0.000256 2048 120 975 43904 13.3017 7.07814 138.366 209.703 368.584 368.702
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1880 6.4e-05 1024 400 1250 275968 24.4691 13.5289 390.955 418.675 847.789 847.917
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 400 0.000512 4096 82 1800 21056 5.7344 6.55616 125.81 208.015 346.189 346.266
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 830 6.4e-05 1024 190 675 229376 31.1293 13.353 178.254 413.827 636.743 636.881
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1170 3.2e-05 4096 180 3200 553728 207.117 125.731 7474.47 3722.86 11530.4 11530.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 680 0.000256 1024 80 1275 64512 4.52845 3.38138 83.8818 103.782 195.675 195.766
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1200 0.000128 4096 120 2025 144928 28.4169 953.494 837.692 1819.65 1819.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1620 0.001024 2048 380 250 16576 1.36477 6.84026 90.9436 99.1924 99.2525
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1160 6.4e-05 2048 90 1600 292992 35.3509 28.3601 949.584 840.179 1853.58 1853.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1890 0.000256 512 470 400 66304 2.77827 1.69174 14.7692 90.5841 109.953 110.063
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 500 0.000256 2048 120 975 43008 13.1821 6.95053 89.4139 207.43 317.102 317.217
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1880 6.4e-05 1024 400 1250 278400 24.2797 13.5249 581.894 417.756 1037.62 1037.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 400 0.000512 4096 82 1800 21360 5.79066 6.61504 186.677 209.461 408.616 408.701
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 830 6.4e-05 1024 190 675 234240 31.1767 13.5148 268.201 417.693 730.774 730.921
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1170 3.2e-05 4096 180 3200 553920 208.425 126.087 11050.7 3726.85 15112.3 15112.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 680 0.000256 1024 80 1275 65760 4.57523 3.41683 126.08 104.654 238.829 238.924
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1200 0.000128 4096 120 2025 145080 28.4406 1410.86 838.414 2277.76 2277.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1620 0.001024 2048 380 250 16800 1.3711 10.2953 91.2493 102.959 103.018
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1160 6.4e-05 2048 90 1600 293280 35.5092 28.3365 1405.97 837.935 2307.86 2307.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1890 0.000256 512 470 400 67200 2.80154 1.70675 21.9684 91.0605 117.666 117.778
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 500 0.000256 2048 120 975 43200 13.3519 7.11322 131.658 209.163 361.416 361.535
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1880 6.4e-05 1024 400 1250 276480 24.3841 13.5143 381.428 417.619 837.117 837.261
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 400 0.000512 4096 82 1800 20640 5.71142 6.53408 120.955 207.383 340.656 340.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 830 6.4e-05 1024 190 675 230400 30.9013 13.342 175.361 412.417 632.204 632.356
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1170 3.2e-05 4096 180 3200 552960 208.657 126.296 7348.72 3750.39 11434.3 11434.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 680 0.000256 1024 80 1275 65280 4.57386 3.40998 83.3905 104.737 196.212 196.307
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1200 0.000128 4096 120 2025 144960 28.4061 941.577 837.909 1807.94 1808
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1620 0.001024 2048 380 250 16560 1.3632 7.06979 91.9451 100.418 100.477
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1160 6.4e-05 2048 90 1600 292800 35.4079 28.3136 935.078 851.145 1850.06 1850.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1890 0.000256 512 470 400 65280 2.7896 1.6855 14.4057 91.5158 110.521 110.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 500 0.000256 2048 120 975 42240 13.2185 6.93942 86.1093 206.759 313.153 313.268
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1880 6.4e-05 1024 400 1250 278528 24.2502 13.4984 555.283 417.851 1011.04 1011.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 400 0.000512 4096 82 1800 21504 5.79299 6.62502 180.338 209.548 402.375 402.456
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 830 6.4e-05 1024 190 675 233472 31.1916 13.6617 254.969 417.794 717.801 717.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1170 3.2e-05 4096 180 3200 553984 208.368 126.093 10591.5 3731.45 14657.7 14657.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 680 0.000256 1024 80 1275 66048 4.55232 3.41197 120.538 104.686 233.291 233.386
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1200 0.000128 4096 120 2025 145024 28.4269 1354.06 837.854 2220.39 2220.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1620 0.001024 2048 380 250 16768 1.36806 9.91882 91.0792 102.409 102.468
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1160 6.4e-05 2048 90 1600 293888 35.3896 28.3095 1343.21 838.298 2245.31 2245.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1890 0.000256 512 470 400 66560 2.80182 1.70394 20.8381 91.1527 116.626 116.737
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 500 0.000256 2048 120 975 43008 13.3691 7.04365 125.281 209.228 355.052 355.168
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1880 6.4e-05 1024 400 1250 278528 24.2428 13.4984 389.256 417.97 845.132 845.268
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 400 0.000512 4096 82 1800 20992 5.73082 6.53312 125.65 207.459 345.446 345.527
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 830 6.4e-05 1024 190 675 229376 31.745 13.4924 176.845 417.913 640.181 640.326
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1170 3.2e-05 4096 180 3200 552960 209.108 126.272 7563.18 3737.65 11636.5 11636.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 680 0.000256 1024 80 1275 65536 4.57568 3.41107 84.9638 104.837 197.886 197.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1200 0.000128 4096 120 2025 144896 28.4198 968.464 837.63 1834.56 1834.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1620 0.001024 2048 380 250 16640 1.36842 7.00326 92.8113 101.228 101.282
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1160 6.4e-05 2048 90 1600 292864 35.3022 28.3648 955.862 835.688 1855.32 1855.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1890 0.000256 512 470 400 65536 2.83037 1.70771 14.7245 90.9927 110.38 110.486
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 500 0.000256 2048 120 975 43008 13.4057 7.03898 89.2731 209.539 319.387 319.499
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1880 6.4e-05 1024 400 1248 280064 24.2214 14.3708 402.754 419.4 860.915 861.055
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 32 400 0.000512 4096 82 1792 21440 5.79427 6.62112 244.448 209.529 466.466 466.553
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 830 6.4e-05 1024 190 704 234496 31.2344 13.4963 193.236 419.348 657.51 657.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1170 3.2e-05 4096 180 3200 554240 208.276 126.077 7777.79 3753.69 11866.1 11866.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 680 0.000256 1024 80 1280 66048 4.57523 3.41606 88.3585 104.973 201.423 201.518
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1200 0.000128 4096 120 2048 145088 28.4216 1001.71 838.947 1869.13 1869.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 32 1620 0.001024 2048 380 256 16832 1.37421 12.6107 92.6354 106.663 106.723
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1160 6.4e-05 2048 90 1600 293760 35.394 28.4065 991.812 838.991 1894.71 1894.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1890 0.000256 512 470 384 67840 2.78534 1.70739 14.5932 92.0654 111.277 111.389
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 32 500 0.000256 2048 120 960 42496 13.4772 7.04669 160.525 209.809 390.993 391.103
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1880 6.4e-05 1024 400 1248 279552 24.2823 13.5724 259.853 419.088 716.963 717.098
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 400 0.000512 4096 82 1792 21376 5.79952 6.61709 243.35 209.18 465.023 465.106
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 830 6.4e-05 1024 190 704 233472 31.2185 13.4976 124.728 417.664 587.3 587.452
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1170 3.2e-05 4096 180 3200 553984 208.614 126.104 5715.42 3730.07 9780.49 9780.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 680 0.000256 1024 80 1280 65792 4.55971 3.41005 56.4248 104.588 169.084 169.177
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1200 0.000128 4096 120 2048 145024 28.4178 642.819 838.081 1509.36 1509.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 1620 0.001024 2048 380 256 16768 1.37421 12.5399 91.7834 105.741 105.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1160 6.4e-05 2048 90 1600 293632 35.3956 28.3402 637.678 837.84 1539.36 1539.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1890 0.000256 512 470 384 67584 2.78323 1.70189 9.56893 91.4104 105.591 105.701
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 500 0.000256 2048 120 960 41984 13.497 7.01574 157.686 209.031 387.361 387.479
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1880 6.4e-05 1024 400 1248 280320 24.3226 13.5492 413.739 419.373 871.15 871.285
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 32 400 0.000512 4096 82 1792 21440 5.82656 6.6073 251.841 209.467 473.817 473.905
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 830 6.4e-05 1024 190 704 234240 31.4014 13.6157 196.277 419.33 660.813 660.971
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1170 3.2e-05 4096 180 3200 554240 209.366 126.411 7958.04 3750.35 12044.6 12044.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 680 0.000256 1024 80 1280 66080 4.58803 3.42426 90.1405 104.974 203.228 203.322
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1200 0.000128 4096 120 2048 145080 28.4297 1024.5 838.845 1891.82 1891.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 32 1620 0.001024 2048 380 256 16800 1.37354 13.158 92.3156 106.888 106.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1160 6.4e-05 2048 90 1600 293600 35.5589 28.3873 1012.25 838.571 1914.88 1914.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1890 0.000256 512 470 384 67840 2.80186 1.708 15.102 92.0298 111.772 111.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 32 500 0.000256 2048 120 960 42560 13.5041 7.06464 97.8929 209.807 328.394 328.505
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1880 6.4e-05 1024 400 1248 280320 24.2322 13.5301 265.985 419.114 723.026 723.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 32 400 0.000512 4096 82 1792 21280 5.79184 6.60294 251.476 209.103 473.045 473.129
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 830 6.4e-05 1024 190 704 232960 31.4879 13.5107 126.338 419.058 590.582 590.725
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1170 3.2e-05 4096 180 3200 553600 208.956 126.231 5108.34 3732.57 9176.39 9176.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 680 0.000256 1024 80 1280 65600 4.56227 3.40787 58.2696 104.521 170.867 170.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1200 0.000128 4096 120 2048 145040 28.434 657.191 838.177 1523.85 1523.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 32 1620 0.001024 2048 380 256 16720 1.3679 13.0847 91.4982 105.992 106.048
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1160 6.4e-05 2048 90 1600 293440 35.4386 28.3283 651.57 839.475 1554.92 1555.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1890 0.000256 512 470 384 67200 2.77411 1.6977 9.82118 91.1544 105.579 105.691
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 32 500 0.000256 2048 120 960 41600 13.401 6.97731 66.5927 208.04 295.142 295.252
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1880 6.4e-05 1024 400 1248 279552 24.2452 13.525 448.26 418.781 904.984 905.118
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 400 0.000512 4096 82 1792 21408 5.79238 6.60685 144.647 209.637 366.754 366.836
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 830 6.4e-05 1024 190 704 233472 31.3176 13.5499 212.837 418.73 676.62 676.767
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1170 3.2e-05 4096 180 3200 554112 208.603 126.21 8600.9 3753.51 12689.5 12689.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 680 0.000256 1024 80 1280 65856 4.56854 3.4137 97.0365 104.843 209.96 210.051
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1200 0.000128 4096 120 2048 145056 28.4067 1108.55 838.886 1975.89 1975.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1620 0.001024 2048 380 256 16800 1.37011 8.24314 91.7788 101.435 101.491
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1160 6.4e-05 2048 90 1600 293568 35.4255 28.4546 1098.74 838.947 2001.67 2001.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1890 0.000256 512 470 384 67584 2.78694 1.70822 16.3984 91.7741 112.796 112.903
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 500 0.000256 2048 120 960 42240 13.4464 7.02726 105.023 209.53 335.154 335.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1880 6.4e-05 1024 400 1248 279552 24.2053 13.6809 288.002 418.821 744.872 745.001
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 400 0.000512 4096 82 1792 21120 5.75197 6.59251 92.0217 208.856 313.291 313.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 830 6.4e-05 1024 190 704 230400 31.3424 13.4377 135.451 416.707 597.125 597.279
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1170 3.2e-05 4096 180 3200 553728 207.871 126.095 5477.43 3732.64 9544.31 9544.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 680 0.000256 1024 80 1280 65664 4.56307 3.40787 63.0796 104.894 176.044 176.136
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1200 0.000128 4096 120 2048 144960 28.4016 704.012 838.598 1571.06 1571.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 32 1620 0.001024 2048 380 256 16704 1.36192 15.0535 92.4831 108.941 109
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1160 6.4e-05 2048 90 1600 293376 35.3255 28.284 700.802 838.453 1602.97 1603.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1890 0.000256 512 470 384 66816 2.78762 1.69651 10.65 91.9737 107.233 107.345
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 32 500 0.000256 2048 120 960 41472 13.416 7.04998 72.282 208.624 301.499 301.611
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1880 6.4e-05 1024 400 1248 279552 24.3057 15.1817 441.668 418.782 900.102 900.232
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 400 0.000512 4096 82 1792 21392 5.80813 6.61142 142.666 209.679 364.835 364.918
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 830 6.4e-05 1024 190 704 232960 31.4646 13.5542 209.851 418.734 673.79 673.931
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1170 3.2e-05 4096 180 3200 553728 209.324 126.368 8418.73 3733.57 12488.3 12488.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 680 0.000256 1024 80 1280 65856 4.58365 3.42176 96.3424 104.843 209.29 209.382
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1200 0.000128 4096 120 2048 145040 28.416 1085.03 838.903 1952.4 1952.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1620 0.001024 2048 380 256 16800 1.37318 8.05261 91.9044 101.373 101.431
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1160 6.4e-05 2048 90 1600 293440 35.5331 28.3537 1075.65 838.561 1978.2 1978.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1890 0.000256 512 470 384 67648 2.80406 1.71213 16.1617 91.384 112.187 112.297
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 500 0.000256 2048 120 960 42112 13.5096 7.05494 97.2684 209.551 327.507 327.625
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1880 6.4e-05 1024 400 1248 279552 24.2433 13.525 281.381 418.808 738.119 738.252
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 400 0.000512 4096 82 1792 21056 5.76074 6.57562 91.3097 208.754 312.47 312.554
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 830 6.4e-05 1024 190 704 232960 31.3917 13.5264 135.353 418.761 599.215 599.358
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1170 3.2e-05 4096 180 3200 553728 208.711 126.251 5402.87 3753.03 9491.13 9491.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 680 0.000256 1024 80 1280 65856 4.56499 3.41597 61.7454 104.907 174.737 174.834
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1200 0.000128 4096 120 2048 144928 28.401 693.967 838.437 1560.85 1560.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1620 0.001024 2048 380 256 16688 1.36438 5.33174 91.3422 98.0849 98.1422
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1160 6.4e-05 2048 90 1600 293440 35.4092 28.3631 689.32 838.599 1591.8 1591.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1890 0.000256 512 470 384 67200 2.79802 1.70602 10.5257 91.43 106.591 106.703
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 500 0.000256 2048 120 960 42112 13.4732 7.1473 70.8371 209.674 301.26 301.383
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1880 6.4e-05 1024 400 1248 279552 24.3062 13.5477 230.539 418.939 687.499 687.628
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 14 32 400 0.000512 4096 82 1792 20832 5.78765 6.55565 250.713 208.474 471.604 471.686
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 830 6.4e-05 1024 190 704 231168 31.714 13.8301 110.656 418.886 575.267 575.411
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1170 3.2e-05 4096 180 3200 552384 209.211 126.26 4436.4 3732.26 8504.42 8504.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 680 0.000256 1024 80 1280 65856 4.59082 3.42426 51.0549 105.191 164.362 164.457
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1200 0.000128 4096 120 2048 144816 28.4078 572.035 838.163 1438.65 1438.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 14 32 1620 0.001024 2048 380 256 16632 1.36806 13.587 92.2137 107.211 107.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1160 6.4e-05 2048 90 1600 292992 35.5574 28.4162 565.567 837.592 1467.24 1467.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1890 0.000256 512 470 384 67200 2.81568 1.70806 8.73427 92.2477 105.631 105.741
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 14 32 500 0.000256 2048 120 960 41664 13.5917 7.13933 61.449 209.849 292.155 292.266
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1880 6.4e-05 1024 400 1248 279552 24.2777 13.5075 441.945 419.091 898.987 899.113
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 400 0.000512 4096 82 1792 21376 5.77363 6.61782 145.334 209.186 366.984 367.067
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 830 6.4e-05 1024 190 704 233472 31.1962 13.4839 213.548 417.675 676.083 676.225
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1170 3.2e-05 4096 180 3200 553984 208.5 126.07 8607.72 3749.63 12692.2 12692.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 680 0.000256 1024 80 1280 65792 4.55885 3.40582 96.7207 104.594 209.379 209.472
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1200 0.000128 4096 120 2048 145024 28.4148 1107.61 838.03 1974.11 1974.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1620 0.001024 2048 380 256 16768 1.36806 8.09779 91.6415 101.15 101.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1160 6.4e-05 2048 90 1600 293632 35.3958 28.2893 1099.69 838.057 2001.54 2001.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1890 0.000256 512 470 384 67584 2.78102 1.70115 16.3677 91.44 112.418 112.529
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 500 0.000256 2048 120 960 41984 13.4388 7.00915 98.7058 209.034 328.315 328.432
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1880 6.4e-05 1024 400 1248 278528 24.2428 13.5057 292.331 418.146 748.394 748.533
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 400 0.000512 4096 82 1792 21248 5.79546 6.6273 98.9978 209.7 321.193 321.279
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 830 6.4e-05 1024 190 704 233472 31.2069 13.4895 144.182 418.094 607.165 607.316
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1170 3.2e-05 4096 180 3200 553984 208.425 126.081 5828.79 3753.23 9916.81 9917.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 680 0.000256 1024 80 1280 65536 4.56134 3.40787 64.6731 104.76 177.505 177.605
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1200 0.000128 4096 120 2048 144896 28.4061 747.608 838.414 1614.47 1614.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1620 0.001024 2048 380 256 16640 1.36589 5.75885 92.0699 99.2374 99.2974
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1160 6.4e-05 2048 90 1600 293376 35.3941 28.377 738.168 838.839 1640.89 1640.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1890 0.000256 512 470 384 67584 2.78685 1.70394 11.2721 92.2423 108.137 108.251
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 500 0.000256 2048 120 960 41984 13.4499 7.02387 67.3392 209.377 297.318 297.436
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1880 6.4e-05 1024 400 1248 276480 24.2167 13.4615 241.977 416.863 696.682 696.814
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 400 0.000512 4096 82 1792 21120 5.78051 6.61504 81.7828 209.351 303.6 303.686
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 830 6.4e-05 1024 190 704 227328 31.2348 13.3187 117.065 412.687 574.492 574.638
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1170 3.2e-05 4096 180 3200 552960 207.946 125.993 4788.31 3729.13 8851.66 8851.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 680 0.000256 1024 80 1280 65280 4.55728 3.40541 53.7924 104.498 166.354 166.451
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1200 0.000128 4096 120 2048 144768 28.4134 612.745 837.997 1479.2 1479.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 16 32 1620 0.001024 2048 380 256 16512 1.36192 12.6018 90.8699 104.878 104.935
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1160 6.4e-05 2048 90 1600 292608 35.4183 28.3874 608.089 837.668 1509.67 1509.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1890 0.000256 512 470 384 66048 2.77245 1.68333 9.22394 90.6387 104.445 104.558
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 500 0.000256 2048 120 960 39936 13.4157 6.94032 60.4248 206.909 287.821 287.943
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1880 6.4e-05 1024 400 1248 279936 24.2889 13.5366 640.472 419.317 1097.77 1097.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 400 0.000512 4096 82 1792 21312 5.78416 6.6048 204.898 209.252 426.612 426.694
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 830 6.4e-05 1024 190 704 232704 31.3351 13.5025 302.616 417.842 765.478 765.622
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1170 3.2e-05 4096 180 3200 553536 208.874 126.298 12103.5 3733.35 16172.3 16172.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 680 0.000256 1024 80 1280 65952 4.58291 3.42163 139.05 104.999 252.151 252.245
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1200 0.000128 4096 120 2048 145008 28.4324 1559.15 838.619 2426.25 2426.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1620 0.001024 2048 380 256 16776 1.3696 11.5182 91.2346 104.165 104.221
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1160 6.4e-05 2048 90 1600 293472 35.4887 28.3402 1549.22 838.3 2451.46 2451.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1890 0.000256 512 470 384 67392 2.78848 1.70598 23.2928 91.0426 118.954 119.062
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 500 0.000256 2048 120 960 42048 13.4428 7.12458 139.487 209.071 369.251 369.367
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1880 6.4e-05 1024 400 1248 278784 24.1958 13.5045 401.396 417.478 856.737 856.858
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 400 0.000512 4096 82 1792 21312 5.7897 6.6065 129.963 209.431 351.863 351.947
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 830 6.4e-05 1024 190 704 230400 31.0919 13.3719 189.101 414.344 648.092 648.235
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1170 3.2e-05 4096 180 3200 552960 209.02 126.359 7788.41 3733.79 11857.9 11858.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 680 0.000256 1024 80 1280 65664 4.56442 3.4119 88.8175 104.607 201.502 201.598
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1200 0.000128 4096 120 2048 144864 28.4017 1004.75 837.449 1870.65 1870.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1620 0.001024 2048 380 256 16704 1.37005 7.31878 91.1144 99.8437 99.8994
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1160 6.4e-05 2048 90 1600 293184 35.3822 28.4404 985.742 837.724 1887.39 1887.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1890 0.000256 512 470 384 66816 2.76838 1.69165 15.256 90.7245 110.568 110.678
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 500 0.000256 2048 120 960 41472 13.3728 6.96464 88.0164 207.526 316.011 316.125
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1880 6.4e-05 1024 400 1248 276480 24.4309 13.5241 328.801 417.577 784.495 784.624
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 400 0.000512 4096 82 1792 20736 5.72826 6.52698 103.895 207.503 323.728 323.811
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 830 6.4e-05 1024 190 704 228096 31.9028 13.5209 155.231 417.515 618.353 618.504
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1170 3.2e-05 4096 180 3200 552960 208.855 126.262 6366.72 3728.24 10430.3 10430.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 680 0.000256 1024 80 1280 65664 4.57773 3.41251 74.0298 104.702 186.823 186.917
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1200 0.000128 4096 120 2048 144720 28.418 822.899 837.07 1688.43 1688.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1620 0.001024 2048 380 256 16632 1.36749 6.39408 91.1626 98.969 99.0262
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1160 6.4e-05 2048 90 1600 292896 35.4982 28.4058 814.42 837.125 1715.55 1715.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1890 0.000256 512 470 384 67392 2.80253 1.70816 12.7654 91.0805 108.484 108.591
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 500 0.000256 2048 120 960 41472 13.5526 7.03376 73.0659 209.271 303.051 303.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1880 6.4e-05 1024 400 1248 280320 24.2191 13.542 594.643 419.649 1052.22 1052.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 400 0.000512 4096 82 1792 21280 5.76307 6.60685 189.71 209.294 411.447 411.531
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 830 6.4e-05 1024 190 704 232960 31.4683 13.5127 281.18 419.442 745.79 745.927
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1170 3.2e-05 4096 180 3200 553600 208.668 126.217 11408.8 3735.9 15479.9 15480.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 680 0.000256 1024 80 1280 65600 4.55456 3.4073 129.247 104.622 241.929 242.024
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1200 0.000128 4096 120 2048 145040 28.435 1468.26 838.86 2335.6 2335.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1620 0.001024 2048 380 256 16720 1.3664 10.6495 91.1032 103.165 103.222
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1160 6.4e-05 2048 90 1600 293440 35.4188 28.3947 1449.63 838.688 2352.24 2352.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1890 0.000256 512 470 384 67200 2.77101 1.69853 22.0223 90.9006 117.518 117.627
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 500 0.000256 2048 120 960 41600 13.4103 7.00794 128.601 208.244 357.393 357.514
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1880 6.4e-05 1024 400 1248 279040 24.2797 13.519 397.804 419.613 855.382 855.525
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 400 0.000512 4096 82 1792 21120 5.75562 6.58986 128.096 208.864 349.377 349.461
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 830 6.4e-05 1024 190 704 230400 31.7215 13.5068 186.817 419.561 651.793 651.944
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1170 3.2e-05 4096 180 3200 552960 208.784 126.242 7646.23 3740.22 11721.8 11722
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 680 0.000256 1024 80 1280 65280 4.53206 3.39558 85.8721 104.297 198.199 198.293
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1200 0.000128 4096 120 2048 144960 28.4297 985.038 838.856 1852.37 1852.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1620 0.001024 2048 380 256 16640 1.36474 7.46461 91.1071 99.9789 100.037
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1160 6.4e-05 2048 90 1600 293120 35.3442 28.325 965.69 838.888 1868.35 1868.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1890 0.000256 512 470 384 66560 2.74973 1.68378 14.6786 90.5319 109.772 109.879
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 500 0.000256 2048 120 960 40960 13.3124 6.93658 85.4827 206.733 312.593 312.713
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1880 6.4e-05 1024 400 1248 276480 24.3695 13.5128 330.389 417.91 786.349 786.484
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 400 0.000512 4096 82 1792 20640 5.72323 6.52902 105.125 207.542 324.989 325.068
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 830 6.4e-05 1024 190 704 222720 31.7893 13.562 152.443 412.708 610.683 610.828
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1170 3.2e-05 4096 180 3200 552960 208.646 126.255 6459.1 3733.31 10527.6 10527.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 680 0.000256 1024 80 1280 65280 4.57421 3.41395 72.7817 104.813 185.682 185.776
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1200 0.000128 4096 120 2048 144720 28.3959 832.078 837.816 1698.34 1698.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1620 0.001024 2048 380 256 16560 1.36528 6.34496 91.0212 98.7733 98.832
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1160 6.4e-05 2048 90 1600 292800 35.3966 28.3279 813.81 838.058 1715.7 1715.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1890 0.000256 512 470 384 65280 2.7945 1.68771 12.0845 90.4983 107.195 107.306
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 500 0.000256 2048 120 960 40320 13.3945 6.9591 70.8774 206.903 298.261 298.376
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1880 6.4e-05 1024 400 1248 279552 24.1738 13.5124 566.119 418.743 1022.71 1022.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 400 0.000512 4096 82 1792 21120 5.74874 6.58826 179.256 208.817 400.482 400.564
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 830 6.4e-05 1024 190 704 230400 31.3471 15.0123 265.235 416.616 728.394 728.534
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1170 3.2e-05 4096 180 3200 553728 207.763 126.042 10737.2 3731.66 14803 14803.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 680 0.000256 1024 80 1280 65664 4.56237 3.52656 123.154 104.873 236.213 236.305
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1200 0.000128 4096 120 2048 144960 28.4058 1382.49 838.301 2249.24 2249.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1620 0.001024 2048 380 256 16704 1.36602 10.205 91.094 102.709 102.766
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1160 6.4e-05 2048 90 1600 293376 35.3285 28.3157 1373.68 838.171 2275.59 2275.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1890 0.000256 512 470 384 66816 2.78621 1.69994 20.6349 90.9102 116.158 116.269
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 500 0.000256 2048 120 960 41472 13.4115 6.98778 122.448 208.58 351.557 351.676
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1880 6.4e-05 1024 400 1248 276480 24.2357 13.4614 362.384 416.501 816.747 816.878
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 400 0.000512 4096 82 1792 21120 5.76877 6.61638 116.54 209.173 338.174 338.256
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 830 6.4e-05 1024 190 704 227328 31.2164 13.3215 170.426 412.33 627.485 627.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1170 3.2e-05 4096 180 3200 552960 207.919 125.981 7010.58 3745.47 11090.2 11090.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 680 0.000256 1024 80 1280 65280 4.55709 3.40566 80.141 104.406 192.613 192.713
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1200 0.000128 4096 120 2048 144768 28.416 898.585 837.268 1764.32 1764.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1620 0.001024 2048 380 256 16512 1.35994 6.88806 90.7244 99.0161 99.0744
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1160 6.4e-05 2048 90 1600 292608 35.4095 28.3008 892.031 836.927 1792.78 1792.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1890 0.000256 512 470 384 66048 2.77539 1.68954 13.537 90.3941 108.526 108.641
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 500 0.000256 2048 120 960 39936 13.4132 7.02934 77.1224 206.621 304.32 304.444
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1880 6.4e-05 1024 400 1248 276480 24.0058 13.3877 316.423 414.588 768.571 768.703
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 400 0.000512 4096 82 1792 20736 5.75261 6.59046 101.792 208.665 322.873 322.963
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 830 6.4e-05 1024 190 704 221184 31.4455 13.2974 144.163 408.353 597.44 597.587
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1170 3.2e-05 4096 180 3200 552960 208.722 126.214 6045.73 3735.3 10116.2 10116.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 680 0.000256 1024 80 1280 64512 4.54474 3.38944 68.5001 104.03 180.566 180.664
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1200 0.000128 4096 120 2048 144576 28.4119 777.313 836.674 1642.45 1642.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1620 0.001024 2048 380 256 16416 1.36192 5.78141 90.6887 97.8747 97.9333
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1160 6.4e-05 2048 90 1600 292608 35.3813 28.354 772.388 838.103 1674.33 1674.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1890 0.000256 512 470 384 64512 2.76781 1.67766 11.5813 90.0608 106.217 106.328
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 500 0.000256 2048 120 960 39168 13.3177 6.89971 65.1029 204.827 290.278 290.394
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1880 6.4e-05 1024 400 1248 280000 24.2998 13.5442 557.546 419.019 1014.58 1014.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 400 0.000512 4096 82 1792 21200 5.78598 6.58013 177.699 208.933 399.07 399.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 830 6.4e-05 1024 190 704 230400 31.5128 13.4836 260.793 416.817 722.795 722.945
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1170 3.2e-05 4096 180 3200 553600 209.561 126.552 10592.3 3736.99 14665.7 14665.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 680 0.000256 1024 80 1280 66000 4.58976 3.41955 121.356 104.95 234.413 234.508
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1200 0.000128 4096 120 2048 145000 28.3935 1362.65 838.581 2229.67 2229.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1620 0.001024 2048 380 256 16700 1.3648 9.96016 92.1512 103.518 103.576
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1160 6.4e-05 2048 90 1600 293600 35.5797 28.3698 1350.19 838.783 2253.02 2253.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1890 0.000256 512 470 384 67200 2.79286 1.70314 20.4357 92.0673 117.127 117.236
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 500 0.000256 2048 120 960 41600 13.4944 7.17037 120.326 208.683 349.805 349.922
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1880 6.4e-05 1024 400 1248 278400 24.2239 13.5045 382.429 416.693 837.021 837.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 400 0.000512 4096 82 1792 21200 5.79846 6.6089 124.128 209.306 345.916 346.001
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 830 6.4e-05 1024 190 704 224000 31.6944 13.3513 176.337 412.346 633.917 634.059
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1170 3.2e-05 4096 180 3200 552000 210.086 126.529 7446.08 3754.72 11537.7 11537.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 680 0.000256 1024 80 1280 65600 4.56909 3.41398 84.6524 104.468 197.204 197.296
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1200 0.000128 4096 120 2048 144800 28.418 964.013 837.468 1829.95 1830
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1620 0.001024 2048 380 256 16600 1.3656 6.97328 91.158 99.5396 99.5961
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1160 6.4e-05 2048 90 1600 292800 35.4964 28.3925 943.992 837.324 1845.31 1845.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1890 0.000256 512 470 384 65600 2.79498 1.68755 14.2341 90.4299 109.276 109.386
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 500 0.000256 2048 120 960 40000 13.4438 6.95082 80.9189 206.643 308.088 308.205
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1880 6.4e-05 1024 400 1248 278400 24.4598 13.5516 319.556 419.364 777.096 777.226
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 400 0.000512 4096 82 1792 20400 5.75354 6.53814 99.2752 207.895 319.535 319.619
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 830 6.4e-05 1024 190 704 220800 32.2216 13.3608 145.397 412.875 604.044 604.195
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1170 3.2e-05 4096 180 3200 552000 210.154 126.669 6144.59 3739.98 10221.7 10221.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 680 0.000256 1024 80 1280 64800 4.53837 3.38512 69.5508 103.626 181.2 181.294
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1200 0.000128 4096 120 2048 144600 28.3595 793.849 837.759 1660.02 1660.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1620 0.001024 2048 380 256 16500 1.36618 6.16771 85.8603 93.4351 93.4951
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1160 6.4e-05 2048 90 1600 292800 35.5842 28.4139 784.382 838.468 1686.95 1687.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1890 0.000256 512 470 384 64800 2.81792 1.69546 11.6498 90.6682 106.955 107.064
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 500 0.000256 2048 120 960 40800 13.4152 6.96106 69.6357 207.117 297.257 297.373
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1880 6.4e-05 1024 400 1248 279552 24.2489 13.5343 535.683 418.865 992.495 992.632
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 400 0.000512 4096 82 1792 21056 5.75283 6.57571 170.252 208.782 391.438 391.526
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 830 6.4e-05 1024 190 704 232960 31.3879 13.5091 254.644 418.821 718.551 718.692
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1170 3.2e-05 4096 180 3200 553728 208.55 126.231 10382.5 3734.35 14452 14452.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 680 0.000256 1024 80 1280 65856 4.56934 3.41594 118.102 104.921 231.113 231.214
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1200 0.000128 4096 120 2048 144928 28.3983 1336.89 838.552 2203.89 2203.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1620 0.001024 2048 380 256 16688 1.36608 9.73005 91.0295 102.17 102.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1160 6.4e-05 2048 90 1600 293440 35.4074 28.3368 1323.52 838.715 2226.08 2226.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1890 0.000256 512 470 384 67200 2.79853 1.70934 20.1075 91.2725 116.017 116.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 500 0.000256 2048 120 960 42112 13.4711 7.0801 119.417 209.702 349.798 349.917
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1880 6.4e-05 1024 400 1248 279552 24.2085 14.8316 373.589 418.925 831.723 831.871
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 400 0.000512 4096 82 1792 20608 5.72928 6.55789 118.173 208.131 338.665 338.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 830 6.4e-05 1024 190 704 229376 31.1564 13.349 175.529 414.06 634.28 634.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1170 3.2e-05 4096 180 3200 551936 208.648 126.151 7228.84 3754 11317.9 11318.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 680 0.000256 1024 80 1280 64512 4.53206 3.3801 81.2806 103.848 193.14 193.237
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1200 0.000128 4096 120 2048 144704 28.4126 934.89 837.654 1801 1801.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1620 0.001024 2048 380 256 16576 1.36659 6.85261 91.1932 99.4562 99.5149
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1160 6.4e-05 2048 90 1600 292992 35.3625 28.2762 926.594 837.554 1827.9 1828.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1890 0.000256 512 470 384 66304 2.7783 1.69296 13.9905 90.6128 109.2 109.314
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 500 0.000256 2048 120 960 41216 13.3689 6.94682 82.2864 207.554 310.291 310.415
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1880 6.4e-05 1024 400 1248 279552 24.2416 13.5306 310.443 418.757 767.147 767.289
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 400 0.000512 4096 82 1792 20160 5.72829 6.5255 94.6574 207.372 314.362 314.446
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 830 6.4e-05 1024 190 704 225792 32.2893 13.5332 143.801 418.704 608.518 608.667
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1170 3.2e-05 4096 180 3200 551040 209.876 126.47 5910.66 3737.98 9985.28 9985.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 680 0.000256 1024 80 1280 64512 4.50787 3.37354 67.5915 103.315 178.893 178.987
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1200 0.000128 4096 120 2048 144480 28.409 759.211 836.59 1624.26 1624.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1620 0.001024 2048 380 256 16464 1.36602 5.68579 90.943 98.0381 98.0984
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1160 6.4e-05 2048 90 1600 292992 35.3778 28.3601 752.397 837.314 1653.55 1653.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1890 0.000256 512 470 384 64512 2.72797 1.66269 11.464 89.5009 105.485 105.595
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 500 0.000256 2048 120 960 37632 13.3003 6.82208 61.8636 202.887 285.001 285.119
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1880 6.4e-05 1024 400 1248 278400 24.2941 15.7795 520.394 417.833 978.467 978.598
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 400 0.000512 4096 82 1792 21360 5.80154 6.6169 171.565 209.508 393.562 393.647
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 830 6.4e-05 1024 190 704 230400 31.6441 13.5107 246.101 417.779 709.22 709.364
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1170 3.2e-05 4096 180 3200 552960 209.141 126.278 10228.4 3733.09 14297.2 14297.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 680 0.000256 1024 80 1280 65760 4.56938 3.41402 114.505 104.669 227.255 227.349
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1200 0.000128 4096 120 2048 144960 28.4114 1318.24 838.735 2185.43 2185.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1620 0.001024 2048 380 256 16680 1.36653 9.61741 91.1027 102.132 102.191
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1160 6.4e-05 2048 90 1600 293280 35.521 28.3822 1293.62 844.46 2202.09 2202.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1890 0.000256 512 470 384 67200 2.79802 1.70861 19.7197 91.0738 115.425 115.536
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 500 0.000256 2048 120 960 42240 13.4695 7.02259 117.373 209.208 347.205 347.324
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1880 6.4e-05 1024 400 1248 276480 24.3664 13.5202 375.276 417.966 831.296 831.429
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 400 0.000512 4096 82 1792 20640 5.72992 6.5296 118.647 207.553 338.536 338.622
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 830 6.4e-05 1024 190 704 222720 31.8009 13.3407 172.766 412.758 630.861 631.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1170 3.2e-05 4096 180 3200 552960 208.716 126.254 7214.62 3733.87 11283.7 11284
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 680 0.000256 1024 80 1280 65280 4.58138 3.4137 82.3103 104.824 195.235 195.332
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1200 0.000128 4096 120 2048 144720 28.4164 929.855 837.971 1796.29 1796.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1620 0.001024 2048 380 256 16560 1.3697 7.38294 91.1976 99.993 100.051
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1160 6.4e-05 2048 90 1600 292800 35.3902 28.3261 923.116 840.625 1827.57 1827.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1890 0.000256 512 470 384 65280 2.7945 1.68755 13.454 90.5061 108.568 108.681
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 500 0.000256 2048 120 960 40320 13.3864 6.94717 80.8694 206.935 308.273 308.395
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1880 6.4e-05 1024 400 1248 276480 24.4407 13.5568 308.81 418.158 765.138 765.272
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 400 0.000512 4096 82 1792 20160 5.71926 6.51674 96.2655 206.927 315.502 315.584
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 830 6.4e-05 1024 190 704 230400 31.724 13.5151 148.284 418.1 611.814 611.965
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1170 3.2e-05 4096 180 3200 550080 209.632 126.203 6012.42 3749.41 10097.9 10098.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 680 0.000256 1024 80 1280 64800 4.6185 3.42355 68.2287 104.993 181.366 181.461
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1200 0.000128 4096 120 2048 144720 28.4017 779.19 838.627 1646.26 1646.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1620 0.001024 2048 380 256 16200 1.34758 6.08998 90.4685 97.9465 98.005
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1160 6.4e-05 2048 90 1600 292320 35.4845 28.3373 765.322 835.983 1665.23 1665.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1890 0.000256 512 470 384 66240 2.82938 1.71008 11.7831 91.074 107.524 107.636
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 500 0.000256 2048 120 960 40320 13.6897 7.09837 66.9209 209.852 297.693 297.814
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1880 6.4e-05 1024 400 1248 278528 24.2321 13.5291 530.843 417.783 986.562 986.702
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 400 0.000512 4096 82 1792 21248 5.78678 6.62336 170.955 209.513 392.955 393.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 830 6.4e-05 1024 190 704 233472 31.2111 13.4827 253.284 417.732 715.898 716.054
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1170 3.2e-05 4096 180 3200 553984 208.417 126.093 10158.2 3730.64 14223.6 14223.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 680 0.000256 1024 80 1280 65536 4.56614 3.43027 115.845 104.667 228.612 228.711
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1200 0.000128 4096 120 2048 144896 28.413 1306.83 837.503 2172.79 2172.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1620 0.001024 2048 380 256 16640 1.3648 9.77306 90.8899 102.07 102.128
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1160 6.4e-05 2048 90 1600 293376 35.3881 28.2869 1297.7 837.973 2199.46 2199.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1890 0.000256 512 470 384 67584 2.78294 1.70525 19.6968 91.1417 115.455 115.565
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 500 0.000256 2048 120 960 41984 13.4418 7.02464 116.959 209.198 346.758 346.881
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1880 6.4e-05 1024 400 1248 278528 24.237 13.4996 360.733 418.322 816.96 817.095
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 400 0.000512 4096 82 1792 20480 5.7343 6.54109 111.722 207.642 331.712 331.796
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 830 6.4e-05 1024 190 704 229376 31.7272 13.4845 169.448 418.267 633.117 633.263
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1170 3.2e-05 4096 180 3200 552960 209.081 126.302 6878.42 3760.14 10974.2 10974.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 680 0.000256 1024 80 1280 65536 4.57056 3.40787 79.1703 104.929 192.179 192.274
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1200 0.000128 4096 120 2048 144640 28.4303 888.148 837.538 1754.16 1754.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1620 0.001024 2048 380 256 16384 1.35821 6.62022 90.6998 98.7215 98.7788
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1160 6.4e-05 2048 90 1600 291840 35.3419 28.2565 878.852 836.395 1778.95 1779.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1890 0.000256 512 470 384 67584 2.79117 1.70803 13.4192 91.0368 109.081 109.191
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 500 0.000256 2048 120 960 40960 13.5694 7.12131 78.5299 209.721 309.073 309.188
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1880 6.4e-05 1024 400 1248 270336 24.3502 13.3386 311.852 412.556 762.264 762.399
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 400 0.000512 4096 82 1792 20736 5.74864 6.56102 103.496 208.102 323.98 324.065
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 830 6.4e-05 1024 190 704 221184 32.0083 13.3251 146.904 412.503 604.926 605.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1170 3.2e-05 4096 180 3200 552960 208.135 126.02 6313.56 3727.24 10375.2 10375.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 680 0.000256 1024 80 1280 64512 4.52528 3.37792 70.7848 103.615 182.408 182.503
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1200 0.000128 4096 120 2048 144384 28.4344 813.584 835.973 1678.04 1678.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1620 0.001024 2048 380 256 16128 1.34666 5.52269 90.0814 96.9945 97.0525
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1160 6.4e-05 2048 90 1600 291840 35.413 28.3286 799.003 837.14 1699.99 1700.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1890 0.000256 512 470 384 64512 2.81325 1.68976 12.185 90.5431 107.361 107.471
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 500 0.000256 2048 120 960 39936 13.4541 6.98387 70.2284 207.096 297.894 298.013
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1880 6.4e-05 1024 400 1240 279552 24.2553 13.5106 411.764 419.11 868.809 868.942
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 40 400 0.000512 4096 82 1800 21056 5.79174 6.61914 251.167 209.38 473.029 473.115
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 830 6.4e-05 1024 190 680 230400 31.7185 13.4945 189.087 419.048 653.534 653.677
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1170 3.2e-05 4096 180 3200 554752 207.63 125.954 7897.39 3748.36 11979.6 11979.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 680 0.000256 1024 80 1280 66048 4.57146 3.41357 89.9686 104.896 202.95 203.043
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1200 0.000128 4096 120 2040 145120 28.4386 1015.61 838.237 1882.33 1882.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 40 1620 0.001024 2048 380 280 16576 1.37382 14.0311 92.305 107.752 107.809
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1160 6.4e-05 2048 90 1600 293760 35.3716 28.3587 1008.54 838.393 1910.76 1910.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1890 0.000256 512 470 400 67840 2.78566 1.7072 15.4297 91.8317 111.88 111.991
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 40 500 0.000256 2048 120 960 40448 13.6714 7.03898 157.451 209.659 387.953 388.065
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1880 6.4e-05 1024 400 1240 279552 24.2739 14.7313 264.358 419.437 722.966 723.104
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 400 0.000512 4096 82 1800 20992 5.79789 6.60957 249.874 209.357 471.713 471.794
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 830 6.4e-05 1024 190 680 229376 31.7033 13.5455 122.097 418.008 585.543 585.695
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1170 3.2e-05 4096 180 3200 554496 207.857 125.993 5073.41 3730.59 9138.13 9138.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 680 0.000256 1024 80 1280 65792 4.56173 3.40739 57.7733 104.671 170.516 170.609
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1200 0.000128 4096 120 2040 145088 28.4365 648.559 854.612 1531.65 1531.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 1620 0.001024 2048 380 280 16512 1.37264 13.9572 90.5894 105.962 106.021
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1160 6.4e-05 2048 90 1600 293632 35.4125 28.2993 648.932 838.653 1551.4 1551.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1890 0.000256 512 470 400 67584 2.78202 1.70336 10.0784 91.5092 106.202 106.312
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 500 0.000256 2048 120 960 39936 13.6719 7.0185 154.639 209.203 384.669 384.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1880 6.4e-05 1024 400 1240 279040 24.376 13.5423 462.037 419.408 919.526 919.656
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 400 0.000512 4096 82 1800 21040 5.80182 6.61094 151.397 209.489 373.374 373.457
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 830 6.4e-05 1024 190 680 230400 31.824 13.5215 211.877 419.355 676.763 676.903
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1170 3.2e-05 4096 180 3200 554880 208.599 126.258 9020.55 3731.86 13087.5 13087.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 680 0.000256 1024 80 1280 66080 4.58384 3.42317 101.87 104.983 214.96 215.051
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1200 0.000128 4096 120 2040 145120 28.4344 1158.95 838.931 2026.36 2026.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 40 1620 0.001024 2048 380 280 16560 1.37248 15.4145 91.6822 108.51 108.567
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1160 6.4e-05 2048 90 1600 293600 35.5484 28.3525 1152.12 838.582 2054.7 2054.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1890 0.000256 512 470 400 67840 2.79786 1.7119 17.7012 91.5148 113.856 113.965
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 40 500 0.000256 2048 120 960 40320 13.7008 7.05549 106.445 209.832 337.161 337.278
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1880 6.4e-05 1024 400 1240 279040 24.3176 13.5293 298.398 419.416 755.821 755.954
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 40 400 0.000512 4096 82 1800 20960 5.7856 6.61027 283.61 209.245 505.325 505.405
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 830 6.4e-05 1024 190 680 230400 31.7674 13.5154 137.26 419.361 602.094 602.237
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1170 3.2e-05 4096 180 3200 554240 208.021 126.139 5691.77 3751.08 9777.28 9777.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 680 0.000256 1024 80 1280 65600 4.85949 3.41344 65.2506 104.599 178.222 178.332
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1200 0.000128 4096 120 2040 145040 28.4221 730.042 838.687 1597.2 1597.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 40 1620 0.001024 2048 380 280 16480 1.36669 15.7366 91.2282 108.375 108.431
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1160 6.4e-05 2048 90 1600 293440 35.393 28.39 727.054 838.594 1629.54 1629.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1890 0.000256 512 470 400 67200 2.77197 1.69773 11.4121 90.894 106.903 107.014
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 40 500 0.000256 2048 120 960 39680 13.559 6.99155 72.606 208.194 301.476 301.586
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1880 6.4e-05 1024 400 1240 276480 24.4273 13.5209 242.557 417.447 698.119 698.249
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 40 400 0.000512 4096 82 1800 20880 5.80813 6.61011 281.971 209.314 503.776 503.858
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 830 6.4e-05 1024 190 680 226560 32.0862 15.1667 111.156 417.391 575.98 576.127
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1170 3.2e-05 4096 180 3200 553920 208.376 126.071 4636.01 3724.32 8695.05 8695.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 680 0.000256 1024 80 1280 65760 4.57818 3.41402 53.7539 104.573 166.423 166.517
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1200 0.000128 4096 120 2040 144960 28.4165 593.099 837.703 1459.27 1459.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 40 1620 0.001024 2048 380 280 16440 1.36602 15.6434 91.121 108.174 108.233
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1160 6.4e-05 2048 90 1600 293280 35.5052 28.3819 591.641 837.247 1492.88 1492.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1890 0.000256 512 470 400 67200 2.80045 1.70803 9.59523 85.8462 100.079 100.191
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 40 500 0.000256 2048 120 960 39360 13.7309 7.0295 174.399 209.017 404.311 404.419
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1880 6.4e-05 1024 400 1240 278784 24.3007 13.5228 430.192 418.736 886.922 887.069
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 400 0.000512 4096 82 1800 21024 5.79174 6.6089 137.737 209.61 359.823 359.905
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 830 6.4e-05 1024 190 680 230400 31.7293 13.513 196.943 418.683 661.059 661.211
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1170 3.2e-05 4096 180 3200 554496 208.037 126.122 8251.31 3749.78 12335.5 12335.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 680 0.000256 1024 80 1280 65856 4.57318 3.41402 94.2012 104.823 207.114 207.211
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1200 0.000128 4096 120 2040 145104 28.4378 1061.44 838.796 1928.72 1928.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1620 0.001024 2048 380 280 16560 1.37462 8.49098 91.8508 101.76 101.818
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1160 6.4e-05 2048 90 1600 293760 35.4306 28.3485 1055.52 838.784 1958.19 1958.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1890 0.000256 512 470 400 67584 2.78877 1.70806 16.1275 91.6733 112.427 112.539
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 500 0.000256 2048 120 960 40320 13.6207 7.0481 96.8022 209.594 327.196 327.316
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1880 6.4e-05 1024 400 1240 278016 24.2968 13.5054 280.598 418.505 737.069 737.192
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 400 0.000512 4096 82 1800 20736 5.74874 6.59133 89.6122 208.699 310.724 310.807
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 830 6.4e-05 1024 190 680 227328 31.6687 13.4533 127.922 416.392 589.619 589.763
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1170 3.2e-05 4096 180 3200 553728 207.854 126.06 5371.29 3749.05 9454.51 9454.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 680 0.000256 1024 80 1280 65664 4.56493 3.40941 61.6787 104.811 174.562 174.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1200 0.000128 4096 120 2040 145056 28.4324 689.734 838.289 1556.5 1556.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 40 1620 0.001024 2048 380 280 16512 1.37168 14.0844 91.218 106.718 106.775
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1160 6.4e-05 2048 90 1600 293376 35.3488 28.3075 688.073 837.805 1589.64 1589.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1890 0.000256 512 470 400 66816 2.78829 1.70022 10.6662 90.8806 106.161 106.274
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 500 0.000256 2048 120 960 39936 13.539 6.98982 67.1761 208.461 296.293 296.411
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1880 6.4e-05 1024 400 1240 276480 24.3506 13.5072 229.637 417.482 685.141 685.269
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 40 400 0.000512 4096 82 1800 20736 5.79994 6.61811 240.811 209.438 462.739 462.821
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 830 6.4e-05 1024 190 680 225792 31.6466 13.377 105.321 414.34 564.871 565.012
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1170 3.2e-05 4096 180 3200 554112 207.747 126.112 4429.31 3727.57 8491 8491.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 680 0.000256 1024 80 1280 65664 4.55949 3.41261 51.1142 104.607 163.791 163.885
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1200 0.000128 4096 120 2040 145008 28.4694 570.626 838.093 1437.23 1437.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 40 1620 0.001024 2048 380 280 16416 1.37075 13.9796 91.2187 106.614 106.672
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1160 6.4e-05 2048 90 1600 293184 35.388 28.3156 568.224 837.802 1469.83 1469.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1890 0.000256 512 470 400 66816 2.77261 1.6896 8.9543 90.8359 104.381 104.489
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 40 500 0.000256 2048 120 960 39168 13.5573 6.96355 57.381 207.528 285.56 285.665
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1880 6.4e-05 1024 400 1240 278656 24.3551 13.5356 624.967 418.448 1081.47 1081.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 400 0.000512 4096 82 1800 21056 5.80829 6.61107 196.524 209.516 418.53 418.613
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 830 6.4e-05 1024 190 680 229376 31.8581 13.697 286.011 418.387 750.138 750.279
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1170 3.2e-05 4096 180 3200 554176 208.604 126.251 11724.6 3747.42 15807.1 15807.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 680 0.000256 1024 80 1280 65856 4.5801 3.41402 136.022 104.759 248.877 248.968
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1200 0.000128 4096 120 2040 145096 28.4365 1508.15 838.307 2374.94 2375
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1620 0.001024 2048 380 280 16520 1.36954 12.1858 91.1331 104.73 104.788
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1160 6.4e-05 2048 90 1600 293664 35.5031 28.4714 1509.79 837.75 2411.63 2411.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1890 0.000256 512 470 400 67648 2.79731 1.70842 23.1631 91.1095 118.906 119.017
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 500 0.000256 2048 120 960 40320 13.6554 7.08829 132.034 209.386 362.295 362.407
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1880 6.4e-05 1024 400 1240 277760 24.3703 13.6307 389.239 418.465 845.868 845.997
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 400 0.000512 4096 82 1800 20832 5.75712 6.57341 123.88 208.583 344.867 344.951
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 830 6.4e-05 1024 190 680 229376 31.788 13.5475 178.976 418.417 642.909 643.049
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1170 3.2e-05 4096 180 3200 553728 208.535 126.236 7378.25 3730.65 11443.9 11444.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 680 0.000256 1024 80 1280 65856 4.56483 3.41517 85.1799 104.82 198.08 198.172
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1200 0.000128 4096 120 2040 145040 28.4354 950.555 837.999 1817.04 1817.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1620 0.001024 2048 380 280 16464 1.37437 7.83642 91.1278 100.382 100.438
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1160 6.4e-05 2048 90 1600 293440 35.3871 28.4233 949.104 837.807 1850.82 1850.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1890 0.000256 512 470 400 67200 2.79638 1.70656 14.9118 91.2241 110.766 110.877
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 500 0.000256 2048 120 960 40320 13.6235 7.04554 83.9201 209.5 314.216 314.336
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1880 6.4e-05 1024 400 1240 276864 24.4831 13.5688 315.073 418.545 771.839 771.975
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 400 0.000512 4096 82 1800 20496 5.76336 6.55434 99.3981 208.282 320.073 320.158
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 830 6.4e-05 1024 190 680 225792 32.3566 13.8473 144.661 418.488 609.537 609.684
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1170 3.2e-05 4096 180 3200 552384 209.143 126.303 5997.68 3728.77 10062.2 10062.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 680 0.000256 1024 80 1280 65856 4.59238 3.4263 69.8108 104.893 182.825 182.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1200 0.000128 4096 120 2040 144984 28.4373 774.977 837.997 1641.46 1641.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 14 40 1620 0.001024 2048 380 280 16296 1.3655 21.9136 90.8288 114.152 114.209
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1160 6.4e-05 2048 90 1600 292992 35.5601 28.3709 772.637 836.753 1673.42 1673.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1890 0.000256 512 470 400 67200 2.81507 1.71178 12.2055 91.1412 108.005 108.115
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 500 0.000256 2048 120 960 40320 13.6833 7.05466 81.9138 209.654 312.435 312.557
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1880 6.4e-05 1024 400 1240 279552 24.2638 13.5121 581.025 419.084 1038.05 1038.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 400 0.000512 4096 82 1800 20992 5.7712 6.61552 183.005 209.185 404.651 404.737
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 830 6.4e-05 1024 190 680 229376 31.6951 13.4891 266.279 417.646 729.298 729.438
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1170 3.2e-05 4096 180 3200 554496 207.717 125.97 10921.6 3727.27 14982.8 14983
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 680 0.000256 1024 80 1280 65792 4.55475 3.40707 126.035 104.579 238.676 238.768
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1200 0.000128 4096 120 2040 145088 28.4387 1402.28 837.98 2268.75 2268.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1620 0.001024 2048 380 280 16512 1.36797 11.1768 91.1245 103.713 103.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1160 6.4e-05 2048 90 1600 293632 35.3719 28.3954 1402.94 844.328 2311.14 2311.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1890 0.000256 512 470 400 67584 2.77728 1.70189 21.7482 91.1028 117.454 117.565
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 500 0.000256 2048 120 960 39936 13.6071 7.01558 121.262 209.025 351.039 351.155
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1880 6.4e-05 1024 400 1240 278528 24.2529 13.5086 363.373 417.718 819.022 819.151
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 400 0.000512 4096 82 1800 20992 5.79283 6.62336 118.339 209.483 340.31 340.393
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 830 6.4e-05 1024 190 680 229376 31.7108 13.5105 168.79 417.662 631.858 632.001
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1170 3.2e-05 4096 180 3200 553984 208.356 126.112 7018.33 3749.65 11102.7 11103
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 680 0.000256 1024 80 1280 65536 4.56387 3.40794 79.7877 104.656 192.515 192.609
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1200 0.000128 4096 120 2040 145024 28.4454 897.955 837.991 1764.44 1764.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1620 0.001024 2048 380 280 16384 1.36707 7.45747 90.9434 99.8091 99.8675
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1160 6.4e-05 2048 90 1600 293376 35.4008 28.2836 896.363 838.044 1798.2 1798.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1890 0.000256 512 470 400 67584 2.78592 1.70592 14.1123 91.1381 109.871 109.983
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 500 0.000256 2048 120 960 39936 13.6277 7.01779 78.1923 209.164 308.129 308.247
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1880 6.4e-05 1024 400 1240 276480 24.2424 13.7421 293.301 416.861 748.316 748.453
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 400 0.000512 4096 82 1800 20736 5.76512 6.62278 95.0658 209.357 316.882 316.967
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 830 6.4e-05 1024 190 680 221184 31.9713 13.3402 131.935 412.686 590.12 590.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1170 3.2e-05 4096 180 3200 552960 207.939 125.988 5674.2 3729.43 9737.83 9738.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 680 0.000256 1024 80 1280 65280 4.55066 3.4071 64.374 104.501 176.933 177.029
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1200 0.000128 4096 120 2040 144960 28.437 729.483 838.709 1596.68 1596.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1620 0.001024 2048 380 280 16320 1.36586 5.84499 90.9954 98.2509 98.3094
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1160 6.4e-05 2048 90 1600 292608 35.4202 28.3275 727.58 837.513 1628.95 1629.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1890 0.000256 512 470 400 66048 2.77446 1.68426 11.478 90.4369 106.508 106.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 500 0.000256 2048 120 960 38400 13.5411 6.93344 61.1304 206.799 288.537 288.659
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1880 6.4e-05 1024 400 1240 278784 24.3728 13.5414 593.094 419.281 1050.46 1050.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 400 0.000512 4096 82 1800 20880 5.78605 6.60099 186.25 209.232 407.945 408.031
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 830 6.4e-05 1024 190 680 228096 31.8914 13.5007 269.395 417.672 732.655 732.805
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1170 3.2e-05 4096 180 3200 554112 208.345 126.213 11193.5 3733 15261.4 15261.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 680 0.000256 1024 80 1280 65952 4.58566 3.42966 129.268 104.982 242.37 242.474
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1200 0.000128 4096 120 2040 145080 28.4431 1437.2 838.683 2304.37 2304.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1620 0.001024 2048 380 280 16488 1.37011 11.4267 91.232 104.073 104.133
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1160 6.4e-05 2048 90 1600 293472 35.506 28.3423 1437.86 838.202 2340.02 2340.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1890 0.000256 512 470 400 67392 2.79094 1.70598 22.4332 91.0355 118.094 118.209
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 500 0.000256 2048 120 960 39744 13.6417 7.02563 123.526 209.055 353.378 353.499
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1880 6.4e-05 1024 400 1240 276480 24.3506 13.5112 382.753 417.59 838.378 838.515
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 400 0.000512 4096 82 1800 20736 5.79379 6.61456 121.847 209.438 343.77 343.857
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 830 6.4e-05 1024 190 680 225792 31.6555 13.3829 173.581 414.335 633.141 633.289
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1170 3.2e-05 4096 180 3200 554112 207.728 126.113 7262.84 3727.37 11324.3 11324.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 680 0.000256 1024 80 1280 65664 4.56774 3.41197 83.6356 104.605 196.324 196.426
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1200 0.000128 4096 120 2040 145008 28.4415 933.165 837.984 1799.64 1799.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1620 0.001024 2048 380 280 16416 1.37011 7.43645 91.0787 99.928 99.9858
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1160 6.4e-05 2048 90 1600 293184 35.3934 28.4032 930.976 837.701 1832.58 1832.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1890 0.000256 512 470 400 66816 2.76918 1.69475 14.5106 90.7303 109.835 109.951
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 500 0.000256 2048 120 960 39168 13.5556 7.03898 78.6772 207.53 306.929 307.046
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1880 6.4e-05 1024 400 1240 276480 24.44 13.5414 336.056 417.573 791.785 791.934
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 400 0.000512 4096 82 1800 20304 5.73411 6.53056 105.719 207.51 325.564 325.646
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 830 6.4e-05 1024 190 680 228096 31.9021 13.5207 154.637 417.525 617.769 617.913
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1170 3.2e-05 4096 180 3200 552960 208.824 126.258 6406.55 3728.51 10470.4 10470.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 680 0.000256 1024 80 1280 65664 4.57674 3.41216 73.8601 104.705 186.651 186.747
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1200 0.000128 4096 120 2040 144936 28.4443 825.322 838.015 1691.83 1691.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1620 0.001024 2048 380 280 16200 1.3601 6.57891 90.6999 98.6848 98.7423
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1160 6.4e-05 2048 90 1600 292896 35.5118 28.3345 822.061 837.135 1723.15 1723.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1890 0.000256 512 470 400 67392 2.79789 1.71066 12.9967 91.0788 108.714 108.825
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 500 0.000256 2048 120 960 39744 13.683 7.03632 71.4185 209.275 301.54 301.658
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1880 6.4e-05 1024 400 1240 271872 24.3759 13.3856 293.604 414.587 746.126 746.266
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 400 0.000512 4096 82 1800 20160 5.75299 6.59222 94.6319 208.667 315.72 315.808
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 830 6.4e-05 1024 190 680 221184 31.4499 13.258 133.734 408.354 586.984 587.139
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1170 3.2e-05 4096 180 3200 552960 208.792 126.243 5717.3 3735.32 9787.94 9788.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 680 0.000256 1024 80 1280 64512 4.54669 3.38874 65.2587 104.025 177.323 177.421
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1200 0.000128 4096 120 2040 144864 28.4488 737.7 838.001 1604.2 1604.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1620 0.001024 2048 380 280 16128 1.36227 5.90957 90.7009 98.0151 98.073
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1160 6.4e-05 2048 90 1600 292608 35.383 28.3671 733.778 838.101 1635.74 1635.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1890 0.000256 512 470 400 64512 2.76614 1.67731 11.4716 90.0601 106.103 106.217
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 500 0.000256 2048 120 960 36864 13.509 6.89629 70.1427 204.829 295.506 295.627
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1880 6.4e-05 1024 400 1240 279040 24.3067 13.529 555.402 419.5 1012.91 1013.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 400 0.000512 4096 82 1800 20960 5.7705 6.60592 176.079 209.301 397.826 397.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 830 6.4e-05 1024 190 680 230400 31.7788 13.5054 254.743 419.444 719.658 719.811
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1170 3.2e-05 4096 180 3200 554240 207.945 126.151 10527.1 3751.8 14613.3 14613.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 680 0.000256 1024 80 1280 65600 4.55978 3.40787 120.339 104.622 233.031 233.128
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1200 0.000128 4096 120 2040 145040 28.4221 1351.54 838.735 2218.74 2218.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1620 0.001024 2048 380 280 16480 1.37046 10.8916 91.2515 103.559 103.619
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1160 6.4e-05 2048 90 1600 293440 35.4102 28.3238 1346.19 838.803 2248.83 2248.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1890 0.000256 512 470 400 67200 2.76854 1.69581 21.0084 91.4611 117.065 117.178
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 500 0.000256 2048 120 960 39680 13.5655 6.98582 115.943 208.24 344.87 344.989
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1880 6.4e-05 1024 400 1240 279040 24.2895 13.5143 376.902 419.567 834.437 834.571
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 400 0.000512 4096 82 1800 20800 5.75283 6.59306 118.409 208.842 339.67 339.751
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 830 6.4e-05 1024 190 680 230400 31.707 13.5002 173.235 419.511 638.142 638.292
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1170 3.2e-05 4096 180 3200 554240 207.642 126.069 7218.22 3752.24 11304.5 11304.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 680 0.000256 1024 80 1280 65280 4.54042 3.39798 81.9488 104.285 194.274 194.366
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1200 0.000128 4096 120 2040 144960 28.4242 924.764 838.508 1791.74 1791.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1620 0.001024 2048 380 280 16320 1.36397 7.4343 90.9136 99.7569 99.8134
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1160 6.4e-05 2048 90 1600 293120 35.3518 28.2884 919.106 838.798 1821.65 1821.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1890 0.000256 512 470 400 66560 2.75235 1.68285 14.5529 90.5276 109.644 109.756
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 500 0.000256 2048 120 960 38400 13.513 6.93098 76.1628 206.708 303.45 303.573
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1880 6.4e-05 1024 400 1240 276480 24.3685 13.5131 313.494 417.66 769.204 769.341
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 400 0.000512 4096 82 1800 20160 5.72621 6.53405 97.0424 207.404 316.781 316.865
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 830 6.4e-05 1024 190 680 222720 31.7713 13.3357 140.836 412.461 598.596 598.751
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1170 3.2e-05 4096 180 3200 552960 208.669 126.253 6015.82 3750.38 10101.4 10101.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 680 0.000256 1024 80 1280 65280 4.57869 3.4113 68.881 104.75 181.724 181.826
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1200 0.000128 4096 120 2040 144720 28.4296 773.664 837.083 1639.22 1639.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1620 0.001024 2048 380 280 16320 1.37043 6.05776 91.013 98.4852 98.5435
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1160 6.4e-05 2048 90 1600 292800 35.3912 28.3196 770.599 837.557 1671.98 1672.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1890 0.000256 512 470 400 65280 2.79699 1.69184 11.8928 90.465 106.98 107.092
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 500 0.000256 2048 120 960 38400 13.5603 6.9449 64.6635 206.779 292.082 292.205
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1880 6.4e-05 1024 400 1240 271360 24.2678 13.4411 296.519 412.572 746.962 747.092
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 400 0.000512 4096 82 1800 20480 5.72682 6.55155 98.1671 207.803 318.323 318.409
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 830 6.4e-05 1024 190 680 225280 31.5117 13.3259 139.503 412.522 597.049 597.195
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1170 3.2e-05 4096 180 3200 552960 209.095 126.318 6047.29 3738.41 10121.4 10121.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 680 0.000256 1024 80 1280 64000 4.52845 3.37306 66.2838 103.553 177.841 177.935
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1200 0.000128 4096 120 2040 144640 28.4406 776.175 836.987 1641.65 1641.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1620 0.001024 2048 380 280 16000 1.35299 6.21002 90.3654 97.9706 98.0258
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1160 6.4e-05 2048 90 1600 291840 35.3492 28.2685 759.476 835.114 1658.31 1658.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1890 0.000256 512 470 400 66560 2.76909 1.69206 12.301 90.3596 107.251 107.358
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 500 0.000256 2048 120 960 38400 13.5596 6.97187 64.7273 206.963 292.349 292.466
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1880 6.4e-05 1024 400 1240 278016 24.278 13.5025 517.049 418.834 973.83 973.963
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 400 0.000512 4096 82 1800 20736 5.74835 6.59251 165.056 208.863 386.335 386.426
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 830 6.4e-05 1024 190 680 227328 31.6748 13.4434 235.367 416.719 697.388 697.533
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1170 3.2e-05 4096 180 3200 553728 207.807 126.048 10048.5 3732.69 14115.3 14115.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 680 0.000256 1024 80 1280 65664 4.56003 3.41152 112.892 104.895 225.86 225.955
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1200 0.000128 4096 120 2040 145056 28.4508 1297.35 838.879 2164.73 2164.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1620 0.001024 2048 380 280 16512 1.3783 10.1115 91.8166 103.351 103.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1160 6.4e-05 2048 90 1600 293376 35.3341 28.3013 1272.67 838.49 2174.91 2175.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1890 0.000256 512 470 400 66816 2.7881 1.70198 19.7523 91.0462 115.414 115.523
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 500 0.000256 2048 120 960 39936 13.5496 6.99174 110.096 208.627 339.394 339.515
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1880 6.4e-05 1024 400 1240 276480 24.24 14.0964 367.668 416.864 823.037 823.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 400 0.000512 4096 82 1800 20736 5.77744 6.61674 117.733 209.361 339.56 339.646
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 830 6.4e-05 1024 190 680 221184 31.961 13.3258 164.179 412.69 622.34 622.494
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1170 3.2e-05 4096 180 3200 552960 207.977 126.005 7068.84 3760.51 11163.6 11163.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 680 0.000256 1024 80 1280 65280 4.55875 3.4056 80.7714 104.502 193.337 193.432
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1200 0.000128 4096 120 2040 144960 28.4573 910.369 850.376 1789.25 1789.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1620 0.001024 2048 380 280 16320 1.36397 7.24378 90.9971 99.6464 99.7069
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1160 6.4e-05 2048 90 1600 292608 35.4031 28.2822 903.381 842.202 1809.38 1809.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1890 0.000256 512 470 400 66048 2.7736 1.68496 14.0772 90.4307 109.097 109.212
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 500 0.000256 2048 120 960 38400 13.5332 6.92797 76.1762 206.803 303.578 303.702
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1880 6.4e-05 1024 400 1240 271872 24.367 13.3937 299.113 414.93 751.972 752.112
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 400 0.000512 4096 82 1800 20160 5.75501 6.58717 95.925 208.841 317.18 317.264
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 830 6.4e-05 1024 190 680 221184 31.4534 13.2611 136.127 408.694 589.72 589.872
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1170 3.2e-05 4096 180 3200 552960 208.765 126.222 5826.6 3738.78 9900.65 9900.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 680 0.000256 1024 80 1280 64512 4.54749 3.38704 66.1855 104.115 178.335 178.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1200 0.000128 4096 120 2040 144864 28.4488 748.328 838.707 1615.53 1615.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1620 0.001024 2048 380 280 16128 1.35808 5.95402 90.7449 98.1016 98.1627
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1160 6.4e-05 2048 90 1600 292608 35.3777 28.4118 746.223 838.811 1648.93 1649.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1890 0.000256 512 470 400 64512 2.76918 1.67552 11.5073 90.1003 106.185 106.294
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 500 0.000256 2048 120 960 36864 13.5128 6.89501 61.1047 205.002 286.642 286.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1880 6.4e-05 1024 400 1240 270336 24.3436 13.4432 280.84 412.711 731.501 731.636
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 400 0.000512 4096 82 1800 19968 5.75347 6.56774 88.8641 208.183 309.44 309.524
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 830 6.4e-05 1024 190 680 221184 32.0114 13.3288 127.794 412.664 585.981 586.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1170 3.2e-05 4096 180 3200 552960 208.123 126.047 5440.48 3728.68 9503.61 9503.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 680 0.000256 1024 80 1280 64512 4.53082 3.37683 61.9255 103.652 173.587 173.679
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1200 0.000128 4096 120 2040 144768 28.4283 698.839 838.131 1565.44 1565.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1620 0.001024 2048 380 280 16128 1.36538 6.18496 90.9625 98.5573 98.6153
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1160 6.4e-05 2048 90 1600 291840 35.4181 28.279 695.925 837.447 1597.17 1597.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1890 0.000256 512 470 400 64512 2.81978 1.69184 10.6656 90.5685 105.873 105.984
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 500 0.000256 2048 120 960 36864 13.7128 6.97027 57.6708 207.171 285.656 285.773
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1880 6.4e-05 1024 400 1240 278400 24.4005 13.5496 543.851 418.648 1000.61 1000.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 400 0.000512 4096 82 1800 20800 5.78688 6.58781 172.111 208.747 393.304 393.393
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 830 6.4e-05 1024 190 680 227200 31.8973 13.4861 246.965 416.446 708.975 709.116
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1170 3.2e-05 4096 180 3200 554400 209.044 126.371 10345.8 3729.52 14411 14411.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 680 0.000256 1024 80 1280 66000 4.58589 3.42045 119.538 104.851 232.496 232.591
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1200 0.000128 4096 120 2040 145000 28.4199 1327.84 837.726 2194.03 2194.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1620 0.001024 2048 380 280 16500 1.37146 10.4243 92.7929 104.629 104.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1160 6.4e-05 2048 90 1600 293600 35.6067 28.452 1325.04 838.168 2227.37 2227.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1890 0.000256 512 470 400 67200 2.79821 1.70253 20.5229 92.584 117.735 117.848
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 500 0.000256 2048 120 960 40000 13.6335 7.03898 115.064 208.495 344.358 344.477
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1880 6.4e-05 1024 400 1240 275200 24.4452 13.5086 365.481 416.608 820.21 820.354
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 400 0.000512 4096 82 1800 20800 5.80259 6.61664 116.892 209.266 338.65 338.731
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 830 6.4e-05 1024 190 680 224000 31.711 13.3734 165.452 412.255 622.976 623.123
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1170 3.2e-05 4096 180 3200 553600 208.504 126.298 6989.95 3725.99 11051 11051.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 680 0.000256 1024 80 1280 65600 4.57462 3.41197 80.324 104.441 192.85 192.946
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1200 0.000128 4096 120 2040 144800 28.4301 897.371 837.097 1762.94 1763
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1620 0.001024 2048 380 280 16400 1.37216 7.40352 92.156 100.975 101.033
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1160 6.4e-05 2048 90 1600 292800 35.5348 28.3419 894.751 837.303 1796.04 1796.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1890 0.000256 512 470 400 65600 2.79571 1.6896 13.7458 91.48 109.836 109.948
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 500 0.000256 2048 120 960 38400 13.5948 6.95507 75.7022 206.609 302.989 303.107
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1880 6.4e-05 1024 400 1240 278400 24.4417 13.5475 317.948 419.381 775.482 775.617
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 400 0.000512 4096 82 1800 20400 5.7489 6.53818 99.989 207.902 320.25 320.335
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 830 6.4e-05 1024 190 680 220800 32.2314 13.4551 141.543 412.892 600.304 600.453
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1170 3.2e-05 4096 180 3200 552000 210.14 126.667 6234.17 3759.4 10330.6 10330.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 680 0.000256 1024 80 1280 64800 4.54326 3.38125 69.4958 103.627 181.145 181.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1200 0.000128 4096 120 2040 144600 28.4366 804.006 837.481 1669.97 1670.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1620 0.001024 2048 380 280 16200 1.36602 6.46144 91.9087 99.7782 99.8359
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1160 6.4e-05 2048 90 1600 292800 35.5736 28.4451 781.015 838.438 1683.58 1683.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1890 0.000256 512 470 400 64800 2.81517 1.69363 12.1815 91.6095 108.427 108.538
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 500 0.000256 2048 120 960 38400 13.6382 7.07776 66.1297 207.129 294.1 294.218
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1880 6.4e-05 1024 400 1240 268800 24.4924 13.3567 283.13 412.975 734.12 734.255
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 400 0.000512 4096 82 1800 20000 5.74464 6.55952 91.0192 208.402 311.798 311.881
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 830 6.4e-05 1024 190 680 217600 32.4216 13.3427 128.584 412.918 587.453 587.608
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1170 3.2e-05 4096 180 3200 553600 208.172 126.213 5567.71 3731.68 9634.04 9634.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 680 0.000256 1024 80 1280 64000 4.53741 3.37926 63.5832 103.737 175.335 175.429
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1200 0.000128 4096 120 2040 144400 28.4672 715.776 836.696 1580.98 1581.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1620 0.001024 2048 380 280 16000 1.35373 6.59101 91.5532 99.5408 99.5987
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1160 6.4e-05 2048 90 1600 292800 35.4401 28.4119 715.763 838.462 1618.18 1618.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1890 0.000256 512 470 400 64000 2.83213 1.69123 11.053 91.7379 107.438 107.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 500 0.000256 2048 120 960 38400 13.5689 6.96717 61.9657 207.342 289.972 290.092
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1880 6.4e-05 1024 400 1248 279040 24.2662 13.5135 443.441 419.007 900.395 900.528
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 48 400 0.000512 4096 82 1824 21440 5.79187 6.62118 293.278 209.331 515.096 515.181
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 830 6.4e-05 1024 190 720 228352 31.9569 13.494 211.307 418.937 675.886 676.027
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1170 3.2e-05 4096 180 3216 553984 208.259 126.12 8554.06 3751.58 12640.3 12640.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 680 0.000256 1024 80 1296 65792 4.57155 3.41814 98.4166 104.871 211.379 211.476
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1200 0.000128 4096 120 2064 144992 28.4442 1105.83 838.099 1972.42 1972.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 48 1620 0.001024 2048 380 288 16480 1.37219 16.1932 93.0481 110.655 110.715
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1160 6.4e-05 2048 90 1632 293504 35.3615 28.2988 1102.94 838.406 2005.11 2005.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1890 0.000256 512 470 384 66560 2.81142 1.70963 17.0246 92.9461 114.619 114.735
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 48 500 0.000256 2048 120 960 43776 13.3488 7.07994 183.339 209.616 413.516 413.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1880 6.4e-05 1024 400 1248 278528 24.338 13.5109 286.729 419.402 744.147 744.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 400 0.000512 4096 82 1824 21376 5.79062 6.6175 292.749 209.338 514.569 514.652
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 830 6.4e-05 1024 190 720 227328 31.945 13.4834 135.894 417.973 599.479 599.624
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1170 3.2e-05 4096 180 3216 553472 208.766 126.207 5454.21 3735.7 9525.16 9525.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 680 0.000256 1024 80 1296 65536 4.56061 3.40787 63.3694 104.663 176.102 176.195
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1200 0.000128 4096 120 2064 144960 28.4453 705.02 838.705 1572.21 1572.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 1620 0.001024 2048 380 288 16448 1.37136 16.0242 92.4378 109.875 109.934
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1160 6.4e-05 2048 90 1632 293376 35.3823 28.4266 707.084 838.637 1609.63 1609.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1890 0.000256 512 470 384 66048 2.81203 1.70189 10.955 92.1945 107.79 107.903
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 48 500 0.000256 2048 120 960 43520 13.3097 7.02227 177.532 209.186 407.179 407.289
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1880 6.4e-05 1024 400 1248 278016 24.2888 13.6519 236.804 418.449 693.359 693.482
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 400 0.000512 4096 82 1824 21120 5.75651 6.58915 289.772 208.671 510.861 510.942
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 830 6.4e-05 1024 190 720 224256 32.0916 13.5639 298.655 416.342 760.836 760.977
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1170 3.2e-05 4096 180 3216 552960 208.604 126.216 5484.2 3733.38 9552.67 9552.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 680 0.000256 1024 80 1296 65664 4.56602 3.4119 52.4147 104.801 165.294 165.386
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1200 0.000128 4096 120 2064 144864 28.4166 582.384 837.815 1448.66 1448.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 1620 0.001024 2048 380 288 16416 1.37043 16.0412 91.2443 108.698 108.755
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1160 6.4e-05 2048 90 1632 292992 35.3571 28.2841 583.608 837.723 1485.08 1485.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1890 0.000256 512 470 384 66048 2.79795 1.69779 9.08611 90.8805 104.589 104.699
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 500 0.000256 2048 120 960 43008 13.2964 7.05331 179.422 208.437 408.34 408.457
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1880 6.4e-05 1024 400 1248 279040 24.3767 13.5724 431.218 419.057 888.387 888.517
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 400 0.000512 4096 82 1824 21440 5.80323 6.61322 141.361 209.309 363.16 363.243
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 830 6.4e-05 1024 190 720 227840 32.1607 13.5276 202.005 419.008 666.889 667.029
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1170 3.2e-05 4096 180 3216 553920 209.535 126.455 8265.03 3733.69 12335 12335.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 680 0.000256 1024 80 1296 65760 4.59862 3.42288 94.9995 104.893 208.017 208.116
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1200 0.000128 4096 120 2064 145000 28.4473 1070.99 838.19 1937.68 1937.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 48 1620 0.001024 2048 380 288 16480 1.37216 13.7882 91.791 106.995 107.051
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1160 6.4e-05 2048 90 1632 293440 35.5589 28.3659 1067.68 837.918 1969.63 1969.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1890 0.000256 512 470 384 66560 2.82381 1.70998 16.1736 91.472 112.306 112.417
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 48 500 0.000256 2048 120 960 43840 13.3891 7.05536 104.416 209.653 334.642 334.759
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1880 6.4e-05 1024 400 1248 279040 24.3093 13.531 282.737 419.051 739.795 739.925
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 48 400 0.000512 4096 82 1824 21280 5.7897 6.60266 248.573 209.068 470.11 470.196
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 830 6.4e-05 1024 190 720 227840 32.0891 13.5148 133.17 419.009 597.969 598.122
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1170 3.2e-05 4096 180 3216 553600 208.765 126.25 5391.77 3732.06 9459.12 9459.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 680 0.000256 1024 80 1296 65280 4.56586 3.40992 61.7478 104.507 174.331 174.426
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1200 0.000128 4096 120 2064 144960 28.425 697.414 838.118 1564 1564.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 48 1620 0.001024 2048 380 288 16400 1.36877 14.3743 91.0881 106.872 106.932
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1160 6.4e-05 2048 90 1632 293440 35.4146 28.3608 697.311 837.877 1599.08 1599.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1890 0.000256 512 470 384 65920 2.79645 1.69776 10.7539 90.8578 106.235 106.348
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 48 500 0.000256 2048 120 960 42880 13.2679 6.97997 71.4816 208.02 299.884 299.996
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1880 6.4e-05 1024 400 1248 276480 24.4141 13.5171 229.17 417.439 684.711 684.849
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 48 400 0.000512 4096 82 1824 21360 5.81981 6.61568 250.596 209.304 472.41 472.494
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 830 6.4e-05 1024 190 720 226560 32.0756 13.5088 108.906 417.39 572.067 572.228
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1170 3.2e-05 4096 180 3216 552960 209.159 126.271 4407.17 3729.21 8472.09 8472.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 680 0.000256 1024 80 1296 65280 4.5881 3.41389 51.0412 104.573 163.717 163.812
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1200 0.000128 4096 120 2064 144840 28.4139 570.495 837.728 1436.68 1436.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 48 1620 0.001024 2048 380 288 16320 1.36602 14.058 91.1247 106.592 106.651
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1160 6.4e-05 2048 90 1632 292800 35.5185 28.3396 572.635 844.792 1481.39 1481.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1890 0.000256 512 470 384 66240 2.82054 1.70579 9.12176 91.0274 104.806 104.917
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 48 500 0.000256 2048 120 960 43200 13.4363 7.02269 167.68 209.006 397.281 397.393
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1880 6.4e-05 1024 400 1248 278016 24.3199 13.527 609.257 418.775 1066.05 1066.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 400 0.000512 4096 82 1824 21408 5.7856 6.61094 194.696 209.633 416.8 416.879
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 830 6.4e-05 1024 190 720 227328 32.0641 13.5092 286.333 418.708 750.803 750.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1170 3.2e-05 4096 180 3216 553728 208.653 126.266 11447.6 3736.16 15519 15519.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 680 0.000256 1024 80 1296 65664 4.56525 3.41744 133.722 104.832 246.639 246.732
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1200 0.000128 4096 120 2064 144960 28.422 1478.99 838.711 2346.17 2346.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1620 0.001024 2048 380 288 16464 1.37011 12.083 94.2954 107.79 107.848
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1160 6.4e-05 2048 90 1632 293376 35.3941 28.3879 1488.83 838.767 2391.49 2391.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1890 0.000256 512 470 384 66432 2.80778 1.70774 22.4918 91.2297 118.362 118.473
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 500 0.000256 2048 120 960 43776 13.2874 7.1567 136.588 209.528 366.688 366.806
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1880 6.4e-05 1024 400 1248 278016 24.2946 14.7812 380.495 418.449 838.188 838.317
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 400 0.000512 4096 82 1824 21120 5.76512 6.59242 120.83 208.667 341.923 342.004
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 830 6.4e-05 1024 190 720 224256 32.0563 13.4395 176.844 416.328 638.857 639.002
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1170 3.2e-05 4096 180 3216 552960 208.492 126.19 7193.02 3752.48 11280.4 11280.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 680 0.000256 1024 80 1296 65664 4.55936 3.41334 83.7156 104.803 196.59 196.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1200 0.000128 4096 120 2064 144864 28.4262 932.264 837.647 1798.39 1798.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 48 1620 0.001024 2048 380 288 16416 1.36662 21.8125 91.1754 114.398 114.454
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1160 6.4e-05 2048 90 1632 292992 35.3452 28.3218 934.343 837.562 1835.67 1835.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1890 0.000256 512 470 384 66048 2.8032 1.69741 14.4991 90.8751 109.999 110.105
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 500 0.000256 2048 120 960 43008 13.278 6.9936 97.0325 208.426 325.86 325.974
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1880 6.4e-05 1024 400 1248 276480 24.3553 13.5109 305.623 417.474 761.135 761.284
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 48 400 0.000512 4096 82 1824 21312 5.79283 6.61504 102.923 209.44 324.843 324.927
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 830 6.4e-05 1024 190 720 221184 32.2193 13.3813 141.33 414.336 601.454 601.608
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1170 3.2e-05 4096 180 3216 552960 208.969 126.345 5819.34 3733.66 9888.6 9888.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 680 0.000256 1024 80 1296 65088 4.56992 3.41354 67.6168 104.608 180.307 180.402
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1200 0.000128 4096 120 2064 144864 28.4385 756.499 837.927 1622.91 1622.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 48 1620 0.001024 2048 380 288 16272 1.36547 21.6003 90.9242 113.934 113.991
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1160 6.4e-05 2048 90 1632 293184 35.3752 28.3189 758.266 837.716 1659.78 1659.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1890 0.000256 512 470 384 65664 2.79216 1.6937 11.8464 90.7271 107.192 107.306
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 48 500 0.000256 2048 120 960 42624 13.2377 7.00205 83.401 207.533 311.304 311.419
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1880 6.4e-05 1024 400 1248 276480 24.2276 13.4612 258.341 416.515 712.705 712.844
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 48 400 0.000512 4096 82 1824 21120 5.77939 6.61987 369.509 209.182 591.162 591.249
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 830 6.4e-05 1024 190 720 221184 31.9795 13.3162 119.813 412.349 577.643 577.796
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1170 3.2e-05 4096 180 3216 551424 209.136 126.204 4896.58 3734.45 8966.65 8966.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 680 0.000256 1024 80 1296 65280 4.55571 3.40333 57.1134 104.413 169.586 169.679
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1200 0.000128 4096 120 2064 144768 28.4262 634.306 838.79 1501.57 1501.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 48 1620 0.001024 2048 380 288 16320 1.37216 21.7028 91.1829 114.301 114.359
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1160 6.4e-05 2048 90 1632 292608 35.4037 28.281 635.856 836.911 1536.56 1536.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1890 0.000256 512 470 384 64512 2.80486 1.6855 9.7975 90.444 104.86 104.973
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 48 500 0.000256 2048 120 960 41472 13.3002 6.9248 70.8894 206.629 297.875 297.991
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1880 6.4e-05 1024 400 1248 278656 24.3492 13.5368 564.924 418.676 1021.65 1021.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 400 0.000512 4096 82 1824 21392 5.79894 6.61523 179.92 209.628 402.035 402.119
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 830 6.4e-05 1024 190 720 227584 32.1167 13.5235 265.924 418.614 730.377 730.527
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1170 3.2e-05 4096 180 3216 553280 209.607 126.439 10544.3 3734.88 14615.5 14615.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 680 0.000256 1024 80 1296 65632 4.58461 3.41731 123.639 104.815 236.558 236.654
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1200 0.000128 4096 120 2064 144984 28.4365 1363.89 838.657 2231.03 2231.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1620 0.001024 2048 380 288 16464 1.37402 10.9282 92.4948 104.84 104.898
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1160 6.4e-05 2048 90 1632 293216 35.5217 28.332 1372.69 838.208 2274.86 2274.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1890 0.000256 512 470 384 66304 2.82275 1.70637 20.9545 91.1405 116.748 116.859
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 500 0.000256 2048 120 960 43456 13.3733 7.06115 125.718 209.496 355.781 355.895
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1880 6.4e-05 1024 400 1248 277760 24.3809 13.6354 353.942 418.394 810.519 810.654
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 400 0.000512 4096 82 1824 21056 5.75488 6.57808 114.166 208.546 335.118 335.204
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 830 6.4e-05 1024 190 720 225792 32.2681 13.5123 166.723 418.415 631.103 631.253
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1170 3.2e-05 4096 180 3216 552832 209.23 126.382 6678.44 3734.75 10749.1 10749.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 680 0.000256 1024 80 1296 65408 4.58003 3.41549 77.8449 104.811 190.755 190.849
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1200 0.000128 4096 120 2064 144928 28.4284 866.617 837.955 1733.05 1733.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1620 0.001024 2048 380 288 16352 1.36493 7.00576 91.0434 99.4569 99.5148
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1160 6.4e-05 2048 90 1632 292992 35.4225 28.4099 868.992 837.653 1770.58 1770.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1890 0.000256 512 470 384 66304 2.81725 1.70717 13.8561 91.2138 109.725 109.836
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 500 0.000256 2048 120 960 43008 13.4128 7.04938 79.6649 209.468 309.722 309.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1880 6.4e-05 1024 400 1248 276864 24.4698 13.5414 289.13 418.856 746.162 746.291
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 400 0.000512 4096 82 1824 20832 5.76307 6.56083 92.7621 208.437 313.598 313.682
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 830 6.4e-05 1024 190 720 225792 32.3503 13.5291 136.66 418.801 601.522 601.667
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1170 3.2e-05 4096 180 3216 552384 209.217 126.274 5490.36 3750.92 9577.04 9577.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 680 0.000256 1024 80 1296 65184 4.60883 3.42672 63.7911 104.972 176.897 176.993
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1200 0.000128 4096 120 2064 144816 28.42 713.266 838.427 1580.16 1580.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1620 0.001024 2048 380 288 16296 1.36806 5.96378 92.1423 99.517 99.5748
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1160 6.4e-05 2048 90 1632 292320 35.5599 28.3484 713.845 837.369 1615.23 1615.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1890 0.000256 512 470 384 65856 2.84013 1.71213 11.3904 92.2351 108.308 108.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 500 0.000256 2048 120 960 43008 13.4675 7.1639 78.3947 209.805 308.959 309.081
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1880 6.4e-05 1024 400 1248 275968 24.4614 14.5386 259.585 418.616 717.362 717.493
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 400 0.000512 4096 82 1824 20608 5.73606 6.55984 83.8084 207.981 304.156 304.244
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 830 6.4e-05 1024 190 720 222208 32.0008 13.3632 121.754 413.761 581.068 581.224
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1170 3.2e-05 4096 180 3216 551936 208.601 126.123 4939.14 3751.31 9025.45 9025.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 680 0.000256 1024 80 1296 64512 4.52486 3.3792 57.4901 103.775 169.272 169.365
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1200 0.000128 4096 120 2064 144704 28.4313 645.531 837.501 1511.51 1511.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 14 48 1620 0.001024 2048 380 288 16128 1.35856 19.3992 90.686 111.487 111.546
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1160 6.4e-05 2048 90 1632 292096 35.392 28.3105 644.18 836.901 1544.89 1544.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1890 0.000256 512 470 384 64512 2.81773 1.6896 10.1097 90.586 105.33 105.452
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 14 48 500 0.000256 2048 120 960 41216 13.3597 7.0103 70.209 207.4 298.106 298.232
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1880 6.4e-05 1024 400 1248 278528 24.3256 13.5128 541.45 419.154 998.607 998.743
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 400 0.000512 4096 82 1824 21376 5.77107 6.61648 174.713 209.212 396.386 396.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 830 6.4e-05 1024 190 720 227328 31.9421 13.4881 256.27 417.715 719.607 719.752
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1170 3.2e-05 4096 180 3216 553472 208.733 126.189 10280.2 3733.36 14348.8 14349
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 680 0.000256 1024 80 1296 65536 4.55981 3.40563 118.656 104.6 231.321 231.412
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1200 0.000128 4096 120 2064 144960 28.4398 1326.38 838.133 2193 2193.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1620 0.001024 2048 380 288 16448 1.37222 10.7191 92.2414 104.376 104.434
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1160 6.4e-05 2048 90 1632 293376 35.3735 28.3644 1335.63 837.955 2237.43 2237.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1890 0.000256 512 470 384 66048 2.81162 1.70512 20.694 92.1697 117.508 117.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 500 0.000256 2048 120 960 43520 13.2829 7.01686 122.127 209.062 351.619 351.736
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1880 6.4e-05 1024 400 1248 276480 24.3723 13.4993 347.857 417.746 803.64 803.779
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 400 0.000512 4096 82 1824 21248 5.7897 6.62499 113.828 209.499 335.816 335.897
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 830 6.4e-05 1024 190 720 225280 32.2275 13.8243 163.775 417.689 627.701 627.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1170 3.2e-05 4096 180 3216 552960 209.164 126.271 6648.49 3755.36 10739.5 10739.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 680 0.000256 1024 80 1296 65536 4.5585 3.40947 77.2617 104.659 189.985 190.079
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1200 0.000128 4096 120 2064 144896 28.4358 861.706 838.109 1728.29 1728.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1620 0.001024 2048 380 288 16384 1.37392 7.26045 87.0911 95.7677 95.8242
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1160 6.4e-05 2048 90 1632 293376 35.3891 28.379 864.897 838.081 1766.85 1766.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1890 0.000256 512 470 384 65536 2.82867 1.70771 13.3736 91.136 109.171 109.282
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 500 0.000256 2048 120 960 43008 13.3766 7.02211 78.6364 209.172 308.338 308.457
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1880 6.4e-05 1024 400 1248 276480 24.2401 13.4626 287.116 416.964 741.955 742.095
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 400 0.000512 4096 82 1824 21120 5.77414 6.61462 95.7268 209.38 317.571 317.658
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 830 6.4e-05 1024 190 720 221184 31.9753 13.4113 135.959 412.732 594.265 594.418
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1170 3.2e-05 4096 180 3216 551424 209.235 126.22 5562.8 3742.81 9641.35 9641.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 680 0.000256 1024 80 1296 65280 4.55661 3.40582 63.8136 104.511 176.39 176.488
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1200 0.000128 4096 120 2064 144768 28.4076 722.336 838.443 1589.23 1589.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1620 0.001024 2048 380 288 16320 1.37011 6.15418 91.2285 98.7966 98.8581
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1160 6.4e-05 2048 90 1632 292608 35.416 28.3996 725.091 837.592 1626.61 1626.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1890 0.000256 512 470 384 64512 2.80771 1.68269 10.9399 90.4388 106.002 106.117
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 500 0.000256 2048 120 960 41472 13.3131 6.93453 64.696 206.818 291.899 292.026
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1880 6.4e-05 1024 400 1248 274432 24.5702 13.5032 251.294 418.318 707.844 707.975
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 400 0.000512 4096 82 1824 20480 5.72851 6.53984 82.0428 207.639 302.023 302.105
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 830 6.4e-05 1024 190 720 221184 32.669 13.4982 119.987 418.26 584.598 584.745
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1170 3.2e-05 4096 180 3216 552960 209.112 126.325 4920.82 3760.22 9016.75 9017
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 680 0.000256 1024 80 1296 65536 4.57398 3.40992 56.4966 104.941 169.522 169.613
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1200 0.000128 4096 120 2064 144640 28.4341 634.221 838.375 1501.07 1501.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1620 0.001024 2048 380 288 16128 1.3641 5.39299 90.932 97.7306 97.789
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1160 6.4e-05 2048 90 1632 291840 35.3577 28.3955 634.905 836.402 1535.16 1535.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1890 0.000256 512 470 384 65536 2.83619 1.70566 10.078 91.037 105.781 105.894
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 500 0.000256 2048 120 960 43008 13.4122 7.0489 69.9427 209.72 300.249 300.366
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1880 6.4e-05 1024 400 1248 278784 24.3786 13.5455 526.613 419.191 983.9 984.044
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 400 0.000512 4096 82 1824 21312 5.7969 6.60531 172.85 209.186 394.513 394.596
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 830 6.4e-05 1024 190 720 225792 32.1802 13.7668 246.783 417.591 710.511 710.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1170 3.2e-05 4096 180 3216 553536 208.964 126.293 10191.5 3732.37 14259.4 14259.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 680 0.000256 1024 80 1296 65664 4.58915 3.42454 116.642 107.084 231.842 231.934
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1200 0.000128 4096 120 2064 144936 28.4328 1320.66 838.564 2187.71 2187.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1620 0.001024 2048 380 288 16416 1.36842 10.7557 91.2587 103.425 103.486
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1160 6.4e-05 2048 90 1632 293184 35.5013 28.3345 1310.68 838.178 2212.8 2212.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1890 0.000256 512 470 384 66240 2.8104 1.70394 20.4983 91.1125 116.253 116.363
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 500 0.000256 2048 120 960 43200 13.3356 7.02022 119.786 209.086 349.36 349.482
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1880 6.4e-05 1024 400 1248 276480 24.3687 13.5139 367.076 417.876 823.002 823.141
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 400 0.000512 4096 82 1824 21312 5.7849 6.61709 119.988 209.634 342.095 342.182
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 830 6.4e-05 1024 190 720 221184 32.2291 13.3822 168.568 414.726 629.098 629.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1170 3.2e-05 4096 180 3216 552960 209.007 126.362 7001 3740.53 11077.2 11077.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 680 0.000256 1024 80 1296 65088 4.57382 3.41242 80.5912 104.71 193.39 193.488
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1200 0.000128 4096 120 2064 144864 28.4409 901.827 838.706 1769.02 1769.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1620 0.001024 2048 380 288 16272 1.36387 7.21555 92.0267 100.648 100.704
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1160 6.4e-05 2048 90 1632 293184 35.3789 28.4733 903.011 838.507 1805.47 1805.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1890 0.000256 512 470 384 65664 2.79427 1.69379 14.0795 91.8369 110.532 110.647
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 500 0.000256 2048 120 960 42624 13.2413 6.96547 82.1747 207.729 310.242 310.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1880 6.4e-05 1024 400 1248 276480 24.4273 13.5261 310.327 417.574 766.026 766.173
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 400 0.000512 4096 82 1824 20736 5.7359 6.52842 98.7064 207.506 318.554 318.638
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 830 6.4e-05 1024 190 720 221184 32.7476 13.5107 143.44 417.513 607.405 607.562
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1170 3.2e-05 4096 180 3216 552960 208.826 126.286 5927.29 3747.85 10010.5 10010.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 680 0.000256 1024 80 1296 64800 4.60349 3.41402 68.6934 104.71 181.524 181.623
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1200 0.000128 4096 120 2064 144720 28.4456 768.868 837.698 1635.06 1635.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1620 0.001024 2048 380 288 16200 1.36602 6.36605 92.0359 99.8117 99.8725
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1160 6.4e-05 2048 90 1632 292896 35.5108 28.4638 764.324 837.203 1665.61 1665.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1890 0.000256 512 470 384 65664 2.83814 1.71008 11.9527 92.1388 108.767 108.883
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 500 0.000256 2048 120 960 43200 13.3845 7.04934 70.5273 209.269 300.361 300.481
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1880 6.4e-05 1024 400 1248 271872 24.3617 13.4922 304.776 414.479 757.285 757.433
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 400 0.000512 4096 82 1824 20736 5.74464 6.588 101.001 208.618 322.026 322.111
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 830 6.4e-05 1024 190 720 211968 32.5337 13.2693 138.421 408.33 592.744 592.891
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1170 3.2e-05 4096 180 3216 552960 208.731 126.24 5936.78 3739.36 10011.4 10011.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 680 0.000256 1024 80 1296 64512 4.5448 3.38534 68.2811 104 180.316 180.412
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1200 0.000128 4096 120 2064 144576 28.4242 769.579 836.941 1635 1635.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1620 0.001024 2048 380 288 16128 1.36314 6.09894 90.8314 98.3386 98.398
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1160 6.4e-05 2048 90 1632 292608 35.3727 28.3914 769.953 837.887 1671.71 1671.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1890 0.000256 512 470 384 64512 2.76493 1.67331 12.1642 90.0452 106.775 106.889
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 500 0.000256 2048 120 960 41472 13.1058 6.89562 70.0431 204.773 294.949 295.072
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1880 6.4e-05 1024 400 1248 279040 24.3155 16.2754 521.797 419.51 982.065 982.198
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 400 0.000512 4096 82 1824 21280 5.75834 6.60374 171.359 209.295 393.091 393.177
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 830 6.4e-05 1024 190 720 227840 32.0983 13.5159 245.235 419.452 710.488 710.631
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1170 3.2e-05 4096 180 3216 553600 208.79 126.23 10132.4 3755.46 14223.2 14223.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 680 0.000256 1024 80 1296 65280 4.5672 3.4088 113.806 104.619 226.505 226.601
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1200 0.000128 4096 120 2064 144960 28.4377 1311.29 839.055 2178.83 2178.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1620 0.001024 2048 380 288 16400 1.37418 10.6392 92.7519 104.808 104.868
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1160 6.4e-05 2048 90 1632 293440 35.3922 28.3894 1298.62 838.83 2201.34 2201.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1890 0.000256 512 470 384 65920 2.79744 1.69738 20.1372 92.5149 117.277 117.391
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 500 0.000256 2048 120 960 42880 13.2888 6.98208 117.151 208.242 345.794 345.914
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1880 6.4e-05 1024 400 1248 279040 24.2879 13.5125 375.272 419.273 832.516 832.655
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 400 0.000512 4096 82 1824 21120 5.75462 6.59251 119.943 208.693 341.059 341.148
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 830 6.4e-05 1024 190 720 225280 32.3517 13.4976 175.548 419.221 640.809 640.967
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1170 3.2e-05 4096 180 3216 552960 208.729 126.233 7150.64 3756.78 11242.7 11242.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 680 0.000256 1024 80 1296 64640 4.54707 3.39942 81.657 104.213 193.921 194.017
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1200 0.000128 4096 120 2064 144800 28.4037 925.872 837.894 1792.22 1792.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1620 0.001024 2048 380 288 16320 1.36768 7.29254 91.1035 99.8071 99.8667
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1160 6.4e-05 2048 90 1632 293120 35.3403 28.4442 925.732 838.348 1827.97 1828.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1890 0.000256 512 470 384 65280 2.78893 1.68592 14.0638 90.4974 109.162 109.275
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 500 0.000256 2048 120 960 42240 13.1691 7.06819 83.0261 206.574 309.97 310.092
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1880 6.4e-05 1024 400 1248 276480 24.3623 14.4897 308.868 417.97 765.858 765.999
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 400 0.000512 4096 82 1824 20640 5.72426 6.52493 98.522 207.559 318.407 318.489
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 830 6.4e-05 1024 190 720 222720 31.7893 13.3371 143.367 412.773 601.45 601.601
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1170 3.2e-05 4096 180 3216 552960 208.627 126.262 5895.08 3734.73 9964.98 9965.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 680 0.000256 1024 80 1296 65280 4.57523 3.41117 68.0109 104.826 180.922 181.015
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1200 0.000128 4096 120 2064 144720 28.4181 762.365 839.294 1630.12 1630.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1620 0.001024 2048 380 288 16080 1.35846 6.00778 90.7082 98.1177 98.175
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1160 6.4e-05 2048 90 1632 292800 35.3935 28.3106 763.075 838.189 1665.07 1665.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1890 0.000256 512 470 384 65280 2.79466 1.68765 11.7356 90.5012 106.846 106.959
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 500 0.000256 2048 120 960 42240 13.2123 6.94205 69.6937 206.935 296.919 297.038
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1880 6.4e-05 1024 400 1248 271360 24.2688 13.8205 283.915 412.535 734.702 734.829
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 400 0.000512 4096 82 1824 20480 5.73859 6.55648 90.9426 207.797 311.108 311.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 830 6.4e-05 1024 190 720 215040 32.714 13.3248 129.545 412.475 588.245 588.393
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1170 3.2e-05 4096 180 3216 552960 209.114 126.325 5474.31 3757.54 9567.56 9567.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 680 0.000256 1024 80 1296 64000 4.53088 3.37286 62.719 103.543 174.268 174.363
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1200 0.000128 4096 120 2064 144640 28.4224 708.197 837.595 1574.26 1574.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1620 0.001024 2048 380 288 16000 1.36154 6.19686 91.7156 99.3159 99.3755
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1160 6.4e-05 2048 90 1632 291840 35.3492 28.2685 708.098 835.228 1607.04 1607.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1890 0.000256 512 470 384 64000 2.82253 1.68637 10.8627 91.4067 106.908 107.019
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 500 0.000256 2048 120 960 40960 13.3634 6.93722 62.9398 206.957 290.326 290.447
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1880 6.4e-05 1024 400 1250 278016 24.3319 13.5137 460.041 419.354 917.413 917.552
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 50 400 0.000512 4096 82 1800 21632 5.79603 6.61584 291.899 209.5 513.886 513.971
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 830 6.4e-05 1024 190 700 234496 31.2096 13.5002 222.466 419.29 686.661 686.811
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1170 3.2e-05 4096 180 3200 553472 208.599 126.228 8932.19 3738.04 13005.3 13005.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 680 0.000256 1024 80 1300 66176 4.56269 3.41811 103.693 104.956 216.734 216.828
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1200 0.000128 4096 120 2050 145088 28.4406 1156.41 838.889 2023.78 2023.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 50 1620 0.001024 2048 380 250 16864 1.37363 14.1833 92.8182 108.42 108.478
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1160 6.4e-05 2048 90 1600 293760 35.3613 28.3192 1134.56 838.886 2037.23 2037.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1890 0.000256 512 470 400 66560 2.80733 1.71027 17.4517 92.508 114.613 114.726
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 50 500 0.000256 2048 120 1000 42240 13.5036 7.05741 186.241 209.785 416.726 416.841
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1880 6.4e-05 1024 400 1250 277504 24.3869 13.832 295.661 419.434 753.484 753.634
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 400 0.000512 4096 82 1800 21504 5.7856 6.61104 289.348 209.353 511.173 511.259
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 830 6.4e-05 1024 190 700 233472 31.1861 13.4971 142.95 418.016 605.837 605.985
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1170 3.2e-05 4096 180 3200 552960 209.203 126.278 5653.49 3758.12 9747.35 9747.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 680 0.000256 1024 80 1300 65792 4.5568 3.40598 65.8052 104.675 178.544 178.638
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1200 0.000128 4096 120 2050 145024 28.4242 728.418 838.786 1595.67 1595.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 1620 0.001024 2048 380 250 16832 1.37011 14.1653 91.3236 106.9 106.958
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1160 6.4e-05 2048 90 1600 293632 35.3873 28.3221 719.64 838.72 1622.17 1622.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1890 0.000256 512 470 400 66048 2.816 1.70621 11.3334 75.6293 91.6121 91.7279
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 50 500 0.000256 2048 120 1000 41984 13.4564 7.01219 184.158 209.283 414.045 414.153
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1880 6.4e-05 1024 400 1250 276480 24.3912 13.5064 241.664 418.442 698.165 698.296
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 400 0.000512 4096 82 1800 21312 5.76304 6.59795 287.25 208.665 508.347 508.424
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 830 6.4e-05 1024 190 700 230400 31.3405 13.4427 116.363 416.332 577.667 577.811
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1170 3.2e-05 4096 180 3200 552960 208.687 126.196 5532.8 3733.3 9601.27 9601.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 680 0.000256 1024 80 1300 66048 4.55472 3.41142 54.5711 104.796 167.434 167.527
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1200 0.000128 4096 120 2050 144960 28.4107 596.449 837.861 1462.77 1462.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 1620 0.001024 2048 380 250 16800 1.37011 14.0929 91.1499 106.655 106.713
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1160 6.4e-05 2048 90 1600 293376 35.3461 28.2807 587.056 837.667 1488.45 1488.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1890 0.000256 512 470 400 66048 2.80499 1.69984 9.45078 90.9799 105.06 105.169
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 500 0.000256 2048 120 1000 41472 13.4621 7.05539 182.54 208.434 411.623 411.738
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1880 6.4e-05 1024 400 1250 277760 24.464 13.5823 432.69 419.142 890.045 890.186
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 400 0.000512 4096 82 1800 21600 5.80403 6.6089 141.096 209.308 362.89 362.973
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 830 6.4e-05 1024 190 700 234240 31.3822 13.5266 207.096 419.005 671.199 671.349
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1170 3.2e-05 4096 180 3200 553280 210.059 126.588 8265.66 3737.21 12339.8 12340.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 680 0.000256 1024 80 1300 66080 4.58691 3.42426 96.4935 104.899 209.506 209.599
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1200 0.000128 4096 120 2050 145080 28.4462 1068.51 839.609 1936.61 1936.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 50 1620 0.001024 2048 380 250 16880 1.3736 12.6629 91.5948 105.674 105.732
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1160 6.4e-05 2048 90 1600 293600 35.5518 28.3609 1054.27 837.929 1956.21 1956.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1890 0.000256 512 470 400 66560 2.82624 1.71165 16.2926 90.636 111.598 111.708
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 50 500 0.000256 2048 120 1000 42240 13.5158 7.07728 105.003 209.649 335.375 335.491
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1880 6.4e-05 1024 400 1250 277760 24.3909 13.5457 277.545 419.109 734.757 734.892
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 50 400 0.000512 4096 82 1800 21440 5.78717 6.61094 248.313 209.099 469.885 469.967
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 830 6.4e-05 1024 190 700 232960 31.4658 13.6315 132.907 419.06 597.255 597.399
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1170 3.2e-05 4096 180 3200 552960 209.164 126.393 5300.96 3735.88 9372.69 9372.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 680 0.000256 1024 80 1300 65600 4.55712 3.40877 61.6881 104.524 174.281 174.375
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1200 0.000128 4096 120 2050 145040 28.43 684.454 838.521 1551.45 1551.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 50 1620 0.001024 2048 380 250 16800 1.36867 12.2612 91.2835 104.956 105.014
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1160 6.4e-05 2048 90 1600 293440 35.4223 28.3316 675.678 851.718 1591.26 1591.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1890 0.000256 512 470 400 65920 2.80278 1.69702 10.6223 90.9465 106.2 106.308
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 50 500 0.000256 2048 120 1000 41600 13.4076 6.97958 71.2574 208.042 299.817 299.928
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1880 6.4e-05 1024 400 1250 276480 24.4214 14.5853 230.941 421.45 691.558 691.688
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 50 400 0.000512 4096 82 1800 21360 5.8239 6.61094 248.594 211.323 472.423 472.506
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 830 6.4e-05 1024 190 700 230400 31.6345 14.4861 110.484 421.4 578.189 578.334
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1170 3.2e-05 4096 180 3200 552000 209.864 126.496 4404.73 3770.31 8511.67 8511.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 680 0.000256 1024 80 1300 65760 4.57501 3.41222 52.1146 105.585 165.785 165.877
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1200 0.000128 4096 120 2050 144960 28.4385 567.502 850.854 1446.84 1446.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 50 1620 0.001024 2048 380 250 16800 1.37206 12.5806 91.8355 105.828 105.887
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1160 6.4e-05 2048 90 1600 293280 35.5134 28.4676 562.197 845.214 1471.49 1471.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1890 0.000256 512 470 400 66240 2.81955 1.70675 9.11555 91.5037 105.278 105.383
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 50 500 0.000256 2048 120 1000 41280 13.5673 7.05126 61.6111 211.015 293.37 293.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1880 6.4e-05 1024 400 1250 276480 24.4546 13.5101 198.532 419.617 656.277 656.403
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 50 400 0.000512 4096 82 1800 21120 5.77261 6.58867 244.425 208.868 465.729 465.809
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 830 6.4e-05 1024 190 700 230400 31.7352 13.4988 94.944 419.561 559.922 560.068
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1170 3.2e-05 4096 180 3200 552960 208.749 126.235 3809.49 3740.28 7885.03 7885.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 680 0.000256 1024 80 1300 65280 4.54314 3.39523 44.2132 104.298 156.548 156.642
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1200 0.000128 4096 120 2050 144960 28.4324 492.422 838.984 1359.89 1359.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 50 1620 0.001024 2048 380 250 16640 1.36557 12.3836 91.0433 104.835 104.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1160 6.4e-05 2048 90 1600 293120 35.3657 28.3484 486.039 838.972 1388.83 1388.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1890 0.000256 512 470 400 65280 2.78806 1.68125 7.68502 90.5598 102.846 102.951
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 50 500 0.000256 2048 120 1000 40960 13.3653 6.93114 161.376 206.741 388.543 388.653
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1880 6.4e-05 1024 400 1250 277248 24.3857 13.5214 597.445 418.773 1054.3 1054.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 400 0.000512 4096 82 1800 21600 5.78774 6.61914 191.353 209.725 413.556 413.641
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 830 6.4e-05 1024 190 700 233472 31.3333 13.5114 285.783 418.722 749.532 749.669
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1170 3.2e-05 4096 180 3200 553344 209.064 126.387 11233.1 3757.83 15326.7 15326.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 680 0.000256 1024 80 1300 66048 4.56416 3.41606 132.77 104.83 245.681 245.774
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1200 0.000128 4096 120 2050 145056 28.4321 1448.61 838.821 2315.91 2315.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1620 0.001024 2048 380 250 16848 1.36688 10.3924 91.1931 102.996 103.054
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1160 6.4e-05 2048 90 1600 293568 35.3757 28.3465 1438.29 839.021 2341.14 2341.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1890 0.000256 512 470 400 66432 2.80867 1.70867 22.0359 91.218 117.902 118.011
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 500 0.000256 2048 120 1000 42240 13.4608 7.05283 135.019 209.525 365.193 365.316
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1880 6.4e-05 1024 400 1250 276480 24.3952 14.6104 367.974 418.45 825.596 825.735
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 400 0.000512 4096 82 1800 21312 5.74659 6.5903 118.015 208.67 339.092 339.174
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 830 6.4e-05 1024 190 700 230400 31.3462 13.4383 174.547 416.606 636.118 636.264
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1170 3.2e-05 4096 180 3200 552960 208.54 126.217 6968.19 3736.16 11039.4 11039.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 680 0.000256 1024 80 1300 66048 4.55722 3.41168 82.3748 104.797 195.242 195.336
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1200 0.000128 4096 120 2050 144960 28.4098 900.116 837.764 1766.34 1766.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 12 50 1620 0.001024 2048 380 250 16800 1.36854 18.232 91.1438 110.788 110.844
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1160 6.4e-05 2048 90 1600 293376 35.3414 28.3346 891.681 837.571 1793.03 1793.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1890 0.000256 512 470 400 66048 2.79974 1.69805 14.0982 90.871 109.595 109.704
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 500 0.000256 2048 120 1000 41472 13.4234 7.0368 94.966 208.433 323.991 324.107
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1880 6.4e-05 1024 400 1250 276480 24.3495 13.5076 299.912 417.479 755.418 755.561
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 400 0.000512 4096 82 1800 21312 5.79363 6.61248 97.1529 209.434 319.064 319.147
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 830 6.4e-05 1024 190 700 230400 31.106 13.3877 142.792 414.332 601.799 601.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1170 3.2e-05 4096 180 3200 552960 209.003 126.373 5702.68 3752.97 9791.3 9791.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 680 0.000256 1024 80 1300 65664 4.56528 3.41197 67.0981 104.605 179.78 179.876
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1200 0.000128 4096 120 2050 144864 28.4238 736.714 837.501 1602.68 1602.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 50 1620 0.001024 2048 380 250 16704 1.36771 17.1641 90.9418 109.517 109.578
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1160 6.4e-05 2048 90 1600 293184 35.3798 28.3646 729.49 837.707 1631.05 1631.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1890 0.000256 512 470 400 65664 2.79731 1.69632 11.5687 90.7279 106.92 107.034
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 50 500 0.000256 2048 120 1000 41472 13.3599 6.95933 81.9783 207.525 309.955 310.079
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1880 6.4e-05 1024 400 1250 273408 24.4525 14.8398 253.395 416.507 709.365 709.502
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 50 400 0.000512 4096 82 1800 21120 5.77286 6.61773 351.959 209.177 573.601 573.678
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 830 6.4e-05 1024 190 700 227328 31.2401 13.374 120.565 412.34 577.708 577.862
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1170 3.2e-05 4096 180 3200 551424 209.149 126.223 4840.11 3734.32 8910.09 8910.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 680 0.000256 1024 80 1300 65280 4.55837 3.40432 56.8373 104.41 169.312 169.409
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1200 0.000128 4096 120 2050 144768 28.4363 625.995 837.415 1491.89 1491.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 50 1620 0.001024 2048 380 250 16704 1.37075 18.1451 91.2681 110.829 110.889
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1160 6.4e-05 2048 90 1600 292608 35.4257 28.3505 617.882 836.983 1518.75 1518.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1890 0.000256 512 470 400 64512 2.80768 1.68771 9.76528 81.0116 95.3978 95.5138
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 50 500 0.000256 2048 120 1000 39936 13.4093 6.92634 70.3942 206.619 297.479 297.599
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1880 6.4e-05 1024 400 1250 277760 24.424 13.5347 550.405 418.451 1006.98 1007.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 400 0.000512 4096 82 1800 21616 5.81632 6.61114 174.959 209.511 396.971 397.054
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 830 6.4e-05 1024 190 700 232960 31.4449 13.5255 262.68 418.386 726.221 726.373
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1170 3.2e-05 4096 180 3200 552832 209.967 126.503 10292.5 3735.23 14364.5 14364.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 680 0.000256 1024 80 1300 65856 4.57565 3.41894 121.642 104.764 234.506 234.599
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1200 0.000128 4096 120 2050 145040 28.4344 1329.64 838.095 2196.21 2196.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1620 0.001024 2048 380 250 16856 1.3664 9.88502 91.1998 102.493 102.552
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1160 6.4e-05 2048 90 1600 293440 35.5219 28.351 1320.7 837.753 2222.43 2222.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1890 0.000256 512 470 400 66304 2.82464 1.70848 20.4784 91.1142 116.254 116.362
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 500 0.000256 2048 120 1000 42112 13.4953 7.04445 124.843 209.381 354.895 355.013
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1880 6.4e-05 1024 400 1250 277760 24.3782 13.5217 347.743 418.871 804.69 804.827
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 400 0.000512 4096 82 1800 21280 5.75693 6.57558 111.437 208.778 332.622 332.704
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 830 6.4e-05 1024 190 700 232960 31.3853 14.6042 166.84 418.817 631.831 631.978
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1170 3.2e-05 4096 180 3200 552832 209.24 126.394 6542.68 3739.08 10617.7 10617.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 680 0.000256 1024 80 1300 65856 4.56285 3.41197 77.2334 104.923 190.234 190.326
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1200 0.000128 4096 120 2050 144928 28.4214 844.347 850.213 1723.03 1723.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1620 0.001024 2048 380 250 16800 1.37261 6.58022 92.293 100.291 100.347
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1160 6.4e-05 2048 90 1600 293440 35.415 28.4528 837.063 850.295 1751.33 1751.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1890 0.000256 512 470 400 66304 2.81648 2.35293 13.6362 92.323 111.253 111.362
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 500 0.000256 2048 120 1000 42112 13.4619 7.07581 80.1645 209.703 310.535 310.651
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1880 6.4e-05 1024 400 1250 276864 24.4828 13.54 282.995 418.536 739.722 739.863
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 400 0.000512 4096 82 1800 21168 5.7697 6.55738 91.1302 208.281 311.812 311.893
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 830 6.4e-05 1024 190 700 231168 31.731 13.5311 135.857 418.489 599.797 599.946
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1170 3.2e-05 4096 180 3200 551040 209.923 126.503 5346.55 3735.99 9419.24 9419.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 680 0.000256 1024 80 1300 65856 4.58954 3.42691 63.2624 104.895 176.274 176.368
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1200 0.000128 4096 120 2050 144816 28.4224 694.146 837.352 1559.97 1560.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1620 0.001024 2048 380 250 16632 1.38365 5.4233 90.8121 97.6609 97.7204
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1160 6.4e-05 2048 90 1600 292992 35.542 28.358 687.165 836.727 1587.89 1587.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1890 0.000256 512 470 400 65856 2.84598 1.71008 11.1008 91.1455 106.928 107.041
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 500 0.000256 2048 120 1000 41664 13.5812 7.05875 76.9496 209.648 307.368 307.487
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1880 6.4e-05 1024 400 1250 275968 24.4572 13.5107 253.637 418.678 710.451 710.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 400 0.000512 4096 82 1800 21056 5.73786 6.55974 81.9845 208.01 302.366 302.451
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 830 6.4e-05 1024 190 700 229376 31.1498 13.3632 121.687 413.815 580.198 580.348
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1170 3.2e-05 4096 180 3200 551936 208.712 126.155 4825.34 3732.48 8892.97 8893.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 680 0.000256 1024 80 1300 64512 4.52784 3.38234 56.5314 103.785 168.323 168.418
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1200 0.000128 4096 120 2050 144704 28.4306 623.804 837.296 1489.58 1489.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 14 50 1620 0.001024 2048 380 250 16576 1.36378 16.3283 90.8227 108.557 108.615
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1160 6.4e-05 2048 90 1600 292992 35.3653 28.399 621.023 837.015 1521.91 1522.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1890 0.000256 512 470 400 64512 2.81622 1.69373 9.83139 90.5907 105.059 105.171
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 500 0.000256 2048 120 1000 41216 13.3665 7.06867 70.5859 207.434 298.586 298.708
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1880 6.4e-05 1024 400 1250 277504 24.3895 13.8431 538.372 419.44 996.206 996.349
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 400 0.000512 4096 82 1800 21504 5.77914 6.61037 174.214 209.36 396.035 396.118
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 830 6.4e-05 1024 190 700 233472 31.1933 13.6232 258.801 418.124 721.923 722.074
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1170 3.2e-05 4096 180 3200 552960 209.114 126.293 10231 3752.15 14318.9 14319.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 680 0.000256 1024 80 1300 65792 4.55878 3.40589 119.21 105.109 232.602 233.163
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1200 0.000128 4096 120 2050 145024 28.4182 1320.42 851.608 2200.5 2200.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1620 0.001024 2048 380 250 16832 1.37216 9.68659 91.2688 102.37 102.429
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1160 6.4e-05 2048 90 1600 293632 35.3874 28.321 1309.58 859.035 2232.43 2232.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1890 0.000256 512 470 400 66048 2.81126 1.70189 20.5193 91.2447 116.405 116.515
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 500 0.000256 2048 120 1000 41984 13.4243 7.01142 122.83 209.2 352.596 352.714
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1880 6.4e-05 1024 400 1250 276480 24.3876 13.5018 347.315 417.712 803.094 803.255
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 400 0.000512 4096 82 1800 21504 5.78579 6.62733 114.015 209.473 335.973 336.058
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 830 6.4e-05 1024 190 700 233472 31.1996 13.4861 167.777 417.657 630.31 630.458
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1170 3.2e-05 4096 180 3200 552960 209.197 126.27 6647.52 3757.47 10740.7 10741
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 680 0.000256 1024 80 1300 65536 4.56675 3.40797 77.059 104.645 189.782 189.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1200 0.000128 4096 120 2050 144896 28.424 853.34 837.493 1719.3 1719.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1620 0.001024 2048 380 250 16768 1.36992 6.33818 92.1143 99.8641 99.9199
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1160 6.4e-05 2048 90 1600 293376 35.3868 28.301 847.608 837.955 1749.36 1749.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1890 0.000256 512 470 400 65536 2.82918 1.70723 13.4418 92.1878 110.295 110.405
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 500 0.000256 2048 120 1000 41984 13.4456 7.0215 80.3239 209.152 310.071 310.194
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1880 6.4e-05 1024 400 1250 273408 24.4572 13.4649 290.086 416.904 745.075 745.209
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 400 0.000512 4096 82 1800 21120 5.78 6.6192 95.6871 209.39 317.55 317.632
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 830 6.4e-05 1024 190 700 227328 31.2304 13.3181 140.117 412.726 597.58 597.752
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1170 3.2e-05 4096 180 3200 551424 209.19 126.205 5595.78 3757.07 9688.51 9688.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 680 0.000256 1024 80 1300 65280 4.55955 3.40499 65.4397 104.512 178.017 178.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1200 0.000128 4096 120 2050 144768 28.4245 726.417 838.044 1592.93 1592.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1620 0.001024 2048 380 250 16704 1.36806 5.60794 91.1193 98.1377 98.1978
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1160 6.4e-05 2048 90 1600 292608 35.4125 28.2846 717.451 837.607 1618.86 1618.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1890 0.000256 512 470 400 64512 2.8095 1.6855 11.1206 90.4344 106.174 106.286
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 500 0.000256 2048 120 1000 39936 13.4142 6.9321 66.5438 206.833 293.848 293.968
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1880 6.4e-05 1024 400 1250 274432 24.5753 13.5719 254.698 418.327 711.338 711.473
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 400 0.000512 4096 82 1800 20992 5.72826 6.53955 84.8651 207.641 304.844 304.928
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 830 6.4e-05 1024 190 700 229376 31.7313 13.4963 124.572 418.276 588.262 588.411
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1170 3.2e-05 4096 180 3200 552960 209.068 126.299 5020.54 3740.91 9097.08 9097.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 680 0.000256 1024 80 1300 65536 4.57578 3.41402 57.7066 104.931 170.727 170.824
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1200 0.000128 4096 120 2050 144640 28.4439 646.651 837.618 1512.75 1512.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1620 0.001024 2048 380 250 16640 1.36979 4.77683 91.0788 97.2688 97.3271
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1160 6.4e-05 2048 90 1600 291840 35.3328 28.2808 636.998 836.312 1537.02 1537.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1890 0.000256 512 470 400 65536 2.83498 1.70522 10.2322 91.0497 105.945 106.059
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 500 0.000256 2048 120 1000 40960 13.5702 7.03488 70.6968 209.722 301.152 301.272
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1880 6.4e-05 1024 400 1250 277632 24.4585 13.5431 550.465 418.976 1007.61 1007.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 400 0.000512 4096 82 1800 21456 5.78426 6.60189 177.768 209.081 399.306 399.389
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 830 6.4e-05 1024 190 700 232704 31.3507 13.5027 262.311 417.381 724.729 724.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1170 3.2e-05 4096 180 3200 552960 209.628 126.445 10556.1 3733.72 14626.1 14626.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 680 0.000256 1024 80 1300 65952 4.5817 3.42426 122.078 104.908 235.093 235.187
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1200 0.000128 4096 120 2050 145008 28.4385 1360.22 838.18 2226.88 2226.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1620 0.001024 2048 380 250 16848 1.37222 9.93107 91.3101 102.656 102.713
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1160 6.4e-05 2048 90 1600 293472 35.5044 28.393 1335.19 837.823 2237.01 2237.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1890 0.000256 512 470 400 66240 2.81117 1.70368 20.9755 91.0807 116.699 116.812
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 500 0.000256 2048 120 1000 42048 13.4534 7.09226 126.105 208.905 355.683 355.806
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1880 6.4e-05 1024 400 1250 276480 24.3568 13.5147 390.038 417.873 845.947 846.083
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 400 0.000512 4096 82 1800 21312 5.7897 6.61094 127.166 209.634 349.277 349.366
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 830 6.4e-05 1024 190 700 230400 31.0864 13.3872 185.076 414.727 644.46 644.612
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1170 3.2e-05 4096 180 3200 552960 208.989 126.38 7477.29 3756.49 11569.4 11569.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 680 0.000256 1024 80 1300 65664 4.56614 3.4087 87.147 104.707 199.932 200.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1200 0.000128 4096 120 2050 144864 28.4221 965.864 838.309 1832.64 1832.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1620 0.001024 2048 380 250 16704 1.36451 7.12051 90.9869 99.5168 99.5771
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1160 6.4e-05 2048 90 1600 293184 35.4032 28.3238 949.32 838.51 1851.67 1851.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1890 0.000256 512 470 400 65664 2.79277 1.69258 14.9315 90.7773 110.321 110.434
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 500 0.000256 2048 120 1000 41472 13.352 6.95885 88.7343 207.725 316.9 317.021
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1880 6.4e-05 1024 400 1250 276480 24.4194 13.5225 321.418 417.636 777.164 777.303
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 400 0.000512 4096 82 1800 20736 5.73859 6.52858 101.016 207.538 320.894 320.978
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 830 6.4e-05 1024 190 700 228096 31.9231 13.7795 151.47 417.574 614.934 615.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1170 3.2e-05 4096 180 3200 551232 210.063 126.532 6138.87 3738.23 10214 10214.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 680 0.000256 1024 80 1300 65664 4.58048 3.4207 72.2479 104.717 185.068 185.164
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1200 0.000128 4096 120 2050 144720 28.4206 793.319 837.242 1659.03 1659.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1620 0.001024 2048 380 250 16632 1.36806 5.90326 92.0024 99.3175 99.3763
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1160 6.4e-05 2048 90 1600 292896 35.4894 28.3328 782.383 837.247 1683.56 1683.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1890 0.000256 512 470 400 65664 2.8353 1.71008 12.3452 92.1434 109.164 109.273
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 500 0.000256 2048 120 1000 41472 13.5633 7.03283 74.1298 209.296 304.151 304.271
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1880 6.4e-05 1024 400 1250 271872 24.3474 13.3815 302.389 414.979 755.263 755.394
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 400 0.000512 4096 82 1800 20736 5.75069 6.59171 98.1315 208.864 319.41 319.493
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 830 6.4e-05 1024 190 700 221184 31.4626 13.2586 139.607 408.741 593.257 593.401
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1170 3.2e-05 4096 180 3200 552960 208.754 126.231 5807.72 3738.76 9881.74 9881.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 680 0.000256 1024 80 1300 64512 4.5529 3.38704 66.8507 104.124 179.019 179.112
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1200 0.000128 4096 120 2050 144576 28.4142 747.523 837.534 1613.52 1613.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1620 0.001024 2048 380 250 16416 1.35843 6.1817 91.6241 99.2084 99.2666
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1160 6.4e-05 2048 90 1600 292608 35.3842 28.3708 740.194 838.894 1642.96 1643.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1890 0.000256 512 470 400 64512 2.7657 1.67478 11.7708 91.157 107.496 107.605
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 500 0.000256 2048 120 1000 39168 13.3198 7.00659 65.3696 205.021 290.845 290.964
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1880 6.4e-05 1024 400 1250 276480 24.4522 13.5298 281.897 418.168 738.209 738.341
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 400 0.000512 4096 82 1800 20160 5.72429 6.5159 86.7805 207.043 306.135 306.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 830 6.4e-05 1024 190 700 230400 31.7239 13.5187 135.289 418.117 598.829 598.974
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1170 3.2e-05 4096 180 3200 550080 209.6 126.216 5286.43 3730.43 9352.96 9353.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 680 0.000256 1024 80 1300 64800 4.61082 3.42426 62.2816 104.997 175.414 175.505
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1200 0.000128 4096 120 2050 144720 28.4295 683.51 838.851 1550.84 1550.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1620 0.001024 2048 380 250 16560 1.37213 5.73456 91.3431 98.4933 98.5518
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1160 6.4e-05 2048 90 1600 292320 35.4449 28.4385 675.22 836.09 1575.3 1575.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1890 0.000256 512 470 400 66240 2.83098 1.70874 11.2189 90.5306 106.42 106.528
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 500 0.000256 2048 120 1000 40320 13.6707 7.07296 72.102 209.849 302.822 302.938
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1880 6.4e-05 1024 400 1250 277760 24.3871 13.527 534.272 419.041 991.396 991.528
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 400 0.000512 4096 82 1800 21440 5.76454 6.60509 171.44 209.059 392.942 393.024
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 830 6.4e-05 1024 190 700 232960 31.4587 13.5148 255.47 418.977 719.607 719.747
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1170 3.2e-05 4096 180 3200 552960 209.069 126.384 10186.4 3735.52 14257.7 14257.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 680 0.000256 1024 80 1300 65600 4.55936 3.40787 118.754 104.503 231.324 231.417
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1200 0.000128 4096 120 2050 145040 28.4328 1316.2 838.317 2183 2183.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1620 0.001024 2048 380 250 16800 1.36768 9.61946 91.2455 102.276 102.332
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1160 6.4e-05 2048 90 1600 293440 35.4083 28.3095 1301.18 837.871 2202.88 2203.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1890 0.000256 512 470 400 65920 2.79962 1.70058 20.4082 90.98 116.014 116.123
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 500 0.000256 2048 120 1000 41600 13.3982 7.00621 121.128 208.007 349.669 349.784
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1880 6.4e-05 1024 400 1250 276480 24.4768 13.7905 367.646 419.271 825.363 825.494
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 400 0.000512 4096 82 1800 21120 5.75178 6.59235 116.752 208.69 337.857 337.938
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 830 6.4e-05 1024 190 700 230400 31.7283 13.4966 174.135 419.215 638.764 638.906
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1170 3.2e-05 4096 180 3200 552960 208.692 126.242 6966.63 3756.55 11058.4 11058.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 680 0.000256 1024 80 1300 65280 4.54301 3.3936 80.5344 104.213 192.784 192.879
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1200 0.000128 4096 120 2050 144960 28.4338 899.475 838.224 1766.18 1766.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1620 0.001024 2048 380 250 16640 1.36214 6.61174 90.8981 98.9145 98.9715
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1160 6.4e-05 2048 90 1600 293120 35.3537 28.3311 888.543 838.193 1790.52 1790.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1890 0.000256 512 470 400 65280 2.78579 1.68598 13.6752 90.489 108.767 108.877
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 500 0.000256 2048 120 1000 40960 13.3097 6.93427 82.8755 206.567 309.814 309.926
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1880 6.4e-05 1024 400 1250 276480 24.3673 13.5107 310.547 417.957 766.544 766.677
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 400 0.000512 4096 82 1800 20640 5.70675 6.52576 97.4541 207.546 317.304 317.387
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 830 6.4e-05 1024 190 700 222720 31.7889 15.1117 143.088 412.752 602.929 603.071
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1170 3.2e-05 4096 180 3200 551040 210.083 126.535 5998.08 3744.19 10079.2 10079.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 680 0.000256 1024 80 1300 65280 4.5719 3.41363 69.1986 104.816 182.1 182.191
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1200 0.000128 4096 120 2050 144720 28.4221 775.099 837.959 1641.53 1641.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1620 0.001024 2048 380 250 16560 1.36554 6.07232 90.8566 98.3352 98.3931
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1160 6.4e-05 2048 90 1600 292800 35.388 28.3073 756.826 838.148 1658.77 1658.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1890 0.000256 512 470 400 65280 2.79354 1.68758 11.791 90.502 106.902 107.011
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 500 0.000256 2048 120 1000 40320 13.3812 6.9407 68.9576 206.923 296.329 296.443
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1880 6.4e-05 1024 400 1250 271360 24.2545 13.3386 281.404 412.963 732.128 732.269
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 400 0.000512 4096 82 1800 20480 5.72211 6.54822 89.117 208.003 309.465 309.549
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 830 6.4e-05 1024 190 700 225280 31.5116 13.3468 134.262 412.912 592.22 592.373
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1170 3.2e-05 4096 180 3200 552960 209.131 126.314 5479.84 3755.3 9570.86 9571.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 680 0.000256 1024 80 1300 64000 4.52717 3.3737 63.0162 103.652 174.671 174.762
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1200 0.000128 4096 120 2050 144640 28.4262 706.593 838.056 1573.12 1573.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1620 0.001024 2048 380 250 16320 1.35373 5.21482 90.4321 97.0425 97.1018
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1160 6.4e-05 2048 90 1600 291840 35.3296 28.3159 697.58 835.889 1597.22 1597.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1890 0.000256 512 470 400 64000 2.82378 1.69165 11.0602 90.4015 106.105 106.219
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 500 0.000256 2048 120 1000 40960 13.3734 6.94323 65.7236 207.17 293.34 293.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1880 6.4e-05 1024 400 1250 268800 24.4823 13.3547 266.958 413.057 718.022 718.154
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 400 0.000512 4096 82 1800 20800 5.75389 6.5536 87.9353 208.44 308.756 308.842
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 830 6.4e-05 1024 190 700 217600 32.411 13.4723 124.18 413.011 583.26 583.408
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1170 3.2e-05 4096 180 3200 550400 209.938 126.684 5260.62 3769.21 9366.73 9366.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 680 0.000256 1024 80 1300 64000 4.5385 3.3825 60.8304 103.761 172.613 172.709
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1200 0.000128 4096 120 2050 144400 28.416 680.892 837.194 1546.55 1546.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1620 0.001024 2048 380 250 16400 1.36262 5.79174 90.8214 98.0214 98.082
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1160 6.4e-05 2048 90 1600 292800 35.4271 28.3013 673.222 838.66 1575.72 1575.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1890 0.000256 512 470 400 64000 2.83603 1.69248 10.5745 90.6913 105.922 106.034
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 500 0.000256 2048 120 1000 38400 13.5896 6.95699 60.1277 207.381 288.188 288.306
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1880 6.4e-05 1024 400 1260 278528 24.3047 13.5123 435.465 419.044 892.494 892.633
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 60 400 0.000512 4096 82 1800 21440 5.80538 6.61558 250.011 209.355 471.865 471.949
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 830 6.4e-05 1024 190 720 227328 32.1329 13.4982 203.977 418.99 668.787 668.951
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1170 3.2e-05 4096 180 3240 552704 208.979 126.328 8281.87 3760.19 12377.6 12377.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 680 0.000256 1024 80 1260 66432 4.56189 3.41606 92.8972 104.884 205.859 205.956
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1200 0.000128 4096 120 2040 145120 28.4403 1054.97 856.861 1940.33 1940.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 60 1620 0.001024 2048 380 300 16352 1.37366 14.9279 90.8487 107.192 107.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1160 6.4e-05 2048 90 1620 293504 35.3585 28.2803 1056.9 854.945 1975.59 1975.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1890 0.000256 512 470 420 67328 2.79539 1.70598 16.998 91.4901 113.117 113.226
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 60 500 0.000256 2048 120 960 40704 13.6241 7.14778 158.476 209.629 389.011 389.121
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1880 6.4e-05 1024 400 1260 278528 24.3392 13.5127 285.752 419.435 743.199 743.332
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 60 400 0.000512 4096 82 1800 21376 5.79686 6.61312 248.211 209.359 470.054 470.139
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 830 6.4e-05 1024 190 720 225280 32.22 13.4854 133.244 418.01 597.141 597.286
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1170 3.2e-05 4096 180 3240 552448 209.481 126.372 5398.26 3760.07 9494.46 9494.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 680 0.000256 1024 80 1260 66048 4.55946 3.40787 60.4906 104.67 173.228 173.322
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1200 0.000128 4096 120 2040 145088 28.4324 686.234 849.318 1564.03 1564.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 60 1620 0.001024 2048 380 300 16320 1.37181 14.8792 91.421 107.716 107.776
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1160 6.4e-05 2048 90 1620 293376 35.3915 28.288 689.08 852.232 1605.09 1605.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1890 0.000256 512 470 420 67072 2.79437 1.70115 11.2813 91.1471 107.048 107.159
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 60 500 0.000256 2048 120 960 40448 13.6221 7.03219 156.597 209.207 386.596 386.715
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1880 6.4e-05 1024 400 1260 278016 24.2856 13.5022 231.62 418.797 688.373 688.507
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 400 0.000512 4096 82 1800 21120 5.76938 6.59456 246.783 208.841 468.063 468.146
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 830 6.4e-05 1024 190 720 224256 32.0746 13.4984 108.705 416.682 571.138 571.287
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1170 3.2e-05 4096 180 3240 552192 208.922 126.295 4376.84 3740.42 8452.74 8452.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 680 0.000256 1024 80 1260 66048 4.55398 3.41536 49.6845 104.886 162.639 162.734
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1200 0.000128 4096 120 2040 145056 28.4406 556.133 841.981 1426.6 1426.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 1620 0.001024 2048 380 300 16224 1.36054 14.7456 91.0429 107.193 107.251
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1160 6.4e-05 2048 90 1620 292992 35.3514 28.3722 559.39 838.277 1461.49 1461.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1890 0.000256 512 470 420 66816 2.79501 1.69578 9.43098 90.9182 104.97 105.081
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 500 0.000256 2048 120 960 39936 13.6153 6.9976 155.751 208.602 385.1 385.211
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1880 6.4e-05 1024 400 1260 276480 24.3629 13.5027 199.653 417.777 655.462 655.596
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 400 0.000512 4096 82 1800 21248 5.81837 6.62938 247.919 209.517 469.957 470.041
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 830 6.4e-05 1024 190 720 225280 32.3388 13.484 288.309 417.725 752.049 752.206
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1170 3.2e-05 4096 180 3240 551936 209.94 126.472 4623.44 3741.67 8701.81 8702.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 680 0.000256 1024 80 1260 66048 4.55939 3.40835 43.0989 104.669 155.838 155.936
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1200 0.000128 4096 120 2040 145024 28.4508 483.043 838.013 1349.55 1349.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 1620 0.001024 2048 380 300 16256 1.37142 14.8219 91.3141 107.551 107.611
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1160 6.4e-05 2048 90 1620 293376 35.3876 28.3136 485.831 838.025 1387.66 1387.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1890 0.000256 512 470 420 66560 2.80938 1.70598 8.11168 91.1884 103.944 104.056
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 500 0.000256 2048 120 960 39936 13.6873 7.03254 153.638 209.184 383.676 383.787
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1880 6.4e-05 1024 400 1260 278400 24.4312 13.5434 610.512 419.06 1067.72 1067.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 400 0.000512 4096 82 1800 21440 5.79994 6.61245 190.288 209.316 412.089 412.171
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 830 6.4e-05 1024 190 720 227840 32.1554 13.525 284.889 419.012 749.775 749.939
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1170 3.2e-05 4096 180 3240 552640 210.223 126.653 11327.5 3742.54 15407.2 15407.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 680 0.000256 1024 80 1260 66400 4.57782 3.42733 129.499 104.898 242.503 242.597
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1200 0.000128 4096 120 2040 145120 28.4401 1440.94 838.05 2307.47 2307.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 60 1620 0.001024 2048 380 300 16360 1.37011 21.86 91.2095 114.481 114.536
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1160 6.4e-05 2048 90 1620 293440 35.4942 28.3748 1456.36 837.793 2358.12 2358.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1890 0.000256 512 470 420 67200 2.81498 1.70803 23.2593 91.2573 119.168 119.281
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 60 500 0.000256 2048 120 960 40640 13.6554 7.21456 137.078 209.658 367.735 367.855
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1880 6.4e-05 1024 400 1260 277760 24.3892 13.7533 376.907 419.508 834.722 834.858
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 60 400 0.000512 4096 82 1800 21280 5.75741 6.60275 356.004 209.3 577.735 577.817
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 830 6.4e-05 1024 190 720 227840 32.086 13.5179 176.411 419.451 641.65 641.793
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1170 3.2e-05 4096 180 3240 552320 209.373 126.431 7036.65 3753.32 11126 11126.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 680 0.000256 1024 80 1260 65920 4.54611 3.4056 79.6665 104.618 192.336 192.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1200 0.000128 4096 120 2040 145040 28.4105 896.348 838.628 1763.43 1763.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 60 1620 0.001024 2048 380 300 16320 1.37216 21.7797 91.2645 114.457 114.516
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1160 6.4e-05 2048 90 1620 293440 35.4026 28.3525 902.474 838.685 1805.01 1805.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1890 0.000256 512 470 420 66560 2.78995 1.69773 14.9517 90.906 110.471 110.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 60 500 0.000256 2048 120 960 39680 13.5628 6.99245 90.8339 208.237 319.757 319.863
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1880 6.4e-05 1024 400 1260 276480 24.4398 13.609 306.086 417.797 762.1 762.242
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 60 400 0.000512 4096 82 1800 21360 5.79523 6.61728 357.19 209.482 579.158 579.244
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 830 6.4e-05 1024 190 720 226560 32.0791 13.5227 143.939 417.744 607.476 607.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1170 3.2e-05 4096 180 3240 551040 210.289 126.611 5744.32 3742.68 9824.18 9824.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 680 0.000256 1024 80 1260 65760 4.57152 3.42093 65.3826 104.661 178.14 178.244
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1200 0.000128 4096 120 2040 144960 28.4211 733.191 838.31 1599.97 1600.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 60 1620 0.001024 2048 380 300 16200 1.36397 21.4801 92.0239 114.911 114.971
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1160 6.4e-05 2048 90 1620 292800 35.5156 28.4152 738.156 837.835 1640.03 1640.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1890 0.000256 512 470 420 66240 2.82058 1.70906 12.347 92.1149 109.123 109.236
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 60 500 0.000256 2048 120 960 40320 13.6307 7.05091 79.0407 209.185 309.037 309.149
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1880 6.4e-05 1024 400 1260 276480 24.4891 13.5147 259.032 419.569 716.772 716.914
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 60 400 0.000512 4096 82 1800 21120 5.75296 6.59046 352.875 208.841 574.14 574.231
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 830 6.4e-05 1024 190 720 225280 32.3677 13.5011 121.097 419.519 586.675 586.829
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1170 3.2e-05 4096 180 3240 551680 209.369 126.452 4866.17 3766.02 8968.28 8968.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 680 0.000256 1024 80 1260 65280 4.53498 3.40022 54.9218 104.288 167.245 167.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1200 0.000128 4096 120 2040 144960 28.4259 619.504 838.839 1486.82 1486.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 60 1620 0.001024 2048 380 300 16160 1.36397 21.4589 91.0738 113.94 114
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1160 6.4e-05 2048 90 1620 293120 35.3355 28.3844 624.081 838.901 1526.81 1526.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1890 0.000256 512 470 420 65280 2.79066 1.68576 10.2802 90.6412 105.527 105.641
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 60 500 0.000256 2048 120 960 38400 13.5211 6.9767 197.318 206.715 424.669 424.786
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1880 6.4e-05 1024 400 1260 278016 24.3264 13.5188 560.766 418.36 1017.14 1017.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 400 0.000512 4096 82 1800 21408 5.78182 6.61104 173.739 209.431 395.636 395.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 830 6.4e-05 1024 190 720 227328 32.0533 13.5086 261.588 418.301 725.64 725.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1170 3.2e-05 4096 180 3240 552576 209.392 126.477 10408.2 3738.62 14483 14483.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 680 0.000256 1024 80 1260 66240 4.56445 3.41606 118.756 104.739 231.577 231.674
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1200 0.000128 4096 120 2040 145104 28.4365 1323.89 837.963 2190.33 2190.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1620 0.001024 2048 380 300 16320 1.37139 11.0265 91.1278 103.569 103.628
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1160 6.4e-05 2048 90 1620 293376 35.4164 28.3382 1336.32 837.924 2238.12 2238.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1890 0.000256 512 470 420 67200 2.79542 1.70797 21.4089 91.1798 117.222 117.332
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 500 0.000256 2048 120 960 40320 13.6011 7.03149 116.559 209.321 346.642 346.759
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1880 6.4e-05 1024 400 1260 278016 24.2964 13.5022 351.295 418.429 807.685 807.823
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 400 0.000512 4096 82 1800 21120 5.75283 6.5905 109.269 208.66 330.342 330.424
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 830 6.4e-05 1024 190 720 224256 32.0592 13.4369 162.041 416.316 624.038 624.192
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1170 3.2e-05 4096 180 3240 552192 208.863 126.293 6516.08 3737.12 10588.6 10588.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 680 0.000256 1024 80 1260 66048 4.55206 3.41082 74.5073 104.796 187.365 187.458
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1200 0.000128 4096 120 2040 145056 28.4391 830.2 837.958 1696.64 1696.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1620 0.001024 2048 380 300 16224 1.36192 7.27245 90.9922 99.6681 99.7256
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1160 6.4e-05 2048 90 1620 292992 35.3534 28.3 837.459 837.537 1738.76 1738.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1890 0.000256 512 470 420 66816 2.78797 1.69811 14.183 90.8699 109.667 109.778
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 500 0.000256 2048 120 960 39936 13.5441 7.02253 82.8908 208.424 312.009 312.128
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1880 6.4e-05 1024 400 1260 276480 24.3579 13.536 285.05 417.877 740.985 741.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 400 0.000512 4096 82 1800 21312 5.78333 6.61504 91.3884 209.643 313.5 313.581
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 830 6.4e-05 1024 190 720 221184 32.2315 13.3757 131.25 414.741 591.783 591.929
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1170 3.2e-05 4096 180 3240 551808 209.399 126.533 5360.46 3743.58 9440.26 9440.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 680 0.000256 1024 80 1260 65664 4.56768 3.4105 60.6372 104.704 173.42 173.513
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1200 0.000128 4096 120 2040 145008 28.4447 685.529 838.803 1552.82 1552.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 60 1620 0.001024 2048 380 300 16128 1.35987 18.9153 90.9167 111.234 111.291
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1160 6.4e-05 2048 90 1620 293184 35.3944 28.3911 689.955 838.513 1592.36 1592.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1890 0.000256 512 470 420 65664 2.79866 1.69386 11.4915 90.7734 106.884 106.995
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 500 0.000256 2048 120 960 39168 13.5482 6.97139 69.9984 207.73 298.376 298.498
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1880 6.4e-05 1024 400 1260 276480 24.2352 13.4984 257.221 416.818 711.942 712.081
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 60 400 0.000512 4096 82 1800 21120 5.77946 6.61638 304.612 209.33 526.41 526.498
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 830 6.4e-05 1024 190 720 221184 31.942 13.3586 118.447 412.764 576.693 576.843
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1170 3.2e-05 4096 180 3240 551424 209.211 126.199 4833.41 3737.07 8906.17 8906.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 680 0.000256 1024 80 1260 65280 4.55766 3.40432 54.1532 104.481 166.703 166.795
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1200 0.000128 4096 120 2040 144960 28.434 614.581 838.679 1481.74 1481.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 60 1620 0.001024 2048 380 300 16128 1.36573 18.8324 91.0069 111.246 111.305
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1160 6.4e-05 2048 90 1620 292608 35.383 28.3793 619.429 837.506 1520.8 1520.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1890 0.000256 512 470 420 66048 2.77648 1.68618 10.348 90.462 105.399 105.515
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 60 500 0.000256 2048 120 960 38400 13.5351 6.92906 64.9848 206.774 292.352 292.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1880 6.4e-05 1024 400 1260 276480 24.3555 13.5124 223.3 417.605 678.938 679.077
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 60 400 0.000512 4096 82 1800 20640 5.73082 6.53258 298.519 207.383 518.24 518.326
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 830 6.4e-05 1024 190 720 222720 31.8093 13.4871 104.139 412.403 562.028 562.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1170 3.2e-05 4096 180 3240 551040 210.15 126.548 4185.82 3740.98 8263.77 8264.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 680 0.000256 1024 80 1260 65280 4.58298 3.4103 46.9053 104.728 159.729 159.819
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1200 0.000128 4096 120 2040 144720 28.4518 531.341 837.074 1396.92 1396.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 60 1620 0.001024 2048 380 300 16080 1.36512 18.7788 90.9942 111.18 111.238
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1160 6.4e-05 2048 90 1620 292800 35.3953 28.3131 537.231 837.574 1438.62 1438.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1890 0.000256 512 470 420 65280 2.79402 1.69107 8.57594 90.0394 103.23 103.341
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 60 500 0.000256 2048 120 960 38400 13.5538 6.93782 57.9674 206.751 285.335 285.448
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1880 6.4e-05 1024 400 1260 277760 24.4408 13.5427 532.189 418.703 989.042 989.174
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 400 0.000512 4096 82 1800 21392 5.81168 6.6144 167.451 209.637 389.588 389.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 830 6.4e-05 1024 190 720 225792 32.3373 13.5559 247.378 418.644 712.102 712.241
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1170 3.2e-05 4096 180 3240 552384 210.164 126.581 9968.34 3740.29 14045.6 14045.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 680 0.000256 1024 80 1260 66304 4.57645 3.41718 112.768 104.826 225.686 225.782
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1200 0.000128 4096 120 2040 145096 28.4421 1267.4 838.737 2134.63 2134.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1620 0.001024 2048 380 300 16296 1.36778 10.8341 91.2798 103.526 103.584
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1160 6.4e-05 2048 90 1620 293216 35.5298 28.3367 1274.61 838.371 2176.95 2177.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1890 0.000256 512 470 420 67200 2.80896 1.70925 21.0823 91.2796 117.006 117.117
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 500 0.000256 2048 120 960 40320 13.6632 7.09571 112.453 209.502 342.844 342.965
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1880 6.4e-05 1024 400 1260 277760 24.3789 13.525 338.161 418.829 795.054 795.184
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 400 0.000512 4096 82 1800 21056 5.752 6.57299 105.893 208.757 327.048 327.128
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 830 6.4e-05 1024 190 720 225792 32.2673 13.5219 157.412 418.769 622.154 622.297
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1170 3.2e-05 4096 180 3240 551936 209.711 126.54 6291.65 3762.94 10391.1 10391.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 680 0.000256 1024 80 1260 66304 4.56269 3.41446 71.4425 104.907 184.428 184.519
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1200 0.000128 4096 120 2040 145040 28.4411 801.31 838.795 1668.59 1668.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1620 0.001024 2048 380 300 16240 1.3697 6.94054 91.1331 99.4866 99.5433
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1160 6.4e-05 2048 90 1620 292992 35.4408 28.3252 805.88 838.611 1708.36 1708.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1890 0.000256 512 470 420 67200 2.80262 1.70646 13.6323 91.2631 109.533 109.642
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 500 0.000256 2048 120 960 40320 13.6263 7.03498 71.8232 209.69 302.305 302.419
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1880 6.4e-05 1024 400 1260 276864 24.4848 13.5434 282.158 418.919 739.274 739.414
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 400 0.000512 4096 82 1800 20832 5.76589 6.55309 88.2249 208.478 309.093 309.177
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 830 6.4e-05 1024 190 720 225792 32.3484 13.6076 133.282 418.869 598.291 598.436
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1170 3.2e-05 4096 180 3240 551040 209.947 126.531 5288.69 3742.52 9367.97 9368.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 680 0.000256 1024 80 1260 65856 4.59306 3.4263 60.7377 104.991 173.848 173.945
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1200 0.000128 4096 120 2040 144984 28.4523 678.444 838.771 1545.71 1545.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1620 0.001024 2048 380 300 16128 1.3599 6.3872 90.9842 98.7741 98.8342
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1160 6.4e-05 2048 90 1620 292320 35.574 28.4528 678.693 837.521 1580.35 1580.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1890 0.000256 512 470 420 67200 2.81485 1.71011 11.6774 91.1904 107.517 107.632
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 500 0.000256 2048 120 960 40320 13.6814 7.08 61.8384 209.907 292.636 292.754
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1880 6.4e-05 1024 400 1260 275968 24.4694 13.5054 246.057 418.659 702.858 702.986
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 400 0.000512 4096 82 1800 20608 5.73594 6.55568 77.4274 207.999 297.789 297.871
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 830 6.4e-05 1024 190 720 222208 32.0047 13.3645 115.278 413.789 574.618 574.769
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1170 3.2e-05 4096 180 3240 550144 209.46 126.429 4631.96 3762.88 8731.01 8731.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 680 0.000256 1024 80 1260 65408 4.51779 3.38022 52.9046 103.776 164.682 164.783
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1200 0.000128 4096 120 2040 144928 28.436 592.257 838.242 1458.98 1459.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1620 0.001024 2048 380 300 16128 1.3639 5.56851 90.6457 97.6207 97.6797
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1160 6.4e-05 2048 90 1620 292096 35.3992 28.2799 593.849 837.029 1494.66 1494.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1890 0.000256 512 470 420 66304 2.78118 1.69248 10.2604 90.7693 105.631 105.747
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 500 0.000256 2048 120 960 39424 13.5164 6.95491 63.5896 207.418 291.612 291.738
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1880 6.4e-05 1024 400 1260 273280 24.4274 13.4358 215.721 415.43 669.18 669.317
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 400 0.000512 4096 82 1800 20720 5.77536 6.59661 70.2058 209.056 291.71 291.793
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 830 6.4e-05 1024 190 720 215040 32.3451 13.4281 99.5664 409.365 554.892 555.043
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1170 3.2e-05 4096 180 3240 548800 210.549 126.579 4084.28 3762.09 8183.78 8184.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 680 0.000256 1024 80 1260 64960 4.56822 3.39216 46.346 104.228 158.638 158.736
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1200 0.000128 4096 120 2040 144760 28.4283 521.291 838.18 1387.95 1388.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 14 60 1620 0.001024 2048 380 300 15960 1.36198 17.0794 90.8994 109.385 109.443
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1160 6.4e-05 2048 90 1620 292320 35.5156 28.4063 524.875 836.65 1425.55 1425.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1890 0.000256 512 470 420 64960 2.78435 1.67712 8.79078 90.0631 103.443 103.559
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 14 60 500 0.000256 2048 120 960 38080 13.5379 7.14144 55.6732 205.316 281.801 281.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1880 6.4e-05 1024 400 1260 278528 24.3244 13.5181 504.399 419.44 961.85 961.985
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 400 0.000512 4096 82 1800 21376 5.77917 6.61504 159.563 209.353 381.384 381.469
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 830 6.4e-05 1024 190 720 225280 32.2222 13.4907 235.943 418.014 699.855 700.008
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1170 3.2e-05 4096 180 3240 552448 209.44 126.348 9473.72 3760.9 13570.7 13570.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 680 0.000256 1024 80 1260 66048 4.55664 3.40931 106.874 104.673 219.612 219.712
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1200 0.000128 4096 120 2040 145088 28.4448 1208.03 838.822 2075.35 2075.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1620 0.001024 2048 380 300 16320 1.37174 10.222 91.5247 103.161 103.221
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1160 6.4e-05 2048 90 1620 293376 35.3912 28.2796 1220.8 838.653 2123.23 2123.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1890 0.000256 512 470 420 67072 2.79296 1.70189 20.2859 91.7086 116.618 116.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 500 0.000256 2048 120 960 40448 13.5801 7.01322 107.943 209.206 337.875 337.998
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1880 6.4e-05 1024 400 1260 276480 24.3694 13.4998 335.778 417.854 791.67 791.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 400 0.000512 4096 82 1800 21248 5.79299 6.63245 109.786 209.562 331.845 331.933
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 830 6.4e-05 1024 190 720 225280 32.2152 13.4863 159.819 417.808 623.518 623.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1170 3.2e-05 4096 180 3240 551936 209.736 126.471 6465.36 3761.74 10563.6 10563.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 680 0.000256 1024 80 1260 66048 4.55725 3.40992 72.4796 104.687 185.238 185.334
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1200 0.000128 4096 120 2040 145024 28.4413 824.035 838.269 1690.79 1690.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1620 0.001024 2048 380 300 16256 1.36781 7.28474 91.1805 99.8764 99.9342
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1160 6.4e-05 2048 90 1620 293376 35.3896 28.3423 825.744 838.462 1728.05 1728.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1890 0.000256 512 470 420 66560 2.8039 1.70394 13.6109 91.1505 109.4 109.514
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 500 0.000256 2048 120 960 39936 13.6314 7.02259 73.4081 209.229 303.421 303.543
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1880 6.4e-05 1024 400 1260 276480 24.2152 13.459 279.195 416.645 733.68 733.823
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 400 0.000512 4096 82 1800 21120 5.77741 6.61814 90.3205 209.215 312.004 312.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 830 6.4e-05 1024 190 720 221184 31.9738 13.3205 130.985 412.414 588.878 589.029
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1170 3.2e-05 4096 180 3240 551424 209.141 126.241 5354.04 3734.97 9424.67 9424.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 680 0.000256 1024 80 1260 65280 4.55677 3.40173 59.418 104.429 171.904 172
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1200 0.000128 4096 120 2040 144960 28.4401 680.997 851.221 1560.71 1560.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1620 0.001024 2048 380 300 16128 1.36422 6.31734 91.0066 98.7303 98.7894
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1160 6.4e-05 2048 90 1620 292608 35.4052 28.3796 684.702 837.043 1585.64 1585.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1890 0.000256 512 470 420 66048 2.77741 1.68643 11.4152 90.3987 106.408 106.518
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 500 0.000256 2048 120 960 38400 13.524 6.94918 59.7094 206.659 286.973 287.091
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1880 6.4e-05 1024 400 1260 274432 24.5684 13.5006 254.717 417.969 710.918 711.054
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 400 0.000512 4096 82 1800 20480 5.72621 6.54122 82.8808 207.47 302.693 302.772
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 830 6.4e-05 1024 190 720 221184 32.6959 13.896 120.723 417.922 585.425 585.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1170 3.2e-05 4096 180 3240 550912 210.031 126.572 4934.01 3748.86 9019.75 9020
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 680 0.000256 1024 80 1260 65536 4.57626 3.41152 55.5946 104.85 168.532 168.626
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1200 0.000128 4096 120 2040 144896 28.4365 631.589 838.059 1498.13 1498.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1620 0.001024 2048 380 300 16128 1.36851 5.67494 91.2804 98.3663 98.4234
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1160 6.4e-05 2048 90 1620 291840 35.3496 28.3464 634.88 835.663 1534.34 1534.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1890 0.000256 512 470 420 65536 2.83443 1.70598 10.3952 91.0019 106.063 106.177
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 500 0.000256 2048 120 960 38912 13.7406 7.10218 54.9784 209.542 285.494 285.613
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1880 6.4e-05 1024 400 1260 271360 24.2479 13.7523 231.72 412.614 682.503 682.637
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 400 0.000512 4096 82 1800 20480 5.72787 6.55578 76.226 207.809 296.392 296.478
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 830 6.4e-05 1024 190 720 215040 32.7231 13.3246 108.511 412.507 567.255 567.415
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1170 3.2e-05 4096 180 3240 550400 210.082 126.673 4512.06 3767.56 8616.66 8616.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 680 0.000256 1024 80 1260 64000 4.54022 3.37635 49.1412 103.551 160.712 160.813
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1200 0.000128 4096 120 2040 144640 28.4447 573.976 837.108 1439.57 1439.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1620 0.001024 2048 380 300 16000 1.3641 5.19987 90.9536 97.5616 97.621
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1160 6.4e-05 2048 90 1620 291840 35.3511 28.3095 576.873 835.198 1475.84 1475.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1890 0.000256 512 470 420 64000 2.82707 1.68816 9.56653 89.9131 104.125 104.233
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 500 0.000256 2048 120 960 38400 13.5569 7.06579 59.7153 206.969 287.439 287.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1880 6.4e-05 1024 400 1280 279040 24.2818 13.5168 431.579 419.014 888.559 888.697
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 64 400 0.000512 4096 82 1792 21440 5.79994 6.62243 244.709 209.336 466.541 466.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 830 6.4e-05 1024 190 704 230400 31.7156 13.4955 204.069 418.944 668.415 668.568
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1170 3.2e-05 4096 180 3200 552960 208.933 126.297 8073.98 3757.12 12166.6 12166.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 680 0.000256 1024 80 1280 65792 4.57773 3.41795 92.7039 104.874 205.674 205.767
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1200 0.000128 4096 120 2048 145088 28.414 1041.88 838.025 1908.36 1908.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 64 1620 0.001024 2048 380 256 16832 1.3744 12.5104 91.7445 105.673 105.731
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1160 6.4e-05 2048 90 1600 292864 35.3751 28.3218 1042.06 838.122 1943.99 1944.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1890 0.000256 512 470 384 66816 2.80982 1.70598 15.9746 91.6662 112.286 112.396
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 64 500 0.000256 2048 120 960 42496 13.4791 7.04512 156.59 209.61 386.858 386.971
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1880 6.4e-05 1024 400 1280 278528 24.344 13.5291 276.091 419.149 733.289 733.436
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 64 400 0.000512 4096 82 1792 21376 5.80198 6.62355 243.731 209.215 465.447 465.535
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 830 6.4e-05 1024 190 704 229376 31.7092 13.4877 131.298 417.732 594.419 594.575
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1170 3.2e-05 4096 180 3200 552448 209.54 126.38 5175.06 3739.11 9250.37 9250.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 680 0.000256 1024 80 1280 65536 4.56925 3.40534 59.6822 104.603 172.363 172.462
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1200 0.000128 4096 120 2048 145024 28.42 666.343 838.128 1532.94 1533
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 64 1620 0.001024 2048 380 256 16768 1.372 12.4558 92.3402 106.21 106.268
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1160 6.4e-05 2048 90 1600 292608 35.4386 28.2961 666.866 838.181 1568.89 1568.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1890 0.000256 512 470 384 66560 2.8081 1.70253 10.3623 92.1603 107.159 107.273
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 64 500 0.000256 2048 120 960 41984 13.5245 7.04938 151.769 209.064 381.545 381.664
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1880 6.4e-05 1024 400 1280 278016 24.2754 13.5087 227.736 418.844 684.529 684.654
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 400 0.000512 4096 82 1792 21120 5.76922 6.59024 240.797 208.871 462.1 462.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 830 6.4e-05 1024 190 704 227328 31.6907 13.4391 109.01 416.727 571.052 571.195
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1170 3.2e-05 4096 180 3200 552192 208.876 126.274 4271.93 3741.11 8348.45 8348.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 680 0.000256 1024 80 1280 65664 4.56368 3.40883 50.0386 104.894 163.005 163.097
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1200 0.000128 4096 120 2048 144960 28.4017 551.176 843.49 1423.11 1423.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 1620 0.001024 2048 380 256 16704 1.36762 12.4056 91.2655 105.081 105.138
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1160 6.4e-05 2048 90 1600 292608 35.3613 28.2983 554.529 838.449 1456.74 1456.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1890 0.000256 512 470 384 66048 2.80269 1.69984 8.77635 90.9583 104.364 104.473
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 64 500 0.000256 2048 120 960 41472 13.4637 7.08381 152.74 208.634 382.057 382.167
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1880 6.4e-05 1024 400 1280 276480 24.3487 13.4997 195.541 418.118 651.675 651.812
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 400 0.000512 4096 82 1792 21248 5.82042 6.63603 242.74 209.688 464.958 465.044
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 830 6.4e-05 1024 190 704 229376 31.8198 13.4918 265.189 418.065 728.76 728.914
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1170 3.2e-05 4096 180 3200 551936 209.928 126.454 4501.87 3744.71 8583.24 8583.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 680 0.000256 1024 80 1280 65536 4.56746 3.41101 43.134 104.748 155.956 156.051
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1200 0.000128 4096 120 2048 144896 28.422 473.638 842.662 1344.77 1344.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 1620 0.001024 2048 380 256 16640 1.36653 12.3629 92.1887 105.961 106.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1160 6.4e-05 2048 90 1600 292352 35.4305 28.2853 474.666 838.744 1377.23 1377.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1890 0.000256 512 470 384 66560 2.80704 1.70291 7.59376 92.254 104.488 104.606
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 500 0.000256 2048 120 960 41984 13.5115 7.02259 153.665 209.359 383.69 383.811
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1880 6.4e-05 1024 400 1280 279040 24.3514 13.5414 586.175 419.407 1043.64 1043.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 400 0.000512 4096 82 1792 21440 5.79581 6.61085 182.727 209.487 404.694 404.911
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 830 6.4e-05 1024 190 704 230400 31.8254 13.5257 276.123 419.354 741.011 741.158
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1170 3.2e-05 4096 180 3200 552960 209.937 126.626 10819.4 3742.13 14898.4 14898.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 680 0.000256 1024 80 1280 65760 4.59469 3.42835 125.825 104.984 238.938 239.038
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1200 0.000128 4096 120 2048 145080 28.4386 1394 838.763 2261.25 2261.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 64 1620 0.001024 2048 380 256 16800 1.37024 18.1102 91.206 110.731 110.791
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1160 6.4e-05 2048 90 1600 292800 35.5529 28.5351 1400.92 844.65 2309.77 2309.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1890 0.000256 512 470 384 66880 2.82416 1.71018 21.2364 91.2986 117.196 117.315
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 10 64 500 0.000256 2048 120 960 42560 13.4873 7.05754 134.035 209.826 364.54 364.663
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1880 6.4e-05 1024 400 1280 279040 24.3309 13.5272 359.387 419.103 816.516 816.658
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 64 400 0.000512 4096 82 1792 21280 5.77168 6.60477 334.146 209.096 555.691 555.774
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 830 6.4e-05 1024 190 704 230400 31.7728 13.5249 169.601 419.041 634.126 634.286
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1170 3.2e-05 4096 180 3200 552320 209.312 126.461 6560.89 3758.52 10655.5 10655.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 680 0.000256 1024 80 1280 65280 4.56352 3.4121 76.3577 104.526 188.962 189.056
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1200 0.000128 4096 120 2048 145040 28.4353 846.897 838.038 1713.42 1713.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 64 1620 0.001024 2048 380 256 16720 1.36806 17.9337 91.1544 110.501 110.563
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1160 6.4e-05 2048 90 1600 292800 35.4396 28.3141 853.193 837.874 1754.93 1755.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1890 0.000256 512 470 384 65920 2.80128 1.69661 13.6173 90.8548 109.099 109.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 10 64 500 0.000256 2048 120 960 41600 13.4102 6.97766 87.2783 208.038 315.839 315.949
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1880 6.4e-05 1024 400 1280 276480 24.4326 13.5244 292.544 417.439 748.108 748.254
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 64 400 0.000512 4096 82 1792 21360 5.80102 6.60848 333.942 209.306 555.731 555.815
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 830 6.4e-05 1024 190 704 226560 32.0767 13.8187 137.61 417.394 601.086 601.235
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1170 3.2e-05 4096 180 3200 552000 209.818 126.478 5438.47 3734.55 9509.6 9509.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 680 0.000256 1024 80 1280 65280 4.58646 3.42099 62.7792 104.572 175.457 175.555
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1200 0.000128 4096 120 2048 144960 28.4104 702.468 837.845 1568.77 1568.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 64 1620 0.001024 2048 380 256 16680 1.36797 17.8811 92.1085 111.401 111.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1160 6.4e-05 2048 90 1600 292320 35.5343 28.3373 704.709 837.131 1605.82 1605.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1890 0.000256 512 470 384 66240 2.82006 1.71008 11.3142 92.0726 108.047 108.161
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 10 64 500 0.000256 2048 120 960 42240 13.4688 7.03642 76.146 209.012 305.791 305.906
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1880 6.4e-05 1024 400 1280 279040 24.2723 13.5386 254.545 419.568 712.087 712.216
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 64 400 0.000512 4096 82 1792 21120 5.75805 6.58797 333.762 208.838 555.019 555.099
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 830 6.4e-05 1024 190 704 230400 31.7224 13.5075 120.71 419.52 585.646 585.798
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1170 3.2e-05 4096 180 3200 551680 209.402 126.442 4667.87 3746.77 8750.77 8751.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 680 0.000256 1024 80 1280 64640 4.55734 3.39491 54.0296 104.291 166.37 166.464
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1200 0.000128 4096 120 2048 144960 28.449 601.635 839.056 1469.19 1469.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 64 1620 0.001024 2048 380 256 16640 1.36723 17.834 91.2791 110.521 110.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1160 6.4e-05 2048 90 1600 292480 35.3732 28.4416 604.611 838.904 1507.43 1507.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1890 0.000256 512 470 384 65280 2.78608 1.68675 9.59677 90.5065 104.705 104.829
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 10 64 500 0.000256 2048 120 960 40960 13.3264 6.95302 197.855 206.716 424.989 425.108
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1880 6.4e-05 1024 400 1280 275200 24.435 13.5033 227.87 417.094 683.069 683.204
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 10 64 400 0.000512 4096 82 1792 21200 5.80813 6.60787 332.034 209.512 554.035 554.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 830 6.4e-05 1024 190 704 224000 31.7051 13.3468 107.787 412.744 565.766 565.915
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1170 3.2e-05 4096 180 3200 552000 210.128 126.511 4266.72 3738.97 8342.6 8342.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 680 0.000256 1024 80 1280 64800 4.5887 3.41466 49.6825 104.566 162.351 162.445
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1200 0.000128 4096 120 2048 144800 28.4153 548.023 839.584 1416.07 1416.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 10 64 1620 0.001024 2048 380 256 16600 1.36006 17.7024 90.4807 109.584 109.643
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1160 6.4e-05 2048 90 1600 292000 35.5628 28.3566 552.207 838.135 1454.37 1454.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1890 0.000256 512 470 384 65600 2.79776 1.6881 8.87702 90.486 103.975 104.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 10 64 500 0.000256 2048 120 960 40000 13.465 6.95085 210.212 206.846 437.613 437.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1880 6.4e-05 1024 400 1280 278016 24.3408 13.5215 542.2 418.386 998.615 998.756
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 400 0.000512 4096 82 1792 21408 5.7897 6.61046 168.572 209.443 390.486 390.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 830 6.4e-05 1024 190 704 228864 31.8575 13.5083 255.525 418.327 719.406 719.553
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1170 3.2e-05 4096 180 3200 552576 209.363 126.456 9961.68 3758.36 14056.1 14056.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 680 0.000256 1024 80 1280 65664 4.56451 3.40992 116.603 104.738 229.414 229.515
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1200 0.000128 4096 120 2048 145056 28.4186 1283.05 837.982 2149.5 2149.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1620 0.001024 2048 380 256 16800 1.37078 9.56058 91.1813 102.157 102.216
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1160 6.4e-05 2048 90 1600 292800 35.4449 28.4628 1293.17 837.981 2195.16 2195.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1890 0.000256 512 470 384 66816 2.8057 1.70547 19.7 91.1712 115.51 115.623
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 500 0.000256 2048 120 960 42240 13.4425 7.03683 115.697 209.336 345.647 345.764
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1880 6.4e-05 1024 400 1280 278016 24.3012 13.5072 338.536 418.748 795.259 795.392
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 400 0.000512 4096 82 1792 21120 5.74992 6.59571 104.186 208.82 325.421 325.505
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 830 6.4e-05 1024 190 704 227328 31.681 13.4387 159.176 416.63 621.113 621.274
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1170 3.2e-05 4096 180 3200 552192 208.886 126.292 6218.49 3740.04 10294 10294.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 680 0.000256 1024 80 1280 65664 4.56634 3.40787 73.5056 104.873 186.449 186.543
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1200 0.000128 4096 120 2048 144960 28.4283 799.12 850.118 1677.71 1677.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1620 0.001024 2048 380 256 16704 1.36566 6.31197 92.1419 99.864 99.9231
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1160 6.4e-05 2048 90 1600 292608 35.3829 28.3156 808.694 849.462 1723.62 1723.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1890 0.000256 512 470 384 66048 2.80627 1.70064 12.9901 91.9659 109.589 109.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 500 0.000256 2048 120 960 41472 13.4208 6.98288 80.829 208.593 309.953 310.074
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1880 6.4e-05 1024 400 1280 276480 24.3657 14.2244 274.246 417.426 730.425 730.563
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 400 0.000512 4096 82 1792 21312 5.78765 6.61661 87.6544 209.412 309.542 309.628
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 830 6.4e-05 1024 190 704 225792 31.6475 13.6417 128.726 414.278 588.484 588.639
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1170 3.2e-05 4096 180 3200 551808 209.474 126.517 5117.67 3758.89 9212.82 9213.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 680 0.000256 1024 80 1280 65088 4.57459 3.40992 59.5518 104.593 172.225 172.324
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1200 0.000128 4096 120 2048 144864 28.4078 662.106 837.341 1527.9 1527.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 12 64 1620 0.001024 2048 380 256 16704 1.36861 15.3892 91.0997 107.902 107.964
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1160 6.4e-05 2048 90 1600 292608 35.4428 28.481 665.995 837.595 1567.62 1567.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1890 0.000256 512 470 384 65664 2.79584 1.69322 10.7237 90.7224 106.064 106.177
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 500 0.000256 2048 120 960 41472 13.3636 6.97021 69.4732 207.502 297.434 297.556
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1880 6.4e-05 1024 400 1280 276480 24.2273 13.4638 244.313 416.827 698.995 699.131
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 64 400 0.000512 4096 82 1792 21120 5.7688 6.61709 80.9904 209.342 302.79 302.875
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 830 6.4e-05 1024 190 704 221184 31.9574 13.3269 112.765 412.653 570.891 571.046
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1170 3.2e-05 4096 180 3200 551424 209.117 126.204 4531.88 3737.1 8604.59 8604.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 680 0.000256 1024 80 1280 65280 4.56173 3.40762 52.5947 104.489 165.154 165.247
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1200 0.000128 4096 120 2048 144768 28.4078 584.195 837.89 1450.54 1450.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 64 1620 0.001024 2048 380 256 16512 1.36413 15.7114 78.2275 95.3456 95.4038
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1160 6.4e-05 2048 90 1600 291840 35.4497 28.2894 585.061 837.549 1486.45 1486.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1890 0.000256 512 470 384 64512 2.80634 1.68403 9.21046 91.5851 105.42 105.532
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 12 64 500 0.000256 2048 120 960 39936 13.4082 6.95862 61.6281 206.779 288.904 289.026
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1880 6.4e-05 1024 400 1280 276480 24.3587 13.5178 214.902 417.52 670.466 670.614
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 64 400 0.000512 4096 82 1792 20640 5.73235 6.52493 281.779 207.341 501.451 501.531
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 830 6.4e-05 1024 190 704 222720 31.8034 13.3361 100.248 412.322 557.891 558.045
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1170 3.2e-05 4096 180 3200 551040 210.102 126.546 3990.31 3759.82 8087.05 8087.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 680 0.000256 1024 80 1280 65280 4.57686 3.41533 46.3494 104.716 159.156 159.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1200 0.000128 4096 120 2048 144720 28.4078 512.782 837.155 1378.39 1378.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 64 1620 0.001024 2048 380 256 16560 1.36662 15.7388 90.8165 107.967 108.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1160 6.4e-05 2048 90 1600 291840 35.4525 28.3186 517.338 837.415 1418.63 1418.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1890 0.000256 512 470 384 65280 2.79754 1.6896 7.95248 87.4062 99.973 100.086
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 12 64 500 0.000256 2048 120 960 40320 13.3929 6.95238 57.3222 206.719 284.509 284.622
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1880 6.4e-05 1024 400 1280 278656 24.3492 13.5373 506.663 418.388 963.106 963.248
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 400 0.000512 4096 82 1792 21392 5.80733 6.61504 159.132 209.48 381.104 381.188
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 830 6.4e-05 1024 190 704 229376 31.8932 13.7789 239.065 418.336 703.256 703.404
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1170 3.2e-05 4096 180 3200 552384 210.13 126.57 9348.03 3756.58 13441.6 13441.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 680 0.000256 1024 80 1280 65632 4.5809 3.41978 108.532 104.742 221.383 221.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1200 0.000128 4096 120 2048 145040 28.4129 1205.53 838.033 2072.02 2072.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1620 0.001024 2048 380 256 16800 1.37216 8.94976 91.2025 101.568 101.626
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1160 6.4e-05 2048 90 1600 292768 35.5449 28.383 1211.59 837.742 2113.37 2113.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1890 0.000256 512 470 384 66752 2.81482 1.71357 19.0754 91.2712 115.004 115.128
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 500 0.000256 2048 120 960 42112 13.5073 7.04397 108.656 209.345 338.684 338.805
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1880 6.4e-05 1024 400 1280 277760 24.373 13.57 319.031 418.864 776.005 776.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 400 0.000512 4096 82 1792 21056 5.76086 6.56899 101.095 208.78 322.277 322.363
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 830 6.4e-05 1024 190 704 229376 31.8044 13.5078 152.066 418.807 616.372 616.526
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1170 3.2e-05 4096 180 3200 551936 209.708 126.493 5960.16 3743.87 10040.5 10040.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 680 0.000256 1024 80 1280 65408 4.57779 3.41427 69.1384 104.921 182.155 182.246
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1200 0.000128 4096 120 2048 144928 28.4078 768.817 838.581 1635.85 1635.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1620 0.001024 2048 380 256 16688 1.36806 5.78883 91.0295 98.227 98.2854
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1160 6.4e-05 2048 90 1600 292544 35.4739 28.3985 769.473 838.683 1672.13 1672.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1890 0.000256 512 470 384 66304 2.81382 1.70803 12.4759 91.2682 108.392 108.504
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 500 0.000256 2048 120 960 42112 13.4578 7.06765 70.1131 209.697 300.466 300.585
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1880 6.4e-05 1024 400 1280 276864 24.4837 13.9836 269.357 418.454 726.447 726.577
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 400 0.000512 4096 82 1792 20832 5.76614 6.55763 84.8935 208.235 305.528 305.609
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 830 6.4e-05 1024 190 704 225792 32.3412 13.5311 127.492 418.405 591.949 592.099
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1170 3.2e-05 4096 180 3200 551040 209.837 126.505 5013.92 3735.9 9086.44 9086.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 680 0.000256 1024 80 1280 65184 4.60656 3.42426 58.8591 104.874 171.865 171.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1200 0.000128 4096 120 2048 144816 28.4086 647.605 837.241 1513.3 1513.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1620 0.001024 2048 380 256 16632 1.36806 4.88992 90.9681 97.2699 97.3279
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1160 6.4e-05 2048 90 1600 292320 35.5911 28.3358 648.826 836.669 1549.53 1549.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1890 0.000256 512 470 384 65856 2.83994 1.71312 10.4468 91.1322 106.263 106.376
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 500 0.000256 2048 120 960 41664 13.5798 7.05334 59.0128 209.609 289.384 289.505
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1880 6.4e-05 1024 400 1280 275968 24.475 13.9364 236.584 418.612 693.774 693.916
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 400 0.000512 4096 82 1792 20608 5.74646 6.56294 73.6838 207.98 294.044 294.126
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 830 6.4e-05 1024 190 704 222208 32.0127 13.3508 110.642 413.764 569.955 570.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1170 3.2e-05 4096 180 3200 550144 209.426 126.446 4392.88 3741.55 8470.59 8470.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 680 0.000256 1024 80 1280 64512 4.53773 3.38051 50.7364 103.767 162.519 162.614
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1200 0.000128 4096 120 2048 144704 28.4195 566.933 837.135 1432.53 1432.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1620 0.001024 2048 380 256 16576 1.36928 4.78355 91.2053 97.4012 97.4586
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1160 6.4e-05 2048 90 1600 292096 35.3935 28.2767 570.761 837.012 1471.55 1471.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1890 0.000256 512 470 384 64512 2.81277 1.69238 9.2993 90.6503 104.583 104.698
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 500 0.000256 2048 120 960 41216 13.3646 6.95043 61.4689 207.404 289.315 289.435
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1880 6.4e-05 1024 400 1280 273280 24.4369 13.4368 207.037 415.432 660.507 660.646
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 400 0.000512 4096 82 1792 20720 5.77536 6.60067 67.9379 209.058 289.444 289.528
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 830 6.4e-05 1024 190 704 215040 32.3566 13.2872 96.3027 409.367 551.499 551.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1170 3.2e-05 4096 180 3200 548800 210.685 126.578 3913.93 3762.47 8013.94 8014.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 680 0.000256 1024 80 1280 64960 4.56998 3.39597 45.8301 104.229 158.126 158.221
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1200 0.000128 4096 120 2048 144760 28.3972 505.231 838.329 1372 1372.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 14 64 1620 0.001024 2048 380 256 16520 1.36806 14.2377 91.0212 106.67 106.728
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1160 6.4e-05 2048 90 1600 291200 35.546 28.3378 507.89 836.539 1408.42 1408.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1890 0.000256 512 470 384 64960 2.78205 1.67923 8.19523 89.986 102.77 102.879
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 500 0.000256 2048 120 960 40320 13.3174 7.00336 55.448 205.312 281.21 281.328
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1880 6.4e-05 1024 400 1280 278528 24.3309 13.5213 498.399 419.087 955.509 955.657
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 400 0.000512 4096 82 1792 21376 5.7815 6.60858 158.758 209.185 380.411 380.495
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 830 6.4e-05 1024 190 704 229376 31.6976 13.4882 238.099 417.664 701.143 701.312
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1170 3.2e-05 4096 180 3200 552448 209.444 126.354 9309.83 3757.77 13403.7 13403.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 680 0.000256 1024 80 1280 65536 4.56211 3.40813 108.051 104.585 220.707 220.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1200 0.000128 4096 120 2048 145024 28.4242 1200.92 839.032 2068.43 2068.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1620 0.001024 2048 380 256 16768 1.37674 9.10131 91.6949 102.217 102.278
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1160 6.4e-05 2048 90 1600 292608 35.4258 28.3678 1205.01 837.947 2106.86 2106.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1890 0.000256 512 470 384 66560 2.80371 1.70186 18.8436 91.1067 114.584 114.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 500 0.000256 2048 120 960 41984 13.4297 7.01421 107.825 209.03 337.429 337.553
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1880 6.4e-05 1024 400 1280 276480 24.3731 13.4984 328.57 417.81 784.417 784.546
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 400 0.000512 4096 82 1792 21248 5.78899 6.62544 107.47 209.527 329.486 329.566
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 830 6.4e-05 1024 190 704 229376 31.7336 13.4833 159.885 417.753 623.032 623.183
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1170 3.2e-05 4096 180 3200 551936 209.739 126.443 6249.63 3761.3 10347.4 10347.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 680 0.000256 1024 80 1280 65536 4.56669 3.40797 72.1213 104.674 184.87 184.963
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1200 0.000128 4096 120 2048 144896 28.4017 805.127 837.736 1671.31 1671.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1620 0.001024 2048 380 256 16640 1.36448 6.14662 90.8941 98.448 98.5066
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1160 6.4e-05 2048 90 1600 292352 35.4335 28.3177 809.803 838.13 1711.79 1711.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1890 0.000256 512 470 384 66560 2.80371 1.70586 12.6291 91.1504 108.416 108.525
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 500 0.000256 2048 120 960 41984 13.4448 7.0184 73.6053 209.214 303.409 303.524
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1880 6.4e-05 1024 400 1280 276480 24.2264 13.4627 271.264 416.578 725.695 725.827
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 400 0.000512 4096 82 1792 21120 5.78077 6.61766 88.5015 209.214 310.185 310.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 830 6.4e-05 1024 190 704 221184 31.966 13.3198 128.325 412.409 586.207 586.355
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1170 3.2e-05 4096 180 3200 551424 209.208 126.244 5176.35 3734.98 9247.07 9247.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 680 0.000256 1024 80 1280 65280 4.55603 3.40358 59.4145 104.431 171.906 172.002
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1200 0.000128 4096 120 2048 144768 28.4099 666.059 837.429 1531.94 1532
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1620 0.001024 2048 380 256 16512 1.36512 5.62435 90.7305 97.7628 97.8219
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1160 6.4e-05 2048 90 1600 291840 35.4427 28.3083 667.947 837.035 1568.84 1568.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1890 0.000256 512 470 384 64512 2.81034 1.6855 10.4502 90.3952 105.469 105.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 500 0.000256 2048 120 960 39936 13.41 6.9673 58.5757 206.655 285.739 285.858
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1880 6.4e-05 1024 400 1280 274432 24.5764 13.5036 246.944 417.986 703.173 703.318
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 400 0.000512 4096 82 1792 20480 5.72019 6.54342 79.0978 207.469 298.906 298.992
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 830 6.4e-05 1024 190 704 229376 31.7504 13.6807 122.392 417.927 585.935 586.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1170 3.2e-05 4096 180 3200 550912 209.98 126.6 4750.46 3748.86 8836.17 8836.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 680 0.000256 1024 80 1280 65536 4.57456 3.41123 55.2883 104.843 168.216 168.308
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1200 0.000128 4096 120 2048 144640 28.4174 612.05 851.79 1492.31 1492.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1620 0.001024 2048 380 256 16384 1.35728 4.70256 91.6871 97.7894 97.8491
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1160 6.4e-05 2048 90 1600 290816 35.3829 28.2528 613.65 847.509 1524.9 1525
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1890 0.000256 512 470 384 65536 2.84026 1.70803 9.59882 92.0534 106.328 106.445
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 500 0.000256 2048 120 960 40960 13.5762 7.03898 56.7301 209.551 287.022 287.142
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1880 6.4e-05 1024 400 1280 271360 24.2634 13.3369 226.056 412.961 676.783 676.917
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 400 0.000512 4096 82 1792 20480 5.7303 6.55376 74.7154 208.011 295.087 295.173
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 830 6.4e-05 1024 190 704 225280 31.5389 14.389 110.844 412.911 569.868 570.017
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1170 3.2e-05 4096 180 3200 550400 210.208 126.644 4410.71 3774.81 8522.65 8522.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 680 0.000256 1024 80 1280 64000 4.52774 3.37434 49.3291 103.659 160.989 161.085
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1200 0.000128 4096 120 2048 144640 28.4048 566.277 838.006 1432.73 1432.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1620 0.001024 2048 380 256 16320 1.35498 4.06234 90.6033 96.0624 96.1208
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1160 6.4e-05 2048 90 1600 290560 35.4027 28.2625 567.79 835.901 1467.46 1467.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1890 0.000256 512 470 384 64000 2.82317 1.68755 9.00659 90.3999 104.047 104.159
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 500 0.000256 2048 120 960 40960 13.3536 6.94432 60.0718 207.335 287.839 287.958
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1880 6.4e-05 1024 400 1280 270336 24.3323 13.3468 211.171 413.051 662.064 662.193
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 400 0.000512 4096 82 1792 20736 5.75002 6.5615 72.4573 208.347 293.185 293.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 830 6.4e-05 1024 190 704 221184 32.0131 13.3267 104.874 412.995 563.393 563.538
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1170 3.2e-05 4096 180 3200 549888 209.838 126.46 4149.51 3767.44 8253.51 8253.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 680 0.000256 1024 80 1280 64512 4.52726 3.37421 47.5543 103.738 159.294 159.388
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1200 0.000128 4096 120 2048 144384 28.4201 531.616 837.058 1397.14 1397.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 16 64 1620 0.001024 2048 380 256 16128 1.34762 12.774 90.6488 104.814 104.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1160 6.4e-05 2048 90 1600 291840 35.4299 28.2751 538.098 838.126 1440.03 1440.13
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1890 0.000256 512 470 384 64512 2.82525 1.68768 8.41501 91.6606 104.716 104.827
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 500 0.000256 2048 120 960 39936 13.4817 7.03283 55.9469 207.343 283.93 284.051
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1880 6.4e-05 1024 400 1280 279040 24.3072 13.525 427.509 419.006 884.513 884.646
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 400 0.000512 4096 82 1792 20320 5.81427 6.61709 273.295 209.61 495.41 495.495
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 830 6.4e-05 1024 190 768 225280 32.5252 13.5127 371.768 418.954 836.955 837.105
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1170 3.2e-05 4096 180 3200 549504 211.597 126.914 14596.9 3756.68 18692.4 18692.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 680 0.000256 1024 80 1280 64832 4.60221 3.4151 92.1808 104.864 205.161 205.255
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1200 0.000128 4096 120 2048 145104 28.4291 1915.05 844.934 2788.47 2788.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1620 0.001024 2048 380 256 16848 1.37971 13.0052 94.6618 109.09 109.148
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1160 6.4e-05 2048 90 1664 291008 35.7121 28.3235 1898.5 838.191 2800.84 2800.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1890 0.000256 512 470 384 65280 2.84518 1.70816 26.6875 94.967 126.331 126.443
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 500 0.000256 2048 120 1024 37248 14.0016 7.04064 147.913 209.588 378.679 378.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1880 6.4e-05 1024 400 1280 279040 24.2572 13.7058 486.907 419.404 944.439 944.562
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 128 400 0.000512 4096 82 1792 20224 5.78563 6.61795 244.231 209.533 466.243 466.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 830 6.4e-05 1024 190 768 225280 32.3262 13.4943 252.464 419.34 717.807 717.949
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1170 3.2e-05 4096 180 3200 549376 210.27 126.846 9000 3779.81 13117.2 13117.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 680 0.000256 1024 80 1280 64768 4.58669 3.41946 104.374 104.974 217.455 217.551
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1200 0.000128 4096 120 2048 145088 28.4283 1156.38 838.877 2023.73 2023.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 128 1620 0.001024 2048 380 256 16832 1.37626 13.5168 92.4828 107.419 107.477
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1160 6.4e-05 2048 90 1664 290944 35.434 28.3303 1221.12 838.938 2123.93 2124.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1890 0.000256 512 470 384 65280 2.8391 1.7064 18.6593 92.4724 115.808 115.919
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 128 500 0.000256 2048 120 1024 37120 13.9006 7.08035 103.134 209.813 334.06 334.171
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1880 6.4e-05 1024 400 1280 278528 24.3332 13.5188 312.892 419.444 770.352 770.496
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 128 400 0.000512 4096 82 1792 20096 5.79424 6.61613 241.949 209.358 463.789 463.879
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 830 6.4e-05 1024 190 768 223232 32.4178 13.482 161.993 418.201 626.275 626.426
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1170 3.2e-05 4096 180 3200 548864 222.948 126.924 5813.04 3787.76 9950.95 9951.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 680 0.000256 1024 80 1280 64512 4.58771 3.4048 67.7718 104.673 180.535 180.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1200 0.000128 4096 120 2048 145024 28.4099 748.171 855.233 1631.86 1631.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 128 1620 0.001024 2048 380 256 16768 1.36845 13.4267 91.3021 106.14 106.197
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1160 6.4e-05 2048 90 1664 290816 35.4694 28.3205 789.747 843.787 1697.43 1697.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1890 0.000256 512 470 384 65024 2.83738 1.70189 12.5968 91.1608 108.427 108.538
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 128 500 0.000256 2048 120 1024 36864 13.9376 7.01238 151.829 209.207 382.124 382.241
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1880 6.4e-05 1024 400 1280 278016 24.3018 13.5172 253.666 418.743 710.394 710.534
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 128 400 0.000512 4096 82 1792 19968 5.76774 6.59197 240.681 208.809 461.925 462.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 830 6.4e-05 1024 190 768 221184 32.3941 13.4409 131.203 416.621 593.849 594.006
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1170 3.2e-05 4096 180 3200 548352 210.582 126.92 4736.79 3760.61 8835.19 8835.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 680 0.000256 1024 80 1280 64512 4.59987 3.40803 54.9331 104.883 167.93 168.025
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1200 0.000128 4096 120 2048 144960 28.4076 608.237 838.455 1475.15 1475.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 128 1620 0.001024 2048 380 256 16704 1.36614 13.3313 91.2871 106.027 106.086
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1160 6.4e-05 2048 90 1664 290688 35.4595 28.2946 639.053 856.267 1559.18 1559.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1890 0.000256 512 470 384 64512 2.84384 1.69779 10.3353 90.9127 105.913 106.026
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 128 500 0.000256 2048 120 1024 36096 13.9399 7.01827 149.866 212.315 383.282 383.405
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1880 6.4e-05 1024 400 1280 276480 24.3618 13.5107 225.267 418.105 681.412 681.539
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 128 400 0.000512 4096 82 1792 19968 5.81453 6.6233 240.387 209.67 462.572 462.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 830 6.4e-05 1024 190 768 221184 32.6663 13.5125 117.884 418.045 582.299 582.447
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1170 3.2e-05 4096 180 3200 548864 210.962 126.968 4236.87 3761.01 8336.09 8336.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 680 0.000256 1024 80 1280 64512 4.59786 3.40515 49.3548 104.743 162.203 162.296
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1200 0.000128 4096 120 2048 144896 28.4132 541.321 838.233 1408.01 1408.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 128 1620 0.001024 2048 380 256 16640 1.36637 13.3065 92.2043 106.92 106.979
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1160 6.4e-05 2048 90 1664 290816 35.5032 28.3248 573.328 838.715 1475.98 1476.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1890 0.000256 512 470 384 64512 2.85754 1.70579 9.3905 92.2473 106.327 106.438
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 128 500 0.000256 2048 120 1024 36864 13.9509 7.0313 152.221 209.354 382.689 382.802
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1880 6.4e-05 1024 400 1280 279040 24.278 13.5188 210.124 419.221 667.306 667.435
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 8 128 400 0.000512 4096 82 1792 19840 5.76512 6.58637 239.434 208.669 460.526 460.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 830 6.4e-05 1024 190 768 225280 32.3506 13.4983 110.852 419.157 576.046 576.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1170 3.2e-05 4096 180 3200 549120 210.576 126.886 3888.75 3757.3 7983.79 7984.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 680 0.000256 1024 80 1280 64000 4.57536 3.39536 44.9188 104.2 157.189 157.283
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1200 0.000128 4096 120 2048 144960 28.434 497.99 838.146 1364.61 1364.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 8 128 1620 0.001024 2048 380 256 16640 1.36848 13.4038 81.773 96.5891 96.6484
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1160 6.4e-05 2048 90 1664 290560 35.4724 28.4329 525.676 838.213 1427.9 1428
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1890 0.000256 512 470 384 64000 2.81373 1.68387 8.48438 90.621 103.728 103.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 10 8 128 500 0.000256 2048 120 1024 35840 13.8148 6.93002 148.959 206.541 376.381 376.493
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1880 6.4e-05 1024 400 1280 276480 24.2146 13.508 192.18 416.855 646.921 647.052
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 400 0.000512 4096 82 1792 19968 5.79152 6.6192 239.972 209.364 461.82 461.902
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 830 6.4e-05 1024 190 768 215040 32.6875 13.3196 98.2306 412.678 557.101 557.249
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1170 3.2e-05 4096 180 3200 546816 211.524 126.999 3580.11 3781.49 7700.38 7700.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 680 0.000256 1024 80 1280 63744 4.60947 3.40787 41.1216 104.499 153.74 153.835
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1200 0.000128 4096 120 2048 144768 28.4135 459.546 837.993 1326 1326.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 1620 0.001024 2048 380 256 16512 1.36208 13.1771 90.9337 105.516 105.574
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1160 6.4e-05 2048 90 1664 290304 35.5156 28.3033 483.709 837.601 1385.23 1385.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1890 0.000256 512 470 384 62976 2.84099 1.68346 7.95754 90.5543 103.162 103.272
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 500 0.000256 2048 120 1024 35328 13.8766 6.98912 146.269 206.796 374.064 374.174
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1880 6.4e-05 1024 400 1280 275968 24.4821 13.5537 181.846 418.992 639.038 639.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 400 0.000512 4096 82 1792 19712 5.76067 6.55661 238.044 208.181 458.613 458.698
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 830 6.4e-05 1024 190 768 215040 32.8105 13.3524 92.3173 414.137 552.804 552.952
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1170 3.2e-05 4096 180 3200 546560 211.102 127.025 4247.04 3764.32 8349.77 8350.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 680 0.000256 1024 80 1280 63616 4.55344 3.3792 39.3854 103.863 151.278 151.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1200 0.000128 4096 120 2048 144704 28.4088 432.866 837.802 1299.12 1299.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 1620 0.001024 2048 380 256 16576 1.36669 13.3013 92.0793 106.79 106.846
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1160 6.4e-05 2048 90 1664 290304 35.4837 28.3505 457.526 837.677 1359.15 1359.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1890 0.000256 512 470 384 62720 2.86378 1.6919 7.97981 91.6803 104.342 104.458
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 500 0.000256 2048 120 1024 35840 13.8727 6.98483 149.295 207.59 377.875 377.996
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1880 6.4e-05 1024 400 1280 274432 24.5659 13.5104 169.383 418.324 625.941 626.073
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 400 0.000512 4096 82 1792 19456 5.74483 6.54362 233.659 207.719 453.742 453.826
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 830 6.4e-05 1024 190 768 221184 32.7658 13.5276 308.85 418.271 773.604 773.756
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1170 3.2e-05 4096 180 3200 548864 211.055 126.945 4087.52 3782.05 8207.86 8208.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 680 0.000256 1024 80 1280 64512 4.60864 3.41101 38.1217 104.928 151.172 151.268
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1200 0.000128 4096 120 2048 144640 28.4185 411.159 837.56 1277.18 1277.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 1620 0.001024 2048 380 256 16384 1.35453 13.1697 90.5552 105.123 105.181
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1160 6.4e-05 2048 90 1664 289792 35.4334 28.3069 433.822 836.303 1333.97 1334.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1890 0.000256 512 470 384 63488 2.88733 1.70803 7.1328 91.0378 102.893 103.004
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 500 0.000256 2048 120 1024 36864 13.9676 7.03062 152.614 209.724 383.472 383.582
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1880 6.4e-05 1024 400 1260 275968 24.4615 13.525 166.495 419.008 623.652 623.788
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 400 0.000512 4096 82 1800 20608 5.76099 6.55613 240.217 208.279 460.884 460.964
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 830 6.4e-05 1024 190 720 222208 32.127 13.3512 331.011 414.146 790.823 790.967
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1170 3.2e-05 4096 180 3240 550144 210.197 126.429 12746.5 3745.09 16828.5 16828.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 680 0.000256 1024 80 1260 65408 4.52122 3.38253 36.0622 103.863 147.927 148.022
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1200 0.000128 4096 120 2040 144928 28.4524 1836.12 838.898 2703.51 2703.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1620 0.001024 2048 380 300 16128 1.37216 14.8217 94.5111 110.747 110.805
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1160 6.4e-05 2048 90 1620 292096 35.5238 28.2817 1511.47 837.86 2413.24 2413.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1890 0.000256 512 470 420 66304 2.78355 1.69104 25.4728 91.3187 121.393 121.504
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 500 0.000256 2048 120 960 39424 13.5866 6.95293 154.5 207.591 382.759 382.868
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1880 6.4e-05 1024 400 1280 275968 24.4778 13.5188 162.723 418.964 619.851 619.982
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 400 0.000512 4096 82 1792 20608 5.74259 6.55942 235.559 208.261 456.196 456.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 830 6.4e-05 1024 190 704 222208 32.1316 13.398 312.282 414.095 772.095 772.251
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1170 3.2e-05 4096 180 3200 550144 209.647 126.432 4011.66 3755.12 8103.12 8103.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 680 0.000256 1024 80 1280 64512 4.53418 3.38266 35.2971 103.851 147.168 147.264
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1200 0.000128 4096 120 2048 144704 28.4201 1801.28 837.724 2667.47 2667.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1620 0.001024 2048 380 256 16576 1.37082 12.3433 93.5403 107.3 107.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1160 6.4e-05 2048 90 1600 292096 35.5128 28.3264 1454.92 837.575 2356.45 2356.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1890 0.000256 512 470 384 64512 2.82186 1.69165 22.6301 90.7722 118.045 118.159
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 500 0.000256 2048 120 960 41216 13.4212 6.98368 152.31 207.572 380.416 380.531
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1880 6.4e-05 1024 400 1250 273280 24.4278 13.4267 162.681 415.434 616.133 616.262
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 400 0.000512 4096 82 1800 21280 5.79395 6.59238 246.302 209.17 467.932 468.015
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 830 6.4e-05 1024 190 700 224000 31.3971 13.5844 334.458 409.37 788.997 789.145
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1170 3.2e-05 4096 180 3200 551040 209.686 126.32 4123.97 3730.9 8191.15 8191.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 680 0.000256 1024 80 1300 64960 4.57462 3.39757 37.1033 104.23 149.405 149.501
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1200 0.000128 4096 120 2050 144760 28.4132 1884.8 838.486 2751.75 2751.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1620 0.001024 2048 380 250 16520 1.36826 12.3152 94.4763 108.204 108.261
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1160 6.4e-05 2048 90 1600 292320 35.6511 28.3279 1544.86 836.661 2445.61 2445.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1890 0.000256 512 470 400 62720 2.83066 1.67936 23.1235 91.2335 118.995 119.106
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 500 0.000256 2048 120 1000 40320 13.3686 6.97645 163.531 205.323 389.327 389.437
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1880 6.4e-05 1024 400 1248 273280 24.4414 13.4312 162.208 415.436 615.683 615.817
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 400 0.000512 4096 82 1824 20720 5.78986 6.59866 242.825 209.168 464.457 464.545
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 830 6.4e-05 1024 190 720 215040 32.4369 13.2813 324.903 409.369 780.182 780.346
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1170 3.2e-05 4096 180 3216 551040 210.719 126.295 14361.1 3730.9 18429.3 18429.6
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 680 0.000256 1024 80 1296 64960 4.57184 3.39859 36.7772 104.233 149.083 149.183
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1200 0.000128 4096 120 2064 144760 28.4329 1895.99 838.989 2763.46 2763.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1620 0.001024 2048 380 288 16240 1.3783 13.6827 94.2181 109.323 109.382
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1160 6.4e-05 2048 90 1632 292320 35.6541 28.441 1631.27 836.75 2532.22 2532.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1890 0.000256 512 470 384 62720 2.82544 1.6791 23.3569 92.5507 120.545 120.664
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 500 0.000256 2048 120 960 40320 13.3858 6.92378 158.485 205.318 384.242 384.361
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1880 6.4e-05 1024 400 1248 278528 24.2378 13.5086 186.975 418.094 642.982 643.121
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 400 0.000512 4096 82 1792 21248 5.81222 6.61818 242.502 209.674 464.678 464.763
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 830 6.4e-05 1024 190 704 233472 31.3722 13.4861 337.77 418.042 800.859 801.006
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1170 3.2e-05 4096 180 3200 553984 209.567 126.13 14170.2 3733.34 18239.5 18239.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 680 0.000256 1024 80 1280 65536 4.55885 3.41181 41.129 104.745 153.946 154.041
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1200 0.000128 4096 120 2048 144896 28.4141 1836.83 838.139 2703.43 2703.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1620 0.001024 2048 380 256 16640 1.36758 12.4518 94.4459 108.307 108.366
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1160 6.4e-05 2048 90 1600 293376 35.5672 28.2992 1556.87 838.685 2459.53 2459.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1890 0.000256 512 470 384 67584 2.78221 1.70346 23.2622 97.2329 125.112 125.225
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 500 0.000256 2048 120 960 41984 13.5192 7.02413 158.613 209.403 388.688 388.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1880 6.4e-05 1024 400 1248 268800 24.4738 13.3407 276.189 413.089 727.258 727.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 400 0.000512 4096 82 1792 20160 5.7575 6.58803 321.291 208.818 542.527 542.606
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 830 6.4e-05 1024 190 704 215040 32.72 13.3304 410.554 413.033 869.822 869.977
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1170 3.2e-05 4096 180 3200 549120 209.384 126.202 6649.68 3735.93 10721.5 10721.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 680 0.000256 1024 80 1280 63360 4.5583 3.3792 60.4798 103.852 172.367 172.462
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1200 0.000128 4096 120 2048 144480 28.4088 2603.87 837.827 3470.16 3470.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1620 0.001024 2048 380 256 16320 1.3648 18.3112 91.3387 111.058 111.115
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1160 6.4e-05 2048 90 1600 291840 35.3096 28.3177 692.748 836.137 1592.61 1592.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1890 0.000256 512 470 384 65280 2.79725 1.69165 32.1406 90.4999 127.255 127.367
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 500 0.000256 2048 120 960 38400 13.5731 6.97754 211.72 207.556 439.952 440.06
