head	1.3;
access;
symbols
	binutils-2_21_1:1.2
	binutils-2_21:1.2
	binutils-2_21-branch:1.2.0.30
	binutils-2_21-branchpoint:1.2
	binutils-2_20_1:1.2
	binutils-2_20:1.2
	binutils-arc-20081103-branch:1.2.0.28
	binutils-arc-20081103-branchpoint:1.2
	binutils-2_20-branch:1.2.0.26
	binutils-2_20-branchpoint:1.2
	dje-cgen-play1-branch:1.2.0.24
	dje-cgen-play1-branchpoint:1.2
	arc-20081103-branch:1.2.0.22
	arc-20081103-branchpoint:1.2
	binutils-2_19_1:1.2
	binutils-2_19:1.2
	binutils-2_19-branch:1.2.0.20
	binutils-2_19-branchpoint:1.2
	binutils-2_18:1.2
	binutils-2_18-branch:1.2.0.18
	binutils-2_18-branchpoint:1.2
	binutils-csl-coldfire-4_1-32:1.2
	binutils-csl-sourcerygxx-4_1-32:1.2
	binutils-csl-innovasic-fido-3_4_4-33:1.2
	binutils-csl-sourcerygxx-3_4_4-32:1.2
	binutils-csl-coldfire-4_1-30:1.2
	binutils-csl-sourcerygxx-4_1-30:1.2
	binutils-csl-coldfire-4_1-28:1.2
	binutils-csl-sourcerygxx-4_1-29:1.2
	binutils-csl-sourcerygxx-4_1-28:1.2
	binutils-csl-arm-2006q3-27:1.2
	binutils-csl-sourcerygxx-4_1-27:1.2
	binutils-csl-arm-2006q3-26:1.2
	binutils-csl-sourcerygxx-4_1-26:1.2
	binutils-csl-sourcerygxx-4_1-25:1.2
	binutils-csl-sourcerygxx-4_1-24:1.2
	binutils-csl-sourcerygxx-4_1-23:1.2
	binutils-csl-sourcerygxx-4_1-21:1.2
	binutils-csl-arm-2006q3-21:1.2
	binutils-csl-sourcerygxx-4_1-22:1.2
	binutils-csl-palmsource-arm-prelinker-1_0-1:1.2
	binutils-csl-sourcerygxx-4_1-20:1.2
	binutils-csl-arm-2006q3-19:1.2
	binutils-csl-sourcerygxx-4_1-19:1.2
	binutils-csl-sourcerygxx-4_1-18:1.2
	binutils-csl-renesas-4_1-9:1.2
	binutils-csl-sourcerygxx-3_4_4-25:1.2
	binutils-csl-renesas-4_1-8:1.2
	binutils-csl-renesas-4_1-7:1.2
	binutils-csl-renesas-4_1-6:1.2
	binutils-csl-sourcerygxx-4_1-17:1.2
	binutils-csl-sourcerygxx-4_1-14:1.2
	binutils-csl-sourcerygxx-4_1-15:1.2
	binutils-csl-sourcerygxx-4_1-13:1.2
	binutils-2_17:1.2
	binutils-csl-sourcerygxx-4_1-12:1.2
	binutils-csl-sourcerygxx-3_4_4-21:1.2
	binutils-csl-wrs-linux-3_4_4-24:1.2
	binutils-csl-wrs-linux-3_4_4-23:1.2
	binutils-csl-sourcerygxx-4_1-9:1.2
	binutils-csl-sourcerygxx-4_1-8:1.2
	binutils-csl-sourcerygxx-4_1-7:1.2
	binutils-csl-arm-2006q1-6:1.2
	binutils-csl-sourcerygxx-4_1-6:1.2
	binutils-csl-wrs-linux-3_4_4-22:1.2
	binutils-csl-coldfire-4_1-11:1.2
	binutils-csl-sourcerygxx-3_4_4-19:1.2
	binutils-csl-coldfire-4_1-10:1.2
	binutils-csl-sourcerygxx-4_1-5:1.2
	binutils-csl-sourcerygxx-4_1-4:1.2
	binutils-csl-wrs-linux-3_4_4-21:1.2
	binutils-csl-morpho-4_1-4:1.2
	binutils-csl-sourcerygxx-3_4_4-17:1.2
	binutils-csl-wrs-linux-3_4_4-20:1.2
	binutils-2_17-branch:1.2.0.16
	binutils-2_17-branchpoint:1.2
	binutils-csl-2_17-branch:1.2.0.14
	binutils-csl-2_17-branchpoint:1.2
	binutils-csl-gxxpro-3_4-branch:1.2.0.12
	binutils-csl-gxxpro-3_4-branchpoint:1.2
	binutils-2_16_1:1.2
	binutils-csl-arm-2005q1b:1.2
	binutils-2_16:1.2
	binutils-csl-arm-2005q1a:1.2
	binutils-csl-arm-2005q1-branch:1.2.0.10
	binutils-csl-arm-2005q1-branchpoint:1.2
	binutils-2_16-branch:1.2.0.8
	binutils-2_16-branchpoint:1.2
	csl-arm-2004-q3d:1.2
	csl-arm-2004-q3:1.2
	binutils-2_15:1.2
	binutils-2_15-branchpoint:1.2
	csl-arm-2004-q1a:1.2
	csl-arm-2004-q1:1.2
	binutils-2_15-branch:1.2.0.6
	cagney_bfdfile-20040213-branch:1.2.0.4
	cagney_bfdfile-20040213-branchpoint:1.2
	cagney_bigcore-20040122-branch:1.2.0.2
	cagney_bigcore-20040122-branchpoint:1.2
	csl-arm-2003-q4:1.2
	binutils-2_14:1.1.2.1
	binutils-2_14-branch:1.1.0.2
	binutils-2_14-branchpoint:1.1
	binutils_latest_snapshot:1.2;
locks; strict;
comment	@# @;


1.3
date	2011.08.10.22.52.03;	author macro;	state dead;
branches;
next	1.2;

1.2
date	2003.05.19.19.22.25;	author ths;	state Exp;
branches;
next	1.1;

1.1
date	2003.04.04.17.35.44;	author cgd;	state Exp;
branches
	1.1.2.1;
next	;

1.1.2.1
date	2003.05.19.19.39.46;	author ths;	state Exp;
branches;
next	;


desc
@@


1.3
log
@	* gas/mips/micromips@@mips5.d: Rename to...
	* gas/mips/micromips@@mips5-fp.d: ... this.
	* gas/mips/mips5.d: Rename to...
	* gas/mips/mips5-fp.d: ... this.
	* gas/mips/mips5.l: Rename to...
	* gas/mips/mips5-fp.l: ... this.
	* gas/mips/mips5.s: Rename to...
	* gas/mips/mips5-fp.s: ... this.
	* gas/mips/mips.exp: Update accordingly.
@
text
@#objdump: -dr --prefix-addresses --show-raw-insn -M reg-names=numeric
#name: MIPS mips5 instructions
#stderr: mips5.l

# Check MIPS V instruction assembly

.*: +file format .*mips.*

Disassembly of section \.text:
0+0000 <[^>]*> 46c01005 	abs\.ps	\$f0,\$f2
0+0004 <[^>]*> 46c62080 	add\.ps	\$f2,\$f4,\$f6
0+0008 <[^>]*> 4c6a419e 	alnv\.ps	\$f6,\$f8,\$f10,\$3
0+000c <[^>]*> 46ca4032 	c\.eq\.ps	\$f8,\$f10
0+0010 <[^>]*> 46cc5232 	c\.eq\.ps	\$fcc2,\$f10,\$f12
0+0014 <[^>]*> 46ca4030 	c\.f\.ps	\$f8,\$f10
0+0018 <[^>]*> 46cc5230 	c\.f\.ps	\$fcc2,\$f10,\$f12
0+001c <[^>]*> 46ca403e 	c\.le\.ps	\$f8,\$f10
0+0020 <[^>]*> 46cc523e 	c\.le\.ps	\$fcc2,\$f10,\$f12
0+0024 <[^>]*> 46ca403c 	c\.lt\.ps	\$f8,\$f10
0+0028 <[^>]*> 46cc523c 	c\.lt\.ps	\$fcc2,\$f10,\$f12
0+002c <[^>]*> 46ca403d 	c\.nge\.ps	\$f8,\$f10
0+0030 <[^>]*> 46cc523d 	c\.nge\.ps	\$fcc2,\$f10,\$f12
0+0034 <[^>]*> 46ca403b 	c\.ngl\.ps	\$f8,\$f10
0+0038 <[^>]*> 46cc523b 	c\.ngl\.ps	\$fcc2,\$f10,\$f12
0+003c <[^>]*> 46ca4039 	c\.ngle\.ps	\$f8,\$f10
0+0040 <[^>]*> 46cc5239 	c\.ngle\.ps	\$fcc2,\$f10,\$f12
0+0044 <[^>]*> 46ca403f 	c\.ngt\.ps	\$f8,\$f10
0+0048 <[^>]*> 46cc523f 	c\.ngt\.ps	\$fcc2,\$f10,\$f12
0+004c <[^>]*> 46ca4036 	c\.ole\.ps	\$f8,\$f10
0+0050 <[^>]*> 46cc5236 	c\.ole\.ps	\$fcc2,\$f10,\$f12
0+0054 <[^>]*> 46ca4034 	c\.olt\.ps	\$f8,\$f10
0+0058 <[^>]*> 46cc5234 	c\.olt\.ps	\$fcc2,\$f10,\$f12
0+005c <[^>]*> 46ca403a 	c\.seq\.ps	\$f8,\$f10
0+0060 <[^>]*> 46cc523a 	c\.seq\.ps	\$fcc2,\$f10,\$f12
0+0064 <[^>]*> 46ca4038 	c\.sf\.ps	\$f8,\$f10
0+0068 <[^>]*> 46cc5238 	c\.sf\.ps	\$fcc2,\$f10,\$f12
0+006c <[^>]*> 46ca4033 	c\.ueq\.ps	\$f8,\$f10
0+0070 <[^>]*> 46cc5233 	c\.ueq\.ps	\$fcc2,\$f10,\$f12
0+0074 <[^>]*> 46ca4037 	c\.ule\.ps	\$f8,\$f10
0+0078 <[^>]*> 46cc5237 	c\.ule\.ps	\$fcc2,\$f10,\$f12
0+007c <[^>]*> 46ca4035 	c\.ult\.ps	\$f8,\$f10
0+0080 <[^>]*> 46cc5235 	c\.ult\.ps	\$fcc2,\$f10,\$f12
0+0084 <[^>]*> 46ca4031 	c\.un\.ps	\$f8,\$f10
0+0088 <[^>]*> 46cc5231 	c\.un\.ps	\$fcc2,\$f10,\$f12
0+008c <[^>]*> 46107326 	cvt\.ps\.s	\$f12,\$f14,\$f16
0+0090 <[^>]*> 46c09428 	cvt\.s\.pl	\$f16,\$f18
0+0094 <[^>]*> 46c0a4a0 	cvt\.s\.pu	\$f18,\$f20
0+0098 <[^>]*> 4ca40505 	luxc1	\$f20,\$4\(\$5\)
0+009c <[^>]*> 4edac526 	madd\.ps	\$f20,\$f22,\$f24,\$f26
0+00a0 <[^>]*> 46c0d606 	mov\.ps	\$f24,\$f26
0+00a4 <[^>]*> 46c8e691 	movf\.ps	\$f26,\$f28,\$fcc2
0+00a8 <[^>]*> 46c3e693 	movn\.ps	\$f26,\$f28,\$3
0+00ac <[^>]*> 46d1f711 	movt\.ps	\$f28,\$f30,\$fcc4
0+00b0 <[^>]*> 46c5f712 	movz\.ps	\$f28,\$f30,\$5
0+00b4 <[^>]*> 4c0417ae 	msub\.ps	\$f30,\$f0,\$f2,\$f4
0+00b8 <[^>]*> 46c62082 	mul\.ps	\$f2,\$f4,\$f6
0+00bc <[^>]*> 46c04187 	neg\.ps	\$f6,\$f8
0+00c0 <[^>]*> 4d0c51b6 	nmadd\.ps	\$f6,\$f8,\$f10,\$f12
0+00c4 <[^>]*> 4d0c51be 	nmsub\.ps	\$f6,\$f8,\$f10,\$f12
0+00c8 <[^>]*> 46ce62ac 	pll\.ps	\$f10,\$f12,\$f14
0+00cc <[^>]*> 46d283ad 	plu\.ps	\$f14,\$f16,\$f18
0+00d0 <[^>]*> 46d4942e 	pul\.ps	\$f16,\$f18,\$f20
0+00d4 <[^>]*> 46d8b52f 	puu\.ps	\$f20,\$f22,\$f24
0+00d8 <[^>]*> 46dac581 	sub\.ps	\$f22,\$f24,\$f26
0+00dc <[^>]*> 4ce6d00d 	suxc1	\$f26,\$6\(\$7\)
0+00e0 <[^>]*> 46cc5332 	c\.eq\.ps	\$fcc3,\$f10,\$f12
0+00e4 <[^>]*> 46cce691 	movf\.ps	\$f26,\$f28,\$fcc3
	\.\.\.
@


1.2
log
@	* gas/mips/mips.exp: mips-*-linux-*, mipsel-*-linux-* use only 32-bit
	register width by default. Add them to addr32 and exclude offending
	testcases.
	* gas/mips/delay.s: Avoid odd floating point registers.
	* gas/mips/delay.d: Likewise.
	* gas/mips/nodelay.d: Likewise.
	* gas/mips/mips4.s: Likewise.
	* gas/mips/mips4.d: Likewise.
	* gas/mips/mips5.s: Likewise.
	* gas/mips/mips5.d: Likewise.
	* gas/mips/vr5400.s: Likewise.
	* gas/mips/vr5400.d: Likewise.
	* gas/mips/vr5500.s: Likewise.
	* gas/mips/vr5500.d: Likewise.
	* gas/mips/elf_e_flags2.d: Allow different expansions of the move
	macro.
	* gas/mips/elf_e_flags3.d: Likewise.
	* gas/mips/elf_e_flags4.d: Likewise.
	* gas/mips/uld2-eb.d: Likewise.
	* gas/mips/uld2-el.d: Likewise.
@
text
@@


1.1
log
@2003-04-04  Chris Demetriou  <cgd@@broadcom.com>

        * gas/mips/mips5.d: New test.
        * gas/mips/mips5.l: New test stderr listing.
        * gas/mips/mips5.s: New test source file.
        * gas/mips/mips.exp: Run the mips5 test.
@
text
@d10 38
a47 38
0+0000 <[^>]*> 46c01045 	abs\.ps	\$f1,\$f2
0+0004 <[^>]*> 46c520c0 	add\.ps	\$f3,\$f4,\$f5
0+0008 <[^>]*> 4c68399e 	alnv\.ps	\$f6,\$f7,\$f8,\$3
0+000c <[^>]*> 46ca4832 	c\.eq\.ps	\$f9,\$f10
0+0010 <[^>]*> 46cc5a32 	c\.eq\.ps	\$fcc2,\$f11,\$f12
0+0014 <[^>]*> 46ca4830 	c\.f\.ps	\$f9,\$f10
0+0018 <[^>]*> 46cc5a30 	c\.f\.ps	\$fcc2,\$f11,\$f12
0+001c <[^>]*> 46ca483e 	c\.le\.ps	\$f9,\$f10
0+0020 <[^>]*> 46cc5a3e 	c\.le\.ps	\$fcc2,\$f11,\$f12
0+0024 <[^>]*> 46ca483c 	c\.lt\.ps	\$f9,\$f10
0+0028 <[^>]*> 46cc5a3c 	c\.lt\.ps	\$fcc2,\$f11,\$f12
0+002c <[^>]*> 46ca483d 	c\.nge\.ps	\$f9,\$f10
0+0030 <[^>]*> 46cc5a3d 	c\.nge\.ps	\$fcc2,\$f11,\$f12
0+0034 <[^>]*> 46ca483b 	c\.ngl\.ps	\$f9,\$f10
0+0038 <[^>]*> 46cc5a3b 	c\.ngl\.ps	\$fcc2,\$f11,\$f12
0+003c <[^>]*> 46ca4839 	c\.ngle\.ps	\$f9,\$f10
0+0040 <[^>]*> 46cc5a39 	c\.ngle\.ps	\$fcc2,\$f11,\$f12
0+0044 <[^>]*> 46ca483f 	c\.ngt\.ps	\$f9,\$f10
0+0048 <[^>]*> 46cc5a3f 	c\.ngt\.ps	\$fcc2,\$f11,\$f12
0+004c <[^>]*> 46ca4836 	c\.ole\.ps	\$f9,\$f10
0+0050 <[^>]*> 46cc5a36 	c\.ole\.ps	\$fcc2,\$f11,\$f12
0+0054 <[^>]*> 46ca4834 	c\.olt\.ps	\$f9,\$f10
0+0058 <[^>]*> 46cc5a34 	c\.olt\.ps	\$fcc2,\$f11,\$f12
0+005c <[^>]*> 46ca483a 	c\.seq\.ps	\$f9,\$f10
0+0060 <[^>]*> 46cc5a3a 	c\.seq\.ps	\$fcc2,\$f11,\$f12
0+0064 <[^>]*> 46ca4838 	c\.sf\.ps	\$f9,\$f10
0+0068 <[^>]*> 46cc5a38 	c\.sf\.ps	\$fcc2,\$f11,\$f12
0+006c <[^>]*> 46ca4833 	c\.ueq\.ps	\$f9,\$f10
0+0070 <[^>]*> 46cc5a33 	c\.ueq\.ps	\$fcc2,\$f11,\$f12
0+0074 <[^>]*> 46ca4837 	c\.ule\.ps	\$f9,\$f10
0+0078 <[^>]*> 46cc5a37 	c\.ule\.ps	\$fcc2,\$f11,\$f12
0+007c <[^>]*> 46ca4835 	c\.ult\.ps	\$f9,\$f10
0+0080 <[^>]*> 46cc5a35 	c\.ult\.ps	\$fcc2,\$f11,\$f12
0+0084 <[^>]*> 46ca4831 	c\.un\.ps	\$f9,\$f10
0+0088 <[^>]*> 46cc5a31 	c\.un\.ps	\$fcc2,\$f11,\$f12
0+008c <[^>]*> 460f7366 	cvt\.ps\.s	\$f13,\$f14,\$f15
0+0090 <[^>]*> 46c08c28 	cvt\.s\.pl	\$f16,\$f17
0+0094 <[^>]*> 46c09ca0 	cvt\.s\.pu	\$f18,\$f19
d49 19
a67 19
0+009c <[^>]*> 4ed8bd66 	madd\.ps	\$f21,\$f22,\$f23,\$f24
0+00a0 <[^>]*> 46c0d646 	mov\.ps	\$f25,\$f26
0+00a4 <[^>]*> 46c8e6d1 	movf\.ps	\$f27,\$f28,\$fcc2
0+00a8 <[^>]*> 46c3e6d3 	movn\.ps	\$f27,\$f28,\$3
0+00ac <[^>]*> 46d1f751 	movt\.ps	\$f29,\$f30,\$fcc4
0+00b0 <[^>]*> 46c5f752 	movz\.ps	\$f29,\$f30,\$5
0+00b4 <[^>]*> 4c020fee 	msub\.ps	\$f31,\$f0,\$f1,\$f2
0+00b8 <[^>]*> 46c520c2 	mul\.ps	\$f3,\$f4,\$f5
0+00bc <[^>]*> 46c03987 	neg\.ps	\$f6,\$f7
0+00c0 <[^>]*> 4d2b5236 	nmadd\.ps	\$f8,\$f9,\$f10,\$f11
0+00c4 <[^>]*> 4d2b523e 	nmsub\.ps	\$f8,\$f9,\$f10,\$f11
0+00c8 <[^>]*> 46ce6b2c 	pll\.ps	\$f12,\$f13,\$f14
0+00cc <[^>]*> 46d183ed 	plu\.ps	\$f15,\$f16,\$f17
0+00d0 <[^>]*> 46d49cae 	pul\.ps	\$f18,\$f19,\$f20
0+00d4 <[^>]*> 46d7b56f 	puu\.ps	\$f21,\$f22,\$f23
0+00d8 <[^>]*> 46dace01 	sub\.ps	\$f24,\$f25,\$f26
0+00dc <[^>]*> 4ce6d80d 	suxc1	\$f27,\$6\(\$7\)
0+00e0 <[^>]*> 46cc5b32 	c\.eq\.ps	\$fcc3,\$f11,\$f12
0+00e4 <[^>]*> 46cce6d1 	movf\.ps	\$f27,\$f28,\$fcc3
@


1.1.2.1
log
@	* gas/mips/mips.exp: mips-*-linux-*, mipsel-*-linux-* use only 32-bit
	register width by default. Add them to addr32 and exclude offending
	testcases.
	* gas/mips/delay.s: Avoid odd floating point registers.
	* gas/mips/delay.d: Likewise.
	* gas/mips/nodelay.d: Likewise.
	* gas/mips/mips4.s: Likewise.
	* gas/mips/mips4.d: Likewise.
	* gas/mips/mips5.s: Likewise.
	* gas/mips/mips5.d: Likewise.
	* gas/mips/vr5400.s: Likewise.
	* gas/mips/vr5400.d: Likewise.
	* gas/mips/vr5500.s: Likewise.
	* gas/mips/vr5500.d: Likewise.
	* gas/mips/elf_e_flags2.d: Allow different expansions of the move
	macro.
	* gas/mips/elf_e_flags3.d: Likewise.
	* gas/mips/elf_e_flags4.d: Likewise.
	* gas/mips/uld2-eb.d: Likewise.
	* gas/mips/uld2-el.d: Likewise.
@
text
@d10 38
a47 38
0+0000 <[^>]*> 46c01005 	abs\.ps	\$f0,\$f2
0+0004 <[^>]*> 46c62080 	add\.ps	\$f2,\$f4,\$f6
0+0008 <[^>]*> 4c6a419e 	alnv\.ps	\$f6,\$f8,\$f10,\$3
0+000c <[^>]*> 46ca4032 	c\.eq\.ps	\$f8,\$f10
0+0010 <[^>]*> 46cc5232 	c\.eq\.ps	\$fcc2,\$f10,\$f12
0+0014 <[^>]*> 46ca4030 	c\.f\.ps	\$f8,\$f10
0+0018 <[^>]*> 46cc5230 	c\.f\.ps	\$fcc2,\$f10,\$f12
0+001c <[^>]*> 46ca403e 	c\.le\.ps	\$f8,\$f10
0+0020 <[^>]*> 46cc523e 	c\.le\.ps	\$fcc2,\$f10,\$f12
0+0024 <[^>]*> 46ca403c 	c\.lt\.ps	\$f8,\$f10
0+0028 <[^>]*> 46cc523c 	c\.lt\.ps	\$fcc2,\$f10,\$f12
0+002c <[^>]*> 46ca403d 	c\.nge\.ps	\$f8,\$f10
0+0030 <[^>]*> 46cc523d 	c\.nge\.ps	\$fcc2,\$f10,\$f12
0+0034 <[^>]*> 46ca403b 	c\.ngl\.ps	\$f8,\$f10
0+0038 <[^>]*> 46cc523b 	c\.ngl\.ps	\$fcc2,\$f10,\$f12
0+003c <[^>]*> 46ca4039 	c\.ngle\.ps	\$f8,\$f10
0+0040 <[^>]*> 46cc5239 	c\.ngle\.ps	\$fcc2,\$f10,\$f12
0+0044 <[^>]*> 46ca403f 	c\.ngt\.ps	\$f8,\$f10
0+0048 <[^>]*> 46cc523f 	c\.ngt\.ps	\$fcc2,\$f10,\$f12
0+004c <[^>]*> 46ca4036 	c\.ole\.ps	\$f8,\$f10
0+0050 <[^>]*> 46cc5236 	c\.ole\.ps	\$fcc2,\$f10,\$f12
0+0054 <[^>]*> 46ca4034 	c\.olt\.ps	\$f8,\$f10
0+0058 <[^>]*> 46cc5234 	c\.olt\.ps	\$fcc2,\$f10,\$f12
0+005c <[^>]*> 46ca403a 	c\.seq\.ps	\$f8,\$f10
0+0060 <[^>]*> 46cc523a 	c\.seq\.ps	\$fcc2,\$f10,\$f12
0+0064 <[^>]*> 46ca4038 	c\.sf\.ps	\$f8,\$f10
0+0068 <[^>]*> 46cc5238 	c\.sf\.ps	\$fcc2,\$f10,\$f12
0+006c <[^>]*> 46ca4033 	c\.ueq\.ps	\$f8,\$f10
0+0070 <[^>]*> 46cc5233 	c\.ueq\.ps	\$fcc2,\$f10,\$f12
0+0074 <[^>]*> 46ca4037 	c\.ule\.ps	\$f8,\$f10
0+0078 <[^>]*> 46cc5237 	c\.ule\.ps	\$fcc2,\$f10,\$f12
0+007c <[^>]*> 46ca4035 	c\.ult\.ps	\$f8,\$f10
0+0080 <[^>]*> 46cc5235 	c\.ult\.ps	\$fcc2,\$f10,\$f12
0+0084 <[^>]*> 46ca4031 	c\.un\.ps	\$f8,\$f10
0+0088 <[^>]*> 46cc5231 	c\.un\.ps	\$fcc2,\$f10,\$f12
0+008c <[^>]*> 46107326 	cvt\.ps\.s	\$f12,\$f14,\$f16
0+0090 <[^>]*> 46c09428 	cvt\.s\.pl	\$f16,\$f18
0+0094 <[^>]*> 46c0a4a0 	cvt\.s\.pu	\$f18,\$f20
d49 19
a67 19
0+009c <[^>]*> 4edac526 	madd\.ps	\$f20,\$f22,\$f24,\$f26
0+00a0 <[^>]*> 46c0d606 	mov\.ps	\$f24,\$f26
0+00a4 <[^>]*> 46c8e691 	movf\.ps	\$f26,\$f28,\$fcc2
0+00a8 <[^>]*> 46c3e693 	movn\.ps	\$f26,\$f28,\$3
0+00ac <[^>]*> 46d1f711 	movt\.ps	\$f28,\$f30,\$fcc4
0+00b0 <[^>]*> 46c5f712 	movz\.ps	\$f28,\$f30,\$5
0+00b4 <[^>]*> 4c0417ae 	msub\.ps	\$f30,\$f0,\$f2,\$f4
0+00b8 <[^>]*> 46c62082 	mul\.ps	\$f2,\$f4,\$f6
0+00bc <[^>]*> 46c04187 	neg\.ps	\$f6,\$f8
0+00c0 <[^>]*> 4d0c51b6 	nmadd\.ps	\$f6,\$f8,\$f10,\$f12
0+00c4 <[^>]*> 4d0c51be 	nmsub\.ps	\$f6,\$f8,\$f10,\$f12
0+00c8 <[^>]*> 46ce62ac 	pll\.ps	\$f10,\$f12,\$f14
0+00cc <[^>]*> 46d283ad 	plu\.ps	\$f14,\$f16,\$f18
0+00d0 <[^>]*> 46d4942e 	pul\.ps	\$f16,\$f18,\$f20
0+00d4 <[^>]*> 46d8b52f 	puu\.ps	\$f20,\$f22,\$f24
0+00d8 <[^>]*> 46dac581 	sub\.ps	\$f22,\$f24,\$f26
0+00dc <[^>]*> 4ce6d00d 	suxc1	\$f26,\$6\(\$7\)
0+00e0 <[^>]*> 46cc5332 	c\.eq\.ps	\$fcc3,\$f10,\$f12
0+00e4 <[^>]*> 46cce691 	movf\.ps	\$f26,\$f28,\$fcc3
@


