{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1581555661624 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1581555661632 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 12 17:01:01 2020 " "Processing started: Wed Feb 12 17:01:01 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1581555661632 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581555661632 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off cpu -c cpu " "Command: quartus_map --read_settings_files=on --write_settings_files=off cpu -c cpu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581555661633 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1581555662357 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1581555662357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sortinstruction.v 1 1 " "Found 1 design units, including 1 entities, in source file sortinstruction.v" { { "Info" "ISGN_ENTITY_NAME" "1 sortInstruction " "Found entity 1: sortInstruction" {  } { { "sortInstruction.v" "" { Text "C:/Users/Austin/Desktop/COMPUTER_ARCHITECTURE/LAB_2/EE469_Lab/sortInstruction.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581555682479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581555682479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerfile.v 1 1 " "Found 1 design units, including 1 entities, in source file registerfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 registerFile " "Found entity 1: registerFile" {  } { { "registerFile.v" "" { Text "C:/Users/Austin/Desktop/COMPUTER_ARCHITECTURE/LAB_2/EE469_Lab/registerFile.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581555682482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581555682482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.v 1 1 " "Found 1 design units, including 1 entities, in source file register.v" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "register.v" "" { Text "C:/Users/Austin/Desktop/COMPUTER_ARCHITECTURE/LAB_2/EE469_Lab/register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581555682485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581555682485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "readdata.v 1 1 " "Found 1 design units, including 1 entities, in source file readdata.v" { { "Info" "ISGN_ENTITY_NAME" "1 readData " "Found entity 1: readData" {  } { { "readData.v" "" { Text "C:/Users/Austin/Desktop/COMPUTER_ARCHITECTURE/LAB_2/EE469_Lab/readData.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581555682488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581555682488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "programcounter.v 1 1 " "Found 1 design units, including 1 entities, in source file programcounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 programCounter " "Found entity 1: programCounter" {  } { { "programCounter.v" "" { Text "C:/Users/Austin/Desktop/COMPUTER_ARCHITECTURE/LAB_2/EE469_Lab/programCounter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581555682490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581555682490 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructionmemory.v 1 1 " "Found 1 design units, including 1 entities, in source file instructionmemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 instructionMemory " "Found entity 1: instructionMemory" {  } { { "instructionMemory.v" "" { Text "C:/Users/Austin/Desktop/COMPUTER_ARCHITECTURE/LAB_2/EE469_Lab/instructionMemory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581555682492 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581555682492 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_ff.v 1 1 " "Found 1 design units, including 1 entities, in source file d_ff.v" { { "Info" "ISGN_ENTITY_NAME" "1 D_FF " "Found entity 1: D_FF" {  } { { "D_FF.v" "" { Text "C:/Users/Austin/Desktop/COMPUTER_ARCHITECTURE/LAB_2/EE469_Lab/D_FF.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581555682494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581555682494 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "writeBack writeback cpu.v(15) " "Verilog HDL Declaration information at cpu.v(15): object \"writeBack\" differs only in case from object \"writeback\" in the same scope" {  } { { "cpu.v" "" { Text "C:/Users/Austin/Desktop/COMPUTER_ARCHITECTURE/LAB_2/EE469_Lab/cpu.v" 15 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1581555682497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "cpu.v" "" { Text "C:/Users/Austin/Desktop/COMPUTER_ARCHITECTURE/LAB_2/EE469_Lab/cpu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581555682497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581555682497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conditiontest.v 2 2 " "Found 2 design units, including 2 entities, in source file conditiontest.v" { { "Info" "ISGN_ENTITY_NAME" "1 conditionTest " "Found entity 1: conditionTest" {  } { { "conditionTest.v" "" { Text "C:/Users/Austin/Desktop/COMPUTER_ARCHITECTURE/LAB_2/EE469_Lab/conditionTest.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581555682501 ""} { "Info" "ISGN_ENTITY_NAME" "2 conditionTest_testbench " "Found entity 2: conditionTest_testbench" {  } { { "conditionTest.v" "" { Text "C:/Users/Austin/Desktop/COMPUTER_ARCHITECTURE/LAB_2/EE469_Lab/conditionTest.v" 69 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581555682501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581555682501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "C:/Users/Austin/Desktop/COMPUTER_ARCHITECTURE/LAB_2/EE469_Lab/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581555682505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581555682505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flagregister.v 1 1 " "Found 1 design units, including 1 entities, in source file flagregister.v" { { "Info" "ISGN_ENTITY_NAME" "1 flagRegister " "Found entity 1: flagRegister" {  } { { "flagRegister.v" "" { Text "C:/Users/Austin/Desktop/COMPUTER_ARCHITECTURE/LAB_2/EE469_Lab/flagRegister.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1581555682507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581555682507 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "cpu " "Elaborating entity \"cpu\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1581555682560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "programCounter programCounter:PC " "Elaborating entity \"programCounter\" for hierarchy \"programCounter:PC\"" {  } { { "cpu.v" "PC" { Text "C:/Users/Austin/Desktop/COMPUTER_ARCHITECTURE/LAB_2/EE469_Lab/cpu.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581555682563 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instructionMemory instructionMemory:Memory " "Elaborating entity \"instructionMemory\" for hierarchy \"instructionMemory:Memory\"" {  } { { "cpu.v" "Memory" { Text "C:/Users/Austin/Desktop/COMPUTER_ARCHITECTURE/LAB_2/EE469_Lab/cpu.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581555682565 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sortInstruction sortInstruction:sortInstr " "Elaborating entity \"sortInstruction\" for hierarchy \"sortInstruction:sortInstr\"" {  } { { "cpu.v" "sortInstr" { Text "C:/Users/Austin/Desktop/COMPUTER_ARCHITECTURE/LAB_2/EE469_Lab/cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581555682569 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registerFile registerFile:reg_file " "Elaborating entity \"registerFile\" for hierarchy \"registerFile:reg_file\"" {  } { { "cpu.v" "reg_file" { Text "C:/Users/Austin/Desktop/COMPUTER_ARCHITECTURE/LAB_2/EE469_Lab/cpu.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581555682571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register registerFile:reg_file\|register:R15 " "Elaborating entity \"register\" for hierarchy \"registerFile:reg_file\|register:R15\"" {  } { { "registerFile.v" "R15" { Text "C:/Users/Austin/Desktop/COMPUTER_ARCHITECTURE/LAB_2/EE469_Lab/registerFile.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581555682577 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D_FF registerFile:reg_file\|register:R15\|D_FF:bit31 " "Elaborating entity \"D_FF\" for hierarchy \"registerFile:reg_file\|register:R15\|D_FF:bit31\"" {  } { { "register.v" "bit31" { Text "C:/Users/Austin/Desktop/COMPUTER_ARCHITECTURE/LAB_2/EE469_Lab/register.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581555682579 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "readData registerFile:reg_file\|readData:readDataOne " "Elaborating entity \"readData\" for hierarchy \"registerFile:reg_file\|readData:readDataOne\"" {  } { { "registerFile.v" "readDataOne" { Text "C:/Users/Austin/Desktop/COMPUTER_ARCHITECTURE/LAB_2/EE469_Lab/registerFile.v" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581555682774 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "conditionTest conditionTest:condTest " "Elaborating entity \"conditionTest\" for hierarchy \"conditionTest:condTest\"" {  } { { "cpu.v" "condTest" { Text "C:/Users/Austin/Desktop/COMPUTER_ARCHITECTURE/LAB_2/EE469_Lab/cpu.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581555682778 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:numberCrunch " "Elaborating entity \"ALU\" for hierarchy \"ALU:numberCrunch\"" {  } { { "cpu.v" "numberCrunch" { Text "C:/Users/Austin/Desktop/COMPUTER_ARCHITECTURE/LAB_2/EE469_Lab/cpu.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581555682779 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "C ALU.v(12) " "Verilog HDL warning at ALU.v(12): object C used but never assigned" {  } { { "ALU.v" "" { Text "C:/Users/Austin/Desktop/COMPUTER_ARCHITECTURE/LAB_2/EE469_Lab/ALU.v" 12 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1581555682783 "|cpu|ALU:numberCrunch"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "C 0 ALU.v(12) " "Net \"C\" at ALU.v(12) has no driver or initial value, using a default initial value '0'" {  } { { "ALU.v" "" { Text "C:/Users/Austin/Desktop/COMPUTER_ARCHITECTURE/LAB_2/EE469_Lab/ALU.v" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1581555682783 "|cpu|ALU:numberCrunch"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flagRegister flagRegister:CPSRegister " "Elaborating entity \"flagRegister\" for hierarchy \"flagRegister:CPSRegister\"" {  } { { "cpu.v" "CPSRegister" { Text "C:/Users/Austin/Desktop/COMPUTER_ARCHITECTURE/LAB_2/EE469_Lab/cpu.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581555682784 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "execute condTest " "Port \"execute\" does not exist in macrofunction \"condTest\"" {  } { { "cpu.v" "condTest" { Text "C:/Users/Austin/Desktop/COMPUTER_ARCHITECTURE/LAB_2/EE469_Lab/cpu.v" 63 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1581555683118 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1581555683331 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Austin/Desktop/COMPUTER_ARCHITECTURE/LAB_2/EE469_Lab/output_files/cpu.map.smsg " "Generated suppressed messages file C:/Users/Austin/Desktop/COMPUTER_ARCHITECTURE/LAB_2/EE469_Lab/output_files/cpu.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1581555683438 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 4 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "633 " "Peak virtual memory: 633 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1581555684001 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Feb 12 17:01:24 2020 " "Processing ended: Wed Feb 12 17:01:24 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1581555684001 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:23 " "Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1581555684001 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:53 " "Total CPU time (on all processors): 00:00:53" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1581555684001 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1581555684001 ""}
