
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.037456                       # Number of seconds simulated
sim_ticks                                 37456227279                       # Number of ticks simulated
final_tick                               567020607216                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 266238                       # Simulator instruction rate (inst/s)
host_op_rate                                   336004                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                2255205                       # Simulator tick rate (ticks/s)
host_mem_usage                               16925372                       # Number of bytes of host memory used
host_seconds                                 16608.79                       # Real time elapsed on the host
sim_insts                                  4421887175                       # Number of instructions simulated
sim_ops                                    5580618557                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1408                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      3036288                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      3199104                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      1106176                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         2176                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       788736                       # Number of bytes read from this memory
system.physmem.bytes_read::total              8137344                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1408                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         2176                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            7040                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      2220416                       # Number of bytes written to this memory
system.physmem.bytes_written::total           2220416                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           11                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        23721                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        24993                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         8642                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           17                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         6162                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 63573                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           17347                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                17347                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        37591                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     81062302                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        44425                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     85409136                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        47843                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     29532499                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst        58094                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     21057540                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               217249429                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        37591                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        44425                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        47843                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst        58094                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             187953                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          59280290                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               59280290                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          59280290                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        37591                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     81062302                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        44425                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     85409136                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        47843                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     29532499                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst        58094                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     21057540                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              276529719                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                89823088                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        31011333                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     25441571                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2015107                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     12876186                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        12080352                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         3154063                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        87052                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     32001363                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             170285534                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           31011333                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15234415                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             36584185                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles       10798601                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       8728834                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles            1                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         15653495                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       804000                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     86066318                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.431335                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.317113                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        49482133     57.49%     57.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         3657992      4.25%     61.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         3195231      3.71%     65.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         3435479      3.99%     69.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         3001787      3.49%     72.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1563301      1.82%     74.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1024982      1.19%     75.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         2715713      3.16%     79.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        17989700     20.90%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     86066318                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.345249                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.895788                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        33673437                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      8302016                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         34792319                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       553032                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       8745505                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      5077359                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         6595                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     201940018                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        50889                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       8745505                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        35343722                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        4508010                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1057297                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         33640966                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      2770810                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     195088713                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents         9834                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       1749731                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       745978                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents           32                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    271014770                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    909627831                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    909627831                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    168259218                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       102755511                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        33585                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        17543                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          7294310                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     19222721                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores     10028705                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       240458                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      3000024                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         183932780                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        33541                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        147748241                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       289525                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     61061183                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    186616463                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         1497                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     86066318                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.716679                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.906024                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     31852933     37.01%     37.01% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     17930630     20.83%     57.84% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11880774     13.80%     71.65% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7621428      8.86%     80.50% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7565383      8.79%     89.29% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      4422953      5.14%     94.43% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3387158      3.94%     98.37% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       747938      0.87%     99.24% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       657121      0.76%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     86066318                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu        1083807     70.04%     70.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult            44      0.00%     70.05% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     70.05% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     70.05% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     70.05% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     70.05% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     70.05% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     70.05% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     70.05% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     70.05% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     70.05% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     70.05% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     70.05% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     70.05% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     70.05% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     70.05% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     70.05% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     70.05% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     70.05% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     70.05% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     70.05% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     70.05% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     70.05% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     70.05% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     70.05% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     70.05% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     70.05% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     70.05% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     70.05% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        203444     13.15%     83.20% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       260010     16.80%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    121543088     82.26%     82.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2015937      1.36%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     83.63% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16022      0.01%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     15723151     10.64%     94.28% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      8450043      5.72%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     147748241                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.644880                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1547305                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.010473                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    383399626                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    245028564                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    143601385                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     149295546                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       259119                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7010592                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          409                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation         1075                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      2287032                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          568                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       8745505                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        3730747                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       164140                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    183966321                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       294775                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     19222721                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts     10028705                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        17519                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        116839                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents         6688                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents         1075                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1230683                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1130530                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2361213                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    145165278                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     14778194                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2582959                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            22981808                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20579331                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           8203614                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.616124                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             143745062                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            143601385                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         93677525                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        261733676                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.598714                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.357912                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122421920                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     61548458                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        32044                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2039483                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     77320813                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.583298                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.159317                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     32004219     41.39%     41.39% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     20460210     26.46%     67.85% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8388350     10.85%     78.70% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4295210      5.56%     84.26% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3674142      4.75%     89.01% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1799143      2.33%     91.34% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1991292      2.58%     93.91% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1006631      1.30%     95.21% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3701616      4.79%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     77320813                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122421920                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              19953799                       # Number of memory references committed
system.switch_cpus0.commit.loads             12212129                       # Number of loads committed
system.switch_cpus0.commit.membars              16022                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17573934                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110146126                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2413416                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3701616                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           257589575                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          376694485                       # The number of ROB writes
system.switch_cpus0.timesIdled                  43542                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                3756770                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122421920                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.898231                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.898231                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.113300                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.113300                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       655380814                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      196977498                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      189400028                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         32044                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                89823088                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        30410853                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     24712993                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2073549                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     12868317                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        11883056                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         3212291                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        88093                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     30523322                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             168604477                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           30410853                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     15095347                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             37095335                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles       11141770                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       7969104                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           22                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         14951582                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       893264                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     84609442                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.462185                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.290461                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        47514107     56.16%     56.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         3252887      3.84%     60.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2639812      3.12%     63.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         6404422      7.57%     70.69% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1745845      2.06%     72.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2236945      2.64%     75.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1605840      1.90%     77.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          901492      1.07%     78.36% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        18308092     21.64%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     84609442                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.338564                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.877073                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        31934200                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      7782806                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         35668345                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       244025                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       8980057                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      5196508                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred        41929                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     201595756                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        83483                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       8980057                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        34275735                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1603182                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      2712171                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         33514470                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      3523819                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     194470249                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents        35260                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       1462293                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents      1091372                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents         4003                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    272207620                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    907872671                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    907872671                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    166983170                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps       105224257                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        40237                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        22819                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          9645692                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     18143010                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      9233669                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       145395                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      2937910                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         183935985                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        38837                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        146143595                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       289083                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     63493558                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    193946396                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         6489                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     84609442                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.727273                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.883139                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     30401015     35.93%     35.93% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     17927257     21.19%     57.12% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     11688601     13.81%     70.93% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8661742     10.24%     81.17% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7449586      8.80%     89.98% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3861380      4.56%     94.54% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3294902      3.89%     98.43% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       620418      0.73%     99.17% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       704541      0.83%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     84609442                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         855720     71.21%     71.21% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             9      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     71.22% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        172833     14.38%     85.60% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       173048     14.40%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    121760326     83.32%     83.32% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2080256      1.42%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.74% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        16174      0.01%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     14511956      9.93%     94.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7774883      5.32%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     146143595                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.627016                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1201610                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008222                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    378387325                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    247469003                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    142432629                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     147345205                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       549990                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      7153325                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         2949                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          623                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      2360730                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       8980057                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         707043                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        82208                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    183974824                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       399804                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     18143010                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      9233669                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        22663                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         73552                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          623                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1240262                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1164751                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2405013                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    143829960                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     13616826                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2313635                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            21186791                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        20289911                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7569965                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.601258                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             142526992                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            142432629                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         92829897                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        262060384                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.585702                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.354231                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     97824825                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    120138347                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     63837408                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        32348                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2078120                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     75629385                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.588514                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.129483                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     30400708     40.20%     40.20% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     20509153     27.12%     67.31% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      8345436     11.03%     78.35% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4690101      6.20%     84.55% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3829966      5.06%     89.62% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1554275      2.06%     91.67% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1846862      2.44%     94.11% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       927464      1.23%     95.34% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3525420      4.66%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     75629385                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     97824825                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     120138347                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              17862603                       # Number of memory references committed
system.switch_cpus1.commit.loads             10989667                       # Number of loads committed
system.switch_cpus1.commit.membars              16174                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          17261647                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        108248958                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2445831                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3525420                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           256079720                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          376937519                       # The number of ROB writes
system.switch_cpus1.timesIdled                  48367                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                5213646                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           97824825                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            120138347                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     97824825                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.918203                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.918203                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.089083                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.089083                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       647072732                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      196835471                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      186018190                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         32348                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                89823088                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        32397197                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     26412339                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2163576                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     13694995                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits        12662963                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         3492724                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        96056                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     32406053                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             177951831                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           32397197                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     16155687                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             39530945                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles       11497642                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       5990149                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           20                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines         15997824                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      1048985                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     87234563                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.528071                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.290194                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        47703618     54.68%     54.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         2614809      3.00%     57.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         4887686      5.60%     63.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         4870163      5.58%     68.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         3024906      3.47%     72.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         2402930      2.75%     75.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1504423      1.72%     76.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         1414548      1.62%     78.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        18811480     21.56%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     87234563                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.360678                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               1.981137                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        33793282                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      5927366                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         37972357                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       234397                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       9307154                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      5480508                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          258                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     213503709                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1390                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       9307154                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        36247659                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1046418                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      1513785                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         35705401                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      3414140                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     205868452                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents           52                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents       1423266                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents      1043642                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    289067613                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    960437864                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    960437864                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    178798392                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps       110269119                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        36583                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        17606                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          9493953                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     19049819                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      9727111                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       121910                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      3370561                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         194091318                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        35212                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        154608534                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       302961                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     65627710                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined    200761988                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.issued_per_cycle::samples     87234563                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.772331                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.896417                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     30152702     34.57%     34.57% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     18871284     21.63%     56.20% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     12481256     14.31%     70.51% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      8169497      9.36%     79.87% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      8605819      9.87%     89.74% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      4157125      4.77%     94.50% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      3284871      3.77%     98.27% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       747952      0.86%     99.12% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       764057      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     87234563                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         964233     72.50%     72.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     72.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     72.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     72.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     72.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     72.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     72.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     72.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     72.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     72.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     72.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     72.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     72.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     72.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     72.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     72.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     72.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     72.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     72.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     72.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     72.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     72.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     72.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     72.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     72.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     72.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     72.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     72.50% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        184053     13.84%     86.34% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       181725     13.66%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    129328731     83.65%     83.65% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      2076973      1.34%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.99% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        17605      0.01%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     14953448      9.67%     94.68% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      8231777      5.32%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     154608534                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.721256                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt            1330011                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.008602                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    398084599                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    259754586                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    151072949                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     155938545                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       482454                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      7394045                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses         1959                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          346                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores      2343314                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       9307154                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         537509                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        92358                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    194126533                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       387327                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     19049819                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      9727111                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        17606                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         72252                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          346                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1352923                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1202396                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2555319                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    152561507                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     14269081                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2047023                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            22306381                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        21633696                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           8037300                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.698467                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             151120407                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            151072949                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         96290871                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        276348687                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.681894                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.348440                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    104131605                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    128216177                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     65910743                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        35212                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2189745                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     77927408                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.645328                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.146879                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     29809201     38.25%     38.25% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     21722561     27.88%     66.13% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      9025631     11.58%     77.71% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4498800      5.77%     83.48% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      4490338      5.76%     89.25% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1814896      2.33%     91.57% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1821554      2.34%     93.91% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       974618      1.25%     95.16% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      3769809      4.84%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     77927408                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    104131605                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     128216177                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              19039557                       # Number of memory references committed
system.switch_cpus2.commit.loads             11655763                       # Number of loads committed
system.switch_cpus2.commit.membars              17606                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          18506631                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        115512869                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2644409                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      3769809                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           268284519                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          397567065                       # The number of ROB writes
system.switch_cpus2.timesIdled                  34186                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                2588525                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          104131605                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            128216177                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    104131605                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.862592                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.862592                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.159297                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.159297                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       685325264                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      209861294                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      196128041                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         35212                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles                89823088                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups        33282953                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted     27155005                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect      2220344                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups     14118856                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits        13110976                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS         3442457                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect        97718                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles     34485288                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             180819786                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           33282953                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     16553433                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             39195804                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles       11583134                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles       6500068                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.PendingTrapStallCycles            8                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.CacheLines         16790677                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes       857948                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples     89525599                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     2.497530                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.327397                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0        50329795     56.22%     56.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         3222690      3.60%     59.82% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         4801410      5.36%     65.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         3342559      3.73%     68.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         2333533      2.61%     71.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         2278826      2.55%     74.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6         1384780      1.55%     75.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7         2953344      3.30%     78.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8        18878662     21.09%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total     89525599                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.370539                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               2.013066                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles        35463361                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      6742082                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         37429523                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles       546479                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       9344148                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      5605886                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          376                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     216571469                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1650                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       9344148                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles        37448696                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         515870                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      3352338                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         35950503                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles      2914039                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     210146647                       # Number of instructions processed by rename
system.switch_cpus3.rename.IQFullEvents       1218143                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       989919                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands    294812219                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    978209390                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    978209390                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps    181558083                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps       113254057                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        37860                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts        18101                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          8643863                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     19262746                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      9861245                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads       118103                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      3021106                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         195850323                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        36135                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        156503705                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued       310575                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     65232994                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined    199569602                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved           63                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples     89525599                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.748145                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.914722                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     32864205     36.71%     36.71% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     17616089     19.68%     56.39% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     12800363     14.30%     70.68% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      8461344      9.45%     80.14% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      8526386      9.52%     89.66% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      4094455      4.57%     94.23% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      3646044      4.07%     98.31% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7       684929      0.77%     99.07% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8       831784      0.93%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total     89525599                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu         853530     71.13%     71.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     71.13% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead        169112     14.09%     85.22% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       177372     14.78%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    130909672     83.65%     83.65% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      1976237      1.26%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.91% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc        18035      0.01%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.92% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     15380909      9.83%     94.75% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      8218852      5.25%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     156503705                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.742355                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt            1200014                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.007668                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    404043597                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    261119851                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    152174226                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     157703719                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads       491096                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      7465444                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses         6585                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          399                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores      2359348                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       9344148                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles         266213                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles        51069                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    195886460                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts       676813                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     19262746                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      9861245                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts        18099                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents         43375                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          399                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      1353765                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect      1207537                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      2561302                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    153625086                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     14372910                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      2878618                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            22390811                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        21832539                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           8017901                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.710307                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             152239225                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            152174226                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         98599461                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        280131308                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.694155                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.351976                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts    105562465                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps    130120405                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts     65766217                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        36072                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      2238166                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples     80181451                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.622824                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.167280                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0     31481722     39.26%     39.26% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     22585961     28.17%     67.43% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2      8536346     10.65%     78.08% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      4778586      5.96%     84.04% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      4046899      5.05%     89.08% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      1810762      2.26%     91.34% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6      1731030      2.16%     93.50% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7      1182752      1.48%     94.98% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      4027393      5.02%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total     80181451                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts    105562465                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     130120405                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              19299196                       # Number of memory references committed
system.switch_cpus3.commit.loads             11797299                       # Number of loads committed
system.switch_cpus3.commit.membars              18036                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          18879072                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        117141800                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      2691214                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events      4027393                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads           272040680                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          401123350                       # The number of ROB writes
system.switch_cpus3.timesIdled                  17818                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 297489                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts          105562465                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            130120405                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total    105562465                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      0.850900                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.850900                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.175226                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.175226                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       689965472                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      211702078                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads      199060831                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         36072                       # number of misc regfile writes
system.l20.replacements                         23732                       # number of replacements
system.l20.tagsinuse                             4096                       # Cycle average of tags in use
system.l20.total_refs                          550577                       # Total number of references to valid blocks.
system.l20.sampled_refs                         27828                       # Sample count of references to valid blocks.
system.l20.avg_refs                         19.785001                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks            1.552636                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     1.586211                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  3116.180415                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data           976.680737                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.000379                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000387                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.760786                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.238447                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        72650                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  72650                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           15298                       # number of Writeback hits
system.l20.Writeback_hits::total                15298                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        72650                       # number of demand (read+write) hits
system.l20.demand_hits::total                   72650                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        72650                       # number of overall hits
system.l20.overall_hits::total                  72650                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        23721                       # number of ReadReq misses
system.l20.ReadReq_misses::total                23732                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        23721                       # number of demand (read+write) misses
system.l20.demand_misses::total                 23732                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        23721                       # number of overall misses
system.l20.overall_misses::total                23732                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      1523207                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   4003929497                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     4005452704                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      1523207                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   4003929497                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      4005452704                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      1523207                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   4003929497                       # number of overall miss cycles
system.l20.overall_miss_latency::total     4005452704                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           11                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        96371                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              96382                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        15298                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            15298                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           11                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        96371                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               96382                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           11                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        96371                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              96382                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.246143                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.246229                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.246143                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.246229                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.246143                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.246229                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 138473.363636                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 168792.609797                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 168778.556548                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 138473.363636                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 168792.609797                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 168778.556548                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 138473.363636                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 168792.609797                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 168778.556548                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                4699                       # number of writebacks
system.l20.writebacks::total                     4699                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           11                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        23721                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           23732                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           11                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        23721                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            23732                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           11                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        23721                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           23732                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      1398577                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   3733726418                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   3735124995                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      1398577                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   3733726418                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   3735124995                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      1398577                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   3733726418                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   3735124995                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.246143                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.246229                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.246143                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.246229                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.246143                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.246229                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 127143.363636                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 157401.729185                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 157387.704155                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 127143.363636                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 157401.729185                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 157387.704155                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 127143.363636                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 157401.729185                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 157387.704155                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                         25007                       # number of replacements
system.l21.tagsinuse                             4096                       # Cycle average of tags in use
system.l21.total_refs                          366065                       # Total number of references to valid blocks.
system.l21.sampled_refs                         29103                       # Sample count of references to valid blocks.
system.l21.avg_refs                         12.578257                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks           37.320900                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     2.444450                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  2660.776270                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          1395.458381                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.009112                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000597                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.649604                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.340688                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        46292                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  46292                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           13775                       # number of Writeback hits
system.l21.Writeback_hits::total                13775                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        46292                       # number of demand (read+write) hits
system.l21.demand_hits::total                   46292                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        46292                       # number of overall hits
system.l21.overall_hits::total                  46292                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data        24994                       # number of ReadReq misses
system.l21.ReadReq_misses::total                25007                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data        24994                       # number of demand (read+write) misses
system.l21.demand_misses::total                 25007                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data        24994                       # number of overall misses
system.l21.overall_misses::total                25007                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      1709497                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   4333699583                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     4335409080                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      1709497                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   4333699583                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      4335409080                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      1709497                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   4333699583                       # number of overall miss cycles
system.l21.overall_miss_latency::total     4335409080                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           13                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        71286                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              71299                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        13775                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            13775                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           13                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        71286                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               71299                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           13                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        71286                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              71299                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.350616                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.350734                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.350616                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.350734                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.350616                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.350734                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 131499.769231                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 173389.596823                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 173367.820210                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 131499.769231                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 173389.596823                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 173367.820210                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 131499.769231                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 173389.596823                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 173367.820210                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                4291                       # number of writebacks
system.l21.writebacks::total                     4291                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data        24994                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total           25007                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data        24994                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total            25007                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data        24994                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total           25007                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      1555457                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   4043229201                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   4044784658                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      1555457                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   4043229201                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   4044784658                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      1555457                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   4043229201                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   4044784658                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.350616                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.350734                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.350616                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.350734                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.350616                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.350734                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 119650.538462                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 161767.992358                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 161746.097413                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 119650.538462                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 161767.992358                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 161746.097413                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 119650.538462                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 161767.992358                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 161746.097413                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                          8659                       # number of replacements
system.l22.tagsinuse                             4096                       # Cycle average of tags in use
system.l22.total_refs                          293703                       # Total number of references to valid blocks.
system.l22.sampled_refs                         12755                       # Sample count of references to valid blocks.
system.l22.avg_refs                         23.026499                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks           84.418119                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst     4.090377                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  2530.756071                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          1476.735433                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.020610                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.000999                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.617860                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.360531                       # Average percentage of cache occupancy
system.l22.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data        31917                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  31917                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks           10175                       # number of Writeback hits
system.l22.Writeback_hits::total                10175                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data        31917                       # number of demand (read+write) hits
system.l22.demand_hits::total                   31917                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data        31917                       # number of overall hits
system.l22.overall_hits::total                  31917                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           14                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data         8642                       # number of ReadReq misses
system.l22.ReadReq_misses::total                 8656                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           14                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data         8642                       # number of demand (read+write) misses
system.l22.demand_misses::total                  8656                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           14                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data         8642                       # number of overall misses
system.l22.overall_misses::total                 8656                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      1947536                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data   1395889984                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total     1397837520                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      1947536                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data   1395889984                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total      1397837520                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      1947536                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data   1395889984                       # number of overall miss cycles
system.l22.overall_miss_latency::total     1397837520                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           14                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        40559                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              40573                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks        10175                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total            10175                       # number of Writeback accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           14                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        40559                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               40573                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           14                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        40559                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              40573                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.213072                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.213344                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.213072                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.213344                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.213072                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.213344                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 139109.714286                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 161523.950937                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 161487.698706                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 139109.714286                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 161523.950937                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 161487.698706                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 139109.714286                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 161523.950937                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 161487.698706                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                4637                       # number of writebacks
system.l22.writebacks::total                     4637                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data         8642                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total            8656                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data         8642                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total             8656                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data         8642                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total            8656                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      1788916                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data   1297325931                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total   1299114847                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      1788916                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data   1297325931                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total   1299114847                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      1788916                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data   1297325931                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total   1299114847                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.213072                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.213344                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.213072                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.213344                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.213072                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.213344                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 127779.714286                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 150118.714534                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 150082.583988                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 127779.714286                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 150118.714534                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 150082.583988                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 127779.714286                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 150118.714534                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 150082.583988                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                          6179                       # number of replacements
system.l23.tagsinuse                             4096                       # Cycle average of tags in use
system.l23.total_refs                          272758                       # Total number of references to valid blocks.
system.l23.sampled_refs                         10275                       # Sample count of references to valid blocks.
system.l23.avg_refs                         26.545791                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks                 112                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst     7.037178                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data  2227.571249                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data          1749.391573                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.027344                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.001718                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.543841                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.427098                       # Average percentage of cache occupancy
system.l23.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.data        28688                       # number of ReadReq hits
system.l23.ReadReq_hits::total                  28688                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks            9333                       # number of Writeback hits
system.l23.Writeback_hits::total                 9333                       # number of Writeback hits
system.l23.demand_hits::switch_cpus3.data        28688                       # number of demand (read+write) hits
system.l23.demand_hits::total                   28688                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.data        28688                       # number of overall hits
system.l23.overall_hits::total                  28688                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           17                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data         6162                       # number of ReadReq misses
system.l23.ReadReq_misses::total                 6179                       # number of ReadReq misses
system.l23.demand_misses::switch_cpus3.inst           17                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data         6162                       # number of demand (read+write) misses
system.l23.demand_misses::total                  6179                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           17                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data         6162                       # number of overall misses
system.l23.overall_misses::total                 6179                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst      3825488                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data   1012663708                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total     1016489196                       # number of ReadReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst      3825488                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data   1012663708                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total      1016489196                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst      3825488                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data   1012663708                       # number of overall miss cycles
system.l23.overall_miss_latency::total     1016489196                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           17                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data        34850                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total              34867                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks         9333                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total             9333                       # number of Writeback accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           17                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data        34850                       # number of demand (read+write) accesses
system.l23.demand_accesses::total               34867                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           17                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data        34850                       # number of overall (read+write) accesses
system.l23.overall_accesses::total              34867                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.176815                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.177216                       # miss rate for ReadReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.176815                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.177216                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.176815                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.177216                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 225028.705882                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 164340.101915                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 164507.071694                       # average ReadReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 225028.705882                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 164340.101915                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 164507.071694                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 225028.705882                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 164340.101915                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 164507.071694                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                3720                       # number of writebacks
system.l23.writebacks::total                     3720                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           17                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data         6162                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total            6179                       # number of ReadReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           17                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data         6162                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total             6179                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           17                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data         6162                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total            6179                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst      3632878                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data    942388431                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total    946021309                       # number of ReadReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst      3632878                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data    942388431                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total    946021309                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst      3632878                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data    942388431                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total    946021309                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.176815                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.177216                       # mshr miss rate for ReadReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.176815                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.177216                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.176815                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.177216                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 213698.705882                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 152935.480526                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 153102.655608                       # average ReadReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 213698.705882                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 152935.480526                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 153102.655608                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 213698.705882                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 152935.480526                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 153102.655608                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               550.996459                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1015661145                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   551                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1843305.163339                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    10.996459                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.017623                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.865385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.883007                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     15653484                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       15653484                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     15653484                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        15653484                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     15653484                       # number of overall hits
system.cpu0.icache.overall_hits::total       15653484                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           11                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            11                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.cpu0.icache.overall_misses::total           11                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      1574577                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      1574577                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      1574577                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      1574577                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      1574577                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      1574577                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     15653495                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     15653495                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     15653495                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     15653495                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     15653495                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     15653495                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 143143.363636                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 143143.363636                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 143143.363636                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 143143.363636                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 143143.363636                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 143143.363636                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           11                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           11                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           11                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           11                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           11                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           11                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      1534207                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      1534207                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      1534207                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      1534207                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      1534207                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      1534207                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 139473.363636                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 139473.363636                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 139473.363636                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 139473.363636                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 139473.363636                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 139473.363636                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 96371                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               191875668                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 96627                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               1985.735540                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.485625                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.514375                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.915959                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.084041                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     11611619                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       11611619                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7709405                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7709405                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        16800                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        16800                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16022                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16022                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     19321024                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        19321024                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     19321024                       # number of overall hits
system.cpu0.dcache.overall_hits::total       19321024                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       363398                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       363398                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          120                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          120                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       363518                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        363518                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       363518                       # number of overall misses
system.cpu0.dcache.overall_misses::total       363518                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  20692601915                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  20692601915                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      8791779                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      8791779                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  20701393694                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  20701393694                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  20701393694                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  20701393694                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     11975017                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     11975017                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        16800                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        16800                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     19684542                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     19684542                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     19684542                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     19684542                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.030346                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.030346                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000016                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000016                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.018467                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.018467                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.018467                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.018467                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 56941.980735                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 56941.980735                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 73264.825000                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 73264.825000                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 56947.369027                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 56947.369027                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 56947.369027                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 56947.369027                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        15298                       # number of writebacks
system.cpu0.dcache.writebacks::total            15298                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       267027                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       267027                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          120                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          120                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       267147                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       267147                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       267147                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       267147                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        96371                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        96371                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        96371                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        96371                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        96371                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        96371                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   4603826822                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   4603826822                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   4603826822                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   4603826822                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   4603826822                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   4603826822                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008048                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008048                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004896                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004896                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004896                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004896                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 47771.910865                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 47771.910865                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 47771.910865                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 47771.910865                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 47771.910865                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 47771.910865                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               495.996627                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1020032320                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2056516.774194                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    12.996627                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          483                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.020828                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.774038                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.794866                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     14951565                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       14951565                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     14951565                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        14951565                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     14951565                       # number of overall hits
system.cpu1.icache.overall_hits::total       14951565                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           17                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           17                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           17                       # number of overall misses
system.cpu1.icache.overall_misses::total           17                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2368988                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2368988                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2368988                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2368988                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2368988                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2368988                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     14951582                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     14951582                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     14951582                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     14951582                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     14951582                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     14951582                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 139352.235294                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 139352.235294                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 139352.235294                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 139352.235294                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 139352.235294                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 139352.235294                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            4                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            4                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            4                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           13                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           13                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      1722497                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      1722497                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      1722497                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      1722497                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      1722497                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      1722497                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 132499.769231                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 132499.769231                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 132499.769231                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 132499.769231                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 132499.769231                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 132499.769231                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 71285                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               180949097                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 71541                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               2529.306230                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   230.700016                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    25.299984                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.901172                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.098828                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     10336511                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10336511                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      6840588                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       6840588                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        22264                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        22264                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        16174                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        16174                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     17177099                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        17177099                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     17177099                       # number of overall hits
system.cpu1.dcache.overall_hits::total       17177099                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       157576                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       157576                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       157576                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        157576                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       157576                       # number of overall misses
system.cpu1.dcache.overall_misses::total       157576                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  12839351631                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  12839351631                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  12839351631                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  12839351631                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  12839351631                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  12839351631                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     10494087                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10494087                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      6840588                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      6840588                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        22264                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        22264                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        16174                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        16174                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     17334675                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     17334675                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     17334675                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     17334675                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.015016                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.015016                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.009090                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.009090                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.009090                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.009090                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 81480.375381                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 81480.375381                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 81480.375381                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 81480.375381                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 81480.375381                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 81480.375381                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        13775                       # number of writebacks
system.cpu1.dcache.writebacks::total            13775                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        86290                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        86290                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        86290                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        86290                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        86290                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        86290                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        71286                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        71286                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        71286                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        71286                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        71286                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        71286                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   4697400430                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   4697400430                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   4697400430                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   4697400430                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   4697400430                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   4697400430                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.006793                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006793                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004112                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004112                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004112                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004112                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 65895.132705                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 65895.132705                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 65895.132705                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 65895.132705                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 65895.132705                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 65895.132705                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               462.997806                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1018957681                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2200772.529158                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    13.997806                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          449                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.022432                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.719551                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.741984                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     15997807                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       15997807                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     15997807                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        15997807                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     15997807                       # number of overall hits
system.cpu2.icache.overall_hits::total       15997807                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           17                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           17                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           17                       # number of overall misses
system.cpu2.icache.overall_misses::total           17                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      2706190                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      2706190                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      2706190                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      2706190                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      2706190                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      2706190                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     15997824                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     15997824                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     15997824                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     15997824                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     15997824                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     15997824                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 159187.647059                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 159187.647059                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 159187.647059                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 159187.647059                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 159187.647059                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 159187.647059                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            3                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            3                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           14                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           14                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      1967206                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      1967206                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      1967206                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      1967206                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      1967206                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      1967206                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 140514.714286                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 140514.714286                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 140514.714286                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 140514.714286                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 140514.714286                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 140514.714286                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 40559                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               170371834                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 40815                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4174.245596                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   231.898982                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    24.101018                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.905855                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.094145                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     10887696                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       10887696                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7349162                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7349162                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        17606                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        17606                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        17606                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        17606                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     18236858                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        18236858                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     18236858                       # number of overall hits
system.cpu2.dcache.overall_hits::total       18236858                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       104794                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       104794                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       104794                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        104794                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       104794                       # number of overall misses
system.cpu2.dcache.overall_misses::total       104794                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   7042437721                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   7042437721                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   7042437721                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   7042437721                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   7042437721                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   7042437721                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     10992490                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     10992490                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7349162                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7349162                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        17606                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        17606                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        17606                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        17606                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     18341652                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     18341652                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     18341652                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     18341652                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.009533                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.009533                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.005713                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.005713                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.005713                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.005713                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 67202.680697                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 67202.680697                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 67202.680697                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 67202.680697                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 67202.680697                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 67202.680697                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        10175                       # number of writebacks
system.cpu2.dcache.writebacks::total            10175                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        64235                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        64235                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        64235                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        64235                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        64235                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        64235                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        40559                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        40559                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        40559                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        40559                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        40559                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        40559                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   1607032193                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   1607032193                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   1607032193                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   1607032193                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   1607032193                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   1607032193                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003690                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003690                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002211                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002211                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002211                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002211                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 39622.086171                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 39622.086171                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 39622.086171                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 39622.086171                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 39622.086171                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 39622.086171                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               462.047830                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1023141222                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2209808.254860                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    16.047830                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          446                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.025718                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.714744                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.740461                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     16790657                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       16790657                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     16790657                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        16790657                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     16790657                       # number of overall hits
system.cpu3.icache.overall_hits::total       16790657                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           20                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           20                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           20                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            20                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           20                       # number of overall misses
system.cpu3.icache.overall_misses::total           20                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      4450065                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      4450065                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      4450065                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      4450065                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      4450065                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      4450065                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     16790677                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     16790677                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     16790677                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     16790677                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     16790677                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     16790677                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 222503.250000                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 222503.250000                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 222503.250000                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 222503.250000                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 222503.250000                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 222503.250000                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            3                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            3                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            3                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           17                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           17                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           17                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           17                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           17                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           17                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      3842809                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      3842809                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      3842809                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      3842809                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      3842809                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      3842809                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 226047.588235                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 226047.588235                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 226047.588235                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 226047.588235                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 226047.588235                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 226047.588235                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                 34850                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               165582095                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                 35106                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs               4716.632342                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   231.098872                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    24.901128                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.902730                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.097270                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data     10939461                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       10939461                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      7465826                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       7465826                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        18070                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        18070                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        18036                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        18036                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     18405287                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        18405287                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     18405287                       # number of overall hits
system.cpu3.dcache.overall_hits::total       18405287                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        70189                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        70189                       # number of ReadReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        70189                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         70189                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        70189                       # number of overall misses
system.cpu3.dcache.overall_misses::total        70189                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data   3275200427                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   3275200427                       # number of ReadReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data   3275200427                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   3275200427                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data   3275200427                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   3275200427                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data     11009650                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     11009650                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      7465826                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      7465826                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        18070                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        18070                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        18036                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        18036                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     18475476                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     18475476                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     18475476                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     18475476                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.006375                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.006375                       # miss rate for ReadReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.003799                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.003799                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.003799                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.003799                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 46662.588540                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 46662.588540                       # average ReadReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 46662.588540                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 46662.588540                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 46662.588540                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 46662.588540                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         9333                       # number of writebacks
system.cpu3.dcache.writebacks::total             9333                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        35339                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        35339                       # number of ReadReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data        35339                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total        35339                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data        35339                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total        35339                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        34850                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        34850                       # number of ReadReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        34850                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        34850                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        34850                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        34850                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data   1234605239                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   1234605239                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data   1234605239                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   1234605239                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data   1234605239                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   1234605239                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.003165                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.003165                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.001886                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.001886                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.001886                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.001886                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 35426.262238                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 35426.262238                       # average ReadReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 35426.262238                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 35426.262238                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 35426.262238                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 35426.262238                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
