<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: rsnoc_z_H_R_U_P_F_4fb9df67_A1011</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | groups | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_rsnoc_z_H_R_U_P_F_4fb9df67_A1011'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_rsnoc_z_H_R_U_P_F_4fb9df67_A1011')">rsnoc_z_H_R_U_P_F_4fb9df67_A1011</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 57.22</td>
<td class="s8 cl rt"><a href="mod450.html#Line" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod450.html#Toggle" > 18.92</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod450.html#Branch" > 72.73</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/nadeem/dv/main_reg_14_10_2022/main_reg_excl_ddr_puff_14_10_2022/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v')">/nfs_project/gemini/DV/nadeem/dv/main_reg_14_10_2022/main_reg_excl_ddr_puff_14_10_2022/gemini/design/ip/FlexNoC/noc/rsnoc_commons.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod450.html#inst_tag_31252"  onclick="showContent('inst_tag_31252')">config_ss_tb.DUT.flexnoc.flexnoc.ARM_probe_main.TransactionStatProfiler.Rb.A.uf4fb9df67</a></td>
<td class="s5 cl rt"> 54.51</td>
<td class="s8 cl rt"><a href="mod450.html#inst_tag_31252_Line" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod450.html#inst_tag_31252_Toggle" > 10.81</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod450.html#inst_tag_31252_Branch" > 72.73</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod450.html#inst_tag_31262"  onclick="showContent('inst_tag_31262')">config_ss_tb.DUT.flexnoc.flexnoc.FPGA0_probe_main.TransactionStatProfiler.Rb.A.uf4fb9df67</a></td>
<td class="s5 cl rt"> 54.51</td>
<td class="s8 cl rt"><a href="mod450.html#inst_tag_31262_Line" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod450.html#inst_tag_31262_Toggle" > 10.81</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod450.html#inst_tag_31262_Branch" > 72.73</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod450.html#inst_tag_31263"  onclick="showContent('inst_tag_31263')">config_ss_tb.DUT.flexnoc.flexnoc.FPGA0_probe_main.Probe.uudafeb2b8.A.uf4fb9df67</a></td>
<td class="s5 cl rt"> 54.51</td>
<td class="s8 cl rt"><a href="mod450.html#inst_tag_31263_Line" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod450.html#inst_tag_31263_Toggle" > 10.81</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod450.html#inst_tag_31263_Branch" > 72.73</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod450.html#inst_tag_31270"  onclick="showContent('inst_tag_31270')">config_ss_tb.DUT.flexnoc.flexnoc.ACPU_probe_main.TransactionStatProfiler.Rb.A.uf4fb9df67</a></td>
<td class="s5 cl rt"> 54.51</td>
<td class="s8 cl rt"><a href="mod450.html#inst_tag_31270_Line" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod450.html#inst_tag_31270_Toggle" > 10.81</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod450.html#inst_tag_31270_Branch" > 72.73</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod450.html#inst_tag_31253"  onclick="showContent('inst_tag_31253')">config_ss_tb.DUT.flexnoc.flexnoc.ARM_probe_main.Probe.uu8cd1816b.A.uf4fb9df67</a></td>
<td class="s5 cl rt"> 54.96</td>
<td class="s8 cl rt"><a href="mod450.html#inst_tag_31253_Line" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod450.html#inst_tag_31253_Toggle" > 12.16</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod450.html#inst_tag_31253_Branch" > 72.73</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod450.html#inst_tag_31261"  onclick="showContent('inst_tag_31261')">config_ss_tb.DUT.flexnoc.flexnoc.fpga_axi_m0_I_main.TransactionStatFilter.uu99d973e4.A.uf4fb9df67</a></td>
<td class="s5 cl rt"> 54.96</td>
<td class="s8 cl rt"><a href="mod450.html#inst_tag_31261_Line" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod450.html#inst_tag_31261_Toggle" > 12.16</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod450.html#inst_tag_31261_Branch" > 72.73</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod450.html#inst_tag_31268"  onclick="showContent('inst_tag_31268')">config_ss_tb.DUT.flexnoc.flexnoc.arm_axi_m0_I_main.TransactionStatFilter.uu70e63264.A.uf4fb9df67</a></td>
<td class="s5 cl rt"> 54.96</td>
<td class="s8 cl rt"><a href="mod450.html#inst_tag_31268_Line" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod450.html#inst_tag_31268_Toggle" > 12.16</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod450.html#inst_tag_31268_Branch" > 72.73</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod450.html#inst_tag_31271"  onclick="showContent('inst_tag_31271')">config_ss_tb.DUT.flexnoc.flexnoc.ACPU_probe_main.Probe.uu6a29c70e.A.uf4fb9df67</a></td>
<td class="s5 cl rt"> 54.96</td>
<td class="s8 cl rt"><a href="mod450.html#inst_tag_31271_Line" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod450.html#inst_tag_31271_Toggle" > 12.16</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod450.html#inst_tag_31271_Branch" > 72.73</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod450.html#inst_tag_31248"  onclick="showContent('inst_tag_31248')">config_ss_tb.DUT.flexnoc.flexnoc.PUFcc_probe_main.Probe.uuee878961.A.uf4fb9df67</a></td>
<td class="s5 cl rt"> 55.41</td>
<td class="s8 cl rt"><a href="mod450.html#inst_tag_31248_Line" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod450.html#inst_tag_31248_Toggle" > 13.51</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod450.html#inst_tag_31248_Branch" > 72.73</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod450.html#inst_tag_31249"  onclick="showContent('inst_tag_31249')">config_ss_tb.DUT.flexnoc.flexnoc.usb_axi_m0_I_main.TransactionStatFilter.uu3c0a55db.A.uf4fb9df67</a></td>
<td class="s5 cl rt"> 55.41</td>
<td class="s8 cl rt"><a href="mod450.html#inst_tag_31249_Line" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod450.html#inst_tag_31249_Toggle" > 13.51</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod450.html#inst_tag_31249_Branch" > 72.73</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod450.html#inst_tag_31251"  onclick="showContent('inst_tag_31251')">config_ss_tb.DUT.flexnoc.flexnoc.USB_probe_main.Probe.uued1e3e13.A.uf4fb9df67</a></td>
<td class="s5 cl rt"> 55.41</td>
<td class="s8 cl rt"><a href="mod450.html#inst_tag_31251_Line" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod450.html#inst_tag_31251_Toggle" > 13.51</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod450.html#inst_tag_31251_Branch" > 72.73</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod450.html#inst_tag_31255"  onclick="showContent('inst_tag_31255')">config_ss_tb.DUT.flexnoc.flexnoc.cpu_observer_main.AtbEndPoint.A.A.uf4fb9df67</a></td>
<td class="s5 cl rt"> 55.41</td>
<td class="s8 cl rt"><a href="mod450.html#inst_tag_31255_Line" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod450.html#inst_tag_31255_Toggle" > 13.51</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod450.html#inst_tag_31255_Branch" > 72.73</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod450.html#inst_tag_31267"  onclick="showContent('inst_tag_31267')">config_ss_tb.DUT.flexnoc.flexnoc.pufcc_axi_m0_I_main.TransactionStatFilter.uuf63178ff.A.uf4fb9df67</a></td>
<td class="s5 cl rt"> 55.41</td>
<td class="s8 cl rt"><a href="mod450.html#inst_tag_31267_Line" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod450.html#inst_tag_31267_Toggle" > 13.51</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod450.html#inst_tag_31267_Branch" > 72.73</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod450.html#inst_tag_31269"  onclick="showContent('inst_tag_31269')">config_ss_tb.DUT.flexnoc.flexnoc.acpu_axi_m0_I_main.TransactionStatFilter.uu0d168c75.A.uf4fb9df67</a></td>
<td class="s5 cl rt"> 55.41</td>
<td class="s8 cl rt"><a href="mod450.html#inst_tag_31269_Line" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod450.html#inst_tag_31269_Toggle" > 13.51</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod450.html#inst_tag_31269_Branch" > 72.73</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod450.html#inst_tag_31245"  onclick="showContent('inst_tag_31245')">config_ss_tb.DUT.flexnoc.flexnoc.GBE_Probe_main.TransactionStatProfiler.Rb.A.uf4fb9df67</a></td>
<td class="s5 cl rt"> 55.86</td>
<td class="s8 cl rt"><a href="mod450.html#inst_tag_31245_Line" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod450.html#inst_tag_31245_Toggle" > 14.86</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod450.html#inst_tag_31245_Branch" > 72.73</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod450.html#inst_tag_31247"  onclick="showContent('inst_tag_31247')">config_ss_tb.DUT.flexnoc.flexnoc.PUFcc_probe_main.TransactionStatProfiler.Rb.A.uf4fb9df67</a></td>
<td class="s5 cl rt"> 55.86</td>
<td class="s8 cl rt"><a href="mod450.html#inst_tag_31247_Line" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod450.html#inst_tag_31247_Toggle" > 14.86</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod450.html#inst_tag_31247_Branch" > 72.73</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod450.html#inst_tag_31250"  onclick="showContent('inst_tag_31250')">config_ss_tb.DUT.flexnoc.flexnoc.USB_probe_main.TransactionStatProfiler.Rb.A.uf4fb9df67</a></td>
<td class="s5 cl rt"> 55.86</td>
<td class="s8 cl rt"><a href="mod450.html#inst_tag_31250_Line" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod450.html#inst_tag_31250_Toggle" > 14.86</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod450.html#inst_tag_31250_Branch" > 72.73</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod450.html#inst_tag_31254"  onclick="showContent('inst_tag_31254')">config_ss_tb.DUT.flexnoc.flexnoc.cpu_observer_main.ErrorLogger_0.uuc0a6ef11.A.uf4fb9df67</a></td>
<td class="s5 cl rt"> 55.86</td>
<td class="s8 cl rt"><a href="mod450.html#inst_tag_31254_Line" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod450.html#inst_tag_31254_Toggle" > 14.86</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod450.html#inst_tag_31254_Branch" > 72.73</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod450.html#inst_tag_31257"  onclick="showContent('inst_tag_31257')">config_ss_tb.DUT.flexnoc.flexnoc.FPGA1_probe_main.TransactionStatProfiler.Rb.A.uf4fb9df67</a></td>
<td class="s5 cl rt"> 55.86</td>
<td class="s8 cl rt"><a href="mod450.html#inst_tag_31257_Line" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod450.html#inst_tag_31257_Toggle" > 14.86</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod450.html#inst_tag_31257_Branch" > 72.73</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod450.html#inst_tag_31265"  onclick="showContent('inst_tag_31265')">config_ss_tb.DUT.flexnoc.flexnoc.DMA_probe_main.TransactionStatProfiler.Rb.A.uf4fb9df67</a></td>
<td class="s5 cl rt"> 55.86</td>
<td class="s8 cl rt"><a href="mod450.html#inst_tag_31265_Line" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod450.html#inst_tag_31265_Toggle" > 14.86</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod450.html#inst_tag_31265_Branch" > 72.73</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod450.html#inst_tag_31273"  onclick="showContent('inst_tag_31273')">config_ss_tb.DUT.flexnoc.flexnoc.BCPU_probe_main.TransactionStatProfiler.Rb.A.uf4fb9df67</a></td>
<td class="s5 cl rt"> 55.86</td>
<td class="s8 cl rt"><a href="mod450.html#inst_tag_31273_Line" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod450.html#inst_tag_31273_Toggle" > 14.86</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod450.html#inst_tag_31273_Branch" > 72.73</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod450.html#inst_tag_31246"  onclick="showContent('inst_tag_31246')">config_ss_tb.DUT.flexnoc.flexnoc.GBE_Probe_main.Probe.uuaa385f80.A.uf4fb9df67</a></td>
<td class="s5 cl rt"> 56.31</td>
<td class="s8 cl rt"><a href="mod450.html#inst_tag_31246_Line" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod450.html#inst_tag_31246_Toggle" > 16.22</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod450.html#inst_tag_31246_Branch" > 72.73</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod450.html#inst_tag_31256"  onclick="showContent('inst_tag_31256')">config_ss_tb.DUT.flexnoc.flexnoc.fpga_axi_m1_I_main.TransactionStatFilter.uu5c7ccdf8.A.uf4fb9df67</a></td>
<td class="s5 cl rt"> 56.31</td>
<td class="s8 cl rt"><a href="mod450.html#inst_tag_31256_Line" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod450.html#inst_tag_31256_Toggle" > 16.22</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod450.html#inst_tag_31256_Branch" > 72.73</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod450.html#inst_tag_31258"  onclick="showContent('inst_tag_31258')">config_ss_tb.DUT.flexnoc.flexnoc.FPGA1_probe_main.Probe.uu52b54b9d.A.uf4fb9df67</a></td>
<td class="s5 cl rt"> 56.31</td>
<td class="s8 cl rt"><a href="mod450.html#inst_tag_31258_Line" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod450.html#inst_tag_31258_Toggle" > 16.22</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod450.html#inst_tag_31258_Branch" > 72.73</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod450.html#inst_tag_31259"  onclick="showContent('inst_tag_31259')">config_ss_tb.DUT.flexnoc.flexnoc.dma_axi_m1_I_main.TransactionStatFilter.uu6a7cf0fa.A.uf4fb9df67</a></td>
<td class="s5 cl rt"> 56.31</td>
<td class="s8 cl rt"><a href="mod450.html#inst_tag_31259_Line" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod450.html#inst_tag_31259_Toggle" > 16.22</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod450.html#inst_tag_31259_Branch" > 72.73</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod450.html#inst_tag_31260"  onclick="showContent('inst_tag_31260')">config_ss_tb.DUT.flexnoc.flexnoc.gbe_axi_m0_I_main.TransactionStatFilter.uubc0790b7.A.uf4fb9df67</a></td>
<td class="s5 cl rt"> 56.31</td>
<td class="s8 cl rt"><a href="mod450.html#inst_tag_31260_Line" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod450.html#inst_tag_31260_Toggle" > 16.22</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod450.html#inst_tag_31260_Branch" > 72.73</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod450.html#inst_tag_31264"  onclick="showContent('inst_tag_31264')">config_ss_tb.DUT.flexnoc.flexnoc.dma_axi_m0_I_main.TransactionStatFilter.uudbf0e8c4.A.uf4fb9df67</a></td>
<td class="s5 cl rt"> 56.31</td>
<td class="s8 cl rt"><a href="mod450.html#inst_tag_31264_Line" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod450.html#inst_tag_31264_Toggle" > 16.22</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod450.html#inst_tag_31264_Branch" > 72.73</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod450.html#inst_tag_31266"  onclick="showContent('inst_tag_31266')">config_ss_tb.DUT.flexnoc.flexnoc.DMA_probe_main.Probe.uu5ad5771b.A.uf4fb9df67</a></td>
<td class="s5 cl rt"> 56.31</td>
<td class="s8 cl rt"><a href="mod450.html#inst_tag_31266_Line" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod450.html#inst_tag_31266_Toggle" > 16.22</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod450.html#inst_tag_31266_Branch" > 72.73</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod450.html#inst_tag_31272"  onclick="showContent('inst_tag_31272')">config_ss_tb.DUT.flexnoc.flexnoc.bcpu_ahb_m0_I_main.TransactionStatFilter.uu00019504.A.uf4fb9df67</a></td>
<td class="s5 cl rt"> 56.31</td>
<td class="s8 cl rt"><a href="mod450.html#inst_tag_31272_Line" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod450.html#inst_tag_31272_Toggle" > 16.22</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod450.html#inst_tag_31272_Branch" > 72.73</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod450.html#inst_tag_31274"  onclick="showContent('inst_tag_31274')">config_ss_tb.DUT.flexnoc.flexnoc.BCPU_probe_main.Probe.uu7af248dd.A.uf4fb9df67</a></td>
<td class="s5 cl rt"> 56.31</td>
<td class="s8 cl rt"><a href="mod450.html#inst_tag_31274_Line" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod450.html#inst_tag_31274_Toggle" > 16.22</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod450.html#inst_tag_31274_Branch" > 72.73</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='inst_tag_31252'>
<hr>
<a name="inst_tag_31252"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy44.html#tag_urg_inst_31252" >config_ss_tb.DUT.flexnoc.flexnoc.ARM_probe_main.TransactionStatProfiler.Rb.A.uf4fb9df67</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 54.51</td>
<td class="s8 cl rt"><a href="mod450.html#inst_tag_31252_Line" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod450.html#inst_tag_31252_Toggle" > 10.81</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod450.html#inst_tag_31252_Branch" > 72.73</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 54.51</td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 10.81</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 72.73</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s3 cl rt"> 37.51</td>
<td class="s5 cl rt"> 53.33</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  7.42</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 39.29</td>
<td class="wht cl rt"></td>
<td><a href="mod2821.html#inst_tag_250685" >A</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_31262'>
<hr>
<a name="inst_tag_31262"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy36.html#tag_urg_inst_31262" >config_ss_tb.DUT.flexnoc.flexnoc.FPGA0_probe_main.TransactionStatProfiler.Rb.A.uf4fb9df67</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 54.51</td>
<td class="s8 cl rt"><a href="mod450.html#inst_tag_31262_Line" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod450.html#inst_tag_31262_Toggle" > 10.81</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod450.html#inst_tag_31262_Branch" > 72.73</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 54.51</td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 10.81</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 72.73</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s3 cl rt"> 37.27</td>
<td class="s5 cl rt"> 53.33</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  6.45</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 39.29</td>
<td class="wht cl rt"></td>
<td><a href="mod400.html#inst_tag_30054" >A</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_31263'>
<hr>
<a name="inst_tag_31263"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy36.html#tag_urg_inst_31263" >config_ss_tb.DUT.flexnoc.flexnoc.FPGA0_probe_main.Probe.uudafeb2b8.A.uf4fb9df67</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 54.51</td>
<td class="s8 cl rt"><a href="mod450.html#inst_tag_31263_Line" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod450.html#inst_tag_31263_Toggle" > 10.81</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod450.html#inst_tag_31263_Branch" > 72.73</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 54.51</td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 10.81</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 72.73</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s3 cl rt"> 37.43</td>
<td class="s5 cl rt"> 53.33</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  7.10</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 39.29</td>
<td class="wht cl rt"></td>
<td><a href="mod1142.html#inst_tag_76059" >A</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_31270'>
<hr>
<a name="inst_tag_31270"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy44.html#tag_urg_inst_31270" >config_ss_tb.DUT.flexnoc.flexnoc.ACPU_probe_main.TransactionStatProfiler.Rb.A.uf4fb9df67</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 54.51</td>
<td class="s8 cl rt"><a href="mod450.html#inst_tag_31270_Line" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod450.html#inst_tag_31270_Toggle" > 10.81</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod450.html#inst_tag_31270_Branch" > 72.73</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 54.51</td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 10.81</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 72.73</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s3 cl rt"> 37.27</td>
<td class="s5 cl rt"> 53.33</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  6.45</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 39.29</td>
<td class="wht cl rt"></td>
<td><a href="mod2880.html#inst_tag_258373" >A</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_31253'>
<hr>
<a name="inst_tag_31253"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy44.html#tag_urg_inst_31253" >config_ss_tb.DUT.flexnoc.flexnoc.ARM_probe_main.Probe.uu8cd1816b.A.uf4fb9df67</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 54.96</td>
<td class="s8 cl rt"><a href="mod450.html#inst_tag_31253_Line" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod450.html#inst_tag_31253_Toggle" > 12.16</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod450.html#inst_tag_31253_Branch" > 72.73</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 54.96</td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 12.16</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 72.73</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s3 cl rt"> 37.75</td>
<td class="s5 cl rt"> 53.33</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  8.39</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 39.29</td>
<td class="wht cl rt"></td>
<td><a href="mod209.html#inst_tag_13248" >A</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_31261'>
<hr>
<a name="inst_tag_31261"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy44.html#tag_urg_inst_31261" >config_ss_tb.DUT.flexnoc.flexnoc.fpga_axi_m0_I_main.TransactionStatFilter.uu99d973e4.A.uf4fb9df67</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 54.96</td>
<td class="s8 cl rt"><a href="mod450.html#inst_tag_31261_Line" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod450.html#inst_tag_31261_Toggle" > 12.16</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod450.html#inst_tag_31261_Branch" > 72.73</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 54.96</td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 12.16</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 72.73</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s3 cl rt"> 37.75</td>
<td class="s5 cl rt"> 53.33</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  8.39</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 39.29</td>
<td class="wht cl rt"></td>
<td><a href="mod3018.html#inst_tag_262956" >A</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_31268'>
<hr>
<a name="inst_tag_31268"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy44.html#tag_urg_inst_31268" >config_ss_tb.DUT.flexnoc.flexnoc.arm_axi_m0_I_main.TransactionStatFilter.uu70e63264.A.uf4fb9df67</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 54.96</td>
<td class="s8 cl rt"><a href="mod450.html#inst_tag_31268_Line" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod450.html#inst_tag_31268_Toggle" > 12.16</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod450.html#inst_tag_31268_Branch" > 72.73</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 54.96</td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 12.16</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 72.73</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s3 cl rt"> 37.51</td>
<td class="s5 cl rt"> 53.33</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  7.42</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 39.29</td>
<td class="wht cl rt"></td>
<td><a href="mod2974.html#inst_tag_261137" >A</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_31271'>
<hr>
<a name="inst_tag_31271"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy44.html#tag_urg_inst_31271" >config_ss_tb.DUT.flexnoc.flexnoc.ACPU_probe_main.Probe.uu6a29c70e.A.uf4fb9df67</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 54.96</td>
<td class="s8 cl rt"><a href="mod450.html#inst_tag_31271_Line" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod450.html#inst_tag_31271_Toggle" > 12.16</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod450.html#inst_tag_31271_Branch" > 72.73</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 54.96</td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 12.16</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 72.73</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s3 cl rt"> 37.83</td>
<td class="s5 cl rt"> 53.33</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  8.71</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 39.29</td>
<td class="wht cl rt"></td>
<td><a href="mod237.html#inst_tag_13625" >A</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_31248'>
<hr>
<a name="inst_tag_31248"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy44.html#tag_urg_inst_31248" >config_ss_tb.DUT.flexnoc.flexnoc.PUFcc_probe_main.Probe.uuee878961.A.uf4fb9df67</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 55.41</td>
<td class="s8 cl rt"><a href="mod450.html#inst_tag_31248_Line" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod450.html#inst_tag_31248_Toggle" > 13.51</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod450.html#inst_tag_31248_Branch" > 72.73</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 55.41</td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 13.51</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 72.73</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s3 cl rt"> 37.51</td>
<td class="s5 cl rt"> 53.33</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  7.42</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 39.29</td>
<td class="wht cl rt"></td>
<td><a href="mod388.html#inst_tag_30032" >A</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_31249'>
<hr>
<a name="inst_tag_31249"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy44.html#tag_urg_inst_31249" >config_ss_tb.DUT.flexnoc.flexnoc.usb_axi_m0_I_main.TransactionStatFilter.uu3c0a55db.A.uf4fb9df67</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 55.41</td>
<td class="s8 cl rt"><a href="mod450.html#inst_tag_31249_Line" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod450.html#inst_tag_31249_Toggle" > 13.51</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod450.html#inst_tag_31249_Branch" > 72.73</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 55.41</td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 13.51</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 72.73</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s3 cl rt"> 37.67</td>
<td class="s5 cl rt"> 53.33</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  8.06</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 39.29</td>
<td class="wht cl rt"></td>
<td><a href="mod936.html#inst_tag_68422" >A</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_31251'>
<hr>
<a name="inst_tag_31251"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy44.html#tag_urg_inst_31251" >config_ss_tb.DUT.flexnoc.flexnoc.USB_probe_main.Probe.uued1e3e13.A.uf4fb9df67</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 55.41</td>
<td class="s8 cl rt"><a href="mod450.html#inst_tag_31251_Line" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod450.html#inst_tag_31251_Toggle" > 13.51</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod450.html#inst_tag_31251_Branch" > 72.73</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 55.41</td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 13.51</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 72.73</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s3 cl rt"> 37.35</td>
<td class="s5 cl rt"> 53.33</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  6.77</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 39.29</td>
<td class="wht cl rt"></td>
<td><a href="mod703.html#inst_tag_37946" >A</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_31255'>
<hr>
<a name="inst_tag_31255"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy44.html#tag_urg_inst_31255" >config_ss_tb.DUT.flexnoc.flexnoc.cpu_observer_main.AtbEndPoint.A.A.uf4fb9df67</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 55.41</td>
<td class="s8 cl rt"><a href="mod450.html#inst_tag_31255_Line" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod450.html#inst_tag_31255_Toggle" > 13.51</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod450.html#inst_tag_31255_Branch" > 72.73</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 55.41</td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 13.51</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 72.73</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s3 cl rt"> 37.91</td>
<td class="s5 cl rt"> 53.33</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  9.03</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 39.29</td>
<td class="wht cl rt"></td>
<td><a href="mod2023.html#inst_tag_176681" >A</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_31267'>
<hr>
<a name="inst_tag_31267"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy44.html#tag_urg_inst_31267" >config_ss_tb.DUT.flexnoc.flexnoc.pufcc_axi_m0_I_main.TransactionStatFilter.uuf63178ff.A.uf4fb9df67</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 55.41</td>
<td class="s8 cl rt"><a href="mod450.html#inst_tag_31267_Line" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod450.html#inst_tag_31267_Toggle" > 13.51</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod450.html#inst_tag_31267_Branch" > 72.73</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 55.41</td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 13.51</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 72.73</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s3 cl rt"> 37.59</td>
<td class="s5 cl rt"> 53.33</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  7.74</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 39.29</td>
<td class="wht cl rt"></td>
<td><a href="mod2215.html#inst_tag_193823" >A</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_31269'>
<hr>
<a name="inst_tag_31269"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy44.html#tag_urg_inst_31269" >config_ss_tb.DUT.flexnoc.flexnoc.acpu_axi_m0_I_main.TransactionStatFilter.uu0d168c75.A.uf4fb9df67</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 55.41</td>
<td class="s8 cl rt"><a href="mod450.html#inst_tag_31269_Line" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod450.html#inst_tag_31269_Toggle" > 13.51</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod450.html#inst_tag_31269_Branch" > 72.73</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 55.41</td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 13.51</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 72.73</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s3 cl rt"> 37.35</td>
<td class="s5 cl rt"> 53.33</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  6.77</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 39.29</td>
<td class="wht cl rt"></td>
<td><a href="mod1170.html#inst_tag_77443" >A</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_31245'>
<hr>
<a name="inst_tag_31245"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy44.html#tag_urg_inst_31245" >config_ss_tb.DUT.flexnoc.flexnoc.GBE_Probe_main.TransactionStatProfiler.Rb.A.uf4fb9df67</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 55.86</td>
<td class="s8 cl rt"><a href="mod450.html#inst_tag_31245_Line" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod450.html#inst_tag_31245_Toggle" > 14.86</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod450.html#inst_tag_31245_Branch" > 72.73</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 55.86</td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 14.86</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 72.73</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s3 cl rt"> 37.35</td>
<td class="s5 cl rt"> 53.33</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  6.77</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 39.29</td>
<td class="wht cl rt"></td>
<td><a href="mod451.html#inst_tag_31275" >A</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_31247'>
<hr>
<a name="inst_tag_31247"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy44.html#tag_urg_inst_31247" >config_ss_tb.DUT.flexnoc.flexnoc.PUFcc_probe_main.TransactionStatProfiler.Rb.A.uf4fb9df67</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 55.86</td>
<td class="s8 cl rt"><a href="mod450.html#inst_tag_31247_Line" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod450.html#inst_tag_31247_Toggle" > 14.86</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod450.html#inst_tag_31247_Branch" > 72.73</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 55.86</td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 14.86</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 72.73</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s3 cl rt"> 38.07</td>
<td class="s5 cl rt"> 53.33</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  9.68</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 39.29</td>
<td class="wht cl rt"></td>
<td><a href="mod1088.html#inst_tag_74646" >A</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_31250'>
<hr>
<a name="inst_tag_31250"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy44.html#tag_urg_inst_31250" >config_ss_tb.DUT.flexnoc.flexnoc.USB_probe_main.TransactionStatProfiler.Rb.A.uf4fb9df67</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 55.86</td>
<td class="s8 cl rt"><a href="mod450.html#inst_tag_31250_Line" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod450.html#inst_tag_31250_Toggle" > 14.86</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod450.html#inst_tag_31250_Branch" > 72.73</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 55.86</td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 14.86</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 72.73</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s3 cl rt"> 37.83</td>
<td class="s5 cl rt"> 53.33</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  8.71</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 39.29</td>
<td class="wht cl rt"></td>
<td><a href="mod654.html#inst_tag_33804" >A</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_31254'>
<hr>
<a name="inst_tag_31254"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy44.html#tag_urg_inst_31254" >config_ss_tb.DUT.flexnoc.flexnoc.cpu_observer_main.ErrorLogger_0.uuc0a6ef11.A.uf4fb9df67</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 55.86</td>
<td class="s8 cl rt"><a href="mod450.html#inst_tag_31254_Line" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod450.html#inst_tag_31254_Toggle" > 14.86</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod450.html#inst_tag_31254_Branch" > 72.73</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 55.86</td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 14.86</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 72.73</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s3 cl rt"> 37.83</td>
<td class="s5 cl rt"> 53.33</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  8.71</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 39.29</td>
<td class="wht cl rt"></td>
<td><a href="mod7.html#inst_tag_38" >A</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_31257'>
<hr>
<a name="inst_tag_31257"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy34.html#tag_urg_inst_31257" >config_ss_tb.DUT.flexnoc.flexnoc.FPGA1_probe_main.TransactionStatProfiler.Rb.A.uf4fb9df67</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 55.86</td>
<td class="s8 cl rt"><a href="mod450.html#inst_tag_31257_Line" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod450.html#inst_tag_31257_Toggle" > 14.86</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod450.html#inst_tag_31257_Branch" > 72.73</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 55.86</td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 14.86</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 72.73</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s3 cl rt"> 37.99</td>
<td class="s5 cl rt"> 53.33</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  9.35</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 39.29</td>
<td class="wht cl rt"></td>
<td><a href="mod1511.html#inst_tag_100252" >A</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_31265'>
<hr>
<a name="inst_tag_31265"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy40.html#tag_urg_inst_31265" >config_ss_tb.DUT.flexnoc.flexnoc.DMA_probe_main.TransactionStatProfiler.Rb.A.uf4fb9df67</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 55.86</td>
<td class="s8 cl rt"><a href="mod450.html#inst_tag_31265_Line" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod450.html#inst_tag_31265_Toggle" > 14.86</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod450.html#inst_tag_31265_Branch" > 72.73</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 55.86</td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 14.86</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 72.73</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s3 cl rt"> 37.75</td>
<td class="s5 cl rt"> 53.33</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  8.39</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 39.29</td>
<td class="wht cl rt"></td>
<td><a href="mod1260.html#inst_tag_78413" >A</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_31273'>
<hr>
<a name="inst_tag_31273"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy44.html#tag_urg_inst_31273" >config_ss_tb.DUT.flexnoc.flexnoc.BCPU_probe_main.TransactionStatProfiler.Rb.A.uf4fb9df67</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 55.86</td>
<td class="s8 cl rt"><a href="mod450.html#inst_tag_31273_Line" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod450.html#inst_tag_31273_Toggle" > 14.86</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod450.html#inst_tag_31273_Branch" > 72.73</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 55.86</td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 14.86</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 72.73</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s3 cl rt"> 37.67</td>
<td class="s5 cl rt"> 53.33</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  8.06</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 39.29</td>
<td class="wht cl rt"></td>
<td><a href="mod1286.html#inst_tag_80372" >A</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_31246'>
<hr>
<a name="inst_tag_31246"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy44.html#tag_urg_inst_31246" >config_ss_tb.DUT.flexnoc.flexnoc.GBE_Probe_main.Probe.uuaa385f80.A.uf4fb9df67</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 56.31</td>
<td class="s8 cl rt"><a href="mod450.html#inst_tag_31246_Line" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod450.html#inst_tag_31246_Toggle" > 16.22</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod450.html#inst_tag_31246_Branch" > 72.73</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 56.31</td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 16.22</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 72.73</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s3 cl rt"> 37.59</td>
<td class="s5 cl rt"> 53.33</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  7.74</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 39.29</td>
<td class="wht cl rt"></td>
<td><a href="mod2754.html#inst_tag_238236" >A</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_31256'>
<hr>
<a name="inst_tag_31256"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy44.html#tag_urg_inst_31256" >config_ss_tb.DUT.flexnoc.flexnoc.fpga_axi_m1_I_main.TransactionStatFilter.uu5c7ccdf8.A.uf4fb9df67</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 56.31</td>
<td class="s8 cl rt"><a href="mod450.html#inst_tag_31256_Line" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod450.html#inst_tag_31256_Toggle" > 16.22</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod450.html#inst_tag_31256_Branch" > 72.73</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 56.31</td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 16.22</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 72.73</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s3 cl rt"> 37.35</td>
<td class="s5 cl rt"> 53.33</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  6.77</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 39.29</td>
<td class="wht cl rt"></td>
<td><a href="mod443.html#inst_tag_31227" >A</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_31258'>
<hr>
<a name="inst_tag_31258"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy34.html#tag_urg_inst_31258" >config_ss_tb.DUT.flexnoc.flexnoc.FPGA1_probe_main.Probe.uu52b54b9d.A.uf4fb9df67</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 56.31</td>
<td class="s8 cl rt"><a href="mod450.html#inst_tag_31258_Line" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod450.html#inst_tag_31258_Toggle" > 16.22</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod450.html#inst_tag_31258_Branch" > 72.73</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 56.31</td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 16.22</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 72.73</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s3 cl rt"> 37.91</td>
<td class="s5 cl rt"> 53.33</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  9.03</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 39.29</td>
<td class="wht cl rt"></td>
<td><a href="mod815.html#inst_tag_46507" >A</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_31259'>
<hr>
<a name="inst_tag_31259"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy44.html#tag_urg_inst_31259" >config_ss_tb.DUT.flexnoc.flexnoc.dma_axi_m1_I_main.TransactionStatFilter.uu6a7cf0fa.A.uf4fb9df67</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 56.31</td>
<td class="s8 cl rt"><a href="mod450.html#inst_tag_31259_Line" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod450.html#inst_tag_31259_Toggle" > 16.22</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod450.html#inst_tag_31259_Branch" > 72.73</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 56.31</td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 16.22</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 72.73</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s3 cl rt"> 37.83</td>
<td class="s5 cl rt"> 53.33</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  8.71</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 39.29</td>
<td class="wht cl rt"></td>
<td><a href="mod1336.html#inst_tag_81281" >A</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_31260'>
<hr>
<a name="inst_tag_31260"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy44.html#tag_urg_inst_31260" >config_ss_tb.DUT.flexnoc.flexnoc.gbe_axi_m0_I_main.TransactionStatFilter.uubc0790b7.A.uf4fb9df67</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 56.31</td>
<td class="s8 cl rt"><a href="mod450.html#inst_tag_31260_Line" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod450.html#inst_tag_31260_Toggle" > 16.22</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod450.html#inst_tag_31260_Branch" > 72.73</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 56.31</td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 16.22</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 72.73</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s3 cl rt"> 38.15</td>
<td class="s5 cl rt"> 53.33</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s1 cl rt"> 10.00</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 39.29</td>
<td class="wht cl rt"></td>
<td><a href="mod783.html#inst_tag_39457" >A</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_31264'>
<hr>
<a name="inst_tag_31264"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy44.html#tag_urg_inst_31264" >config_ss_tb.DUT.flexnoc.flexnoc.dma_axi_m0_I_main.TransactionStatFilter.uudbf0e8c4.A.uf4fb9df67</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 56.31</td>
<td class="s8 cl rt"><a href="mod450.html#inst_tag_31264_Line" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod450.html#inst_tag_31264_Toggle" > 16.22</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod450.html#inst_tag_31264_Branch" > 72.73</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 56.31</td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 16.22</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 72.73</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s3 cl rt"> 38.40</td>
<td class="s5 cl rt"> 53.33</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s1 cl rt"> 10.97</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 39.29</td>
<td class="wht cl rt"></td>
<td><a href="mod14.html#inst_tag_128" >A</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_31266'>
<hr>
<a name="inst_tag_31266"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy40.html#tag_urg_inst_31266" >config_ss_tb.DUT.flexnoc.flexnoc.DMA_probe_main.Probe.uu5ad5771b.A.uf4fb9df67</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 56.31</td>
<td class="s8 cl rt"><a href="mod450.html#inst_tag_31266_Line" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod450.html#inst_tag_31266_Toggle" > 16.22</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod450.html#inst_tag_31266_Branch" > 72.73</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 56.31</td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 16.22</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 72.73</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s3 cl rt"> 37.75</td>
<td class="s5 cl rt"> 53.33</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  8.39</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 39.29</td>
<td class="wht cl rt"></td>
<td><a href="mod1295.html#inst_tag_80382" >A</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_31272'>
<hr>
<a name="inst_tag_31272"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy44.html#tag_urg_inst_31272" >config_ss_tb.DUT.flexnoc.flexnoc.bcpu_ahb_m0_I_main.TransactionStatFilter.uu00019504.A.uf4fb9df67</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 56.31</td>
<td class="s8 cl rt"><a href="mod450.html#inst_tag_31272_Line" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod450.html#inst_tag_31272_Toggle" > 16.22</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod450.html#inst_tag_31272_Branch" > 72.73</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 56.31</td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 16.22</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 72.73</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s3 cl rt"> 37.75</td>
<td class="s5 cl rt"> 53.33</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  8.39</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 39.29</td>
<td class="wht cl rt"></td>
<td><a href="mod241.html#inst_tag_13629" >A</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_31274'>
<hr>
<a name="inst_tag_31274"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy44.html#tag_urg_inst_31274" >config_ss_tb.DUT.flexnoc.flexnoc.BCPU_probe_main.Probe.uu7af248dd.A.uf4fb9df67</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 56.31</td>
<td class="s8 cl rt"><a href="mod450.html#inst_tag_31274_Line" > 80.00</a></td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"><a href="mod450.html#inst_tag_31274_Toggle" > 16.22</a></td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"><a href="mod450.html#inst_tag_31274_Branch" > 72.73</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s5 cl rt"> 56.31</td>
<td class="s8 cl rt"> 80.00</td>
<td class="wht cl rt"></td>
<td class="s1 cl rt"> 16.22</td>
<td class="wht cl rt"></td>
<td class="s7 cl rt"> 72.73</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s3 cl rt"> 37.91</td>
<td class="s5 cl rt"> 53.33</td>
<td class="s5 cl rt"> 50.00</td>
<td class="s0 cl rt">  9.03</td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"> 39.29</td>
<td class="wht cl rt"></td>
<td><a href="mod381.html#inst_tag_29223" >A</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td colspan=8>no children</td>
</tr></table><br clear=all>
</div>
</div>
</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_rsnoc_z_H_R_U_P_F_4fb9df67_A1011'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod450.html" >rsnoc_z_H_R_U_P_F_4fb9df67_A1011</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>15</td><td>12</td><td>80.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>2481</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2490</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2497</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2504</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>2511</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
2480                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2481       1/1          		if ( ! Sys_Clk_RstN )
2482       1/1          			TxVld &lt;= #1.0 ( 1'b0 );
2483       1/1          		else	TxVld &lt;= #1.0 ( ( RxVld | ~ TxRdy &amp; TxVld ) );
2484                    	assign Sys_Pwr_Idle = ~ TxVld;
2485                    	assign Sys_Pwr_WakeUp = 1'b0;
2486                    	assign RxInt_Data = Rx_Data;
2487                    	assign CeVld = RxVld;
2488                    	assign Tx_Data = u_7c15;
2489                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2490       1/1          		if ( ! Sys_Clk_RstN )
2491       1/1          			u_7c15 &lt;= #1.0 ( 10'b0 );
2492       1/1          		else if ( CeVld &amp; RxRdy )
2493       <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( RxInt_Data );</font>
                        MISSING_ELSE
2494                    	assign RxInt_Head = Rx_Head;
2495                    	assign Tx_Head = u_8549;
2496                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2497       1/1          		if ( ! Sys_Clk_RstN )
2498       1/1          			u_8549 &lt;= #1.0 ( 1'b0 );
2499       1/1          		else if ( CeVld &amp; RxRdy )
2500       <font color = "red">0/1     ==>  			u_8549 &lt;= #1.0 ( RxInt_Head );</font>
                        MISSING_ELSE
2501                    	assign RxInt_Tail = Rx_Tail;
2502                    	assign Tx_Tail = u_79a6;
2503                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2504       1/1          		if ( ! Sys_Clk_RstN )
2505       1/1          			u_79a6 &lt;= #1.0 ( 1'b0 );
2506       1/1          		else if ( CeVld &amp; RxRdy )
2507       <font color = "red">0/1     ==>  			u_79a6 &lt;= #1.0 ( RxInt_Tail );</font>
                        MISSING_ELSE
2508                    	// synopsys translate_off
2509                    	// synthesis translate_off
2510                    	always @( posedge Sys_Clk )
2511       <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
2512       <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
2513       <font color = "grey">unreachable  </font>				dontStop = 0;
2514       <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
2515       <font color = "grey">unreachable  </font>				if (!dontStop) begin
2516       <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Fwd Pipe: RxVld must be low when PwrOn is low.&quot; );
2517       <font color = "grey">unreachable  </font>					$stop;
2518                    				end
                   <font color = "red">==>  MISSING_ELSE</font>
2519                    			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod450.html" >rsnoc_z_H_R_U_P_F_4fb9df67_A1011</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Totals</td>
<td class="rt">19</td>
<td class="rt">7</td>
<td class="rt">36.84 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">74</td>
<td class="rt">14</td>
<td class="rt">18.92 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">7</td>
<td class="rt">18.92 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">7</td>
<td class="rt">18.92 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s3">
<td>Ports</td>
<td class="rt">19</td>
<td class="rt">7</td>
<td class="rt">36.84 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">74</td>
<td class="rt">14</td>
<td class="rt">18.92 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">7</td>
<td class="rt">18.92 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">7</td>
<td class="rt">18.92 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod450.html" >rsnoc_z_H_R_U_P_F_4fb9df67_A1011</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Branches</td>
<td></td>
<td class="rt">11</td>
<td class="rt">8</td>
<td class="rt">72.73 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">2481</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2490</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2497</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2504</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2481       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2482       			TxVld <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
2483       		else	TxVld <= #1.0 ( ( RxVld | ~ TxRdy & TxVld ) );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2490       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2491       			u_7c15 <= #1.0 ( 10'b0 );
           <font color = "green">			==></font>
2492       		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
2493       			u_7c15 <= #1.0 ( RxInt_Data );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2497       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2498       			u_8549 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
2499       		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
2500       			u_8549 <= #1.0 ( RxInt_Head );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2504       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2505       			u_79a6 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
2506       		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
2507       			u_79a6 <= #1.0 ( RxInt_Tail );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_31252'>
<a name="inst_tag_31252_Line"></a>
<b>Line Coverage for Instance : <a href="mod450.html#inst_tag_31252" >config_ss_tb.DUT.flexnoc.flexnoc.ARM_probe_main.TransactionStatProfiler.Rb.A.uf4fb9df67</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>15</td><td>12</td><td>80.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>2481</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2490</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2497</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2504</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>2511</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
2480                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2481       1/1          		if ( ! Sys_Clk_RstN )
2482       1/1          			TxVld &lt;= #1.0 ( 1'b0 );
2483       1/1          		else	TxVld &lt;= #1.0 ( ( RxVld | ~ TxRdy &amp; TxVld ) );
2484                    	assign Sys_Pwr_Idle = ~ TxVld;
2485                    	assign Sys_Pwr_WakeUp = 1'b0;
2486                    	assign RxInt_Data = Rx_Data;
2487                    	assign CeVld = RxVld;
2488                    	assign Tx_Data = u_7c15;
2489                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2490       1/1          		if ( ! Sys_Clk_RstN )
2491       1/1          			u_7c15 &lt;= #1.0 ( 10'b0 );
2492       1/1          		else if ( CeVld &amp; RxRdy )
2493       <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( RxInt_Data );</font>
                        MISSING_ELSE
2494                    	assign RxInt_Head = Rx_Head;
2495                    	assign Tx_Head = u_8549;
2496                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2497       1/1          		if ( ! Sys_Clk_RstN )
2498       1/1          			u_8549 &lt;= #1.0 ( 1'b0 );
2499       1/1          		else if ( CeVld &amp; RxRdy )
2500       <font color = "red">0/1     ==>  			u_8549 &lt;= #1.0 ( RxInt_Head );</font>
                        MISSING_ELSE
2501                    	assign RxInt_Tail = Rx_Tail;
2502                    	assign Tx_Tail = u_79a6;
2503                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2504       1/1          		if ( ! Sys_Clk_RstN )
2505       1/1          			u_79a6 &lt;= #1.0 ( 1'b0 );
2506       1/1          		else if ( CeVld &amp; RxRdy )
2507       <font color = "red">0/1     ==>  			u_79a6 &lt;= #1.0 ( RxInt_Tail );</font>
                        MISSING_ELSE
2508                    	// synopsys translate_off
2509                    	// synthesis translate_off
2510                    	always @( posedge Sys_Clk )
2511       <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
2512       <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
2513       <font color = "grey">unreachable  </font>				dontStop = 0;
2514       <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
2515       <font color = "grey">unreachable  </font>				if (!dontStop) begin
2516       <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Fwd Pipe: RxVld must be low when PwrOn is low.&quot; );
2517       <font color = "grey">unreachable  </font>					$stop;
2518                    				end
                   <font color = "red">==>  MISSING_ELSE</font>
2519                    			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_31252_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod450.html#inst_tag_31252" >config_ss_tb.DUT.flexnoc.flexnoc.ARM_probe_main.TransactionStatProfiler.Rb.A.uf4fb9df67</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">19</td>
<td class="rt">2</td>
<td class="rt">10.53 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">74</td>
<td class="rt">8</td>
<td class="rt">10.81 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">5</td>
<td class="rt">13.51 </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">3</td>
<td class="rt">8.11  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">19</td>
<td class="rt">2</td>
<td class="rt">10.53 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">74</td>
<td class="rt">8</td>
<td class="rt">10.81 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">5</td>
<td class="rt">13.51 </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">3</td>
<td class="rt">8.11  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_31252_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod450.html#inst_tag_31252" >config_ss_tb.DUT.flexnoc.flexnoc.ARM_probe_main.TransactionStatProfiler.Rb.A.uf4fb9df67</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Branches</td>
<td></td>
<td class="rt">11</td>
<td class="rt">8</td>
<td class="rt">72.73 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">2481</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2490</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2497</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2504</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2481       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2482       			TxVld <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
2483       		else	TxVld <= #1.0 ( ( RxVld | ~ TxRdy & TxVld ) );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2490       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2491       			u_7c15 <= #1.0 ( 10'b0 );
           <font color = "green">			==></font>
2492       		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
2493       			u_7c15 <= #1.0 ( RxInt_Data );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2497       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2498       			u_8549 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
2499       		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
2500       			u_8549 <= #1.0 ( RxInt_Head );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2504       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2505       			u_79a6 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
2506       		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
2507       			u_79a6 <= #1.0 ( RxInt_Tail );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_31262'>
<a name="inst_tag_31262_Line"></a>
<b>Line Coverage for Instance : <a href="mod450.html#inst_tag_31262" >config_ss_tb.DUT.flexnoc.flexnoc.FPGA0_probe_main.TransactionStatProfiler.Rb.A.uf4fb9df67</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>15</td><td>12</td><td>80.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>2481</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2490</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2497</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2504</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>2511</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
2480                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2481       1/1          		if ( ! Sys_Clk_RstN )
2482       1/1          			TxVld &lt;= #1.0 ( 1'b0 );
2483       1/1          		else	TxVld &lt;= #1.0 ( ( RxVld | ~ TxRdy &amp; TxVld ) );
2484                    	assign Sys_Pwr_Idle = ~ TxVld;
2485                    	assign Sys_Pwr_WakeUp = 1'b0;
2486                    	assign RxInt_Data = Rx_Data;
2487                    	assign CeVld = RxVld;
2488                    	assign Tx_Data = u_7c15;
2489                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2490       1/1          		if ( ! Sys_Clk_RstN )
2491       1/1          			u_7c15 &lt;= #1.0 ( 10'b0 );
2492       1/1          		else if ( CeVld &amp; RxRdy )
2493       <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( RxInt_Data );</font>
                        MISSING_ELSE
2494                    	assign RxInt_Head = Rx_Head;
2495                    	assign Tx_Head = u_8549;
2496                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2497       1/1          		if ( ! Sys_Clk_RstN )
2498       1/1          			u_8549 &lt;= #1.0 ( 1'b0 );
2499       1/1          		else if ( CeVld &amp; RxRdy )
2500       <font color = "red">0/1     ==>  			u_8549 &lt;= #1.0 ( RxInt_Head );</font>
                        MISSING_ELSE
2501                    	assign RxInt_Tail = Rx_Tail;
2502                    	assign Tx_Tail = u_79a6;
2503                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2504       1/1          		if ( ! Sys_Clk_RstN )
2505       1/1          			u_79a6 &lt;= #1.0 ( 1'b0 );
2506       1/1          		else if ( CeVld &amp; RxRdy )
2507       <font color = "red">0/1     ==>  			u_79a6 &lt;= #1.0 ( RxInt_Tail );</font>
                        MISSING_ELSE
2508                    	// synopsys translate_off
2509                    	// synthesis translate_off
2510                    	always @( posedge Sys_Clk )
2511       <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
2512       <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
2513       <font color = "grey">unreachable  </font>				dontStop = 0;
2514       <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
2515       <font color = "grey">unreachable  </font>				if (!dontStop) begin
2516       <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Fwd Pipe: RxVld must be low when PwrOn is low.&quot; );
2517       <font color = "grey">unreachable  </font>					$stop;
2518                    				end
                   <font color = "red">==>  MISSING_ELSE</font>
2519                    			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_31262_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod450.html#inst_tag_31262" >config_ss_tb.DUT.flexnoc.flexnoc.FPGA0_probe_main.TransactionStatProfiler.Rb.A.uf4fb9df67</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">19</td>
<td class="rt">2</td>
<td class="rt">10.53 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">74</td>
<td class="rt">8</td>
<td class="rt">10.81 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">5</td>
<td class="rt">13.51 </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">3</td>
<td class="rt">8.11  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">19</td>
<td class="rt">2</td>
<td class="rt">10.53 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">74</td>
<td class="rt">8</td>
<td class="rt">10.81 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">5</td>
<td class="rt">13.51 </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">3</td>
<td class="rt">8.11  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_31262_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod450.html#inst_tag_31262" >config_ss_tb.DUT.flexnoc.flexnoc.FPGA0_probe_main.TransactionStatProfiler.Rb.A.uf4fb9df67</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Branches</td>
<td></td>
<td class="rt">11</td>
<td class="rt">8</td>
<td class="rt">72.73 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">2481</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2490</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2497</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2504</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2481       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2482       			TxVld <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
2483       		else	TxVld <= #1.0 ( ( RxVld | ~ TxRdy & TxVld ) );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2490       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2491       			u_7c15 <= #1.0 ( 10'b0 );
           <font color = "green">			==></font>
2492       		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
2493       			u_7c15 <= #1.0 ( RxInt_Data );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2497       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2498       			u_8549 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
2499       		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
2500       			u_8549 <= #1.0 ( RxInt_Head );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2504       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2505       			u_79a6 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
2506       		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
2507       			u_79a6 <= #1.0 ( RxInt_Tail );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_31263'>
<a name="inst_tag_31263_Line"></a>
<b>Line Coverage for Instance : <a href="mod450.html#inst_tag_31263" >config_ss_tb.DUT.flexnoc.flexnoc.FPGA0_probe_main.Probe.uudafeb2b8.A.uf4fb9df67</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>15</td><td>12</td><td>80.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>2481</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2490</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2497</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2504</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>2511</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
2480                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2481       1/1          		if ( ! Sys_Clk_RstN )
2482       1/1          			TxVld &lt;= #1.0 ( 1'b0 );
2483       1/1          		else	TxVld &lt;= #1.0 ( ( RxVld | ~ TxRdy &amp; TxVld ) );
2484                    	assign Sys_Pwr_Idle = ~ TxVld;
2485                    	assign Sys_Pwr_WakeUp = 1'b0;
2486                    	assign RxInt_Data = Rx_Data;
2487                    	assign CeVld = RxVld;
2488                    	assign Tx_Data = u_7c15;
2489                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2490       1/1          		if ( ! Sys_Clk_RstN )
2491       1/1          			u_7c15 &lt;= #1.0 ( 10'b0 );
2492       1/1          		else if ( CeVld &amp; RxRdy )
2493       <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( RxInt_Data );</font>
                        MISSING_ELSE
2494                    	assign RxInt_Head = Rx_Head;
2495                    	assign Tx_Head = u_8549;
2496                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2497       1/1          		if ( ! Sys_Clk_RstN )
2498       1/1          			u_8549 &lt;= #1.0 ( 1'b0 );
2499       1/1          		else if ( CeVld &amp; RxRdy )
2500       <font color = "red">0/1     ==>  			u_8549 &lt;= #1.0 ( RxInt_Head );</font>
                        MISSING_ELSE
2501                    	assign RxInt_Tail = Rx_Tail;
2502                    	assign Tx_Tail = u_79a6;
2503                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2504       1/1          		if ( ! Sys_Clk_RstN )
2505       1/1          			u_79a6 &lt;= #1.0 ( 1'b0 );
2506       1/1          		else if ( CeVld &amp; RxRdy )
2507       <font color = "red">0/1     ==>  			u_79a6 &lt;= #1.0 ( RxInt_Tail );</font>
                        MISSING_ELSE
2508                    	// synopsys translate_off
2509                    	// synthesis translate_off
2510                    	always @( posedge Sys_Clk )
2511       <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
2512       <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
2513       <font color = "grey">unreachable  </font>				dontStop = 0;
2514       <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
2515       <font color = "grey">unreachable  </font>				if (!dontStop) begin
2516       <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Fwd Pipe: RxVld must be low when PwrOn is low.&quot; );
2517       <font color = "grey">unreachable  </font>					$stop;
2518                    				end
                   <font color = "red">==>  MISSING_ELSE</font>
2519                    			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_31263_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod450.html#inst_tag_31263" >config_ss_tb.DUT.flexnoc.flexnoc.FPGA0_probe_main.Probe.uudafeb2b8.A.uf4fb9df67</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">19</td>
<td class="rt">2</td>
<td class="rt">10.53 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">74</td>
<td class="rt">8</td>
<td class="rt">10.81 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">5</td>
<td class="rt">13.51 </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">3</td>
<td class="rt">8.11  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">19</td>
<td class="rt">2</td>
<td class="rt">10.53 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">74</td>
<td class="rt">8</td>
<td class="rt">10.81 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">5</td>
<td class="rt">13.51 </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">3</td>
<td class="rt">8.11  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_31263_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod450.html#inst_tag_31263" >config_ss_tb.DUT.flexnoc.flexnoc.FPGA0_probe_main.Probe.uudafeb2b8.A.uf4fb9df67</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Branches</td>
<td></td>
<td class="rt">11</td>
<td class="rt">8</td>
<td class="rt">72.73 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">2481</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2490</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2497</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2504</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2481       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2482       			TxVld <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
2483       		else	TxVld <= #1.0 ( ( RxVld | ~ TxRdy & TxVld ) );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2490       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2491       			u_7c15 <= #1.0 ( 10'b0 );
           <font color = "green">			==></font>
2492       		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
2493       			u_7c15 <= #1.0 ( RxInt_Data );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2497       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2498       			u_8549 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
2499       		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
2500       			u_8549 <= #1.0 ( RxInt_Head );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2504       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2505       			u_79a6 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
2506       		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
2507       			u_79a6 <= #1.0 ( RxInt_Tail );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_31270'>
<a name="inst_tag_31270_Line"></a>
<b>Line Coverage for Instance : <a href="mod450.html#inst_tag_31270" >config_ss_tb.DUT.flexnoc.flexnoc.ACPU_probe_main.TransactionStatProfiler.Rb.A.uf4fb9df67</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>15</td><td>12</td><td>80.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>2481</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2490</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2497</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2504</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>2511</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
2480                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2481       1/1          		if ( ! Sys_Clk_RstN )
2482       1/1          			TxVld &lt;= #1.0 ( 1'b0 );
2483       1/1          		else	TxVld &lt;= #1.0 ( ( RxVld | ~ TxRdy &amp; TxVld ) );
2484                    	assign Sys_Pwr_Idle = ~ TxVld;
2485                    	assign Sys_Pwr_WakeUp = 1'b0;
2486                    	assign RxInt_Data = Rx_Data;
2487                    	assign CeVld = RxVld;
2488                    	assign Tx_Data = u_7c15;
2489                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2490       1/1          		if ( ! Sys_Clk_RstN )
2491       1/1          			u_7c15 &lt;= #1.0 ( 10'b0 );
2492       1/1          		else if ( CeVld &amp; RxRdy )
2493       <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( RxInt_Data );</font>
                        MISSING_ELSE
2494                    	assign RxInt_Head = Rx_Head;
2495                    	assign Tx_Head = u_8549;
2496                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2497       1/1          		if ( ! Sys_Clk_RstN )
2498       1/1          			u_8549 &lt;= #1.0 ( 1'b0 );
2499       1/1          		else if ( CeVld &amp; RxRdy )
2500       <font color = "red">0/1     ==>  			u_8549 &lt;= #1.0 ( RxInt_Head );</font>
                        MISSING_ELSE
2501                    	assign RxInt_Tail = Rx_Tail;
2502                    	assign Tx_Tail = u_79a6;
2503                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2504       1/1          		if ( ! Sys_Clk_RstN )
2505       1/1          			u_79a6 &lt;= #1.0 ( 1'b0 );
2506       1/1          		else if ( CeVld &amp; RxRdy )
2507       <font color = "red">0/1     ==>  			u_79a6 &lt;= #1.0 ( RxInt_Tail );</font>
                        MISSING_ELSE
2508                    	// synopsys translate_off
2509                    	// synthesis translate_off
2510                    	always @( posedge Sys_Clk )
2511       <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
2512       <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
2513       <font color = "grey">unreachable  </font>				dontStop = 0;
2514       <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
2515       <font color = "grey">unreachable  </font>				if (!dontStop) begin
2516       <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Fwd Pipe: RxVld must be low when PwrOn is low.&quot; );
2517       <font color = "grey">unreachable  </font>					$stop;
2518                    				end
                   <font color = "red">==>  MISSING_ELSE</font>
2519                    			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_31270_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod450.html#inst_tag_31270" >config_ss_tb.DUT.flexnoc.flexnoc.ACPU_probe_main.TransactionStatProfiler.Rb.A.uf4fb9df67</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">19</td>
<td class="rt">2</td>
<td class="rt">10.53 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">74</td>
<td class="rt">8</td>
<td class="rt">10.81 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">5</td>
<td class="rt">13.51 </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">3</td>
<td class="rt">8.11  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">19</td>
<td class="rt">2</td>
<td class="rt">10.53 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">74</td>
<td class="rt">8</td>
<td class="rt">10.81 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">5</td>
<td class="rt">13.51 </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">3</td>
<td class="rt">8.11  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_31270_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod450.html#inst_tag_31270" >config_ss_tb.DUT.flexnoc.flexnoc.ACPU_probe_main.TransactionStatProfiler.Rb.A.uf4fb9df67</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Branches</td>
<td></td>
<td class="rt">11</td>
<td class="rt">8</td>
<td class="rt">72.73 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">2481</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2490</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2497</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2504</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2481       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2482       			TxVld <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
2483       		else	TxVld <= #1.0 ( ( RxVld | ~ TxRdy & TxVld ) );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2490       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2491       			u_7c15 <= #1.0 ( 10'b0 );
           <font color = "green">			==></font>
2492       		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
2493       			u_7c15 <= #1.0 ( RxInt_Data );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2497       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2498       			u_8549 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
2499       		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
2500       			u_8549 <= #1.0 ( RxInt_Head );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2504       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2505       			u_79a6 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
2506       		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
2507       			u_79a6 <= #1.0 ( RxInt_Tail );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_31253'>
<a name="inst_tag_31253_Line"></a>
<b>Line Coverage for Instance : <a href="mod450.html#inst_tag_31253" >config_ss_tb.DUT.flexnoc.flexnoc.ARM_probe_main.Probe.uu8cd1816b.A.uf4fb9df67</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>15</td><td>12</td><td>80.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>2481</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2490</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2497</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2504</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>2511</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
2480                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2481       1/1          		if ( ! Sys_Clk_RstN )
2482       1/1          			TxVld &lt;= #1.0 ( 1'b0 );
2483       1/1          		else	TxVld &lt;= #1.0 ( ( RxVld | ~ TxRdy &amp; TxVld ) );
2484                    	assign Sys_Pwr_Idle = ~ TxVld;
2485                    	assign Sys_Pwr_WakeUp = 1'b0;
2486                    	assign RxInt_Data = Rx_Data;
2487                    	assign CeVld = RxVld;
2488                    	assign Tx_Data = u_7c15;
2489                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2490       1/1          		if ( ! Sys_Clk_RstN )
2491       1/1          			u_7c15 &lt;= #1.0 ( 10'b0 );
2492       1/1          		else if ( CeVld &amp; RxRdy )
2493       <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( RxInt_Data );</font>
                        MISSING_ELSE
2494                    	assign RxInt_Head = Rx_Head;
2495                    	assign Tx_Head = u_8549;
2496                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2497       1/1          		if ( ! Sys_Clk_RstN )
2498       1/1          			u_8549 &lt;= #1.0 ( 1'b0 );
2499       1/1          		else if ( CeVld &amp; RxRdy )
2500       <font color = "red">0/1     ==>  			u_8549 &lt;= #1.0 ( RxInt_Head );</font>
                        MISSING_ELSE
2501                    	assign RxInt_Tail = Rx_Tail;
2502                    	assign Tx_Tail = u_79a6;
2503                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2504       1/1          		if ( ! Sys_Clk_RstN )
2505       1/1          			u_79a6 &lt;= #1.0 ( 1'b0 );
2506       1/1          		else if ( CeVld &amp; RxRdy )
2507       <font color = "red">0/1     ==>  			u_79a6 &lt;= #1.0 ( RxInt_Tail );</font>
                        MISSING_ELSE
2508                    	// synopsys translate_off
2509                    	// synthesis translate_off
2510                    	always @( posedge Sys_Clk )
2511       <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
2512       <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
2513       <font color = "grey">unreachable  </font>				dontStop = 0;
2514       <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
2515       <font color = "grey">unreachable  </font>				if (!dontStop) begin
2516       <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Fwd Pipe: RxVld must be low when PwrOn is low.&quot; );
2517       <font color = "grey">unreachable  </font>					$stop;
2518                    				end
                   <font color = "red">==>  MISSING_ELSE</font>
2519                    			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_31253_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod450.html#inst_tag_31253" >config_ss_tb.DUT.flexnoc.flexnoc.ARM_probe_main.Probe.uu8cd1816b.A.uf4fb9df67</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">19</td>
<td class="rt">3</td>
<td class="rt">15.79 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">74</td>
<td class="rt">9</td>
<td class="rt">12.16 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">5</td>
<td class="rt">13.51 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">4</td>
<td class="rt">10.81 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">19</td>
<td class="rt">3</td>
<td class="rt">15.79 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">74</td>
<td class="rt">9</td>
<td class="rt">12.16 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">5</td>
<td class="rt">13.51 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">4</td>
<td class="rt">10.81 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_31253_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod450.html#inst_tag_31253" >config_ss_tb.DUT.flexnoc.flexnoc.ARM_probe_main.Probe.uu8cd1816b.A.uf4fb9df67</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Branches</td>
<td></td>
<td class="rt">11</td>
<td class="rt">8</td>
<td class="rt">72.73 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">2481</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2490</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2497</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2504</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2481       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2482       			TxVld <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
2483       		else	TxVld <= #1.0 ( ( RxVld | ~ TxRdy & TxVld ) );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2490       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2491       			u_7c15 <= #1.0 ( 10'b0 );
           <font color = "green">			==></font>
2492       		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
2493       			u_7c15 <= #1.0 ( RxInt_Data );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2497       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2498       			u_8549 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
2499       		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
2500       			u_8549 <= #1.0 ( RxInt_Head );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2504       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2505       			u_79a6 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
2506       		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
2507       			u_79a6 <= #1.0 ( RxInt_Tail );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_31261'>
<a name="inst_tag_31261_Line"></a>
<b>Line Coverage for Instance : <a href="mod450.html#inst_tag_31261" >config_ss_tb.DUT.flexnoc.flexnoc.fpga_axi_m0_I_main.TransactionStatFilter.uu99d973e4.A.uf4fb9df67</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>15</td><td>12</td><td>80.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>2481</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2490</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2497</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2504</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>2511</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
2480                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2481       1/1          		if ( ! Sys_Clk_RstN )
2482       1/1          			TxVld &lt;= #1.0 ( 1'b0 );
2483       1/1          		else	TxVld &lt;= #1.0 ( ( RxVld | ~ TxRdy &amp; TxVld ) );
2484                    	assign Sys_Pwr_Idle = ~ TxVld;
2485                    	assign Sys_Pwr_WakeUp = 1'b0;
2486                    	assign RxInt_Data = Rx_Data;
2487                    	assign CeVld = RxVld;
2488                    	assign Tx_Data = u_7c15;
2489                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2490       1/1          		if ( ! Sys_Clk_RstN )
2491       1/1          			u_7c15 &lt;= #1.0 ( 10'b0 );
2492       1/1          		else if ( CeVld &amp; RxRdy )
2493       <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( RxInt_Data );</font>
                        MISSING_ELSE
2494                    	assign RxInt_Head = Rx_Head;
2495                    	assign Tx_Head = u_8549;
2496                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2497       1/1          		if ( ! Sys_Clk_RstN )
2498       1/1          			u_8549 &lt;= #1.0 ( 1'b0 );
2499       1/1          		else if ( CeVld &amp; RxRdy )
2500       <font color = "red">0/1     ==>  			u_8549 &lt;= #1.0 ( RxInt_Head );</font>
                        MISSING_ELSE
2501                    	assign RxInt_Tail = Rx_Tail;
2502                    	assign Tx_Tail = u_79a6;
2503                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2504       1/1          		if ( ! Sys_Clk_RstN )
2505       1/1          			u_79a6 &lt;= #1.0 ( 1'b0 );
2506       1/1          		else if ( CeVld &amp; RxRdy )
2507       <font color = "red">0/1     ==>  			u_79a6 &lt;= #1.0 ( RxInt_Tail );</font>
                        MISSING_ELSE
2508                    	// synopsys translate_off
2509                    	// synthesis translate_off
2510                    	always @( posedge Sys_Clk )
2511       <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
2512       <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
2513       <font color = "grey">unreachable  </font>				dontStop = 0;
2514       <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
2515       <font color = "grey">unreachable  </font>				if (!dontStop) begin
2516       <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Fwd Pipe: RxVld must be low when PwrOn is low.&quot; );
2517       <font color = "grey">unreachable  </font>					$stop;
2518                    				end
                   <font color = "red">==>  MISSING_ELSE</font>
2519                    			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_31261_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod450.html#inst_tag_31261" >config_ss_tb.DUT.flexnoc.flexnoc.fpga_axi_m0_I_main.TransactionStatFilter.uu99d973e4.A.uf4fb9df67</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">19</td>
<td class="rt">3</td>
<td class="rt">15.79 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">74</td>
<td class="rt">9</td>
<td class="rt">12.16 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">6</td>
<td class="rt">16.22 </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">3</td>
<td class="rt">8.11  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">19</td>
<td class="rt">3</td>
<td class="rt">15.79 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">74</td>
<td class="rt">9</td>
<td class="rt">12.16 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">6</td>
<td class="rt">16.22 </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">3</td>
<td class="rt">8.11  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_31261_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod450.html#inst_tag_31261" >config_ss_tb.DUT.flexnoc.flexnoc.fpga_axi_m0_I_main.TransactionStatFilter.uu99d973e4.A.uf4fb9df67</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Branches</td>
<td></td>
<td class="rt">11</td>
<td class="rt">8</td>
<td class="rt">72.73 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">2481</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2490</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2497</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2504</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2481       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2482       			TxVld <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
2483       		else	TxVld <= #1.0 ( ( RxVld | ~ TxRdy & TxVld ) );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2490       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2491       			u_7c15 <= #1.0 ( 10'b0 );
           <font color = "green">			==></font>
2492       		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
2493       			u_7c15 <= #1.0 ( RxInt_Data );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2497       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2498       			u_8549 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
2499       		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
2500       			u_8549 <= #1.0 ( RxInt_Head );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2504       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2505       			u_79a6 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
2506       		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
2507       			u_79a6 <= #1.0 ( RxInt_Tail );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_31268'>
<a name="inst_tag_31268_Line"></a>
<b>Line Coverage for Instance : <a href="mod450.html#inst_tag_31268" >config_ss_tb.DUT.flexnoc.flexnoc.arm_axi_m0_I_main.TransactionStatFilter.uu70e63264.A.uf4fb9df67</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>15</td><td>12</td><td>80.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>2481</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2490</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2497</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2504</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>2511</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
2480                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2481       1/1          		if ( ! Sys_Clk_RstN )
2482       1/1          			TxVld &lt;= #1.0 ( 1'b0 );
2483       1/1          		else	TxVld &lt;= #1.0 ( ( RxVld | ~ TxRdy &amp; TxVld ) );
2484                    	assign Sys_Pwr_Idle = ~ TxVld;
2485                    	assign Sys_Pwr_WakeUp = 1'b0;
2486                    	assign RxInt_Data = Rx_Data;
2487                    	assign CeVld = RxVld;
2488                    	assign Tx_Data = u_7c15;
2489                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2490       1/1          		if ( ! Sys_Clk_RstN )
2491       1/1          			u_7c15 &lt;= #1.0 ( 10'b0 );
2492       1/1          		else if ( CeVld &amp; RxRdy )
2493       <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( RxInt_Data );</font>
                        MISSING_ELSE
2494                    	assign RxInt_Head = Rx_Head;
2495                    	assign Tx_Head = u_8549;
2496                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2497       1/1          		if ( ! Sys_Clk_RstN )
2498       1/1          			u_8549 &lt;= #1.0 ( 1'b0 );
2499       1/1          		else if ( CeVld &amp; RxRdy )
2500       <font color = "red">0/1     ==>  			u_8549 &lt;= #1.0 ( RxInt_Head );</font>
                        MISSING_ELSE
2501                    	assign RxInt_Tail = Rx_Tail;
2502                    	assign Tx_Tail = u_79a6;
2503                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2504       1/1          		if ( ! Sys_Clk_RstN )
2505       1/1          			u_79a6 &lt;= #1.0 ( 1'b0 );
2506       1/1          		else if ( CeVld &amp; RxRdy )
2507       <font color = "red">0/1     ==>  			u_79a6 &lt;= #1.0 ( RxInt_Tail );</font>
                        MISSING_ELSE
2508                    	// synopsys translate_off
2509                    	// synthesis translate_off
2510                    	always @( posedge Sys_Clk )
2511       <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
2512       <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
2513       <font color = "grey">unreachable  </font>				dontStop = 0;
2514       <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
2515       <font color = "grey">unreachable  </font>				if (!dontStop) begin
2516       <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Fwd Pipe: RxVld must be low when PwrOn is low.&quot; );
2517       <font color = "grey">unreachable  </font>					$stop;
2518                    				end
                   <font color = "red">==>  MISSING_ELSE</font>
2519                    			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_31268_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod450.html#inst_tag_31268" >config_ss_tb.DUT.flexnoc.flexnoc.arm_axi_m0_I_main.TransactionStatFilter.uu70e63264.A.uf4fb9df67</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">19</td>
<td class="rt">3</td>
<td class="rt">15.79 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">74</td>
<td class="rt">9</td>
<td class="rt">12.16 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">5</td>
<td class="rt">13.51 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">4</td>
<td class="rt">10.81 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">19</td>
<td class="rt">3</td>
<td class="rt">15.79 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">74</td>
<td class="rt">9</td>
<td class="rt">12.16 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">5</td>
<td class="rt">13.51 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">4</td>
<td class="rt">10.81 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_31268_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod450.html#inst_tag_31268" >config_ss_tb.DUT.flexnoc.flexnoc.arm_axi_m0_I_main.TransactionStatFilter.uu70e63264.A.uf4fb9df67</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Branches</td>
<td></td>
<td class="rt">11</td>
<td class="rt">8</td>
<td class="rt">72.73 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">2481</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2490</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2497</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2504</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2481       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2482       			TxVld <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
2483       		else	TxVld <= #1.0 ( ( RxVld | ~ TxRdy & TxVld ) );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2490       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2491       			u_7c15 <= #1.0 ( 10'b0 );
           <font color = "green">			==></font>
2492       		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
2493       			u_7c15 <= #1.0 ( RxInt_Data );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2497       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2498       			u_8549 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
2499       		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
2500       			u_8549 <= #1.0 ( RxInt_Head );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2504       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2505       			u_79a6 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
2506       		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
2507       			u_79a6 <= #1.0 ( RxInt_Tail );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_31271'>
<a name="inst_tag_31271_Line"></a>
<b>Line Coverage for Instance : <a href="mod450.html#inst_tag_31271" >config_ss_tb.DUT.flexnoc.flexnoc.ACPU_probe_main.Probe.uu6a29c70e.A.uf4fb9df67</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>15</td><td>12</td><td>80.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>2481</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2490</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2497</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2504</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>2511</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
2480                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2481       1/1          		if ( ! Sys_Clk_RstN )
2482       1/1          			TxVld &lt;= #1.0 ( 1'b0 );
2483       1/1          		else	TxVld &lt;= #1.0 ( ( RxVld | ~ TxRdy &amp; TxVld ) );
2484                    	assign Sys_Pwr_Idle = ~ TxVld;
2485                    	assign Sys_Pwr_WakeUp = 1'b0;
2486                    	assign RxInt_Data = Rx_Data;
2487                    	assign CeVld = RxVld;
2488                    	assign Tx_Data = u_7c15;
2489                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2490       1/1          		if ( ! Sys_Clk_RstN )
2491       1/1          			u_7c15 &lt;= #1.0 ( 10'b0 );
2492       1/1          		else if ( CeVld &amp; RxRdy )
2493       <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( RxInt_Data );</font>
                        MISSING_ELSE
2494                    	assign RxInt_Head = Rx_Head;
2495                    	assign Tx_Head = u_8549;
2496                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2497       1/1          		if ( ! Sys_Clk_RstN )
2498       1/1          			u_8549 &lt;= #1.0 ( 1'b0 );
2499       1/1          		else if ( CeVld &amp; RxRdy )
2500       <font color = "red">0/1     ==>  			u_8549 &lt;= #1.0 ( RxInt_Head );</font>
                        MISSING_ELSE
2501                    	assign RxInt_Tail = Rx_Tail;
2502                    	assign Tx_Tail = u_79a6;
2503                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2504       1/1          		if ( ! Sys_Clk_RstN )
2505       1/1          			u_79a6 &lt;= #1.0 ( 1'b0 );
2506       1/1          		else if ( CeVld &amp; RxRdy )
2507       <font color = "red">0/1     ==>  			u_79a6 &lt;= #1.0 ( RxInt_Tail );</font>
                        MISSING_ELSE
2508                    	// synopsys translate_off
2509                    	// synthesis translate_off
2510                    	always @( posedge Sys_Clk )
2511       <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
2512       <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
2513       <font color = "grey">unreachable  </font>				dontStop = 0;
2514       <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
2515       <font color = "grey">unreachable  </font>				if (!dontStop) begin
2516       <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Fwd Pipe: RxVld must be low when PwrOn is low.&quot; );
2517       <font color = "grey">unreachable  </font>					$stop;
2518                    				end
                   <font color = "red">==>  MISSING_ELSE</font>
2519                    			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_31271_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod450.html#inst_tag_31271" >config_ss_tb.DUT.flexnoc.flexnoc.ACPU_probe_main.Probe.uu6a29c70e.A.uf4fb9df67</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s1">
<td>Totals</td>
<td class="rt">19</td>
<td class="rt">3</td>
<td class="rt">15.79 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">74</td>
<td class="rt">9</td>
<td class="rt">12.16 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">5</td>
<td class="rt">13.51 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">4</td>
<td class="rt">10.81 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">19</td>
<td class="rt">3</td>
<td class="rt">15.79 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">74</td>
<td class="rt">9</td>
<td class="rt">12.16 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">5</td>
<td class="rt">13.51 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">4</td>
<td class="rt">10.81 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_31271_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod450.html#inst_tag_31271" >config_ss_tb.DUT.flexnoc.flexnoc.ACPU_probe_main.Probe.uu6a29c70e.A.uf4fb9df67</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Branches</td>
<td></td>
<td class="rt">11</td>
<td class="rt">8</td>
<td class="rt">72.73 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">2481</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2490</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2497</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2504</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2481       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2482       			TxVld <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
2483       		else	TxVld <= #1.0 ( ( RxVld | ~ TxRdy & TxVld ) );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2490       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2491       			u_7c15 <= #1.0 ( 10'b0 );
           <font color = "green">			==></font>
2492       		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
2493       			u_7c15 <= #1.0 ( RxInt_Data );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2497       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2498       			u_8549 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
2499       		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
2500       			u_8549 <= #1.0 ( RxInt_Head );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2504       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2505       			u_79a6 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
2506       		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
2507       			u_79a6 <= #1.0 ( RxInt_Tail );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_31248'>
<a name="inst_tag_31248_Line"></a>
<b>Line Coverage for Instance : <a href="mod450.html#inst_tag_31248" >config_ss_tb.DUT.flexnoc.flexnoc.PUFcc_probe_main.Probe.uuee878961.A.uf4fb9df67</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>15</td><td>12</td><td>80.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>2481</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2490</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2497</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2504</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>2511</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
2480                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2481       1/1          		if ( ! Sys_Clk_RstN )
2482       1/1          			TxVld &lt;= #1.0 ( 1'b0 );
2483       1/1          		else	TxVld &lt;= #1.0 ( ( RxVld | ~ TxRdy &amp; TxVld ) );
2484                    	assign Sys_Pwr_Idle = ~ TxVld;
2485                    	assign Sys_Pwr_WakeUp = 1'b0;
2486                    	assign RxInt_Data = Rx_Data;
2487                    	assign CeVld = RxVld;
2488                    	assign Tx_Data = u_7c15;
2489                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2490       1/1          		if ( ! Sys_Clk_RstN )
2491       1/1          			u_7c15 &lt;= #1.0 ( 10'b0 );
2492       1/1          		else if ( CeVld &amp; RxRdy )
2493       <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( RxInt_Data );</font>
                        MISSING_ELSE
2494                    	assign RxInt_Head = Rx_Head;
2495                    	assign Tx_Head = u_8549;
2496                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2497       1/1          		if ( ! Sys_Clk_RstN )
2498       1/1          			u_8549 &lt;= #1.0 ( 1'b0 );
2499       1/1          		else if ( CeVld &amp; RxRdy )
2500       <font color = "red">0/1     ==>  			u_8549 &lt;= #1.0 ( RxInt_Head );</font>
                        MISSING_ELSE
2501                    	assign RxInt_Tail = Rx_Tail;
2502                    	assign Tx_Tail = u_79a6;
2503                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2504       1/1          		if ( ! Sys_Clk_RstN )
2505       1/1          			u_79a6 &lt;= #1.0 ( 1'b0 );
2506       1/1          		else if ( CeVld &amp; RxRdy )
2507       <font color = "red">0/1     ==>  			u_79a6 &lt;= #1.0 ( RxInt_Tail );</font>
                        MISSING_ELSE
2508                    	// synopsys translate_off
2509                    	// synthesis translate_off
2510                    	always @( posedge Sys_Clk )
2511       <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
2512       <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
2513       <font color = "grey">unreachable  </font>				dontStop = 0;
2514       <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
2515       <font color = "grey">unreachable  </font>				if (!dontStop) begin
2516       <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Fwd Pipe: RxVld must be low when PwrOn is low.&quot; );
2517       <font color = "grey">unreachable  </font>					$stop;
2518                    				end
                   <font color = "red">==>  MISSING_ELSE</font>
2519                    			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_31248_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod450.html#inst_tag_31248" >config_ss_tb.DUT.flexnoc.flexnoc.PUFcc_probe_main.Probe.uuee878961.A.uf4fb9df67</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s2">
<td>Totals</td>
<td class="rt">19</td>
<td class="rt">4</td>
<td class="rt">21.05 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">74</td>
<td class="rt">10</td>
<td class="rt">13.51 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">6</td>
<td class="rt">16.22 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">4</td>
<td class="rt">10.81 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s2">
<td>Ports</td>
<td class="rt">19</td>
<td class="rt">4</td>
<td class="rt">21.05 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">74</td>
<td class="rt">10</td>
<td class="rt">13.51 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">6</td>
<td class="rt">16.22 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">4</td>
<td class="rt">10.81 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_31248_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod450.html#inst_tag_31248" >config_ss_tb.DUT.flexnoc.flexnoc.PUFcc_probe_main.Probe.uuee878961.A.uf4fb9df67</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Branches</td>
<td></td>
<td class="rt">11</td>
<td class="rt">8</td>
<td class="rt">72.73 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">2481</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2490</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2497</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2504</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2481       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2482       			TxVld <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
2483       		else	TxVld <= #1.0 ( ( RxVld | ~ TxRdy & TxVld ) );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2490       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2491       			u_7c15 <= #1.0 ( 10'b0 );
           <font color = "green">			==></font>
2492       		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
2493       			u_7c15 <= #1.0 ( RxInt_Data );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2497       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2498       			u_8549 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
2499       		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
2500       			u_8549 <= #1.0 ( RxInt_Head );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2504       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2505       			u_79a6 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
2506       		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
2507       			u_79a6 <= #1.0 ( RxInt_Tail );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_31249'>
<a name="inst_tag_31249_Line"></a>
<b>Line Coverage for Instance : <a href="mod450.html#inst_tag_31249" >config_ss_tb.DUT.flexnoc.flexnoc.usb_axi_m0_I_main.TransactionStatFilter.uu3c0a55db.A.uf4fb9df67</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>15</td><td>12</td><td>80.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>2481</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2490</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2497</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2504</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>2511</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
2480                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2481       1/1          		if ( ! Sys_Clk_RstN )
2482       1/1          			TxVld &lt;= #1.0 ( 1'b0 );
2483       1/1          		else	TxVld &lt;= #1.0 ( ( RxVld | ~ TxRdy &amp; TxVld ) );
2484                    	assign Sys_Pwr_Idle = ~ TxVld;
2485                    	assign Sys_Pwr_WakeUp = 1'b0;
2486                    	assign RxInt_Data = Rx_Data;
2487                    	assign CeVld = RxVld;
2488                    	assign Tx_Data = u_7c15;
2489                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2490       1/1          		if ( ! Sys_Clk_RstN )
2491       1/1          			u_7c15 &lt;= #1.0 ( 10'b0 );
2492       1/1          		else if ( CeVld &amp; RxRdy )
2493       <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( RxInt_Data );</font>
                        MISSING_ELSE
2494                    	assign RxInt_Head = Rx_Head;
2495                    	assign Tx_Head = u_8549;
2496                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2497       1/1          		if ( ! Sys_Clk_RstN )
2498       1/1          			u_8549 &lt;= #1.0 ( 1'b0 );
2499       1/1          		else if ( CeVld &amp; RxRdy )
2500       <font color = "red">0/1     ==>  			u_8549 &lt;= #1.0 ( RxInt_Head );</font>
                        MISSING_ELSE
2501                    	assign RxInt_Tail = Rx_Tail;
2502                    	assign Tx_Tail = u_79a6;
2503                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2504       1/1          		if ( ! Sys_Clk_RstN )
2505       1/1          			u_79a6 &lt;= #1.0 ( 1'b0 );
2506       1/1          		else if ( CeVld &amp; RxRdy )
2507       <font color = "red">0/1     ==>  			u_79a6 &lt;= #1.0 ( RxInt_Tail );</font>
                        MISSING_ELSE
2508                    	// synopsys translate_off
2509                    	// synthesis translate_off
2510                    	always @( posedge Sys_Clk )
2511       <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
2512       <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
2513       <font color = "grey">unreachable  </font>				dontStop = 0;
2514       <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
2515       <font color = "grey">unreachable  </font>				if (!dontStop) begin
2516       <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Fwd Pipe: RxVld must be low when PwrOn is low.&quot; );
2517       <font color = "grey">unreachable  </font>					$stop;
2518                    				end
                   <font color = "red">==>  MISSING_ELSE</font>
2519                    			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_31249_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod450.html#inst_tag_31249" >config_ss_tb.DUT.flexnoc.flexnoc.usb_axi_m0_I_main.TransactionStatFilter.uu3c0a55db.A.uf4fb9df67</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s2">
<td>Totals</td>
<td class="rt">19</td>
<td class="rt">4</td>
<td class="rt">21.05 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">74</td>
<td class="rt">10</td>
<td class="rt">13.51 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">6</td>
<td class="rt">16.22 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">4</td>
<td class="rt">10.81 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s2">
<td>Ports</td>
<td class="rt">19</td>
<td class="rt">4</td>
<td class="rt">21.05 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">74</td>
<td class="rt">10</td>
<td class="rt">13.51 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">6</td>
<td class="rt">16.22 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">4</td>
<td class="rt">10.81 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_31249_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod450.html#inst_tag_31249" >config_ss_tb.DUT.flexnoc.flexnoc.usb_axi_m0_I_main.TransactionStatFilter.uu3c0a55db.A.uf4fb9df67</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Branches</td>
<td></td>
<td class="rt">11</td>
<td class="rt">8</td>
<td class="rt">72.73 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">2481</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2490</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2497</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2504</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2481       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2482       			TxVld <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
2483       		else	TxVld <= #1.0 ( ( RxVld | ~ TxRdy & TxVld ) );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2490       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2491       			u_7c15 <= #1.0 ( 10'b0 );
           <font color = "green">			==></font>
2492       		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
2493       			u_7c15 <= #1.0 ( RxInt_Data );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2497       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2498       			u_8549 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
2499       		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
2500       			u_8549 <= #1.0 ( RxInt_Head );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2504       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2505       			u_79a6 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
2506       		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
2507       			u_79a6 <= #1.0 ( RxInt_Tail );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_31251'>
<a name="inst_tag_31251_Line"></a>
<b>Line Coverage for Instance : <a href="mod450.html#inst_tag_31251" >config_ss_tb.DUT.flexnoc.flexnoc.USB_probe_main.Probe.uued1e3e13.A.uf4fb9df67</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>15</td><td>12</td><td>80.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>2481</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2490</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2497</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2504</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>2511</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
2480                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2481       1/1          		if ( ! Sys_Clk_RstN )
2482       1/1          			TxVld &lt;= #1.0 ( 1'b0 );
2483       1/1          		else	TxVld &lt;= #1.0 ( ( RxVld | ~ TxRdy &amp; TxVld ) );
2484                    	assign Sys_Pwr_Idle = ~ TxVld;
2485                    	assign Sys_Pwr_WakeUp = 1'b0;
2486                    	assign RxInt_Data = Rx_Data;
2487                    	assign CeVld = RxVld;
2488                    	assign Tx_Data = u_7c15;
2489                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2490       1/1          		if ( ! Sys_Clk_RstN )
2491       1/1          			u_7c15 &lt;= #1.0 ( 10'b0 );
2492       1/1          		else if ( CeVld &amp; RxRdy )
2493       <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( RxInt_Data );</font>
                        MISSING_ELSE
2494                    	assign RxInt_Head = Rx_Head;
2495                    	assign Tx_Head = u_8549;
2496                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2497       1/1          		if ( ! Sys_Clk_RstN )
2498       1/1          			u_8549 &lt;= #1.0 ( 1'b0 );
2499       1/1          		else if ( CeVld &amp; RxRdy )
2500       <font color = "red">0/1     ==>  			u_8549 &lt;= #1.0 ( RxInt_Head );</font>
                        MISSING_ELSE
2501                    	assign RxInt_Tail = Rx_Tail;
2502                    	assign Tx_Tail = u_79a6;
2503                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2504       1/1          		if ( ! Sys_Clk_RstN )
2505       1/1          			u_79a6 &lt;= #1.0 ( 1'b0 );
2506       1/1          		else if ( CeVld &amp; RxRdy )
2507       <font color = "red">0/1     ==>  			u_79a6 &lt;= #1.0 ( RxInt_Tail );</font>
                        MISSING_ELSE
2508                    	// synopsys translate_off
2509                    	// synthesis translate_off
2510                    	always @( posedge Sys_Clk )
2511       <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
2512       <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
2513       <font color = "grey">unreachable  </font>				dontStop = 0;
2514       <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
2515       <font color = "grey">unreachable  </font>				if (!dontStop) begin
2516       <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Fwd Pipe: RxVld must be low when PwrOn is low.&quot; );
2517       <font color = "grey">unreachable  </font>					$stop;
2518                    				end
                   <font color = "red">==>  MISSING_ELSE</font>
2519                    			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_31251_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod450.html#inst_tag_31251" >config_ss_tb.DUT.flexnoc.flexnoc.USB_probe_main.Probe.uued1e3e13.A.uf4fb9df67</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s2">
<td>Totals</td>
<td class="rt">19</td>
<td class="rt">4</td>
<td class="rt">21.05 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">74</td>
<td class="rt">10</td>
<td class="rt">13.51 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">6</td>
<td class="rt">16.22 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">4</td>
<td class="rt">10.81 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s2">
<td>Ports</td>
<td class="rt">19</td>
<td class="rt">4</td>
<td class="rt">21.05 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">74</td>
<td class="rt">10</td>
<td class="rt">13.51 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">6</td>
<td class="rt">16.22 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">4</td>
<td class="rt">10.81 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_31251_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod450.html#inst_tag_31251" >config_ss_tb.DUT.flexnoc.flexnoc.USB_probe_main.Probe.uued1e3e13.A.uf4fb9df67</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Branches</td>
<td></td>
<td class="rt">11</td>
<td class="rt">8</td>
<td class="rt">72.73 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">2481</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2490</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2497</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2504</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2481       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2482       			TxVld <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
2483       		else	TxVld <= #1.0 ( ( RxVld | ~ TxRdy & TxVld ) );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2490       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2491       			u_7c15 <= #1.0 ( 10'b0 );
           <font color = "green">			==></font>
2492       		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
2493       			u_7c15 <= #1.0 ( RxInt_Data );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2497       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2498       			u_8549 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
2499       		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
2500       			u_8549 <= #1.0 ( RxInt_Head );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2504       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2505       			u_79a6 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
2506       		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
2507       			u_79a6 <= #1.0 ( RxInt_Tail );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_31255'>
<a name="inst_tag_31255_Line"></a>
<b>Line Coverage for Instance : <a href="mod450.html#inst_tag_31255" >config_ss_tb.DUT.flexnoc.flexnoc.cpu_observer_main.AtbEndPoint.A.A.uf4fb9df67</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>15</td><td>12</td><td>80.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>2481</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2490</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2497</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2504</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>2511</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
2480                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2481       1/1          		if ( ! Sys_Clk_RstN )
2482       1/1          			TxVld &lt;= #1.0 ( 1'b0 );
2483       1/1          		else	TxVld &lt;= #1.0 ( ( RxVld | ~ TxRdy &amp; TxVld ) );
2484                    	assign Sys_Pwr_Idle = ~ TxVld;
2485                    	assign Sys_Pwr_WakeUp = 1'b0;
2486                    	assign RxInt_Data = Rx_Data;
2487                    	assign CeVld = RxVld;
2488                    	assign Tx_Data = u_7c15;
2489                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2490       1/1          		if ( ! Sys_Clk_RstN )
2491       1/1          			u_7c15 &lt;= #1.0 ( 10'b0 );
2492       1/1          		else if ( CeVld &amp; RxRdy )
2493       <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( RxInt_Data );</font>
                        MISSING_ELSE
2494                    	assign RxInt_Head = Rx_Head;
2495                    	assign Tx_Head = u_8549;
2496                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2497       1/1          		if ( ! Sys_Clk_RstN )
2498       1/1          			u_8549 &lt;= #1.0 ( 1'b0 );
2499       1/1          		else if ( CeVld &amp; RxRdy )
2500       <font color = "red">0/1     ==>  			u_8549 &lt;= #1.0 ( RxInt_Head );</font>
                        MISSING_ELSE
2501                    	assign RxInt_Tail = Rx_Tail;
2502                    	assign Tx_Tail = u_79a6;
2503                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2504       1/1          		if ( ! Sys_Clk_RstN )
2505       1/1          			u_79a6 &lt;= #1.0 ( 1'b0 );
2506       1/1          		else if ( CeVld &amp; RxRdy )
2507       <font color = "red">0/1     ==>  			u_79a6 &lt;= #1.0 ( RxInt_Tail );</font>
                        MISSING_ELSE
2508                    	// synopsys translate_off
2509                    	// synthesis translate_off
2510                    	always @( posedge Sys_Clk )
2511       <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
2512       <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
2513       <font color = "grey">unreachable  </font>				dontStop = 0;
2514       <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
2515       <font color = "grey">unreachable  </font>				if (!dontStop) begin
2516       <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Fwd Pipe: RxVld must be low when PwrOn is low.&quot; );
2517       <font color = "grey">unreachable  </font>					$stop;
2518                    				end
                   <font color = "red">==>  MISSING_ELSE</font>
2519                    			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_31255_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod450.html#inst_tag_31255" >config_ss_tb.DUT.flexnoc.flexnoc.cpu_observer_main.AtbEndPoint.A.A.uf4fb9df67</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s2">
<td>Totals</td>
<td class="rt">19</td>
<td class="rt">4</td>
<td class="rt">21.05 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">74</td>
<td class="rt">10</td>
<td class="rt">13.51 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">6</td>
<td class="rt">16.22 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">4</td>
<td class="rt">10.81 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s2">
<td>Ports</td>
<td class="rt">19</td>
<td class="rt">4</td>
<td class="rt">21.05 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">74</td>
<td class="rt">10</td>
<td class="rt">13.51 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">6</td>
<td class="rt">16.22 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">4</td>
<td class="rt">10.81 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_31255_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod450.html#inst_tag_31255" >config_ss_tb.DUT.flexnoc.flexnoc.cpu_observer_main.AtbEndPoint.A.A.uf4fb9df67</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Branches</td>
<td></td>
<td class="rt">11</td>
<td class="rt">8</td>
<td class="rt">72.73 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">2481</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2490</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2497</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2504</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2481       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2482       			TxVld <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
2483       		else	TxVld <= #1.0 ( ( RxVld | ~ TxRdy & TxVld ) );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2490       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2491       			u_7c15 <= #1.0 ( 10'b0 );
           <font color = "green">			==></font>
2492       		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
2493       			u_7c15 <= #1.0 ( RxInt_Data );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2497       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2498       			u_8549 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
2499       		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
2500       			u_8549 <= #1.0 ( RxInt_Head );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2504       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2505       			u_79a6 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
2506       		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
2507       			u_79a6 <= #1.0 ( RxInt_Tail );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_31267'>
<a name="inst_tag_31267_Line"></a>
<b>Line Coverage for Instance : <a href="mod450.html#inst_tag_31267" >config_ss_tb.DUT.flexnoc.flexnoc.pufcc_axi_m0_I_main.TransactionStatFilter.uuf63178ff.A.uf4fb9df67</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>15</td><td>12</td><td>80.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>2481</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2490</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2497</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2504</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>2511</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
2480                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2481       1/1          		if ( ! Sys_Clk_RstN )
2482       1/1          			TxVld &lt;= #1.0 ( 1'b0 );
2483       1/1          		else	TxVld &lt;= #1.0 ( ( RxVld | ~ TxRdy &amp; TxVld ) );
2484                    	assign Sys_Pwr_Idle = ~ TxVld;
2485                    	assign Sys_Pwr_WakeUp = 1'b0;
2486                    	assign RxInt_Data = Rx_Data;
2487                    	assign CeVld = RxVld;
2488                    	assign Tx_Data = u_7c15;
2489                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2490       1/1          		if ( ! Sys_Clk_RstN )
2491       1/1          			u_7c15 &lt;= #1.0 ( 10'b0 );
2492       1/1          		else if ( CeVld &amp; RxRdy )
2493       <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( RxInt_Data );</font>
                        MISSING_ELSE
2494                    	assign RxInt_Head = Rx_Head;
2495                    	assign Tx_Head = u_8549;
2496                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2497       1/1          		if ( ! Sys_Clk_RstN )
2498       1/1          			u_8549 &lt;= #1.0 ( 1'b0 );
2499       1/1          		else if ( CeVld &amp; RxRdy )
2500       <font color = "red">0/1     ==>  			u_8549 &lt;= #1.0 ( RxInt_Head );</font>
                        MISSING_ELSE
2501                    	assign RxInt_Tail = Rx_Tail;
2502                    	assign Tx_Tail = u_79a6;
2503                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2504       1/1          		if ( ! Sys_Clk_RstN )
2505       1/1          			u_79a6 &lt;= #1.0 ( 1'b0 );
2506       1/1          		else if ( CeVld &amp; RxRdy )
2507       <font color = "red">0/1     ==>  			u_79a6 &lt;= #1.0 ( RxInt_Tail );</font>
                        MISSING_ELSE
2508                    	// synopsys translate_off
2509                    	// synthesis translate_off
2510                    	always @( posedge Sys_Clk )
2511       <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
2512       <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
2513       <font color = "grey">unreachable  </font>				dontStop = 0;
2514       <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
2515       <font color = "grey">unreachable  </font>				if (!dontStop) begin
2516       <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Fwd Pipe: RxVld must be low when PwrOn is low.&quot; );
2517       <font color = "grey">unreachable  </font>					$stop;
2518                    				end
                   <font color = "red">==>  MISSING_ELSE</font>
2519                    			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_31267_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod450.html#inst_tag_31267" >config_ss_tb.DUT.flexnoc.flexnoc.pufcc_axi_m0_I_main.TransactionStatFilter.uuf63178ff.A.uf4fb9df67</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s2">
<td>Totals</td>
<td class="rt">19</td>
<td class="rt">4</td>
<td class="rt">21.05 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">74</td>
<td class="rt">10</td>
<td class="rt">13.51 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">6</td>
<td class="rt">16.22 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">4</td>
<td class="rt">10.81 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s2">
<td>Ports</td>
<td class="rt">19</td>
<td class="rt">4</td>
<td class="rt">21.05 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">74</td>
<td class="rt">10</td>
<td class="rt">13.51 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">6</td>
<td class="rt">16.22 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">4</td>
<td class="rt">10.81 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_31267_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod450.html#inst_tag_31267" >config_ss_tb.DUT.flexnoc.flexnoc.pufcc_axi_m0_I_main.TransactionStatFilter.uuf63178ff.A.uf4fb9df67</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Branches</td>
<td></td>
<td class="rt">11</td>
<td class="rt">8</td>
<td class="rt">72.73 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">2481</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2490</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2497</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2504</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2481       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2482       			TxVld <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
2483       		else	TxVld <= #1.0 ( ( RxVld | ~ TxRdy & TxVld ) );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2490       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2491       			u_7c15 <= #1.0 ( 10'b0 );
           <font color = "green">			==></font>
2492       		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
2493       			u_7c15 <= #1.0 ( RxInt_Data );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2497       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2498       			u_8549 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
2499       		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
2500       			u_8549 <= #1.0 ( RxInt_Head );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2504       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2505       			u_79a6 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
2506       		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
2507       			u_79a6 <= #1.0 ( RxInt_Tail );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_31269'>
<a name="inst_tag_31269_Line"></a>
<b>Line Coverage for Instance : <a href="mod450.html#inst_tag_31269" >config_ss_tb.DUT.flexnoc.flexnoc.acpu_axi_m0_I_main.TransactionStatFilter.uu0d168c75.A.uf4fb9df67</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>15</td><td>12</td><td>80.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>2481</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2490</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2497</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2504</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>2511</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
2480                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2481       1/1          		if ( ! Sys_Clk_RstN )
2482       1/1          			TxVld &lt;= #1.0 ( 1'b0 );
2483       1/1          		else	TxVld &lt;= #1.0 ( ( RxVld | ~ TxRdy &amp; TxVld ) );
2484                    	assign Sys_Pwr_Idle = ~ TxVld;
2485                    	assign Sys_Pwr_WakeUp = 1'b0;
2486                    	assign RxInt_Data = Rx_Data;
2487                    	assign CeVld = RxVld;
2488                    	assign Tx_Data = u_7c15;
2489                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2490       1/1          		if ( ! Sys_Clk_RstN )
2491       1/1          			u_7c15 &lt;= #1.0 ( 10'b0 );
2492       1/1          		else if ( CeVld &amp; RxRdy )
2493       <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( RxInt_Data );</font>
                        MISSING_ELSE
2494                    	assign RxInt_Head = Rx_Head;
2495                    	assign Tx_Head = u_8549;
2496                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2497       1/1          		if ( ! Sys_Clk_RstN )
2498       1/1          			u_8549 &lt;= #1.0 ( 1'b0 );
2499       1/1          		else if ( CeVld &amp; RxRdy )
2500       <font color = "red">0/1     ==>  			u_8549 &lt;= #1.0 ( RxInt_Head );</font>
                        MISSING_ELSE
2501                    	assign RxInt_Tail = Rx_Tail;
2502                    	assign Tx_Tail = u_79a6;
2503                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2504       1/1          		if ( ! Sys_Clk_RstN )
2505       1/1          			u_79a6 &lt;= #1.0 ( 1'b0 );
2506       1/1          		else if ( CeVld &amp; RxRdy )
2507       <font color = "red">0/1     ==>  			u_79a6 &lt;= #1.0 ( RxInt_Tail );</font>
                        MISSING_ELSE
2508                    	// synopsys translate_off
2509                    	// synthesis translate_off
2510                    	always @( posedge Sys_Clk )
2511       <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
2512       <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
2513       <font color = "grey">unreachable  </font>				dontStop = 0;
2514       <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
2515       <font color = "grey">unreachable  </font>				if (!dontStop) begin
2516       <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Fwd Pipe: RxVld must be low when PwrOn is low.&quot; );
2517       <font color = "grey">unreachable  </font>					$stop;
2518                    				end
                   <font color = "red">==>  MISSING_ELSE</font>
2519                    			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_31269_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod450.html#inst_tag_31269" >config_ss_tb.DUT.flexnoc.flexnoc.acpu_axi_m0_I_main.TransactionStatFilter.uu0d168c75.A.uf4fb9df67</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s2">
<td>Totals</td>
<td class="rt">19</td>
<td class="rt">4</td>
<td class="rt">21.05 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">74</td>
<td class="rt">10</td>
<td class="rt">13.51 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">6</td>
<td class="rt">16.22 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">4</td>
<td class="rt">10.81 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s2">
<td>Ports</td>
<td class="rt">19</td>
<td class="rt">4</td>
<td class="rt">21.05 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">74</td>
<td class="rt">10</td>
<td class="rt">13.51 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">6</td>
<td class="rt">16.22 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">4</td>
<td class="rt">10.81 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_31269_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod450.html#inst_tag_31269" >config_ss_tb.DUT.flexnoc.flexnoc.acpu_axi_m0_I_main.TransactionStatFilter.uu0d168c75.A.uf4fb9df67</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Branches</td>
<td></td>
<td class="rt">11</td>
<td class="rt">8</td>
<td class="rt">72.73 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">2481</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2490</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2497</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2504</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2481       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2482       			TxVld <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
2483       		else	TxVld <= #1.0 ( ( RxVld | ~ TxRdy & TxVld ) );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2490       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2491       			u_7c15 <= #1.0 ( 10'b0 );
           <font color = "green">			==></font>
2492       		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
2493       			u_7c15 <= #1.0 ( RxInt_Data );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2497       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2498       			u_8549 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
2499       		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
2500       			u_8549 <= #1.0 ( RxInt_Head );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2504       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2505       			u_79a6 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
2506       		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
2507       			u_79a6 <= #1.0 ( RxInt_Tail );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_31245'>
<a name="inst_tag_31245_Line"></a>
<b>Line Coverage for Instance : <a href="mod450.html#inst_tag_31245" >config_ss_tb.DUT.flexnoc.flexnoc.GBE_Probe_main.TransactionStatProfiler.Rb.A.uf4fb9df67</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>15</td><td>12</td><td>80.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>2481</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2490</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2497</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2504</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>2511</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
2480                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2481       1/1          		if ( ! Sys_Clk_RstN )
2482       1/1          			TxVld &lt;= #1.0 ( 1'b0 );
2483       1/1          		else	TxVld &lt;= #1.0 ( ( RxVld | ~ TxRdy &amp; TxVld ) );
2484                    	assign Sys_Pwr_Idle = ~ TxVld;
2485                    	assign Sys_Pwr_WakeUp = 1'b0;
2486                    	assign RxInt_Data = Rx_Data;
2487                    	assign CeVld = RxVld;
2488                    	assign Tx_Data = u_7c15;
2489                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2490       1/1          		if ( ! Sys_Clk_RstN )
2491       1/1          			u_7c15 &lt;= #1.0 ( 10'b0 );
2492       1/1          		else if ( CeVld &amp; RxRdy )
2493       <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( RxInt_Data );</font>
                        MISSING_ELSE
2494                    	assign RxInt_Head = Rx_Head;
2495                    	assign Tx_Head = u_8549;
2496                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2497       1/1          		if ( ! Sys_Clk_RstN )
2498       1/1          			u_8549 &lt;= #1.0 ( 1'b0 );
2499       1/1          		else if ( CeVld &amp; RxRdy )
2500       <font color = "red">0/1     ==>  			u_8549 &lt;= #1.0 ( RxInt_Head );</font>
                        MISSING_ELSE
2501                    	assign RxInt_Tail = Rx_Tail;
2502                    	assign Tx_Tail = u_79a6;
2503                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2504       1/1          		if ( ! Sys_Clk_RstN )
2505       1/1          			u_79a6 &lt;= #1.0 ( 1'b0 );
2506       1/1          		else if ( CeVld &amp; RxRdy )
2507       <font color = "red">0/1     ==>  			u_79a6 &lt;= #1.0 ( RxInt_Tail );</font>
                        MISSING_ELSE
2508                    	// synopsys translate_off
2509                    	// synthesis translate_off
2510                    	always @( posedge Sys_Clk )
2511       <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
2512       <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
2513       <font color = "grey">unreachable  </font>				dontStop = 0;
2514       <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
2515       <font color = "grey">unreachable  </font>				if (!dontStop) begin
2516       <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Fwd Pipe: RxVld must be low when PwrOn is low.&quot; );
2517       <font color = "grey">unreachable  </font>					$stop;
2518                    				end
                   <font color = "red">==>  MISSING_ELSE</font>
2519                    			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_31245_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod450.html#inst_tag_31245" >config_ss_tb.DUT.flexnoc.flexnoc.GBE_Probe_main.TransactionStatProfiler.Rb.A.uf4fb9df67</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s2">
<td>Totals</td>
<td class="rt">19</td>
<td class="rt">4</td>
<td class="rt">21.05 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">74</td>
<td class="rt">11</td>
<td class="rt">14.86 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">7</td>
<td class="rt">18.92 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">4</td>
<td class="rt">10.81 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s2">
<td>Ports</td>
<td class="rt">19</td>
<td class="rt">4</td>
<td class="rt">21.05 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">74</td>
<td class="rt">11</td>
<td class="rt">14.86 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">7</td>
<td class="rt">18.92 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">4</td>
<td class="rt">10.81 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_31245_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod450.html#inst_tag_31245" >config_ss_tb.DUT.flexnoc.flexnoc.GBE_Probe_main.TransactionStatProfiler.Rb.A.uf4fb9df67</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Branches</td>
<td></td>
<td class="rt">11</td>
<td class="rt">8</td>
<td class="rt">72.73 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">2481</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2490</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2497</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2504</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2481       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2482       			TxVld <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
2483       		else	TxVld <= #1.0 ( ( RxVld | ~ TxRdy & TxVld ) );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2490       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2491       			u_7c15 <= #1.0 ( 10'b0 );
           <font color = "green">			==></font>
2492       		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
2493       			u_7c15 <= #1.0 ( RxInt_Data );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2497       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2498       			u_8549 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
2499       		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
2500       			u_8549 <= #1.0 ( RxInt_Head );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2504       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2505       			u_79a6 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
2506       		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
2507       			u_79a6 <= #1.0 ( RxInt_Tail );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_31247'>
<a name="inst_tag_31247_Line"></a>
<b>Line Coverage for Instance : <a href="mod450.html#inst_tag_31247" >config_ss_tb.DUT.flexnoc.flexnoc.PUFcc_probe_main.TransactionStatProfiler.Rb.A.uf4fb9df67</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>15</td><td>12</td><td>80.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>2481</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2490</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2497</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2504</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>2511</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
2480                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2481       1/1          		if ( ! Sys_Clk_RstN )
2482       1/1          			TxVld &lt;= #1.0 ( 1'b0 );
2483       1/1          		else	TxVld &lt;= #1.0 ( ( RxVld | ~ TxRdy &amp; TxVld ) );
2484                    	assign Sys_Pwr_Idle = ~ TxVld;
2485                    	assign Sys_Pwr_WakeUp = 1'b0;
2486                    	assign RxInt_Data = Rx_Data;
2487                    	assign CeVld = RxVld;
2488                    	assign Tx_Data = u_7c15;
2489                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2490       1/1          		if ( ! Sys_Clk_RstN )
2491       1/1          			u_7c15 &lt;= #1.0 ( 10'b0 );
2492       1/1          		else if ( CeVld &amp; RxRdy )
2493       <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( RxInt_Data );</font>
                        MISSING_ELSE
2494                    	assign RxInt_Head = Rx_Head;
2495                    	assign Tx_Head = u_8549;
2496                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2497       1/1          		if ( ! Sys_Clk_RstN )
2498       1/1          			u_8549 &lt;= #1.0 ( 1'b0 );
2499       1/1          		else if ( CeVld &amp; RxRdy )
2500       <font color = "red">0/1     ==>  			u_8549 &lt;= #1.0 ( RxInt_Head );</font>
                        MISSING_ELSE
2501                    	assign RxInt_Tail = Rx_Tail;
2502                    	assign Tx_Tail = u_79a6;
2503                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2504       1/1          		if ( ! Sys_Clk_RstN )
2505       1/1          			u_79a6 &lt;= #1.0 ( 1'b0 );
2506       1/1          		else if ( CeVld &amp; RxRdy )
2507       <font color = "red">0/1     ==>  			u_79a6 &lt;= #1.0 ( RxInt_Tail );</font>
                        MISSING_ELSE
2508                    	// synopsys translate_off
2509                    	// synthesis translate_off
2510                    	always @( posedge Sys_Clk )
2511       <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
2512       <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
2513       <font color = "grey">unreachable  </font>				dontStop = 0;
2514       <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
2515       <font color = "grey">unreachable  </font>				if (!dontStop) begin
2516       <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Fwd Pipe: RxVld must be low when PwrOn is low.&quot; );
2517       <font color = "grey">unreachable  </font>					$stop;
2518                    				end
                   <font color = "red">==>  MISSING_ELSE</font>
2519                    			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_31247_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod450.html#inst_tag_31247" >config_ss_tb.DUT.flexnoc.flexnoc.PUFcc_probe_main.TransactionStatProfiler.Rb.A.uf4fb9df67</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s2">
<td>Totals</td>
<td class="rt">19</td>
<td class="rt">4</td>
<td class="rt">21.05 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">74</td>
<td class="rt">11</td>
<td class="rt">14.86 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">7</td>
<td class="rt">18.92 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">4</td>
<td class="rt">10.81 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s2">
<td>Ports</td>
<td class="rt">19</td>
<td class="rt">4</td>
<td class="rt">21.05 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">74</td>
<td class="rt">11</td>
<td class="rt">14.86 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">7</td>
<td class="rt">18.92 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">4</td>
<td class="rt">10.81 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_31247_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod450.html#inst_tag_31247" >config_ss_tb.DUT.flexnoc.flexnoc.PUFcc_probe_main.TransactionStatProfiler.Rb.A.uf4fb9df67</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Branches</td>
<td></td>
<td class="rt">11</td>
<td class="rt">8</td>
<td class="rt">72.73 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">2481</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2490</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2497</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2504</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2481       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2482       			TxVld <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
2483       		else	TxVld <= #1.0 ( ( RxVld | ~ TxRdy & TxVld ) );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2490       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2491       			u_7c15 <= #1.0 ( 10'b0 );
           <font color = "green">			==></font>
2492       		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
2493       			u_7c15 <= #1.0 ( RxInt_Data );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2497       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2498       			u_8549 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
2499       		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
2500       			u_8549 <= #1.0 ( RxInt_Head );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2504       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2505       			u_79a6 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
2506       		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
2507       			u_79a6 <= #1.0 ( RxInt_Tail );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_31250'>
<a name="inst_tag_31250_Line"></a>
<b>Line Coverage for Instance : <a href="mod450.html#inst_tag_31250" >config_ss_tb.DUT.flexnoc.flexnoc.USB_probe_main.TransactionStatProfiler.Rb.A.uf4fb9df67</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>15</td><td>12</td><td>80.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>2481</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2490</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2497</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2504</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>2511</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
2480                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2481       1/1          		if ( ! Sys_Clk_RstN )
2482       1/1          			TxVld &lt;= #1.0 ( 1'b0 );
2483       1/1          		else	TxVld &lt;= #1.0 ( ( RxVld | ~ TxRdy &amp; TxVld ) );
2484                    	assign Sys_Pwr_Idle = ~ TxVld;
2485                    	assign Sys_Pwr_WakeUp = 1'b0;
2486                    	assign RxInt_Data = Rx_Data;
2487                    	assign CeVld = RxVld;
2488                    	assign Tx_Data = u_7c15;
2489                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2490       1/1          		if ( ! Sys_Clk_RstN )
2491       1/1          			u_7c15 &lt;= #1.0 ( 10'b0 );
2492       1/1          		else if ( CeVld &amp; RxRdy )
2493       <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( RxInt_Data );</font>
                        MISSING_ELSE
2494                    	assign RxInt_Head = Rx_Head;
2495                    	assign Tx_Head = u_8549;
2496                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2497       1/1          		if ( ! Sys_Clk_RstN )
2498       1/1          			u_8549 &lt;= #1.0 ( 1'b0 );
2499       1/1          		else if ( CeVld &amp; RxRdy )
2500       <font color = "red">0/1     ==>  			u_8549 &lt;= #1.0 ( RxInt_Head );</font>
                        MISSING_ELSE
2501                    	assign RxInt_Tail = Rx_Tail;
2502                    	assign Tx_Tail = u_79a6;
2503                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2504       1/1          		if ( ! Sys_Clk_RstN )
2505       1/1          			u_79a6 &lt;= #1.0 ( 1'b0 );
2506       1/1          		else if ( CeVld &amp; RxRdy )
2507       <font color = "red">0/1     ==>  			u_79a6 &lt;= #1.0 ( RxInt_Tail );</font>
                        MISSING_ELSE
2508                    	// synopsys translate_off
2509                    	// synthesis translate_off
2510                    	always @( posedge Sys_Clk )
2511       <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
2512       <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
2513       <font color = "grey">unreachable  </font>				dontStop = 0;
2514       <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
2515       <font color = "grey">unreachable  </font>				if (!dontStop) begin
2516       <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Fwd Pipe: RxVld must be low when PwrOn is low.&quot; );
2517       <font color = "grey">unreachable  </font>					$stop;
2518                    				end
                   <font color = "red">==>  MISSING_ELSE</font>
2519                    			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_31250_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod450.html#inst_tag_31250" >config_ss_tb.DUT.flexnoc.flexnoc.USB_probe_main.TransactionStatProfiler.Rb.A.uf4fb9df67</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s2">
<td>Totals</td>
<td class="rt">19</td>
<td class="rt">4</td>
<td class="rt">21.05 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">74</td>
<td class="rt">11</td>
<td class="rt">14.86 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">7</td>
<td class="rt">18.92 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">4</td>
<td class="rt">10.81 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s2">
<td>Ports</td>
<td class="rt">19</td>
<td class="rt">4</td>
<td class="rt">21.05 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">74</td>
<td class="rt">11</td>
<td class="rt">14.86 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">7</td>
<td class="rt">18.92 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">4</td>
<td class="rt">10.81 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_31250_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod450.html#inst_tag_31250" >config_ss_tb.DUT.flexnoc.flexnoc.USB_probe_main.TransactionStatProfiler.Rb.A.uf4fb9df67</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Branches</td>
<td></td>
<td class="rt">11</td>
<td class="rt">8</td>
<td class="rt">72.73 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">2481</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2490</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2497</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2504</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2481       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2482       			TxVld <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
2483       		else	TxVld <= #1.0 ( ( RxVld | ~ TxRdy & TxVld ) );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2490       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2491       			u_7c15 <= #1.0 ( 10'b0 );
           <font color = "green">			==></font>
2492       		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
2493       			u_7c15 <= #1.0 ( RxInt_Data );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2497       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2498       			u_8549 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
2499       		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
2500       			u_8549 <= #1.0 ( RxInt_Head );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2504       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2505       			u_79a6 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
2506       		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
2507       			u_79a6 <= #1.0 ( RxInt_Tail );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_31254'>
<a name="inst_tag_31254_Line"></a>
<b>Line Coverage for Instance : <a href="mod450.html#inst_tag_31254" >config_ss_tb.DUT.flexnoc.flexnoc.cpu_observer_main.ErrorLogger_0.uuc0a6ef11.A.uf4fb9df67</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>15</td><td>12</td><td>80.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>2481</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2490</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2497</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2504</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>2511</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
2480                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2481       1/1          		if ( ! Sys_Clk_RstN )
2482       1/1          			TxVld &lt;= #1.0 ( 1'b0 );
2483       1/1          		else	TxVld &lt;= #1.0 ( ( RxVld | ~ TxRdy &amp; TxVld ) );
2484                    	assign Sys_Pwr_Idle = ~ TxVld;
2485                    	assign Sys_Pwr_WakeUp = 1'b0;
2486                    	assign RxInt_Data = Rx_Data;
2487                    	assign CeVld = RxVld;
2488                    	assign Tx_Data = u_7c15;
2489                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2490       1/1          		if ( ! Sys_Clk_RstN )
2491       1/1          			u_7c15 &lt;= #1.0 ( 10'b0 );
2492       1/1          		else if ( CeVld &amp; RxRdy )
2493       <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( RxInt_Data );</font>
                        MISSING_ELSE
2494                    	assign RxInt_Head = Rx_Head;
2495                    	assign Tx_Head = u_8549;
2496                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2497       1/1          		if ( ! Sys_Clk_RstN )
2498       1/1          			u_8549 &lt;= #1.0 ( 1'b0 );
2499       1/1          		else if ( CeVld &amp; RxRdy )
2500       <font color = "red">0/1     ==>  			u_8549 &lt;= #1.0 ( RxInt_Head );</font>
                        MISSING_ELSE
2501                    	assign RxInt_Tail = Rx_Tail;
2502                    	assign Tx_Tail = u_79a6;
2503                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2504       1/1          		if ( ! Sys_Clk_RstN )
2505       1/1          			u_79a6 &lt;= #1.0 ( 1'b0 );
2506       1/1          		else if ( CeVld &amp; RxRdy )
2507       <font color = "red">0/1     ==>  			u_79a6 &lt;= #1.0 ( RxInt_Tail );</font>
                        MISSING_ELSE
2508                    	// synopsys translate_off
2509                    	// synthesis translate_off
2510                    	always @( posedge Sys_Clk )
2511       <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
2512       <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
2513       <font color = "grey">unreachable  </font>				dontStop = 0;
2514       <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
2515       <font color = "grey">unreachable  </font>				if (!dontStop) begin
2516       <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Fwd Pipe: RxVld must be low when PwrOn is low.&quot; );
2517       <font color = "grey">unreachable  </font>					$stop;
2518                    				end
                   <font color = "red">==>  MISSING_ELSE</font>
2519                    			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_31254_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod450.html#inst_tag_31254" >config_ss_tb.DUT.flexnoc.flexnoc.cpu_observer_main.ErrorLogger_0.uuc0a6ef11.A.uf4fb9df67</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s2">
<td>Totals</td>
<td class="rt">19</td>
<td class="rt">4</td>
<td class="rt">21.05 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">74</td>
<td class="rt">11</td>
<td class="rt">14.86 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">7</td>
<td class="rt">18.92 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">4</td>
<td class="rt">10.81 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s2">
<td>Ports</td>
<td class="rt">19</td>
<td class="rt">4</td>
<td class="rt">21.05 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">74</td>
<td class="rt">11</td>
<td class="rt">14.86 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">7</td>
<td class="rt">18.92 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">4</td>
<td class="rt">10.81 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_31254_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod450.html#inst_tag_31254" >config_ss_tb.DUT.flexnoc.flexnoc.cpu_observer_main.ErrorLogger_0.uuc0a6ef11.A.uf4fb9df67</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Branches</td>
<td></td>
<td class="rt">11</td>
<td class="rt">8</td>
<td class="rt">72.73 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">2481</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2490</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2497</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2504</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2481       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2482       			TxVld <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
2483       		else	TxVld <= #1.0 ( ( RxVld | ~ TxRdy & TxVld ) );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2490       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2491       			u_7c15 <= #1.0 ( 10'b0 );
           <font color = "green">			==></font>
2492       		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
2493       			u_7c15 <= #1.0 ( RxInt_Data );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2497       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2498       			u_8549 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
2499       		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
2500       			u_8549 <= #1.0 ( RxInt_Head );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2504       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2505       			u_79a6 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
2506       		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
2507       			u_79a6 <= #1.0 ( RxInt_Tail );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_31257'>
<a name="inst_tag_31257_Line"></a>
<b>Line Coverage for Instance : <a href="mod450.html#inst_tag_31257" >config_ss_tb.DUT.flexnoc.flexnoc.FPGA1_probe_main.TransactionStatProfiler.Rb.A.uf4fb9df67</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>15</td><td>12</td><td>80.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>2481</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2490</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2497</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2504</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>2511</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
2480                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2481       1/1          		if ( ! Sys_Clk_RstN )
2482       1/1          			TxVld &lt;= #1.0 ( 1'b0 );
2483       1/1          		else	TxVld &lt;= #1.0 ( ( RxVld | ~ TxRdy &amp; TxVld ) );
2484                    	assign Sys_Pwr_Idle = ~ TxVld;
2485                    	assign Sys_Pwr_WakeUp = 1'b0;
2486                    	assign RxInt_Data = Rx_Data;
2487                    	assign CeVld = RxVld;
2488                    	assign Tx_Data = u_7c15;
2489                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2490       1/1          		if ( ! Sys_Clk_RstN )
2491       1/1          			u_7c15 &lt;= #1.0 ( 10'b0 );
2492       1/1          		else if ( CeVld &amp; RxRdy )
2493       <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( RxInt_Data );</font>
                        MISSING_ELSE
2494                    	assign RxInt_Head = Rx_Head;
2495                    	assign Tx_Head = u_8549;
2496                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2497       1/1          		if ( ! Sys_Clk_RstN )
2498       1/1          			u_8549 &lt;= #1.0 ( 1'b0 );
2499       1/1          		else if ( CeVld &amp; RxRdy )
2500       <font color = "red">0/1     ==>  			u_8549 &lt;= #1.0 ( RxInt_Head );</font>
                        MISSING_ELSE
2501                    	assign RxInt_Tail = Rx_Tail;
2502                    	assign Tx_Tail = u_79a6;
2503                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2504       1/1          		if ( ! Sys_Clk_RstN )
2505       1/1          			u_79a6 &lt;= #1.0 ( 1'b0 );
2506       1/1          		else if ( CeVld &amp; RxRdy )
2507       <font color = "red">0/1     ==>  			u_79a6 &lt;= #1.0 ( RxInt_Tail );</font>
                        MISSING_ELSE
2508                    	// synopsys translate_off
2509                    	// synthesis translate_off
2510                    	always @( posedge Sys_Clk )
2511       <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
2512       <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
2513       <font color = "grey">unreachable  </font>				dontStop = 0;
2514       <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
2515       <font color = "grey">unreachable  </font>				if (!dontStop) begin
2516       <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Fwd Pipe: RxVld must be low when PwrOn is low.&quot; );
2517       <font color = "grey">unreachable  </font>					$stop;
2518                    				end
                   <font color = "red">==>  MISSING_ELSE</font>
2519                    			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_31257_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod450.html#inst_tag_31257" >config_ss_tb.DUT.flexnoc.flexnoc.FPGA1_probe_main.TransactionStatProfiler.Rb.A.uf4fb9df67</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s2">
<td>Totals</td>
<td class="rt">19</td>
<td class="rt">5</td>
<td class="rt">26.32 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">74</td>
<td class="rt">11</td>
<td class="rt">14.86 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">6</td>
<td class="rt">16.22 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">5</td>
<td class="rt">13.51 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s2">
<td>Ports</td>
<td class="rt">19</td>
<td class="rt">5</td>
<td class="rt">26.32 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">74</td>
<td class="rt">11</td>
<td class="rt">14.86 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">6</td>
<td class="rt">16.22 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">5</td>
<td class="rt">13.51 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_31257_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod450.html#inst_tag_31257" >config_ss_tb.DUT.flexnoc.flexnoc.FPGA1_probe_main.TransactionStatProfiler.Rb.A.uf4fb9df67</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Branches</td>
<td></td>
<td class="rt">11</td>
<td class="rt">8</td>
<td class="rt">72.73 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">2481</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2490</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2497</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2504</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2481       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2482       			TxVld <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
2483       		else	TxVld <= #1.0 ( ( RxVld | ~ TxRdy & TxVld ) );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2490       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2491       			u_7c15 <= #1.0 ( 10'b0 );
           <font color = "green">			==></font>
2492       		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
2493       			u_7c15 <= #1.0 ( RxInt_Data );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2497       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2498       			u_8549 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
2499       		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
2500       			u_8549 <= #1.0 ( RxInt_Head );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2504       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2505       			u_79a6 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
2506       		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
2507       			u_79a6 <= #1.0 ( RxInt_Tail );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_31265'>
<a name="inst_tag_31265_Line"></a>
<b>Line Coverage for Instance : <a href="mod450.html#inst_tag_31265" >config_ss_tb.DUT.flexnoc.flexnoc.DMA_probe_main.TransactionStatProfiler.Rb.A.uf4fb9df67</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>15</td><td>12</td><td>80.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>2481</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2490</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2497</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2504</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>2511</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
2480                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2481       1/1          		if ( ! Sys_Clk_RstN )
2482       1/1          			TxVld &lt;= #1.0 ( 1'b0 );
2483       1/1          		else	TxVld &lt;= #1.0 ( ( RxVld | ~ TxRdy &amp; TxVld ) );
2484                    	assign Sys_Pwr_Idle = ~ TxVld;
2485                    	assign Sys_Pwr_WakeUp = 1'b0;
2486                    	assign RxInt_Data = Rx_Data;
2487                    	assign CeVld = RxVld;
2488                    	assign Tx_Data = u_7c15;
2489                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2490       1/1          		if ( ! Sys_Clk_RstN )
2491       1/1          			u_7c15 &lt;= #1.0 ( 10'b0 );
2492       1/1          		else if ( CeVld &amp; RxRdy )
2493       <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( RxInt_Data );</font>
                        MISSING_ELSE
2494                    	assign RxInt_Head = Rx_Head;
2495                    	assign Tx_Head = u_8549;
2496                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2497       1/1          		if ( ! Sys_Clk_RstN )
2498       1/1          			u_8549 &lt;= #1.0 ( 1'b0 );
2499       1/1          		else if ( CeVld &amp; RxRdy )
2500       <font color = "red">0/1     ==>  			u_8549 &lt;= #1.0 ( RxInt_Head );</font>
                        MISSING_ELSE
2501                    	assign RxInt_Tail = Rx_Tail;
2502                    	assign Tx_Tail = u_79a6;
2503                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2504       1/1          		if ( ! Sys_Clk_RstN )
2505       1/1          			u_79a6 &lt;= #1.0 ( 1'b0 );
2506       1/1          		else if ( CeVld &amp; RxRdy )
2507       <font color = "red">0/1     ==>  			u_79a6 &lt;= #1.0 ( RxInt_Tail );</font>
                        MISSING_ELSE
2508                    	// synopsys translate_off
2509                    	// synthesis translate_off
2510                    	always @( posedge Sys_Clk )
2511       <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
2512       <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
2513       <font color = "grey">unreachable  </font>				dontStop = 0;
2514       <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
2515       <font color = "grey">unreachable  </font>				if (!dontStop) begin
2516       <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Fwd Pipe: RxVld must be low when PwrOn is low.&quot; );
2517       <font color = "grey">unreachable  </font>					$stop;
2518                    				end
                   <font color = "red">==>  MISSING_ELSE</font>
2519                    			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_31265_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod450.html#inst_tag_31265" >config_ss_tb.DUT.flexnoc.flexnoc.DMA_probe_main.TransactionStatProfiler.Rb.A.uf4fb9df67</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s2">
<td>Totals</td>
<td class="rt">19</td>
<td class="rt">4</td>
<td class="rt">21.05 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">74</td>
<td class="rt">11</td>
<td class="rt">14.86 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">7</td>
<td class="rt">18.92 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">4</td>
<td class="rt">10.81 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s2">
<td>Ports</td>
<td class="rt">19</td>
<td class="rt">4</td>
<td class="rt">21.05 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">74</td>
<td class="rt">11</td>
<td class="rt">14.86 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">7</td>
<td class="rt">18.92 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">4</td>
<td class="rt">10.81 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_31265_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod450.html#inst_tag_31265" >config_ss_tb.DUT.flexnoc.flexnoc.DMA_probe_main.TransactionStatProfiler.Rb.A.uf4fb9df67</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Branches</td>
<td></td>
<td class="rt">11</td>
<td class="rt">8</td>
<td class="rt">72.73 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">2481</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2490</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2497</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2504</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2481       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2482       			TxVld <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
2483       		else	TxVld <= #1.0 ( ( RxVld | ~ TxRdy & TxVld ) );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2490       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2491       			u_7c15 <= #1.0 ( 10'b0 );
           <font color = "green">			==></font>
2492       		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
2493       			u_7c15 <= #1.0 ( RxInt_Data );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2497       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2498       			u_8549 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
2499       		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
2500       			u_8549 <= #1.0 ( RxInt_Head );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2504       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2505       			u_79a6 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
2506       		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
2507       			u_79a6 <= #1.0 ( RxInt_Tail );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_31273'>
<a name="inst_tag_31273_Line"></a>
<b>Line Coverage for Instance : <a href="mod450.html#inst_tag_31273" >config_ss_tb.DUT.flexnoc.flexnoc.BCPU_probe_main.TransactionStatProfiler.Rb.A.uf4fb9df67</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>15</td><td>12</td><td>80.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>2481</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2490</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2497</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2504</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>2511</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
2480                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2481       1/1          		if ( ! Sys_Clk_RstN )
2482       1/1          			TxVld &lt;= #1.0 ( 1'b0 );
2483       1/1          		else	TxVld &lt;= #1.0 ( ( RxVld | ~ TxRdy &amp; TxVld ) );
2484                    	assign Sys_Pwr_Idle = ~ TxVld;
2485                    	assign Sys_Pwr_WakeUp = 1'b0;
2486                    	assign RxInt_Data = Rx_Data;
2487                    	assign CeVld = RxVld;
2488                    	assign Tx_Data = u_7c15;
2489                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2490       1/1          		if ( ! Sys_Clk_RstN )
2491       1/1          			u_7c15 &lt;= #1.0 ( 10'b0 );
2492       1/1          		else if ( CeVld &amp; RxRdy )
2493       <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( RxInt_Data );</font>
                        MISSING_ELSE
2494                    	assign RxInt_Head = Rx_Head;
2495                    	assign Tx_Head = u_8549;
2496                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2497       1/1          		if ( ! Sys_Clk_RstN )
2498       1/1          			u_8549 &lt;= #1.0 ( 1'b0 );
2499       1/1          		else if ( CeVld &amp; RxRdy )
2500       <font color = "red">0/1     ==>  			u_8549 &lt;= #1.0 ( RxInt_Head );</font>
                        MISSING_ELSE
2501                    	assign RxInt_Tail = Rx_Tail;
2502                    	assign Tx_Tail = u_79a6;
2503                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2504       1/1          		if ( ! Sys_Clk_RstN )
2505       1/1          			u_79a6 &lt;= #1.0 ( 1'b0 );
2506       1/1          		else if ( CeVld &amp; RxRdy )
2507       <font color = "red">0/1     ==>  			u_79a6 &lt;= #1.0 ( RxInt_Tail );</font>
                        MISSING_ELSE
2508                    	// synopsys translate_off
2509                    	// synthesis translate_off
2510                    	always @( posedge Sys_Clk )
2511       <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
2512       <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
2513       <font color = "grey">unreachable  </font>				dontStop = 0;
2514       <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
2515       <font color = "grey">unreachable  </font>				if (!dontStop) begin
2516       <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Fwd Pipe: RxVld must be low when PwrOn is low.&quot; );
2517       <font color = "grey">unreachable  </font>					$stop;
2518                    				end
                   <font color = "red">==>  MISSING_ELSE</font>
2519                    			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_31273_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod450.html#inst_tag_31273" >config_ss_tb.DUT.flexnoc.flexnoc.BCPU_probe_main.TransactionStatProfiler.Rb.A.uf4fb9df67</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s2">
<td>Totals</td>
<td class="rt">19</td>
<td class="rt">4</td>
<td class="rt">21.05 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">74</td>
<td class="rt">11</td>
<td class="rt">14.86 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">7</td>
<td class="rt">18.92 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">4</td>
<td class="rt">10.81 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s2">
<td>Ports</td>
<td class="rt">19</td>
<td class="rt">4</td>
<td class="rt">21.05 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">74</td>
<td class="rt">11</td>
<td class="rt">14.86 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">7</td>
<td class="rt">18.92 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">4</td>
<td class="rt">10.81 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_31273_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod450.html#inst_tag_31273" >config_ss_tb.DUT.flexnoc.flexnoc.BCPU_probe_main.TransactionStatProfiler.Rb.A.uf4fb9df67</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Branches</td>
<td></td>
<td class="rt">11</td>
<td class="rt">8</td>
<td class="rt">72.73 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">2481</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2490</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2497</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2504</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2481       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2482       			TxVld <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
2483       		else	TxVld <= #1.0 ( ( RxVld | ~ TxRdy & TxVld ) );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2490       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2491       			u_7c15 <= #1.0 ( 10'b0 );
           <font color = "green">			==></font>
2492       		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
2493       			u_7c15 <= #1.0 ( RxInt_Data );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2497       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2498       			u_8549 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
2499       		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
2500       			u_8549 <= #1.0 ( RxInt_Head );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2504       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2505       			u_79a6 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
2506       		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
2507       			u_79a6 <= #1.0 ( RxInt_Tail );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_31246'>
<a name="inst_tag_31246_Line"></a>
<b>Line Coverage for Instance : <a href="mod450.html#inst_tag_31246" >config_ss_tb.DUT.flexnoc.flexnoc.GBE_Probe_main.Probe.uuaa385f80.A.uf4fb9df67</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>15</td><td>12</td><td>80.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>2481</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2490</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2497</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2504</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>2511</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
2480                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2481       1/1          		if ( ! Sys_Clk_RstN )
2482       1/1          			TxVld &lt;= #1.0 ( 1'b0 );
2483       1/1          		else	TxVld &lt;= #1.0 ( ( RxVld | ~ TxRdy &amp; TxVld ) );
2484                    	assign Sys_Pwr_Idle = ~ TxVld;
2485                    	assign Sys_Pwr_WakeUp = 1'b0;
2486                    	assign RxInt_Data = Rx_Data;
2487                    	assign CeVld = RxVld;
2488                    	assign Tx_Data = u_7c15;
2489                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2490       1/1          		if ( ! Sys_Clk_RstN )
2491       1/1          			u_7c15 &lt;= #1.0 ( 10'b0 );
2492       1/1          		else if ( CeVld &amp; RxRdy )
2493       <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( RxInt_Data );</font>
                        MISSING_ELSE
2494                    	assign RxInt_Head = Rx_Head;
2495                    	assign Tx_Head = u_8549;
2496                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2497       1/1          		if ( ! Sys_Clk_RstN )
2498       1/1          			u_8549 &lt;= #1.0 ( 1'b0 );
2499       1/1          		else if ( CeVld &amp; RxRdy )
2500       <font color = "red">0/1     ==>  			u_8549 &lt;= #1.0 ( RxInt_Head );</font>
                        MISSING_ELSE
2501                    	assign RxInt_Tail = Rx_Tail;
2502                    	assign Tx_Tail = u_79a6;
2503                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2504       1/1          		if ( ! Sys_Clk_RstN )
2505       1/1          			u_79a6 &lt;= #1.0 ( 1'b0 );
2506       1/1          		else if ( CeVld &amp; RxRdy )
2507       <font color = "red">0/1     ==>  			u_79a6 &lt;= #1.0 ( RxInt_Tail );</font>
                        MISSING_ELSE
2508                    	// synopsys translate_off
2509                    	// synthesis translate_off
2510                    	always @( posedge Sys_Clk )
2511       <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
2512       <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
2513       <font color = "grey">unreachable  </font>				dontStop = 0;
2514       <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
2515       <font color = "grey">unreachable  </font>				if (!dontStop) begin
2516       <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Fwd Pipe: RxVld must be low when PwrOn is low.&quot; );
2517       <font color = "grey">unreachable  </font>					$stop;
2518                    				end
                   <font color = "red">==>  MISSING_ELSE</font>
2519                    			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_31246_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod450.html#inst_tag_31246" >config_ss_tb.DUT.flexnoc.flexnoc.GBE_Probe_main.Probe.uuaa385f80.A.uf4fb9df67</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s2">
<td>Totals</td>
<td class="rt">19</td>
<td class="rt">5</td>
<td class="rt">26.32 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">74</td>
<td class="rt">12</td>
<td class="rt">16.22 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">7</td>
<td class="rt">18.92 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">5</td>
<td class="rt">13.51 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s2">
<td>Ports</td>
<td class="rt">19</td>
<td class="rt">5</td>
<td class="rt">26.32 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">74</td>
<td class="rt">12</td>
<td class="rt">16.22 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">7</td>
<td class="rt">18.92 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">5</td>
<td class="rt">13.51 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_31246_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod450.html#inst_tag_31246" >config_ss_tb.DUT.flexnoc.flexnoc.GBE_Probe_main.Probe.uuaa385f80.A.uf4fb9df67</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Branches</td>
<td></td>
<td class="rt">11</td>
<td class="rt">8</td>
<td class="rt">72.73 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">2481</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2490</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2497</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2504</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2481       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2482       			TxVld <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
2483       		else	TxVld <= #1.0 ( ( RxVld | ~ TxRdy & TxVld ) );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2490       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2491       			u_7c15 <= #1.0 ( 10'b0 );
           <font color = "green">			==></font>
2492       		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
2493       			u_7c15 <= #1.0 ( RxInt_Data );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2497       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2498       			u_8549 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
2499       		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
2500       			u_8549 <= #1.0 ( RxInt_Head );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2504       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2505       			u_79a6 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
2506       		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
2507       			u_79a6 <= #1.0 ( RxInt_Tail );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_31256'>
<a name="inst_tag_31256_Line"></a>
<b>Line Coverage for Instance : <a href="mod450.html#inst_tag_31256" >config_ss_tb.DUT.flexnoc.flexnoc.fpga_axi_m1_I_main.TransactionStatFilter.uu5c7ccdf8.A.uf4fb9df67</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>15</td><td>12</td><td>80.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>2481</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2490</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2497</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2504</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>2511</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
2480                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2481       1/1          		if ( ! Sys_Clk_RstN )
2482       1/1          			TxVld &lt;= #1.0 ( 1'b0 );
2483       1/1          		else	TxVld &lt;= #1.0 ( ( RxVld | ~ TxRdy &amp; TxVld ) );
2484                    	assign Sys_Pwr_Idle = ~ TxVld;
2485                    	assign Sys_Pwr_WakeUp = 1'b0;
2486                    	assign RxInt_Data = Rx_Data;
2487                    	assign CeVld = RxVld;
2488                    	assign Tx_Data = u_7c15;
2489                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2490       1/1          		if ( ! Sys_Clk_RstN )
2491       1/1          			u_7c15 &lt;= #1.0 ( 10'b0 );
2492       1/1          		else if ( CeVld &amp; RxRdy )
2493       <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( RxInt_Data );</font>
                        MISSING_ELSE
2494                    	assign RxInt_Head = Rx_Head;
2495                    	assign Tx_Head = u_8549;
2496                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2497       1/1          		if ( ! Sys_Clk_RstN )
2498       1/1          			u_8549 &lt;= #1.0 ( 1'b0 );
2499       1/1          		else if ( CeVld &amp; RxRdy )
2500       <font color = "red">0/1     ==>  			u_8549 &lt;= #1.0 ( RxInt_Head );</font>
                        MISSING_ELSE
2501                    	assign RxInt_Tail = Rx_Tail;
2502                    	assign Tx_Tail = u_79a6;
2503                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2504       1/1          		if ( ! Sys_Clk_RstN )
2505       1/1          			u_79a6 &lt;= #1.0 ( 1'b0 );
2506       1/1          		else if ( CeVld &amp; RxRdy )
2507       <font color = "red">0/1     ==>  			u_79a6 &lt;= #1.0 ( RxInt_Tail );</font>
                        MISSING_ELSE
2508                    	// synopsys translate_off
2509                    	// synthesis translate_off
2510                    	always @( posedge Sys_Clk )
2511       <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
2512       <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
2513       <font color = "grey">unreachable  </font>				dontStop = 0;
2514       <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
2515       <font color = "grey">unreachable  </font>				if (!dontStop) begin
2516       <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Fwd Pipe: RxVld must be low when PwrOn is low.&quot; );
2517       <font color = "grey">unreachable  </font>					$stop;
2518                    				end
                   <font color = "red">==>  MISSING_ELSE</font>
2519                    			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_31256_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod450.html#inst_tag_31256" >config_ss_tb.DUT.flexnoc.flexnoc.fpga_axi_m1_I_main.TransactionStatFilter.uu5c7ccdf8.A.uf4fb9df67</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Totals</td>
<td class="rt">19</td>
<td class="rt">6</td>
<td class="rt">31.58 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">74</td>
<td class="rt">12</td>
<td class="rt">16.22 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">6</td>
<td class="rt">16.22 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">6</td>
<td class="rt">16.22 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s3">
<td>Ports</td>
<td class="rt">19</td>
<td class="rt">6</td>
<td class="rt">31.58 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">74</td>
<td class="rt">12</td>
<td class="rt">16.22 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">6</td>
<td class="rt">16.22 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">6</td>
<td class="rt">16.22 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_31256_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod450.html#inst_tag_31256" >config_ss_tb.DUT.flexnoc.flexnoc.fpga_axi_m1_I_main.TransactionStatFilter.uu5c7ccdf8.A.uf4fb9df67</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Branches</td>
<td></td>
<td class="rt">11</td>
<td class="rt">8</td>
<td class="rt">72.73 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">2481</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2490</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2497</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2504</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2481       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2482       			TxVld <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
2483       		else	TxVld <= #1.0 ( ( RxVld | ~ TxRdy & TxVld ) );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2490       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2491       			u_7c15 <= #1.0 ( 10'b0 );
           <font color = "green">			==></font>
2492       		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
2493       			u_7c15 <= #1.0 ( RxInt_Data );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2497       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2498       			u_8549 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
2499       		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
2500       			u_8549 <= #1.0 ( RxInt_Head );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2504       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2505       			u_79a6 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
2506       		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
2507       			u_79a6 <= #1.0 ( RxInt_Tail );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_31258'>
<a name="inst_tag_31258_Line"></a>
<b>Line Coverage for Instance : <a href="mod450.html#inst_tag_31258" >config_ss_tb.DUT.flexnoc.flexnoc.FPGA1_probe_main.Probe.uu52b54b9d.A.uf4fb9df67</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>15</td><td>12</td><td>80.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>2481</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2490</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2497</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2504</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>2511</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
2480                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2481       1/1          		if ( ! Sys_Clk_RstN )
2482       1/1          			TxVld &lt;= #1.0 ( 1'b0 );
2483       1/1          		else	TxVld &lt;= #1.0 ( ( RxVld | ~ TxRdy &amp; TxVld ) );
2484                    	assign Sys_Pwr_Idle = ~ TxVld;
2485                    	assign Sys_Pwr_WakeUp = 1'b0;
2486                    	assign RxInt_Data = Rx_Data;
2487                    	assign CeVld = RxVld;
2488                    	assign Tx_Data = u_7c15;
2489                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2490       1/1          		if ( ! Sys_Clk_RstN )
2491       1/1          			u_7c15 &lt;= #1.0 ( 10'b0 );
2492       1/1          		else if ( CeVld &amp; RxRdy )
2493       <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( RxInt_Data );</font>
                        MISSING_ELSE
2494                    	assign RxInt_Head = Rx_Head;
2495                    	assign Tx_Head = u_8549;
2496                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2497       1/1          		if ( ! Sys_Clk_RstN )
2498       1/1          			u_8549 &lt;= #1.0 ( 1'b0 );
2499       1/1          		else if ( CeVld &amp; RxRdy )
2500       <font color = "red">0/1     ==>  			u_8549 &lt;= #1.0 ( RxInt_Head );</font>
                        MISSING_ELSE
2501                    	assign RxInt_Tail = Rx_Tail;
2502                    	assign Tx_Tail = u_79a6;
2503                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2504       1/1          		if ( ! Sys_Clk_RstN )
2505       1/1          			u_79a6 &lt;= #1.0 ( 1'b0 );
2506       1/1          		else if ( CeVld &amp; RxRdy )
2507       <font color = "red">0/1     ==>  			u_79a6 &lt;= #1.0 ( RxInt_Tail );</font>
                        MISSING_ELSE
2508                    	// synopsys translate_off
2509                    	// synthesis translate_off
2510                    	always @( posedge Sys_Clk )
2511       <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
2512       <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
2513       <font color = "grey">unreachable  </font>				dontStop = 0;
2514       <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
2515       <font color = "grey">unreachable  </font>				if (!dontStop) begin
2516       <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Fwd Pipe: RxVld must be low when PwrOn is low.&quot; );
2517       <font color = "grey">unreachable  </font>					$stop;
2518                    				end
                   <font color = "red">==>  MISSING_ELSE</font>
2519                    			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_31258_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod450.html#inst_tag_31258" >config_ss_tb.DUT.flexnoc.flexnoc.FPGA1_probe_main.Probe.uu52b54b9d.A.uf4fb9df67</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Totals</td>
<td class="rt">19</td>
<td class="rt">6</td>
<td class="rt">31.58 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">74</td>
<td class="rt">12</td>
<td class="rt">16.22 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">6</td>
<td class="rt">16.22 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">6</td>
<td class="rt">16.22 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s3">
<td>Ports</td>
<td class="rt">19</td>
<td class="rt">6</td>
<td class="rt">31.58 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">74</td>
<td class="rt">12</td>
<td class="rt">16.22 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">6</td>
<td class="rt">16.22 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">6</td>
<td class="rt">16.22 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_31258_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod450.html#inst_tag_31258" >config_ss_tb.DUT.flexnoc.flexnoc.FPGA1_probe_main.Probe.uu52b54b9d.A.uf4fb9df67</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Branches</td>
<td></td>
<td class="rt">11</td>
<td class="rt">8</td>
<td class="rt">72.73 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">2481</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2490</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2497</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2504</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2481       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2482       			TxVld <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
2483       		else	TxVld <= #1.0 ( ( RxVld | ~ TxRdy & TxVld ) );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2490       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2491       			u_7c15 <= #1.0 ( 10'b0 );
           <font color = "green">			==></font>
2492       		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
2493       			u_7c15 <= #1.0 ( RxInt_Data );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2497       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2498       			u_8549 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
2499       		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
2500       			u_8549 <= #1.0 ( RxInt_Head );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2504       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2505       			u_79a6 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
2506       		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
2507       			u_79a6 <= #1.0 ( RxInt_Tail );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_31259'>
<a name="inst_tag_31259_Line"></a>
<b>Line Coverage for Instance : <a href="mod450.html#inst_tag_31259" >config_ss_tb.DUT.flexnoc.flexnoc.dma_axi_m1_I_main.TransactionStatFilter.uu6a7cf0fa.A.uf4fb9df67</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>15</td><td>12</td><td>80.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>2481</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2490</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2497</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2504</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>2511</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
2480                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2481       1/1          		if ( ! Sys_Clk_RstN )
2482       1/1          			TxVld &lt;= #1.0 ( 1'b0 );
2483       1/1          		else	TxVld &lt;= #1.0 ( ( RxVld | ~ TxRdy &amp; TxVld ) );
2484                    	assign Sys_Pwr_Idle = ~ TxVld;
2485                    	assign Sys_Pwr_WakeUp = 1'b0;
2486                    	assign RxInt_Data = Rx_Data;
2487                    	assign CeVld = RxVld;
2488                    	assign Tx_Data = u_7c15;
2489                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2490       1/1          		if ( ! Sys_Clk_RstN )
2491       1/1          			u_7c15 &lt;= #1.0 ( 10'b0 );
2492       1/1          		else if ( CeVld &amp; RxRdy )
2493       <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( RxInt_Data );</font>
                        MISSING_ELSE
2494                    	assign RxInt_Head = Rx_Head;
2495                    	assign Tx_Head = u_8549;
2496                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2497       1/1          		if ( ! Sys_Clk_RstN )
2498       1/1          			u_8549 &lt;= #1.0 ( 1'b0 );
2499       1/1          		else if ( CeVld &amp; RxRdy )
2500       <font color = "red">0/1     ==>  			u_8549 &lt;= #1.0 ( RxInt_Head );</font>
                        MISSING_ELSE
2501                    	assign RxInt_Tail = Rx_Tail;
2502                    	assign Tx_Tail = u_79a6;
2503                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2504       1/1          		if ( ! Sys_Clk_RstN )
2505       1/1          			u_79a6 &lt;= #1.0 ( 1'b0 );
2506       1/1          		else if ( CeVld &amp; RxRdy )
2507       <font color = "red">0/1     ==>  			u_79a6 &lt;= #1.0 ( RxInt_Tail );</font>
                        MISSING_ELSE
2508                    	// synopsys translate_off
2509                    	// synthesis translate_off
2510                    	always @( posedge Sys_Clk )
2511       <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
2512       <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
2513       <font color = "grey">unreachable  </font>				dontStop = 0;
2514       <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
2515       <font color = "grey">unreachable  </font>				if (!dontStop) begin
2516       <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Fwd Pipe: RxVld must be low when PwrOn is low.&quot; );
2517       <font color = "grey">unreachable  </font>					$stop;
2518                    				end
                   <font color = "red">==>  MISSING_ELSE</font>
2519                    			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_31259_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod450.html#inst_tag_31259" >config_ss_tb.DUT.flexnoc.flexnoc.dma_axi_m1_I_main.TransactionStatFilter.uu6a7cf0fa.A.uf4fb9df67</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s2">
<td>Totals</td>
<td class="rt">19</td>
<td class="rt">5</td>
<td class="rt">26.32 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">74</td>
<td class="rt">12</td>
<td class="rt">16.22 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">7</td>
<td class="rt">18.92 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">5</td>
<td class="rt">13.51 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s2">
<td>Ports</td>
<td class="rt">19</td>
<td class="rt">5</td>
<td class="rt">26.32 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">74</td>
<td class="rt">12</td>
<td class="rt">16.22 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">7</td>
<td class="rt">18.92 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">5</td>
<td class="rt">13.51 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_31259_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod450.html#inst_tag_31259" >config_ss_tb.DUT.flexnoc.flexnoc.dma_axi_m1_I_main.TransactionStatFilter.uu6a7cf0fa.A.uf4fb9df67</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Branches</td>
<td></td>
<td class="rt">11</td>
<td class="rt">8</td>
<td class="rt">72.73 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">2481</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2490</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2497</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2504</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2481       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2482       			TxVld <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
2483       		else	TxVld <= #1.0 ( ( RxVld | ~ TxRdy & TxVld ) );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2490       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2491       			u_7c15 <= #1.0 ( 10'b0 );
           <font color = "green">			==></font>
2492       		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
2493       			u_7c15 <= #1.0 ( RxInt_Data );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2497       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2498       			u_8549 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
2499       		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
2500       			u_8549 <= #1.0 ( RxInt_Head );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2504       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2505       			u_79a6 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
2506       		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
2507       			u_79a6 <= #1.0 ( RxInt_Tail );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_31260'>
<a name="inst_tag_31260_Line"></a>
<b>Line Coverage for Instance : <a href="mod450.html#inst_tag_31260" >config_ss_tb.DUT.flexnoc.flexnoc.gbe_axi_m0_I_main.TransactionStatFilter.uubc0790b7.A.uf4fb9df67</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>15</td><td>12</td><td>80.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>2481</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2490</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2497</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2504</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>2511</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
2480                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2481       1/1          		if ( ! Sys_Clk_RstN )
2482       1/1          			TxVld &lt;= #1.0 ( 1'b0 );
2483       1/1          		else	TxVld &lt;= #1.0 ( ( RxVld | ~ TxRdy &amp; TxVld ) );
2484                    	assign Sys_Pwr_Idle = ~ TxVld;
2485                    	assign Sys_Pwr_WakeUp = 1'b0;
2486                    	assign RxInt_Data = Rx_Data;
2487                    	assign CeVld = RxVld;
2488                    	assign Tx_Data = u_7c15;
2489                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2490       1/1          		if ( ! Sys_Clk_RstN )
2491       1/1          			u_7c15 &lt;= #1.0 ( 10'b0 );
2492       1/1          		else if ( CeVld &amp; RxRdy )
2493       <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( RxInt_Data );</font>
                        MISSING_ELSE
2494                    	assign RxInt_Head = Rx_Head;
2495                    	assign Tx_Head = u_8549;
2496                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2497       1/1          		if ( ! Sys_Clk_RstN )
2498       1/1          			u_8549 &lt;= #1.0 ( 1'b0 );
2499       1/1          		else if ( CeVld &amp; RxRdy )
2500       <font color = "red">0/1     ==>  			u_8549 &lt;= #1.0 ( RxInt_Head );</font>
                        MISSING_ELSE
2501                    	assign RxInt_Tail = Rx_Tail;
2502                    	assign Tx_Tail = u_79a6;
2503                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2504       1/1          		if ( ! Sys_Clk_RstN )
2505       1/1          			u_79a6 &lt;= #1.0 ( 1'b0 );
2506       1/1          		else if ( CeVld &amp; RxRdy )
2507       <font color = "red">0/1     ==>  			u_79a6 &lt;= #1.0 ( RxInt_Tail );</font>
                        MISSING_ELSE
2508                    	// synopsys translate_off
2509                    	// synthesis translate_off
2510                    	always @( posedge Sys_Clk )
2511       <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
2512       <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
2513       <font color = "grey">unreachable  </font>				dontStop = 0;
2514       <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
2515       <font color = "grey">unreachable  </font>				if (!dontStop) begin
2516       <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Fwd Pipe: RxVld must be low when PwrOn is low.&quot; );
2517       <font color = "grey">unreachable  </font>					$stop;
2518                    				end
                   <font color = "red">==>  MISSING_ELSE</font>
2519                    			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_31260_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod450.html#inst_tag_31260" >config_ss_tb.DUT.flexnoc.flexnoc.gbe_axi_m0_I_main.TransactionStatFilter.uubc0790b7.A.uf4fb9df67</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s2">
<td>Totals</td>
<td class="rt">19</td>
<td class="rt">5</td>
<td class="rt">26.32 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">74</td>
<td class="rt">12</td>
<td class="rt">16.22 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">7</td>
<td class="rt">18.92 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">5</td>
<td class="rt">13.51 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s2">
<td>Ports</td>
<td class="rt">19</td>
<td class="rt">5</td>
<td class="rt">26.32 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">74</td>
<td class="rt">12</td>
<td class="rt">16.22 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">7</td>
<td class="rt">18.92 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">5</td>
<td class="rt">13.51 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_31260_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod450.html#inst_tag_31260" >config_ss_tb.DUT.flexnoc.flexnoc.gbe_axi_m0_I_main.TransactionStatFilter.uubc0790b7.A.uf4fb9df67</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Branches</td>
<td></td>
<td class="rt">11</td>
<td class="rt">8</td>
<td class="rt">72.73 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">2481</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2490</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2497</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2504</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2481       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2482       			TxVld <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
2483       		else	TxVld <= #1.0 ( ( RxVld | ~ TxRdy & TxVld ) );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2490       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2491       			u_7c15 <= #1.0 ( 10'b0 );
           <font color = "green">			==></font>
2492       		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
2493       			u_7c15 <= #1.0 ( RxInt_Data );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2497       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2498       			u_8549 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
2499       		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
2500       			u_8549 <= #1.0 ( RxInt_Head );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2504       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2505       			u_79a6 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
2506       		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
2507       			u_79a6 <= #1.0 ( RxInt_Tail );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_31264'>
<a name="inst_tag_31264_Line"></a>
<b>Line Coverage for Instance : <a href="mod450.html#inst_tag_31264" >config_ss_tb.DUT.flexnoc.flexnoc.dma_axi_m0_I_main.TransactionStatFilter.uudbf0e8c4.A.uf4fb9df67</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>15</td><td>12</td><td>80.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>2481</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2490</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2497</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2504</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>2511</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
2480                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2481       1/1          		if ( ! Sys_Clk_RstN )
2482       1/1          			TxVld &lt;= #1.0 ( 1'b0 );
2483       1/1          		else	TxVld &lt;= #1.0 ( ( RxVld | ~ TxRdy &amp; TxVld ) );
2484                    	assign Sys_Pwr_Idle = ~ TxVld;
2485                    	assign Sys_Pwr_WakeUp = 1'b0;
2486                    	assign RxInt_Data = Rx_Data;
2487                    	assign CeVld = RxVld;
2488                    	assign Tx_Data = u_7c15;
2489                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2490       1/1          		if ( ! Sys_Clk_RstN )
2491       1/1          			u_7c15 &lt;= #1.0 ( 10'b0 );
2492       1/1          		else if ( CeVld &amp; RxRdy )
2493       <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( RxInt_Data );</font>
                        MISSING_ELSE
2494                    	assign RxInt_Head = Rx_Head;
2495                    	assign Tx_Head = u_8549;
2496                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2497       1/1          		if ( ! Sys_Clk_RstN )
2498       1/1          			u_8549 &lt;= #1.0 ( 1'b0 );
2499       1/1          		else if ( CeVld &amp; RxRdy )
2500       <font color = "red">0/1     ==>  			u_8549 &lt;= #1.0 ( RxInt_Head );</font>
                        MISSING_ELSE
2501                    	assign RxInt_Tail = Rx_Tail;
2502                    	assign Tx_Tail = u_79a6;
2503                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2504       1/1          		if ( ! Sys_Clk_RstN )
2505       1/1          			u_79a6 &lt;= #1.0 ( 1'b0 );
2506       1/1          		else if ( CeVld &amp; RxRdy )
2507       <font color = "red">0/1     ==>  			u_79a6 &lt;= #1.0 ( RxInt_Tail );</font>
                        MISSING_ELSE
2508                    	// synopsys translate_off
2509                    	// synthesis translate_off
2510                    	always @( posedge Sys_Clk )
2511       <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
2512       <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
2513       <font color = "grey">unreachable  </font>				dontStop = 0;
2514       <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
2515       <font color = "grey">unreachable  </font>				if (!dontStop) begin
2516       <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Fwd Pipe: RxVld must be low when PwrOn is low.&quot; );
2517       <font color = "grey">unreachable  </font>					$stop;
2518                    				end
                   <font color = "red">==>  MISSING_ELSE</font>
2519                    			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_31264_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod450.html#inst_tag_31264" >config_ss_tb.DUT.flexnoc.flexnoc.dma_axi_m0_I_main.TransactionStatFilter.uudbf0e8c4.A.uf4fb9df67</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s2">
<td>Totals</td>
<td class="rt">19</td>
<td class="rt">5</td>
<td class="rt">26.32 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">74</td>
<td class="rt">12</td>
<td class="rt">16.22 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">7</td>
<td class="rt">18.92 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">5</td>
<td class="rt">13.51 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s2">
<td>Ports</td>
<td class="rt">19</td>
<td class="rt">5</td>
<td class="rt">26.32 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">74</td>
<td class="rt">12</td>
<td class="rt">16.22 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">7</td>
<td class="rt">18.92 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">5</td>
<td class="rt">13.51 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_31264_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod450.html#inst_tag_31264" >config_ss_tb.DUT.flexnoc.flexnoc.dma_axi_m0_I_main.TransactionStatFilter.uudbf0e8c4.A.uf4fb9df67</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Branches</td>
<td></td>
<td class="rt">11</td>
<td class="rt">8</td>
<td class="rt">72.73 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">2481</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2490</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2497</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2504</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2481       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2482       			TxVld <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
2483       		else	TxVld <= #1.0 ( ( RxVld | ~ TxRdy & TxVld ) );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2490       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2491       			u_7c15 <= #1.0 ( 10'b0 );
           <font color = "green">			==></font>
2492       		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
2493       			u_7c15 <= #1.0 ( RxInt_Data );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2497       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2498       			u_8549 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
2499       		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
2500       			u_8549 <= #1.0 ( RxInt_Head );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2504       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2505       			u_79a6 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
2506       		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
2507       			u_79a6 <= #1.0 ( RxInt_Tail );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_31266'>
<a name="inst_tag_31266_Line"></a>
<b>Line Coverage for Instance : <a href="mod450.html#inst_tag_31266" >config_ss_tb.DUT.flexnoc.flexnoc.DMA_probe_main.Probe.uu5ad5771b.A.uf4fb9df67</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>15</td><td>12</td><td>80.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>2481</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2490</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2497</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2504</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>2511</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
2480                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2481       1/1          		if ( ! Sys_Clk_RstN )
2482       1/1          			TxVld &lt;= #1.0 ( 1'b0 );
2483       1/1          		else	TxVld &lt;= #1.0 ( ( RxVld | ~ TxRdy &amp; TxVld ) );
2484                    	assign Sys_Pwr_Idle = ~ TxVld;
2485                    	assign Sys_Pwr_WakeUp = 1'b0;
2486                    	assign RxInt_Data = Rx_Data;
2487                    	assign CeVld = RxVld;
2488                    	assign Tx_Data = u_7c15;
2489                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2490       1/1          		if ( ! Sys_Clk_RstN )
2491       1/1          			u_7c15 &lt;= #1.0 ( 10'b0 );
2492       1/1          		else if ( CeVld &amp; RxRdy )
2493       <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( RxInt_Data );</font>
                        MISSING_ELSE
2494                    	assign RxInt_Head = Rx_Head;
2495                    	assign Tx_Head = u_8549;
2496                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2497       1/1          		if ( ! Sys_Clk_RstN )
2498       1/1          			u_8549 &lt;= #1.0 ( 1'b0 );
2499       1/1          		else if ( CeVld &amp; RxRdy )
2500       <font color = "red">0/1     ==>  			u_8549 &lt;= #1.0 ( RxInt_Head );</font>
                        MISSING_ELSE
2501                    	assign RxInt_Tail = Rx_Tail;
2502                    	assign Tx_Tail = u_79a6;
2503                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2504       1/1          		if ( ! Sys_Clk_RstN )
2505       1/1          			u_79a6 &lt;= #1.0 ( 1'b0 );
2506       1/1          		else if ( CeVld &amp; RxRdy )
2507       <font color = "red">0/1     ==>  			u_79a6 &lt;= #1.0 ( RxInt_Tail );</font>
                        MISSING_ELSE
2508                    	// synopsys translate_off
2509                    	// synthesis translate_off
2510                    	always @( posedge Sys_Clk )
2511       <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
2512       <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
2513       <font color = "grey">unreachable  </font>				dontStop = 0;
2514       <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
2515       <font color = "grey">unreachable  </font>				if (!dontStop) begin
2516       <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Fwd Pipe: RxVld must be low when PwrOn is low.&quot; );
2517       <font color = "grey">unreachable  </font>					$stop;
2518                    				end
                   <font color = "red">==>  MISSING_ELSE</font>
2519                    			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_31266_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod450.html#inst_tag_31266" >config_ss_tb.DUT.flexnoc.flexnoc.DMA_probe_main.Probe.uu5ad5771b.A.uf4fb9df67</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s2">
<td>Totals</td>
<td class="rt">19</td>
<td class="rt">5</td>
<td class="rt">26.32 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">74</td>
<td class="rt">12</td>
<td class="rt">16.22 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">7</td>
<td class="rt">18.92 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">5</td>
<td class="rt">13.51 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s2">
<td>Ports</td>
<td class="rt">19</td>
<td class="rt">5</td>
<td class="rt">26.32 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">74</td>
<td class="rt">12</td>
<td class="rt">16.22 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">7</td>
<td class="rt">18.92 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">5</td>
<td class="rt">13.51 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_31266_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod450.html#inst_tag_31266" >config_ss_tb.DUT.flexnoc.flexnoc.DMA_probe_main.Probe.uu5ad5771b.A.uf4fb9df67</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Branches</td>
<td></td>
<td class="rt">11</td>
<td class="rt">8</td>
<td class="rt">72.73 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">2481</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2490</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2497</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2504</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2481       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2482       			TxVld <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
2483       		else	TxVld <= #1.0 ( ( RxVld | ~ TxRdy & TxVld ) );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2490       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2491       			u_7c15 <= #1.0 ( 10'b0 );
           <font color = "green">			==></font>
2492       		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
2493       			u_7c15 <= #1.0 ( RxInt_Data );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2497       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2498       			u_8549 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
2499       		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
2500       			u_8549 <= #1.0 ( RxInt_Head );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2504       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2505       			u_79a6 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
2506       		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
2507       			u_79a6 <= #1.0 ( RxInt_Tail );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_31272'>
<a name="inst_tag_31272_Line"></a>
<b>Line Coverage for Instance : <a href="mod450.html#inst_tag_31272" >config_ss_tb.DUT.flexnoc.flexnoc.bcpu_ahb_m0_I_main.TransactionStatFilter.uu00019504.A.uf4fb9df67</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>15</td><td>12</td><td>80.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>2481</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2490</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2497</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2504</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>2511</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
2480                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2481       1/1          		if ( ! Sys_Clk_RstN )
2482       1/1          			TxVld &lt;= #1.0 ( 1'b0 );
2483       1/1          		else	TxVld &lt;= #1.0 ( ( RxVld | ~ TxRdy &amp; TxVld ) );
2484                    	assign Sys_Pwr_Idle = ~ TxVld;
2485                    	assign Sys_Pwr_WakeUp = 1'b0;
2486                    	assign RxInt_Data = Rx_Data;
2487                    	assign CeVld = RxVld;
2488                    	assign Tx_Data = u_7c15;
2489                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2490       1/1          		if ( ! Sys_Clk_RstN )
2491       1/1          			u_7c15 &lt;= #1.0 ( 10'b0 );
2492       1/1          		else if ( CeVld &amp; RxRdy )
2493       <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( RxInt_Data );</font>
                        MISSING_ELSE
2494                    	assign RxInt_Head = Rx_Head;
2495                    	assign Tx_Head = u_8549;
2496                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2497       1/1          		if ( ! Sys_Clk_RstN )
2498       1/1          			u_8549 &lt;= #1.0 ( 1'b0 );
2499       1/1          		else if ( CeVld &amp; RxRdy )
2500       <font color = "red">0/1     ==>  			u_8549 &lt;= #1.0 ( RxInt_Head );</font>
                        MISSING_ELSE
2501                    	assign RxInt_Tail = Rx_Tail;
2502                    	assign Tx_Tail = u_79a6;
2503                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2504       1/1          		if ( ! Sys_Clk_RstN )
2505       1/1          			u_79a6 &lt;= #1.0 ( 1'b0 );
2506       1/1          		else if ( CeVld &amp; RxRdy )
2507       <font color = "red">0/1     ==>  			u_79a6 &lt;= #1.0 ( RxInt_Tail );</font>
                        MISSING_ELSE
2508                    	// synopsys translate_off
2509                    	// synthesis translate_off
2510                    	always @( posedge Sys_Clk )
2511       <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
2512       <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
2513       <font color = "grey">unreachable  </font>				dontStop = 0;
2514       <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
2515       <font color = "grey">unreachable  </font>				if (!dontStop) begin
2516       <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Fwd Pipe: RxVld must be low when PwrOn is low.&quot; );
2517       <font color = "grey">unreachable  </font>					$stop;
2518                    				end
                   <font color = "red">==>  MISSING_ELSE</font>
2519                    			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_31272_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod450.html#inst_tag_31272" >config_ss_tb.DUT.flexnoc.flexnoc.bcpu_ahb_m0_I_main.TransactionStatFilter.uu00019504.A.uf4fb9df67</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s2">
<td>Totals</td>
<td class="rt">19</td>
<td class="rt">5</td>
<td class="rt">26.32 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">74</td>
<td class="rt">12</td>
<td class="rt">16.22 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">7</td>
<td class="rt">18.92 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">5</td>
<td class="rt">13.51 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s2">
<td>Ports</td>
<td class="rt">19</td>
<td class="rt">5</td>
<td class="rt">26.32 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">74</td>
<td class="rt">12</td>
<td class="rt">16.22 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">7</td>
<td class="rt">18.92 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">5</td>
<td class="rt">13.51 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_31272_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod450.html#inst_tag_31272" >config_ss_tb.DUT.flexnoc.flexnoc.bcpu_ahb_m0_I_main.TransactionStatFilter.uu00019504.A.uf4fb9df67</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Branches</td>
<td></td>
<td class="rt">11</td>
<td class="rt">8</td>
<td class="rt">72.73 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">2481</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2490</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2497</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2504</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2481       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2482       			TxVld <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
2483       		else	TxVld <= #1.0 ( ( RxVld | ~ TxRdy & TxVld ) );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2490       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2491       			u_7c15 <= #1.0 ( 10'b0 );
           <font color = "green">			==></font>
2492       		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
2493       			u_7c15 <= #1.0 ( RxInt_Data );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2497       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2498       			u_8549 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
2499       		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
2500       			u_8549 <= #1.0 ( RxInt_Head );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2504       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2505       			u_79a6 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
2506       		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
2507       			u_79a6 <= #1.0 ( RxInt_Tail );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_31274'>
<a name="inst_tag_31274_Line"></a>
<b>Line Coverage for Instance : <a href="mod450.html#inst_tag_31274" >config_ss_tb.DUT.flexnoc.flexnoc.BCPU_probe_main.Probe.uu7af248dd.A.uf4fb9df67</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s7"><td class="lf">TOTAL</td><td></td><td>15</td><td>12</td><td>80.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>2481</td><td>3</td><td>3</td><td>100.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2490</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2497</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>2504</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="wht"><td class="lf">ALWAYS</td><td>2511</td><td>0</td><td>0</td><td></td></tr>
</table>
<pre class="code"><br clear=all>
2480                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2481       1/1          		if ( ! Sys_Clk_RstN )
2482       1/1          			TxVld &lt;= #1.0 ( 1'b0 );
2483       1/1          		else	TxVld &lt;= #1.0 ( ( RxVld | ~ TxRdy &amp; TxVld ) );
2484                    	assign Sys_Pwr_Idle = ~ TxVld;
2485                    	assign Sys_Pwr_WakeUp = 1'b0;
2486                    	assign RxInt_Data = Rx_Data;
2487                    	assign CeVld = RxVld;
2488                    	assign Tx_Data = u_7c15;
2489                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2490       1/1          		if ( ! Sys_Clk_RstN )
2491       1/1          			u_7c15 &lt;= #1.0 ( 10'b0 );
2492       1/1          		else if ( CeVld &amp; RxRdy )
2493       <font color = "red">0/1     ==>  			u_7c15 &lt;= #1.0 ( RxInt_Data );</font>
                        MISSING_ELSE
2494                    	assign RxInt_Head = Rx_Head;
2495                    	assign Tx_Head = u_8549;
2496                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2497       1/1          		if ( ! Sys_Clk_RstN )
2498       1/1          			u_8549 &lt;= #1.0 ( 1'b0 );
2499       1/1          		else if ( CeVld &amp; RxRdy )
2500       <font color = "red">0/1     ==>  			u_8549 &lt;= #1.0 ( RxInt_Head );</font>
                        MISSING_ELSE
2501                    	assign RxInt_Tail = Rx_Tail;
2502                    	assign Tx_Tail = u_79a6;
2503                    	always @( posedge Sys_Clk or negedge Sys_Clk_RstN )
2504       1/1          		if ( ! Sys_Clk_RstN )
2505       1/1          			u_79a6 &lt;= #1.0 ( 1'b0 );
2506       1/1          		else if ( CeVld &amp; RxRdy )
2507       <font color = "red">0/1     ==>  			u_79a6 &lt;= #1.0 ( RxInt_Tail );</font>
                        MISSING_ELSE
2508                    	// synopsys translate_off
2509                    	// synthesis translate_off
2510                    	always @( posedge Sys_Clk )
2511       <font color = "grey">unreachable  </font>		if ( Sys_Clk == 1'b1 )
2512       <font color = "grey">unreachable  </font>			if ( ~ ( ~ Sys_Clk_RstN ) &amp; 1'b1 &amp; ( 1'b0 ) !== 1'b0 ) begin
2513       <font color = "grey">unreachable  </font>				dontStop = 0;
2514       <font color = "grey">unreachable  </font>				if ($value$plusargs(&quot;dontStopOnSimulError=%0b&quot;,dontStop)) ;
                   <font color = "red">==>  MISSING_ELSE</font>
2515       <font color = "grey">unreachable  </font>				if (!dontStop) begin
2516       <font color = "grey">unreachable  </font>					$display(&quot;On instance %m :&quot;); $display( &quot;SimulError: at %0t : %s&quot; , $realtime , &quot;Fwd Pipe: RxVld must be low when PwrOn is low.&quot; );
2517       <font color = "grey">unreachable  </font>					$stop;
2518                    				end
                   <font color = "red">==>  MISSING_ELSE</font>
2519                    			end
                   <font color = "red">==>  MISSING_ELSE</font>
                   <font color = "red">==>  MISSING_ELSE</font>
</pre>
<hr>
<a name="inst_tag_31274_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod450.html#inst_tag_31274" >config_ss_tb.DUT.flexnoc.flexnoc.BCPU_probe_main.Probe.uu7af248dd.A.uf4fb9df67</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s2">
<td>Totals</td>
<td class="rt">19</td>
<td class="rt">5</td>
<td class="rt">26.32 </td>
</tr><tr class="s1">
<td>Total Bits</td>
<td class="rt">74</td>
<td class="rt">12</td>
<td class="rt">16.22 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">7</td>
<td class="rt">18.92 </td>
</tr><tr class="s1">
<td nowrap>Total Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">5</td>
<td class="rt">13.51 </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s2">
<td>Ports</td>
<td class="rt">19</td>
<td class="rt">5</td>
<td class="rt">26.32 </td>
</tr><tr class="s1">
<td>Port Bits</td>
<td class="rt">74</td>
<td class="rt">12</td>
<td class="rt">16.22 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 0->1</td>
<td class="rt">37</td>
<td class="rt">7</td>
<td class="rt">18.92 </td>
</tr><tr class="s1">
<td nowrap>Port Bits 1->0</td>
<td class="rt">37</td>
<td class="rt">5</td>
<td class="rt">13.51 </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>Rx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Rx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>RxRdy</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>RxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_ClkS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_En</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_EnS</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RetRstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_RstN</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Clk_Tm</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>Sys_Pwr_Idle</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Sys_Pwr_WakeUp</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Data[9:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Head</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>Tx_Tail</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>TxRdy</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>TxVld</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_31274_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod450.html#inst_tag_31274" >config_ss_tb.DUT.flexnoc.flexnoc.BCPU_probe_main.Probe.uu7af248dd.A.uf4fb9df67</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s7">
<td>Branches</td>
<td></td>
<td class="rt">11</td>
<td class="rt">8</td>
<td class="rt">72.73 </td>
</tr><tr class="s10">
<td>IF</td>
<td class="rt">2481</td>
<td class="rt">2</td>
<td class="rt">2</td>
<td class="rt">100.00</td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2490</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2497</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">2504</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2481       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2482       			TxVld <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
2483       		else	TxVld <= #1.0 ( ( RxVld | ~ TxRdy & TxVld ) );
           <font color = "green">		==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td>Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2490       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2491       			u_7c15 <= #1.0 ( 10'b0 );
           <font color = "green">			==></font>
2492       		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
2493       			u_7c15 <= #1.0 ( RxInt_Data );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2497       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2498       			u_8549 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
2499       		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
2500       			u_8549 <= #1.0 ( RxInt_Head );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
2504       		if ( ! Sys_Clk_RstN )
           		<font color = "green">-1-</font>  
2505       			u_79a6 <= #1.0 ( 1'b0 );
           <font color = "green">			==></font>
2506       		else if ( CeVld & RxRdy )
           		     <font color = "red">-2-</font>  
2507       			u_79a6 <= #1.0 ( RxInt_Tail );
           <font color = "red">			==></font>
           			MISSING_ELSE
           <font color = "green">			==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_31245">
    <li>
      <a href="#inst_tag_31245_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_31245_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_31245_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_31246">
    <li>
      <a href="#inst_tag_31246_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_31246_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_31246_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_31247">
    <li>
      <a href="#inst_tag_31247_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_31247_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_31247_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_31248">
    <li>
      <a href="#inst_tag_31248_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_31248_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_31248_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_31249">
    <li>
      <a href="#inst_tag_31249_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_31249_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_31249_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_31250">
    <li>
      <a href="#inst_tag_31250_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_31250_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_31250_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_31251">
    <li>
      <a href="#inst_tag_31251_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_31251_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_31251_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_31252">
    <li>
      <a href="#inst_tag_31252_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_31252_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_31252_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_31253">
    <li>
      <a href="#inst_tag_31253_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_31253_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_31253_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_31254">
    <li>
      <a href="#inst_tag_31254_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_31254_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_31254_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_31255">
    <li>
      <a href="#inst_tag_31255_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_31255_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_31255_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_31256">
    <li>
      <a href="#inst_tag_31256_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_31256_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_31256_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_31257">
    <li>
      <a href="#inst_tag_31257_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_31257_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_31257_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_31258">
    <li>
      <a href="#inst_tag_31258_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_31258_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_31258_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_31259">
    <li>
      <a href="#inst_tag_31259_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_31259_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_31259_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_31260">
    <li>
      <a href="#inst_tag_31260_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_31260_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_31260_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_31261">
    <li>
      <a href="#inst_tag_31261_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_31261_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_31261_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_31262">
    <li>
      <a href="#inst_tag_31262_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_31262_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_31262_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_31263">
    <li>
      <a href="#inst_tag_31263_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_31263_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_31263_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_31264">
    <li>
      <a href="#inst_tag_31264_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_31264_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_31264_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_31265">
    <li>
      <a href="#inst_tag_31265_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_31265_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_31265_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_31266">
    <li>
      <a href="#inst_tag_31266_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_31266_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_31266_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_31267">
    <li>
      <a href="#inst_tag_31267_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_31267_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_31267_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_31268">
    <li>
      <a href="#inst_tag_31268_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_31268_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_31268_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_31269">
    <li>
      <a href="#inst_tag_31269_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_31269_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_31269_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_31270">
    <li>
      <a href="#inst_tag_31270_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_31270_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_31270_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_31271">
    <li>
      <a href="#inst_tag_31271_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_31271_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_31271_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_31272">
    <li>
      <a href="#inst_tag_31272_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_31272_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_31272_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_31273">
    <li>
      <a href="#inst_tag_31273_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_31273_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_31273_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_31274">
    <li>
      <a href="#inst_tag_31274_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_31274_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_31274_Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_rsnoc_z_H_R_U_P_F_4fb9df67_A1011">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
