Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Fri Nov 17 00:39:51 2023
| Host         : DESKTOP-SPL8NC2 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file LCD_timing_summary_routed.rpt -pb LCD_timing_summary_routed.pb -rpx LCD_timing_summary_routed.rpx -warn_on_violation
| Design       : LCD
| Device       : 7s75-fgga484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  60          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (60)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (147)
5. checking no_input_delay (14)
6. checking no_output_delay (17)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (60)
-------------------------
 There are 60 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (147)
--------------------------------------------------
 There are 147 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (14)
-------------------------------
 There are 14 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (17)
--------------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  165          inf        0.000                      0                  165           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           165 Endpoints
Min Delay           165 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk
                            (input port)
  Destination:            LCD_E
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.637ns  (logic 5.136ns (48.281%)  route 5.501ns (51.719%))
  Logic Levels:           3  (BUFG=1 IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B6                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    B6                   IBUF (Prop_ibuf_I_O)         1.500     1.500 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.315     3.815    LCD_E_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.911 r  LCD_E_OBUF_BUFG_inst/O
                         net (fo=61, routed)          3.186     7.098    LCD_E_OBUF_BUFG
    A6                   OBUF (Prop_obuf_I_O)         3.540    10.637 r  LCD_E_OBUF_inst/O
                         net (fo=0)                   0.000    10.637    LCD_E
    A6                                                                r  LCD_E (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 number_btn[5]
                            (input port)
  Destination:            LCD_DATA_reg[2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.357ns  (logic 1.985ns (26.979%)  route 5.372ns (73.021%))
  Logic Levels:           5  (IBUF=1 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  number_btn[5] (IN)
                         net (fo=0)                   0.000     0.000    number_btn[5]
    P6                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  number_btn_IBUF[5]_inst/O
                         net (fo=7, routed)           1.958     3.447    number_btn_IBUF[5]
    SLICE_X85Y128        LUT5 (Prop_lut5_I4_O)        0.124     3.571 r  LCD_RS_i_13/O
                         net (fo=1, routed)           1.138     4.709    LCD_RS_i_13_n_0
    SLICE_X85Y129        LUT6 (Prop_lut6_I5_O)        0.124     4.833 f  LCD_RS_i_9/O
                         net (fo=1, routed)           0.809     5.642    LCD_RS_i_9_n_0
    SLICE_X84Y129        LUT6 (Prop_lut6_I4_O)        0.124     5.766 r  LCD_RS_i_4/O
                         net (fo=1, routed)           0.801     6.567    LCD_RS_i_4_n_0
    SLICE_X83Y129        LUT6 (Prop_lut6_I5_O)        0.124     6.691 r  LCD_RS_i_1/O
                         net (fo=9, routed)           0.665     7.357    LCD_RS_i_1_n_0
    SLICE_X84Y129        FDCE                                         r  LCD_DATA_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 number_btn[5]
                            (input port)
  Destination:            LCD_DATA_reg[4]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.357ns  (logic 1.985ns (26.979%)  route 5.372ns (73.021%))
  Logic Levels:           5  (IBUF=1 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  number_btn[5] (IN)
                         net (fo=0)                   0.000     0.000    number_btn[5]
    P6                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  number_btn_IBUF[5]_inst/O
                         net (fo=7, routed)           1.958     3.447    number_btn_IBUF[5]
    SLICE_X85Y128        LUT5 (Prop_lut5_I4_O)        0.124     3.571 r  LCD_RS_i_13/O
                         net (fo=1, routed)           1.138     4.709    LCD_RS_i_13_n_0
    SLICE_X85Y129        LUT6 (Prop_lut6_I5_O)        0.124     4.833 f  LCD_RS_i_9/O
                         net (fo=1, routed)           0.809     5.642    LCD_RS_i_9_n_0
    SLICE_X84Y129        LUT6 (Prop_lut6_I4_O)        0.124     5.766 r  LCD_RS_i_4/O
                         net (fo=1, routed)           0.801     6.567    LCD_RS_i_4_n_0
    SLICE_X83Y129        LUT6 (Prop_lut6_I5_O)        0.124     6.691 r  LCD_RS_i_1/O
                         net (fo=9, routed)           0.665     7.357    LCD_RS_i_1_n_0
    SLICE_X84Y129        FDCE                                         r  LCD_DATA_reg[4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 number_btn[5]
                            (input port)
  Destination:            LCD_RS_reg/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.357ns  (logic 1.985ns (26.979%)  route 5.372ns (73.021%))
  Logic Levels:           5  (IBUF=1 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  number_btn[5] (IN)
                         net (fo=0)                   0.000     0.000    number_btn[5]
    P6                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  number_btn_IBUF[5]_inst/O
                         net (fo=7, routed)           1.958     3.447    number_btn_IBUF[5]
    SLICE_X85Y128        LUT5 (Prop_lut5_I4_O)        0.124     3.571 r  LCD_RS_i_13/O
                         net (fo=1, routed)           1.138     4.709    LCD_RS_i_13_n_0
    SLICE_X85Y129        LUT6 (Prop_lut6_I5_O)        0.124     4.833 f  LCD_RS_i_9/O
                         net (fo=1, routed)           0.809     5.642    LCD_RS_i_9_n_0
    SLICE_X84Y129        LUT6 (Prop_lut6_I4_O)        0.124     5.766 r  LCD_RS_i_4/O
                         net (fo=1, routed)           0.801     6.567    LCD_RS_i_4_n_0
    SLICE_X83Y129        LUT6 (Prop_lut6_I5_O)        0.124     6.691 r  LCD_RS_i_1/O
                         net (fo=9, routed)           0.665     7.357    LCD_RS_i_1_n_0
    SLICE_X84Y129        FDCE                                         r  LCD_RS_reg/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LCD_DATA_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            LCD_DATA[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.203ns  (logic 4.047ns (56.179%)  route 3.157ns (43.821%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y130        FDCE                         0.000     0.000 r  LCD_DATA_reg[5]/C
    SLICE_X84Y130        FDCE (Prop_fdce_C_Q)         0.518     0.518 r  LCD_DATA_reg[5]/Q
                         net (fo=1, routed)           3.157     3.675    LCD_DATA_OBUF[5]
    C5                   OBUF (Prop_obuf_I_O)         3.529     7.203 r  LCD_DATA_OBUF[5]_inst/O
                         net (fo=0)                   0.000     7.203    LCD_DATA[5]
    C5                                                                r  LCD_DATA[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 number_btn[5]
                            (input port)
  Destination:            LCD_DATA_reg[0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.199ns  (logic 1.985ns (27.571%)  route 5.214ns (72.429%))
  Logic Levels:           5  (IBUF=1 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  number_btn[5] (IN)
                         net (fo=0)                   0.000     0.000    number_btn[5]
    P6                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  number_btn_IBUF[5]_inst/O
                         net (fo=7, routed)           1.958     3.447    number_btn_IBUF[5]
    SLICE_X85Y128        LUT5 (Prop_lut5_I4_O)        0.124     3.571 r  LCD_RS_i_13/O
                         net (fo=1, routed)           1.138     4.709    LCD_RS_i_13_n_0
    SLICE_X85Y129        LUT6 (Prop_lut6_I5_O)        0.124     4.833 f  LCD_RS_i_9/O
                         net (fo=1, routed)           0.809     5.642    LCD_RS_i_9_n_0
    SLICE_X84Y129        LUT6 (Prop_lut6_I4_O)        0.124     5.766 r  LCD_RS_i_4/O
                         net (fo=1, routed)           0.801     6.567    LCD_RS_i_4_n_0
    SLICE_X83Y129        LUT6 (Prop_lut6_I5_O)        0.124     6.691 r  LCD_RS_i_1/O
                         net (fo=9, routed)           0.507     7.199    LCD_RS_i_1_n_0
    SLICE_X84Y128        FDPE                                         r  LCD_DATA_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 number_btn[5]
                            (input port)
  Destination:            LCD_DATA_reg[1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.199ns  (logic 1.985ns (27.571%)  route 5.214ns (72.429%))
  Logic Levels:           5  (IBUF=1 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  number_btn[5] (IN)
                         net (fo=0)                   0.000     0.000    number_btn[5]
    P6                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  number_btn_IBUF[5]_inst/O
                         net (fo=7, routed)           1.958     3.447    number_btn_IBUF[5]
    SLICE_X85Y128        LUT5 (Prop_lut5_I4_O)        0.124     3.571 r  LCD_RS_i_13/O
                         net (fo=1, routed)           1.138     4.709    LCD_RS_i_13_n_0
    SLICE_X85Y129        LUT6 (Prop_lut6_I5_O)        0.124     4.833 f  LCD_RS_i_9/O
                         net (fo=1, routed)           0.809     5.642    LCD_RS_i_9_n_0
    SLICE_X84Y129        LUT6 (Prop_lut6_I4_O)        0.124     5.766 r  LCD_RS_i_4/O
                         net (fo=1, routed)           0.801     6.567    LCD_RS_i_4_n_0
    SLICE_X83Y129        LUT6 (Prop_lut6_I5_O)        0.124     6.691 r  LCD_RS_i_1/O
                         net (fo=9, routed)           0.507     7.199    LCD_RS_i_1_n_0
    SLICE_X84Y128        FDCE                                         r  LCD_DATA_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 number_btn[5]
                            (input port)
  Destination:            LCD_DATA_reg[5]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.199ns  (logic 1.985ns (27.571%)  route 5.214ns (72.429%))
  Logic Levels:           5  (IBUF=1 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P6                                                0.000     0.000 r  number_btn[5] (IN)
                         net (fo=0)                   0.000     0.000    number_btn[5]
    P6                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  number_btn_IBUF[5]_inst/O
                         net (fo=7, routed)           1.958     3.447    number_btn_IBUF[5]
    SLICE_X85Y128        LUT5 (Prop_lut5_I4_O)        0.124     3.571 r  LCD_RS_i_13/O
                         net (fo=1, routed)           1.138     4.709    LCD_RS_i_13_n_0
    SLICE_X85Y129        LUT6 (Prop_lut6_I5_O)        0.124     4.833 f  LCD_RS_i_9/O
                         net (fo=1, routed)           0.809     5.642    LCD_RS_i_9_n_0
    SLICE_X84Y129        LUT6 (Prop_lut6_I4_O)        0.124     5.766 r  LCD_RS_i_4/O
                         net (fo=1, routed)           0.801     6.567    LCD_RS_i_4_n_0
    SLICE_X83Y129        LUT6 (Prop_lut6_I5_O)        0.124     6.691 r  LCD_RS_i_1/O
                         net (fo=9, routed)           0.507     7.199    LCD_RS_i_1_n_0
    SLICE_X84Y130        FDCE                                         r  LCD_DATA_reg[5]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LCD_RS_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            LCD_RS
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.157ns  (logic 4.034ns (56.366%)  route 3.123ns (43.634%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y129        FDCE                         0.000     0.000 r  LCD_RS_reg/C
    SLICE_X84Y129        FDCE (Prop_fdce_C_Q)         0.518     0.518 r  LCD_RS_reg/Q
                         net (fo=1, routed)           3.123     3.641    LCD_RS_OBUF
    G6                   OBUF (Prop_obuf_I_O)         3.516     7.157 r  LCD_RS_OBUF_inst/O
                         net (fo=0)                   0.000     7.157    LCD_RS
    G6                                                                r  LCD_RS (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 LCD_DATA_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            LCD_DATA[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.138ns  (logic 4.214ns (59.033%)  route 2.924ns (40.967%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y129        FDCE                         0.000     0.000 r  LCD_DATA_reg[4]/C
    SLICE_X84Y129        FDCE (Prop_fdce_C_Q)         0.478     0.478 r  LCD_DATA_reg[4]/Q
                         net (fo=1, routed)           2.924     3.402    LCD_DATA_OBUF[4]
    A2                   OBUF (Prop_obuf_I_O)         3.736     7.138 r  LCD_DATA_OBUF[4]_inst/O
                         net (fo=0)                   0.000     7.138    LCD_DATA[4]
    A2                                                                r  LCD_DATA[4] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 O1/btn_reg_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            O1/btn_trig_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y127        FDCE                         0.000     0.000 r  O1/btn_reg_reg[6]/C
    SLICE_X85Y127        FDCE (Prop_fdce_C_Q)         0.141     0.141 f  O1/btn_reg_reg[6]/Q
                         net (fo=1, routed)           0.054     0.195    O1/btn_reg[6]
    SLICE_X84Y127        LUT2 (Prop_lut2_I1_O)        0.045     0.240 r  O1/btn_trig[6]_i_1/O
                         net (fo=1, routed)           0.000     0.240    O1/btn_trig[6]_i_1_n_0
    SLICE_X84Y127        FDCE                                         r  O1/btn_trig_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 O1/btn_reg_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            O1/btn_trig_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.280ns  (logic 0.227ns (80.953%)  route 0.053ns (19.047%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y128        FDCE                         0.000     0.000 r  O1/btn_reg_reg[4]/C
    SLICE_X83Y128        FDCE (Prop_fdce_C_Q)         0.128     0.128 f  O1/btn_reg_reg[4]/Q
                         net (fo=1, routed)           0.053     0.181    O1/btn_reg[4]
    SLICE_X83Y128        LUT2 (Prop_lut2_I1_O)        0.099     0.280 r  O1/btn_trig[4]_i_1/O
                         net (fo=1, routed)           0.000     0.280    O1/btn_trig[4]_i_1_n_0
    SLICE_X83Y128        FDCE                                         r  O1/btn_trig_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 O1/btn_reg_reg[10]/C
                            (rising edge-triggered cell FDCE)
  Destination:            O1/btn_trig_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.281ns  (logic 0.227ns (80.665%)  route 0.054ns (19.335%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y127        FDCE                         0.000     0.000 r  O1/btn_reg_reg[10]/C
    SLICE_X85Y127        FDCE (Prop_fdce_C_Q)         0.128     0.128 f  O1/btn_reg_reg[10]/Q
                         net (fo=1, routed)           0.054     0.182    O1/btn_reg[10]
    SLICE_X85Y127        LUT2 (Prop_lut2_I1_O)        0.099     0.281 r  O1/btn_trig[10]_i_1/O
                         net (fo=1, routed)           0.000     0.281    O1/btn_trig[10]_i_1_n_0
    SLICE_X85Y127        FDCE                                         r  O1/btn_trig_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 O1/btn_reg_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            O1/btn_trig_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.283ns  (logic 0.186ns (65.755%)  route 0.097ns (34.245%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y126        FDCE                         0.000     0.000 r  O1/btn_reg_reg[5]/C
    SLICE_X83Y126        FDCE (Prop_fdce_C_Q)         0.141     0.141 f  O1/btn_reg_reg[5]/Q
                         net (fo=1, routed)           0.097     0.238    O1/btn_reg[5]
    SLICE_X82Y126        LUT2 (Prop_lut2_I1_O)        0.045     0.283 r  O1/btn_trig[5]_i_1/O
                         net (fo=1, routed)           0.000     0.283    O1/btn_trig[5]_i_1_n_0
    SLICE_X82Y126        FDCE                                         r  O1/btn_trig_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 O1/btn_reg_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            O1/btn_trig_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.289ns  (logic 0.227ns (78.604%)  route 0.062ns (21.396%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y125        FDCE                         0.000     0.000 r  O1/btn_reg_reg[2]/C
    SLICE_X82Y125        FDCE (Prop_fdce_C_Q)         0.128     0.128 f  O1/btn_reg_reg[2]/Q
                         net (fo=1, routed)           0.062     0.190    O1/btn_reg[2]
    SLICE_X82Y125        LUT2 (Prop_lut2_I1_O)        0.099     0.289 r  O1/btn_trig[2]_i_1/O
                         net (fo=1, routed)           0.000     0.289    O1/btn_trig[2]_i_1_n_0
    SLICE_X82Y125        FDCE                                         r  O1/btn_trig_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 O1/btn_reg_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            O1/btn_trig_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.323ns  (logic 0.186ns (57.598%)  route 0.137ns (42.402%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y128        FDCE                         0.000     0.000 r  O1/btn_reg_reg[1]/C
    SLICE_X82Y128        FDCE (Prop_fdce_C_Q)         0.141     0.141 f  O1/btn_reg_reg[1]/Q
                         net (fo=1, routed)           0.137     0.278    O1/btn_reg[1]
    SLICE_X83Y128        LUT2 (Prop_lut2_I1_O)        0.045     0.323 r  O1/btn_trig[1]_i_1/O
                         net (fo=1, routed)           0.000     0.323    O1/btn_trig[1]_i_1_n_0
    SLICE_X83Y128        FDCE                                         r  O1/btn_trig_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 O1/btn_reg_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            O1/btn_trig_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.323ns  (logic 0.186ns (57.594%)  route 0.137ns (42.406%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y126        FDCE                         0.000     0.000 r  O1/btn_reg_reg[7]/C
    SLICE_X83Y126        FDCE (Prop_fdce_C_Q)         0.141     0.141 f  O1/btn_reg_reg[7]/Q
                         net (fo=1, routed)           0.137     0.278    O1/btn_reg[7]
    SLICE_X82Y126        LUT2 (Prop_lut2_I1_O)        0.045     0.323 r  O1/btn_trig[7]_i_1/O
                         net (fo=1, routed)           0.000     0.323    O1/btn_trig[7]_i_1_n_0
    SLICE_X82Y126        FDCE                                         r  O1/btn_trig_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 O1/btn_reg_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            O1/btn_trig_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.326ns  (logic 0.186ns (57.037%)  route 0.140ns (42.963%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y127        FDCE                         0.000     0.000 r  O1/btn_reg_reg[3]/C
    SLICE_X85Y127        FDCE (Prop_fdce_C_Q)         0.141     0.141 f  O1/btn_reg_reg[3]/Q
                         net (fo=1, routed)           0.140     0.281    O1/btn_reg[3]
    SLICE_X84Y127        LUT2 (Prop_lut2_I1_O)        0.045     0.326 r  O1/btn_trig[3]_i_1/O
                         net (fo=1, routed)           0.000     0.326    O1/btn_trig[3]_i_1_n_0
    SLICE_X84Y127        FDCE                                         r  O1/btn_trig_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cnt_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            cnt_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.186ns (50.484%)  route 0.182ns (49.516%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y128        FDCE                         0.000     0.000 r  cnt_reg[2]/C
    SLICE_X81Y128        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  cnt_reg[2]/Q
                         net (fo=13, routed)          0.182     0.323    cnt_reg_n_0_[2]
    SLICE_X81Y128        LUT6 (Prop_lut6_I5_O)        0.045     0.368 r  cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     0.368    cnt[2]
    SLICE_X81Y128        FDCE                                         r  cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cursor_position_reg[0]_P/C
                            (rising edge-triggered cell FDRE)
  Destination:            cursor_position_reg[0]_P/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.370ns  (logic 0.209ns (56.430%)  route 0.161ns (43.570%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y129        FDRE                         0.000     0.000 r  cursor_position_reg[0]_P/C
    SLICE_X80Y129        FDRE (Prop_fdre_C_Q)         0.164     0.164 f  cursor_position_reg[0]_P/Q
                         net (fo=12, routed)          0.161     0.325    cursor_position_reg[0]_P_n_0
    SLICE_X80Y129        LUT6 (Prop_lut6_I5_O)        0.045     0.370 r  cursor_position[0]_P_i_1/O
                         net (fo=1, routed)           0.000     0.370    cursor_position[0]_P_i_1_n_0
    SLICE_X80Y129        FDRE                                         r  cursor_position_reg[0]_P/D
  -------------------------------------------------------------------    -------------------





