// Seed: 894518289
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  input wire id_6;
  input wire id_5;
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_8;
  assign id_2 = id_2;
  wire id_9;
  tri0 id_10, id_11, id_12;
  wire id_13;
  assign id_2 = id_1 ? 1'b0 : id_5;
  wire id_14;
  assign id_8 = id_3;
  wire id_15;
  assign id_11 = 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  module_0(
      id_4, id_1, id_4, id_3, id_4, id_4, id_3
  );
  assign id_4 = id_4;
  assign id_4 = id_1;
  wire id_5, id_6, id_7;
endmodule
