Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.3 (win64) Build 2018833 Wed Oct  4 19:58:22 MDT 2017
| Date         : Sat Dec  9 06:34:55 2017
| Host         : DESKTOP-777TLCU running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    25 |
| Unused register locations in slices containing registers |    83 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              25 |           15 |
| No           | No                    | Yes                    |              20 |            6 |
| No           | Yes                   | No                     |              54 |           19 |
| Yes          | No                    | No                     |              59 |           16 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              79 |           23 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------------+-----------------------------------------------+--------------------------------------------+------------------+----------------+
|     Clock Signal     |                 Enable Signal                 |              Set/Reset Signal              | Slice Load Count | Bel Load Count |
+----------------------+-----------------------------------------------+--------------------------------------------+------------------+----------------+
|  xvga1/CLK           | gm/direction_x[2]_i_1_n_0                     |                                            |                2 |              4 |
|  CLK100MHZ_IBUF_BUFG |                                               | aa/ACCEL_X_CLIP[5]                         |                2 |              4 |
|  CLK100MHZ_IBUF_BUFG | accel/Cmd_Reg[0]_0                            | accel/Cmd_Reg[0][6]_i_1_n_0                |                2 |              4 |
|  CLK100MHZ_IBUF_BUFG | accel/Enable_Sum                              | accel/Reset_Cnt_Num_Reads                  |                1 |              4 |
|  CLK100MHZ_IBUF_BUFG | accel/FSM_sequential_StC_Adxl_Ctrl[3]_i_1_n_0 | reset_IBUF                                 |                1 |              4 |
|  CLK65/inst/clk_out1 |                                               |                                            |                3 |              4 |
|  CLK100MHZ_IBUF_BUFG | accel/Cmd_Reg[1][6]_i_2_n_0                   | accel/Cmd_Reg[1]0_in[7]                    |                1 |              5 |
|  CLK100MHZ_IBUF_BUFG |                                               | reset_IBUF                                 |                3 |              6 |
|  CLK100MHZ_IBUF_BUFG |                                               | accel/SPI_Interface/SCLK_2X_DIV[5]_i_1_n_0 |                2 |              6 |
|  CLK100MHZ_IBUF_BUFG | accel/Cmd_Reg[2][6]_i_2_n_0                   | accel/Cmd_Reg[2][7]                        |                1 |              6 |
|  CLK100MHZ_IBUF_BUFG | accel/SPI_Interface/MOSI_REG[7]_i_1_n_0       |                                            |                2 |              7 |
|  CLK100MHZ_IBUF_BUFG | accel/Shift_Cmd_Reg                           | reset_IBUF                                 |                1 |              7 |
|  CLK100MHZ_IBUF_BUFG | accel/SPI_Interface/Dout[7]_i_1_n_0           |                                            |                2 |              8 |
|  CLK100MHZ_IBUF_BUFG | accel/SPI_Interface/SHIFT_TICK_IN             |                                            |                2 |              8 |
|  CLK100MHZ_IBUF_BUFG |                                               | accel/Cnt_SS_Inactive0                     |                3 |             10 |
|  CLK65/inst/clk_out1 | xvga1/hreset                                  | xvga1/vcount0                              |                4 |             10 |
|  CLK100MHZ_IBUF_BUFG | accel/E[0]                                    | reset_IBUF                                 |                4 |             11 |
|  CLK65/inst/clk_out1 |                                               | xvga1/hreset                               |                4 |             11 |
|  CLK100MHZ_IBUF_BUFG | accel/Data_Ready_1                            | reset_IBUF                                 |                4 |             12 |
|  CLK65/inst/clk_out1 | rgb[11]_i_1_n_0                               |                                            |                5 |             12 |
|  CLK100MHZ_IBUF_BUFG | accel/Enable_Sum                              | accel/ACCEL_X_SUM0                         |                4 |             16 |
|  CLK100MHZ_IBUF_BUFG |                                               | accel/Reset_Sample_Rate_Div                |                5 |             17 |
|  xvga1/CLK           |                                               | reset_game_IBUF                            |                6 |             20 |
|  CLK100MHZ_IBUF_BUFG |                                               |                                            |               12 |             21 |
|  CLK100MHZ_IBUF_BUFG | accel/SPI_Interface/Shift_Data_Reg            |                                            |                4 |             26 |
+----------------------+-----------------------------------------------+--------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 4      |                     6 |
| 5      |                     1 |
| 6      |                     3 |
| 7      |                     2 |
| 8      |                     2 |
| 10     |                     2 |
| 11     |                     2 |
| 12     |                     2 |
| 16+    |                     5 |
+--------+-----------------------+


