==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg484-1'
INFO: [HLS 200-1505] Using flow_target 'vitis'
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_latency=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_alignment_byte_size=64
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_max_widen_bitwidth=512
INFO: [HLS 200-1464] Running solution command: config_interface -default_interface=kernel
INFO: [HLS 200-1464] Running solution command: config_interface -m_axi_offset=slave
INFO: [HLS 200-1464] Running solution command: config_rtl -register_reset_num=3
INFO: [HLS 200-1510] Running: set_part xc7z020clg484-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_interface -m_axi_alignment_byte_size 64 -m_axi_latency 64 -m_axi_max_widen_bitwidth 512 -m_axi_offset slave 
INFO: [HLS 200-1510] Running: config_rtl -register_reset_num 3 
INFO: [HLS 200-1510] Running: set_directive_unroll compute_matrices/fix_direction 
INFO: [HLS 200-1510] Running: set_directive_unroll compute_matrices/string1_buffer 
INFO: [HLS 200-1510] Running: set_directive_unroll compute_matrices/string2_buffer 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 162.068 MB.
INFO: [HLS 200-10] Analyzing design file 'hw_baseline/Vitis_HLS/lsal.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4.63 seconds. CPU system time: 0.34 seconds. Elapsed time: 5.52 seconds; current allocated memory: 163.250 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'string1_buffer'(hw_baseline/Vitis_HLS/lsal.cpp:63:17) has been inferred on port 'gmem' (hw_baseline/Vitis_HLS/lsal.cpp:63:17)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 32 in loop 'string2_buffer'(hw_baseline/Vitis_HLS/lsal.cpp:68:17) has been inferred on port 'gmem' (hw_baseline/Vitis_HLS/lsal.cpp:68:17)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 32 in loop 'anonymous'() has been inferred on port 'gmem'
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.5 seconds. CPU system time: 0.39 seconds. Elapsed time: 6.64 seconds; current allocated memory: 165.565 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 165.566 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.09 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.29 seconds; current allocated memory: 171.717 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.17 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.28 seconds; current allocated memory: 178.952 MB.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-7.2' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-7.3' in function 'compute_matrices' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-7.4' in function 'compute_matrices' automatically.
WARNING: [HLS 200-936] Cannot unroll loop 'string1_buffer' (hw_baseline/Vitis_HLS/lsal.cpp:63) in function 'compute_matrices': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'string2_buffer' (hw_baseline/Vitis_HLS/lsal.cpp:68) in function 'compute_matrices': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'fix_direction' (hw_baseline/Vitis_HLS/lsal.cpp:136) in function 'compute_matrices': cannot completely unroll a loop with a variable trip count.
INFO: [XFORM 203-101] Partitioning array 'string1.V' (hw_baseline/Vitis_HLS/lsal.cpp:54) in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-101] Partitioning array 'string2.V' (hw_baseline/Vitis_HLS/lsal.cpp:56) in dimension 1 with a cyclic factor 2.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hw_baseline/Vitis_HLS/lsal.cpp:48:6) to (hw_baseline/Vitis_HLS/lsal.cpp:120:9) in function 'compute_matrices'... converting 9 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.49 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.72 seconds; current allocated memory: 207.648 MB.
WARNING: [XFORM 203-561] Updating loop upper bound from -1 to 511 for loop 'Loop-5-3' in function 'compute_matrices'.
WARNING: [XFORM 203-561] Updating loop upper bound from -1 to 511 for loop 'fix_direction' in function 'compute_matrices'.
WARNING: [HLS 200-960] Cannot flatten loop 'diag_for' (hw_baseline/Vitis_HLS/lsal.cpp:52:6) in function 'compute_matrices' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'current_diag' 
INFO: [HLS 200-472] Inferring partial write operation for 'up_diag' 
INFO: [HLS 200-472] Inferring partial write operation for 'upper_diag' 
INFO: [HLS 200-472] Inferring partial write operation for 'current_diag' (hw_baseline/Vitis_HLS/lsal.cpp:127:20)
INFO: [HLS 200-472] Inferring partial write operation for 'direction_diag.V' (hw_baseline/Vitis_HLS/lsal.cpp:128:22)
INFO: [HLS 200-472] Inferring partial write operation for 'upper_diag' 
INFO: [HLS 200-472] Inferring partial write operation for 'up_diag' 
INFO: [HLS 200-472] Inferring partial write operation for 'string1.V[0]' (hw_baseline/Vitis_HLS/lsal.cpp:65:13)
INFO: [HLS 200-472] Inferring partial write operation for 'string2.V[0]' (hw_baseline/Vitis_HLS/lsal.cpp:70:13)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.54 seconds; current allocated memory: 206.778 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'compute_matrices' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_matrices' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring 1WnR RAM type for array 'up_diag'. Use bind_storage pragma to overwrite if needed.
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 2'
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'Loop 3'
INFO: [SCHED 204-61] Pipelining loop 'string1_buffer'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'string1_buffer'
INFO: [SCHED 204-61] Pipelining loop 'string2_buffer'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'string2_buffer'
INFO: [SCHED 204-61] Pipelining loop 'col_for'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 74, loop 'col_for'
INFO: [SCHED 204-61] Pipelining loop 'diag_for.2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'diag_for.2'
INFO: [SCHED 204-61] Pipelining loop 'diag_for.3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'diag_for.3'
INFO: [SCHED 204-61] Pipelining loop 'diag_for.4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'diag_for.4'
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
