/*


 Copyright (c) 2002-2016 Microsemi Corporation "Microsemi". All Rights Reserved.

 Unpublished rights reserved under the copyright laws of the United States of
 America, other countries and international treaties. Permission to use, copy,
 store and modify, the software and its source code is granted but only in
 connection with products utilizing the Microsemi switch and PHY products.
 Permission is also granted for you to integrate into other products, disclose,
 transmit and distribute the software only in an absolute machine readable format
 (e.g. HEX file) and only in or with products utilizing the Microsemi switch and
 PHY products.  The source code of the software may not be disclosed, transmitted
 or distributed without the prior written permission of Microsemi.

 This copyright notice must appear in any copy, modification, disclosure,
 transmission or distribution of the software.  Microsemi retains all ownership,
 copyright, trade secret and proprietary rights in the software and its source code,
 including all modifications thereto.

 THIS SOFTWARE HAS BEEN PROVIDED "AS IS". MICROSEMI HEREBY DISCLAIMS ALL WARRANTIES
 OF ANY KIND WITH RESPECT TO THE SOFTWARE, WHETHER SUCH WARRANTIES ARE EXPRESS,
 IMPLIED, STATUTORY OR OTHERWISE INCLUDING, WITHOUT LIMITATION, WARRANTIES OF
 MERCHANTABILITY, FITNESS FOR A PARTICULAR USE OR PURPOSE AND NON-INFRINGEMENT.

*/
// register structures for mode PSS

#define GCB_TBL_SIZE   8

 static static_cfg_t gcb_0_pss_tbl[8] = { {DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0_CLIENT_RX_MUX_0_PSS), (VTSS_M_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0_CLIENT_RX_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0_PSS), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0_PSS), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC2_TX_CLK_MUX_0_PSS | VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC1_TX_CLK_MUX_0_PSS), (VTSS_M_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC2_TX_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC1_TX_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_LINE_CLK_MUX_0_PSS | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_LINE_CLK_MUX_0_PSS | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_SYS_CLK_MUX_0_PSS | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_SYS_CLK_MUX_0_PSS), (VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_LINE_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_LINE_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_SYS_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_SYS_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_LINE_CLK_MUX_0_PSS | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_LINE_CLK_MUX_0_PSS | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_SYS_CLK_MUX_0_PSS | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_SYS_CLK_MUX_0_PSS), (VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_LINE_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_LINE_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_SYS_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_SYS_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_LINE_XFI_CLK_MUX_0_PSS | VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_UPI_XFI_CLK_MUX_0_PSS), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_LINE_XFI_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_UPI_XFI_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_OTN_GAP_CLK_MUX_0_PSS | VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_UPI_CXFI_RCVDCLK_MUX_0_PSS), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_OTN_GAP_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_UPI_CXFI_RCVDCLK_MUX_0)} };


static static_cfg_t gcb_1_pss_tbl[8] = { {DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1_CLIENT_RX_MUX_1_PSS), (VTSS_M_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1_CLIENT_RX_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1_PSS), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1_PSS), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC2_TX_CLK_MUX_1_PSS | VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC1_TX_CLK_MUX_1_PSS), (VTSS_M_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC2_TX_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC1_TX_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_LINE_CLK_MUX_1_PSS | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_LINE_CLK_MUX_1_PSS | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_SYS_CLK_MUX_1_PSS | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_SYS_CLK_MUX_1_PSS), (VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_LINE_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_LINE_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_SYS_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_SYS_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_LINE_CLK_MUX_1_PSS | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_LINE_CLK_MUX_1_PSS | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_SYS_CLK_MUX_1_PSS | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_SYS_CLK_MUX_1_PSS), (VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_LINE_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_LINE_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_SYS_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_SYS_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_LINE_XFI_CLK_MUX_1_PSS | VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_UPI_XFI_CLK_MUX_1_PSS), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_LINE_XFI_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_UPI_XFI_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_OTN_GAP_CLK_MUX_1_PSS | VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_UPI_CXFI_RCVDCLK_MUX_1_PSS), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_OTN_GAP_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_UPI_CXFI_RCVDCLK_MUX_1)} };


// register structures for mode PSS_W

static static_cfg_t gcb_0_pss_w_tbl[8] = { {DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0_CLIENT_RX_MUX_0_PSS_W), (VTSS_M_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0_CLIENT_RX_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0_PSS_W), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0_PSS_W), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC2_TX_CLK_MUX_0_PSS_W | VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC1_TX_CLK_MUX_0_PSS_W), (VTSS_M_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC2_TX_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC1_TX_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_LINE_CLK_MUX_0_PSS_W | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_LINE_CLK_MUX_0_PSS_W | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_SYS_CLK_MUX_0_PSS_W | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_SYS_CLK_MUX_0_PSS_W), (VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_LINE_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_LINE_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_SYS_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_SYS_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_LINE_CLK_MUX_0_PSS_W | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_LINE_CLK_MUX_0_PSS_W | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_SYS_CLK_MUX_0_PSS_W | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_SYS_CLK_MUX_0_PSS_W), (VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_LINE_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_LINE_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_SYS_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_SYS_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_LINE_XFI_CLK_MUX_0_PSS_W | VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_UPI_XFI_CLK_MUX_0_PSS_W), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_LINE_XFI_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_UPI_XFI_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_OTN_GAP_CLK_MUX_0_PSS_W | VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_UPI_CXFI_RCVDCLK_MUX_0_PSS_W), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_OTN_GAP_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_UPI_CXFI_RCVDCLK_MUX_0)} };


static static_cfg_t gcb_1_pss_w_tbl[8] = { {DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1_CLIENT_RX_MUX_1_PSS_W), (VTSS_M_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1_CLIENT_RX_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1_PSS_W), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1_PSS_W), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC2_TX_CLK_MUX_1_PSS_W | VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC1_TX_CLK_MUX_1_PSS_W), (VTSS_M_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC2_TX_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC1_TX_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_LINE_CLK_MUX_1_PSS_W | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_LINE_CLK_MUX_1_PSS_W | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_SYS_CLK_MUX_1_PSS_W | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_SYS_CLK_MUX_1_PSS_W), (VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_LINE_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_LINE_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_SYS_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_SYS_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_LINE_CLK_MUX_1_PSS_W | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_LINE_CLK_MUX_1_PSS_W | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_SYS_CLK_MUX_1_PSS_W | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_SYS_CLK_MUX_1_PSS_W), (VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_LINE_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_LINE_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_SYS_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_SYS_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_LINE_XFI_CLK_MUX_1_PSS_W | VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_UPI_XFI_CLK_MUX_1_PSS_W), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_LINE_XFI_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_UPI_XFI_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_OTN_GAP_CLK_MUX_1_PSS_W | VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_UPI_CXFI_RCVDCLK_MUX_1_PSS_W), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_OTN_GAP_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_UPI_CXFI_RCVDCLK_MUX_1)} };


// register structures for mode PSOC_a

static static_cfg_t gcb_0_psoc_a_tbl[8] = { {DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0_CLIENT_RX_MUX_0_PSOC_a), (VTSS_M_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0_CLIENT_RX_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0_PSOC_a), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0_PSOC_a), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC2_TX_CLK_MUX_0_PSOC_a | VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC1_TX_CLK_MUX_0_PSOC_a), (VTSS_M_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC2_TX_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC1_TX_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_LINE_CLK_MUX_0_PSOC_a | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_LINE_CLK_MUX_0_PSOC_a | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_SYS_CLK_MUX_0_PSOC_a | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_SYS_CLK_MUX_0_PSOC_a), (VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_LINE_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_LINE_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_SYS_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_SYS_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_LINE_CLK_MUX_0_PSOC_a | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_LINE_CLK_MUX_0_PSOC_a | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_SYS_CLK_MUX_0_PSOC_a | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_SYS_CLK_MUX_0_PSOC_a), (VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_LINE_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_LINE_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_SYS_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_SYS_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_LINE_XFI_CLK_MUX_0_PSOC_a | VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_UPI_XFI_CLK_MUX_0_PSOC_a), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_LINE_XFI_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_UPI_XFI_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_OTN_GAP_CLK_MUX_0_PSOC_a | VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_UPI_CXFI_RCVDCLK_MUX_0_PSOC_a), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_OTN_GAP_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_UPI_CXFI_RCVDCLK_MUX_0)} };


static static_cfg_t gcb_1_psoc_a_tbl[8] = { {DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1_CLIENT_RX_MUX_1_PSOC_a), (VTSS_M_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1_CLIENT_RX_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1_PSOC_a), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1_PSOC_a), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC2_TX_CLK_MUX_1_PSOC_a | VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC1_TX_CLK_MUX_1_PSOC_a), (VTSS_M_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC2_TX_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC1_TX_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_LINE_CLK_MUX_1_PSOC_a | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_LINE_CLK_MUX_1_PSOC_a | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_SYS_CLK_MUX_1_PSOC_a | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_SYS_CLK_MUX_1_PSOC_a), (VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_LINE_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_LINE_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_SYS_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_SYS_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_LINE_CLK_MUX_1_PSOC_a | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_LINE_CLK_MUX_1_PSOC_a | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_SYS_CLK_MUX_1_PSOC_a | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_SYS_CLK_MUX_1_PSOC_a), (VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_LINE_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_LINE_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_SYS_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_SYS_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_LINE_XFI_CLK_MUX_1_PSOC_a | VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_UPI_XFI_CLK_MUX_1_PSOC_a), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_LINE_XFI_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_UPI_XFI_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_OTN_GAP_CLK_MUX_1_PSOC_a | VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_UPI_CXFI_RCVDCLK_MUX_1_PSOC_a), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_OTN_GAP_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_UPI_CXFI_RCVDCLK_MUX_1)} };


// register structures for mode PSOC_Wa

static static_cfg_t gcb_0_psoc_wa_tbl[8] = { {DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0_CLIENT_RX_MUX_0_PSOC_Wa), (VTSS_M_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0_CLIENT_RX_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0_PSOC_Wa), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0_PSOC_Wa), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC2_TX_CLK_MUX_0_PSOC_Wa | VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC1_TX_CLK_MUX_0_PSOC_Wa), (VTSS_M_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC2_TX_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC1_TX_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_LINE_CLK_MUX_0_PSOC_Wa | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_LINE_CLK_MUX_0_PSOC_Wa | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_SYS_CLK_MUX_0_PSOC_Wa | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_SYS_CLK_MUX_0_PSOC_Wa), (VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_LINE_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_LINE_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_SYS_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_SYS_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_LINE_CLK_MUX_0_PSOC_Wa | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_LINE_CLK_MUX_0_PSOC_Wa | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_SYS_CLK_MUX_0_PSOC_Wa | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_SYS_CLK_MUX_0_PSOC_Wa), (VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_LINE_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_LINE_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_SYS_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_SYS_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_LINE_XFI_CLK_MUX_0_PSOC_Wa | VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_UPI_XFI_CLK_MUX_0_PSOC_Wa), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_LINE_XFI_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_UPI_XFI_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_OTN_GAP_CLK_MUX_0_PSOC_Wa | VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_UPI_CXFI_RCVDCLK_MUX_0_PSOC_Wa), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_OTN_GAP_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_UPI_CXFI_RCVDCLK_MUX_0)} };


static static_cfg_t gcb_1_psoc_wa_tbl[8] = { {DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1_CLIENT_RX_MUX_1_PSOC_Wa), (VTSS_M_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1_CLIENT_RX_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1_PSOC_Wa), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1_PSOC_Wa), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC2_TX_CLK_MUX_1_PSOC_Wa | VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC1_TX_CLK_MUX_1_PSOC_Wa), (VTSS_M_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC2_TX_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC1_TX_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_LINE_CLK_MUX_1_PSOC_Wa | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_LINE_CLK_MUX_1_PSOC_Wa | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_SYS_CLK_MUX_1_PSOC_Wa | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_SYS_CLK_MUX_1_PSOC_Wa), (VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_LINE_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_LINE_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_SYS_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_SYS_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_LINE_CLK_MUX_1_PSOC_Wa | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_LINE_CLK_MUX_1_PSOC_Wa | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_SYS_CLK_MUX_1_PSOC_Wa | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_SYS_CLK_MUX_1_PSOC_Wa), (VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_LINE_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_LINE_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_SYS_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_SYS_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_LINE_XFI_CLK_MUX_1_PSOC_Wa | VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_UPI_XFI_CLK_MUX_1_PSOC_Wa), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_LINE_XFI_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_UPI_XFI_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_OTN_GAP_CLK_MUX_1_PSOC_Wa | VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_UPI_CXFI_RCVDCLK_MUX_1_PSOC_Wa), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_OTN_GAP_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_UPI_CXFI_RCVDCLK_MUX_1)} };


// register structures for mode PSOC_s

static static_cfg_t gcb_0_psoc_s_tbl[8] = { {DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0_CLIENT_RX_MUX_0_PSOC_s), (VTSS_M_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0_CLIENT_RX_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0_PSOC_s), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0_PSOC_s), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC2_TX_CLK_MUX_0_PSOC_s | VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC1_TX_CLK_MUX_0_PSOC_s), (VTSS_M_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC2_TX_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC1_TX_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_LINE_CLK_MUX_0_PSOC_s | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_LINE_CLK_MUX_0_PSOC_s | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_SYS_CLK_MUX_0_PSOC_s | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_SYS_CLK_MUX_0_PSOC_s), (VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_LINE_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_LINE_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_SYS_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_SYS_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_LINE_CLK_MUX_0_PSOC_s | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_LINE_CLK_MUX_0_PSOC_s | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_SYS_CLK_MUX_0_PSOC_s | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_SYS_CLK_MUX_0_PSOC_s), (VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_LINE_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_LINE_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_SYS_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_SYS_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_LINE_XFI_CLK_MUX_0_PSOC_s | VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_UPI_XFI_CLK_MUX_0_PSOC_s), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_LINE_XFI_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_UPI_XFI_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_OTN_GAP_CLK_MUX_0_PSOC_s | VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_UPI_CXFI_RCVDCLK_MUX_0_PSOC_s), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_OTN_GAP_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_UPI_CXFI_RCVDCLK_MUX_0)} };


static static_cfg_t gcb_1_psoc_s_tbl[8] = { {DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1_CLIENT_RX_MUX_1_PSOC_s), (VTSS_M_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1_CLIENT_RX_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1_PSOC_s), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1_PSOC_s), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC2_TX_CLK_MUX_1_PSOC_s | VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC1_TX_CLK_MUX_1_PSOC_s), (VTSS_M_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC2_TX_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC1_TX_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_LINE_CLK_MUX_1_PSOC_s | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_LINE_CLK_MUX_1_PSOC_s | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_SYS_CLK_MUX_1_PSOC_s | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_SYS_CLK_MUX_1_PSOC_s), (VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_LINE_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_LINE_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_SYS_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_SYS_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_LINE_CLK_MUX_1_PSOC_s | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_LINE_CLK_MUX_1_PSOC_s | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_SYS_CLK_MUX_1_PSOC_s | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_SYS_CLK_MUX_1_PSOC_s), (VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_LINE_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_LINE_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_SYS_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_SYS_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_LINE_XFI_CLK_MUX_1_PSOC_s | VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_UPI_XFI_CLK_MUX_1_PSOC_s), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_LINE_XFI_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_UPI_XFI_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_OTN_GAP_CLK_MUX_1_PSOC_s | VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_UPI_CXFI_RCVDCLK_MUX_1_PSOC_s), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_OTN_GAP_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_UPI_CXFI_RCVDCLK_MUX_1)} };


// register structures for mode PSOC_Ws

static static_cfg_t gcb_0_psoc_ws_tbl[8] = { {DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0_CLIENT_RX_MUX_0_PSOC_Ws), (VTSS_M_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0_CLIENT_RX_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0_PSOC_Ws), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0_PSOC_Ws), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC2_TX_CLK_MUX_0_PSOC_Ws | VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC1_TX_CLK_MUX_0_PSOC_Ws), (VTSS_M_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC2_TX_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC1_TX_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_LINE_CLK_MUX_0_PSOC_Ws | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_LINE_CLK_MUX_0_PSOC_Ws | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_SYS_CLK_MUX_0_PSOC_Ws | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_SYS_CLK_MUX_0_PSOC_Ws), (VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_LINE_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_LINE_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_SYS_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_SYS_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_LINE_CLK_MUX_0_PSOC_Ws | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_LINE_CLK_MUX_0_PSOC_Ws | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_SYS_CLK_MUX_0_PSOC_Ws | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_SYS_CLK_MUX_0_PSOC_Ws), (VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_LINE_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_LINE_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_SYS_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_SYS_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_LINE_XFI_CLK_MUX_0_PSOC_Ws | VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_UPI_XFI_CLK_MUX_0_PSOC_Ws), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_LINE_XFI_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_UPI_XFI_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_OTN_GAP_CLK_MUX_0_PSOC_Ws | VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_UPI_CXFI_RCVDCLK_MUX_0_PSOC_Ws), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_OTN_GAP_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_UPI_CXFI_RCVDCLK_MUX_0)} };


static static_cfg_t gcb_1_psoc_ws_tbl[8] = { {DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1_CLIENT_RX_MUX_1_PSOC_Ws), (VTSS_M_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1_CLIENT_RX_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1_PSOC_Ws), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1_PSOC_Ws), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC2_TX_CLK_MUX_1_PSOC_Ws | VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC1_TX_CLK_MUX_1_PSOC_Ws), (VTSS_M_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC2_TX_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC1_TX_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_LINE_CLK_MUX_1_PSOC_Ws | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_LINE_CLK_MUX_1_PSOC_Ws | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_SYS_CLK_MUX_1_PSOC_Ws | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_SYS_CLK_MUX_1_PSOC_Ws), (VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_LINE_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_LINE_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_SYS_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_SYS_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_LINE_CLK_MUX_1_PSOC_Ws | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_LINE_CLK_MUX_1_PSOC_Ws | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_SYS_CLK_MUX_1_PSOC_Ws | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_SYS_CLK_MUX_1_PSOC_Ws), (VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_LINE_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_LINE_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_SYS_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_SYS_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_LINE_XFI_CLK_MUX_1_PSOC_Ws | VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_UPI_XFI_CLK_MUX_1_PSOC_Ws), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_LINE_XFI_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_UPI_XFI_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_OTN_GAP_CLK_MUX_1_PSOC_Ws | VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_UPI_CXFI_RCVDCLK_MUX_1_PSOC_Ws), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_OTN_GAP_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_UPI_CXFI_RCVDCLK_MUX_1)} };


// register structures for mode PEO_WMWa

static static_cfg_t gcb_0_peo_wmwa_tbl[8] = { {DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0_CLIENT_RX_MUX_0_PEO_WMWa), (VTSS_M_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0_CLIENT_RX_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0_PEO_WMWa), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0_PEO_WMWa), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC2_TX_CLK_MUX_0_PEO_WMWa | VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC1_TX_CLK_MUX_0_PEO_WMWa), (VTSS_M_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC2_TX_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC1_TX_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_LINE_CLK_MUX_0_PEO_WMWa | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_LINE_CLK_MUX_0_PEO_WMWa | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_SYS_CLK_MUX_0_PEO_WMWa | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_SYS_CLK_MUX_0_PEO_WMWa), (VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_LINE_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_LINE_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_SYS_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_SYS_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_LINE_CLK_MUX_0_PEO_WMWa | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_LINE_CLK_MUX_0_PEO_WMWa | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_SYS_CLK_MUX_0_PEO_WMWa | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_SYS_CLK_MUX_0_PEO_WMWa), (VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_LINE_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_LINE_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_SYS_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_SYS_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_LINE_XFI_CLK_MUX_0_PEO_WMWa | VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_UPI_XFI_CLK_MUX_0_PEO_WMWa), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_LINE_XFI_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_UPI_XFI_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_OTN_GAP_CLK_MUX_0_PEO_WMWa | VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_UPI_CXFI_RCVDCLK_MUX_0_PEO_WMWa), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_OTN_GAP_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_UPI_CXFI_RCVDCLK_MUX_0)} };


static static_cfg_t gcb_1_peo_wmwa_tbl[8] = { {DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1_CLIENT_RX_MUX_1_PEO_WMWa), (VTSS_M_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1_CLIENT_RX_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1_PEO_WMWa), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1_PEO_WMWa), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC2_TX_CLK_MUX_1_PEO_WMWa | VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC1_TX_CLK_MUX_1_PEO_WMWa), (VTSS_M_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC2_TX_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC1_TX_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_LINE_CLK_MUX_1_PEO_WMWa | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_LINE_CLK_MUX_1_PEO_WMWa | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_SYS_CLK_MUX_1_PEO_WMWa | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_SYS_CLK_MUX_1_PEO_WMWa), (VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_LINE_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_LINE_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_SYS_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_SYS_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_LINE_CLK_MUX_1_PEO_WMWa | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_LINE_CLK_MUX_1_PEO_WMWa | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_SYS_CLK_MUX_1_PEO_WMWa | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_SYS_CLK_MUX_1_PEO_WMWa), (VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_LINE_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_LINE_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_SYS_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_SYS_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_LINE_XFI_CLK_MUX_1_PEO_WMWa | VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_UPI_XFI_CLK_MUX_1_PEO_WMWa), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_LINE_XFI_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_UPI_XFI_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_OTN_GAP_CLK_MUX_1_PEO_WMWa | VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_UPI_CXFI_RCVDCLK_MUX_1_PEO_WMWa), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_OTN_GAP_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_UPI_CXFI_RCVDCLK_MUX_1)} };


// register structures for mode PEO_WMWs

static static_cfg_t gcb_0_peo_wmws_tbl[8] = { {DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0_CLIENT_RX_MUX_0_PEO_WMWs), (VTSS_M_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0_CLIENT_RX_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0_PEO_WMWs), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0_PEO_WMWs), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC2_TX_CLK_MUX_0_PEO_WMWs | VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC1_TX_CLK_MUX_0_PEO_WMWs), (VTSS_M_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC2_TX_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC1_TX_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_LINE_CLK_MUX_0_PEO_WMWs | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_LINE_CLK_MUX_0_PEO_WMWs | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_SYS_CLK_MUX_0_PEO_WMWs | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_SYS_CLK_MUX_0_PEO_WMWs), (VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_LINE_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_LINE_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_SYS_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_SYS_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_LINE_CLK_MUX_0_PEO_WMWs | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_LINE_CLK_MUX_0_PEO_WMWs | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_SYS_CLK_MUX_0_PEO_WMWs | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_SYS_CLK_MUX_0_PEO_WMWs), (VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_LINE_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_LINE_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_SYS_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_SYS_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_LINE_XFI_CLK_MUX_0_PEO_WMWs | VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_UPI_XFI_CLK_MUX_0_PEO_WMWs), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_LINE_XFI_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_UPI_XFI_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_OTN_GAP_CLK_MUX_0_PEO_WMWs | VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_UPI_CXFI_RCVDCLK_MUX_0_PEO_WMWs), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_OTN_GAP_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_UPI_CXFI_RCVDCLK_MUX_0)} };


static static_cfg_t gcb_1_peo_wmws_tbl[8] = { {DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1_CLIENT_RX_MUX_1_PEO_WMWs), (VTSS_M_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1_CLIENT_RX_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1_PEO_WMWs), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1_PEO_WMWs), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC2_TX_CLK_MUX_1_PEO_WMWs | VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC1_TX_CLK_MUX_1_PEO_WMWs), (VTSS_M_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC2_TX_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC1_TX_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_LINE_CLK_MUX_1_PEO_WMWs | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_LINE_CLK_MUX_1_PEO_WMWs | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_SYS_CLK_MUX_1_PEO_WMWs | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_SYS_CLK_MUX_1_PEO_WMWs), (VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_LINE_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_LINE_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_SYS_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_SYS_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_LINE_CLK_MUX_1_PEO_WMWs | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_LINE_CLK_MUX_1_PEO_WMWs | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_SYS_CLK_MUX_1_PEO_WMWs | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_SYS_CLK_MUX_1_PEO_WMWs), (VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_LINE_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_LINE_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_SYS_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_SYS_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_LINE_XFI_CLK_MUX_1_PEO_WMWs | VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_UPI_XFI_CLK_MUX_1_PEO_WMWs), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_LINE_XFI_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_UPI_XFI_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_OTN_GAP_CLK_MUX_1_PEO_WMWs | VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_UPI_CXFI_RCVDCLK_MUX_1_PEO_WMWs), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_OTN_GAP_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_UPI_CXFI_RCVDCLK_MUX_1)} };


// register structures for mode PEE_W

static static_cfg_t gcb_0_pee_w_tbl[8] = { {DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0_CLIENT_RX_MUX_0_PEE_W), (VTSS_M_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0_CLIENT_RX_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0_PEE_W), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0_PEE_W), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC2_TX_CLK_MUX_0_PEE_W | VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC1_TX_CLK_MUX_0_PEE_W), (VTSS_M_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC2_TX_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC1_TX_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_LINE_CLK_MUX_0_PEE_W | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_LINE_CLK_MUX_0_PEE_W | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_SYS_CLK_MUX_0_PEE_W | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_SYS_CLK_MUX_0_PEE_W), (VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_LINE_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_LINE_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_SYS_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_SYS_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_LINE_CLK_MUX_0_PEE_W | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_LINE_CLK_MUX_0_PEE_W | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_SYS_CLK_MUX_0_PEE_W | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_SYS_CLK_MUX_0_PEE_W), (VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_LINE_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_LINE_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_SYS_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_SYS_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_LINE_XFI_CLK_MUX_0_PEE_W | VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_UPI_XFI_CLK_MUX_0_PEE_W), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_LINE_XFI_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_UPI_XFI_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_OTN_GAP_CLK_MUX_0_PEE_W | VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_UPI_CXFI_RCVDCLK_MUX_0_PEE_W), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_OTN_GAP_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_UPI_CXFI_RCVDCLK_MUX_0)} };


static static_cfg_t gcb_1_pee_w_tbl[8] = { {DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1_CLIENT_RX_MUX_1_PEE_W), (VTSS_M_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1_CLIENT_RX_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1_PEE_W), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1_PEE_W), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC2_TX_CLK_MUX_1_PEE_W | VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC1_TX_CLK_MUX_1_PEE_W), (VTSS_M_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC2_TX_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC1_TX_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_LINE_CLK_MUX_1_PEE_W | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_LINE_CLK_MUX_1_PEE_W | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_SYS_CLK_MUX_1_PEE_W | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_SYS_CLK_MUX_1_PEE_W), (VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_LINE_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_LINE_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_SYS_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_SYS_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_LINE_CLK_MUX_1_PEE_W | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_LINE_CLK_MUX_1_PEE_W | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_SYS_CLK_MUX_1_PEE_W | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_SYS_CLK_MUX_1_PEE_W), (VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_LINE_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_LINE_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_SYS_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_SYS_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_LINE_XFI_CLK_MUX_1_PEE_W | VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_UPI_XFI_CLK_MUX_1_PEE_W), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_LINE_XFI_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_UPI_XFI_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_OTN_GAP_CLK_MUX_1_PEE_W | VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_UPI_CXFI_RCVDCLK_MUX_1_PEE_W), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_OTN_GAP_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_UPI_CXFI_RCVDCLK_MUX_1)} };


// register structures for mode PEE_MW

static static_cfg_t gcb_0_pee_mw_tbl[8] = { {DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0_CLIENT_RX_MUX_0_PEE_MW), (VTSS_M_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0_CLIENT_RX_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0_PEE_MW), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0_PEE_MW), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC2_TX_CLK_MUX_0_PEE_MW | VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC1_TX_CLK_MUX_0_PEE_MW), (VTSS_M_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC2_TX_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC1_TX_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_LINE_CLK_MUX_0_PEE_MW | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_LINE_CLK_MUX_0_PEE_MW | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_SYS_CLK_MUX_0_PEE_MW | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_SYS_CLK_MUX_0_PEE_MW), (VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_LINE_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_LINE_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_SYS_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_SYS_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_LINE_CLK_MUX_0_PEE_MW | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_LINE_CLK_MUX_0_PEE_MW | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_SYS_CLK_MUX_0_PEE_MW | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_SYS_CLK_MUX_0_PEE_MW), (VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_LINE_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_LINE_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_SYS_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_SYS_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_LINE_XFI_CLK_MUX_0_PEE_MW | VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_UPI_XFI_CLK_MUX_0_PEE_MW), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_LINE_XFI_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_UPI_XFI_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_OTN_GAP_CLK_MUX_0_PEE_MW | VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_UPI_CXFI_RCVDCLK_MUX_0_PEE_MW), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_OTN_GAP_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_UPI_CXFI_RCVDCLK_MUX_0)} };


static static_cfg_t gcb_1_pee_mw_tbl[8] = { {DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1_CLIENT_RX_MUX_1_PEE_MW), (VTSS_M_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1_CLIENT_RX_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1_PEE_MW), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1_PEE_MW), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC2_TX_CLK_MUX_1_PEE_MW | VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC1_TX_CLK_MUX_1_PEE_MW), (VTSS_M_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC2_TX_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC1_TX_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_LINE_CLK_MUX_1_PEE_MW | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_LINE_CLK_MUX_1_PEE_MW | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_SYS_CLK_MUX_1_PEE_MW | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_SYS_CLK_MUX_1_PEE_MW), (VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_LINE_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_LINE_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_SYS_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_SYS_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_LINE_CLK_MUX_1_PEE_MW | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_LINE_CLK_MUX_1_PEE_MW | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_SYS_CLK_MUX_1_PEE_MW | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_SYS_CLK_MUX_1_PEE_MW), (VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_LINE_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_LINE_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_SYS_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_SYS_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_LINE_XFI_CLK_MUX_1_PEE_MW | VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_UPI_XFI_CLK_MUX_1_PEE_MW), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_LINE_XFI_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_UPI_XFI_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_OTN_GAP_CLK_MUX_1_PEE_MW | VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_UPI_CXFI_RCVDCLK_MUX_1_PEE_MW), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_OTN_GAP_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_UPI_CXFI_RCVDCLK_MUX_1)} };


// register structures for mode XAUI_2M_PEE_MW

static static_cfg_t gcb_0_xaui_2m_pee_mw_tbl[8] = { {DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0_CLIENT_RX_MUX_0_XAUI_2M_PEE_MW), (VTSS_M_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0_CLIENT_RX_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0_XAUI_2M_PEE_MW), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0_XAUI_2M_PEE_MW), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC2_TX_CLK_MUX_0_XAUI_2M_PEE_MW | VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC1_TX_CLK_MUX_0_XAUI_2M_PEE_MW), (VTSS_M_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC2_TX_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC1_TX_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_LINE_CLK_MUX_0_XAUI_2M_PEE_MW | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_LINE_CLK_MUX_0_XAUI_2M_PEE_MW | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_SYS_CLK_MUX_0_XAUI_2M_PEE_MW | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_SYS_CLK_MUX_0_XAUI_2M_PEE_MW), (VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_LINE_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_LINE_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_SYS_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_SYS_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_LINE_CLK_MUX_0_XAUI_2M_PEE_MW | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_LINE_CLK_MUX_0_XAUI_2M_PEE_MW | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_SYS_CLK_MUX_0_XAUI_2M_PEE_MW | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_SYS_CLK_MUX_0_XAUI_2M_PEE_MW), (VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_LINE_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_LINE_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_SYS_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_SYS_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_LINE_XFI_CLK_MUX_0_XAUI_2M_PEE_MW | VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_UPI_XFI_CLK_MUX_0_XAUI_2M_PEE_MW), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_LINE_XFI_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_UPI_XFI_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_OTN_GAP_CLK_MUX_0_XAUI_2M_PEE_MW | VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_UPI_CXFI_RCVDCLK_MUX_0_XAUI_2M_PEE_MW), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_OTN_GAP_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_UPI_CXFI_RCVDCLK_MUX_0)} };


static static_cfg_t gcb_1_xaui_2m_pee_mw_tbl[8] = { {DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1_CLIENT_RX_MUX_1_XAUI_2M_PEE_MW), (VTSS_M_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1_CLIENT_RX_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1_XAUI_2M_PEE_MW), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1_XAUI_2M_PEE_MW), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC2_TX_CLK_MUX_1_XAUI_2M_PEE_MW | VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC1_TX_CLK_MUX_1_XAUI_2M_PEE_MW), (VTSS_M_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC2_TX_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC1_TX_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_LINE_CLK_MUX_1_XAUI_2M_PEE_MW | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_LINE_CLK_MUX_1_XAUI_2M_PEE_MW | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_SYS_CLK_MUX_1_XAUI_2M_PEE_MW | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_SYS_CLK_MUX_1_XAUI_2M_PEE_MW), (VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_LINE_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_LINE_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_SYS_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_SYS_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_LINE_CLK_MUX_1_XAUI_2M_PEE_MW | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_LINE_CLK_MUX_1_XAUI_2M_PEE_MW | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_SYS_CLK_MUX_1_XAUI_2M_PEE_MW | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_SYS_CLK_MUX_1_XAUI_2M_PEE_MW), (VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_LINE_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_LINE_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_SYS_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_SYS_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_LINE_XFI_CLK_MUX_1_XAUI_2M_PEE_MW | VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_UPI_XFI_CLK_MUX_1_XAUI_2M_PEE_MW), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_LINE_XFI_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_UPI_XFI_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_OTN_GAP_CLK_MUX_1_XAUI_2M_PEE_MW | VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_UPI_CXFI_RCVDCLK_MUX_1_XAUI_2M_PEE_MW), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_OTN_GAP_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_UPI_CXFI_RCVDCLK_MUX_1)} };


// register structures for mode PEE_P

static static_cfg_t gcb_0_pee_p_tbl[8] = { {DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0_CLIENT_RX_MUX_0_PEE_P), (VTSS_M_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0_CLIENT_RX_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0_PEE_P), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0_PEE_P), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC2_TX_CLK_MUX_0_PEE_P | VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC1_TX_CLK_MUX_0_PEE_P), (VTSS_M_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC2_TX_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC1_TX_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_LINE_CLK_MUX_0_PEE_P | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_LINE_CLK_MUX_0_PEE_P | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_SYS_CLK_MUX_0_PEE_P | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_SYS_CLK_MUX_0_PEE_P), (VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_LINE_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_LINE_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_SYS_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_SYS_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_LINE_CLK_MUX_0_PEE_P | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_LINE_CLK_MUX_0_PEE_P | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_SYS_CLK_MUX_0_PEE_P | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_SYS_CLK_MUX_0_PEE_P), (VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_LINE_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_LINE_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_SYS_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_SYS_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_LINE_XFI_CLK_MUX_0_PEE_P | VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_UPI_XFI_CLK_MUX_0_PEE_P), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_LINE_XFI_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_UPI_XFI_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_OTN_GAP_CLK_MUX_0_PEE_P | VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_UPI_CXFI_RCVDCLK_MUX_0_PEE_P), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_OTN_GAP_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_UPI_CXFI_RCVDCLK_MUX_0)} };


static static_cfg_t gcb_1_pee_p_tbl[8] = { {DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1_CLIENT_RX_MUX_1_PEE_P), (VTSS_M_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1_CLIENT_RX_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1_PEE_P), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1_PEE_P), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC2_TX_CLK_MUX_1_PEE_P | VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC1_TX_CLK_MUX_1_PEE_P), (VTSS_M_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC2_TX_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC1_TX_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_LINE_CLK_MUX_1_PEE_P | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_LINE_CLK_MUX_1_PEE_P | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_SYS_CLK_MUX_1_PEE_P | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_SYS_CLK_MUX_1_PEE_P), (VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_LINE_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_LINE_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_SYS_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_SYS_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_LINE_CLK_MUX_1_PEE_P | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_LINE_CLK_MUX_1_PEE_P | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_SYS_CLK_MUX_1_PEE_P | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_SYS_CLK_MUX_1_PEE_P), (VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_LINE_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_LINE_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_SYS_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_SYS_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_LINE_XFI_CLK_MUX_1_PEE_P | VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_UPI_XFI_CLK_MUX_1_PEE_P), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_LINE_XFI_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_UPI_XFI_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_OTN_GAP_CLK_MUX_1_PEE_P | VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_UPI_CXFI_RCVDCLK_MUX_1_PEE_P), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_OTN_GAP_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_UPI_CXFI_RCVDCLK_MUX_1)} };


// register structures for mode PEE_P_S

static static_cfg_t gcb_0_pee_p_s_tbl[8] = { {DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0_CLIENT_RX_MUX_0_PEE_P_S), (VTSS_M_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0_CLIENT_RX_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0_PEE_P_S), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0_PEE_P_S), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC2_TX_CLK_MUX_0_PEE_P_S | VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC1_TX_CLK_MUX_0_PEE_P_S), (VTSS_M_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC2_TX_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC1_TX_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_LINE_CLK_MUX_0_PEE_P_S | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_LINE_CLK_MUX_0_PEE_P_S | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_SYS_CLK_MUX_0_PEE_P_S | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_SYS_CLK_MUX_0_PEE_P_S), (VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_LINE_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_LINE_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_SYS_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_SYS_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_LINE_CLK_MUX_0_PEE_P_S | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_LINE_CLK_MUX_0_PEE_P_S | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_SYS_CLK_MUX_0_PEE_P_S | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_SYS_CLK_MUX_0_PEE_P_S), (VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_LINE_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_LINE_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_SYS_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_SYS_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_LINE_XFI_CLK_MUX_0_PEE_P_S | VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_UPI_XFI_CLK_MUX_0_PEE_P_S), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_LINE_XFI_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_UPI_XFI_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_OTN_GAP_CLK_MUX_0_PEE_P_S | VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_UPI_CXFI_RCVDCLK_MUX_0_PEE_P_S), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_OTN_GAP_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_UPI_CXFI_RCVDCLK_MUX_0)} };


static static_cfg_t gcb_1_pee_p_s_tbl[8] = { {DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1_CLIENT_RX_MUX_1_PEE_P_S), (VTSS_M_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1_CLIENT_RX_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1_PEE_P_S), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1_PEE_P_S), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC2_TX_CLK_MUX_1_PEE_P_S | VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC1_TX_CLK_MUX_1_PEE_P_S), (VTSS_M_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC2_TX_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC1_TX_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_LINE_CLK_MUX_1_PEE_P_S | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_LINE_CLK_MUX_1_PEE_P_S | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_SYS_CLK_MUX_1_PEE_P_S | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_SYS_CLK_MUX_1_PEE_P_S), (VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_LINE_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_LINE_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_SYS_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_SYS_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_LINE_CLK_MUX_1_PEE_P_S | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_LINE_CLK_MUX_1_PEE_P_S | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_SYS_CLK_MUX_1_PEE_P_S | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_SYS_CLK_MUX_1_PEE_P_S), (VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_LINE_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_LINE_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_SYS_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_SYS_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_LINE_XFI_CLK_MUX_1_PEE_P_S | VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_UPI_XFI_CLK_MUX_1_PEE_P_S), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_LINE_XFI_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_UPI_XFI_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_OTN_GAP_CLK_MUX_1_PEE_P_S | VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_UPI_CXFI_RCVDCLK_MUX_1_PEE_P_S), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_OTN_GAP_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_UPI_CXFI_RCVDCLK_MUX_1)} };


// register structures for mode PEE_MP

static static_cfg_t gcb_0_pee_mp_tbl[8] = { {DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0_CLIENT_RX_MUX_0_PEE_MP), (VTSS_M_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0_CLIENT_RX_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0_PEE_MP), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0_PEE_MP), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC2_TX_CLK_MUX_0_PEE_MP | VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC1_TX_CLK_MUX_0_PEE_MP), (VTSS_M_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC2_TX_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC1_TX_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_LINE_CLK_MUX_0_PEE_MP | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_LINE_CLK_MUX_0_PEE_MP | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_SYS_CLK_MUX_0_PEE_MP | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_SYS_CLK_MUX_0_PEE_MP), (VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_LINE_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_LINE_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_SYS_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_SYS_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_LINE_CLK_MUX_0_PEE_MP | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_LINE_CLK_MUX_0_PEE_MP | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_SYS_CLK_MUX_0_PEE_MP | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_SYS_CLK_MUX_0_PEE_MP), (VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_LINE_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_LINE_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_SYS_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_SYS_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_LINE_XFI_CLK_MUX_0_PEE_MP | VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_UPI_XFI_CLK_MUX_0_PEE_MP), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_LINE_XFI_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_UPI_XFI_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_OTN_GAP_CLK_MUX_0_PEE_MP | VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_UPI_CXFI_RCVDCLK_MUX_0_PEE_MP), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_OTN_GAP_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_UPI_CXFI_RCVDCLK_MUX_0)} };


static static_cfg_t gcb_1_pee_mp_tbl[8] = { {DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1_CLIENT_RX_MUX_1_PEE_MP), (VTSS_M_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1_CLIENT_RX_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1_PEE_MP), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1_PEE_MP), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC2_TX_CLK_MUX_1_PEE_MP | VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC1_TX_CLK_MUX_1_PEE_MP), (VTSS_M_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC2_TX_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC1_TX_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_LINE_CLK_MUX_1_PEE_MP | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_LINE_CLK_MUX_1_PEE_MP | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_SYS_CLK_MUX_1_PEE_MP | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_SYS_CLK_MUX_1_PEE_MP), (VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_LINE_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_LINE_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_SYS_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_SYS_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_LINE_CLK_MUX_1_PEE_MP | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_LINE_CLK_MUX_1_PEE_MP | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_SYS_CLK_MUX_1_PEE_MP | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_SYS_CLK_MUX_1_PEE_MP), (VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_LINE_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_LINE_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_SYS_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_SYS_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_LINE_XFI_CLK_MUX_1_PEE_MP | VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_UPI_XFI_CLK_MUX_1_PEE_MP), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_LINE_XFI_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_UPI_XFI_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_OTN_GAP_CLK_MUX_1_PEE_MP | VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_UPI_CXFI_RCVDCLK_MUX_1_PEE_MP), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_OTN_GAP_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_UPI_CXFI_RCVDCLK_MUX_1)} };


// register structures for mode XAUI_2M_PEE_MP

static static_cfg_t gcb_0_xaui_2m_pee_mp_tbl[8] = { {DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0_CLIENT_RX_MUX_0_XAUI_2M_PEE_MP), (VTSS_M_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0_CLIENT_RX_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0_XAUI_2M_PEE_MP), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0_XAUI_2M_PEE_MP), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC2_TX_CLK_MUX_0_XAUI_2M_PEE_MP | VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC1_TX_CLK_MUX_0_XAUI_2M_PEE_MP), (VTSS_M_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC2_TX_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC1_TX_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_LINE_CLK_MUX_0_XAUI_2M_PEE_MP | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_LINE_CLK_MUX_0_XAUI_2M_PEE_MP | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_SYS_CLK_MUX_0_XAUI_2M_PEE_MP | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_SYS_CLK_MUX_0_XAUI_2M_PEE_MP), (VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_LINE_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_LINE_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_SYS_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_SYS_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_LINE_CLK_MUX_0_XAUI_2M_PEE_MP | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_LINE_CLK_MUX_0_XAUI_2M_PEE_MP | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_SYS_CLK_MUX_0_XAUI_2M_PEE_MP | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_SYS_CLK_MUX_0_XAUI_2M_PEE_MP), (VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_LINE_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_LINE_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_SYS_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_SYS_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_LINE_XFI_CLK_MUX_0_XAUI_2M_PEE_MP | VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_UPI_XFI_CLK_MUX_0_XAUI_2M_PEE_MP), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_LINE_XFI_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_UPI_XFI_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_OTN_GAP_CLK_MUX_0_XAUI_2M_PEE_MP | VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_UPI_CXFI_RCVDCLK_MUX_0_XAUI_2M_PEE_MP), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_OTN_GAP_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_UPI_CXFI_RCVDCLK_MUX_0)} };


static static_cfg_t gcb_1_xaui_2m_pee_mp_tbl[8] = { {DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1_CLIENT_RX_MUX_1_XAUI_2M_PEE_MP), (VTSS_M_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1_CLIENT_RX_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1_XAUI_2M_PEE_MP), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1_XAUI_2M_PEE_MP), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC2_TX_CLK_MUX_1_XAUI_2M_PEE_MP | VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC1_TX_CLK_MUX_1_XAUI_2M_PEE_MP), (VTSS_M_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC2_TX_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC1_TX_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_LINE_CLK_MUX_1_XAUI_2M_PEE_MP | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_LINE_CLK_MUX_1_XAUI_2M_PEE_MP | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_SYS_CLK_MUX_1_XAUI_2M_PEE_MP | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_SYS_CLK_MUX_1_XAUI_2M_PEE_MP), (VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_LINE_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_LINE_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_SYS_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_SYS_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_LINE_CLK_MUX_1_XAUI_2M_PEE_MP | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_LINE_CLK_MUX_1_XAUI_2M_PEE_MP | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_SYS_CLK_MUX_1_XAUI_2M_PEE_MP | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_SYS_CLK_MUX_1_XAUI_2M_PEE_MP), (VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_LINE_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_LINE_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_SYS_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_SYS_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_LINE_XFI_CLK_MUX_1_XAUI_2M_PEE_MP | VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_UPI_XFI_CLK_MUX_1_XAUI_2M_PEE_MP), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_LINE_XFI_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_UPI_XFI_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_OTN_GAP_CLK_MUX_1_XAUI_2M_PEE_MP | VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_UPI_CXFI_RCVDCLK_MUX_1_XAUI_2M_PEE_MP), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_OTN_GAP_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_UPI_CXFI_RCVDCLK_MUX_1)} };


// register structures for mode PFF_P

static static_cfg_t gcb_0_pff_p_tbl[8] = { {DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0_CLIENT_RX_MUX_0_PFF_P), (VTSS_M_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0_CLIENT_RX_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0_PFF_P), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0_PFF_P), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC2_TX_CLK_MUX_0_PFF_P | VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC1_TX_CLK_MUX_0_PFF_P), (VTSS_M_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC2_TX_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC1_TX_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_LINE_CLK_MUX_0_PFF_P | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_LINE_CLK_MUX_0_PFF_P | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_SYS_CLK_MUX_0_PFF_P | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_SYS_CLK_MUX_0_PFF_P), (VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_LINE_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_LINE_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_SYS_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_SYS_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_LINE_CLK_MUX_0_PFF_P | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_LINE_CLK_MUX_0_PFF_P | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_SYS_CLK_MUX_0_PFF_P | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_SYS_CLK_MUX_0_PFF_P), (VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_LINE_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_LINE_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_SYS_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_SYS_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_LINE_XFI_CLK_MUX_0_PFF_P | VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_UPI_XFI_CLK_MUX_0_PFF_P), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_LINE_XFI_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_UPI_XFI_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_OTN_GAP_CLK_MUX_0_PFF_P | VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_UPI_CXFI_RCVDCLK_MUX_0_PFF_P), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_OTN_GAP_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_UPI_CXFI_RCVDCLK_MUX_0)} };


static static_cfg_t gcb_1_pff_p_tbl[8] = { {DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1_CLIENT_RX_MUX_1_PFF_P), (VTSS_M_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1_CLIENT_RX_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1_PFF_P), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1_PFF_P), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC2_TX_CLK_MUX_1_PFF_P | VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC1_TX_CLK_MUX_1_PFF_P), (VTSS_M_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC2_TX_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC1_TX_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_LINE_CLK_MUX_1_PFF_P | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_LINE_CLK_MUX_1_PFF_P | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_SYS_CLK_MUX_1_PFF_P | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_SYS_CLK_MUX_1_PFF_P), (VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_LINE_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_LINE_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_SYS_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_SYS_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_LINE_CLK_MUX_1_PFF_P | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_LINE_CLK_MUX_1_PFF_P | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_SYS_CLK_MUX_1_PFF_P | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_SYS_CLK_MUX_1_PFF_P), (VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_LINE_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_LINE_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_SYS_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_SYS_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_LINE_XFI_CLK_MUX_1_PFF_P | VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_UPI_XFI_CLK_MUX_1_PFF_P), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_LINE_XFI_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_UPI_XFI_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_OTN_GAP_CLK_MUX_1_PFF_P | VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_UPI_CXFI_RCVDCLK_MUX_1_PFF_P), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_OTN_GAP_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_UPI_CXFI_RCVDCLK_MUX_1)} };


// register structures for mode PEO_Wa

static static_cfg_t gcb_0_peo_wa_tbl[8] = { {DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0_CLIENT_RX_MUX_0_PEO_Wa), (VTSS_M_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0_CLIENT_RX_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0_PEO_Wa), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0_PEO_Wa), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC2_TX_CLK_MUX_0_PEO_Wa | VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC1_TX_CLK_MUX_0_PEO_Wa), (VTSS_M_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC2_TX_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC1_TX_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_LINE_CLK_MUX_0_PEO_Wa | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_LINE_CLK_MUX_0_PEO_Wa | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_SYS_CLK_MUX_0_PEO_Wa | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_SYS_CLK_MUX_0_PEO_Wa), (VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_LINE_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_LINE_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_SYS_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_SYS_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_LINE_CLK_MUX_0_PEO_Wa | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_LINE_CLK_MUX_0_PEO_Wa | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_SYS_CLK_MUX_0_PEO_Wa | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_SYS_CLK_MUX_0_PEO_Wa), (VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_LINE_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_LINE_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_SYS_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_SYS_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_LINE_XFI_CLK_MUX_0_PEO_Wa | VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_UPI_XFI_CLK_MUX_0_PEO_Wa), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_LINE_XFI_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_UPI_XFI_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_OTN_GAP_CLK_MUX_0_PEO_Wa | VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_UPI_CXFI_RCVDCLK_MUX_0_PEO_Wa), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_OTN_GAP_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_UPI_CXFI_RCVDCLK_MUX_0)} };


static static_cfg_t gcb_1_peo_wa_tbl[8] = { {DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1_CLIENT_RX_MUX_1_PEO_Wa), (VTSS_M_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1_CLIENT_RX_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1_PEO_Wa), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1_PEO_Wa), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC2_TX_CLK_MUX_1_PEO_Wa | VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC1_TX_CLK_MUX_1_PEO_Wa), (VTSS_M_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC2_TX_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC1_TX_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_LINE_CLK_MUX_1_PEO_Wa | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_LINE_CLK_MUX_1_PEO_Wa | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_SYS_CLK_MUX_1_PEO_Wa | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_SYS_CLK_MUX_1_PEO_Wa), (VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_LINE_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_LINE_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_SYS_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_SYS_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_LINE_CLK_MUX_1_PEO_Wa | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_LINE_CLK_MUX_1_PEO_Wa | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_SYS_CLK_MUX_1_PEO_Wa | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_SYS_CLK_MUX_1_PEO_Wa), (VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_LINE_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_LINE_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_SYS_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_SYS_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_LINE_XFI_CLK_MUX_1_PEO_Wa | VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_UPI_XFI_CLK_MUX_1_PEO_Wa), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_LINE_XFI_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_UPI_XFI_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_OTN_GAP_CLK_MUX_1_PEO_Wa | VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_UPI_CXFI_RCVDCLK_MUX_1_PEO_Wa), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_OTN_GAP_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_UPI_CXFI_RCVDCLK_MUX_1)} };


// register structures for mode PEO_MWa

static static_cfg_t gcb_0_peo_mwa_tbl[8] = { {DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0_CLIENT_RX_MUX_0_PEO_MWa), (VTSS_M_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0_CLIENT_RX_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0_PEO_MWa), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0_PEO_MWa), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC2_TX_CLK_MUX_0_PEO_MWa | VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC1_TX_CLK_MUX_0_PEO_MWa), (VTSS_M_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC2_TX_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC1_TX_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_LINE_CLK_MUX_0_PEO_MWa | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_LINE_CLK_MUX_0_PEO_MWa | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_SYS_CLK_MUX_0_PEO_MWa | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_SYS_CLK_MUX_0_PEO_MWa), (VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_LINE_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_LINE_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_SYS_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_SYS_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_LINE_CLK_MUX_0_PEO_MWa | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_LINE_CLK_MUX_0_PEO_MWa | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_SYS_CLK_MUX_0_PEO_MWa | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_SYS_CLK_MUX_0_PEO_MWa), (VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_LINE_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_LINE_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_SYS_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_SYS_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_LINE_XFI_CLK_MUX_0_PEO_MWa | VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_UPI_XFI_CLK_MUX_0_PEO_MWa), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_LINE_XFI_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_UPI_XFI_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_OTN_GAP_CLK_MUX_0_PEO_MWa | VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_UPI_CXFI_RCVDCLK_MUX_0_PEO_MWa), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_OTN_GAP_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_UPI_CXFI_RCVDCLK_MUX_0)} };


static static_cfg_t gcb_1_peo_mwa_tbl[8] = { {DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1_CLIENT_RX_MUX_1_PEO_MWa), (VTSS_M_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1_CLIENT_RX_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1_PEO_MWa), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1_PEO_MWa), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC2_TX_CLK_MUX_1_PEO_MWa | VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC1_TX_CLK_MUX_1_PEO_MWa), (VTSS_M_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC2_TX_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC1_TX_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_LINE_CLK_MUX_1_PEO_MWa | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_LINE_CLK_MUX_1_PEO_MWa | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_SYS_CLK_MUX_1_PEO_MWa | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_SYS_CLK_MUX_1_PEO_MWa), (VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_LINE_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_LINE_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_SYS_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_SYS_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_LINE_CLK_MUX_1_PEO_MWa | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_LINE_CLK_MUX_1_PEO_MWa | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_SYS_CLK_MUX_1_PEO_MWa | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_SYS_CLK_MUX_1_PEO_MWa), (VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_LINE_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_LINE_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_SYS_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_SYS_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_LINE_XFI_CLK_MUX_1_PEO_MWa | VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_UPI_XFI_CLK_MUX_1_PEO_MWa), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_LINE_XFI_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_UPI_XFI_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_OTN_GAP_CLK_MUX_1_PEO_MWa | VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_UPI_CXFI_RCVDCLK_MUX_1_PEO_MWa), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_OTN_GAP_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_UPI_CXFI_RCVDCLK_MUX_1)} };


// register structures for mode PEO_Ws

static static_cfg_t gcb_0_peo_ws_tbl[8] = { {DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0_CLIENT_RX_MUX_0_PEO_Ws), (VTSS_M_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0_CLIENT_RX_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0_PEO_Ws), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0_PEO_Ws), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC2_TX_CLK_MUX_0_PEO_Ws | VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC1_TX_CLK_MUX_0_PEO_Ws), (VTSS_M_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC2_TX_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC1_TX_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_LINE_CLK_MUX_0_PEO_Ws | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_LINE_CLK_MUX_0_PEO_Ws | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_SYS_CLK_MUX_0_PEO_Ws | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_SYS_CLK_MUX_0_PEO_Ws), (VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_LINE_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_LINE_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_SYS_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_SYS_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_LINE_CLK_MUX_0_PEO_Ws | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_LINE_CLK_MUX_0_PEO_Ws | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_SYS_CLK_MUX_0_PEO_Ws | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_SYS_CLK_MUX_0_PEO_Ws), (VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_LINE_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_LINE_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_SYS_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_SYS_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_LINE_XFI_CLK_MUX_0_PEO_Ws | VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_UPI_XFI_CLK_MUX_0_PEO_Ws), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_LINE_XFI_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_UPI_XFI_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_OTN_GAP_CLK_MUX_0_PEO_Ws | VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_UPI_CXFI_RCVDCLK_MUX_0_PEO_Ws), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_OTN_GAP_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_UPI_CXFI_RCVDCLK_MUX_0)} };


static static_cfg_t gcb_1_peo_ws_tbl[8] = { {DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1_CLIENT_RX_MUX_1_PEO_Ws), (VTSS_M_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1_CLIENT_RX_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1_PEO_Ws), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1_PEO_Ws), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC2_TX_CLK_MUX_1_PEO_Ws | VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC1_TX_CLK_MUX_1_PEO_Ws), (VTSS_M_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC2_TX_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC1_TX_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_LINE_CLK_MUX_1_PEO_Ws | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_LINE_CLK_MUX_1_PEO_Ws | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_SYS_CLK_MUX_1_PEO_Ws | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_SYS_CLK_MUX_1_PEO_Ws), (VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_LINE_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_LINE_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_SYS_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_SYS_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_LINE_CLK_MUX_1_PEO_Ws | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_LINE_CLK_MUX_1_PEO_Ws | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_SYS_CLK_MUX_1_PEO_Ws | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_SYS_CLK_MUX_1_PEO_Ws), (VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_LINE_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_LINE_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_SYS_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_SYS_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_LINE_XFI_CLK_MUX_1_PEO_Ws | VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_UPI_XFI_CLK_MUX_1_PEO_Ws), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_LINE_XFI_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_UPI_XFI_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_OTN_GAP_CLK_MUX_1_PEO_Ws | VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_UPI_CXFI_RCVDCLK_MUX_1_PEO_Ws), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_OTN_GAP_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_UPI_CXFI_RCVDCLK_MUX_1)} };


// register structures for mode PEO_MWs

static static_cfg_t gcb_0_peo_mws_tbl[8] = { {DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0_CLIENT_RX_MUX_0_PEO_MWs), (VTSS_M_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0_CLIENT_RX_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0_PEO_MWs), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0_PEO_MWs), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC2_TX_CLK_MUX_0_PEO_MWs | VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC1_TX_CLK_MUX_0_PEO_MWs), (VTSS_M_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC2_TX_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC1_TX_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_LINE_CLK_MUX_0_PEO_MWs | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_LINE_CLK_MUX_0_PEO_MWs | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_SYS_CLK_MUX_0_PEO_MWs | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_SYS_CLK_MUX_0_PEO_MWs), (VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_LINE_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_LINE_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_SYS_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_SYS_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_LINE_CLK_MUX_0_PEO_MWs | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_LINE_CLK_MUX_0_PEO_MWs | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_SYS_CLK_MUX_0_PEO_MWs | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_SYS_CLK_MUX_0_PEO_MWs), (VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_LINE_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_LINE_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_SYS_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_SYS_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_LINE_XFI_CLK_MUX_0_PEO_MWs | VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_UPI_XFI_CLK_MUX_0_PEO_MWs), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_LINE_XFI_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_UPI_XFI_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_OTN_GAP_CLK_MUX_0_PEO_MWs | VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_UPI_CXFI_RCVDCLK_MUX_0_PEO_MWs), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_OTN_GAP_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_UPI_CXFI_RCVDCLK_MUX_0)} };


static static_cfg_t gcb_1_peo_mws_tbl[8] = { {DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1_CLIENT_RX_MUX_1_PEO_MWs), (VTSS_M_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1_CLIENT_RX_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1_PEO_MWs), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1_PEO_MWs), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC2_TX_CLK_MUX_1_PEO_MWs | VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC1_TX_CLK_MUX_1_PEO_MWs), (VTSS_M_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC2_TX_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC1_TX_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_LINE_CLK_MUX_1_PEO_MWs | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_LINE_CLK_MUX_1_PEO_MWs | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_SYS_CLK_MUX_1_PEO_MWs | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_SYS_CLK_MUX_1_PEO_MWs), (VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_LINE_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_LINE_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_SYS_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_SYS_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_LINE_CLK_MUX_1_PEO_MWs | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_LINE_CLK_MUX_1_PEO_MWs | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_SYS_CLK_MUX_1_PEO_MWs | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_SYS_CLK_MUX_1_PEO_MWs), (VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_LINE_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_LINE_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_SYS_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_SYS_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_LINE_XFI_CLK_MUX_1_PEO_MWs | VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_UPI_XFI_CLK_MUX_1_PEO_MWs), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_LINE_XFI_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_UPI_XFI_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_OTN_GAP_CLK_MUX_1_PEO_MWs | VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_UPI_CXFI_RCVDCLK_MUX_1_PEO_MWs), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_OTN_GAP_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_UPI_CXFI_RCVDCLK_MUX_1)} };


// register structures for mode PEO_P2e_20

static static_cfg_t gcb_0_peo_p2e_20_tbl[8] = { {DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0_CLIENT_RX_MUX_0_PEO_P2e_20), (VTSS_M_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0_CLIENT_RX_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0_PEO_P2e_20), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0_PEO_P2e_20), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC2_TX_CLK_MUX_0_PEO_P2e_20 | VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC1_TX_CLK_MUX_0_PEO_P2e_20), (VTSS_M_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC2_TX_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC1_TX_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_LINE_CLK_MUX_0_PEO_P2e_20 | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_LINE_CLK_MUX_0_PEO_P2e_20 | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_SYS_CLK_MUX_0_PEO_P2e_20 | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_SYS_CLK_MUX_0_PEO_P2e_20), (VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_LINE_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_LINE_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_SYS_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_SYS_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_LINE_CLK_MUX_0_PEO_P2e_20 | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_LINE_CLK_MUX_0_PEO_P2e_20 | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_SYS_CLK_MUX_0_PEO_P2e_20 | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_SYS_CLK_MUX_0_PEO_P2e_20), (VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_LINE_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_LINE_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_SYS_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_SYS_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_LINE_XFI_CLK_MUX_0_PEO_P2e_20 | VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_UPI_XFI_CLK_MUX_0_PEO_P2e_20), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_LINE_XFI_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_UPI_XFI_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_OTN_GAP_CLK_MUX_0_PEO_P2e_20 | VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_UPI_CXFI_RCVDCLK_MUX_0_PEO_P2e_20), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_OTN_GAP_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_UPI_CXFI_RCVDCLK_MUX_0)} };


static static_cfg_t gcb_1_peo_p2e_20_tbl[8] = { {DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1_CLIENT_RX_MUX_1_PEO_P2e_20), (VTSS_M_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1_CLIENT_RX_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1_PEO_P2e_20), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1_PEO_P2e_20), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC2_TX_CLK_MUX_1_PEO_P2e_20 | VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC1_TX_CLK_MUX_1_PEO_P2e_20), (VTSS_M_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC2_TX_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC1_TX_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_LINE_CLK_MUX_1_PEO_P2e_20 | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_LINE_CLK_MUX_1_PEO_P2e_20 | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_SYS_CLK_MUX_1_PEO_P2e_20 | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_SYS_CLK_MUX_1_PEO_P2e_20), (VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_LINE_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_LINE_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_SYS_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_SYS_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_LINE_CLK_MUX_1_PEO_P2e_20 | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_LINE_CLK_MUX_1_PEO_P2e_20 | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_SYS_CLK_MUX_1_PEO_P2e_20 | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_SYS_CLK_MUX_1_PEO_P2e_20), (VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_LINE_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_LINE_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_SYS_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_SYS_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_LINE_XFI_CLK_MUX_1_PEO_P2e_20 | VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_UPI_XFI_CLK_MUX_1_PEO_P2e_20), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_LINE_XFI_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_UPI_XFI_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_OTN_GAP_CLK_MUX_1_PEO_P2e_20 | VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_UPI_CXFI_RCVDCLK_MUX_1_PEO_P2e_20), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_OTN_GAP_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_UPI_CXFI_RCVDCLK_MUX_1)} };


// register structures for mode PEO_MP2e_20

static static_cfg_t gcb_0_peo_mp2e_20_tbl[8] = { {DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0_CLIENT_RX_MUX_0_PEO_MP2e_20), (VTSS_M_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0_CLIENT_RX_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0_PEO_MP2e_20), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0_PEO_MP2e_20), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC2_TX_CLK_MUX_0_PEO_MP2e_20 | VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC1_TX_CLK_MUX_0_PEO_MP2e_20), (VTSS_M_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC2_TX_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC1_TX_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_LINE_CLK_MUX_0_PEO_MP2e_20 | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_LINE_CLK_MUX_0_PEO_MP2e_20 | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_SYS_CLK_MUX_0_PEO_MP2e_20 | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_SYS_CLK_MUX_0_PEO_MP2e_20), (VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_LINE_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_LINE_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_SYS_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_SYS_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_LINE_CLK_MUX_0_PEO_MP2e_20 | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_LINE_CLK_MUX_0_PEO_MP2e_20 | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_SYS_CLK_MUX_0_PEO_MP2e_20 | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_SYS_CLK_MUX_0_PEO_MP2e_20), (VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_LINE_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_LINE_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_SYS_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_SYS_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_LINE_XFI_CLK_MUX_0_PEO_MP2e_20 | VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_UPI_XFI_CLK_MUX_0_PEO_MP2e_20), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_LINE_XFI_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_UPI_XFI_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_OTN_GAP_CLK_MUX_0_PEO_MP2e_20 | VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_UPI_CXFI_RCVDCLK_MUX_0_PEO_MP2e_20), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_OTN_GAP_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_UPI_CXFI_RCVDCLK_MUX_0)} };


static static_cfg_t gcb_1_peo_mp2e_20_tbl[8] = { {DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1_CLIENT_RX_MUX_1_PEO_MP2e_20), (VTSS_M_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1_CLIENT_RX_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1_PEO_MP2e_20), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1_PEO_MP2e_20), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC2_TX_CLK_MUX_1_PEO_MP2e_20 | VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC1_TX_CLK_MUX_1_PEO_MP2e_20), (VTSS_M_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC2_TX_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC1_TX_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_LINE_CLK_MUX_1_PEO_MP2e_20 | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_LINE_CLK_MUX_1_PEO_MP2e_20 | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_SYS_CLK_MUX_1_PEO_MP2e_20 | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_SYS_CLK_MUX_1_PEO_MP2e_20), (VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_LINE_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_LINE_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_SYS_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_SYS_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_LINE_CLK_MUX_1_PEO_MP2e_20 | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_LINE_CLK_MUX_1_PEO_MP2e_20 | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_SYS_CLK_MUX_1_PEO_MP2e_20 | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_SYS_CLK_MUX_1_PEO_MP2e_20), (VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_LINE_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_LINE_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_SYS_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_SYS_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_LINE_XFI_CLK_MUX_1_PEO_MP2e_20 | VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_UPI_XFI_CLK_MUX_1_PEO_MP2e_20), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_LINE_XFI_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_UPI_XFI_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_OTN_GAP_CLK_MUX_1_PEO_MP2e_20 | VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_UPI_CXFI_RCVDCLK_MUX_1_PEO_MP2e_20), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_OTN_GAP_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_UPI_CXFI_RCVDCLK_MUX_1)} };


// register structures for mode PEO_P2e_100

static static_cfg_t gcb_0_peo_p2e_100_tbl[8] = { {DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0_CLIENT_RX_MUX_0_PEO_P2e_100), (VTSS_M_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0_CLIENT_RX_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0_PEO_P2e_100), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0_PEO_P2e_100), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC2_TX_CLK_MUX_0_PEO_P2e_100 | VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC1_TX_CLK_MUX_0_PEO_P2e_100), (VTSS_M_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC2_TX_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC1_TX_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_LINE_CLK_MUX_0_PEO_P2e_100 | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_LINE_CLK_MUX_0_PEO_P2e_100 | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_SYS_CLK_MUX_0_PEO_P2e_100 | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_SYS_CLK_MUX_0_PEO_P2e_100), (VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_LINE_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_LINE_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_SYS_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_SYS_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_LINE_CLK_MUX_0_PEO_P2e_100 | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_LINE_CLK_MUX_0_PEO_P2e_100 | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_SYS_CLK_MUX_0_PEO_P2e_100 | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_SYS_CLK_MUX_0_PEO_P2e_100), (VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_LINE_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_LINE_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_SYS_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_SYS_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_LINE_XFI_CLK_MUX_0_PEO_P2e_100 | VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_UPI_XFI_CLK_MUX_0_PEO_P2e_100), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_LINE_XFI_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_UPI_XFI_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_OTN_GAP_CLK_MUX_0_PEO_P2e_100 | VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_UPI_CXFI_RCVDCLK_MUX_0_PEO_P2e_100), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_OTN_GAP_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_UPI_CXFI_RCVDCLK_MUX_0)} };


static static_cfg_t gcb_1_peo_p2e_100_tbl[8] = { {DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1_CLIENT_RX_MUX_1_PEO_P2e_100), (VTSS_M_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1_CLIENT_RX_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1_PEO_P2e_100), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1_PEO_P2e_100), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC2_TX_CLK_MUX_1_PEO_P2e_100 | VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC1_TX_CLK_MUX_1_PEO_P2e_100), (VTSS_M_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC2_TX_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC1_TX_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_LINE_CLK_MUX_1_PEO_P2e_100 | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_LINE_CLK_MUX_1_PEO_P2e_100 | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_SYS_CLK_MUX_1_PEO_P2e_100 | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_SYS_CLK_MUX_1_PEO_P2e_100), (VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_LINE_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_LINE_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_SYS_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_SYS_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_LINE_CLK_MUX_1_PEO_P2e_100 | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_LINE_CLK_MUX_1_PEO_P2e_100 | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_SYS_CLK_MUX_1_PEO_P2e_100 | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_SYS_CLK_MUX_1_PEO_P2e_100), (VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_LINE_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_LINE_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_SYS_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_SYS_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_LINE_XFI_CLK_MUX_1_PEO_P2e_100 | VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_UPI_XFI_CLK_MUX_1_PEO_P2e_100), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_LINE_XFI_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_UPI_XFI_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_OTN_GAP_CLK_MUX_1_PEO_P2e_100 | VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_UPI_CXFI_RCVDCLK_MUX_1_PEO_P2e_100), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_OTN_GAP_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_UPI_CXFI_RCVDCLK_MUX_1)} };


// register structures for mode PEO_P1e_100

static static_cfg_t gcb_0_peo_p1e_100_tbl[8] = { {DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0_CLIENT_RX_MUX_0_PEO_P1e_100), (VTSS_M_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0_CLIENT_RX_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0_PEO_P1e_100), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0_PEO_P1e_100), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC2_TX_CLK_MUX_0_PEO_P1e_100 | VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC1_TX_CLK_MUX_0_PEO_P1e_100), (VTSS_M_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC2_TX_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC1_TX_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_LINE_CLK_MUX_0_PEO_P1e_100 | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_LINE_CLK_MUX_0_PEO_P1e_100 | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_SYS_CLK_MUX_0_PEO_P1e_100 | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_SYS_CLK_MUX_0_PEO_P1e_100), (VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_LINE_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_LINE_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_SYS_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_SYS_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_LINE_CLK_MUX_0_PEO_P1e_100 | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_LINE_CLK_MUX_0_PEO_P1e_100 | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_SYS_CLK_MUX_0_PEO_P1e_100 | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_SYS_CLK_MUX_0_PEO_P1e_100), (VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_LINE_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_LINE_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_SYS_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_SYS_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_LINE_XFI_CLK_MUX_0_PEO_P1e_100 | VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_UPI_XFI_CLK_MUX_0_PEO_P1e_100), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_LINE_XFI_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_UPI_XFI_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_OTN_GAP_CLK_MUX_0_PEO_P1e_100 | VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_UPI_CXFI_RCVDCLK_MUX_0_PEO_P1e_100), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_OTN_GAP_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_UPI_CXFI_RCVDCLK_MUX_0)} };


static static_cfg_t gcb_1_peo_p1e_100_tbl[8] = { {DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1_CLIENT_RX_MUX_1_PEO_P1e_100), (VTSS_M_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1_CLIENT_RX_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1_PEO_P1e_100), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1_PEO_P1e_100), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC2_TX_CLK_MUX_1_PEO_P1e_100 | VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC1_TX_CLK_MUX_1_PEO_P1e_100), (VTSS_M_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC2_TX_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC1_TX_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_LINE_CLK_MUX_1_PEO_P1e_100 | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_LINE_CLK_MUX_1_PEO_P1e_100 | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_SYS_CLK_MUX_1_PEO_P1e_100 | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_SYS_CLK_MUX_1_PEO_P1e_100), (VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_LINE_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_LINE_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_SYS_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_SYS_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_LINE_CLK_MUX_1_PEO_P1e_100 | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_LINE_CLK_MUX_1_PEO_P1e_100 | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_SYS_CLK_MUX_1_PEO_P1e_100 | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_SYS_CLK_MUX_1_PEO_P1e_100), (VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_LINE_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_LINE_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_SYS_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_SYS_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_LINE_XFI_CLK_MUX_1_PEO_P1e_100 | VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_UPI_XFI_CLK_MUX_1_PEO_P1e_100), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_LINE_XFI_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_UPI_XFI_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_OTN_GAP_CLK_MUX_1_PEO_P1e_100 | VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_UPI_CXFI_RCVDCLK_MUX_1_PEO_P1e_100), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_OTN_GAP_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_UPI_CXFI_RCVDCLK_MUX_1)} };


// register structures for mode PFO_P2f

static static_cfg_t gcb_0_pfo_p2f_tbl[8] = { {DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0_CLIENT_RX_MUX_0_PFO_P2f), (VTSS_M_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0_CLIENT_RX_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0_PFO_P2f), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0_PFO_P2f), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC2_TX_CLK_MUX_0_PFO_P2f | VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC1_TX_CLK_MUX_0_PFO_P2f), (VTSS_M_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC2_TX_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC1_TX_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_LINE_CLK_MUX_0_PFO_P2f | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_LINE_CLK_MUX_0_PFO_P2f | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_SYS_CLK_MUX_0_PFO_P2f | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_SYS_CLK_MUX_0_PFO_P2f), (VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_LINE_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_LINE_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_SYS_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_SYS_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_LINE_CLK_MUX_0_PFO_P2f | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_LINE_CLK_MUX_0_PFO_P2f | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_SYS_CLK_MUX_0_PFO_P2f | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_SYS_CLK_MUX_0_PFO_P2f), (VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_LINE_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_LINE_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_SYS_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_SYS_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_LINE_XFI_CLK_MUX_0_PFO_P2f | VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_UPI_XFI_CLK_MUX_0_PFO_P2f), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_LINE_XFI_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_UPI_XFI_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_OTN_GAP_CLK_MUX_0_PFO_P2f | VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_UPI_CXFI_RCVDCLK_MUX_0_PFO_P2f), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_OTN_GAP_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_UPI_CXFI_RCVDCLK_MUX_0)} };


static static_cfg_t gcb_1_pfo_p2f_tbl[8] = { {DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1_CLIENT_RX_MUX_1_PFO_P2f), (VTSS_M_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1_CLIENT_RX_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1_PFO_P2f), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1_PFO_P2f), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC2_TX_CLK_MUX_1_PFO_P2f | VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC1_TX_CLK_MUX_1_PFO_P2f), (VTSS_M_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC2_TX_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC1_TX_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_LINE_CLK_MUX_1_PFO_P2f | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_LINE_CLK_MUX_1_PFO_P2f | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_SYS_CLK_MUX_1_PFO_P2f | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_SYS_CLK_MUX_1_PFO_P2f), (VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_LINE_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_LINE_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_SYS_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_SYS_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_LINE_CLK_MUX_1_PFO_P2f | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_LINE_CLK_MUX_1_PFO_P2f | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_SYS_CLK_MUX_1_PFO_P2f | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_SYS_CLK_MUX_1_PFO_P2f), (VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_LINE_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_LINE_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_SYS_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_SYS_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_LINE_XFI_CLK_MUX_1_PFO_P2f | VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_UPI_XFI_CLK_MUX_1_PFO_P2f), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_LINE_XFI_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_UPI_XFI_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_OTN_GAP_CLK_MUX_1_PFO_P2f | VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_UPI_CXFI_RCVDCLK_MUX_1_PFO_P2f), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_OTN_GAP_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_UPI_CXFI_RCVDCLK_MUX_1)} };


// register structures for mode PGO_2

static static_cfg_t gcb_0_pgo_2_tbl[8] = { {DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0_CLIENT_RX_MUX_0_PGO_2), (VTSS_M_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0_CLIENT_RX_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0_PGO_2), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0_PGO_2), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC2_TX_CLK_MUX_0_PGO_2 | VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC1_TX_CLK_MUX_0_PGO_2), (VTSS_M_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC2_TX_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC1_TX_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_LINE_CLK_MUX_0_PGO_2 | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_LINE_CLK_MUX_0_PGO_2 | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_SYS_CLK_MUX_0_PGO_2 | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_SYS_CLK_MUX_0_PGO_2), (VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_LINE_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_LINE_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_SYS_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_SYS_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_LINE_CLK_MUX_0_PGO_2 | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_LINE_CLK_MUX_0_PGO_2 | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_SYS_CLK_MUX_0_PGO_2 | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_SYS_CLK_MUX_0_PGO_2), (VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_LINE_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_LINE_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_SYS_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_SYS_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_LINE_XFI_CLK_MUX_0_PGO_2 | VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_UPI_XFI_CLK_MUX_0_PGO_2), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_LINE_XFI_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_UPI_XFI_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_OTN_GAP_CLK_MUX_0_PGO_2 | VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_UPI_CXFI_RCVDCLK_MUX_0_PGO_2), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_OTN_GAP_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_UPI_CXFI_RCVDCLK_MUX_0)} };


static static_cfg_t gcb_1_pgo_2_tbl[8] = { {DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1_CLIENT_RX_MUX_1_PGO_2), (VTSS_M_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1_CLIENT_RX_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1_PGO_2), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1_PGO_2), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC2_TX_CLK_MUX_1_PGO_2 | VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC1_TX_CLK_MUX_1_PGO_2), (VTSS_M_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC2_TX_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC1_TX_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_LINE_CLK_MUX_1_PGO_2 | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_LINE_CLK_MUX_1_PGO_2 | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_SYS_CLK_MUX_1_PGO_2 | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_SYS_CLK_MUX_1_PGO_2), (VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_LINE_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_LINE_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_SYS_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_SYS_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_LINE_CLK_MUX_1_PGO_2 | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_LINE_CLK_MUX_1_PGO_2 | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_SYS_CLK_MUX_1_PGO_2 | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_SYS_CLK_MUX_1_PGO_2), (VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_LINE_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_LINE_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_SYS_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_SYS_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_LINE_XFI_CLK_MUX_1_PGO_2 | VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_UPI_XFI_CLK_MUX_1_PGO_2), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_LINE_XFI_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_UPI_XFI_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_OTN_GAP_CLK_MUX_1_PGO_2 | VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_UPI_CXFI_RCVDCLK_MUX_1_PGO_2), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_OTN_GAP_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_UPI_CXFI_RCVDCLK_MUX_1)} };


// register structures for mode PGO_2sub

static static_cfg_t gcb_0_pgo_2sub_tbl[8] = { {DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0_CLIENT_RX_MUX_0_PGO_2sub), (VTSS_M_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0_CLIENT_RX_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0_PGO_2sub), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0_PGO_2sub), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC2_TX_CLK_MUX_0_PGO_2sub | VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC1_TX_CLK_MUX_0_PGO_2sub), (VTSS_M_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC2_TX_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC1_TX_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_LINE_CLK_MUX_0_PGO_2sub | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_LINE_CLK_MUX_0_PGO_2sub | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_SYS_CLK_MUX_0_PGO_2sub | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_SYS_CLK_MUX_0_PGO_2sub), (VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_LINE_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_LINE_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_SYS_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_SYS_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_LINE_CLK_MUX_0_PGO_2sub | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_LINE_CLK_MUX_0_PGO_2sub | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_SYS_CLK_MUX_0_PGO_2sub | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_SYS_CLK_MUX_0_PGO_2sub), (VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_LINE_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_LINE_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_SYS_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_SYS_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_LINE_XFI_CLK_MUX_0_PGO_2sub | VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_UPI_XFI_CLK_MUX_0_PGO_2sub), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_LINE_XFI_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_UPI_XFI_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_OTN_GAP_CLK_MUX_0_PGO_2sub | VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_UPI_CXFI_RCVDCLK_MUX_0_PGO_2sub), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_OTN_GAP_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_UPI_CXFI_RCVDCLK_MUX_0)} };


static static_cfg_t gcb_1_pgo_2sub_tbl[8] = { {DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1_CLIENT_RX_MUX_1_PGO_2sub), (VTSS_M_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1_CLIENT_RX_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1_PGO_2sub), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1_PGO_2sub), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC2_TX_CLK_MUX_1_PGO_2sub | VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC1_TX_CLK_MUX_1_PGO_2sub), (VTSS_M_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC2_TX_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC1_TX_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_LINE_CLK_MUX_1_PGO_2sub | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_LINE_CLK_MUX_1_PGO_2sub | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_SYS_CLK_MUX_1_PGO_2sub | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_SYS_CLK_MUX_1_PGO_2sub), (VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_LINE_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_LINE_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_SYS_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_SYS_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_LINE_CLK_MUX_1_PGO_2sub | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_LINE_CLK_MUX_1_PGO_2sub | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_SYS_CLK_MUX_1_PGO_2sub | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_SYS_CLK_MUX_1_PGO_2sub), (VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_LINE_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_LINE_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_SYS_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_SYS_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_LINE_XFI_CLK_MUX_1_PGO_2sub | VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_UPI_XFI_CLK_MUX_1_PGO_2sub), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_LINE_XFI_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_UPI_XFI_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_OTN_GAP_CLK_MUX_1_PGO_2sub | VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_UPI_CXFI_RCVDCLK_MUX_1_PGO_2sub), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_OTN_GAP_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_UPI_CXFI_RCVDCLK_MUX_1)} };


// register structures for mode PGO_2subSmall

static static_cfg_t gcb_0_pgo_2subsmall_tbl[8] = { {DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0_CLIENT_RX_MUX_0_PGO_2subSmall), (VTSS_M_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0_CLIENT_RX_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0_PGO_2subSmall), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0_PGO_2subSmall), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC2_TX_CLK_MUX_0_PGO_2subSmall | VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC1_TX_CLK_MUX_0_PGO_2subSmall), (VTSS_M_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC2_TX_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC1_TX_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_LINE_CLK_MUX_0_PGO_2subSmall | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_LINE_CLK_MUX_0_PGO_2subSmall | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_SYS_CLK_MUX_0_PGO_2subSmall | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_SYS_CLK_MUX_0_PGO_2subSmall), (VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_LINE_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_LINE_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_SYS_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_SYS_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_LINE_CLK_MUX_0_PGO_2subSmall | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_LINE_CLK_MUX_0_PGO_2subSmall | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_SYS_CLK_MUX_0_PGO_2subSmall | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_SYS_CLK_MUX_0_PGO_2subSmall), (VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_LINE_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_LINE_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_SYS_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_SYS_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_LINE_XFI_CLK_MUX_0_PGO_2subSmall | VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_UPI_XFI_CLK_MUX_0_PGO_2subSmall), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_LINE_XFI_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_UPI_XFI_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_OTN_GAP_CLK_MUX_0_PGO_2subSmall | VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_UPI_CXFI_RCVDCLK_MUX_0_PGO_2subSmall), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_OTN_GAP_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_UPI_CXFI_RCVDCLK_MUX_0)} };


static static_cfg_t gcb_1_pgo_2subsmall_tbl[8] = { {DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1_CLIENT_RX_MUX_1_PGO_2subSmall), (VTSS_M_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1_CLIENT_RX_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1_PGO_2subSmall), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1_PGO_2subSmall), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC2_TX_CLK_MUX_1_PGO_2subSmall | VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC1_TX_CLK_MUX_1_PGO_2subSmall), (VTSS_M_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC2_TX_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC1_TX_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_LINE_CLK_MUX_1_PGO_2subSmall | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_LINE_CLK_MUX_1_PGO_2subSmall | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_SYS_CLK_MUX_1_PGO_2subSmall | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_SYS_CLK_MUX_1_PGO_2subSmall), (VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_LINE_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_LINE_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_SYS_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_SYS_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_LINE_CLK_MUX_1_PGO_2subSmall | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_LINE_CLK_MUX_1_PGO_2subSmall | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_SYS_CLK_MUX_1_PGO_2subSmall | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_SYS_CLK_MUX_1_PGO_2subSmall), (VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_LINE_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_LINE_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_SYS_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_SYS_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_LINE_XFI_CLK_MUX_1_PGO_2subSmall | VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_UPI_XFI_CLK_MUX_1_PGO_2subSmall), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_LINE_XFI_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_UPI_XFI_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_OTN_GAP_CLK_MUX_1_PGO_2subSmall | VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_UPI_CXFI_RCVDCLK_MUX_1_PGO_2subSmall), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_OTN_GAP_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_UPI_CXFI_RCVDCLK_MUX_1)} };


// register structures for mode PGO_2gen

static static_cfg_t gcb_0_pgo_2gen_tbl[8] = { {DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0_CLIENT_RX_MUX_0_PGO_2gen), (VTSS_M_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0_CLIENT_RX_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0_PGO_2gen), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0_PGO_2gen), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC2_TX_CLK_MUX_0_PGO_2gen | VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC1_TX_CLK_MUX_0_PGO_2gen), (VTSS_M_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC2_TX_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC1_TX_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_LINE_CLK_MUX_0_PGO_2gen | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_LINE_CLK_MUX_0_PGO_2gen | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_SYS_CLK_MUX_0_PGO_2gen | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_SYS_CLK_MUX_0_PGO_2gen), (VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_LINE_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_LINE_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_SYS_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_SYS_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_LINE_CLK_MUX_0_PGO_2gen | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_LINE_CLK_MUX_0_PGO_2gen | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_SYS_CLK_MUX_0_PGO_2gen | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_SYS_CLK_MUX_0_PGO_2gen), (VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_LINE_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_LINE_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_SYS_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_SYS_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_LINE_XFI_CLK_MUX_0_PGO_2gen | VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_UPI_XFI_CLK_MUX_0_PGO_2gen), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_LINE_XFI_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_UPI_XFI_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_OTN_GAP_CLK_MUX_0_PGO_2gen | VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_UPI_CXFI_RCVDCLK_MUX_0_PGO_2gen), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_OTN_GAP_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_UPI_CXFI_RCVDCLK_MUX_0)} };


static static_cfg_t gcb_1_pgo_2gen_tbl[8] = { {DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1_CLIENT_RX_MUX_1_PGO_2gen), (VTSS_M_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1_CLIENT_RX_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1_PGO_2gen), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1_PGO_2gen), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC2_TX_CLK_MUX_1_PGO_2gen | VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC1_TX_CLK_MUX_1_PGO_2gen), (VTSS_M_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC2_TX_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC1_TX_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_LINE_CLK_MUX_1_PGO_2gen | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_LINE_CLK_MUX_1_PGO_2gen | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_SYS_CLK_MUX_1_PGO_2gen | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_SYS_CLK_MUX_1_PGO_2gen), (VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_LINE_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_LINE_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_SYS_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_SYS_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_LINE_CLK_MUX_1_PGO_2gen | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_LINE_CLK_MUX_1_PGO_2gen | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_SYS_CLK_MUX_1_PGO_2gen | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_SYS_CLK_MUX_1_PGO_2gen), (VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_LINE_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_LINE_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_SYS_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_SYS_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_LINE_XFI_CLK_MUX_1_PGO_2gen | VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_UPI_XFI_CLK_MUX_1_PGO_2gen), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_LINE_XFI_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_UPI_XFI_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_OTN_GAP_CLK_MUX_1_PGO_2gen | VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_UPI_CXFI_RCVDCLK_MUX_1_PGO_2gen), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_OTN_GAP_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_UPI_CXFI_RCVDCLK_MUX_1)} };


// register structures for mode BOO_2

static static_cfg_t gcb_0_boo_2_tbl[8] = { {DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0_CLIENT_RX_MUX_0_BOO_2), (VTSS_M_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0_CLIENT_RX_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0_BOO_2), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0_BOO_2), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC2_TX_CLK_MUX_0_BOO_2 | VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC1_TX_CLK_MUX_0_BOO_2), (VTSS_M_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC2_TX_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC1_TX_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_LINE_CLK_MUX_0_BOO_2 | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_LINE_CLK_MUX_0_BOO_2 | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_SYS_CLK_MUX_0_BOO_2 | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_SYS_CLK_MUX_0_BOO_2), (VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_LINE_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_LINE_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_SYS_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_SYS_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_LINE_CLK_MUX_0_BOO_2 | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_LINE_CLK_MUX_0_BOO_2 | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_SYS_CLK_MUX_0_BOO_2 | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_SYS_CLK_MUX_0_BOO_2), (VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_LINE_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_LINE_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_SYS_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_SYS_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_LINE_XFI_CLK_MUX_0_BOO_2 | VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_UPI_XFI_CLK_MUX_0_BOO_2), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_LINE_XFI_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_UPI_XFI_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_OTN_GAP_CLK_MUX_0_BOO_2 | VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_UPI_CXFI_RCVDCLK_MUX_0_BOO_2), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_OTN_GAP_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_UPI_CXFI_RCVDCLK_MUX_0)} };


static static_cfg_t gcb_1_boo_2_tbl[8] = { {DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1_CLIENT_RX_MUX_1_BOO_2), (VTSS_M_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1_CLIENT_RX_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1_BOO_2), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1_BOO_2), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC2_TX_CLK_MUX_1_BOO_2 | VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC1_TX_CLK_MUX_1_BOO_2), (VTSS_M_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC2_TX_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC1_TX_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_LINE_CLK_MUX_1_BOO_2 | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_LINE_CLK_MUX_1_BOO_2 | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_SYS_CLK_MUX_1_BOO_2 | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_SYS_CLK_MUX_1_BOO_2), (VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_LINE_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_LINE_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_SYS_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_SYS_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_LINE_CLK_MUX_1_BOO_2 | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_LINE_CLK_MUX_1_BOO_2 | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_SYS_CLK_MUX_1_BOO_2 | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_SYS_CLK_MUX_1_BOO_2), (VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_LINE_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_LINE_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_SYS_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_SYS_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_LINE_XFI_CLK_MUX_1_BOO_2 | VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_UPI_XFI_CLK_MUX_1_BOO_2), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_LINE_XFI_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_UPI_XFI_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_OTN_GAP_CLK_MUX_1_BOO_2 | VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_UPI_CXFI_RCVDCLK_MUX_1_BOO_2), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_OTN_GAP_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_UPI_CXFI_RCVDCLK_MUX_1)} };


// register structures for mode BOO_2e

static static_cfg_t gcb_0_boo_2e_tbl[8] = { {DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0_CLIENT_RX_MUX_0_BOO_2e), (VTSS_M_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0_CLIENT_RX_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0_BOO_2e), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0_BOO_2e), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC2_TX_CLK_MUX_0_BOO_2e | VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC1_TX_CLK_MUX_0_BOO_2e), (VTSS_M_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC2_TX_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC1_TX_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_LINE_CLK_MUX_0_BOO_2e | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_LINE_CLK_MUX_0_BOO_2e | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_SYS_CLK_MUX_0_BOO_2e | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_SYS_CLK_MUX_0_BOO_2e), (VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_LINE_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_LINE_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_SYS_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_SYS_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_LINE_CLK_MUX_0_BOO_2e | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_LINE_CLK_MUX_0_BOO_2e | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_SYS_CLK_MUX_0_BOO_2e | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_SYS_CLK_MUX_0_BOO_2e), (VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_LINE_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_LINE_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_SYS_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_SYS_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_LINE_XFI_CLK_MUX_0_BOO_2e | VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_UPI_XFI_CLK_MUX_0_BOO_2e), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_LINE_XFI_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_UPI_XFI_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_OTN_GAP_CLK_MUX_0_BOO_2e | VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_UPI_CXFI_RCVDCLK_MUX_0_BOO_2e), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_OTN_GAP_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_UPI_CXFI_RCVDCLK_MUX_0)} };


static static_cfg_t gcb_1_boo_2e_tbl[8] = { {DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1_CLIENT_RX_MUX_1_BOO_2e), (VTSS_M_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1_CLIENT_RX_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1_BOO_2e), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1_BOO_2e), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC2_TX_CLK_MUX_1_BOO_2e | VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC1_TX_CLK_MUX_1_BOO_2e), (VTSS_M_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC2_TX_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC1_TX_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_LINE_CLK_MUX_1_BOO_2e | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_LINE_CLK_MUX_1_BOO_2e | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_SYS_CLK_MUX_1_BOO_2e | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_SYS_CLK_MUX_1_BOO_2e), (VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_LINE_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_LINE_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_SYS_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_SYS_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_LINE_CLK_MUX_1_BOO_2e | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_LINE_CLK_MUX_1_BOO_2e | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_SYS_CLK_MUX_1_BOO_2e | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_SYS_CLK_MUX_1_BOO_2e), (VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_LINE_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_LINE_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_SYS_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_SYS_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_LINE_XFI_CLK_MUX_1_BOO_2e | VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_UPI_XFI_CLK_MUX_1_BOO_2e), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_LINE_XFI_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_UPI_XFI_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_OTN_GAP_CLK_MUX_1_BOO_2e | VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_UPI_CXFI_RCVDCLK_MUX_1_BOO_2e), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_OTN_GAP_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_UPI_CXFI_RCVDCLK_MUX_1)} };


// register structures for mode BOO_1e

static static_cfg_t gcb_0_boo_1e_tbl[8] = { {DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0_CLIENT_RX_MUX_0_BOO_1e), (VTSS_M_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0_CLIENT_RX_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0_BOO_1e), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0_BOO_1e), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC2_TX_CLK_MUX_0_BOO_1e | VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC1_TX_CLK_MUX_0_BOO_1e), (VTSS_M_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC2_TX_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC1_TX_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_LINE_CLK_MUX_0_BOO_1e | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_LINE_CLK_MUX_0_BOO_1e | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_SYS_CLK_MUX_0_BOO_1e | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_SYS_CLK_MUX_0_BOO_1e), (VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_LINE_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_LINE_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_SYS_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_SYS_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_LINE_CLK_MUX_0_BOO_1e | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_LINE_CLK_MUX_0_BOO_1e | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_SYS_CLK_MUX_0_BOO_1e | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_SYS_CLK_MUX_0_BOO_1e), (VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_LINE_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_LINE_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_SYS_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_SYS_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_LINE_XFI_CLK_MUX_0_BOO_1e | VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_UPI_XFI_CLK_MUX_0_BOO_1e), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_LINE_XFI_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_UPI_XFI_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_OTN_GAP_CLK_MUX_0_BOO_1e | VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_UPI_CXFI_RCVDCLK_MUX_0_BOO_1e), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_OTN_GAP_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_UPI_CXFI_RCVDCLK_MUX_0)} };


static static_cfg_t gcb_1_boo_1e_tbl[8] = { {DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1_CLIENT_RX_MUX_1_BOO_1e), (VTSS_M_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1_CLIENT_RX_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1_BOO_1e), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1_BOO_1e), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC2_TX_CLK_MUX_1_BOO_1e | VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC1_TX_CLK_MUX_1_BOO_1e), (VTSS_M_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC2_TX_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC1_TX_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_LINE_CLK_MUX_1_BOO_1e | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_LINE_CLK_MUX_1_BOO_1e | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_SYS_CLK_MUX_1_BOO_1e | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_SYS_CLK_MUX_1_BOO_1e), (VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_LINE_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_LINE_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_SYS_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_SYS_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_LINE_CLK_MUX_1_BOO_1e | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_LINE_CLK_MUX_1_BOO_1e | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_SYS_CLK_MUX_1_BOO_1e | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_SYS_CLK_MUX_1_BOO_1e), (VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_LINE_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_LINE_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_SYS_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_SYS_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_LINE_XFI_CLK_MUX_1_BOO_1e | VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_UPI_XFI_CLK_MUX_1_BOO_1e), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_LINE_XFI_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_UPI_XFI_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_OTN_GAP_CLK_MUX_1_BOO_1e | VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_UPI_CXFI_RCVDCLK_MUX_1_BOO_1e), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_OTN_GAP_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_UPI_CXFI_RCVDCLK_MUX_1)} };


// register structures for mode BOO_2f

static static_cfg_t gcb_0_boo_2f_tbl[8] = { {DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0_CLIENT_RX_MUX_0_BOO_2f), (VTSS_M_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0_CLIENT_RX_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0_BOO_2f), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0_BOO_2f), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC2_TX_CLK_MUX_0_BOO_2f | VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC1_TX_CLK_MUX_0_BOO_2f), (VTSS_M_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC2_TX_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC1_TX_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_LINE_CLK_MUX_0_BOO_2f | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_LINE_CLK_MUX_0_BOO_2f | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_SYS_CLK_MUX_0_BOO_2f | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_SYS_CLK_MUX_0_BOO_2f), (VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_LINE_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_LINE_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_SYS_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_SYS_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_LINE_CLK_MUX_0_BOO_2f | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_LINE_CLK_MUX_0_BOO_2f | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_SYS_CLK_MUX_0_BOO_2f | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_SYS_CLK_MUX_0_BOO_2f), (VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_LINE_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_LINE_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_SYS_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_SYS_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_LINE_XFI_CLK_MUX_0_BOO_2f | VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_UPI_XFI_CLK_MUX_0_BOO_2f), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_LINE_XFI_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_UPI_XFI_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_OTN_GAP_CLK_MUX_0_BOO_2f | VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_UPI_CXFI_RCVDCLK_MUX_0_BOO_2f), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_OTN_GAP_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_UPI_CXFI_RCVDCLK_MUX_0)} };


static static_cfg_t gcb_1_boo_2f_tbl[8] = { {DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1_CLIENT_RX_MUX_1_BOO_2f), (VTSS_M_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1_CLIENT_RX_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1_BOO_2f), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1_BOO_2f), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC2_TX_CLK_MUX_1_BOO_2f | VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC1_TX_CLK_MUX_1_BOO_2f), (VTSS_M_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC2_TX_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC1_TX_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_LINE_CLK_MUX_1_BOO_2f | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_LINE_CLK_MUX_1_BOO_2f | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_SYS_CLK_MUX_1_BOO_2f | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_SYS_CLK_MUX_1_BOO_2f), (VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_LINE_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_LINE_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_SYS_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_SYS_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_LINE_CLK_MUX_1_BOO_2f | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_LINE_CLK_MUX_1_BOO_2f | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_SYS_CLK_MUX_1_BOO_2f | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_SYS_CLK_MUX_1_BOO_2f), (VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_LINE_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_LINE_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_SYS_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_SYS_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_LINE_XFI_CLK_MUX_1_BOO_2f | VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_UPI_XFI_CLK_MUX_1_BOO_2f), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_LINE_XFI_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_UPI_XFI_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_OTN_GAP_CLK_MUX_1_BOO_2f | VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_UPI_CXFI_RCVDCLK_MUX_1_BOO_2f), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_OTN_GAP_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_UPI_CXFI_RCVDCLK_MUX_1)} };


// register structures for mode BMX_2

static static_cfg_t gcb_0_bmx_2_tbl[8] = { {DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0_CLIENT_RX_MUX_0_BMX_2), (VTSS_M_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0_CLIENT_RX_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0_BMX_2), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0_BMX_2), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC2_TX_CLK_MUX_0_BMX_2 | VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC1_TX_CLK_MUX_0_BMX_2), (VTSS_M_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC2_TX_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC1_TX_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_LINE_CLK_MUX_0_BMX_2 | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_LINE_CLK_MUX_0_BMX_2 | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_SYS_CLK_MUX_0_BMX_2 | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_SYS_CLK_MUX_0_BMX_2), (VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_LINE_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_LINE_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_SYS_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_SYS_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_LINE_CLK_MUX_0_BMX_2 | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_LINE_CLK_MUX_0_BMX_2 | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_SYS_CLK_MUX_0_BMX_2 | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_SYS_CLK_MUX_0_BMX_2), (VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_LINE_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_LINE_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_SYS_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_SYS_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_LINE_XFI_CLK_MUX_0_BMX_2 | VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_UPI_XFI_CLK_MUX_0_BMX_2), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_LINE_XFI_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_UPI_XFI_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_OTN_GAP_CLK_MUX_0_BMX_2 | VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_UPI_CXFI_RCVDCLK_MUX_0_BMX_2), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_OTN_GAP_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_UPI_CXFI_RCVDCLK_MUX_0)} };


static static_cfg_t gcb_1_bmx_2_tbl[8] = { {DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1_CLIENT_RX_MUX_1_BMX_2), (VTSS_M_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1_CLIENT_RX_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1_BMX_2), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1_BMX_2), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC2_TX_CLK_MUX_1_BMX_2 | VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC1_TX_CLK_MUX_1_BMX_2), (VTSS_M_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC2_TX_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC1_TX_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_LINE_CLK_MUX_1_BMX_2 | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_LINE_CLK_MUX_1_BMX_2 | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_SYS_CLK_MUX_1_BMX_2 | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_SYS_CLK_MUX_1_BMX_2), (VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_LINE_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_LINE_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_SYS_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_SYS_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_LINE_CLK_MUX_1_BMX_2 | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_LINE_CLK_MUX_1_BMX_2 | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_SYS_CLK_MUX_1_BMX_2 | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_SYS_CLK_MUX_1_BMX_2), (VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_LINE_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_LINE_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_SYS_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_SYS_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_LINE_XFI_CLK_MUX_1_BMX_2 | VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_UPI_XFI_CLK_MUX_1_BMX_2), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_LINE_XFI_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_UPI_XFI_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_OTN_GAP_CLK_MUX_1_BMX_2 | VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_UPI_CXFI_RCVDCLK_MUX_1_BMX_2), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_OTN_GAP_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_UPI_CXFI_RCVDCLK_MUX_1)} };


// register structures for mode BMX_2e

static static_cfg_t gcb_0_bmx_2e_tbl[8] = { {DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0_CLIENT_RX_MUX_0_BMX_2e), (VTSS_M_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0_CLIENT_RX_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0_BMX_2e), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0_BMX_2e), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC2_TX_CLK_MUX_0_BMX_2e | VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC1_TX_CLK_MUX_0_BMX_2e), (VTSS_M_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC2_TX_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC1_TX_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_LINE_CLK_MUX_0_BMX_2e | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_LINE_CLK_MUX_0_BMX_2e | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_SYS_CLK_MUX_0_BMX_2e | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_SYS_CLK_MUX_0_BMX_2e), (VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_LINE_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_LINE_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_SYS_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_SYS_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_LINE_CLK_MUX_0_BMX_2e | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_LINE_CLK_MUX_0_BMX_2e | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_SYS_CLK_MUX_0_BMX_2e | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_SYS_CLK_MUX_0_BMX_2e), (VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_LINE_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_LINE_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_SYS_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_SYS_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_LINE_XFI_CLK_MUX_0_BMX_2e | VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_UPI_XFI_CLK_MUX_0_BMX_2e), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_LINE_XFI_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_UPI_XFI_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_OTN_GAP_CLK_MUX_0_BMX_2e | VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_UPI_CXFI_RCVDCLK_MUX_0_BMX_2e), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_OTN_GAP_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_UPI_CXFI_RCVDCLK_MUX_0)} };


static static_cfg_t gcb_1_bmx_2e_tbl[8] = { {DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1_CLIENT_RX_MUX_1_BMX_2e), (VTSS_M_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1_CLIENT_RX_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1_BMX_2e), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1_BMX_2e), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC2_TX_CLK_MUX_1_BMX_2e | VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC1_TX_CLK_MUX_1_BMX_2e), (VTSS_M_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC2_TX_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC1_TX_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_LINE_CLK_MUX_1_BMX_2e | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_LINE_CLK_MUX_1_BMX_2e | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_SYS_CLK_MUX_1_BMX_2e | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_SYS_CLK_MUX_1_BMX_2e), (VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_LINE_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_LINE_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_SYS_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_SYS_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_LINE_CLK_MUX_1_BMX_2e | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_LINE_CLK_MUX_1_BMX_2e | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_SYS_CLK_MUX_1_BMX_2e | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_SYS_CLK_MUX_1_BMX_2e), (VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_LINE_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_LINE_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_SYS_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_SYS_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_LINE_XFI_CLK_MUX_1_BMX_2e | VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_UPI_XFI_CLK_MUX_1_BMX_2e), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_LINE_XFI_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_UPI_XFI_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_OTN_GAP_CLK_MUX_1_BMX_2e | VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_UPI_CXFI_RCVDCLK_MUX_1_BMX_2e), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_OTN_GAP_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_UPI_CXFI_RCVDCLK_MUX_1)} };


// register structures for mode BMX_1e

static static_cfg_t gcb_0_bmx_1e_tbl[8] = { {DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0_CLIENT_RX_MUX_0_BMX_1e), (VTSS_M_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0_CLIENT_RX_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0_BMX_1e), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0_BMX_1e), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC2_TX_CLK_MUX_0_BMX_1e | VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC1_TX_CLK_MUX_0_BMX_1e), (VTSS_M_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC2_TX_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC1_TX_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_LINE_CLK_MUX_0_BMX_1e | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_LINE_CLK_MUX_0_BMX_1e | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_SYS_CLK_MUX_0_BMX_1e | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_SYS_CLK_MUX_0_BMX_1e), (VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_LINE_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_LINE_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_SYS_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_SYS_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_LINE_CLK_MUX_0_BMX_1e | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_LINE_CLK_MUX_0_BMX_1e | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_SYS_CLK_MUX_0_BMX_1e | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_SYS_CLK_MUX_0_BMX_1e), (VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_LINE_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_LINE_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_SYS_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_SYS_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_LINE_XFI_CLK_MUX_0_BMX_1e | VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_UPI_XFI_CLK_MUX_0_BMX_1e), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_LINE_XFI_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_UPI_XFI_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_OTN_GAP_CLK_MUX_0_BMX_1e | VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_UPI_CXFI_RCVDCLK_MUX_0_BMX_1e), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_OTN_GAP_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_UPI_CXFI_RCVDCLK_MUX_0)} };


static static_cfg_t gcb_1_bmx_1e_tbl[8] = { {DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1_CLIENT_RX_MUX_1_BMX_1e), (VTSS_M_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1_CLIENT_RX_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1_BMX_1e), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1_BMX_1e), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC2_TX_CLK_MUX_1_BMX_1e | VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC1_TX_CLK_MUX_1_BMX_1e), (VTSS_M_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC2_TX_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC1_TX_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_LINE_CLK_MUX_1_BMX_1e | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_LINE_CLK_MUX_1_BMX_1e | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_SYS_CLK_MUX_1_BMX_1e | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_SYS_CLK_MUX_1_BMX_1e), (VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_LINE_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_LINE_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_SYS_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_SYS_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_LINE_CLK_MUX_1_BMX_1e | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_LINE_CLK_MUX_1_BMX_1e | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_SYS_CLK_MUX_1_BMX_1e | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_SYS_CLK_MUX_1_BMX_1e), (VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_LINE_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_LINE_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_SYS_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_SYS_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_LINE_XFI_CLK_MUX_1_BMX_1e | VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_UPI_XFI_CLK_MUX_1_BMX_1e), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_LINE_XFI_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_UPI_XFI_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_OTN_GAP_CLK_MUX_1_BMX_1e | VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_UPI_CXFI_RCVDCLK_MUX_1_BMX_1e), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_OTN_GAP_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_UPI_CXFI_RCVDCLK_MUX_1)} };


// register structures for mode BMX_2f

static static_cfg_t gcb_0_bmx_2f_tbl[8] = { {DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0_CLIENT_RX_MUX_0_BMX_2f), (VTSS_M_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0_CLIENT_RX_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0_BMX_2f), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0_BMX_2f), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC2_TX_CLK_MUX_0_BMX_2f | VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC1_TX_CLK_MUX_0_BMX_2f), (VTSS_M_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC2_TX_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC1_TX_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_LINE_CLK_MUX_0_BMX_2f | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_LINE_CLK_MUX_0_BMX_2f | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_SYS_CLK_MUX_0_BMX_2f | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_SYS_CLK_MUX_0_BMX_2f), (VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_LINE_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_LINE_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_SYS_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_SYS_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_LINE_CLK_MUX_0_BMX_2f | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_LINE_CLK_MUX_0_BMX_2f | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_SYS_CLK_MUX_0_BMX_2f | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_SYS_CLK_MUX_0_BMX_2f), (VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_LINE_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_LINE_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_SYS_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_SYS_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_LINE_XFI_CLK_MUX_0_BMX_2f | VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_UPI_XFI_CLK_MUX_0_BMX_2f), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_LINE_XFI_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_UPI_XFI_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_OTN_GAP_CLK_MUX_0_BMX_2f | VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_UPI_CXFI_RCVDCLK_MUX_0_BMX_2f), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_OTN_GAP_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_UPI_CXFI_RCVDCLK_MUX_0)} };


static static_cfg_t gcb_1_bmx_2f_tbl[8] = { {DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1_CLIENT_RX_MUX_1_BMX_2f), (VTSS_M_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1_CLIENT_RX_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1_BMX_2f), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1_BMX_2f), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC2_TX_CLK_MUX_1_BMX_2f | VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC1_TX_CLK_MUX_1_BMX_2f), (VTSS_M_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC2_TX_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC1_TX_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_LINE_CLK_MUX_1_BMX_2f | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_LINE_CLK_MUX_1_BMX_2f | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_SYS_CLK_MUX_1_BMX_2f | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_SYS_CLK_MUX_1_BMX_2f), (VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_LINE_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_LINE_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_SYS_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_SYS_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_LINE_CLK_MUX_1_BMX_2f | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_LINE_CLK_MUX_1_BMX_2f | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_SYS_CLK_MUX_1_BMX_2f | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_SYS_CLK_MUX_1_BMX_2f), (VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_LINE_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_LINE_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_SYS_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_SYS_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_LINE_XFI_CLK_MUX_1_BMX_2f | VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_UPI_XFI_CLK_MUX_1_BMX_2f), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_LINE_XFI_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_UPI_XFI_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_OTN_GAP_CLK_MUX_1_BMX_2f | VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_UPI_CXFI_RCVDCLK_MUX_1_BMX_2f), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_OTN_GAP_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_UPI_CXFI_RCVDCLK_MUX_1)} };


// register structures for mode BOE_WMWa

static static_cfg_t gcb_0_boe_wmwa_tbl[8] = { {DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0_CLIENT_RX_MUX_0_BOE_WMWa), (VTSS_M_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0_CLIENT_RX_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0_BOE_WMWa), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0_BOE_WMWa), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC2_TX_CLK_MUX_0_BOE_WMWa | VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC1_TX_CLK_MUX_0_BOE_WMWa), (VTSS_M_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC2_TX_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC1_TX_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_LINE_CLK_MUX_0_BOE_WMWa | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_LINE_CLK_MUX_0_BOE_WMWa | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_SYS_CLK_MUX_0_BOE_WMWa | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_SYS_CLK_MUX_0_BOE_WMWa), (VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_LINE_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_LINE_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_SYS_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_SYS_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_LINE_CLK_MUX_0_BOE_WMWa | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_LINE_CLK_MUX_0_BOE_WMWa | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_SYS_CLK_MUX_0_BOE_WMWa | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_SYS_CLK_MUX_0_BOE_WMWa), (VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_LINE_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_LINE_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_SYS_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_SYS_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_LINE_XFI_CLK_MUX_0_BOE_WMWa | VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_UPI_XFI_CLK_MUX_0_BOE_WMWa), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_LINE_XFI_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_UPI_XFI_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_OTN_GAP_CLK_MUX_0_BOE_WMWa | VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_UPI_CXFI_RCVDCLK_MUX_0_BOE_WMWa), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_OTN_GAP_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_UPI_CXFI_RCVDCLK_MUX_0)} };


static static_cfg_t gcb_1_boe_wmwa_tbl[8] = { {DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1_CLIENT_RX_MUX_1_BOE_WMWa), (VTSS_M_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1_CLIENT_RX_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1_BOE_WMWa), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1_BOE_WMWa), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC2_TX_CLK_MUX_1_BOE_WMWa | VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC1_TX_CLK_MUX_1_BOE_WMWa), (VTSS_M_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC2_TX_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC1_TX_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_LINE_CLK_MUX_1_BOE_WMWa | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_LINE_CLK_MUX_1_BOE_WMWa | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_SYS_CLK_MUX_1_BOE_WMWa | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_SYS_CLK_MUX_1_BOE_WMWa), (VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_LINE_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_LINE_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_SYS_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_SYS_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_LINE_CLK_MUX_1_BOE_WMWa | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_LINE_CLK_MUX_1_BOE_WMWa | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_SYS_CLK_MUX_1_BOE_WMWa | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_SYS_CLK_MUX_1_BOE_WMWa), (VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_LINE_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_LINE_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_SYS_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_SYS_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_LINE_XFI_CLK_MUX_1_BOE_WMWa | VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_UPI_XFI_CLK_MUX_1_BOE_WMWa), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_LINE_XFI_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_UPI_XFI_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_OTN_GAP_CLK_MUX_1_BOE_WMWa | VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_UPI_CXFI_RCVDCLK_MUX_1_BOE_WMWa), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_OTN_GAP_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_UPI_CXFI_RCVDCLK_MUX_1)} };


// register structures for mode BOE_WMWs

static static_cfg_t gcb_0_boe_wmws_tbl[8] = { {DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0_CLIENT_RX_MUX_0_BOE_WMWs), (VTSS_M_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0_CLIENT_RX_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0_BOE_WMWs), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0_BOE_WMWs), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC2_TX_CLK_MUX_0_BOE_WMWs | VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC1_TX_CLK_MUX_0_BOE_WMWs), (VTSS_M_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC2_TX_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC1_TX_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_LINE_CLK_MUX_0_BOE_WMWs | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_LINE_CLK_MUX_0_BOE_WMWs | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_SYS_CLK_MUX_0_BOE_WMWs | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_SYS_CLK_MUX_0_BOE_WMWs), (VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_LINE_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_LINE_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_SYS_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_SYS_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_LINE_CLK_MUX_0_BOE_WMWs | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_LINE_CLK_MUX_0_BOE_WMWs | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_SYS_CLK_MUX_0_BOE_WMWs | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_SYS_CLK_MUX_0_BOE_WMWs), (VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_LINE_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_LINE_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_SYS_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_SYS_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_LINE_XFI_CLK_MUX_0_BOE_WMWs | VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_UPI_XFI_CLK_MUX_0_BOE_WMWs), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_LINE_XFI_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_UPI_XFI_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_OTN_GAP_CLK_MUX_0_BOE_WMWs | VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_UPI_CXFI_RCVDCLK_MUX_0_BOE_WMWs), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_OTN_GAP_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_UPI_CXFI_RCVDCLK_MUX_0)} };


static static_cfg_t gcb_1_boe_wmws_tbl[8] = { {DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1_CLIENT_RX_MUX_1_BOE_WMWs), (VTSS_M_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1_CLIENT_RX_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1_BOE_WMWs), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1_BOE_WMWs), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC2_TX_CLK_MUX_1_BOE_WMWs | VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC1_TX_CLK_MUX_1_BOE_WMWs), (VTSS_M_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC2_TX_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC1_TX_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_LINE_CLK_MUX_1_BOE_WMWs | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_LINE_CLK_MUX_1_BOE_WMWs | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_SYS_CLK_MUX_1_BOE_WMWs | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_SYS_CLK_MUX_1_BOE_WMWs), (VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_LINE_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_LINE_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_SYS_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_SYS_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_LINE_CLK_MUX_1_BOE_WMWs | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_LINE_CLK_MUX_1_BOE_WMWs | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_SYS_CLK_MUX_1_BOE_WMWs | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_SYS_CLK_MUX_1_BOE_WMWs), (VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_LINE_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_LINE_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_SYS_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_SYS_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_LINE_XFI_CLK_MUX_1_BOE_WMWs | VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_UPI_XFI_CLK_MUX_1_BOE_WMWs), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_LINE_XFI_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_UPI_XFI_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_OTN_GAP_CLK_MUX_1_BOE_WMWs | VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_UPI_CXFI_RCVDCLK_MUX_1_BOE_WMWs), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_OTN_GAP_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_UPI_CXFI_RCVDCLK_MUX_1)} };


// register structures for mode BOE_PMP2e_20

static static_cfg_t gcb_0_boe_pmp2e_20_tbl[8] = { {DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0_CLIENT_RX_MUX_0_BOE_PMP2e_20), (VTSS_M_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0_CLIENT_RX_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0_BOE_PMP2e_20), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0_BOE_PMP2e_20), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC2_TX_CLK_MUX_0_BOE_PMP2e_20 | VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC1_TX_CLK_MUX_0_BOE_PMP2e_20), (VTSS_M_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC2_TX_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC1_TX_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_LINE_CLK_MUX_0_BOE_PMP2e_20 | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_LINE_CLK_MUX_0_BOE_PMP2e_20 | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_SYS_CLK_MUX_0_BOE_PMP2e_20 | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_SYS_CLK_MUX_0_BOE_PMP2e_20), (VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_LINE_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_LINE_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_SYS_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_SYS_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_LINE_CLK_MUX_0_BOE_PMP2e_20 | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_LINE_CLK_MUX_0_BOE_PMP2e_20 | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_SYS_CLK_MUX_0_BOE_PMP2e_20 | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_SYS_CLK_MUX_0_BOE_PMP2e_20), (VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_LINE_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_LINE_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_SYS_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_SYS_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_LINE_XFI_CLK_MUX_0_BOE_PMP2e_20 | VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_UPI_XFI_CLK_MUX_0_BOE_PMP2e_20), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_LINE_XFI_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_UPI_XFI_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_OTN_GAP_CLK_MUX_0_BOE_PMP2e_20 | VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_UPI_CXFI_RCVDCLK_MUX_0_BOE_PMP2e_20), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_OTN_GAP_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_UPI_CXFI_RCVDCLK_MUX_0)} };


static static_cfg_t gcb_1_boe_pmp2e_20_tbl[8] = { {DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1_CLIENT_RX_MUX_1_BOE_PMP2e_20), (VTSS_M_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1_CLIENT_RX_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1_BOE_PMP2e_20), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1_BOE_PMP2e_20), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC2_TX_CLK_MUX_1_BOE_PMP2e_20 | VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC1_TX_CLK_MUX_1_BOE_PMP2e_20), (VTSS_M_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC2_TX_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC1_TX_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_LINE_CLK_MUX_1_BOE_PMP2e_20 | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_LINE_CLK_MUX_1_BOE_PMP2e_20 | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_SYS_CLK_MUX_1_BOE_PMP2e_20 | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_SYS_CLK_MUX_1_BOE_PMP2e_20), (VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_LINE_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_LINE_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_SYS_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_SYS_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_LINE_CLK_MUX_1_BOE_PMP2e_20 | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_LINE_CLK_MUX_1_BOE_PMP2e_20 | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_SYS_CLK_MUX_1_BOE_PMP2e_20 | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_SYS_CLK_MUX_1_BOE_PMP2e_20), (VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_LINE_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_LINE_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_SYS_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_SYS_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_LINE_XFI_CLK_MUX_1_BOE_PMP2e_20 | VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_UPI_XFI_CLK_MUX_1_BOE_PMP2e_20), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_LINE_XFI_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_UPI_XFI_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_OTN_GAP_CLK_MUX_1_BOE_PMP2e_20 | VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_UPI_CXFI_RCVDCLK_MUX_1_BOE_PMP2e_20), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_OTN_GAP_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_UPI_CXFI_RCVDCLK_MUX_1)} };


// register structures for mode BOE_PMP1e_20

static static_cfg_t gcb_0_boe_pmp1e_20_tbl[8] = { {DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0_CLIENT_RX_MUX_0_BOE_PMP1e_20), (VTSS_M_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0_CLIENT_RX_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0_BOE_PMP1e_20), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0_BOE_PMP1e_20), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC2_TX_CLK_MUX_0_BOE_PMP1e_20 | VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC1_TX_CLK_MUX_0_BOE_PMP1e_20), (VTSS_M_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC2_TX_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC1_TX_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_LINE_CLK_MUX_0_BOE_PMP1e_20 | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_LINE_CLK_MUX_0_BOE_PMP1e_20 | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_SYS_CLK_MUX_0_BOE_PMP1e_20 | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_SYS_CLK_MUX_0_BOE_PMP1e_20), (VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_LINE_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_LINE_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_SYS_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_SYS_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_LINE_CLK_MUX_0_BOE_PMP1e_20 | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_LINE_CLK_MUX_0_BOE_PMP1e_20 | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_SYS_CLK_MUX_0_BOE_PMP1e_20 | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_SYS_CLK_MUX_0_BOE_PMP1e_20), (VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_LINE_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_LINE_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_SYS_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_SYS_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_LINE_XFI_CLK_MUX_0_BOE_PMP1e_20 | VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_UPI_XFI_CLK_MUX_0_BOE_PMP1e_20), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_LINE_XFI_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_UPI_XFI_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_OTN_GAP_CLK_MUX_0_BOE_PMP1e_20 | VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_UPI_CXFI_RCVDCLK_MUX_0_BOE_PMP1e_20), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_OTN_GAP_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_UPI_CXFI_RCVDCLK_MUX_0)} };


static static_cfg_t gcb_1_boe_pmp1e_20_tbl[8] = { {DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1_CLIENT_RX_MUX_1_BOE_PMP1e_20), (VTSS_M_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1_CLIENT_RX_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1_BOE_PMP1e_20), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1_BOE_PMP1e_20), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC2_TX_CLK_MUX_1_BOE_PMP1e_20 | VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC1_TX_CLK_MUX_1_BOE_PMP1e_20), (VTSS_M_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC2_TX_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC1_TX_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_LINE_CLK_MUX_1_BOE_PMP1e_20 | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_LINE_CLK_MUX_1_BOE_PMP1e_20 | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_SYS_CLK_MUX_1_BOE_PMP1e_20 | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_SYS_CLK_MUX_1_BOE_PMP1e_20), (VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_LINE_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_LINE_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_SYS_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_SYS_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_LINE_CLK_MUX_1_BOE_PMP1e_20 | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_LINE_CLK_MUX_1_BOE_PMP1e_20 | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_SYS_CLK_MUX_1_BOE_PMP1e_20 | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_SYS_CLK_MUX_1_BOE_PMP1e_20), (VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_LINE_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_LINE_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_SYS_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_SYS_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_LINE_XFI_CLK_MUX_1_BOE_PMP1e_20 | VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_UPI_XFI_CLK_MUX_1_BOE_PMP1e_20), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_LINE_XFI_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_UPI_XFI_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_OTN_GAP_CLK_MUX_1_BOE_PMP1e_20 | VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_UPI_CXFI_RCVDCLK_MUX_1_BOE_PMP1e_20), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_OTN_GAP_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_UPI_CXFI_RCVDCLK_MUX_1)} };


// register structures for mode BOEC_2e

static static_cfg_t gcb_0_boec_2e_tbl[8] = { {DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0_CLIENT_RX_MUX_0_BOEC_2e), (VTSS_M_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0_CLIENT_RX_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0_BOEC_2e), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0_BOEC_2e), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC2_TX_CLK_MUX_0_BOEC_2e | VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC1_TX_CLK_MUX_0_BOEC_2e), (VTSS_M_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC2_TX_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC1_TX_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_LINE_CLK_MUX_0_BOEC_2e | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_LINE_CLK_MUX_0_BOEC_2e | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_SYS_CLK_MUX_0_BOEC_2e | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_SYS_CLK_MUX_0_BOEC_2e), (VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_LINE_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_LINE_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_SYS_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_SYS_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_LINE_CLK_MUX_0_BOEC_2e | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_LINE_CLK_MUX_0_BOEC_2e | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_SYS_CLK_MUX_0_BOEC_2e | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_SYS_CLK_MUX_0_BOEC_2e), (VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_LINE_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_LINE_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_SYS_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_SYS_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_LINE_XFI_CLK_MUX_0_BOEC_2e | VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_UPI_XFI_CLK_MUX_0_BOEC_2e), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_LINE_XFI_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_UPI_XFI_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_OTN_GAP_CLK_MUX_0_BOEC_2e | VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_UPI_CXFI_RCVDCLK_MUX_0_BOEC_2e), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_OTN_GAP_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_UPI_CXFI_RCVDCLK_MUX_0)} };


static static_cfg_t gcb_1_boec_2e_tbl[8] = { {DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1_CLIENT_RX_MUX_1_BOEC_2e), (VTSS_M_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1_CLIENT_RX_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1_BOEC_2e), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1_BOEC_2e), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC2_TX_CLK_MUX_1_BOEC_2e | VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC1_TX_CLK_MUX_1_BOEC_2e), (VTSS_M_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC2_TX_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC1_TX_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_LINE_CLK_MUX_1_BOEC_2e | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_LINE_CLK_MUX_1_BOEC_2e | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_SYS_CLK_MUX_1_BOEC_2e | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_SYS_CLK_MUX_1_BOEC_2e), (VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_LINE_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_LINE_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_SYS_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_SYS_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_LINE_CLK_MUX_1_BOEC_2e | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_LINE_CLK_MUX_1_BOEC_2e | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_SYS_CLK_MUX_1_BOEC_2e | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_SYS_CLK_MUX_1_BOEC_2e), (VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_LINE_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_LINE_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_SYS_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_SYS_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_LINE_XFI_CLK_MUX_1_BOEC_2e | VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_UPI_XFI_CLK_MUX_1_BOEC_2e), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_LINE_XFI_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_UPI_XFI_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_OTN_GAP_CLK_MUX_1_BOEC_2e | VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_UPI_CXFI_RCVDCLK_MUX_1_BOEC_2e), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_OTN_GAP_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_UPI_CXFI_RCVDCLK_MUX_1)} };


// register structures for mode BOEC_1e

static static_cfg_t gcb_0_boec_1e_tbl[8] = { {DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0_CLIENT_RX_MUX_0_BOEC_1e), (VTSS_M_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0_CLIENT_RX_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0_BOEC_1e), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0_BOEC_1e), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC2_TX_CLK_MUX_0_BOEC_1e | VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC1_TX_CLK_MUX_0_BOEC_1e), (VTSS_M_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC2_TX_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC1_TX_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_LINE_CLK_MUX_0_BOEC_1e | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_LINE_CLK_MUX_0_BOEC_1e | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_SYS_CLK_MUX_0_BOEC_1e | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_SYS_CLK_MUX_0_BOEC_1e), (VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_LINE_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_LINE_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_SYS_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_SYS_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_LINE_CLK_MUX_0_BOEC_1e | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_LINE_CLK_MUX_0_BOEC_1e | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_SYS_CLK_MUX_0_BOEC_1e | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_SYS_CLK_MUX_0_BOEC_1e), (VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_LINE_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_LINE_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_SYS_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_SYS_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_LINE_XFI_CLK_MUX_0_BOEC_1e | VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_UPI_XFI_CLK_MUX_0_BOEC_1e), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_LINE_XFI_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_UPI_XFI_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_OTN_GAP_CLK_MUX_0_BOEC_1e | VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_UPI_CXFI_RCVDCLK_MUX_0_BOEC_1e), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_OTN_GAP_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_UPI_CXFI_RCVDCLK_MUX_0)} };


static static_cfg_t gcb_1_boec_1e_tbl[8] = { {DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1_CLIENT_RX_MUX_1_BOEC_1e), (VTSS_M_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1_CLIENT_RX_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1_BOEC_1e), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1_BOEC_1e), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC2_TX_CLK_MUX_1_BOEC_1e | VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC1_TX_CLK_MUX_1_BOEC_1e), (VTSS_M_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC2_TX_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC1_TX_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_LINE_CLK_MUX_1_BOEC_1e | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_LINE_CLK_MUX_1_BOEC_1e | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_SYS_CLK_MUX_1_BOEC_1e | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_SYS_CLK_MUX_1_BOEC_1e), (VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_LINE_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_LINE_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_SYS_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_SYS_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_LINE_CLK_MUX_1_BOEC_1e | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_LINE_CLK_MUX_1_BOEC_1e | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_SYS_CLK_MUX_1_BOEC_1e | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_SYS_CLK_MUX_1_BOEC_1e), (VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_LINE_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_LINE_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_SYS_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_SYS_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_LINE_XFI_CLK_MUX_1_BOEC_1e | VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_UPI_XFI_CLK_MUX_1_BOEC_1e), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_LINE_XFI_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_UPI_XFI_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_OTN_GAP_CLK_MUX_1_BOEC_1e | VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_UPI_CXFI_RCVDCLK_MUX_1_BOEC_1e), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_OTN_GAP_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_UPI_CXFI_RCVDCLK_MUX_1)} };


// register structures for mode BOG_2

static static_cfg_t gcb_0_bog_2_tbl[8] = { {DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0_CLIENT_RX_MUX_0_BOG_2), (VTSS_M_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0_CLIENT_RX_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0_BOG_2), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0_BOG_2), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC2_TX_CLK_MUX_0_BOG_2 | VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC1_TX_CLK_MUX_0_BOG_2), (VTSS_M_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC2_TX_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC1_TX_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_LINE_CLK_MUX_0_BOG_2 | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_LINE_CLK_MUX_0_BOG_2 | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_SYS_CLK_MUX_0_BOG_2 | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_SYS_CLK_MUX_0_BOG_2), (VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_LINE_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_LINE_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_SYS_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_SYS_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_LINE_CLK_MUX_0_BOG_2 | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_LINE_CLK_MUX_0_BOG_2 | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_SYS_CLK_MUX_0_BOG_2 | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_SYS_CLK_MUX_0_BOG_2), (VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_LINE_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_LINE_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_SYS_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_SYS_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_LINE_XFI_CLK_MUX_0_BOG_2 | VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_UPI_XFI_CLK_MUX_0_BOG_2), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_LINE_XFI_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_UPI_XFI_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_OTN_GAP_CLK_MUX_0_BOG_2 | VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_UPI_CXFI_RCVDCLK_MUX_0_BOG_2), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_OTN_GAP_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_UPI_CXFI_RCVDCLK_MUX_0)} };


static static_cfg_t gcb_1_bog_2_tbl[8] = { {DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1_CLIENT_RX_MUX_1_BOG_2), (VTSS_M_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1_CLIENT_RX_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1_BOG_2), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1_BOG_2), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC2_TX_CLK_MUX_1_BOG_2 | VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC1_TX_CLK_MUX_1_BOG_2), (VTSS_M_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC2_TX_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC1_TX_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_LINE_CLK_MUX_1_BOG_2 | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_LINE_CLK_MUX_1_BOG_2 | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_SYS_CLK_MUX_1_BOG_2 | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_SYS_CLK_MUX_1_BOG_2), (VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_LINE_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_LINE_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_SYS_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_SYS_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_LINE_CLK_MUX_1_BOG_2 | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_LINE_CLK_MUX_1_BOG_2 | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_SYS_CLK_MUX_1_BOG_2 | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_SYS_CLK_MUX_1_BOG_2), (VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_LINE_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_LINE_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_SYS_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_SYS_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_LINE_XFI_CLK_MUX_1_BOG_2 | VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_UPI_XFI_CLK_MUX_1_BOG_2), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_LINE_XFI_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_UPI_XFI_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_OTN_GAP_CLK_MUX_1_BOG_2 | VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_UPI_CXFI_RCVDCLK_MUX_1_BOG_2), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_OTN_GAP_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_UPI_CXFI_RCVDCLK_MUX_1)} };


// register structures for mode BOG_2sub

static static_cfg_t gcb_0_bog_2sub_tbl[8] = { {DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0_CLIENT_RX_MUX_0_BOG_2sub), (VTSS_M_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0_CLIENT_RX_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0_BOG_2sub), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0_BOG_2sub), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC2_TX_CLK_MUX_0_BOG_2sub | VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC1_TX_CLK_MUX_0_BOG_2sub), (VTSS_M_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC2_TX_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC1_TX_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_LINE_CLK_MUX_0_BOG_2sub | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_LINE_CLK_MUX_0_BOG_2sub | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_SYS_CLK_MUX_0_BOG_2sub | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_SYS_CLK_MUX_0_BOG_2sub), (VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_LINE_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_LINE_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_SYS_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_SYS_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_LINE_CLK_MUX_0_BOG_2sub | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_LINE_CLK_MUX_0_BOG_2sub | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_SYS_CLK_MUX_0_BOG_2sub | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_SYS_CLK_MUX_0_BOG_2sub), (VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_LINE_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_LINE_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_SYS_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_SYS_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_LINE_XFI_CLK_MUX_0_BOG_2sub | VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_UPI_XFI_CLK_MUX_0_BOG_2sub), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_LINE_XFI_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_UPI_XFI_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_OTN_GAP_CLK_MUX_0_BOG_2sub | VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_UPI_CXFI_RCVDCLK_MUX_0_BOG_2sub), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_OTN_GAP_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_UPI_CXFI_RCVDCLK_MUX_0)} };


static static_cfg_t gcb_1_bog_2sub_tbl[8] = { {DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1_CLIENT_RX_MUX_1_BOG_2sub), (VTSS_M_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1_CLIENT_RX_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1_BOG_2sub), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1_BOG_2sub), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC2_TX_CLK_MUX_1_BOG_2sub | VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC1_TX_CLK_MUX_1_BOG_2sub), (VTSS_M_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC2_TX_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC1_TX_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_LINE_CLK_MUX_1_BOG_2sub | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_LINE_CLK_MUX_1_BOG_2sub | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_SYS_CLK_MUX_1_BOG_2sub | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_SYS_CLK_MUX_1_BOG_2sub), (VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_LINE_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_LINE_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_SYS_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_SYS_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_LINE_CLK_MUX_1_BOG_2sub | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_LINE_CLK_MUX_1_BOG_2sub | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_SYS_CLK_MUX_1_BOG_2sub | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_SYS_CLK_MUX_1_BOG_2sub), (VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_LINE_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_LINE_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_SYS_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_SYS_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_LINE_XFI_CLK_MUX_1_BOG_2sub | VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_UPI_XFI_CLK_MUX_1_BOG_2sub), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_LINE_XFI_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_UPI_XFI_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_OTN_GAP_CLK_MUX_1_BOG_2sub | VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_UPI_CXFI_RCVDCLK_MUX_1_BOG_2sub), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_OTN_GAP_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_UPI_CXFI_RCVDCLK_MUX_1)} };


// register structures for mode BOG_W2

static static_cfg_t gcb_0_bog_w2_tbl[8] = { {DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0_CLIENT_RX_MUX_0_BOG_W2), (VTSS_M_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0_CLIENT_RX_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0_BOG_W2), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0_BOG_W2), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC2_TX_CLK_MUX_0_BOG_W2 | VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC1_TX_CLK_MUX_0_BOG_W2), (VTSS_M_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC2_TX_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC1_TX_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_LINE_CLK_MUX_0_BOG_W2 | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_LINE_CLK_MUX_0_BOG_W2 | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_SYS_CLK_MUX_0_BOG_W2 | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_SYS_CLK_MUX_0_BOG_W2), (VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_LINE_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_LINE_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_SYS_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_SYS_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_LINE_CLK_MUX_0_BOG_W2 | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_LINE_CLK_MUX_0_BOG_W2 | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_SYS_CLK_MUX_0_BOG_W2 | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_SYS_CLK_MUX_0_BOG_W2), (VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_LINE_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_LINE_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_SYS_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_SYS_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_LINE_XFI_CLK_MUX_0_BOG_W2 | VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_UPI_XFI_CLK_MUX_0_BOG_W2), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_LINE_XFI_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_UPI_XFI_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_OTN_GAP_CLK_MUX_0_BOG_W2 | VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_UPI_CXFI_RCVDCLK_MUX_0_BOG_W2), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_OTN_GAP_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_UPI_CXFI_RCVDCLK_MUX_0)} };


static static_cfg_t gcb_1_bog_w2_tbl[8] = { {DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1_CLIENT_RX_MUX_1_BOG_W2), (VTSS_M_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1_CLIENT_RX_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1_BOG_W2), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1_BOG_W2), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC2_TX_CLK_MUX_1_BOG_W2 | VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC1_TX_CLK_MUX_1_BOG_W2), (VTSS_M_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC2_TX_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC1_TX_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_LINE_CLK_MUX_1_BOG_W2 | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_LINE_CLK_MUX_1_BOG_W2 | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_SYS_CLK_MUX_1_BOG_W2 | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_SYS_CLK_MUX_1_BOG_W2), (VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_LINE_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_LINE_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_SYS_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_SYS_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_LINE_CLK_MUX_1_BOG_W2 | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_LINE_CLK_MUX_1_BOG_W2 | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_SYS_CLK_MUX_1_BOG_W2 | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_SYS_CLK_MUX_1_BOG_W2), (VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_LINE_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_LINE_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_SYS_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_SYS_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_LINE_XFI_CLK_MUX_1_BOG_W2 | VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_UPI_XFI_CLK_MUX_1_BOG_W2), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_LINE_XFI_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_UPI_XFI_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_OTN_GAP_CLK_MUX_1_BOG_W2 | VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_UPI_CXFI_RCVDCLK_MUX_1_BOG_W2), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_OTN_GAP_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_UPI_CXFI_RCVDCLK_MUX_1)} };


// register structures for mode BOSC_a

static static_cfg_t gcb_0_bosc_a_tbl[8] = { {DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0_CLIENT_RX_MUX_0_BOSC_a), (VTSS_M_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0_CLIENT_RX_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0_BOSC_a), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0_BOSC_a), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC2_TX_CLK_MUX_0_BOSC_a | VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC1_TX_CLK_MUX_0_BOSC_a), (VTSS_M_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC2_TX_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC1_TX_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_LINE_CLK_MUX_0_BOSC_a | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_LINE_CLK_MUX_0_BOSC_a | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_SYS_CLK_MUX_0_BOSC_a | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_SYS_CLK_MUX_0_BOSC_a), (VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_LINE_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_LINE_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_SYS_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_SYS_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_LINE_CLK_MUX_0_BOSC_a | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_LINE_CLK_MUX_0_BOSC_a | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_SYS_CLK_MUX_0_BOSC_a | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_SYS_CLK_MUX_0_BOSC_a), (VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_LINE_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_LINE_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_SYS_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_SYS_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_LINE_XFI_CLK_MUX_0_BOSC_a | VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_UPI_XFI_CLK_MUX_0_BOSC_a), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_LINE_XFI_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_UPI_XFI_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_OTN_GAP_CLK_MUX_0_BOSC_a | VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_UPI_CXFI_RCVDCLK_MUX_0_BOSC_a), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_OTN_GAP_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_UPI_CXFI_RCVDCLK_MUX_0)} };


static static_cfg_t gcb_1_bosc_a_tbl[8] = { {DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1_CLIENT_RX_MUX_1_BOSC_a), (VTSS_M_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1_CLIENT_RX_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1_BOSC_a), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1_BOSC_a), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC2_TX_CLK_MUX_1_BOSC_a | VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC1_TX_CLK_MUX_1_BOSC_a), (VTSS_M_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC2_TX_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC1_TX_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_LINE_CLK_MUX_1_BOSC_a | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_LINE_CLK_MUX_1_BOSC_a | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_SYS_CLK_MUX_1_BOSC_a | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_SYS_CLK_MUX_1_BOSC_a), (VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_LINE_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_LINE_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_SYS_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_SYS_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_LINE_CLK_MUX_1_BOSC_a | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_LINE_CLK_MUX_1_BOSC_a | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_SYS_CLK_MUX_1_BOSC_a | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_SYS_CLK_MUX_1_BOSC_a), (VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_LINE_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_LINE_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_SYS_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_SYS_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_LINE_XFI_CLK_MUX_1_BOSC_a | VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_UPI_XFI_CLK_MUX_1_BOSC_a), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_LINE_XFI_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_UPI_XFI_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_OTN_GAP_CLK_MUX_1_BOSC_a | VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_UPI_CXFI_RCVDCLK_MUX_1_BOSC_a), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_OTN_GAP_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_UPI_CXFI_RCVDCLK_MUX_1)} };


// register structures for mode BOSC_Wa

static static_cfg_t gcb_0_bosc_wa_tbl[8] = { {DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0_CLIENT_RX_MUX_0_BOSC_Wa), (VTSS_M_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0_CLIENT_RX_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0_BOSC_Wa), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0_BOSC_Wa), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC2_TX_CLK_MUX_0_BOSC_Wa | VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC1_TX_CLK_MUX_0_BOSC_Wa), (VTSS_M_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC2_TX_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC1_TX_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_LINE_CLK_MUX_0_BOSC_Wa | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_LINE_CLK_MUX_0_BOSC_Wa | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_SYS_CLK_MUX_0_BOSC_Wa | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_SYS_CLK_MUX_0_BOSC_Wa), (VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_LINE_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_LINE_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_SYS_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_SYS_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_LINE_CLK_MUX_0_BOSC_Wa | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_LINE_CLK_MUX_0_BOSC_Wa | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_SYS_CLK_MUX_0_BOSC_Wa | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_SYS_CLK_MUX_0_BOSC_Wa), (VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_LINE_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_LINE_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_SYS_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_SYS_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_LINE_XFI_CLK_MUX_0_BOSC_Wa | VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_UPI_XFI_CLK_MUX_0_BOSC_Wa), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_LINE_XFI_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_UPI_XFI_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_OTN_GAP_CLK_MUX_0_BOSC_Wa | VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_UPI_CXFI_RCVDCLK_MUX_0_BOSC_Wa), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_OTN_GAP_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_UPI_CXFI_RCVDCLK_MUX_0)} };


static static_cfg_t gcb_1_bosc_wa_tbl[8] = { {DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1_CLIENT_RX_MUX_1_BOSC_Wa), (VTSS_M_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1_CLIENT_RX_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1_BOSC_Wa), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1_BOSC_Wa), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC2_TX_CLK_MUX_1_BOSC_Wa | VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC1_TX_CLK_MUX_1_BOSC_Wa), (VTSS_M_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC2_TX_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC1_TX_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_LINE_CLK_MUX_1_BOSC_Wa | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_LINE_CLK_MUX_1_BOSC_Wa | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_SYS_CLK_MUX_1_BOSC_Wa | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_SYS_CLK_MUX_1_BOSC_Wa), (VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_LINE_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_LINE_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_SYS_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_SYS_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_LINE_CLK_MUX_1_BOSC_Wa | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_LINE_CLK_MUX_1_BOSC_Wa | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_SYS_CLK_MUX_1_BOSC_Wa | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_SYS_CLK_MUX_1_BOSC_Wa), (VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_LINE_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_LINE_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_SYS_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_SYS_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_LINE_XFI_CLK_MUX_1_BOSC_Wa | VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_UPI_XFI_CLK_MUX_1_BOSC_Wa), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_LINE_XFI_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_UPI_XFI_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_OTN_GAP_CLK_MUX_1_BOSC_Wa | VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_UPI_CXFI_RCVDCLK_MUX_1_BOSC_Wa), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_OTN_GAP_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_UPI_CXFI_RCVDCLK_MUX_1)} };


// register structures for mode BOSC_s

static static_cfg_t gcb_0_bosc_s_tbl[8] = { {DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0_CLIENT_RX_MUX_0_BOSC_s), (VTSS_M_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0_CLIENT_RX_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0_BOSC_s), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0_BOSC_s), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC2_TX_CLK_MUX_0_BOSC_s | VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC1_TX_CLK_MUX_0_BOSC_s), (VTSS_M_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC2_TX_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC1_TX_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_LINE_CLK_MUX_0_BOSC_s | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_LINE_CLK_MUX_0_BOSC_s | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_SYS_CLK_MUX_0_BOSC_s | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_SYS_CLK_MUX_0_BOSC_s), (VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_LINE_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_LINE_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_SYS_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_SYS_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_LINE_CLK_MUX_0_BOSC_s | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_LINE_CLK_MUX_0_BOSC_s | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_SYS_CLK_MUX_0_BOSC_s | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_SYS_CLK_MUX_0_BOSC_s), (VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_LINE_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_LINE_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_SYS_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_SYS_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_LINE_XFI_CLK_MUX_0_BOSC_s | VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_UPI_XFI_CLK_MUX_0_BOSC_s), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_LINE_XFI_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_UPI_XFI_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_OTN_GAP_CLK_MUX_0_BOSC_s | VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_UPI_CXFI_RCVDCLK_MUX_0_BOSC_s), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_OTN_GAP_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_UPI_CXFI_RCVDCLK_MUX_0)} };


static static_cfg_t gcb_1_bosc_s_tbl[8] = { {DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1_CLIENT_RX_MUX_1_BOSC_s), (VTSS_M_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1_CLIENT_RX_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1_BOSC_s), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1_BOSC_s), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC2_TX_CLK_MUX_1_BOSC_s | VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC1_TX_CLK_MUX_1_BOSC_s), (VTSS_M_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC2_TX_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC1_TX_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_LINE_CLK_MUX_1_BOSC_s | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_LINE_CLK_MUX_1_BOSC_s | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_SYS_CLK_MUX_1_BOSC_s | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_SYS_CLK_MUX_1_BOSC_s), (VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_LINE_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_LINE_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_SYS_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_SYS_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_LINE_CLK_MUX_1_BOSC_s | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_LINE_CLK_MUX_1_BOSC_s | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_SYS_CLK_MUX_1_BOSC_s | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_SYS_CLK_MUX_1_BOSC_s), (VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_LINE_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_LINE_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_SYS_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_SYS_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_LINE_XFI_CLK_MUX_1_BOSC_s | VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_UPI_XFI_CLK_MUX_1_BOSC_s), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_LINE_XFI_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_UPI_XFI_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_OTN_GAP_CLK_MUX_1_BOSC_s | VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_UPI_CXFI_RCVDCLK_MUX_1_BOSC_s), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_OTN_GAP_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_UPI_CXFI_RCVDCLK_MUX_1)} };


// register structures for mode BOSC_Ws

static static_cfg_t gcb_0_bosc_ws_tbl[8] = { {DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0_CLIENT_RX_MUX_0_BOSC_Ws), (VTSS_M_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0_CLIENT_RX_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0_BOSC_Ws), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0_BOSC_Ws), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC2_TX_CLK_MUX_0_BOSC_Ws | VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC1_TX_CLK_MUX_0_BOSC_Ws), (VTSS_M_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC2_TX_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC1_TX_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_LINE_CLK_MUX_0_BOSC_Ws | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_LINE_CLK_MUX_0_BOSC_Ws | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_SYS_CLK_MUX_0_BOSC_Ws | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_SYS_CLK_MUX_0_BOSC_Ws), (VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_LINE_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_LINE_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_SYS_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_SYS_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_LINE_CLK_MUX_0_BOSC_Ws | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_LINE_CLK_MUX_0_BOSC_Ws | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_SYS_CLK_MUX_0_BOSC_Ws | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_SYS_CLK_MUX_0_BOSC_Ws), (VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_LINE_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_LINE_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_SYS_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_SYS_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_LINE_XFI_CLK_MUX_0_BOSC_Ws | VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_UPI_XFI_CLK_MUX_0_BOSC_Ws), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_LINE_XFI_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_UPI_XFI_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_OTN_GAP_CLK_MUX_0_BOSC_Ws | VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_UPI_CXFI_RCVDCLK_MUX_0_BOSC_Ws), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_OTN_GAP_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_UPI_CXFI_RCVDCLK_MUX_0)} };


static static_cfg_t gcb_1_bosc_ws_tbl[8] = { {DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1_CLIENT_RX_MUX_1_BOSC_Ws), (VTSS_M_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1_CLIENT_RX_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1_BOSC_Ws), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1_BOSC_Ws), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC2_TX_CLK_MUX_1_BOSC_Ws | VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC1_TX_CLK_MUX_1_BOSC_Ws), (VTSS_M_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC2_TX_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC1_TX_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_LINE_CLK_MUX_1_BOSC_Ws | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_LINE_CLK_MUX_1_BOSC_Ws | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_SYS_CLK_MUX_1_BOSC_Ws | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_SYS_CLK_MUX_1_BOSC_Ws), (VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_LINE_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_LINE_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_SYS_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_SYS_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_LINE_CLK_MUX_1_BOSC_Ws | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_LINE_CLK_MUX_1_BOSC_Ws | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_SYS_CLK_MUX_1_BOSC_Ws | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_SYS_CLK_MUX_1_BOSC_Ws), (VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_LINE_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_LINE_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_SYS_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_SYS_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_LINE_XFI_CLK_MUX_1_BOSC_Ws | VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_UPI_XFI_CLK_MUX_1_BOSC_Ws), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_LINE_XFI_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_UPI_XFI_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_OTN_GAP_CLK_MUX_1_BOSC_Ws | VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_UPI_CXFI_RCVDCLK_MUX_1_BOSC_Ws), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_OTN_GAP_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_UPI_CXFI_RCVDCLK_MUX_1)} };


// register structures for mode BOFC_2f

static static_cfg_t gcb_0_bofc_2f_tbl[8] = { {DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0_CLIENT_RX_MUX_0_BOFC_2f), (VTSS_M_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0_CLIENT_RX_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0_BOFC_2f), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0_BOFC_2f), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC2_TX_CLK_MUX_0_BOFC_2f | VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC1_TX_CLK_MUX_0_BOFC_2f), (VTSS_M_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC2_TX_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC1_TX_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_LINE_CLK_MUX_0_BOFC_2f | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_LINE_CLK_MUX_0_BOFC_2f | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_SYS_CLK_MUX_0_BOFC_2f | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_SYS_CLK_MUX_0_BOFC_2f), (VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_LINE_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_LINE_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_SYS_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_SYS_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_LINE_CLK_MUX_0_BOFC_2f | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_LINE_CLK_MUX_0_BOFC_2f | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_SYS_CLK_MUX_0_BOFC_2f | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_SYS_CLK_MUX_0_BOFC_2f), (VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_LINE_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_LINE_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_SYS_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_SYS_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_LINE_XFI_CLK_MUX_0_BOFC_2f | VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_UPI_XFI_CLK_MUX_0_BOFC_2f), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_LINE_XFI_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_UPI_XFI_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_OTN_GAP_CLK_MUX_0_BOFC_2f | VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_UPI_CXFI_RCVDCLK_MUX_0_BOFC_2f), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_OTN_GAP_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_UPI_CXFI_RCVDCLK_MUX_0)} };


static static_cfg_t gcb_1_bofc_2f_tbl[8] = { {DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1_CLIENT_RX_MUX_1_BOFC_2f), (VTSS_M_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1_CLIENT_RX_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1_BOFC_2f), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1_BOFC_2f), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC2_TX_CLK_MUX_1_BOFC_2f | VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC1_TX_CLK_MUX_1_BOFC_2f), (VTSS_M_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC2_TX_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC1_TX_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_LINE_CLK_MUX_1_BOFC_2f | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_LINE_CLK_MUX_1_BOFC_2f | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_SYS_CLK_MUX_1_BOFC_2f | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_SYS_CLK_MUX_1_BOFC_2f), (VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_LINE_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_LINE_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_SYS_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_SYS_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_LINE_CLK_MUX_1_BOFC_2f | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_LINE_CLK_MUX_1_BOFC_2f | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_SYS_CLK_MUX_1_BOFC_2f | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_SYS_CLK_MUX_1_BOFC_2f), (VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_LINE_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_LINE_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_SYS_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_SYS_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_LINE_XFI_CLK_MUX_1_BOFC_2f | VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_UPI_XFI_CLK_MUX_1_BOFC_2f), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_LINE_XFI_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_UPI_XFI_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_OTN_GAP_CLK_MUX_1_BOFC_2f | VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_UPI_CXFI_RCVDCLK_MUX_1_BOFC_2f), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_OTN_GAP_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_UPI_CXFI_RCVDCLK_MUX_1)} };


// register structures for mode BO8F

static static_cfg_t gcb_0_bo8f_tbl[8] = { {DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0_CLIENT_RX_MUX_0_BO8F), (VTSS_M_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0_CLIENT_RX_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0_BO8F), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0_BO8F), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC2_TX_CLK_MUX_0_BO8F | VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC1_TX_CLK_MUX_0_BO8F), (VTSS_M_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC2_TX_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC1_TX_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_LINE_CLK_MUX_0_BO8F | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_LINE_CLK_MUX_0_BO8F | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_SYS_CLK_MUX_0_BO8F | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_SYS_CLK_MUX_0_BO8F), (VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_LINE_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_LINE_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_SYS_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_SYS_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_LINE_CLK_MUX_0_BO8F | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_LINE_CLK_MUX_0_BO8F | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_SYS_CLK_MUX_0_BO8F | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_SYS_CLK_MUX_0_BO8F), (VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_LINE_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_LINE_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_SYS_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_SYS_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_LINE_XFI_CLK_MUX_0_BO8F | VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_UPI_XFI_CLK_MUX_0_BO8F), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_LINE_XFI_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_UPI_XFI_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_OTN_GAP_CLK_MUX_0_BO8F | VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_UPI_CXFI_RCVDCLK_MUX_0_BO8F), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_OTN_GAP_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_UPI_CXFI_RCVDCLK_MUX_0)} };


static static_cfg_t gcb_1_bo8f_tbl[8] = { {DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1_CLIENT_RX_MUX_1_BO8F), (VTSS_M_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1_CLIENT_RX_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1_BO8F), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1_BO8F), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC2_TX_CLK_MUX_1_BO8F | VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC1_TX_CLK_MUX_1_BO8F), (VTSS_M_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC2_TX_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC1_TX_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_LINE_CLK_MUX_1_BO8F | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_LINE_CLK_MUX_1_BO8F | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_SYS_CLK_MUX_1_BO8F | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_SYS_CLK_MUX_1_BO8F), (VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_LINE_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_LINE_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_SYS_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_SYS_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_LINE_CLK_MUX_1_BO8F | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_LINE_CLK_MUX_1_BO8F | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_SYS_CLK_MUX_1_BO8F | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_SYS_CLK_MUX_1_BO8F), (VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_LINE_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_LINE_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_SYS_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_SYS_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_LINE_XFI_CLK_MUX_1_BO8F | VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_UPI_XFI_CLK_MUX_1_BO8F), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_LINE_XFI_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_UPI_XFI_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_OTN_GAP_CLK_MUX_1_BO8F | VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_UPI_CXFI_RCVDCLK_MUX_1_BO8F), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_OTN_GAP_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_UPI_CXFI_RCVDCLK_MUX_1)} };


// register structures for mode TSOC_a

static static_cfg_t gcb_0_tsoc_a_tbl[8] = { {DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0_CLIENT_RX_MUX_0_TSOC_a), (VTSS_M_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0_CLIENT_RX_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0_TSOC_a), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0_TSOC_a), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC2_TX_CLK_MUX_0_TSOC_a | VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC1_TX_CLK_MUX_0_TSOC_a), (VTSS_M_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC2_TX_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC1_TX_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_LINE_CLK_MUX_0_TSOC_a | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_LINE_CLK_MUX_0_TSOC_a | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_SYS_CLK_MUX_0_TSOC_a | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_SYS_CLK_MUX_0_TSOC_a), (VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_LINE_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_LINE_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_SYS_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_SYS_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_LINE_CLK_MUX_0_TSOC_a | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_LINE_CLK_MUX_0_TSOC_a | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_SYS_CLK_MUX_0_TSOC_a | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_SYS_CLK_MUX_0_TSOC_a), (VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_LINE_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_LINE_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_SYS_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_SYS_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_LINE_XFI_CLK_MUX_0_TSOC_a | VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_UPI_XFI_CLK_MUX_0_TSOC_a), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_LINE_XFI_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_UPI_XFI_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_OTN_GAP_CLK_MUX_0_TSOC_a | VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_UPI_CXFI_RCVDCLK_MUX_0_TSOC_a), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_OTN_GAP_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_UPI_CXFI_RCVDCLK_MUX_0)} };


static static_cfg_t gcb_1_tsoc_a_tbl[8] = { {DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1_CLIENT_RX_MUX_1_TSOC_a), (VTSS_M_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1_CLIENT_RX_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1_TSOC_a), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1_TSOC_a), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC2_TX_CLK_MUX_1_TSOC_a | VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC1_TX_CLK_MUX_1_TSOC_a), (VTSS_M_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC2_TX_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC1_TX_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_LINE_CLK_MUX_1_TSOC_a | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_LINE_CLK_MUX_1_TSOC_a | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_SYS_CLK_MUX_1_TSOC_a | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_SYS_CLK_MUX_1_TSOC_a), (VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_LINE_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_LINE_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_SYS_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_SYS_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_LINE_CLK_MUX_1_TSOC_a | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_LINE_CLK_MUX_1_TSOC_a | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_SYS_CLK_MUX_1_TSOC_a | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_SYS_CLK_MUX_1_TSOC_a), (VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_LINE_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_LINE_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_SYS_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_SYS_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_LINE_XFI_CLK_MUX_1_TSOC_a | VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_UPI_XFI_CLK_MUX_1_TSOC_a), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_LINE_XFI_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_UPI_XFI_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_OTN_GAP_CLK_MUX_1_TSOC_a | VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_UPI_CXFI_RCVDCLK_MUX_1_TSOC_a), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_OTN_GAP_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_UPI_CXFI_RCVDCLK_MUX_1)} };


// register structures for mode TSOC_Wa

static static_cfg_t gcb_0_tsoc_wa_tbl[8] = { {DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0_CLIENT_RX_MUX_0_TSOC_Wa), (VTSS_M_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0_CLIENT_RX_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0_TSOC_Wa), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0_TSOC_Wa), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC2_TX_CLK_MUX_0_TSOC_Wa | VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC1_TX_CLK_MUX_0_TSOC_Wa), (VTSS_M_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC2_TX_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC1_TX_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_LINE_CLK_MUX_0_TSOC_Wa | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_LINE_CLK_MUX_0_TSOC_Wa | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_SYS_CLK_MUX_0_TSOC_Wa | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_SYS_CLK_MUX_0_TSOC_Wa), (VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_LINE_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_LINE_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_SYS_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_SYS_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_LINE_CLK_MUX_0_TSOC_Wa | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_LINE_CLK_MUX_0_TSOC_Wa | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_SYS_CLK_MUX_0_TSOC_Wa | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_SYS_CLK_MUX_0_TSOC_Wa), (VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_LINE_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_LINE_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_SYS_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_SYS_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_LINE_XFI_CLK_MUX_0_TSOC_Wa | VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_UPI_XFI_CLK_MUX_0_TSOC_Wa), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_LINE_XFI_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_UPI_XFI_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_OTN_GAP_CLK_MUX_0_TSOC_Wa | VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_UPI_CXFI_RCVDCLK_MUX_0_TSOC_Wa), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_OTN_GAP_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_UPI_CXFI_RCVDCLK_MUX_0)} };


static static_cfg_t gcb_1_tsoc_wa_tbl[8] = { {DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1_CLIENT_RX_MUX_1_TSOC_Wa), (VTSS_M_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1_CLIENT_RX_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1_TSOC_Wa), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1_TSOC_Wa), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC2_TX_CLK_MUX_1_TSOC_Wa | VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC1_TX_CLK_MUX_1_TSOC_Wa), (VTSS_M_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC2_TX_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC1_TX_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_LINE_CLK_MUX_1_TSOC_Wa | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_LINE_CLK_MUX_1_TSOC_Wa | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_SYS_CLK_MUX_1_TSOC_Wa | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_SYS_CLK_MUX_1_TSOC_Wa), (VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_LINE_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_LINE_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_SYS_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_SYS_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_LINE_CLK_MUX_1_TSOC_Wa | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_LINE_CLK_MUX_1_TSOC_Wa | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_SYS_CLK_MUX_1_TSOC_Wa | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_SYS_CLK_MUX_1_TSOC_Wa), (VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_LINE_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_LINE_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_SYS_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_SYS_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_LINE_XFI_CLK_MUX_1_TSOC_Wa | VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_UPI_XFI_CLK_MUX_1_TSOC_Wa), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_LINE_XFI_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_UPI_XFI_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_OTN_GAP_CLK_MUX_1_TSOC_Wa | VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_UPI_CXFI_RCVDCLK_MUX_1_TSOC_Wa), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_OTN_GAP_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_UPI_CXFI_RCVDCLK_MUX_1)} };


// register structures for mode TSOC_s

static static_cfg_t gcb_0_tsoc_s_tbl[8] = { {DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0_CLIENT_RX_MUX_0_TSOC_s), (VTSS_M_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0_CLIENT_RX_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0_TSOC_s), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0_TSOC_s), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC2_TX_CLK_MUX_0_TSOC_s | VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC1_TX_CLK_MUX_0_TSOC_s), (VTSS_M_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC2_TX_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC1_TX_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_LINE_CLK_MUX_0_TSOC_s | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_LINE_CLK_MUX_0_TSOC_s | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_SYS_CLK_MUX_0_TSOC_s | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_SYS_CLK_MUX_0_TSOC_s), (VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_LINE_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_LINE_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_SYS_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_SYS_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_LINE_CLK_MUX_0_TSOC_s | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_LINE_CLK_MUX_0_TSOC_s | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_SYS_CLK_MUX_0_TSOC_s | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_SYS_CLK_MUX_0_TSOC_s), (VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_LINE_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_LINE_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_SYS_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_SYS_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_LINE_XFI_CLK_MUX_0_TSOC_s | VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_UPI_XFI_CLK_MUX_0_TSOC_s), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_LINE_XFI_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_UPI_XFI_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_OTN_GAP_CLK_MUX_0_TSOC_s | VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_UPI_CXFI_RCVDCLK_MUX_0_TSOC_s), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_OTN_GAP_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_UPI_CXFI_RCVDCLK_MUX_0)} };


static static_cfg_t gcb_1_tsoc_s_tbl[8] = { {DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1_CLIENT_RX_MUX_1_TSOC_s), (VTSS_M_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1_CLIENT_RX_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1_TSOC_s), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1_TSOC_s), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC2_TX_CLK_MUX_1_TSOC_s | VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC1_TX_CLK_MUX_1_TSOC_s), (VTSS_M_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC2_TX_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC1_TX_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_LINE_CLK_MUX_1_TSOC_s | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_LINE_CLK_MUX_1_TSOC_s | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_SYS_CLK_MUX_1_TSOC_s | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_SYS_CLK_MUX_1_TSOC_s), (VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_LINE_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_LINE_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_SYS_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_SYS_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_LINE_CLK_MUX_1_TSOC_s | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_LINE_CLK_MUX_1_TSOC_s | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_SYS_CLK_MUX_1_TSOC_s | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_SYS_CLK_MUX_1_TSOC_s), (VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_LINE_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_LINE_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_SYS_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_SYS_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_LINE_XFI_CLK_MUX_1_TSOC_s | VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_UPI_XFI_CLK_MUX_1_TSOC_s), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_LINE_XFI_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_UPI_XFI_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_OTN_GAP_CLK_MUX_1_TSOC_s | VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_UPI_CXFI_RCVDCLK_MUX_1_TSOC_s), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_OTN_GAP_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_UPI_CXFI_RCVDCLK_MUX_1)} };


// register structures for mode TSOC_Ws

static static_cfg_t gcb_0_tsoc_ws_tbl[8] = { {DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0_CLIENT_RX_MUX_0_TSOC_Ws), (VTSS_M_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0_CLIENT_RX_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0_TSOC_Ws), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0_TSOC_Ws), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC2_TX_CLK_MUX_0_TSOC_Ws | VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC1_TX_CLK_MUX_0_TSOC_Ws), (VTSS_M_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC2_TX_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC1_TX_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_LINE_CLK_MUX_0_TSOC_Ws | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_LINE_CLK_MUX_0_TSOC_Ws | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_SYS_CLK_MUX_0_TSOC_Ws | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_SYS_CLK_MUX_0_TSOC_Ws), (VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_LINE_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_LINE_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_SYS_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_SYS_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_LINE_CLK_MUX_0_TSOC_Ws | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_LINE_CLK_MUX_0_TSOC_Ws | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_SYS_CLK_MUX_0_TSOC_Ws | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_SYS_CLK_MUX_0_TSOC_Ws), (VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_LINE_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_LINE_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_SYS_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_SYS_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_LINE_XFI_CLK_MUX_0_TSOC_Ws | VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_UPI_XFI_CLK_MUX_0_TSOC_Ws), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_LINE_XFI_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_UPI_XFI_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_OTN_GAP_CLK_MUX_0_TSOC_Ws | VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_UPI_CXFI_RCVDCLK_MUX_0_TSOC_Ws), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_OTN_GAP_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_UPI_CXFI_RCVDCLK_MUX_0)} };


static static_cfg_t gcb_1_tsoc_ws_tbl[8] = { {DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1_CLIENT_RX_MUX_1_TSOC_Ws), (VTSS_M_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1_CLIENT_RX_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1_TSOC_Ws), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1_TSOC_Ws), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC2_TX_CLK_MUX_1_TSOC_Ws | VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC1_TX_CLK_MUX_1_TSOC_Ws), (VTSS_M_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC2_TX_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC1_TX_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_LINE_CLK_MUX_1_TSOC_Ws | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_LINE_CLK_MUX_1_TSOC_Ws | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_SYS_CLK_MUX_1_TSOC_Ws | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_SYS_CLK_MUX_1_TSOC_Ws), (VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_LINE_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_LINE_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_SYS_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_SYS_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_LINE_CLK_MUX_1_TSOC_Ws | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_LINE_CLK_MUX_1_TSOC_Ws | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_SYS_CLK_MUX_1_TSOC_Ws | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_SYS_CLK_MUX_1_TSOC_Ws), (VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_LINE_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_LINE_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_SYS_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_SYS_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_LINE_XFI_CLK_MUX_1_TSOC_Ws | VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_UPI_XFI_CLK_MUX_1_TSOC_Ws), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_LINE_XFI_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_UPI_XFI_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_OTN_GAP_CLK_MUX_1_TSOC_Ws | VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_UPI_CXFI_RCVDCLK_MUX_1_TSOC_Ws), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_OTN_GAP_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_UPI_CXFI_RCVDCLK_MUX_1)} };


// register structures for mode TEO_PMP_2e

static static_cfg_t gcb_0_teo_pmp_2e_tbl[8] = { {DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0_CLIENT_RX_MUX_0_TEO_PMP_2e), (VTSS_M_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0_CLIENT_RX_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0_TEO_PMP_2e), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0_TEO_PMP_2e), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC2_TX_CLK_MUX_0_TEO_PMP_2e | VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC1_TX_CLK_MUX_0_TEO_PMP_2e), (VTSS_M_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC2_TX_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC1_TX_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_LINE_CLK_MUX_0_TEO_PMP_2e | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_LINE_CLK_MUX_0_TEO_PMP_2e | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_SYS_CLK_MUX_0_TEO_PMP_2e | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_SYS_CLK_MUX_0_TEO_PMP_2e), (VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_LINE_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_LINE_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_SYS_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_SYS_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_LINE_CLK_MUX_0_TEO_PMP_2e | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_LINE_CLK_MUX_0_TEO_PMP_2e | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_SYS_CLK_MUX_0_TEO_PMP_2e | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_SYS_CLK_MUX_0_TEO_PMP_2e), (VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_LINE_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_LINE_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_SYS_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_SYS_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_LINE_XFI_CLK_MUX_0_TEO_PMP_2e | VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_UPI_XFI_CLK_MUX_0_TEO_PMP_2e), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_LINE_XFI_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_UPI_XFI_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_OTN_GAP_CLK_MUX_0_TEO_PMP_2e | VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_UPI_CXFI_RCVDCLK_MUX_0_TEO_PMP_2e), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_OTN_GAP_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_UPI_CXFI_RCVDCLK_MUX_0)} };


static static_cfg_t gcb_1_teo_pmp_2e_tbl[8] = { {DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1_CLIENT_RX_MUX_1_TEO_PMP_2e), (VTSS_M_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1_CLIENT_RX_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1_TEO_PMP_2e), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1_TEO_PMP_2e), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC2_TX_CLK_MUX_1_TEO_PMP_2e | VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC1_TX_CLK_MUX_1_TEO_PMP_2e), (VTSS_M_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC2_TX_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC1_TX_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_LINE_CLK_MUX_1_TEO_PMP_2e | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_LINE_CLK_MUX_1_TEO_PMP_2e | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_SYS_CLK_MUX_1_TEO_PMP_2e | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_SYS_CLK_MUX_1_TEO_PMP_2e), (VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_LINE_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_LINE_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_SYS_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_SYS_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_LINE_CLK_MUX_1_TEO_PMP_2e | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_LINE_CLK_MUX_1_TEO_PMP_2e | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_SYS_CLK_MUX_1_TEO_PMP_2e | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_SYS_CLK_MUX_1_TEO_PMP_2e), (VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_LINE_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_LINE_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_SYS_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_SYS_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_LINE_XFI_CLK_MUX_1_TEO_PMP_2e | VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_UPI_XFI_CLK_MUX_1_TEO_PMP_2e), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_LINE_XFI_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_UPI_XFI_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_OTN_GAP_CLK_MUX_1_TEO_PMP_2e | VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_UPI_CXFI_RCVDCLK_MUX_1_TEO_PMP_2e), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_OTN_GAP_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_UPI_CXFI_RCVDCLK_MUX_1)} };


// register structures for mode TEO_PMP_1e

static static_cfg_t gcb_0_teo_pmp_1e_tbl[8] = { {DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0_CLIENT_RX_MUX_0_TEO_PMP_1e), (VTSS_M_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0_CLIENT_RX_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0_TEO_PMP_1e), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0_TEO_PMP_1e), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC2_TX_CLK_MUX_0_TEO_PMP_1e | VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC1_TX_CLK_MUX_0_TEO_PMP_1e), (VTSS_M_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC2_TX_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC1_TX_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_LINE_CLK_MUX_0_TEO_PMP_1e | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_LINE_CLK_MUX_0_TEO_PMP_1e | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_SYS_CLK_MUX_0_TEO_PMP_1e | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_SYS_CLK_MUX_0_TEO_PMP_1e), (VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_LINE_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_LINE_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_SYS_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_SYS_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_LINE_CLK_MUX_0_TEO_PMP_1e | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_LINE_CLK_MUX_0_TEO_PMP_1e | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_SYS_CLK_MUX_0_TEO_PMP_1e | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_SYS_CLK_MUX_0_TEO_PMP_1e), (VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_LINE_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_LINE_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_SYS_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_SYS_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_LINE_XFI_CLK_MUX_0_TEO_PMP_1e | VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_UPI_XFI_CLK_MUX_0_TEO_PMP_1e), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_LINE_XFI_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_UPI_XFI_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_OTN_GAP_CLK_MUX_0_TEO_PMP_1e | VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_UPI_CXFI_RCVDCLK_MUX_0_TEO_PMP_1e), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_OTN_GAP_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_UPI_CXFI_RCVDCLK_MUX_0)} };


static static_cfg_t gcb_1_teo_pmp_1e_tbl[8] = { {DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1_CLIENT_RX_MUX_1_TEO_PMP_1e), (VTSS_M_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1_CLIENT_RX_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1_TEO_PMP_1e), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1_TEO_PMP_1e), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC2_TX_CLK_MUX_1_TEO_PMP_1e | VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC1_TX_CLK_MUX_1_TEO_PMP_1e), (VTSS_M_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC2_TX_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC1_TX_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_LINE_CLK_MUX_1_TEO_PMP_1e | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_LINE_CLK_MUX_1_TEO_PMP_1e | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_SYS_CLK_MUX_1_TEO_PMP_1e | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_SYS_CLK_MUX_1_TEO_PMP_1e), (VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_LINE_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_LINE_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_SYS_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_SYS_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_LINE_CLK_MUX_1_TEO_PMP_1e | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_LINE_CLK_MUX_1_TEO_PMP_1e | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_SYS_CLK_MUX_1_TEO_PMP_1e | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_SYS_CLK_MUX_1_TEO_PMP_1e), (VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_LINE_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_LINE_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_SYS_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_SYS_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_LINE_XFI_CLK_MUX_1_TEO_PMP_1e | VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_UPI_XFI_CLK_MUX_1_TEO_PMP_1e), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_LINE_XFI_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_UPI_XFI_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_OTN_GAP_CLK_MUX_1_TEO_PMP_1e | VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_UPI_CXFI_RCVDCLK_MUX_1_TEO_PMP_1e), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_OTN_GAP_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_UPI_CXFI_RCVDCLK_MUX_1)} };


// register structures for mode TEO_PP_2e

static static_cfg_t gcb_0_teo_pp_2e_tbl[8] = { {DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0_CLIENT_RX_MUX_0_TEO_PP_2e), (VTSS_M_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0_CLIENT_RX_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0_TEO_PP_2e), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0_TEO_PP_2e), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC2_TX_CLK_MUX_0_TEO_PP_2e | VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC1_TX_CLK_MUX_0_TEO_PP_2e), (VTSS_M_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC2_TX_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC1_TX_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_LINE_CLK_MUX_0_TEO_PP_2e | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_LINE_CLK_MUX_0_TEO_PP_2e | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_SYS_CLK_MUX_0_TEO_PP_2e | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_SYS_CLK_MUX_0_TEO_PP_2e), (VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_LINE_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_LINE_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_SYS_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_SYS_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_LINE_CLK_MUX_0_TEO_PP_2e | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_LINE_CLK_MUX_0_TEO_PP_2e | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_SYS_CLK_MUX_0_TEO_PP_2e | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_SYS_CLK_MUX_0_TEO_PP_2e), (VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_LINE_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_LINE_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_SYS_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_SYS_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_LINE_XFI_CLK_MUX_0_TEO_PP_2e | VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_UPI_XFI_CLK_MUX_0_TEO_PP_2e), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_LINE_XFI_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_UPI_XFI_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_OTN_GAP_CLK_MUX_0_TEO_PP_2e | VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_UPI_CXFI_RCVDCLK_MUX_0_TEO_PP_2e), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_OTN_GAP_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_UPI_CXFI_RCVDCLK_MUX_0)} };


static static_cfg_t gcb_1_teo_pp_2e_tbl[8] = { {DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1_CLIENT_RX_MUX_1_TEO_PP_2e), (VTSS_M_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1_CLIENT_RX_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1_TEO_PP_2e), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1_TEO_PP_2e), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC2_TX_CLK_MUX_1_TEO_PP_2e | VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC1_TX_CLK_MUX_1_TEO_PP_2e), (VTSS_M_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC2_TX_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC1_TX_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_LINE_CLK_MUX_1_TEO_PP_2e | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_LINE_CLK_MUX_1_TEO_PP_2e | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_SYS_CLK_MUX_1_TEO_PP_2e | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_SYS_CLK_MUX_1_TEO_PP_2e), (VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_LINE_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_LINE_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_SYS_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_SYS_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_LINE_CLK_MUX_1_TEO_PP_2e | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_LINE_CLK_MUX_1_TEO_PP_2e | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_SYS_CLK_MUX_1_TEO_PP_2e | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_SYS_CLK_MUX_1_TEO_PP_2e), (VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_LINE_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_LINE_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_SYS_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_SYS_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_LINE_XFI_CLK_MUX_1_TEO_PP_2e | VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_UPI_XFI_CLK_MUX_1_TEO_PP_2e), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_LINE_XFI_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_UPI_XFI_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_OTN_GAP_CLK_MUX_1_TEO_PP_2e | VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_UPI_CXFI_RCVDCLK_MUX_1_TEO_PP_2e), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_OTN_GAP_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_UPI_CXFI_RCVDCLK_MUX_1)} };


// register structures for mode TFO_PP2f

static static_cfg_t gcb_0_tfo_pp2f_tbl[8] = { {DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0_CLIENT_RX_MUX_0_TFO_PP2f), (VTSS_M_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0_CLIENT_RX_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0_TFO_PP2f), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0_TFO_PP2f), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC2_TX_CLK_MUX_0_TFO_PP2f | VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC1_TX_CLK_MUX_0_TFO_PP2f), (VTSS_M_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC2_TX_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC1_TX_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_LINE_CLK_MUX_0_TFO_PP2f | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_LINE_CLK_MUX_0_TFO_PP2f | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_SYS_CLK_MUX_0_TFO_PP2f | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_SYS_CLK_MUX_0_TFO_PP2f), (VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_LINE_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_LINE_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_SYS_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_SYS_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_LINE_CLK_MUX_0_TFO_PP2f | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_LINE_CLK_MUX_0_TFO_PP2f | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_SYS_CLK_MUX_0_TFO_PP2f | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_SYS_CLK_MUX_0_TFO_PP2f), (VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_LINE_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_LINE_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_SYS_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_SYS_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_LINE_XFI_CLK_MUX_0_TFO_PP2f | VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_UPI_XFI_CLK_MUX_0_TFO_PP2f), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_LINE_XFI_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_UPI_XFI_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_OTN_GAP_CLK_MUX_0_TFO_PP2f | VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_UPI_CXFI_RCVDCLK_MUX_0_TFO_PP2f), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_OTN_GAP_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_UPI_CXFI_RCVDCLK_MUX_0)} };


static static_cfg_t gcb_1_tfo_pp2f_tbl[8] = { {DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1_CLIENT_RX_MUX_1_TFO_PP2f), (VTSS_M_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1_CLIENT_RX_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1_TFO_PP2f), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1_TFO_PP2f), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC2_TX_CLK_MUX_1_TFO_PP2f | VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC1_TX_CLK_MUX_1_TFO_PP2f), (VTSS_M_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC2_TX_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC1_TX_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_LINE_CLK_MUX_1_TFO_PP2f | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_LINE_CLK_MUX_1_TFO_PP2f | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_SYS_CLK_MUX_1_TFO_PP2f | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_SYS_CLK_MUX_1_TFO_PP2f), (VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_LINE_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_LINE_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_SYS_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_SYS_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_LINE_CLK_MUX_1_TFO_PP2f | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_LINE_CLK_MUX_1_TFO_PP2f | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_SYS_CLK_MUX_1_TFO_PP2f | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_SYS_CLK_MUX_1_TFO_PP2f), (VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_LINE_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_LINE_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_SYS_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_SYS_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_LINE_XFI_CLK_MUX_1_TFO_PP2f | VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_UPI_XFI_CLK_MUX_1_TFO_PP2f), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_LINE_XFI_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_UPI_XFI_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_OTN_GAP_CLK_MUX_1_TFO_PP2f | VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_UPI_CXFI_RCVDCLK_MUX_1_TFO_PP2f), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_OTN_GAP_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_UPI_CXFI_RCVDCLK_MUX_1)} };


// register structures for mode TEOC_2e

static static_cfg_t gcb_0_teoc_2e_tbl[8] = { {DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0_CLIENT_RX_MUX_0_TEOC_2e), (VTSS_M_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0_CLIENT_RX_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0_TEOC_2e), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0_TEOC_2e), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC2_TX_CLK_MUX_0_TEOC_2e | VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC1_TX_CLK_MUX_0_TEOC_2e), (VTSS_M_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC2_TX_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC1_TX_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_LINE_CLK_MUX_0_TEOC_2e | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_LINE_CLK_MUX_0_TEOC_2e | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_SYS_CLK_MUX_0_TEOC_2e | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_SYS_CLK_MUX_0_TEOC_2e), (VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_LINE_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_LINE_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_SYS_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_SYS_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_LINE_CLK_MUX_0_TEOC_2e | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_LINE_CLK_MUX_0_TEOC_2e | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_SYS_CLK_MUX_0_TEOC_2e | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_SYS_CLK_MUX_0_TEOC_2e), (VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_LINE_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_LINE_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_SYS_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_SYS_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_LINE_XFI_CLK_MUX_0_TEOC_2e | VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_UPI_XFI_CLK_MUX_0_TEOC_2e), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_LINE_XFI_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_UPI_XFI_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_OTN_GAP_CLK_MUX_0_TEOC_2e | VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_UPI_CXFI_RCVDCLK_MUX_0_TEOC_2e), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_OTN_GAP_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_UPI_CXFI_RCVDCLK_MUX_0)} };


static static_cfg_t gcb_1_teoc_2e_tbl[8] = { {DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1_CLIENT_RX_MUX_1_TEOC_2e), (VTSS_M_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1_CLIENT_RX_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1_TEOC_2e), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1_TEOC_2e), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC2_TX_CLK_MUX_1_TEOC_2e | VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC1_TX_CLK_MUX_1_TEOC_2e), (VTSS_M_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC2_TX_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC1_TX_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_LINE_CLK_MUX_1_TEOC_2e | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_LINE_CLK_MUX_1_TEOC_2e | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_SYS_CLK_MUX_1_TEOC_2e | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_SYS_CLK_MUX_1_TEOC_2e), (VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_LINE_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_LINE_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_SYS_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_SYS_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_LINE_CLK_MUX_1_TEOC_2e | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_LINE_CLK_MUX_1_TEOC_2e | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_SYS_CLK_MUX_1_TEOC_2e | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_SYS_CLK_MUX_1_TEOC_2e), (VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_LINE_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_LINE_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_SYS_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_SYS_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_LINE_XFI_CLK_MUX_1_TEOC_2e | VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_UPI_XFI_CLK_MUX_1_TEOC_2e), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_LINE_XFI_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_UPI_XFI_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_OTN_GAP_CLK_MUX_1_TEOC_2e | VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_UPI_CXFI_RCVDCLK_MUX_1_TEOC_2e), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_OTN_GAP_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_UPI_CXFI_RCVDCLK_MUX_1)} };


// register structures for mode TEOC_1e

static static_cfg_t gcb_0_teoc_1e_tbl[8] = { {DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0_CLIENT_RX_MUX_0_TEOC_1e), (VTSS_M_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0_CLIENT_RX_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0_TEOC_1e), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0_TEOC_1e), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC2_TX_CLK_MUX_0_TEOC_1e | VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC1_TX_CLK_MUX_0_TEOC_1e), (VTSS_M_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC2_TX_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC1_TX_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_LINE_CLK_MUX_0_TEOC_1e | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_LINE_CLK_MUX_0_TEOC_1e | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_SYS_CLK_MUX_0_TEOC_1e | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_SYS_CLK_MUX_0_TEOC_1e), (VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_LINE_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_LINE_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_SYS_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_SYS_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_LINE_CLK_MUX_0_TEOC_1e | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_LINE_CLK_MUX_0_TEOC_1e | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_SYS_CLK_MUX_0_TEOC_1e | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_SYS_CLK_MUX_0_TEOC_1e), (VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_LINE_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_LINE_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_SYS_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_SYS_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_LINE_XFI_CLK_MUX_0_TEOC_1e | VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_UPI_XFI_CLK_MUX_0_TEOC_1e), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_LINE_XFI_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_UPI_XFI_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_OTN_GAP_CLK_MUX_0_TEOC_1e | VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_UPI_CXFI_RCVDCLK_MUX_0_TEOC_1e), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_OTN_GAP_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_UPI_CXFI_RCVDCLK_MUX_0)} };


static static_cfg_t gcb_1_teoc_1e_tbl[8] = { {DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1_CLIENT_RX_MUX_1_TEOC_1e), (VTSS_M_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1_CLIENT_RX_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1_TEOC_1e), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1_TEOC_1e), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC2_TX_CLK_MUX_1_TEOC_1e | VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC1_TX_CLK_MUX_1_TEOC_1e), (VTSS_M_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC2_TX_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC1_TX_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_LINE_CLK_MUX_1_TEOC_1e | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_LINE_CLK_MUX_1_TEOC_1e | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_SYS_CLK_MUX_1_TEOC_1e | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_SYS_CLK_MUX_1_TEOC_1e), (VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_LINE_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_LINE_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_SYS_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_SYS_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_LINE_CLK_MUX_1_TEOC_1e | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_LINE_CLK_MUX_1_TEOC_1e | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_SYS_CLK_MUX_1_TEOC_1e | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_SYS_CLK_MUX_1_TEOC_1e), (VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_LINE_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_LINE_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_SYS_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_SYS_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_LINE_XFI_CLK_MUX_1_TEOC_1e | VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_UPI_XFI_CLK_MUX_1_TEOC_1e), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_LINE_XFI_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_UPI_XFI_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_OTN_GAP_CLK_MUX_1_TEOC_1e | VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_UPI_CXFI_RCVDCLK_MUX_1_TEOC_1e), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_OTN_GAP_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_UPI_CXFI_RCVDCLK_MUX_1)} };


// register structures for mode TFOC_2f

static static_cfg_t gcb_0_tfoc_2f_tbl[8] = { {DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0_CLIENT_RX_MUX_0_TFOC_2f), (VTSS_M_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0_CLIENT_RX_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0_TFOC_2f), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0_TFOC_2f), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC2_TX_CLK_MUX_0_TFOC_2f | VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC1_TX_CLK_MUX_0_TFOC_2f), (VTSS_M_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC2_TX_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC1_TX_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_LINE_CLK_MUX_0_TFOC_2f | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_LINE_CLK_MUX_0_TFOC_2f | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_SYS_CLK_MUX_0_TFOC_2f | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_SYS_CLK_MUX_0_TFOC_2f), (VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_LINE_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_LINE_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_SYS_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_SYS_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_LINE_CLK_MUX_0_TFOC_2f | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_LINE_CLK_MUX_0_TFOC_2f | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_SYS_CLK_MUX_0_TFOC_2f | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_SYS_CLK_MUX_0_TFOC_2f), (VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_LINE_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_LINE_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_SYS_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_SYS_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_LINE_XFI_CLK_MUX_0_TFOC_2f | VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_UPI_XFI_CLK_MUX_0_TFOC_2f), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_LINE_XFI_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_UPI_XFI_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_OTN_GAP_CLK_MUX_0_TFOC_2f | VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_UPI_CXFI_RCVDCLK_MUX_0_TFOC_2f), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_OTN_GAP_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_UPI_CXFI_RCVDCLK_MUX_0)} };


static static_cfg_t gcb_1_tfoc_2f_tbl[8] = { {DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1_CLIENT_RX_MUX_1_TFOC_2f), (VTSS_M_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1_CLIENT_RX_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1_TFOC_2f), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1_TFOC_2f), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC2_TX_CLK_MUX_1_TFOC_2f | VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC1_TX_CLK_MUX_1_TFOC_2f), (VTSS_M_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC2_TX_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC1_TX_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_LINE_CLK_MUX_1_TFOC_2f | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_LINE_CLK_MUX_1_TFOC_2f | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_SYS_CLK_MUX_1_TFOC_2f | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_SYS_CLK_MUX_1_TFOC_2f), (VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_LINE_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_LINE_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_SYS_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_SYS_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_LINE_CLK_MUX_1_TFOC_2f | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_LINE_CLK_MUX_1_TFOC_2f | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_SYS_CLK_MUX_1_TFOC_2f | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_SYS_CLK_MUX_1_TFOC_2f), (VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_LINE_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_LINE_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_SYS_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_SYS_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_LINE_XFI_CLK_MUX_1_TFOC_2f | VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_UPI_XFI_CLK_MUX_1_TFOC_2f), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_LINE_XFI_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_UPI_XFI_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_OTN_GAP_CLK_MUX_1_TFOC_2f | VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_UPI_CXFI_RCVDCLK_MUX_1_TFOC_2f), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_OTN_GAP_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_UPI_CXFI_RCVDCLK_MUX_1)} };


// register structures for mode TEO_WMWa

static static_cfg_t gcb_0_teo_wmwa_tbl[8] = { {DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0_CLIENT_RX_MUX_0_TEO_WMWa), (VTSS_M_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0_CLIENT_RX_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0_TEO_WMWa), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0_TEO_WMWa), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC2_TX_CLK_MUX_0_TEO_WMWa | VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC1_TX_CLK_MUX_0_TEO_WMWa), (VTSS_M_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC2_TX_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC1_TX_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_LINE_CLK_MUX_0_TEO_WMWa | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_LINE_CLK_MUX_0_TEO_WMWa | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_SYS_CLK_MUX_0_TEO_WMWa | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_SYS_CLK_MUX_0_TEO_WMWa), (VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_LINE_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_LINE_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_SYS_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_SYS_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_LINE_CLK_MUX_0_TEO_WMWa | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_LINE_CLK_MUX_0_TEO_WMWa | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_SYS_CLK_MUX_0_TEO_WMWa | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_SYS_CLK_MUX_0_TEO_WMWa), (VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_LINE_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_LINE_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_SYS_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_SYS_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_LINE_XFI_CLK_MUX_0_TEO_WMWa | VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_UPI_XFI_CLK_MUX_0_TEO_WMWa), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_LINE_XFI_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_UPI_XFI_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_OTN_GAP_CLK_MUX_0_TEO_WMWa | VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_UPI_CXFI_RCVDCLK_MUX_0_TEO_WMWa), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_OTN_GAP_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_UPI_CXFI_RCVDCLK_MUX_0)} };


static static_cfg_t gcb_1_teo_wmwa_tbl[8] = { {DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1_CLIENT_RX_MUX_1_TEO_WMWa), (VTSS_M_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1_CLIENT_RX_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1_TEO_WMWa), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1_TEO_WMWa), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC2_TX_CLK_MUX_1_TEO_WMWa | VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC1_TX_CLK_MUX_1_TEO_WMWa), (VTSS_M_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC2_TX_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC1_TX_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_LINE_CLK_MUX_1_TEO_WMWa | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_LINE_CLK_MUX_1_TEO_WMWa | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_SYS_CLK_MUX_1_TEO_WMWa | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_SYS_CLK_MUX_1_TEO_WMWa), (VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_LINE_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_LINE_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_SYS_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_SYS_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_LINE_CLK_MUX_1_TEO_WMWa | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_LINE_CLK_MUX_1_TEO_WMWa | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_SYS_CLK_MUX_1_TEO_WMWa | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_SYS_CLK_MUX_1_TEO_WMWa), (VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_LINE_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_LINE_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_SYS_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_SYS_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_LINE_XFI_CLK_MUX_1_TEO_WMWa | VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_UPI_XFI_CLK_MUX_1_TEO_WMWa), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_LINE_XFI_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_UPI_XFI_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_OTN_GAP_CLK_MUX_1_TEO_WMWa | VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_UPI_CXFI_RCVDCLK_MUX_1_TEO_WMWa), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_OTN_GAP_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_UPI_CXFI_RCVDCLK_MUX_1)} };


// register structures for mode TEO_WMWs

static static_cfg_t gcb_0_teo_wmws_tbl[8] = { {DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0_CLIENT_RX_MUX_0_TEO_WMWs), (VTSS_M_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0_CLIENT_RX_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0_TEO_WMWs), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0_TEO_WMWs), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC2_TX_CLK_MUX_0_TEO_WMWs | VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC1_TX_CLK_MUX_0_TEO_WMWs), (VTSS_M_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC2_TX_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC1_TX_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_LINE_CLK_MUX_0_TEO_WMWs | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_LINE_CLK_MUX_0_TEO_WMWs | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_SYS_CLK_MUX_0_TEO_WMWs | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_SYS_CLK_MUX_0_TEO_WMWs), (VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_LINE_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_LINE_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_SYS_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_SYS_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_LINE_CLK_MUX_0_TEO_WMWs | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_LINE_CLK_MUX_0_TEO_WMWs | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_SYS_CLK_MUX_0_TEO_WMWs | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_SYS_CLK_MUX_0_TEO_WMWs), (VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_LINE_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_LINE_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_SYS_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_SYS_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_LINE_XFI_CLK_MUX_0_TEO_WMWs | VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_UPI_XFI_CLK_MUX_0_TEO_WMWs), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_LINE_XFI_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_UPI_XFI_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_OTN_GAP_CLK_MUX_0_TEO_WMWs | VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_UPI_CXFI_RCVDCLK_MUX_0_TEO_WMWs), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_OTN_GAP_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_UPI_CXFI_RCVDCLK_MUX_0)} };


static static_cfg_t gcb_1_teo_wmws_tbl[8] = { {DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1_CLIENT_RX_MUX_1_TEO_WMWs), (VTSS_M_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1_CLIENT_RX_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1_TEO_WMWs), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1_TEO_WMWs), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC2_TX_CLK_MUX_1_TEO_WMWs | VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC1_TX_CLK_MUX_1_TEO_WMWs), (VTSS_M_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC2_TX_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC1_TX_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_LINE_CLK_MUX_1_TEO_WMWs | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_LINE_CLK_MUX_1_TEO_WMWs | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_SYS_CLK_MUX_1_TEO_WMWs | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_SYS_CLK_MUX_1_TEO_WMWs), (VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_LINE_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_LINE_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_SYS_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_SYS_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_LINE_CLK_MUX_1_TEO_WMWs | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_LINE_CLK_MUX_1_TEO_WMWs | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_SYS_CLK_MUX_1_TEO_WMWs | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_SYS_CLK_MUX_1_TEO_WMWs), (VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_LINE_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_LINE_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_SYS_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_SYS_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_LINE_XFI_CLK_MUX_1_TEO_WMWs | VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_UPI_XFI_CLK_MUX_1_TEO_WMWs), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_LINE_XFI_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_UPI_XFI_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_OTN_GAP_CLK_MUX_1_TEO_WMWs | VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_UPI_CXFI_RCVDCLK_MUX_1_TEO_WMWs), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_OTN_GAP_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_UPI_CXFI_RCVDCLK_MUX_1)} };


// register structures for mode TEO_PMWs

static static_cfg_t gcb_0_teo_pmws_tbl[8] = { {DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0_CLIENT_RX_MUX_0_TEO_PMWs), (VTSS_M_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0_CLIENT_RX_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0_TEO_PMWs), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0_TEO_PMWs), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC2_TX_CLK_MUX_0_TEO_PMWs | VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC1_TX_CLK_MUX_0_TEO_PMWs), (VTSS_M_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC2_TX_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC1_TX_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_LINE_CLK_MUX_0_TEO_PMWs | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_LINE_CLK_MUX_0_TEO_PMWs | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_SYS_CLK_MUX_0_TEO_PMWs | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_SYS_CLK_MUX_0_TEO_PMWs), (VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_LINE_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_LINE_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_SYS_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_SYS_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_LINE_CLK_MUX_0_TEO_PMWs | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_LINE_CLK_MUX_0_TEO_PMWs | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_SYS_CLK_MUX_0_TEO_PMWs | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_SYS_CLK_MUX_0_TEO_PMWs), (VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_LINE_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_LINE_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_SYS_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_SYS_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_LINE_XFI_CLK_MUX_0_TEO_PMWs | VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_UPI_XFI_CLK_MUX_0_TEO_PMWs), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_LINE_XFI_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_UPI_XFI_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_OTN_GAP_CLK_MUX_0_TEO_PMWs | VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_UPI_CXFI_RCVDCLK_MUX_0_TEO_PMWs), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_OTN_GAP_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_UPI_CXFI_RCVDCLK_MUX_0)} };


static static_cfg_t gcb_1_teo_pmws_tbl[8] = { {DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1_CLIENT_RX_MUX_1_TEO_PMWs), (VTSS_M_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1_CLIENT_RX_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1_TEO_PMWs), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1_TEO_PMWs), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC2_TX_CLK_MUX_1_TEO_PMWs | VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC1_TX_CLK_MUX_1_TEO_PMWs), (VTSS_M_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC2_TX_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC1_TX_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_LINE_CLK_MUX_1_TEO_PMWs | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_LINE_CLK_MUX_1_TEO_PMWs | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_SYS_CLK_MUX_1_TEO_PMWs | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_SYS_CLK_MUX_1_TEO_PMWs), (VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_LINE_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_LINE_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_SYS_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_SYS_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_LINE_CLK_MUX_1_TEO_PMWs | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_LINE_CLK_MUX_1_TEO_PMWs | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_SYS_CLK_MUX_1_TEO_PMWs | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_SYS_CLK_MUX_1_TEO_PMWs), (VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_LINE_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_LINE_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_SYS_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_SYS_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_LINE_XFI_CLK_MUX_1_TEO_PMWs | VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_UPI_XFI_CLK_MUX_1_TEO_PMWs), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_LINE_XFI_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_UPI_XFI_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_OTN_GAP_CLK_MUX_1_TEO_PMWs | VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_UPI_CXFI_RCVDCLK_MUX_1_TEO_PMWs), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_OTN_GAP_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_UPI_CXFI_RCVDCLK_MUX_1)} };


// register structures for mode TGO_2

static static_cfg_t gcb_0_tgo_2_tbl[8] = { {DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0_CLIENT_RX_MUX_0_TGO_2), (VTSS_M_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0_CLIENT_RX_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0_TGO_2), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0_TGO_2), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC2_TX_CLK_MUX_0_TGO_2 | VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC1_TX_CLK_MUX_0_TGO_2), (VTSS_M_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC2_TX_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC1_TX_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_LINE_CLK_MUX_0_TGO_2 | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_LINE_CLK_MUX_0_TGO_2 | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_SYS_CLK_MUX_0_TGO_2 | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_SYS_CLK_MUX_0_TGO_2), (VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_LINE_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_LINE_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_SYS_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_SYS_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_LINE_CLK_MUX_0_TGO_2 | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_LINE_CLK_MUX_0_TGO_2 | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_SYS_CLK_MUX_0_TGO_2 | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_SYS_CLK_MUX_0_TGO_2), (VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_LINE_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_LINE_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_SYS_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_SYS_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_LINE_XFI_CLK_MUX_0_TGO_2 | VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_UPI_XFI_CLK_MUX_0_TGO_2), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_LINE_XFI_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_UPI_XFI_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_OTN_GAP_CLK_MUX_0_TGO_2 | VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_UPI_CXFI_RCVDCLK_MUX_0_TGO_2), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_OTN_GAP_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_UPI_CXFI_RCVDCLK_MUX_0)} };


static static_cfg_t gcb_1_tgo_2_tbl[8] = { {DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1_CLIENT_RX_MUX_1_TGO_2), (VTSS_M_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1_CLIENT_RX_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1_TGO_2), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1_TGO_2), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC2_TX_CLK_MUX_1_TGO_2 | VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC1_TX_CLK_MUX_1_TGO_2), (VTSS_M_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC2_TX_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC1_TX_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_LINE_CLK_MUX_1_TGO_2 | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_LINE_CLK_MUX_1_TGO_2 | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_SYS_CLK_MUX_1_TGO_2 | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_SYS_CLK_MUX_1_TGO_2), (VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_LINE_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_LINE_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_SYS_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_SYS_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_LINE_CLK_MUX_1_TGO_2 | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_LINE_CLK_MUX_1_TGO_2 | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_SYS_CLK_MUX_1_TGO_2 | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_SYS_CLK_MUX_1_TGO_2), (VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_LINE_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_LINE_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_SYS_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_SYS_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_LINE_XFI_CLK_MUX_1_TGO_2 | VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_UPI_XFI_CLK_MUX_1_TGO_2), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_LINE_XFI_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_UPI_XFI_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_OTN_GAP_CLK_MUX_1_TGO_2 | VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_UPI_CXFI_RCVDCLK_MUX_1_TGO_2), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_OTN_GAP_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_UPI_CXFI_RCVDCLK_MUX_1)} };


// register structures for mode TGO_2sub

static static_cfg_t gcb_0_tgo_2sub_tbl[8] = { {DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0_CLIENT_RX_MUX_0_TGO_2sub), (VTSS_M_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0_CLIENT_RX_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0_TGO_2sub), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0_TGO_2sub), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC2_TX_CLK_MUX_0_TGO_2sub | VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC1_TX_CLK_MUX_0_TGO_2sub), (VTSS_M_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC2_TX_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC1_TX_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_LINE_CLK_MUX_0_TGO_2sub | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_LINE_CLK_MUX_0_TGO_2sub | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_SYS_CLK_MUX_0_TGO_2sub | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_SYS_CLK_MUX_0_TGO_2sub), (VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_LINE_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_LINE_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_SYS_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_SYS_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_LINE_CLK_MUX_0_TGO_2sub | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_LINE_CLK_MUX_0_TGO_2sub | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_SYS_CLK_MUX_0_TGO_2sub | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_SYS_CLK_MUX_0_TGO_2sub), (VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_LINE_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_LINE_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_SYS_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_SYS_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_LINE_XFI_CLK_MUX_0_TGO_2sub | VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_UPI_XFI_CLK_MUX_0_TGO_2sub), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_LINE_XFI_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_UPI_XFI_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_OTN_GAP_CLK_MUX_0_TGO_2sub | VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_UPI_CXFI_RCVDCLK_MUX_0_TGO_2sub), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_OTN_GAP_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_UPI_CXFI_RCVDCLK_MUX_0)} };


static static_cfg_t gcb_1_tgo_2sub_tbl[8] = { {DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1_CLIENT_RX_MUX_1_TGO_2sub), (VTSS_M_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1_CLIENT_RX_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1_TGO_2sub), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1_TGO_2sub), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC2_TX_CLK_MUX_1_TGO_2sub | VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC1_TX_CLK_MUX_1_TGO_2sub), (VTSS_M_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC2_TX_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC1_TX_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_LINE_CLK_MUX_1_TGO_2sub | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_LINE_CLK_MUX_1_TGO_2sub | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_SYS_CLK_MUX_1_TGO_2sub | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_SYS_CLK_MUX_1_TGO_2sub), (VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_LINE_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_LINE_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_SYS_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_SYS_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_LINE_CLK_MUX_1_TGO_2sub | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_LINE_CLK_MUX_1_TGO_2sub | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_SYS_CLK_MUX_1_TGO_2sub | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_SYS_CLK_MUX_1_TGO_2sub), (VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_LINE_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_LINE_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_SYS_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_SYS_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_LINE_XFI_CLK_MUX_1_TGO_2sub | VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_UPI_XFI_CLK_MUX_1_TGO_2sub), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_LINE_XFI_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_UPI_XFI_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_OTN_GAP_CLK_MUX_1_TGO_2sub | VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_UPI_CXFI_RCVDCLK_MUX_1_TGO_2sub), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_OTN_GAP_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_UPI_CXFI_RCVDCLK_MUX_1)} };


// register structures for mode TGO_2subSmall

static static_cfg_t gcb_0_tgo_2subsmall_tbl[8] = { {DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0_CLIENT_RX_MUX_0_TGO_2subSmall), (VTSS_M_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0_CLIENT_RX_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0_TGO_2subSmall), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0_TGO_2subSmall), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC2_TX_CLK_MUX_0_TGO_2subSmall | VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC1_TX_CLK_MUX_0_TGO_2subSmall), (VTSS_M_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC2_TX_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC1_TX_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_LINE_CLK_MUX_0_TGO_2subSmall | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_LINE_CLK_MUX_0_TGO_2subSmall | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_SYS_CLK_MUX_0_TGO_2subSmall | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_SYS_CLK_MUX_0_TGO_2subSmall), (VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_LINE_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_LINE_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_SYS_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_SYS_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_LINE_CLK_MUX_0_TGO_2subSmall | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_LINE_CLK_MUX_0_TGO_2subSmall | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_SYS_CLK_MUX_0_TGO_2subSmall | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_SYS_CLK_MUX_0_TGO_2subSmall), (VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_LINE_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_LINE_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_SYS_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_SYS_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_LINE_XFI_CLK_MUX_0_TGO_2subSmall | VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_UPI_XFI_CLK_MUX_0_TGO_2subSmall), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_LINE_XFI_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_UPI_XFI_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_OTN_GAP_CLK_MUX_0_TGO_2subSmall | VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_UPI_CXFI_RCVDCLK_MUX_0_TGO_2subSmall), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_OTN_GAP_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_UPI_CXFI_RCVDCLK_MUX_0)} };


static static_cfg_t gcb_1_tgo_2subsmall_tbl[8] = { {DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1_CLIENT_RX_MUX_1_TGO_2subSmall), (VTSS_M_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1_CLIENT_RX_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1_TGO_2subSmall), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1_TGO_2subSmall), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC2_TX_CLK_MUX_1_TGO_2subSmall | VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC1_TX_CLK_MUX_1_TGO_2subSmall), (VTSS_M_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC2_TX_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC1_TX_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_LINE_CLK_MUX_1_TGO_2subSmall | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_LINE_CLK_MUX_1_TGO_2subSmall | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_SYS_CLK_MUX_1_TGO_2subSmall | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_SYS_CLK_MUX_1_TGO_2subSmall), (VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_LINE_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_LINE_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_SYS_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_SYS_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_LINE_CLK_MUX_1_TGO_2subSmall | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_LINE_CLK_MUX_1_TGO_2subSmall | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_SYS_CLK_MUX_1_TGO_2subSmall | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_SYS_CLK_MUX_1_TGO_2subSmall), (VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_LINE_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_LINE_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_SYS_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_SYS_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_LINE_XFI_CLK_MUX_1_TGO_2subSmall | VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_UPI_XFI_CLK_MUX_1_TGO_2subSmall), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_LINE_XFI_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_UPI_XFI_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_OTN_GAP_CLK_MUX_1_TGO_2subSmall | VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_UPI_CXFI_RCVDCLK_MUX_1_TGO_2subSmall), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_OTN_GAP_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_UPI_CXFI_RCVDCLK_MUX_1)} };


// register structures for mode TGO_W2

static static_cfg_t gcb_0_tgo_w2_tbl[8] = { {DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0_CLIENT_RX_MUX_0_TGO_W2), (VTSS_M_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0_CLIENT_RX_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0_TGO_W2), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0_TGO_W2), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC2_TX_CLK_MUX_0_TGO_W2 | VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC1_TX_CLK_MUX_0_TGO_W2), (VTSS_M_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC2_TX_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC1_TX_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_LINE_CLK_MUX_0_TGO_W2 | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_LINE_CLK_MUX_0_TGO_W2 | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_SYS_CLK_MUX_0_TGO_W2 | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_SYS_CLK_MUX_0_TGO_W2), (VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_LINE_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_LINE_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_SYS_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_SYS_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_LINE_CLK_MUX_0_TGO_W2 | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_LINE_CLK_MUX_0_TGO_W2 | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_SYS_CLK_MUX_0_TGO_W2 | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_SYS_CLK_MUX_0_TGO_W2), (VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_LINE_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_LINE_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_SYS_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_SYS_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_LINE_XFI_CLK_MUX_0_TGO_W2 | VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_UPI_XFI_CLK_MUX_0_TGO_W2), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_LINE_XFI_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_UPI_XFI_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_OTN_GAP_CLK_MUX_0_TGO_W2 | VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_UPI_CXFI_RCVDCLK_MUX_0_TGO_W2), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_OTN_GAP_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_UPI_CXFI_RCVDCLK_MUX_0)} };


static static_cfg_t gcb_1_tgo_w2_tbl[8] = { {DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1_CLIENT_RX_MUX_1_TGO_W2), (VTSS_M_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1_CLIENT_RX_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1_TGO_W2), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1_TGO_W2), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC2_TX_CLK_MUX_1_TGO_W2 | VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC1_TX_CLK_MUX_1_TGO_W2), (VTSS_M_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC2_TX_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC1_TX_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_LINE_CLK_MUX_1_TGO_W2 | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_LINE_CLK_MUX_1_TGO_W2 | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_SYS_CLK_MUX_1_TGO_W2 | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_SYS_CLK_MUX_1_TGO_W2), (VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_LINE_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_LINE_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_SYS_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_SYS_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_LINE_CLK_MUX_1_TGO_W2 | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_LINE_CLK_MUX_1_TGO_W2 | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_SYS_CLK_MUX_1_TGO_W2 | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_SYS_CLK_MUX_1_TGO_W2), (VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_LINE_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_LINE_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_SYS_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_SYS_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_LINE_XFI_CLK_MUX_1_TGO_W2 | VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_UPI_XFI_CLK_MUX_1_TGO_W2), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_LINE_XFI_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_UPI_XFI_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_OTN_GAP_CLK_MUX_1_TGO_W2 | VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_UPI_CXFI_RCVDCLK_MUX_1_TGO_W2), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_OTN_GAP_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_UPI_CXFI_RCVDCLK_MUX_1)} };


// register structures for mode T8FO

static static_cfg_t gcb_0_t8fo_tbl[8] = { {DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0_CLIENT_RX_MUX_0_T8FO), (VTSS_M_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0_CLIENT_RX_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0_T8FO), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0_T8FO), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC2_TX_CLK_MUX_0_T8FO | VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC1_TX_CLK_MUX_0_T8FO), (VTSS_M_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC2_TX_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC1_TX_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_LINE_CLK_MUX_0_T8FO | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_LINE_CLK_MUX_0_T8FO | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_SYS_CLK_MUX_0_T8FO | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_SYS_CLK_MUX_0_T8FO), (VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_LINE_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_LINE_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_SYS_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_SYS_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_LINE_CLK_MUX_0_T8FO | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_LINE_CLK_MUX_0_T8FO | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_SYS_CLK_MUX_0_T8FO | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_SYS_CLK_MUX_0_T8FO), (VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_LINE_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_LINE_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_SYS_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_SYS_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_LINE_XFI_CLK_MUX_0_T8FO | VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_UPI_XFI_CLK_MUX_0_T8FO), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_LINE_XFI_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_UPI_XFI_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_OTN_GAP_CLK_MUX_0_T8FO | VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_UPI_CXFI_RCVDCLK_MUX_0_T8FO), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_OTN_GAP_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_UPI_CXFI_RCVDCLK_MUX_0)} };


static static_cfg_t gcb_1_t8fo_tbl[8] = { {DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1_CLIENT_RX_MUX_1_T8FO), (VTSS_M_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1_CLIENT_RX_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1_T8FO), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1_T8FO), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC2_TX_CLK_MUX_1_T8FO | VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC1_TX_CLK_MUX_1_T8FO), (VTSS_M_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC2_TX_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC1_TX_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_LINE_CLK_MUX_1_T8FO | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_LINE_CLK_MUX_1_T8FO | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_SYS_CLK_MUX_1_T8FO | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_SYS_CLK_MUX_1_T8FO), (VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_LINE_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_LINE_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_SYS_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_SYS_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_LINE_CLK_MUX_1_T8FO | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_LINE_CLK_MUX_1_T8FO | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_SYS_CLK_MUX_1_T8FO | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_SYS_CLK_MUX_1_T8FO), (VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_LINE_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_LINE_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_SYS_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_SYS_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_LINE_XFI_CLK_MUX_1_T8FO | VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_UPI_XFI_CLK_MUX_1_T8FO), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_LINE_XFI_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_UPI_XFI_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_OTN_GAP_CLK_MUX_1_T8FO | VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_UPI_CXFI_RCVDCLK_MUX_1_T8FO), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_OTN_GAP_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_UPI_CXFI_RCVDCLK_MUX_1)} };


// register structures for mode TOO_2

static static_cfg_t gcb_0_too_2_tbl[8] = { {DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0_CLIENT_RX_MUX_0_TOO_2), (VTSS_M_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0_CLIENT_RX_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0_TOO_2), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0_TOO_2), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC2_TX_CLK_MUX_0_TOO_2 | VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC1_TX_CLK_MUX_0_TOO_2), (VTSS_M_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC2_TX_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC1_TX_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_LINE_CLK_MUX_0_TOO_2 | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_LINE_CLK_MUX_0_TOO_2 | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_SYS_CLK_MUX_0_TOO_2 | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_SYS_CLK_MUX_0_TOO_2), (VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_LINE_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_LINE_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_SYS_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_SYS_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_LINE_CLK_MUX_0_TOO_2 | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_LINE_CLK_MUX_0_TOO_2 | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_SYS_CLK_MUX_0_TOO_2 | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_SYS_CLK_MUX_0_TOO_2), (VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_LINE_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_LINE_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_SYS_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_SYS_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_LINE_XFI_CLK_MUX_0_TOO_2 | VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_UPI_XFI_CLK_MUX_0_TOO_2), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_LINE_XFI_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_UPI_XFI_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_OTN_GAP_CLK_MUX_0_TOO_2 | VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_UPI_CXFI_RCVDCLK_MUX_0_TOO_2), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_OTN_GAP_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_UPI_CXFI_RCVDCLK_MUX_0)} };


static static_cfg_t gcb_1_too_2_tbl[8] = { {DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1_CLIENT_RX_MUX_1_TOO_2), (VTSS_M_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1_CLIENT_RX_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1_TOO_2), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1_TOO_2), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC2_TX_CLK_MUX_1_TOO_2 | VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC1_TX_CLK_MUX_1_TOO_2), (VTSS_M_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC2_TX_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC1_TX_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_LINE_CLK_MUX_1_TOO_2 | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_LINE_CLK_MUX_1_TOO_2 | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_SYS_CLK_MUX_1_TOO_2 | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_SYS_CLK_MUX_1_TOO_2), (VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_LINE_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_LINE_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_SYS_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_SYS_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_LINE_CLK_MUX_1_TOO_2 | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_LINE_CLK_MUX_1_TOO_2 | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_SYS_CLK_MUX_1_TOO_2 | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_SYS_CLK_MUX_1_TOO_2), (VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_LINE_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_LINE_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_SYS_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_SYS_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_LINE_XFI_CLK_MUX_1_TOO_2 | VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_UPI_XFI_CLK_MUX_1_TOO_2), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_LINE_XFI_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_UPI_XFI_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_OTN_GAP_CLK_MUX_1_TOO_2 | VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_UPI_CXFI_RCVDCLK_MUX_1_TOO_2), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_OTN_GAP_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_UPI_CXFI_RCVDCLK_MUX_1)} };


// register structures for mode TOO_2e2

static static_cfg_t gcb_0_too_2e2_tbl[8] = { {DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0_CLIENT_RX_MUX_0_TOO_2e2), (VTSS_M_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0_CLIENT_RX_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0_TOO_2e2), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0_TOO_2e2), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC2_TX_CLK_MUX_0_TOO_2e2 | VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC1_TX_CLK_MUX_0_TOO_2e2), (VTSS_M_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC2_TX_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC1_TX_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_LINE_CLK_MUX_0_TOO_2e2 | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_LINE_CLK_MUX_0_TOO_2e2 | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_SYS_CLK_MUX_0_TOO_2e2 | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_SYS_CLK_MUX_0_TOO_2e2), (VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_LINE_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_LINE_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_SYS_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_SYS_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_LINE_CLK_MUX_0_TOO_2e2 | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_LINE_CLK_MUX_0_TOO_2e2 | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_SYS_CLK_MUX_0_TOO_2e2 | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_SYS_CLK_MUX_0_TOO_2e2), (VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_LINE_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_LINE_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_SYS_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_SYS_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_LINE_XFI_CLK_MUX_0_TOO_2e2 | VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_UPI_XFI_CLK_MUX_0_TOO_2e2), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_LINE_XFI_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_UPI_XFI_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_OTN_GAP_CLK_MUX_0_TOO_2e2 | VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_UPI_CXFI_RCVDCLK_MUX_0_TOO_2e2), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_OTN_GAP_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_UPI_CXFI_RCVDCLK_MUX_0)} };


static static_cfg_t gcb_1_too_2e2_tbl[8] = { {DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1_CLIENT_RX_MUX_1_TOO_2e2), (VTSS_M_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1_CLIENT_RX_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1_TOO_2e2), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1_TOO_2e2), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC2_TX_CLK_MUX_1_TOO_2e2 | VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC1_TX_CLK_MUX_1_TOO_2e2), (VTSS_M_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC2_TX_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC1_TX_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_LINE_CLK_MUX_1_TOO_2e2 | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_LINE_CLK_MUX_1_TOO_2e2 | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_SYS_CLK_MUX_1_TOO_2e2 | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_SYS_CLK_MUX_1_TOO_2e2), (VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_LINE_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_LINE_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_SYS_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_SYS_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_LINE_CLK_MUX_1_TOO_2e2 | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_LINE_CLK_MUX_1_TOO_2e2 | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_SYS_CLK_MUX_1_TOO_2e2 | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_SYS_CLK_MUX_1_TOO_2e2), (VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_LINE_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_LINE_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_SYS_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_SYS_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_LINE_XFI_CLK_MUX_1_TOO_2e2 | VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_UPI_XFI_CLK_MUX_1_TOO_2e2), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_LINE_XFI_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_UPI_XFI_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_OTN_GAP_CLK_MUX_1_TOO_2e2 | VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_UPI_CXFI_RCVDCLK_MUX_1_TOO_2e2), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_OTN_GAP_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_UPI_CXFI_RCVDCLK_MUX_1)} };


// register structures for mode TOO_1e2

static static_cfg_t gcb_0_too_1e2_tbl[8] = { {DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0_CLIENT_RX_MUX_0_TOO_1e2), (VTSS_M_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0_CLIENT_RX_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0_TOO_1e2), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0_TOO_1e2), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC2_TX_CLK_MUX_0_TOO_1e2 | VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC1_TX_CLK_MUX_0_TOO_1e2), (VTSS_M_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC2_TX_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC1_TX_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_LINE_CLK_MUX_0_TOO_1e2 | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_LINE_CLK_MUX_0_TOO_1e2 | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_SYS_CLK_MUX_0_TOO_1e2 | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_SYS_CLK_MUX_0_TOO_1e2), (VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_LINE_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_LINE_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_SYS_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_SYS_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_LINE_CLK_MUX_0_TOO_1e2 | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_LINE_CLK_MUX_0_TOO_1e2 | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_SYS_CLK_MUX_0_TOO_1e2 | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_SYS_CLK_MUX_0_TOO_1e2), (VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_LINE_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_LINE_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_SYS_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_SYS_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_LINE_XFI_CLK_MUX_0_TOO_1e2 | VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_UPI_XFI_CLK_MUX_0_TOO_1e2), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_LINE_XFI_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_UPI_XFI_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_OTN_GAP_CLK_MUX_0_TOO_1e2 | VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_UPI_CXFI_RCVDCLK_MUX_0_TOO_1e2), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_OTN_GAP_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_UPI_CXFI_RCVDCLK_MUX_0)} };


static static_cfg_t gcb_1_too_1e2_tbl[8] = { {DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1_CLIENT_RX_MUX_1_TOO_1e2), (VTSS_M_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1_CLIENT_RX_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1_TOO_1e2), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1_TOO_1e2), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC2_TX_CLK_MUX_1_TOO_1e2 | VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC1_TX_CLK_MUX_1_TOO_1e2), (VTSS_M_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC2_TX_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC1_TX_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_LINE_CLK_MUX_1_TOO_1e2 | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_LINE_CLK_MUX_1_TOO_1e2 | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_SYS_CLK_MUX_1_TOO_1e2 | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_SYS_CLK_MUX_1_TOO_1e2), (VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_LINE_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_LINE_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_SYS_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_SYS_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_LINE_CLK_MUX_1_TOO_1e2 | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_LINE_CLK_MUX_1_TOO_1e2 | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_SYS_CLK_MUX_1_TOO_1e2 | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_SYS_CLK_MUX_1_TOO_1e2), (VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_LINE_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_LINE_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_SYS_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_SYS_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_LINE_XFI_CLK_MUX_1_TOO_1e2 | VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_UPI_XFI_CLK_MUX_1_TOO_1e2), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_LINE_XFI_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_UPI_XFI_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_OTN_GAP_CLK_MUX_1_TOO_1e2 | VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_UPI_CXFI_RCVDCLK_MUX_1_TOO_1e2), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_OTN_GAP_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_UPI_CXFI_RCVDCLK_MUX_1)} };


// register structures for mode TOO_2f2

static static_cfg_t gcb_0_too_2f2_tbl[8] = { {DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0_CLIENT_RX_MUX_0_TOO_2f2), (VTSS_M_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0_CLIENT_RX_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0_TOO_2f2), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0_TOO_2f2), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC2_TX_CLK_MUX_0_TOO_2f2 | VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC1_TX_CLK_MUX_0_TOO_2f2), (VTSS_M_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC2_TX_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC1_TX_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_LINE_CLK_MUX_0_TOO_2f2 | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_LINE_CLK_MUX_0_TOO_2f2 | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_SYS_CLK_MUX_0_TOO_2f2 | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_SYS_CLK_MUX_0_TOO_2f2), (VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_LINE_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_LINE_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_SYS_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_SYS_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_LINE_CLK_MUX_0_TOO_2f2 | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_LINE_CLK_MUX_0_TOO_2f2 | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_SYS_CLK_MUX_0_TOO_2f2 | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_SYS_CLK_MUX_0_TOO_2f2), (VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_LINE_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_LINE_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_SYS_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_SYS_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_LINE_XFI_CLK_MUX_0_TOO_2f2 | VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_UPI_XFI_CLK_MUX_0_TOO_2f2), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_LINE_XFI_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_UPI_XFI_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_OTN_GAP_CLK_MUX_0_TOO_2f2 | VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_UPI_CXFI_RCVDCLK_MUX_0_TOO_2f2), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_OTN_GAP_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_UPI_CXFI_RCVDCLK_MUX_0)} };


static static_cfg_t gcb_1_too_2f2_tbl[8] = { {DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1_CLIENT_RX_MUX_1_TOO_2f2), (VTSS_M_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1_CLIENT_RX_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1_TOO_2f2), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1_TOO_2f2), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC2_TX_CLK_MUX_1_TOO_2f2 | VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC1_TX_CLK_MUX_1_TOO_2f2), (VTSS_M_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC2_TX_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC1_TX_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_LINE_CLK_MUX_1_TOO_2f2 | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_LINE_CLK_MUX_1_TOO_2f2 | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_SYS_CLK_MUX_1_TOO_2f2 | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_SYS_CLK_MUX_1_TOO_2f2), (VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_LINE_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_LINE_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_SYS_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_SYS_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_LINE_CLK_MUX_1_TOO_2f2 | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_LINE_CLK_MUX_1_TOO_2f2 | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_SYS_CLK_MUX_1_TOO_2f2 | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_SYS_CLK_MUX_1_TOO_2f2), (VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_LINE_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_LINE_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_SYS_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_SYS_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_LINE_XFI_CLK_MUX_1_TOO_2f2 | VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_UPI_XFI_CLK_MUX_1_TOO_2f2), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_LINE_XFI_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_UPI_XFI_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_OTN_GAP_CLK_MUX_1_TOO_2f2 | VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_UPI_CXFI_RCVDCLK_MUX_1_TOO_2f2), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_OTN_GAP_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_UPI_CXFI_RCVDCLK_MUX_1)} };


// register structures for mode TEE_L

static static_cfg_t gcb_0_tee_l_tbl[8] = { {DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0_CLIENT_RX_MUX_0_TEE_L), (VTSS_M_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0_CLIENT_RX_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0_TEE_L), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0_TEE_L), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC2_TX_CLK_MUX_0_TEE_L | VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC1_TX_CLK_MUX_0_TEE_L), (VTSS_M_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC2_TX_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC1_TX_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_LINE_CLK_MUX_0_TEE_L | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_LINE_CLK_MUX_0_TEE_L | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_SYS_CLK_MUX_0_TEE_L | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_SYS_CLK_MUX_0_TEE_L), (VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_LINE_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_LINE_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_SYS_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_SYS_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_LINE_CLK_MUX_0_TEE_L | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_LINE_CLK_MUX_0_TEE_L | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_SYS_CLK_MUX_0_TEE_L | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_SYS_CLK_MUX_0_TEE_L), (VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_LINE_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_LINE_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_SYS_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_SYS_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_LINE_XFI_CLK_MUX_0_TEE_L | VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_UPI_XFI_CLK_MUX_0_TEE_L), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_LINE_XFI_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_UPI_XFI_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_OTN_GAP_CLK_MUX_0_TEE_L | VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_UPI_CXFI_RCVDCLK_MUX_0_TEE_L), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_OTN_GAP_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_UPI_CXFI_RCVDCLK_MUX_0)} };


static static_cfg_t gcb_1_tee_l_tbl[8] = { {DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1_CLIENT_RX_MUX_1_TEE_L), (VTSS_M_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1_CLIENT_RX_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1_TEE_L), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1_TEE_L), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC2_TX_CLK_MUX_1_TEE_L | VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC1_TX_CLK_MUX_1_TEE_L), (VTSS_M_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC2_TX_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC1_TX_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_LINE_CLK_MUX_1_TEE_L | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_LINE_CLK_MUX_1_TEE_L | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_SYS_CLK_MUX_1_TEE_L | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_SYS_CLK_MUX_1_TEE_L), (VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_LINE_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_LINE_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_SYS_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_SYS_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_LINE_CLK_MUX_1_TEE_L | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_LINE_CLK_MUX_1_TEE_L | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_SYS_CLK_MUX_1_TEE_L | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_SYS_CLK_MUX_1_TEE_L), (VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_LINE_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_LINE_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_SYS_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_SYS_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_LINE_XFI_CLK_MUX_1_TEE_L | VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_UPI_XFI_CLK_MUX_1_TEE_L), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_LINE_XFI_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_UPI_XFI_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_OTN_GAP_CLK_MUX_1_TEE_L | VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_UPI_CXFI_RCVDCLK_MUX_1_TEE_L), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_OTN_GAP_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_UPI_CXFI_RCVDCLK_MUX_1)} };


// register structures for mode TEE_PMP_S

static static_cfg_t gcb_0_tee_pmp_s_tbl[8] = { {DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0_CLIENT_RX_MUX_0_TEE_PMP_S), (VTSS_M_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0_CLIENT_RX_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0_TEE_PMP_S), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0_TEE_PMP_S), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC2_TX_CLK_MUX_0_TEE_PMP_S | VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC1_TX_CLK_MUX_0_TEE_PMP_S), (VTSS_M_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC2_TX_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC1_TX_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_LINE_CLK_MUX_0_TEE_PMP_S | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_LINE_CLK_MUX_0_TEE_PMP_S | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_SYS_CLK_MUX_0_TEE_PMP_S | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_SYS_CLK_MUX_0_TEE_PMP_S), (VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_LINE_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_LINE_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_SYS_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_SYS_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_LINE_CLK_MUX_0_TEE_PMP_S | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_LINE_CLK_MUX_0_TEE_PMP_S | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_SYS_CLK_MUX_0_TEE_PMP_S | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_SYS_CLK_MUX_0_TEE_PMP_S), (VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_LINE_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_LINE_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_SYS_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_SYS_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_LINE_XFI_CLK_MUX_0_TEE_PMP_S | VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_UPI_XFI_CLK_MUX_0_TEE_PMP_S), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_LINE_XFI_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_UPI_XFI_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_OTN_GAP_CLK_MUX_0_TEE_PMP_S | VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_UPI_CXFI_RCVDCLK_MUX_0_TEE_PMP_S), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_OTN_GAP_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_UPI_CXFI_RCVDCLK_MUX_0)} };


static static_cfg_t gcb_1_tee_pmp_s_tbl[8] = { {DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1_CLIENT_RX_MUX_1_TEE_PMP_S), (VTSS_M_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1_CLIENT_RX_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1_TEE_PMP_S), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1_TEE_PMP_S), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC2_TX_CLK_MUX_1_TEE_PMP_S | VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC1_TX_CLK_MUX_1_TEE_PMP_S), (VTSS_M_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC2_TX_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC1_TX_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_LINE_CLK_MUX_1_TEE_PMP_S | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_LINE_CLK_MUX_1_TEE_PMP_S | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_SYS_CLK_MUX_1_TEE_PMP_S | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_SYS_CLK_MUX_1_TEE_PMP_S), (VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_LINE_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_LINE_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_SYS_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_SYS_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_LINE_CLK_MUX_1_TEE_PMP_S | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_LINE_CLK_MUX_1_TEE_PMP_S | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_SYS_CLK_MUX_1_TEE_PMP_S | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_SYS_CLK_MUX_1_TEE_PMP_S), (VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_LINE_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_LINE_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_SYS_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_SYS_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_LINE_XFI_CLK_MUX_1_TEE_PMP_S | VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_UPI_XFI_CLK_MUX_1_TEE_PMP_S), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_LINE_XFI_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_UPI_XFI_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_OTN_GAP_CLK_MUX_1_TEE_PMP_S | VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_UPI_CXFI_RCVDCLK_MUX_1_TEE_PMP_S), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_OTN_GAP_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_UPI_CXFI_RCVDCLK_MUX_1)} };


// register structures for mode TEE_PMP_A

static static_cfg_t gcb_0_tee_pmp_a_tbl[8] = { {DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0_CLIENT_RX_MUX_0_TEE_PMP_A), (VTSS_M_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0_CLIENT_RX_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0_TEE_PMP_A), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0_TEE_PMP_A), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC2_TX_CLK_MUX_0_TEE_PMP_A | VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC1_TX_CLK_MUX_0_TEE_PMP_A), (VTSS_M_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC2_TX_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC1_TX_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_LINE_CLK_MUX_0_TEE_PMP_A | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_LINE_CLK_MUX_0_TEE_PMP_A | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_SYS_CLK_MUX_0_TEE_PMP_A | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_SYS_CLK_MUX_0_TEE_PMP_A), (VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_LINE_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_LINE_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_SYS_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_SYS_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_LINE_CLK_MUX_0_TEE_PMP_A | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_LINE_CLK_MUX_0_TEE_PMP_A | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_SYS_CLK_MUX_0_TEE_PMP_A | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_SYS_CLK_MUX_0_TEE_PMP_A), (VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_LINE_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_LINE_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_SYS_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_SYS_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_LINE_XFI_CLK_MUX_0_TEE_PMP_A | VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_UPI_XFI_CLK_MUX_0_TEE_PMP_A), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_LINE_XFI_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_UPI_XFI_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_OTN_GAP_CLK_MUX_0_TEE_PMP_A | VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_UPI_CXFI_RCVDCLK_MUX_0_TEE_PMP_A), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_OTN_GAP_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_UPI_CXFI_RCVDCLK_MUX_0)} };


static static_cfg_t gcb_1_tee_pmp_a_tbl[8] = { {DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1_CLIENT_RX_MUX_1_TEE_PMP_A), (VTSS_M_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1_CLIENT_RX_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1_TEE_PMP_A), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1_TEE_PMP_A), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC2_TX_CLK_MUX_1_TEE_PMP_A | VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC1_TX_CLK_MUX_1_TEE_PMP_A), (VTSS_M_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC2_TX_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC1_TX_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_LINE_CLK_MUX_1_TEE_PMP_A | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_LINE_CLK_MUX_1_TEE_PMP_A | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_SYS_CLK_MUX_1_TEE_PMP_A | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_SYS_CLK_MUX_1_TEE_PMP_A), (VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_LINE_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_LINE_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_SYS_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_SYS_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_LINE_CLK_MUX_1_TEE_PMP_A | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_LINE_CLK_MUX_1_TEE_PMP_A | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_SYS_CLK_MUX_1_TEE_PMP_A | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_SYS_CLK_MUX_1_TEE_PMP_A), (VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_LINE_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_LINE_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_SYS_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_SYS_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_LINE_XFI_CLK_MUX_1_TEE_PMP_A | VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_UPI_XFI_CLK_MUX_1_TEE_PMP_A), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_LINE_XFI_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_UPI_XFI_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_OTN_GAP_CLK_MUX_1_TEE_PMP_A | VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_UPI_CXFI_RCVDCLK_MUX_1_TEE_PMP_A), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_OTN_GAP_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_UPI_CXFI_RCVDCLK_MUX_1)} };


// register structures for mode TEE_PMW

static static_cfg_t gcb_0_tee_pmw_tbl[8] = { {DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0_CLIENT_RX_MUX_0_TEE_PMW), (VTSS_M_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0_CLIENT_RX_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0_TEE_PMW), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0_TEE_PMW), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC2_TX_CLK_MUX_0_TEE_PMW | VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC1_TX_CLK_MUX_0_TEE_PMW), (VTSS_M_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC2_TX_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC1_TX_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_LINE_CLK_MUX_0_TEE_PMW | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_LINE_CLK_MUX_0_TEE_PMW | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_SYS_CLK_MUX_0_TEE_PMW | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_SYS_CLK_MUX_0_TEE_PMW), (VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_LINE_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_LINE_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_SYS_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_SYS_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_LINE_CLK_MUX_0_TEE_PMW | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_LINE_CLK_MUX_0_TEE_PMW | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_SYS_CLK_MUX_0_TEE_PMW | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_SYS_CLK_MUX_0_TEE_PMW), (VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_LINE_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_LINE_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_SYS_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_SYS_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_LINE_XFI_CLK_MUX_0_TEE_PMW | VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_UPI_XFI_CLK_MUX_0_TEE_PMW), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_LINE_XFI_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_UPI_XFI_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_OTN_GAP_CLK_MUX_0_TEE_PMW | VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_UPI_CXFI_RCVDCLK_MUX_0_TEE_PMW), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_OTN_GAP_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_UPI_CXFI_RCVDCLK_MUX_0)} };


static static_cfg_t gcb_1_tee_pmw_tbl[8] = { {DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1_CLIENT_RX_MUX_1_TEE_PMW), (VTSS_M_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1_CLIENT_RX_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1_TEE_PMW), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1_TEE_PMW), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC2_TX_CLK_MUX_1_TEE_PMW | VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC1_TX_CLK_MUX_1_TEE_PMW), (VTSS_M_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC2_TX_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC1_TX_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_LINE_CLK_MUX_1_TEE_PMW | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_LINE_CLK_MUX_1_TEE_PMW | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_SYS_CLK_MUX_1_TEE_PMW | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_SYS_CLK_MUX_1_TEE_PMW), (VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_LINE_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_LINE_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_SYS_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_SYS_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_LINE_CLK_MUX_1_TEE_PMW | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_LINE_CLK_MUX_1_TEE_PMW | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_SYS_CLK_MUX_1_TEE_PMW | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_SYS_CLK_MUX_1_TEE_PMW), (VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_LINE_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_LINE_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_SYS_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_SYS_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_LINE_XFI_CLK_MUX_1_TEE_PMW | VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_UPI_XFI_CLK_MUX_1_TEE_PMW), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_LINE_XFI_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_UPI_XFI_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_OTN_GAP_CLK_MUX_1_TEE_PMW | VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_UPI_CXFI_RCVDCLK_MUX_1_TEE_PMW), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_OTN_GAP_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_UPI_CXFI_RCVDCLK_MUX_1)} };


// register structures for mode TEE_PP

static static_cfg_t gcb_0_tee_pp_tbl[8] = { {DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0_CLIENT_RX_MUX_0_TEE_PP), (VTSS_M_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0_CLIENT_RX_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0_TEE_PP), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0_TEE_PP), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC2_TX_CLK_MUX_0_TEE_PP | VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC1_TX_CLK_MUX_0_TEE_PP), (VTSS_M_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC2_TX_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC1_TX_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_LINE_CLK_MUX_0_TEE_PP | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_LINE_CLK_MUX_0_TEE_PP | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_SYS_CLK_MUX_0_TEE_PP | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_SYS_CLK_MUX_0_TEE_PP), (VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_LINE_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_LINE_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_SYS_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_SYS_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_LINE_CLK_MUX_0_TEE_PP | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_LINE_CLK_MUX_0_TEE_PP | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_SYS_CLK_MUX_0_TEE_PP | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_SYS_CLK_MUX_0_TEE_PP), (VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_LINE_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_LINE_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_SYS_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_SYS_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_LINE_XFI_CLK_MUX_0_TEE_PP | VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_UPI_XFI_CLK_MUX_0_TEE_PP), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_LINE_XFI_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_UPI_XFI_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_OTN_GAP_CLK_MUX_0_TEE_PP | VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_UPI_CXFI_RCVDCLK_MUX_0_TEE_PP), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_OTN_GAP_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_UPI_CXFI_RCVDCLK_MUX_0)} };


static static_cfg_t gcb_1_tee_pp_tbl[8] = { {DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1_CLIENT_RX_MUX_1_TEE_PP), (VTSS_M_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1_CLIENT_RX_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1_TEE_PP), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1_TEE_PP), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC2_TX_CLK_MUX_1_TEE_PP | VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC1_TX_CLK_MUX_1_TEE_PP), (VTSS_M_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC2_TX_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC1_TX_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_LINE_CLK_MUX_1_TEE_PP | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_LINE_CLK_MUX_1_TEE_PP | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_SYS_CLK_MUX_1_TEE_PP | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_SYS_CLK_MUX_1_TEE_PP), (VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_LINE_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_LINE_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_SYS_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_SYS_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_LINE_CLK_MUX_1_TEE_PP | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_LINE_CLK_MUX_1_TEE_PP | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_SYS_CLK_MUX_1_TEE_PP | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_SYS_CLK_MUX_1_TEE_PP), (VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_LINE_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_LINE_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_SYS_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_SYS_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_LINE_XFI_CLK_MUX_1_TEE_PP | VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_UPI_XFI_CLK_MUX_1_TEE_PP), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_LINE_XFI_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_UPI_XFI_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_OTN_GAP_CLK_MUX_1_TEE_PP | VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_UPI_CXFI_RCVDCLK_MUX_1_TEE_PP), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_OTN_GAP_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_UPI_CXFI_RCVDCLK_MUX_1)} };


// register structures for mode TEE_W

static static_cfg_t gcb_0_tee_w_tbl[8] = { {DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0_CLIENT_RX_MUX_0_TEE_W), (VTSS_M_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0_CLIENT_RX_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0_TEE_W), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0_TEE_W), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC2_TX_CLK_MUX_0_TEE_W | VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC1_TX_CLK_MUX_0_TEE_W), (VTSS_M_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC2_TX_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC1_TX_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_LINE_CLK_MUX_0_TEE_W | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_LINE_CLK_MUX_0_TEE_W | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_SYS_CLK_MUX_0_TEE_W | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_SYS_CLK_MUX_0_TEE_W), (VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_LINE_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_LINE_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_SYS_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_SYS_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_LINE_CLK_MUX_0_TEE_W | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_LINE_CLK_MUX_0_TEE_W | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_SYS_CLK_MUX_0_TEE_W | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_SYS_CLK_MUX_0_TEE_W), (VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_LINE_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_LINE_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_SYS_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_SYS_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_LINE_XFI_CLK_MUX_0_TEE_W | VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_UPI_XFI_CLK_MUX_0_TEE_W), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_LINE_XFI_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_UPI_XFI_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_OTN_GAP_CLK_MUX_0_TEE_W | VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_UPI_CXFI_RCVDCLK_MUX_0_TEE_W), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_OTN_GAP_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_UPI_CXFI_RCVDCLK_MUX_0)} };


static static_cfg_t gcb_1_tee_w_tbl[8] = { {DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1_CLIENT_RX_MUX_1_TEE_W), (VTSS_M_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1_CLIENT_RX_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1_TEE_W), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1_TEE_W), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC2_TX_CLK_MUX_1_TEE_W | VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC1_TX_CLK_MUX_1_TEE_W), (VTSS_M_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC2_TX_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC1_TX_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_LINE_CLK_MUX_1_TEE_W | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_LINE_CLK_MUX_1_TEE_W | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_SYS_CLK_MUX_1_TEE_W | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_SYS_CLK_MUX_1_TEE_W), (VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_LINE_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_LINE_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_SYS_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_SYS_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_LINE_CLK_MUX_1_TEE_W | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_LINE_CLK_MUX_1_TEE_W | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_SYS_CLK_MUX_1_TEE_W | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_SYS_CLK_MUX_1_TEE_W), (VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_LINE_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_LINE_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_SYS_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_SYS_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_LINE_XFI_CLK_MUX_1_TEE_W | VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_UPI_XFI_CLK_MUX_1_TEE_W), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_LINE_XFI_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_UPI_XFI_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_OTN_GAP_CLK_MUX_1_TEE_W | VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_UPI_CXFI_RCVDCLK_MUX_1_TEE_W), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_OTN_GAP_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_UPI_CXFI_RCVDCLK_MUX_1)} };


// register structures for mode TFF

static static_cfg_t gcb_0_tff_tbl[8] = { {DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0_CLIENT_RX_MUX_0_TFF), (VTSS_M_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0_CLIENT_RX_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0_TFF), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0_TFF), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC2_TX_CLK_MUX_0_TFF | VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC1_TX_CLK_MUX_0_TFF), (VTSS_M_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC2_TX_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC1_TX_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_LINE_CLK_MUX_0_TFF | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_LINE_CLK_MUX_0_TFF | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_SYS_CLK_MUX_0_TFF | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_SYS_CLK_MUX_0_TFF), (VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_LINE_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_LINE_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_SYS_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_SYS_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_LINE_CLK_MUX_0_TFF | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_LINE_CLK_MUX_0_TFF | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_SYS_CLK_MUX_0_TFF | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_SYS_CLK_MUX_0_TFF), (VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_LINE_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_LINE_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_SYS_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_SYS_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_LINE_XFI_CLK_MUX_0_TFF | VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_UPI_XFI_CLK_MUX_0_TFF), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_LINE_XFI_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_UPI_XFI_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_OTN_GAP_CLK_MUX_0_TFF | VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_UPI_CXFI_RCVDCLK_MUX_0_TFF), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_OTN_GAP_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_UPI_CXFI_RCVDCLK_MUX_0)} };


static static_cfg_t gcb_1_tff_tbl[8] = { {DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1_CLIENT_RX_MUX_1_TFF), (VTSS_M_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1_CLIENT_RX_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1_TFF), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1_TFF), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC2_TX_CLK_MUX_1_TFF | VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC1_TX_CLK_MUX_1_TFF), (VTSS_M_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC2_TX_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC1_TX_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_LINE_CLK_MUX_1_TFF | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_LINE_CLK_MUX_1_TFF | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_SYS_CLK_MUX_1_TFF | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_SYS_CLK_MUX_1_TFF), (VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_LINE_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_LINE_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_SYS_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_SYS_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_LINE_CLK_MUX_1_TFF | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_LINE_CLK_MUX_1_TFF | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_SYS_CLK_MUX_1_TFF | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_SYS_CLK_MUX_1_TFF), (VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_LINE_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_LINE_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_SYS_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_SYS_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_LINE_XFI_CLK_MUX_1_TFF | VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_UPI_XFI_CLK_MUX_1_TFF), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_LINE_XFI_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_UPI_XFI_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_OTN_GAP_CLK_MUX_1_TFF | VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_UPI_CXFI_RCVDCLK_MUX_1_TFF), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_OTN_GAP_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_UPI_CXFI_RCVDCLK_MUX_1)} };


// register structures for mode TSS

static static_cfg_t gcb_0_tss_tbl[8] = { {DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0_CLIENT_RX_MUX_0_TSS), (VTSS_M_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0_CLIENT_RX_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0_TSS), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0_TSS), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC2_TX_CLK_MUX_0_TSS | VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC1_TX_CLK_MUX_0_TSS), (VTSS_M_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC2_TX_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC1_TX_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_LINE_CLK_MUX_0_TSS | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_LINE_CLK_MUX_0_TSS | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_SYS_CLK_MUX_0_TSS | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_SYS_CLK_MUX_0_TSS), (VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_LINE_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_LINE_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_SYS_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_SYS_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_LINE_CLK_MUX_0_TSS | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_LINE_CLK_MUX_0_TSS | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_SYS_CLK_MUX_0_TSS | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_SYS_CLK_MUX_0_TSS), (VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_LINE_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_LINE_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_SYS_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_SYS_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_LINE_XFI_CLK_MUX_0_TSS | VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_UPI_XFI_CLK_MUX_0_TSS), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_LINE_XFI_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_UPI_XFI_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_OTN_GAP_CLK_MUX_0_TSS | VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_UPI_CXFI_RCVDCLK_MUX_0_TSS), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_OTN_GAP_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_UPI_CXFI_RCVDCLK_MUX_0)} };


static static_cfg_t gcb_1_tss_tbl[8] = { {DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1_CLIENT_RX_MUX_1_TSS), (VTSS_M_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1_CLIENT_RX_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1_TSS), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1_TSS), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC2_TX_CLK_MUX_1_TSS | VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC1_TX_CLK_MUX_1_TSS), (VTSS_M_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC2_TX_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC1_TX_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_LINE_CLK_MUX_1_TSS | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_LINE_CLK_MUX_1_TSS | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_SYS_CLK_MUX_1_TSS | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_SYS_CLK_MUX_1_TSS), (VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_LINE_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_LINE_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_SYS_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_SYS_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_LINE_CLK_MUX_1_TSS | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_LINE_CLK_MUX_1_TSS | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_SYS_CLK_MUX_1_TSS | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_SYS_CLK_MUX_1_TSS), (VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_LINE_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_LINE_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_SYS_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_SYS_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_LINE_XFI_CLK_MUX_1_TSS | VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_UPI_XFI_CLK_MUX_1_TSS), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_LINE_XFI_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_UPI_XFI_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_OTN_GAP_CLK_MUX_1_TSS | VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_UPI_CXFI_RCVDCLK_MUX_1_TSS), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_OTN_GAP_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_UPI_CXFI_RCVDCLK_MUX_1)} };


// register structures for mode DISABLED

static static_cfg_t gcb_0_disabled_tbl[8] = { {DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0_CLIENT_RX_MUX_0_DISABLED), (VTSS_M_DEVCPU_GCB_CHIP_MUX_DATA_MUX_0_CLIENT_RX_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0_DISABLED), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_TX_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0_DISABLED), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_CLIENT_RX_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC2_TX_CLK_MUX_0_DISABLED | VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC1_TX_CLK_MUX_0_DISABLED), (VTSS_M_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC2_TX_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_0_MAC1_TX_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_LINE_CLK_MUX_0_DISABLED | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_LINE_CLK_MUX_0_DISABLED | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_SYS_CLK_MUX_0_DISABLED | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_SYS_CLK_MUX_0_DISABLED), (VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_LINE_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_LINE_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_TX_SYS_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_0_OTN1_RX_SYS_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_LINE_CLK_MUX_0_DISABLED | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_LINE_CLK_MUX_0_DISABLED | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_SYS_CLK_MUX_0_DISABLED | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_SYS_CLK_MUX_0_DISABLED), (VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_LINE_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_LINE_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_TX_SYS_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_0_OTN2_RX_SYS_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_LINE_XFI_CLK_MUX_0_DISABLED | VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_UPI_XFI_CLK_MUX_0_DISABLED), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_LINE_XFI_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_0_UPI_XFI_CLK_MUX_0)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_OTN_GAP_CLK_MUX_0_DISABLED | VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_UPI_CXFI_RCVDCLK_MUX_0_DISABLED), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_OTN_GAP_CLK_MUX_0 | VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_0_UPI_CXFI_RCVDCLK_MUX_0)} };


static static_cfg_t gcb_1_disabled_tbl[8] = { {DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1_CLIENT_RX_MUX_1_DISABLED), (VTSS_M_DEVCPU_GCB_CHIP_MUX_DATA_MUX_1_CLIENT_RX_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1_DISABLED), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_TX_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1_DISABLED), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_CLIENT_RX_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC2_TX_CLK_MUX_1_DISABLED | VTSS_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC1_TX_CLK_MUX_1_DISABLED), (VTSS_M_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC2_TX_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_MAC_CLK_MUX_1_MAC1_TX_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_LINE_CLK_MUX_1_DISABLED | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_LINE_CLK_MUX_1_DISABLED | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_SYS_CLK_MUX_1_DISABLED | VTSS_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_SYS_CLK_MUX_1_DISABLED), (VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_LINE_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_LINE_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_TX_SYS_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN1_CLK_MUX_1_OTN1_RX_SYS_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_LINE_CLK_MUX_1_DISABLED | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_LINE_CLK_MUX_1_DISABLED | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_SYS_CLK_MUX_1_DISABLED | VTSS_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_SYS_CLK_MUX_1_DISABLED), (VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_LINE_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_LINE_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_TX_SYS_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_OTN2_CLK_MUX_1_OTN2_RX_SYS_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_LINE_XFI_CLK_MUX_1_DISABLED | VTSS_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_UPI_XFI_CLK_MUX_1_DISABLED), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_LINE_XFI_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_TX_INTF_CLK_MUX_1_UPI_XFI_CLK_MUX_1)},
				{DAYTONA_BLOCK_DEVCPU_GCB, VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1, (VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_OTN_GAP_CLK_MUX_1_DISABLED | VTSS_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_UPI_CXFI_RCVDCLK_MUX_1_DISABLED), (VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_OTN_GAP_CLK_MUX_1 | VTSS_M_DEVCPU_GCB_CHIP_MUX_TOP_CLK_MUX_1_UPI_CXFI_RCVDCLK_MUX_1)} };


static const static_cfg_t *gcb_0_config_table[BM_GCB_LAST] = {
    gcb_0_pss_tbl,
    gcb_0_pss_w_tbl,
    gcb_0_psoc_a_tbl,
    gcb_0_psoc_wa_tbl,
    gcb_0_psoc_s_tbl,
    gcb_0_psoc_ws_tbl,
    gcb_0_peo_wmwa_tbl,
    gcb_0_peo_wmws_tbl,
    gcb_0_pee_w_tbl,
    gcb_0_pee_mw_tbl,
    gcb_0_xaui_2m_pee_mw_tbl,
    gcb_0_pee_p_tbl,
    gcb_0_pee_p_s_tbl,
    gcb_0_pee_mp_tbl,
    gcb_0_xaui_2m_pee_mp_tbl,
    gcb_0_pff_p_tbl,
    gcb_0_peo_wa_tbl,
    gcb_0_peo_mwa_tbl,
    gcb_0_peo_ws_tbl,
    gcb_0_peo_mws_tbl,
    gcb_0_peo_p2e_20_tbl,
    gcb_0_peo_mp2e_20_tbl,
    gcb_0_peo_p2e_100_tbl,
    gcb_0_peo_p1e_100_tbl,
    gcb_0_pfo_p2f_tbl,
    gcb_0_pgo_2_tbl,
    gcb_0_pgo_2sub_tbl,
    gcb_0_pgo_2subsmall_tbl,
    gcb_0_pgo_2gen_tbl,
    gcb_0_boo_2_tbl,
    gcb_0_boo_2e_tbl,
    gcb_0_boo_1e_tbl,
    gcb_0_boo_2f_tbl,
    gcb_0_bmx_2_tbl,
    gcb_0_bmx_2e_tbl,
    gcb_0_bmx_1e_tbl,
    gcb_0_bmx_2f_tbl,
    gcb_0_boe_wmwa_tbl,
    gcb_0_boe_wmws_tbl,
    gcb_0_boe_pmp2e_20_tbl,
    gcb_0_boe_pmp1e_20_tbl,
    gcb_0_boec_2e_tbl,
    gcb_0_boec_1e_tbl,
    gcb_0_bog_2_tbl,
    gcb_0_bog_2sub_tbl,
    gcb_0_bog_w2_tbl,
    gcb_0_bosc_a_tbl,
    gcb_0_bosc_wa_tbl,
    gcb_0_bosc_s_tbl,
    gcb_0_bosc_ws_tbl,
    gcb_0_bofc_2f_tbl,
    gcb_0_bo8f_tbl,
    gcb_0_tsoc_a_tbl,
    gcb_0_tsoc_wa_tbl,
    gcb_0_tsoc_s_tbl,
    gcb_0_tsoc_ws_tbl,
    gcb_0_teo_pmp_2e_tbl,
    gcb_0_teo_pmp_1e_tbl,
    gcb_0_teo_pp_2e_tbl,
    gcb_0_tfo_pp2f_tbl,
    gcb_0_teoc_2e_tbl,
    gcb_0_teoc_1e_tbl,
    gcb_0_tfoc_2f_tbl,
    gcb_0_teo_wmwa_tbl,
    gcb_0_teo_wmws_tbl,
    gcb_0_teo_pmws_tbl,
    gcb_0_tgo_2_tbl,
    gcb_0_tgo_2sub_tbl,
    gcb_0_tgo_2subsmall_tbl,
    gcb_0_tgo_w2_tbl,
    gcb_0_t8fo_tbl,
    gcb_0_too_2_tbl,
    gcb_0_too_2e2_tbl,
    gcb_0_too_1e2_tbl,
    gcb_0_too_2f2_tbl,
    gcb_0_tee_l_tbl,
    gcb_0_tee_pmp_s_tbl,
    gcb_0_tee_pmp_a_tbl,
    gcb_0_tee_pmw_tbl,
    gcb_0_tee_pp_tbl,
    gcb_0_tee_w_tbl,
    gcb_0_tff_tbl,
    gcb_0_tss_tbl,
    gcb_0_disabled_tbl,
};

static const static_cfg_t *gcb_1_config_table[BM_GCB_LAST] = {
    gcb_1_pss_tbl,
    gcb_1_pss_w_tbl,
    gcb_1_psoc_a_tbl,
    gcb_1_psoc_wa_tbl,
    gcb_1_psoc_s_tbl,
    gcb_1_psoc_ws_tbl,
    gcb_1_peo_wmwa_tbl,
    gcb_1_peo_wmws_tbl,
    gcb_1_pee_w_tbl,
    gcb_1_pee_mw_tbl,
    gcb_1_xaui_2m_pee_mw_tbl,
    gcb_1_pee_p_tbl,
    gcb_1_pee_p_s_tbl,
    gcb_1_pee_mp_tbl,
    gcb_1_xaui_2m_pee_mp_tbl,
    gcb_1_pff_p_tbl,
    gcb_1_peo_wa_tbl,
    gcb_1_peo_mwa_tbl,
    gcb_1_peo_ws_tbl,
    gcb_1_peo_mws_tbl,
    gcb_1_peo_p2e_20_tbl,
    gcb_1_peo_mp2e_20_tbl,
    gcb_1_peo_p2e_100_tbl,
    gcb_1_peo_p1e_100_tbl,
    gcb_1_pfo_p2f_tbl,
    gcb_1_pgo_2_tbl,
    gcb_1_pgo_2sub_tbl,
    gcb_1_pgo_2subsmall_tbl,
    gcb_1_pgo_2gen_tbl,
    gcb_1_boo_2_tbl,
    gcb_1_boo_2e_tbl,
    gcb_1_boo_1e_tbl,
    gcb_1_boo_2f_tbl,
    gcb_1_bmx_2_tbl,
    gcb_1_bmx_2e_tbl,
    gcb_1_bmx_1e_tbl,
    gcb_1_bmx_2f_tbl,
    gcb_1_boe_wmwa_tbl,
    gcb_1_boe_wmws_tbl,
    gcb_1_boe_pmp2e_20_tbl,
    gcb_1_boe_pmp1e_20_tbl,
    gcb_1_boec_2e_tbl,
    gcb_1_boec_1e_tbl,
    gcb_1_bog_2_tbl,
    gcb_1_bog_2sub_tbl,
    gcb_1_bog_w2_tbl,
    gcb_1_bosc_a_tbl,
    gcb_1_bosc_wa_tbl,
    gcb_1_bosc_s_tbl,
    gcb_1_bosc_ws_tbl,
    gcb_1_bofc_2f_tbl,
    gcb_1_bo8f_tbl,
    gcb_1_tsoc_a_tbl,
    gcb_1_tsoc_wa_tbl,
    gcb_1_tsoc_s_tbl,
    gcb_1_tsoc_ws_tbl,
    gcb_1_teo_pmp_2e_tbl,
    gcb_1_teo_pmp_1e_tbl,
    gcb_1_teo_pp_2e_tbl,
    gcb_1_tfo_pp2f_tbl,
    gcb_1_teoc_2e_tbl,
    gcb_1_teoc_1e_tbl,
    gcb_1_tfoc_2f_tbl,
    gcb_1_teo_wmwa_tbl,
    gcb_1_teo_wmws_tbl,
    gcb_1_teo_pmws_tbl,
    gcb_1_tgo_2_tbl,
    gcb_1_tgo_2sub_tbl,
    gcb_1_tgo_2subsmall_tbl,
    gcb_1_tgo_w2_tbl,
    gcb_1_t8fo_tbl,
    gcb_1_too_2_tbl,
    gcb_1_too_2e2_tbl,
    gcb_1_too_1e2_tbl,
    gcb_1_too_2f2_tbl,
    gcb_1_tee_l_tbl,
    gcb_1_tee_pmp_s_tbl,
    gcb_1_tee_pmp_a_tbl,
    gcb_1_tee_pmw_tbl,
    gcb_1_tee_pp_tbl,
    gcb_1_tee_w_tbl,
    gcb_1_tff_tbl,
    gcb_1_tss_tbl,
    gcb_1_disabled_tbl,
};

