# compile vhdl design source files
vhdl2008 xil_defaultlib  \
"../../../../mandelbrot_pipeline.srcs/sources_1/imports/Labo/Architecture/mandelbrot_calculator.vhd" \

vhdl xil_defaultlib  \
"../../../../mandelbrot_pipeline.srcs/sim_3/imports/Labo/Architecture/mandelbrot_calculator_tb.vhd" \

# Do not sort compile order
nosort
