// Seed: 435333501
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    .id_14(id_9),
    id_10,
    id_11,
    id_12,
    id_13
);
  output wire id_13;
  input wire id_12;
  output wire id_11;
  output wire id_10;
  inout wire id_9;
  input wire id_8;
  output wire id_7;
  inout wire id_6;
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  final #1;
  assign id_3 = id_4;
  wire id_15 = id_8;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  always id_1 <= 1'b0;
  assign id_2 = id_2;
  wire id_6;
  wire id_7 = 1;
  assign id_4 = 1;
  module_0 modCall_1 (
      id_7,
      id_6,
      id_7,
      id_3,
      id_6,
      id_3,
      id_2,
      id_2,
      id_3,
      id_6,
      id_4,
      id_3,
      id_7
  );
  wire id_8;
  wor  id_9 = 1'b0;
  or primCall (id_5, id_3, id_2, id_6);
endmodule
