
MB-synthetiseur.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000018c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000de30  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000057c  0800dfc0  0800dfc0  0001dfc0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800e53c  0800e53c  000201e4  2**0
                  CONTENTS
  4 .ARM          00000008  0800e53c  0800e53c  0001e53c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800e544  0800e544  000201e4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800e544  0800e544  0001e544  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800e548  0800e548  0001e548  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e4  20000000  0800e54c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000086a8  200001e4  0800e730  000201e4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000888c  0800e730  0002888c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201e4  2**0
                  CONTENTS, READONLY
 12 .debug_info   0002bdba  00000000  00000000  00020214  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004ef1  00000000  00000000  0004bfce  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000020e0  00000000  00000000  00050ec0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001f08  00000000  00000000  00052fa0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00026cd3  00000000  00000000  00054ea8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00022dce  00000000  00000000  0007bb7b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000ec334  00000000  00000000  0009e949  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  0018ac7d  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00009d94  00000000  00000000  0018acd0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001e4 	.word	0x200001e4
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800dfa8 	.word	0x0800dfa8

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001e8 	.word	0x200001e8
 80001cc:	0800dfa8 	.word	0x0800dfa8

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_uldivmod>:
 8000ba8:	b953      	cbnz	r3, 8000bc0 <__aeabi_uldivmod+0x18>
 8000baa:	b94a      	cbnz	r2, 8000bc0 <__aeabi_uldivmod+0x18>
 8000bac:	2900      	cmp	r1, #0
 8000bae:	bf08      	it	eq
 8000bb0:	2800      	cmpeq	r0, #0
 8000bb2:	bf1c      	itt	ne
 8000bb4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bb8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bbc:	f000 b96e 	b.w	8000e9c <__aeabi_idiv0>
 8000bc0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bc4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bc8:	f000 f806 	bl	8000bd8 <__udivmoddi4>
 8000bcc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bd0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bd4:	b004      	add	sp, #16
 8000bd6:	4770      	bx	lr

08000bd8 <__udivmoddi4>:
 8000bd8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bdc:	9d08      	ldr	r5, [sp, #32]
 8000bde:	4604      	mov	r4, r0
 8000be0:	468c      	mov	ip, r1
 8000be2:	2b00      	cmp	r3, #0
 8000be4:	f040 8083 	bne.w	8000cee <__udivmoddi4+0x116>
 8000be8:	428a      	cmp	r2, r1
 8000bea:	4617      	mov	r7, r2
 8000bec:	d947      	bls.n	8000c7e <__udivmoddi4+0xa6>
 8000bee:	fab2 f282 	clz	r2, r2
 8000bf2:	b142      	cbz	r2, 8000c06 <__udivmoddi4+0x2e>
 8000bf4:	f1c2 0020 	rsb	r0, r2, #32
 8000bf8:	fa24 f000 	lsr.w	r0, r4, r0
 8000bfc:	4091      	lsls	r1, r2
 8000bfe:	4097      	lsls	r7, r2
 8000c00:	ea40 0c01 	orr.w	ip, r0, r1
 8000c04:	4094      	lsls	r4, r2
 8000c06:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000c0a:	0c23      	lsrs	r3, r4, #16
 8000c0c:	fbbc f6f8 	udiv	r6, ip, r8
 8000c10:	fa1f fe87 	uxth.w	lr, r7
 8000c14:	fb08 c116 	mls	r1, r8, r6, ip
 8000c18:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c1c:	fb06 f10e 	mul.w	r1, r6, lr
 8000c20:	4299      	cmp	r1, r3
 8000c22:	d909      	bls.n	8000c38 <__udivmoddi4+0x60>
 8000c24:	18fb      	adds	r3, r7, r3
 8000c26:	f106 30ff 	add.w	r0, r6, #4294967295
 8000c2a:	f080 8119 	bcs.w	8000e60 <__udivmoddi4+0x288>
 8000c2e:	4299      	cmp	r1, r3
 8000c30:	f240 8116 	bls.w	8000e60 <__udivmoddi4+0x288>
 8000c34:	3e02      	subs	r6, #2
 8000c36:	443b      	add	r3, r7
 8000c38:	1a5b      	subs	r3, r3, r1
 8000c3a:	b2a4      	uxth	r4, r4
 8000c3c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000c40:	fb08 3310 	mls	r3, r8, r0, r3
 8000c44:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c48:	fb00 fe0e 	mul.w	lr, r0, lr
 8000c4c:	45a6      	cmp	lr, r4
 8000c4e:	d909      	bls.n	8000c64 <__udivmoddi4+0x8c>
 8000c50:	193c      	adds	r4, r7, r4
 8000c52:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c56:	f080 8105 	bcs.w	8000e64 <__udivmoddi4+0x28c>
 8000c5a:	45a6      	cmp	lr, r4
 8000c5c:	f240 8102 	bls.w	8000e64 <__udivmoddi4+0x28c>
 8000c60:	3802      	subs	r0, #2
 8000c62:	443c      	add	r4, r7
 8000c64:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000c68:	eba4 040e 	sub.w	r4, r4, lr
 8000c6c:	2600      	movs	r6, #0
 8000c6e:	b11d      	cbz	r5, 8000c78 <__udivmoddi4+0xa0>
 8000c70:	40d4      	lsrs	r4, r2
 8000c72:	2300      	movs	r3, #0
 8000c74:	e9c5 4300 	strd	r4, r3, [r5]
 8000c78:	4631      	mov	r1, r6
 8000c7a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c7e:	b902      	cbnz	r2, 8000c82 <__udivmoddi4+0xaa>
 8000c80:	deff      	udf	#255	; 0xff
 8000c82:	fab2 f282 	clz	r2, r2
 8000c86:	2a00      	cmp	r2, #0
 8000c88:	d150      	bne.n	8000d2c <__udivmoddi4+0x154>
 8000c8a:	1bcb      	subs	r3, r1, r7
 8000c8c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c90:	fa1f f887 	uxth.w	r8, r7
 8000c94:	2601      	movs	r6, #1
 8000c96:	fbb3 fcfe 	udiv	ip, r3, lr
 8000c9a:	0c21      	lsrs	r1, r4, #16
 8000c9c:	fb0e 331c 	mls	r3, lr, ip, r3
 8000ca0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ca4:	fb08 f30c 	mul.w	r3, r8, ip
 8000ca8:	428b      	cmp	r3, r1
 8000caa:	d907      	bls.n	8000cbc <__udivmoddi4+0xe4>
 8000cac:	1879      	adds	r1, r7, r1
 8000cae:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000cb2:	d202      	bcs.n	8000cba <__udivmoddi4+0xe2>
 8000cb4:	428b      	cmp	r3, r1
 8000cb6:	f200 80e9 	bhi.w	8000e8c <__udivmoddi4+0x2b4>
 8000cba:	4684      	mov	ip, r0
 8000cbc:	1ac9      	subs	r1, r1, r3
 8000cbe:	b2a3      	uxth	r3, r4
 8000cc0:	fbb1 f0fe 	udiv	r0, r1, lr
 8000cc4:	fb0e 1110 	mls	r1, lr, r0, r1
 8000cc8:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000ccc:	fb08 f800 	mul.w	r8, r8, r0
 8000cd0:	45a0      	cmp	r8, r4
 8000cd2:	d907      	bls.n	8000ce4 <__udivmoddi4+0x10c>
 8000cd4:	193c      	adds	r4, r7, r4
 8000cd6:	f100 33ff 	add.w	r3, r0, #4294967295
 8000cda:	d202      	bcs.n	8000ce2 <__udivmoddi4+0x10a>
 8000cdc:	45a0      	cmp	r8, r4
 8000cde:	f200 80d9 	bhi.w	8000e94 <__udivmoddi4+0x2bc>
 8000ce2:	4618      	mov	r0, r3
 8000ce4:	eba4 0408 	sub.w	r4, r4, r8
 8000ce8:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000cec:	e7bf      	b.n	8000c6e <__udivmoddi4+0x96>
 8000cee:	428b      	cmp	r3, r1
 8000cf0:	d909      	bls.n	8000d06 <__udivmoddi4+0x12e>
 8000cf2:	2d00      	cmp	r5, #0
 8000cf4:	f000 80b1 	beq.w	8000e5a <__udivmoddi4+0x282>
 8000cf8:	2600      	movs	r6, #0
 8000cfa:	e9c5 0100 	strd	r0, r1, [r5]
 8000cfe:	4630      	mov	r0, r6
 8000d00:	4631      	mov	r1, r6
 8000d02:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d06:	fab3 f683 	clz	r6, r3
 8000d0a:	2e00      	cmp	r6, #0
 8000d0c:	d14a      	bne.n	8000da4 <__udivmoddi4+0x1cc>
 8000d0e:	428b      	cmp	r3, r1
 8000d10:	d302      	bcc.n	8000d18 <__udivmoddi4+0x140>
 8000d12:	4282      	cmp	r2, r0
 8000d14:	f200 80b8 	bhi.w	8000e88 <__udivmoddi4+0x2b0>
 8000d18:	1a84      	subs	r4, r0, r2
 8000d1a:	eb61 0103 	sbc.w	r1, r1, r3
 8000d1e:	2001      	movs	r0, #1
 8000d20:	468c      	mov	ip, r1
 8000d22:	2d00      	cmp	r5, #0
 8000d24:	d0a8      	beq.n	8000c78 <__udivmoddi4+0xa0>
 8000d26:	e9c5 4c00 	strd	r4, ip, [r5]
 8000d2a:	e7a5      	b.n	8000c78 <__udivmoddi4+0xa0>
 8000d2c:	f1c2 0320 	rsb	r3, r2, #32
 8000d30:	fa20 f603 	lsr.w	r6, r0, r3
 8000d34:	4097      	lsls	r7, r2
 8000d36:	fa01 f002 	lsl.w	r0, r1, r2
 8000d3a:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d3e:	40d9      	lsrs	r1, r3
 8000d40:	4330      	orrs	r0, r6
 8000d42:	0c03      	lsrs	r3, r0, #16
 8000d44:	fbb1 f6fe 	udiv	r6, r1, lr
 8000d48:	fa1f f887 	uxth.w	r8, r7
 8000d4c:	fb0e 1116 	mls	r1, lr, r6, r1
 8000d50:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d54:	fb06 f108 	mul.w	r1, r6, r8
 8000d58:	4299      	cmp	r1, r3
 8000d5a:	fa04 f402 	lsl.w	r4, r4, r2
 8000d5e:	d909      	bls.n	8000d74 <__udivmoddi4+0x19c>
 8000d60:	18fb      	adds	r3, r7, r3
 8000d62:	f106 3cff 	add.w	ip, r6, #4294967295
 8000d66:	f080 808d 	bcs.w	8000e84 <__udivmoddi4+0x2ac>
 8000d6a:	4299      	cmp	r1, r3
 8000d6c:	f240 808a 	bls.w	8000e84 <__udivmoddi4+0x2ac>
 8000d70:	3e02      	subs	r6, #2
 8000d72:	443b      	add	r3, r7
 8000d74:	1a5b      	subs	r3, r3, r1
 8000d76:	b281      	uxth	r1, r0
 8000d78:	fbb3 f0fe 	udiv	r0, r3, lr
 8000d7c:	fb0e 3310 	mls	r3, lr, r0, r3
 8000d80:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000d84:	fb00 f308 	mul.w	r3, r0, r8
 8000d88:	428b      	cmp	r3, r1
 8000d8a:	d907      	bls.n	8000d9c <__udivmoddi4+0x1c4>
 8000d8c:	1879      	adds	r1, r7, r1
 8000d8e:	f100 3cff 	add.w	ip, r0, #4294967295
 8000d92:	d273      	bcs.n	8000e7c <__udivmoddi4+0x2a4>
 8000d94:	428b      	cmp	r3, r1
 8000d96:	d971      	bls.n	8000e7c <__udivmoddi4+0x2a4>
 8000d98:	3802      	subs	r0, #2
 8000d9a:	4439      	add	r1, r7
 8000d9c:	1acb      	subs	r3, r1, r3
 8000d9e:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000da2:	e778      	b.n	8000c96 <__udivmoddi4+0xbe>
 8000da4:	f1c6 0c20 	rsb	ip, r6, #32
 8000da8:	fa03 f406 	lsl.w	r4, r3, r6
 8000dac:	fa22 f30c 	lsr.w	r3, r2, ip
 8000db0:	431c      	orrs	r4, r3
 8000db2:	fa20 f70c 	lsr.w	r7, r0, ip
 8000db6:	fa01 f306 	lsl.w	r3, r1, r6
 8000dba:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000dbe:	fa21 f10c 	lsr.w	r1, r1, ip
 8000dc2:	431f      	orrs	r7, r3
 8000dc4:	0c3b      	lsrs	r3, r7, #16
 8000dc6:	fbb1 f9fe 	udiv	r9, r1, lr
 8000dca:	fa1f f884 	uxth.w	r8, r4
 8000dce:	fb0e 1119 	mls	r1, lr, r9, r1
 8000dd2:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000dd6:	fb09 fa08 	mul.w	sl, r9, r8
 8000dda:	458a      	cmp	sl, r1
 8000ddc:	fa02 f206 	lsl.w	r2, r2, r6
 8000de0:	fa00 f306 	lsl.w	r3, r0, r6
 8000de4:	d908      	bls.n	8000df8 <__udivmoddi4+0x220>
 8000de6:	1861      	adds	r1, r4, r1
 8000de8:	f109 30ff 	add.w	r0, r9, #4294967295
 8000dec:	d248      	bcs.n	8000e80 <__udivmoddi4+0x2a8>
 8000dee:	458a      	cmp	sl, r1
 8000df0:	d946      	bls.n	8000e80 <__udivmoddi4+0x2a8>
 8000df2:	f1a9 0902 	sub.w	r9, r9, #2
 8000df6:	4421      	add	r1, r4
 8000df8:	eba1 010a 	sub.w	r1, r1, sl
 8000dfc:	b2bf      	uxth	r7, r7
 8000dfe:	fbb1 f0fe 	udiv	r0, r1, lr
 8000e02:	fb0e 1110 	mls	r1, lr, r0, r1
 8000e06:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000e0a:	fb00 f808 	mul.w	r8, r0, r8
 8000e0e:	45b8      	cmp	r8, r7
 8000e10:	d907      	bls.n	8000e22 <__udivmoddi4+0x24a>
 8000e12:	19e7      	adds	r7, r4, r7
 8000e14:	f100 31ff 	add.w	r1, r0, #4294967295
 8000e18:	d22e      	bcs.n	8000e78 <__udivmoddi4+0x2a0>
 8000e1a:	45b8      	cmp	r8, r7
 8000e1c:	d92c      	bls.n	8000e78 <__udivmoddi4+0x2a0>
 8000e1e:	3802      	subs	r0, #2
 8000e20:	4427      	add	r7, r4
 8000e22:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000e26:	eba7 0708 	sub.w	r7, r7, r8
 8000e2a:	fba0 8902 	umull	r8, r9, r0, r2
 8000e2e:	454f      	cmp	r7, r9
 8000e30:	46c6      	mov	lr, r8
 8000e32:	4649      	mov	r1, r9
 8000e34:	d31a      	bcc.n	8000e6c <__udivmoddi4+0x294>
 8000e36:	d017      	beq.n	8000e68 <__udivmoddi4+0x290>
 8000e38:	b15d      	cbz	r5, 8000e52 <__udivmoddi4+0x27a>
 8000e3a:	ebb3 020e 	subs.w	r2, r3, lr
 8000e3e:	eb67 0701 	sbc.w	r7, r7, r1
 8000e42:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000e46:	40f2      	lsrs	r2, r6
 8000e48:	ea4c 0202 	orr.w	r2, ip, r2
 8000e4c:	40f7      	lsrs	r7, r6
 8000e4e:	e9c5 2700 	strd	r2, r7, [r5]
 8000e52:	2600      	movs	r6, #0
 8000e54:	4631      	mov	r1, r6
 8000e56:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e5a:	462e      	mov	r6, r5
 8000e5c:	4628      	mov	r0, r5
 8000e5e:	e70b      	b.n	8000c78 <__udivmoddi4+0xa0>
 8000e60:	4606      	mov	r6, r0
 8000e62:	e6e9      	b.n	8000c38 <__udivmoddi4+0x60>
 8000e64:	4618      	mov	r0, r3
 8000e66:	e6fd      	b.n	8000c64 <__udivmoddi4+0x8c>
 8000e68:	4543      	cmp	r3, r8
 8000e6a:	d2e5      	bcs.n	8000e38 <__udivmoddi4+0x260>
 8000e6c:	ebb8 0e02 	subs.w	lr, r8, r2
 8000e70:	eb69 0104 	sbc.w	r1, r9, r4
 8000e74:	3801      	subs	r0, #1
 8000e76:	e7df      	b.n	8000e38 <__udivmoddi4+0x260>
 8000e78:	4608      	mov	r0, r1
 8000e7a:	e7d2      	b.n	8000e22 <__udivmoddi4+0x24a>
 8000e7c:	4660      	mov	r0, ip
 8000e7e:	e78d      	b.n	8000d9c <__udivmoddi4+0x1c4>
 8000e80:	4681      	mov	r9, r0
 8000e82:	e7b9      	b.n	8000df8 <__udivmoddi4+0x220>
 8000e84:	4666      	mov	r6, ip
 8000e86:	e775      	b.n	8000d74 <__udivmoddi4+0x19c>
 8000e88:	4630      	mov	r0, r6
 8000e8a:	e74a      	b.n	8000d22 <__udivmoddi4+0x14a>
 8000e8c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000e90:	4439      	add	r1, r7
 8000e92:	e713      	b.n	8000cbc <__udivmoddi4+0xe4>
 8000e94:	3802      	subs	r0, #2
 8000e96:	443c      	add	r4, r7
 8000e98:	e724      	b.n	8000ce4 <__udivmoddi4+0x10c>
 8000e9a:	bf00      	nop

08000e9c <__aeabi_idiv0>:
 8000e9c:	4770      	bx	lr
 8000e9e:	bf00      	nop

08000ea0 <AS7341begin>:
 *    @brief  Sets up the hardware and initializes I2C
 *    @param  i2c_address
 *            The I2C address to be used.
 *    @return True if initialization was successful, otherwise false.
 */
bool AS7341begin(I2C_HandleTypeDef hi2c1){
 8000ea0:	b084      	sub	sp, #16
 8000ea2:	b580      	push	{r7, lr}
 8000ea4:	af00      	add	r7, sp, #0
 8000ea6:	f107 0c08 	add.w	ip, r7, #8
 8000eaa:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
	hi2c = hi2c1;
 8000eae:	4b07      	ldr	r3, [pc, #28]	; (8000ecc <AS7341begin+0x2c>)
 8000eb0:	4618      	mov	r0, r3
 8000eb2:	f107 0308 	add.w	r3, r7, #8
 8000eb6:	224c      	movs	r2, #76	; 0x4c
 8000eb8:	4619      	mov	r1, r3
 8000eba:	f00a f9d9 	bl	800b270 <memcpy>
	return 1;
 8000ebe:	2301      	movs	r3, #1
}
 8000ec0:	4618      	mov	r0, r3
 8000ec2:	46bd      	mov	sp, r7
 8000ec4:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8000ec8:	b004      	add	sp, #16
 8000eca:	4770      	bx	lr
 8000ecc:	2000845c 	.word	0x2000845c

08000ed0 <setASTEP>:

bool setASTEP(uint8_t astep_value) {
 8000ed0:	b580      	push	{r7, lr}
 8000ed2:	b086      	sub	sp, #24
 8000ed4:	af02      	add	r7, sp, #8
 8000ed6:	4603      	mov	r3, r0
 8000ed8:	71fb      	strb	r3, [r7, #7]
	uint8_t data[] = {AS7341_ASTEP_L, astep_value};
 8000eda:	23ca      	movs	r3, #202	; 0xca
 8000edc:	733b      	strb	r3, [r7, #12]
 8000ede:	79fb      	ldrb	r3, [r7, #7]
 8000ee0:	737b      	strb	r3, [r7, #13]
	while(HAL_I2C_Master_Transmit(&hi2c, 0x72, data, sizeof(data), HAL_MAX_DELAY) != HAL_OK);
 8000ee2:	bf00      	nop
 8000ee4:	f107 020c 	add.w	r2, r7, #12
 8000ee8:	f04f 33ff 	mov.w	r3, #4294967295
 8000eec:	9300      	str	r3, [sp, #0]
 8000eee:	2302      	movs	r3, #2
 8000ef0:	2172      	movs	r1, #114	; 0x72
 8000ef2:	4818      	ldr	r0, [pc, #96]	; (8000f54 <setASTEP+0x84>)
 8000ef4:	f004 fa84 	bl	8005400 <HAL_I2C_Master_Transmit>
 8000ef8:	4603      	mov	r3, r0
 8000efa:	2b00      	cmp	r3, #0
 8000efc:	d1f2      	bne.n	8000ee4 <setASTEP+0x14>
	while(HAL_I2C_IsDeviceReady(&hi2c,0x72,10,200)!=HAL_OK);
 8000efe:	bf00      	nop
 8000f00:	23c8      	movs	r3, #200	; 0xc8
 8000f02:	220a      	movs	r2, #10
 8000f04:	2172      	movs	r1, #114	; 0x72
 8000f06:	4813      	ldr	r0, [pc, #76]	; (8000f54 <setASTEP+0x84>)
 8000f08:	f004 fc64 	bl	80057d4 <HAL_I2C_IsDeviceReady>
 8000f0c:	4603      	mov	r3, r0
 8000f0e:	2b00      	cmp	r3, #0
 8000f10:	d1f6      	bne.n	8000f00 <setASTEP+0x30>

	data[0] = AS7341_ASTEP_H;
 8000f12:	23cb      	movs	r3, #203	; 0xcb
 8000f14:	733b      	strb	r3, [r7, #12]
	data[1] = 0x03;
 8000f16:	2303      	movs	r3, #3
 8000f18:	737b      	strb	r3, [r7, #13]
	while(HAL_I2C_Master_Transmit(&hi2c, 0x72, data, sizeof(data), HAL_MAX_DELAY) != HAL_OK);
 8000f1a:	bf00      	nop
 8000f1c:	f107 020c 	add.w	r2, r7, #12
 8000f20:	f04f 33ff 	mov.w	r3, #4294967295
 8000f24:	9300      	str	r3, [sp, #0]
 8000f26:	2302      	movs	r3, #2
 8000f28:	2172      	movs	r1, #114	; 0x72
 8000f2a:	480a      	ldr	r0, [pc, #40]	; (8000f54 <setASTEP+0x84>)
 8000f2c:	f004 fa68 	bl	8005400 <HAL_I2C_Master_Transmit>
 8000f30:	4603      	mov	r3, r0
 8000f32:	2b00      	cmp	r3, #0
 8000f34:	d1f2      	bne.n	8000f1c <setASTEP+0x4c>
	while(HAL_I2C_IsDeviceReady(&hi2c,0x72,10,200)!=HAL_OK);
 8000f36:	bf00      	nop
 8000f38:	23c8      	movs	r3, #200	; 0xc8
 8000f3a:	220a      	movs	r2, #10
 8000f3c:	2172      	movs	r1, #114	; 0x72
 8000f3e:	4805      	ldr	r0, [pc, #20]	; (8000f54 <setASTEP+0x84>)
 8000f40:	f004 fc48 	bl	80057d4 <HAL_I2C_IsDeviceReady>
 8000f44:	4603      	mov	r3, r0
 8000f46:	2b00      	cmp	r3, #0
 8000f48:	d1f6      	bne.n	8000f38 <setASTEP+0x68>

	return 1;
 8000f4a:	2301      	movs	r3, #1
}
 8000f4c:	4618      	mov	r0, r3
 8000f4e:	3710      	adds	r7, #16
 8000f50:	46bd      	mov	sp, r7
 8000f52:	bd80      	pop	{r7, pc}
 8000f54:	2000845c 	.word	0x2000845c

08000f58 <setATIME>:

bool setATIME(uint8_t atime_value) {
 8000f58:	b580      	push	{r7, lr}
 8000f5a:	b086      	sub	sp, #24
 8000f5c:	af02      	add	r7, sp, #8
 8000f5e:	4603      	mov	r3, r0
 8000f60:	71fb      	strb	r3, [r7, #7]
	uint8_t data[] = {AS7341_ATIME, atime_value};
 8000f62:	2381      	movs	r3, #129	; 0x81
 8000f64:	733b      	strb	r3, [r7, #12]
 8000f66:	79fb      	ldrb	r3, [r7, #7]
 8000f68:	737b      	strb	r3, [r7, #13]
	while(HAL_I2C_Master_Transmit(&hi2c, 0x72, data, sizeof(data), HAL_MAX_DELAY) != HAL_OK);
 8000f6a:	bf00      	nop
 8000f6c:	f107 020c 	add.w	r2, r7, #12
 8000f70:	f04f 33ff 	mov.w	r3, #4294967295
 8000f74:	9300      	str	r3, [sp, #0]
 8000f76:	2302      	movs	r3, #2
 8000f78:	2172      	movs	r1, #114	; 0x72
 8000f7a:	480a      	ldr	r0, [pc, #40]	; (8000fa4 <setATIME+0x4c>)
 8000f7c:	f004 fa40 	bl	8005400 <HAL_I2C_Master_Transmit>
 8000f80:	4603      	mov	r3, r0
 8000f82:	2b00      	cmp	r3, #0
 8000f84:	d1f2      	bne.n	8000f6c <setATIME+0x14>
	while(HAL_I2C_IsDeviceReady(&hi2c,0x72,10,200)!=HAL_OK);
 8000f86:	bf00      	nop
 8000f88:	23c8      	movs	r3, #200	; 0xc8
 8000f8a:	220a      	movs	r2, #10
 8000f8c:	2172      	movs	r1, #114	; 0x72
 8000f8e:	4805      	ldr	r0, [pc, #20]	; (8000fa4 <setATIME+0x4c>)
 8000f90:	f004 fc20 	bl	80057d4 <HAL_I2C_IsDeviceReady>
 8000f94:	4603      	mov	r3, r0
 8000f96:	2b00      	cmp	r3, #0
 8000f98:	d1f6      	bne.n	8000f88 <setATIME+0x30>

	return 1;
 8000f9a:	2301      	movs	r3, #1
}
 8000f9c:	4618      	mov	r0, r3
 8000f9e:	3710      	adds	r7, #16
 8000fa0:	46bd      	mov	sp, r7
 8000fa2:	bd80      	pop	{r7, pc}
 8000fa4:	2000845c 	.word	0x2000845c

08000fa8 <setGain>:

bool setGain(as7341_gain_t gain_value) {
 8000fa8:	b580      	push	{r7, lr}
 8000faa:	b086      	sub	sp, #24
 8000fac:	af02      	add	r7, sp, #8
 8000fae:	4603      	mov	r3, r0
 8000fb0:	71fb      	strb	r3, [r7, #7]
	uint8_t data[] = {AS7341_CFG1, gain_value};
 8000fb2:	23aa      	movs	r3, #170	; 0xaa
 8000fb4:	733b      	strb	r3, [r7, #12]
 8000fb6:	79fb      	ldrb	r3, [r7, #7]
 8000fb8:	737b      	strb	r3, [r7, #13]
	while(HAL_I2C_Master_Transmit(&hi2c, 0x72, data, sizeof(data), HAL_MAX_DELAY) != HAL_OK);
 8000fba:	bf00      	nop
 8000fbc:	f107 020c 	add.w	r2, r7, #12
 8000fc0:	f04f 33ff 	mov.w	r3, #4294967295
 8000fc4:	9300      	str	r3, [sp, #0]
 8000fc6:	2302      	movs	r3, #2
 8000fc8:	2172      	movs	r1, #114	; 0x72
 8000fca:	480a      	ldr	r0, [pc, #40]	; (8000ff4 <setGain+0x4c>)
 8000fcc:	f004 fa18 	bl	8005400 <HAL_I2C_Master_Transmit>
 8000fd0:	4603      	mov	r3, r0
 8000fd2:	2b00      	cmp	r3, #0
 8000fd4:	d1f2      	bne.n	8000fbc <setGain+0x14>
	while(HAL_I2C_IsDeviceReady(&hi2c,0x72,10,200)!=HAL_OK);
 8000fd6:	bf00      	nop
 8000fd8:	23c8      	movs	r3, #200	; 0xc8
 8000fda:	220a      	movs	r2, #10
 8000fdc:	2172      	movs	r1, #114	; 0x72
 8000fde:	4805      	ldr	r0, [pc, #20]	; (8000ff4 <setGain+0x4c>)
 8000fe0:	f004 fbf8 	bl	80057d4 <HAL_I2C_IsDeviceReady>
 8000fe4:	4603      	mov	r3, r0
 8000fe6:	2b00      	cmp	r3, #0
 8000fe8:	d1f6      	bne.n	8000fd8 <setGain+0x30>

	return 1;
 8000fea:	2301      	movs	r3, #1
  // AGAIN bitfield is only[0:4] but the rest is empty
}
 8000fec:	4618      	mov	r0, r3
 8000fee:	3710      	adds	r7, #16
 8000ff0:	46bd      	mov	sp, r7
 8000ff2:	bd80      	pop	{r7, pc}
 8000ff4:	2000845c 	.word	0x2000845c

08000ff8 <readAllChannels>:
	    break;
	  }
	  return raw / (gain_val * (getATIME() + 1) * (getASTEP() + 1) * 2.78 / 1000);
}

uint16_t readAllChannels(uint16_t *readings_buffer) {
 8000ff8:	b580      	push	{r7, lr}
 8000ffa:	b088      	sub	sp, #32
 8000ffc:	af02      	add	r7, sp, #8
 8000ffe:	6078      	str	r0, [r7, #4]
	uint8_t regwrite[]={AS7341_CH0_DATA_L,0x02};
 8001000:	f240 2395 	movw	r3, #661	; 0x295
 8001004:	81bb      	strh	r3, [r7, #12]
	uint16_t buff = 0;
 8001006:	2300      	movs	r3, #0
 8001008:	81fb      	strh	r3, [r7, #14]

    for(int i=0; i<12; i++){
 800100a:	2300      	movs	r3, #0
 800100c:	617b      	str	r3, [r7, #20]
 800100e:	e007      	b.n	8001020 <readAllChannels+0x28>
        _channel_readings[i]=0;
 8001010:	4a62      	ldr	r2, [pc, #392]	; (800119c <readAllChannels+0x1a4>)
 8001012:	697b      	ldr	r3, [r7, #20]
 8001014:	2100      	movs	r1, #0
 8001016:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
    for(int i=0; i<12; i++){
 800101a:	697b      	ldr	r3, [r7, #20]
 800101c:	3301      	adds	r3, #1
 800101e:	617b      	str	r3, [r7, #20]
 8001020:	697b      	ldr	r3, [r7, #20]
 8001022:	2b0b      	cmp	r3, #11
 8001024:	ddf4      	ble.n	8001010 <readAllChannels+0x18>
    }

	setSMUXLowChannels(true);        // Configure SMUX to read low channels
 8001026:	2001      	movs	r0, #1
 8001028:	f000 fb42 	bl	80016b0 <setSMUXLowChannels>
  	enableSpectralMeasurement(true); // Start integration
 800102c:	2001      	movs	r0, #1
 800102e:	f000 f9cf 	bl	80013d0 <enableSpectralMeasurement>
  	delayForData(0);                 // I'll wait for you for all time
 8001032:	2000      	movs	r0, #0
 8001034:	f000 f8b6 	bl	80011a4 <delayForData>

  	readings_buffer=_channel_readings;
 8001038:	4b58      	ldr	r3, [pc, #352]	; (800119c <readAllChannels+0x1a4>)
 800103a:	607b      	str	r3, [r7, #4]

  	while(HAL_I2C_Master_Transmit(&hi2c, 0x72, regwrite, 1, HAL_MAX_DELAY) != HAL_OK);
 800103c:	bf00      	nop
 800103e:	f107 020c 	add.w	r2, r7, #12
 8001042:	f04f 33ff 	mov.w	r3, #4294967295
 8001046:	9300      	str	r3, [sp, #0]
 8001048:	2301      	movs	r3, #1
 800104a:	2172      	movs	r1, #114	; 0x72
 800104c:	4854      	ldr	r0, [pc, #336]	; (80011a0 <readAllChannels+0x1a8>)
 800104e:	f004 f9d7 	bl	8005400 <HAL_I2C_Master_Transmit>
 8001052:	4603      	mov	r3, r0
 8001054:	2b00      	cmp	r3, #0
 8001056:	d1f2      	bne.n	800103e <readAllChannels+0x46>
  	while(HAL_I2C_IsDeviceReady(&hi2c,0x72,10,200)!=HAL_OK);
 8001058:	bf00      	nop
 800105a:	23c8      	movs	r3, #200	; 0xc8
 800105c:	220a      	movs	r2, #10
 800105e:	2172      	movs	r1, #114	; 0x72
 8001060:	484f      	ldr	r0, [pc, #316]	; (80011a0 <readAllChannels+0x1a8>)
 8001062:	f004 fbb7 	bl	80057d4 <HAL_I2C_IsDeviceReady>
 8001066:	4603      	mov	r3, r0
 8001068:	2b00      	cmp	r3, #0
 800106a:	d1f6      	bne.n	800105a <readAllChannels+0x62>

  	regwrite[0]=AS7341_CH0_DATA_L;
 800106c:	2395      	movs	r3, #149	; 0x95
 800106e:	733b      	strb	r3, [r7, #12]
  	while(HAL_I2C_Master_Transmit(&hi2c, 0x72, regwrite, sizeof(regwrite), HAL_MAX_DELAY) != HAL_OK);
 8001070:	bf00      	nop
 8001072:	f107 020c 	add.w	r2, r7, #12
 8001076:	f04f 33ff 	mov.w	r3, #4294967295
 800107a:	9300      	str	r3, [sp, #0]
 800107c:	2302      	movs	r3, #2
 800107e:	2172      	movs	r1, #114	; 0x72
 8001080:	4847      	ldr	r0, [pc, #284]	; (80011a0 <readAllChannels+0x1a8>)
 8001082:	f004 f9bd 	bl	8005400 <HAL_I2C_Master_Transmit>
 8001086:	4603      	mov	r3, r0
 8001088:	2b00      	cmp	r3, #0
 800108a:	d1f2      	bne.n	8001072 <readAllChannels+0x7a>
  	while(HAL_I2C_IsDeviceReady(&hi2c,0x72,10,200)!=HAL_OK);
 800108c:	bf00      	nop
 800108e:	23c8      	movs	r3, #200	; 0xc8
 8001090:	220a      	movs	r2, #10
 8001092:	2172      	movs	r1, #114	; 0x72
 8001094:	4842      	ldr	r0, [pc, #264]	; (80011a0 <readAllChannels+0x1a8>)
 8001096:	f004 fb9d 	bl	80057d4 <HAL_I2C_IsDeviceReady>
 800109a:	4603      	mov	r3, r0
 800109c:	2b00      	cmp	r3, #0
 800109e:	d1f6      	bne.n	800108e <readAllChannels+0x96>
  	while(HAL_I2C_Master_Receive(&hi2c, 0x72, (uint8_t *)readings_buffer, 12, HAL_MAX_DELAY)!= HAL_OK);
 80010a0:	bf00      	nop
 80010a2:	f04f 33ff 	mov.w	r3, #4294967295
 80010a6:	9300      	str	r3, [sp, #0]
 80010a8:	230c      	movs	r3, #12
 80010aa:	687a      	ldr	r2, [r7, #4]
 80010ac:	2172      	movs	r1, #114	; 0x72
 80010ae:	483c      	ldr	r0, [pc, #240]	; (80011a0 <readAllChannels+0x1a8>)
 80010b0:	f004 fa9a 	bl	80055e8 <HAL_I2C_Master_Receive>
 80010b4:	4603      	mov	r3, r0
 80010b6:	2b00      	cmp	r3, #0
 80010b8:	d1f3      	bne.n	80010a2 <readAllChannels+0xaa>


  setSMUXLowChannels(false);       // Configure SMUX to read high channels
 80010ba:	2000      	movs	r0, #0
 80010bc:	f000 faf8 	bl	80016b0 <setSMUXLowChannels>
  enableSpectralMeasurement(true); // Start integration
 80010c0:	2001      	movs	r0, #1
 80010c2:	f000 f985 	bl	80013d0 <enableSpectralMeasurement>
  delayForData(0);                 // I'll wait for you for all time
 80010c6:	2000      	movs	r0, #0
 80010c8:	f000 f86c 	bl	80011a4 <delayForData>

  regwrite[0]=AS7341_CH0_DATA_L;
 80010cc:	2395      	movs	r3, #149	; 0x95
 80010ce:	733b      	strb	r3, [r7, #12]
  regwrite[1]=0x02;
 80010d0:	2302      	movs	r3, #2
 80010d2:	737b      	strb	r3, [r7, #13]
  while(HAL_I2C_Master_Transmit(&hi2c, 0x72, regwrite, 1, HAL_MAX_DELAY) != HAL_OK);
 80010d4:	bf00      	nop
 80010d6:	f107 020c 	add.w	r2, r7, #12
 80010da:	f04f 33ff 	mov.w	r3, #4294967295
 80010de:	9300      	str	r3, [sp, #0]
 80010e0:	2301      	movs	r3, #1
 80010e2:	2172      	movs	r1, #114	; 0x72
 80010e4:	482e      	ldr	r0, [pc, #184]	; (80011a0 <readAllChannels+0x1a8>)
 80010e6:	f004 f98b 	bl	8005400 <HAL_I2C_Master_Transmit>
 80010ea:	4603      	mov	r3, r0
 80010ec:	2b00      	cmp	r3, #0
 80010ee:	d1f2      	bne.n	80010d6 <readAllChannels+0xde>
  while(HAL_I2C_IsDeviceReady(&hi2c,0x72,10,200)!=HAL_OK);
 80010f0:	bf00      	nop
 80010f2:	23c8      	movs	r3, #200	; 0xc8
 80010f4:	220a      	movs	r2, #10
 80010f6:	2172      	movs	r1, #114	; 0x72
 80010f8:	4829      	ldr	r0, [pc, #164]	; (80011a0 <readAllChannels+0x1a8>)
 80010fa:	f004 fb6b 	bl	80057d4 <HAL_I2C_IsDeviceReady>
 80010fe:	4603      	mov	r3, r0
 8001100:	2b00      	cmp	r3, #0
 8001102:	d1f6      	bne.n	80010f2 <readAllChannels+0xfa>

  regwrite[0]=AS7341_CH0_DATA_L;
 8001104:	2395      	movs	r3, #149	; 0x95
 8001106:	733b      	strb	r3, [r7, #12]
  while(HAL_I2C_Master_Transmit(&hi2c, 0x72, regwrite, sizeof(regwrite), HAL_MAX_DELAY) != HAL_OK);
 8001108:	bf00      	nop
 800110a:	f107 020c 	add.w	r2, r7, #12
 800110e:	f04f 33ff 	mov.w	r3, #4294967295
 8001112:	9300      	str	r3, [sp, #0]
 8001114:	2302      	movs	r3, #2
 8001116:	2172      	movs	r1, #114	; 0x72
 8001118:	4821      	ldr	r0, [pc, #132]	; (80011a0 <readAllChannels+0x1a8>)
 800111a:	f004 f971 	bl	8005400 <HAL_I2C_Master_Transmit>
 800111e:	4603      	mov	r3, r0
 8001120:	2b00      	cmp	r3, #0
 8001122:	d1f2      	bne.n	800110a <readAllChannels+0x112>
  while(HAL_I2C_IsDeviceReady(&hi2c,0x72,10,200)!=HAL_OK);
 8001124:	bf00      	nop
 8001126:	23c8      	movs	r3, #200	; 0xc8
 8001128:	220a      	movs	r2, #10
 800112a:	2172      	movs	r1, #114	; 0x72
 800112c:	481c      	ldr	r0, [pc, #112]	; (80011a0 <readAllChannels+0x1a8>)
 800112e:	f004 fb51 	bl	80057d4 <HAL_I2C_IsDeviceReady>
 8001132:	4603      	mov	r3, r0
 8001134:	2b00      	cmp	r3, #0
 8001136:	d1f6      	bne.n	8001126 <readAllChannels+0x12e>
  while(HAL_I2C_Master_Receive(&hi2c, 0x72, (uint8_t *)&readings_buffer[6], 12, HAL_MAX_DELAY)!= HAL_OK);
 8001138:	bf00      	nop
 800113a:	687b      	ldr	r3, [r7, #4]
 800113c:	f103 020c 	add.w	r2, r3, #12
 8001140:	f04f 33ff 	mov.w	r3, #4294967295
 8001144:	9300      	str	r3, [sp, #0]
 8001146:	230c      	movs	r3, #12
 8001148:	2172      	movs	r1, #114	; 0x72
 800114a:	4815      	ldr	r0, [pc, #84]	; (80011a0 <readAllChannels+0x1a8>)
 800114c:	f004 fa4c 	bl	80055e8 <HAL_I2C_Master_Receive>
 8001150:	4603      	mov	r3, r0
 8001152:	2b00      	cmp	r3, #0
 8001154:	d1f1      	bne.n	800113a <readAllChannels+0x142>

	//swap MSB and LSB

  for(int i=0; i<12; i++){
 8001156:	2300      	movs	r3, #0
 8001158:	613b      	str	r3, [r7, #16]
 800115a:	e017      	b.n	800118c <readAllChannels+0x194>
	  buff = ((_channel_readings[i] & 0x00FF) << 8) | (_channel_readings[i]>>8);
 800115c:	4a0f      	ldr	r2, [pc, #60]	; (800119c <readAllChannels+0x1a4>)
 800115e:	693b      	ldr	r3, [r7, #16]
 8001160:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001164:	021b      	lsls	r3, r3, #8
 8001166:	b21a      	sxth	r2, r3
 8001168:	490c      	ldr	r1, [pc, #48]	; (800119c <readAllChannels+0x1a4>)
 800116a:	693b      	ldr	r3, [r7, #16]
 800116c:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8001170:	0a1b      	lsrs	r3, r3, #8
 8001172:	b29b      	uxth	r3, r3
 8001174:	b21b      	sxth	r3, r3
 8001176:	4313      	orrs	r3, r2
 8001178:	b21b      	sxth	r3, r3
 800117a:	81fb      	strh	r3, [r7, #14]
	  _channel_readings[i] = buff;
 800117c:	4907      	ldr	r1, [pc, #28]	; (800119c <readAllChannels+0x1a4>)
 800117e:	693b      	ldr	r3, [r7, #16]
 8001180:	89fa      	ldrh	r2, [r7, #14]
 8001182:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
  for(int i=0; i<12; i++){
 8001186:	693b      	ldr	r3, [r7, #16]
 8001188:	3301      	adds	r3, #1
 800118a:	613b      	str	r3, [r7, #16]
 800118c:	693b      	ldr	r3, [r7, #16]
 800118e:	2b0b      	cmp	r3, #11
 8001190:	dde4      	ble.n	800115c <readAllChannels+0x164>
  }

  return 1;
 8001192:	2301      	movs	r3, #1
}
 8001194:	4618      	mov	r0, r3
 8001196:	3718      	adds	r7, #24
 8001198:	46bd      	mov	sp, r7
 800119a:	bd80      	pop	{r7, pc}
 800119c:	20008444 	.word	0x20008444
 80011a0:	2000845c 	.word	0x2000845c

080011a4 <delayForData>:

void delayForData(int waitTime) {
 80011a4:	b580      	push	{r7, lr}
 80011a6:	b086      	sub	sp, #24
 80011a8:	af02      	add	r7, sp, #8
 80011aa:	6078      	str	r0, [r7, #4]
	uint8_t regwrite[]={AS7341_STATUS2};
 80011ac:	23a3      	movs	r3, #163	; 0xa3
 80011ae:	733b      	strb	r3, [r7, #12]
	uint8_t regRead[1]={0};
 80011b0:	2300      	movs	r3, #0
 80011b2:	723b      	strb	r3, [r7, #8]

	while(regRead[0]>>6!=0x01){
 80011b4:	e025      	b.n	8001202 <delayForData+0x5e>
//		HAL_Delay(100);
		while(HAL_I2C_Master_Transmit(&hi2c, 0x72, regwrite, sizeof(regwrite), HAL_MAX_DELAY) != HAL_OK);
 80011b6:	bf00      	nop
 80011b8:	f107 020c 	add.w	r2, r7, #12
 80011bc:	f04f 33ff 	mov.w	r3, #4294967295
 80011c0:	9300      	str	r3, [sp, #0]
 80011c2:	2301      	movs	r3, #1
 80011c4:	2172      	movs	r1, #114	; 0x72
 80011c6:	4814      	ldr	r0, [pc, #80]	; (8001218 <delayForData+0x74>)
 80011c8:	f004 f91a 	bl	8005400 <HAL_I2C_Master_Transmit>
 80011cc:	4603      	mov	r3, r0
 80011ce:	2b00      	cmp	r3, #0
 80011d0:	d1f2      	bne.n	80011b8 <delayForData+0x14>
		while(HAL_I2C_IsDeviceReady(&hi2c,0x72,10,200)!=HAL_OK);
 80011d2:	bf00      	nop
 80011d4:	23c8      	movs	r3, #200	; 0xc8
 80011d6:	220a      	movs	r2, #10
 80011d8:	2172      	movs	r1, #114	; 0x72
 80011da:	480f      	ldr	r0, [pc, #60]	; (8001218 <delayForData+0x74>)
 80011dc:	f004 fafa 	bl	80057d4 <HAL_I2C_IsDeviceReady>
 80011e0:	4603      	mov	r3, r0
 80011e2:	2b00      	cmp	r3, #0
 80011e4:	d1f6      	bne.n	80011d4 <delayForData+0x30>
		while(HAL_I2C_Master_Receive(&hi2c, 0x72, regRead, sizeof(regRead), HAL_MAX_DELAY)!= HAL_OK);
 80011e6:	bf00      	nop
 80011e8:	f107 0208 	add.w	r2, r7, #8
 80011ec:	f04f 33ff 	mov.w	r3, #4294967295
 80011f0:	9300      	str	r3, [sp, #0]
 80011f2:	2301      	movs	r3, #1
 80011f4:	2172      	movs	r1, #114	; 0x72
 80011f6:	4808      	ldr	r0, [pc, #32]	; (8001218 <delayForData+0x74>)
 80011f8:	f004 f9f6 	bl	80055e8 <HAL_I2C_Master_Receive>
 80011fc:	4603      	mov	r3, r0
 80011fe:	2b00      	cmp	r3, #0
 8001200:	d1f2      	bne.n	80011e8 <delayForData+0x44>
	while(regRead[0]>>6!=0x01){
 8001202:	7a3b      	ldrb	r3, [r7, #8]
 8001204:	099b      	lsrs	r3, r3, #6
 8001206:	b2db      	uxtb	r3, r3
 8001208:	2b01      	cmp	r3, #1
 800120a:	d1d4      	bne.n	80011b6 <delayForData+0x12>
		//sprintf(msg, "delayForData = %d\r\n", regRead[0]);
		//HAL_UART_Transmit(&huart2,(uint8_t*)msg,strlen(msg),HAL_MAX_DELAY);
	}
}
 800120c:	bf00      	nop
 800120e:	bf00      	nop
 8001210:	3710      	adds	r7, #16
 8001212:	46bd      	mov	sp, r7
 8001214:	bd80      	pop	{r7, pc}
 8001216:	bf00      	nop
 8001218:	2000845c 	.word	0x2000845c

0800121c <getChannel>:
	read16bits = ((read[0] & 0x00FF) << 8) | read[0]>>8;
	return read16bits;

}

uint16_t getChannel(as7341_color_channel_t channel) {
 800121c:	b480      	push	{r7}
 800121e:	b083      	sub	sp, #12
 8001220:	af00      	add	r7, sp, #0
 8001222:	4603      	mov	r3, r0
 8001224:	71fb      	strb	r3, [r7, #7]
  return _channel_readings[channel];
 8001226:	79fb      	ldrb	r3, [r7, #7]
 8001228:	4a04      	ldr	r2, [pc, #16]	; (800123c <getChannel+0x20>)
 800122a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
}
 800122e:	4618      	mov	r0, r3
 8001230:	370c      	adds	r7, #12
 8001232:	46bd      	mov	sp, r7
 8001234:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001238:	4770      	bx	lr
 800123a:	bf00      	nop
 800123c:	20008444 	.word	0x20008444

08001240 <getAllChannels>:
	  }

	  return false;
}

bool getAllChannels(uint16_t *readings_buffer){
 8001240:	b480      	push	{r7}
 8001242:	b085      	sub	sp, #20
 8001244:	af00      	add	r7, sp, #0
 8001246:	6078      	str	r0, [r7, #4]
	for (int i = 0; i < 12; i++){
 8001248:	2300      	movs	r3, #0
 800124a:	60fb      	str	r3, [r7, #12]
 800124c:	e00b      	b.n	8001266 <getAllChannels+0x26>
		readings_buffer[i] = _channel_readings[i];
 800124e:	68fb      	ldr	r3, [r7, #12]
 8001250:	005b      	lsls	r3, r3, #1
 8001252:	687a      	ldr	r2, [r7, #4]
 8001254:	4413      	add	r3, r2
 8001256:	4909      	ldr	r1, [pc, #36]	; (800127c <getAllChannels+0x3c>)
 8001258:	68fa      	ldr	r2, [r7, #12]
 800125a:	f831 2012 	ldrh.w	r2, [r1, r2, lsl #1]
 800125e:	801a      	strh	r2, [r3, #0]
	for (int i = 0; i < 12; i++){
 8001260:	68fb      	ldr	r3, [r7, #12]
 8001262:	3301      	adds	r3, #1
 8001264:	60fb      	str	r3, [r7, #12]
 8001266:	68fb      	ldr	r3, [r7, #12]
 8001268:	2b0b      	cmp	r3, #11
 800126a:	ddf0      	ble.n	800124e <getAllChannels+0xe>
	}
	return true;
 800126c:	2301      	movs	r3, #1
}
 800126e:	4618      	mov	r0, r3
 8001270:	3714      	adds	r7, #20
 8001272:	46bd      	mov	sp, r7
 8001274:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001278:	4770      	bx	lr
 800127a:	bf00      	nop
 800127c:	20008444 	.word	0x20008444

08001280 <setup_F1F4_Clear_NIR>:
	  default:
	    return 0;
	  }
}

void setup_F1F4_Clear_NIR() {
 8001280:	b580      	push	{r7, lr}
 8001282:	af00      	add	r7, sp, #0
  // SMUX Config for F1,F2,F3,F4,NIR,Clear
  writeRegister((0x00), (0x30)); // F3 left set to ADC2
 8001284:	2130      	movs	r1, #48	; 0x30
 8001286:	2000      	movs	r0, #0
 8001288:	f000 f9e6 	bl	8001658 <writeRegister>
  writeRegister((0x01), (0x01)); // F1 left set to ADC0
 800128c:	2101      	movs	r1, #1
 800128e:	2001      	movs	r0, #1
 8001290:	f000 f9e2 	bl	8001658 <writeRegister>
  writeRegister((0x02), (0x00)); // Reserved or disabled
 8001294:	2100      	movs	r1, #0
 8001296:	2002      	movs	r0, #2
 8001298:	f000 f9de 	bl	8001658 <writeRegister>
  writeRegister((0x03), (0x00)); // F8 left disabled
 800129c:	2100      	movs	r1, #0
 800129e:	2003      	movs	r0, #3
 80012a0:	f000 f9da 	bl	8001658 <writeRegister>
  writeRegister((0x04), (0x00)); // F6 left disabled
 80012a4:	2100      	movs	r1, #0
 80012a6:	2004      	movs	r0, #4
 80012a8:	f000 f9d6 	bl	8001658 <writeRegister>
  writeRegister((0x05), (0x42)); // F4 left connected to ADC3/f2 left connected to ADC1
 80012ac:	2142      	movs	r1, #66	; 0x42
 80012ae:	2005      	movs	r0, #5
 80012b0:	f000 f9d2 	bl	8001658 <writeRegister>
  writeRegister((0x06), (0x00)); // F5 left disbled
 80012b4:	2100      	movs	r1, #0
 80012b6:	2006      	movs	r0, #6
 80012b8:	f000 f9ce 	bl	8001658 <writeRegister>
  writeRegister((0x07), (0x00)); // F7 left disbled
 80012bc:	2100      	movs	r1, #0
 80012be:	2007      	movs	r0, #7
 80012c0:	f000 f9ca 	bl	8001658 <writeRegister>
  writeRegister((0x08), (0x50)); // CLEAR connected to ADC4
 80012c4:	2150      	movs	r1, #80	; 0x50
 80012c6:	2008      	movs	r0, #8
 80012c8:	f000 f9c6 	bl	8001658 <writeRegister>
  writeRegister((0x09), (0x00)); // F5 right disabled
 80012cc:	2100      	movs	r1, #0
 80012ce:	2009      	movs	r0, #9
 80012d0:	f000 f9c2 	bl	8001658 <writeRegister>
  writeRegister((0x0A), (0x00)); // F7 right disabled
 80012d4:	2100      	movs	r1, #0
 80012d6:	200a      	movs	r0, #10
 80012d8:	f000 f9be 	bl	8001658 <writeRegister>
  writeRegister((0x0B), (0x00)); // Reserved or disabled
 80012dc:	2100      	movs	r1, #0
 80012de:	200b      	movs	r0, #11
 80012e0:	f000 f9ba 	bl	8001658 <writeRegister>
  writeRegister((0x0C), (0x20)); // F2 right connected to ADC1
 80012e4:	2120      	movs	r1, #32
 80012e6:	200c      	movs	r0, #12
 80012e8:	f000 f9b6 	bl	8001658 <writeRegister>
  writeRegister((0x0D), (0x04)); // F4 right connected to ADC3
 80012ec:	2104      	movs	r1, #4
 80012ee:	200d      	movs	r0, #13
 80012f0:	f000 f9b2 	bl	8001658 <writeRegister>
  writeRegister((0x0E), (0x00)); // F6/F8 right disabled
 80012f4:	2100      	movs	r1, #0
 80012f6:	200e      	movs	r0, #14
 80012f8:	f000 f9ae 	bl	8001658 <writeRegister>
  writeRegister((0x0F), (0x30)); // F3 right connected to AD2
 80012fc:	2130      	movs	r1, #48	; 0x30
 80012fe:	200f      	movs	r0, #15
 8001300:	f000 f9aa 	bl	8001658 <writeRegister>
  writeRegister((0x10), (0x01)); // F1 right connected to AD0
 8001304:	2101      	movs	r1, #1
 8001306:	2010      	movs	r0, #16
 8001308:	f000 f9a6 	bl	8001658 <writeRegister>
  writeRegister((0x11), (0x50)); // CLEAR right connected to AD4
 800130c:	2150      	movs	r1, #80	; 0x50
 800130e:	2011      	movs	r0, #17
 8001310:	f000 f9a2 	bl	8001658 <writeRegister>
  writeRegister((0x12), (0x00)); // Reserved or disabled
 8001314:	2100      	movs	r1, #0
 8001316:	2012      	movs	r0, #18
 8001318:	f000 f99e 	bl	8001658 <writeRegister>
  writeRegister((0x13), (0x06)); // NIR connected to ADC5
 800131c:	2106      	movs	r1, #6
 800131e:	2013      	movs	r0, #19
 8001320:	f000 f99a 	bl	8001658 <writeRegister>
}
 8001324:	bf00      	nop
 8001326:	bd80      	pop	{r7, pc}

08001328 <setup_F5F8_Clear_NIR>:

void setup_F5F8_Clear_NIR() {
 8001328:	b580      	push	{r7, lr}
 800132a:	af00      	add	r7, sp, #0
  // SMUX Config for F5,F6,F7,F8,NIR,Clear
  writeRegister((0x00), (0x00)); // F3 left disable
 800132c:	2100      	movs	r1, #0
 800132e:	2000      	movs	r0, #0
 8001330:	f000 f992 	bl	8001658 <writeRegister>
  writeRegister((0x01), (0x00)); // F1 left disable
 8001334:	2100      	movs	r1, #0
 8001336:	2001      	movs	r0, #1
 8001338:	f000 f98e 	bl	8001658 <writeRegister>
  writeRegister((0x02), (0x00)); // reserved/disable
 800133c:	2100      	movs	r1, #0
 800133e:	2002      	movs	r0, #2
 8001340:	f000 f98a 	bl	8001658 <writeRegister>
  writeRegister((0x03), (0x40)); // F8 left connected to ADC3
 8001344:	2140      	movs	r1, #64	; 0x40
 8001346:	2003      	movs	r0, #3
 8001348:	f000 f986 	bl	8001658 <writeRegister>
  writeRegister((0x04), (0x02)); // F6 left connected to ADC1
 800134c:	2102      	movs	r1, #2
 800134e:	2004      	movs	r0, #4
 8001350:	f000 f982 	bl	8001658 <writeRegister>
  writeRegister((0x05), (0x00)); // F4/ F2 disabled
 8001354:	2100      	movs	r1, #0
 8001356:	2005      	movs	r0, #5
 8001358:	f000 f97e 	bl	8001658 <writeRegister>
  writeRegister((0x06), (0x10)); // F5 left connected to ADC0
 800135c:	2110      	movs	r1, #16
 800135e:	2006      	movs	r0, #6
 8001360:	f000 f97a 	bl	8001658 <writeRegister>
  writeRegister((0x07), (0x03)); // F7 left connected to ADC2
 8001364:	2103      	movs	r1, #3
 8001366:	2007      	movs	r0, #7
 8001368:	f000 f976 	bl	8001658 <writeRegister>
  writeRegister((0x08), (0x50)); // CLEAR Connected to ADC4
 800136c:	2150      	movs	r1, #80	; 0x50
 800136e:	2008      	movs	r0, #8
 8001370:	f000 f972 	bl	8001658 <writeRegister>
  writeRegister((0x09), (0x10)); // F5 right connected to ADC0
 8001374:	2110      	movs	r1, #16
 8001376:	2009      	movs	r0, #9
 8001378:	f000 f96e 	bl	8001658 <writeRegister>
  writeRegister((0x0A), (0x03)); // F7 right connected to ADC2
 800137c:	2103      	movs	r1, #3
 800137e:	200a      	movs	r0, #10
 8001380:	f000 f96a 	bl	8001658 <writeRegister>
  writeRegister((0x0B), (0x00)); // Reserved or disabled
 8001384:	2100      	movs	r1, #0
 8001386:	200b      	movs	r0, #11
 8001388:	f000 f966 	bl	8001658 <writeRegister>
  writeRegister((0x0C), (0x00)); // F2 right disabled
 800138c:	2100      	movs	r1, #0
 800138e:	200c      	movs	r0, #12
 8001390:	f000 f962 	bl	8001658 <writeRegister>
  writeRegister((0x0D), (0x00)); // F4 right disabled
 8001394:	2100      	movs	r1, #0
 8001396:	200d      	movs	r0, #13
 8001398:	f000 f95e 	bl	8001658 <writeRegister>
  writeRegister((0x0E), (0x24)); // F8 right connected to ADC2/ F6 right connected to ADC1
 800139c:	2124      	movs	r1, #36	; 0x24
 800139e:	200e      	movs	r0, #14
 80013a0:	f000 f95a 	bl	8001658 <writeRegister>
  writeRegister((0x0F), (0x00)); // F3 right disabled
 80013a4:	2100      	movs	r1, #0
 80013a6:	200f      	movs	r0, #15
 80013a8:	f000 f956 	bl	8001658 <writeRegister>
  writeRegister((0x10), (0x00)); // F1 right disabled
 80013ac:	2100      	movs	r1, #0
 80013ae:	2010      	movs	r0, #16
 80013b0:	f000 f952 	bl	8001658 <writeRegister>
  writeRegister((0x11), (0x50)); // CLEAR right connected to AD4
 80013b4:	2150      	movs	r1, #80	; 0x50
 80013b6:	2011      	movs	r0, #17
 80013b8:	f000 f94e 	bl	8001658 <writeRegister>
  writeRegister((0x12), (0x00)); // Reserved or disabled
 80013bc:	2100      	movs	r1, #0
 80013be:	2012      	movs	r0, #18
 80013c0:	f000 f94a 	bl	8001658 <writeRegister>
  writeRegister((0x13), (0x06)); // NIR connected to ADC5
 80013c4:	2106      	movs	r1, #6
 80013c6:	2013      	movs	r0, #19
 80013c8:	f000 f946 	bl	8001658 <writeRegister>
}
 80013cc:	bf00      	nop
 80013ce:	bd80      	pop	{r7, pc}

080013d0 <enableSpectralMeasurement>:
	uint8_t regWrite[]={AS7341_ENABLE,0x01}; //PON to 1
	while(HAL_I2C_Master_Transmit(&hi2c, 0x72, regWrite, sizeof(regWrite), HAL_MAX_DELAY) != HAL_OK);
	while(HAL_I2C_IsDeviceReady(&hi2c,0x72,10,200)!=HAL_OK);
}

bool enableSpectralMeasurement(bool enable_measurement) {
 80013d0:	b580      	push	{r7, lr}
 80013d2:	b086      	sub	sp, #24
 80013d4:	af02      	add	r7, sp, #8
 80013d6:	4603      	mov	r3, r0
 80013d8:	71fb      	strb	r3, [r7, #7]
	uint8_t regwrite[]={AS7341_ENABLE,0x01};
 80013da:	f44f 73c0 	mov.w	r3, #384	; 0x180
 80013de:	81bb      	strh	r3, [r7, #12]
	//uint8_t regRead[1]={0};

	if(enable_measurement==0){
 80013e0:	79fb      	ldrb	r3, [r7, #7]
 80013e2:	f083 0301 	eor.w	r3, r3, #1
 80013e6:	b2db      	uxtb	r3, r3
 80013e8:	2b00      	cmp	r3, #0
 80013ea:	d01a      	beq.n	8001422 <enableSpectralMeasurement+0x52>
		regwrite[1]=0x01;
 80013ec:	2301      	movs	r3, #1
 80013ee:	737b      	strb	r3, [r7, #13]
		while(HAL_I2C_Master_Transmit(&hi2c, 0x72, regwrite, sizeof(regwrite), HAL_MAX_DELAY) != HAL_OK);
 80013f0:	bf00      	nop
 80013f2:	f107 020c 	add.w	r2, r7, #12
 80013f6:	f04f 33ff 	mov.w	r3, #4294967295
 80013fa:	9300      	str	r3, [sp, #0]
 80013fc:	2302      	movs	r3, #2
 80013fe:	2172      	movs	r1, #114	; 0x72
 8001400:	4817      	ldr	r0, [pc, #92]	; (8001460 <enableSpectralMeasurement+0x90>)
 8001402:	f003 fffd 	bl	8005400 <HAL_I2C_Master_Transmit>
 8001406:	4603      	mov	r3, r0
 8001408:	2b00      	cmp	r3, #0
 800140a:	d1f2      	bne.n	80013f2 <enableSpectralMeasurement+0x22>
		while(HAL_I2C_IsDeviceReady(&hi2c,0x72,10,200)!=HAL_OK);
 800140c:	bf00      	nop
 800140e:	23c8      	movs	r3, #200	; 0xc8
 8001410:	220a      	movs	r2, #10
 8001412:	2172      	movs	r1, #114	; 0x72
 8001414:	4812      	ldr	r0, [pc, #72]	; (8001460 <enableSpectralMeasurement+0x90>)
 8001416:	f004 f9dd 	bl	80057d4 <HAL_I2C_IsDeviceReady>
 800141a:	4603      	mov	r3, r0
 800141c:	2b00      	cmp	r3, #0
 800141e:	d1f6      	bne.n	800140e <enableSpectralMeasurement+0x3e>
 8001420:	e019      	b.n	8001456 <enableSpectralMeasurement+0x86>
	}
	else{
		regwrite[1]=0x03;
 8001422:	2303      	movs	r3, #3
 8001424:	737b      	strb	r3, [r7, #13]
		while(HAL_I2C_Master_Transmit(&hi2c, 0x72, regwrite, sizeof(regwrite), HAL_MAX_DELAY) != HAL_OK);
 8001426:	bf00      	nop
 8001428:	f107 020c 	add.w	r2, r7, #12
 800142c:	f04f 33ff 	mov.w	r3, #4294967295
 8001430:	9300      	str	r3, [sp, #0]
 8001432:	2302      	movs	r3, #2
 8001434:	2172      	movs	r1, #114	; 0x72
 8001436:	480a      	ldr	r0, [pc, #40]	; (8001460 <enableSpectralMeasurement+0x90>)
 8001438:	f003 ffe2 	bl	8005400 <HAL_I2C_Master_Transmit>
 800143c:	4603      	mov	r3, r0
 800143e:	2b00      	cmp	r3, #0
 8001440:	d1f2      	bne.n	8001428 <enableSpectralMeasurement+0x58>
		while(HAL_I2C_IsDeviceReady(&hi2c,0x72,10,200)!=HAL_OK);
 8001442:	bf00      	nop
 8001444:	23c8      	movs	r3, #200	; 0xc8
 8001446:	220a      	movs	r2, #10
 8001448:	2172      	movs	r1, #114	; 0x72
 800144a:	4805      	ldr	r0, [pc, #20]	; (8001460 <enableSpectralMeasurement+0x90>)
 800144c:	f004 f9c2 	bl	80057d4 <HAL_I2C_IsDeviceReady>
 8001450:	4603      	mov	r3, r0
 8001452:	2b00      	cmp	r3, #0
 8001454:	d1f6      	bne.n	8001444 <enableSpectralMeasurement+0x74>
	}
  return 1;
 8001456:	2301      	movs	r3, #1
}
 8001458:	4618      	mov	r0, r3
 800145a:	3710      	adds	r7, #16
 800145c:	46bd      	mov	sp, r7
 800145e:	bd80      	pop	{r7, pc}
 8001460:	2000845c 	.word	0x2000845c

08001464 <AS7341init>:

/*!  @brief Initializer for post i2c/spi init
 *   @param sensor_id Optional unique ID for the sensor set
 *   @returns True if chip identified and initialized
 */
bool AS7341init(int32_t sensor_id){
 8001464:	b580      	push	{r7, lr}
 8001466:	b086      	sub	sp, #24
 8001468:	af02      	add	r7, sp, #8
 800146a:	6078      	str	r0, [r7, #4]
    //POWER enable true
    uint8_t regWrite[]={AS7341_ENABLE,0x01}; //PON to 1
 800146c:	f44f 73c0 	mov.w	r3, #384	; 0x180
 8001470:	81bb      	strh	r3, [r7, #12]
	while(HAL_I2C_Master_Transmit(&hi2c, 0x72, regWrite, sizeof(regWrite), HAL_MAX_DELAY) != HAL_OK);
 8001472:	bf00      	nop
 8001474:	f107 020c 	add.w	r2, r7, #12
 8001478:	f04f 33ff 	mov.w	r3, #4294967295
 800147c:	9300      	str	r3, [sp, #0]
 800147e:	2302      	movs	r3, #2
 8001480:	2172      	movs	r1, #114	; 0x72
 8001482:	480a      	ldr	r0, [pc, #40]	; (80014ac <AS7341init+0x48>)
 8001484:	f003 ffbc 	bl	8005400 <HAL_I2C_Master_Transmit>
 8001488:	4603      	mov	r3, r0
 800148a:	2b00      	cmp	r3, #0
 800148c:	d1f2      	bne.n	8001474 <AS7341init+0x10>
	while(HAL_I2C_IsDeviceReady(&hi2c,0x72,10,200)!=HAL_OK);
 800148e:	bf00      	nop
 8001490:	23c8      	movs	r3, #200	; 0xc8
 8001492:	220a      	movs	r2, #10
 8001494:	2172      	movs	r1, #114	; 0x72
 8001496:	4805      	ldr	r0, [pc, #20]	; (80014ac <AS7341init+0x48>)
 8001498:	f004 f99c 	bl	80057d4 <HAL_I2C_IsDeviceReady>
 800149c:	4603      	mov	r3, r0
 800149e:	2b00      	cmp	r3, #0
 80014a0:	d1f6      	bne.n	8001490 <AS7341init+0x2c>
	return 1;
 80014a2:	2301      	movs	r3, #1
}
 80014a4:	4618      	mov	r0, r3
 80014a6:	3710      	adds	r7, #16
 80014a8:	46bd      	mov	sp, r7
 80014aa:	bd80      	pop	{r7, pc}
 80014ac:	2000845c 	.word	0x2000845c

080014b0 <enableSMUX>:

bool enableSMUX() {
 80014b0:	b580      	push	{r7, lr}
 80014b2:	b084      	sub	sp, #16
 80014b4:	af02      	add	r7, sp, #8
	uint8_t regwrite[]={AS7341_ENABLE,0x19};
 80014b6:	f44f 53cc 	mov.w	r3, #6528	; 0x1980
 80014ba:	80bb      	strh	r3, [r7, #4]
	uint8_t regRead[1]={0};
 80014bc:	2300      	movs	r3, #0
 80014be:	703b      	strb	r3, [r7, #0]

	while(HAL_I2C_Master_Transmit(&hi2c, 0x72, regwrite, sizeof(regwrite), HAL_MAX_DELAY) != HAL_OK);
 80014c0:	bf00      	nop
 80014c2:	1d3a      	adds	r2, r7, #4
 80014c4:	f04f 33ff 	mov.w	r3, #4294967295
 80014c8:	9300      	str	r3, [sp, #0]
 80014ca:	2302      	movs	r3, #2
 80014cc:	2172      	movs	r1, #114	; 0x72
 80014ce:	4820      	ldr	r0, [pc, #128]	; (8001550 <enableSMUX+0xa0>)
 80014d0:	f003 ff96 	bl	8005400 <HAL_I2C_Master_Transmit>
 80014d4:	4603      	mov	r3, r0
 80014d6:	2b00      	cmp	r3, #0
 80014d8:	d1f3      	bne.n	80014c2 <enableSMUX+0x12>
	while(HAL_I2C_IsDeviceReady(&hi2c,0x72,10,200)!=HAL_OK);
 80014da:	bf00      	nop
 80014dc:	23c8      	movs	r3, #200	; 0xc8
 80014de:	220a      	movs	r2, #10
 80014e0:	2172      	movs	r1, #114	; 0x72
 80014e2:	481b      	ldr	r0, [pc, #108]	; (8001550 <enableSMUX+0xa0>)
 80014e4:	f004 f976 	bl	80057d4 <HAL_I2C_IsDeviceReady>
 80014e8:	4603      	mov	r3, r0
 80014ea:	2b00      	cmp	r3, #0
 80014ec:	d1f6      	bne.n	80014dc <enableSMUX+0x2c>


	regwrite[0]=AS7341_ENABLE;//0xA9 to AS7341_ENABLE
 80014ee:	2380      	movs	r3, #128	; 0x80
 80014f0:	713b      	strb	r3, [r7, #4]
	regRead[0]=0;
 80014f2:	2300      	movs	r3, #0
 80014f4:	703b      	strb	r3, [r7, #0]
	while(regRead[0]==0){
 80014f6:	e023      	b.n	8001540 <enableSMUX+0x90>
		while(HAL_I2C_Master_Transmit(&hi2c, 0x72, regwrite, 1, HAL_MAX_DELAY) != HAL_OK);
 80014f8:	bf00      	nop
 80014fa:	1d3a      	adds	r2, r7, #4
 80014fc:	f04f 33ff 	mov.w	r3, #4294967295
 8001500:	9300      	str	r3, [sp, #0]
 8001502:	2301      	movs	r3, #1
 8001504:	2172      	movs	r1, #114	; 0x72
 8001506:	4812      	ldr	r0, [pc, #72]	; (8001550 <enableSMUX+0xa0>)
 8001508:	f003 ff7a 	bl	8005400 <HAL_I2C_Master_Transmit>
 800150c:	4603      	mov	r3, r0
 800150e:	2b00      	cmp	r3, #0
 8001510:	d1f3      	bne.n	80014fa <enableSMUX+0x4a>
		while(HAL_I2C_IsDeviceReady(&hi2c,0x72,10,200)!=HAL_OK);
 8001512:	bf00      	nop
 8001514:	23c8      	movs	r3, #200	; 0xc8
 8001516:	220a      	movs	r2, #10
 8001518:	2172      	movs	r1, #114	; 0x72
 800151a:	480d      	ldr	r0, [pc, #52]	; (8001550 <enableSMUX+0xa0>)
 800151c:	f004 f95a 	bl	80057d4 <HAL_I2C_IsDeviceReady>
 8001520:	4603      	mov	r3, r0
 8001522:	2b00      	cmp	r3, #0
 8001524:	d1f6      	bne.n	8001514 <enableSMUX+0x64>
		while(HAL_I2C_Master_Receive(&hi2c, 0x72, regRead, sizeof(regRead), HAL_MAX_DELAY)!= HAL_OK);
 8001526:	bf00      	nop
 8001528:	463a      	mov	r2, r7
 800152a:	f04f 33ff 	mov.w	r3, #4294967295
 800152e:	9300      	str	r3, [sp, #0]
 8001530:	2301      	movs	r3, #1
 8001532:	2172      	movs	r1, #114	; 0x72
 8001534:	4806      	ldr	r0, [pc, #24]	; (8001550 <enableSMUX+0xa0>)
 8001536:	f004 f857 	bl	80055e8 <HAL_I2C_Master_Receive>
 800153a:	4603      	mov	r3, r0
 800153c:	2b00      	cmp	r3, #0
 800153e:	d1f3      	bne.n	8001528 <enableSMUX+0x78>
	while(regRead[0]==0){
 8001540:	783b      	ldrb	r3, [r7, #0]
 8001542:	2b00      	cmp	r3, #0
 8001544:	d0d8      	beq.n	80014f8 <enableSMUX+0x48>

		//sprintf(msg, "enableSMUX = %d\r\n", regRead[0]);
		//HAL_UART_Transmit(&huart2,(uint8_t*)msg,strlen(msg),HAL_MAX_DELAY);
	}

    return 1;
 8001546:	2301      	movs	r3, #1
}
 8001548:	4618      	mov	r0, r3
 800154a:	3708      	adds	r7, #8
 800154c:	46bd      	mov	sp, r7
 800154e:	bd80      	pop	{r7, pc}
 8001550:	2000845c 	.word	0x2000845c

08001554 <enableFlickerDetection>:

bool enableFlickerDetection(bool enable_fd){
 8001554:	b580      	push	{r7, lr}
 8001556:	b086      	sub	sp, #24
 8001558:	af02      	add	r7, sp, #8
 800155a:	4603      	mov	r3, r0
 800155c:	71fb      	strb	r3, [r7, #7]
	uint8_t regWrite[]={AS7341_ENABLE,0x40}; //PON to 1
 800155e:	f44f 4381 	mov.w	r3, #16512	; 0x4080
 8001562:	81bb      	strh	r3, [r7, #12]
	while(HAL_I2C_Master_Transmit(&hi2c, 0x72, regWrite, sizeof(regWrite), HAL_MAX_DELAY) != HAL_OK);
 8001564:	bf00      	nop
 8001566:	f107 020c 	add.w	r2, r7, #12
 800156a:	f04f 33ff 	mov.w	r3, #4294967295
 800156e:	9300      	str	r3, [sp, #0]
 8001570:	2302      	movs	r3, #2
 8001572:	2172      	movs	r1, #114	; 0x72
 8001574:	480a      	ldr	r0, [pc, #40]	; (80015a0 <enableFlickerDetection+0x4c>)
 8001576:	f003 ff43 	bl	8005400 <HAL_I2C_Master_Transmit>
 800157a:	4603      	mov	r3, r0
 800157c:	2b00      	cmp	r3, #0
 800157e:	d1f2      	bne.n	8001566 <enableFlickerDetection+0x12>
	while(HAL_I2C_IsDeviceReady(&hi2c,0x72,10,200)!=HAL_OK);
 8001580:	bf00      	nop
 8001582:	23c8      	movs	r3, #200	; 0xc8
 8001584:	220a      	movs	r2, #10
 8001586:	2172      	movs	r1, #114	; 0x72
 8001588:	4805      	ldr	r0, [pc, #20]	; (80015a0 <enableFlickerDetection+0x4c>)
 800158a:	f004 f923 	bl	80057d4 <HAL_I2C_IsDeviceReady>
 800158e:	4603      	mov	r3, r0
 8001590:	2b00      	cmp	r3, #0
 8001592:	d1f6      	bne.n	8001582 <enableFlickerDetection+0x2e>
	return 1;
 8001594:	2301      	movs	r3, #1
}
 8001596:	4618      	mov	r0, r3
 8001598:	3710      	adds	r7, #16
 800159a:	46bd      	mov	sp, r7
 800159c:	bd80      	pop	{r7, pc}
 800159e:	bf00      	nop
 80015a0:	2000845c 	.word	0x2000845c

080015a4 <getFlickerDetectStatus>:
/**
 * @brief Returns the flicker detection status
 *
 * @return int8_t
 */
int8_t getFlickerDetectStatus(void){
 80015a4:	b580      	push	{r7, lr}
 80015a6:	b084      	sub	sp, #16
 80015a8:	af02      	add	r7, sp, #8
	uint8_t read[1];
	uint8_t regCh[] = {AS7341_FD_STATUS};
 80015aa:	23db      	movs	r3, #219	; 0xdb
 80015ac:	703b      	strb	r3, [r7, #0]

	while(HAL_I2C_Master_Transmit(&hi2c, 0x72, regCh, 2, HAL_MAX_DELAY) != HAL_OK);
 80015ae:	bf00      	nop
 80015b0:	463a      	mov	r2, r7
 80015b2:	f04f 33ff 	mov.w	r3, #4294967295
 80015b6:	9300      	str	r3, [sp, #0]
 80015b8:	2302      	movs	r3, #2
 80015ba:	2172      	movs	r1, #114	; 0x72
 80015bc:	4811      	ldr	r0, [pc, #68]	; (8001604 <getFlickerDetectStatus+0x60>)
 80015be:	f003 ff1f 	bl	8005400 <HAL_I2C_Master_Transmit>
 80015c2:	4603      	mov	r3, r0
 80015c4:	2b00      	cmp	r3, #0
 80015c6:	d1f3      	bne.n	80015b0 <getFlickerDetectStatus+0xc>
	while(HAL_I2C_IsDeviceReady(&hi2c,0x72,10,200)!=HAL_OK);
 80015c8:	bf00      	nop
 80015ca:	23c8      	movs	r3, #200	; 0xc8
 80015cc:	220a      	movs	r2, #10
 80015ce:	2172      	movs	r1, #114	; 0x72
 80015d0:	480c      	ldr	r0, [pc, #48]	; (8001604 <getFlickerDetectStatus+0x60>)
 80015d2:	f004 f8ff 	bl	80057d4 <HAL_I2C_IsDeviceReady>
 80015d6:	4603      	mov	r3, r0
 80015d8:	2b00      	cmp	r3, #0
 80015da:	d1f6      	bne.n	80015ca <getFlickerDetectStatus+0x26>
	while(HAL_I2C_Master_Receive(&hi2c, 0x72, read, sizeof(read), HAL_MAX_DELAY)!= HAL_OK);
 80015dc:	bf00      	nop
 80015de:	1d3a      	adds	r2, r7, #4
 80015e0:	f04f 33ff 	mov.w	r3, #4294967295
 80015e4:	9300      	str	r3, [sp, #0]
 80015e6:	2301      	movs	r3, #1
 80015e8:	2172      	movs	r1, #114	; 0x72
 80015ea:	4806      	ldr	r0, [pc, #24]	; (8001604 <getFlickerDetectStatus+0x60>)
 80015ec:	f003 fffc 	bl	80055e8 <HAL_I2C_Master_Receive>
 80015f0:	4603      	mov	r3, r0
 80015f2:	2b00      	cmp	r3, #0
 80015f4:	d1f3      	bne.n	80015de <getFlickerDetectStatus+0x3a>

	return read[0];
 80015f6:	793b      	ldrb	r3, [r7, #4]
 80015f8:	b25b      	sxtb	r3, r3
}
 80015fa:	4618      	mov	r0, r3
 80015fc:	3708      	adds	r7, #8
 80015fe:	46bd      	mov	sp, r7
 8001600:	bd80      	pop	{r7, pc}
 8001602:	bf00      	nop
 8001604:	2000845c 	.word	0x2000845c

08001608 <setSMUXCommand>:

bool setSMUXCommand(as7341_smux_cmd_t command) {
 8001608:	b580      	push	{r7, lr}
 800160a:	b086      	sub	sp, #24
 800160c:	af02      	add	r7, sp, #8
 800160e:	4603      	mov	r3, r0
 8001610:	71fb      	strb	r3, [r7, #7]
	uint8_t regwrite[]={AS7341_CFG6,0x10}; //should be command << to something
 8001612:	f241 03af 	movw	r3, #4271	; 0x10af
 8001616:	81bb      	strh	r3, [r7, #12]
	while(HAL_I2C_Master_Transmit(&hi2c, 0x72, regwrite, sizeof(regwrite), HAL_MAX_DELAY) != HAL_OK);
 8001618:	bf00      	nop
 800161a:	f107 020c 	add.w	r2, r7, #12
 800161e:	f04f 33ff 	mov.w	r3, #4294967295
 8001622:	9300      	str	r3, [sp, #0]
 8001624:	2302      	movs	r3, #2
 8001626:	2172      	movs	r1, #114	; 0x72
 8001628:	480a      	ldr	r0, [pc, #40]	; (8001654 <setSMUXCommand+0x4c>)
 800162a:	f003 fee9 	bl	8005400 <HAL_I2C_Master_Transmit>
 800162e:	4603      	mov	r3, r0
 8001630:	2b00      	cmp	r3, #0
 8001632:	d1f2      	bne.n	800161a <setSMUXCommand+0x12>
	while(HAL_I2C_IsDeviceReady(&hi2c,0x72,10,200)!=HAL_OK);
 8001634:	bf00      	nop
 8001636:	23c8      	movs	r3, #200	; 0xc8
 8001638:	220a      	movs	r2, #10
 800163a:	2172      	movs	r1, #114	; 0x72
 800163c:	4805      	ldr	r0, [pc, #20]	; (8001654 <setSMUXCommand+0x4c>)
 800163e:	f004 f8c9 	bl	80057d4 <HAL_I2C_IsDeviceReady>
 8001642:	4603      	mov	r3, r0
 8001644:	2b00      	cmp	r3, #0
 8001646:	d1f6      	bne.n	8001636 <setSMUXCommand+0x2e>
	return 1;
 8001648:	2301      	movs	r3, #1
}
 800164a:	4618      	mov	r0, r3
 800164c:	3710      	adds	r7, #16
 800164e:	46bd      	mov	sp, r7
 8001650:	bd80      	pop	{r7, pc}
 8001652:	bf00      	nop
 8001654:	2000845c 	.word	0x2000845c

08001658 <writeRegister>:

void writeRegister(uint8_t addr, uint8_t val) {
 8001658:	b580      	push	{r7, lr}
 800165a:	b086      	sub	sp, #24
 800165c:	af02      	add	r7, sp, #8
 800165e:	4603      	mov	r3, r0
 8001660:	460a      	mov	r2, r1
 8001662:	71fb      	strb	r3, [r7, #7]
 8001664:	4613      	mov	r3, r2
 8001666:	71bb      	strb	r3, [r7, #6]
	uint8_t data[] = {addr, val};
 8001668:	79fb      	ldrb	r3, [r7, #7]
 800166a:	733b      	strb	r3, [r7, #12]
 800166c:	79bb      	ldrb	r3, [r7, #6]
 800166e:	737b      	strb	r3, [r7, #13]
	while(HAL_I2C_Master_Transmit(&hi2c, 0x72, data, sizeof(data), HAL_MAX_DELAY) != HAL_OK);
 8001670:	bf00      	nop
 8001672:	f107 020c 	add.w	r2, r7, #12
 8001676:	f04f 33ff 	mov.w	r3, #4294967295
 800167a:	9300      	str	r3, [sp, #0]
 800167c:	2302      	movs	r3, #2
 800167e:	2172      	movs	r1, #114	; 0x72
 8001680:	480a      	ldr	r0, [pc, #40]	; (80016ac <writeRegister+0x54>)
 8001682:	f003 febd 	bl	8005400 <HAL_I2C_Master_Transmit>
 8001686:	4603      	mov	r3, r0
 8001688:	2b00      	cmp	r3, #0
 800168a:	d1f2      	bne.n	8001672 <writeRegister+0x1a>
	while(HAL_I2C_IsDeviceReady(&hi2c,0x72,10,200)!=HAL_OK);
 800168c:	bf00      	nop
 800168e:	23c8      	movs	r3, #200	; 0xc8
 8001690:	220a      	movs	r2, #10
 8001692:	2172      	movs	r1, #114	; 0x72
 8001694:	4805      	ldr	r0, [pc, #20]	; (80016ac <writeRegister+0x54>)
 8001696:	f004 f89d 	bl	80057d4 <HAL_I2C_IsDeviceReady>
 800169a:	4603      	mov	r3, r0
 800169c:	2b00      	cmp	r3, #0
 800169e:	d1f6      	bne.n	800168e <writeRegister+0x36>

}
 80016a0:	bf00      	nop
 80016a2:	bf00      	nop
 80016a4:	3710      	adds	r7, #16
 80016a6:	46bd      	mov	sp, r7
 80016a8:	bd80      	pop	{r7, pc}
 80016aa:	bf00      	nop
 80016ac:	2000845c 	.word	0x2000845c

080016b0 <setSMUXLowChannels>:


void setSMUXLowChannels(bool f1_f4) {
 80016b0:	b580      	push	{r7, lr}
 80016b2:	b082      	sub	sp, #8
 80016b4:	af00      	add	r7, sp, #0
 80016b6:	4603      	mov	r3, r0
 80016b8:	71fb      	strb	r3, [r7, #7]
  enableSpectralMeasurement(false);
 80016ba:	2000      	movs	r0, #0
 80016bc:	f7ff fe88 	bl	80013d0 <enableSpectralMeasurement>
  setSMUXCommand(AS7341_SMUX_CMD_WRITE);
 80016c0:	2002      	movs	r0, #2
 80016c2:	f7ff ffa1 	bl	8001608 <setSMUXCommand>
  if (f1_f4) {
 80016c6:	79fb      	ldrb	r3, [r7, #7]
 80016c8:	2b00      	cmp	r3, #0
 80016ca:	d002      	beq.n	80016d2 <setSMUXLowChannels+0x22>
    setup_F1F4_Clear_NIR();
 80016cc:	f7ff fdd8 	bl	8001280 <setup_F1F4_Clear_NIR>
 80016d0:	e001      	b.n	80016d6 <setSMUXLowChannels+0x26>
  } else {
    setup_F5F8_Clear_NIR();
 80016d2:	f7ff fe29 	bl	8001328 <setup_F5F8_Clear_NIR>
  }
  enableSMUX(&hi2c);
 80016d6:	4803      	ldr	r0, [pc, #12]	; (80016e4 <setSMUXLowChannels+0x34>)
 80016d8:	f7ff feea 	bl	80014b0 <enableSMUX>
}
 80016dc:	bf00      	nop
 80016de:	3708      	adds	r7, #8
 80016e0:	46bd      	mov	sp, r7
 80016e2:	bd80      	pop	{r7, pc}
 80016e4:	2000845c 	.word	0x2000845c

080016e8 <getThermocoupleTemp>:
}

/*----------------------------- Sensor Measurements ---------------------*/

uint8_t getThermocoupleTemp(bool units)
{
 80016e8:	b580      	push	{r7, lr}
 80016ea:	b084      	sub	sp, #16
 80016ec:	af00      	add	r7, sp, #0
 80016ee:	4603      	mov	r3, r0
 80016f0:	71fb      	strb	r3, [r7, #7]
  int16_t raw = readDoubleRegister(HOT_JUNC_TEMP);
 80016f2:	2000      	movs	r0, #0
 80016f4:	f000 f822 	bl	800173c <readDoubleRegister>
 80016f8:	4603      	mov	r3, r0
 80016fa:	81fb      	strh	r3, [r7, #14]
  uint8_t LSB = raw & 0x00FF;
 80016fc:	89fb      	ldrh	r3, [r7, #14]
 80016fe:	737b      	strb	r3, [r7, #13]
  uint8_t MSB = raw>>8;
 8001700:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001704:	121b      	asrs	r3, r3, #8
 8001706:	b21b      	sxth	r3, r3
 8001708:	733b      	strb	r3, [r7, #12]

  if((MSB & 0x80) == 0x80){
 800170a:	f997 300c 	ldrsb.w	r3, [r7, #12]
 800170e:	2b00      	cmp	r3, #0
 8001710:	da08      	bge.n	8001724 <getThermocoupleTemp+0x3c>
	  return(((MSB*16)+(LSB/16))-4096);
 8001712:	7b3b      	ldrb	r3, [r7, #12]
 8001714:	011b      	lsls	r3, r3, #4
 8001716:	b2da      	uxtb	r2, r3
 8001718:	7b7b      	ldrb	r3, [r7, #13]
 800171a:	091b      	lsrs	r3, r3, #4
 800171c:	b2db      	uxtb	r3, r3
 800171e:	4413      	add	r3, r2
 8001720:	b2db      	uxtb	r3, r3
 8001722:	e007      	b.n	8001734 <getThermocoupleTemp+0x4c>
  }
  else{
	  return(((MSB*16)+(LSB/16)));
 8001724:	7b3b      	ldrb	r3, [r7, #12]
 8001726:	011b      	lsls	r3, r3, #4
 8001728:	b2da      	uxtb	r2, r3
 800172a:	7b7b      	ldrb	r3, [r7, #13]
 800172c:	091b      	lsrs	r3, r3, #4
 800172e:	b2db      	uxtb	r3, r3
 8001730:	4413      	add	r3, r2
 8001732:	b2db      	uxtb	r3, r3
  }
}
 8001734:	4618      	mov	r0, r3
 8001736:	3710      	adds	r7, #16
 8001738:	46bd      	mov	sp, r7
 800173a:	bd80      	pop	{r7, pc}

0800173c <readDoubleRegister>:
  return read8bits;

}

uint16_t readDoubleRegister(MCP9600_Register reg)
{
 800173c:	b580      	push	{r7, lr}
 800173e:	b086      	sub	sp, #24
 8001740:	af02      	add	r7, sp, #8
 8001742:	4603      	mov	r3, r0
 8001744:	71fb      	strb	r3, [r7, #7]
  //Attempt to read the register until we exit with no error code
  //This attempts to fix the bug where clock stretching sometimes failes, as
  //described in the MCP9600 eratta
	uint8_t read[2]={0,0};
 8001746:	2300      	movs	r3, #0
 8001748:	81bb      	strh	r3, [r7, #12]
	uint16_t read16bits = 0;
 800174a:	2300      	movs	r3, #0
 800174c:	81fb      	strh	r3, [r7, #14]

	while(HAL_I2C_Master_Transmit(&hi2c, 0xCE, &reg, 1, HAL_MAX_DELAY) != HAL_OK);
 800174e:	bf00      	nop
 8001750:	1dfa      	adds	r2, r7, #7
 8001752:	f04f 33ff 	mov.w	r3, #4294967295
 8001756:	9300      	str	r3, [sp, #0]
 8001758:	2301      	movs	r3, #1
 800175a:	21ce      	movs	r1, #206	; 0xce
 800175c:	4815      	ldr	r0, [pc, #84]	; (80017b4 <readDoubleRegister+0x78>)
 800175e:	f003 fe4f 	bl	8005400 <HAL_I2C_Master_Transmit>
 8001762:	4603      	mov	r3, r0
 8001764:	2b00      	cmp	r3, #0
 8001766:	d1f3      	bne.n	8001750 <readDoubleRegister+0x14>
	while(HAL_I2C_IsDeviceReady(&hi2c,0xCE,10,200)!=HAL_OK);
 8001768:	bf00      	nop
 800176a:	23c8      	movs	r3, #200	; 0xc8
 800176c:	220a      	movs	r2, #10
 800176e:	21ce      	movs	r1, #206	; 0xce
 8001770:	4810      	ldr	r0, [pc, #64]	; (80017b4 <readDoubleRegister+0x78>)
 8001772:	f004 f82f 	bl	80057d4 <HAL_I2C_IsDeviceReady>
 8001776:	4603      	mov	r3, r0
 8001778:	2b00      	cmp	r3, #0
 800177a:	d1f6      	bne.n	800176a <readDoubleRegister+0x2e>
	while(HAL_I2C_Master_Receive(&hi2c, 0XCF, read, sizeof(read), HAL_MAX_DELAY)!= HAL_OK);
 800177c:	bf00      	nop
 800177e:	f107 020c 	add.w	r2, r7, #12
 8001782:	f04f 33ff 	mov.w	r3, #4294967295
 8001786:	9300      	str	r3, [sp, #0]
 8001788:	2302      	movs	r3, #2
 800178a:	21cf      	movs	r1, #207	; 0xcf
 800178c:	4809      	ldr	r0, [pc, #36]	; (80017b4 <readDoubleRegister+0x78>)
 800178e:	f003 ff2b 	bl	80055e8 <HAL_I2C_Master_Receive>
 8001792:	4603      	mov	r3, r0
 8001794:	2b00      	cmp	r3, #0
 8001796:	d1f2      	bne.n	800177e <readDoubleRegister+0x42>
	read16bits = (read[0] << 8) | read[1];
 8001798:	7b3b      	ldrb	r3, [r7, #12]
 800179a:	021b      	lsls	r3, r3, #8
 800179c:	b21a      	sxth	r2, r3
 800179e:	7b7b      	ldrb	r3, [r7, #13]
 80017a0:	b21b      	sxth	r3, r3
 80017a2:	4313      	orrs	r3, r2
 80017a4:	b21b      	sxth	r3, r3
 80017a6:	81fb      	strh	r3, [r7, #14]
	return read16bits;
 80017a8:	89fb      	ldrh	r3, [r7, #14]


}
 80017aa:	4618      	mov	r0, r3
 80017ac:	3710      	adds	r7, #16
 80017ae:	46bd      	mov	sp, r7
 80017b0:	bd80      	pop	{r7, pc}
 80017b2:	bf00      	nop
 80017b4:	2000845c 	.word	0x2000845c

080017b8 <PCA9685begin>:
#include <stdint.h>
#include <stdbool.h>
#include <main.h>
#include <PCA9685.h>

bool PCA9685begin(I2C_HandleTypeDef hi2c1, uint8_t prescale){
 80017b8:	b084      	sub	sp, #16
 80017ba:	b580      	push	{r7, lr}
 80017bc:	af00      	add	r7, sp, #0
 80017be:	f107 0c08 	add.w	ip, r7, #8
 80017c2:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
	hi2c3=hi2c1;
 80017c6:	4b07      	ldr	r3, [pc, #28]	; (80017e4 <PCA9685begin+0x2c>)
 80017c8:	4618      	mov	r0, r3
 80017ca:	f107 0308 	add.w	r3, r7, #8
 80017ce:	224c      	movs	r2, #76	; 0x4c
 80017d0:	4619      	mov	r1, r3
 80017d2:	f009 fd4d 	bl	800b270 <memcpy>
}
 80017d6:	bf00      	nop
 80017d8:	4618      	mov	r0, r3
 80017da:	46bd      	mov	sp, r7
 80017dc:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80017e0:	b004      	add	sp, #16
 80017e2:	4770      	bx	lr
 80017e4:	200084a8 	.word	0x200084a8

080017e8 <pca9685_init>:
	//HAL_I2C_Master_Receive(hi2c,address,res,1,1);
	return res;
}

void pca9685_init(uint8_t address)
{
 80017e8:	b580      	push	{r7, lr}
 80017ea:	b086      	sub	sp, #24
 80017ec:	af02      	add	r7, sp, #8
 80017ee:	4603      	mov	r3, r0
 80017f0:	71fb      	strb	r3, [r7, #7]

 uint8_t initStruct[2];
 uint8_t prescale = 0x03; // hardcoded
 80017f2:	2303      	movs	r3, #3
 80017f4:	73fb      	strb	r3, [r7, #15]
 HAL_I2C_Master_Transmit(&hi2c3, address, PCA9685_MODE1, 1, 1);
 80017f6:	79fb      	ldrb	r3, [r7, #7]
 80017f8:	b299      	uxth	r1, r3
 80017fa:	2301      	movs	r3, #1
 80017fc:	9300      	str	r3, [sp, #0]
 80017fe:	2301      	movs	r3, #1
 8001800:	2200      	movs	r2, #0
 8001802:	4823      	ldr	r0, [pc, #140]	; (8001890 <pca9685_init+0xa8>)
 8001804:	f003 fdfc 	bl	8005400 <HAL_I2C_Master_Transmit>
 uint8_t oldmode = 0x00; // hardcoded
 8001808:	2300      	movs	r3, #0
 800180a:	73bb      	strb	r3, [r7, #14]
 //uint8_t oldmode = PCA9685_read(hi2c,address,PCA9685_MODE1);
 // HAL_I2C_Master_Receive(hi2c, address, &oldmode, 1, 1);
 uint8_t newmode = ((oldmode & 0x7F) | 0x10);
 800180c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8001810:	f003 036f 	and.w	r3, r3, #111	; 0x6f
 8001814:	b25b      	sxtb	r3, r3
 8001816:	f043 0310 	orr.w	r3, r3, #16
 800181a:	b25b      	sxtb	r3, r3
 800181c:	737b      	strb	r3, [r7, #13]
 initStruct[0] = PCA9685_MODE1;
 800181e:	2300      	movs	r3, #0
 8001820:	723b      	strb	r3, [r7, #8]
 initStruct[1] = newmode;
 8001822:	7b7b      	ldrb	r3, [r7, #13]
 8001824:	727b      	strb	r3, [r7, #9]
 HAL_I2C_Master_Transmit(&hi2c3, address, initStruct, 2, 1);
 8001826:	79fb      	ldrb	r3, [r7, #7]
 8001828:	b299      	uxth	r1, r3
 800182a:	f107 0208 	add.w	r2, r7, #8
 800182e:	2301      	movs	r3, #1
 8001830:	9300      	str	r3, [sp, #0]
 8001832:	2302      	movs	r3, #2
 8001834:	4816      	ldr	r0, [pc, #88]	; (8001890 <pca9685_init+0xa8>)
 8001836:	f003 fde3 	bl	8005400 <HAL_I2C_Master_Transmit>
 //initStruct[0] = 0xFE;
 initStruct[1] = prescale;
 800183a:	7bfb      	ldrb	r3, [r7, #15]
 800183c:	727b      	strb	r3, [r7, #9]
 HAL_I2C_Master_Transmit(&hi2c3, address, initStruct, 2, 1);
 800183e:	79fb      	ldrb	r3, [r7, #7]
 8001840:	b299      	uxth	r1, r3
 8001842:	f107 0208 	add.w	r2, r7, #8
 8001846:	2301      	movs	r3, #1
 8001848:	9300      	str	r3, [sp, #0]
 800184a:	2302      	movs	r3, #2
 800184c:	4810      	ldr	r0, [pc, #64]	; (8001890 <pca9685_init+0xa8>)
 800184e:	f003 fdd7 	bl	8005400 <HAL_I2C_Master_Transmit>
 //initStruct[0] = PCA9685_MODE1;
 initStruct[1] = oldmode;
 8001852:	7bbb      	ldrb	r3, [r7, #14]
 8001854:	727b      	strb	r3, [r7, #9]
 HAL_I2C_Master_Transmit(&hi2c3, address, initStruct, 2, 1);
 8001856:	79fb      	ldrb	r3, [r7, #7]
 8001858:	b299      	uxth	r1, r3
 800185a:	f107 0208 	add.w	r2, r7, #8
 800185e:	2301      	movs	r3, #1
 8001860:	9300      	str	r3, [sp, #0]
 8001862:	2302      	movs	r3, #2
 8001864:	480a      	ldr	r0, [pc, #40]	; (8001890 <pca9685_init+0xa8>)
 8001866:	f003 fdcb 	bl	8005400 <HAL_I2C_Master_Transmit>
 //osDelay(5);
 initStruct[1] = (oldmode | 0xA1);
 800186a:	7bbb      	ldrb	r3, [r7, #14]
 800186c:	f063 035e 	orn	r3, r3, #94	; 0x5e
 8001870:	b2db      	uxtb	r3, r3
 8001872:	727b      	strb	r3, [r7, #9]
 HAL_I2C_Master_Transmit(&hi2c3, address, initStruct, 2, 1);
 8001874:	79fb      	ldrb	r3, [r7, #7]
 8001876:	b299      	uxth	r1, r3
 8001878:	f107 0208 	add.w	r2, r7, #8
 800187c:	2301      	movs	r3, #1
 800187e:	9300      	str	r3, [sp, #0]
 8001880:	2302      	movs	r3, #2
 8001882:	4803      	ldr	r0, [pc, #12]	; (8001890 <pca9685_init+0xa8>)
 8001884:	f003 fdbc 	bl	8005400 <HAL_I2C_Master_Transmit>
 //turn off all LED
 //all_led_off(address);
}
 8001888:	bf00      	nop
 800188a:	3710      	adds	r7, #16
 800188c:	46bd      	mov	sp, r7
 800188e:	bd80      	pop	{r7, pc}
 8001890:	200084a8 	.word	0x200084a8

08001894 <pca9685_pwm>:

void pca9685_pwm(uint8_t address, uint8_t num, uint16_t on, uint16_t off)
{
 8001894:	b590      	push	{r4, r7, lr}
 8001896:	b087      	sub	sp, #28
 8001898:	af02      	add	r7, sp, #8
 800189a:	4604      	mov	r4, r0
 800189c:	4608      	mov	r0, r1
 800189e:	4611      	mov	r1, r2
 80018a0:	461a      	mov	r2, r3
 80018a2:	4623      	mov	r3, r4
 80018a4:	71fb      	strb	r3, [r7, #7]
 80018a6:	4603      	mov	r3, r0
 80018a8:	71bb      	strb	r3, [r7, #6]
 80018aa:	460b      	mov	r3, r1
 80018ac:	80bb      	strh	r3, [r7, #4]
 80018ae:	4613      	mov	r3, r2
 80018b0:	807b      	strh	r3, [r7, #2]
	uint8_t outputBuffer[] = {0x06 + 4*num, on, (on >> 8), off, (off >> 8)};
 80018b2:	79bb      	ldrb	r3, [r7, #6]
 80018b4:	009b      	lsls	r3, r3, #2
 80018b6:	b2db      	uxtb	r3, r3
 80018b8:	3306      	adds	r3, #6
 80018ba:	b2db      	uxtb	r3, r3
 80018bc:	723b      	strb	r3, [r7, #8]
 80018be:	88bb      	ldrh	r3, [r7, #4]
 80018c0:	b2db      	uxtb	r3, r3
 80018c2:	727b      	strb	r3, [r7, #9]
 80018c4:	88bb      	ldrh	r3, [r7, #4]
 80018c6:	0a1b      	lsrs	r3, r3, #8
 80018c8:	b29b      	uxth	r3, r3
 80018ca:	b2db      	uxtb	r3, r3
 80018cc:	72bb      	strb	r3, [r7, #10]
 80018ce:	887b      	ldrh	r3, [r7, #2]
 80018d0:	b2db      	uxtb	r3, r3
 80018d2:	72fb      	strb	r3, [r7, #11]
 80018d4:	887b      	ldrh	r3, [r7, #2]
 80018d6:	0a1b      	lsrs	r3, r3, #8
 80018d8:	b29b      	uxth	r3, r3
 80018da:	b2db      	uxtb	r3, r3
 80018dc:	733b      	strb	r3, [r7, #12]
	HAL_I2C_Master_Transmit(&hi2c3, address, outputBuffer, sizeof(outputBuffer), 1);
 80018de:	79fb      	ldrb	r3, [r7, #7]
 80018e0:	b299      	uxth	r1, r3
 80018e2:	f107 0208 	add.w	r2, r7, #8
 80018e6:	2301      	movs	r3, #1
 80018e8:	9300      	str	r3, [sp, #0]
 80018ea:	2305      	movs	r3, #5
 80018ec:	4803      	ldr	r0, [pc, #12]	; (80018fc <pca9685_pwm+0x68>)
 80018ee:	f003 fd87 	bl	8005400 <HAL_I2C_Master_Transmit>
}
 80018f2:	bf00      	nop
 80018f4:	3714      	adds	r7, #20
 80018f6:	46bd      	mov	sp, r7
 80018f8:	bd90      	pop	{r4, r7, pc}
 80018fa:	bf00      	nop
 80018fc:	200084a8 	.word	0x200084a8

08001900 <pca9685_mult_pwm>:

void pca9685_mult_pwm(uint8_t address, uint16_t num, uint16_t on, uint16_t off)
{
 8001900:	b590      	push	{r4, r7, lr}
 8001902:	b08b      	sub	sp, #44	; 0x2c
 8001904:	af02      	add	r7, sp, #8
 8001906:	4604      	mov	r4, r0
 8001908:	4608      	mov	r0, r1
 800190a:	4611      	mov	r1, r2
 800190c:	461a      	mov	r2, r3
 800190e:	4623      	mov	r3, r4
 8001910:	71fb      	strb	r3, [r7, #7]
 8001912:	4603      	mov	r3, r0
 8001914:	80bb      	strh	r3, [r7, #4]
 8001916:	460b      	mov	r3, r1
 8001918:	807b      	strh	r3, [r7, #2]
 800191a:	4613      	mov	r3, r2
 800191c:	803b      	strh	r3, [r7, #0]


	int i, iter;

	for (i=1, iter=1; i<65535; i<<=1, iter++)
 800191e:	2301      	movs	r3, #1
 8001920:	61fb      	str	r3, [r7, #28]
 8001922:	2301      	movs	r3, #1
 8001924:	61bb      	str	r3, [r7, #24]
 8001926:	e047      	b.n	80019b8 <pca9685_mult_pwm+0xb8>
	{
		if (num & i)
 8001928:	88ba      	ldrh	r2, [r7, #4]
 800192a:	69fb      	ldr	r3, [r7, #28]
 800192c:	4013      	ands	r3, r2
 800192e:	2b00      	cmp	r3, #0
 8001930:	d022      	beq.n	8001978 <pca9685_mult_pwm+0x78>
		{
			uint8_t outputBuffer[] = {0x06 + 4*((iter)-1), on, (on >> 8), off, (off >> 8)};
 8001932:	69bb      	ldr	r3, [r7, #24]
 8001934:	3b01      	subs	r3, #1
 8001936:	b2db      	uxtb	r3, r3
 8001938:	009b      	lsls	r3, r3, #2
 800193a:	b2db      	uxtb	r3, r3
 800193c:	3306      	adds	r3, #6
 800193e:	b2db      	uxtb	r3, r3
 8001940:	743b      	strb	r3, [r7, #16]
 8001942:	887b      	ldrh	r3, [r7, #2]
 8001944:	b2db      	uxtb	r3, r3
 8001946:	747b      	strb	r3, [r7, #17]
 8001948:	887b      	ldrh	r3, [r7, #2]
 800194a:	0a1b      	lsrs	r3, r3, #8
 800194c:	b29b      	uxth	r3, r3
 800194e:	b2db      	uxtb	r3, r3
 8001950:	74bb      	strb	r3, [r7, #18]
 8001952:	883b      	ldrh	r3, [r7, #0]
 8001954:	b2db      	uxtb	r3, r3
 8001956:	74fb      	strb	r3, [r7, #19]
 8001958:	883b      	ldrh	r3, [r7, #0]
 800195a:	0a1b      	lsrs	r3, r3, #8
 800195c:	b29b      	uxth	r3, r3
 800195e:	b2db      	uxtb	r3, r3
 8001960:	753b      	strb	r3, [r7, #20]
			HAL_I2C_Master_Transmit(&hi2c3, address, outputBuffer, sizeof(outputBuffer), 1);
 8001962:	79fb      	ldrb	r3, [r7, #7]
 8001964:	b299      	uxth	r1, r3
 8001966:	f107 0210 	add.w	r2, r7, #16
 800196a:	2301      	movs	r3, #1
 800196c:	9300      	str	r3, [sp, #0]
 800196e:	2305      	movs	r3, #5
 8001970:	4816      	ldr	r0, [pc, #88]	; (80019cc <pca9685_mult_pwm+0xcc>)
 8001972:	f003 fd45 	bl	8005400 <HAL_I2C_Master_Transmit>
 8001976:	e019      	b.n	80019ac <pca9685_mult_pwm+0xac>
		}
		else
		{
			uint8_t outputBuffer[] = {0x06 + 4*((iter)-1), 0, (0 >> 8), 4096, (4096 >> 8)};
 8001978:	69bb      	ldr	r3, [r7, #24]
 800197a:	3b01      	subs	r3, #1
 800197c:	b2db      	uxtb	r3, r3
 800197e:	009b      	lsls	r3, r3, #2
 8001980:	b2db      	uxtb	r3, r3
 8001982:	3306      	adds	r3, #6
 8001984:	b2db      	uxtb	r3, r3
 8001986:	723b      	strb	r3, [r7, #8]
 8001988:	2300      	movs	r3, #0
 800198a:	727b      	strb	r3, [r7, #9]
 800198c:	2300      	movs	r3, #0
 800198e:	72bb      	strb	r3, [r7, #10]
 8001990:	2300      	movs	r3, #0
 8001992:	72fb      	strb	r3, [r7, #11]
 8001994:	2310      	movs	r3, #16
 8001996:	733b      	strb	r3, [r7, #12]
			HAL_I2C_Master_Transmit(&hi2c3, address, outputBuffer, sizeof(outputBuffer), 1);
 8001998:	79fb      	ldrb	r3, [r7, #7]
 800199a:	b299      	uxth	r1, r3
 800199c:	f107 0208 	add.w	r2, r7, #8
 80019a0:	2301      	movs	r3, #1
 80019a2:	9300      	str	r3, [sp, #0]
 80019a4:	2305      	movs	r3, #5
 80019a6:	4809      	ldr	r0, [pc, #36]	; (80019cc <pca9685_mult_pwm+0xcc>)
 80019a8:	f003 fd2a 	bl	8005400 <HAL_I2C_Master_Transmit>
	for (i=1, iter=1; i<65535; i<<=1, iter++)
 80019ac:	69fb      	ldr	r3, [r7, #28]
 80019ae:	005b      	lsls	r3, r3, #1
 80019b0:	61fb      	str	r3, [r7, #28]
 80019b2:	69bb      	ldr	r3, [r7, #24]
 80019b4:	3301      	adds	r3, #1
 80019b6:	61bb      	str	r3, [r7, #24]
 80019b8:	69fb      	ldr	r3, [r7, #28]
 80019ba:	f64f 72fe 	movw	r2, #65534	; 0xfffe
 80019be:	4293      	cmp	r3, r2
 80019c0:	ddb2      	ble.n	8001928 <pca9685_mult_pwm+0x28>
	{
		uint8_t outputBuffer[] = {0x06 + 4*((num & 0b00000010)-1), on, (on >> 8), off, (off >> 8)};
		HAL_I2C_Master_Transmit(hi2c, address, outputBuffer, sizeof(outputBuffer), 1);
	}
	*/
}
 80019c2:	bf00      	nop
 80019c4:	bf00      	nop
 80019c6:	3724      	adds	r7, #36	; 0x24
 80019c8:	46bd      	mov	sp, r7
 80019ca:	bd90      	pop	{r4, r7, pc}
 80019cc:	200084a8 	.word	0x200084a8

080019d0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80019d0:	b5f0      	push	{r4, r5, r6, r7, lr}
 80019d2:	b091      	sub	sp, #68	; 0x44
 80019d4:	af10      	add	r7, sp, #64	; 0x40
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80019d6:	f001 fb72 	bl	80030be <HAL_Init>
  //uint8_t I2C_address = 0x80;
  //pca9685_init(&hi2c3, I2C_address);
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80019da:	f000 f8c3 	bl	8001b64 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80019de:	f000 fbf3 	bl	80021c8 <MX_GPIO_Init>
  MX_DMA_Init();
 80019e2:	f000 fbcb 	bl	800217c <MX_DMA_Init>
  MX_I2C1_Init();
 80019e6:	f000 f9f1 	bl	8001dcc <MX_I2C1_Init>
  MX_CAN1_Init();
 80019ea:	f000 f9b9 	bl	8001d60 <MX_CAN1_Init>
  MX_TIM1_Init();
 80019ee:	f000 fa69 	bl	8001ec4 <MX_TIM1_Init>
  MX_ADC1_Init();
 80019f2:	f000 f951 	bl	8001c98 <MX_ADC1_Init>
  MX_TIM15_Init();
 80019f6:	f000 fb0d 	bl	8002014 <MX_TIM15_Init>
  MX_USART2_UART_Init();
 80019fa:	f000 fb8f 	bl	800211c <MX_USART2_UART_Init>
  MX_I2C3_Init();
 80019fe:	f000 fa23 	bl	8001e48 <MX_I2C3_Init>
  /* USER CODE BEGIN 2 */
	  PCA9685begin(hi2c1,0);
 8001a02:	4e4a      	ldr	r6, [pc, #296]	; (8001b2c <main+0x15c>)
 8001a04:	2300      	movs	r3, #0
 8001a06:	930f      	str	r3, [sp, #60]	; 0x3c
 8001a08:	466d      	mov	r5, sp
 8001a0a:	f106 0410 	add.w	r4, r6, #16
 8001a0e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001a10:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001a12:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001a14:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001a16:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001a18:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001a1a:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 8001a1e:	e885 0007 	stmia.w	r5, {r0, r1, r2}
 8001a22:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 8001a26:	f7ff fec7 	bl	80017b8 <PCA9685begin>
	  pca9685_init(0x80);
 8001a2a:	2080      	movs	r0, #128	; 0x80
 8001a2c:	f7ff fedc 	bl	80017e8 <pca9685_init>
	  RxData[0]=8;
 8001a30:	4b3f      	ldr	r3, [pc, #252]	; (8001b30 <main+0x160>)
 8001a32:	2208      	movs	r2, #8
 8001a34:	701a      	strb	r2, [r3, #0]
	  RxData[1]=0;
 8001a36:	4b3e      	ldr	r3, [pc, #248]	; (8001b30 <main+0x160>)
 8001a38:	2200      	movs	r2, #0
 8001a3a:	705a      	strb	r2, [r3, #1]
  	if (coTimerStart(&timer1, (1000ul * 1000ul), timerCallback, NULL, CO_TIMER_ATTR_ROUNDUP_CYCLIC) != RET_OK)  {
  		errorHandler(16);
  	}
*/

  sFilterConfig.FilterBank = 0;
 8001a3c:	4b3d      	ldr	r3, [pc, #244]	; (8001b34 <main+0x164>)
 8001a3e:	2200      	movs	r2, #0
 8001a40:	615a      	str	r2, [r3, #20]
  sFilterConfig.FilterMode = CAN_FILTERMODE_IDMASK;
 8001a42:	4b3c      	ldr	r3, [pc, #240]	; (8001b34 <main+0x164>)
 8001a44:	2200      	movs	r2, #0
 8001a46:	619a      	str	r2, [r3, #24]
  sFilterConfig.FilterScale = CAN_FILTERSCALE_32BIT;
 8001a48:	4b3a      	ldr	r3, [pc, #232]	; (8001b34 <main+0x164>)
 8001a4a:	2201      	movs	r2, #1
 8001a4c:	61da      	str	r2, [r3, #28]
  sFilterConfig.FilterIdHigh = 0x033<<5;
 8001a4e:	4b39      	ldr	r3, [pc, #228]	; (8001b34 <main+0x164>)
 8001a50:	f44f 62cc 	mov.w	r2, #1632	; 0x660
 8001a54:	601a      	str	r2, [r3, #0]
  sFilterConfig.FilterIdLow = 0x0000;
 8001a56:	4b37      	ldr	r3, [pc, #220]	; (8001b34 <main+0x164>)
 8001a58:	2200      	movs	r2, #0
 8001a5a:	605a      	str	r2, [r3, #4]
  sFilterConfig.FilterMaskIdHigh = 0x0000;
 8001a5c:	4b35      	ldr	r3, [pc, #212]	; (8001b34 <main+0x164>)
 8001a5e:	2200      	movs	r2, #0
 8001a60:	609a      	str	r2, [r3, #8]
  sFilterConfig.FilterMaskIdLow = 0x0000;
 8001a62:	4b34      	ldr	r3, [pc, #208]	; (8001b34 <main+0x164>)
 8001a64:	2200      	movs	r2, #0
 8001a66:	60da      	str	r2, [r3, #12]
  sFilterConfig.FilterFIFOAssignment = CAN_RX_FIFO0;
 8001a68:	4b32      	ldr	r3, [pc, #200]	; (8001b34 <main+0x164>)
 8001a6a:	2200      	movs	r2, #0
 8001a6c:	611a      	str	r2, [r3, #16]
  sFilterConfig.FilterActivation = ENABLE;
 8001a6e:	4b31      	ldr	r3, [pc, #196]	; (8001b34 <main+0x164>)
 8001a70:	2201      	movs	r2, #1
 8001a72:	621a      	str	r2, [r3, #32]
  sFilterConfig.SlaveStartFilterBank = 14;
 8001a74:	4b2f      	ldr	r3, [pc, #188]	; (8001b34 <main+0x164>)
 8001a76:	220e      	movs	r2, #14
 8001a78:	625a      	str	r2, [r3, #36]	; 0x24

  if (HAL_CAN_ConfigFilter(&hcan1, &sFilterConfig) != HAL_OK)
 8001a7a:	492e      	ldr	r1, [pc, #184]	; (8001b34 <main+0x164>)
 8001a7c:	482e      	ldr	r0, [pc, #184]	; (8001b38 <main+0x168>)
 8001a7e:	f002 fb06 	bl	800408e <HAL_CAN_ConfigFilter>
 8001a82:	4603      	mov	r3, r0
 8001a84:	2b00      	cmp	r3, #0
 8001a86:	d001      	beq.n	8001a8c <main+0xbc>
  {
	  Error_Handler();
 8001a88:	f000 feca 	bl	8002820 <Error_Handler>
  }

  if (HAL_CAN_Start(&hcan1) != HAL_OK)
 8001a8c:	482a      	ldr	r0, [pc, #168]	; (8001b38 <main+0x168>)
 8001a8e:	f002 fbc8 	bl	8004222 <HAL_CAN_Start>
 8001a92:	4603      	mov	r3, r0
 8001a94:	2b00      	cmp	r3, #0
 8001a96:	d001      	beq.n	8001a9c <main+0xcc>
  {

	  Error_Handler();
 8001a98:	f000 fec2 	bl	8002820 <Error_Handler>
  }

  if (HAL_CAN_ActivateNotification(&hcan1, CAN_IT_RX_FIFO0_OVERRUN) != HAL_OK)
 8001a9c:	2108      	movs	r1, #8
 8001a9e:	4826      	ldr	r0, [pc, #152]	; (8001b38 <main+0x168>)
 8001aa0:	f002 fe14 	bl	80046cc <HAL_CAN_ActivateNotification>
 8001aa4:	4603      	mov	r3, r0
 8001aa6:	2b00      	cmp	r3, #0
 8001aa8:	d001      	beq.n	8001aae <main+0xde>
  {

	  Error_Handler();
 8001aaa:	f000 feb9 	bl	8002820 <Error_Handler>
  }
  if (HAL_CAN_ActivateNotification(&hcan1, CAN_IT_TX_MAILBOX_EMPTY) != HAL_OK)
 8001aae:	2101      	movs	r1, #1
 8001ab0:	4821      	ldr	r0, [pc, #132]	; (8001b38 <main+0x168>)
 8001ab2:	f002 fe0b 	bl	80046cc <HAL_CAN_ActivateNotification>
 8001ab6:	4603      	mov	r3, r0
 8001ab8:	2b00      	cmp	r3, #0
 8001aba:	d001      	beq.n	8001ac0 <main+0xf0>
  {

	  Error_Handler();
 8001abc:	f000 feb0 	bl	8002820 <Error_Handler>
  }
  if (HAL_CAN_ActivateNotification(&hcan1, CAN_IT_RX_FIFO0_MSG_PENDING) != HAL_OK)
 8001ac0:	2102      	movs	r1, #2
 8001ac2:	481d      	ldr	r0, [pc, #116]	; (8001b38 <main+0x168>)
 8001ac4:	f002 fe02 	bl	80046cc <HAL_CAN_ActivateNotification>
 8001ac8:	4603      	mov	r3, r0
 8001aca:	2b00      	cmp	r3, #0
 8001acc:	d001      	beq.n	8001ad2 <main+0x102>
  {

	  Error_Handler();
 8001ace:	f000 fea7 	bl	8002820 <Error_Handler>
  }
  TxHeader.StdId = 0x07; //07
 8001ad2:	4b1a      	ldr	r3, [pc, #104]	; (8001b3c <main+0x16c>)
 8001ad4:	2207      	movs	r2, #7
 8001ad6:	601a      	str	r2, [r3, #0]
  //TxHeader.ExtId = 0x01; //delete
  TxHeader.RTR = CAN_RTR_DATA;
 8001ad8:	4b18      	ldr	r3, [pc, #96]	; (8001b3c <main+0x16c>)
 8001ada:	2200      	movs	r2, #0
 8001adc:	60da      	str	r2, [r3, #12]
  TxHeader.IDE = CAN_ID_STD;
 8001ade:	4b17      	ldr	r3, [pc, #92]	; (8001b3c <main+0x16c>)
 8001ae0:	2200      	movs	r2, #0
 8001ae2:	609a      	str	r2, [r3, #8]
  TxHeader.DLC = 8;
 8001ae4:	4b15      	ldr	r3, [pc, #84]	; (8001b3c <main+0x16c>)
 8001ae6:	2208      	movs	r2, #8
 8001ae8:	611a      	str	r2, [r3, #16]
  TxHeader.TransmitGlobalTime = DISABLE;
 8001aea:	4b14      	ldr	r3, [pc, #80]	; (8001b3c <main+0x16c>)
 8001aec:	2200      	movs	r2, #0
 8001aee:	751a      	strb	r2, [r3, #20]


  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8001af0:	f006 ff8c 	bl	8008a0c <osKernelInitialize>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
  defaultTaskHandle = osThreadNew(StartDefaultTask, NULL, &defaultTask_attributes);
 8001af4:	4a12      	ldr	r2, [pc, #72]	; (8001b40 <main+0x170>)
 8001af6:	2100      	movs	r1, #0
 8001af8:	4812      	ldr	r0, [pc, #72]	; (8001b44 <main+0x174>)
 8001afa:	f006 ffd1 	bl	8008aa0 <osThreadNew>
 8001afe:	4603      	mov	r3, r0
 8001b00:	4a11      	ldr	r2, [pc, #68]	; (8001b48 <main+0x178>)
 8001b02:	6013      	str	r3, [r2, #0]

  /* creation of readTempTask */
  readTempTaskHandle = osThreadNew(StartReadTempTask, NULL, &readTempTask_attributes);
 8001b04:	4a11      	ldr	r2, [pc, #68]	; (8001b4c <main+0x17c>)
 8001b06:	2100      	movs	r1, #0
 8001b08:	4811      	ldr	r0, [pc, #68]	; (8001b50 <main+0x180>)
 8001b0a:	f006 ffc9 	bl	8008aa0 <osThreadNew>
 8001b0e:	4603      	mov	r3, r0
 8001b10:	4a10      	ldr	r2, [pc, #64]	; (8001b54 <main+0x184>)
 8001b12:	6013      	str	r3, [r2, #0]

  /* creation of readLightTask */
  readLightTaskHandle = osThreadNew(StartReadLightTask, NULL, &readLightTask_attributes);
 8001b14:	4a10      	ldr	r2, [pc, #64]	; (8001b58 <main+0x188>)
 8001b16:	2100      	movs	r1, #0
 8001b18:	4810      	ldr	r0, [pc, #64]	; (8001b5c <main+0x18c>)
 8001b1a:	f006 ffc1 	bl	8008aa0 <osThreadNew>
 8001b1e:	4603      	mov	r3, r0
 8001b20:	4a0f      	ldr	r2, [pc, #60]	; (8001b60 <main+0x190>)
 8001b22:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 8001b24:	f006 ff96 	bl	8008a54 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8001b28:	e7fe      	b.n	8001b28 <main+0x158>
 8001b2a:	bf00      	nop
 8001b2c:	20008568 	.word	0x20008568
 8001b30:	20008704 	.word	0x20008704
 8001b34:	200084f4 	.word	0x200084f4
 8001b38:	20008790 	.word	0x20008790
 8001b3c:	200087b8 	.word	0x200087b8
 8001b40:	0800e0a8 	.word	0x0800e0a8
 8001b44:	080022ad 	.word	0x080022ad
 8001b48:	2000851c 	.word	0x2000851c
 8001b4c:	0800e0cc 	.word	0x0800e0cc
 8001b50:	080027d1 	.word	0x080027d1
 8001b54:	20008600 	.word	0x20008600
 8001b58:	0800e0f0 	.word	0x0800e0f0
 8001b5c:	080027db 	.word	0x080027db
 8001b60:	200086fc 	.word	0x200086fc

08001b64 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001b64:	b580      	push	{r7, lr}
 8001b66:	b0ac      	sub	sp, #176	; 0xb0
 8001b68:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001b6a:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8001b6e:	2244      	movs	r2, #68	; 0x44
 8001b70:	2100      	movs	r1, #0
 8001b72:	4618      	mov	r0, r3
 8001b74:	f009 fb8a 	bl	800b28c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001b78:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8001b7c:	2200      	movs	r2, #0
 8001b7e:	601a      	str	r2, [r3, #0]
 8001b80:	605a      	str	r2, [r3, #4]
 8001b82:	609a      	str	r2, [r3, #8]
 8001b84:	60da      	str	r2, [r3, #12]
 8001b86:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001b88:	1d3b      	adds	r3, r7, #4
 8001b8a:	2254      	movs	r2, #84	; 0x54
 8001b8c:	2100      	movs	r1, #0
 8001b8e:	4618      	mov	r0, r3
 8001b90:	f009 fb7c 	bl	800b28c <memset>

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8001b94:	f004 f99e 	bl	8005ed4 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 8001b98:	4b3e      	ldr	r3, [pc, #248]	; (8001c94 <SystemClock_Config+0x130>)
 8001b9a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001b9e:	4a3d      	ldr	r2, [pc, #244]	; (8001c94 <SystemClock_Config+0x130>)
 8001ba0:	f023 0318 	bic.w	r3, r3, #24
 8001ba4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSE|RCC_OSCILLATORTYPE_MSI;
 8001ba8:	2314      	movs	r3, #20
 8001baa:	66fb      	str	r3, [r7, #108]	; 0x6c
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8001bac:	2301      	movs	r3, #1
 8001bae:	677b      	str	r3, [r7, #116]	; 0x74
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8001bb0:	2301      	movs	r3, #1
 8001bb2:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8001bb6:	2300      	movs	r3, #0
 8001bb8:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_9;
 8001bbc:	2390      	movs	r3, #144	; 0x90
 8001bbe:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001bc2:	2302      	movs	r3, #2
 8001bc4:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 8001bc8:	2301      	movs	r3, #1
 8001bca:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
  RCC_OscInitStruct.PLL.PLLM = 5;
 8001bce:	2305      	movs	r3, #5
 8001bd0:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  RCC_OscInitStruct.PLL.PLLN = 16;
 8001bd4:	2310      	movs	r3, #16
 8001bd6:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8001bda:	2307      	movs	r3, #7
 8001bdc:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8001be0:	2302      	movs	r3, #2
 8001be2:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV6;
 8001be6:	2306      	movs	r3, #6
 8001be8:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001bec:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8001bf0:	4618      	mov	r0, r3
 8001bf2:	f004 f9e3 	bl	8005fbc <HAL_RCC_OscConfig>
 8001bf6:	4603      	mov	r3, r0
 8001bf8:	2b00      	cmp	r3, #0
 8001bfa:	d001      	beq.n	8001c00 <SystemClock_Config+0x9c>
  {
    Error_Handler();
 8001bfc:	f000 fe10 	bl	8002820 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001c00:	230f      	movs	r3, #15
 8001c02:	65bb      	str	r3, [r7, #88]	; 0x58
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001c04:	2303      	movs	r3, #3
 8001c06:	65fb      	str	r3, [r7, #92]	; 0x5c
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV8;
 8001c08:	23a0      	movs	r3, #160	; 0xa0
 8001c0a:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV16;
 8001c0c:	f44f 63e0 	mov.w	r3, #1792	; 0x700
 8001c10:	667b      	str	r3, [r7, #100]	; 0x64
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001c12:	2300      	movs	r3, #0
 8001c14:	66bb      	str	r3, [r7, #104]	; 0x68

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8001c16:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8001c1a:	2100      	movs	r1, #0
 8001c1c:	4618      	mov	r0, r3
 8001c1e:	f004 fded 	bl	80067fc <HAL_RCC_ClockConfig>
 8001c22:	4603      	mov	r3, r0
 8001c24:	2b00      	cmp	r3, #0
 8001c26:	d001      	beq.n	8001c2c <SystemClock_Config+0xc8>
  {
    Error_Handler();
 8001c28:	f000 fdfa 	bl	8002820 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2|RCC_PERIPHCLK_I2C1
 8001c2c:	f244 1342 	movw	r3, #16706	; 0x4142
 8001c30:	607b      	str	r3, [r7, #4]
                              |RCC_PERIPHCLK_I2C3|RCC_PERIPHCLK_ADC;
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_SYSCLK;
 8001c32:	2304      	movs	r3, #4
 8001c34:	62bb      	str	r3, [r7, #40]	; 0x28
  PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8001c36:	2300      	movs	r3, #0
 8001c38:	633b      	str	r3, [r7, #48]	; 0x30
  PeriphClkInit.I2c3ClockSelection = RCC_I2C3CLKSOURCE_PCLK1;
 8001c3a:	2300      	movs	r3, #0
 8001c3c:	637b      	str	r3, [r7, #52]	; 0x34
  PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 8001c3e:	f04f 5380 	mov.w	r3, #268435456	; 0x10000000
 8001c42:	64fb      	str	r3, [r7, #76]	; 0x4c
  PeriphClkInit.PLLSAI1.PLLSAI1Source = RCC_PLLSOURCE_MSI;
 8001c44:	2301      	movs	r3, #1
 8001c46:	60bb      	str	r3, [r7, #8]
  PeriphClkInit.PLLSAI1.PLLSAI1M = 5;
 8001c48:	2305      	movs	r3, #5
 8001c4a:	60fb      	str	r3, [r7, #12]
  PeriphClkInit.PLLSAI1.PLLSAI1N = 14;
 8001c4c:	230e      	movs	r3, #14
 8001c4e:	613b      	str	r3, [r7, #16]
  PeriphClkInit.PLLSAI1.PLLSAI1P = RCC_PLLP_DIV7;
 8001c50:	2307      	movs	r3, #7
 8001c52:	617b      	str	r3, [r7, #20]
  PeriphClkInit.PLLSAI1.PLLSAI1Q = RCC_PLLQ_DIV2;
 8001c54:	2302      	movs	r3, #2
 8001c56:	61bb      	str	r3, [r7, #24]
  PeriphClkInit.PLLSAI1.PLLSAI1R = RCC_PLLR_DIV2;
 8001c58:	2302      	movs	r3, #2
 8001c5a:	61fb      	str	r3, [r7, #28]
  PeriphClkInit.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_ADC1CLK;
 8001c5c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8001c60:	623b      	str	r3, [r7, #32]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001c62:	1d3b      	adds	r3, r7, #4
 8001c64:	4618      	mov	r0, r3
 8001c66:	f004 ffff 	bl	8006c68 <HAL_RCCEx_PeriphCLKConfig>
 8001c6a:	4603      	mov	r3, r0
 8001c6c:	2b00      	cmp	r3, #0
 8001c6e:	d001      	beq.n	8001c74 <SystemClock_Config+0x110>
  {
    Error_Handler();
 8001c70:	f000 fdd6 	bl	8002820 <Error_Handler>
  }
  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8001c74:	f44f 7000 	mov.w	r0, #512	; 0x200
 8001c78:	f004 f94a 	bl	8005f10 <HAL_PWREx_ControlVoltageScaling>
 8001c7c:	4603      	mov	r3, r0
 8001c7e:	2b00      	cmp	r3, #0
 8001c80:	d001      	beq.n	8001c86 <SystemClock_Config+0x122>
  {
    Error_Handler();
 8001c82:	f000 fdcd 	bl	8002820 <Error_Handler>
  }
  /** Enable MSI Auto calibration
  */
  HAL_RCCEx_EnableMSIPLLMode();
 8001c86:	f005 f9e3 	bl	8007050 <HAL_RCCEx_EnableMSIPLLMode>
}
 8001c8a:	bf00      	nop
 8001c8c:	37b0      	adds	r7, #176	; 0xb0
 8001c8e:	46bd      	mov	sp, r7
 8001c90:	bd80      	pop	{r7, pc}
 8001c92:	bf00      	nop
 8001c94:	40021000 	.word	0x40021000

08001c98 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001c98:	b580      	push	{r7, lr}
 8001c9a:	b086      	sub	sp, #24
 8001c9c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001c9e:	463b      	mov	r3, r7
 8001ca0:	2200      	movs	r2, #0
 8001ca2:	601a      	str	r2, [r3, #0]
 8001ca4:	605a      	str	r2, [r3, #4]
 8001ca6:	609a      	str	r2, [r3, #8]
 8001ca8:	60da      	str	r2, [r3, #12]
 8001caa:	611a      	str	r2, [r3, #16]
 8001cac:	615a      	str	r2, [r3, #20]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Common config
  */
  hadc1.Instance = ADC1;
 8001cae:	4b29      	ldr	r3, [pc, #164]	; (8001d54 <MX_ADC1_Init+0xbc>)
 8001cb0:	4a29      	ldr	r2, [pc, #164]	; (8001d58 <MX_ADC1_Init+0xc0>)
 8001cb2:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8001cb4:	4b27      	ldr	r3, [pc, #156]	; (8001d54 <MX_ADC1_Init+0xbc>)
 8001cb6:	2200      	movs	r2, #0
 8001cb8:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001cba:	4b26      	ldr	r3, [pc, #152]	; (8001d54 <MX_ADC1_Init+0xbc>)
 8001cbc:	2200      	movs	r2, #0
 8001cbe:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001cc0:	4b24      	ldr	r3, [pc, #144]	; (8001d54 <MX_ADC1_Init+0xbc>)
 8001cc2:	2200      	movs	r2, #0
 8001cc4:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8001cc6:	4b23      	ldr	r3, [pc, #140]	; (8001d54 <MX_ADC1_Init+0xbc>)
 8001cc8:	2200      	movs	r2, #0
 8001cca:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001ccc:	4b21      	ldr	r3, [pc, #132]	; (8001d54 <MX_ADC1_Init+0xbc>)
 8001cce:	2204      	movs	r2, #4
 8001cd0:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8001cd2:	4b20      	ldr	r3, [pc, #128]	; (8001d54 <MX_ADC1_Init+0xbc>)
 8001cd4:	2200      	movs	r2, #0
 8001cd6:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001cd8:	4b1e      	ldr	r3, [pc, #120]	; (8001d54 <MX_ADC1_Init+0xbc>)
 8001cda:	2200      	movs	r2, #0
 8001cdc:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 1;
 8001cde:	4b1d      	ldr	r3, [pc, #116]	; (8001d54 <MX_ADC1_Init+0xbc>)
 8001ce0:	2201      	movs	r2, #1
 8001ce2:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001ce4:	4b1b      	ldr	r3, [pc, #108]	; (8001d54 <MX_ADC1_Init+0xbc>)
 8001ce6:	2200      	movs	r2, #0
 8001ce8:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001cec:	4b19      	ldr	r3, [pc, #100]	; (8001d54 <MX_ADC1_Init+0xbc>)
 8001cee:	2200      	movs	r2, #0
 8001cf0:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001cf2:	4b18      	ldr	r3, [pc, #96]	; (8001d54 <MX_ADC1_Init+0xbc>)
 8001cf4:	2200      	movs	r2, #0
 8001cf6:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8001cf8:	4b16      	ldr	r3, [pc, #88]	; (8001d54 <MX_ADC1_Init+0xbc>)
 8001cfa:	2200      	movs	r2, #0
 8001cfc:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8001d00:	4b14      	ldr	r3, [pc, #80]	; (8001d54 <MX_ADC1_Init+0xbc>)
 8001d02:	2200      	movs	r2, #0
 8001d04:	635a      	str	r2, [r3, #52]	; 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 8001d06:	4b13      	ldr	r3, [pc, #76]	; (8001d54 <MX_ADC1_Init+0xbc>)
 8001d08:	2200      	movs	r2, #0
 8001d0a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001d0e:	4811      	ldr	r0, [pc, #68]	; (8001d54 <MX_ADC1_Init+0xbc>)
 8001d10:	f001 fb9a 	bl	8003448 <HAL_ADC_Init>
 8001d14:	4603      	mov	r3, r0
 8001d16:	2b00      	cmp	r3, #0
 8001d18:	d001      	beq.n	8001d1e <MX_ADC1_Init+0x86>
  {
    Error_Handler();
 8001d1a:	f000 fd81 	bl	8002820 <Error_Handler>
  }
  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_6;
 8001d1e:	4b0f      	ldr	r3, [pc, #60]	; (8001d5c <MX_ADC1_Init+0xc4>)
 8001d20:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001d22:	2306      	movs	r3, #6
 8001d24:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
 8001d26:	2300      	movs	r3, #0
 8001d28:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8001d2a:	237f      	movs	r3, #127	; 0x7f
 8001d2c:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8001d2e:	2304      	movs	r3, #4
 8001d30:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 8001d32:	2300      	movs	r3, #0
 8001d34:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001d36:	463b      	mov	r3, r7
 8001d38:	4619      	mov	r1, r3
 8001d3a:	4806      	ldr	r0, [pc, #24]	; (8001d54 <MX_ADC1_Init+0xbc>)
 8001d3c:	f001 fccc 	bl	80036d8 <HAL_ADC_ConfigChannel>
 8001d40:	4603      	mov	r3, r0
 8001d42:	2b00      	cmp	r3, #0
 8001d44:	d001      	beq.n	8001d4a <MX_ADC1_Init+0xb2>
  {
    Error_Handler();
 8001d46:	f000 fd6b 	bl	8002820 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001d4a:	bf00      	nop
 8001d4c:	3718      	adds	r7, #24
 8001d4e:	46bd      	mov	sp, r7
 8001d50:	bd80      	pop	{r7, pc}
 8001d52:	bf00      	nop
 8001d54:	20008604 	.word	0x20008604
 8001d58:	50040000 	.word	0x50040000
 8001d5c:	19200040 	.word	0x19200040

08001d60 <MX_CAN1_Init>:
  * @brief CAN1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN1_Init(void)
{
 8001d60:	b580      	push	{r7, lr}
 8001d62:	af00      	add	r7, sp, #0
  /* USER CODE END CAN1_Init 0 */

  /* USER CODE BEGIN CAN1_Init 1 */

  /* USER CODE END CAN1_Init 1 */
  hcan1.Instance = CAN1;
 8001d64:	4b17      	ldr	r3, [pc, #92]	; (8001dc4 <MX_CAN1_Init+0x64>)
 8001d66:	4a18      	ldr	r2, [pc, #96]	; (8001dc8 <MX_CAN1_Init+0x68>)
 8001d68:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 1;
 8001d6a:	4b16      	ldr	r3, [pc, #88]	; (8001dc4 <MX_CAN1_Init+0x64>)
 8001d6c:	2201      	movs	r2, #1
 8001d6e:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 8001d70:	4b14      	ldr	r3, [pc, #80]	; (8001dc4 <MX_CAN1_Init+0x64>)
 8001d72:	2200      	movs	r2, #0
 8001d74:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8001d76:	4b13      	ldr	r3, [pc, #76]	; (8001dc4 <MX_CAN1_Init+0x64>)
 8001d78:	2200      	movs	r2, #0
 8001d7a:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_2TQ;
 8001d7c:	4b11      	ldr	r3, [pc, #68]	; (8001dc4 <MX_CAN1_Init+0x64>)
 8001d7e:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8001d82:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_2TQ;
 8001d84:	4b0f      	ldr	r3, [pc, #60]	; (8001dc4 <MX_CAN1_Init+0x64>)
 8001d86:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8001d8a:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 8001d8c:	4b0d      	ldr	r3, [pc, #52]	; (8001dc4 <MX_CAN1_Init+0x64>)
 8001d8e:	2200      	movs	r2, #0
 8001d90:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = DISABLE;
 8001d92:	4b0c      	ldr	r3, [pc, #48]	; (8001dc4 <MX_CAN1_Init+0x64>)
 8001d94:	2200      	movs	r2, #0
 8001d96:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 8001d98:	4b0a      	ldr	r3, [pc, #40]	; (8001dc4 <MX_CAN1_Init+0x64>)
 8001d9a:	2200      	movs	r2, #0
 8001d9c:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = DISABLE;
 8001d9e:	4b09      	ldr	r3, [pc, #36]	; (8001dc4 <MX_CAN1_Init+0x64>)
 8001da0:	2200      	movs	r2, #0
 8001da2:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 8001da4:	4b07      	ldr	r3, [pc, #28]	; (8001dc4 <MX_CAN1_Init+0x64>)
 8001da6:	2200      	movs	r2, #0
 8001da8:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 8001daa:	4b06      	ldr	r3, [pc, #24]	; (8001dc4 <MX_CAN1_Init+0x64>)
 8001dac:	2200      	movs	r2, #0
 8001dae:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 8001db0:	4804      	ldr	r0, [pc, #16]	; (8001dc4 <MX_CAN1_Init+0x64>)
 8001db2:	f002 f871 	bl	8003e98 <HAL_CAN_Init>
 8001db6:	4603      	mov	r3, r0
 8001db8:	2b00      	cmp	r3, #0
 8001dba:	d001      	beq.n	8001dc0 <MX_CAN1_Init+0x60>
  {
    Error_Handler();
 8001dbc:	f000 fd30 	bl	8002820 <Error_Handler>
  }
  /* USER CODE BEGIN CAN1_Init 2 */

  /* USER CODE END CAN1_Init 2 */
}
 8001dc0:	bf00      	nop
 8001dc2:	bd80      	pop	{r7, pc}
 8001dc4:	20008790 	.word	0x20008790
 8001dc8:	40006400 	.word	0x40006400

08001dcc <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001dcc:	b580      	push	{r7, lr}
 8001dce:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001dd0:	4b1b      	ldr	r3, [pc, #108]	; (8001e40 <MX_I2C1_Init+0x74>)
 8001dd2:	4a1c      	ldr	r2, [pc, #112]	; (8001e44 <MX_I2C1_Init+0x78>)
 8001dd4:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00000000;
 8001dd6:	4b1a      	ldr	r3, [pc, #104]	; (8001e40 <MX_I2C1_Init+0x74>)
 8001dd8:	2200      	movs	r2, #0
 8001dda:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8001ddc:	4b18      	ldr	r3, [pc, #96]	; (8001e40 <MX_I2C1_Init+0x74>)
 8001dde:	2200      	movs	r2, #0
 8001de0:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001de2:	4b17      	ldr	r3, [pc, #92]	; (8001e40 <MX_I2C1_Init+0x74>)
 8001de4:	2201      	movs	r2, #1
 8001de6:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001de8:	4b15      	ldr	r3, [pc, #84]	; (8001e40 <MX_I2C1_Init+0x74>)
 8001dea:	2200      	movs	r2, #0
 8001dec:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8001dee:	4b14      	ldr	r3, [pc, #80]	; (8001e40 <MX_I2C1_Init+0x74>)
 8001df0:	2200      	movs	r2, #0
 8001df2:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001df4:	4b12      	ldr	r3, [pc, #72]	; (8001e40 <MX_I2C1_Init+0x74>)
 8001df6:	2200      	movs	r2, #0
 8001df8:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001dfa:	4b11      	ldr	r3, [pc, #68]	; (8001e40 <MX_I2C1_Init+0x74>)
 8001dfc:	2200      	movs	r2, #0
 8001dfe:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001e00:	4b0f      	ldr	r3, [pc, #60]	; (8001e40 <MX_I2C1_Init+0x74>)
 8001e02:	2200      	movs	r2, #0
 8001e04:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001e06:	480e      	ldr	r0, [pc, #56]	; (8001e40 <MX_I2C1_Init+0x74>)
 8001e08:	f003 fa6a 	bl	80052e0 <HAL_I2C_Init>
 8001e0c:	4603      	mov	r3, r0
 8001e0e:	2b00      	cmp	r3, #0
 8001e10:	d001      	beq.n	8001e16 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8001e12:	f000 fd05 	bl	8002820 <Error_Handler>
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001e16:	2100      	movs	r1, #0
 8001e18:	4809      	ldr	r0, [pc, #36]	; (8001e40 <MX_I2C1_Init+0x74>)
 8001e1a:	f003 ffc3 	bl	8005da4 <HAL_I2CEx_ConfigAnalogFilter>
 8001e1e:	4603      	mov	r3, r0
 8001e20:	2b00      	cmp	r3, #0
 8001e22:	d001      	beq.n	8001e28 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8001e24:	f000 fcfc 	bl	8002820 <Error_Handler>
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8001e28:	2100      	movs	r1, #0
 8001e2a:	4805      	ldr	r0, [pc, #20]	; (8001e40 <MX_I2C1_Init+0x74>)
 8001e2c:	f004 f805 	bl	8005e3a <HAL_I2CEx_ConfigDigitalFilter>
 8001e30:	4603      	mov	r3, r0
 8001e32:	2b00      	cmp	r3, #0
 8001e34:	d001      	beq.n	8001e3a <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8001e36:	f000 fcf3 	bl	8002820 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001e3a:	bf00      	nop
 8001e3c:	bd80      	pop	{r7, pc}
 8001e3e:	bf00      	nop
 8001e40:	20008568 	.word	0x20008568
 8001e44:	40005400 	.word	0x40005400

08001e48 <MX_I2C3_Init>:
  * @brief I2C3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C3_Init(void)
{
 8001e48:	b580      	push	{r7, lr}
 8001e4a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 8001e4c:	4b1b      	ldr	r3, [pc, #108]	; (8001ebc <MX_I2C3_Init+0x74>)
 8001e4e:	4a1c      	ldr	r2, [pc, #112]	; (8001ec0 <MX_I2C3_Init+0x78>)
 8001e50:	601a      	str	r2, [r3, #0]
  hi2c3.Init.Timing = 0x00000000;
 8001e52:	4b1a      	ldr	r3, [pc, #104]	; (8001ebc <MX_I2C3_Init+0x74>)
 8001e54:	2200      	movs	r2, #0
 8001e56:	605a      	str	r2, [r3, #4]
  hi2c3.Init.OwnAddress1 = 0;
 8001e58:	4b18      	ldr	r3, [pc, #96]	; (8001ebc <MX_I2C3_Init+0x74>)
 8001e5a:	2200      	movs	r2, #0
 8001e5c:	609a      	str	r2, [r3, #8]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001e5e:	4b17      	ldr	r3, [pc, #92]	; (8001ebc <MX_I2C3_Init+0x74>)
 8001e60:	2201      	movs	r2, #1
 8001e62:	60da      	str	r2, [r3, #12]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001e64:	4b15      	ldr	r3, [pc, #84]	; (8001ebc <MX_I2C3_Init+0x74>)
 8001e66:	2200      	movs	r2, #0
 8001e68:	611a      	str	r2, [r3, #16]
  hi2c3.Init.OwnAddress2 = 0;
 8001e6a:	4b14      	ldr	r3, [pc, #80]	; (8001ebc <MX_I2C3_Init+0x74>)
 8001e6c:	2200      	movs	r2, #0
 8001e6e:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001e70:	4b12      	ldr	r3, [pc, #72]	; (8001ebc <MX_I2C3_Init+0x74>)
 8001e72:	2200      	movs	r2, #0
 8001e74:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001e76:	4b11      	ldr	r3, [pc, #68]	; (8001ebc <MX_I2C3_Init+0x74>)
 8001e78:	2200      	movs	r2, #0
 8001e7a:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001e7c:	4b0f      	ldr	r3, [pc, #60]	; (8001ebc <MX_I2C3_Init+0x74>)
 8001e7e:	2200      	movs	r2, #0
 8001e80:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 8001e82:	480e      	ldr	r0, [pc, #56]	; (8001ebc <MX_I2C3_Init+0x74>)
 8001e84:	f003 fa2c 	bl	80052e0 <HAL_I2C_Init>
 8001e88:	4603      	mov	r3, r0
 8001e8a:	2b00      	cmp	r3, #0
 8001e8c:	d001      	beq.n	8001e92 <MX_I2C3_Init+0x4a>
  {
    Error_Handler();
 8001e8e:	f000 fcc7 	bl	8002820 <Error_Handler>
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c3, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001e92:	2100      	movs	r1, #0
 8001e94:	4809      	ldr	r0, [pc, #36]	; (8001ebc <MX_I2C3_Init+0x74>)
 8001e96:	f003 ff85 	bl	8005da4 <HAL_I2CEx_ConfigAnalogFilter>
 8001e9a:	4603      	mov	r3, r0
 8001e9c:	2b00      	cmp	r3, #0
 8001e9e:	d001      	beq.n	8001ea4 <MX_I2C3_Init+0x5c>
  {
    Error_Handler();
 8001ea0:	f000 fcbe 	bl	8002820 <Error_Handler>
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c3, 0) != HAL_OK)
 8001ea4:	2100      	movs	r1, #0
 8001ea6:	4805      	ldr	r0, [pc, #20]	; (8001ebc <MX_I2C3_Init+0x74>)
 8001ea8:	f003 ffc7 	bl	8005e3a <HAL_I2CEx_ConfigDigitalFilter>
 8001eac:	4603      	mov	r3, r0
 8001eae:	2b00      	cmp	r3, #0
 8001eb0:	d001      	beq.n	8001eb6 <MX_I2C3_Init+0x6e>
  {
    Error_Handler();
 8001eb2:	f000 fcb5 	bl	8002820 <Error_Handler>
  }
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 8001eb6:	bf00      	nop
 8001eb8:	bd80      	pop	{r7, pc}
 8001eba:	bf00      	nop
 8001ebc:	200084a8 	.word	0x200084a8
 8001ec0:	40005c00 	.word	0x40005c00

08001ec4 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001ec4:	b580      	push	{r7, lr}
 8001ec6:	b096      	sub	sp, #88	; 0x58
 8001ec8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001eca:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8001ece:	2200      	movs	r2, #0
 8001ed0:	601a      	str	r2, [r3, #0]
 8001ed2:	605a      	str	r2, [r3, #4]
 8001ed4:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001ed6:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001eda:	2200      	movs	r2, #0
 8001edc:	601a      	str	r2, [r3, #0]
 8001ede:	605a      	str	r2, [r3, #4]
 8001ee0:	609a      	str	r2, [r3, #8]
 8001ee2:	60da      	str	r2, [r3, #12]
 8001ee4:	611a      	str	r2, [r3, #16]
 8001ee6:	615a      	str	r2, [r3, #20]
 8001ee8:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001eea:	1d3b      	adds	r3, r7, #4
 8001eec:	222c      	movs	r2, #44	; 0x2c
 8001eee:	2100      	movs	r1, #0
 8001ef0:	4618      	mov	r0, r3
 8001ef2:	f009 f9cb 	bl	800b28c <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001ef6:	4b45      	ldr	r3, [pc, #276]	; (800200c <MX_TIM1_Init+0x148>)
 8001ef8:	4a45      	ldr	r2, [pc, #276]	; (8002010 <MX_TIM1_Init+0x14c>)
 8001efa:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8001efc:	4b43      	ldr	r3, [pc, #268]	; (800200c <MX_TIM1_Init+0x148>)
 8001efe:	2200      	movs	r2, #0
 8001f00:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001f02:	4b42      	ldr	r3, [pc, #264]	; (800200c <MX_TIM1_Init+0x148>)
 8001f04:	2200      	movs	r2, #0
 8001f06:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8001f08:	4b40      	ldr	r3, [pc, #256]	; (800200c <MX_TIM1_Init+0x148>)
 8001f0a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001f0e:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001f10:	4b3e      	ldr	r3, [pc, #248]	; (800200c <MX_TIM1_Init+0x148>)
 8001f12:	2200      	movs	r2, #0
 8001f14:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001f16:	4b3d      	ldr	r3, [pc, #244]	; (800200c <MX_TIM1_Init+0x148>)
 8001f18:	2200      	movs	r2, #0
 8001f1a:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001f1c:	4b3b      	ldr	r3, [pc, #236]	; (800200c <MX_TIM1_Init+0x148>)
 8001f1e:	2200      	movs	r2, #0
 8001f20:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8001f22:	483a      	ldr	r0, [pc, #232]	; (800200c <MX_TIM1_Init+0x148>)
 8001f24:	f005 fa4c 	bl	80073c0 <HAL_TIM_PWM_Init>
 8001f28:	4603      	mov	r3, r0
 8001f2a:	2b00      	cmp	r3, #0
 8001f2c:	d001      	beq.n	8001f32 <MX_TIM1_Init+0x6e>
  {
    Error_Handler();
 8001f2e:	f000 fc77 	bl	8002820 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001f32:	2300      	movs	r3, #0
 8001f34:	64fb      	str	r3, [r7, #76]	; 0x4c
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8001f36:	2300      	movs	r3, #0
 8001f38:	653b      	str	r3, [r7, #80]	; 0x50
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001f3a:	2300      	movs	r3, #0
 8001f3c:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001f3e:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8001f42:	4619      	mov	r1, r3
 8001f44:	4831      	ldr	r0, [pc, #196]	; (800200c <MX_TIM1_Init+0x148>)
 8001f46:	f005 ffcb 	bl	8007ee0 <HAL_TIMEx_MasterConfigSynchronization>
 8001f4a:	4603      	mov	r3, r0
 8001f4c:	2b00      	cmp	r3, #0
 8001f4e:	d001      	beq.n	8001f54 <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 8001f50:	f000 fc66 	bl	8002820 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001f54:	2360      	movs	r3, #96	; 0x60
 8001f56:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.Pulse = 0;
 8001f58:	2300      	movs	r3, #0
 8001f5a:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001f5c:	2300      	movs	r3, #0
 8001f5e:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001f60:	2300      	movs	r3, #0
 8001f62:	63fb      	str	r3, [r7, #60]	; 0x3c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001f64:	2300      	movs	r3, #0
 8001f66:	643b      	str	r3, [r7, #64]	; 0x40
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001f68:	2300      	movs	r3, #0
 8001f6a:	647b      	str	r3, [r7, #68]	; 0x44
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001f6c:	2300      	movs	r3, #0
 8001f6e:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001f70:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001f74:	2200      	movs	r2, #0
 8001f76:	4619      	mov	r1, r3
 8001f78:	4824      	ldr	r0, [pc, #144]	; (800200c <MX_TIM1_Init+0x148>)
 8001f7a:	f005 fb97 	bl	80076ac <HAL_TIM_PWM_ConfigChannel>
 8001f7e:	4603      	mov	r3, r0
 8001f80:	2b00      	cmp	r3, #0
 8001f82:	d001      	beq.n	8001f88 <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 8001f84:	f000 fc4c 	bl	8002820 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001f88:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001f8c:	2204      	movs	r2, #4
 8001f8e:	4619      	mov	r1, r3
 8001f90:	481e      	ldr	r0, [pc, #120]	; (800200c <MX_TIM1_Init+0x148>)
 8001f92:	f005 fb8b 	bl	80076ac <HAL_TIM_PWM_ConfigChannel>
 8001f96:	4603      	mov	r3, r0
 8001f98:	2b00      	cmp	r3, #0
 8001f9a:	d001      	beq.n	8001fa0 <MX_TIM1_Init+0xdc>
  {
    Error_Handler();
 8001f9c:	f000 fc40 	bl	8002820 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8001fa0:	f107 0330 	add.w	r3, r7, #48	; 0x30
 8001fa4:	2208      	movs	r2, #8
 8001fa6:	4619      	mov	r1, r3
 8001fa8:	4818      	ldr	r0, [pc, #96]	; (800200c <MX_TIM1_Init+0x148>)
 8001faa:	f005 fb7f 	bl	80076ac <HAL_TIM_PWM_ConfigChannel>
 8001fae:	4603      	mov	r3, r0
 8001fb0:	2b00      	cmp	r3, #0
 8001fb2:	d001      	beq.n	8001fb8 <MX_TIM1_Init+0xf4>
  {
    Error_Handler();
 8001fb4:	f000 fc34 	bl	8002820 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001fb8:	2300      	movs	r3, #0
 8001fba:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001fbc:	2300      	movs	r3, #0
 8001fbe:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001fc0:	2300      	movs	r3, #0
 8001fc2:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001fc4:	2300      	movs	r3, #0
 8001fc6:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001fc8:	2300      	movs	r3, #0
 8001fca:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001fcc:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001fd0:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8001fd2:	2300      	movs	r3, #0
 8001fd4:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8001fd6:	2300      	movs	r3, #0
 8001fd8:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8001fda:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001fde:	627b      	str	r3, [r7, #36]	; 0x24
  sBreakDeadTimeConfig.Break2Filter = 0;
 8001fe0:	2300      	movs	r3, #0
 8001fe2:	62bb      	str	r3, [r7, #40]	; 0x28
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001fe4:	2300      	movs	r3, #0
 8001fe6:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001fe8:	1d3b      	adds	r3, r7, #4
 8001fea:	4619      	mov	r1, r3
 8001fec:	4807      	ldr	r0, [pc, #28]	; (800200c <MX_TIM1_Init+0x148>)
 8001fee:	f005 ffdd 	bl	8007fac <HAL_TIMEx_ConfigBreakDeadTime>
 8001ff2:	4603      	mov	r3, r0
 8001ff4:	2b00      	cmp	r3, #0
 8001ff6:	d001      	beq.n	8001ffc <MX_TIM1_Init+0x138>
  {
    Error_Handler();
 8001ff8:	f000 fc12 	bl	8002820 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8001ffc:	4803      	ldr	r0, [pc, #12]	; (800200c <MX_TIM1_Init+0x148>)
 8001ffe:	f000 fd91 	bl	8002b24 <HAL_TIM_MspPostInit>

}
 8002002:	bf00      	nop
 8002004:	3758      	adds	r7, #88	; 0x58
 8002006:	46bd      	mov	sp, r7
 8002008:	bd80      	pop	{r7, pc}
 800200a:	bf00      	nop
 800200c:	200086b0 	.word	0x200086b0
 8002010:	40012c00 	.word	0x40012c00

08002014 <MX_TIM15_Init>:
  * @brief TIM15 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM15_Init(void)
{
 8002014:	b580      	push	{r7, lr}
 8002016:	b096      	sub	sp, #88	; 0x58
 8002018:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM15_Init 0 */

  /* USER CODE END TIM15_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800201a:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 800201e:	2200      	movs	r2, #0
 8002020:	601a      	str	r2, [r3, #0]
 8002022:	605a      	str	r2, [r3, #4]
 8002024:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002026:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800202a:	2200      	movs	r2, #0
 800202c:	601a      	str	r2, [r3, #0]
 800202e:	605a      	str	r2, [r3, #4]
 8002030:	609a      	str	r2, [r3, #8]
 8002032:	60da      	str	r2, [r3, #12]
 8002034:	611a      	str	r2, [r3, #16]
 8002036:	615a      	str	r2, [r3, #20]
 8002038:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800203a:	1d3b      	adds	r3, r7, #4
 800203c:	222c      	movs	r2, #44	; 0x2c
 800203e:	2100      	movs	r1, #0
 8002040:	4618      	mov	r0, r3
 8002042:	f009 f923 	bl	800b28c <memset>

  /* USER CODE BEGIN TIM15_Init 1 */

  /* USER CODE END TIM15_Init 1 */
  htim15.Instance = TIM15;
 8002046:	4b33      	ldr	r3, [pc, #204]	; (8002114 <MX_TIM15_Init+0x100>)
 8002048:	4a33      	ldr	r2, [pc, #204]	; (8002118 <MX_TIM15_Init+0x104>)
 800204a:	601a      	str	r2, [r3, #0]
  htim15.Init.Prescaler = 0;
 800204c:	4b31      	ldr	r3, [pc, #196]	; (8002114 <MX_TIM15_Init+0x100>)
 800204e:	2200      	movs	r2, #0
 8002050:	605a      	str	r2, [r3, #4]
  htim15.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002052:	4b30      	ldr	r3, [pc, #192]	; (8002114 <MX_TIM15_Init+0x100>)
 8002054:	2200      	movs	r2, #0
 8002056:	609a      	str	r2, [r3, #8]
  htim15.Init.Period = 65535;
 8002058:	4b2e      	ldr	r3, [pc, #184]	; (8002114 <MX_TIM15_Init+0x100>)
 800205a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800205e:	60da      	str	r2, [r3, #12]
  htim15.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002060:	4b2c      	ldr	r3, [pc, #176]	; (8002114 <MX_TIM15_Init+0x100>)
 8002062:	2200      	movs	r2, #0
 8002064:	611a      	str	r2, [r3, #16]
  htim15.Init.RepetitionCounter = 0;
 8002066:	4b2b      	ldr	r3, [pc, #172]	; (8002114 <MX_TIM15_Init+0x100>)
 8002068:	2200      	movs	r2, #0
 800206a:	615a      	str	r2, [r3, #20]
  htim15.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800206c:	4b29      	ldr	r3, [pc, #164]	; (8002114 <MX_TIM15_Init+0x100>)
 800206e:	2200      	movs	r2, #0
 8002070:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim15) != HAL_OK)
 8002072:	4828      	ldr	r0, [pc, #160]	; (8002114 <MX_TIM15_Init+0x100>)
 8002074:	f005 f9a4 	bl	80073c0 <HAL_TIM_PWM_Init>
 8002078:	4603      	mov	r3, r0
 800207a:	2b00      	cmp	r3, #0
 800207c:	d001      	beq.n	8002082 <MX_TIM15_Init+0x6e>
  {
    Error_Handler();
 800207e:	f000 fbcf 	bl	8002820 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002082:	2300      	movs	r3, #0
 8002084:	64fb      	str	r3, [r7, #76]	; 0x4c
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002086:	2300      	movs	r3, #0
 8002088:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_TIMEx_MasterConfigSynchronization(&htim15, &sMasterConfig) != HAL_OK)
 800208a:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 800208e:	4619      	mov	r1, r3
 8002090:	4820      	ldr	r0, [pc, #128]	; (8002114 <MX_TIM15_Init+0x100>)
 8002092:	f005 ff25 	bl	8007ee0 <HAL_TIMEx_MasterConfigSynchronization>
 8002096:	4603      	mov	r3, r0
 8002098:	2b00      	cmp	r3, #0
 800209a:	d001      	beq.n	80020a0 <MX_TIM15_Init+0x8c>
  {
    Error_Handler();
 800209c:	f000 fbc0 	bl	8002820 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80020a0:	2360      	movs	r3, #96	; 0x60
 80020a2:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.Pulse = 0;
 80020a4:	2300      	movs	r3, #0
 80020a6:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80020a8:	2300      	movs	r3, #0
 80020aa:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80020ac:	2300      	movs	r3, #0
 80020ae:	63fb      	str	r3, [r7, #60]	; 0x3c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80020b0:	2300      	movs	r3, #0
 80020b2:	643b      	str	r3, [r7, #64]	; 0x40
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80020b4:	2300      	movs	r3, #0
 80020b6:	647b      	str	r3, [r7, #68]	; 0x44
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80020b8:	2300      	movs	r3, #0
 80020ba:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_PWM_ConfigChannel(&htim15, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80020bc:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80020c0:	2204      	movs	r2, #4
 80020c2:	4619      	mov	r1, r3
 80020c4:	4813      	ldr	r0, [pc, #76]	; (8002114 <MX_TIM15_Init+0x100>)
 80020c6:	f005 faf1 	bl	80076ac <HAL_TIM_PWM_ConfigChannel>
 80020ca:	4603      	mov	r3, r0
 80020cc:	2b00      	cmp	r3, #0
 80020ce:	d001      	beq.n	80020d4 <MX_TIM15_Init+0xc0>
  {
    Error_Handler();
 80020d0:	f000 fba6 	bl	8002820 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80020d4:	2300      	movs	r3, #0
 80020d6:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80020d8:	2300      	movs	r3, #0
 80020da:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80020dc:	2300      	movs	r3, #0
 80020de:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 80020e0:	2300      	movs	r3, #0
 80020e2:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80020e4:	2300      	movs	r3, #0
 80020e6:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80020e8:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80020ec:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80020ee:	2300      	movs	r3, #0
 80020f0:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim15, &sBreakDeadTimeConfig) != HAL_OK)
 80020f2:	1d3b      	adds	r3, r7, #4
 80020f4:	4619      	mov	r1, r3
 80020f6:	4807      	ldr	r0, [pc, #28]	; (8002114 <MX_TIM15_Init+0x100>)
 80020f8:	f005 ff58 	bl	8007fac <HAL_TIMEx_ConfigBreakDeadTime>
 80020fc:	4603      	mov	r3, r0
 80020fe:	2b00      	cmp	r3, #0
 8002100:	d001      	beq.n	8002106 <MX_TIM15_Init+0xf2>
  {
    Error_Handler();
 8002102:	f000 fb8d 	bl	8002820 <Error_Handler>
  }
  /* USER CODE BEGIN TIM15_Init 2 */

  /* USER CODE END TIM15_Init 2 */
  HAL_TIM_MspPostInit(&htim15);
 8002106:	4803      	ldr	r0, [pc, #12]	; (8002114 <MX_TIM15_Init+0x100>)
 8002108:	f000 fd0c 	bl	8002b24 <HAL_TIM_MspPostInit>

}
 800210c:	bf00      	nop
 800210e:	3758      	adds	r7, #88	; 0x58
 8002110:	46bd      	mov	sp, r7
 8002112:	bd80      	pop	{r7, pc}
 8002114:	200085b4 	.word	0x200085b4
 8002118:	40014000 	.word	0x40014000

0800211c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 800211c:	b580      	push	{r7, lr}
 800211e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8002120:	4b14      	ldr	r3, [pc, #80]	; (8002174 <MX_USART2_UART_Init+0x58>)
 8002122:	4a15      	ldr	r2, [pc, #84]	; (8002178 <MX_USART2_UART_Init+0x5c>)
 8002124:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8002126:	4b13      	ldr	r3, [pc, #76]	; (8002174 <MX_USART2_UART_Init+0x58>)
 8002128:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800212c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800212e:	4b11      	ldr	r3, [pc, #68]	; (8002174 <MX_USART2_UART_Init+0x58>)
 8002130:	2200      	movs	r2, #0
 8002132:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002134:	4b0f      	ldr	r3, [pc, #60]	; (8002174 <MX_USART2_UART_Init+0x58>)
 8002136:	2200      	movs	r2, #0
 8002138:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800213a:	4b0e      	ldr	r3, [pc, #56]	; (8002174 <MX_USART2_UART_Init+0x58>)
 800213c:	2200      	movs	r2, #0
 800213e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002140:	4b0c      	ldr	r3, [pc, #48]	; (8002174 <MX_USART2_UART_Init+0x58>)
 8002142:	220c      	movs	r2, #12
 8002144:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002146:	4b0b      	ldr	r3, [pc, #44]	; (8002174 <MX_USART2_UART_Init+0x58>)
 8002148:	2200      	movs	r2, #0
 800214a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800214c:	4b09      	ldr	r3, [pc, #36]	; (8002174 <MX_USART2_UART_Init+0x58>)
 800214e:	2200      	movs	r2, #0
 8002150:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002152:	4b08      	ldr	r3, [pc, #32]	; (8002174 <MX_USART2_UART_Init+0x58>)
 8002154:	2200      	movs	r2, #0
 8002156:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002158:	4b06      	ldr	r3, [pc, #24]	; (8002174 <MX_USART2_UART_Init+0x58>)
 800215a:	2200      	movs	r2, #0
 800215c:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800215e:	4805      	ldr	r0, [pc, #20]	; (8002174 <MX_USART2_UART_Init+0x58>)
 8002160:	f005 ffba 	bl	80080d8 <HAL_UART_Init>
 8002164:	4603      	mov	r3, r0
 8002166:	2b00      	cmp	r3, #0
 8002168:	d001      	beq.n	800216e <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 800216a:	f000 fb59 	bl	8002820 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800216e:	bf00      	nop
 8002170:	bd80      	pop	{r7, pc}
 8002172:	bf00      	nop
 8002174:	2000870c 	.word	0x2000870c
 8002178:	40004400 	.word	0x40004400

0800217c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 800217c:	b580      	push	{r7, lr}
 800217e:	b082      	sub	sp, #8
 8002180:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8002182:	4b10      	ldr	r3, [pc, #64]	; (80021c4 <MX_DMA_Init+0x48>)
 8002184:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002186:	4a0f      	ldr	r2, [pc, #60]	; (80021c4 <MX_DMA_Init+0x48>)
 8002188:	f043 0301 	orr.w	r3, r3, #1
 800218c:	6493      	str	r3, [r2, #72]	; 0x48
 800218e:	4b0d      	ldr	r3, [pc, #52]	; (80021c4 <MX_DMA_Init+0x48>)
 8002190:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002192:	f003 0301 	and.w	r3, r3, #1
 8002196:	607b      	str	r3, [r7, #4]
 8002198:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel6_IRQn, 5, 0);
 800219a:	2200      	movs	r2, #0
 800219c:	2105      	movs	r1, #5
 800219e:	2010      	movs	r0, #16
 80021a0:	f002 fda2 	bl	8004ce8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel6_IRQn);
 80021a4:	2010      	movs	r0, #16
 80021a6:	f002 fdbb 	bl	8004d20 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel7_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel7_IRQn, 5, 0);
 80021aa:	2200      	movs	r2, #0
 80021ac:	2105      	movs	r1, #5
 80021ae:	2011      	movs	r0, #17
 80021b0:	f002 fd9a 	bl	8004ce8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel7_IRQn);
 80021b4:	2011      	movs	r0, #17
 80021b6:	f002 fdb3 	bl	8004d20 <HAL_NVIC_EnableIRQ>

}
 80021ba:	bf00      	nop
 80021bc:	3708      	adds	r7, #8
 80021be:	46bd      	mov	sp, r7
 80021c0:	bd80      	pop	{r7, pc}
 80021c2:	bf00      	nop
 80021c4:	40021000 	.word	0x40021000

080021c8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80021c8:	b480      	push	{r7}
 80021ca:	b085      	sub	sp, #20
 80021cc:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80021ce:	4b15      	ldr	r3, [pc, #84]	; (8002224 <MX_GPIO_Init+0x5c>)
 80021d0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80021d2:	4a14      	ldr	r2, [pc, #80]	; (8002224 <MX_GPIO_Init+0x5c>)
 80021d4:	f043 0304 	orr.w	r3, r3, #4
 80021d8:	64d3      	str	r3, [r2, #76]	; 0x4c
 80021da:	4b12      	ldr	r3, [pc, #72]	; (8002224 <MX_GPIO_Init+0x5c>)
 80021dc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80021de:	f003 0304 	and.w	r3, r3, #4
 80021e2:	60fb      	str	r3, [r7, #12]
 80021e4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80021e6:	4b0f      	ldr	r3, [pc, #60]	; (8002224 <MX_GPIO_Init+0x5c>)
 80021e8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80021ea:	4a0e      	ldr	r2, [pc, #56]	; (8002224 <MX_GPIO_Init+0x5c>)
 80021ec:	f043 0301 	orr.w	r3, r3, #1
 80021f0:	64d3      	str	r3, [r2, #76]	; 0x4c
 80021f2:	4b0c      	ldr	r3, [pc, #48]	; (8002224 <MX_GPIO_Init+0x5c>)
 80021f4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80021f6:	f003 0301 	and.w	r3, r3, #1
 80021fa:	60bb      	str	r3, [r7, #8]
 80021fc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80021fe:	4b09      	ldr	r3, [pc, #36]	; (8002224 <MX_GPIO_Init+0x5c>)
 8002200:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002202:	4a08      	ldr	r2, [pc, #32]	; (8002224 <MX_GPIO_Init+0x5c>)
 8002204:	f043 0302 	orr.w	r3, r3, #2
 8002208:	64d3      	str	r3, [r2, #76]	; 0x4c
 800220a:	4b06      	ldr	r3, [pc, #24]	; (8002224 <MX_GPIO_Init+0x5c>)
 800220c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800220e:	f003 0302 	and.w	r3, r3, #2
 8002212:	607b      	str	r3, [r7, #4]
 8002214:	687b      	ldr	r3, [r7, #4]

}
 8002216:	bf00      	nop
 8002218:	3714      	adds	r7, #20
 800221a:	46bd      	mov	sp, r7
 800221c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002220:	4770      	bx	lr
 8002222:	bf00      	nop
 8002224:	40021000 	.word	0x40021000

08002228 <HAL_CAN_RxFifo0MsgPendingCallback>:
  * @param  hcan: pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8002228:	b580      	push	{r7, lr}
 800222a:	b090      	sub	sp, #64	; 0x40
 800222c:	af00      	add	r7, sp, #0
 800222e:	6078      	str	r0, [r7, #4]
	char msg[50];

  /* Get RX message */
  if (HAL_CAN_GetRxMessage(hcan, CAN_RX_FIFO0, &RxHeader, RxData) != HAL_OK)
 8002230:	4b19      	ldr	r3, [pc, #100]	; (8002298 <HAL_CAN_RxFifo0MsgPendingCallback+0x70>)
 8002232:	4a1a      	ldr	r2, [pc, #104]	; (800229c <HAL_CAN_RxFifo0MsgPendingCallback+0x74>)
 8002234:	2100      	movs	r1, #0
 8002236:	6878      	ldr	r0, [r7, #4]
 8002238:	f002 f936 	bl	80044a8 <HAL_CAN_GetRxMessage>
 800223c:	4603      	mov	r3, r0
 800223e:	2b00      	cmp	r3, #0
 8002240:	d001      	beq.n	8002246 <HAL_CAN_RxFifo0MsgPendingCallback+0x1e>
  {
    /* Reception Error */
    Error_Handler();
 8002242:	f000 faed 	bl	8002820 <Error_Handler>
  }

  if ((RxHeader.StdId == 0x0008) && (RxHeader.IDE == CAN_ID_STD))
 8002246:	4b15      	ldr	r3, [pc, #84]	; (800229c <HAL_CAN_RxFifo0MsgPendingCallback+0x74>)
 8002248:	681b      	ldr	r3, [r3, #0]
 800224a:	2b08      	cmp	r3, #8
 800224c:	d120      	bne.n	8002290 <HAL_CAN_RxFifo0MsgPendingCallback+0x68>
 800224e:	4b13      	ldr	r3, [pc, #76]	; (800229c <HAL_CAN_RxFifo0MsgPendingCallback+0x74>)
 8002250:	689b      	ldr	r3, [r3, #8]
 8002252:	2b00      	cmp	r3, #0
 8002254:	d11c      	bne.n	8002290 <HAL_CAN_RxFifo0MsgPendingCallback+0x68>
  {
		HAL_CAN_GetRxMessage(&hcan1,CAN_RX_FIFO0,&RxHeader,RxData);
 8002256:	4b10      	ldr	r3, [pc, #64]	; (8002298 <HAL_CAN_RxFifo0MsgPendingCallback+0x70>)
 8002258:	4a10      	ldr	r2, [pc, #64]	; (800229c <HAL_CAN_RxFifo0MsgPendingCallback+0x74>)
 800225a:	2100      	movs	r1, #0
 800225c:	4810      	ldr	r0, [pc, #64]	; (80022a0 <HAL_CAN_RxFifo0MsgPendingCallback+0x78>)
 800225e:	f002 f923 	bl	80044a8 <HAL_CAN_GetRxMessage>
		sprintf(msg, "rxData %x\r\n", RxData[0]);
 8002262:	4b0d      	ldr	r3, [pc, #52]	; (8002298 <HAL_CAN_RxFifo0MsgPendingCallback+0x70>)
 8002264:	781b      	ldrb	r3, [r3, #0]
 8002266:	461a      	mov	r2, r3
 8002268:	f107 030c 	add.w	r3, r7, #12
 800226c:	490d      	ldr	r1, [pc, #52]	; (80022a4 <HAL_CAN_RxFifo0MsgPendingCallback+0x7c>)
 800226e:	4618      	mov	r0, r3
 8002270:	f009 fc7e 	bl	800bb70 <siprintf>
		HAL_UART_Transmit(&huart2,(uint8_t*)msg,strlen(msg),HAL_MAX_DELAY);
 8002274:	f107 030c 	add.w	r3, r7, #12
 8002278:	4618      	mov	r0, r3
 800227a:	f7fd ffa9 	bl	80001d0 <strlen>
 800227e:	4603      	mov	r3, r0
 8002280:	b29a      	uxth	r2, r3
 8002282:	f107 010c 	add.w	r1, r7, #12
 8002286:	f04f 33ff 	mov.w	r3, #4294967295
 800228a:	4807      	ldr	r0, [pc, #28]	; (80022a8 <HAL_CAN_RxFifo0MsgPendingCallback+0x80>)
 800228c:	f005 ff72 	bl	8008174 <HAL_UART_Transmit>
  }

}
 8002290:	bf00      	nop
 8002292:	3740      	adds	r7, #64	; 0x40
 8002294:	46bd      	mov	sp, r7
 8002296:	bd80      	pop	{r7, pc}
 8002298:	20008704 	.word	0x20008704
 800229c:	200087d0 	.word	0x200087d0
 80022a0:	20008790 	.word	0x20008790
 80022a4:	0800dfec 	.word	0x0800dfec
 80022a8:	2000870c 	.word	0x2000870c

080022ac <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 80022ac:	b5f0      	push	{r4, r5, r6, r7, lr}
 80022ae:	b0c3      	sub	sp, #268	; 0x10c
 80022b0:	af10      	add	r7, sp, #64	; 0x40
 80022b2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */

	  char msg[50];
	  uint8_t canPacketMSB[8];
	  uint8_t canPacketLSB[8]={1,2,3,4,5,6,7,8};
 80022b4:	4ab0      	ldr	r2, [pc, #704]	; (8002578 <StartDefaultTask+0x2cc>)
 80022b6:	f107 0364 	add.w	r3, r7, #100	; 0x64
 80022ba:	e892 0003 	ldmia.w	r2, {r0, r1}
 80022be:	e883 0003 	stmia.w	r3, {r0, r1}
	  uint8_t canPacketLSB2[8]={9,10,11,12,13,14,15,16};
 80022c2:	4aae      	ldr	r2, [pc, #696]	; (800257c <StartDefaultTask+0x2d0>)
 80022c4:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 80022c8:	e892 0003 	ldmia.w	r2, {r0, r1}
 80022cc:	e883 0003 	stmia.w	r3, {r0, r1}
	  uint16_t canPacketLSB3[16]={1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16};
 80022d0:	4bab      	ldr	r3, [pc, #684]	; (8002580 <StartDefaultTask+0x2d4>)
 80022d2:	f107 043c 	add.w	r4, r7, #60	; 0x3c
 80022d6:	461d      	mov	r5, r3
 80022d8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80022da:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80022dc:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 80022e0:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}

	  for(;;){
		    for(int i=0; i<12; i++){
 80022e4:	2300      	movs	r3, #0
 80022e6:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 80022ea:	e00a      	b.n	8002302 <StartDefaultTask+0x56>
		        _channel_readings[i]=0;
 80022ec:	4aa5      	ldr	r2, [pc, #660]	; (8002584 <StartDefaultTask+0x2d8>)
 80022ee:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80022f2:	2100      	movs	r1, #0
 80022f4:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
		    for(int i=0; i<12; i++){
 80022f8:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 80022fc:	3301      	adds	r3, #1
 80022fe:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8002302:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8002306:	2b0b      	cmp	r3, #11
 8002308:	ddf0      	ble.n	80022ec <StartDefaultTask+0x40>
		    }

		    //AS7341 initialize
		    AS7341begin(hi2c1);
 800230a:	4e9f      	ldr	r6, [pc, #636]	; (8002588 <StartDefaultTask+0x2dc>)
 800230c:	466d      	mov	r5, sp
 800230e:	f106 0410 	add.w	r4, r6, #16
 8002312:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002314:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002316:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002318:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800231a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800231c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800231e:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 8002322:	e885 0007 	stmia.w	r5, {r0, r1, r2}
 8002326:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 800232a:	f7fe fdb9 	bl	8000ea0 <AS7341begin>
		    AS7341init(0x01);
 800232e:	2001      	movs	r0, #1
 8002330:	f7ff f898 	bl	8001464 <AS7341init>

			//configure integration time
		    setATIME(100);
 8002334:	2064      	movs	r0, #100	; 0x64
 8002336:	f7fe fe0f 	bl	8000f58 <setATIME>
		    setASTEP(0xE7);
 800233a:	20e7      	movs	r0, #231	; 0xe7
 800233c:	f7fe fdc8 	bl	8000ed0 <setASTEP>
		    setGain(AS7341_GAIN_256X);
 8002340:	2009      	movs	r0, #9
 8002342:	f7fe fe31 	bl	8000fa8 <setGain>

		    readAllChannels(_channel_readings);
 8002346:	488f      	ldr	r0, [pc, #572]	; (8002584 <StartDefaultTask+0x2d8>)
 8002348:	f7fe fe56 	bl	8000ff8 <readAllChannels>

		    //get all channel
		    int a = 0;
 800234c:	2300      	movs	r3, #0
 800234e:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
		    for(int i=0; i<8; i++){
 8002352:	2300      	movs	r3, #0
 8002354:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 8002358:	e030      	b.n	80023bc <StartDefaultTask+0x110>
		    	if(i%2==0){
 800235a:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 800235e:	f003 0301 	and.w	r3, r3, #1
 8002362:	2b00      	cmp	r3, #0
 8002364:	d111      	bne.n	800238a <StartDefaultTask+0xde>
		    		canPacketMSB[i]=getChannel(a)>>8;
 8002366:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 800236a:	b2db      	uxtb	r3, r3
 800236c:	4618      	mov	r0, r3
 800236e:	f7fe ff55 	bl	800121c <getChannel>
 8002372:	4603      	mov	r3, r0
 8002374:	0a1b      	lsrs	r3, r3, #8
 8002376:	b29b      	uxth	r3, r3
 8002378:	b2d9      	uxtb	r1, r3
 800237a:	f107 026c 	add.w	r2, r7, #108	; 0x6c
 800237e:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8002382:	4413      	add	r3, r2
 8002384:	460a      	mov	r2, r1
 8002386:	701a      	strb	r2, [r3, #0]
 8002388:	e013      	b.n	80023b2 <StartDefaultTask+0x106>
		    	}
		    	else{
		    		canPacketMSB[i]=getChannel(a)&0x00FF;
 800238a:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 800238e:	b2db      	uxtb	r3, r3
 8002390:	4618      	mov	r0, r3
 8002392:	f7fe ff43 	bl	800121c <getChannel>
 8002396:	4603      	mov	r3, r0
 8002398:	b2d9      	uxtb	r1, r3
 800239a:	f107 026c 	add.w	r2, r7, #108	; 0x6c
 800239e:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 80023a2:	4413      	add	r3, r2
 80023a4:	460a      	mov	r2, r1
 80023a6:	701a      	strb	r2, [r3, #0]
		    		a++;
 80023a8:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 80023ac:	3301      	adds	r3, #1
 80023ae:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
		    for(int i=0; i<8; i++){
 80023b2:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 80023b6:	3301      	adds	r3, #1
 80023b8:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 80023bc:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 80023c0:	2b07      	cmp	r3, #7
 80023c2:	ddca      	ble.n	800235a <StartDefaultTask+0xae>
		    	}
		    }


		    for(int i=0; i<12; i++){
 80023c4:	2300      	movs	r3, #0
 80023c6:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 80023ca:	e022      	b.n	8002412 <StartDefaultTask+0x166>
			    sprintf(msg, "getChannel %d = %x\r\n",i+1,  getChannel(i));
 80023cc:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 80023d0:	1c5c      	adds	r4, r3, #1
 80023d2:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 80023d6:	b2db      	uxtb	r3, r3
 80023d8:	4618      	mov	r0, r3
 80023da:	f7fe ff1f 	bl	800121c <getChannel>
 80023de:	4603      	mov	r3, r0
 80023e0:	f107 0074 	add.w	r0, r7, #116	; 0x74
 80023e4:	4622      	mov	r2, r4
 80023e6:	4969      	ldr	r1, [pc, #420]	; (800258c <StartDefaultTask+0x2e0>)
 80023e8:	f009 fbc2 	bl	800bb70 <siprintf>
			    HAL_UART_Transmit(&huart2,(uint8_t*)msg,strlen(msg),HAL_MAX_DELAY);
 80023ec:	f107 0374 	add.w	r3, r7, #116	; 0x74
 80023f0:	4618      	mov	r0, r3
 80023f2:	f7fd feed 	bl	80001d0 <strlen>
 80023f6:	4603      	mov	r3, r0
 80023f8:	b29a      	uxth	r2, r3
 80023fa:	f107 0174 	add.w	r1, r7, #116	; 0x74
 80023fe:	f04f 33ff 	mov.w	r3, #4294967295
 8002402:	4863      	ldr	r0, [pc, #396]	; (8002590 <StartDefaultTask+0x2e4>)
 8002404:	f005 feb6 	bl	8008174 <HAL_UART_Transmit>
		    for(int i=0; i<12; i++){
 8002408:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 800240c:	3301      	adds	r3, #1
 800240e:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8002412:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8002416:	2b0b      	cmp	r3, #11
 8002418:	ddd8      	ble.n	80023cc <StartDefaultTask+0x120>
		    }


		    sprintf(msg, "getThermocoupleTemp = %d\r\n",getThermocoupleTemp(1));
 800241a:	2001      	movs	r0, #1
 800241c:	f7ff f964 	bl	80016e8 <getThermocoupleTemp>
 8002420:	4603      	mov	r3, r0
 8002422:	461a      	mov	r2, r3
 8002424:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8002428:	495a      	ldr	r1, [pc, #360]	; (8002594 <StartDefaultTask+0x2e8>)
 800242a:	4618      	mov	r0, r3
 800242c:	f009 fba0 	bl	800bb70 <siprintf>
		    HAL_UART_Transmit(&huart2,(uint8_t*)msg,strlen(msg),HAL_MAX_DELAY);
 8002430:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8002434:	4618      	mov	r0, r3
 8002436:	f7fd fecb 	bl	80001d0 <strlen>
 800243a:	4603      	mov	r3, r0
 800243c:	b29a      	uxth	r2, r3
 800243e:	f107 0174 	add.w	r1, r7, #116	; 0x74
 8002442:	f04f 33ff 	mov.w	r3, #4294967295
 8002446:	4852      	ldr	r0, [pc, #328]	; (8002590 <StartDefaultTask+0x2e4>)
 8002448:	f005 fe94 	bl	8008174 <HAL_UART_Transmit>

		    enableFlickerDetection(1);
 800244c:	2001      	movs	r0, #1
 800244e:	f7ff f881 	bl	8001554 <enableFlickerDetection>
		    sprintf(msg, "getFlickerDetectStatus = %d\r\n",getFlickerDetectStatus());
 8002452:	f7ff f8a7 	bl	80015a4 <getFlickerDetectStatus>
 8002456:	4603      	mov	r3, r0
 8002458:	461a      	mov	r2, r3
 800245a:	f107 0374 	add.w	r3, r7, #116	; 0x74
 800245e:	494e      	ldr	r1, [pc, #312]	; (8002598 <StartDefaultTask+0x2ec>)
 8002460:	4618      	mov	r0, r3
 8002462:	f009 fb85 	bl	800bb70 <siprintf>
		    HAL_UART_Transmit(&huart2,(uint8_t*)msg,strlen(msg),HAL_MAX_DELAY);
 8002466:	f107 0374 	add.w	r3, r7, #116	; 0x74
 800246a:	4618      	mov	r0, r3
 800246c:	f7fd feb0 	bl	80001d0 <strlen>
 8002470:	4603      	mov	r3, r0
 8002472:	b29a      	uxth	r2, r3
 8002474:	f107 0174 	add.w	r1, r7, #116	; 0x74
 8002478:	f04f 33ff 	mov.w	r3, #4294967295
 800247c:	4844      	ldr	r0, [pc, #272]	; (8002590 <StartDefaultTask+0x2e4>)
 800247e:	f005 fe79 	bl	8008174 <HAL_UART_Transmit>
		    //	sprintf(msg,"HAL NOK\r\n");
		   // 	HAL_UART_Transmit(&huart2,(uint8_t*)msg,strlen(msg),HAL_MAX_DELAY);
		    //}

		    canPacketStruct b;
		    b.CH1to3[0]=0;
 8002482:	2300      	movs	r3, #0
 8002484:	853b      	strh	r3, [r7, #40]	; 0x28
		    b.CH1to3[1]=getChannel(0);
 8002486:	2000      	movs	r0, #0
 8002488:	f7fe fec8 	bl	800121c <getChannel>
 800248c:	4603      	mov	r3, r0
 800248e:	857b      	strh	r3, [r7, #42]	; 0x2a
		    b.CH1to3[2]=getChannel(1);
 8002490:	2001      	movs	r0, #1
 8002492:	f7fe fec3 	bl	800121c <getChannel>
 8002496:	4603      	mov	r3, r0
 8002498:	85bb      	strh	r3, [r7, #44]	; 0x2c
		    b.CH1to3[3]=getChannel(2);
 800249a:	2002      	movs	r0, #2
 800249c:	f7fe febe 	bl	800121c <getChannel>
 80024a0:	4603      	mov	r3, r0
 80024a2:	85fb      	strh	r3, [r7, #46]	; 0x2e

		    b.CH4to5[0]=1;
 80024a4:	2301      	movs	r3, #1
 80024a6:	85fb      	strh	r3, [r7, #46]	; 0x2e
		    b.CH4to5[1]=getChannel(3);
 80024a8:	2003      	movs	r0, #3
 80024aa:	f7fe feb7 	bl	800121c <getChannel>
 80024ae:	4603      	mov	r3, r0
 80024b0:	863b      	strh	r3, [r7, #48]	; 0x30
		    b.CH4to5[2]=getChannel(4);
 80024b2:	2004      	movs	r0, #4
 80024b4:	f7fe feb2 	bl	800121c <getChannel>
 80024b8:	4603      	mov	r3, r0
 80024ba:	867b      	strh	r3, [r7, #50]	; 0x32
		    b.CH4to5[3]=getChannel(5);
 80024bc:	2005      	movs	r0, #5
 80024be:	f7fe fead 	bl	800121c <getChannel>
 80024c2:	4603      	mov	r3, r0
 80024c4:	86bb      	strh	r3, [r7, #52]	; 0x34

		    b.CH6to8[0]=2;
 80024c6:	2302      	movs	r3, #2
 80024c8:	86bb      	strh	r3, [r7, #52]	; 0x34
		    b.CH6to8[1]=getChannel(6);
 80024ca:	2006      	movs	r0, #6
 80024cc:	f7fe fea6 	bl	800121c <getChannel>
 80024d0:	4603      	mov	r3, r0
 80024d2:	86fb      	strh	r3, [r7, #54]	; 0x36
		    b.CH6to8[2]=getChannel(7);
 80024d4:	2007      	movs	r0, #7
 80024d6:	f7fe fea1 	bl	800121c <getChannel>
 80024da:	4603      	mov	r3, r0
 80024dc:	873b      	strh	r3, [r7, #56]	; 0x38
		    b.CH6to8[3]=getChannel(8);
 80024de:	2008      	movs	r0, #8
 80024e0:	f7fe fe9c 	bl	800121c <getChannel>
 80024e4:	4603      	mov	r3, r0
 80024e6:	877b      	strh	r3, [r7, #58]	; 0x3a

		    uint16_t buff[12];
		    getAllChannels(buff);
 80024e8:	f107 030c 	add.w	r3, r7, #12
 80024ec:	4618      	mov	r0, r3
 80024ee:	f7fe fea7 	bl	8001240 <getAllChannels>

		    HAL_CAN_AddTxMessage(&hcan1,&TxHeader,buff,&TxMailbox);
 80024f2:	f107 020c 	add.w	r2, r7, #12
 80024f6:	4b29      	ldr	r3, [pc, #164]	; (800259c <StartDefaultTask+0x2f0>)
 80024f8:	4929      	ldr	r1, [pc, #164]	; (80025a0 <StartDefaultTask+0x2f4>)
 80024fa:	482a      	ldr	r0, [pc, #168]	; (80025a4 <StartDefaultTask+0x2f8>)
 80024fc:	f001 fed5 	bl	80042aa <HAL_CAN_AddTxMessage>
		    //HAL_CAN_AddTxMessage(&hcan1,&TxHeader,b.CH1to3,&TxMailbox);
		    //HAL_CAN_AddTxMessage(&hcan1,&TxHeader,b.CH4to5,&TxMailbox);
		    //HAL_CAN_AddTxMessage(&hcan1,&TxHeader,b.CH6to8,&TxMailbox);
		    while(HAL_CAN_IsTxMessagePending(&hcan1,TxMailbox)!=0);
 8002500:	bf00      	nop
 8002502:	4b26      	ldr	r3, [pc, #152]	; (800259c <StartDefaultTask+0x2f0>)
 8002504:	681b      	ldr	r3, [r3, #0]
 8002506:	4619      	mov	r1, r3
 8002508:	4826      	ldr	r0, [pc, #152]	; (80025a4 <StartDefaultTask+0x2f8>)
 800250a:	f001 ffa9 	bl	8004460 <HAL_CAN_IsTxMessagePending>
 800250e:	4603      	mov	r3, r0
 8002510:	2b00      	cmp	r3, #0
 8002512:	d1f6      	bne.n	8002502 <StartDefaultTask+0x256>

		    //HAL_CAN_AddTxMessage(&hcan1,&TxHeader,canPacketLSB2,&TxMailbox);
		    //while(HAL_CAN_IsTxMessagePending(&hcan1,TxMailbox)!=0);

		    sprintf(msg, "b.CH1to3[0] %x\r\n", b.CH4to5[0]);
 8002514:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8002516:	461a      	mov	r2, r3
 8002518:	f107 0374 	add.w	r3, r7, #116	; 0x74
 800251c:	4922      	ldr	r1, [pc, #136]	; (80025a8 <StartDefaultTask+0x2fc>)
 800251e:	4618      	mov	r0, r3
 8002520:	f009 fb26 	bl	800bb70 <siprintf>
		    HAL_UART_Transmit(&huart2,(uint8_t*)msg,strlen(msg),HAL_MAX_DELAY);
 8002524:	f107 0374 	add.w	r3, r7, #116	; 0x74
 8002528:	4618      	mov	r0, r3
 800252a:	f7fd fe51 	bl	80001d0 <strlen>
 800252e:	4603      	mov	r3, r0
 8002530:	b29a      	uxth	r2, r3
 8002532:	f107 0174 	add.w	r1, r7, #116	; 0x74
 8002536:	f04f 33ff 	mov.w	r3, #4294967295
 800253a:	4815      	ldr	r0, [pc, #84]	; (8002590 <StartDefaultTask+0x2e4>)
 800253c:	f005 fe1a 	bl	8008174 <HAL_UART_Transmit>
		    //osDelay(100);


		    uint16_t sharedvar=RxData[0];
 8002540:	4b1a      	ldr	r3, [pc, #104]	; (80025ac <StartDefaultTask+0x300>)
 8002542:	781b      	ldrb	r3, [r3, #0]
 8002544:	f8a7 30ae 	strh.w	r3, [r7, #174]	; 0xae
		    uint16_t sharedchannel=RxData[1];
 8002548:	4b18      	ldr	r3, [pc, #96]	; (80025ac <StartDefaultTask+0x300>)
 800254a:	785b      	ldrb	r3, [r3, #1]
 800254c:	f8a7 30ac 	strh.w	r3, [r7, #172]	; 0xac
		    uint16_t shareddelay = 5;
 8002550:	2305      	movs	r3, #5
 8002552:	f8a7 30aa 	strh.w	r3, [r7, #170]	; 0xaa


		  	 uint8_t I2C_address = 0x80;
 8002556:	2380      	movs	r3, #128	; 0x80
 8002558:	f887 30a9 	strb.w	r3, [r7, #169]	; 0xa9

		  	 	 //all_led_off(I2C_address);


		  	 	 pca9685_mult_pwm(I2C_address, 0xffff, 0, 4095);
 800255c:	f897 00a9 	ldrb.w	r0, [r7, #169]	; 0xa9
 8002560:	f640 73ff 	movw	r3, #4095	; 0xfff
 8002564:	2200      	movs	r2, #0
 8002566:	f64f 71ff 	movw	r1, #65535	; 0xffff
 800256a:	f7ff f9c9 	bl	8001900 <pca9685_mult_pwm>

		  		 for(int i=0; i<4096/sharedvar; i++){
 800256e:	2300      	movs	r3, #0
 8002570:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8002574:	e094      	b.n	80026a0 <StartDefaultTask+0x3f4>
 8002576:	bf00      	nop
 8002578:	0800e060 	.word	0x0800e060
 800257c:	0800e068 	.word	0x0800e068
 8002580:	0800e070 	.word	0x0800e070
 8002584:	20008444 	.word	0x20008444
 8002588:	20008568 	.word	0x20008568
 800258c:	0800dff8 	.word	0x0800dff8
 8002590:	2000870c 	.word	0x2000870c
 8002594:	0800e010 	.word	0x0800e010
 8002598:	0800e02c 	.word	0x0800e02c
 800259c:	20008700 	.word	0x20008700
 80025a0:	200087b8 	.word	0x200087b8
 80025a4:	20008790 	.word	0x20008790
 80025a8:	0800e04c 	.word	0x0800e04c
 80025ac:	20008704 	.word	0x20008704
		  			pca9685_pwm(I2C_address, sharedchannel, 0, 4095-(sharedvar*i));
 80025b0:	f8b7 30ac 	ldrh.w	r3, [r7, #172]	; 0xac
 80025b4:	b2d9      	uxtb	r1, r3
 80025b6:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 80025ba:	b29b      	uxth	r3, r3
 80025bc:	f8b7 20ae 	ldrh.w	r2, [r7, #174]	; 0xae
 80025c0:	fb12 f303 	smulbb	r3, r2, r3
 80025c4:	b29b      	uxth	r3, r3
 80025c6:	f5c3 637f 	rsb	r3, r3, #4080	; 0xff0
 80025ca:	330f      	adds	r3, #15
 80025cc:	b29b      	uxth	r3, r3
 80025ce:	f897 00a9 	ldrb.w	r0, [r7, #169]	; 0xa9
 80025d2:	2200      	movs	r2, #0
 80025d4:	f7ff f95e 	bl	8001894 <pca9685_pwm>

		  			if(i%80 == 0){
 80025d8:	f8d7 10b4 	ldr.w	r1, [r7, #180]	; 0xb4
 80025dc:	4b77      	ldr	r3, [pc, #476]	; (80027bc <StartDefaultTask+0x510>)
 80025de:	fb83 2301 	smull	r2, r3, r3, r1
 80025e2:	115a      	asrs	r2, r3, #5
 80025e4:	17cb      	asrs	r3, r1, #31
 80025e6:	1ad2      	subs	r2, r2, r3
 80025e8:	4613      	mov	r3, r2
 80025ea:	009b      	lsls	r3, r3, #2
 80025ec:	4413      	add	r3, r2
 80025ee:	011b      	lsls	r3, r3, #4
 80025f0:	1aca      	subs	r2, r1, r3
 80025f2:	2a00      	cmp	r2, #0
 80025f4:	d14f      	bne.n	8002696 <StartDefaultTask+0x3ea>
		  				readAllChannels(_channel_readings);
 80025f6:	4872      	ldr	r0, [pc, #456]	; (80027c0 <StartDefaultTask+0x514>)
 80025f8:	f7fe fcfe 	bl	8000ff8 <readAllChannels>
		  				b.CH1to3[0]=0;
 80025fc:	2300      	movs	r3, #0
 80025fe:	853b      	strh	r3, [r7, #40]	; 0x28
		  				b.CH1to3[1]=getChannel(0);
 8002600:	2000      	movs	r0, #0
 8002602:	f7fe fe0b 	bl	800121c <getChannel>
 8002606:	4603      	mov	r3, r0
 8002608:	857b      	strh	r3, [r7, #42]	; 0x2a
		  				b.CH1to3[2]=getChannel(1);
 800260a:	2001      	movs	r0, #1
 800260c:	f7fe fe06 	bl	800121c <getChannel>
 8002610:	4603      	mov	r3, r0
 8002612:	85bb      	strh	r3, [r7, #44]	; 0x2c
		  				b.CH1to3[3]=getChannel(2);
 8002614:	2002      	movs	r0, #2
 8002616:	f7fe fe01 	bl	800121c <getChannel>
 800261a:	4603      	mov	r3, r0
 800261c:	85fb      	strh	r3, [r7, #46]	; 0x2e

		  				b.CH4to5[0]=1;
 800261e:	2301      	movs	r3, #1
 8002620:	85fb      	strh	r3, [r7, #46]	; 0x2e
		  				b.CH4to5[1]=getChannel(3);
 8002622:	2003      	movs	r0, #3
 8002624:	f7fe fdfa 	bl	800121c <getChannel>
 8002628:	4603      	mov	r3, r0
 800262a:	863b      	strh	r3, [r7, #48]	; 0x30
		  				b.CH4to5[2]=getChannel(4);
 800262c:	2004      	movs	r0, #4
 800262e:	f7fe fdf5 	bl	800121c <getChannel>
 8002632:	4603      	mov	r3, r0
 8002634:	867b      	strh	r3, [r7, #50]	; 0x32
		  				b.CH4to5[3]=getChannel(5);
 8002636:	2005      	movs	r0, #5
 8002638:	f7fe fdf0 	bl	800121c <getChannel>
 800263c:	4603      	mov	r3, r0
 800263e:	86bb      	strh	r3, [r7, #52]	; 0x34

		  				b.CH6to8[0]=2;
 8002640:	2302      	movs	r3, #2
 8002642:	86bb      	strh	r3, [r7, #52]	; 0x34
		  				b.CH6to8[1]=getChannel(6);
 8002644:	2006      	movs	r0, #6
 8002646:	f7fe fde9 	bl	800121c <getChannel>
 800264a:	4603      	mov	r3, r0
 800264c:	86fb      	strh	r3, [r7, #54]	; 0x36
		  				b.CH6to8[2]=getChannel(7);
 800264e:	2007      	movs	r0, #7
 8002650:	f7fe fde4 	bl	800121c <getChannel>
 8002654:	4603      	mov	r3, r0
 8002656:	873b      	strh	r3, [r7, #56]	; 0x38
		  				b.CH6to8[3]=getChannel(8);
 8002658:	2008      	movs	r0, #8
 800265a:	f7fe fddf 	bl	800121c <getChannel>
 800265e:	4603      	mov	r3, r0
 8002660:	877b      	strh	r3, [r7, #58]	; 0x3a
		  				HAL_CAN_AddTxMessage(&hcan1,&TxHeader,b.CH1to3,&TxMailbox);
 8002662:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002666:	1d1a      	adds	r2, r3, #4
 8002668:	4b56      	ldr	r3, [pc, #344]	; (80027c4 <StartDefaultTask+0x518>)
 800266a:	4957      	ldr	r1, [pc, #348]	; (80027c8 <StartDefaultTask+0x51c>)
 800266c:	4857      	ldr	r0, [pc, #348]	; (80027cc <StartDefaultTask+0x520>)
 800266e:	f001 fe1c 	bl	80042aa <HAL_CAN_AddTxMessage>
		  				HAL_CAN_AddTxMessage(&hcan1,&TxHeader,b.CH4to5,&TxMailbox);
 8002672:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002676:	f103 020a 	add.w	r2, r3, #10
 800267a:	4b52      	ldr	r3, [pc, #328]	; (80027c4 <StartDefaultTask+0x518>)
 800267c:	4952      	ldr	r1, [pc, #328]	; (80027c8 <StartDefaultTask+0x51c>)
 800267e:	4853      	ldr	r0, [pc, #332]	; (80027cc <StartDefaultTask+0x520>)
 8002680:	f001 fe13 	bl	80042aa <HAL_CAN_AddTxMessage>
		  				HAL_CAN_AddTxMessage(&hcan1,&TxHeader,b.CH6to8,&TxMailbox);
 8002684:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002688:	f103 0210 	add.w	r2, r3, #16
 800268c:	4b4d      	ldr	r3, [pc, #308]	; (80027c4 <StartDefaultTask+0x518>)
 800268e:	494e      	ldr	r1, [pc, #312]	; (80027c8 <StartDefaultTask+0x51c>)
 8002690:	484e      	ldr	r0, [pc, #312]	; (80027cc <StartDefaultTask+0x520>)
 8002692:	f001 fe0a 	bl	80042aa <HAL_CAN_AddTxMessage>
		  		 for(int i=0; i<4096/sharedvar; i++){
 8002696:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 800269a:	3301      	adds	r3, #1
 800269c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80026a0:	f8b7 30ae 	ldrh.w	r3, [r7, #174]	; 0xae
 80026a4:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80026a8:	fb92 f3f3 	sdiv	r3, r2, r3
 80026ac:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 80026b0:	429a      	cmp	r2, r3
 80026b2:	f6ff af7d 	blt.w	80025b0 <StartDefaultTask+0x304>
		  			}
		  			//pca9685_pwm(&hi2c1, I2C_address, 15, 0, 4095-(sharedvar*i));
		  			//HAL_Delay(shareddelay);
		  		 }

		  	 	 for(int i=0; i<4096/sharedvar; i++){
 80026b6:	2300      	movs	r3, #0
 80026b8:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80026bc:	e073      	b.n	80027a6 <StartDefaultTask+0x4fa>
		  	 		pca9685_pwm(I2C_address, sharedchannel, 0, (sharedvar*i));
 80026be:	f8b7 30ac 	ldrh.w	r3, [r7, #172]	; 0xac
 80026c2:	b2d9      	uxtb	r1, r3
 80026c4:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 80026c8:	b29b      	uxth	r3, r3
 80026ca:	f8b7 20ae 	ldrh.w	r2, [r7, #174]	; 0xae
 80026ce:	fb12 f303 	smulbb	r3, r2, r3
 80026d2:	b29b      	uxth	r3, r3
 80026d4:	f897 00a9 	ldrb.w	r0, [r7, #169]	; 0xa9
 80026d8:	2200      	movs	r2, #0
 80026da:	f7ff f8db 	bl	8001894 <pca9685_pwm>
		  			if(i%80 == 0){
 80026de:	f8d7 10b0 	ldr.w	r1, [r7, #176]	; 0xb0
 80026e2:	4b36      	ldr	r3, [pc, #216]	; (80027bc <StartDefaultTask+0x510>)
 80026e4:	fb83 2301 	smull	r2, r3, r3, r1
 80026e8:	115a      	asrs	r2, r3, #5
 80026ea:	17cb      	asrs	r3, r1, #31
 80026ec:	1ad2      	subs	r2, r2, r3
 80026ee:	4613      	mov	r3, r2
 80026f0:	009b      	lsls	r3, r3, #2
 80026f2:	4413      	add	r3, r2
 80026f4:	011b      	lsls	r3, r3, #4
 80026f6:	1aca      	subs	r2, r1, r3
 80026f8:	2a00      	cmp	r2, #0
 80026fa:	d14f      	bne.n	800279c <StartDefaultTask+0x4f0>
		  				readAllChannels(_channel_readings);
 80026fc:	4830      	ldr	r0, [pc, #192]	; (80027c0 <StartDefaultTask+0x514>)
 80026fe:	f7fe fc7b 	bl	8000ff8 <readAllChannels>
		  				b.CH1to3[0]=0;
 8002702:	2300      	movs	r3, #0
 8002704:	853b      	strh	r3, [r7, #40]	; 0x28
		  				b.CH1to3[1]=getChannel(0);
 8002706:	2000      	movs	r0, #0
 8002708:	f7fe fd88 	bl	800121c <getChannel>
 800270c:	4603      	mov	r3, r0
 800270e:	857b      	strh	r3, [r7, #42]	; 0x2a
		  				b.CH1to3[2]=getChannel(1);
 8002710:	2001      	movs	r0, #1
 8002712:	f7fe fd83 	bl	800121c <getChannel>
 8002716:	4603      	mov	r3, r0
 8002718:	85bb      	strh	r3, [r7, #44]	; 0x2c
		  				b.CH1to3[3]=getChannel(2);
 800271a:	2002      	movs	r0, #2
 800271c:	f7fe fd7e 	bl	800121c <getChannel>
 8002720:	4603      	mov	r3, r0
 8002722:	85fb      	strh	r3, [r7, #46]	; 0x2e

		  				b.CH4to5[0]=1;
 8002724:	2301      	movs	r3, #1
 8002726:	85fb      	strh	r3, [r7, #46]	; 0x2e
		  				b.CH4to5[1]=getChannel(3);
 8002728:	2003      	movs	r0, #3
 800272a:	f7fe fd77 	bl	800121c <getChannel>
 800272e:	4603      	mov	r3, r0
 8002730:	863b      	strh	r3, [r7, #48]	; 0x30
		  				b.CH4to5[2]=getChannel(4);
 8002732:	2004      	movs	r0, #4
 8002734:	f7fe fd72 	bl	800121c <getChannel>
 8002738:	4603      	mov	r3, r0
 800273a:	867b      	strh	r3, [r7, #50]	; 0x32
		  				b.CH4to5[3]=getChannel(5);
 800273c:	2005      	movs	r0, #5
 800273e:	f7fe fd6d 	bl	800121c <getChannel>
 8002742:	4603      	mov	r3, r0
 8002744:	86bb      	strh	r3, [r7, #52]	; 0x34

		  				b.CH6to8[0]=2;
 8002746:	2302      	movs	r3, #2
 8002748:	86bb      	strh	r3, [r7, #52]	; 0x34
		  				b.CH6to8[1]=getChannel(6);
 800274a:	2006      	movs	r0, #6
 800274c:	f7fe fd66 	bl	800121c <getChannel>
 8002750:	4603      	mov	r3, r0
 8002752:	86fb      	strh	r3, [r7, #54]	; 0x36
		  				b.CH6to8[2]=getChannel(7);
 8002754:	2007      	movs	r0, #7
 8002756:	f7fe fd61 	bl	800121c <getChannel>
 800275a:	4603      	mov	r3, r0
 800275c:	873b      	strh	r3, [r7, #56]	; 0x38
		  				b.CH6to8[3]=getChannel(8);
 800275e:	2008      	movs	r0, #8
 8002760:	f7fe fd5c 	bl	800121c <getChannel>
 8002764:	4603      	mov	r3, r0
 8002766:	877b      	strh	r3, [r7, #58]	; 0x3a
		  				HAL_CAN_AddTxMessage(&hcan1,&TxHeader,b.CH1to3,&TxMailbox);
 8002768:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800276c:	1d1a      	adds	r2, r3, #4
 800276e:	4b15      	ldr	r3, [pc, #84]	; (80027c4 <StartDefaultTask+0x518>)
 8002770:	4915      	ldr	r1, [pc, #84]	; (80027c8 <StartDefaultTask+0x51c>)
 8002772:	4816      	ldr	r0, [pc, #88]	; (80027cc <StartDefaultTask+0x520>)
 8002774:	f001 fd99 	bl	80042aa <HAL_CAN_AddTxMessage>
		  				HAL_CAN_AddTxMessage(&hcan1,&TxHeader,b.CH4to5,&TxMailbox);
 8002778:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800277c:	f103 020a 	add.w	r2, r3, #10
 8002780:	4b10      	ldr	r3, [pc, #64]	; (80027c4 <StartDefaultTask+0x518>)
 8002782:	4911      	ldr	r1, [pc, #68]	; (80027c8 <StartDefaultTask+0x51c>)
 8002784:	4811      	ldr	r0, [pc, #68]	; (80027cc <StartDefaultTask+0x520>)
 8002786:	f001 fd90 	bl	80042aa <HAL_CAN_AddTxMessage>
		  				HAL_CAN_AddTxMessage(&hcan1,&TxHeader,b.CH6to8,&TxMailbox);
 800278a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800278e:	f103 0210 	add.w	r2, r3, #16
 8002792:	4b0c      	ldr	r3, [pc, #48]	; (80027c4 <StartDefaultTask+0x518>)
 8002794:	490c      	ldr	r1, [pc, #48]	; (80027c8 <StartDefaultTask+0x51c>)
 8002796:	480d      	ldr	r0, [pc, #52]	; (80027cc <StartDefaultTask+0x520>)
 8002798:	f001 fd87 	bl	80042aa <HAL_CAN_AddTxMessage>
		  	 	 for(int i=0; i<4096/sharedvar; i++){
 800279c:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 80027a0:	3301      	adds	r3, #1
 80027a2:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80027a6:	f8b7 30ae 	ldrh.w	r3, [r7, #174]	; 0xae
 80027aa:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80027ae:	fb92 f3f3 	sdiv	r3, r2, r3
 80027b2:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 80027b6:	429a      	cmp	r2, r3
 80027b8:	db81      	blt.n	80026be <StartDefaultTask+0x412>
	  for(;;){
 80027ba:	e593      	b.n	80022e4 <StartDefaultTask+0x38>
 80027bc:	66666667 	.word	0x66666667
 80027c0:	20008444 	.word	0x20008444
 80027c4:	20008700 	.word	0x20008700
 80027c8:	200087b8 	.word	0x200087b8
 80027cc:	20008790 	.word	0x20008790

080027d0 <StartReadTempTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartReadTempTask */
void StartReadTempTask(void *argument)
{
 80027d0:	b480      	push	{r7}
 80027d2:	b083      	sub	sp, #12
 80027d4:	af00      	add	r7, sp, #0
 80027d6:	6078      	str	r0, [r7, #4]
	  uint8_t MSB = 0;
	  uint8_t LSB = 0;
	  HAL_StatusTypeDef status;
	  */
	  /* Infinite loop */
	  for(;;)
 80027d8:	e7fe      	b.n	80027d8 <StartReadTempTask+0x8>

080027da <StartReadLightTask>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartReadLightTask */
void StartReadLightTask(void *argument)
{
 80027da:	b480      	push	{r7}
 80027dc:	b085      	sub	sp, #20
 80027de:	af00      	add	r7, sp, #0
 80027e0:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartReadLightTask */
  uint16_t sharedvar=32;
 80027e2:	2320      	movs	r3, #32
 80027e4:	81fb      	strh	r3, [r7, #14]
  uint16_t sharedchannel=0xFFFF;
 80027e6:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80027ea:	81bb      	strh	r3, [r7, #12]
  uint16_t shareddelay = 60;
 80027ec:	233c      	movs	r3, #60	; 0x3c
 80027ee:	817b      	strh	r3, [r7, #10]
	 	 }

	 }
*/
  /* USER CODE END StartReadLightTask */
}
 80027f0:	bf00      	nop
 80027f2:	3714      	adds	r7, #20
 80027f4:	46bd      	mov	sp, r7
 80027f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027fa:	4770      	bx	lr

080027fc <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80027fc:	b580      	push	{r7, lr}
 80027fe:	b082      	sub	sp, #8
 8002800:	af00      	add	r7, sp, #0
 8002802:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	681b      	ldr	r3, [r3, #0]
 8002808:	4a04      	ldr	r2, [pc, #16]	; (800281c <HAL_TIM_PeriodElapsedCallback+0x20>)
 800280a:	4293      	cmp	r3, r2
 800280c:	d101      	bne.n	8002812 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 800280e:	f000 fc6f 	bl	80030f0 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8002812:	bf00      	nop
 8002814:	3708      	adds	r7, #8
 8002816:	46bd      	mov	sp, r7
 8002818:	bd80      	pop	{r7, pc}
 800281a:	bf00      	nop
 800281c:	40001000 	.word	0x40001000

08002820 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002820:	b480      	push	{r7}
 8002822:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  //__disable_irq();
  while (1)
 8002824:	e7fe      	b.n	8002824 <Error_Handler+0x4>
	...

08002828 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002828:	b580      	push	{r7, lr}
 800282a:	b082      	sub	sp, #8
 800282c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800282e:	4b11      	ldr	r3, [pc, #68]	; (8002874 <HAL_MspInit+0x4c>)
 8002830:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002832:	4a10      	ldr	r2, [pc, #64]	; (8002874 <HAL_MspInit+0x4c>)
 8002834:	f043 0301 	orr.w	r3, r3, #1
 8002838:	6613      	str	r3, [r2, #96]	; 0x60
 800283a:	4b0e      	ldr	r3, [pc, #56]	; (8002874 <HAL_MspInit+0x4c>)
 800283c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800283e:	f003 0301 	and.w	r3, r3, #1
 8002842:	607b      	str	r3, [r7, #4]
 8002844:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002846:	4b0b      	ldr	r3, [pc, #44]	; (8002874 <HAL_MspInit+0x4c>)
 8002848:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800284a:	4a0a      	ldr	r2, [pc, #40]	; (8002874 <HAL_MspInit+0x4c>)
 800284c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002850:	6593      	str	r3, [r2, #88]	; 0x58
 8002852:	4b08      	ldr	r3, [pc, #32]	; (8002874 <HAL_MspInit+0x4c>)
 8002854:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002856:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800285a:	603b      	str	r3, [r7, #0]
 800285c:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 800285e:	2200      	movs	r2, #0
 8002860:	210f      	movs	r1, #15
 8002862:	f06f 0001 	mvn.w	r0, #1
 8002866:	f002 fa3f 	bl	8004ce8 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800286a:	bf00      	nop
 800286c:	3708      	adds	r7, #8
 800286e:	46bd      	mov	sp, r7
 8002870:	bd80      	pop	{r7, pc}
 8002872:	bf00      	nop
 8002874:	40021000 	.word	0x40021000

08002878 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8002878:	b580      	push	{r7, lr}
 800287a:	b08a      	sub	sp, #40	; 0x28
 800287c:	af00      	add	r7, sp, #0
 800287e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002880:	f107 0314 	add.w	r3, r7, #20
 8002884:	2200      	movs	r2, #0
 8002886:	601a      	str	r2, [r3, #0]
 8002888:	605a      	str	r2, [r3, #4]
 800288a:	609a      	str	r2, [r3, #8]
 800288c:	60da      	str	r2, [r3, #12]
 800288e:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	681b      	ldr	r3, [r3, #0]
 8002894:	4a15      	ldr	r2, [pc, #84]	; (80028ec <HAL_ADC_MspInit+0x74>)
 8002896:	4293      	cmp	r3, r2
 8002898:	d124      	bne.n	80028e4 <HAL_ADC_MspInit+0x6c>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 800289a:	4b15      	ldr	r3, [pc, #84]	; (80028f0 <HAL_ADC_MspInit+0x78>)
 800289c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800289e:	4a14      	ldr	r2, [pc, #80]	; (80028f0 <HAL_ADC_MspInit+0x78>)
 80028a0:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80028a4:	64d3      	str	r3, [r2, #76]	; 0x4c
 80028a6:	4b12      	ldr	r3, [pc, #72]	; (80028f0 <HAL_ADC_MspInit+0x78>)
 80028a8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80028aa:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80028ae:	613b      	str	r3, [r7, #16]
 80028b0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80028b2:	4b0f      	ldr	r3, [pc, #60]	; (80028f0 <HAL_ADC_MspInit+0x78>)
 80028b4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80028b6:	4a0e      	ldr	r2, [pc, #56]	; (80028f0 <HAL_ADC_MspInit+0x78>)
 80028b8:	f043 0301 	orr.w	r3, r3, #1
 80028bc:	64d3      	str	r3, [r2, #76]	; 0x4c
 80028be:	4b0c      	ldr	r3, [pc, #48]	; (80028f0 <HAL_ADC_MspInit+0x78>)
 80028c0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80028c2:	f003 0301 	and.w	r3, r3, #1
 80028c6:	60fb      	str	r3, [r7, #12]
 80028c8:	68fb      	ldr	r3, [r7, #12]
    PA1     ------> ADC1_IN6
    PA4     ------> ADC1_IN9
    PA5     ------> ADC1_IN10
    PA6     ------> ADC1_IN11
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_6;
 80028ca:	2372      	movs	r3, #114	; 0x72
 80028cc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 80028ce:	230b      	movs	r3, #11
 80028d0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028d2:	2300      	movs	r3, #0
 80028d4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80028d6:	f107 0314 	add.w	r3, r7, #20
 80028da:	4619      	mov	r1, r3
 80028dc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80028e0:	f002 fb94 	bl	800500c <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 80028e4:	bf00      	nop
 80028e6:	3728      	adds	r7, #40	; 0x28
 80028e8:	46bd      	mov	sp, r7
 80028ea:	bd80      	pop	{r7, pc}
 80028ec:	50040000 	.word	0x50040000
 80028f0:	40021000 	.word	0x40021000

080028f4 <HAL_CAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hcan: CAN handle pointer
* @retval None
*/
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 80028f4:	b580      	push	{r7, lr}
 80028f6:	b08a      	sub	sp, #40	; 0x28
 80028f8:	af00      	add	r7, sp, #0
 80028fa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80028fc:	f107 0314 	add.w	r3, r7, #20
 8002900:	2200      	movs	r2, #0
 8002902:	601a      	str	r2, [r3, #0]
 8002904:	605a      	str	r2, [r3, #4]
 8002906:	609a      	str	r2, [r3, #8]
 8002908:	60da      	str	r2, [r3, #12]
 800290a:	611a      	str	r2, [r3, #16]
  if(hcan->Instance==CAN1)
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	681b      	ldr	r3, [r3, #0]
 8002910:	4a20      	ldr	r2, [pc, #128]	; (8002994 <HAL_CAN_MspInit+0xa0>)
 8002912:	4293      	cmp	r3, r2
 8002914:	d139      	bne.n	800298a <HAL_CAN_MspInit+0x96>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 8002916:	4b20      	ldr	r3, [pc, #128]	; (8002998 <HAL_CAN_MspInit+0xa4>)
 8002918:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800291a:	4a1f      	ldr	r2, [pc, #124]	; (8002998 <HAL_CAN_MspInit+0xa4>)
 800291c:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8002920:	6593      	str	r3, [r2, #88]	; 0x58
 8002922:	4b1d      	ldr	r3, [pc, #116]	; (8002998 <HAL_CAN_MspInit+0xa4>)
 8002924:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002926:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800292a:	613b      	str	r3, [r7, #16]
 800292c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800292e:	4b1a      	ldr	r3, [pc, #104]	; (8002998 <HAL_CAN_MspInit+0xa4>)
 8002930:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002932:	4a19      	ldr	r2, [pc, #100]	; (8002998 <HAL_CAN_MspInit+0xa4>)
 8002934:	f043 0301 	orr.w	r3, r3, #1
 8002938:	64d3      	str	r3, [r2, #76]	; 0x4c
 800293a:	4b17      	ldr	r3, [pc, #92]	; (8002998 <HAL_CAN_MspInit+0xa4>)
 800293c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800293e:	f003 0301 	and.w	r3, r3, #1
 8002942:	60fb      	str	r3, [r7, #12]
 8002944:	68fb      	ldr	r3, [r7, #12]
    /**CAN1 GPIO Configuration
    PA11     ------> CAN1_RX
    PA12     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8002946:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 800294a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800294c:	2302      	movs	r3, #2
 800294e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002950:	2300      	movs	r3, #0
 8002952:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002954:	2303      	movs	r3, #3
 8002956:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 8002958:	2309      	movs	r3, #9
 800295a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800295c:	f107 0314 	add.w	r3, r7, #20
 8002960:	4619      	mov	r1, r3
 8002962:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002966:	f002 fb51 	bl	800500c <HAL_GPIO_Init>

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(CAN1_TX_IRQn, 5, 0);
 800296a:	2200      	movs	r2, #0
 800296c:	2105      	movs	r1, #5
 800296e:	2013      	movs	r0, #19
 8002970:	f002 f9ba 	bl	8004ce8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_TX_IRQn);
 8002974:	2013      	movs	r0, #19
 8002976:	f002 f9d3 	bl	8004d20 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(CAN1_RX0_IRQn, 5, 0);
 800297a:	2200      	movs	r2, #0
 800297c:	2105      	movs	r1, #5
 800297e:	2014      	movs	r0, #20
 8002980:	f002 f9b2 	bl	8004ce8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX0_IRQn);
 8002984:	2014      	movs	r0, #20
 8002986:	f002 f9cb 	bl	8004d20 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN CAN1_MspInit 1 */

  /* USER CODE END CAN1_MspInit 1 */
  }

}
 800298a:	bf00      	nop
 800298c:	3728      	adds	r7, #40	; 0x28
 800298e:	46bd      	mov	sp, r7
 8002990:	bd80      	pop	{r7, pc}
 8002992:	bf00      	nop
 8002994:	40006400 	.word	0x40006400
 8002998:	40021000 	.word	0x40021000

0800299c <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 800299c:	b580      	push	{r7, lr}
 800299e:	b08c      	sub	sp, #48	; 0x30
 80029a0:	af00      	add	r7, sp, #0
 80029a2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80029a4:	f107 031c 	add.w	r3, r7, #28
 80029a8:	2200      	movs	r2, #0
 80029aa:	601a      	str	r2, [r3, #0]
 80029ac:	605a      	str	r2, [r3, #4]
 80029ae:	609a      	str	r2, [r3, #8]
 80029b0:	60da      	str	r2, [r3, #12]
 80029b2:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	681b      	ldr	r3, [r3, #0]
 80029b8:	4a3c      	ldr	r2, [pc, #240]	; (8002aac <HAL_I2C_MspInit+0x110>)
 80029ba:	4293      	cmp	r3, r2
 80029bc:	d128      	bne.n	8002a10 <HAL_I2C_MspInit+0x74>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80029be:	4b3c      	ldr	r3, [pc, #240]	; (8002ab0 <HAL_I2C_MspInit+0x114>)
 80029c0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80029c2:	4a3b      	ldr	r2, [pc, #236]	; (8002ab0 <HAL_I2C_MspInit+0x114>)
 80029c4:	f043 0302 	orr.w	r3, r3, #2
 80029c8:	64d3      	str	r3, [r2, #76]	; 0x4c
 80029ca:	4b39      	ldr	r3, [pc, #228]	; (8002ab0 <HAL_I2C_MspInit+0x114>)
 80029cc:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80029ce:	f003 0302 	and.w	r3, r3, #2
 80029d2:	61bb      	str	r3, [r7, #24]
 80029d4:	69bb      	ldr	r3, [r7, #24]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80029d6:	23c0      	movs	r3, #192	; 0xc0
 80029d8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80029da:	2312      	movs	r3, #18
 80029dc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80029de:	2301      	movs	r3, #1
 80029e0:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80029e2:	2303      	movs	r3, #3
 80029e4:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80029e6:	2304      	movs	r3, #4
 80029e8:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80029ea:	f107 031c 	add.w	r3, r7, #28
 80029ee:	4619      	mov	r1, r3
 80029f0:	4830      	ldr	r0, [pc, #192]	; (8002ab4 <HAL_I2C_MspInit+0x118>)
 80029f2:	f002 fb0b 	bl	800500c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80029f6:	4b2e      	ldr	r3, [pc, #184]	; (8002ab0 <HAL_I2C_MspInit+0x114>)
 80029f8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80029fa:	4a2d      	ldr	r2, [pc, #180]	; (8002ab0 <HAL_I2C_MspInit+0x114>)
 80029fc:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8002a00:	6593      	str	r3, [r2, #88]	; 0x58
 8002a02:	4b2b      	ldr	r3, [pc, #172]	; (8002ab0 <HAL_I2C_MspInit+0x114>)
 8002a04:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002a06:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002a0a:	617b      	str	r3, [r7, #20]
 8002a0c:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN I2C3_MspInit 1 */

  /* USER CODE END I2C3_MspInit 1 */
  }

}
 8002a0e:	e049      	b.n	8002aa4 <HAL_I2C_MspInit+0x108>
  else if(hi2c->Instance==I2C3)
 8002a10:	687b      	ldr	r3, [r7, #4]
 8002a12:	681b      	ldr	r3, [r3, #0]
 8002a14:	4a28      	ldr	r2, [pc, #160]	; (8002ab8 <HAL_I2C_MspInit+0x11c>)
 8002a16:	4293      	cmp	r3, r2
 8002a18:	d144      	bne.n	8002aa4 <HAL_I2C_MspInit+0x108>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002a1a:	4b25      	ldr	r3, [pc, #148]	; (8002ab0 <HAL_I2C_MspInit+0x114>)
 8002a1c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002a1e:	4a24      	ldr	r2, [pc, #144]	; (8002ab0 <HAL_I2C_MspInit+0x114>)
 8002a20:	f043 0301 	orr.w	r3, r3, #1
 8002a24:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002a26:	4b22      	ldr	r3, [pc, #136]	; (8002ab0 <HAL_I2C_MspInit+0x114>)
 8002a28:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002a2a:	f003 0301 	and.w	r3, r3, #1
 8002a2e:	613b      	str	r3, [r7, #16]
 8002a30:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002a32:	4b1f      	ldr	r3, [pc, #124]	; (8002ab0 <HAL_I2C_MspInit+0x114>)
 8002a34:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002a36:	4a1e      	ldr	r2, [pc, #120]	; (8002ab0 <HAL_I2C_MspInit+0x114>)
 8002a38:	f043 0302 	orr.w	r3, r3, #2
 8002a3c:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002a3e:	4b1c      	ldr	r3, [pc, #112]	; (8002ab0 <HAL_I2C_MspInit+0x114>)
 8002a40:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002a42:	f003 0302 	and.w	r3, r3, #2
 8002a46:	60fb      	str	r3, [r7, #12]
 8002a48:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8002a4a:	2380      	movs	r3, #128	; 0x80
 8002a4c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002a4e:	2312      	movs	r3, #18
 8002a50:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002a52:	2301      	movs	r3, #1
 8002a54:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002a56:	2303      	movs	r3, #3
 8002a58:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8002a5a:	2304      	movs	r3, #4
 8002a5c:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002a5e:	f107 031c 	add.w	r3, r7, #28
 8002a62:	4619      	mov	r1, r3
 8002a64:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002a68:	f002 fad0 	bl	800500c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 8002a6c:	2310      	movs	r3, #16
 8002a6e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002a70:	2312      	movs	r3, #18
 8002a72:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002a74:	2301      	movs	r3, #1
 8002a76:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002a78:	2303      	movs	r3, #3
 8002a7a:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 8002a7c:	2304      	movs	r3, #4
 8002a7e:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002a80:	f107 031c 	add.w	r3, r7, #28
 8002a84:	4619      	mov	r1, r3
 8002a86:	480b      	ldr	r0, [pc, #44]	; (8002ab4 <HAL_I2C_MspInit+0x118>)
 8002a88:	f002 fac0 	bl	800500c <HAL_GPIO_Init>
    __HAL_RCC_I2C3_CLK_ENABLE();
 8002a8c:	4b08      	ldr	r3, [pc, #32]	; (8002ab0 <HAL_I2C_MspInit+0x114>)
 8002a8e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002a90:	4a07      	ldr	r2, [pc, #28]	; (8002ab0 <HAL_I2C_MspInit+0x114>)
 8002a92:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8002a96:	6593      	str	r3, [r2, #88]	; 0x58
 8002a98:	4b05      	ldr	r3, [pc, #20]	; (8002ab0 <HAL_I2C_MspInit+0x114>)
 8002a9a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002a9c:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8002aa0:	60bb      	str	r3, [r7, #8]
 8002aa2:	68bb      	ldr	r3, [r7, #8]
}
 8002aa4:	bf00      	nop
 8002aa6:	3730      	adds	r7, #48	; 0x30
 8002aa8:	46bd      	mov	sp, r7
 8002aaa:	bd80      	pop	{r7, pc}
 8002aac:	40005400 	.word	0x40005400
 8002ab0:	40021000 	.word	0x40021000
 8002ab4:	48000400 	.word	0x48000400
 8002ab8:	40005c00 	.word	0x40005c00

08002abc <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8002abc:	b480      	push	{r7}
 8002abe:	b085      	sub	sp, #20
 8002ac0:	af00      	add	r7, sp, #0
 8002ac2:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM1)
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	681b      	ldr	r3, [r3, #0]
 8002ac8:	4a13      	ldr	r2, [pc, #76]	; (8002b18 <HAL_TIM_PWM_MspInit+0x5c>)
 8002aca:	4293      	cmp	r3, r2
 8002acc:	d10c      	bne.n	8002ae8 <HAL_TIM_PWM_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8002ace:	4b13      	ldr	r3, [pc, #76]	; (8002b1c <HAL_TIM_PWM_MspInit+0x60>)
 8002ad0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002ad2:	4a12      	ldr	r2, [pc, #72]	; (8002b1c <HAL_TIM_PWM_MspInit+0x60>)
 8002ad4:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8002ad8:	6613      	str	r3, [r2, #96]	; 0x60
 8002ada:	4b10      	ldr	r3, [pc, #64]	; (8002b1c <HAL_TIM_PWM_MspInit+0x60>)
 8002adc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002ade:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002ae2:	60fb      	str	r3, [r7, #12]
 8002ae4:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM15_MspInit 1 */

  /* USER CODE END TIM15_MspInit 1 */
  }

}
 8002ae6:	e010      	b.n	8002b0a <HAL_TIM_PWM_MspInit+0x4e>
  else if(htim_pwm->Instance==TIM15)
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	681b      	ldr	r3, [r3, #0]
 8002aec:	4a0c      	ldr	r2, [pc, #48]	; (8002b20 <HAL_TIM_PWM_MspInit+0x64>)
 8002aee:	4293      	cmp	r3, r2
 8002af0:	d10b      	bne.n	8002b0a <HAL_TIM_PWM_MspInit+0x4e>
    __HAL_RCC_TIM15_CLK_ENABLE();
 8002af2:	4b0a      	ldr	r3, [pc, #40]	; (8002b1c <HAL_TIM_PWM_MspInit+0x60>)
 8002af4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002af6:	4a09      	ldr	r2, [pc, #36]	; (8002b1c <HAL_TIM_PWM_MspInit+0x60>)
 8002af8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002afc:	6613      	str	r3, [r2, #96]	; 0x60
 8002afe:	4b07      	ldr	r3, [pc, #28]	; (8002b1c <HAL_TIM_PWM_MspInit+0x60>)
 8002b00:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002b02:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002b06:	60bb      	str	r3, [r7, #8]
 8002b08:	68bb      	ldr	r3, [r7, #8]
}
 8002b0a:	bf00      	nop
 8002b0c:	3714      	adds	r7, #20
 8002b0e:	46bd      	mov	sp, r7
 8002b10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b14:	4770      	bx	lr
 8002b16:	bf00      	nop
 8002b18:	40012c00 	.word	0x40012c00
 8002b1c:	40021000 	.word	0x40021000
 8002b20:	40014000 	.word	0x40014000

08002b24 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8002b24:	b580      	push	{r7, lr}
 8002b26:	b08a      	sub	sp, #40	; 0x28
 8002b28:	af00      	add	r7, sp, #0
 8002b2a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002b2c:	f107 0314 	add.w	r3, r7, #20
 8002b30:	2200      	movs	r2, #0
 8002b32:	601a      	str	r2, [r3, #0]
 8002b34:	605a      	str	r2, [r3, #4]
 8002b36:	609a      	str	r2, [r3, #8]
 8002b38:	60da      	str	r2, [r3, #12]
 8002b3a:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	681b      	ldr	r3, [r3, #0]
 8002b40:	4a23      	ldr	r2, [pc, #140]	; (8002bd0 <HAL_TIM_MspPostInit+0xac>)
 8002b42:	4293      	cmp	r3, r2
 8002b44:	d11e      	bne.n	8002b84 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002b46:	4b23      	ldr	r3, [pc, #140]	; (8002bd4 <HAL_TIM_MspPostInit+0xb0>)
 8002b48:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002b4a:	4a22      	ldr	r2, [pc, #136]	; (8002bd4 <HAL_TIM_MspPostInit+0xb0>)
 8002b4c:	f043 0301 	orr.w	r3, r3, #1
 8002b50:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002b52:	4b20      	ldr	r3, [pc, #128]	; (8002bd4 <HAL_TIM_MspPostInit+0xb0>)
 8002b54:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002b56:	f003 0301 	and.w	r3, r3, #1
 8002b5a:	613b      	str	r3, [r7, #16]
 8002b5c:	693b      	ldr	r3, [r7, #16]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    PA10     ------> TIM1_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10;
 8002b5e:	f44f 63e0 	mov.w	r3, #1792	; 0x700
 8002b62:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002b64:	2302      	movs	r3, #2
 8002b66:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b68:	2300      	movs	r3, #0
 8002b6a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002b6c:	2300      	movs	r3, #0
 8002b6e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8002b70:	2301      	movs	r3, #1
 8002b72:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002b74:	f107 0314 	add.w	r3, r7, #20
 8002b78:	4619      	mov	r1, r3
 8002b7a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002b7e:	f002 fa45 	bl	800500c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM15_MspPostInit 1 */

  /* USER CODE END TIM15_MspPostInit 1 */
  }

}
 8002b82:	e021      	b.n	8002bc8 <HAL_TIM_MspPostInit+0xa4>
  else if(htim->Instance==TIM15)
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	681b      	ldr	r3, [r3, #0]
 8002b88:	4a13      	ldr	r2, [pc, #76]	; (8002bd8 <HAL_TIM_MspPostInit+0xb4>)
 8002b8a:	4293      	cmp	r3, r2
 8002b8c:	d11c      	bne.n	8002bc8 <HAL_TIM_MspPostInit+0xa4>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002b8e:	4b11      	ldr	r3, [pc, #68]	; (8002bd4 <HAL_TIM_MspPostInit+0xb0>)
 8002b90:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002b92:	4a10      	ldr	r2, [pc, #64]	; (8002bd4 <HAL_TIM_MspPostInit+0xb0>)
 8002b94:	f043 0301 	orr.w	r3, r3, #1
 8002b98:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002b9a:	4b0e      	ldr	r3, [pc, #56]	; (8002bd4 <HAL_TIM_MspPostInit+0xb0>)
 8002b9c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002b9e:	f003 0301 	and.w	r3, r3, #1
 8002ba2:	60fb      	str	r3, [r7, #12]
 8002ba4:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_3;
 8002ba6:	2308      	movs	r3, #8
 8002ba8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002baa:	2302      	movs	r3, #2
 8002bac:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002bae:	2300      	movs	r3, #0
 8002bb0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002bb2:	2300      	movs	r3, #0
 8002bb4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF14_TIM15;
 8002bb6:	230e      	movs	r3, #14
 8002bb8:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002bba:	f107 0314 	add.w	r3, r7, #20
 8002bbe:	4619      	mov	r1, r3
 8002bc0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002bc4:	f002 fa22 	bl	800500c <HAL_GPIO_Init>
}
 8002bc8:	bf00      	nop
 8002bca:	3728      	adds	r7, #40	; 0x28
 8002bcc:	46bd      	mov	sp, r7
 8002bce:	bd80      	pop	{r7, pc}
 8002bd0:	40012c00 	.word	0x40012c00
 8002bd4:	40021000 	.word	0x40021000
 8002bd8:	40014000 	.word	0x40014000

08002bdc <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002bdc:	b580      	push	{r7, lr}
 8002bde:	b08a      	sub	sp, #40	; 0x28
 8002be0:	af00      	add	r7, sp, #0
 8002be2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002be4:	f107 0314 	add.w	r3, r7, #20
 8002be8:	2200      	movs	r2, #0
 8002bea:	601a      	str	r2, [r3, #0]
 8002bec:	605a      	str	r2, [r3, #4]
 8002bee:	609a      	str	r2, [r3, #8]
 8002bf0:	60da      	str	r2, [r3, #12]
 8002bf2:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	681b      	ldr	r3, [r3, #0]
 8002bf8:	4a4a      	ldr	r2, [pc, #296]	; (8002d24 <HAL_UART_MspInit+0x148>)
 8002bfa:	4293      	cmp	r3, r2
 8002bfc:	f040 808d 	bne.w	8002d1a <HAL_UART_MspInit+0x13e>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8002c00:	4b49      	ldr	r3, [pc, #292]	; (8002d28 <HAL_UART_MspInit+0x14c>)
 8002c02:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002c04:	4a48      	ldr	r2, [pc, #288]	; (8002d28 <HAL_UART_MspInit+0x14c>)
 8002c06:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002c0a:	6593      	str	r3, [r2, #88]	; 0x58
 8002c0c:	4b46      	ldr	r3, [pc, #280]	; (8002d28 <HAL_UART_MspInit+0x14c>)
 8002c0e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002c10:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002c14:	613b      	str	r3, [r7, #16]
 8002c16:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002c18:	4b43      	ldr	r3, [pc, #268]	; (8002d28 <HAL_UART_MspInit+0x14c>)
 8002c1a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002c1c:	4a42      	ldr	r2, [pc, #264]	; (8002d28 <HAL_UART_MspInit+0x14c>)
 8002c1e:	f043 0301 	orr.w	r3, r3, #1
 8002c22:	64d3      	str	r3, [r2, #76]	; 0x4c
 8002c24:	4b40      	ldr	r3, [pc, #256]	; (8002d28 <HAL_UART_MspInit+0x14c>)
 8002c26:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8002c28:	f003 0301 	and.w	r3, r3, #1
 8002c2c:	60fb      	str	r3, [r7, #12]
 8002c2e:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA15 (JTDI)     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8002c30:	2304      	movs	r3, #4
 8002c32:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002c34:	2302      	movs	r3, #2
 8002c36:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c38:	2300      	movs	r3, #0
 8002c3a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002c3c:	2303      	movs	r3, #3
 8002c3e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002c40:	2307      	movs	r3, #7
 8002c42:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002c44:	f107 0314 	add.w	r3, r7, #20
 8002c48:	4619      	mov	r1, r3
 8002c4a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002c4e:	f002 f9dd 	bl	800500c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8002c52:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002c56:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002c58:	2302      	movs	r3, #2
 8002c5a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002c5c:	2300      	movs	r3, #0
 8002c5e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002c60:	2303      	movs	r3, #3
 8002c62:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF3_USART2;
 8002c64:	2303      	movs	r3, #3
 8002c66:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002c68:	f107 0314 	add.w	r3, r7, #20
 8002c6c:	4619      	mov	r1, r3
 8002c6e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002c72:	f002 f9cb 	bl	800500c <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_RX Init */
    hdma_usart2_rx.Instance = DMA1_Channel6;
 8002c76:	4b2d      	ldr	r3, [pc, #180]	; (8002d2c <HAL_UART_MspInit+0x150>)
 8002c78:	4a2d      	ldr	r2, [pc, #180]	; (8002d30 <HAL_UART_MspInit+0x154>)
 8002c7a:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Request = DMA_REQUEST_2;
 8002c7c:	4b2b      	ldr	r3, [pc, #172]	; (8002d2c <HAL_UART_MspInit+0x150>)
 8002c7e:	2202      	movs	r2, #2
 8002c80:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002c82:	4b2a      	ldr	r3, [pc, #168]	; (8002d2c <HAL_UART_MspInit+0x150>)
 8002c84:	2200      	movs	r2, #0
 8002c86:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002c88:	4b28      	ldr	r3, [pc, #160]	; (8002d2c <HAL_UART_MspInit+0x150>)
 8002c8a:	2200      	movs	r2, #0
 8002c8c:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002c8e:	4b27      	ldr	r3, [pc, #156]	; (8002d2c <HAL_UART_MspInit+0x150>)
 8002c90:	2280      	movs	r2, #128	; 0x80
 8002c92:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002c94:	4b25      	ldr	r3, [pc, #148]	; (8002d2c <HAL_UART_MspInit+0x150>)
 8002c96:	2200      	movs	r2, #0
 8002c98:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002c9a:	4b24      	ldr	r3, [pc, #144]	; (8002d2c <HAL_UART_MspInit+0x150>)
 8002c9c:	2200      	movs	r2, #0
 8002c9e:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_NORMAL;
 8002ca0:	4b22      	ldr	r3, [pc, #136]	; (8002d2c <HAL_UART_MspInit+0x150>)
 8002ca2:	2200      	movs	r2, #0
 8002ca4:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 8002ca6:	4b21      	ldr	r3, [pc, #132]	; (8002d2c <HAL_UART_MspInit+0x150>)
 8002ca8:	2200      	movs	r2, #0
 8002caa:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8002cac:	481f      	ldr	r0, [pc, #124]	; (8002d2c <HAL_UART_MspInit+0x150>)
 8002cae:	f002 f845 	bl	8004d3c <HAL_DMA_Init>
 8002cb2:	4603      	mov	r3, r0
 8002cb4:	2b00      	cmp	r3, #0
 8002cb6:	d001      	beq.n	8002cbc <HAL_UART_MspInit+0xe0>
    {
      Error_Handler();
 8002cb8:	f7ff fdb2 	bl	8002820 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	4a1b      	ldr	r2, [pc, #108]	; (8002d2c <HAL_UART_MspInit+0x150>)
 8002cc0:	671a      	str	r2, [r3, #112]	; 0x70
 8002cc2:	4a1a      	ldr	r2, [pc, #104]	; (8002d2c <HAL_UART_MspInit+0x150>)
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	6293      	str	r3, [r2, #40]	; 0x28

    /* USART2_TX Init */
    hdma_usart2_tx.Instance = DMA1_Channel7;
 8002cc8:	4b1a      	ldr	r3, [pc, #104]	; (8002d34 <HAL_UART_MspInit+0x158>)
 8002cca:	4a1b      	ldr	r2, [pc, #108]	; (8002d38 <HAL_UART_MspInit+0x15c>)
 8002ccc:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Request = DMA_REQUEST_2;
 8002cce:	4b19      	ldr	r3, [pc, #100]	; (8002d34 <HAL_UART_MspInit+0x158>)
 8002cd0:	2202      	movs	r2, #2
 8002cd2:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002cd4:	4b17      	ldr	r3, [pc, #92]	; (8002d34 <HAL_UART_MspInit+0x158>)
 8002cd6:	2210      	movs	r2, #16
 8002cd8:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002cda:	4b16      	ldr	r3, [pc, #88]	; (8002d34 <HAL_UART_MspInit+0x158>)
 8002cdc:	2200      	movs	r2, #0
 8002cde:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8002ce0:	4b14      	ldr	r3, [pc, #80]	; (8002d34 <HAL_UART_MspInit+0x158>)
 8002ce2:	2280      	movs	r2, #128	; 0x80
 8002ce4:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002ce6:	4b13      	ldr	r3, [pc, #76]	; (8002d34 <HAL_UART_MspInit+0x158>)
 8002ce8:	2200      	movs	r2, #0
 8002cea:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002cec:	4b11      	ldr	r3, [pc, #68]	; (8002d34 <HAL_UART_MspInit+0x158>)
 8002cee:	2200      	movs	r2, #0
 8002cf0:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 8002cf2:	4b10      	ldr	r3, [pc, #64]	; (8002d34 <HAL_UART_MspInit+0x158>)
 8002cf4:	2200      	movs	r2, #0
 8002cf6:	61da      	str	r2, [r3, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 8002cf8:	4b0e      	ldr	r3, [pc, #56]	; (8002d34 <HAL_UART_MspInit+0x158>)
 8002cfa:	2200      	movs	r2, #0
 8002cfc:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 8002cfe:	480d      	ldr	r0, [pc, #52]	; (8002d34 <HAL_UART_MspInit+0x158>)
 8002d00:	f002 f81c 	bl	8004d3c <HAL_DMA_Init>
 8002d04:	4603      	mov	r3, r0
 8002d06:	2b00      	cmp	r3, #0
 8002d08:	d001      	beq.n	8002d0e <HAL_UART_MspInit+0x132>
    {
      Error_Handler();
 8002d0a:	f7ff fd89 	bl	8002820 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart2_tx);
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	4a08      	ldr	r2, [pc, #32]	; (8002d34 <HAL_UART_MspInit+0x158>)
 8002d12:	66da      	str	r2, [r3, #108]	; 0x6c
 8002d14:	4a07      	ldr	r2, [pc, #28]	; (8002d34 <HAL_UART_MspInit+0x158>)
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	6293      	str	r3, [r2, #40]	; 0x28
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8002d1a:	bf00      	nop
 8002d1c:	3728      	adds	r7, #40	; 0x28
 8002d1e:	46bd      	mov	sp, r7
 8002d20:	bd80      	pop	{r7, pc}
 8002d22:	bf00      	nop
 8002d24:	40004400 	.word	0x40004400
 8002d28:	40021000 	.word	0x40021000
 8002d2c:	20008520 	.word	0x20008520
 8002d30:	4002006c 	.word	0x4002006c
 8002d34:	20008668 	.word	0x20008668
 8002d38:	40020080 	.word	0x40020080

08002d3c <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002d3c:	b580      	push	{r7, lr}
 8002d3e:	b08c      	sub	sp, #48	; 0x30
 8002d40:	af00      	add	r7, sp, #0
 8002d42:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8002d44:	2300      	movs	r3, #0
 8002d46:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 8002d48:	2300      	movs	r3, #0
 8002d4a:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM6 IRQ priority */
  HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority ,0);
 8002d4c:	2200      	movs	r2, #0
 8002d4e:	6879      	ldr	r1, [r7, #4]
 8002d50:	2036      	movs	r0, #54	; 0x36
 8002d52:	f001 ffc9 	bl	8004ce8 <HAL_NVIC_SetPriority>

  /* Enable the TIM6 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8002d56:	2036      	movs	r0, #54	; 0x36
 8002d58:	f001 ffe2 	bl	8004d20 <HAL_NVIC_EnableIRQ>
  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8002d5c:	4b1f      	ldr	r3, [pc, #124]	; (8002ddc <HAL_InitTick+0xa0>)
 8002d5e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002d60:	4a1e      	ldr	r2, [pc, #120]	; (8002ddc <HAL_InitTick+0xa0>)
 8002d62:	f043 0310 	orr.w	r3, r3, #16
 8002d66:	6593      	str	r3, [r2, #88]	; 0x58
 8002d68:	4b1c      	ldr	r3, [pc, #112]	; (8002ddc <HAL_InitTick+0xa0>)
 8002d6a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002d6c:	f003 0310 	and.w	r3, r3, #16
 8002d70:	60fb      	str	r3, [r7, #12]
 8002d72:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8002d74:	f107 0210 	add.w	r2, r7, #16
 8002d78:	f107 0314 	add.w	r3, r7, #20
 8002d7c:	4611      	mov	r1, r2
 8002d7e:	4618      	mov	r0, r3
 8002d80:	f003 fee0 	bl	8006b44 <HAL_RCC_GetClockConfig>

  /* Compute TIM6 clock */
  uwTimclock = 2*HAL_RCC_GetPCLK1Freq();
 8002d84:	f003 feb2 	bl	8006aec <HAL_RCC_GetPCLK1Freq>
 8002d88:	4603      	mov	r3, r0
 8002d8a:	005b      	lsls	r3, r3, #1
 8002d8c:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8002d8e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002d90:	4a13      	ldr	r2, [pc, #76]	; (8002de0 <HAL_InitTick+0xa4>)
 8002d92:	fba2 2303 	umull	r2, r3, r2, r3
 8002d96:	0c9b      	lsrs	r3, r3, #18
 8002d98:	3b01      	subs	r3, #1
 8002d9a:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8002d9c:	4b11      	ldr	r3, [pc, #68]	; (8002de4 <HAL_InitTick+0xa8>)
 8002d9e:	4a12      	ldr	r2, [pc, #72]	; (8002de8 <HAL_InitTick+0xac>)
 8002da0:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8002da2:	4b10      	ldr	r3, [pc, #64]	; (8002de4 <HAL_InitTick+0xa8>)
 8002da4:	f240 32e7 	movw	r2, #999	; 0x3e7
 8002da8:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8002daa:	4a0e      	ldr	r2, [pc, #56]	; (8002de4 <HAL_InitTick+0xa8>)
 8002dac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002dae:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8002db0:	4b0c      	ldr	r3, [pc, #48]	; (8002de4 <HAL_InitTick+0xa8>)
 8002db2:	2200      	movs	r2, #0
 8002db4:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002db6:	4b0b      	ldr	r3, [pc, #44]	; (8002de4 <HAL_InitTick+0xa8>)
 8002db8:	2200      	movs	r2, #0
 8002dba:	609a      	str	r2, [r3, #8]
  if(HAL_TIM_Base_Init(&htim6) == HAL_OK)
 8002dbc:	4809      	ldr	r0, [pc, #36]	; (8002de4 <HAL_InitTick+0xa8>)
 8002dbe:	f004 fa49 	bl	8007254 <HAL_TIM_Base_Init>
 8002dc2:	4603      	mov	r3, r0
 8002dc4:	2b00      	cmp	r3, #0
 8002dc6:	d104      	bne.n	8002dd2 <HAL_InitTick+0x96>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim6);
 8002dc8:	4806      	ldr	r0, [pc, #24]	; (8002de4 <HAL_InitTick+0xa8>)
 8002dca:	f004 faa5 	bl	8007318 <HAL_TIM_Base_Start_IT>
 8002dce:	4603      	mov	r3, r0
 8002dd0:	e000      	b.n	8002dd4 <HAL_InitTick+0x98>
  }

  /* Return function status */
  return HAL_ERROR;
 8002dd2:	2301      	movs	r3, #1
}
 8002dd4:	4618      	mov	r0, r3
 8002dd6:	3730      	adds	r7, #48	; 0x30
 8002dd8:	46bd      	mov	sp, r7
 8002dda:	bd80      	pop	{r7, pc}
 8002ddc:	40021000 	.word	0x40021000
 8002de0:	431bde83 	.word	0x431bde83
 8002de4:	200087ec 	.word	0x200087ec
 8002de8:	40001000 	.word	0x40001000

08002dec <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002dec:	b480      	push	{r7}
 8002dee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002df0:	e7fe      	b.n	8002df0 <NMI_Handler+0x4>

08002df2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002df2:	b480      	push	{r7}
 8002df4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002df6:	e7fe      	b.n	8002df6 <HardFault_Handler+0x4>

08002df8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002df8:	b480      	push	{r7}
 8002dfa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002dfc:	e7fe      	b.n	8002dfc <MemManage_Handler+0x4>

08002dfe <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002dfe:	b480      	push	{r7}
 8002e00:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002e02:	e7fe      	b.n	8002e02 <BusFault_Handler+0x4>

08002e04 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002e04:	b480      	push	{r7}
 8002e06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002e08:	e7fe      	b.n	8002e08 <UsageFault_Handler+0x4>

08002e0a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002e0a:	b480      	push	{r7}
 8002e0c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002e0e:	bf00      	nop
 8002e10:	46bd      	mov	sp, r7
 8002e12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e16:	4770      	bx	lr

08002e18 <DMA1_Channel6_IRQHandler>:

/**
  * @brief This function handles DMA1 channel6 global interrupt.
  */
void DMA1_Channel6_IRQHandler(void)
{
 8002e18:	b580      	push	{r7, lr}
 8002e1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel6_IRQn 0 */

  /* USER CODE END DMA1_Channel6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 8002e1c:	4802      	ldr	r0, [pc, #8]	; (8002e28 <DMA1_Channel6_IRQHandler+0x10>)
 8002e1e:	f002 f845 	bl	8004eac <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel6_IRQn 1 */

  /* USER CODE END DMA1_Channel6_IRQn 1 */
}
 8002e22:	bf00      	nop
 8002e24:	bd80      	pop	{r7, pc}
 8002e26:	bf00      	nop
 8002e28:	20008520 	.word	0x20008520

08002e2c <DMA1_Channel7_IRQHandler>:

/**
  * @brief This function handles DMA1 channel7 global interrupt.
  */
void DMA1_Channel7_IRQHandler(void)
{
 8002e2c:	b580      	push	{r7, lr}
 8002e2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel7_IRQn 0 */

  /* USER CODE END DMA1_Channel7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 8002e30:	4802      	ldr	r0, [pc, #8]	; (8002e3c <DMA1_Channel7_IRQHandler+0x10>)
 8002e32:	f002 f83b 	bl	8004eac <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel7_IRQn 1 */

  /* USER CODE END DMA1_Channel7_IRQn 1 */
}
 8002e36:	bf00      	nop
 8002e38:	bd80      	pop	{r7, pc}
 8002e3a:	bf00      	nop
 8002e3c:	20008668 	.word	0x20008668

08002e40 <CAN1_TX_IRQHandler>:
/**
  * @brief This function handles CAN1 TX interrupt.
  */

void CAN1_TX_IRQHandler(void)
{
 8002e40:	b580      	push	{r7, lr}
 8002e42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_TX_IRQn 0 */

  /* USER CODE END CAN1_TX_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8002e44:	4802      	ldr	r0, [pc, #8]	; (8002e50 <CAN1_TX_IRQHandler+0x10>)
 8002e46:	f001 fc67 	bl	8004718 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_TX_IRQn 1 */

  /* USER CODE END CAN1_TX_IRQn 1 */
}
 8002e4a:	bf00      	nop
 8002e4c:	bd80      	pop	{r7, pc}
 8002e4e:	bf00      	nop
 8002e50:	20008790 	.word	0x20008790

08002e54 <CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles CAN1 RX0 interrupt.
  */
void CAN1_RX0_IRQHandler(void)
{
 8002e54:	b580      	push	{r7, lr}
 8002e56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CAN1_RX0_IRQn 0 */

  /* USER CODE END CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8002e58:	4802      	ldr	r0, [pc, #8]	; (8002e64 <CAN1_RX0_IRQHandler+0x10>)
 8002e5a:	f001 fc5d 	bl	8004718 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX0_IRQn 1 */

  /* USER CODE END CAN1_RX0_IRQn 1 */
}
 8002e5e:	bf00      	nop
 8002e60:	bd80      	pop	{r7, pc}
 8002e62:	bf00      	nop
 8002e64:	20008790 	.word	0x20008790

08002e68 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC channel1 and channel2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8002e68:	b580      	push	{r7, lr}
 8002e6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8002e6c:	4802      	ldr	r0, [pc, #8]	; (8002e78 <TIM6_DAC_IRQHandler+0x10>)
 8002e6e:	f004 fafe 	bl	800746e <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8002e72:	bf00      	nop
 8002e74:	bd80      	pop	{r7, pc}
 8002e76:	bf00      	nop
 8002e78:	200087ec 	.word	0x200087ec

08002e7c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002e7c:	b480      	push	{r7}
 8002e7e:	af00      	add	r7, sp, #0
	return 1;
 8002e80:	2301      	movs	r3, #1
}
 8002e82:	4618      	mov	r0, r3
 8002e84:	46bd      	mov	sp, r7
 8002e86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e8a:	4770      	bx	lr

08002e8c <_kill>:

int _kill(int pid, int sig)
{
 8002e8c:	b580      	push	{r7, lr}
 8002e8e:	b082      	sub	sp, #8
 8002e90:	af00      	add	r7, sp, #0
 8002e92:	6078      	str	r0, [r7, #4]
 8002e94:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8002e96:	f008 f9c1 	bl	800b21c <__errno>
 8002e9a:	4603      	mov	r3, r0
 8002e9c:	2216      	movs	r2, #22
 8002e9e:	601a      	str	r2, [r3, #0]
	return -1;
 8002ea0:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002ea4:	4618      	mov	r0, r3
 8002ea6:	3708      	adds	r7, #8
 8002ea8:	46bd      	mov	sp, r7
 8002eaa:	bd80      	pop	{r7, pc}

08002eac <_exit>:

void _exit (int status)
{
 8002eac:	b580      	push	{r7, lr}
 8002eae:	b082      	sub	sp, #8
 8002eb0:	af00      	add	r7, sp, #0
 8002eb2:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8002eb4:	f04f 31ff 	mov.w	r1, #4294967295
 8002eb8:	6878      	ldr	r0, [r7, #4]
 8002eba:	f7ff ffe7 	bl	8002e8c <_kill>
	while (1) {}		/* Make sure we hang here */
 8002ebe:	e7fe      	b.n	8002ebe <_exit+0x12>

08002ec0 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002ec0:	b580      	push	{r7, lr}
 8002ec2:	b086      	sub	sp, #24
 8002ec4:	af00      	add	r7, sp, #0
 8002ec6:	60f8      	str	r0, [r7, #12]
 8002ec8:	60b9      	str	r1, [r7, #8]
 8002eca:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002ecc:	2300      	movs	r3, #0
 8002ece:	617b      	str	r3, [r7, #20]
 8002ed0:	e00a      	b.n	8002ee8 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8002ed2:	f3af 8000 	nop.w
 8002ed6:	4601      	mov	r1, r0
 8002ed8:	68bb      	ldr	r3, [r7, #8]
 8002eda:	1c5a      	adds	r2, r3, #1
 8002edc:	60ba      	str	r2, [r7, #8]
 8002ede:	b2ca      	uxtb	r2, r1
 8002ee0:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002ee2:	697b      	ldr	r3, [r7, #20]
 8002ee4:	3301      	adds	r3, #1
 8002ee6:	617b      	str	r3, [r7, #20]
 8002ee8:	697a      	ldr	r2, [r7, #20]
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	429a      	cmp	r2, r3
 8002eee:	dbf0      	blt.n	8002ed2 <_read+0x12>
	}

return len;
 8002ef0:	687b      	ldr	r3, [r7, #4]
}
 8002ef2:	4618      	mov	r0, r3
 8002ef4:	3718      	adds	r7, #24
 8002ef6:	46bd      	mov	sp, r7
 8002ef8:	bd80      	pop	{r7, pc}

08002efa <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002efa:	b580      	push	{r7, lr}
 8002efc:	b086      	sub	sp, #24
 8002efe:	af00      	add	r7, sp, #0
 8002f00:	60f8      	str	r0, [r7, #12]
 8002f02:	60b9      	str	r1, [r7, #8]
 8002f04:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002f06:	2300      	movs	r3, #0
 8002f08:	617b      	str	r3, [r7, #20]
 8002f0a:	e009      	b.n	8002f20 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8002f0c:	68bb      	ldr	r3, [r7, #8]
 8002f0e:	1c5a      	adds	r2, r3, #1
 8002f10:	60ba      	str	r2, [r7, #8]
 8002f12:	781b      	ldrb	r3, [r3, #0]
 8002f14:	4618      	mov	r0, r3
 8002f16:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002f1a:	697b      	ldr	r3, [r7, #20]
 8002f1c:	3301      	adds	r3, #1
 8002f1e:	617b      	str	r3, [r7, #20]
 8002f20:	697a      	ldr	r2, [r7, #20]
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	429a      	cmp	r2, r3
 8002f26:	dbf1      	blt.n	8002f0c <_write+0x12>
	}
	return len;
 8002f28:	687b      	ldr	r3, [r7, #4]
}
 8002f2a:	4618      	mov	r0, r3
 8002f2c:	3718      	adds	r7, #24
 8002f2e:	46bd      	mov	sp, r7
 8002f30:	bd80      	pop	{r7, pc}

08002f32 <_close>:

int _close(int file)
{
 8002f32:	b480      	push	{r7}
 8002f34:	b083      	sub	sp, #12
 8002f36:	af00      	add	r7, sp, #0
 8002f38:	6078      	str	r0, [r7, #4]
	return -1;
 8002f3a:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002f3e:	4618      	mov	r0, r3
 8002f40:	370c      	adds	r7, #12
 8002f42:	46bd      	mov	sp, r7
 8002f44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f48:	4770      	bx	lr

08002f4a <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002f4a:	b480      	push	{r7}
 8002f4c:	b083      	sub	sp, #12
 8002f4e:	af00      	add	r7, sp, #0
 8002f50:	6078      	str	r0, [r7, #4]
 8002f52:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8002f54:	683b      	ldr	r3, [r7, #0]
 8002f56:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002f5a:	605a      	str	r2, [r3, #4]
	return 0;
 8002f5c:	2300      	movs	r3, #0
}
 8002f5e:	4618      	mov	r0, r3
 8002f60:	370c      	adds	r7, #12
 8002f62:	46bd      	mov	sp, r7
 8002f64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f68:	4770      	bx	lr

08002f6a <_isatty>:

int _isatty(int file)
{
 8002f6a:	b480      	push	{r7}
 8002f6c:	b083      	sub	sp, #12
 8002f6e:	af00      	add	r7, sp, #0
 8002f70:	6078      	str	r0, [r7, #4]
	return 1;
 8002f72:	2301      	movs	r3, #1
}
 8002f74:	4618      	mov	r0, r3
 8002f76:	370c      	adds	r7, #12
 8002f78:	46bd      	mov	sp, r7
 8002f7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f7e:	4770      	bx	lr

08002f80 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002f80:	b480      	push	{r7}
 8002f82:	b085      	sub	sp, #20
 8002f84:	af00      	add	r7, sp, #0
 8002f86:	60f8      	str	r0, [r7, #12]
 8002f88:	60b9      	str	r1, [r7, #8]
 8002f8a:	607a      	str	r2, [r7, #4]
	return 0;
 8002f8c:	2300      	movs	r3, #0
}
 8002f8e:	4618      	mov	r0, r3
 8002f90:	3714      	adds	r7, #20
 8002f92:	46bd      	mov	sp, r7
 8002f94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f98:	4770      	bx	lr
	...

08002f9c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002f9c:	b580      	push	{r7, lr}
 8002f9e:	b086      	sub	sp, #24
 8002fa0:	af00      	add	r7, sp, #0
 8002fa2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002fa4:	4a14      	ldr	r2, [pc, #80]	; (8002ff8 <_sbrk+0x5c>)
 8002fa6:	4b15      	ldr	r3, [pc, #84]	; (8002ffc <_sbrk+0x60>)
 8002fa8:	1ad3      	subs	r3, r2, r3
 8002faa:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002fac:	697b      	ldr	r3, [r7, #20]
 8002fae:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002fb0:	4b13      	ldr	r3, [pc, #76]	; (8003000 <_sbrk+0x64>)
 8002fb2:	681b      	ldr	r3, [r3, #0]
 8002fb4:	2b00      	cmp	r3, #0
 8002fb6:	d102      	bne.n	8002fbe <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002fb8:	4b11      	ldr	r3, [pc, #68]	; (8003000 <_sbrk+0x64>)
 8002fba:	4a12      	ldr	r2, [pc, #72]	; (8003004 <_sbrk+0x68>)
 8002fbc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002fbe:	4b10      	ldr	r3, [pc, #64]	; (8003000 <_sbrk+0x64>)
 8002fc0:	681a      	ldr	r2, [r3, #0]
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	4413      	add	r3, r2
 8002fc6:	693a      	ldr	r2, [r7, #16]
 8002fc8:	429a      	cmp	r2, r3
 8002fca:	d207      	bcs.n	8002fdc <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002fcc:	f008 f926 	bl	800b21c <__errno>
 8002fd0:	4603      	mov	r3, r0
 8002fd2:	220c      	movs	r2, #12
 8002fd4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002fd6:	f04f 33ff 	mov.w	r3, #4294967295
 8002fda:	e009      	b.n	8002ff0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002fdc:	4b08      	ldr	r3, [pc, #32]	; (8003000 <_sbrk+0x64>)
 8002fde:	681b      	ldr	r3, [r3, #0]
 8002fe0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002fe2:	4b07      	ldr	r3, [pc, #28]	; (8003000 <_sbrk+0x64>)
 8002fe4:	681a      	ldr	r2, [r3, #0]
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	4413      	add	r3, r2
 8002fea:	4a05      	ldr	r2, [pc, #20]	; (8003000 <_sbrk+0x64>)
 8002fec:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002fee:	68fb      	ldr	r3, [r7, #12]
}
 8002ff0:	4618      	mov	r0, r3
 8002ff2:	3718      	adds	r7, #24
 8002ff4:	46bd      	mov	sp, r7
 8002ff6:	bd80      	pop	{r7, pc}
 8002ff8:	20010000 	.word	0x20010000
 8002ffc:	00000400 	.word	0x00000400
 8003000:	20000200 	.word	0x20000200
 8003004:	20008890 	.word	0x20008890

08003008 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8003008:	b480      	push	{r7}
 800300a:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 800300c:	4b15      	ldr	r3, [pc, #84]	; (8003064 <SystemInit+0x5c>)
 800300e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003012:	4a14      	ldr	r2, [pc, #80]	; (8003064 <SystemInit+0x5c>)
 8003014:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8003018:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 800301c:	4b12      	ldr	r3, [pc, #72]	; (8003068 <SystemInit+0x60>)
 800301e:	681b      	ldr	r3, [r3, #0]
 8003020:	4a11      	ldr	r2, [pc, #68]	; (8003068 <SystemInit+0x60>)
 8003022:	f043 0301 	orr.w	r3, r3, #1
 8003026:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000U;
 8003028:	4b0f      	ldr	r3, [pc, #60]	; (8003068 <SystemInit+0x60>)
 800302a:	2200      	movs	r2, #0
 800302c:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= 0xEAF6FFFFU;
 800302e:	4b0e      	ldr	r3, [pc, #56]	; (8003068 <SystemInit+0x60>)
 8003030:	681b      	ldr	r3, [r3, #0]
 8003032:	4a0d      	ldr	r2, [pc, #52]	; (8003068 <SystemInit+0x60>)
 8003034:	f023 53a8 	bic.w	r3, r3, #352321536	; 0x15000000
 8003038:	f423 2310 	bic.w	r3, r3, #589824	; 0x90000
 800303c:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000U;
 800303e:	4b0a      	ldr	r3, [pc, #40]	; (8003068 <SystemInit+0x60>)
 8003040:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8003044:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8003046:	4b08      	ldr	r3, [pc, #32]	; (8003068 <SystemInit+0x60>)
 8003048:	681b      	ldr	r3, [r3, #0]
 800304a:	4a07      	ldr	r2, [pc, #28]	; (8003068 <SystemInit+0x60>)
 800304c:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003050:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000U;
 8003052:	4b05      	ldr	r3, [pc, #20]	; (8003068 <SystemInit+0x60>)
 8003054:	2200      	movs	r2, #0
 8003056:	619a      	str	r2, [r3, #24]
}
 8003058:	bf00      	nop
 800305a:	46bd      	mov	sp, r7
 800305c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003060:	4770      	bx	lr
 8003062:	bf00      	nop
 8003064:	e000ed00 	.word	0xe000ed00
 8003068:	40021000 	.word	0x40021000

0800306c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 800306c:	f8df d034 	ldr.w	sp, [pc, #52]	; 80030a4 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8003070:	f7ff ffca 	bl	8003008 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8003074:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8003076:	e003      	b.n	8003080 <LoopCopyDataInit>

08003078 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8003078:	4b0b      	ldr	r3, [pc, #44]	; (80030a8 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 800307a:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 800307c:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 800307e:	3104      	adds	r1, #4

08003080 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8003080:	480a      	ldr	r0, [pc, #40]	; (80030ac <LoopForever+0xa>)
	ldr	r3, =_edata
 8003082:	4b0b      	ldr	r3, [pc, #44]	; (80030b0 <LoopForever+0xe>)
	adds	r2, r0, r1
 8003084:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8003086:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8003088:	d3f6      	bcc.n	8003078 <CopyDataInit>
	ldr	r2, =_sbss
 800308a:	4a0a      	ldr	r2, [pc, #40]	; (80030b4 <LoopForever+0x12>)
	b	LoopFillZerobss
 800308c:	e002      	b.n	8003094 <LoopFillZerobss>

0800308e <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 800308e:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8003090:	f842 3b04 	str.w	r3, [r2], #4

08003094 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8003094:	4b08      	ldr	r3, [pc, #32]	; (80030b8 <LoopForever+0x16>)
	cmp	r2, r3
 8003096:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8003098:	d3f9      	bcc.n	800308e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800309a:	f008 f8c5 	bl	800b228 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800309e:	f7fe fc97 	bl	80019d0 <main>

080030a2 <LoopForever>:

LoopForever:
    b LoopForever
 80030a2:	e7fe      	b.n	80030a2 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 80030a4:	20010000 	.word	0x20010000
	ldr	r3, =_sidata
 80030a8:	0800e54c 	.word	0x0800e54c
	ldr	r0, =_sdata
 80030ac:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 80030b0:	200001e4 	.word	0x200001e4
	ldr	r2, =_sbss
 80030b4:	200001e4 	.word	0x200001e4
	ldr	r3, = _ebss
 80030b8:	2000888c 	.word	0x2000888c

080030bc <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80030bc:	e7fe      	b.n	80030bc <ADC1_IRQHandler>

080030be <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80030be:	b580      	push	{r7, lr}
 80030c0:	b082      	sub	sp, #8
 80030c2:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80030c4:	2300      	movs	r3, #0
 80030c6:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80030c8:	2003      	movs	r0, #3
 80030ca:	f001 fe02 	bl	8004cd2 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80030ce:	2000      	movs	r0, #0
 80030d0:	f7ff fe34 	bl	8002d3c <HAL_InitTick>
 80030d4:	4603      	mov	r3, r0
 80030d6:	2b00      	cmp	r3, #0
 80030d8:	d002      	beq.n	80030e0 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 80030da:	2301      	movs	r3, #1
 80030dc:	71fb      	strb	r3, [r7, #7]
 80030de:	e001      	b.n	80030e4 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80030e0:	f7ff fba2 	bl	8002828 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80030e4:	79fb      	ldrb	r3, [r7, #7]
}
 80030e6:	4618      	mov	r0, r3
 80030e8:	3708      	adds	r7, #8
 80030ea:	46bd      	mov	sp, r7
 80030ec:	bd80      	pop	{r7, pc}
	...

080030f0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80030f0:	b480      	push	{r7}
 80030f2:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 80030f4:	4b06      	ldr	r3, [pc, #24]	; (8003110 <HAL_IncTick+0x20>)
 80030f6:	781b      	ldrb	r3, [r3, #0]
 80030f8:	461a      	mov	r2, r3
 80030fa:	4b06      	ldr	r3, [pc, #24]	; (8003114 <HAL_IncTick+0x24>)
 80030fc:	681b      	ldr	r3, [r3, #0]
 80030fe:	4413      	add	r3, r2
 8003100:	4a04      	ldr	r2, [pc, #16]	; (8003114 <HAL_IncTick+0x24>)
 8003102:	6013      	str	r3, [r2, #0]
}
 8003104:	bf00      	nop
 8003106:	46bd      	mov	sp, r7
 8003108:	f85d 7b04 	ldr.w	r7, [sp], #4
 800310c:	4770      	bx	lr
 800310e:	bf00      	nop
 8003110:	20000008 	.word	0x20000008
 8003114:	20008838 	.word	0x20008838

08003118 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003118:	b480      	push	{r7}
 800311a:	af00      	add	r7, sp, #0
  return uwTick;
 800311c:	4b03      	ldr	r3, [pc, #12]	; (800312c <HAL_GetTick+0x14>)
 800311e:	681b      	ldr	r3, [r3, #0]
}
 8003120:	4618      	mov	r0, r3
 8003122:	46bd      	mov	sp, r7
 8003124:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003128:	4770      	bx	lr
 800312a:	bf00      	nop
 800312c:	20008838 	.word	0x20008838

08003130 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8003130:	b480      	push	{r7}
 8003132:	b083      	sub	sp, #12
 8003134:	af00      	add	r7, sp, #0
 8003136:	6078      	str	r0, [r7, #4]
 8003138:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	689b      	ldr	r3, [r3, #8]
 800313e:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 8003142:	683b      	ldr	r3, [r7, #0]
 8003144:	431a      	orrs	r2, r3
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	609a      	str	r2, [r3, #8]
}
 800314a:	bf00      	nop
 800314c:	370c      	adds	r7, #12
 800314e:	46bd      	mov	sp, r7
 8003150:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003154:	4770      	bx	lr

08003156 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8003156:	b480      	push	{r7}
 8003158:	b083      	sub	sp, #12
 800315a:	af00      	add	r7, sp, #0
 800315c:	6078      	str	r0, [r7, #4]
 800315e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	689b      	ldr	r3, [r3, #8]
 8003164:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 8003168:	683b      	ldr	r3, [r7, #0]
 800316a:	431a      	orrs	r2, r3
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	609a      	str	r2, [r3, #8]
}
 8003170:	bf00      	nop
 8003172:	370c      	adds	r7, #12
 8003174:	46bd      	mov	sp, r7
 8003176:	f85d 7b04 	ldr.w	r7, [sp], #4
 800317a:	4770      	bx	lr

0800317c <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 800317c:	b480      	push	{r7}
 800317e:	b083      	sub	sp, #12
 8003180:	af00      	add	r7, sp, #0
 8003182:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	689b      	ldr	r3, [r3, #8]
 8003188:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 800318c:	4618      	mov	r0, r3
 800318e:	370c      	adds	r7, #12
 8003190:	46bd      	mov	sp, r7
 8003192:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003196:	4770      	bx	lr

08003198 <LL_ADC_SetOffset>:
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8003198:	b480      	push	{r7}
 800319a:	b087      	sub	sp, #28
 800319c:	af00      	add	r7, sp, #0
 800319e:	60f8      	str	r0, [r7, #12]
 80031a0:	60b9      	str	r1, [r7, #8]
 80031a2:	607a      	str	r2, [r7, #4]
 80031a4:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80031a6:	68fb      	ldr	r3, [r7, #12]
 80031a8:	3360      	adds	r3, #96	; 0x60
 80031aa:	461a      	mov	r2, r3
 80031ac:	68bb      	ldr	r3, [r7, #8]
 80031ae:	009b      	lsls	r3, r3, #2
 80031b0:	4413      	add	r3, r2
 80031b2:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80031b4:	697b      	ldr	r3, [r7, #20]
 80031b6:	681a      	ldr	r2, [r3, #0]
 80031b8:	4b08      	ldr	r3, [pc, #32]	; (80031dc <LL_ADC_SetOffset+0x44>)
 80031ba:	4013      	ands	r3, r2
 80031bc:	687a      	ldr	r2, [r7, #4]
 80031be:	f002 41f8 	and.w	r1, r2, #2080374784	; 0x7c000000
 80031c2:	683a      	ldr	r2, [r7, #0]
 80031c4:	430a      	orrs	r2, r1
 80031c6:	4313      	orrs	r3, r2
 80031c8:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 80031cc:	697b      	ldr	r3, [r7, #20]
 80031ce:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 80031d0:	bf00      	nop
 80031d2:	371c      	adds	r7, #28
 80031d4:	46bd      	mov	sp, r7
 80031d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031da:	4770      	bx	lr
 80031dc:	03fff000 	.word	0x03fff000

080031e0 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(ADC_TypeDef *ADCx, uint32_t Offsety)
{
 80031e0:	b480      	push	{r7}
 80031e2:	b085      	sub	sp, #20
 80031e4:	af00      	add	r7, sp, #0
 80031e6:	6078      	str	r0, [r7, #4]
 80031e8:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	3360      	adds	r3, #96	; 0x60
 80031ee:	461a      	mov	r2, r3
 80031f0:	683b      	ldr	r3, [r7, #0]
 80031f2:	009b      	lsls	r3, r3, #2
 80031f4:	4413      	add	r3, r2
 80031f6:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 80031f8:	68fb      	ldr	r3, [r7, #12]
 80031fa:	681b      	ldr	r3, [r3, #0]
 80031fc:	f003 43f8 	and.w	r3, r3, #2080374784	; 0x7c000000
}
 8003200:	4618      	mov	r0, r3
 8003202:	3714      	adds	r7, #20
 8003204:	46bd      	mov	sp, r7
 8003206:	f85d 7b04 	ldr.w	r7, [sp], #4
 800320a:	4770      	bx	lr

0800320c <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 800320c:	b480      	push	{r7}
 800320e:	b087      	sub	sp, #28
 8003210:	af00      	add	r7, sp, #0
 8003212:	60f8      	str	r0, [r7, #12]
 8003214:	60b9      	str	r1, [r7, #8]
 8003216:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8003218:	68fb      	ldr	r3, [r7, #12]
 800321a:	3360      	adds	r3, #96	; 0x60
 800321c:	461a      	mov	r2, r3
 800321e:	68bb      	ldr	r3, [r7, #8]
 8003220:	009b      	lsls	r3, r3, #2
 8003222:	4413      	add	r3, r2
 8003224:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8003226:	697b      	ldr	r3, [r7, #20]
 8003228:	681b      	ldr	r3, [r3, #0]
 800322a:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	431a      	orrs	r2, r3
 8003232:	697b      	ldr	r3, [r7, #20]
 8003234:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 8003236:	bf00      	nop
 8003238:	371c      	adds	r7, #28
 800323a:	46bd      	mov	sp, r7
 800323c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003240:	4770      	bx	lr

08003242 <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32L4, fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8003242:	b480      	push	{r7}
 8003244:	b087      	sub	sp, #28
 8003246:	af00      	add	r7, sp, #0
 8003248:	60f8      	str	r0, [r7, #12]
 800324a:	60b9      	str	r1, [r7, #8]
 800324c:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 800324e:	68fb      	ldr	r3, [r7, #12]
 8003250:	3330      	adds	r3, #48	; 0x30
 8003252:	461a      	mov	r2, r3
 8003254:	68bb      	ldr	r3, [r7, #8]
 8003256:	0a1b      	lsrs	r3, r3, #8
 8003258:	009b      	lsls	r3, r3, #2
 800325a:	f003 030c 	and.w	r3, r3, #12
 800325e:	4413      	add	r3, r2
 8003260:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8003262:	697b      	ldr	r3, [r7, #20]
 8003264:	681a      	ldr	r2, [r3, #0]
 8003266:	68bb      	ldr	r3, [r7, #8]
 8003268:	f003 031f 	and.w	r3, r3, #31
 800326c:	211f      	movs	r1, #31
 800326e:	fa01 f303 	lsl.w	r3, r1, r3
 8003272:	43db      	mvns	r3, r3
 8003274:	401a      	ands	r2, r3
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	0e9b      	lsrs	r3, r3, #26
 800327a:	f003 011f 	and.w	r1, r3, #31
 800327e:	68bb      	ldr	r3, [r7, #8]
 8003280:	f003 031f 	and.w	r3, r3, #31
 8003284:	fa01 f303 	lsl.w	r3, r1, r3
 8003288:	431a      	orrs	r2, r3
 800328a:	697b      	ldr	r3, [r7, #20]
 800328c:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 800328e:	bf00      	nop
 8003290:	371c      	adds	r7, #28
 8003292:	46bd      	mov	sp, r7
 8003294:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003298:	4770      	bx	lr

0800329a <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 800329a:	b480      	push	{r7}
 800329c:	b087      	sub	sp, #28
 800329e:	af00      	add	r7, sp, #0
 80032a0:	60f8      	str	r0, [r7, #12]
 80032a2:	60b9      	str	r1, [r7, #8]
 80032a4:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 80032a6:	68fb      	ldr	r3, [r7, #12]
 80032a8:	3314      	adds	r3, #20
 80032aa:	461a      	mov	r2, r3
 80032ac:	68bb      	ldr	r3, [r7, #8]
 80032ae:	0e5b      	lsrs	r3, r3, #25
 80032b0:	009b      	lsls	r3, r3, #2
 80032b2:	f003 0304 	and.w	r3, r3, #4
 80032b6:	4413      	add	r3, r2
 80032b8:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80032ba:	697b      	ldr	r3, [r7, #20]
 80032bc:	681a      	ldr	r2, [r3, #0]
 80032be:	68bb      	ldr	r3, [r7, #8]
 80032c0:	0d1b      	lsrs	r3, r3, #20
 80032c2:	f003 031f 	and.w	r3, r3, #31
 80032c6:	2107      	movs	r1, #7
 80032c8:	fa01 f303 	lsl.w	r3, r1, r3
 80032cc:	43db      	mvns	r3, r3
 80032ce:	401a      	ands	r2, r3
 80032d0:	68bb      	ldr	r3, [r7, #8]
 80032d2:	0d1b      	lsrs	r3, r3, #20
 80032d4:	f003 031f 	and.w	r3, r3, #31
 80032d8:	6879      	ldr	r1, [r7, #4]
 80032da:	fa01 f303 	lsl.w	r3, r1, r3
 80032de:	431a      	orrs	r2, r3
 80032e0:	697b      	ldr	r3, [r7, #20]
 80032e2:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 80032e4:	bf00      	nop
 80032e6:	371c      	adds	r7, #28
 80032e8:	46bd      	mov	sp, r7
 80032ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032ee:	4770      	bx	lr

080032f0 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 80032f0:	b480      	push	{r7}
 80032f2:	b085      	sub	sp, #20
 80032f4:	af00      	add	r7, sp, #0
 80032f6:	60f8      	str	r0, [r7, #12]
 80032f8:	60b9      	str	r1, [r7, #8]
 80032fa:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 80032fc:	68fb      	ldr	r3, [r7, #12]
 80032fe:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 8003302:	68bb      	ldr	r3, [r7, #8]
 8003304:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003308:	43db      	mvns	r3, r3
 800330a:	401a      	ands	r2, r3
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	f003 0318 	and.w	r3, r3, #24
 8003312:	4908      	ldr	r1, [pc, #32]	; (8003334 <LL_ADC_SetChannelSingleDiff+0x44>)
 8003314:	40d9      	lsrs	r1, r3
 8003316:	68bb      	ldr	r3, [r7, #8]
 8003318:	400b      	ands	r3, r1
 800331a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800331e:	431a      	orrs	r2, r3
 8003320:	68fb      	ldr	r3, [r7, #12]
 8003322:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8003326:	bf00      	nop
 8003328:	3714      	adds	r7, #20
 800332a:	46bd      	mov	sp, r7
 800332c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003330:	4770      	bx	lr
 8003332:	bf00      	nop
 8003334:	0007ffff 	.word	0x0007ffff

08003338 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8003338:	b480      	push	{r7}
 800333a:	b083      	sub	sp, #12
 800333c:	af00      	add	r7, sp, #0
 800333e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	689b      	ldr	r3, [r3, #8]
 8003344:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 8003348:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800334c:	687a      	ldr	r2, [r7, #4]
 800334e:	6093      	str	r3, [r2, #8]
}
 8003350:	bf00      	nop
 8003352:	370c      	adds	r7, #12
 8003354:	46bd      	mov	sp, r7
 8003356:	f85d 7b04 	ldr.w	r7, [sp], #4
 800335a:	4770      	bx	lr

0800335c <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(ADC_TypeDef *ADCx)
{
 800335c:	b480      	push	{r7}
 800335e:	b083      	sub	sp, #12
 8003360:	af00      	add	r7, sp, #0
 8003362:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	689b      	ldr	r3, [r3, #8]
 8003368:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800336c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003370:	d101      	bne.n	8003376 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8003372:	2301      	movs	r3, #1
 8003374:	e000      	b.n	8003378 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8003376:	2300      	movs	r3, #0
}
 8003378:	4618      	mov	r0, r3
 800337a:	370c      	adds	r7, #12
 800337c:	46bd      	mov	sp, r7
 800337e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003382:	4770      	bx	lr

08003384 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8003384:	b480      	push	{r7}
 8003386:	b083      	sub	sp, #12
 8003388:	af00      	add	r7, sp, #0
 800338a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	689b      	ldr	r3, [r3, #8]
 8003390:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 8003394:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8003398:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 80033a0:	bf00      	nop
 80033a2:	370c      	adds	r7, #12
 80033a4:	46bd      	mov	sp, r7
 80033a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033aa:	4770      	bx	lr

080033ac <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 80033ac:	b480      	push	{r7}
 80033ae:	b083      	sub	sp, #12
 80033b0:	af00      	add	r7, sp, #0
 80033b2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	689b      	ldr	r3, [r3, #8]
 80033b8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80033bc:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80033c0:	d101      	bne.n	80033c6 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 80033c2:	2301      	movs	r3, #1
 80033c4:	e000      	b.n	80033c8 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 80033c6:	2300      	movs	r3, #0
}
 80033c8:	4618      	mov	r0, r3
 80033ca:	370c      	adds	r7, #12
 80033cc:	46bd      	mov	sp, r7
 80033ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033d2:	4770      	bx	lr

080033d4 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 80033d4:	b480      	push	{r7}
 80033d6:	b083      	sub	sp, #12
 80033d8:	af00      	add	r7, sp, #0
 80033da:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	689b      	ldr	r3, [r3, #8]
 80033e0:	f003 0301 	and.w	r3, r3, #1
 80033e4:	2b01      	cmp	r3, #1
 80033e6:	d101      	bne.n	80033ec <LL_ADC_IsEnabled+0x18>
 80033e8:	2301      	movs	r3, #1
 80033ea:	e000      	b.n	80033ee <LL_ADC_IsEnabled+0x1a>
 80033ec:	2300      	movs	r3, #0
}
 80033ee:	4618      	mov	r0, r3
 80033f0:	370c      	adds	r7, #12
 80033f2:	46bd      	mov	sp, r7
 80033f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033f8:	4770      	bx	lr

080033fa <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 80033fa:	b480      	push	{r7}
 80033fc:	b083      	sub	sp, #12
 80033fe:	af00      	add	r7, sp, #0
 8003400:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	689b      	ldr	r3, [r3, #8]
 8003406:	f003 0304 	and.w	r3, r3, #4
 800340a:	2b04      	cmp	r3, #4
 800340c:	d101      	bne.n	8003412 <LL_ADC_REG_IsConversionOngoing+0x18>
 800340e:	2301      	movs	r3, #1
 8003410:	e000      	b.n	8003414 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8003412:	2300      	movs	r3, #0
}
 8003414:	4618      	mov	r0, r3
 8003416:	370c      	adds	r7, #12
 8003418:	46bd      	mov	sp, r7
 800341a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800341e:	4770      	bx	lr

08003420 <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8003420:	b480      	push	{r7}
 8003422:	b083      	sub	sp, #12
 8003424:	af00      	add	r7, sp, #0
 8003426:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	689b      	ldr	r3, [r3, #8]
 800342c:	f003 0308 	and.w	r3, r3, #8
 8003430:	2b08      	cmp	r3, #8
 8003432:	d101      	bne.n	8003438 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8003434:	2301      	movs	r3, #1
 8003436:	e000      	b.n	800343a <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8003438:	2300      	movs	r3, #0
}
 800343a:	4618      	mov	r0, r3
 800343c:	370c      	adds	r7, #12
 800343e:	46bd      	mov	sp, r7
 8003440:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003444:	4770      	bx	lr
	...

08003448 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8003448:	b580      	push	{r7, lr}
 800344a:	b088      	sub	sp, #32
 800344c:	af00      	add	r7, sp, #0
 800344e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003450:	2300      	movs	r3, #0
 8003452:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8003454:	2300      	movs	r3, #0
 8003456:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	2b00      	cmp	r3, #0
 800345c:	d101      	bne.n	8003462 <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 800345e:	2301      	movs	r3, #1
 8003460:	e12c      	b.n	80036bc <HAL_ADC_Init+0x274>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	691b      	ldr	r3, [r3, #16]
 8003466:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800346c:	2b00      	cmp	r3, #0
 800346e:	d109      	bne.n	8003484 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8003470:	6878      	ldr	r0, [r7, #4]
 8003472:	f7ff fa01 	bl	8002878 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	2200      	movs	r2, #0
 800347a:	659a      	str	r2, [r3, #88]	; 0x58

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	2200      	movs	r2, #0
 8003480:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8003484:	687b      	ldr	r3, [r7, #4]
 8003486:	681b      	ldr	r3, [r3, #0]
 8003488:	4618      	mov	r0, r3
 800348a:	f7ff ff67 	bl	800335c <LL_ADC_IsDeepPowerDownEnabled>
 800348e:	4603      	mov	r3, r0
 8003490:	2b00      	cmp	r3, #0
 8003492:	d004      	beq.n	800349e <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	681b      	ldr	r3, [r3, #0]
 8003498:	4618      	mov	r0, r3
 800349a:	f7ff ff4d 	bl	8003338 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	681b      	ldr	r3, [r3, #0]
 80034a2:	4618      	mov	r0, r3
 80034a4:	f7ff ff82 	bl	80033ac <LL_ADC_IsInternalRegulatorEnabled>
 80034a8:	4603      	mov	r3, r0
 80034aa:	2b00      	cmp	r3, #0
 80034ac:	d115      	bne.n	80034da <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	681b      	ldr	r3, [r3, #0]
 80034b2:	4618      	mov	r0, r3
 80034b4:	f7ff ff66 	bl	8003384 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80034b8:	4b82      	ldr	r3, [pc, #520]	; (80036c4 <HAL_ADC_Init+0x27c>)
 80034ba:	681b      	ldr	r3, [r3, #0]
 80034bc:	099b      	lsrs	r3, r3, #6
 80034be:	4a82      	ldr	r2, [pc, #520]	; (80036c8 <HAL_ADC_Init+0x280>)
 80034c0:	fba2 2303 	umull	r2, r3, r2, r3
 80034c4:	099b      	lsrs	r3, r3, #6
 80034c6:	3301      	adds	r3, #1
 80034c8:	005b      	lsls	r3, r3, #1
 80034ca:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 80034cc:	e002      	b.n	80034d4 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 80034ce:	68bb      	ldr	r3, [r7, #8]
 80034d0:	3b01      	subs	r3, #1
 80034d2:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 80034d4:	68bb      	ldr	r3, [r7, #8]
 80034d6:	2b00      	cmp	r3, #0
 80034d8:	d1f9      	bne.n	80034ce <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	681b      	ldr	r3, [r3, #0]
 80034de:	4618      	mov	r0, r3
 80034e0:	f7ff ff64 	bl	80033ac <LL_ADC_IsInternalRegulatorEnabled>
 80034e4:	4603      	mov	r3, r0
 80034e6:	2b00      	cmp	r3, #0
 80034e8:	d10d      	bne.n	8003506 <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80034ee:	f043 0210 	orr.w	r2, r3, #16
 80034f2:	687b      	ldr	r3, [r7, #4]
 80034f4:	655a      	str	r2, [r3, #84]	; 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80034fa:	f043 0201 	orr.w	r2, r3, #1
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 8003502:	2301      	movs	r3, #1
 8003504:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	681b      	ldr	r3, [r3, #0]
 800350a:	4618      	mov	r0, r3
 800350c:	f7ff ff75 	bl	80033fa <LL_ADC_REG_IsConversionOngoing>
 8003510:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8003512:	687b      	ldr	r3, [r7, #4]
 8003514:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003516:	f003 0310 	and.w	r3, r3, #16
 800351a:	2b00      	cmp	r3, #0
 800351c:	f040 80c5 	bne.w	80036aa <HAL_ADC_Init+0x262>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8003520:	697b      	ldr	r3, [r7, #20]
 8003522:	2b00      	cmp	r3, #0
 8003524:	f040 80c1 	bne.w	80036aa <HAL_ADC_Init+0x262>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800352c:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8003530:	f043 0202 	orr.w	r2, r3, #2
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	655a      	str	r2, [r3, #84]	; 0x54
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	681b      	ldr	r3, [r3, #0]
 800353c:	4618      	mov	r0, r3
 800353e:	f7ff ff49 	bl	80033d4 <LL_ADC_IsEnabled>
 8003542:	4603      	mov	r3, r0
 8003544:	2b00      	cmp	r3, #0
 8003546:	d10b      	bne.n	8003560 <HAL_ADC_Init+0x118>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8003548:	4860      	ldr	r0, [pc, #384]	; (80036cc <HAL_ADC_Init+0x284>)
 800354a:	f7ff ff43 	bl	80033d4 <LL_ADC_IsEnabled>
 800354e:	4603      	mov	r3, r0
 8003550:	2b00      	cmp	r3, #0
 8003552:	d105      	bne.n	8003560 <HAL_ADC_Init+0x118>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8003554:	687b      	ldr	r3, [r7, #4]
 8003556:	685b      	ldr	r3, [r3, #4]
 8003558:	4619      	mov	r1, r3
 800355a:	485d      	ldr	r0, [pc, #372]	; (80036d0 <HAL_ADC_Init+0x288>)
 800355c:	f7ff fde8 	bl	8003130 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	7e5b      	ldrb	r3, [r3, #25]
 8003564:	035a      	lsls	r2, r3, #13
                hadc->Init.Overrun                                                     |
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800356a:	431a      	orrs	r2, r3
                hadc->Init.DataAlign                                                   |
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	68db      	ldr	r3, [r3, #12]
                hadc->Init.Overrun                                                     |
 8003570:	431a      	orrs	r2, r3
                hadc->Init.Resolution                                                  |
 8003572:	687b      	ldr	r3, [r7, #4]
 8003574:	689b      	ldr	r3, [r3, #8]
                hadc->Init.DataAlign                                                   |
 8003576:	431a      	orrs	r2, r3
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	f893 3020 	ldrb.w	r3, [r3, #32]
 800357e:	041b      	lsls	r3, r3, #16
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8003580:	4313      	orrs	r3, r2
 8003582:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	f893 3020 	ldrb.w	r3, [r3, #32]
 800358a:	2b01      	cmp	r3, #1
 800358c:	d106      	bne.n	800359c <HAL_ADC_Init+0x154>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003592:	3b01      	subs	r3, #1
 8003594:	045b      	lsls	r3, r3, #17
 8003596:	69ba      	ldr	r2, [r7, #24]
 8003598:	4313      	orrs	r3, r2
 800359a:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80035a0:	2b00      	cmp	r3, #0
 80035a2:	d009      	beq.n	80035b8 <HAL_ADC_Init+0x170>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80035a8:	f403 7270 	and.w	r2, r3, #960	; 0x3c0
                  | hadc->Init.ExternalTrigConvEdge
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80035b0:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80035b2:	69ba      	ldr	r2, [r7, #24]
 80035b4:	4313      	orrs	r3, r2
 80035b6:	61bb      	str	r3, [r7, #24]
                 );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	681b      	ldr	r3, [r3, #0]
 80035bc:	68da      	ldr	r2, [r3, #12]
 80035be:	4b45      	ldr	r3, [pc, #276]	; (80036d4 <HAL_ADC_Init+0x28c>)
 80035c0:	4013      	ands	r3, r2
 80035c2:	687a      	ldr	r2, [r7, #4]
 80035c4:	6812      	ldr	r2, [r2, #0]
 80035c6:	69b9      	ldr	r1, [r7, #24]
 80035c8:	430b      	orrs	r3, r1
 80035ca:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	681b      	ldr	r3, [r3, #0]
 80035d0:	4618      	mov	r0, r3
 80035d2:	f7ff ff12 	bl	80033fa <LL_ADC_REG_IsConversionOngoing>
 80035d6:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	681b      	ldr	r3, [r3, #0]
 80035dc:	4618      	mov	r0, r3
 80035de:	f7ff ff1f 	bl	8003420 <LL_ADC_INJ_IsConversionOngoing>
 80035e2:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 80035e4:	693b      	ldr	r3, [r7, #16]
 80035e6:	2b00      	cmp	r3, #0
 80035e8:	d13d      	bne.n	8003666 <HAL_ADC_Init+0x21e>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80035ea:	68fb      	ldr	r3, [r7, #12]
 80035ec:	2b00      	cmp	r3, #0
 80035ee:	d13a      	bne.n	8003666 <HAL_ADC_Init+0x21e>
       )
    {
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
                 ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	7e1b      	ldrb	r3, [r3, #24]
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 80035f4:	039a      	lsls	r2, r3, #14
                 ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80035fc:	005b      	lsls	r3, r3, #1
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 80035fe:	4313      	orrs	r3, r2
 8003600:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	681b      	ldr	r3, [r3, #0]
 8003606:	68db      	ldr	r3, [r3, #12]
 8003608:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800360c:	f023 0302 	bic.w	r3, r3, #2
 8003610:	687a      	ldr	r2, [r7, #4]
 8003612:	6812      	ldr	r2, [r2, #0]
 8003614:	69b9      	ldr	r1, [r7, #24]
 8003616:	430b      	orrs	r3, r1
 8003618:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8003620:	2b01      	cmp	r3, #1
 8003622:	d118      	bne.n	8003656 <HAL_ADC_Init+0x20e>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	681b      	ldr	r3, [r3, #0]
 8003628:	691b      	ldr	r3, [r3, #16]
 800362a:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 800362e:	f023 0304 	bic.w	r3, r3, #4
 8003632:	687a      	ldr	r2, [r7, #4]
 8003634:	6bd1      	ldr	r1, [r2, #60]	; 0x3c
 8003636:	687a      	ldr	r2, [r7, #4]
 8003638:	6c12      	ldr	r2, [r2, #64]	; 0x40
 800363a:	4311      	orrs	r1, r2
 800363c:	687a      	ldr	r2, [r7, #4]
 800363e:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8003640:	4311      	orrs	r1, r2
 8003642:	687a      	ldr	r2, [r7, #4]
 8003644:	6c92      	ldr	r2, [r2, #72]	; 0x48
 8003646:	430a      	orrs	r2, r1
 8003648:	431a      	orrs	r2, r3
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	681b      	ldr	r3, [r3, #0]
 800364e:	f042 0201 	orr.w	r2, r2, #1
 8003652:	611a      	str	r2, [r3, #16]
 8003654:	e007      	b.n	8003666 <HAL_ADC_Init+0x21e>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	681b      	ldr	r3, [r3, #0]
 800365a:	691a      	ldr	r2, [r3, #16]
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	681b      	ldr	r3, [r3, #0]
 8003660:	f022 0201 	bic.w	r2, r2, #1
 8003664:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	691b      	ldr	r3, [r3, #16]
 800366a:	2b01      	cmp	r3, #1
 800366c:	d10c      	bne.n	8003688 <HAL_ADC_Init+0x240>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	681b      	ldr	r3, [r3, #0]
 8003672:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003674:	f023 010f 	bic.w	r1, r3, #15
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	69db      	ldr	r3, [r3, #28]
 800367c:	1e5a      	subs	r2, r3, #1
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	681b      	ldr	r3, [r3, #0]
 8003682:	430a      	orrs	r2, r1
 8003684:	631a      	str	r2, [r3, #48]	; 0x30
 8003686:	e007      	b.n	8003698 <HAL_ADC_Init+0x250>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8003688:	687b      	ldr	r3, [r7, #4]
 800368a:	681b      	ldr	r3, [r3, #0]
 800368c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	681b      	ldr	r3, [r3, #0]
 8003692:	f022 020f 	bic.w	r2, r2, #15
 8003696:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8003698:	687b      	ldr	r3, [r7, #4]
 800369a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800369c:	f023 0303 	bic.w	r3, r3, #3
 80036a0:	f043 0201 	orr.w	r2, r3, #1
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	655a      	str	r2, [r3, #84]	; 0x54
 80036a8:	e007      	b.n	80036ba <HAL_ADC_Init+0x272>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80036ae:	f043 0210 	orr.w	r2, r3, #16
 80036b2:	687b      	ldr	r3, [r7, #4]
 80036b4:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 80036b6:	2301      	movs	r3, #1
 80036b8:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 80036ba:	7ffb      	ldrb	r3, [r7, #31]
}
 80036bc:	4618      	mov	r0, r3
 80036be:	3720      	adds	r7, #32
 80036c0:	46bd      	mov	sp, r7
 80036c2:	bd80      	pop	{r7, pc}
 80036c4:	20000000 	.word	0x20000000
 80036c8:	053e2d63 	.word	0x053e2d63
 80036cc:	50040000 	.word	0x50040000
 80036d0:	50040300 	.word	0x50040300
 80036d4:	fff0c007 	.word	0xfff0c007

080036d8 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 80036d8:	b580      	push	{r7, lr}
 80036da:	b0b6      	sub	sp, #216	; 0xd8
 80036dc:	af00      	add	r7, sp, #0
 80036de:	6078      	str	r0, [r7, #4]
 80036e0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80036e2:	2300      	movs	r3, #0
 80036e4:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 80036e8:	2300      	movs	r3, #0
 80036ea:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, sConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80036f2:	2b01      	cmp	r3, #1
 80036f4:	d101      	bne.n	80036fa <HAL_ADC_ConfigChannel+0x22>
 80036f6:	2302      	movs	r3, #2
 80036f8:	e3b9      	b.n	8003e6e <HAL_ADC_ConfigChannel+0x796>
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	2201      	movs	r2, #1
 80036fe:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	681b      	ldr	r3, [r3, #0]
 8003706:	4618      	mov	r0, r3
 8003708:	f7ff fe77 	bl	80033fa <LL_ADC_REG_IsConversionOngoing>
 800370c:	4603      	mov	r3, r0
 800370e:	2b00      	cmp	r3, #0
 8003710:	f040 839e 	bne.w	8003e50 <HAL_ADC_ConfigChannel+0x778>
    /* Correspondence for compatibility with legacy definition of             */
    /* sequencer ranks in direct number format. This correspondence can       */
    /* be done only on ranks 1 to 5 due to literal values.                    */
    /* Note: Sequencer ranks in direct number format are no more used         */
    /*       and are detected by activating USE_FULL_ASSERT feature.          */
    if (sConfig->Rank <= 5U)
 8003714:	683b      	ldr	r3, [r7, #0]
 8003716:	685b      	ldr	r3, [r3, #4]
 8003718:	2b05      	cmp	r3, #5
 800371a:	d824      	bhi.n	8003766 <HAL_ADC_ConfigChannel+0x8e>
    {
      switch (sConfig->Rank)
 800371c:	683b      	ldr	r3, [r7, #0]
 800371e:	685b      	ldr	r3, [r3, #4]
 8003720:	3b02      	subs	r3, #2
 8003722:	2b03      	cmp	r3, #3
 8003724:	d81b      	bhi.n	800375e <HAL_ADC_ConfigChannel+0x86>
 8003726:	a201      	add	r2, pc, #4	; (adr r2, 800372c <HAL_ADC_ConfigChannel+0x54>)
 8003728:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800372c:	0800373d 	.word	0x0800373d
 8003730:	08003745 	.word	0x08003745
 8003734:	0800374d 	.word	0x0800374d
 8003738:	08003755 	.word	0x08003755
      {
        case 2U:
          sConfig->Rank = ADC_REGULAR_RANK_2;
 800373c:	683b      	ldr	r3, [r7, #0]
 800373e:	220c      	movs	r2, #12
 8003740:	605a      	str	r2, [r3, #4]
          break;
 8003742:	e011      	b.n	8003768 <HAL_ADC_ConfigChannel+0x90>
        case 3U:
          sConfig->Rank = ADC_REGULAR_RANK_3;
 8003744:	683b      	ldr	r3, [r7, #0]
 8003746:	2212      	movs	r2, #18
 8003748:	605a      	str	r2, [r3, #4]
          break;
 800374a:	e00d      	b.n	8003768 <HAL_ADC_ConfigChannel+0x90>
        case 4U:
          sConfig->Rank = ADC_REGULAR_RANK_4;
 800374c:	683b      	ldr	r3, [r7, #0]
 800374e:	2218      	movs	r2, #24
 8003750:	605a      	str	r2, [r3, #4]
          break;
 8003752:	e009      	b.n	8003768 <HAL_ADC_ConfigChannel+0x90>
        case 5U:
          sConfig->Rank = ADC_REGULAR_RANK_5;
 8003754:	683b      	ldr	r3, [r7, #0]
 8003756:	f44f 7280 	mov.w	r2, #256	; 0x100
 800375a:	605a      	str	r2, [r3, #4]
          break;
 800375c:	e004      	b.n	8003768 <HAL_ADC_ConfigChannel+0x90>
        /* case 1U */
        default:
          sConfig->Rank = ADC_REGULAR_RANK_1;
 800375e:	683b      	ldr	r3, [r7, #0]
 8003760:	2206      	movs	r2, #6
 8003762:	605a      	str	r2, [r3, #4]
          break;
 8003764:	e000      	b.n	8003768 <HAL_ADC_ConfigChannel+0x90>
      }
    }
 8003766:	bf00      	nop
#endif

    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	6818      	ldr	r0, [r3, #0]
 800376c:	683b      	ldr	r3, [r7, #0]
 800376e:	6859      	ldr	r1, [r3, #4]
 8003770:	683b      	ldr	r3, [r7, #0]
 8003772:	681b      	ldr	r3, [r3, #0]
 8003774:	461a      	mov	r2, r3
 8003776:	f7ff fd64 	bl	8003242 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	681b      	ldr	r3, [r3, #0]
 800377e:	4618      	mov	r0, r3
 8003780:	f7ff fe3b 	bl	80033fa <LL_ADC_REG_IsConversionOngoing>
 8003784:	f8c7 00d0 	str.w	r0, [r7, #208]	; 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	681b      	ldr	r3, [r3, #0]
 800378c:	4618      	mov	r0, r3
 800378e:	f7ff fe47 	bl	8003420 <LL_ADC_INJ_IsConversionOngoing>
 8003792:	f8c7 00cc 	str.w	r0, [r7, #204]	; 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8003796:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 800379a:	2b00      	cmp	r3, #0
 800379c:	f040 81a6 	bne.w	8003aec <HAL_ADC_ConfigChannel+0x414>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 80037a0:	f8d7 30cc 	ldr.w	r3, [r7, #204]	; 0xcc
 80037a4:	2b00      	cmp	r3, #0
 80037a6:	f040 81a1 	bne.w	8003aec <HAL_ADC_ConfigChannel+0x414>
        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
      }
#else
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	6818      	ldr	r0, [r3, #0]
 80037ae:	683b      	ldr	r3, [r7, #0]
 80037b0:	6819      	ldr	r1, [r3, #0]
 80037b2:	683b      	ldr	r3, [r7, #0]
 80037b4:	689b      	ldr	r3, [r3, #8]
 80037b6:	461a      	mov	r2, r3
 80037b8:	f7ff fd6f 	bl	800329a <LL_ADC_SetChannelSamplingTime>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 80037bc:	683b      	ldr	r3, [r7, #0]
 80037be:	695a      	ldr	r2, [r3, #20]
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	681b      	ldr	r3, [r3, #0]
 80037c4:	68db      	ldr	r3, [r3, #12]
 80037c6:	08db      	lsrs	r3, r3, #3
 80037c8:	f003 0303 	and.w	r3, r3, #3
 80037cc:	005b      	lsls	r3, r3, #1
 80037ce:	fa02 f303 	lsl.w	r3, r2, r3
 80037d2:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8

      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 80037d6:	683b      	ldr	r3, [r7, #0]
 80037d8:	691b      	ldr	r3, [r3, #16]
 80037da:	2b04      	cmp	r3, #4
 80037dc:	d00a      	beq.n	80037f4 <HAL_ADC_ConfigChannel+0x11c>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	6818      	ldr	r0, [r3, #0]
 80037e2:	683b      	ldr	r3, [r7, #0]
 80037e4:	6919      	ldr	r1, [r3, #16]
 80037e6:	683b      	ldr	r3, [r7, #0]
 80037e8:	681a      	ldr	r2, [r3, #0]
 80037ea:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 80037ee:	f7ff fcd3 	bl	8003198 <LL_ADC_SetOffset>
 80037f2:	e17b      	b.n	8003aec <HAL_ADC_ConfigChannel+0x414>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	681b      	ldr	r3, [r3, #0]
 80037f8:	2100      	movs	r1, #0
 80037fa:	4618      	mov	r0, r3
 80037fc:	f7ff fcf0 	bl	80031e0 <LL_ADC_GetOffsetChannel>
 8003800:	4603      	mov	r3, r0
 8003802:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003806:	2b00      	cmp	r3, #0
 8003808:	d10a      	bne.n	8003820 <HAL_ADC_ConfigChannel+0x148>
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	681b      	ldr	r3, [r3, #0]
 800380e:	2100      	movs	r1, #0
 8003810:	4618      	mov	r0, r3
 8003812:	f7ff fce5 	bl	80031e0 <LL_ADC_GetOffsetChannel>
 8003816:	4603      	mov	r3, r0
 8003818:	0e9b      	lsrs	r3, r3, #26
 800381a:	f003 021f 	and.w	r2, r3, #31
 800381e:	e01e      	b.n	800385e <HAL_ADC_ConfigChannel+0x186>
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	681b      	ldr	r3, [r3, #0]
 8003824:	2100      	movs	r1, #0
 8003826:	4618      	mov	r0, r3
 8003828:	f7ff fcda 	bl	80031e0 <LL_ADC_GetOffsetChannel>
 800382c:	4603      	mov	r3, r0
 800382e:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003832:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8003836:	fa93 f3a3 	rbit	r3, r3
 800383a:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 800383e:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8003842:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8003846:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 800384a:	2b00      	cmp	r3, #0
 800384c:	d101      	bne.n	8003852 <HAL_ADC_ConfigChannel+0x17a>
  {
    return 32U;
 800384e:	2320      	movs	r3, #32
 8003850:	e004      	b.n	800385c <HAL_ADC_ConfigChannel+0x184>
  }
  return __builtin_clz(value);
 8003852:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 8003856:	fab3 f383 	clz	r3, r3
 800385a:	b2db      	uxtb	r3, r3
 800385c:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 800385e:	683b      	ldr	r3, [r7, #0]
 8003860:	681b      	ldr	r3, [r3, #0]
 8003862:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003866:	2b00      	cmp	r3, #0
 8003868:	d105      	bne.n	8003876 <HAL_ADC_ConfigChannel+0x19e>
 800386a:	683b      	ldr	r3, [r7, #0]
 800386c:	681b      	ldr	r3, [r3, #0]
 800386e:	0e9b      	lsrs	r3, r3, #26
 8003870:	f003 031f 	and.w	r3, r3, #31
 8003874:	e018      	b.n	80038a8 <HAL_ADC_ConfigChannel+0x1d0>
 8003876:	683b      	ldr	r3, [r7, #0]
 8003878:	681b      	ldr	r3, [r3, #0]
 800387a:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800387e:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8003882:	fa93 f3a3 	rbit	r3, r3
 8003886:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  return result;
 800388a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 800388e:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  if (value == 0U)
 8003892:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 8003896:	2b00      	cmp	r3, #0
 8003898:	d101      	bne.n	800389e <HAL_ADC_ConfigChannel+0x1c6>
    return 32U;
 800389a:	2320      	movs	r3, #32
 800389c:	e004      	b.n	80038a8 <HAL_ADC_ConfigChannel+0x1d0>
  return __builtin_clz(value);
 800389e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
 80038a2:	fab3 f383 	clz	r3, r3
 80038a6:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 80038a8:	429a      	cmp	r2, r3
 80038aa:	d106      	bne.n	80038ba <HAL_ADC_ConfigChannel+0x1e2>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	681b      	ldr	r3, [r3, #0]
 80038b0:	2200      	movs	r2, #0
 80038b2:	2100      	movs	r1, #0
 80038b4:	4618      	mov	r0, r3
 80038b6:	f7ff fca9 	bl	800320c <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	681b      	ldr	r3, [r3, #0]
 80038be:	2101      	movs	r1, #1
 80038c0:	4618      	mov	r0, r3
 80038c2:	f7ff fc8d 	bl	80031e0 <LL_ADC_GetOffsetChannel>
 80038c6:	4603      	mov	r3, r0
 80038c8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80038cc:	2b00      	cmp	r3, #0
 80038ce:	d10a      	bne.n	80038e6 <HAL_ADC_ConfigChannel+0x20e>
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	681b      	ldr	r3, [r3, #0]
 80038d4:	2101      	movs	r1, #1
 80038d6:	4618      	mov	r0, r3
 80038d8:	f7ff fc82 	bl	80031e0 <LL_ADC_GetOffsetChannel>
 80038dc:	4603      	mov	r3, r0
 80038de:	0e9b      	lsrs	r3, r3, #26
 80038e0:	f003 021f 	and.w	r2, r3, #31
 80038e4:	e01e      	b.n	8003924 <HAL_ADC_ConfigChannel+0x24c>
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	681b      	ldr	r3, [r3, #0]
 80038ea:	2101      	movs	r1, #1
 80038ec:	4618      	mov	r0, r3
 80038ee:	f7ff fc77 	bl	80031e0 <LL_ADC_GetOffsetChannel>
 80038f2:	4603      	mov	r3, r0
 80038f4:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80038f8:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 80038fc:	fa93 f3a3 	rbit	r3, r3
 8003900:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
  return result;
 8003904:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8003908:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  if (value == 0U)
 800390c:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8003910:	2b00      	cmp	r3, #0
 8003912:	d101      	bne.n	8003918 <HAL_ADC_ConfigChannel+0x240>
    return 32U;
 8003914:	2320      	movs	r3, #32
 8003916:	e004      	b.n	8003922 <HAL_ADC_ConfigChannel+0x24a>
  return __builtin_clz(value);
 8003918:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800391c:	fab3 f383 	clz	r3, r3
 8003920:	b2db      	uxtb	r3, r3
 8003922:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8003924:	683b      	ldr	r3, [r7, #0]
 8003926:	681b      	ldr	r3, [r3, #0]
 8003928:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800392c:	2b00      	cmp	r3, #0
 800392e:	d105      	bne.n	800393c <HAL_ADC_ConfigChannel+0x264>
 8003930:	683b      	ldr	r3, [r7, #0]
 8003932:	681b      	ldr	r3, [r3, #0]
 8003934:	0e9b      	lsrs	r3, r3, #26
 8003936:	f003 031f 	and.w	r3, r3, #31
 800393a:	e018      	b.n	800396e <HAL_ADC_ConfigChannel+0x296>
 800393c:	683b      	ldr	r3, [r7, #0]
 800393e:	681b      	ldr	r3, [r3, #0]
 8003940:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003944:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8003948:	fa93 f3a3 	rbit	r3, r3
 800394c:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
  return result;
 8003950:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8003954:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  if (value == 0U)
 8003958:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 800395c:	2b00      	cmp	r3, #0
 800395e:	d101      	bne.n	8003964 <HAL_ADC_ConfigChannel+0x28c>
    return 32U;
 8003960:	2320      	movs	r3, #32
 8003962:	e004      	b.n	800396e <HAL_ADC_ConfigChannel+0x296>
  return __builtin_clz(value);
 8003964:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8003968:	fab3 f383 	clz	r3, r3
 800396c:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 800396e:	429a      	cmp	r2, r3
 8003970:	d106      	bne.n	8003980 <HAL_ADC_ConfigChannel+0x2a8>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	681b      	ldr	r3, [r3, #0]
 8003976:	2200      	movs	r2, #0
 8003978:	2101      	movs	r1, #1
 800397a:	4618      	mov	r0, r3
 800397c:	f7ff fc46 	bl	800320c <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	681b      	ldr	r3, [r3, #0]
 8003984:	2102      	movs	r1, #2
 8003986:	4618      	mov	r0, r3
 8003988:	f7ff fc2a 	bl	80031e0 <LL_ADC_GetOffsetChannel>
 800398c:	4603      	mov	r3, r0
 800398e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003992:	2b00      	cmp	r3, #0
 8003994:	d10a      	bne.n	80039ac <HAL_ADC_ConfigChannel+0x2d4>
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	681b      	ldr	r3, [r3, #0]
 800399a:	2102      	movs	r1, #2
 800399c:	4618      	mov	r0, r3
 800399e:	f7ff fc1f 	bl	80031e0 <LL_ADC_GetOffsetChannel>
 80039a2:	4603      	mov	r3, r0
 80039a4:	0e9b      	lsrs	r3, r3, #26
 80039a6:	f003 021f 	and.w	r2, r3, #31
 80039aa:	e01e      	b.n	80039ea <HAL_ADC_ConfigChannel+0x312>
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	681b      	ldr	r3, [r3, #0]
 80039b0:	2102      	movs	r1, #2
 80039b2:	4618      	mov	r0, r3
 80039b4:	f7ff fc14 	bl	80031e0 <LL_ADC_GetOffsetChannel>
 80039b8:	4603      	mov	r3, r0
 80039ba:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80039be:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80039c2:	fa93 f3a3 	rbit	r3, r3
 80039c6:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
  return result;
 80039ca:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80039ce:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
  if (value == 0U)
 80039d2:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80039d6:	2b00      	cmp	r3, #0
 80039d8:	d101      	bne.n	80039de <HAL_ADC_ConfigChannel+0x306>
    return 32U;
 80039da:	2320      	movs	r3, #32
 80039dc:	e004      	b.n	80039e8 <HAL_ADC_ConfigChannel+0x310>
  return __builtin_clz(value);
 80039de:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 80039e2:	fab3 f383 	clz	r3, r3
 80039e6:	b2db      	uxtb	r3, r3
 80039e8:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 80039ea:	683b      	ldr	r3, [r7, #0]
 80039ec:	681b      	ldr	r3, [r3, #0]
 80039ee:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80039f2:	2b00      	cmp	r3, #0
 80039f4:	d105      	bne.n	8003a02 <HAL_ADC_ConfigChannel+0x32a>
 80039f6:	683b      	ldr	r3, [r7, #0]
 80039f8:	681b      	ldr	r3, [r3, #0]
 80039fa:	0e9b      	lsrs	r3, r3, #26
 80039fc:	f003 031f 	and.w	r3, r3, #31
 8003a00:	e016      	b.n	8003a30 <HAL_ADC_ConfigChannel+0x358>
 8003a02:	683b      	ldr	r3, [r7, #0]
 8003a04:	681b      	ldr	r3, [r3, #0]
 8003a06:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003a0a:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8003a0e:	fa93 f3a3 	rbit	r3, r3
 8003a12:	67fb      	str	r3, [r7, #124]	; 0x7c
  return result;
 8003a14:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 8003a16:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
  if (value == 0U)
 8003a1a:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8003a1e:	2b00      	cmp	r3, #0
 8003a20:	d101      	bne.n	8003a26 <HAL_ADC_ConfigChannel+0x34e>
    return 32U;
 8003a22:	2320      	movs	r3, #32
 8003a24:	e004      	b.n	8003a30 <HAL_ADC_ConfigChannel+0x358>
  return __builtin_clz(value);
 8003a26:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8003a2a:	fab3 f383 	clz	r3, r3
 8003a2e:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8003a30:	429a      	cmp	r2, r3
 8003a32:	d106      	bne.n	8003a42 <HAL_ADC_ConfigChannel+0x36a>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8003a34:	687b      	ldr	r3, [r7, #4]
 8003a36:	681b      	ldr	r3, [r3, #0]
 8003a38:	2200      	movs	r2, #0
 8003a3a:	2102      	movs	r1, #2
 8003a3c:	4618      	mov	r0, r3
 8003a3e:	f7ff fbe5 	bl	800320c <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	681b      	ldr	r3, [r3, #0]
 8003a46:	2103      	movs	r1, #3
 8003a48:	4618      	mov	r0, r3
 8003a4a:	f7ff fbc9 	bl	80031e0 <LL_ADC_GetOffsetChannel>
 8003a4e:	4603      	mov	r3, r0
 8003a50:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003a54:	2b00      	cmp	r3, #0
 8003a56:	d10a      	bne.n	8003a6e <HAL_ADC_ConfigChannel+0x396>
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	681b      	ldr	r3, [r3, #0]
 8003a5c:	2103      	movs	r1, #3
 8003a5e:	4618      	mov	r0, r3
 8003a60:	f7ff fbbe 	bl	80031e0 <LL_ADC_GetOffsetChannel>
 8003a64:	4603      	mov	r3, r0
 8003a66:	0e9b      	lsrs	r3, r3, #26
 8003a68:	f003 021f 	and.w	r2, r3, #31
 8003a6c:	e017      	b.n	8003a9e <HAL_ADC_ConfigChannel+0x3c6>
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	681b      	ldr	r3, [r3, #0]
 8003a72:	2103      	movs	r1, #3
 8003a74:	4618      	mov	r0, r3
 8003a76:	f7ff fbb3 	bl	80031e0 <LL_ADC_GetOffsetChannel>
 8003a7a:	4603      	mov	r3, r0
 8003a7c:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003a7e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8003a80:	fa93 f3a3 	rbit	r3, r3
 8003a84:	673b      	str	r3, [r7, #112]	; 0x70
  return result;
 8003a86:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8003a88:	67bb      	str	r3, [r7, #120]	; 0x78
  if (value == 0U)
 8003a8a:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8003a8c:	2b00      	cmp	r3, #0
 8003a8e:	d101      	bne.n	8003a94 <HAL_ADC_ConfigChannel+0x3bc>
    return 32U;
 8003a90:	2320      	movs	r3, #32
 8003a92:	e003      	b.n	8003a9c <HAL_ADC_ConfigChannel+0x3c4>
  return __builtin_clz(value);
 8003a94:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8003a96:	fab3 f383 	clz	r3, r3
 8003a9a:	b2db      	uxtb	r3, r3
 8003a9c:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8003a9e:	683b      	ldr	r3, [r7, #0]
 8003aa0:	681b      	ldr	r3, [r3, #0]
 8003aa2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003aa6:	2b00      	cmp	r3, #0
 8003aa8:	d105      	bne.n	8003ab6 <HAL_ADC_ConfigChannel+0x3de>
 8003aaa:	683b      	ldr	r3, [r7, #0]
 8003aac:	681b      	ldr	r3, [r3, #0]
 8003aae:	0e9b      	lsrs	r3, r3, #26
 8003ab0:	f003 031f 	and.w	r3, r3, #31
 8003ab4:	e011      	b.n	8003ada <HAL_ADC_ConfigChannel+0x402>
 8003ab6:	683b      	ldr	r3, [r7, #0]
 8003ab8:	681b      	ldr	r3, [r3, #0]
 8003aba:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003abc:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8003abe:	fa93 f3a3 	rbit	r3, r3
 8003ac2:	667b      	str	r3, [r7, #100]	; 0x64
  return result;
 8003ac4:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 8003ac6:	66fb      	str	r3, [r7, #108]	; 0x6c
  if (value == 0U)
 8003ac8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003aca:	2b00      	cmp	r3, #0
 8003acc:	d101      	bne.n	8003ad2 <HAL_ADC_ConfigChannel+0x3fa>
    return 32U;
 8003ace:	2320      	movs	r3, #32
 8003ad0:	e003      	b.n	8003ada <HAL_ADC_ConfigChannel+0x402>
  return __builtin_clz(value);
 8003ad2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8003ad4:	fab3 f383 	clz	r3, r3
 8003ad8:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8003ada:	429a      	cmp	r2, r3
 8003adc:	d106      	bne.n	8003aec <HAL_ADC_ConfigChannel+0x414>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	681b      	ldr	r3, [r3, #0]
 8003ae2:	2200      	movs	r2, #0
 8003ae4:	2103      	movs	r1, #3
 8003ae6:	4618      	mov	r0, r3
 8003ae8:	f7ff fb90 	bl	800320c <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	681b      	ldr	r3, [r3, #0]
 8003af0:	4618      	mov	r0, r3
 8003af2:	f7ff fc6f 	bl	80033d4 <LL_ADC_IsEnabled>
 8003af6:	4603      	mov	r3, r0
 8003af8:	2b00      	cmp	r3, #0
 8003afa:	f040 813f 	bne.w	8003d7c <HAL_ADC_ConfigChannel+0x6a4>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	6818      	ldr	r0, [r3, #0]
 8003b02:	683b      	ldr	r3, [r7, #0]
 8003b04:	6819      	ldr	r1, [r3, #0]
 8003b06:	683b      	ldr	r3, [r7, #0]
 8003b08:	68db      	ldr	r3, [r3, #12]
 8003b0a:	461a      	mov	r2, r3
 8003b0c:	f7ff fbf0 	bl	80032f0 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8003b10:	683b      	ldr	r3, [r7, #0]
 8003b12:	68db      	ldr	r3, [r3, #12]
 8003b14:	4a8e      	ldr	r2, [pc, #568]	; (8003d50 <HAL_ADC_ConfigChannel+0x678>)
 8003b16:	4293      	cmp	r3, r2
 8003b18:	f040 8130 	bne.w	8003d7c <HAL_ADC_ConfigChannel+0x6a4>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8003b20:	683b      	ldr	r3, [r7, #0]
 8003b22:	681b      	ldr	r3, [r3, #0]
 8003b24:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003b28:	2b00      	cmp	r3, #0
 8003b2a:	d10b      	bne.n	8003b44 <HAL_ADC_ConfigChannel+0x46c>
 8003b2c:	683b      	ldr	r3, [r7, #0]
 8003b2e:	681b      	ldr	r3, [r3, #0]
 8003b30:	0e9b      	lsrs	r3, r3, #26
 8003b32:	3301      	adds	r3, #1
 8003b34:	f003 031f 	and.w	r3, r3, #31
 8003b38:	2b09      	cmp	r3, #9
 8003b3a:	bf94      	ite	ls
 8003b3c:	2301      	movls	r3, #1
 8003b3e:	2300      	movhi	r3, #0
 8003b40:	b2db      	uxtb	r3, r3
 8003b42:	e019      	b.n	8003b78 <HAL_ADC_ConfigChannel+0x4a0>
 8003b44:	683b      	ldr	r3, [r7, #0]
 8003b46:	681b      	ldr	r3, [r3, #0]
 8003b48:	65fb      	str	r3, [r7, #92]	; 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003b4a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8003b4c:	fa93 f3a3 	rbit	r3, r3
 8003b50:	65bb      	str	r3, [r7, #88]	; 0x58
  return result;
 8003b52:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8003b54:	663b      	str	r3, [r7, #96]	; 0x60
  if (value == 0U)
 8003b56:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8003b58:	2b00      	cmp	r3, #0
 8003b5a:	d101      	bne.n	8003b60 <HAL_ADC_ConfigChannel+0x488>
    return 32U;
 8003b5c:	2320      	movs	r3, #32
 8003b5e:	e003      	b.n	8003b68 <HAL_ADC_ConfigChannel+0x490>
  return __builtin_clz(value);
 8003b60:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8003b62:	fab3 f383 	clz	r3, r3
 8003b66:	b2db      	uxtb	r3, r3
 8003b68:	3301      	adds	r3, #1
 8003b6a:	f003 031f 	and.w	r3, r3, #31
 8003b6e:	2b09      	cmp	r3, #9
 8003b70:	bf94      	ite	ls
 8003b72:	2301      	movls	r3, #1
 8003b74:	2300      	movhi	r3, #0
 8003b76:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003b78:	2b00      	cmp	r3, #0
 8003b7a:	d079      	beq.n	8003c70 <HAL_ADC_ConfigChannel+0x598>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8003b7c:	683b      	ldr	r3, [r7, #0]
 8003b7e:	681b      	ldr	r3, [r3, #0]
 8003b80:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003b84:	2b00      	cmp	r3, #0
 8003b86:	d107      	bne.n	8003b98 <HAL_ADC_ConfigChannel+0x4c0>
 8003b88:	683b      	ldr	r3, [r7, #0]
 8003b8a:	681b      	ldr	r3, [r3, #0]
 8003b8c:	0e9b      	lsrs	r3, r3, #26
 8003b8e:	3301      	adds	r3, #1
 8003b90:	069b      	lsls	r3, r3, #26
 8003b92:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8003b96:	e015      	b.n	8003bc4 <HAL_ADC_ConfigChannel+0x4ec>
 8003b98:	683b      	ldr	r3, [r7, #0]
 8003b9a:	681b      	ldr	r3, [r3, #0]
 8003b9c:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003b9e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8003ba0:	fa93 f3a3 	rbit	r3, r3
 8003ba4:	64fb      	str	r3, [r7, #76]	; 0x4c
  return result;
 8003ba6:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8003ba8:	657b      	str	r3, [r7, #84]	; 0x54
  if (value == 0U)
 8003baa:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003bac:	2b00      	cmp	r3, #0
 8003bae:	d101      	bne.n	8003bb4 <HAL_ADC_ConfigChannel+0x4dc>
    return 32U;
 8003bb0:	2320      	movs	r3, #32
 8003bb2:	e003      	b.n	8003bbc <HAL_ADC_ConfigChannel+0x4e4>
  return __builtin_clz(value);
 8003bb4:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8003bb6:	fab3 f383 	clz	r3, r3
 8003bba:	b2db      	uxtb	r3, r3
 8003bbc:	3301      	adds	r3, #1
 8003bbe:	069b      	lsls	r3, r3, #26
 8003bc0:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8003bc4:	683b      	ldr	r3, [r7, #0]
 8003bc6:	681b      	ldr	r3, [r3, #0]
 8003bc8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003bcc:	2b00      	cmp	r3, #0
 8003bce:	d109      	bne.n	8003be4 <HAL_ADC_ConfigChannel+0x50c>
 8003bd0:	683b      	ldr	r3, [r7, #0]
 8003bd2:	681b      	ldr	r3, [r3, #0]
 8003bd4:	0e9b      	lsrs	r3, r3, #26
 8003bd6:	3301      	adds	r3, #1
 8003bd8:	f003 031f 	and.w	r3, r3, #31
 8003bdc:	2101      	movs	r1, #1
 8003bde:	fa01 f303 	lsl.w	r3, r1, r3
 8003be2:	e017      	b.n	8003c14 <HAL_ADC_ConfigChannel+0x53c>
 8003be4:	683b      	ldr	r3, [r7, #0]
 8003be6:	681b      	ldr	r3, [r3, #0]
 8003be8:	647b      	str	r3, [r7, #68]	; 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003bea:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003bec:	fa93 f3a3 	rbit	r3, r3
 8003bf0:	643b      	str	r3, [r7, #64]	; 0x40
  return result;
 8003bf2:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003bf4:	64bb      	str	r3, [r7, #72]	; 0x48
  if (value == 0U)
 8003bf6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003bf8:	2b00      	cmp	r3, #0
 8003bfa:	d101      	bne.n	8003c00 <HAL_ADC_ConfigChannel+0x528>
    return 32U;
 8003bfc:	2320      	movs	r3, #32
 8003bfe:	e003      	b.n	8003c08 <HAL_ADC_ConfigChannel+0x530>
  return __builtin_clz(value);
 8003c00:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8003c02:	fab3 f383 	clz	r3, r3
 8003c06:	b2db      	uxtb	r3, r3
 8003c08:	3301      	adds	r3, #1
 8003c0a:	f003 031f 	and.w	r3, r3, #31
 8003c0e:	2101      	movs	r1, #1
 8003c10:	fa01 f303 	lsl.w	r3, r1, r3
 8003c14:	ea42 0103 	orr.w	r1, r2, r3
 8003c18:	683b      	ldr	r3, [r7, #0]
 8003c1a:	681b      	ldr	r3, [r3, #0]
 8003c1c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003c20:	2b00      	cmp	r3, #0
 8003c22:	d10a      	bne.n	8003c3a <HAL_ADC_ConfigChannel+0x562>
 8003c24:	683b      	ldr	r3, [r7, #0]
 8003c26:	681b      	ldr	r3, [r3, #0]
 8003c28:	0e9b      	lsrs	r3, r3, #26
 8003c2a:	3301      	adds	r3, #1
 8003c2c:	f003 021f 	and.w	r2, r3, #31
 8003c30:	4613      	mov	r3, r2
 8003c32:	005b      	lsls	r3, r3, #1
 8003c34:	4413      	add	r3, r2
 8003c36:	051b      	lsls	r3, r3, #20
 8003c38:	e018      	b.n	8003c6c <HAL_ADC_ConfigChannel+0x594>
 8003c3a:	683b      	ldr	r3, [r7, #0]
 8003c3c:	681b      	ldr	r3, [r3, #0]
 8003c3e:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003c40:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003c42:	fa93 f3a3 	rbit	r3, r3
 8003c46:	637b      	str	r3, [r7, #52]	; 0x34
  return result;
 8003c48:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8003c4a:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (value == 0U)
 8003c4c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003c4e:	2b00      	cmp	r3, #0
 8003c50:	d101      	bne.n	8003c56 <HAL_ADC_ConfigChannel+0x57e>
    return 32U;
 8003c52:	2320      	movs	r3, #32
 8003c54:	e003      	b.n	8003c5e <HAL_ADC_ConfigChannel+0x586>
  return __builtin_clz(value);
 8003c56:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8003c58:	fab3 f383 	clz	r3, r3
 8003c5c:	b2db      	uxtb	r3, r3
 8003c5e:	3301      	adds	r3, #1
 8003c60:	f003 021f 	and.w	r2, r3, #31
 8003c64:	4613      	mov	r3, r2
 8003c66:	005b      	lsls	r3, r3, #1
 8003c68:	4413      	add	r3, r2
 8003c6a:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003c6c:	430b      	orrs	r3, r1
 8003c6e:	e080      	b.n	8003d72 <HAL_ADC_ConfigChannel+0x69a>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8003c70:	683b      	ldr	r3, [r7, #0]
 8003c72:	681b      	ldr	r3, [r3, #0]
 8003c74:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003c78:	2b00      	cmp	r3, #0
 8003c7a:	d107      	bne.n	8003c8c <HAL_ADC_ConfigChannel+0x5b4>
 8003c7c:	683b      	ldr	r3, [r7, #0]
 8003c7e:	681b      	ldr	r3, [r3, #0]
 8003c80:	0e9b      	lsrs	r3, r3, #26
 8003c82:	3301      	adds	r3, #1
 8003c84:	069b      	lsls	r3, r3, #26
 8003c86:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8003c8a:	e015      	b.n	8003cb8 <HAL_ADC_ConfigChannel+0x5e0>
 8003c8c:	683b      	ldr	r3, [r7, #0]
 8003c8e:	681b      	ldr	r3, [r3, #0]
 8003c90:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003c92:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003c94:	fa93 f3a3 	rbit	r3, r3
 8003c98:	62bb      	str	r3, [r7, #40]	; 0x28
  return result;
 8003c9a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003c9c:	633b      	str	r3, [r7, #48]	; 0x30
  if (value == 0U)
 8003c9e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003ca0:	2b00      	cmp	r3, #0
 8003ca2:	d101      	bne.n	8003ca8 <HAL_ADC_ConfigChannel+0x5d0>
    return 32U;
 8003ca4:	2320      	movs	r3, #32
 8003ca6:	e003      	b.n	8003cb0 <HAL_ADC_ConfigChannel+0x5d8>
  return __builtin_clz(value);
 8003ca8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003caa:	fab3 f383 	clz	r3, r3
 8003cae:	b2db      	uxtb	r3, r3
 8003cb0:	3301      	adds	r3, #1
 8003cb2:	069b      	lsls	r3, r3, #26
 8003cb4:	f003 42f8 	and.w	r2, r3, #2080374784	; 0x7c000000
 8003cb8:	683b      	ldr	r3, [r7, #0]
 8003cba:	681b      	ldr	r3, [r3, #0]
 8003cbc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003cc0:	2b00      	cmp	r3, #0
 8003cc2:	d109      	bne.n	8003cd8 <HAL_ADC_ConfigChannel+0x600>
 8003cc4:	683b      	ldr	r3, [r7, #0]
 8003cc6:	681b      	ldr	r3, [r3, #0]
 8003cc8:	0e9b      	lsrs	r3, r3, #26
 8003cca:	3301      	adds	r3, #1
 8003ccc:	f003 031f 	and.w	r3, r3, #31
 8003cd0:	2101      	movs	r1, #1
 8003cd2:	fa01 f303 	lsl.w	r3, r1, r3
 8003cd6:	e017      	b.n	8003d08 <HAL_ADC_ConfigChannel+0x630>
 8003cd8:	683b      	ldr	r3, [r7, #0]
 8003cda:	681b      	ldr	r3, [r3, #0]
 8003cdc:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003cde:	6a3b      	ldr	r3, [r7, #32]
 8003ce0:	fa93 f3a3 	rbit	r3, r3
 8003ce4:	61fb      	str	r3, [r7, #28]
  return result;
 8003ce6:	69fb      	ldr	r3, [r7, #28]
 8003ce8:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 8003cea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003cec:	2b00      	cmp	r3, #0
 8003cee:	d101      	bne.n	8003cf4 <HAL_ADC_ConfigChannel+0x61c>
    return 32U;
 8003cf0:	2320      	movs	r3, #32
 8003cf2:	e003      	b.n	8003cfc <HAL_ADC_ConfigChannel+0x624>
  return __builtin_clz(value);
 8003cf4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003cf6:	fab3 f383 	clz	r3, r3
 8003cfa:	b2db      	uxtb	r3, r3
 8003cfc:	3301      	adds	r3, #1
 8003cfe:	f003 031f 	and.w	r3, r3, #31
 8003d02:	2101      	movs	r1, #1
 8003d04:	fa01 f303 	lsl.w	r3, r1, r3
 8003d08:	ea42 0103 	orr.w	r1, r2, r3
 8003d0c:	683b      	ldr	r3, [r7, #0]
 8003d0e:	681b      	ldr	r3, [r3, #0]
 8003d10:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8003d14:	2b00      	cmp	r3, #0
 8003d16:	d10d      	bne.n	8003d34 <HAL_ADC_ConfigChannel+0x65c>
 8003d18:	683b      	ldr	r3, [r7, #0]
 8003d1a:	681b      	ldr	r3, [r3, #0]
 8003d1c:	0e9b      	lsrs	r3, r3, #26
 8003d1e:	3301      	adds	r3, #1
 8003d20:	f003 021f 	and.w	r2, r3, #31
 8003d24:	4613      	mov	r3, r2
 8003d26:	005b      	lsls	r3, r3, #1
 8003d28:	4413      	add	r3, r2
 8003d2a:	3b1e      	subs	r3, #30
 8003d2c:	051b      	lsls	r3, r3, #20
 8003d2e:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8003d32:	e01d      	b.n	8003d70 <HAL_ADC_ConfigChannel+0x698>
 8003d34:	683b      	ldr	r3, [r7, #0]
 8003d36:	681b      	ldr	r3, [r3, #0]
 8003d38:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003d3a:	697b      	ldr	r3, [r7, #20]
 8003d3c:	fa93 f3a3 	rbit	r3, r3
 8003d40:	613b      	str	r3, [r7, #16]
  return result;
 8003d42:	693b      	ldr	r3, [r7, #16]
 8003d44:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8003d46:	69bb      	ldr	r3, [r7, #24]
 8003d48:	2b00      	cmp	r3, #0
 8003d4a:	d103      	bne.n	8003d54 <HAL_ADC_ConfigChannel+0x67c>
    return 32U;
 8003d4c:	2320      	movs	r3, #32
 8003d4e:	e005      	b.n	8003d5c <HAL_ADC_ConfigChannel+0x684>
 8003d50:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 8003d54:	69bb      	ldr	r3, [r7, #24]
 8003d56:	fab3 f383 	clz	r3, r3
 8003d5a:	b2db      	uxtb	r3, r3
 8003d5c:	3301      	adds	r3, #1
 8003d5e:	f003 021f 	and.w	r2, r3, #31
 8003d62:	4613      	mov	r3, r2
 8003d64:	005b      	lsls	r3, r3, #1
 8003d66:	4413      	add	r3, r2
 8003d68:	3b1e      	subs	r3, #30
 8003d6a:	051b      	lsls	r3, r3, #20
 8003d6c:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8003d70:	430b      	orrs	r3, r1
 8003d72:	683a      	ldr	r2, [r7, #0]
 8003d74:	6892      	ldr	r2, [r2, #8]
 8003d76:	4619      	mov	r1, r3
 8003d78:	f7ff fa8f 	bl	800329a <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8003d7c:	683b      	ldr	r3, [r7, #0]
 8003d7e:	681a      	ldr	r2, [r3, #0]
 8003d80:	4b3d      	ldr	r3, [pc, #244]	; (8003e78 <HAL_ADC_ConfigChannel+0x7a0>)
 8003d82:	4013      	ands	r3, r2
 8003d84:	2b00      	cmp	r3, #0
 8003d86:	d06c      	beq.n	8003e62 <HAL_ADC_ConfigChannel+0x78a>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8003d88:	483c      	ldr	r0, [pc, #240]	; (8003e7c <HAL_ADC_ConfigChannel+0x7a4>)
 8003d8a:	f7ff f9f7 	bl	800317c <LL_ADC_GetCommonPathInternalCh>
 8003d8e:	f8c7 00c4 	str.w	r0, [r7, #196]	; 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8003d92:	683b      	ldr	r3, [r7, #0]
 8003d94:	681b      	ldr	r3, [r3, #0]
 8003d96:	4a3a      	ldr	r2, [pc, #232]	; (8003e80 <HAL_ADC_ConfigChannel+0x7a8>)
 8003d98:	4293      	cmp	r3, r2
 8003d9a:	d127      	bne.n	8003dec <HAL_ADC_ConfigChannel+0x714>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8003d9c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8003da0:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8003da4:	2b00      	cmp	r3, #0
 8003da6:	d121      	bne.n	8003dec <HAL_ADC_ConfigChannel+0x714>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	681b      	ldr	r3, [r3, #0]
 8003dac:	4a35      	ldr	r2, [pc, #212]	; (8003e84 <HAL_ADC_ConfigChannel+0x7ac>)
 8003dae:	4293      	cmp	r3, r2
 8003db0:	d157      	bne.n	8003e62 <HAL_ADC_ConfigChannel+0x78a>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003db2:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8003db6:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8003dba:	4619      	mov	r1, r3
 8003dbc:	482f      	ldr	r0, [pc, #188]	; (8003e7c <HAL_ADC_ConfigChannel+0x7a4>)
 8003dbe:	f7ff f9ca 	bl	8003156 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8003dc2:	4b31      	ldr	r3, [pc, #196]	; (8003e88 <HAL_ADC_ConfigChannel+0x7b0>)
 8003dc4:	681b      	ldr	r3, [r3, #0]
 8003dc6:	099b      	lsrs	r3, r3, #6
 8003dc8:	4a30      	ldr	r2, [pc, #192]	; (8003e8c <HAL_ADC_ConfigChannel+0x7b4>)
 8003dca:	fba2 2303 	umull	r2, r3, r2, r3
 8003dce:	099b      	lsrs	r3, r3, #6
 8003dd0:	1c5a      	adds	r2, r3, #1
 8003dd2:	4613      	mov	r3, r2
 8003dd4:	005b      	lsls	r3, r3, #1
 8003dd6:	4413      	add	r3, r2
 8003dd8:	009b      	lsls	r3, r3, #2
 8003dda:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8003ddc:	e002      	b.n	8003de4 <HAL_ADC_ConfigChannel+0x70c>
          {
            wait_loop_index--;
 8003dde:	68fb      	ldr	r3, [r7, #12]
 8003de0:	3b01      	subs	r3, #1
 8003de2:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8003de4:	68fb      	ldr	r3, [r7, #12]
 8003de6:	2b00      	cmp	r3, #0
 8003de8:	d1f9      	bne.n	8003dde <HAL_ADC_ConfigChannel+0x706>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8003dea:	e03a      	b.n	8003e62 <HAL_ADC_ConfigChannel+0x78a>
          }
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8003dec:	683b      	ldr	r3, [r7, #0]
 8003dee:	681b      	ldr	r3, [r3, #0]
 8003df0:	4a27      	ldr	r2, [pc, #156]	; (8003e90 <HAL_ADC_ConfigChannel+0x7b8>)
 8003df2:	4293      	cmp	r3, r2
 8003df4:	d113      	bne.n	8003e1e <HAL_ADC_ConfigChannel+0x746>
 8003df6:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8003dfa:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003dfe:	2b00      	cmp	r3, #0
 8003e00:	d10d      	bne.n	8003e1e <HAL_ADC_ConfigChannel+0x746>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	681b      	ldr	r3, [r3, #0]
 8003e06:	4a1f      	ldr	r2, [pc, #124]	; (8003e84 <HAL_ADC_ConfigChannel+0x7ac>)
 8003e08:	4293      	cmp	r3, r2
 8003e0a:	d12a      	bne.n	8003e62 <HAL_ADC_ConfigChannel+0x78a>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003e0c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8003e10:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003e14:	4619      	mov	r1, r3
 8003e16:	4819      	ldr	r0, [pc, #100]	; (8003e7c <HAL_ADC_ConfigChannel+0x7a4>)
 8003e18:	f7ff f99d 	bl	8003156 <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8003e1c:	e021      	b.n	8003e62 <HAL_ADC_ConfigChannel+0x78a>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((sConfig->Channel == ADC_CHANNEL_VREFINT)
 8003e1e:	683b      	ldr	r3, [r7, #0]
 8003e20:	681b      	ldr	r3, [r3, #0]
 8003e22:	4a1c      	ldr	r2, [pc, #112]	; (8003e94 <HAL_ADC_ConfigChannel+0x7bc>)
 8003e24:	4293      	cmp	r3, r2
 8003e26:	d11c      	bne.n	8003e62 <HAL_ADC_ConfigChannel+0x78a>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8003e28:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8003e2c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003e30:	2b00      	cmp	r3, #0
 8003e32:	d116      	bne.n	8003e62 <HAL_ADC_ConfigChannel+0x78a>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	681b      	ldr	r3, [r3, #0]
 8003e38:	4a12      	ldr	r2, [pc, #72]	; (8003e84 <HAL_ADC_ConfigChannel+0x7ac>)
 8003e3a:	4293      	cmp	r3, r2
 8003e3c:	d111      	bne.n	8003e62 <HAL_ADC_ConfigChannel+0x78a>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003e3e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	; 0xc4
 8003e42:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8003e46:	4619      	mov	r1, r3
 8003e48:	480c      	ldr	r0, [pc, #48]	; (8003e7c <HAL_ADC_ConfigChannel+0x7a4>)
 8003e4a:	f7ff f984 	bl	8003156 <LL_ADC_SetCommonPathInternalCh>
 8003e4e:	e008      	b.n	8003e62 <HAL_ADC_ConfigChannel+0x78a>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003e54:	f043 0220 	orr.w	r2, r3, #32
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	655a      	str	r2, [r3, #84]	; 0x54

    tmp_hal_status = HAL_ERROR;
 8003e5c:	2301      	movs	r3, #1
 8003e5e:	f887 30d7 	strb.w	r3, [r7, #215]	; 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	2200      	movs	r2, #0
 8003e66:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Return function status */
  return tmp_hal_status;
 8003e6a:	f897 30d7 	ldrb.w	r3, [r7, #215]	; 0xd7
}
 8003e6e:	4618      	mov	r0, r3
 8003e70:	37d8      	adds	r7, #216	; 0xd8
 8003e72:	46bd      	mov	sp, r7
 8003e74:	bd80      	pop	{r7, pc}
 8003e76:	bf00      	nop
 8003e78:	80080000 	.word	0x80080000
 8003e7c:	50040300 	.word	0x50040300
 8003e80:	c7520000 	.word	0xc7520000
 8003e84:	50040000 	.word	0x50040000
 8003e88:	20000000 	.word	0x20000000
 8003e8c:	053e2d63 	.word	0x053e2d63
 8003e90:	cb840000 	.word	0xcb840000
 8003e94:	80000001 	.word	0x80000001

08003e98 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8003e98:	b580      	push	{r7, lr}
 8003e9a:	b084      	sub	sp, #16
 8003e9c:	af00      	add	r7, sp, #0
 8003e9e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	2b00      	cmp	r3, #0
 8003ea4:	d101      	bne.n	8003eaa <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8003ea6:	2301      	movs	r3, #1
 8003ea8:	e0ed      	b.n	8004086 <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003eb0:	b2db      	uxtb	r3, r3
 8003eb2:	2b00      	cmp	r3, #0
 8003eb4:	d102      	bne.n	8003ebc <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8003eb6:	6878      	ldr	r0, [r7, #4]
 8003eb8:	f7fe fd1c 	bl	80028f4 <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	681b      	ldr	r3, [r3, #0]
 8003ec0:	681a      	ldr	r2, [r3, #0]
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	681b      	ldr	r3, [r3, #0]
 8003ec6:	f022 0202 	bic.w	r2, r2, #2
 8003eca:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003ecc:	f7ff f924 	bl	8003118 <HAL_GetTick>
 8003ed0:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8003ed2:	e012      	b.n	8003efa <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8003ed4:	f7ff f920 	bl	8003118 <HAL_GetTick>
 8003ed8:	4602      	mov	r2, r0
 8003eda:	68fb      	ldr	r3, [r7, #12]
 8003edc:	1ad3      	subs	r3, r2, r3
 8003ede:	2b0a      	cmp	r3, #10
 8003ee0:	d90b      	bls.n	8003efa <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003ee6:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	2205      	movs	r2, #5
 8003ef2:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8003ef6:	2301      	movs	r3, #1
 8003ef8:	e0c5      	b.n	8004086 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	681b      	ldr	r3, [r3, #0]
 8003efe:	685b      	ldr	r3, [r3, #4]
 8003f00:	f003 0302 	and.w	r3, r3, #2
 8003f04:	2b00      	cmp	r3, #0
 8003f06:	d1e5      	bne.n	8003ed4 <HAL_CAN_Init+0x3c>
    }
  }

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	681b      	ldr	r3, [r3, #0]
 8003f0c:	681a      	ldr	r2, [r3, #0]
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	681b      	ldr	r3, [r3, #0]
 8003f12:	f042 0201 	orr.w	r2, r2, #1
 8003f16:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8003f18:	f7ff f8fe 	bl	8003118 <HAL_GetTick>
 8003f1c:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8003f1e:	e012      	b.n	8003f46 <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8003f20:	f7ff f8fa 	bl	8003118 <HAL_GetTick>
 8003f24:	4602      	mov	r2, r0
 8003f26:	68fb      	ldr	r3, [r7, #12]
 8003f28:	1ad3      	subs	r3, r2, r3
 8003f2a:	2b0a      	cmp	r3, #10
 8003f2c:	d90b      	bls.n	8003f46 <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f32:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8003f36:	687b      	ldr	r3, [r7, #4]
 8003f38:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8003f3a:	687b      	ldr	r3, [r7, #4]
 8003f3c:	2205      	movs	r2, #5
 8003f3e:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8003f42:	2301      	movs	r3, #1
 8003f44:	e09f      	b.n	8004086 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	681b      	ldr	r3, [r3, #0]
 8003f4a:	685b      	ldr	r3, [r3, #4]
 8003f4c:	f003 0301 	and.w	r3, r3, #1
 8003f50:	2b00      	cmp	r3, #0
 8003f52:	d0e5      	beq.n	8003f20 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	7e1b      	ldrb	r3, [r3, #24]
 8003f58:	2b01      	cmp	r3, #1
 8003f5a:	d108      	bne.n	8003f6e <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	681b      	ldr	r3, [r3, #0]
 8003f60:	681a      	ldr	r2, [r3, #0]
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	681b      	ldr	r3, [r3, #0]
 8003f66:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8003f6a:	601a      	str	r2, [r3, #0]
 8003f6c:	e007      	b.n	8003f7e <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	681b      	ldr	r3, [r3, #0]
 8003f72:	681a      	ldr	r2, [r3, #0]
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	681b      	ldr	r3, [r3, #0]
 8003f78:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003f7c:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	7e5b      	ldrb	r3, [r3, #25]
 8003f82:	2b01      	cmp	r3, #1
 8003f84:	d108      	bne.n	8003f98 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8003f86:	687b      	ldr	r3, [r7, #4]
 8003f88:	681b      	ldr	r3, [r3, #0]
 8003f8a:	681a      	ldr	r2, [r3, #0]
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	681b      	ldr	r3, [r3, #0]
 8003f90:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003f94:	601a      	str	r2, [r3, #0]
 8003f96:	e007      	b.n	8003fa8 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8003f98:	687b      	ldr	r3, [r7, #4]
 8003f9a:	681b      	ldr	r3, [r3, #0]
 8003f9c:	681a      	ldr	r2, [r3, #0]
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	681b      	ldr	r3, [r3, #0]
 8003fa2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8003fa6:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	7e9b      	ldrb	r3, [r3, #26]
 8003fac:	2b01      	cmp	r3, #1
 8003fae:	d108      	bne.n	8003fc2 <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	681b      	ldr	r3, [r3, #0]
 8003fb4:	681a      	ldr	r2, [r3, #0]
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	681b      	ldr	r3, [r3, #0]
 8003fba:	f042 0220 	orr.w	r2, r2, #32
 8003fbe:	601a      	str	r2, [r3, #0]
 8003fc0:	e007      	b.n	8003fd2 <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	681b      	ldr	r3, [r3, #0]
 8003fc6:	681a      	ldr	r2, [r3, #0]
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	681b      	ldr	r3, [r3, #0]
 8003fcc:	f022 0220 	bic.w	r2, r2, #32
 8003fd0:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8003fd2:	687b      	ldr	r3, [r7, #4]
 8003fd4:	7edb      	ldrb	r3, [r3, #27]
 8003fd6:	2b01      	cmp	r3, #1
 8003fd8:	d108      	bne.n	8003fec <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	681b      	ldr	r3, [r3, #0]
 8003fde:	681a      	ldr	r2, [r3, #0]
 8003fe0:	687b      	ldr	r3, [r7, #4]
 8003fe2:	681b      	ldr	r3, [r3, #0]
 8003fe4:	f022 0210 	bic.w	r2, r2, #16
 8003fe8:	601a      	str	r2, [r3, #0]
 8003fea:	e007      	b.n	8003ffc <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	681b      	ldr	r3, [r3, #0]
 8003ff0:	681a      	ldr	r2, [r3, #0]
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	681b      	ldr	r3, [r3, #0]
 8003ff6:	f042 0210 	orr.w	r2, r2, #16
 8003ffa:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	7f1b      	ldrb	r3, [r3, #28]
 8004000:	2b01      	cmp	r3, #1
 8004002:	d108      	bne.n	8004016 <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	681b      	ldr	r3, [r3, #0]
 8004008:	681a      	ldr	r2, [r3, #0]
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	681b      	ldr	r3, [r3, #0]
 800400e:	f042 0208 	orr.w	r2, r2, #8
 8004012:	601a      	str	r2, [r3, #0]
 8004014:	e007      	b.n	8004026 <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	681b      	ldr	r3, [r3, #0]
 800401a:	681a      	ldr	r2, [r3, #0]
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	681b      	ldr	r3, [r3, #0]
 8004020:	f022 0208 	bic.w	r2, r2, #8
 8004024:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	7f5b      	ldrb	r3, [r3, #29]
 800402a:	2b01      	cmp	r3, #1
 800402c:	d108      	bne.n	8004040 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 800402e:	687b      	ldr	r3, [r7, #4]
 8004030:	681b      	ldr	r3, [r3, #0]
 8004032:	681a      	ldr	r2, [r3, #0]
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	681b      	ldr	r3, [r3, #0]
 8004038:	f042 0204 	orr.w	r2, r2, #4
 800403c:	601a      	str	r2, [r3, #0]
 800403e:	e007      	b.n	8004050 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	681b      	ldr	r3, [r3, #0]
 8004044:	681a      	ldr	r2, [r3, #0]
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	681b      	ldr	r3, [r3, #0]
 800404a:	f022 0204 	bic.w	r2, r2, #4
 800404e:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	689a      	ldr	r2, [r3, #8]
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	68db      	ldr	r3, [r3, #12]
 8004058:	431a      	orrs	r2, r3
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	691b      	ldr	r3, [r3, #16]
 800405e:	431a      	orrs	r2, r3
 8004060:	687b      	ldr	r3, [r7, #4]
 8004062:	695b      	ldr	r3, [r3, #20]
 8004064:	ea42 0103 	orr.w	r1, r2, r3
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	685b      	ldr	r3, [r3, #4]
 800406c:	1e5a      	subs	r2, r3, #1
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	681b      	ldr	r3, [r3, #0]
 8004072:	430a      	orrs	r2, r1
 8004074:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	2200      	movs	r2, #0
 800407a:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	2201      	movs	r2, #1
 8004080:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8004084:	2300      	movs	r3, #0
}
 8004086:	4618      	mov	r0, r3
 8004088:	3710      	adds	r7, #16
 800408a:	46bd      	mov	sp, r7
 800408c:	bd80      	pop	{r7, pc}

0800408e <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, CAN_FilterTypeDef *sFilterConfig)
{
 800408e:	b480      	push	{r7}
 8004090:	b087      	sub	sp, #28
 8004092:	af00      	add	r7, sp, #0
 8004094:	6078      	str	r0, [r7, #4]
 8004096:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	681b      	ldr	r3, [r3, #0]
 800409c:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	f893 3020 	ldrb.w	r3, [r3, #32]
 80040a4:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 80040a6:	7cfb      	ldrb	r3, [r7, #19]
 80040a8:	2b01      	cmp	r3, #1
 80040aa:	d003      	beq.n	80040b4 <HAL_CAN_ConfigFilter+0x26>
 80040ac:	7cfb      	ldrb	r3, [r7, #19]
 80040ae:	2b02      	cmp	r3, #2
 80040b0:	f040 80aa 	bne.w	8004208 <HAL_CAN_ConfigFilter+0x17a>
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 80040b4:	697b      	ldr	r3, [r7, #20]
 80040b6:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80040ba:	f043 0201 	orr.w	r2, r3, #1
 80040be:	697b      	ldr	r3, [r7, #20]
 80040c0:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);

#endif
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 80040c4:	683b      	ldr	r3, [r7, #0]
 80040c6:	695b      	ldr	r3, [r3, #20]
 80040c8:	f003 031f 	and.w	r3, r3, #31
 80040cc:	2201      	movs	r2, #1
 80040ce:	fa02 f303 	lsl.w	r3, r2, r3
 80040d2:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 80040d4:	697b      	ldr	r3, [r7, #20]
 80040d6:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 80040da:	68fb      	ldr	r3, [r7, #12]
 80040dc:	43db      	mvns	r3, r3
 80040de:	401a      	ands	r2, r3
 80040e0:	697b      	ldr	r3, [r7, #20]
 80040e2:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 80040e6:	683b      	ldr	r3, [r7, #0]
 80040e8:	69db      	ldr	r3, [r3, #28]
 80040ea:	2b00      	cmp	r3, #0
 80040ec:	d123      	bne.n	8004136 <HAL_CAN_ConfigFilter+0xa8>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 80040ee:	697b      	ldr	r3, [r7, #20]
 80040f0:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 80040f4:	68fb      	ldr	r3, [r7, #12]
 80040f6:	43db      	mvns	r3, r3
 80040f8:	401a      	ands	r2, r3
 80040fa:	697b      	ldr	r3, [r7, #20]
 80040fc:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8004100:	683b      	ldr	r3, [r7, #0]
 8004102:	68db      	ldr	r3, [r3, #12]
 8004104:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8004106:	683b      	ldr	r3, [r7, #0]
 8004108:	685b      	ldr	r3, [r3, #4]
 800410a:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 800410c:	683a      	ldr	r2, [r7, #0]
 800410e:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8004110:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8004112:	697b      	ldr	r3, [r7, #20]
 8004114:	3248      	adds	r2, #72	; 0x48
 8004116:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 800411a:	683b      	ldr	r3, [r7, #0]
 800411c:	689b      	ldr	r3, [r3, #8]
 800411e:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 8004120:	683b      	ldr	r3, [r7, #0]
 8004122:	681b      	ldr	r3, [r3, #0]
 8004124:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8004126:	683b      	ldr	r3, [r7, #0]
 8004128:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 800412a:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 800412c:	6979      	ldr	r1, [r7, #20]
 800412e:	3348      	adds	r3, #72	; 0x48
 8004130:	00db      	lsls	r3, r3, #3
 8004132:	440b      	add	r3, r1
 8004134:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 8004136:	683b      	ldr	r3, [r7, #0]
 8004138:	69db      	ldr	r3, [r3, #28]
 800413a:	2b01      	cmp	r3, #1
 800413c:	d122      	bne.n	8004184 <HAL_CAN_ConfigFilter+0xf6>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 800413e:	697b      	ldr	r3, [r7, #20]
 8004140:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8004144:	68fb      	ldr	r3, [r7, #12]
 8004146:	431a      	orrs	r2, r3
 8004148:	697b      	ldr	r3, [r7, #20]
 800414a:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 800414e:	683b      	ldr	r3, [r7, #0]
 8004150:	681b      	ldr	r3, [r3, #0]
 8004152:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8004154:	683b      	ldr	r3, [r7, #0]
 8004156:	685b      	ldr	r3, [r3, #4]
 8004158:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 800415a:	683a      	ldr	r2, [r7, #0]
 800415c:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 800415e:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8004160:	697b      	ldr	r3, [r7, #20]
 8004162:	3248      	adds	r2, #72	; 0x48
 8004164:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8004168:	683b      	ldr	r3, [r7, #0]
 800416a:	689b      	ldr	r3, [r3, #8]
 800416c:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 800416e:	683b      	ldr	r3, [r7, #0]
 8004170:	68db      	ldr	r3, [r3, #12]
 8004172:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8004174:	683b      	ldr	r3, [r7, #0]
 8004176:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8004178:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 800417a:	6979      	ldr	r1, [r7, #20]
 800417c:	3348      	adds	r3, #72	; 0x48
 800417e:	00db      	lsls	r3, r3, #3
 8004180:	440b      	add	r3, r1
 8004182:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 8004184:	683b      	ldr	r3, [r7, #0]
 8004186:	699b      	ldr	r3, [r3, #24]
 8004188:	2b00      	cmp	r3, #0
 800418a:	d109      	bne.n	80041a0 <HAL_CAN_ConfigFilter+0x112>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 800418c:	697b      	ldr	r3, [r7, #20]
 800418e:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8004192:	68fb      	ldr	r3, [r7, #12]
 8004194:	43db      	mvns	r3, r3
 8004196:	401a      	ands	r2, r3
 8004198:	697b      	ldr	r3, [r7, #20]
 800419a:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
 800419e:	e007      	b.n	80041b0 <HAL_CAN_ConfigFilter+0x122>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 80041a0:	697b      	ldr	r3, [r7, #20]
 80041a2:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 80041a6:	68fb      	ldr	r3, [r7, #12]
 80041a8:	431a      	orrs	r2, r3
 80041aa:	697b      	ldr	r3, [r7, #20]
 80041ac:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 80041b0:	683b      	ldr	r3, [r7, #0]
 80041b2:	691b      	ldr	r3, [r3, #16]
 80041b4:	2b00      	cmp	r3, #0
 80041b6:	d109      	bne.n	80041cc <HAL_CAN_ConfigFilter+0x13e>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 80041b8:	697b      	ldr	r3, [r7, #20]
 80041ba:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 80041be:	68fb      	ldr	r3, [r7, #12]
 80041c0:	43db      	mvns	r3, r3
 80041c2:	401a      	ands	r2, r3
 80041c4:	697b      	ldr	r3, [r7, #20]
 80041c6:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
 80041ca:	e007      	b.n	80041dc <HAL_CAN_ConfigFilter+0x14e>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 80041cc:	697b      	ldr	r3, [r7, #20]
 80041ce:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 80041d2:	68fb      	ldr	r3, [r7, #12]
 80041d4:	431a      	orrs	r2, r3
 80041d6:	697b      	ldr	r3, [r7, #20]
 80041d8:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 80041dc:	683b      	ldr	r3, [r7, #0]
 80041de:	6a1b      	ldr	r3, [r3, #32]
 80041e0:	2b01      	cmp	r3, #1
 80041e2:	d107      	bne.n	80041f4 <HAL_CAN_ConfigFilter+0x166>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 80041e4:	697b      	ldr	r3, [r7, #20]
 80041e6:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 80041ea:	68fb      	ldr	r3, [r7, #12]
 80041ec:	431a      	orrs	r2, r3
 80041ee:	697b      	ldr	r3, [r7, #20]
 80041f0:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 80041f4:	697b      	ldr	r3, [r7, #20]
 80041f6:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80041fa:	f023 0201 	bic.w	r2, r3, #1
 80041fe:	697b      	ldr	r3, [r7, #20]
 8004200:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

    /* Return function status */
    return HAL_OK;
 8004204:	2300      	movs	r3, #0
 8004206:	e006      	b.n	8004216 <HAL_CAN_ConfigFilter+0x188>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800420c:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8004210:	687b      	ldr	r3, [r7, #4]
 8004212:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8004214:	2301      	movs	r3, #1
  }
}
 8004216:	4618      	mov	r0, r3
 8004218:	371c      	adds	r7, #28
 800421a:	46bd      	mov	sp, r7
 800421c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004220:	4770      	bx	lr

08004222 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 8004222:	b580      	push	{r7, lr}
 8004224:	b084      	sub	sp, #16
 8004226:	af00      	add	r7, sp, #0
 8004228:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 800422a:	687b      	ldr	r3, [r7, #4]
 800422c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004230:	b2db      	uxtb	r3, r3
 8004232:	2b01      	cmp	r3, #1
 8004234:	d12e      	bne.n	8004294 <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	2202      	movs	r2, #2
 800423a:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	681b      	ldr	r3, [r3, #0]
 8004242:	681a      	ldr	r2, [r3, #0]
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	681b      	ldr	r3, [r3, #0]
 8004248:	f022 0201 	bic.w	r2, r2, #1
 800424c:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 800424e:	f7fe ff63 	bl	8003118 <HAL_GetTick>
 8004252:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8004254:	e012      	b.n	800427c <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8004256:	f7fe ff5f 	bl	8003118 <HAL_GetTick>
 800425a:	4602      	mov	r2, r0
 800425c:	68fb      	ldr	r3, [r7, #12]
 800425e:	1ad3      	subs	r3, r2, r3
 8004260:	2b0a      	cmp	r3, #10
 8004262:	d90b      	bls.n	800427c <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8004264:	687b      	ldr	r3, [r7, #4]
 8004266:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004268:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	625a      	str	r2, [r3, #36]	; 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	2205      	movs	r2, #5
 8004274:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 8004278:	2301      	movs	r3, #1
 800427a:	e012      	b.n	80042a2 <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	681b      	ldr	r3, [r3, #0]
 8004280:	685b      	ldr	r3, [r3, #4]
 8004282:	f003 0301 	and.w	r3, r3, #1
 8004286:	2b00      	cmp	r3, #0
 8004288:	d1e5      	bne.n	8004256 <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	2200      	movs	r2, #0
 800428e:	625a      	str	r2, [r3, #36]	; 0x24

    /* Return function status */
    return HAL_OK;
 8004290:	2300      	movs	r3, #0
 8004292:	e006      	b.n	80042a2 <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004298:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80042a0:	2301      	movs	r3, #1
  }
}
 80042a2:	4618      	mov	r0, r3
 80042a4:	3710      	adds	r7, #16
 80042a6:	46bd      	mov	sp, r7
 80042a8:	bd80      	pop	{r7, pc}

080042aa <HAL_CAN_AddTxMessage>:
  *         the TxMailbox used to store the Tx message.
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, CAN_TxHeaderTypeDef *pHeader, uint8_t aData[], uint32_t *pTxMailbox)
{
 80042aa:	b480      	push	{r7}
 80042ac:	b089      	sub	sp, #36	; 0x24
 80042ae:	af00      	add	r7, sp, #0
 80042b0:	60f8      	str	r0, [r7, #12]
 80042b2:	60b9      	str	r1, [r7, #8]
 80042b4:	607a      	str	r2, [r7, #4]
 80042b6:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 80042b8:	68fb      	ldr	r3, [r7, #12]
 80042ba:	f893 3020 	ldrb.w	r3, [r3, #32]
 80042be:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 80042c0:	68fb      	ldr	r3, [r7, #12]
 80042c2:	681b      	ldr	r3, [r3, #0]
 80042c4:	689b      	ldr	r3, [r3, #8]
 80042c6:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 80042c8:	7ffb      	ldrb	r3, [r7, #31]
 80042ca:	2b01      	cmp	r3, #1
 80042cc:	d003      	beq.n	80042d6 <HAL_CAN_AddTxMessage+0x2c>
 80042ce:	7ffb      	ldrb	r3, [r7, #31]
 80042d0:	2b02      	cmp	r3, #2
 80042d2:	f040 80b8 	bne.w	8004446 <HAL_CAN_AddTxMessage+0x19c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 80042d6:	69bb      	ldr	r3, [r7, #24]
 80042d8:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80042dc:	2b00      	cmp	r3, #0
 80042de:	d10a      	bne.n	80042f6 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 80042e0:	69bb      	ldr	r3, [r7, #24]
 80042e2:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 80042e6:	2b00      	cmp	r3, #0
 80042e8:	d105      	bne.n	80042f6 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 80042ea:	69bb      	ldr	r3, [r7, #24]
 80042ec:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 80042f0:	2b00      	cmp	r3, #0
 80042f2:	f000 80a0 	beq.w	8004436 <HAL_CAN_AddTxMessage+0x18c>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 80042f6:	69bb      	ldr	r3, [r7, #24]
 80042f8:	0e1b      	lsrs	r3, r3, #24
 80042fa:	f003 0303 	and.w	r3, r3, #3
 80042fe:	617b      	str	r3, [r7, #20]

      /* Check transmit mailbox value */
      if (transmitmailbox > 2U)
 8004300:	697b      	ldr	r3, [r7, #20]
 8004302:	2b02      	cmp	r3, #2
 8004304:	d907      	bls.n	8004316 <HAL_CAN_AddTxMessage+0x6c>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_INTERNAL;
 8004306:	68fb      	ldr	r3, [r7, #12]
 8004308:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800430a:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 800430e:	68fb      	ldr	r3, [r7, #12]
 8004310:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8004312:	2301      	movs	r3, #1
 8004314:	e09e      	b.n	8004454 <HAL_CAN_AddTxMessage+0x1aa>
      }

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 8004316:	2201      	movs	r2, #1
 8004318:	697b      	ldr	r3, [r7, #20]
 800431a:	409a      	lsls	r2, r3
 800431c:	683b      	ldr	r3, [r7, #0]
 800431e:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 8004320:	68bb      	ldr	r3, [r7, #8]
 8004322:	689b      	ldr	r3, [r3, #8]
 8004324:	2b00      	cmp	r3, #0
 8004326:	d10d      	bne.n	8004344 <HAL_CAN_AddTxMessage+0x9a>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8004328:	68bb      	ldr	r3, [r7, #8]
 800432a:	681b      	ldr	r3, [r3, #0]
 800432c:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 800432e:	68bb      	ldr	r3, [r7, #8]
 8004330:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8004332:	68f9      	ldr	r1, [r7, #12]
 8004334:	6809      	ldr	r1, [r1, #0]
 8004336:	431a      	orrs	r2, r3
 8004338:	697b      	ldr	r3, [r7, #20]
 800433a:	3318      	adds	r3, #24
 800433c:	011b      	lsls	r3, r3, #4
 800433e:	440b      	add	r3, r1
 8004340:	601a      	str	r2, [r3, #0]
 8004342:	e00f      	b.n	8004364 <HAL_CAN_AddTxMessage+0xba>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8004344:	68bb      	ldr	r3, [r7, #8]
 8004346:	685b      	ldr	r3, [r3, #4]
 8004348:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 800434a:	68bb      	ldr	r3, [r7, #8]
 800434c:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 800434e:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 8004350:	68bb      	ldr	r3, [r7, #8]
 8004352:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8004354:	68f9      	ldr	r1, [r7, #12]
 8004356:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 8004358:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 800435a:	697b      	ldr	r3, [r7, #20]
 800435c:	3318      	adds	r3, #24
 800435e:	011b      	lsls	r3, r3, #4
 8004360:	440b      	add	r3, r1
 8004362:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 8004364:	68fb      	ldr	r3, [r7, #12]
 8004366:	6819      	ldr	r1, [r3, #0]
 8004368:	68bb      	ldr	r3, [r7, #8]
 800436a:	691a      	ldr	r2, [r3, #16]
 800436c:	697b      	ldr	r3, [r7, #20]
 800436e:	3318      	adds	r3, #24
 8004370:	011b      	lsls	r3, r3, #4
 8004372:	440b      	add	r3, r1
 8004374:	3304      	adds	r3, #4
 8004376:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 8004378:	68bb      	ldr	r3, [r7, #8]
 800437a:	7d1b      	ldrb	r3, [r3, #20]
 800437c:	2b01      	cmp	r3, #1
 800437e:	d111      	bne.n	80043a4 <HAL_CAN_AddTxMessage+0xfa>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 8004380:	68fb      	ldr	r3, [r7, #12]
 8004382:	681a      	ldr	r2, [r3, #0]
 8004384:	697b      	ldr	r3, [r7, #20]
 8004386:	3318      	adds	r3, #24
 8004388:	011b      	lsls	r3, r3, #4
 800438a:	4413      	add	r3, r2
 800438c:	3304      	adds	r3, #4
 800438e:	681b      	ldr	r3, [r3, #0]
 8004390:	68fa      	ldr	r2, [r7, #12]
 8004392:	6811      	ldr	r1, [r2, #0]
 8004394:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8004398:	697b      	ldr	r3, [r7, #20]
 800439a:	3318      	adds	r3, #24
 800439c:	011b      	lsls	r3, r3, #4
 800439e:	440b      	add	r3, r1
 80043a0:	3304      	adds	r3, #4
 80043a2:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	3307      	adds	r3, #7
 80043a8:	781b      	ldrb	r3, [r3, #0]
 80043aa:	061a      	lsls	r2, r3, #24
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	3306      	adds	r3, #6
 80043b0:	781b      	ldrb	r3, [r3, #0]
 80043b2:	041b      	lsls	r3, r3, #16
 80043b4:	431a      	orrs	r2, r3
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	3305      	adds	r3, #5
 80043ba:	781b      	ldrb	r3, [r3, #0]
 80043bc:	021b      	lsls	r3, r3, #8
 80043be:	4313      	orrs	r3, r2
 80043c0:	687a      	ldr	r2, [r7, #4]
 80043c2:	3204      	adds	r2, #4
 80043c4:	7812      	ldrb	r2, [r2, #0]
 80043c6:	4610      	mov	r0, r2
 80043c8:	68fa      	ldr	r2, [r7, #12]
 80043ca:	6811      	ldr	r1, [r2, #0]
 80043cc:	ea43 0200 	orr.w	r2, r3, r0
 80043d0:	697b      	ldr	r3, [r7, #20]
 80043d2:	011b      	lsls	r3, r3, #4
 80043d4:	440b      	add	r3, r1
 80043d6:	f503 73c6 	add.w	r3, r3, #396	; 0x18c
 80043da:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 80043dc:	687b      	ldr	r3, [r7, #4]
 80043de:	3303      	adds	r3, #3
 80043e0:	781b      	ldrb	r3, [r3, #0]
 80043e2:	061a      	lsls	r2, r3, #24
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	3302      	adds	r3, #2
 80043e8:	781b      	ldrb	r3, [r3, #0]
 80043ea:	041b      	lsls	r3, r3, #16
 80043ec:	431a      	orrs	r2, r3
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	3301      	adds	r3, #1
 80043f2:	781b      	ldrb	r3, [r3, #0]
 80043f4:	021b      	lsls	r3, r3, #8
 80043f6:	4313      	orrs	r3, r2
 80043f8:	687a      	ldr	r2, [r7, #4]
 80043fa:	7812      	ldrb	r2, [r2, #0]
 80043fc:	4610      	mov	r0, r2
 80043fe:	68fa      	ldr	r2, [r7, #12]
 8004400:	6811      	ldr	r1, [r2, #0]
 8004402:	ea43 0200 	orr.w	r2, r3, r0
 8004406:	697b      	ldr	r3, [r7, #20]
 8004408:	011b      	lsls	r3, r3, #4
 800440a:	440b      	add	r3, r1
 800440c:	f503 73c4 	add.w	r3, r3, #392	; 0x188
 8004410:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 8004412:	68fb      	ldr	r3, [r7, #12]
 8004414:	681a      	ldr	r2, [r3, #0]
 8004416:	697b      	ldr	r3, [r7, #20]
 8004418:	3318      	adds	r3, #24
 800441a:	011b      	lsls	r3, r3, #4
 800441c:	4413      	add	r3, r2
 800441e:	681b      	ldr	r3, [r3, #0]
 8004420:	68fa      	ldr	r2, [r7, #12]
 8004422:	6811      	ldr	r1, [r2, #0]
 8004424:	f043 0201 	orr.w	r2, r3, #1
 8004428:	697b      	ldr	r3, [r7, #20]
 800442a:	3318      	adds	r3, #24
 800442c:	011b      	lsls	r3, r3, #4
 800442e:	440b      	add	r3, r1
 8004430:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 8004432:	2300      	movs	r3, #0
 8004434:	e00e      	b.n	8004454 <HAL_CAN_AddTxMessage+0x1aa>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8004436:	68fb      	ldr	r3, [r7, #12]
 8004438:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800443a:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 800443e:	68fb      	ldr	r3, [r7, #12]
 8004440:	625a      	str	r2, [r3, #36]	; 0x24

      return HAL_ERROR;
 8004442:	2301      	movs	r3, #1
 8004444:	e006      	b.n	8004454 <HAL_CAN_AddTxMessage+0x1aa>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8004446:	68fb      	ldr	r3, [r7, #12]
 8004448:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800444a:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 800444e:	68fb      	ldr	r3, [r7, #12]
 8004450:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8004452:	2301      	movs	r3, #1
  }
}
 8004454:	4618      	mov	r0, r3
 8004456:	3724      	adds	r7, #36	; 0x24
 8004458:	46bd      	mov	sp, r7
 800445a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800445e:	4770      	bx	lr

08004460 <HAL_CAN_IsTxMessagePending>:
  *          - 0 : No pending transmission request on any selected Tx Mailboxes.
  *          - 1 : Pending transmission request on at least one of the selected
  *                Tx Mailbox.
  */
uint32_t HAL_CAN_IsTxMessagePending(CAN_HandleTypeDef *hcan, uint32_t TxMailboxes)
{
 8004460:	b480      	push	{r7}
 8004462:	b085      	sub	sp, #20
 8004464:	af00      	add	r7, sp, #0
 8004466:	6078      	str	r0, [r7, #4]
 8004468:	6039      	str	r1, [r7, #0]
  uint32_t status = 0U;
 800446a:	2300      	movs	r3, #0
 800446c:	60fb      	str	r3, [r7, #12]
  HAL_CAN_StateTypeDef state = hcan->State;
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004474:	72fb      	strb	r3, [r7, #11]

  /* Check function parameters */
  assert_param(IS_CAN_TX_MAILBOX_LIST(TxMailboxes));

  if ((state == HAL_CAN_STATE_READY) ||
 8004476:	7afb      	ldrb	r3, [r7, #11]
 8004478:	2b01      	cmp	r3, #1
 800447a:	d002      	beq.n	8004482 <HAL_CAN_IsTxMessagePending+0x22>
 800447c:	7afb      	ldrb	r3, [r7, #11]
 800447e:	2b02      	cmp	r3, #2
 8004480:	d10b      	bne.n	800449a <HAL_CAN_IsTxMessagePending+0x3a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check pending transmission request on the selected Tx Mailboxes */
    if ((hcan->Instance->TSR & (TxMailboxes << CAN_TSR_TME0_Pos)) != (TxMailboxes << CAN_TSR_TME0_Pos))
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	681b      	ldr	r3, [r3, #0]
 8004486:	689a      	ldr	r2, [r3, #8]
 8004488:	683b      	ldr	r3, [r7, #0]
 800448a:	069b      	lsls	r3, r3, #26
 800448c:	401a      	ands	r2, r3
 800448e:	683b      	ldr	r3, [r7, #0]
 8004490:	069b      	lsls	r3, r3, #26
 8004492:	429a      	cmp	r2, r3
 8004494:	d001      	beq.n	800449a <HAL_CAN_IsTxMessagePending+0x3a>
    {
      status = 1U;
 8004496:	2301      	movs	r3, #1
 8004498:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Return status */
  return status;
 800449a:	68fb      	ldr	r3, [r7, #12]
}
 800449c:	4618      	mov	r0, r3
 800449e:	3714      	adds	r7, #20
 80044a0:	46bd      	mov	sp, r7
 80044a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044a6:	4770      	bx	lr

080044a8 <HAL_CAN_GetRxMessage>:
  *         of the Rx frame will be stored.
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo, CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 80044a8:	b480      	push	{r7}
 80044aa:	b087      	sub	sp, #28
 80044ac:	af00      	add	r7, sp, #0
 80044ae:	60f8      	str	r0, [r7, #12]
 80044b0:	60b9      	str	r1, [r7, #8]
 80044b2:	607a      	str	r2, [r7, #4]
 80044b4:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 80044b6:	68fb      	ldr	r3, [r7, #12]
 80044b8:	f893 3020 	ldrb.w	r3, [r3, #32]
 80044bc:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 80044be:	7dfb      	ldrb	r3, [r7, #23]
 80044c0:	2b01      	cmp	r3, #1
 80044c2:	d003      	beq.n	80044cc <HAL_CAN_GetRxMessage+0x24>
 80044c4:	7dfb      	ldrb	r3, [r7, #23]
 80044c6:	2b02      	cmp	r3, #2
 80044c8:	f040 80f3 	bne.w	80046b2 <HAL_CAN_GetRxMessage+0x20a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 80044cc:	68bb      	ldr	r3, [r7, #8]
 80044ce:	2b00      	cmp	r3, #0
 80044d0:	d10e      	bne.n	80044f0 <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 80044d2:	68fb      	ldr	r3, [r7, #12]
 80044d4:	681b      	ldr	r3, [r3, #0]
 80044d6:	68db      	ldr	r3, [r3, #12]
 80044d8:	f003 0303 	and.w	r3, r3, #3
 80044dc:	2b00      	cmp	r3, #0
 80044de:	d116      	bne.n	800450e <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 80044e0:	68fb      	ldr	r3, [r7, #12]
 80044e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80044e4:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 80044e8:	68fb      	ldr	r3, [r7, #12]
 80044ea:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 80044ec:	2301      	movs	r3, #1
 80044ee:	e0e7      	b.n	80046c0 <HAL_CAN_GetRxMessage+0x218>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 80044f0:	68fb      	ldr	r3, [r7, #12]
 80044f2:	681b      	ldr	r3, [r3, #0]
 80044f4:	691b      	ldr	r3, [r3, #16]
 80044f6:	f003 0303 	and.w	r3, r3, #3
 80044fa:	2b00      	cmp	r3, #0
 80044fc:	d107      	bne.n	800450e <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 80044fe:	68fb      	ldr	r3, [r7, #12]
 8004500:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004502:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8004506:	68fb      	ldr	r3, [r7, #12]
 8004508:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 800450a:	2301      	movs	r3, #1
 800450c:	e0d8      	b.n	80046c0 <HAL_CAN_GetRxMessage+0x218>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 800450e:	68fb      	ldr	r3, [r7, #12]
 8004510:	681a      	ldr	r2, [r3, #0]
 8004512:	68bb      	ldr	r3, [r7, #8]
 8004514:	331b      	adds	r3, #27
 8004516:	011b      	lsls	r3, r3, #4
 8004518:	4413      	add	r3, r2
 800451a:	681b      	ldr	r3, [r3, #0]
 800451c:	f003 0204 	and.w	r2, r3, #4
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	689b      	ldr	r3, [r3, #8]
 8004528:	2b00      	cmp	r3, #0
 800452a:	d10c      	bne.n	8004546 <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 800452c:	68fb      	ldr	r3, [r7, #12]
 800452e:	681a      	ldr	r2, [r3, #0]
 8004530:	68bb      	ldr	r3, [r7, #8]
 8004532:	331b      	adds	r3, #27
 8004534:	011b      	lsls	r3, r3, #4
 8004536:	4413      	add	r3, r2
 8004538:	681b      	ldr	r3, [r3, #0]
 800453a:	0d5b      	lsrs	r3, r3, #21
 800453c:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	601a      	str	r2, [r3, #0]
 8004544:	e00b      	b.n	800455e <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 8004546:	68fb      	ldr	r3, [r7, #12]
 8004548:	681a      	ldr	r2, [r3, #0]
 800454a:	68bb      	ldr	r3, [r7, #8]
 800454c:	331b      	adds	r3, #27
 800454e:	011b      	lsls	r3, r3, #4
 8004550:	4413      	add	r3, r2
 8004552:	681b      	ldr	r3, [r3, #0]
 8004554:	08db      	lsrs	r3, r3, #3
 8004556:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 800455e:	68fb      	ldr	r3, [r7, #12]
 8004560:	681a      	ldr	r2, [r3, #0]
 8004562:	68bb      	ldr	r3, [r7, #8]
 8004564:	331b      	adds	r3, #27
 8004566:	011b      	lsls	r3, r3, #4
 8004568:	4413      	add	r3, r2
 800456a:	681b      	ldr	r3, [r3, #0]
 800456c:	f003 0202 	and.w	r2, r3, #2
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	60da      	str	r2, [r3, #12]
    pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 8004574:	68fb      	ldr	r3, [r7, #12]
 8004576:	681a      	ldr	r2, [r3, #0]
 8004578:	68bb      	ldr	r3, [r7, #8]
 800457a:	331b      	adds	r3, #27
 800457c:	011b      	lsls	r3, r3, #4
 800457e:	4413      	add	r3, r2
 8004580:	3304      	adds	r3, #4
 8004582:	681b      	ldr	r3, [r3, #0]
 8004584:	f003 020f 	and.w	r2, r3, #15
 8004588:	687b      	ldr	r3, [r7, #4]
 800458a:	611a      	str	r2, [r3, #16]
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 800458c:	68fb      	ldr	r3, [r7, #12]
 800458e:	681a      	ldr	r2, [r3, #0]
 8004590:	68bb      	ldr	r3, [r7, #8]
 8004592:	331b      	adds	r3, #27
 8004594:	011b      	lsls	r3, r3, #4
 8004596:	4413      	add	r3, r2
 8004598:	3304      	adds	r3, #4
 800459a:	681b      	ldr	r3, [r3, #0]
 800459c:	0a1b      	lsrs	r3, r3, #8
 800459e:	b2da      	uxtb	r2, r3
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 80045a4:	68fb      	ldr	r3, [r7, #12]
 80045a6:	681a      	ldr	r2, [r3, #0]
 80045a8:	68bb      	ldr	r3, [r7, #8]
 80045aa:	331b      	adds	r3, #27
 80045ac:	011b      	lsls	r3, r3, #4
 80045ae:	4413      	add	r3, r2
 80045b0:	3304      	adds	r3, #4
 80045b2:	681b      	ldr	r3, [r3, #0]
 80045b4:	0c1b      	lsrs	r3, r3, #16
 80045b6:	b29a      	uxth	r2, r3
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 80045bc:	68fb      	ldr	r3, [r7, #12]
 80045be:	681a      	ldr	r2, [r3, #0]
 80045c0:	68bb      	ldr	r3, [r7, #8]
 80045c2:	011b      	lsls	r3, r3, #4
 80045c4:	4413      	add	r3, r2
 80045c6:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 80045ca:	681b      	ldr	r3, [r3, #0]
 80045cc:	b2da      	uxtb	r2, r3
 80045ce:	683b      	ldr	r3, [r7, #0]
 80045d0:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 80045d2:	68fb      	ldr	r3, [r7, #12]
 80045d4:	681a      	ldr	r2, [r3, #0]
 80045d6:	68bb      	ldr	r3, [r7, #8]
 80045d8:	011b      	lsls	r3, r3, #4
 80045da:	4413      	add	r3, r2
 80045dc:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 80045e0:	681b      	ldr	r3, [r3, #0]
 80045e2:	0a1a      	lsrs	r2, r3, #8
 80045e4:	683b      	ldr	r3, [r7, #0]
 80045e6:	3301      	adds	r3, #1
 80045e8:	b2d2      	uxtb	r2, r2
 80045ea:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 80045ec:	68fb      	ldr	r3, [r7, #12]
 80045ee:	681a      	ldr	r2, [r3, #0]
 80045f0:	68bb      	ldr	r3, [r7, #8]
 80045f2:	011b      	lsls	r3, r3, #4
 80045f4:	4413      	add	r3, r2
 80045f6:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 80045fa:	681b      	ldr	r3, [r3, #0]
 80045fc:	0c1a      	lsrs	r2, r3, #16
 80045fe:	683b      	ldr	r3, [r7, #0]
 8004600:	3302      	adds	r3, #2
 8004602:	b2d2      	uxtb	r2, r2
 8004604:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 8004606:	68fb      	ldr	r3, [r7, #12]
 8004608:	681a      	ldr	r2, [r3, #0]
 800460a:	68bb      	ldr	r3, [r7, #8]
 800460c:	011b      	lsls	r3, r3, #4
 800460e:	4413      	add	r3, r2
 8004610:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8004614:	681b      	ldr	r3, [r3, #0]
 8004616:	0e1a      	lsrs	r2, r3, #24
 8004618:	683b      	ldr	r3, [r7, #0]
 800461a:	3303      	adds	r3, #3
 800461c:	b2d2      	uxtb	r2, r2
 800461e:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 8004620:	68fb      	ldr	r3, [r7, #12]
 8004622:	681a      	ldr	r2, [r3, #0]
 8004624:	68bb      	ldr	r3, [r7, #8]
 8004626:	011b      	lsls	r3, r3, #4
 8004628:	4413      	add	r3, r2
 800462a:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 800462e:	681a      	ldr	r2, [r3, #0]
 8004630:	683b      	ldr	r3, [r7, #0]
 8004632:	3304      	adds	r3, #4
 8004634:	b2d2      	uxtb	r2, r2
 8004636:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 8004638:	68fb      	ldr	r3, [r7, #12]
 800463a:	681a      	ldr	r2, [r3, #0]
 800463c:	68bb      	ldr	r3, [r7, #8]
 800463e:	011b      	lsls	r3, r3, #4
 8004640:	4413      	add	r3, r2
 8004642:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8004646:	681b      	ldr	r3, [r3, #0]
 8004648:	0a1a      	lsrs	r2, r3, #8
 800464a:	683b      	ldr	r3, [r7, #0]
 800464c:	3305      	adds	r3, #5
 800464e:	b2d2      	uxtb	r2, r2
 8004650:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 8004652:	68fb      	ldr	r3, [r7, #12]
 8004654:	681a      	ldr	r2, [r3, #0]
 8004656:	68bb      	ldr	r3, [r7, #8]
 8004658:	011b      	lsls	r3, r3, #4
 800465a:	4413      	add	r3, r2
 800465c:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8004660:	681b      	ldr	r3, [r3, #0]
 8004662:	0c1a      	lsrs	r2, r3, #16
 8004664:	683b      	ldr	r3, [r7, #0]
 8004666:	3306      	adds	r3, #6
 8004668:	b2d2      	uxtb	r2, r2
 800466a:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 800466c:	68fb      	ldr	r3, [r7, #12]
 800466e:	681a      	ldr	r2, [r3, #0]
 8004670:	68bb      	ldr	r3, [r7, #8]
 8004672:	011b      	lsls	r3, r3, #4
 8004674:	4413      	add	r3, r2
 8004676:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 800467a:	681b      	ldr	r3, [r3, #0]
 800467c:	0e1a      	lsrs	r2, r3, #24
 800467e:	683b      	ldr	r3, [r7, #0]
 8004680:	3307      	adds	r3, #7
 8004682:	b2d2      	uxtb	r2, r2
 8004684:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8004686:	68bb      	ldr	r3, [r7, #8]
 8004688:	2b00      	cmp	r3, #0
 800468a:	d108      	bne.n	800469e <HAL_CAN_GetRxMessage+0x1f6>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 800468c:	68fb      	ldr	r3, [r7, #12]
 800468e:	681b      	ldr	r3, [r3, #0]
 8004690:	68da      	ldr	r2, [r3, #12]
 8004692:	68fb      	ldr	r3, [r7, #12]
 8004694:	681b      	ldr	r3, [r3, #0]
 8004696:	f042 0220 	orr.w	r2, r2, #32
 800469a:	60da      	str	r2, [r3, #12]
 800469c:	e007      	b.n	80046ae <HAL_CAN_GetRxMessage+0x206>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 800469e:	68fb      	ldr	r3, [r7, #12]
 80046a0:	681b      	ldr	r3, [r3, #0]
 80046a2:	691a      	ldr	r2, [r3, #16]
 80046a4:	68fb      	ldr	r3, [r7, #12]
 80046a6:	681b      	ldr	r3, [r3, #0]
 80046a8:	f042 0220 	orr.w	r2, r2, #32
 80046ac:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 80046ae:	2300      	movs	r3, #0
 80046b0:	e006      	b.n	80046c0 <HAL_CAN_GetRxMessage+0x218>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80046b2:	68fb      	ldr	r3, [r7, #12]
 80046b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80046b6:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 80046ba:	68fb      	ldr	r3, [r7, #12]
 80046bc:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80046be:	2301      	movs	r3, #1
  }
}
 80046c0:	4618      	mov	r0, r3
 80046c2:	371c      	adds	r7, #28
 80046c4:	46bd      	mov	sp, r7
 80046c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046ca:	4770      	bx	lr

080046cc <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 80046cc:	b480      	push	{r7}
 80046ce:	b085      	sub	sp, #20
 80046d0:	af00      	add	r7, sp, #0
 80046d2:	6078      	str	r0, [r7, #4]
 80046d4:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	f893 3020 	ldrb.w	r3, [r3, #32]
 80046dc:	73fb      	strb	r3, [r7, #15]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 80046de:	7bfb      	ldrb	r3, [r7, #15]
 80046e0:	2b01      	cmp	r3, #1
 80046e2:	d002      	beq.n	80046ea <HAL_CAN_ActivateNotification+0x1e>
 80046e4:	7bfb      	ldrb	r3, [r7, #15]
 80046e6:	2b02      	cmp	r3, #2
 80046e8:	d109      	bne.n	80046fe <HAL_CAN_ActivateNotification+0x32>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	681b      	ldr	r3, [r3, #0]
 80046ee:	6959      	ldr	r1, [r3, #20]
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	681b      	ldr	r3, [r3, #0]
 80046f4:	683a      	ldr	r2, [r7, #0]
 80046f6:	430a      	orrs	r2, r1
 80046f8:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 80046fa:	2300      	movs	r3, #0
 80046fc:	e006      	b.n	800470c <HAL_CAN_ActivateNotification+0x40>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004702:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 800470a:	2301      	movs	r3, #1
  }
}
 800470c:	4618      	mov	r0, r3
 800470e:	3714      	adds	r7, #20
 8004710:	46bd      	mov	sp, r7
 8004712:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004716:	4770      	bx	lr

08004718 <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 8004718:	b580      	push	{r7, lr}
 800471a:	b08a      	sub	sp, #40	; 0x28
 800471c:	af00      	add	r7, sp, #0
 800471e:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 8004720:	2300      	movs	r3, #0
 8004722:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	681b      	ldr	r3, [r3, #0]
 8004728:	695b      	ldr	r3, [r3, #20]
 800472a:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	681b      	ldr	r3, [r3, #0]
 8004730:	685b      	ldr	r3, [r3, #4]
 8004732:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	681b      	ldr	r3, [r3, #0]
 8004738:	689b      	ldr	r3, [r3, #8]
 800473a:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	681b      	ldr	r3, [r3, #0]
 8004740:	68db      	ldr	r3, [r3, #12]
 8004742:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	681b      	ldr	r3, [r3, #0]
 8004748:	691b      	ldr	r3, [r3, #16]
 800474a:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	681b      	ldr	r3, [r3, #0]
 8004750:	699b      	ldr	r3, [r3, #24]
 8004752:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 8004754:	6a3b      	ldr	r3, [r7, #32]
 8004756:	f003 0301 	and.w	r3, r3, #1
 800475a:	2b00      	cmp	r3, #0
 800475c:	d07c      	beq.n	8004858 <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 800475e:	69bb      	ldr	r3, [r7, #24]
 8004760:	f003 0301 	and.w	r3, r3, #1
 8004764:	2b00      	cmp	r3, #0
 8004766:	d023      	beq.n	80047b0 <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	681b      	ldr	r3, [r3, #0]
 800476c:	2201      	movs	r2, #1
 800476e:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 8004770:	69bb      	ldr	r3, [r7, #24]
 8004772:	f003 0302 	and.w	r3, r3, #2
 8004776:	2b00      	cmp	r3, #0
 8004778:	d003      	beq.n	8004782 <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 800477a:	6878      	ldr	r0, [r7, #4]
 800477c:	f000 f983 	bl	8004a86 <HAL_CAN_TxMailbox0CompleteCallback>
 8004780:	e016      	b.n	80047b0 <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 8004782:	69bb      	ldr	r3, [r7, #24]
 8004784:	f003 0304 	and.w	r3, r3, #4
 8004788:	2b00      	cmp	r3, #0
 800478a:	d004      	beq.n	8004796 <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 800478c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800478e:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8004792:	627b      	str	r3, [r7, #36]	; 0x24
 8004794:	e00c      	b.n	80047b0 <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 8004796:	69bb      	ldr	r3, [r7, #24]
 8004798:	f003 0308 	and.w	r3, r3, #8
 800479c:	2b00      	cmp	r3, #0
 800479e:	d004      	beq.n	80047aa <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 80047a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80047a2:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80047a6:	627b      	str	r3, [r7, #36]	; 0x24
 80047a8:	e002      	b.n	80047b0 <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 80047aa:	6878      	ldr	r0, [r7, #4]
 80047ac:	f000 f989 	bl	8004ac2 <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 80047b0:	69bb      	ldr	r3, [r7, #24]
 80047b2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80047b6:	2b00      	cmp	r3, #0
 80047b8:	d024      	beq.n	8004804 <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	681b      	ldr	r3, [r3, #0]
 80047be:	f44f 7280 	mov.w	r2, #256	; 0x100
 80047c2:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 80047c4:	69bb      	ldr	r3, [r7, #24]
 80047c6:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80047ca:	2b00      	cmp	r3, #0
 80047cc:	d003      	beq.n	80047d6 <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 80047ce:	6878      	ldr	r0, [r7, #4]
 80047d0:	f000 f963 	bl	8004a9a <HAL_CAN_TxMailbox1CompleteCallback>
 80047d4:	e016      	b.n	8004804 <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 80047d6:	69bb      	ldr	r3, [r7, #24]
 80047d8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80047dc:	2b00      	cmp	r3, #0
 80047de:	d004      	beq.n	80047ea <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 80047e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80047e2:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80047e6:	627b      	str	r3, [r7, #36]	; 0x24
 80047e8:	e00c      	b.n	8004804 <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 80047ea:	69bb      	ldr	r3, [r7, #24]
 80047ec:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80047f0:	2b00      	cmp	r3, #0
 80047f2:	d004      	beq.n	80047fe <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 80047f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80047f6:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80047fa:	627b      	str	r3, [r7, #36]	; 0x24
 80047fc:	e002      	b.n	8004804 <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 80047fe:	6878      	ldr	r0, [r7, #4]
 8004800:	f000 f969 	bl	8004ad6 <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 8004804:	69bb      	ldr	r3, [r7, #24]
 8004806:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800480a:	2b00      	cmp	r3, #0
 800480c:	d024      	beq.n	8004858 <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	681b      	ldr	r3, [r3, #0]
 8004812:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8004816:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 8004818:	69bb      	ldr	r3, [r7, #24]
 800481a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800481e:	2b00      	cmp	r3, #0
 8004820:	d003      	beq.n	800482a <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 8004822:	6878      	ldr	r0, [r7, #4]
 8004824:	f000 f943 	bl	8004aae <HAL_CAN_TxMailbox2CompleteCallback>
 8004828:	e016      	b.n	8004858 <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 800482a:	69bb      	ldr	r3, [r7, #24]
 800482c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004830:	2b00      	cmp	r3, #0
 8004832:	d004      	beq.n	800483e <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 8004834:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004836:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800483a:	627b      	str	r3, [r7, #36]	; 0x24
 800483c:	e00c      	b.n	8004858 <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 800483e:	69bb      	ldr	r3, [r7, #24]
 8004840:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004844:	2b00      	cmp	r3, #0
 8004846:	d004      	beq.n	8004852 <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 8004848:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800484a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800484e:	627b      	str	r3, [r7, #36]	; 0x24
 8004850:	e002      	b.n	8004858 <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 8004852:	6878      	ldr	r0, [r7, #4]
 8004854:	f000 f949 	bl	8004aea <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 8004858:	6a3b      	ldr	r3, [r7, #32]
 800485a:	f003 0308 	and.w	r3, r3, #8
 800485e:	2b00      	cmp	r3, #0
 8004860:	d00c      	beq.n	800487c <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 8004862:	697b      	ldr	r3, [r7, #20]
 8004864:	f003 0310 	and.w	r3, r3, #16
 8004868:	2b00      	cmp	r3, #0
 800486a:	d007      	beq.n	800487c <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 800486c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800486e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8004872:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	681b      	ldr	r3, [r3, #0]
 8004878:	2210      	movs	r2, #16
 800487a:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 800487c:	6a3b      	ldr	r3, [r7, #32]
 800487e:	f003 0304 	and.w	r3, r3, #4
 8004882:	2b00      	cmp	r3, #0
 8004884:	d00b      	beq.n	800489e <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 8004886:	697b      	ldr	r3, [r7, #20]
 8004888:	f003 0308 	and.w	r3, r3, #8
 800488c:	2b00      	cmp	r3, #0
 800488e:	d006      	beq.n	800489e <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	681b      	ldr	r3, [r3, #0]
 8004894:	2208      	movs	r2, #8
 8004896:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 8004898:	6878      	ldr	r0, [r7, #4]
 800489a:	f000 f930 	bl	8004afe <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 800489e:	6a3b      	ldr	r3, [r7, #32]
 80048a0:	f003 0302 	and.w	r3, r3, #2
 80048a4:	2b00      	cmp	r3, #0
 80048a6:	d009      	beq.n	80048bc <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	681b      	ldr	r3, [r3, #0]
 80048ac:	68db      	ldr	r3, [r3, #12]
 80048ae:	f003 0303 	and.w	r3, r3, #3
 80048b2:	2b00      	cmp	r3, #0
 80048b4:	d002      	beq.n	80048bc <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 80048b6:	6878      	ldr	r0, [r7, #4]
 80048b8:	f7fd fcb6 	bl	8002228 <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 80048bc:	6a3b      	ldr	r3, [r7, #32]
 80048be:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80048c2:	2b00      	cmp	r3, #0
 80048c4:	d00c      	beq.n	80048e0 <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 80048c6:	693b      	ldr	r3, [r7, #16]
 80048c8:	f003 0310 	and.w	r3, r3, #16
 80048cc:	2b00      	cmp	r3, #0
 80048ce:	d007      	beq.n	80048e0 <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 80048d0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80048d2:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80048d6:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	681b      	ldr	r3, [r3, #0]
 80048dc:	2210      	movs	r2, #16
 80048de:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 80048e0:	6a3b      	ldr	r3, [r7, #32]
 80048e2:	f003 0320 	and.w	r3, r3, #32
 80048e6:	2b00      	cmp	r3, #0
 80048e8:	d00b      	beq.n	8004902 <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 80048ea:	693b      	ldr	r3, [r7, #16]
 80048ec:	f003 0308 	and.w	r3, r3, #8
 80048f0:	2b00      	cmp	r3, #0
 80048f2:	d006      	beq.n	8004902 <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	681b      	ldr	r3, [r3, #0]
 80048f8:	2208      	movs	r2, #8
 80048fa:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 80048fc:	6878      	ldr	r0, [r7, #4]
 80048fe:	f000 f912 	bl	8004b26 <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 8004902:	6a3b      	ldr	r3, [r7, #32]
 8004904:	f003 0310 	and.w	r3, r3, #16
 8004908:	2b00      	cmp	r3, #0
 800490a:	d009      	beq.n	8004920 <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	681b      	ldr	r3, [r3, #0]
 8004910:	691b      	ldr	r3, [r3, #16]
 8004912:	f003 0303 	and.w	r3, r3, #3
 8004916:	2b00      	cmp	r3, #0
 8004918:	d002      	beq.n	8004920 <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 800491a:	6878      	ldr	r0, [r7, #4]
 800491c:	f000 f8f9 	bl	8004b12 <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 8004920:	6a3b      	ldr	r3, [r7, #32]
 8004922:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004926:	2b00      	cmp	r3, #0
 8004928:	d00b      	beq.n	8004942 <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 800492a:	69fb      	ldr	r3, [r7, #28]
 800492c:	f003 0310 	and.w	r3, r3, #16
 8004930:	2b00      	cmp	r3, #0
 8004932:	d006      	beq.n	8004942 <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	681b      	ldr	r3, [r3, #0]
 8004938:	2210      	movs	r2, #16
 800493a:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 800493c:	6878      	ldr	r0, [r7, #4]
 800493e:	f000 f8fc 	bl	8004b3a <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 8004942:	6a3b      	ldr	r3, [r7, #32]
 8004944:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004948:	2b00      	cmp	r3, #0
 800494a:	d00b      	beq.n	8004964 <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 800494c:	69fb      	ldr	r3, [r7, #28]
 800494e:	f003 0308 	and.w	r3, r3, #8
 8004952:	2b00      	cmp	r3, #0
 8004954:	d006      	beq.n	8004964 <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	681b      	ldr	r3, [r3, #0]
 800495a:	2208      	movs	r2, #8
 800495c:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 800495e:	6878      	ldr	r0, [r7, #4]
 8004960:	f000 f8f5 	bl	8004b4e <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 8004964:	6a3b      	ldr	r3, [r7, #32]
 8004966:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800496a:	2b00      	cmp	r3, #0
 800496c:	d07b      	beq.n	8004a66 <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 800496e:	69fb      	ldr	r3, [r7, #28]
 8004970:	f003 0304 	and.w	r3, r3, #4
 8004974:	2b00      	cmp	r3, #0
 8004976:	d072      	beq.n	8004a5e <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8004978:	6a3b      	ldr	r3, [r7, #32]
 800497a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800497e:	2b00      	cmp	r3, #0
 8004980:	d008      	beq.n	8004994 <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 8004982:	68fb      	ldr	r3, [r7, #12]
 8004984:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8004988:	2b00      	cmp	r3, #0
 800498a:	d003      	beq.n	8004994 <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 800498c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800498e:	f043 0301 	orr.w	r3, r3, #1
 8004992:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8004994:	6a3b      	ldr	r3, [r7, #32]
 8004996:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800499a:	2b00      	cmp	r3, #0
 800499c:	d008      	beq.n	80049b0 <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 800499e:	68fb      	ldr	r3, [r7, #12]
 80049a0:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 80049a4:	2b00      	cmp	r3, #0
 80049a6:	d003      	beq.n	80049b0 <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 80049a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80049aa:	f043 0302 	orr.w	r3, r3, #2
 80049ae:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 80049b0:	6a3b      	ldr	r3, [r7, #32]
 80049b2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80049b6:	2b00      	cmp	r3, #0
 80049b8:	d008      	beq.n	80049cc <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 80049ba:	68fb      	ldr	r3, [r7, #12]
 80049bc:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 80049c0:	2b00      	cmp	r3, #0
 80049c2:	d003      	beq.n	80049cc <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 80049c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80049c6:	f043 0304 	orr.w	r3, r3, #4
 80049ca:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 80049cc:	6a3b      	ldr	r3, [r7, #32]
 80049ce:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80049d2:	2b00      	cmp	r3, #0
 80049d4:	d043      	beq.n	8004a5e <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 80049d6:	68fb      	ldr	r3, [r7, #12]
 80049d8:	f003 0370 	and.w	r3, r3, #112	; 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 80049dc:	2b00      	cmp	r3, #0
 80049de:	d03e      	beq.n	8004a5e <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 80049e0:	68fb      	ldr	r3, [r7, #12]
 80049e2:	f003 0370 	and.w	r3, r3, #112	; 0x70
 80049e6:	2b60      	cmp	r3, #96	; 0x60
 80049e8:	d02b      	beq.n	8004a42 <HAL_CAN_IRQHandler+0x32a>
 80049ea:	2b60      	cmp	r3, #96	; 0x60
 80049ec:	d82e      	bhi.n	8004a4c <HAL_CAN_IRQHandler+0x334>
 80049ee:	2b50      	cmp	r3, #80	; 0x50
 80049f0:	d022      	beq.n	8004a38 <HAL_CAN_IRQHandler+0x320>
 80049f2:	2b50      	cmp	r3, #80	; 0x50
 80049f4:	d82a      	bhi.n	8004a4c <HAL_CAN_IRQHandler+0x334>
 80049f6:	2b40      	cmp	r3, #64	; 0x40
 80049f8:	d019      	beq.n	8004a2e <HAL_CAN_IRQHandler+0x316>
 80049fa:	2b40      	cmp	r3, #64	; 0x40
 80049fc:	d826      	bhi.n	8004a4c <HAL_CAN_IRQHandler+0x334>
 80049fe:	2b30      	cmp	r3, #48	; 0x30
 8004a00:	d010      	beq.n	8004a24 <HAL_CAN_IRQHandler+0x30c>
 8004a02:	2b30      	cmp	r3, #48	; 0x30
 8004a04:	d822      	bhi.n	8004a4c <HAL_CAN_IRQHandler+0x334>
 8004a06:	2b10      	cmp	r3, #16
 8004a08:	d002      	beq.n	8004a10 <HAL_CAN_IRQHandler+0x2f8>
 8004a0a:	2b20      	cmp	r3, #32
 8004a0c:	d005      	beq.n	8004a1a <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 8004a0e:	e01d      	b.n	8004a4c <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 8004a10:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a12:	f043 0308 	orr.w	r3, r3, #8
 8004a16:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8004a18:	e019      	b.n	8004a4e <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 8004a1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a1c:	f043 0310 	orr.w	r3, r3, #16
 8004a20:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8004a22:	e014      	b.n	8004a4e <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 8004a24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a26:	f043 0320 	orr.w	r3, r3, #32
 8004a2a:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8004a2c:	e00f      	b.n	8004a4e <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 8004a2e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a30:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004a34:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8004a36:	e00a      	b.n	8004a4e <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 8004a38:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a3a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004a3e:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8004a40:	e005      	b.n	8004a4e <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 8004a42:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a44:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004a48:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8004a4a:	e000      	b.n	8004a4e <HAL_CAN_IRQHandler+0x336>
            break;
 8004a4c:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	681b      	ldr	r3, [r3, #0]
 8004a52:	699a      	ldr	r2, [r3, #24]
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	681b      	ldr	r3, [r3, #0]
 8004a58:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8004a5c:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	681b      	ldr	r3, [r3, #0]
 8004a62:	2204      	movs	r2, #4
 8004a64:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 8004a66:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a68:	2b00      	cmp	r3, #0
 8004a6a:	d008      	beq.n	8004a7e <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 8004a6c:	687b      	ldr	r3, [r7, #4]
 8004a6e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004a70:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a72:	431a      	orrs	r2, r3
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	625a      	str	r2, [r3, #36]	; 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 8004a78:	6878      	ldr	r0, [r7, #4]
 8004a7a:	f000 f872 	bl	8004b62 <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 8004a7e:	bf00      	nop
 8004a80:	3728      	adds	r7, #40	; 0x28
 8004a82:	46bd      	mov	sp, r7
 8004a84:	bd80      	pop	{r7, pc}

08004a86 <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8004a86:	b480      	push	{r7}
 8004a88:	b083      	sub	sp, #12
 8004a8a:	af00      	add	r7, sp, #0
 8004a8c:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 8004a8e:	bf00      	nop
 8004a90:	370c      	adds	r7, #12
 8004a92:	46bd      	mov	sp, r7
 8004a94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a98:	4770      	bx	lr

08004a9a <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8004a9a:	b480      	push	{r7}
 8004a9c:	b083      	sub	sp, #12
 8004a9e:	af00      	add	r7, sp, #0
 8004aa0:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 8004aa2:	bf00      	nop
 8004aa4:	370c      	adds	r7, #12
 8004aa6:	46bd      	mov	sp, r7
 8004aa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004aac:	4770      	bx	lr

08004aae <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8004aae:	b480      	push	{r7}
 8004ab0:	b083      	sub	sp, #12
 8004ab2:	af00      	add	r7, sp, #0
 8004ab4:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 8004ab6:	bf00      	nop
 8004ab8:	370c      	adds	r7, #12
 8004aba:	46bd      	mov	sp, r7
 8004abc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ac0:	4770      	bx	lr

08004ac2 <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 8004ac2:	b480      	push	{r7}
 8004ac4:	b083      	sub	sp, #12
 8004ac6:	af00      	add	r7, sp, #0
 8004ac8:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 8004aca:	bf00      	nop
 8004acc:	370c      	adds	r7, #12
 8004ace:	46bd      	mov	sp, r7
 8004ad0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ad4:	4770      	bx	lr

08004ad6 <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 8004ad6:	b480      	push	{r7}
 8004ad8:	b083      	sub	sp, #12
 8004ada:	af00      	add	r7, sp, #0
 8004adc:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 8004ade:	bf00      	nop
 8004ae0:	370c      	adds	r7, #12
 8004ae2:	46bd      	mov	sp, r7
 8004ae4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ae8:	4770      	bx	lr

08004aea <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 8004aea:	b480      	push	{r7}
 8004aec:	b083      	sub	sp, #12
 8004aee:	af00      	add	r7, sp, #0
 8004af0:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 8004af2:	bf00      	nop
 8004af4:	370c      	adds	r7, #12
 8004af6:	46bd      	mov	sp, r7
 8004af8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004afc:	4770      	bx	lr

08004afe <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 8004afe:	b480      	push	{r7}
 8004b00:	b083      	sub	sp, #12
 8004b02:	af00      	add	r7, sp, #0
 8004b04:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 8004b06:	bf00      	nop
 8004b08:	370c      	adds	r7, #12
 8004b0a:	46bd      	mov	sp, r7
 8004b0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b10:	4770      	bx	lr

08004b12 <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8004b12:	b480      	push	{r7}
 8004b14:	b083      	sub	sp, #12
 8004b16:	af00      	add	r7, sp, #0
 8004b18:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 8004b1a:	bf00      	nop
 8004b1c:	370c      	adds	r7, #12
 8004b1e:	46bd      	mov	sp, r7
 8004b20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b24:	4770      	bx	lr

08004b26 <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 8004b26:	b480      	push	{r7}
 8004b28:	b083      	sub	sp, #12
 8004b2a:	af00      	add	r7, sp, #0
 8004b2c:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 8004b2e:	bf00      	nop
 8004b30:	370c      	adds	r7, #12
 8004b32:	46bd      	mov	sp, r7
 8004b34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b38:	4770      	bx	lr

08004b3a <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 8004b3a:	b480      	push	{r7}
 8004b3c:	b083      	sub	sp, #12
 8004b3e:	af00      	add	r7, sp, #0
 8004b40:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 8004b42:	bf00      	nop
 8004b44:	370c      	adds	r7, #12
 8004b46:	46bd      	mov	sp, r7
 8004b48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b4c:	4770      	bx	lr

08004b4e <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 8004b4e:	b480      	push	{r7}
 8004b50:	b083      	sub	sp, #12
 8004b52:	af00      	add	r7, sp, #0
 8004b54:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 8004b56:	bf00      	nop
 8004b58:	370c      	adds	r7, #12
 8004b5a:	46bd      	mov	sp, r7
 8004b5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b60:	4770      	bx	lr

08004b62 <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 8004b62:	b480      	push	{r7}
 8004b64:	b083      	sub	sp, #12
 8004b66:	af00      	add	r7, sp, #0
 8004b68:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 8004b6a:	bf00      	nop
 8004b6c:	370c      	adds	r7, #12
 8004b6e:	46bd      	mov	sp, r7
 8004b70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b74:	4770      	bx	lr
	...

08004b78 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004b78:	b480      	push	{r7}
 8004b7a:	b085      	sub	sp, #20
 8004b7c:	af00      	add	r7, sp, #0
 8004b7e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	f003 0307 	and.w	r3, r3, #7
 8004b86:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8004b88:	4b0c      	ldr	r3, [pc, #48]	; (8004bbc <__NVIC_SetPriorityGrouping+0x44>)
 8004b8a:	68db      	ldr	r3, [r3, #12]
 8004b8c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8004b8e:	68ba      	ldr	r2, [r7, #8]
 8004b90:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8004b94:	4013      	ands	r3, r2
 8004b96:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004b98:	68fb      	ldr	r3, [r7, #12]
 8004b9a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004b9c:	68bb      	ldr	r3, [r7, #8]
 8004b9e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004ba0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8004ba4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004ba8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8004baa:	4a04      	ldr	r2, [pc, #16]	; (8004bbc <__NVIC_SetPriorityGrouping+0x44>)
 8004bac:	68bb      	ldr	r3, [r7, #8]
 8004bae:	60d3      	str	r3, [r2, #12]
}
 8004bb0:	bf00      	nop
 8004bb2:	3714      	adds	r7, #20
 8004bb4:	46bd      	mov	sp, r7
 8004bb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bba:	4770      	bx	lr
 8004bbc:	e000ed00 	.word	0xe000ed00

08004bc0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8004bc0:	b480      	push	{r7}
 8004bc2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004bc4:	4b04      	ldr	r3, [pc, #16]	; (8004bd8 <__NVIC_GetPriorityGrouping+0x18>)
 8004bc6:	68db      	ldr	r3, [r3, #12]
 8004bc8:	0a1b      	lsrs	r3, r3, #8
 8004bca:	f003 0307 	and.w	r3, r3, #7
}
 8004bce:	4618      	mov	r0, r3
 8004bd0:	46bd      	mov	sp, r7
 8004bd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bd6:	4770      	bx	lr
 8004bd8:	e000ed00 	.word	0xe000ed00

08004bdc <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004bdc:	b480      	push	{r7}
 8004bde:	b083      	sub	sp, #12
 8004be0:	af00      	add	r7, sp, #0
 8004be2:	4603      	mov	r3, r0
 8004be4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004be6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004bea:	2b00      	cmp	r3, #0
 8004bec:	db0b      	blt.n	8004c06 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004bee:	79fb      	ldrb	r3, [r7, #7]
 8004bf0:	f003 021f 	and.w	r2, r3, #31
 8004bf4:	4907      	ldr	r1, [pc, #28]	; (8004c14 <__NVIC_EnableIRQ+0x38>)
 8004bf6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004bfa:	095b      	lsrs	r3, r3, #5
 8004bfc:	2001      	movs	r0, #1
 8004bfe:	fa00 f202 	lsl.w	r2, r0, r2
 8004c02:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8004c06:	bf00      	nop
 8004c08:	370c      	adds	r7, #12
 8004c0a:	46bd      	mov	sp, r7
 8004c0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c10:	4770      	bx	lr
 8004c12:	bf00      	nop
 8004c14:	e000e100 	.word	0xe000e100

08004c18 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004c18:	b480      	push	{r7}
 8004c1a:	b083      	sub	sp, #12
 8004c1c:	af00      	add	r7, sp, #0
 8004c1e:	4603      	mov	r3, r0
 8004c20:	6039      	str	r1, [r7, #0]
 8004c22:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004c24:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004c28:	2b00      	cmp	r3, #0
 8004c2a:	db0a      	blt.n	8004c42 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004c2c:	683b      	ldr	r3, [r7, #0]
 8004c2e:	b2da      	uxtb	r2, r3
 8004c30:	490c      	ldr	r1, [pc, #48]	; (8004c64 <__NVIC_SetPriority+0x4c>)
 8004c32:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004c36:	0112      	lsls	r2, r2, #4
 8004c38:	b2d2      	uxtb	r2, r2
 8004c3a:	440b      	add	r3, r1
 8004c3c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8004c40:	e00a      	b.n	8004c58 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004c42:	683b      	ldr	r3, [r7, #0]
 8004c44:	b2da      	uxtb	r2, r3
 8004c46:	4908      	ldr	r1, [pc, #32]	; (8004c68 <__NVIC_SetPriority+0x50>)
 8004c48:	79fb      	ldrb	r3, [r7, #7]
 8004c4a:	f003 030f 	and.w	r3, r3, #15
 8004c4e:	3b04      	subs	r3, #4
 8004c50:	0112      	lsls	r2, r2, #4
 8004c52:	b2d2      	uxtb	r2, r2
 8004c54:	440b      	add	r3, r1
 8004c56:	761a      	strb	r2, [r3, #24]
}
 8004c58:	bf00      	nop
 8004c5a:	370c      	adds	r7, #12
 8004c5c:	46bd      	mov	sp, r7
 8004c5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c62:	4770      	bx	lr
 8004c64:	e000e100 	.word	0xe000e100
 8004c68:	e000ed00 	.word	0xe000ed00

08004c6c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004c6c:	b480      	push	{r7}
 8004c6e:	b089      	sub	sp, #36	; 0x24
 8004c70:	af00      	add	r7, sp, #0
 8004c72:	60f8      	str	r0, [r7, #12]
 8004c74:	60b9      	str	r1, [r7, #8]
 8004c76:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004c78:	68fb      	ldr	r3, [r7, #12]
 8004c7a:	f003 0307 	and.w	r3, r3, #7
 8004c7e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004c80:	69fb      	ldr	r3, [r7, #28]
 8004c82:	f1c3 0307 	rsb	r3, r3, #7
 8004c86:	2b04      	cmp	r3, #4
 8004c88:	bf28      	it	cs
 8004c8a:	2304      	movcs	r3, #4
 8004c8c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004c8e:	69fb      	ldr	r3, [r7, #28]
 8004c90:	3304      	adds	r3, #4
 8004c92:	2b06      	cmp	r3, #6
 8004c94:	d902      	bls.n	8004c9c <NVIC_EncodePriority+0x30>
 8004c96:	69fb      	ldr	r3, [r7, #28]
 8004c98:	3b03      	subs	r3, #3
 8004c9a:	e000      	b.n	8004c9e <NVIC_EncodePriority+0x32>
 8004c9c:	2300      	movs	r3, #0
 8004c9e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004ca0:	f04f 32ff 	mov.w	r2, #4294967295
 8004ca4:	69bb      	ldr	r3, [r7, #24]
 8004ca6:	fa02 f303 	lsl.w	r3, r2, r3
 8004caa:	43da      	mvns	r2, r3
 8004cac:	68bb      	ldr	r3, [r7, #8]
 8004cae:	401a      	ands	r2, r3
 8004cb0:	697b      	ldr	r3, [r7, #20]
 8004cb2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004cb4:	f04f 31ff 	mov.w	r1, #4294967295
 8004cb8:	697b      	ldr	r3, [r7, #20]
 8004cba:	fa01 f303 	lsl.w	r3, r1, r3
 8004cbe:	43d9      	mvns	r1, r3
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004cc4:	4313      	orrs	r3, r2
         );
}
 8004cc6:	4618      	mov	r0, r3
 8004cc8:	3724      	adds	r7, #36	; 0x24
 8004cca:	46bd      	mov	sp, r7
 8004ccc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cd0:	4770      	bx	lr

08004cd2 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004cd2:	b580      	push	{r7, lr}
 8004cd4:	b082      	sub	sp, #8
 8004cd6:	af00      	add	r7, sp, #0
 8004cd8:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004cda:	6878      	ldr	r0, [r7, #4]
 8004cdc:	f7ff ff4c 	bl	8004b78 <__NVIC_SetPriorityGrouping>
}
 8004ce0:	bf00      	nop
 8004ce2:	3708      	adds	r7, #8
 8004ce4:	46bd      	mov	sp, r7
 8004ce6:	bd80      	pop	{r7, pc}

08004ce8 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004ce8:	b580      	push	{r7, lr}
 8004cea:	b086      	sub	sp, #24
 8004cec:	af00      	add	r7, sp, #0
 8004cee:	4603      	mov	r3, r0
 8004cf0:	60b9      	str	r1, [r7, #8]
 8004cf2:	607a      	str	r2, [r7, #4]
 8004cf4:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8004cf6:	2300      	movs	r3, #0
 8004cf8:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8004cfa:	f7ff ff61 	bl	8004bc0 <__NVIC_GetPriorityGrouping>
 8004cfe:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8004d00:	687a      	ldr	r2, [r7, #4]
 8004d02:	68b9      	ldr	r1, [r7, #8]
 8004d04:	6978      	ldr	r0, [r7, #20]
 8004d06:	f7ff ffb1 	bl	8004c6c <NVIC_EncodePriority>
 8004d0a:	4602      	mov	r2, r0
 8004d0c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004d10:	4611      	mov	r1, r2
 8004d12:	4618      	mov	r0, r3
 8004d14:	f7ff ff80 	bl	8004c18 <__NVIC_SetPriority>
}
 8004d18:	bf00      	nop
 8004d1a:	3718      	adds	r7, #24
 8004d1c:	46bd      	mov	sp, r7
 8004d1e:	bd80      	pop	{r7, pc}

08004d20 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004d20:	b580      	push	{r7, lr}
 8004d22:	b082      	sub	sp, #8
 8004d24:	af00      	add	r7, sp, #0
 8004d26:	4603      	mov	r3, r0
 8004d28:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004d2a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004d2e:	4618      	mov	r0, r3
 8004d30:	f7ff ff54 	bl	8004bdc <__NVIC_EnableIRQ>
}
 8004d34:	bf00      	nop
 8004d36:	3708      	adds	r7, #8
 8004d38:	46bd      	mov	sp, r7
 8004d3a:	bd80      	pop	{r7, pc}

08004d3c <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8004d3c:	b480      	push	{r7}
 8004d3e:	b085      	sub	sp, #20
 8004d40:	af00      	add	r7, sp, #0
 8004d42:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	2b00      	cmp	r3, #0
 8004d48:	d101      	bne.n	8004d4e <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8004d4a:	2301      	movs	r3, #1
 8004d4c:	e098      	b.n	8004e80 <HAL_DMA_Init+0x144>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	681b      	ldr	r3, [r3, #0]
 8004d52:	461a      	mov	r2, r3
 8004d54:	4b4d      	ldr	r3, [pc, #308]	; (8004e8c <HAL_DMA_Init+0x150>)
 8004d56:	429a      	cmp	r2, r3
 8004d58:	d80f      	bhi.n	8004d7a <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	681b      	ldr	r3, [r3, #0]
 8004d5e:	461a      	mov	r2, r3
 8004d60:	4b4b      	ldr	r3, [pc, #300]	; (8004e90 <HAL_DMA_Init+0x154>)
 8004d62:	4413      	add	r3, r2
 8004d64:	4a4b      	ldr	r2, [pc, #300]	; (8004e94 <HAL_DMA_Init+0x158>)
 8004d66:	fba2 2303 	umull	r2, r3, r2, r3
 8004d6a:	091b      	lsrs	r3, r3, #4
 8004d6c:	009a      	lsls	r2, r3, #2
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	4a48      	ldr	r2, [pc, #288]	; (8004e98 <HAL_DMA_Init+0x15c>)
 8004d76:	641a      	str	r2, [r3, #64]	; 0x40
 8004d78:	e00e      	b.n	8004d98 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	681b      	ldr	r3, [r3, #0]
 8004d7e:	461a      	mov	r2, r3
 8004d80:	4b46      	ldr	r3, [pc, #280]	; (8004e9c <HAL_DMA_Init+0x160>)
 8004d82:	4413      	add	r3, r2
 8004d84:	4a43      	ldr	r2, [pc, #268]	; (8004e94 <HAL_DMA_Init+0x158>)
 8004d86:	fba2 2303 	umull	r2, r3, r2, r3
 8004d8a:	091b      	lsrs	r3, r3, #4
 8004d8c:	009a      	lsls	r2, r3, #2
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	4a42      	ldr	r2, [pc, #264]	; (8004ea0 <HAL_DMA_Init+0x164>)
 8004d96:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	2202      	movs	r2, #2
 8004d9c:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8004da0:	687b      	ldr	r3, [r7, #4]
 8004da2:	681b      	ldr	r3, [r3, #0]
 8004da4:	681b      	ldr	r3, [r3, #0]
 8004da6:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8004da8:	68fb      	ldr	r3, [r7, #12]
 8004daa:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 8004dae:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004db2:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8004dbc:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	691b      	ldr	r3, [r3, #16]
 8004dc2:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004dc8:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	699b      	ldr	r3, [r3, #24]
 8004dce:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004dd4:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	6a1b      	ldr	r3, [r3, #32]
 8004dda:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8004ddc:	68fa      	ldr	r2, [r7, #12]
 8004dde:	4313      	orrs	r3, r2
 8004de0:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8004de2:	687b      	ldr	r3, [r7, #4]
 8004de4:	681b      	ldr	r3, [r3, #0]
 8004de6:	68fa      	ldr	r2, [r7, #12]
 8004de8:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

#if !defined (DMAMUX1)

  /* Set request selection */
  if(hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	689b      	ldr	r3, [r3, #8]
 8004dee:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8004df2:	d039      	beq.n	8004e68 <HAL_DMA_Init+0x12c>
  {
    /* Write to DMA channel selection register */
    if (DMA1 == hdma->DmaBaseAddress)
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004df8:	4a27      	ldr	r2, [pc, #156]	; (8004e98 <HAL_DMA_Init+0x15c>)
 8004dfa:	4293      	cmp	r3, r2
 8004dfc:	d11a      	bne.n	8004e34 <HAL_DMA_Init+0xf8>
    {
      /* Reset request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8004dfe:	4b29      	ldr	r3, [pc, #164]	; (8004ea4 <HAL_DMA_Init+0x168>)
 8004e00:	681a      	ldr	r2, [r3, #0]
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004e06:	f003 031c 	and.w	r3, r3, #28
 8004e0a:	210f      	movs	r1, #15
 8004e0c:	fa01 f303 	lsl.w	r3, r1, r3
 8004e10:	43db      	mvns	r3, r3
 8004e12:	4924      	ldr	r1, [pc, #144]	; (8004ea4 <HAL_DMA_Init+0x168>)
 8004e14:	4013      	ands	r3, r2
 8004e16:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8004e18:	4b22      	ldr	r3, [pc, #136]	; (8004ea4 <HAL_DMA_Init+0x168>)
 8004e1a:	681a      	ldr	r2, [r3, #0]
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	6859      	ldr	r1, [r3, #4]
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004e24:	f003 031c 	and.w	r3, r3, #28
 8004e28:	fa01 f303 	lsl.w	r3, r1, r3
 8004e2c:	491d      	ldr	r1, [pc, #116]	; (8004ea4 <HAL_DMA_Init+0x168>)
 8004e2e:	4313      	orrs	r3, r2
 8004e30:	600b      	str	r3, [r1, #0]
 8004e32:	e019      	b.n	8004e68 <HAL_DMA_Init+0x12c>
    }
    else /* DMA2 */
    {
      /* Reset request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 8004e34:	4b1c      	ldr	r3, [pc, #112]	; (8004ea8 <HAL_DMA_Init+0x16c>)
 8004e36:	681a      	ldr	r2, [r3, #0]
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004e3c:	f003 031c 	and.w	r3, r3, #28
 8004e40:	210f      	movs	r1, #15
 8004e42:	fa01 f303 	lsl.w	r3, r1, r3
 8004e46:	43db      	mvns	r3, r3
 8004e48:	4917      	ldr	r1, [pc, #92]	; (8004ea8 <HAL_DMA_Init+0x16c>)
 8004e4a:	4013      	ands	r3, r2
 8004e4c:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8004e4e:	4b16      	ldr	r3, [pc, #88]	; (8004ea8 <HAL_DMA_Init+0x16c>)
 8004e50:	681a      	ldr	r2, [r3, #0]
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	6859      	ldr	r1, [r3, #4]
 8004e56:	687b      	ldr	r3, [r7, #4]
 8004e58:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004e5a:	f003 031c 	and.w	r3, r3, #28
 8004e5e:	fa01 f303 	lsl.w	r3, r1, r3
 8004e62:	4911      	ldr	r1, [pc, #68]	; (8004ea8 <HAL_DMA_Init+0x16c>)
 8004e64:	4313      	orrs	r3, r2
 8004e66:	600b      	str	r3, [r1, #0]
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
       /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
       /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	2200      	movs	r2, #0
 8004e6c:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	2201      	movs	r2, #1
 8004e72:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	2200      	movs	r2, #0
 8004e7a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 8004e7e:	2300      	movs	r3, #0
}
 8004e80:	4618      	mov	r0, r3
 8004e82:	3714      	adds	r7, #20
 8004e84:	46bd      	mov	sp, r7
 8004e86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e8a:	4770      	bx	lr
 8004e8c:	40020407 	.word	0x40020407
 8004e90:	bffdfff8 	.word	0xbffdfff8
 8004e94:	cccccccd 	.word	0xcccccccd
 8004e98:	40020000 	.word	0x40020000
 8004e9c:	bffdfbf8 	.word	0xbffdfbf8
 8004ea0:	40020400 	.word	0x40020400
 8004ea4:	400200a8 	.word	0x400200a8
 8004ea8:	400204a8 	.word	0x400204a8

08004eac <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8004eac:	b580      	push	{r7, lr}
 8004eae:	b084      	sub	sp, #16
 8004eb0:	af00      	add	r7, sp, #0
 8004eb2:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004eb8:	681b      	ldr	r3, [r3, #0]
 8004eba:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	681b      	ldr	r3, [r3, #0]
 8004ec0:	681b      	ldr	r3, [r3, #0]
 8004ec2:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004ec8:	f003 031c 	and.w	r3, r3, #28
 8004ecc:	2204      	movs	r2, #4
 8004ece:	409a      	lsls	r2, r3
 8004ed0:	68fb      	ldr	r3, [r7, #12]
 8004ed2:	4013      	ands	r3, r2
 8004ed4:	2b00      	cmp	r3, #0
 8004ed6:	d026      	beq.n	8004f26 <HAL_DMA_IRQHandler+0x7a>
 8004ed8:	68bb      	ldr	r3, [r7, #8]
 8004eda:	f003 0304 	and.w	r3, r3, #4
 8004ede:	2b00      	cmp	r3, #0
 8004ee0:	d021      	beq.n	8004f26 <HAL_DMA_IRQHandler+0x7a>
  {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	681b      	ldr	r3, [r3, #0]
 8004ee6:	681b      	ldr	r3, [r3, #0]
 8004ee8:	f003 0320 	and.w	r3, r3, #32
 8004eec:	2b00      	cmp	r3, #0
 8004eee:	d107      	bne.n	8004f00 <HAL_DMA_IRQHandler+0x54>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	681b      	ldr	r3, [r3, #0]
 8004ef4:	681a      	ldr	r2, [r3, #0]
 8004ef6:	687b      	ldr	r3, [r7, #4]
 8004ef8:	681b      	ldr	r3, [r3, #0]
 8004efa:	f022 0204 	bic.w	r2, r2, #4
 8004efe:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004f04:	f003 021c 	and.w	r2, r3, #28
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f0c:	2104      	movs	r1, #4
 8004f0e:	fa01 f202 	lsl.w	r2, r1, r2
 8004f12:	605a      	str	r2, [r3, #4]

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

      if(hdma->XferHalfCpltCallback != NULL)
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004f18:	2b00      	cmp	r3, #0
 8004f1a:	d071      	beq.n	8005000 <HAL_DMA_IRQHandler+0x154>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004f20:	6878      	ldr	r0, [r7, #4]
 8004f22:	4798      	blx	r3
      if(hdma->XferHalfCpltCallback != NULL)
 8004f24:	e06c      	b.n	8005000 <HAL_DMA_IRQHandler+0x154>
      }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 8004f26:	687b      	ldr	r3, [r7, #4]
 8004f28:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004f2a:	f003 031c 	and.w	r3, r3, #28
 8004f2e:	2202      	movs	r2, #2
 8004f30:	409a      	lsls	r2, r3
 8004f32:	68fb      	ldr	r3, [r7, #12]
 8004f34:	4013      	ands	r3, r2
 8004f36:	2b00      	cmp	r3, #0
 8004f38:	d02e      	beq.n	8004f98 <HAL_DMA_IRQHandler+0xec>
 8004f3a:	68bb      	ldr	r3, [r7, #8]
 8004f3c:	f003 0302 	and.w	r3, r3, #2
 8004f40:	2b00      	cmp	r3, #0
 8004f42:	d029      	beq.n	8004f98 <HAL_DMA_IRQHandler+0xec>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	681b      	ldr	r3, [r3, #0]
 8004f48:	681b      	ldr	r3, [r3, #0]
 8004f4a:	f003 0320 	and.w	r3, r3, #32
 8004f4e:	2b00      	cmp	r3, #0
 8004f50:	d10b      	bne.n	8004f6a <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8004f52:	687b      	ldr	r3, [r7, #4]
 8004f54:	681b      	ldr	r3, [r3, #0]
 8004f56:	681a      	ldr	r2, [r3, #0]
 8004f58:	687b      	ldr	r3, [r7, #4]
 8004f5a:	681b      	ldr	r3, [r3, #0]
 8004f5c:	f022 020a 	bic.w	r2, r2, #10
 8004f60:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8004f62:	687b      	ldr	r3, [r7, #4]
 8004f64:	2201      	movs	r2, #1
 8004f66:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004f6e:	f003 021c 	and.w	r2, r3, #28
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004f76:	2102      	movs	r1, #2
 8004f78:	fa01 f202 	lsl.w	r2, r1, r2
 8004f7c:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	2200      	movs	r2, #0
 8004f82:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if(hdma->XferCpltCallback != NULL)
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004f8a:	2b00      	cmp	r3, #0
 8004f8c:	d038      	beq.n	8005000 <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8004f8e:	687b      	ldr	r3, [r7, #4]
 8004f90:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004f92:	6878      	ldr	r0, [r7, #4]
 8004f94:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 8004f96:	e033      	b.n	8005000 <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004f9c:	f003 031c 	and.w	r3, r3, #28
 8004fa0:	2208      	movs	r2, #8
 8004fa2:	409a      	lsls	r2, r3
 8004fa4:	68fb      	ldr	r3, [r7, #12]
 8004fa6:	4013      	ands	r3, r2
 8004fa8:	2b00      	cmp	r3, #0
 8004faa:	d02a      	beq.n	8005002 <HAL_DMA_IRQHandler+0x156>
 8004fac:	68bb      	ldr	r3, [r7, #8]
 8004fae:	f003 0308 	and.w	r3, r3, #8
 8004fb2:	2b00      	cmp	r3, #0
 8004fb4:	d025      	beq.n	8005002 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004fb6:	687b      	ldr	r3, [r7, #4]
 8004fb8:	681b      	ldr	r3, [r3, #0]
 8004fba:	681a      	ldr	r2, [r3, #0]
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	681b      	ldr	r3, [r3, #0]
 8004fc0:	f022 020e 	bic.w	r2, r2, #14
 8004fc4:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8004fc6:	687b      	ldr	r3, [r7, #4]
 8004fc8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004fca:	f003 021c 	and.w	r2, r3, #28
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004fd2:	2101      	movs	r1, #1
 8004fd4:	fa01 f202 	lsl.w	r2, r1, r2
 8004fd8:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	2201      	movs	r2, #1
 8004fde:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	2201      	movs	r2, #1
 8004fe4:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	2200      	movs	r2, #0
 8004fec:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004ff4:	2b00      	cmp	r3, #0
 8004ff6:	d004      	beq.n	8005002 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8004ff8:	687b      	ldr	r3, [r7, #4]
 8004ffa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004ffc:	6878      	ldr	r0, [r7, #4]
 8004ffe:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8005000:	bf00      	nop
 8005002:	bf00      	nop
}
 8005004:	3710      	adds	r7, #16
 8005006:	46bd      	mov	sp, r7
 8005008:	bd80      	pop	{r7, pc}
	...

0800500c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800500c:	b480      	push	{r7}
 800500e:	b087      	sub	sp, #28
 8005010:	af00      	add	r7, sp, #0
 8005012:	6078      	str	r0, [r7, #4]
 8005014:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8005016:	2300      	movs	r3, #0
 8005018:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800501a:	e148      	b.n	80052ae <HAL_GPIO_Init+0x2a2>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 800501c:	683b      	ldr	r3, [r7, #0]
 800501e:	681a      	ldr	r2, [r3, #0]
 8005020:	2101      	movs	r1, #1
 8005022:	697b      	ldr	r3, [r7, #20]
 8005024:	fa01 f303 	lsl.w	r3, r1, r3
 8005028:	4013      	ands	r3, r2
 800502a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800502c:	68fb      	ldr	r3, [r7, #12]
 800502e:	2b00      	cmp	r3, #0
 8005030:	f000 813a 	beq.w	80052a8 <HAL_GPIO_Init+0x29c>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8005034:	683b      	ldr	r3, [r7, #0]
 8005036:	685b      	ldr	r3, [r3, #4]
 8005038:	2b01      	cmp	r3, #1
 800503a:	d00b      	beq.n	8005054 <HAL_GPIO_Init+0x48>
 800503c:	683b      	ldr	r3, [r7, #0]
 800503e:	685b      	ldr	r3, [r3, #4]
 8005040:	2b02      	cmp	r3, #2
 8005042:	d007      	beq.n	8005054 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8005044:	683b      	ldr	r3, [r7, #0]
 8005046:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8005048:	2b11      	cmp	r3, #17
 800504a:	d003      	beq.n	8005054 <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800504c:	683b      	ldr	r3, [r7, #0]
 800504e:	685b      	ldr	r3, [r3, #4]
 8005050:	2b12      	cmp	r3, #18
 8005052:	d130      	bne.n	80050b6 <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	689b      	ldr	r3, [r3, #8]
 8005058:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800505a:	697b      	ldr	r3, [r7, #20]
 800505c:	005b      	lsls	r3, r3, #1
 800505e:	2203      	movs	r2, #3
 8005060:	fa02 f303 	lsl.w	r3, r2, r3
 8005064:	43db      	mvns	r3, r3
 8005066:	693a      	ldr	r2, [r7, #16]
 8005068:	4013      	ands	r3, r2
 800506a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 800506c:	683b      	ldr	r3, [r7, #0]
 800506e:	68da      	ldr	r2, [r3, #12]
 8005070:	697b      	ldr	r3, [r7, #20]
 8005072:	005b      	lsls	r3, r3, #1
 8005074:	fa02 f303 	lsl.w	r3, r2, r3
 8005078:	693a      	ldr	r2, [r7, #16]
 800507a:	4313      	orrs	r3, r2
 800507c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	693a      	ldr	r2, [r7, #16]
 8005082:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8005084:	687b      	ldr	r3, [r7, #4]
 8005086:	685b      	ldr	r3, [r3, #4]
 8005088:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800508a:	2201      	movs	r2, #1
 800508c:	697b      	ldr	r3, [r7, #20]
 800508e:	fa02 f303 	lsl.w	r3, r2, r3
 8005092:	43db      	mvns	r3, r3
 8005094:	693a      	ldr	r2, [r7, #16]
 8005096:	4013      	ands	r3, r2
 8005098:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 800509a:	683b      	ldr	r3, [r7, #0]
 800509c:	685b      	ldr	r3, [r3, #4]
 800509e:	091b      	lsrs	r3, r3, #4
 80050a0:	f003 0201 	and.w	r2, r3, #1
 80050a4:	697b      	ldr	r3, [r7, #20]
 80050a6:	fa02 f303 	lsl.w	r3, r2, r3
 80050aa:	693a      	ldr	r2, [r7, #16]
 80050ac:	4313      	orrs	r3, r2
 80050ae:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	693a      	ldr	r2, [r7, #16]
 80050b4:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	68db      	ldr	r3, [r3, #12]
 80050ba:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 80050bc:	697b      	ldr	r3, [r7, #20]
 80050be:	005b      	lsls	r3, r3, #1
 80050c0:	2203      	movs	r2, #3
 80050c2:	fa02 f303 	lsl.w	r3, r2, r3
 80050c6:	43db      	mvns	r3, r3
 80050c8:	693a      	ldr	r2, [r7, #16]
 80050ca:	4013      	ands	r3, r2
 80050cc:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 80050ce:	683b      	ldr	r3, [r7, #0]
 80050d0:	689a      	ldr	r2, [r3, #8]
 80050d2:	697b      	ldr	r3, [r7, #20]
 80050d4:	005b      	lsls	r3, r3, #1
 80050d6:	fa02 f303 	lsl.w	r3, r2, r3
 80050da:	693a      	ldr	r2, [r7, #16]
 80050dc:	4313      	orrs	r3, r2
 80050de:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	693a      	ldr	r2, [r7, #16]
 80050e4:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80050e6:	683b      	ldr	r3, [r7, #0]
 80050e8:	685b      	ldr	r3, [r3, #4]
 80050ea:	2b02      	cmp	r3, #2
 80050ec:	d003      	beq.n	80050f6 <HAL_GPIO_Init+0xea>
 80050ee:	683b      	ldr	r3, [r7, #0]
 80050f0:	685b      	ldr	r3, [r3, #4]
 80050f2:	2b12      	cmp	r3, #18
 80050f4:	d123      	bne.n	800513e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80050f6:	697b      	ldr	r3, [r7, #20]
 80050f8:	08da      	lsrs	r2, r3, #3
 80050fa:	687b      	ldr	r3, [r7, #4]
 80050fc:	3208      	adds	r2, #8
 80050fe:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005102:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8005104:	697b      	ldr	r3, [r7, #20]
 8005106:	f003 0307 	and.w	r3, r3, #7
 800510a:	009b      	lsls	r3, r3, #2
 800510c:	220f      	movs	r2, #15
 800510e:	fa02 f303 	lsl.w	r3, r2, r3
 8005112:	43db      	mvns	r3, r3
 8005114:	693a      	ldr	r2, [r7, #16]
 8005116:	4013      	ands	r3, r2
 8005118:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800511a:	683b      	ldr	r3, [r7, #0]
 800511c:	691a      	ldr	r2, [r3, #16]
 800511e:	697b      	ldr	r3, [r7, #20]
 8005120:	f003 0307 	and.w	r3, r3, #7
 8005124:	009b      	lsls	r3, r3, #2
 8005126:	fa02 f303 	lsl.w	r3, r2, r3
 800512a:	693a      	ldr	r2, [r7, #16]
 800512c:	4313      	orrs	r3, r2
 800512e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8005130:	697b      	ldr	r3, [r7, #20]
 8005132:	08da      	lsrs	r2, r3, #3
 8005134:	687b      	ldr	r3, [r7, #4]
 8005136:	3208      	adds	r2, #8
 8005138:	6939      	ldr	r1, [r7, #16]
 800513a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	681b      	ldr	r3, [r3, #0]
 8005142:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8005144:	697b      	ldr	r3, [r7, #20]
 8005146:	005b      	lsls	r3, r3, #1
 8005148:	2203      	movs	r2, #3
 800514a:	fa02 f303 	lsl.w	r3, r2, r3
 800514e:	43db      	mvns	r3, r3
 8005150:	693a      	ldr	r2, [r7, #16]
 8005152:	4013      	ands	r3, r2
 8005154:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8005156:	683b      	ldr	r3, [r7, #0]
 8005158:	685b      	ldr	r3, [r3, #4]
 800515a:	f003 0203 	and.w	r2, r3, #3
 800515e:	697b      	ldr	r3, [r7, #20]
 8005160:	005b      	lsls	r3, r3, #1
 8005162:	fa02 f303 	lsl.w	r3, r2, r3
 8005166:	693a      	ldr	r2, [r7, #16]
 8005168:	4313      	orrs	r3, r2
 800516a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	693a      	ldr	r2, [r7, #16]
 8005170:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8005172:	683b      	ldr	r3, [r7, #0]
 8005174:	685b      	ldr	r3, [r3, #4]
 8005176:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800517a:	2b00      	cmp	r3, #0
 800517c:	f000 8094 	beq.w	80052a8 <HAL_GPIO_Init+0x29c>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005180:	4b52      	ldr	r3, [pc, #328]	; (80052cc <HAL_GPIO_Init+0x2c0>)
 8005182:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005184:	4a51      	ldr	r2, [pc, #324]	; (80052cc <HAL_GPIO_Init+0x2c0>)
 8005186:	f043 0301 	orr.w	r3, r3, #1
 800518a:	6613      	str	r3, [r2, #96]	; 0x60
 800518c:	4b4f      	ldr	r3, [pc, #316]	; (80052cc <HAL_GPIO_Init+0x2c0>)
 800518e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005190:	f003 0301 	and.w	r3, r3, #1
 8005194:	60bb      	str	r3, [r7, #8]
 8005196:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8005198:	4a4d      	ldr	r2, [pc, #308]	; (80052d0 <HAL_GPIO_Init+0x2c4>)
 800519a:	697b      	ldr	r3, [r7, #20]
 800519c:	089b      	lsrs	r3, r3, #2
 800519e:	3302      	adds	r3, #2
 80051a0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80051a4:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80051a6:	697b      	ldr	r3, [r7, #20]
 80051a8:	f003 0303 	and.w	r3, r3, #3
 80051ac:	009b      	lsls	r3, r3, #2
 80051ae:	220f      	movs	r2, #15
 80051b0:	fa02 f303 	lsl.w	r3, r2, r3
 80051b4:	43db      	mvns	r3, r3
 80051b6:	693a      	ldr	r2, [r7, #16]
 80051b8:	4013      	ands	r3, r2
 80051ba:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 80051c2:	d00d      	beq.n	80051e0 <HAL_GPIO_Init+0x1d4>
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	4a43      	ldr	r2, [pc, #268]	; (80052d4 <HAL_GPIO_Init+0x2c8>)
 80051c8:	4293      	cmp	r3, r2
 80051ca:	d007      	beq.n	80051dc <HAL_GPIO_Init+0x1d0>
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	4a42      	ldr	r2, [pc, #264]	; (80052d8 <HAL_GPIO_Init+0x2cc>)
 80051d0:	4293      	cmp	r3, r2
 80051d2:	d101      	bne.n	80051d8 <HAL_GPIO_Init+0x1cc>
 80051d4:	2302      	movs	r3, #2
 80051d6:	e004      	b.n	80051e2 <HAL_GPIO_Init+0x1d6>
 80051d8:	2307      	movs	r3, #7
 80051da:	e002      	b.n	80051e2 <HAL_GPIO_Init+0x1d6>
 80051dc:	2301      	movs	r3, #1
 80051de:	e000      	b.n	80051e2 <HAL_GPIO_Init+0x1d6>
 80051e0:	2300      	movs	r3, #0
 80051e2:	697a      	ldr	r2, [r7, #20]
 80051e4:	f002 0203 	and.w	r2, r2, #3
 80051e8:	0092      	lsls	r2, r2, #2
 80051ea:	4093      	lsls	r3, r2
 80051ec:	693a      	ldr	r2, [r7, #16]
 80051ee:	4313      	orrs	r3, r2
 80051f0:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80051f2:	4937      	ldr	r1, [pc, #220]	; (80052d0 <HAL_GPIO_Init+0x2c4>)
 80051f4:	697b      	ldr	r3, [r7, #20]
 80051f6:	089b      	lsrs	r3, r3, #2
 80051f8:	3302      	adds	r3, #2
 80051fa:	693a      	ldr	r2, [r7, #16]
 80051fc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8005200:	4b36      	ldr	r3, [pc, #216]	; (80052dc <HAL_GPIO_Init+0x2d0>)
 8005202:	681b      	ldr	r3, [r3, #0]
 8005204:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005206:	68fb      	ldr	r3, [r7, #12]
 8005208:	43db      	mvns	r3, r3
 800520a:	693a      	ldr	r2, [r7, #16]
 800520c:	4013      	ands	r3, r2
 800520e:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8005210:	683b      	ldr	r3, [r7, #0]
 8005212:	685b      	ldr	r3, [r3, #4]
 8005214:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005218:	2b00      	cmp	r3, #0
 800521a:	d003      	beq.n	8005224 <HAL_GPIO_Init+0x218>
        {
          temp |= iocurrent;
 800521c:	693a      	ldr	r2, [r7, #16]
 800521e:	68fb      	ldr	r3, [r7, #12]
 8005220:	4313      	orrs	r3, r2
 8005222:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8005224:	4a2d      	ldr	r2, [pc, #180]	; (80052dc <HAL_GPIO_Init+0x2d0>)
 8005226:	693b      	ldr	r3, [r7, #16]
 8005228:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR1;
 800522a:	4b2c      	ldr	r3, [pc, #176]	; (80052dc <HAL_GPIO_Init+0x2d0>)
 800522c:	685b      	ldr	r3, [r3, #4]
 800522e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005230:	68fb      	ldr	r3, [r7, #12]
 8005232:	43db      	mvns	r3, r3
 8005234:	693a      	ldr	r2, [r7, #16]
 8005236:	4013      	ands	r3, r2
 8005238:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800523a:	683b      	ldr	r3, [r7, #0]
 800523c:	685b      	ldr	r3, [r3, #4]
 800523e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005242:	2b00      	cmp	r3, #0
 8005244:	d003      	beq.n	800524e <HAL_GPIO_Init+0x242>
        {
          temp |= iocurrent;
 8005246:	693a      	ldr	r2, [r7, #16]
 8005248:	68fb      	ldr	r3, [r7, #12]
 800524a:	4313      	orrs	r3, r2
 800524c:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800524e:	4a23      	ldr	r2, [pc, #140]	; (80052dc <HAL_GPIO_Init+0x2d0>)
 8005250:	693b      	ldr	r3, [r7, #16]
 8005252:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8005254:	4b21      	ldr	r3, [pc, #132]	; (80052dc <HAL_GPIO_Init+0x2d0>)
 8005256:	689b      	ldr	r3, [r3, #8]
 8005258:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800525a:	68fb      	ldr	r3, [r7, #12]
 800525c:	43db      	mvns	r3, r3
 800525e:	693a      	ldr	r2, [r7, #16]
 8005260:	4013      	ands	r3, r2
 8005262:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8005264:	683b      	ldr	r3, [r7, #0]
 8005266:	685b      	ldr	r3, [r3, #4]
 8005268:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800526c:	2b00      	cmp	r3, #0
 800526e:	d003      	beq.n	8005278 <HAL_GPIO_Init+0x26c>
        {
          temp |= iocurrent;
 8005270:	693a      	ldr	r2, [r7, #16]
 8005272:	68fb      	ldr	r3, [r7, #12]
 8005274:	4313      	orrs	r3, r2
 8005276:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8005278:	4a18      	ldr	r2, [pc, #96]	; (80052dc <HAL_GPIO_Init+0x2d0>)
 800527a:	693b      	ldr	r3, [r7, #16]
 800527c:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 800527e:	4b17      	ldr	r3, [pc, #92]	; (80052dc <HAL_GPIO_Init+0x2d0>)
 8005280:	68db      	ldr	r3, [r3, #12]
 8005282:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8005284:	68fb      	ldr	r3, [r7, #12]
 8005286:	43db      	mvns	r3, r3
 8005288:	693a      	ldr	r2, [r7, #16]
 800528a:	4013      	ands	r3, r2
 800528c:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800528e:	683b      	ldr	r3, [r7, #0]
 8005290:	685b      	ldr	r3, [r3, #4]
 8005292:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005296:	2b00      	cmp	r3, #0
 8005298:	d003      	beq.n	80052a2 <HAL_GPIO_Init+0x296>
        {
          temp |= iocurrent;
 800529a:	693a      	ldr	r2, [r7, #16]
 800529c:	68fb      	ldr	r3, [r7, #12]
 800529e:	4313      	orrs	r3, r2
 80052a0:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80052a2:	4a0e      	ldr	r2, [pc, #56]	; (80052dc <HAL_GPIO_Init+0x2d0>)
 80052a4:	693b      	ldr	r3, [r7, #16]
 80052a6:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 80052a8:	697b      	ldr	r3, [r7, #20]
 80052aa:	3301      	adds	r3, #1
 80052ac:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80052ae:	683b      	ldr	r3, [r7, #0]
 80052b0:	681a      	ldr	r2, [r3, #0]
 80052b2:	697b      	ldr	r3, [r7, #20]
 80052b4:	fa22 f303 	lsr.w	r3, r2, r3
 80052b8:	2b00      	cmp	r3, #0
 80052ba:	f47f aeaf 	bne.w	800501c <HAL_GPIO_Init+0x10>
  }
}
 80052be:	bf00      	nop
 80052c0:	bf00      	nop
 80052c2:	371c      	adds	r7, #28
 80052c4:	46bd      	mov	sp, r7
 80052c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052ca:	4770      	bx	lr
 80052cc:	40021000 	.word	0x40021000
 80052d0:	40010000 	.word	0x40010000
 80052d4:	48000400 	.word	0x48000400
 80052d8:	48000800 	.word	0x48000800
 80052dc:	40010400 	.word	0x40010400

080052e0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80052e0:	b580      	push	{r7, lr}
 80052e2:	b082      	sub	sp, #8
 80052e4:	af00      	add	r7, sp, #0
 80052e6:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80052e8:	687b      	ldr	r3, [r7, #4]
 80052ea:	2b00      	cmp	r3, #0
 80052ec:	d101      	bne.n	80052f2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80052ee:	2301      	movs	r3, #1
 80052f0:	e081      	b.n	80053f6 <HAL_I2C_Init+0x116>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80052f8:	b2db      	uxtb	r3, r3
 80052fa:	2b00      	cmp	r3, #0
 80052fc:	d106      	bne.n	800530c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	2200      	movs	r2, #0
 8005302:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8005306:	6878      	ldr	r0, [r7, #4]
 8005308:	f7fd fb48 	bl	800299c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800530c:	687b      	ldr	r3, [r7, #4]
 800530e:	2224      	movs	r2, #36	; 0x24
 8005310:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8005314:	687b      	ldr	r3, [r7, #4]
 8005316:	681b      	ldr	r3, [r3, #0]
 8005318:	681a      	ldr	r2, [r3, #0]
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	681b      	ldr	r3, [r3, #0]
 800531e:	f022 0201 	bic.w	r2, r2, #1
 8005322:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8005324:	687b      	ldr	r3, [r7, #4]
 8005326:	685a      	ldr	r2, [r3, #4]
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	681b      	ldr	r3, [r3, #0]
 800532c:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8005330:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8005332:	687b      	ldr	r3, [r7, #4]
 8005334:	681b      	ldr	r3, [r3, #0]
 8005336:	689a      	ldr	r2, [r3, #8]
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	681b      	ldr	r3, [r3, #0]
 800533c:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8005340:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	68db      	ldr	r3, [r3, #12]
 8005346:	2b01      	cmp	r3, #1
 8005348:	d107      	bne.n	800535a <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800534a:	687b      	ldr	r3, [r7, #4]
 800534c:	689a      	ldr	r2, [r3, #8]
 800534e:	687b      	ldr	r3, [r7, #4]
 8005350:	681b      	ldr	r3, [r3, #0]
 8005352:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8005356:	609a      	str	r2, [r3, #8]
 8005358:	e006      	b.n	8005368 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	689a      	ldr	r2, [r3, #8]
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	681b      	ldr	r3, [r3, #0]
 8005362:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 8005366:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8005368:	687b      	ldr	r3, [r7, #4]
 800536a:	68db      	ldr	r3, [r3, #12]
 800536c:	2b02      	cmp	r3, #2
 800536e:	d104      	bne.n	800537a <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	681b      	ldr	r3, [r3, #0]
 8005374:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8005378:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	681b      	ldr	r3, [r3, #0]
 800537e:	685b      	ldr	r3, [r3, #4]
 8005380:	687a      	ldr	r2, [r7, #4]
 8005382:	6812      	ldr	r2, [r2, #0]
 8005384:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8005388:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800538c:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	681b      	ldr	r3, [r3, #0]
 8005392:	68da      	ldr	r2, [r3, #12]
 8005394:	687b      	ldr	r3, [r7, #4]
 8005396:	681b      	ldr	r3, [r3, #0]
 8005398:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800539c:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	691a      	ldr	r2, [r3, #16]
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	695b      	ldr	r3, [r3, #20]
 80053a6:	ea42 0103 	orr.w	r1, r2, r3
 80053aa:	687b      	ldr	r3, [r7, #4]
 80053ac:	699b      	ldr	r3, [r3, #24]
 80053ae:	021a      	lsls	r2, r3, #8
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	681b      	ldr	r3, [r3, #0]
 80053b4:	430a      	orrs	r2, r1
 80053b6:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	69d9      	ldr	r1, [r3, #28]
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	6a1a      	ldr	r2, [r3, #32]
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	681b      	ldr	r3, [r3, #0]
 80053c4:	430a      	orrs	r2, r1
 80053c6:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	681b      	ldr	r3, [r3, #0]
 80053cc:	681a      	ldr	r2, [r3, #0]
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	681b      	ldr	r3, [r3, #0]
 80053d2:	f042 0201 	orr.w	r2, r2, #1
 80053d6:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	2200      	movs	r2, #0
 80053dc:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80053de:	687b      	ldr	r3, [r7, #4]
 80053e0:	2220      	movs	r2, #32
 80053e2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	2200      	movs	r2, #0
 80053ea:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	2200      	movs	r2, #0
 80053f0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 80053f4:	2300      	movs	r3, #0
}
 80053f6:	4618      	mov	r0, r3
 80053f8:	3708      	adds	r7, #8
 80053fa:	46bd      	mov	sp, r7
 80053fc:	bd80      	pop	{r7, pc}
	...

08005400 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size,
                                          uint32_t Timeout)
{
 8005400:	b580      	push	{r7, lr}
 8005402:	b088      	sub	sp, #32
 8005404:	af02      	add	r7, sp, #8
 8005406:	60f8      	str	r0, [r7, #12]
 8005408:	607a      	str	r2, [r7, #4]
 800540a:	461a      	mov	r2, r3
 800540c:	460b      	mov	r3, r1
 800540e:	817b      	strh	r3, [r7, #10]
 8005410:	4613      	mov	r3, r2
 8005412:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005414:	68fb      	ldr	r3, [r7, #12]
 8005416:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800541a:	b2db      	uxtb	r3, r3
 800541c:	2b20      	cmp	r3, #32
 800541e:	f040 80da 	bne.w	80055d6 <HAL_I2C_Master_Transmit+0x1d6>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005422:	68fb      	ldr	r3, [r7, #12]
 8005424:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8005428:	2b01      	cmp	r3, #1
 800542a:	d101      	bne.n	8005430 <HAL_I2C_Master_Transmit+0x30>
 800542c:	2302      	movs	r3, #2
 800542e:	e0d3      	b.n	80055d8 <HAL_I2C_Master_Transmit+0x1d8>
 8005430:	68fb      	ldr	r3, [r7, #12]
 8005432:	2201      	movs	r2, #1
 8005434:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8005438:	f7fd fe6e 	bl	8003118 <HAL_GetTick>
 800543c:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800543e:	697b      	ldr	r3, [r7, #20]
 8005440:	9300      	str	r3, [sp, #0]
 8005442:	2319      	movs	r3, #25
 8005444:	2201      	movs	r2, #1
 8005446:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800544a:	68f8      	ldr	r0, [r7, #12]
 800544c:	f000 faed 	bl	8005a2a <I2C_WaitOnFlagUntilTimeout>
 8005450:	4603      	mov	r3, r0
 8005452:	2b00      	cmp	r3, #0
 8005454:	d001      	beq.n	800545a <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 8005456:	2301      	movs	r3, #1
 8005458:	e0be      	b.n	80055d8 <HAL_I2C_Master_Transmit+0x1d8>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800545a:	68fb      	ldr	r3, [r7, #12]
 800545c:	2221      	movs	r2, #33	; 0x21
 800545e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8005462:	68fb      	ldr	r3, [r7, #12]
 8005464:	2210      	movs	r2, #16
 8005466:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800546a:	68fb      	ldr	r3, [r7, #12]
 800546c:	2200      	movs	r2, #0
 800546e:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8005470:	68fb      	ldr	r3, [r7, #12]
 8005472:	687a      	ldr	r2, [r7, #4]
 8005474:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8005476:	68fb      	ldr	r3, [r7, #12]
 8005478:	893a      	ldrh	r2, [r7, #8]
 800547a:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 800547c:	68fb      	ldr	r3, [r7, #12]
 800547e:	2200      	movs	r2, #0
 8005480:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005482:	68fb      	ldr	r3, [r7, #12]
 8005484:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005486:	b29b      	uxth	r3, r3
 8005488:	2bff      	cmp	r3, #255	; 0xff
 800548a:	d90e      	bls.n	80054aa <HAL_I2C_Master_Transmit+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800548c:	68fb      	ldr	r3, [r7, #12]
 800548e:	22ff      	movs	r2, #255	; 0xff
 8005490:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8005492:	68fb      	ldr	r3, [r7, #12]
 8005494:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005496:	b2da      	uxtb	r2, r3
 8005498:	8979      	ldrh	r1, [r7, #10]
 800549a:	4b51      	ldr	r3, [pc, #324]	; (80055e0 <HAL_I2C_Master_Transmit+0x1e0>)
 800549c:	9300      	str	r3, [sp, #0]
 800549e:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 80054a2:	68f8      	ldr	r0, [r7, #12]
 80054a4:	f000 fc50 	bl	8005d48 <I2C_TransferConfig>
 80054a8:	e06c      	b.n	8005584 <HAL_I2C_Master_Transmit+0x184>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80054aa:	68fb      	ldr	r3, [r7, #12]
 80054ac:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80054ae:	b29a      	uxth	r2, r3
 80054b0:	68fb      	ldr	r3, [r7, #12]
 80054b2:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_WRITE);
 80054b4:	68fb      	ldr	r3, [r7, #12]
 80054b6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80054b8:	b2da      	uxtb	r2, r3
 80054ba:	8979      	ldrh	r1, [r7, #10]
 80054bc:	4b48      	ldr	r3, [pc, #288]	; (80055e0 <HAL_I2C_Master_Transmit+0x1e0>)
 80054be:	9300      	str	r3, [sp, #0]
 80054c0:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80054c4:	68f8      	ldr	r0, [r7, #12]
 80054c6:	f000 fc3f 	bl	8005d48 <I2C_TransferConfig>
    }

    while (hi2c->XferCount > 0U)
 80054ca:	e05b      	b.n	8005584 <HAL_I2C_Master_Transmit+0x184>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80054cc:	697a      	ldr	r2, [r7, #20]
 80054ce:	6a39      	ldr	r1, [r7, #32]
 80054d0:	68f8      	ldr	r0, [r7, #12]
 80054d2:	f000 faea 	bl	8005aaa <I2C_WaitOnTXISFlagUntilTimeout>
 80054d6:	4603      	mov	r3, r0
 80054d8:	2b00      	cmp	r3, #0
 80054da:	d001      	beq.n	80054e0 <HAL_I2C_Master_Transmit+0xe0>
      {
        return HAL_ERROR;
 80054dc:	2301      	movs	r3, #1
 80054de:	e07b      	b.n	80055d8 <HAL_I2C_Master_Transmit+0x1d8>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80054e0:	68fb      	ldr	r3, [r7, #12]
 80054e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80054e4:	781a      	ldrb	r2, [r3, #0]
 80054e6:	68fb      	ldr	r3, [r7, #12]
 80054e8:	681b      	ldr	r3, [r3, #0]
 80054ea:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80054ec:	68fb      	ldr	r3, [r7, #12]
 80054ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80054f0:	1c5a      	adds	r2, r3, #1
 80054f2:	68fb      	ldr	r3, [r7, #12]
 80054f4:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 80054f6:	68fb      	ldr	r3, [r7, #12]
 80054f8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80054fa:	b29b      	uxth	r3, r3
 80054fc:	3b01      	subs	r3, #1
 80054fe:	b29a      	uxth	r2, r3
 8005500:	68fb      	ldr	r3, [r7, #12]
 8005502:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8005504:	68fb      	ldr	r3, [r7, #12]
 8005506:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005508:	3b01      	subs	r3, #1
 800550a:	b29a      	uxth	r2, r3
 800550c:	68fb      	ldr	r3, [r7, #12]
 800550e:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8005510:	68fb      	ldr	r3, [r7, #12]
 8005512:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005514:	b29b      	uxth	r3, r3
 8005516:	2b00      	cmp	r3, #0
 8005518:	d034      	beq.n	8005584 <HAL_I2C_Master_Transmit+0x184>
 800551a:	68fb      	ldr	r3, [r7, #12]
 800551c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800551e:	2b00      	cmp	r3, #0
 8005520:	d130      	bne.n	8005584 <HAL_I2C_Master_Transmit+0x184>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8005522:	697b      	ldr	r3, [r7, #20]
 8005524:	9300      	str	r3, [sp, #0]
 8005526:	6a3b      	ldr	r3, [r7, #32]
 8005528:	2200      	movs	r2, #0
 800552a:	2180      	movs	r1, #128	; 0x80
 800552c:	68f8      	ldr	r0, [r7, #12]
 800552e:	f000 fa7c 	bl	8005a2a <I2C_WaitOnFlagUntilTimeout>
 8005532:	4603      	mov	r3, r0
 8005534:	2b00      	cmp	r3, #0
 8005536:	d001      	beq.n	800553c <HAL_I2C_Master_Transmit+0x13c>
        {
          return HAL_ERROR;
 8005538:	2301      	movs	r3, #1
 800553a:	e04d      	b.n	80055d8 <HAL_I2C_Master_Transmit+0x1d8>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800553c:	68fb      	ldr	r3, [r7, #12]
 800553e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005540:	b29b      	uxth	r3, r3
 8005542:	2bff      	cmp	r3, #255	; 0xff
 8005544:	d90e      	bls.n	8005564 <HAL_I2C_Master_Transmit+0x164>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8005546:	68fb      	ldr	r3, [r7, #12]
 8005548:	22ff      	movs	r2, #255	; 0xff
 800554a:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 800554c:	68fb      	ldr	r3, [r7, #12]
 800554e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005550:	b2da      	uxtb	r2, r3
 8005552:	8979      	ldrh	r1, [r7, #10]
 8005554:	2300      	movs	r3, #0
 8005556:	9300      	str	r3, [sp, #0]
 8005558:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800555c:	68f8      	ldr	r0, [r7, #12]
 800555e:	f000 fbf3 	bl	8005d48 <I2C_TransferConfig>
 8005562:	e00f      	b.n	8005584 <HAL_I2C_Master_Transmit+0x184>
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8005564:	68fb      	ldr	r3, [r7, #12]
 8005566:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005568:	b29a      	uxth	r2, r3
 800556a:	68fb      	ldr	r3, [r7, #12]
 800556c:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 800556e:	68fb      	ldr	r3, [r7, #12]
 8005570:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005572:	b2da      	uxtb	r2, r3
 8005574:	8979      	ldrh	r1, [r7, #10]
 8005576:	2300      	movs	r3, #0
 8005578:	9300      	str	r3, [sp, #0]
 800557a:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800557e:	68f8      	ldr	r0, [r7, #12]
 8005580:	f000 fbe2 	bl	8005d48 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8005584:	68fb      	ldr	r3, [r7, #12]
 8005586:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005588:	b29b      	uxth	r3, r3
 800558a:	2b00      	cmp	r3, #0
 800558c:	d19e      	bne.n	80054cc <HAL_I2C_Master_Transmit+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800558e:	697a      	ldr	r2, [r7, #20]
 8005590:	6a39      	ldr	r1, [r7, #32]
 8005592:	68f8      	ldr	r0, [r7, #12]
 8005594:	f000 fac9 	bl	8005b2a <I2C_WaitOnSTOPFlagUntilTimeout>
 8005598:	4603      	mov	r3, r0
 800559a:	2b00      	cmp	r3, #0
 800559c:	d001      	beq.n	80055a2 <HAL_I2C_Master_Transmit+0x1a2>
    {
      return HAL_ERROR;
 800559e:	2301      	movs	r3, #1
 80055a0:	e01a      	b.n	80055d8 <HAL_I2C_Master_Transmit+0x1d8>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80055a2:	68fb      	ldr	r3, [r7, #12]
 80055a4:	681b      	ldr	r3, [r3, #0]
 80055a6:	2220      	movs	r2, #32
 80055a8:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80055aa:	68fb      	ldr	r3, [r7, #12]
 80055ac:	681b      	ldr	r3, [r3, #0]
 80055ae:	6859      	ldr	r1, [r3, #4]
 80055b0:	68fb      	ldr	r3, [r7, #12]
 80055b2:	681a      	ldr	r2, [r3, #0]
 80055b4:	4b0b      	ldr	r3, [pc, #44]	; (80055e4 <HAL_I2C_Master_Transmit+0x1e4>)
 80055b6:	400b      	ands	r3, r1
 80055b8:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80055ba:	68fb      	ldr	r3, [r7, #12]
 80055bc:	2220      	movs	r2, #32
 80055be:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80055c2:	68fb      	ldr	r3, [r7, #12]
 80055c4:	2200      	movs	r2, #0
 80055c6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80055ca:	68fb      	ldr	r3, [r7, #12]
 80055cc:	2200      	movs	r2, #0
 80055ce:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80055d2:	2300      	movs	r3, #0
 80055d4:	e000      	b.n	80055d8 <HAL_I2C_Master_Transmit+0x1d8>
  }
  else
  {
    return HAL_BUSY;
 80055d6:	2302      	movs	r3, #2
  }
}
 80055d8:	4618      	mov	r0, r3
 80055da:	3718      	adds	r7, #24
 80055dc:	46bd      	mov	sp, r7
 80055de:	bd80      	pop	{r7, pc}
 80055e0:	80002000 	.word	0x80002000
 80055e4:	fe00e800 	.word	0xfe00e800

080055e8 <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size,
                                         uint32_t Timeout)
{
 80055e8:	b580      	push	{r7, lr}
 80055ea:	b088      	sub	sp, #32
 80055ec:	af02      	add	r7, sp, #8
 80055ee:	60f8      	str	r0, [r7, #12]
 80055f0:	607a      	str	r2, [r7, #4]
 80055f2:	461a      	mov	r2, r3
 80055f4:	460b      	mov	r3, r1
 80055f6:	817b      	strh	r3, [r7, #10]
 80055f8:	4613      	mov	r3, r2
 80055fa:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80055fc:	68fb      	ldr	r3, [r7, #12]
 80055fe:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005602:	b2db      	uxtb	r3, r3
 8005604:	2b20      	cmp	r3, #32
 8005606:	f040 80db 	bne.w	80057c0 <HAL_I2C_Master_Receive+0x1d8>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800560a:	68fb      	ldr	r3, [r7, #12]
 800560c:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8005610:	2b01      	cmp	r3, #1
 8005612:	d101      	bne.n	8005618 <HAL_I2C_Master_Receive+0x30>
 8005614:	2302      	movs	r3, #2
 8005616:	e0d4      	b.n	80057c2 <HAL_I2C_Master_Receive+0x1da>
 8005618:	68fb      	ldr	r3, [r7, #12]
 800561a:	2201      	movs	r2, #1
 800561c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8005620:	f7fd fd7a 	bl	8003118 <HAL_GetTick>
 8005624:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8005626:	697b      	ldr	r3, [r7, #20]
 8005628:	9300      	str	r3, [sp, #0]
 800562a:	2319      	movs	r3, #25
 800562c:	2201      	movs	r2, #1
 800562e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8005632:	68f8      	ldr	r0, [r7, #12]
 8005634:	f000 f9f9 	bl	8005a2a <I2C_WaitOnFlagUntilTimeout>
 8005638:	4603      	mov	r3, r0
 800563a:	2b00      	cmp	r3, #0
 800563c:	d001      	beq.n	8005642 <HAL_I2C_Master_Receive+0x5a>
    {
      return HAL_ERROR;
 800563e:	2301      	movs	r3, #1
 8005640:	e0bf      	b.n	80057c2 <HAL_I2C_Master_Receive+0x1da>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8005642:	68fb      	ldr	r3, [r7, #12]
 8005644:	2222      	movs	r2, #34	; 0x22
 8005646:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 800564a:	68fb      	ldr	r3, [r7, #12]
 800564c:	2210      	movs	r2, #16
 800564e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005652:	68fb      	ldr	r3, [r7, #12]
 8005654:	2200      	movs	r2, #0
 8005656:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8005658:	68fb      	ldr	r3, [r7, #12]
 800565a:	687a      	ldr	r2, [r7, #4]
 800565c:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 800565e:	68fb      	ldr	r3, [r7, #12]
 8005660:	893a      	ldrh	r2, [r7, #8]
 8005662:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8005664:	68fb      	ldr	r3, [r7, #12]
 8005666:	2200      	movs	r2, #0
 8005668:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800566a:	68fb      	ldr	r3, [r7, #12]
 800566c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800566e:	b29b      	uxth	r3, r3
 8005670:	2bff      	cmp	r3, #255	; 0xff
 8005672:	d90e      	bls.n	8005692 <HAL_I2C_Master_Receive+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8005674:	68fb      	ldr	r3, [r7, #12]
 8005676:	22ff      	movs	r2, #255	; 0xff
 8005678:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_READ);
 800567a:	68fb      	ldr	r3, [r7, #12]
 800567c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800567e:	b2da      	uxtb	r2, r3
 8005680:	8979      	ldrh	r1, [r7, #10]
 8005682:	4b52      	ldr	r3, [pc, #328]	; (80057cc <HAL_I2C_Master_Receive+0x1e4>)
 8005684:	9300      	str	r3, [sp, #0]
 8005686:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 800568a:	68f8      	ldr	r0, [r7, #12]
 800568c:	f000 fb5c 	bl	8005d48 <I2C_TransferConfig>
 8005690:	e06d      	b.n	800576e <HAL_I2C_Master_Receive+0x186>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8005692:	68fb      	ldr	r3, [r7, #12]
 8005694:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005696:	b29a      	uxth	r2, r3
 8005698:	68fb      	ldr	r3, [r7, #12]
 800569a:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_READ);
 800569c:	68fb      	ldr	r3, [r7, #12]
 800569e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80056a0:	b2da      	uxtb	r2, r3
 80056a2:	8979      	ldrh	r1, [r7, #10]
 80056a4:	4b49      	ldr	r3, [pc, #292]	; (80057cc <HAL_I2C_Master_Receive+0x1e4>)
 80056a6:	9300      	str	r3, [sp, #0]
 80056a8:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80056ac:	68f8      	ldr	r0, [r7, #12]
 80056ae:	f000 fb4b 	bl	8005d48 <I2C_TransferConfig>
    }

    while (hi2c->XferCount > 0U)
 80056b2:	e05c      	b.n	800576e <HAL_I2C_Master_Receive+0x186>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80056b4:	697a      	ldr	r2, [r7, #20]
 80056b6:	6a39      	ldr	r1, [r7, #32]
 80056b8:	68f8      	ldr	r0, [r7, #12]
 80056ba:	f000 fa73 	bl	8005ba4 <I2C_WaitOnRXNEFlagUntilTimeout>
 80056be:	4603      	mov	r3, r0
 80056c0:	2b00      	cmp	r3, #0
 80056c2:	d001      	beq.n	80056c8 <HAL_I2C_Master_Receive+0xe0>
      {
        return HAL_ERROR;
 80056c4:	2301      	movs	r3, #1
 80056c6:	e07c      	b.n	80057c2 <HAL_I2C_Master_Receive+0x1da>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80056c8:	68fb      	ldr	r3, [r7, #12]
 80056ca:	681b      	ldr	r3, [r3, #0]
 80056cc:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80056ce:	68fb      	ldr	r3, [r7, #12]
 80056d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80056d2:	b2d2      	uxtb	r2, r2
 80056d4:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80056d6:	68fb      	ldr	r3, [r7, #12]
 80056d8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80056da:	1c5a      	adds	r2, r3, #1
 80056dc:	68fb      	ldr	r3, [r7, #12]
 80056de:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 80056e0:	68fb      	ldr	r3, [r7, #12]
 80056e2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80056e4:	3b01      	subs	r3, #1
 80056e6:	b29a      	uxth	r2, r3
 80056e8:	68fb      	ldr	r3, [r7, #12]
 80056ea:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 80056ec:	68fb      	ldr	r3, [r7, #12]
 80056ee:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80056f0:	b29b      	uxth	r3, r3
 80056f2:	3b01      	subs	r3, #1
 80056f4:	b29a      	uxth	r2, r3
 80056f6:	68fb      	ldr	r3, [r7, #12]
 80056f8:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80056fa:	68fb      	ldr	r3, [r7, #12]
 80056fc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80056fe:	b29b      	uxth	r3, r3
 8005700:	2b00      	cmp	r3, #0
 8005702:	d034      	beq.n	800576e <HAL_I2C_Master_Receive+0x186>
 8005704:	68fb      	ldr	r3, [r7, #12]
 8005706:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005708:	2b00      	cmp	r3, #0
 800570a:	d130      	bne.n	800576e <HAL_I2C_Master_Receive+0x186>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800570c:	697b      	ldr	r3, [r7, #20]
 800570e:	9300      	str	r3, [sp, #0]
 8005710:	6a3b      	ldr	r3, [r7, #32]
 8005712:	2200      	movs	r2, #0
 8005714:	2180      	movs	r1, #128	; 0x80
 8005716:	68f8      	ldr	r0, [r7, #12]
 8005718:	f000 f987 	bl	8005a2a <I2C_WaitOnFlagUntilTimeout>
 800571c:	4603      	mov	r3, r0
 800571e:	2b00      	cmp	r3, #0
 8005720:	d001      	beq.n	8005726 <HAL_I2C_Master_Receive+0x13e>
        {
          return HAL_ERROR;
 8005722:	2301      	movs	r3, #1
 8005724:	e04d      	b.n	80057c2 <HAL_I2C_Master_Receive+0x1da>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005726:	68fb      	ldr	r3, [r7, #12]
 8005728:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800572a:	b29b      	uxth	r3, r3
 800572c:	2bff      	cmp	r3, #255	; 0xff
 800572e:	d90e      	bls.n	800574e <HAL_I2C_Master_Receive+0x166>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8005730:	68fb      	ldr	r3, [r7, #12]
 8005732:	22ff      	movs	r2, #255	; 0xff
 8005734:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8005736:	68fb      	ldr	r3, [r7, #12]
 8005738:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800573a:	b2da      	uxtb	r2, r3
 800573c:	8979      	ldrh	r1, [r7, #10]
 800573e:	2300      	movs	r3, #0
 8005740:	9300      	str	r3, [sp, #0]
 8005742:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8005746:	68f8      	ldr	r0, [r7, #12]
 8005748:	f000 fafe 	bl	8005d48 <I2C_TransferConfig>
 800574c:	e00f      	b.n	800576e <HAL_I2C_Master_Receive+0x186>
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800574e:	68fb      	ldr	r3, [r7, #12]
 8005750:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005752:	b29a      	uxth	r2, r3
 8005754:	68fb      	ldr	r3, [r7, #12]
 8005756:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8005758:	68fb      	ldr	r3, [r7, #12]
 800575a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800575c:	b2da      	uxtb	r2, r3
 800575e:	8979      	ldrh	r1, [r7, #10]
 8005760:	2300      	movs	r3, #0
 8005762:	9300      	str	r3, [sp, #0]
 8005764:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8005768:	68f8      	ldr	r0, [r7, #12]
 800576a:	f000 faed 	bl	8005d48 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 800576e:	68fb      	ldr	r3, [r7, #12]
 8005770:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005772:	b29b      	uxth	r3, r3
 8005774:	2b00      	cmp	r3, #0
 8005776:	d19d      	bne.n	80056b4 <HAL_I2C_Master_Receive+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005778:	697a      	ldr	r2, [r7, #20]
 800577a:	6a39      	ldr	r1, [r7, #32]
 800577c:	68f8      	ldr	r0, [r7, #12]
 800577e:	f000 f9d4 	bl	8005b2a <I2C_WaitOnSTOPFlagUntilTimeout>
 8005782:	4603      	mov	r3, r0
 8005784:	2b00      	cmp	r3, #0
 8005786:	d001      	beq.n	800578c <HAL_I2C_Master_Receive+0x1a4>
    {
      return HAL_ERROR;
 8005788:	2301      	movs	r3, #1
 800578a:	e01a      	b.n	80057c2 <HAL_I2C_Master_Receive+0x1da>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800578c:	68fb      	ldr	r3, [r7, #12]
 800578e:	681b      	ldr	r3, [r3, #0]
 8005790:	2220      	movs	r2, #32
 8005792:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8005794:	68fb      	ldr	r3, [r7, #12]
 8005796:	681b      	ldr	r3, [r3, #0]
 8005798:	6859      	ldr	r1, [r3, #4]
 800579a:	68fb      	ldr	r3, [r7, #12]
 800579c:	681a      	ldr	r2, [r3, #0]
 800579e:	4b0c      	ldr	r3, [pc, #48]	; (80057d0 <HAL_I2C_Master_Receive+0x1e8>)
 80057a0:	400b      	ands	r3, r1
 80057a2:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80057a4:	68fb      	ldr	r3, [r7, #12]
 80057a6:	2220      	movs	r2, #32
 80057a8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80057ac:	68fb      	ldr	r3, [r7, #12]
 80057ae:	2200      	movs	r2, #0
 80057b0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80057b4:	68fb      	ldr	r3, [r7, #12]
 80057b6:	2200      	movs	r2, #0
 80057b8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80057bc:	2300      	movs	r3, #0
 80057be:	e000      	b.n	80057c2 <HAL_I2C_Master_Receive+0x1da>
  }
  else
  {
    return HAL_BUSY;
 80057c0:	2302      	movs	r3, #2
  }
}
 80057c2:	4618      	mov	r0, r3
 80057c4:	3718      	adds	r7, #24
 80057c6:	46bd      	mov	sp, r7
 80057c8:	bd80      	pop	{r7, pc}
 80057ca:	bf00      	nop
 80057cc:	80002400 	.word	0x80002400
 80057d0:	fe00e800 	.word	0xfe00e800

080057d4 <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 80057d4:	b580      	push	{r7, lr}
 80057d6:	b08a      	sub	sp, #40	; 0x28
 80057d8:	af02      	add	r7, sp, #8
 80057da:	60f8      	str	r0, [r7, #12]
 80057dc:	607a      	str	r2, [r7, #4]
 80057de:	603b      	str	r3, [r7, #0]
 80057e0:	460b      	mov	r3, r1
 80057e2:	817b      	strh	r3, [r7, #10]
  uint32_t tickstart;

  __IO uint32_t I2C_Trials = 0UL;
 80057e4:	2300      	movs	r3, #0
 80057e6:	617b      	str	r3, [r7, #20]

  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80057e8:	68fb      	ldr	r3, [r7, #12]
 80057ea:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80057ee:	b2db      	uxtb	r3, r3
 80057f0:	2b20      	cmp	r3, #32
 80057f2:	f040 80f1 	bne.w	80059d8 <HAL_I2C_IsDeviceReady+0x204>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 80057f6:	68fb      	ldr	r3, [r7, #12]
 80057f8:	681b      	ldr	r3, [r3, #0]
 80057fa:	699b      	ldr	r3, [r3, #24]
 80057fc:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8005800:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005804:	d101      	bne.n	800580a <HAL_I2C_IsDeviceReady+0x36>
    {
      return HAL_BUSY;
 8005806:	2302      	movs	r3, #2
 8005808:	e0e7      	b.n	80059da <HAL_I2C_IsDeviceReady+0x206>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800580a:	68fb      	ldr	r3, [r7, #12]
 800580c:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8005810:	2b01      	cmp	r3, #1
 8005812:	d101      	bne.n	8005818 <HAL_I2C_IsDeviceReady+0x44>
 8005814:	2302      	movs	r3, #2
 8005816:	e0e0      	b.n	80059da <HAL_I2C_IsDeviceReady+0x206>
 8005818:	68fb      	ldr	r3, [r7, #12]
 800581a:	2201      	movs	r2, #1
 800581c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8005820:	68fb      	ldr	r3, [r7, #12]
 8005822:	2224      	movs	r2, #36	; 0x24
 8005824:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005828:	68fb      	ldr	r3, [r7, #12]
 800582a:	2200      	movs	r2, #0
 800582c:	645a      	str	r2, [r3, #68]	; 0x44

    do
    {
      /* Generate Start */
      hi2c->Instance->CR2 = I2C_GENERATE_START(hi2c->Init.AddressingMode, DevAddress);
 800582e:	68fb      	ldr	r3, [r7, #12]
 8005830:	68db      	ldr	r3, [r3, #12]
 8005832:	2b01      	cmp	r3, #1
 8005834:	d107      	bne.n	8005846 <HAL_I2C_IsDeviceReady+0x72>
 8005836:	897b      	ldrh	r3, [r7, #10]
 8005838:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800583c:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8005840:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8005844:	e004      	b.n	8005850 <HAL_I2C_IsDeviceReady+0x7c>
 8005846:	897b      	ldrh	r3, [r7, #10]
 8005848:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800584c:	f443 5320 	orr.w	r3, r3, #10240	; 0x2800
 8005850:	68fa      	ldr	r2, [r7, #12]
 8005852:	6812      	ldr	r2, [r2, #0]
 8005854:	6053      	str	r3, [r2, #4]

      /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
      /* Wait until STOPF flag is set or a NACK flag is set*/
      tickstart = HAL_GetTick();
 8005856:	f7fd fc5f 	bl	8003118 <HAL_GetTick>
 800585a:	61b8      	str	r0, [r7, #24]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 800585c:	68fb      	ldr	r3, [r7, #12]
 800585e:	681b      	ldr	r3, [r3, #0]
 8005860:	699b      	ldr	r3, [r3, #24]
 8005862:	f003 0320 	and.w	r3, r3, #32
 8005866:	2b20      	cmp	r3, #32
 8005868:	bf0c      	ite	eq
 800586a:	2301      	moveq	r3, #1
 800586c:	2300      	movne	r3, #0
 800586e:	b2db      	uxtb	r3, r3
 8005870:	77fb      	strb	r3, [r7, #31]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8005872:	68fb      	ldr	r3, [r7, #12]
 8005874:	681b      	ldr	r3, [r3, #0]
 8005876:	699b      	ldr	r3, [r3, #24]
 8005878:	f003 0310 	and.w	r3, r3, #16
 800587c:	2b10      	cmp	r3, #16
 800587e:	bf0c      	ite	eq
 8005880:	2301      	moveq	r3, #1
 8005882:	2300      	movne	r3, #0
 8005884:	b2db      	uxtb	r3, r3
 8005886:	77bb      	strb	r3, [r7, #30]

      while ((tmp1 == RESET) && (tmp2 == RESET))
 8005888:	e034      	b.n	80058f4 <HAL_I2C_IsDeviceReady+0x120>
      {
        if (Timeout != HAL_MAX_DELAY)
 800588a:	683b      	ldr	r3, [r7, #0]
 800588c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005890:	d01a      	beq.n	80058c8 <HAL_I2C_IsDeviceReady+0xf4>
        {
          if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8005892:	f7fd fc41 	bl	8003118 <HAL_GetTick>
 8005896:	4602      	mov	r2, r0
 8005898:	69bb      	ldr	r3, [r7, #24]
 800589a:	1ad3      	subs	r3, r2, r3
 800589c:	683a      	ldr	r2, [r7, #0]
 800589e:	429a      	cmp	r2, r3
 80058a0:	d302      	bcc.n	80058a8 <HAL_I2C_IsDeviceReady+0xd4>
 80058a2:	683b      	ldr	r3, [r7, #0]
 80058a4:	2b00      	cmp	r3, #0
 80058a6:	d10f      	bne.n	80058c8 <HAL_I2C_IsDeviceReady+0xf4>
          {
            /* Update I2C state */
            hi2c->State = HAL_I2C_STATE_READY;
 80058a8:	68fb      	ldr	r3, [r7, #12]
 80058aa:	2220      	movs	r2, #32
 80058ac:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

            /* Update I2C error code */
            hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80058b0:	68fb      	ldr	r3, [r7, #12]
 80058b2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80058b4:	f043 0220 	orr.w	r2, r3, #32
 80058b8:	68fb      	ldr	r3, [r7, #12]
 80058ba:	645a      	str	r2, [r3, #68]	; 0x44

            /* Process Unlocked */
            __HAL_UNLOCK(hi2c);
 80058bc:	68fb      	ldr	r3, [r7, #12]
 80058be:	2200      	movs	r2, #0
 80058c0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

            return HAL_ERROR;
 80058c4:	2301      	movs	r3, #1
 80058c6:	e088      	b.n	80059da <HAL_I2C_IsDeviceReady+0x206>
          }
        }

        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 80058c8:	68fb      	ldr	r3, [r7, #12]
 80058ca:	681b      	ldr	r3, [r3, #0]
 80058cc:	699b      	ldr	r3, [r3, #24]
 80058ce:	f003 0320 	and.w	r3, r3, #32
 80058d2:	2b20      	cmp	r3, #32
 80058d4:	bf0c      	ite	eq
 80058d6:	2301      	moveq	r3, #1
 80058d8:	2300      	movne	r3, #0
 80058da:	b2db      	uxtb	r3, r3
 80058dc:	77fb      	strb	r3, [r7, #31]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 80058de:	68fb      	ldr	r3, [r7, #12]
 80058e0:	681b      	ldr	r3, [r3, #0]
 80058e2:	699b      	ldr	r3, [r3, #24]
 80058e4:	f003 0310 	and.w	r3, r3, #16
 80058e8:	2b10      	cmp	r3, #16
 80058ea:	bf0c      	ite	eq
 80058ec:	2301      	moveq	r3, #1
 80058ee:	2300      	movne	r3, #0
 80058f0:	b2db      	uxtb	r3, r3
 80058f2:	77bb      	strb	r3, [r7, #30]
      while ((tmp1 == RESET) && (tmp2 == RESET))
 80058f4:	7ffb      	ldrb	r3, [r7, #31]
 80058f6:	2b00      	cmp	r3, #0
 80058f8:	d102      	bne.n	8005900 <HAL_I2C_IsDeviceReady+0x12c>
 80058fa:	7fbb      	ldrb	r3, [r7, #30]
 80058fc:	2b00      	cmp	r3, #0
 80058fe:	d0c4      	beq.n	800588a <HAL_I2C_IsDeviceReady+0xb6>
      }

      /* Check if the NACKF flag has not been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == RESET)
 8005900:	68fb      	ldr	r3, [r7, #12]
 8005902:	681b      	ldr	r3, [r3, #0]
 8005904:	699b      	ldr	r3, [r3, #24]
 8005906:	f003 0310 	and.w	r3, r3, #16
 800590a:	2b10      	cmp	r3, #16
 800590c:	d01a      	beq.n	8005944 <HAL_I2C_IsDeviceReady+0x170>
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 800590e:	69bb      	ldr	r3, [r7, #24]
 8005910:	9300      	str	r3, [sp, #0]
 8005912:	683b      	ldr	r3, [r7, #0]
 8005914:	2200      	movs	r2, #0
 8005916:	2120      	movs	r1, #32
 8005918:	68f8      	ldr	r0, [r7, #12]
 800591a:	f000 f886 	bl	8005a2a <I2C_WaitOnFlagUntilTimeout>
 800591e:	4603      	mov	r3, r0
 8005920:	2b00      	cmp	r3, #0
 8005922:	d001      	beq.n	8005928 <HAL_I2C_IsDeviceReady+0x154>
        {
          return HAL_ERROR;
 8005924:	2301      	movs	r3, #1
 8005926:	e058      	b.n	80059da <HAL_I2C_IsDeviceReady+0x206>
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005928:	68fb      	ldr	r3, [r7, #12]
 800592a:	681b      	ldr	r3, [r3, #0]
 800592c:	2220      	movs	r2, #32
 800592e:	61da      	str	r2, [r3, #28]

        /* Device is ready */
        hi2c->State = HAL_I2C_STATE_READY;
 8005930:	68fb      	ldr	r3, [r7, #12]
 8005932:	2220      	movs	r2, #32
 8005934:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005938:	68fb      	ldr	r3, [r7, #12]
 800593a:	2200      	movs	r2, #0
 800593c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_OK;
 8005940:	2300      	movs	r3, #0
 8005942:	e04a      	b.n	80059da <HAL_I2C_IsDeviceReady+0x206>
      }
      else
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 8005944:	69bb      	ldr	r3, [r7, #24]
 8005946:	9300      	str	r3, [sp, #0]
 8005948:	683b      	ldr	r3, [r7, #0]
 800594a:	2200      	movs	r2, #0
 800594c:	2120      	movs	r1, #32
 800594e:	68f8      	ldr	r0, [r7, #12]
 8005950:	f000 f86b 	bl	8005a2a <I2C_WaitOnFlagUntilTimeout>
 8005954:	4603      	mov	r3, r0
 8005956:	2b00      	cmp	r3, #0
 8005958:	d001      	beq.n	800595e <HAL_I2C_IsDeviceReady+0x18a>
        {
          return HAL_ERROR;
 800595a:	2301      	movs	r3, #1
 800595c:	e03d      	b.n	80059da <HAL_I2C_IsDeviceReady+0x206>
        }

        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800595e:	68fb      	ldr	r3, [r7, #12]
 8005960:	681b      	ldr	r3, [r3, #0]
 8005962:	2210      	movs	r2, #16
 8005964:	61da      	str	r2, [r3, #28]

        /* Clear STOP Flag, auto generated with autoend*/
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005966:	68fb      	ldr	r3, [r7, #12]
 8005968:	681b      	ldr	r3, [r3, #0]
 800596a:	2220      	movs	r2, #32
 800596c:	61da      	str	r2, [r3, #28]
      }

      /* Check if the maximum allowed number of trials has been reached */
      if (I2C_Trials == Trials)
 800596e:	697b      	ldr	r3, [r7, #20]
 8005970:	687a      	ldr	r2, [r7, #4]
 8005972:	429a      	cmp	r2, r3
 8005974:	d118      	bne.n	80059a8 <HAL_I2C_IsDeviceReady+0x1d4>
      {
        /* Generate Stop */
        hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8005976:	68fb      	ldr	r3, [r7, #12]
 8005978:	681b      	ldr	r3, [r3, #0]
 800597a:	685a      	ldr	r2, [r3, #4]
 800597c:	68fb      	ldr	r3, [r7, #12]
 800597e:	681b      	ldr	r3, [r3, #0]
 8005980:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8005984:	605a      	str	r2, [r3, #4]

        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 8005986:	69bb      	ldr	r3, [r7, #24]
 8005988:	9300      	str	r3, [sp, #0]
 800598a:	683b      	ldr	r3, [r7, #0]
 800598c:	2200      	movs	r2, #0
 800598e:	2120      	movs	r1, #32
 8005990:	68f8      	ldr	r0, [r7, #12]
 8005992:	f000 f84a 	bl	8005a2a <I2C_WaitOnFlagUntilTimeout>
 8005996:	4603      	mov	r3, r0
 8005998:	2b00      	cmp	r3, #0
 800599a:	d001      	beq.n	80059a0 <HAL_I2C_IsDeviceReady+0x1cc>
        {
          return HAL_ERROR;
 800599c:	2301      	movs	r3, #1
 800599e:	e01c      	b.n	80059da <HAL_I2C_IsDeviceReady+0x206>
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80059a0:	68fb      	ldr	r3, [r7, #12]
 80059a2:	681b      	ldr	r3, [r3, #0]
 80059a4:	2220      	movs	r2, #32
 80059a6:	61da      	str	r2, [r3, #28]
      }

      /* Increment Trials */
      I2C_Trials++;
 80059a8:	697b      	ldr	r3, [r7, #20]
 80059aa:	3301      	adds	r3, #1
 80059ac:	617b      	str	r3, [r7, #20]
    } while (I2C_Trials < Trials);
 80059ae:	697b      	ldr	r3, [r7, #20]
 80059b0:	687a      	ldr	r2, [r7, #4]
 80059b2:	429a      	cmp	r2, r3
 80059b4:	f63f af3b 	bhi.w	800582e <HAL_I2C_IsDeviceReady+0x5a>

    /* Update I2C state */
    hi2c->State = HAL_I2C_STATE_READY;
 80059b8:	68fb      	ldr	r3, [r7, #12]
 80059ba:	2220      	movs	r2, #32
 80059bc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Update I2C error code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80059c0:	68fb      	ldr	r3, [r7, #12]
 80059c2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80059c4:	f043 0220 	orr.w	r2, r3, #32
 80059c8:	68fb      	ldr	r3, [r7, #12]
 80059ca:	645a      	str	r2, [r3, #68]	; 0x44

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80059cc:	68fb      	ldr	r3, [r7, #12]
 80059ce:	2200      	movs	r2, #0
 80059d0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_ERROR;
 80059d4:	2301      	movs	r3, #1
 80059d6:	e000      	b.n	80059da <HAL_I2C_IsDeviceReady+0x206>
  }
  else
  {
    return HAL_BUSY;
 80059d8:	2302      	movs	r3, #2
  }
}
 80059da:	4618      	mov	r0, r3
 80059dc:	3720      	adds	r7, #32
 80059de:	46bd      	mov	sp, r7
 80059e0:	bd80      	pop	{r7, pc}

080059e2 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 80059e2:	b480      	push	{r7}
 80059e4:	b083      	sub	sp, #12
 80059e6:	af00      	add	r7, sp, #0
 80059e8:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 80059ea:	687b      	ldr	r3, [r7, #4]
 80059ec:	681b      	ldr	r3, [r3, #0]
 80059ee:	699b      	ldr	r3, [r3, #24]
 80059f0:	f003 0302 	and.w	r3, r3, #2
 80059f4:	2b02      	cmp	r3, #2
 80059f6:	d103      	bne.n	8005a00 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 80059f8:	687b      	ldr	r3, [r7, #4]
 80059fa:	681b      	ldr	r3, [r3, #0]
 80059fc:	2200      	movs	r2, #0
 80059fe:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	681b      	ldr	r3, [r3, #0]
 8005a04:	699b      	ldr	r3, [r3, #24]
 8005a06:	f003 0301 	and.w	r3, r3, #1
 8005a0a:	2b01      	cmp	r3, #1
 8005a0c:	d007      	beq.n	8005a1e <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8005a0e:	687b      	ldr	r3, [r7, #4]
 8005a10:	681b      	ldr	r3, [r3, #0]
 8005a12:	699a      	ldr	r2, [r3, #24]
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	681b      	ldr	r3, [r3, #0]
 8005a18:	f042 0201 	orr.w	r2, r2, #1
 8005a1c:	619a      	str	r2, [r3, #24]
  }
}
 8005a1e:	bf00      	nop
 8005a20:	370c      	adds	r7, #12
 8005a22:	46bd      	mov	sp, r7
 8005a24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a28:	4770      	bx	lr

08005a2a <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8005a2a:	b580      	push	{r7, lr}
 8005a2c:	b084      	sub	sp, #16
 8005a2e:	af00      	add	r7, sp, #0
 8005a30:	60f8      	str	r0, [r7, #12]
 8005a32:	60b9      	str	r1, [r7, #8]
 8005a34:	603b      	str	r3, [r7, #0]
 8005a36:	4613      	mov	r3, r2
 8005a38:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005a3a:	e022      	b.n	8005a82 <I2C_WaitOnFlagUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005a3c:	683b      	ldr	r3, [r7, #0]
 8005a3e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005a42:	d01e      	beq.n	8005a82 <I2C_WaitOnFlagUntilTimeout+0x58>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005a44:	f7fd fb68 	bl	8003118 <HAL_GetTick>
 8005a48:	4602      	mov	r2, r0
 8005a4a:	69bb      	ldr	r3, [r7, #24]
 8005a4c:	1ad3      	subs	r3, r2, r3
 8005a4e:	683a      	ldr	r2, [r7, #0]
 8005a50:	429a      	cmp	r2, r3
 8005a52:	d302      	bcc.n	8005a5a <I2C_WaitOnFlagUntilTimeout+0x30>
 8005a54:	683b      	ldr	r3, [r7, #0]
 8005a56:	2b00      	cmp	r3, #0
 8005a58:	d113      	bne.n	8005a82 <I2C_WaitOnFlagUntilTimeout+0x58>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8005a5a:	68fb      	ldr	r3, [r7, #12]
 8005a5c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005a5e:	f043 0220 	orr.w	r2, r3, #32
 8005a62:	68fb      	ldr	r3, [r7, #12]
 8005a64:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8005a66:	68fb      	ldr	r3, [r7, #12]
 8005a68:	2220      	movs	r2, #32
 8005a6a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8005a6e:	68fb      	ldr	r3, [r7, #12]
 8005a70:	2200      	movs	r2, #0
 8005a72:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005a76:	68fb      	ldr	r3, [r7, #12]
 8005a78:	2200      	movs	r2, #0
 8005a7a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 8005a7e:	2301      	movs	r3, #1
 8005a80:	e00f      	b.n	8005aa2 <I2C_WaitOnFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005a82:	68fb      	ldr	r3, [r7, #12]
 8005a84:	681b      	ldr	r3, [r3, #0]
 8005a86:	699a      	ldr	r2, [r3, #24]
 8005a88:	68bb      	ldr	r3, [r7, #8]
 8005a8a:	4013      	ands	r3, r2
 8005a8c:	68ba      	ldr	r2, [r7, #8]
 8005a8e:	429a      	cmp	r2, r3
 8005a90:	bf0c      	ite	eq
 8005a92:	2301      	moveq	r3, #1
 8005a94:	2300      	movne	r3, #0
 8005a96:	b2db      	uxtb	r3, r3
 8005a98:	461a      	mov	r2, r3
 8005a9a:	79fb      	ldrb	r3, [r7, #7]
 8005a9c:	429a      	cmp	r2, r3
 8005a9e:	d0cd      	beq.n	8005a3c <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8005aa0:	2300      	movs	r3, #0
}
 8005aa2:	4618      	mov	r0, r3
 8005aa4:	3710      	adds	r7, #16
 8005aa6:	46bd      	mov	sp, r7
 8005aa8:	bd80      	pop	{r7, pc}

08005aaa <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005aaa:	b580      	push	{r7, lr}
 8005aac:	b084      	sub	sp, #16
 8005aae:	af00      	add	r7, sp, #0
 8005ab0:	60f8      	str	r0, [r7, #12]
 8005ab2:	60b9      	str	r1, [r7, #8]
 8005ab4:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8005ab6:	e02c      	b.n	8005b12 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8005ab8:	687a      	ldr	r2, [r7, #4]
 8005aba:	68b9      	ldr	r1, [r7, #8]
 8005abc:	68f8      	ldr	r0, [r7, #12]
 8005abe:	f000 f8dd 	bl	8005c7c <I2C_IsAcknowledgeFailed>
 8005ac2:	4603      	mov	r3, r0
 8005ac4:	2b00      	cmp	r3, #0
 8005ac6:	d001      	beq.n	8005acc <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8005ac8:	2301      	movs	r3, #1
 8005aca:	e02a      	b.n	8005b22 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005acc:	68bb      	ldr	r3, [r7, #8]
 8005ace:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005ad2:	d01e      	beq.n	8005b12 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005ad4:	f7fd fb20 	bl	8003118 <HAL_GetTick>
 8005ad8:	4602      	mov	r2, r0
 8005ada:	687b      	ldr	r3, [r7, #4]
 8005adc:	1ad3      	subs	r3, r2, r3
 8005ade:	68ba      	ldr	r2, [r7, #8]
 8005ae0:	429a      	cmp	r2, r3
 8005ae2:	d302      	bcc.n	8005aea <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8005ae4:	68bb      	ldr	r3, [r7, #8]
 8005ae6:	2b00      	cmp	r3, #0
 8005ae8:	d113      	bne.n	8005b12 <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8005aea:	68fb      	ldr	r3, [r7, #12]
 8005aec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005aee:	f043 0220 	orr.w	r2, r3, #32
 8005af2:	68fb      	ldr	r3, [r7, #12]
 8005af4:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8005af6:	68fb      	ldr	r3, [r7, #12]
 8005af8:	2220      	movs	r2, #32
 8005afa:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8005afe:	68fb      	ldr	r3, [r7, #12]
 8005b00:	2200      	movs	r2, #0
 8005b02:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005b06:	68fb      	ldr	r3, [r7, #12]
 8005b08:	2200      	movs	r2, #0
 8005b0a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 8005b0e:	2301      	movs	r3, #1
 8005b10:	e007      	b.n	8005b22 <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8005b12:	68fb      	ldr	r3, [r7, #12]
 8005b14:	681b      	ldr	r3, [r3, #0]
 8005b16:	699b      	ldr	r3, [r3, #24]
 8005b18:	f003 0302 	and.w	r3, r3, #2
 8005b1c:	2b02      	cmp	r3, #2
 8005b1e:	d1cb      	bne.n	8005ab8 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8005b20:	2300      	movs	r3, #0
}
 8005b22:	4618      	mov	r0, r3
 8005b24:	3710      	adds	r7, #16
 8005b26:	46bd      	mov	sp, r7
 8005b28:	bd80      	pop	{r7, pc}

08005b2a <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005b2a:	b580      	push	{r7, lr}
 8005b2c:	b084      	sub	sp, #16
 8005b2e:	af00      	add	r7, sp, #0
 8005b30:	60f8      	str	r0, [r7, #12]
 8005b32:	60b9      	str	r1, [r7, #8]
 8005b34:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8005b36:	e028      	b.n	8005b8a <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8005b38:	687a      	ldr	r2, [r7, #4]
 8005b3a:	68b9      	ldr	r1, [r7, #8]
 8005b3c:	68f8      	ldr	r0, [r7, #12]
 8005b3e:	f000 f89d 	bl	8005c7c <I2C_IsAcknowledgeFailed>
 8005b42:	4603      	mov	r3, r0
 8005b44:	2b00      	cmp	r3, #0
 8005b46:	d001      	beq.n	8005b4c <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8005b48:	2301      	movs	r3, #1
 8005b4a:	e026      	b.n	8005b9a <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005b4c:	f7fd fae4 	bl	8003118 <HAL_GetTick>
 8005b50:	4602      	mov	r2, r0
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	1ad3      	subs	r3, r2, r3
 8005b56:	68ba      	ldr	r2, [r7, #8]
 8005b58:	429a      	cmp	r2, r3
 8005b5a:	d302      	bcc.n	8005b62 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8005b5c:	68bb      	ldr	r3, [r7, #8]
 8005b5e:	2b00      	cmp	r3, #0
 8005b60:	d113      	bne.n	8005b8a <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8005b62:	68fb      	ldr	r3, [r7, #12]
 8005b64:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005b66:	f043 0220 	orr.w	r2, r3, #32
 8005b6a:	68fb      	ldr	r3, [r7, #12]
 8005b6c:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8005b6e:	68fb      	ldr	r3, [r7, #12]
 8005b70:	2220      	movs	r2, #32
 8005b72:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8005b76:	68fb      	ldr	r3, [r7, #12]
 8005b78:	2200      	movs	r2, #0
 8005b7a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005b7e:	68fb      	ldr	r3, [r7, #12]
 8005b80:	2200      	movs	r2, #0
 8005b82:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 8005b86:	2301      	movs	r3, #1
 8005b88:	e007      	b.n	8005b9a <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8005b8a:	68fb      	ldr	r3, [r7, #12]
 8005b8c:	681b      	ldr	r3, [r3, #0]
 8005b8e:	699b      	ldr	r3, [r3, #24]
 8005b90:	f003 0320 	and.w	r3, r3, #32
 8005b94:	2b20      	cmp	r3, #32
 8005b96:	d1cf      	bne.n	8005b38 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8005b98:	2300      	movs	r3, #0
}
 8005b9a:	4618      	mov	r0, r3
 8005b9c:	3710      	adds	r7, #16
 8005b9e:	46bd      	mov	sp, r7
 8005ba0:	bd80      	pop	{r7, pc}
	...

08005ba4 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005ba4:	b580      	push	{r7, lr}
 8005ba6:	b084      	sub	sp, #16
 8005ba8:	af00      	add	r7, sp, #0
 8005baa:	60f8      	str	r0, [r7, #12]
 8005bac:	60b9      	str	r1, [r7, #8]
 8005bae:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8005bb0:	e055      	b.n	8005c5e <I2C_WaitOnRXNEFlagUntilTimeout+0xba>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8005bb2:	687a      	ldr	r2, [r7, #4]
 8005bb4:	68b9      	ldr	r1, [r7, #8]
 8005bb6:	68f8      	ldr	r0, [r7, #12]
 8005bb8:	f000 f860 	bl	8005c7c <I2C_IsAcknowledgeFailed>
 8005bbc:	4603      	mov	r3, r0
 8005bbe:	2b00      	cmp	r3, #0
 8005bc0:	d001      	beq.n	8005bc6 <I2C_WaitOnRXNEFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8005bc2:	2301      	movs	r3, #1
 8005bc4:	e053      	b.n	8005c6e <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
    }

    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8005bc6:	68fb      	ldr	r3, [r7, #12]
 8005bc8:	681b      	ldr	r3, [r3, #0]
 8005bca:	699b      	ldr	r3, [r3, #24]
 8005bcc:	f003 0320 	and.w	r3, r3, #32
 8005bd0:	2b20      	cmp	r3, #32
 8005bd2:	d129      	bne.n	8005c28 <I2C_WaitOnRXNEFlagUntilTimeout+0x84>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 8005bd4:	68fb      	ldr	r3, [r7, #12]
 8005bd6:	681b      	ldr	r3, [r3, #0]
 8005bd8:	699b      	ldr	r3, [r3, #24]
 8005bda:	f003 0304 	and.w	r3, r3, #4
 8005bde:	2b04      	cmp	r3, #4
 8005be0:	d105      	bne.n	8005bee <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
 8005be2:	68fb      	ldr	r3, [r7, #12]
 8005be4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005be6:	2b00      	cmp	r3, #0
 8005be8:	d001      	beq.n	8005bee <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        return HAL_OK;
 8005bea:	2300      	movs	r3, #0
 8005bec:	e03f      	b.n	8005c6e <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
      }
      else
      {
        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005bee:	68fb      	ldr	r3, [r7, #12]
 8005bf0:	681b      	ldr	r3, [r3, #0]
 8005bf2:	2220      	movs	r2, #32
 8005bf4:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 8005bf6:	68fb      	ldr	r3, [r7, #12]
 8005bf8:	681b      	ldr	r3, [r3, #0]
 8005bfa:	6859      	ldr	r1, [r3, #4]
 8005bfc:	68fb      	ldr	r3, [r7, #12]
 8005bfe:	681a      	ldr	r2, [r3, #0]
 8005c00:	4b1d      	ldr	r3, [pc, #116]	; (8005c78 <I2C_WaitOnRXNEFlagUntilTimeout+0xd4>)
 8005c02:	400b      	ands	r3, r1
 8005c04:	6053      	str	r3, [r2, #4]

        hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005c06:	68fb      	ldr	r3, [r7, #12]
 8005c08:	2200      	movs	r2, #0
 8005c0a:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8005c0c:	68fb      	ldr	r3, [r7, #12]
 8005c0e:	2220      	movs	r2, #32
 8005c10:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8005c14:	68fb      	ldr	r3, [r7, #12]
 8005c16:	2200      	movs	r2, #0
 8005c18:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005c1c:	68fb      	ldr	r3, [r7, #12]
 8005c1e:	2200      	movs	r2, #0
 8005c20:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 8005c24:	2301      	movs	r3, #1
 8005c26:	e022      	b.n	8005c6e <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
      }
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005c28:	f7fd fa76 	bl	8003118 <HAL_GetTick>
 8005c2c:	4602      	mov	r2, r0
 8005c2e:	687b      	ldr	r3, [r7, #4]
 8005c30:	1ad3      	subs	r3, r2, r3
 8005c32:	68ba      	ldr	r2, [r7, #8]
 8005c34:	429a      	cmp	r2, r3
 8005c36:	d302      	bcc.n	8005c3e <I2C_WaitOnRXNEFlagUntilTimeout+0x9a>
 8005c38:	68bb      	ldr	r3, [r7, #8]
 8005c3a:	2b00      	cmp	r3, #0
 8005c3c:	d10f      	bne.n	8005c5e <I2C_WaitOnRXNEFlagUntilTimeout+0xba>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8005c3e:	68fb      	ldr	r3, [r7, #12]
 8005c40:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005c42:	f043 0220 	orr.w	r2, r3, #32
 8005c46:	68fb      	ldr	r3, [r7, #12]
 8005c48:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8005c4a:	68fb      	ldr	r3, [r7, #12]
 8005c4c:	2220      	movs	r2, #32
 8005c4e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005c52:	68fb      	ldr	r3, [r7, #12]
 8005c54:	2200      	movs	r2, #0
 8005c56:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 8005c5a:	2301      	movs	r3, #1
 8005c5c:	e007      	b.n	8005c6e <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8005c5e:	68fb      	ldr	r3, [r7, #12]
 8005c60:	681b      	ldr	r3, [r3, #0]
 8005c62:	699b      	ldr	r3, [r3, #24]
 8005c64:	f003 0304 	and.w	r3, r3, #4
 8005c68:	2b04      	cmp	r3, #4
 8005c6a:	d1a2      	bne.n	8005bb2 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8005c6c:	2300      	movs	r3, #0
}
 8005c6e:	4618      	mov	r0, r3
 8005c70:	3710      	adds	r7, #16
 8005c72:	46bd      	mov	sp, r7
 8005c74:	bd80      	pop	{r7, pc}
 8005c76:	bf00      	nop
 8005c78:	fe00e800 	.word	0xfe00e800

08005c7c <I2C_IsAcknowledgeFailed>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005c7c:	b580      	push	{r7, lr}
 8005c7e:	b084      	sub	sp, #16
 8005c80:	af00      	add	r7, sp, #0
 8005c82:	60f8      	str	r0, [r7, #12]
 8005c84:	60b9      	str	r1, [r7, #8]
 8005c86:	607a      	str	r2, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8005c88:	68fb      	ldr	r3, [r7, #12]
 8005c8a:	681b      	ldr	r3, [r3, #0]
 8005c8c:	699b      	ldr	r3, [r3, #24]
 8005c8e:	f003 0310 	and.w	r3, r3, #16
 8005c92:	2b10      	cmp	r3, #16
 8005c94:	d151      	bne.n	8005d3a <I2C_IsAcknowledgeFailed+0xbe>
  {
    /* Wait until STOP Flag is reset */
    /* AutoEnd should be initiate after AF */
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8005c96:	e022      	b.n	8005cde <I2C_IsAcknowledgeFailed+0x62>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8005c98:	68bb      	ldr	r3, [r7, #8]
 8005c9a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005c9e:	d01e      	beq.n	8005cde <I2C_IsAcknowledgeFailed+0x62>
      {
        if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005ca0:	f7fd fa3a 	bl	8003118 <HAL_GetTick>
 8005ca4:	4602      	mov	r2, r0
 8005ca6:	687b      	ldr	r3, [r7, #4]
 8005ca8:	1ad3      	subs	r3, r2, r3
 8005caa:	68ba      	ldr	r2, [r7, #8]
 8005cac:	429a      	cmp	r2, r3
 8005cae:	d302      	bcc.n	8005cb6 <I2C_IsAcknowledgeFailed+0x3a>
 8005cb0:	68bb      	ldr	r3, [r7, #8]
 8005cb2:	2b00      	cmp	r3, #0
 8005cb4:	d113      	bne.n	8005cde <I2C_IsAcknowledgeFailed+0x62>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8005cb6:	68fb      	ldr	r3, [r7, #12]
 8005cb8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005cba:	f043 0220 	orr.w	r2, r3, #32
 8005cbe:	68fb      	ldr	r3, [r7, #12]
 8005cc0:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8005cc2:	68fb      	ldr	r3, [r7, #12]
 8005cc4:	2220      	movs	r2, #32
 8005cc6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8005cca:	68fb      	ldr	r3, [r7, #12]
 8005ccc:	2200      	movs	r2, #0
 8005cce:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8005cd2:	68fb      	ldr	r3, [r7, #12]
 8005cd4:	2200      	movs	r2, #0
 8005cd6:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 8005cda:	2301      	movs	r3, #1
 8005cdc:	e02e      	b.n	8005d3c <I2C_IsAcknowledgeFailed+0xc0>
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8005cde:	68fb      	ldr	r3, [r7, #12]
 8005ce0:	681b      	ldr	r3, [r3, #0]
 8005ce2:	699b      	ldr	r3, [r3, #24]
 8005ce4:	f003 0320 	and.w	r3, r3, #32
 8005ce8:	2b20      	cmp	r3, #32
 8005cea:	d1d5      	bne.n	8005c98 <I2C_IsAcknowledgeFailed+0x1c>
        }
      }
    }

    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005cec:	68fb      	ldr	r3, [r7, #12]
 8005cee:	681b      	ldr	r3, [r3, #0]
 8005cf0:	2210      	movs	r2, #16
 8005cf2:	61da      	str	r2, [r3, #28]

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005cf4:	68fb      	ldr	r3, [r7, #12]
 8005cf6:	681b      	ldr	r3, [r3, #0]
 8005cf8:	2220      	movs	r2, #32
 8005cfa:	61da      	str	r2, [r3, #28]

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8005cfc:	68f8      	ldr	r0, [r7, #12]
 8005cfe:	f7ff fe70 	bl	80059e2 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8005d02:	68fb      	ldr	r3, [r7, #12]
 8005d04:	681b      	ldr	r3, [r3, #0]
 8005d06:	6859      	ldr	r1, [r3, #4]
 8005d08:	68fb      	ldr	r3, [r7, #12]
 8005d0a:	681a      	ldr	r2, [r3, #0]
 8005d0c:	4b0d      	ldr	r3, [pc, #52]	; (8005d44 <I2C_IsAcknowledgeFailed+0xc8>)
 8005d0e:	400b      	ands	r3, r1
 8005d10:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8005d12:	68fb      	ldr	r3, [r7, #12]
 8005d14:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005d16:	f043 0204 	orr.w	r2, r3, #4
 8005d1a:	68fb      	ldr	r3, [r7, #12]
 8005d1c:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8005d1e:	68fb      	ldr	r3, [r7, #12]
 8005d20:	2220      	movs	r2, #32
 8005d22:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8005d26:	68fb      	ldr	r3, [r7, #12]
 8005d28:	2200      	movs	r2, #0
 8005d2a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005d2e:	68fb      	ldr	r3, [r7, #12]
 8005d30:	2200      	movs	r2, #0
 8005d32:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_ERROR;
 8005d36:	2301      	movs	r3, #1
 8005d38:	e000      	b.n	8005d3c <I2C_IsAcknowledgeFailed+0xc0>
  }
  return HAL_OK;
 8005d3a:	2300      	movs	r3, #0
}
 8005d3c:	4618      	mov	r0, r3
 8005d3e:	3710      	adds	r7, #16
 8005d40:	46bd      	mov	sp, r7
 8005d42:	bd80      	pop	{r7, pc}
 8005d44:	fe00e800 	.word	0xfe00e800

08005d48 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8005d48:	b480      	push	{r7}
 8005d4a:	b085      	sub	sp, #20
 8005d4c:	af00      	add	r7, sp, #0
 8005d4e:	60f8      	str	r0, [r7, #12]
 8005d50:	607b      	str	r3, [r7, #4]
 8005d52:	460b      	mov	r3, r1
 8005d54:	817b      	strh	r3, [r7, #10]
 8005d56:	4613      	mov	r3, r2
 8005d58:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2,
 8005d5a:	68fb      	ldr	r3, [r7, #12]
 8005d5c:	681b      	ldr	r3, [r3, #0]
 8005d5e:	685a      	ldr	r2, [r3, #4]
 8005d60:	69bb      	ldr	r3, [r7, #24]
 8005d62:	0d5b      	lsrs	r3, r3, #21
 8005d64:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 8005d68:	4b0d      	ldr	r3, [pc, #52]	; (8005da0 <I2C_TransferConfig+0x58>)
 8005d6a:	430b      	orrs	r3, r1
 8005d6c:	43db      	mvns	r3, r3
 8005d6e:	ea02 0103 	and.w	r1, r2, r3
 8005d72:	897b      	ldrh	r3, [r7, #10]
 8005d74:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8005d78:	7a7b      	ldrb	r3, [r7, #9]
 8005d7a:	041b      	lsls	r3, r3, #16
 8005d7c:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8005d80:	431a      	orrs	r2, r3
 8005d82:	687b      	ldr	r3, [r7, #4]
 8005d84:	431a      	orrs	r2, r3
 8005d86:	69bb      	ldr	r3, [r7, #24]
 8005d88:	431a      	orrs	r2, r3
 8005d8a:	68fb      	ldr	r3, [r7, #12]
 8005d8c:	681b      	ldr	r3, [r3, #0]
 8005d8e:	430a      	orrs	r2, r1
 8005d90:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | I2C_CR2_START | I2C_CR2_STOP)), \
             (uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) |
                        (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | (uint32_t)Mode | (uint32_t)Request));
}
 8005d92:	bf00      	nop
 8005d94:	3714      	adds	r7, #20
 8005d96:	46bd      	mov	sp, r7
 8005d98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d9c:	4770      	bx	lr
 8005d9e:	bf00      	nop
 8005da0:	03ff63ff 	.word	0x03ff63ff

08005da4 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8005da4:	b480      	push	{r7}
 8005da6:	b083      	sub	sp, #12
 8005da8:	af00      	add	r7, sp, #0
 8005daa:	6078      	str	r0, [r7, #4]
 8005dac:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005dae:	687b      	ldr	r3, [r7, #4]
 8005db0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005db4:	b2db      	uxtb	r3, r3
 8005db6:	2b20      	cmp	r3, #32
 8005db8:	d138      	bne.n	8005e2c <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005dba:	687b      	ldr	r3, [r7, #4]
 8005dbc:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8005dc0:	2b01      	cmp	r3, #1
 8005dc2:	d101      	bne.n	8005dc8 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8005dc4:	2302      	movs	r3, #2
 8005dc6:	e032      	b.n	8005e2e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8005dc8:	687b      	ldr	r3, [r7, #4]
 8005dca:	2201      	movs	r2, #1
 8005dcc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	2224      	movs	r2, #36	; 0x24
 8005dd4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8005dd8:	687b      	ldr	r3, [r7, #4]
 8005dda:	681b      	ldr	r3, [r3, #0]
 8005ddc:	681a      	ldr	r2, [r3, #0]
 8005dde:	687b      	ldr	r3, [r7, #4]
 8005de0:	681b      	ldr	r3, [r3, #0]
 8005de2:	f022 0201 	bic.w	r2, r2, #1
 8005de6:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8005de8:	687b      	ldr	r3, [r7, #4]
 8005dea:	681b      	ldr	r3, [r3, #0]
 8005dec:	681a      	ldr	r2, [r3, #0]
 8005dee:	687b      	ldr	r3, [r7, #4]
 8005df0:	681b      	ldr	r3, [r3, #0]
 8005df2:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8005df6:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	681b      	ldr	r3, [r3, #0]
 8005dfc:	6819      	ldr	r1, [r3, #0]
 8005dfe:	687b      	ldr	r3, [r7, #4]
 8005e00:	681b      	ldr	r3, [r3, #0]
 8005e02:	683a      	ldr	r2, [r7, #0]
 8005e04:	430a      	orrs	r2, r1
 8005e06:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8005e08:	687b      	ldr	r3, [r7, #4]
 8005e0a:	681b      	ldr	r3, [r3, #0]
 8005e0c:	681a      	ldr	r2, [r3, #0]
 8005e0e:	687b      	ldr	r3, [r7, #4]
 8005e10:	681b      	ldr	r3, [r3, #0]
 8005e12:	f042 0201 	orr.w	r2, r2, #1
 8005e16:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	2220      	movs	r2, #32
 8005e1c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005e20:	687b      	ldr	r3, [r7, #4]
 8005e22:	2200      	movs	r2, #0
 8005e24:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8005e28:	2300      	movs	r3, #0
 8005e2a:	e000      	b.n	8005e2e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8005e2c:	2302      	movs	r3, #2
  }
}
 8005e2e:	4618      	mov	r0, r3
 8005e30:	370c      	adds	r7, #12
 8005e32:	46bd      	mov	sp, r7
 8005e34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e38:	4770      	bx	lr

08005e3a <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8005e3a:	b480      	push	{r7}
 8005e3c:	b085      	sub	sp, #20
 8005e3e:	af00      	add	r7, sp, #0
 8005e40:	6078      	str	r0, [r7, #4]
 8005e42:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005e44:	687b      	ldr	r3, [r7, #4]
 8005e46:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005e4a:	b2db      	uxtb	r3, r3
 8005e4c:	2b20      	cmp	r3, #32
 8005e4e:	d139      	bne.n	8005ec4 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005e50:	687b      	ldr	r3, [r7, #4]
 8005e52:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8005e56:	2b01      	cmp	r3, #1
 8005e58:	d101      	bne.n	8005e5e <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8005e5a:	2302      	movs	r3, #2
 8005e5c:	e033      	b.n	8005ec6 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8005e5e:	687b      	ldr	r3, [r7, #4]
 8005e60:	2201      	movs	r2, #1
 8005e62:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8005e66:	687b      	ldr	r3, [r7, #4]
 8005e68:	2224      	movs	r2, #36	; 0x24
 8005e6a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8005e6e:	687b      	ldr	r3, [r7, #4]
 8005e70:	681b      	ldr	r3, [r3, #0]
 8005e72:	681a      	ldr	r2, [r3, #0]
 8005e74:	687b      	ldr	r3, [r7, #4]
 8005e76:	681b      	ldr	r3, [r3, #0]
 8005e78:	f022 0201 	bic.w	r2, r2, #1
 8005e7c:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8005e7e:	687b      	ldr	r3, [r7, #4]
 8005e80:	681b      	ldr	r3, [r3, #0]
 8005e82:	681b      	ldr	r3, [r3, #0]
 8005e84:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8005e86:	68fb      	ldr	r3, [r7, #12]
 8005e88:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8005e8c:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8005e8e:	683b      	ldr	r3, [r7, #0]
 8005e90:	021b      	lsls	r3, r3, #8
 8005e92:	68fa      	ldr	r2, [r7, #12]
 8005e94:	4313      	orrs	r3, r2
 8005e96:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8005e98:	687b      	ldr	r3, [r7, #4]
 8005e9a:	681b      	ldr	r3, [r3, #0]
 8005e9c:	68fa      	ldr	r2, [r7, #12]
 8005e9e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8005ea0:	687b      	ldr	r3, [r7, #4]
 8005ea2:	681b      	ldr	r3, [r3, #0]
 8005ea4:	681a      	ldr	r2, [r3, #0]
 8005ea6:	687b      	ldr	r3, [r7, #4]
 8005ea8:	681b      	ldr	r3, [r3, #0]
 8005eaa:	f042 0201 	orr.w	r2, r2, #1
 8005eae:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005eb0:	687b      	ldr	r3, [r7, #4]
 8005eb2:	2220      	movs	r2, #32
 8005eb4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005eb8:	687b      	ldr	r3, [r7, #4]
 8005eba:	2200      	movs	r2, #0
 8005ebc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8005ec0:	2300      	movs	r3, #0
 8005ec2:	e000      	b.n	8005ec6 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8005ec4:	2302      	movs	r3, #2
  }
}
 8005ec6:	4618      	mov	r0, r3
 8005ec8:	3714      	adds	r7, #20
 8005eca:	46bd      	mov	sp, r7
 8005ecc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ed0:	4770      	bx	lr
	...

08005ed4 <HAL_PWR_EnableBkUpAccess>:
  * @note  LSEON bit that switches on and off the LSE crystal belongs as well to the
  *        back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8005ed4:	b480      	push	{r7}
 8005ed6:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005ed8:	4b05      	ldr	r3, [pc, #20]	; (8005ef0 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8005eda:	681b      	ldr	r3, [r3, #0]
 8005edc:	4a04      	ldr	r2, [pc, #16]	; (8005ef0 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8005ede:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005ee2:	6013      	str	r3, [r2, #0]
}
 8005ee4:	bf00      	nop
 8005ee6:	46bd      	mov	sp, r7
 8005ee8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005eec:	4770      	bx	lr
 8005eee:	bf00      	nop
 8005ef0:	40007000 	.word	0x40007000

08005ef4 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8005ef4:	b480      	push	{r7}
 8005ef6:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8005ef8:	4b04      	ldr	r3, [pc, #16]	; (8005f0c <HAL_PWREx_GetVoltageRange+0x18>)
 8005efa:	681b      	ldr	r3, [r3, #0]
 8005efc:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 8005f00:	4618      	mov	r0, r3
 8005f02:	46bd      	mov	sp, r7
 8005f04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f08:	4770      	bx	lr
 8005f0a:	bf00      	nop
 8005f0c:	40007000 	.word	0x40007000

08005f10 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8005f10:	b480      	push	{r7}
 8005f12:	b085      	sub	sp, #20
 8005f14:	af00      	add	r7, sp, #0
 8005f16:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8005f18:	687b      	ldr	r3, [r7, #4]
 8005f1a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005f1e:	d130      	bne.n	8005f82 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8005f20:	4b23      	ldr	r3, [pc, #140]	; (8005fb0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8005f22:	681b      	ldr	r3, [r3, #0]
 8005f24:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8005f28:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005f2c:	d038      	beq.n	8005fa0 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8005f2e:	4b20      	ldr	r3, [pc, #128]	; (8005fb0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8005f30:	681b      	ldr	r3, [r3, #0]
 8005f32:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8005f36:	4a1e      	ldr	r2, [pc, #120]	; (8005fb0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8005f38:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8005f3c:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8005f3e:	4b1d      	ldr	r3, [pc, #116]	; (8005fb4 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8005f40:	681b      	ldr	r3, [r3, #0]
 8005f42:	2232      	movs	r2, #50	; 0x32
 8005f44:	fb02 f303 	mul.w	r3, r2, r3
 8005f48:	4a1b      	ldr	r2, [pc, #108]	; (8005fb8 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8005f4a:	fba2 2303 	umull	r2, r3, r2, r3
 8005f4e:	0c9b      	lsrs	r3, r3, #18
 8005f50:	3301      	adds	r3, #1
 8005f52:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8005f54:	e002      	b.n	8005f5c <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8005f56:	68fb      	ldr	r3, [r7, #12]
 8005f58:	3b01      	subs	r3, #1
 8005f5a:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8005f5c:	4b14      	ldr	r3, [pc, #80]	; (8005fb0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8005f5e:	695b      	ldr	r3, [r3, #20]
 8005f60:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005f64:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005f68:	d102      	bne.n	8005f70 <HAL_PWREx_ControlVoltageScaling+0x60>
 8005f6a:	68fb      	ldr	r3, [r7, #12]
 8005f6c:	2b00      	cmp	r3, #0
 8005f6e:	d1f2      	bne.n	8005f56 <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8005f70:	4b0f      	ldr	r3, [pc, #60]	; (8005fb0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8005f72:	695b      	ldr	r3, [r3, #20]
 8005f74:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005f78:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005f7c:	d110      	bne.n	8005fa0 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8005f7e:	2303      	movs	r3, #3
 8005f80:	e00f      	b.n	8005fa2 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8005f82:	4b0b      	ldr	r3, [pc, #44]	; (8005fb0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8005f84:	681b      	ldr	r3, [r3, #0]
 8005f86:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8005f8a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005f8e:	d007      	beq.n	8005fa0 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8005f90:	4b07      	ldr	r3, [pc, #28]	; (8005fb0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8005f92:	681b      	ldr	r3, [r3, #0]
 8005f94:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8005f98:	4a05      	ldr	r2, [pc, #20]	; (8005fb0 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8005f9a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8005f9e:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8005fa0:	2300      	movs	r3, #0
}
 8005fa2:	4618      	mov	r0, r3
 8005fa4:	3714      	adds	r7, #20
 8005fa6:	46bd      	mov	sp, r7
 8005fa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fac:	4770      	bx	lr
 8005fae:	bf00      	nop
 8005fb0:	40007000 	.word	0x40007000
 8005fb4:	20000000 	.word	0x20000000
 8005fb8:	431bde83 	.word	0x431bde83

08005fbc <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005fbc:	b580      	push	{r7, lr}
 8005fbe:	b088      	sub	sp, #32
 8005fc0:	af00      	add	r7, sp, #0
 8005fc2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8005fc4:	687b      	ldr	r3, [r7, #4]
 8005fc6:	2b00      	cmp	r3, #0
 8005fc8:	d102      	bne.n	8005fd0 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8005fca:	2301      	movs	r3, #1
 8005fcc:	f000 bc11 	b.w	80067f2 <HAL_RCC_OscConfig+0x836>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005fd0:	4ba0      	ldr	r3, [pc, #640]	; (8006254 <HAL_RCC_OscConfig+0x298>)
 8005fd2:	689b      	ldr	r3, [r3, #8]
 8005fd4:	f003 030c 	and.w	r3, r3, #12
 8005fd8:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8005fda:	4b9e      	ldr	r3, [pc, #632]	; (8006254 <HAL_RCC_OscConfig+0x298>)
 8005fdc:	68db      	ldr	r3, [r3, #12]
 8005fde:	f003 0303 	and.w	r3, r3, #3
 8005fe2:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8005fe4:	687b      	ldr	r3, [r7, #4]
 8005fe6:	681b      	ldr	r3, [r3, #0]
 8005fe8:	f003 0310 	and.w	r3, r3, #16
 8005fec:	2b00      	cmp	r3, #0
 8005fee:	f000 80e4 	beq.w	80061ba <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8005ff2:	69bb      	ldr	r3, [r7, #24]
 8005ff4:	2b00      	cmp	r3, #0
 8005ff6:	d007      	beq.n	8006008 <HAL_RCC_OscConfig+0x4c>
 8005ff8:	69bb      	ldr	r3, [r7, #24]
 8005ffa:	2b0c      	cmp	r3, #12
 8005ffc:	f040 808b 	bne.w	8006116 <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8006000:	697b      	ldr	r3, [r7, #20]
 8006002:	2b01      	cmp	r3, #1
 8006004:	f040 8087 	bne.w	8006116 <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8006008:	4b92      	ldr	r3, [pc, #584]	; (8006254 <HAL_RCC_OscConfig+0x298>)
 800600a:	681b      	ldr	r3, [r3, #0]
 800600c:	f003 0302 	and.w	r3, r3, #2
 8006010:	2b00      	cmp	r3, #0
 8006012:	d005      	beq.n	8006020 <HAL_RCC_OscConfig+0x64>
 8006014:	687b      	ldr	r3, [r7, #4]
 8006016:	699b      	ldr	r3, [r3, #24]
 8006018:	2b00      	cmp	r3, #0
 800601a:	d101      	bne.n	8006020 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 800601c:	2301      	movs	r3, #1
 800601e:	e3e8      	b.n	80067f2 <HAL_RCC_OscConfig+0x836>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8006020:	687b      	ldr	r3, [r7, #4]
 8006022:	6a1a      	ldr	r2, [r3, #32]
 8006024:	4b8b      	ldr	r3, [pc, #556]	; (8006254 <HAL_RCC_OscConfig+0x298>)
 8006026:	681b      	ldr	r3, [r3, #0]
 8006028:	f003 0308 	and.w	r3, r3, #8
 800602c:	2b00      	cmp	r3, #0
 800602e:	d004      	beq.n	800603a <HAL_RCC_OscConfig+0x7e>
 8006030:	4b88      	ldr	r3, [pc, #544]	; (8006254 <HAL_RCC_OscConfig+0x298>)
 8006032:	681b      	ldr	r3, [r3, #0]
 8006034:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8006038:	e005      	b.n	8006046 <HAL_RCC_OscConfig+0x8a>
 800603a:	4b86      	ldr	r3, [pc, #536]	; (8006254 <HAL_RCC_OscConfig+0x298>)
 800603c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8006040:	091b      	lsrs	r3, r3, #4
 8006042:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8006046:	4293      	cmp	r3, r2
 8006048:	d223      	bcs.n	8006092 <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800604a:	687b      	ldr	r3, [r7, #4]
 800604c:	6a1b      	ldr	r3, [r3, #32]
 800604e:	4618      	mov	r0, r3
 8006050:	f000 fdaa 	bl	8006ba8 <RCC_SetFlashLatencyFromMSIRange>
 8006054:	4603      	mov	r3, r0
 8006056:	2b00      	cmp	r3, #0
 8006058:	d001      	beq.n	800605e <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 800605a:	2301      	movs	r3, #1
 800605c:	e3c9      	b.n	80067f2 <HAL_RCC_OscConfig+0x836>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800605e:	4b7d      	ldr	r3, [pc, #500]	; (8006254 <HAL_RCC_OscConfig+0x298>)
 8006060:	681b      	ldr	r3, [r3, #0]
 8006062:	4a7c      	ldr	r2, [pc, #496]	; (8006254 <HAL_RCC_OscConfig+0x298>)
 8006064:	f043 0308 	orr.w	r3, r3, #8
 8006068:	6013      	str	r3, [r2, #0]
 800606a:	4b7a      	ldr	r3, [pc, #488]	; (8006254 <HAL_RCC_OscConfig+0x298>)
 800606c:	681b      	ldr	r3, [r3, #0]
 800606e:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8006072:	687b      	ldr	r3, [r7, #4]
 8006074:	6a1b      	ldr	r3, [r3, #32]
 8006076:	4977      	ldr	r1, [pc, #476]	; (8006254 <HAL_RCC_OscConfig+0x298>)
 8006078:	4313      	orrs	r3, r2
 800607a:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800607c:	4b75      	ldr	r3, [pc, #468]	; (8006254 <HAL_RCC_OscConfig+0x298>)
 800607e:	685b      	ldr	r3, [r3, #4]
 8006080:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8006084:	687b      	ldr	r3, [r7, #4]
 8006086:	69db      	ldr	r3, [r3, #28]
 8006088:	021b      	lsls	r3, r3, #8
 800608a:	4972      	ldr	r1, [pc, #456]	; (8006254 <HAL_RCC_OscConfig+0x298>)
 800608c:	4313      	orrs	r3, r2
 800608e:	604b      	str	r3, [r1, #4]
 8006090:	e025      	b.n	80060de <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8006092:	4b70      	ldr	r3, [pc, #448]	; (8006254 <HAL_RCC_OscConfig+0x298>)
 8006094:	681b      	ldr	r3, [r3, #0]
 8006096:	4a6f      	ldr	r2, [pc, #444]	; (8006254 <HAL_RCC_OscConfig+0x298>)
 8006098:	f043 0308 	orr.w	r3, r3, #8
 800609c:	6013      	str	r3, [r2, #0]
 800609e:	4b6d      	ldr	r3, [pc, #436]	; (8006254 <HAL_RCC_OscConfig+0x298>)
 80060a0:	681b      	ldr	r3, [r3, #0]
 80060a2:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80060a6:	687b      	ldr	r3, [r7, #4]
 80060a8:	6a1b      	ldr	r3, [r3, #32]
 80060aa:	496a      	ldr	r1, [pc, #424]	; (8006254 <HAL_RCC_OscConfig+0x298>)
 80060ac:	4313      	orrs	r3, r2
 80060ae:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80060b0:	4b68      	ldr	r3, [pc, #416]	; (8006254 <HAL_RCC_OscConfig+0x298>)
 80060b2:	685b      	ldr	r3, [r3, #4]
 80060b4:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 80060b8:	687b      	ldr	r3, [r7, #4]
 80060ba:	69db      	ldr	r3, [r3, #28]
 80060bc:	021b      	lsls	r3, r3, #8
 80060be:	4965      	ldr	r1, [pc, #404]	; (8006254 <HAL_RCC_OscConfig+0x298>)
 80060c0:	4313      	orrs	r3, r2
 80060c2:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 80060c4:	69bb      	ldr	r3, [r7, #24]
 80060c6:	2b00      	cmp	r3, #0
 80060c8:	d109      	bne.n	80060de <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80060ca:	687b      	ldr	r3, [r7, #4]
 80060cc:	6a1b      	ldr	r3, [r3, #32]
 80060ce:	4618      	mov	r0, r3
 80060d0:	f000 fd6a 	bl	8006ba8 <RCC_SetFlashLatencyFromMSIRange>
 80060d4:	4603      	mov	r3, r0
 80060d6:	2b00      	cmp	r3, #0
 80060d8:	d001      	beq.n	80060de <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 80060da:	2301      	movs	r3, #1
 80060dc:	e389      	b.n	80067f2 <HAL_RCC_OscConfig+0x836>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80060de:	f000 fc6f 	bl	80069c0 <HAL_RCC_GetSysClockFreq>
 80060e2:	4602      	mov	r2, r0
 80060e4:	4b5b      	ldr	r3, [pc, #364]	; (8006254 <HAL_RCC_OscConfig+0x298>)
 80060e6:	689b      	ldr	r3, [r3, #8]
 80060e8:	091b      	lsrs	r3, r3, #4
 80060ea:	f003 030f 	and.w	r3, r3, #15
 80060ee:	495a      	ldr	r1, [pc, #360]	; (8006258 <HAL_RCC_OscConfig+0x29c>)
 80060f0:	5ccb      	ldrb	r3, [r1, r3]
 80060f2:	f003 031f 	and.w	r3, r3, #31
 80060f6:	fa22 f303 	lsr.w	r3, r2, r3
 80060fa:	4a58      	ldr	r2, [pc, #352]	; (800625c <HAL_RCC_OscConfig+0x2a0>)
 80060fc:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 80060fe:	4b58      	ldr	r3, [pc, #352]	; (8006260 <HAL_RCC_OscConfig+0x2a4>)
 8006100:	681b      	ldr	r3, [r3, #0]
 8006102:	4618      	mov	r0, r3
 8006104:	f7fc fe1a 	bl	8002d3c <HAL_InitTick>
 8006108:	4603      	mov	r3, r0
 800610a:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 800610c:	7bfb      	ldrb	r3, [r7, #15]
 800610e:	2b00      	cmp	r3, #0
 8006110:	d052      	beq.n	80061b8 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 8006112:	7bfb      	ldrb	r3, [r7, #15]
 8006114:	e36d      	b.n	80067f2 <HAL_RCC_OscConfig+0x836>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8006116:	687b      	ldr	r3, [r7, #4]
 8006118:	699b      	ldr	r3, [r3, #24]
 800611a:	2b00      	cmp	r3, #0
 800611c:	d032      	beq.n	8006184 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 800611e:	4b4d      	ldr	r3, [pc, #308]	; (8006254 <HAL_RCC_OscConfig+0x298>)
 8006120:	681b      	ldr	r3, [r3, #0]
 8006122:	4a4c      	ldr	r2, [pc, #304]	; (8006254 <HAL_RCC_OscConfig+0x298>)
 8006124:	f043 0301 	orr.w	r3, r3, #1
 8006128:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 800612a:	f7fc fff5 	bl	8003118 <HAL_GetTick>
 800612e:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8006130:	e008      	b.n	8006144 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8006132:	f7fc fff1 	bl	8003118 <HAL_GetTick>
 8006136:	4602      	mov	r2, r0
 8006138:	693b      	ldr	r3, [r7, #16]
 800613a:	1ad3      	subs	r3, r2, r3
 800613c:	2b02      	cmp	r3, #2
 800613e:	d901      	bls.n	8006144 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 8006140:	2303      	movs	r3, #3
 8006142:	e356      	b.n	80067f2 <HAL_RCC_OscConfig+0x836>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8006144:	4b43      	ldr	r3, [pc, #268]	; (8006254 <HAL_RCC_OscConfig+0x298>)
 8006146:	681b      	ldr	r3, [r3, #0]
 8006148:	f003 0302 	and.w	r3, r3, #2
 800614c:	2b00      	cmp	r3, #0
 800614e:	d0f0      	beq.n	8006132 <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8006150:	4b40      	ldr	r3, [pc, #256]	; (8006254 <HAL_RCC_OscConfig+0x298>)
 8006152:	681b      	ldr	r3, [r3, #0]
 8006154:	4a3f      	ldr	r2, [pc, #252]	; (8006254 <HAL_RCC_OscConfig+0x298>)
 8006156:	f043 0308 	orr.w	r3, r3, #8
 800615a:	6013      	str	r3, [r2, #0]
 800615c:	4b3d      	ldr	r3, [pc, #244]	; (8006254 <HAL_RCC_OscConfig+0x298>)
 800615e:	681b      	ldr	r3, [r3, #0]
 8006160:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8006164:	687b      	ldr	r3, [r7, #4]
 8006166:	6a1b      	ldr	r3, [r3, #32]
 8006168:	493a      	ldr	r1, [pc, #232]	; (8006254 <HAL_RCC_OscConfig+0x298>)
 800616a:	4313      	orrs	r3, r2
 800616c:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800616e:	4b39      	ldr	r3, [pc, #228]	; (8006254 <HAL_RCC_OscConfig+0x298>)
 8006170:	685b      	ldr	r3, [r3, #4]
 8006172:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8006176:	687b      	ldr	r3, [r7, #4]
 8006178:	69db      	ldr	r3, [r3, #28]
 800617a:	021b      	lsls	r3, r3, #8
 800617c:	4935      	ldr	r1, [pc, #212]	; (8006254 <HAL_RCC_OscConfig+0x298>)
 800617e:	4313      	orrs	r3, r2
 8006180:	604b      	str	r3, [r1, #4]
 8006182:	e01a      	b.n	80061ba <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8006184:	4b33      	ldr	r3, [pc, #204]	; (8006254 <HAL_RCC_OscConfig+0x298>)
 8006186:	681b      	ldr	r3, [r3, #0]
 8006188:	4a32      	ldr	r2, [pc, #200]	; (8006254 <HAL_RCC_OscConfig+0x298>)
 800618a:	f023 0301 	bic.w	r3, r3, #1
 800618e:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8006190:	f7fc ffc2 	bl	8003118 <HAL_GetTick>
 8006194:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8006196:	e008      	b.n	80061aa <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8006198:	f7fc ffbe 	bl	8003118 <HAL_GetTick>
 800619c:	4602      	mov	r2, r0
 800619e:	693b      	ldr	r3, [r7, #16]
 80061a0:	1ad3      	subs	r3, r2, r3
 80061a2:	2b02      	cmp	r3, #2
 80061a4:	d901      	bls.n	80061aa <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 80061a6:	2303      	movs	r3, #3
 80061a8:	e323      	b.n	80067f2 <HAL_RCC_OscConfig+0x836>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80061aa:	4b2a      	ldr	r3, [pc, #168]	; (8006254 <HAL_RCC_OscConfig+0x298>)
 80061ac:	681b      	ldr	r3, [r3, #0]
 80061ae:	f003 0302 	and.w	r3, r3, #2
 80061b2:	2b00      	cmp	r3, #0
 80061b4:	d1f0      	bne.n	8006198 <HAL_RCC_OscConfig+0x1dc>
 80061b6:	e000      	b.n	80061ba <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80061b8:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80061ba:	687b      	ldr	r3, [r7, #4]
 80061bc:	681b      	ldr	r3, [r3, #0]
 80061be:	f003 0301 	and.w	r3, r3, #1
 80061c2:	2b00      	cmp	r3, #0
 80061c4:	d073      	beq.n	80062ae <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 80061c6:	69bb      	ldr	r3, [r7, #24]
 80061c8:	2b08      	cmp	r3, #8
 80061ca:	d005      	beq.n	80061d8 <HAL_RCC_OscConfig+0x21c>
 80061cc:	69bb      	ldr	r3, [r7, #24]
 80061ce:	2b0c      	cmp	r3, #12
 80061d0:	d10e      	bne.n	80061f0 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 80061d2:	697b      	ldr	r3, [r7, #20]
 80061d4:	2b03      	cmp	r3, #3
 80061d6:	d10b      	bne.n	80061f0 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80061d8:	4b1e      	ldr	r3, [pc, #120]	; (8006254 <HAL_RCC_OscConfig+0x298>)
 80061da:	681b      	ldr	r3, [r3, #0]
 80061dc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80061e0:	2b00      	cmp	r3, #0
 80061e2:	d063      	beq.n	80062ac <HAL_RCC_OscConfig+0x2f0>
 80061e4:	687b      	ldr	r3, [r7, #4]
 80061e6:	685b      	ldr	r3, [r3, #4]
 80061e8:	2b00      	cmp	r3, #0
 80061ea:	d15f      	bne.n	80062ac <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 80061ec:	2301      	movs	r3, #1
 80061ee:	e300      	b.n	80067f2 <HAL_RCC_OscConfig+0x836>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80061f0:	687b      	ldr	r3, [r7, #4]
 80061f2:	685b      	ldr	r3, [r3, #4]
 80061f4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80061f8:	d106      	bne.n	8006208 <HAL_RCC_OscConfig+0x24c>
 80061fa:	4b16      	ldr	r3, [pc, #88]	; (8006254 <HAL_RCC_OscConfig+0x298>)
 80061fc:	681b      	ldr	r3, [r3, #0]
 80061fe:	4a15      	ldr	r2, [pc, #84]	; (8006254 <HAL_RCC_OscConfig+0x298>)
 8006200:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006204:	6013      	str	r3, [r2, #0]
 8006206:	e01d      	b.n	8006244 <HAL_RCC_OscConfig+0x288>
 8006208:	687b      	ldr	r3, [r7, #4]
 800620a:	685b      	ldr	r3, [r3, #4]
 800620c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8006210:	d10c      	bne.n	800622c <HAL_RCC_OscConfig+0x270>
 8006212:	4b10      	ldr	r3, [pc, #64]	; (8006254 <HAL_RCC_OscConfig+0x298>)
 8006214:	681b      	ldr	r3, [r3, #0]
 8006216:	4a0f      	ldr	r2, [pc, #60]	; (8006254 <HAL_RCC_OscConfig+0x298>)
 8006218:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800621c:	6013      	str	r3, [r2, #0]
 800621e:	4b0d      	ldr	r3, [pc, #52]	; (8006254 <HAL_RCC_OscConfig+0x298>)
 8006220:	681b      	ldr	r3, [r3, #0]
 8006222:	4a0c      	ldr	r2, [pc, #48]	; (8006254 <HAL_RCC_OscConfig+0x298>)
 8006224:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006228:	6013      	str	r3, [r2, #0]
 800622a:	e00b      	b.n	8006244 <HAL_RCC_OscConfig+0x288>
 800622c:	4b09      	ldr	r3, [pc, #36]	; (8006254 <HAL_RCC_OscConfig+0x298>)
 800622e:	681b      	ldr	r3, [r3, #0]
 8006230:	4a08      	ldr	r2, [pc, #32]	; (8006254 <HAL_RCC_OscConfig+0x298>)
 8006232:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006236:	6013      	str	r3, [r2, #0]
 8006238:	4b06      	ldr	r3, [pc, #24]	; (8006254 <HAL_RCC_OscConfig+0x298>)
 800623a:	681b      	ldr	r3, [r3, #0]
 800623c:	4a05      	ldr	r2, [pc, #20]	; (8006254 <HAL_RCC_OscConfig+0x298>)
 800623e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8006242:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8006244:	687b      	ldr	r3, [r7, #4]
 8006246:	685b      	ldr	r3, [r3, #4]
 8006248:	2b00      	cmp	r3, #0
 800624a:	d01b      	beq.n	8006284 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800624c:	f7fc ff64 	bl	8003118 <HAL_GetTick>
 8006250:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8006252:	e010      	b.n	8006276 <HAL_RCC_OscConfig+0x2ba>
 8006254:	40021000 	.word	0x40021000
 8006258:	0800e114 	.word	0x0800e114
 800625c:	20000000 	.word	0x20000000
 8006260:	20000004 	.word	0x20000004
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006264:	f7fc ff58 	bl	8003118 <HAL_GetTick>
 8006268:	4602      	mov	r2, r0
 800626a:	693b      	ldr	r3, [r7, #16]
 800626c:	1ad3      	subs	r3, r2, r3
 800626e:	2b64      	cmp	r3, #100	; 0x64
 8006270:	d901      	bls.n	8006276 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8006272:	2303      	movs	r3, #3
 8006274:	e2bd      	b.n	80067f2 <HAL_RCC_OscConfig+0x836>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8006276:	4baf      	ldr	r3, [pc, #700]	; (8006534 <HAL_RCC_OscConfig+0x578>)
 8006278:	681b      	ldr	r3, [r3, #0]
 800627a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800627e:	2b00      	cmp	r3, #0
 8006280:	d0f0      	beq.n	8006264 <HAL_RCC_OscConfig+0x2a8>
 8006282:	e014      	b.n	80062ae <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006284:	f7fc ff48 	bl	8003118 <HAL_GetTick>
 8006288:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800628a:	e008      	b.n	800629e <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800628c:	f7fc ff44 	bl	8003118 <HAL_GetTick>
 8006290:	4602      	mov	r2, r0
 8006292:	693b      	ldr	r3, [r7, #16]
 8006294:	1ad3      	subs	r3, r2, r3
 8006296:	2b64      	cmp	r3, #100	; 0x64
 8006298:	d901      	bls.n	800629e <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 800629a:	2303      	movs	r3, #3
 800629c:	e2a9      	b.n	80067f2 <HAL_RCC_OscConfig+0x836>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800629e:	4ba5      	ldr	r3, [pc, #660]	; (8006534 <HAL_RCC_OscConfig+0x578>)
 80062a0:	681b      	ldr	r3, [r3, #0]
 80062a2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80062a6:	2b00      	cmp	r3, #0
 80062a8:	d1f0      	bne.n	800628c <HAL_RCC_OscConfig+0x2d0>
 80062aa:	e000      	b.n	80062ae <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80062ac:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80062ae:	687b      	ldr	r3, [r7, #4]
 80062b0:	681b      	ldr	r3, [r3, #0]
 80062b2:	f003 0302 	and.w	r3, r3, #2
 80062b6:	2b00      	cmp	r3, #0
 80062b8:	d060      	beq.n	800637c <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 80062ba:	69bb      	ldr	r3, [r7, #24]
 80062bc:	2b04      	cmp	r3, #4
 80062be:	d005      	beq.n	80062cc <HAL_RCC_OscConfig+0x310>
 80062c0:	69bb      	ldr	r3, [r7, #24]
 80062c2:	2b0c      	cmp	r3, #12
 80062c4:	d119      	bne.n	80062fa <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 80062c6:	697b      	ldr	r3, [r7, #20]
 80062c8:	2b02      	cmp	r3, #2
 80062ca:	d116      	bne.n	80062fa <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80062cc:	4b99      	ldr	r3, [pc, #612]	; (8006534 <HAL_RCC_OscConfig+0x578>)
 80062ce:	681b      	ldr	r3, [r3, #0]
 80062d0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80062d4:	2b00      	cmp	r3, #0
 80062d6:	d005      	beq.n	80062e4 <HAL_RCC_OscConfig+0x328>
 80062d8:	687b      	ldr	r3, [r7, #4]
 80062da:	68db      	ldr	r3, [r3, #12]
 80062dc:	2b00      	cmp	r3, #0
 80062de:	d101      	bne.n	80062e4 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 80062e0:	2301      	movs	r3, #1
 80062e2:	e286      	b.n	80067f2 <HAL_RCC_OscConfig+0x836>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80062e4:	4b93      	ldr	r3, [pc, #588]	; (8006534 <HAL_RCC_OscConfig+0x578>)
 80062e6:	685b      	ldr	r3, [r3, #4]
 80062e8:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 80062ec:	687b      	ldr	r3, [r7, #4]
 80062ee:	691b      	ldr	r3, [r3, #16]
 80062f0:	061b      	lsls	r3, r3, #24
 80062f2:	4990      	ldr	r1, [pc, #576]	; (8006534 <HAL_RCC_OscConfig+0x578>)
 80062f4:	4313      	orrs	r3, r2
 80062f6:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80062f8:	e040      	b.n	800637c <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80062fa:	687b      	ldr	r3, [r7, #4]
 80062fc:	68db      	ldr	r3, [r3, #12]
 80062fe:	2b00      	cmp	r3, #0
 8006300:	d023      	beq.n	800634a <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8006302:	4b8c      	ldr	r3, [pc, #560]	; (8006534 <HAL_RCC_OscConfig+0x578>)
 8006304:	681b      	ldr	r3, [r3, #0]
 8006306:	4a8b      	ldr	r2, [pc, #556]	; (8006534 <HAL_RCC_OscConfig+0x578>)
 8006308:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800630c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800630e:	f7fc ff03 	bl	8003118 <HAL_GetTick>
 8006312:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8006314:	e008      	b.n	8006328 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006316:	f7fc feff 	bl	8003118 <HAL_GetTick>
 800631a:	4602      	mov	r2, r0
 800631c:	693b      	ldr	r3, [r7, #16]
 800631e:	1ad3      	subs	r3, r2, r3
 8006320:	2b02      	cmp	r3, #2
 8006322:	d901      	bls.n	8006328 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8006324:	2303      	movs	r3, #3
 8006326:	e264      	b.n	80067f2 <HAL_RCC_OscConfig+0x836>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8006328:	4b82      	ldr	r3, [pc, #520]	; (8006534 <HAL_RCC_OscConfig+0x578>)
 800632a:	681b      	ldr	r3, [r3, #0]
 800632c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006330:	2b00      	cmp	r3, #0
 8006332:	d0f0      	beq.n	8006316 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006334:	4b7f      	ldr	r3, [pc, #508]	; (8006534 <HAL_RCC_OscConfig+0x578>)
 8006336:	685b      	ldr	r3, [r3, #4]
 8006338:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 800633c:	687b      	ldr	r3, [r7, #4]
 800633e:	691b      	ldr	r3, [r3, #16]
 8006340:	061b      	lsls	r3, r3, #24
 8006342:	497c      	ldr	r1, [pc, #496]	; (8006534 <HAL_RCC_OscConfig+0x578>)
 8006344:	4313      	orrs	r3, r2
 8006346:	604b      	str	r3, [r1, #4]
 8006348:	e018      	b.n	800637c <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800634a:	4b7a      	ldr	r3, [pc, #488]	; (8006534 <HAL_RCC_OscConfig+0x578>)
 800634c:	681b      	ldr	r3, [r3, #0]
 800634e:	4a79      	ldr	r2, [pc, #484]	; (8006534 <HAL_RCC_OscConfig+0x578>)
 8006350:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006354:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006356:	f7fc fedf 	bl	8003118 <HAL_GetTick>
 800635a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800635c:	e008      	b.n	8006370 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800635e:	f7fc fedb 	bl	8003118 <HAL_GetTick>
 8006362:	4602      	mov	r2, r0
 8006364:	693b      	ldr	r3, [r7, #16]
 8006366:	1ad3      	subs	r3, r2, r3
 8006368:	2b02      	cmp	r3, #2
 800636a:	d901      	bls.n	8006370 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 800636c:	2303      	movs	r3, #3
 800636e:	e240      	b.n	80067f2 <HAL_RCC_OscConfig+0x836>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8006370:	4b70      	ldr	r3, [pc, #448]	; (8006534 <HAL_RCC_OscConfig+0x578>)
 8006372:	681b      	ldr	r3, [r3, #0]
 8006374:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006378:	2b00      	cmp	r3, #0
 800637a:	d1f0      	bne.n	800635e <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800637c:	687b      	ldr	r3, [r7, #4]
 800637e:	681b      	ldr	r3, [r3, #0]
 8006380:	f003 0308 	and.w	r3, r3, #8
 8006384:	2b00      	cmp	r3, #0
 8006386:	d03c      	beq.n	8006402 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8006388:	687b      	ldr	r3, [r7, #4]
 800638a:	695b      	ldr	r3, [r3, #20]
 800638c:	2b00      	cmp	r3, #0
 800638e:	d01c      	beq.n	80063ca <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8006390:	4b68      	ldr	r3, [pc, #416]	; (8006534 <HAL_RCC_OscConfig+0x578>)
 8006392:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8006396:	4a67      	ldr	r2, [pc, #412]	; (8006534 <HAL_RCC_OscConfig+0x578>)
 8006398:	f043 0301 	orr.w	r3, r3, #1
 800639c:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80063a0:	f7fc feba 	bl	8003118 <HAL_GetTick>
 80063a4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80063a6:	e008      	b.n	80063ba <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80063a8:	f7fc feb6 	bl	8003118 <HAL_GetTick>
 80063ac:	4602      	mov	r2, r0
 80063ae:	693b      	ldr	r3, [r7, #16]
 80063b0:	1ad3      	subs	r3, r2, r3
 80063b2:	2b02      	cmp	r3, #2
 80063b4:	d901      	bls.n	80063ba <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 80063b6:	2303      	movs	r3, #3
 80063b8:	e21b      	b.n	80067f2 <HAL_RCC_OscConfig+0x836>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80063ba:	4b5e      	ldr	r3, [pc, #376]	; (8006534 <HAL_RCC_OscConfig+0x578>)
 80063bc:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80063c0:	f003 0302 	and.w	r3, r3, #2
 80063c4:	2b00      	cmp	r3, #0
 80063c6:	d0ef      	beq.n	80063a8 <HAL_RCC_OscConfig+0x3ec>
 80063c8:	e01b      	b.n	8006402 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80063ca:	4b5a      	ldr	r3, [pc, #360]	; (8006534 <HAL_RCC_OscConfig+0x578>)
 80063cc:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80063d0:	4a58      	ldr	r2, [pc, #352]	; (8006534 <HAL_RCC_OscConfig+0x578>)
 80063d2:	f023 0301 	bic.w	r3, r3, #1
 80063d6:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80063da:	f7fc fe9d 	bl	8003118 <HAL_GetTick>
 80063de:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80063e0:	e008      	b.n	80063f4 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80063e2:	f7fc fe99 	bl	8003118 <HAL_GetTick>
 80063e6:	4602      	mov	r2, r0
 80063e8:	693b      	ldr	r3, [r7, #16]
 80063ea:	1ad3      	subs	r3, r2, r3
 80063ec:	2b02      	cmp	r3, #2
 80063ee:	d901      	bls.n	80063f4 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 80063f0:	2303      	movs	r3, #3
 80063f2:	e1fe      	b.n	80067f2 <HAL_RCC_OscConfig+0x836>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80063f4:	4b4f      	ldr	r3, [pc, #316]	; (8006534 <HAL_RCC_OscConfig+0x578>)
 80063f6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80063fa:	f003 0302 	and.w	r3, r3, #2
 80063fe:	2b00      	cmp	r3, #0
 8006400:	d1ef      	bne.n	80063e2 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006402:	687b      	ldr	r3, [r7, #4]
 8006404:	681b      	ldr	r3, [r3, #0]
 8006406:	f003 0304 	and.w	r3, r3, #4
 800640a:	2b00      	cmp	r3, #0
 800640c:	f000 80a6 	beq.w	800655c <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006410:	2300      	movs	r3, #0
 8006412:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8006414:	4b47      	ldr	r3, [pc, #284]	; (8006534 <HAL_RCC_OscConfig+0x578>)
 8006416:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006418:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800641c:	2b00      	cmp	r3, #0
 800641e:	d10d      	bne.n	800643c <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006420:	4b44      	ldr	r3, [pc, #272]	; (8006534 <HAL_RCC_OscConfig+0x578>)
 8006422:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006424:	4a43      	ldr	r2, [pc, #268]	; (8006534 <HAL_RCC_OscConfig+0x578>)
 8006426:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800642a:	6593      	str	r3, [r2, #88]	; 0x58
 800642c:	4b41      	ldr	r3, [pc, #260]	; (8006534 <HAL_RCC_OscConfig+0x578>)
 800642e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006430:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006434:	60bb      	str	r3, [r7, #8]
 8006436:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8006438:	2301      	movs	r3, #1
 800643a:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800643c:	4b3e      	ldr	r3, [pc, #248]	; (8006538 <HAL_RCC_OscConfig+0x57c>)
 800643e:	681b      	ldr	r3, [r3, #0]
 8006440:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006444:	2b00      	cmp	r3, #0
 8006446:	d118      	bne.n	800647a <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8006448:	4b3b      	ldr	r3, [pc, #236]	; (8006538 <HAL_RCC_OscConfig+0x57c>)
 800644a:	681b      	ldr	r3, [r3, #0]
 800644c:	4a3a      	ldr	r2, [pc, #232]	; (8006538 <HAL_RCC_OscConfig+0x57c>)
 800644e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006452:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8006454:	f7fc fe60 	bl	8003118 <HAL_GetTick>
 8006458:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800645a:	e008      	b.n	800646e <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800645c:	f7fc fe5c 	bl	8003118 <HAL_GetTick>
 8006460:	4602      	mov	r2, r0
 8006462:	693b      	ldr	r3, [r7, #16]
 8006464:	1ad3      	subs	r3, r2, r3
 8006466:	2b02      	cmp	r3, #2
 8006468:	d901      	bls.n	800646e <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 800646a:	2303      	movs	r3, #3
 800646c:	e1c1      	b.n	80067f2 <HAL_RCC_OscConfig+0x836>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800646e:	4b32      	ldr	r3, [pc, #200]	; (8006538 <HAL_RCC_OscConfig+0x57c>)
 8006470:	681b      	ldr	r3, [r3, #0]
 8006472:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006476:	2b00      	cmp	r3, #0
 8006478:	d0f0      	beq.n	800645c <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800647a:	687b      	ldr	r3, [r7, #4]
 800647c:	689b      	ldr	r3, [r3, #8]
 800647e:	2b01      	cmp	r3, #1
 8006480:	d108      	bne.n	8006494 <HAL_RCC_OscConfig+0x4d8>
 8006482:	4b2c      	ldr	r3, [pc, #176]	; (8006534 <HAL_RCC_OscConfig+0x578>)
 8006484:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006488:	4a2a      	ldr	r2, [pc, #168]	; (8006534 <HAL_RCC_OscConfig+0x578>)
 800648a:	f043 0301 	orr.w	r3, r3, #1
 800648e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8006492:	e024      	b.n	80064de <HAL_RCC_OscConfig+0x522>
 8006494:	687b      	ldr	r3, [r7, #4]
 8006496:	689b      	ldr	r3, [r3, #8]
 8006498:	2b05      	cmp	r3, #5
 800649a:	d110      	bne.n	80064be <HAL_RCC_OscConfig+0x502>
 800649c:	4b25      	ldr	r3, [pc, #148]	; (8006534 <HAL_RCC_OscConfig+0x578>)
 800649e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80064a2:	4a24      	ldr	r2, [pc, #144]	; (8006534 <HAL_RCC_OscConfig+0x578>)
 80064a4:	f043 0304 	orr.w	r3, r3, #4
 80064a8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80064ac:	4b21      	ldr	r3, [pc, #132]	; (8006534 <HAL_RCC_OscConfig+0x578>)
 80064ae:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80064b2:	4a20      	ldr	r2, [pc, #128]	; (8006534 <HAL_RCC_OscConfig+0x578>)
 80064b4:	f043 0301 	orr.w	r3, r3, #1
 80064b8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80064bc:	e00f      	b.n	80064de <HAL_RCC_OscConfig+0x522>
 80064be:	4b1d      	ldr	r3, [pc, #116]	; (8006534 <HAL_RCC_OscConfig+0x578>)
 80064c0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80064c4:	4a1b      	ldr	r2, [pc, #108]	; (8006534 <HAL_RCC_OscConfig+0x578>)
 80064c6:	f023 0301 	bic.w	r3, r3, #1
 80064ca:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 80064ce:	4b19      	ldr	r3, [pc, #100]	; (8006534 <HAL_RCC_OscConfig+0x578>)
 80064d0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80064d4:	4a17      	ldr	r2, [pc, #92]	; (8006534 <HAL_RCC_OscConfig+0x578>)
 80064d6:	f023 0304 	bic.w	r3, r3, #4
 80064da:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80064de:	687b      	ldr	r3, [r7, #4]
 80064e0:	689b      	ldr	r3, [r3, #8]
 80064e2:	2b00      	cmp	r3, #0
 80064e4:	d016      	beq.n	8006514 <HAL_RCC_OscConfig+0x558>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80064e6:	f7fc fe17 	bl	8003118 <HAL_GetTick>
 80064ea:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80064ec:	e00a      	b.n	8006504 <HAL_RCC_OscConfig+0x548>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80064ee:	f7fc fe13 	bl	8003118 <HAL_GetTick>
 80064f2:	4602      	mov	r2, r0
 80064f4:	693b      	ldr	r3, [r7, #16]
 80064f6:	1ad3      	subs	r3, r2, r3
 80064f8:	f241 3288 	movw	r2, #5000	; 0x1388
 80064fc:	4293      	cmp	r3, r2
 80064fe:	d901      	bls.n	8006504 <HAL_RCC_OscConfig+0x548>
        {
          return HAL_TIMEOUT;
 8006500:	2303      	movs	r3, #3
 8006502:	e176      	b.n	80067f2 <HAL_RCC_OscConfig+0x836>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006504:	4b0b      	ldr	r3, [pc, #44]	; (8006534 <HAL_RCC_OscConfig+0x578>)
 8006506:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800650a:	f003 0302 	and.w	r3, r3, #2
 800650e:	2b00      	cmp	r3, #0
 8006510:	d0ed      	beq.n	80064ee <HAL_RCC_OscConfig+0x532>
 8006512:	e01a      	b.n	800654a <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006514:	f7fc fe00 	bl	8003118 <HAL_GetTick>
 8006518:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800651a:	e00f      	b.n	800653c <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800651c:	f7fc fdfc 	bl	8003118 <HAL_GetTick>
 8006520:	4602      	mov	r2, r0
 8006522:	693b      	ldr	r3, [r7, #16]
 8006524:	1ad3      	subs	r3, r2, r3
 8006526:	f241 3288 	movw	r2, #5000	; 0x1388
 800652a:	4293      	cmp	r3, r2
 800652c:	d906      	bls.n	800653c <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 800652e:	2303      	movs	r3, #3
 8006530:	e15f      	b.n	80067f2 <HAL_RCC_OscConfig+0x836>
 8006532:	bf00      	nop
 8006534:	40021000 	.word	0x40021000
 8006538:	40007000 	.word	0x40007000
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800653c:	4baa      	ldr	r3, [pc, #680]	; (80067e8 <HAL_RCC_OscConfig+0x82c>)
 800653e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006542:	f003 0302 	and.w	r3, r3, #2
 8006546:	2b00      	cmp	r3, #0
 8006548:	d1e8      	bne.n	800651c <HAL_RCC_OscConfig+0x560>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800654a:	7ffb      	ldrb	r3, [r7, #31]
 800654c:	2b01      	cmp	r3, #1
 800654e:	d105      	bne.n	800655c <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006550:	4ba5      	ldr	r3, [pc, #660]	; (80067e8 <HAL_RCC_OscConfig+0x82c>)
 8006552:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006554:	4aa4      	ldr	r2, [pc, #656]	; (80067e8 <HAL_RCC_OscConfig+0x82c>)
 8006556:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800655a:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800655c:	687b      	ldr	r3, [r7, #4]
 800655e:	681b      	ldr	r3, [r3, #0]
 8006560:	f003 0320 	and.w	r3, r3, #32
 8006564:	2b00      	cmp	r3, #0
 8006566:	d03c      	beq.n	80065e2 <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8006568:	687b      	ldr	r3, [r7, #4]
 800656a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800656c:	2b00      	cmp	r3, #0
 800656e:	d01c      	beq.n	80065aa <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8006570:	4b9d      	ldr	r3, [pc, #628]	; (80067e8 <HAL_RCC_OscConfig+0x82c>)
 8006572:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8006576:	4a9c      	ldr	r2, [pc, #624]	; (80067e8 <HAL_RCC_OscConfig+0x82c>)
 8006578:	f043 0301 	orr.w	r3, r3, #1
 800657c:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006580:	f7fc fdca 	bl	8003118 <HAL_GetTick>
 8006584:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8006586:	e008      	b.n	800659a <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8006588:	f7fc fdc6 	bl	8003118 <HAL_GetTick>
 800658c:	4602      	mov	r2, r0
 800658e:	693b      	ldr	r3, [r7, #16]
 8006590:	1ad3      	subs	r3, r2, r3
 8006592:	2b02      	cmp	r3, #2
 8006594:	d901      	bls.n	800659a <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 8006596:	2303      	movs	r3, #3
 8006598:	e12b      	b.n	80067f2 <HAL_RCC_OscConfig+0x836>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800659a:	4b93      	ldr	r3, [pc, #588]	; (80067e8 <HAL_RCC_OscConfig+0x82c>)
 800659c:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80065a0:	f003 0302 	and.w	r3, r3, #2
 80065a4:	2b00      	cmp	r3, #0
 80065a6:	d0ef      	beq.n	8006588 <HAL_RCC_OscConfig+0x5cc>
 80065a8:	e01b      	b.n	80065e2 <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80065aa:	4b8f      	ldr	r3, [pc, #572]	; (80067e8 <HAL_RCC_OscConfig+0x82c>)
 80065ac:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80065b0:	4a8d      	ldr	r2, [pc, #564]	; (80067e8 <HAL_RCC_OscConfig+0x82c>)
 80065b2:	f023 0301 	bic.w	r3, r3, #1
 80065b6:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80065ba:	f7fc fdad 	bl	8003118 <HAL_GetTick>
 80065be:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80065c0:	e008      	b.n	80065d4 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80065c2:	f7fc fda9 	bl	8003118 <HAL_GetTick>
 80065c6:	4602      	mov	r2, r0
 80065c8:	693b      	ldr	r3, [r7, #16]
 80065ca:	1ad3      	subs	r3, r2, r3
 80065cc:	2b02      	cmp	r3, #2
 80065ce:	d901      	bls.n	80065d4 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 80065d0:	2303      	movs	r3, #3
 80065d2:	e10e      	b.n	80067f2 <HAL_RCC_OscConfig+0x836>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80065d4:	4b84      	ldr	r3, [pc, #528]	; (80067e8 <HAL_RCC_OscConfig+0x82c>)
 80065d6:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80065da:	f003 0302 	and.w	r3, r3, #2
 80065de:	2b00      	cmp	r3, #0
 80065e0:	d1ef      	bne.n	80065c2 <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80065e2:	687b      	ldr	r3, [r7, #4]
 80065e4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80065e6:	2b00      	cmp	r3, #0
 80065e8:	f000 8102 	beq.w	80067f0 <HAL_RCC_OscConfig+0x834>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80065ec:	687b      	ldr	r3, [r7, #4]
 80065ee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80065f0:	2b02      	cmp	r3, #2
 80065f2:	f040 80c5 	bne.w	8006780 <HAL_RCC_OscConfig+0x7c4>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 80065f6:	4b7c      	ldr	r3, [pc, #496]	; (80067e8 <HAL_RCC_OscConfig+0x82c>)
 80065f8:	68db      	ldr	r3, [r3, #12]
 80065fa:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80065fc:	697b      	ldr	r3, [r7, #20]
 80065fe:	f003 0203 	and.w	r2, r3, #3
 8006602:	687b      	ldr	r3, [r7, #4]
 8006604:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006606:	429a      	cmp	r2, r3
 8006608:	d12c      	bne.n	8006664 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800660a:	697b      	ldr	r3, [r7, #20]
 800660c:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8006610:	687b      	ldr	r3, [r7, #4]
 8006612:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006614:	3b01      	subs	r3, #1
 8006616:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8006618:	429a      	cmp	r2, r3
 800661a:	d123      	bne.n	8006664 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800661c:	697b      	ldr	r3, [r7, #20]
 800661e:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8006622:	687b      	ldr	r3, [r7, #4]
 8006624:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006626:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8006628:	429a      	cmp	r2, r3
 800662a:	d11b      	bne.n	8006664 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800662c:	697b      	ldr	r3, [r7, #20]
 800662e:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 8006632:	687b      	ldr	r3, [r7, #4]
 8006634:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006636:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8006638:	429a      	cmp	r2, r3
 800663a:	d113      	bne.n	8006664 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800663c:	697b      	ldr	r3, [r7, #20]
 800663e:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8006642:	687b      	ldr	r3, [r7, #4]
 8006644:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006646:	085b      	lsrs	r3, r3, #1
 8006648:	3b01      	subs	r3, #1
 800664a:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800664c:	429a      	cmp	r2, r3
 800664e:	d109      	bne.n	8006664 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8006650:	697b      	ldr	r3, [r7, #20]
 8006652:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 8006656:	687b      	ldr	r3, [r7, #4]
 8006658:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800665a:	085b      	lsrs	r3, r3, #1
 800665c:	3b01      	subs	r3, #1
 800665e:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8006660:	429a      	cmp	r2, r3
 8006662:	d067      	beq.n	8006734 <HAL_RCC_OscConfig+0x778>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8006664:	69bb      	ldr	r3, [r7, #24]
 8006666:	2b0c      	cmp	r3, #12
 8006668:	d062      	beq.n	8006730 <HAL_RCC_OscConfig+0x774>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 800666a:	4b5f      	ldr	r3, [pc, #380]	; (80067e8 <HAL_RCC_OscConfig+0x82c>)
 800666c:	681b      	ldr	r3, [r3, #0]
 800666e:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8006672:	2b00      	cmp	r3, #0
 8006674:	d001      	beq.n	800667a <HAL_RCC_OscConfig+0x6be>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
#endif
            )
          {
            return HAL_ERROR;
 8006676:	2301      	movs	r3, #1
 8006678:	e0bb      	b.n	80067f2 <HAL_RCC_OscConfig+0x836>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 800667a:	4b5b      	ldr	r3, [pc, #364]	; (80067e8 <HAL_RCC_OscConfig+0x82c>)
 800667c:	681b      	ldr	r3, [r3, #0]
 800667e:	4a5a      	ldr	r2, [pc, #360]	; (80067e8 <HAL_RCC_OscConfig+0x82c>)
 8006680:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8006684:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8006686:	f7fc fd47 	bl	8003118 <HAL_GetTick>
 800668a:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800668c:	e008      	b.n	80066a0 <HAL_RCC_OscConfig+0x6e4>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800668e:	f7fc fd43 	bl	8003118 <HAL_GetTick>
 8006692:	4602      	mov	r2, r0
 8006694:	693b      	ldr	r3, [r7, #16]
 8006696:	1ad3      	subs	r3, r2, r3
 8006698:	2b02      	cmp	r3, #2
 800669a:	d901      	bls.n	80066a0 <HAL_RCC_OscConfig+0x6e4>
              {
                return HAL_TIMEOUT;
 800669c:	2303      	movs	r3, #3
 800669e:	e0a8      	b.n	80067f2 <HAL_RCC_OscConfig+0x836>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80066a0:	4b51      	ldr	r3, [pc, #324]	; (80067e8 <HAL_RCC_OscConfig+0x82c>)
 80066a2:	681b      	ldr	r3, [r3, #0]
 80066a4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80066a8:	2b00      	cmp	r3, #0
 80066aa:	d1f0      	bne.n	800668e <HAL_RCC_OscConfig+0x6d2>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80066ac:	4b4e      	ldr	r3, [pc, #312]	; (80067e8 <HAL_RCC_OscConfig+0x82c>)
 80066ae:	68da      	ldr	r2, [r3, #12]
 80066b0:	4b4e      	ldr	r3, [pc, #312]	; (80067ec <HAL_RCC_OscConfig+0x830>)
 80066b2:	4013      	ands	r3, r2
 80066b4:	687a      	ldr	r2, [r7, #4]
 80066b6:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 80066b8:	687a      	ldr	r2, [r7, #4]
 80066ba:	6b12      	ldr	r2, [r2, #48]	; 0x30
 80066bc:	3a01      	subs	r2, #1
 80066be:	0112      	lsls	r2, r2, #4
 80066c0:	4311      	orrs	r1, r2
 80066c2:	687a      	ldr	r2, [r7, #4]
 80066c4:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80066c6:	0212      	lsls	r2, r2, #8
 80066c8:	4311      	orrs	r1, r2
 80066ca:	687a      	ldr	r2, [r7, #4]
 80066cc:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 80066ce:	0852      	lsrs	r2, r2, #1
 80066d0:	3a01      	subs	r2, #1
 80066d2:	0552      	lsls	r2, r2, #21
 80066d4:	4311      	orrs	r1, r2
 80066d6:	687a      	ldr	r2, [r7, #4]
 80066d8:	6c12      	ldr	r2, [r2, #64]	; 0x40
 80066da:	0852      	lsrs	r2, r2, #1
 80066dc:	3a01      	subs	r2, #1
 80066de:	0652      	lsls	r2, r2, #25
 80066e0:	4311      	orrs	r1, r2
 80066e2:	687a      	ldr	r2, [r7, #4]
 80066e4:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80066e6:	06d2      	lsls	r2, r2, #27
 80066e8:	430a      	orrs	r2, r1
 80066ea:	493f      	ldr	r1, [pc, #252]	; (80067e8 <HAL_RCC_OscConfig+0x82c>)
 80066ec:	4313      	orrs	r3, r2
 80066ee:	60cb      	str	r3, [r1, #12]
#endif
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 80066f0:	4b3d      	ldr	r3, [pc, #244]	; (80067e8 <HAL_RCC_OscConfig+0x82c>)
 80066f2:	681b      	ldr	r3, [r3, #0]
 80066f4:	4a3c      	ldr	r2, [pc, #240]	; (80067e8 <HAL_RCC_OscConfig+0x82c>)
 80066f6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80066fa:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80066fc:	4b3a      	ldr	r3, [pc, #232]	; (80067e8 <HAL_RCC_OscConfig+0x82c>)
 80066fe:	68db      	ldr	r3, [r3, #12]
 8006700:	4a39      	ldr	r2, [pc, #228]	; (80067e8 <HAL_RCC_OscConfig+0x82c>)
 8006702:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8006706:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8006708:	f7fc fd06 	bl	8003118 <HAL_GetTick>
 800670c:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800670e:	e008      	b.n	8006722 <HAL_RCC_OscConfig+0x766>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006710:	f7fc fd02 	bl	8003118 <HAL_GetTick>
 8006714:	4602      	mov	r2, r0
 8006716:	693b      	ldr	r3, [r7, #16]
 8006718:	1ad3      	subs	r3, r2, r3
 800671a:	2b02      	cmp	r3, #2
 800671c:	d901      	bls.n	8006722 <HAL_RCC_OscConfig+0x766>
              {
                return HAL_TIMEOUT;
 800671e:	2303      	movs	r3, #3
 8006720:	e067      	b.n	80067f2 <HAL_RCC_OscConfig+0x836>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006722:	4b31      	ldr	r3, [pc, #196]	; (80067e8 <HAL_RCC_OscConfig+0x82c>)
 8006724:	681b      	ldr	r3, [r3, #0]
 8006726:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800672a:	2b00      	cmp	r3, #0
 800672c:	d0f0      	beq.n	8006710 <HAL_RCC_OscConfig+0x754>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800672e:	e05f      	b.n	80067f0 <HAL_RCC_OscConfig+0x834>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8006730:	2301      	movs	r3, #1
 8006732:	e05e      	b.n	80067f2 <HAL_RCC_OscConfig+0x836>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006734:	4b2c      	ldr	r3, [pc, #176]	; (80067e8 <HAL_RCC_OscConfig+0x82c>)
 8006736:	681b      	ldr	r3, [r3, #0]
 8006738:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800673c:	2b00      	cmp	r3, #0
 800673e:	d157      	bne.n	80067f0 <HAL_RCC_OscConfig+0x834>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8006740:	4b29      	ldr	r3, [pc, #164]	; (80067e8 <HAL_RCC_OscConfig+0x82c>)
 8006742:	681b      	ldr	r3, [r3, #0]
 8006744:	4a28      	ldr	r2, [pc, #160]	; (80067e8 <HAL_RCC_OscConfig+0x82c>)
 8006746:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800674a:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800674c:	4b26      	ldr	r3, [pc, #152]	; (80067e8 <HAL_RCC_OscConfig+0x82c>)
 800674e:	68db      	ldr	r3, [r3, #12]
 8006750:	4a25      	ldr	r2, [pc, #148]	; (80067e8 <HAL_RCC_OscConfig+0x82c>)
 8006752:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8006756:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8006758:	f7fc fcde 	bl	8003118 <HAL_GetTick>
 800675c:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800675e:	e008      	b.n	8006772 <HAL_RCC_OscConfig+0x7b6>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006760:	f7fc fcda 	bl	8003118 <HAL_GetTick>
 8006764:	4602      	mov	r2, r0
 8006766:	693b      	ldr	r3, [r7, #16]
 8006768:	1ad3      	subs	r3, r2, r3
 800676a:	2b02      	cmp	r3, #2
 800676c:	d901      	bls.n	8006772 <HAL_RCC_OscConfig+0x7b6>
            {
              return HAL_TIMEOUT;
 800676e:	2303      	movs	r3, #3
 8006770:	e03f      	b.n	80067f2 <HAL_RCC_OscConfig+0x836>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006772:	4b1d      	ldr	r3, [pc, #116]	; (80067e8 <HAL_RCC_OscConfig+0x82c>)
 8006774:	681b      	ldr	r3, [r3, #0]
 8006776:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800677a:	2b00      	cmp	r3, #0
 800677c:	d0f0      	beq.n	8006760 <HAL_RCC_OscConfig+0x7a4>
 800677e:	e037      	b.n	80067f0 <HAL_RCC_OscConfig+0x834>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8006780:	69bb      	ldr	r3, [r7, #24]
 8006782:	2b0c      	cmp	r3, #12
 8006784:	d02d      	beq.n	80067e2 <HAL_RCC_OscConfig+0x826>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006786:	4b18      	ldr	r3, [pc, #96]	; (80067e8 <HAL_RCC_OscConfig+0x82c>)
 8006788:	681b      	ldr	r3, [r3, #0]
 800678a:	4a17      	ldr	r2, [pc, #92]	; (80067e8 <HAL_RCC_OscConfig+0x82c>)
 800678c:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8006790:	6013      	str	r3, [r2, #0]
        if(READ_BIT(RCC->CR, (RCC_CR_PLLSAI1RDY | RCC_CR_PLLSAI2RDY)) == 0U)
        {
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
        }
#elif defined(RCC_PLLSAI1_SUPPORT)
        if(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8006792:	4b15      	ldr	r3, [pc, #84]	; (80067e8 <HAL_RCC_OscConfig+0x82c>)
 8006794:	681b      	ldr	r3, [r3, #0]
 8006796:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800679a:	2b00      	cmp	r3, #0
 800679c:	d105      	bne.n	80067aa <HAL_RCC_OscConfig+0x7ee>
        {
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 800679e:	4b12      	ldr	r3, [pc, #72]	; (80067e8 <HAL_RCC_OscConfig+0x82c>)
 80067a0:	68db      	ldr	r3, [r3, #12]
 80067a2:	4a11      	ldr	r2, [pc, #68]	; (80067e8 <HAL_RCC_OscConfig+0x82c>)
 80067a4:	f023 0303 	bic.w	r3, r3, #3
 80067a8:	60d3      	str	r3, [r2, #12]
#endif /* RCC_PLLSAI1_SUPPORT && RCC_CR_PLLSAI2RDY */

#if defined(RCC_PLLSAI2_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
#elif defined(RCC_PLLSAI1_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI2CLK);
 80067aa:	4b0f      	ldr	r3, [pc, #60]	; (80067e8 <HAL_RCC_OscConfig+0x82c>)
 80067ac:	68db      	ldr	r3, [r3, #12]
 80067ae:	4a0e      	ldr	r2, [pc, #56]	; (80067e8 <HAL_RCC_OscConfig+0x82c>)
 80067b0:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 80067b4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80067b8:	60d3      	str	r3, [r2, #12]
#else
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK);
#endif /* RCC_PLLSAI2_SUPPORT */

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80067ba:	f7fc fcad 	bl	8003118 <HAL_GetTick>
 80067be:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80067c0:	e008      	b.n	80067d4 <HAL_RCC_OscConfig+0x818>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80067c2:	f7fc fca9 	bl	8003118 <HAL_GetTick>
 80067c6:	4602      	mov	r2, r0
 80067c8:	693b      	ldr	r3, [r7, #16]
 80067ca:	1ad3      	subs	r3, r2, r3
 80067cc:	2b02      	cmp	r3, #2
 80067ce:	d901      	bls.n	80067d4 <HAL_RCC_OscConfig+0x818>
          {
            return HAL_TIMEOUT;
 80067d0:	2303      	movs	r3, #3
 80067d2:	e00e      	b.n	80067f2 <HAL_RCC_OscConfig+0x836>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80067d4:	4b04      	ldr	r3, [pc, #16]	; (80067e8 <HAL_RCC_OscConfig+0x82c>)
 80067d6:	681b      	ldr	r3, [r3, #0]
 80067d8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80067dc:	2b00      	cmp	r3, #0
 80067de:	d1f0      	bne.n	80067c2 <HAL_RCC_OscConfig+0x806>
 80067e0:	e006      	b.n	80067f0 <HAL_RCC_OscConfig+0x834>
        }
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 80067e2:	2301      	movs	r3, #1
 80067e4:	e005      	b.n	80067f2 <HAL_RCC_OscConfig+0x836>
 80067e6:	bf00      	nop
 80067e8:	40021000 	.word	0x40021000
 80067ec:	019d808c 	.word	0x019d808c
      }
    }
  }
  return HAL_OK;
 80067f0:	2300      	movs	r3, #0
}
 80067f2:	4618      	mov	r0, r3
 80067f4:	3720      	adds	r7, #32
 80067f6:	46bd      	mov	sp, r7
 80067f8:	bd80      	pop	{r7, pc}
 80067fa:	bf00      	nop

080067fc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80067fc:	b580      	push	{r7, lr}
 80067fe:	b084      	sub	sp, #16
 8006800:	af00      	add	r7, sp, #0
 8006802:	6078      	str	r0, [r7, #4]
 8006804:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8006806:	687b      	ldr	r3, [r7, #4]
 8006808:	2b00      	cmp	r3, #0
 800680a:	d101      	bne.n	8006810 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800680c:	2301      	movs	r3, #1
 800680e:	e0c8      	b.n	80069a2 <HAL_RCC_ClockConfig+0x1a6>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8006810:	4b66      	ldr	r3, [pc, #408]	; (80069ac <HAL_RCC_ClockConfig+0x1b0>)
 8006812:	681b      	ldr	r3, [r3, #0]
 8006814:	f003 0307 	and.w	r3, r3, #7
 8006818:	683a      	ldr	r2, [r7, #0]
 800681a:	429a      	cmp	r2, r3
 800681c:	d910      	bls.n	8006840 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800681e:	4b63      	ldr	r3, [pc, #396]	; (80069ac <HAL_RCC_ClockConfig+0x1b0>)
 8006820:	681b      	ldr	r3, [r3, #0]
 8006822:	f023 0207 	bic.w	r2, r3, #7
 8006826:	4961      	ldr	r1, [pc, #388]	; (80069ac <HAL_RCC_ClockConfig+0x1b0>)
 8006828:	683b      	ldr	r3, [r7, #0]
 800682a:	4313      	orrs	r3, r2
 800682c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800682e:	4b5f      	ldr	r3, [pc, #380]	; (80069ac <HAL_RCC_ClockConfig+0x1b0>)
 8006830:	681b      	ldr	r3, [r3, #0]
 8006832:	f003 0307 	and.w	r3, r3, #7
 8006836:	683a      	ldr	r2, [r7, #0]
 8006838:	429a      	cmp	r2, r3
 800683a:	d001      	beq.n	8006840 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 800683c:	2301      	movs	r3, #1
 800683e:	e0b0      	b.n	80069a2 <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8006840:	687b      	ldr	r3, [r7, #4]
 8006842:	681b      	ldr	r3, [r3, #0]
 8006844:	f003 0301 	and.w	r3, r3, #1
 8006848:	2b00      	cmp	r3, #0
 800684a:	d04c      	beq.n	80068e6 <HAL_RCC_ClockConfig+0xea>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800684c:	687b      	ldr	r3, [r7, #4]
 800684e:	685b      	ldr	r3, [r3, #4]
 8006850:	2b03      	cmp	r3, #3
 8006852:	d107      	bne.n	8006864 <HAL_RCC_ClockConfig+0x68>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006854:	4b56      	ldr	r3, [pc, #344]	; (80069b0 <HAL_RCC_ClockConfig+0x1b4>)
 8006856:	681b      	ldr	r3, [r3, #0]
 8006858:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800685c:	2b00      	cmp	r3, #0
 800685e:	d121      	bne.n	80068a4 <HAL_RCC_ClockConfig+0xa8>
      {
        return HAL_ERROR;
 8006860:	2301      	movs	r3, #1
 8006862:	e09e      	b.n	80069a2 <HAL_RCC_ClockConfig+0x1a6>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006864:	687b      	ldr	r3, [r7, #4]
 8006866:	685b      	ldr	r3, [r3, #4]
 8006868:	2b02      	cmp	r3, #2
 800686a:	d107      	bne.n	800687c <HAL_RCC_ClockConfig+0x80>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800686c:	4b50      	ldr	r3, [pc, #320]	; (80069b0 <HAL_RCC_ClockConfig+0x1b4>)
 800686e:	681b      	ldr	r3, [r3, #0]
 8006870:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006874:	2b00      	cmp	r3, #0
 8006876:	d115      	bne.n	80068a4 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8006878:	2301      	movs	r3, #1
 800687a:	e092      	b.n	80069a2 <HAL_RCC_ClockConfig+0x1a6>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 800687c:	687b      	ldr	r3, [r7, #4]
 800687e:	685b      	ldr	r3, [r3, #4]
 8006880:	2b00      	cmp	r3, #0
 8006882:	d107      	bne.n	8006894 <HAL_RCC_ClockConfig+0x98>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8006884:	4b4a      	ldr	r3, [pc, #296]	; (80069b0 <HAL_RCC_ClockConfig+0x1b4>)
 8006886:	681b      	ldr	r3, [r3, #0]
 8006888:	f003 0302 	and.w	r3, r3, #2
 800688c:	2b00      	cmp	r3, #0
 800688e:	d109      	bne.n	80068a4 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8006890:	2301      	movs	r3, #1
 8006892:	e086      	b.n	80069a2 <HAL_RCC_ClockConfig+0x1a6>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8006894:	4b46      	ldr	r3, [pc, #280]	; (80069b0 <HAL_RCC_ClockConfig+0x1b4>)
 8006896:	681b      	ldr	r3, [r3, #0]
 8006898:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800689c:	2b00      	cmp	r3, #0
 800689e:	d101      	bne.n	80068a4 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 80068a0:	2301      	movs	r3, #1
 80068a2:	e07e      	b.n	80069a2 <HAL_RCC_ClockConfig+0x1a6>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80068a4:	4b42      	ldr	r3, [pc, #264]	; (80069b0 <HAL_RCC_ClockConfig+0x1b4>)
 80068a6:	689b      	ldr	r3, [r3, #8]
 80068a8:	f023 0203 	bic.w	r2, r3, #3
 80068ac:	687b      	ldr	r3, [r7, #4]
 80068ae:	685b      	ldr	r3, [r3, #4]
 80068b0:	493f      	ldr	r1, [pc, #252]	; (80069b0 <HAL_RCC_ClockConfig+0x1b4>)
 80068b2:	4313      	orrs	r3, r2
 80068b4:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80068b6:	f7fc fc2f 	bl	8003118 <HAL_GetTick>
 80068ba:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80068bc:	e00a      	b.n	80068d4 <HAL_RCC_ClockConfig+0xd8>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80068be:	f7fc fc2b 	bl	8003118 <HAL_GetTick>
 80068c2:	4602      	mov	r2, r0
 80068c4:	68fb      	ldr	r3, [r7, #12]
 80068c6:	1ad3      	subs	r3, r2, r3
 80068c8:	f241 3288 	movw	r2, #5000	; 0x1388
 80068cc:	4293      	cmp	r3, r2
 80068ce:	d901      	bls.n	80068d4 <HAL_RCC_ClockConfig+0xd8>
      {
        return HAL_TIMEOUT;
 80068d0:	2303      	movs	r3, #3
 80068d2:	e066      	b.n	80069a2 <HAL_RCC_ClockConfig+0x1a6>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80068d4:	4b36      	ldr	r3, [pc, #216]	; (80069b0 <HAL_RCC_ClockConfig+0x1b4>)
 80068d6:	689b      	ldr	r3, [r3, #8]
 80068d8:	f003 020c 	and.w	r2, r3, #12
 80068dc:	687b      	ldr	r3, [r7, #4]
 80068de:	685b      	ldr	r3, [r3, #4]
 80068e0:	009b      	lsls	r3, r3, #2
 80068e2:	429a      	cmp	r2, r3
 80068e4:	d1eb      	bne.n	80068be <HAL_RCC_ClockConfig+0xc2>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80068e6:	687b      	ldr	r3, [r7, #4]
 80068e8:	681b      	ldr	r3, [r3, #0]
 80068ea:	f003 0302 	and.w	r3, r3, #2
 80068ee:	2b00      	cmp	r3, #0
 80068f0:	d008      	beq.n	8006904 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80068f2:	4b2f      	ldr	r3, [pc, #188]	; (80069b0 <HAL_RCC_ClockConfig+0x1b4>)
 80068f4:	689b      	ldr	r3, [r3, #8]
 80068f6:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80068fa:	687b      	ldr	r3, [r7, #4]
 80068fc:	689b      	ldr	r3, [r3, #8]
 80068fe:	492c      	ldr	r1, [pc, #176]	; (80069b0 <HAL_RCC_ClockConfig+0x1b4>)
 8006900:	4313      	orrs	r3, r2
 8006902:	608b      	str	r3, [r1, #8]
    }
  }
#endif

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8006904:	4b29      	ldr	r3, [pc, #164]	; (80069ac <HAL_RCC_ClockConfig+0x1b0>)
 8006906:	681b      	ldr	r3, [r3, #0]
 8006908:	f003 0307 	and.w	r3, r3, #7
 800690c:	683a      	ldr	r2, [r7, #0]
 800690e:	429a      	cmp	r2, r3
 8006910:	d210      	bcs.n	8006934 <HAL_RCC_ClockConfig+0x138>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006912:	4b26      	ldr	r3, [pc, #152]	; (80069ac <HAL_RCC_ClockConfig+0x1b0>)
 8006914:	681b      	ldr	r3, [r3, #0]
 8006916:	f023 0207 	bic.w	r2, r3, #7
 800691a:	4924      	ldr	r1, [pc, #144]	; (80069ac <HAL_RCC_ClockConfig+0x1b0>)
 800691c:	683b      	ldr	r3, [r7, #0]
 800691e:	4313      	orrs	r3, r2
 8006920:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006922:	4b22      	ldr	r3, [pc, #136]	; (80069ac <HAL_RCC_ClockConfig+0x1b0>)
 8006924:	681b      	ldr	r3, [r3, #0]
 8006926:	f003 0307 	and.w	r3, r3, #7
 800692a:	683a      	ldr	r2, [r7, #0]
 800692c:	429a      	cmp	r2, r3
 800692e:	d001      	beq.n	8006934 <HAL_RCC_ClockConfig+0x138>
    {
      return HAL_ERROR;
 8006930:	2301      	movs	r3, #1
 8006932:	e036      	b.n	80069a2 <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006934:	687b      	ldr	r3, [r7, #4]
 8006936:	681b      	ldr	r3, [r3, #0]
 8006938:	f003 0304 	and.w	r3, r3, #4
 800693c:	2b00      	cmp	r3, #0
 800693e:	d008      	beq.n	8006952 <HAL_RCC_ClockConfig+0x156>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006940:	4b1b      	ldr	r3, [pc, #108]	; (80069b0 <HAL_RCC_ClockConfig+0x1b4>)
 8006942:	689b      	ldr	r3, [r3, #8]
 8006944:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8006948:	687b      	ldr	r3, [r7, #4]
 800694a:	68db      	ldr	r3, [r3, #12]
 800694c:	4918      	ldr	r1, [pc, #96]	; (80069b0 <HAL_RCC_ClockConfig+0x1b4>)
 800694e:	4313      	orrs	r3, r2
 8006950:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006952:	687b      	ldr	r3, [r7, #4]
 8006954:	681b      	ldr	r3, [r3, #0]
 8006956:	f003 0308 	and.w	r3, r3, #8
 800695a:	2b00      	cmp	r3, #0
 800695c:	d009      	beq.n	8006972 <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800695e:	4b14      	ldr	r3, [pc, #80]	; (80069b0 <HAL_RCC_ClockConfig+0x1b4>)
 8006960:	689b      	ldr	r3, [r3, #8]
 8006962:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8006966:	687b      	ldr	r3, [r7, #4]
 8006968:	691b      	ldr	r3, [r3, #16]
 800696a:	00db      	lsls	r3, r3, #3
 800696c:	4910      	ldr	r1, [pc, #64]	; (80069b0 <HAL_RCC_ClockConfig+0x1b4>)
 800696e:	4313      	orrs	r3, r2
 8006970:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8006972:	f000 f825 	bl	80069c0 <HAL_RCC_GetSysClockFreq>
 8006976:	4602      	mov	r2, r0
 8006978:	4b0d      	ldr	r3, [pc, #52]	; (80069b0 <HAL_RCC_ClockConfig+0x1b4>)
 800697a:	689b      	ldr	r3, [r3, #8]
 800697c:	091b      	lsrs	r3, r3, #4
 800697e:	f003 030f 	and.w	r3, r3, #15
 8006982:	490c      	ldr	r1, [pc, #48]	; (80069b4 <HAL_RCC_ClockConfig+0x1b8>)
 8006984:	5ccb      	ldrb	r3, [r1, r3]
 8006986:	f003 031f 	and.w	r3, r3, #31
 800698a:	fa22 f303 	lsr.w	r3, r2, r3
 800698e:	4a0a      	ldr	r2, [pc, #40]	; (80069b8 <HAL_RCC_ClockConfig+0x1bc>)
 8006990:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8006992:	4b0a      	ldr	r3, [pc, #40]	; (80069bc <HAL_RCC_ClockConfig+0x1c0>)
 8006994:	681b      	ldr	r3, [r3, #0]
 8006996:	4618      	mov	r0, r3
 8006998:	f7fc f9d0 	bl	8002d3c <HAL_InitTick>
 800699c:	4603      	mov	r3, r0
 800699e:	72fb      	strb	r3, [r7, #11]

  return status;
 80069a0:	7afb      	ldrb	r3, [r7, #11]
}
 80069a2:	4618      	mov	r0, r3
 80069a4:	3710      	adds	r7, #16
 80069a6:	46bd      	mov	sp, r7
 80069a8:	bd80      	pop	{r7, pc}
 80069aa:	bf00      	nop
 80069ac:	40022000 	.word	0x40022000
 80069b0:	40021000 	.word	0x40021000
 80069b4:	0800e114 	.word	0x0800e114
 80069b8:	20000000 	.word	0x20000000
 80069bc:	20000004 	.word	0x20000004

080069c0 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80069c0:	b480      	push	{r7}
 80069c2:	b089      	sub	sp, #36	; 0x24
 80069c4:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 80069c6:	2300      	movs	r3, #0
 80069c8:	61fb      	str	r3, [r7, #28]
 80069ca:	2300      	movs	r3, #0
 80069cc:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80069ce:	4b3e      	ldr	r3, [pc, #248]	; (8006ac8 <HAL_RCC_GetSysClockFreq+0x108>)
 80069d0:	689b      	ldr	r3, [r3, #8]
 80069d2:	f003 030c 	and.w	r3, r3, #12
 80069d6:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 80069d8:	4b3b      	ldr	r3, [pc, #236]	; (8006ac8 <HAL_RCC_GetSysClockFreq+0x108>)
 80069da:	68db      	ldr	r3, [r3, #12]
 80069dc:	f003 0303 	and.w	r3, r3, #3
 80069e0:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80069e2:	693b      	ldr	r3, [r7, #16]
 80069e4:	2b00      	cmp	r3, #0
 80069e6:	d005      	beq.n	80069f4 <HAL_RCC_GetSysClockFreq+0x34>
 80069e8:	693b      	ldr	r3, [r7, #16]
 80069ea:	2b0c      	cmp	r3, #12
 80069ec:	d121      	bne.n	8006a32 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 80069ee:	68fb      	ldr	r3, [r7, #12]
 80069f0:	2b01      	cmp	r3, #1
 80069f2:	d11e      	bne.n	8006a32 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 80069f4:	4b34      	ldr	r3, [pc, #208]	; (8006ac8 <HAL_RCC_GetSysClockFreq+0x108>)
 80069f6:	681b      	ldr	r3, [r3, #0]
 80069f8:	f003 0308 	and.w	r3, r3, #8
 80069fc:	2b00      	cmp	r3, #0
 80069fe:	d107      	bne.n	8006a10 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8006a00:	4b31      	ldr	r3, [pc, #196]	; (8006ac8 <HAL_RCC_GetSysClockFreq+0x108>)
 8006a02:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8006a06:	0a1b      	lsrs	r3, r3, #8
 8006a08:	f003 030f 	and.w	r3, r3, #15
 8006a0c:	61fb      	str	r3, [r7, #28]
 8006a0e:	e005      	b.n	8006a1c <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8006a10:	4b2d      	ldr	r3, [pc, #180]	; (8006ac8 <HAL_RCC_GetSysClockFreq+0x108>)
 8006a12:	681b      	ldr	r3, [r3, #0]
 8006a14:	091b      	lsrs	r3, r3, #4
 8006a16:	f003 030f 	and.w	r3, r3, #15
 8006a1a:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8006a1c:	4a2b      	ldr	r2, [pc, #172]	; (8006acc <HAL_RCC_GetSysClockFreq+0x10c>)
 8006a1e:	69fb      	ldr	r3, [r7, #28]
 8006a20:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006a24:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8006a26:	693b      	ldr	r3, [r7, #16]
 8006a28:	2b00      	cmp	r3, #0
 8006a2a:	d10d      	bne.n	8006a48 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8006a2c:	69fb      	ldr	r3, [r7, #28]
 8006a2e:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8006a30:	e00a      	b.n	8006a48 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8006a32:	693b      	ldr	r3, [r7, #16]
 8006a34:	2b04      	cmp	r3, #4
 8006a36:	d102      	bne.n	8006a3e <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8006a38:	4b25      	ldr	r3, [pc, #148]	; (8006ad0 <HAL_RCC_GetSysClockFreq+0x110>)
 8006a3a:	61bb      	str	r3, [r7, #24]
 8006a3c:	e004      	b.n	8006a48 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8006a3e:	693b      	ldr	r3, [r7, #16]
 8006a40:	2b08      	cmp	r3, #8
 8006a42:	d101      	bne.n	8006a48 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8006a44:	4b22      	ldr	r3, [pc, #136]	; (8006ad0 <HAL_RCC_GetSysClockFreq+0x110>)
 8006a46:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8006a48:	693b      	ldr	r3, [r7, #16]
 8006a4a:	2b0c      	cmp	r3, #12
 8006a4c:	d134      	bne.n	8006ab8 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8006a4e:	4b1e      	ldr	r3, [pc, #120]	; (8006ac8 <HAL_RCC_GetSysClockFreq+0x108>)
 8006a50:	68db      	ldr	r3, [r3, #12]
 8006a52:	f003 0303 	and.w	r3, r3, #3
 8006a56:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8006a58:	68bb      	ldr	r3, [r7, #8]
 8006a5a:	2b02      	cmp	r3, #2
 8006a5c:	d003      	beq.n	8006a66 <HAL_RCC_GetSysClockFreq+0xa6>
 8006a5e:	68bb      	ldr	r3, [r7, #8]
 8006a60:	2b03      	cmp	r3, #3
 8006a62:	d003      	beq.n	8006a6c <HAL_RCC_GetSysClockFreq+0xac>
 8006a64:	e005      	b.n	8006a72 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8006a66:	4b1a      	ldr	r3, [pc, #104]	; (8006ad0 <HAL_RCC_GetSysClockFreq+0x110>)
 8006a68:	617b      	str	r3, [r7, #20]
      break;
 8006a6a:	e005      	b.n	8006a78 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8006a6c:	4b18      	ldr	r3, [pc, #96]	; (8006ad0 <HAL_RCC_GetSysClockFreq+0x110>)
 8006a6e:	617b      	str	r3, [r7, #20]
      break;
 8006a70:	e002      	b.n	8006a78 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8006a72:	69fb      	ldr	r3, [r7, #28]
 8006a74:	617b      	str	r3, [r7, #20]
      break;
 8006a76:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8006a78:	4b13      	ldr	r3, [pc, #76]	; (8006ac8 <HAL_RCC_GetSysClockFreq+0x108>)
 8006a7a:	68db      	ldr	r3, [r3, #12]
 8006a7c:	091b      	lsrs	r3, r3, #4
 8006a7e:	f003 0307 	and.w	r3, r3, #7
 8006a82:	3301      	adds	r3, #1
 8006a84:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8006a86:	4b10      	ldr	r3, [pc, #64]	; (8006ac8 <HAL_RCC_GetSysClockFreq+0x108>)
 8006a88:	68db      	ldr	r3, [r3, #12]
 8006a8a:	0a1b      	lsrs	r3, r3, #8
 8006a8c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006a90:	697a      	ldr	r2, [r7, #20]
 8006a92:	fb02 f203 	mul.w	r2, r2, r3
 8006a96:	687b      	ldr	r3, [r7, #4]
 8006a98:	fbb2 f3f3 	udiv	r3, r2, r3
 8006a9c:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8006a9e:	4b0a      	ldr	r3, [pc, #40]	; (8006ac8 <HAL_RCC_GetSysClockFreq+0x108>)
 8006aa0:	68db      	ldr	r3, [r3, #12]
 8006aa2:	0e5b      	lsrs	r3, r3, #25
 8006aa4:	f003 0303 	and.w	r3, r3, #3
 8006aa8:	3301      	adds	r3, #1
 8006aaa:	005b      	lsls	r3, r3, #1
 8006aac:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 8006aae:	697a      	ldr	r2, [r7, #20]
 8006ab0:	683b      	ldr	r3, [r7, #0]
 8006ab2:	fbb2 f3f3 	udiv	r3, r2, r3
 8006ab6:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8006ab8:	69bb      	ldr	r3, [r7, #24]
}
 8006aba:	4618      	mov	r0, r3
 8006abc:	3724      	adds	r7, #36	; 0x24
 8006abe:	46bd      	mov	sp, r7
 8006ac0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ac4:	4770      	bx	lr
 8006ac6:	bf00      	nop
 8006ac8:	40021000 	.word	0x40021000
 8006acc:	0800e12c 	.word	0x0800e12c
 8006ad0:	00f42400 	.word	0x00f42400

08006ad4 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006ad4:	b480      	push	{r7}
 8006ad6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006ad8:	4b03      	ldr	r3, [pc, #12]	; (8006ae8 <HAL_RCC_GetHCLKFreq+0x14>)
 8006ada:	681b      	ldr	r3, [r3, #0]
}
 8006adc:	4618      	mov	r0, r3
 8006ade:	46bd      	mov	sp, r7
 8006ae0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ae4:	4770      	bx	lr
 8006ae6:	bf00      	nop
 8006ae8:	20000000 	.word	0x20000000

08006aec <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006aec:	b580      	push	{r7, lr}
 8006aee:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8006af0:	f7ff fff0 	bl	8006ad4 <HAL_RCC_GetHCLKFreq>
 8006af4:	4602      	mov	r2, r0
 8006af6:	4b06      	ldr	r3, [pc, #24]	; (8006b10 <HAL_RCC_GetPCLK1Freq+0x24>)
 8006af8:	689b      	ldr	r3, [r3, #8]
 8006afa:	0a1b      	lsrs	r3, r3, #8
 8006afc:	f003 0307 	and.w	r3, r3, #7
 8006b00:	4904      	ldr	r1, [pc, #16]	; (8006b14 <HAL_RCC_GetPCLK1Freq+0x28>)
 8006b02:	5ccb      	ldrb	r3, [r1, r3]
 8006b04:	f003 031f 	and.w	r3, r3, #31
 8006b08:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006b0c:	4618      	mov	r0, r3
 8006b0e:	bd80      	pop	{r7, pc}
 8006b10:	40021000 	.word	0x40021000
 8006b14:	0800e124 	.word	0x0800e124

08006b18 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006b18:	b580      	push	{r7, lr}
 8006b1a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8006b1c:	f7ff ffda 	bl	8006ad4 <HAL_RCC_GetHCLKFreq>
 8006b20:	4602      	mov	r2, r0
 8006b22:	4b06      	ldr	r3, [pc, #24]	; (8006b3c <HAL_RCC_GetPCLK2Freq+0x24>)
 8006b24:	689b      	ldr	r3, [r3, #8]
 8006b26:	0adb      	lsrs	r3, r3, #11
 8006b28:	f003 0307 	and.w	r3, r3, #7
 8006b2c:	4904      	ldr	r1, [pc, #16]	; (8006b40 <HAL_RCC_GetPCLK2Freq+0x28>)
 8006b2e:	5ccb      	ldrb	r3, [r1, r3]
 8006b30:	f003 031f 	and.w	r3, r3, #31
 8006b34:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006b38:	4618      	mov	r0, r3
 8006b3a:	bd80      	pop	{r7, pc}
 8006b3c:	40021000 	.word	0x40021000
 8006b40:	0800e124 	.word	0x0800e124

08006b44 <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8006b44:	b480      	push	{r7}
 8006b46:	b083      	sub	sp, #12
 8006b48:	af00      	add	r7, sp, #0
 8006b4a:	6078      	str	r0, [r7, #4]
 8006b4c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8006b4e:	687b      	ldr	r3, [r7, #4]
 8006b50:	220f      	movs	r2, #15
 8006b52:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 8006b54:	4b12      	ldr	r3, [pc, #72]	; (8006ba0 <HAL_RCC_GetClockConfig+0x5c>)
 8006b56:	689b      	ldr	r3, [r3, #8]
 8006b58:	f003 0203 	and.w	r2, r3, #3
 8006b5c:	687b      	ldr	r3, [r7, #4]
 8006b5e:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 8006b60:	4b0f      	ldr	r3, [pc, #60]	; (8006ba0 <HAL_RCC_GetClockConfig+0x5c>)
 8006b62:	689b      	ldr	r3, [r3, #8]
 8006b64:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8006b68:	687b      	ldr	r3, [r7, #4]
 8006b6a:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 8006b6c:	4b0c      	ldr	r3, [pc, #48]	; (8006ba0 <HAL_RCC_GetClockConfig+0x5c>)
 8006b6e:	689b      	ldr	r3, [r3, #8]
 8006b70:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8006b74:	687b      	ldr	r3, [r7, #4]
 8006b76:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 8006b78:	4b09      	ldr	r3, [pc, #36]	; (8006ba0 <HAL_RCC_GetClockConfig+0x5c>)
 8006b7a:	689b      	ldr	r3, [r3, #8]
 8006b7c:	08db      	lsrs	r3, r3, #3
 8006b7e:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8006b82:	687b      	ldr	r3, [r7, #4]
 8006b84:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 8006b86:	4b07      	ldr	r3, [pc, #28]	; (8006ba4 <HAL_RCC_GetClockConfig+0x60>)
 8006b88:	681b      	ldr	r3, [r3, #0]
 8006b8a:	f003 0207 	and.w	r2, r3, #7
 8006b8e:	683b      	ldr	r3, [r7, #0]
 8006b90:	601a      	str	r2, [r3, #0]
}
 8006b92:	bf00      	nop
 8006b94:	370c      	adds	r7, #12
 8006b96:	46bd      	mov	sp, r7
 8006b98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b9c:	4770      	bx	lr
 8006b9e:	bf00      	nop
 8006ba0:	40021000 	.word	0x40021000
 8006ba4:	40022000 	.word	0x40022000

08006ba8 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8006ba8:	b580      	push	{r7, lr}
 8006baa:	b086      	sub	sp, #24
 8006bac:	af00      	add	r7, sp, #0
 8006bae:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8006bb0:	2300      	movs	r3, #0
 8006bb2:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8006bb4:	4b2a      	ldr	r3, [pc, #168]	; (8006c60 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8006bb6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006bb8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006bbc:	2b00      	cmp	r3, #0
 8006bbe:	d003      	beq.n	8006bc8 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8006bc0:	f7ff f998 	bl	8005ef4 <HAL_PWREx_GetVoltageRange>
 8006bc4:	6178      	str	r0, [r7, #20]
 8006bc6:	e014      	b.n	8006bf2 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8006bc8:	4b25      	ldr	r3, [pc, #148]	; (8006c60 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8006bca:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006bcc:	4a24      	ldr	r2, [pc, #144]	; (8006c60 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8006bce:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006bd2:	6593      	str	r3, [r2, #88]	; 0x58
 8006bd4:	4b22      	ldr	r3, [pc, #136]	; (8006c60 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8006bd6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006bd8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006bdc:	60fb      	str	r3, [r7, #12]
 8006bde:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8006be0:	f7ff f988 	bl	8005ef4 <HAL_PWREx_GetVoltageRange>
 8006be4:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8006be6:	4b1e      	ldr	r3, [pc, #120]	; (8006c60 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8006be8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006bea:	4a1d      	ldr	r2, [pc, #116]	; (8006c60 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8006bec:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8006bf0:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8006bf2:	697b      	ldr	r3, [r7, #20]
 8006bf4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006bf8:	d10b      	bne.n	8006c12 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8006bfa:	687b      	ldr	r3, [r7, #4]
 8006bfc:	2b80      	cmp	r3, #128	; 0x80
 8006bfe:	d919      	bls.n	8006c34 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8006c00:	687b      	ldr	r3, [r7, #4]
 8006c02:	2ba0      	cmp	r3, #160	; 0xa0
 8006c04:	d902      	bls.n	8006c0c <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8006c06:	2302      	movs	r3, #2
 8006c08:	613b      	str	r3, [r7, #16]
 8006c0a:	e013      	b.n	8006c34 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8006c0c:	2301      	movs	r3, #1
 8006c0e:	613b      	str	r3, [r7, #16]
 8006c10:	e010      	b.n	8006c34 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8006c12:	687b      	ldr	r3, [r7, #4]
 8006c14:	2b80      	cmp	r3, #128	; 0x80
 8006c16:	d902      	bls.n	8006c1e <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8006c18:	2303      	movs	r3, #3
 8006c1a:	613b      	str	r3, [r7, #16]
 8006c1c:	e00a      	b.n	8006c34 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 8006c1e:	687b      	ldr	r3, [r7, #4]
 8006c20:	2b80      	cmp	r3, #128	; 0x80
 8006c22:	d102      	bne.n	8006c2a <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8006c24:	2302      	movs	r3, #2
 8006c26:	613b      	str	r3, [r7, #16]
 8006c28:	e004      	b.n	8006c34 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 8006c2a:	687b      	ldr	r3, [r7, #4]
 8006c2c:	2b70      	cmp	r3, #112	; 0x70
 8006c2e:	d101      	bne.n	8006c34 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8006c30:	2301      	movs	r3, #1
 8006c32:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8006c34:	4b0b      	ldr	r3, [pc, #44]	; (8006c64 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8006c36:	681b      	ldr	r3, [r3, #0]
 8006c38:	f023 0207 	bic.w	r2, r3, #7
 8006c3c:	4909      	ldr	r1, [pc, #36]	; (8006c64 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8006c3e:	693b      	ldr	r3, [r7, #16]
 8006c40:	4313      	orrs	r3, r2
 8006c42:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8006c44:	4b07      	ldr	r3, [pc, #28]	; (8006c64 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8006c46:	681b      	ldr	r3, [r3, #0]
 8006c48:	f003 0307 	and.w	r3, r3, #7
 8006c4c:	693a      	ldr	r2, [r7, #16]
 8006c4e:	429a      	cmp	r2, r3
 8006c50:	d001      	beq.n	8006c56 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8006c52:	2301      	movs	r3, #1
 8006c54:	e000      	b.n	8006c58 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8006c56:	2300      	movs	r3, #0
}
 8006c58:	4618      	mov	r0, r3
 8006c5a:	3718      	adds	r7, #24
 8006c5c:	46bd      	mov	sp, r7
 8006c5e:	bd80      	pop	{r7, pc}
 8006c60:	40021000 	.word	0x40021000
 8006c64:	40022000 	.word	0x40022000

08006c68 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8006c68:	b580      	push	{r7, lr}
 8006c6a:	b086      	sub	sp, #24
 8006c6c:	af00      	add	r7, sp, #0
 8006c6e:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8006c70:	2300      	movs	r3, #0
 8006c72:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8006c74:	2300      	movs	r3, #0
 8006c76:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8006c78:	687b      	ldr	r3, [r7, #4]
 8006c7a:	681b      	ldr	r3, [r3, #0]
 8006c7c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006c80:	2b00      	cmp	r3, #0
 8006c82:	d031      	beq.n	8006ce8 <HAL_RCCEx_PeriphCLKConfig+0x80>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8006c84:	687b      	ldr	r3, [r7, #4]
 8006c86:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006c88:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8006c8c:	d01a      	beq.n	8006cc4 <HAL_RCCEx_PeriphCLKConfig+0x5c>
 8006c8e:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 8006c92:	d814      	bhi.n	8006cbe <HAL_RCCEx_PeriphCLKConfig+0x56>
 8006c94:	2b00      	cmp	r3, #0
 8006c96:	d009      	beq.n	8006cac <HAL_RCCEx_PeriphCLKConfig+0x44>
 8006c98:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8006c9c:	d10f      	bne.n	8006cbe <HAL_RCCEx_PeriphCLKConfig+0x56>
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
 8006c9e:	4bac      	ldr	r3, [pc, #688]	; (8006f50 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8006ca0:	68db      	ldr	r3, [r3, #12]
 8006ca2:	4aab      	ldr	r2, [pc, #684]	; (8006f50 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8006ca4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006ca8:	60d3      	str	r3, [r2, #12]
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8006caa:	e00c      	b.n	8006cc6 <HAL_RCCEx_PeriphCLKConfig+0x5e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8006cac:	687b      	ldr	r3, [r7, #4]
 8006cae:	3304      	adds	r3, #4
 8006cb0:	2100      	movs	r1, #0
 8006cb2:	4618      	mov	r0, r3
 8006cb4:	f000 f9dc 	bl	8007070 <RCCEx_PLLSAI1_Config>
 8006cb8:	4603      	mov	r3, r0
 8006cba:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8006cbc:	e003      	b.n	8006cc6 <HAL_RCCEx_PeriphCLKConfig+0x5e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8006cbe:	2301      	movs	r3, #1
 8006cc0:	74fb      	strb	r3, [r7, #19]
      break;
 8006cc2:	e000      	b.n	8006cc6 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      break;
 8006cc4:	bf00      	nop
    }

    if(ret == HAL_OK)
 8006cc6:	7cfb      	ldrb	r3, [r7, #19]
 8006cc8:	2b00      	cmp	r3, #0
 8006cca:	d10b      	bne.n	8006ce4 <HAL_RCCEx_PeriphCLKConfig+0x7c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8006ccc:	4ba0      	ldr	r3, [pc, #640]	; (8006f50 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8006cce:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006cd2:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8006cd6:	687b      	ldr	r3, [r7, #4]
 8006cd8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006cda:	499d      	ldr	r1, [pc, #628]	; (8006f50 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8006cdc:	4313      	orrs	r3, r2
 8006cde:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8006ce2:	e001      	b.n	8006ce8 <HAL_RCCEx_PeriphCLKConfig+0x80>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006ce4:	7cfb      	ldrb	r3, [r7, #19]
 8006ce6:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8006ce8:	687b      	ldr	r3, [r7, #4]
 8006cea:	681b      	ldr	r3, [r3, #0]
 8006cec:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006cf0:	2b00      	cmp	r3, #0
 8006cf2:	f000 8099 	beq.w	8006e28 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006cf6:	2300      	movs	r3, #0
 8006cf8:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8006cfa:	4b95      	ldr	r3, [pc, #596]	; (8006f50 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8006cfc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006cfe:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006d02:	2b00      	cmp	r3, #0
 8006d04:	d101      	bne.n	8006d0a <HAL_RCCEx_PeriphCLKConfig+0xa2>
 8006d06:	2301      	movs	r3, #1
 8006d08:	e000      	b.n	8006d0c <HAL_RCCEx_PeriphCLKConfig+0xa4>
 8006d0a:	2300      	movs	r3, #0
 8006d0c:	2b00      	cmp	r3, #0
 8006d0e:	d00d      	beq.n	8006d2c <HAL_RCCEx_PeriphCLKConfig+0xc4>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006d10:	4b8f      	ldr	r3, [pc, #572]	; (8006f50 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8006d12:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006d14:	4a8e      	ldr	r2, [pc, #568]	; (8006f50 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8006d16:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8006d1a:	6593      	str	r3, [r2, #88]	; 0x58
 8006d1c:	4b8c      	ldr	r3, [pc, #560]	; (8006f50 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8006d1e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006d20:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8006d24:	60bb      	str	r3, [r7, #8]
 8006d26:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8006d28:	2301      	movs	r3, #1
 8006d2a:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8006d2c:	4b89      	ldr	r3, [pc, #548]	; (8006f54 <HAL_RCCEx_PeriphCLKConfig+0x2ec>)
 8006d2e:	681b      	ldr	r3, [r3, #0]
 8006d30:	4a88      	ldr	r2, [pc, #544]	; (8006f54 <HAL_RCCEx_PeriphCLKConfig+0x2ec>)
 8006d32:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006d36:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8006d38:	f7fc f9ee 	bl	8003118 <HAL_GetTick>
 8006d3c:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8006d3e:	e009      	b.n	8006d54 <HAL_RCCEx_PeriphCLKConfig+0xec>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006d40:	f7fc f9ea 	bl	8003118 <HAL_GetTick>
 8006d44:	4602      	mov	r2, r0
 8006d46:	68fb      	ldr	r3, [r7, #12]
 8006d48:	1ad3      	subs	r3, r2, r3
 8006d4a:	2b02      	cmp	r3, #2
 8006d4c:	d902      	bls.n	8006d54 <HAL_RCCEx_PeriphCLKConfig+0xec>
      {
        ret = HAL_TIMEOUT;
 8006d4e:	2303      	movs	r3, #3
 8006d50:	74fb      	strb	r3, [r7, #19]
        break;
 8006d52:	e005      	b.n	8006d60 <HAL_RCCEx_PeriphCLKConfig+0xf8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8006d54:	4b7f      	ldr	r3, [pc, #508]	; (8006f54 <HAL_RCCEx_PeriphCLKConfig+0x2ec>)
 8006d56:	681b      	ldr	r3, [r3, #0]
 8006d58:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006d5c:	2b00      	cmp	r3, #0
 8006d5e:	d0ef      	beq.n	8006d40 <HAL_RCCEx_PeriphCLKConfig+0xd8>
      }
    }

    if(ret == HAL_OK)
 8006d60:	7cfb      	ldrb	r3, [r7, #19]
 8006d62:	2b00      	cmp	r3, #0
 8006d64:	d155      	bne.n	8006e12 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8006d66:	4b7a      	ldr	r3, [pc, #488]	; (8006f50 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8006d68:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006d6c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8006d70:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8006d72:	697b      	ldr	r3, [r7, #20]
 8006d74:	2b00      	cmp	r3, #0
 8006d76:	d01e      	beq.n	8006db6 <HAL_RCCEx_PeriphCLKConfig+0x14e>
 8006d78:	687b      	ldr	r3, [r7, #4]
 8006d7a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006d7c:	697a      	ldr	r2, [r7, #20]
 8006d7e:	429a      	cmp	r2, r3
 8006d80:	d019      	beq.n	8006db6 <HAL_RCCEx_PeriphCLKConfig+0x14e>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8006d82:	4b73      	ldr	r3, [pc, #460]	; (8006f50 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8006d84:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006d88:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006d8c:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8006d8e:	4b70      	ldr	r3, [pc, #448]	; (8006f50 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8006d90:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006d94:	4a6e      	ldr	r2, [pc, #440]	; (8006f50 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8006d96:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006d9a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8006d9e:	4b6c      	ldr	r3, [pc, #432]	; (8006f50 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8006da0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006da4:	4a6a      	ldr	r2, [pc, #424]	; (8006f50 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8006da6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006daa:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8006dae:	4a68      	ldr	r2, [pc, #416]	; (8006f50 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8006db0:	697b      	ldr	r3, [r7, #20]
 8006db2:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8006db6:	697b      	ldr	r3, [r7, #20]
 8006db8:	f003 0301 	and.w	r3, r3, #1
 8006dbc:	2b00      	cmp	r3, #0
 8006dbe:	d016      	beq.n	8006dee <HAL_RCCEx_PeriphCLKConfig+0x186>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006dc0:	f7fc f9aa 	bl	8003118 <HAL_GetTick>
 8006dc4:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006dc6:	e00b      	b.n	8006de0 <HAL_RCCEx_PeriphCLKConfig+0x178>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006dc8:	f7fc f9a6 	bl	8003118 <HAL_GetTick>
 8006dcc:	4602      	mov	r2, r0
 8006dce:	68fb      	ldr	r3, [r7, #12]
 8006dd0:	1ad3      	subs	r3, r2, r3
 8006dd2:	f241 3288 	movw	r2, #5000	; 0x1388
 8006dd6:	4293      	cmp	r3, r2
 8006dd8:	d902      	bls.n	8006de0 <HAL_RCCEx_PeriphCLKConfig+0x178>
          {
            ret = HAL_TIMEOUT;
 8006dda:	2303      	movs	r3, #3
 8006ddc:	74fb      	strb	r3, [r7, #19]
            break;
 8006dde:	e006      	b.n	8006dee <HAL_RCCEx_PeriphCLKConfig+0x186>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006de0:	4b5b      	ldr	r3, [pc, #364]	; (8006f50 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8006de2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006de6:	f003 0302 	and.w	r3, r3, #2
 8006dea:	2b00      	cmp	r3, #0
 8006dec:	d0ec      	beq.n	8006dc8 <HAL_RCCEx_PeriphCLKConfig+0x160>
          }
        }
      }

      if(ret == HAL_OK)
 8006dee:	7cfb      	ldrb	r3, [r7, #19]
 8006df0:	2b00      	cmp	r3, #0
 8006df2:	d10b      	bne.n	8006e0c <HAL_RCCEx_PeriphCLKConfig+0x1a4>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8006df4:	4b56      	ldr	r3, [pc, #344]	; (8006f50 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8006df6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006dfa:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8006dfe:	687b      	ldr	r3, [r7, #4]
 8006e00:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006e02:	4953      	ldr	r1, [pc, #332]	; (8006f50 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8006e04:	4313      	orrs	r3, r2
 8006e06:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8006e0a:	e004      	b.n	8006e16 <HAL_RCCEx_PeriphCLKConfig+0x1ae>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8006e0c:	7cfb      	ldrb	r3, [r7, #19]
 8006e0e:	74bb      	strb	r3, [r7, #18]
 8006e10:	e001      	b.n	8006e16 <HAL_RCCEx_PeriphCLKConfig+0x1ae>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006e12:	7cfb      	ldrb	r3, [r7, #19]
 8006e14:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8006e16:	7c7b      	ldrb	r3, [r7, #17]
 8006e18:	2b01      	cmp	r3, #1
 8006e1a:	d105      	bne.n	8006e28 <HAL_RCCEx_PeriphCLKConfig+0x1c0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006e1c:	4b4c      	ldr	r3, [pc, #304]	; (8006f50 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8006e1e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8006e20:	4a4b      	ldr	r2, [pc, #300]	; (8006f50 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8006e22:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8006e26:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8006e28:	687b      	ldr	r3, [r7, #4]
 8006e2a:	681b      	ldr	r3, [r3, #0]
 8006e2c:	f003 0301 	and.w	r3, r3, #1
 8006e30:	2b00      	cmp	r3, #0
 8006e32:	d00a      	beq.n	8006e4a <HAL_RCCEx_PeriphCLKConfig+0x1e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8006e34:	4b46      	ldr	r3, [pc, #280]	; (8006f50 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8006e36:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006e3a:	f023 0203 	bic.w	r2, r3, #3
 8006e3e:	687b      	ldr	r3, [r7, #4]
 8006e40:	6a1b      	ldr	r3, [r3, #32]
 8006e42:	4943      	ldr	r1, [pc, #268]	; (8006f50 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8006e44:	4313      	orrs	r3, r2
 8006e46:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8006e4a:	687b      	ldr	r3, [r7, #4]
 8006e4c:	681b      	ldr	r3, [r3, #0]
 8006e4e:	f003 0302 	and.w	r3, r3, #2
 8006e52:	2b00      	cmp	r3, #0
 8006e54:	d00a      	beq.n	8006e6c <HAL_RCCEx_PeriphCLKConfig+0x204>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8006e56:	4b3e      	ldr	r3, [pc, #248]	; (8006f50 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8006e58:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006e5c:	f023 020c 	bic.w	r2, r3, #12
 8006e60:	687b      	ldr	r3, [r7, #4]
 8006e62:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006e64:	493a      	ldr	r1, [pc, #232]	; (8006f50 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8006e66:	4313      	orrs	r3, r2
 8006e68:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8006e6c:	687b      	ldr	r3, [r7, #4]
 8006e6e:	681b      	ldr	r3, [r3, #0]
 8006e70:	f003 0320 	and.w	r3, r3, #32
 8006e74:	2b00      	cmp	r3, #0
 8006e76:	d00a      	beq.n	8006e8e <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8006e78:	4b35      	ldr	r3, [pc, #212]	; (8006f50 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8006e7a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006e7e:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8006e82:	687b      	ldr	r3, [r7, #4]
 8006e84:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006e86:	4932      	ldr	r1, [pc, #200]	; (8006f50 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8006e88:	4313      	orrs	r3, r2
 8006e8a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8006e8e:	687b      	ldr	r3, [r7, #4]
 8006e90:	681b      	ldr	r3, [r3, #0]
 8006e92:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006e96:	2b00      	cmp	r3, #0
 8006e98:	d00a      	beq.n	8006eb0 <HAL_RCCEx_PeriphCLKConfig+0x248>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8006e9a:	4b2d      	ldr	r3, [pc, #180]	; (8006f50 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8006e9c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006ea0:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8006ea4:	687b      	ldr	r3, [r7, #4]
 8006ea6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006ea8:	4929      	ldr	r1, [pc, #164]	; (8006f50 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8006eaa:	4313      	orrs	r3, r2
 8006eac:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8006eb0:	687b      	ldr	r3, [r7, #4]
 8006eb2:	681b      	ldr	r3, [r3, #0]
 8006eb4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006eb8:	2b00      	cmp	r3, #0
 8006eba:	d00a      	beq.n	8006ed2 <HAL_RCCEx_PeriphCLKConfig+0x26a>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8006ebc:	4b24      	ldr	r3, [pc, #144]	; (8006f50 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8006ebe:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006ec2:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8006ec6:	687b      	ldr	r3, [r7, #4]
 8006ec8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006eca:	4921      	ldr	r1, [pc, #132]	; (8006f50 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8006ecc:	4313      	orrs	r3, r2
 8006ece:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8006ed2:	687b      	ldr	r3, [r7, #4]
 8006ed4:	681b      	ldr	r3, [r3, #0]
 8006ed6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006eda:	2b00      	cmp	r3, #0
 8006edc:	d00a      	beq.n	8006ef4 <HAL_RCCEx_PeriphCLKConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8006ede:	4b1c      	ldr	r3, [pc, #112]	; (8006f50 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8006ee0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006ee4:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8006ee8:	687b      	ldr	r3, [r7, #4]
 8006eea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006eec:	4918      	ldr	r1, [pc, #96]	; (8006f50 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8006eee:	4313      	orrs	r3, r2
 8006ef0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8006ef4:	687b      	ldr	r3, [r7, #4]
 8006ef6:	681b      	ldr	r3, [r3, #0]
 8006ef8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006efc:	2b00      	cmp	r3, #0
 8006efe:	d00a      	beq.n	8006f16 <HAL_RCCEx_PeriphCLKConfig+0x2ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8006f00:	4b13      	ldr	r3, [pc, #76]	; (8006f50 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8006f02:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006f06:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8006f0a:	687b      	ldr	r3, [r7, #4]
 8006f0c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006f0e:	4910      	ldr	r1, [pc, #64]	; (8006f50 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8006f10:	4313      	orrs	r3, r2
 8006f12:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8006f16:	687b      	ldr	r3, [r7, #4]
 8006f18:	681b      	ldr	r3, [r3, #0]
 8006f1a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8006f1e:	2b00      	cmp	r3, #0
 8006f20:	d02c      	beq.n	8006f7c <HAL_RCCEx_PeriphCLKConfig+0x314>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8006f22:	4b0b      	ldr	r3, [pc, #44]	; (8006f50 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8006f24:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006f28:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8006f2c:	687b      	ldr	r3, [r7, #4]
 8006f2e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006f30:	4907      	ldr	r1, [pc, #28]	; (8006f50 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8006f32:	4313      	orrs	r3, r2
 8006f34:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8006f38:	687b      	ldr	r3, [r7, #4]
 8006f3a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006f3c:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8006f40:	d10a      	bne.n	8006f58 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006f42:	4b03      	ldr	r3, [pc, #12]	; (8006f50 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8006f44:	68db      	ldr	r3, [r3, #12]
 8006f46:	4a02      	ldr	r2, [pc, #8]	; (8006f50 <HAL_RCCEx_PeriphCLKConfig+0x2e8>)
 8006f48:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8006f4c:	60d3      	str	r3, [r2, #12]
 8006f4e:	e015      	b.n	8006f7c <HAL_RCCEx_PeriphCLKConfig+0x314>
 8006f50:	40021000 	.word	0x40021000
 8006f54:	40007000 	.word	0x40007000
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8006f58:	687b      	ldr	r3, [r7, #4]
 8006f5a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006f5c:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8006f60:	d10c      	bne.n	8006f7c <HAL_RCCEx_PeriphCLKConfig+0x314>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8006f62:	687b      	ldr	r3, [r7, #4]
 8006f64:	3304      	adds	r3, #4
 8006f66:	2101      	movs	r1, #1
 8006f68:	4618      	mov	r0, r3
 8006f6a:	f000 f881 	bl	8007070 <RCCEx_PLLSAI1_Config>
 8006f6e:	4603      	mov	r3, r0
 8006f70:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8006f72:	7cfb      	ldrb	r3, [r7, #19]
 8006f74:	2b00      	cmp	r3, #0
 8006f76:	d001      	beq.n	8006f7c <HAL_RCCEx_PeriphCLKConfig+0x314>
        {
          /* set overall return value */
          status = ret;
 8006f78:	7cfb      	ldrb	r3, [r7, #19]
 8006f7a:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8006f7c:	687b      	ldr	r3, [r7, #4]
 8006f7e:	681b      	ldr	r3, [r3, #0]
 8006f80:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8006f84:	2b00      	cmp	r3, #0
 8006f86:	d028      	beq.n	8006fda <HAL_RCCEx_PeriphCLKConfig+0x372>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8006f88:	4b30      	ldr	r3, [pc, #192]	; (800704c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8006f8a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006f8e:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8006f92:	687b      	ldr	r3, [r7, #4]
 8006f94:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006f96:	492d      	ldr	r1, [pc, #180]	; (800704c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8006f98:	4313      	orrs	r3, r2
 8006f9a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8006f9e:	687b      	ldr	r3, [r7, #4]
 8006fa0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006fa2:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8006fa6:	d106      	bne.n	8006fb6 <HAL_RCCEx_PeriphCLKConfig+0x34e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006fa8:	4b28      	ldr	r3, [pc, #160]	; (800704c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8006faa:	68db      	ldr	r3, [r3, #12]
 8006fac:	4a27      	ldr	r2, [pc, #156]	; (800704c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8006fae:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8006fb2:	60d3      	str	r3, [r2, #12]
 8006fb4:	e011      	b.n	8006fda <HAL_RCCEx_PeriphCLKConfig+0x372>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8006fb6:	687b      	ldr	r3, [r7, #4]
 8006fb8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006fba:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8006fbe:	d10c      	bne.n	8006fda <HAL_RCCEx_PeriphCLKConfig+0x372>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8006fc0:	687b      	ldr	r3, [r7, #4]
 8006fc2:	3304      	adds	r3, #4
 8006fc4:	2101      	movs	r1, #1
 8006fc6:	4618      	mov	r0, r3
 8006fc8:	f000 f852 	bl	8007070 <RCCEx_PLLSAI1_Config>
 8006fcc:	4603      	mov	r3, r0
 8006fce:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8006fd0:	7cfb      	ldrb	r3, [r7, #19]
 8006fd2:	2b00      	cmp	r3, #0
 8006fd4:	d001      	beq.n	8006fda <HAL_RCCEx_PeriphCLKConfig+0x372>
      {
        /* set overall return value */
        status = ret;
 8006fd6:	7cfb      	ldrb	r3, [r7, #19]
 8006fd8:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8006fda:	687b      	ldr	r3, [r7, #4]
 8006fdc:	681b      	ldr	r3, [r3, #0]
 8006fde:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006fe2:	2b00      	cmp	r3, #0
 8006fe4:	d01c      	beq.n	8007020 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8006fe6:	4b19      	ldr	r3, [pc, #100]	; (800704c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8006fe8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006fec:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8006ff0:	687b      	ldr	r3, [r7, #4]
 8006ff2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006ff4:	4915      	ldr	r1, [pc, #84]	; (800704c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 8006ff6:	4313      	orrs	r3, r2
 8006ff8:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8006ffc:	687b      	ldr	r3, [r7, #4]
 8006ffe:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007000:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8007004:	d10c      	bne.n	8007020 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8007006:	687b      	ldr	r3, [r7, #4]
 8007008:	3304      	adds	r3, #4
 800700a:	2102      	movs	r1, #2
 800700c:	4618      	mov	r0, r3
 800700e:	f000 f82f 	bl	8007070 <RCCEx_PLLSAI1_Config>
 8007012:	4603      	mov	r3, r0
 8007014:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8007016:	7cfb      	ldrb	r3, [r7, #19]
 8007018:	2b00      	cmp	r3, #0
 800701a:	d001      	beq.n	8007020 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
      {
        /* set overall return value */
        status = ret;
 800701c:	7cfb      	ldrb	r3, [r7, #19]
 800701e:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8007020:	687b      	ldr	r3, [r7, #4]
 8007022:	681b      	ldr	r3, [r3, #0]
 8007024:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8007028:	2b00      	cmp	r3, #0
 800702a:	d00a      	beq.n	8007042 <HAL_RCCEx_PeriphCLKConfig+0x3da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 800702c:	4b07      	ldr	r3, [pc, #28]	; (800704c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 800702e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8007032:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 8007036:	687b      	ldr	r3, [r7, #4]
 8007038:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800703a:	4904      	ldr	r1, [pc, #16]	; (800704c <HAL_RCCEx_PeriphCLKConfig+0x3e4>)
 800703c:	4313      	orrs	r3, r2
 800703e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8007042:	7cbb      	ldrb	r3, [r7, #18]
}
 8007044:	4618      	mov	r0, r3
 8007046:	3718      	adds	r7, #24
 8007048:	46bd      	mov	sp, r7
 800704a:	bd80      	pop	{r7, pc}
 800704c:	40021000 	.word	0x40021000

08007050 <HAL_RCCEx_EnableMSIPLLMode>:
  * @note   Prior to enable the PLL-mode of the MSI for automatic hardware
  *         calibration LSE oscillator is to be enabled with HAL_RCC_OscConfig().
  * @retval None
  */
void HAL_RCCEx_EnableMSIPLLMode(void)
{
 8007050:	b480      	push	{r7}
 8007052:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSIPLLEN) ;
 8007054:	4b05      	ldr	r3, [pc, #20]	; (800706c <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 8007056:	681b      	ldr	r3, [r3, #0]
 8007058:	4a04      	ldr	r2, [pc, #16]	; (800706c <HAL_RCCEx_EnableMSIPLLMode+0x1c>)
 800705a:	f043 0304 	orr.w	r3, r3, #4
 800705e:	6013      	str	r3, [r2, #0]
}
 8007060:	bf00      	nop
 8007062:	46bd      	mov	sp, r7
 8007064:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007068:	4770      	bx	lr
 800706a:	bf00      	nop
 800706c:	40021000 	.word	0x40021000

08007070 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8007070:	b580      	push	{r7, lr}
 8007072:	b084      	sub	sp, #16
 8007074:	af00      	add	r7, sp, #0
 8007076:	6078      	str	r0, [r7, #4]
 8007078:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800707a:	2300      	movs	r3, #0
 800707c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800707e:	4b74      	ldr	r3, [pc, #464]	; (8007250 <RCCEx_PLLSAI1_Config+0x1e0>)
 8007080:	68db      	ldr	r3, [r3, #12]
 8007082:	f003 0303 	and.w	r3, r3, #3
 8007086:	2b00      	cmp	r3, #0
 8007088:	d018      	beq.n	80070bc <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 800708a:	4b71      	ldr	r3, [pc, #452]	; (8007250 <RCCEx_PLLSAI1_Config+0x1e0>)
 800708c:	68db      	ldr	r3, [r3, #12]
 800708e:	f003 0203 	and.w	r2, r3, #3
 8007092:	687b      	ldr	r3, [r7, #4]
 8007094:	681b      	ldr	r3, [r3, #0]
 8007096:	429a      	cmp	r2, r3
 8007098:	d10d      	bne.n	80070b6 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 800709a:	687b      	ldr	r3, [r7, #4]
 800709c:	681b      	ldr	r3, [r3, #0]
       ||
 800709e:	2b00      	cmp	r3, #0
 80070a0:	d009      	beq.n	80070b6 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 80070a2:	4b6b      	ldr	r3, [pc, #428]	; (8007250 <RCCEx_PLLSAI1_Config+0x1e0>)
 80070a4:	68db      	ldr	r3, [r3, #12]
 80070a6:	091b      	lsrs	r3, r3, #4
 80070a8:	f003 0307 	and.w	r3, r3, #7
 80070ac:	1c5a      	adds	r2, r3, #1
 80070ae:	687b      	ldr	r3, [r7, #4]
 80070b0:	685b      	ldr	r3, [r3, #4]
       ||
 80070b2:	429a      	cmp	r2, r3
 80070b4:	d047      	beq.n	8007146 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 80070b6:	2301      	movs	r3, #1
 80070b8:	73fb      	strb	r3, [r7, #15]
 80070ba:	e044      	b.n	8007146 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 80070bc:	687b      	ldr	r3, [r7, #4]
 80070be:	681b      	ldr	r3, [r3, #0]
 80070c0:	2b03      	cmp	r3, #3
 80070c2:	d018      	beq.n	80070f6 <RCCEx_PLLSAI1_Config+0x86>
 80070c4:	2b03      	cmp	r3, #3
 80070c6:	d825      	bhi.n	8007114 <RCCEx_PLLSAI1_Config+0xa4>
 80070c8:	2b01      	cmp	r3, #1
 80070ca:	d002      	beq.n	80070d2 <RCCEx_PLLSAI1_Config+0x62>
 80070cc:	2b02      	cmp	r3, #2
 80070ce:	d009      	beq.n	80070e4 <RCCEx_PLLSAI1_Config+0x74>
 80070d0:	e020      	b.n	8007114 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80070d2:	4b5f      	ldr	r3, [pc, #380]	; (8007250 <RCCEx_PLLSAI1_Config+0x1e0>)
 80070d4:	681b      	ldr	r3, [r3, #0]
 80070d6:	f003 0302 	and.w	r3, r3, #2
 80070da:	2b00      	cmp	r3, #0
 80070dc:	d11d      	bne.n	800711a <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 80070de:	2301      	movs	r3, #1
 80070e0:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80070e2:	e01a      	b.n	800711a <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80070e4:	4b5a      	ldr	r3, [pc, #360]	; (8007250 <RCCEx_PLLSAI1_Config+0x1e0>)
 80070e6:	681b      	ldr	r3, [r3, #0]
 80070e8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80070ec:	2b00      	cmp	r3, #0
 80070ee:	d116      	bne.n	800711e <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 80070f0:	2301      	movs	r3, #1
 80070f2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80070f4:	e013      	b.n	800711e <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80070f6:	4b56      	ldr	r3, [pc, #344]	; (8007250 <RCCEx_PLLSAI1_Config+0x1e0>)
 80070f8:	681b      	ldr	r3, [r3, #0]
 80070fa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80070fe:	2b00      	cmp	r3, #0
 8007100:	d10f      	bne.n	8007122 <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8007102:	4b53      	ldr	r3, [pc, #332]	; (8007250 <RCCEx_PLLSAI1_Config+0x1e0>)
 8007104:	681b      	ldr	r3, [r3, #0]
 8007106:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800710a:	2b00      	cmp	r3, #0
 800710c:	d109      	bne.n	8007122 <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 800710e:	2301      	movs	r3, #1
 8007110:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8007112:	e006      	b.n	8007122 <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8007114:	2301      	movs	r3, #1
 8007116:	73fb      	strb	r3, [r7, #15]
      break;
 8007118:	e004      	b.n	8007124 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800711a:	bf00      	nop
 800711c:	e002      	b.n	8007124 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 800711e:	bf00      	nop
 8007120:	e000      	b.n	8007124 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8007122:	bf00      	nop
    }

    if(status == HAL_OK)
 8007124:	7bfb      	ldrb	r3, [r7, #15]
 8007126:	2b00      	cmp	r3, #0
 8007128:	d10d      	bne.n	8007146 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 800712a:	4b49      	ldr	r3, [pc, #292]	; (8007250 <RCCEx_PLLSAI1_Config+0x1e0>)
 800712c:	68db      	ldr	r3, [r3, #12]
 800712e:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8007132:	687b      	ldr	r3, [r7, #4]
 8007134:	6819      	ldr	r1, [r3, #0]
 8007136:	687b      	ldr	r3, [r7, #4]
 8007138:	685b      	ldr	r3, [r3, #4]
 800713a:	3b01      	subs	r3, #1
 800713c:	011b      	lsls	r3, r3, #4
 800713e:	430b      	orrs	r3, r1
 8007140:	4943      	ldr	r1, [pc, #268]	; (8007250 <RCCEx_PLLSAI1_Config+0x1e0>)
 8007142:	4313      	orrs	r3, r2
 8007144:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8007146:	7bfb      	ldrb	r3, [r7, #15]
 8007148:	2b00      	cmp	r3, #0
 800714a:	d17c      	bne.n	8007246 <RCCEx_PLLSAI1_Config+0x1d6>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 800714c:	4b40      	ldr	r3, [pc, #256]	; (8007250 <RCCEx_PLLSAI1_Config+0x1e0>)
 800714e:	681b      	ldr	r3, [r3, #0]
 8007150:	4a3f      	ldr	r2, [pc, #252]	; (8007250 <RCCEx_PLLSAI1_Config+0x1e0>)
 8007152:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8007156:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007158:	f7fb ffde 	bl	8003118 <HAL_GetTick>
 800715c:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800715e:	e009      	b.n	8007174 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8007160:	f7fb ffda 	bl	8003118 <HAL_GetTick>
 8007164:	4602      	mov	r2, r0
 8007166:	68bb      	ldr	r3, [r7, #8]
 8007168:	1ad3      	subs	r3, r2, r3
 800716a:	2b02      	cmp	r3, #2
 800716c:	d902      	bls.n	8007174 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 800716e:	2303      	movs	r3, #3
 8007170:	73fb      	strb	r3, [r7, #15]
        break;
 8007172:	e005      	b.n	8007180 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8007174:	4b36      	ldr	r3, [pc, #216]	; (8007250 <RCCEx_PLLSAI1_Config+0x1e0>)
 8007176:	681b      	ldr	r3, [r3, #0]
 8007178:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800717c:	2b00      	cmp	r3, #0
 800717e:	d1ef      	bne.n	8007160 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8007180:	7bfb      	ldrb	r3, [r7, #15]
 8007182:	2b00      	cmp	r3, #0
 8007184:	d15f      	bne.n	8007246 <RCCEx_PLLSAI1_Config+0x1d6>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8007186:	683b      	ldr	r3, [r7, #0]
 8007188:	2b00      	cmp	r3, #0
 800718a:	d110      	bne.n	80071ae <RCCEx_PLLSAI1_Config+0x13e>
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#else
        /* Configure the PLLSAI1 Division factor P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800718c:	4b30      	ldr	r3, [pc, #192]	; (8007250 <RCCEx_PLLSAI1_Config+0x1e0>)
 800718e:	691b      	ldr	r3, [r3, #16]
 8007190:	f023 4378 	bic.w	r3, r3, #4160749568	; 0xf8000000
 8007194:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8007198:	687a      	ldr	r2, [r7, #4]
 800719a:	6892      	ldr	r2, [r2, #8]
 800719c:	0211      	lsls	r1, r2, #8
 800719e:	687a      	ldr	r2, [r7, #4]
 80071a0:	68d2      	ldr	r2, [r2, #12]
 80071a2:	06d2      	lsls	r2, r2, #27
 80071a4:	430a      	orrs	r2, r1
 80071a6:	492a      	ldr	r1, [pc, #168]	; (8007250 <RCCEx_PLLSAI1_Config+0x1e0>)
 80071a8:	4313      	orrs	r3, r2
 80071aa:	610b      	str	r3, [r1, #16]
 80071ac:	e027      	b.n	80071fe <RCCEx_PLLSAI1_Config+0x18e>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 80071ae:	683b      	ldr	r3, [r7, #0]
 80071b0:	2b01      	cmp	r3, #1
 80071b2:	d112      	bne.n	80071da <RCCEx_PLLSAI1_Config+0x16a>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80071b4:	4b26      	ldr	r3, [pc, #152]	; (8007250 <RCCEx_PLLSAI1_Config+0x1e0>)
 80071b6:	691b      	ldr	r3, [r3, #16]
 80071b8:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 80071bc:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 80071c0:	687a      	ldr	r2, [r7, #4]
 80071c2:	6892      	ldr	r2, [r2, #8]
 80071c4:	0211      	lsls	r1, r2, #8
 80071c6:	687a      	ldr	r2, [r7, #4]
 80071c8:	6912      	ldr	r2, [r2, #16]
 80071ca:	0852      	lsrs	r2, r2, #1
 80071cc:	3a01      	subs	r2, #1
 80071ce:	0552      	lsls	r2, r2, #21
 80071d0:	430a      	orrs	r2, r1
 80071d2:	491f      	ldr	r1, [pc, #124]	; (8007250 <RCCEx_PLLSAI1_Config+0x1e0>)
 80071d4:	4313      	orrs	r3, r2
 80071d6:	610b      	str	r3, [r1, #16]
 80071d8:	e011      	b.n	80071fe <RCCEx_PLLSAI1_Config+0x18e>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80071da:	4b1d      	ldr	r3, [pc, #116]	; (8007250 <RCCEx_PLLSAI1_Config+0x1e0>)
 80071dc:	691b      	ldr	r3, [r3, #16]
 80071de:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 80071e2:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 80071e6:	687a      	ldr	r2, [r7, #4]
 80071e8:	6892      	ldr	r2, [r2, #8]
 80071ea:	0211      	lsls	r1, r2, #8
 80071ec:	687a      	ldr	r2, [r7, #4]
 80071ee:	6952      	ldr	r2, [r2, #20]
 80071f0:	0852      	lsrs	r2, r2, #1
 80071f2:	3a01      	subs	r2, #1
 80071f4:	0652      	lsls	r2, r2, #25
 80071f6:	430a      	orrs	r2, r1
 80071f8:	4915      	ldr	r1, [pc, #84]	; (8007250 <RCCEx_PLLSAI1_Config+0x1e0>)
 80071fa:	4313      	orrs	r3, r2
 80071fc:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 80071fe:	4b14      	ldr	r3, [pc, #80]	; (8007250 <RCCEx_PLLSAI1_Config+0x1e0>)
 8007200:	681b      	ldr	r3, [r3, #0]
 8007202:	4a13      	ldr	r2, [pc, #76]	; (8007250 <RCCEx_PLLSAI1_Config+0x1e0>)
 8007204:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8007208:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800720a:	f7fb ff85 	bl	8003118 <HAL_GetTick>
 800720e:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8007210:	e009      	b.n	8007226 <RCCEx_PLLSAI1_Config+0x1b6>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8007212:	f7fb ff81 	bl	8003118 <HAL_GetTick>
 8007216:	4602      	mov	r2, r0
 8007218:	68bb      	ldr	r3, [r7, #8]
 800721a:	1ad3      	subs	r3, r2, r3
 800721c:	2b02      	cmp	r3, #2
 800721e:	d902      	bls.n	8007226 <RCCEx_PLLSAI1_Config+0x1b6>
        {
          status = HAL_TIMEOUT;
 8007220:	2303      	movs	r3, #3
 8007222:	73fb      	strb	r3, [r7, #15]
          break;
 8007224:	e005      	b.n	8007232 <RCCEx_PLLSAI1_Config+0x1c2>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8007226:	4b0a      	ldr	r3, [pc, #40]	; (8007250 <RCCEx_PLLSAI1_Config+0x1e0>)
 8007228:	681b      	ldr	r3, [r3, #0]
 800722a:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800722e:	2b00      	cmp	r3, #0
 8007230:	d0ef      	beq.n	8007212 <RCCEx_PLLSAI1_Config+0x1a2>
        }
      }

      if(status == HAL_OK)
 8007232:	7bfb      	ldrb	r3, [r7, #15]
 8007234:	2b00      	cmp	r3, #0
 8007236:	d106      	bne.n	8007246 <RCCEx_PLLSAI1_Config+0x1d6>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8007238:	4b05      	ldr	r3, [pc, #20]	; (8007250 <RCCEx_PLLSAI1_Config+0x1e0>)
 800723a:	691a      	ldr	r2, [r3, #16]
 800723c:	687b      	ldr	r3, [r7, #4]
 800723e:	699b      	ldr	r3, [r3, #24]
 8007240:	4903      	ldr	r1, [pc, #12]	; (8007250 <RCCEx_PLLSAI1_Config+0x1e0>)
 8007242:	4313      	orrs	r3, r2
 8007244:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8007246:	7bfb      	ldrb	r3, [r7, #15]
}
 8007248:	4618      	mov	r0, r3
 800724a:	3710      	adds	r7, #16
 800724c:	46bd      	mov	sp, r7
 800724e:	bd80      	pop	{r7, pc}
 8007250:	40021000 	.word	0x40021000

08007254 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8007254:	b580      	push	{r7, lr}
 8007256:	b082      	sub	sp, #8
 8007258:	af00      	add	r7, sp, #0
 800725a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800725c:	687b      	ldr	r3, [r7, #4]
 800725e:	2b00      	cmp	r3, #0
 8007260:	d101      	bne.n	8007266 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8007262:	2301      	movs	r3, #1
 8007264:	e049      	b.n	80072fa <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8007266:	687b      	ldr	r3, [r7, #4]
 8007268:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800726c:	b2db      	uxtb	r3, r3
 800726e:	2b00      	cmp	r3, #0
 8007270:	d106      	bne.n	8007280 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007272:	687b      	ldr	r3, [r7, #4]
 8007274:	2200      	movs	r2, #0
 8007276:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800727a:	6878      	ldr	r0, [r7, #4]
 800727c:	f000 f841 	bl	8007302 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007280:	687b      	ldr	r3, [r7, #4]
 8007282:	2202      	movs	r2, #2
 8007284:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007288:	687b      	ldr	r3, [r7, #4]
 800728a:	681a      	ldr	r2, [r3, #0]
 800728c:	687b      	ldr	r3, [r7, #4]
 800728e:	3304      	adds	r3, #4
 8007290:	4619      	mov	r1, r3
 8007292:	4610      	mov	r0, r2
 8007294:	f000 fb42 	bl	800791c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007298:	687b      	ldr	r3, [r7, #4]
 800729a:	2201      	movs	r2, #1
 800729c:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80072a0:	687b      	ldr	r3, [r7, #4]
 80072a2:	2201      	movs	r2, #1
 80072a4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80072a8:	687b      	ldr	r3, [r7, #4]
 80072aa:	2201      	movs	r2, #1
 80072ac:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80072b0:	687b      	ldr	r3, [r7, #4]
 80072b2:	2201      	movs	r2, #1
 80072b4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80072b8:	687b      	ldr	r3, [r7, #4]
 80072ba:	2201      	movs	r2, #1
 80072bc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80072c0:	687b      	ldr	r3, [r7, #4]
 80072c2:	2201      	movs	r2, #1
 80072c4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80072c8:	687b      	ldr	r3, [r7, #4]
 80072ca:	2201      	movs	r2, #1
 80072cc:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80072d0:	687b      	ldr	r3, [r7, #4]
 80072d2:	2201      	movs	r2, #1
 80072d4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80072d8:	687b      	ldr	r3, [r7, #4]
 80072da:	2201      	movs	r2, #1
 80072dc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80072e0:	687b      	ldr	r3, [r7, #4]
 80072e2:	2201      	movs	r2, #1
 80072e4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 80072e8:	687b      	ldr	r3, [r7, #4]
 80072ea:	2201      	movs	r2, #1
 80072ec:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80072f0:	687b      	ldr	r3, [r7, #4]
 80072f2:	2201      	movs	r2, #1
 80072f4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80072f8:	2300      	movs	r3, #0
}
 80072fa:	4618      	mov	r0, r3
 80072fc:	3708      	adds	r7, #8
 80072fe:	46bd      	mov	sp, r7
 8007300:	bd80      	pop	{r7, pc}

08007302 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8007302:	b480      	push	{r7}
 8007304:	b083      	sub	sp, #12
 8007306:	af00      	add	r7, sp, #0
 8007308:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 800730a:	bf00      	nop
 800730c:	370c      	adds	r7, #12
 800730e:	46bd      	mov	sp, r7
 8007310:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007314:	4770      	bx	lr
	...

08007318 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8007318:	b480      	push	{r7}
 800731a:	b085      	sub	sp, #20
 800731c:	af00      	add	r7, sp, #0
 800731e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8007320:	687b      	ldr	r3, [r7, #4]
 8007322:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007326:	b2db      	uxtb	r3, r3
 8007328:	2b01      	cmp	r3, #1
 800732a:	d001      	beq.n	8007330 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800732c:	2301      	movs	r3, #1
 800732e:	e03b      	b.n	80073a8 <HAL_TIM_Base_Start_IT+0x90>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007330:	687b      	ldr	r3, [r7, #4]
 8007332:	2202      	movs	r2, #2
 8007334:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8007338:	687b      	ldr	r3, [r7, #4]
 800733a:	681b      	ldr	r3, [r3, #0]
 800733c:	68da      	ldr	r2, [r3, #12]
 800733e:	687b      	ldr	r3, [r7, #4]
 8007340:	681b      	ldr	r3, [r3, #0]
 8007342:	f042 0201 	orr.w	r2, r2, #1
 8007346:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007348:	687b      	ldr	r3, [r7, #4]
 800734a:	681b      	ldr	r3, [r3, #0]
 800734c:	4a19      	ldr	r2, [pc, #100]	; (80073b4 <HAL_TIM_Base_Start_IT+0x9c>)
 800734e:	4293      	cmp	r3, r2
 8007350:	d009      	beq.n	8007366 <HAL_TIM_Base_Start_IT+0x4e>
 8007352:	687b      	ldr	r3, [r7, #4]
 8007354:	681b      	ldr	r3, [r3, #0]
 8007356:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800735a:	d004      	beq.n	8007366 <HAL_TIM_Base_Start_IT+0x4e>
 800735c:	687b      	ldr	r3, [r7, #4]
 800735e:	681b      	ldr	r3, [r3, #0]
 8007360:	4a15      	ldr	r2, [pc, #84]	; (80073b8 <HAL_TIM_Base_Start_IT+0xa0>)
 8007362:	4293      	cmp	r3, r2
 8007364:	d115      	bne.n	8007392 <HAL_TIM_Base_Start_IT+0x7a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8007366:	687b      	ldr	r3, [r7, #4]
 8007368:	681b      	ldr	r3, [r3, #0]
 800736a:	689a      	ldr	r2, [r3, #8]
 800736c:	4b13      	ldr	r3, [pc, #76]	; (80073bc <HAL_TIM_Base_Start_IT+0xa4>)
 800736e:	4013      	ands	r3, r2
 8007370:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007372:	68fb      	ldr	r3, [r7, #12]
 8007374:	2b06      	cmp	r3, #6
 8007376:	d015      	beq.n	80073a4 <HAL_TIM_Base_Start_IT+0x8c>
 8007378:	68fb      	ldr	r3, [r7, #12]
 800737a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800737e:	d011      	beq.n	80073a4 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 8007380:	687b      	ldr	r3, [r7, #4]
 8007382:	681b      	ldr	r3, [r3, #0]
 8007384:	681a      	ldr	r2, [r3, #0]
 8007386:	687b      	ldr	r3, [r7, #4]
 8007388:	681b      	ldr	r3, [r3, #0]
 800738a:	f042 0201 	orr.w	r2, r2, #1
 800738e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007390:	e008      	b.n	80073a4 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007392:	687b      	ldr	r3, [r7, #4]
 8007394:	681b      	ldr	r3, [r3, #0]
 8007396:	681a      	ldr	r2, [r3, #0]
 8007398:	687b      	ldr	r3, [r7, #4]
 800739a:	681b      	ldr	r3, [r3, #0]
 800739c:	f042 0201 	orr.w	r2, r2, #1
 80073a0:	601a      	str	r2, [r3, #0]
 80073a2:	e000      	b.n	80073a6 <HAL_TIM_Base_Start_IT+0x8e>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80073a4:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80073a6:	2300      	movs	r3, #0
}
 80073a8:	4618      	mov	r0, r3
 80073aa:	3714      	adds	r7, #20
 80073ac:	46bd      	mov	sp, r7
 80073ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80073b2:	4770      	bx	lr
 80073b4:	40012c00 	.word	0x40012c00
 80073b8:	40014000 	.word	0x40014000
 80073bc:	00010007 	.word	0x00010007

080073c0 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80073c0:	b580      	push	{r7, lr}
 80073c2:	b082      	sub	sp, #8
 80073c4:	af00      	add	r7, sp, #0
 80073c6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80073c8:	687b      	ldr	r3, [r7, #4]
 80073ca:	2b00      	cmp	r3, #0
 80073cc:	d101      	bne.n	80073d2 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80073ce:	2301      	movs	r3, #1
 80073d0:	e049      	b.n	8007466 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80073d2:	687b      	ldr	r3, [r7, #4]
 80073d4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80073d8:	b2db      	uxtb	r3, r3
 80073da:	2b00      	cmp	r3, #0
 80073dc:	d106      	bne.n	80073ec <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80073de:	687b      	ldr	r3, [r7, #4]
 80073e0:	2200      	movs	r2, #0
 80073e2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80073e6:	6878      	ldr	r0, [r7, #4]
 80073e8:	f7fb fb68 	bl	8002abc <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80073ec:	687b      	ldr	r3, [r7, #4]
 80073ee:	2202      	movs	r2, #2
 80073f0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80073f4:	687b      	ldr	r3, [r7, #4]
 80073f6:	681a      	ldr	r2, [r3, #0]
 80073f8:	687b      	ldr	r3, [r7, #4]
 80073fa:	3304      	adds	r3, #4
 80073fc:	4619      	mov	r1, r3
 80073fe:	4610      	mov	r0, r2
 8007400:	f000 fa8c 	bl	800791c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007404:	687b      	ldr	r3, [r7, #4]
 8007406:	2201      	movs	r2, #1
 8007408:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800740c:	687b      	ldr	r3, [r7, #4]
 800740e:	2201      	movs	r2, #1
 8007410:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8007414:	687b      	ldr	r3, [r7, #4]
 8007416:	2201      	movs	r2, #1
 8007418:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800741c:	687b      	ldr	r3, [r7, #4]
 800741e:	2201      	movs	r2, #1
 8007420:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8007424:	687b      	ldr	r3, [r7, #4]
 8007426:	2201      	movs	r2, #1
 8007428:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 800742c:	687b      	ldr	r3, [r7, #4]
 800742e:	2201      	movs	r2, #1
 8007430:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8007434:	687b      	ldr	r3, [r7, #4]
 8007436:	2201      	movs	r2, #1
 8007438:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800743c:	687b      	ldr	r3, [r7, #4]
 800743e:	2201      	movs	r2, #1
 8007440:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8007444:	687b      	ldr	r3, [r7, #4]
 8007446:	2201      	movs	r2, #1
 8007448:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800744c:	687b      	ldr	r3, [r7, #4]
 800744e:	2201      	movs	r2, #1
 8007450:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8007454:	687b      	ldr	r3, [r7, #4]
 8007456:	2201      	movs	r2, #1
 8007458:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800745c:	687b      	ldr	r3, [r7, #4]
 800745e:	2201      	movs	r2, #1
 8007460:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8007464:	2300      	movs	r3, #0
}
 8007466:	4618      	mov	r0, r3
 8007468:	3708      	adds	r7, #8
 800746a:	46bd      	mov	sp, r7
 800746c:	bd80      	pop	{r7, pc}

0800746e <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800746e:	b580      	push	{r7, lr}
 8007470:	b082      	sub	sp, #8
 8007472:	af00      	add	r7, sp, #0
 8007474:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8007476:	687b      	ldr	r3, [r7, #4]
 8007478:	681b      	ldr	r3, [r3, #0]
 800747a:	691b      	ldr	r3, [r3, #16]
 800747c:	f003 0302 	and.w	r3, r3, #2
 8007480:	2b02      	cmp	r3, #2
 8007482:	d122      	bne.n	80074ca <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8007484:	687b      	ldr	r3, [r7, #4]
 8007486:	681b      	ldr	r3, [r3, #0]
 8007488:	68db      	ldr	r3, [r3, #12]
 800748a:	f003 0302 	and.w	r3, r3, #2
 800748e:	2b02      	cmp	r3, #2
 8007490:	d11b      	bne.n	80074ca <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8007492:	687b      	ldr	r3, [r7, #4]
 8007494:	681b      	ldr	r3, [r3, #0]
 8007496:	f06f 0202 	mvn.w	r2, #2
 800749a:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800749c:	687b      	ldr	r3, [r7, #4]
 800749e:	2201      	movs	r2, #1
 80074a0:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80074a2:	687b      	ldr	r3, [r7, #4]
 80074a4:	681b      	ldr	r3, [r3, #0]
 80074a6:	699b      	ldr	r3, [r3, #24]
 80074a8:	f003 0303 	and.w	r3, r3, #3
 80074ac:	2b00      	cmp	r3, #0
 80074ae:	d003      	beq.n	80074b8 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80074b0:	6878      	ldr	r0, [r7, #4]
 80074b2:	f000 fa15 	bl	80078e0 <HAL_TIM_IC_CaptureCallback>
 80074b6:	e005      	b.n	80074c4 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80074b8:	6878      	ldr	r0, [r7, #4]
 80074ba:	f000 fa07 	bl	80078cc <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80074be:	6878      	ldr	r0, [r7, #4]
 80074c0:	f000 fa18 	bl	80078f4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80074c4:	687b      	ldr	r3, [r7, #4]
 80074c6:	2200      	movs	r2, #0
 80074c8:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80074ca:	687b      	ldr	r3, [r7, #4]
 80074cc:	681b      	ldr	r3, [r3, #0]
 80074ce:	691b      	ldr	r3, [r3, #16]
 80074d0:	f003 0304 	and.w	r3, r3, #4
 80074d4:	2b04      	cmp	r3, #4
 80074d6:	d122      	bne.n	800751e <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80074d8:	687b      	ldr	r3, [r7, #4]
 80074da:	681b      	ldr	r3, [r3, #0]
 80074dc:	68db      	ldr	r3, [r3, #12]
 80074de:	f003 0304 	and.w	r3, r3, #4
 80074e2:	2b04      	cmp	r3, #4
 80074e4:	d11b      	bne.n	800751e <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80074e6:	687b      	ldr	r3, [r7, #4]
 80074e8:	681b      	ldr	r3, [r3, #0]
 80074ea:	f06f 0204 	mvn.w	r2, #4
 80074ee:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80074f0:	687b      	ldr	r3, [r7, #4]
 80074f2:	2202      	movs	r2, #2
 80074f4:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80074f6:	687b      	ldr	r3, [r7, #4]
 80074f8:	681b      	ldr	r3, [r3, #0]
 80074fa:	699b      	ldr	r3, [r3, #24]
 80074fc:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8007500:	2b00      	cmp	r3, #0
 8007502:	d003      	beq.n	800750c <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007504:	6878      	ldr	r0, [r7, #4]
 8007506:	f000 f9eb 	bl	80078e0 <HAL_TIM_IC_CaptureCallback>
 800750a:	e005      	b.n	8007518 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800750c:	6878      	ldr	r0, [r7, #4]
 800750e:	f000 f9dd 	bl	80078cc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007512:	6878      	ldr	r0, [r7, #4]
 8007514:	f000 f9ee 	bl	80078f4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007518:	687b      	ldr	r3, [r7, #4]
 800751a:	2200      	movs	r2, #0
 800751c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800751e:	687b      	ldr	r3, [r7, #4]
 8007520:	681b      	ldr	r3, [r3, #0]
 8007522:	691b      	ldr	r3, [r3, #16]
 8007524:	f003 0308 	and.w	r3, r3, #8
 8007528:	2b08      	cmp	r3, #8
 800752a:	d122      	bne.n	8007572 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800752c:	687b      	ldr	r3, [r7, #4]
 800752e:	681b      	ldr	r3, [r3, #0]
 8007530:	68db      	ldr	r3, [r3, #12]
 8007532:	f003 0308 	and.w	r3, r3, #8
 8007536:	2b08      	cmp	r3, #8
 8007538:	d11b      	bne.n	8007572 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800753a:	687b      	ldr	r3, [r7, #4]
 800753c:	681b      	ldr	r3, [r3, #0]
 800753e:	f06f 0208 	mvn.w	r2, #8
 8007542:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8007544:	687b      	ldr	r3, [r7, #4]
 8007546:	2204      	movs	r2, #4
 8007548:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800754a:	687b      	ldr	r3, [r7, #4]
 800754c:	681b      	ldr	r3, [r3, #0]
 800754e:	69db      	ldr	r3, [r3, #28]
 8007550:	f003 0303 	and.w	r3, r3, #3
 8007554:	2b00      	cmp	r3, #0
 8007556:	d003      	beq.n	8007560 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007558:	6878      	ldr	r0, [r7, #4]
 800755a:	f000 f9c1 	bl	80078e0 <HAL_TIM_IC_CaptureCallback>
 800755e:	e005      	b.n	800756c <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8007560:	6878      	ldr	r0, [r7, #4]
 8007562:	f000 f9b3 	bl	80078cc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007566:	6878      	ldr	r0, [r7, #4]
 8007568:	f000 f9c4 	bl	80078f4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800756c:	687b      	ldr	r3, [r7, #4]
 800756e:	2200      	movs	r2, #0
 8007570:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8007572:	687b      	ldr	r3, [r7, #4]
 8007574:	681b      	ldr	r3, [r3, #0]
 8007576:	691b      	ldr	r3, [r3, #16]
 8007578:	f003 0310 	and.w	r3, r3, #16
 800757c:	2b10      	cmp	r3, #16
 800757e:	d122      	bne.n	80075c6 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8007580:	687b      	ldr	r3, [r7, #4]
 8007582:	681b      	ldr	r3, [r3, #0]
 8007584:	68db      	ldr	r3, [r3, #12]
 8007586:	f003 0310 	and.w	r3, r3, #16
 800758a:	2b10      	cmp	r3, #16
 800758c:	d11b      	bne.n	80075c6 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800758e:	687b      	ldr	r3, [r7, #4]
 8007590:	681b      	ldr	r3, [r3, #0]
 8007592:	f06f 0210 	mvn.w	r2, #16
 8007596:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8007598:	687b      	ldr	r3, [r7, #4]
 800759a:	2208      	movs	r2, #8
 800759c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800759e:	687b      	ldr	r3, [r7, #4]
 80075a0:	681b      	ldr	r3, [r3, #0]
 80075a2:	69db      	ldr	r3, [r3, #28]
 80075a4:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80075a8:	2b00      	cmp	r3, #0
 80075aa:	d003      	beq.n	80075b4 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80075ac:	6878      	ldr	r0, [r7, #4]
 80075ae:	f000 f997 	bl	80078e0 <HAL_TIM_IC_CaptureCallback>
 80075b2:	e005      	b.n	80075c0 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80075b4:	6878      	ldr	r0, [r7, #4]
 80075b6:	f000 f989 	bl	80078cc <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80075ba:	6878      	ldr	r0, [r7, #4]
 80075bc:	f000 f99a 	bl	80078f4 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80075c0:	687b      	ldr	r3, [r7, #4]
 80075c2:	2200      	movs	r2, #0
 80075c4:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80075c6:	687b      	ldr	r3, [r7, #4]
 80075c8:	681b      	ldr	r3, [r3, #0]
 80075ca:	691b      	ldr	r3, [r3, #16]
 80075cc:	f003 0301 	and.w	r3, r3, #1
 80075d0:	2b01      	cmp	r3, #1
 80075d2:	d10e      	bne.n	80075f2 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80075d4:	687b      	ldr	r3, [r7, #4]
 80075d6:	681b      	ldr	r3, [r3, #0]
 80075d8:	68db      	ldr	r3, [r3, #12]
 80075da:	f003 0301 	and.w	r3, r3, #1
 80075de:	2b01      	cmp	r3, #1
 80075e0:	d107      	bne.n	80075f2 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80075e2:	687b      	ldr	r3, [r7, #4]
 80075e4:	681b      	ldr	r3, [r3, #0]
 80075e6:	f06f 0201 	mvn.w	r2, #1
 80075ea:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80075ec:	6878      	ldr	r0, [r7, #4]
 80075ee:	f7fb f905 	bl	80027fc <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 80075f2:	687b      	ldr	r3, [r7, #4]
 80075f4:	681b      	ldr	r3, [r3, #0]
 80075f6:	691b      	ldr	r3, [r3, #16]
 80075f8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80075fc:	2b80      	cmp	r3, #128	; 0x80
 80075fe:	d10e      	bne.n	800761e <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8007600:	687b      	ldr	r3, [r7, #4]
 8007602:	681b      	ldr	r3, [r3, #0]
 8007604:	68db      	ldr	r3, [r3, #12]
 8007606:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800760a:	2b80      	cmp	r3, #128	; 0x80
 800760c:	d107      	bne.n	800761e <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800760e:	687b      	ldr	r3, [r7, #4]
 8007610:	681b      	ldr	r3, [r3, #0]
 8007612:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8007616:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8007618:	6878      	ldr	r0, [r7, #4]
 800761a:	f000 fd49 	bl	80080b0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 800761e:	687b      	ldr	r3, [r7, #4]
 8007620:	681b      	ldr	r3, [r3, #0]
 8007622:	691b      	ldr	r3, [r3, #16]
 8007624:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007628:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800762c:	d10e      	bne.n	800764c <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800762e:	687b      	ldr	r3, [r7, #4]
 8007630:	681b      	ldr	r3, [r3, #0]
 8007632:	68db      	ldr	r3, [r3, #12]
 8007634:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007638:	2b80      	cmp	r3, #128	; 0x80
 800763a:	d107      	bne.n	800764c <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800763c:	687b      	ldr	r3, [r7, #4]
 800763e:	681b      	ldr	r3, [r3, #0]
 8007640:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8007644:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8007646:	6878      	ldr	r0, [r7, #4]
 8007648:	f000 fd3c 	bl	80080c4 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800764c:	687b      	ldr	r3, [r7, #4]
 800764e:	681b      	ldr	r3, [r3, #0]
 8007650:	691b      	ldr	r3, [r3, #16]
 8007652:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007656:	2b40      	cmp	r3, #64	; 0x40
 8007658:	d10e      	bne.n	8007678 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800765a:	687b      	ldr	r3, [r7, #4]
 800765c:	681b      	ldr	r3, [r3, #0]
 800765e:	68db      	ldr	r3, [r3, #12]
 8007660:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007664:	2b40      	cmp	r3, #64	; 0x40
 8007666:	d107      	bne.n	8007678 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8007668:	687b      	ldr	r3, [r7, #4]
 800766a:	681b      	ldr	r3, [r3, #0]
 800766c:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8007670:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8007672:	6878      	ldr	r0, [r7, #4]
 8007674:	f000 f948 	bl	8007908 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8007678:	687b      	ldr	r3, [r7, #4]
 800767a:	681b      	ldr	r3, [r3, #0]
 800767c:	691b      	ldr	r3, [r3, #16]
 800767e:	f003 0320 	and.w	r3, r3, #32
 8007682:	2b20      	cmp	r3, #32
 8007684:	d10e      	bne.n	80076a4 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8007686:	687b      	ldr	r3, [r7, #4]
 8007688:	681b      	ldr	r3, [r3, #0]
 800768a:	68db      	ldr	r3, [r3, #12]
 800768c:	f003 0320 	and.w	r3, r3, #32
 8007690:	2b20      	cmp	r3, #32
 8007692:	d107      	bne.n	80076a4 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8007694:	687b      	ldr	r3, [r7, #4]
 8007696:	681b      	ldr	r3, [r3, #0]
 8007698:	f06f 0220 	mvn.w	r2, #32
 800769c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800769e:	6878      	ldr	r0, [r7, #4]
 80076a0:	f000 fcfc 	bl	800809c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80076a4:	bf00      	nop
 80076a6:	3708      	adds	r7, #8
 80076a8:	46bd      	mov	sp, r7
 80076aa:	bd80      	pop	{r7, pc}

080076ac <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80076ac:	b580      	push	{r7, lr}
 80076ae:	b084      	sub	sp, #16
 80076b0:	af00      	add	r7, sp, #0
 80076b2:	60f8      	str	r0, [r7, #12]
 80076b4:	60b9      	str	r1, [r7, #8]
 80076b6:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80076b8:	68fb      	ldr	r3, [r7, #12]
 80076ba:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80076be:	2b01      	cmp	r3, #1
 80076c0:	d101      	bne.n	80076c6 <HAL_TIM_PWM_ConfigChannel+0x1a>
 80076c2:	2302      	movs	r3, #2
 80076c4:	e0fd      	b.n	80078c2 <HAL_TIM_PWM_ConfigChannel+0x216>
 80076c6:	68fb      	ldr	r3, [r7, #12]
 80076c8:	2201      	movs	r2, #1
 80076ca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 80076ce:	687b      	ldr	r3, [r7, #4]
 80076d0:	2b14      	cmp	r3, #20
 80076d2:	f200 80f0 	bhi.w	80078b6 <HAL_TIM_PWM_ConfigChannel+0x20a>
 80076d6:	a201      	add	r2, pc, #4	; (adr r2, 80076dc <HAL_TIM_PWM_ConfigChannel+0x30>)
 80076d8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80076dc:	08007731 	.word	0x08007731
 80076e0:	080078b7 	.word	0x080078b7
 80076e4:	080078b7 	.word	0x080078b7
 80076e8:	080078b7 	.word	0x080078b7
 80076ec:	08007771 	.word	0x08007771
 80076f0:	080078b7 	.word	0x080078b7
 80076f4:	080078b7 	.word	0x080078b7
 80076f8:	080078b7 	.word	0x080078b7
 80076fc:	080077b3 	.word	0x080077b3
 8007700:	080078b7 	.word	0x080078b7
 8007704:	080078b7 	.word	0x080078b7
 8007708:	080078b7 	.word	0x080078b7
 800770c:	080077f3 	.word	0x080077f3
 8007710:	080078b7 	.word	0x080078b7
 8007714:	080078b7 	.word	0x080078b7
 8007718:	080078b7 	.word	0x080078b7
 800771c:	08007835 	.word	0x08007835
 8007720:	080078b7 	.word	0x080078b7
 8007724:	080078b7 	.word	0x080078b7
 8007728:	080078b7 	.word	0x080078b7
 800772c:	08007875 	.word	0x08007875
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8007730:	68fb      	ldr	r3, [r7, #12]
 8007732:	681b      	ldr	r3, [r3, #0]
 8007734:	68b9      	ldr	r1, [r7, #8]
 8007736:	4618      	mov	r0, r3
 8007738:	f000 f954 	bl	80079e4 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800773c:	68fb      	ldr	r3, [r7, #12]
 800773e:	681b      	ldr	r3, [r3, #0]
 8007740:	699a      	ldr	r2, [r3, #24]
 8007742:	68fb      	ldr	r3, [r7, #12]
 8007744:	681b      	ldr	r3, [r3, #0]
 8007746:	f042 0208 	orr.w	r2, r2, #8
 800774a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800774c:	68fb      	ldr	r3, [r7, #12]
 800774e:	681b      	ldr	r3, [r3, #0]
 8007750:	699a      	ldr	r2, [r3, #24]
 8007752:	68fb      	ldr	r3, [r7, #12]
 8007754:	681b      	ldr	r3, [r3, #0]
 8007756:	f022 0204 	bic.w	r2, r2, #4
 800775a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800775c:	68fb      	ldr	r3, [r7, #12]
 800775e:	681b      	ldr	r3, [r3, #0]
 8007760:	6999      	ldr	r1, [r3, #24]
 8007762:	68bb      	ldr	r3, [r7, #8]
 8007764:	691a      	ldr	r2, [r3, #16]
 8007766:	68fb      	ldr	r3, [r7, #12]
 8007768:	681b      	ldr	r3, [r3, #0]
 800776a:	430a      	orrs	r2, r1
 800776c:	619a      	str	r2, [r3, #24]
      break;
 800776e:	e0a3      	b.n	80078b8 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8007770:	68fb      	ldr	r3, [r7, #12]
 8007772:	681b      	ldr	r3, [r3, #0]
 8007774:	68b9      	ldr	r1, [r7, #8]
 8007776:	4618      	mov	r0, r3
 8007778:	f000 f9b0 	bl	8007adc <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800777c:	68fb      	ldr	r3, [r7, #12]
 800777e:	681b      	ldr	r3, [r3, #0]
 8007780:	699a      	ldr	r2, [r3, #24]
 8007782:	68fb      	ldr	r3, [r7, #12]
 8007784:	681b      	ldr	r3, [r3, #0]
 8007786:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800778a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800778c:	68fb      	ldr	r3, [r7, #12]
 800778e:	681b      	ldr	r3, [r3, #0]
 8007790:	699a      	ldr	r2, [r3, #24]
 8007792:	68fb      	ldr	r3, [r7, #12]
 8007794:	681b      	ldr	r3, [r3, #0]
 8007796:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800779a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800779c:	68fb      	ldr	r3, [r7, #12]
 800779e:	681b      	ldr	r3, [r3, #0]
 80077a0:	6999      	ldr	r1, [r3, #24]
 80077a2:	68bb      	ldr	r3, [r7, #8]
 80077a4:	691b      	ldr	r3, [r3, #16]
 80077a6:	021a      	lsls	r2, r3, #8
 80077a8:	68fb      	ldr	r3, [r7, #12]
 80077aa:	681b      	ldr	r3, [r3, #0]
 80077ac:	430a      	orrs	r2, r1
 80077ae:	619a      	str	r2, [r3, #24]
      break;
 80077b0:	e082      	b.n	80078b8 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80077b2:	68fb      	ldr	r3, [r7, #12]
 80077b4:	681b      	ldr	r3, [r3, #0]
 80077b6:	68b9      	ldr	r1, [r7, #8]
 80077b8:	4618      	mov	r0, r3
 80077ba:	f000 fa09 	bl	8007bd0 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80077be:	68fb      	ldr	r3, [r7, #12]
 80077c0:	681b      	ldr	r3, [r3, #0]
 80077c2:	69da      	ldr	r2, [r3, #28]
 80077c4:	68fb      	ldr	r3, [r7, #12]
 80077c6:	681b      	ldr	r3, [r3, #0]
 80077c8:	f042 0208 	orr.w	r2, r2, #8
 80077cc:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80077ce:	68fb      	ldr	r3, [r7, #12]
 80077d0:	681b      	ldr	r3, [r3, #0]
 80077d2:	69da      	ldr	r2, [r3, #28]
 80077d4:	68fb      	ldr	r3, [r7, #12]
 80077d6:	681b      	ldr	r3, [r3, #0]
 80077d8:	f022 0204 	bic.w	r2, r2, #4
 80077dc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80077de:	68fb      	ldr	r3, [r7, #12]
 80077e0:	681b      	ldr	r3, [r3, #0]
 80077e2:	69d9      	ldr	r1, [r3, #28]
 80077e4:	68bb      	ldr	r3, [r7, #8]
 80077e6:	691a      	ldr	r2, [r3, #16]
 80077e8:	68fb      	ldr	r3, [r7, #12]
 80077ea:	681b      	ldr	r3, [r3, #0]
 80077ec:	430a      	orrs	r2, r1
 80077ee:	61da      	str	r2, [r3, #28]
      break;
 80077f0:	e062      	b.n	80078b8 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80077f2:	68fb      	ldr	r3, [r7, #12]
 80077f4:	681b      	ldr	r3, [r3, #0]
 80077f6:	68b9      	ldr	r1, [r7, #8]
 80077f8:	4618      	mov	r0, r3
 80077fa:	f000 fa61 	bl	8007cc0 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80077fe:	68fb      	ldr	r3, [r7, #12]
 8007800:	681b      	ldr	r3, [r3, #0]
 8007802:	69da      	ldr	r2, [r3, #28]
 8007804:	68fb      	ldr	r3, [r7, #12]
 8007806:	681b      	ldr	r3, [r3, #0]
 8007808:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800780c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800780e:	68fb      	ldr	r3, [r7, #12]
 8007810:	681b      	ldr	r3, [r3, #0]
 8007812:	69da      	ldr	r2, [r3, #28]
 8007814:	68fb      	ldr	r3, [r7, #12]
 8007816:	681b      	ldr	r3, [r3, #0]
 8007818:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800781c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800781e:	68fb      	ldr	r3, [r7, #12]
 8007820:	681b      	ldr	r3, [r3, #0]
 8007822:	69d9      	ldr	r1, [r3, #28]
 8007824:	68bb      	ldr	r3, [r7, #8]
 8007826:	691b      	ldr	r3, [r3, #16]
 8007828:	021a      	lsls	r2, r3, #8
 800782a:	68fb      	ldr	r3, [r7, #12]
 800782c:	681b      	ldr	r3, [r3, #0]
 800782e:	430a      	orrs	r2, r1
 8007830:	61da      	str	r2, [r3, #28]
      break;
 8007832:	e041      	b.n	80078b8 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8007834:	68fb      	ldr	r3, [r7, #12]
 8007836:	681b      	ldr	r3, [r3, #0]
 8007838:	68b9      	ldr	r1, [r7, #8]
 800783a:	4618      	mov	r0, r3
 800783c:	f000 fa9e 	bl	8007d7c <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8007840:	68fb      	ldr	r3, [r7, #12]
 8007842:	681b      	ldr	r3, [r3, #0]
 8007844:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8007846:	68fb      	ldr	r3, [r7, #12]
 8007848:	681b      	ldr	r3, [r3, #0]
 800784a:	f042 0208 	orr.w	r2, r2, #8
 800784e:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8007850:	68fb      	ldr	r3, [r7, #12]
 8007852:	681b      	ldr	r3, [r3, #0]
 8007854:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8007856:	68fb      	ldr	r3, [r7, #12]
 8007858:	681b      	ldr	r3, [r3, #0]
 800785a:	f022 0204 	bic.w	r2, r2, #4
 800785e:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8007860:	68fb      	ldr	r3, [r7, #12]
 8007862:	681b      	ldr	r3, [r3, #0]
 8007864:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8007866:	68bb      	ldr	r3, [r7, #8]
 8007868:	691a      	ldr	r2, [r3, #16]
 800786a:	68fb      	ldr	r3, [r7, #12]
 800786c:	681b      	ldr	r3, [r3, #0]
 800786e:	430a      	orrs	r2, r1
 8007870:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8007872:	e021      	b.n	80078b8 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8007874:	68fb      	ldr	r3, [r7, #12]
 8007876:	681b      	ldr	r3, [r3, #0]
 8007878:	68b9      	ldr	r1, [r7, #8]
 800787a:	4618      	mov	r0, r3
 800787c:	f000 fad6 	bl	8007e2c <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8007880:	68fb      	ldr	r3, [r7, #12]
 8007882:	681b      	ldr	r3, [r3, #0]
 8007884:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8007886:	68fb      	ldr	r3, [r7, #12]
 8007888:	681b      	ldr	r3, [r3, #0]
 800788a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800788e:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8007890:	68fb      	ldr	r3, [r7, #12]
 8007892:	681b      	ldr	r3, [r3, #0]
 8007894:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8007896:	68fb      	ldr	r3, [r7, #12]
 8007898:	681b      	ldr	r3, [r3, #0]
 800789a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800789e:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 80078a0:	68fb      	ldr	r3, [r7, #12]
 80078a2:	681b      	ldr	r3, [r3, #0]
 80078a4:	6d59      	ldr	r1, [r3, #84]	; 0x54
 80078a6:	68bb      	ldr	r3, [r7, #8]
 80078a8:	691b      	ldr	r3, [r3, #16]
 80078aa:	021a      	lsls	r2, r3, #8
 80078ac:	68fb      	ldr	r3, [r7, #12]
 80078ae:	681b      	ldr	r3, [r3, #0]
 80078b0:	430a      	orrs	r2, r1
 80078b2:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 80078b4:	e000      	b.n	80078b8 <HAL_TIM_PWM_ConfigChannel+0x20c>
    }

    default:
      break;
 80078b6:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80078b8:	68fb      	ldr	r3, [r7, #12]
 80078ba:	2200      	movs	r2, #0
 80078bc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80078c0:	2300      	movs	r3, #0
}
 80078c2:	4618      	mov	r0, r3
 80078c4:	3710      	adds	r7, #16
 80078c6:	46bd      	mov	sp, r7
 80078c8:	bd80      	pop	{r7, pc}
 80078ca:	bf00      	nop

080078cc <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80078cc:	b480      	push	{r7}
 80078ce:	b083      	sub	sp, #12
 80078d0:	af00      	add	r7, sp, #0
 80078d2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80078d4:	bf00      	nop
 80078d6:	370c      	adds	r7, #12
 80078d8:	46bd      	mov	sp, r7
 80078da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078de:	4770      	bx	lr

080078e0 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80078e0:	b480      	push	{r7}
 80078e2:	b083      	sub	sp, #12
 80078e4:	af00      	add	r7, sp, #0
 80078e6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80078e8:	bf00      	nop
 80078ea:	370c      	adds	r7, #12
 80078ec:	46bd      	mov	sp, r7
 80078ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078f2:	4770      	bx	lr

080078f4 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80078f4:	b480      	push	{r7}
 80078f6:	b083      	sub	sp, #12
 80078f8:	af00      	add	r7, sp, #0
 80078fa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80078fc:	bf00      	nop
 80078fe:	370c      	adds	r7, #12
 8007900:	46bd      	mov	sp, r7
 8007902:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007906:	4770      	bx	lr

08007908 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8007908:	b480      	push	{r7}
 800790a:	b083      	sub	sp, #12
 800790c:	af00      	add	r7, sp, #0
 800790e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8007910:	bf00      	nop
 8007912:	370c      	adds	r7, #12
 8007914:	46bd      	mov	sp, r7
 8007916:	f85d 7b04 	ldr.w	r7, [sp], #4
 800791a:	4770      	bx	lr

0800791c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800791c:	b480      	push	{r7}
 800791e:	b085      	sub	sp, #20
 8007920:	af00      	add	r7, sp, #0
 8007922:	6078      	str	r0, [r7, #4]
 8007924:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8007926:	687b      	ldr	r3, [r7, #4]
 8007928:	681b      	ldr	r3, [r3, #0]
 800792a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800792c:	687b      	ldr	r3, [r7, #4]
 800792e:	4a2a      	ldr	r2, [pc, #168]	; (80079d8 <TIM_Base_SetConfig+0xbc>)
 8007930:	4293      	cmp	r3, r2
 8007932:	d003      	beq.n	800793c <TIM_Base_SetConfig+0x20>
 8007934:	687b      	ldr	r3, [r7, #4]
 8007936:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800793a:	d108      	bne.n	800794e <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800793c:	68fb      	ldr	r3, [r7, #12]
 800793e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007942:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8007944:	683b      	ldr	r3, [r7, #0]
 8007946:	685b      	ldr	r3, [r3, #4]
 8007948:	68fa      	ldr	r2, [r7, #12]
 800794a:	4313      	orrs	r3, r2
 800794c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800794e:	687b      	ldr	r3, [r7, #4]
 8007950:	4a21      	ldr	r2, [pc, #132]	; (80079d8 <TIM_Base_SetConfig+0xbc>)
 8007952:	4293      	cmp	r3, r2
 8007954:	d00b      	beq.n	800796e <TIM_Base_SetConfig+0x52>
 8007956:	687b      	ldr	r3, [r7, #4]
 8007958:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800795c:	d007      	beq.n	800796e <TIM_Base_SetConfig+0x52>
 800795e:	687b      	ldr	r3, [r7, #4]
 8007960:	4a1e      	ldr	r2, [pc, #120]	; (80079dc <TIM_Base_SetConfig+0xc0>)
 8007962:	4293      	cmp	r3, r2
 8007964:	d003      	beq.n	800796e <TIM_Base_SetConfig+0x52>
 8007966:	687b      	ldr	r3, [r7, #4]
 8007968:	4a1d      	ldr	r2, [pc, #116]	; (80079e0 <TIM_Base_SetConfig+0xc4>)
 800796a:	4293      	cmp	r3, r2
 800796c:	d108      	bne.n	8007980 <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800796e:	68fb      	ldr	r3, [r7, #12]
 8007970:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007974:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007976:	683b      	ldr	r3, [r7, #0]
 8007978:	68db      	ldr	r3, [r3, #12]
 800797a:	68fa      	ldr	r2, [r7, #12]
 800797c:	4313      	orrs	r3, r2
 800797e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007980:	68fb      	ldr	r3, [r7, #12]
 8007982:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8007986:	683b      	ldr	r3, [r7, #0]
 8007988:	695b      	ldr	r3, [r3, #20]
 800798a:	4313      	orrs	r3, r2
 800798c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800798e:	687b      	ldr	r3, [r7, #4]
 8007990:	68fa      	ldr	r2, [r7, #12]
 8007992:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007994:	683b      	ldr	r3, [r7, #0]
 8007996:	689a      	ldr	r2, [r3, #8]
 8007998:	687b      	ldr	r3, [r7, #4]
 800799a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800799c:	683b      	ldr	r3, [r7, #0]
 800799e:	681a      	ldr	r2, [r3, #0]
 80079a0:	687b      	ldr	r3, [r7, #4]
 80079a2:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80079a4:	687b      	ldr	r3, [r7, #4]
 80079a6:	4a0c      	ldr	r2, [pc, #48]	; (80079d8 <TIM_Base_SetConfig+0xbc>)
 80079a8:	4293      	cmp	r3, r2
 80079aa:	d007      	beq.n	80079bc <TIM_Base_SetConfig+0xa0>
 80079ac:	687b      	ldr	r3, [r7, #4]
 80079ae:	4a0b      	ldr	r2, [pc, #44]	; (80079dc <TIM_Base_SetConfig+0xc0>)
 80079b0:	4293      	cmp	r3, r2
 80079b2:	d003      	beq.n	80079bc <TIM_Base_SetConfig+0xa0>
 80079b4:	687b      	ldr	r3, [r7, #4]
 80079b6:	4a0a      	ldr	r2, [pc, #40]	; (80079e0 <TIM_Base_SetConfig+0xc4>)
 80079b8:	4293      	cmp	r3, r2
 80079ba:	d103      	bne.n	80079c4 <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80079bc:	683b      	ldr	r3, [r7, #0]
 80079be:	691a      	ldr	r2, [r3, #16]
 80079c0:	687b      	ldr	r3, [r7, #4]
 80079c2:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80079c4:	687b      	ldr	r3, [r7, #4]
 80079c6:	2201      	movs	r2, #1
 80079c8:	615a      	str	r2, [r3, #20]
}
 80079ca:	bf00      	nop
 80079cc:	3714      	adds	r7, #20
 80079ce:	46bd      	mov	sp, r7
 80079d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079d4:	4770      	bx	lr
 80079d6:	bf00      	nop
 80079d8:	40012c00 	.word	0x40012c00
 80079dc:	40014000 	.word	0x40014000
 80079e0:	40014400 	.word	0x40014400

080079e4 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80079e4:	b480      	push	{r7}
 80079e6:	b087      	sub	sp, #28
 80079e8:	af00      	add	r7, sp, #0
 80079ea:	6078      	str	r0, [r7, #4]
 80079ec:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80079ee:	687b      	ldr	r3, [r7, #4]
 80079f0:	6a1b      	ldr	r3, [r3, #32]
 80079f2:	f023 0201 	bic.w	r2, r3, #1
 80079f6:	687b      	ldr	r3, [r7, #4]
 80079f8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80079fa:	687b      	ldr	r3, [r7, #4]
 80079fc:	6a1b      	ldr	r3, [r3, #32]
 80079fe:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007a00:	687b      	ldr	r3, [r7, #4]
 8007a02:	685b      	ldr	r3, [r3, #4]
 8007a04:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007a06:	687b      	ldr	r3, [r7, #4]
 8007a08:	699b      	ldr	r3, [r3, #24]
 8007a0a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8007a0c:	68fb      	ldr	r3, [r7, #12]
 8007a0e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007a12:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007a16:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8007a18:	68fb      	ldr	r3, [r7, #12]
 8007a1a:	f023 0303 	bic.w	r3, r3, #3
 8007a1e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007a20:	683b      	ldr	r3, [r7, #0]
 8007a22:	681b      	ldr	r3, [r3, #0]
 8007a24:	68fa      	ldr	r2, [r7, #12]
 8007a26:	4313      	orrs	r3, r2
 8007a28:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8007a2a:	697b      	ldr	r3, [r7, #20]
 8007a2c:	f023 0302 	bic.w	r3, r3, #2
 8007a30:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8007a32:	683b      	ldr	r3, [r7, #0]
 8007a34:	689b      	ldr	r3, [r3, #8]
 8007a36:	697a      	ldr	r2, [r7, #20]
 8007a38:	4313      	orrs	r3, r2
 8007a3a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8007a3c:	687b      	ldr	r3, [r7, #4]
 8007a3e:	4a24      	ldr	r2, [pc, #144]	; (8007ad0 <TIM_OC1_SetConfig+0xec>)
 8007a40:	4293      	cmp	r3, r2
 8007a42:	d007      	beq.n	8007a54 <TIM_OC1_SetConfig+0x70>
 8007a44:	687b      	ldr	r3, [r7, #4]
 8007a46:	4a23      	ldr	r2, [pc, #140]	; (8007ad4 <TIM_OC1_SetConfig+0xf0>)
 8007a48:	4293      	cmp	r3, r2
 8007a4a:	d003      	beq.n	8007a54 <TIM_OC1_SetConfig+0x70>
 8007a4c:	687b      	ldr	r3, [r7, #4]
 8007a4e:	4a22      	ldr	r2, [pc, #136]	; (8007ad8 <TIM_OC1_SetConfig+0xf4>)
 8007a50:	4293      	cmp	r3, r2
 8007a52:	d10c      	bne.n	8007a6e <TIM_OC1_SetConfig+0x8a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8007a54:	697b      	ldr	r3, [r7, #20]
 8007a56:	f023 0308 	bic.w	r3, r3, #8
 8007a5a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8007a5c:	683b      	ldr	r3, [r7, #0]
 8007a5e:	68db      	ldr	r3, [r3, #12]
 8007a60:	697a      	ldr	r2, [r7, #20]
 8007a62:	4313      	orrs	r3, r2
 8007a64:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8007a66:	697b      	ldr	r3, [r7, #20]
 8007a68:	f023 0304 	bic.w	r3, r3, #4
 8007a6c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007a6e:	687b      	ldr	r3, [r7, #4]
 8007a70:	4a17      	ldr	r2, [pc, #92]	; (8007ad0 <TIM_OC1_SetConfig+0xec>)
 8007a72:	4293      	cmp	r3, r2
 8007a74:	d007      	beq.n	8007a86 <TIM_OC1_SetConfig+0xa2>
 8007a76:	687b      	ldr	r3, [r7, #4]
 8007a78:	4a16      	ldr	r2, [pc, #88]	; (8007ad4 <TIM_OC1_SetConfig+0xf0>)
 8007a7a:	4293      	cmp	r3, r2
 8007a7c:	d003      	beq.n	8007a86 <TIM_OC1_SetConfig+0xa2>
 8007a7e:	687b      	ldr	r3, [r7, #4]
 8007a80:	4a15      	ldr	r2, [pc, #84]	; (8007ad8 <TIM_OC1_SetConfig+0xf4>)
 8007a82:	4293      	cmp	r3, r2
 8007a84:	d111      	bne.n	8007aaa <TIM_OC1_SetConfig+0xc6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8007a86:	693b      	ldr	r3, [r7, #16]
 8007a88:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007a8c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8007a8e:	693b      	ldr	r3, [r7, #16]
 8007a90:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8007a94:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8007a96:	683b      	ldr	r3, [r7, #0]
 8007a98:	695b      	ldr	r3, [r3, #20]
 8007a9a:	693a      	ldr	r2, [r7, #16]
 8007a9c:	4313      	orrs	r3, r2
 8007a9e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8007aa0:	683b      	ldr	r3, [r7, #0]
 8007aa2:	699b      	ldr	r3, [r3, #24]
 8007aa4:	693a      	ldr	r2, [r7, #16]
 8007aa6:	4313      	orrs	r3, r2
 8007aa8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007aaa:	687b      	ldr	r3, [r7, #4]
 8007aac:	693a      	ldr	r2, [r7, #16]
 8007aae:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007ab0:	687b      	ldr	r3, [r7, #4]
 8007ab2:	68fa      	ldr	r2, [r7, #12]
 8007ab4:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8007ab6:	683b      	ldr	r3, [r7, #0]
 8007ab8:	685a      	ldr	r2, [r3, #4]
 8007aba:	687b      	ldr	r3, [r7, #4]
 8007abc:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007abe:	687b      	ldr	r3, [r7, #4]
 8007ac0:	697a      	ldr	r2, [r7, #20]
 8007ac2:	621a      	str	r2, [r3, #32]
}
 8007ac4:	bf00      	nop
 8007ac6:	371c      	adds	r7, #28
 8007ac8:	46bd      	mov	sp, r7
 8007aca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ace:	4770      	bx	lr
 8007ad0:	40012c00 	.word	0x40012c00
 8007ad4:	40014000 	.word	0x40014000
 8007ad8:	40014400 	.word	0x40014400

08007adc <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007adc:	b480      	push	{r7}
 8007ade:	b087      	sub	sp, #28
 8007ae0:	af00      	add	r7, sp, #0
 8007ae2:	6078      	str	r0, [r7, #4]
 8007ae4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007ae6:	687b      	ldr	r3, [r7, #4]
 8007ae8:	6a1b      	ldr	r3, [r3, #32]
 8007aea:	f023 0210 	bic.w	r2, r3, #16
 8007aee:	687b      	ldr	r3, [r7, #4]
 8007af0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007af2:	687b      	ldr	r3, [r7, #4]
 8007af4:	6a1b      	ldr	r3, [r3, #32]
 8007af6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007af8:	687b      	ldr	r3, [r7, #4]
 8007afa:	685b      	ldr	r3, [r3, #4]
 8007afc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007afe:	687b      	ldr	r3, [r7, #4]
 8007b00:	699b      	ldr	r3, [r3, #24]
 8007b02:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8007b04:	68fb      	ldr	r3, [r7, #12]
 8007b06:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8007b0a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007b0e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8007b10:	68fb      	ldr	r3, [r7, #12]
 8007b12:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007b16:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007b18:	683b      	ldr	r3, [r7, #0]
 8007b1a:	681b      	ldr	r3, [r3, #0]
 8007b1c:	021b      	lsls	r3, r3, #8
 8007b1e:	68fa      	ldr	r2, [r7, #12]
 8007b20:	4313      	orrs	r3, r2
 8007b22:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8007b24:	697b      	ldr	r3, [r7, #20]
 8007b26:	f023 0320 	bic.w	r3, r3, #32
 8007b2a:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8007b2c:	683b      	ldr	r3, [r7, #0]
 8007b2e:	689b      	ldr	r3, [r3, #8]
 8007b30:	011b      	lsls	r3, r3, #4
 8007b32:	697a      	ldr	r2, [r7, #20]
 8007b34:	4313      	orrs	r3, r2
 8007b36:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8007b38:	687b      	ldr	r3, [r7, #4]
 8007b3a:	4a22      	ldr	r2, [pc, #136]	; (8007bc4 <TIM_OC2_SetConfig+0xe8>)
 8007b3c:	4293      	cmp	r3, r2
 8007b3e:	d10d      	bne.n	8007b5c <TIM_OC2_SetConfig+0x80>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8007b40:	697b      	ldr	r3, [r7, #20]
 8007b42:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007b46:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8007b48:	683b      	ldr	r3, [r7, #0]
 8007b4a:	68db      	ldr	r3, [r3, #12]
 8007b4c:	011b      	lsls	r3, r3, #4
 8007b4e:	697a      	ldr	r2, [r7, #20]
 8007b50:	4313      	orrs	r3, r2
 8007b52:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8007b54:	697b      	ldr	r3, [r7, #20]
 8007b56:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007b5a:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007b5c:	687b      	ldr	r3, [r7, #4]
 8007b5e:	4a19      	ldr	r2, [pc, #100]	; (8007bc4 <TIM_OC2_SetConfig+0xe8>)
 8007b60:	4293      	cmp	r3, r2
 8007b62:	d007      	beq.n	8007b74 <TIM_OC2_SetConfig+0x98>
 8007b64:	687b      	ldr	r3, [r7, #4]
 8007b66:	4a18      	ldr	r2, [pc, #96]	; (8007bc8 <TIM_OC2_SetConfig+0xec>)
 8007b68:	4293      	cmp	r3, r2
 8007b6a:	d003      	beq.n	8007b74 <TIM_OC2_SetConfig+0x98>
 8007b6c:	687b      	ldr	r3, [r7, #4]
 8007b6e:	4a17      	ldr	r2, [pc, #92]	; (8007bcc <TIM_OC2_SetConfig+0xf0>)
 8007b70:	4293      	cmp	r3, r2
 8007b72:	d113      	bne.n	8007b9c <TIM_OC2_SetConfig+0xc0>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8007b74:	693b      	ldr	r3, [r7, #16]
 8007b76:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8007b7a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8007b7c:	693b      	ldr	r3, [r7, #16]
 8007b7e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8007b82:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8007b84:	683b      	ldr	r3, [r7, #0]
 8007b86:	695b      	ldr	r3, [r3, #20]
 8007b88:	009b      	lsls	r3, r3, #2
 8007b8a:	693a      	ldr	r2, [r7, #16]
 8007b8c:	4313      	orrs	r3, r2
 8007b8e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8007b90:	683b      	ldr	r3, [r7, #0]
 8007b92:	699b      	ldr	r3, [r3, #24]
 8007b94:	009b      	lsls	r3, r3, #2
 8007b96:	693a      	ldr	r2, [r7, #16]
 8007b98:	4313      	orrs	r3, r2
 8007b9a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007b9c:	687b      	ldr	r3, [r7, #4]
 8007b9e:	693a      	ldr	r2, [r7, #16]
 8007ba0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007ba2:	687b      	ldr	r3, [r7, #4]
 8007ba4:	68fa      	ldr	r2, [r7, #12]
 8007ba6:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8007ba8:	683b      	ldr	r3, [r7, #0]
 8007baa:	685a      	ldr	r2, [r3, #4]
 8007bac:	687b      	ldr	r3, [r7, #4]
 8007bae:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007bb0:	687b      	ldr	r3, [r7, #4]
 8007bb2:	697a      	ldr	r2, [r7, #20]
 8007bb4:	621a      	str	r2, [r3, #32]
}
 8007bb6:	bf00      	nop
 8007bb8:	371c      	adds	r7, #28
 8007bba:	46bd      	mov	sp, r7
 8007bbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bc0:	4770      	bx	lr
 8007bc2:	bf00      	nop
 8007bc4:	40012c00 	.word	0x40012c00
 8007bc8:	40014000 	.word	0x40014000
 8007bcc:	40014400 	.word	0x40014400

08007bd0 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007bd0:	b480      	push	{r7}
 8007bd2:	b087      	sub	sp, #28
 8007bd4:	af00      	add	r7, sp, #0
 8007bd6:	6078      	str	r0, [r7, #4]
 8007bd8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8007bda:	687b      	ldr	r3, [r7, #4]
 8007bdc:	6a1b      	ldr	r3, [r3, #32]
 8007bde:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8007be2:	687b      	ldr	r3, [r7, #4]
 8007be4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007be6:	687b      	ldr	r3, [r7, #4]
 8007be8:	6a1b      	ldr	r3, [r3, #32]
 8007bea:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007bec:	687b      	ldr	r3, [r7, #4]
 8007bee:	685b      	ldr	r3, [r3, #4]
 8007bf0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007bf2:	687b      	ldr	r3, [r7, #4]
 8007bf4:	69db      	ldr	r3, [r3, #28]
 8007bf6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8007bf8:	68fb      	ldr	r3, [r7, #12]
 8007bfa:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007bfe:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007c02:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8007c04:	68fb      	ldr	r3, [r7, #12]
 8007c06:	f023 0303 	bic.w	r3, r3, #3
 8007c0a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007c0c:	683b      	ldr	r3, [r7, #0]
 8007c0e:	681b      	ldr	r3, [r3, #0]
 8007c10:	68fa      	ldr	r2, [r7, #12]
 8007c12:	4313      	orrs	r3, r2
 8007c14:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8007c16:	697b      	ldr	r3, [r7, #20]
 8007c18:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8007c1c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8007c1e:	683b      	ldr	r3, [r7, #0]
 8007c20:	689b      	ldr	r3, [r3, #8]
 8007c22:	021b      	lsls	r3, r3, #8
 8007c24:	697a      	ldr	r2, [r7, #20]
 8007c26:	4313      	orrs	r3, r2
 8007c28:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8007c2a:	687b      	ldr	r3, [r7, #4]
 8007c2c:	4a21      	ldr	r2, [pc, #132]	; (8007cb4 <TIM_OC3_SetConfig+0xe4>)
 8007c2e:	4293      	cmp	r3, r2
 8007c30:	d10d      	bne.n	8007c4e <TIM_OC3_SetConfig+0x7e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8007c32:	697b      	ldr	r3, [r7, #20]
 8007c34:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8007c38:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8007c3a:	683b      	ldr	r3, [r7, #0]
 8007c3c:	68db      	ldr	r3, [r3, #12]
 8007c3e:	021b      	lsls	r3, r3, #8
 8007c40:	697a      	ldr	r2, [r7, #20]
 8007c42:	4313      	orrs	r3, r2
 8007c44:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8007c46:	697b      	ldr	r3, [r7, #20]
 8007c48:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8007c4c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007c4e:	687b      	ldr	r3, [r7, #4]
 8007c50:	4a18      	ldr	r2, [pc, #96]	; (8007cb4 <TIM_OC3_SetConfig+0xe4>)
 8007c52:	4293      	cmp	r3, r2
 8007c54:	d007      	beq.n	8007c66 <TIM_OC3_SetConfig+0x96>
 8007c56:	687b      	ldr	r3, [r7, #4]
 8007c58:	4a17      	ldr	r2, [pc, #92]	; (8007cb8 <TIM_OC3_SetConfig+0xe8>)
 8007c5a:	4293      	cmp	r3, r2
 8007c5c:	d003      	beq.n	8007c66 <TIM_OC3_SetConfig+0x96>
 8007c5e:	687b      	ldr	r3, [r7, #4]
 8007c60:	4a16      	ldr	r2, [pc, #88]	; (8007cbc <TIM_OC3_SetConfig+0xec>)
 8007c62:	4293      	cmp	r3, r2
 8007c64:	d113      	bne.n	8007c8e <TIM_OC3_SetConfig+0xbe>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8007c66:	693b      	ldr	r3, [r7, #16]
 8007c68:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8007c6c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8007c6e:	693b      	ldr	r3, [r7, #16]
 8007c70:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8007c74:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8007c76:	683b      	ldr	r3, [r7, #0]
 8007c78:	695b      	ldr	r3, [r3, #20]
 8007c7a:	011b      	lsls	r3, r3, #4
 8007c7c:	693a      	ldr	r2, [r7, #16]
 8007c7e:	4313      	orrs	r3, r2
 8007c80:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8007c82:	683b      	ldr	r3, [r7, #0]
 8007c84:	699b      	ldr	r3, [r3, #24]
 8007c86:	011b      	lsls	r3, r3, #4
 8007c88:	693a      	ldr	r2, [r7, #16]
 8007c8a:	4313      	orrs	r3, r2
 8007c8c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007c8e:	687b      	ldr	r3, [r7, #4]
 8007c90:	693a      	ldr	r2, [r7, #16]
 8007c92:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007c94:	687b      	ldr	r3, [r7, #4]
 8007c96:	68fa      	ldr	r2, [r7, #12]
 8007c98:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8007c9a:	683b      	ldr	r3, [r7, #0]
 8007c9c:	685a      	ldr	r2, [r3, #4]
 8007c9e:	687b      	ldr	r3, [r7, #4]
 8007ca0:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007ca2:	687b      	ldr	r3, [r7, #4]
 8007ca4:	697a      	ldr	r2, [r7, #20]
 8007ca6:	621a      	str	r2, [r3, #32]
}
 8007ca8:	bf00      	nop
 8007caa:	371c      	adds	r7, #28
 8007cac:	46bd      	mov	sp, r7
 8007cae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cb2:	4770      	bx	lr
 8007cb4:	40012c00 	.word	0x40012c00
 8007cb8:	40014000 	.word	0x40014000
 8007cbc:	40014400 	.word	0x40014400

08007cc0 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8007cc0:	b480      	push	{r7}
 8007cc2:	b087      	sub	sp, #28
 8007cc4:	af00      	add	r7, sp, #0
 8007cc6:	6078      	str	r0, [r7, #4]
 8007cc8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8007cca:	687b      	ldr	r3, [r7, #4]
 8007ccc:	6a1b      	ldr	r3, [r3, #32]
 8007cce:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8007cd2:	687b      	ldr	r3, [r7, #4]
 8007cd4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007cd6:	687b      	ldr	r3, [r7, #4]
 8007cd8:	6a1b      	ldr	r3, [r3, #32]
 8007cda:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007cdc:	687b      	ldr	r3, [r7, #4]
 8007cde:	685b      	ldr	r3, [r3, #4]
 8007ce0:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007ce2:	687b      	ldr	r3, [r7, #4]
 8007ce4:	69db      	ldr	r3, [r3, #28]
 8007ce6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8007ce8:	68fb      	ldr	r3, [r7, #12]
 8007cea:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8007cee:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007cf2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8007cf4:	68fb      	ldr	r3, [r7, #12]
 8007cf6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007cfa:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007cfc:	683b      	ldr	r3, [r7, #0]
 8007cfe:	681b      	ldr	r3, [r3, #0]
 8007d00:	021b      	lsls	r3, r3, #8
 8007d02:	68fa      	ldr	r2, [r7, #12]
 8007d04:	4313      	orrs	r3, r2
 8007d06:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8007d08:	693b      	ldr	r3, [r7, #16]
 8007d0a:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8007d0e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8007d10:	683b      	ldr	r3, [r7, #0]
 8007d12:	689b      	ldr	r3, [r3, #8]
 8007d14:	031b      	lsls	r3, r3, #12
 8007d16:	693a      	ldr	r2, [r7, #16]
 8007d18:	4313      	orrs	r3, r2
 8007d1a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007d1c:	687b      	ldr	r3, [r7, #4]
 8007d1e:	4a14      	ldr	r2, [pc, #80]	; (8007d70 <TIM_OC4_SetConfig+0xb0>)
 8007d20:	4293      	cmp	r3, r2
 8007d22:	d007      	beq.n	8007d34 <TIM_OC4_SetConfig+0x74>
 8007d24:	687b      	ldr	r3, [r7, #4]
 8007d26:	4a13      	ldr	r2, [pc, #76]	; (8007d74 <TIM_OC4_SetConfig+0xb4>)
 8007d28:	4293      	cmp	r3, r2
 8007d2a:	d003      	beq.n	8007d34 <TIM_OC4_SetConfig+0x74>
 8007d2c:	687b      	ldr	r3, [r7, #4]
 8007d2e:	4a12      	ldr	r2, [pc, #72]	; (8007d78 <TIM_OC4_SetConfig+0xb8>)
 8007d30:	4293      	cmp	r3, r2
 8007d32:	d109      	bne.n	8007d48 <TIM_OC4_SetConfig+0x88>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8007d34:	697b      	ldr	r3, [r7, #20]
 8007d36:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8007d3a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8007d3c:	683b      	ldr	r3, [r7, #0]
 8007d3e:	695b      	ldr	r3, [r3, #20]
 8007d40:	019b      	lsls	r3, r3, #6
 8007d42:	697a      	ldr	r2, [r7, #20]
 8007d44:	4313      	orrs	r3, r2
 8007d46:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007d48:	687b      	ldr	r3, [r7, #4]
 8007d4a:	697a      	ldr	r2, [r7, #20]
 8007d4c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007d4e:	687b      	ldr	r3, [r7, #4]
 8007d50:	68fa      	ldr	r2, [r7, #12]
 8007d52:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8007d54:	683b      	ldr	r3, [r7, #0]
 8007d56:	685a      	ldr	r2, [r3, #4]
 8007d58:	687b      	ldr	r3, [r7, #4]
 8007d5a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007d5c:	687b      	ldr	r3, [r7, #4]
 8007d5e:	693a      	ldr	r2, [r7, #16]
 8007d60:	621a      	str	r2, [r3, #32]
}
 8007d62:	bf00      	nop
 8007d64:	371c      	adds	r7, #28
 8007d66:	46bd      	mov	sp, r7
 8007d68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d6c:	4770      	bx	lr
 8007d6e:	bf00      	nop
 8007d70:	40012c00 	.word	0x40012c00
 8007d74:	40014000 	.word	0x40014000
 8007d78:	40014400 	.word	0x40014400

08007d7c <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8007d7c:	b480      	push	{r7}
 8007d7e:	b087      	sub	sp, #28
 8007d80:	af00      	add	r7, sp, #0
 8007d82:	6078      	str	r0, [r7, #4]
 8007d84:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8007d86:	687b      	ldr	r3, [r7, #4]
 8007d88:	6a1b      	ldr	r3, [r3, #32]
 8007d8a:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8007d8e:	687b      	ldr	r3, [r7, #4]
 8007d90:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007d92:	687b      	ldr	r3, [r7, #4]
 8007d94:	6a1b      	ldr	r3, [r3, #32]
 8007d96:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007d98:	687b      	ldr	r3, [r7, #4]
 8007d9a:	685b      	ldr	r3, [r3, #4]
 8007d9c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8007d9e:	687b      	ldr	r3, [r7, #4]
 8007da0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007da2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8007da4:	68fb      	ldr	r3, [r7, #12]
 8007da6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007daa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007dae:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007db0:	683b      	ldr	r3, [r7, #0]
 8007db2:	681b      	ldr	r3, [r3, #0]
 8007db4:	68fa      	ldr	r2, [r7, #12]
 8007db6:	4313      	orrs	r3, r2
 8007db8:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8007dba:	693b      	ldr	r3, [r7, #16]
 8007dbc:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 8007dc0:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8007dc2:	683b      	ldr	r3, [r7, #0]
 8007dc4:	689b      	ldr	r3, [r3, #8]
 8007dc6:	041b      	lsls	r3, r3, #16
 8007dc8:	693a      	ldr	r2, [r7, #16]
 8007dca:	4313      	orrs	r3, r2
 8007dcc:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007dce:	687b      	ldr	r3, [r7, #4]
 8007dd0:	4a13      	ldr	r2, [pc, #76]	; (8007e20 <TIM_OC5_SetConfig+0xa4>)
 8007dd2:	4293      	cmp	r3, r2
 8007dd4:	d007      	beq.n	8007de6 <TIM_OC5_SetConfig+0x6a>
 8007dd6:	687b      	ldr	r3, [r7, #4]
 8007dd8:	4a12      	ldr	r2, [pc, #72]	; (8007e24 <TIM_OC5_SetConfig+0xa8>)
 8007dda:	4293      	cmp	r3, r2
 8007ddc:	d003      	beq.n	8007de6 <TIM_OC5_SetConfig+0x6a>
 8007dde:	687b      	ldr	r3, [r7, #4]
 8007de0:	4a11      	ldr	r2, [pc, #68]	; (8007e28 <TIM_OC5_SetConfig+0xac>)
 8007de2:	4293      	cmp	r3, r2
 8007de4:	d109      	bne.n	8007dfa <TIM_OC5_SetConfig+0x7e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8007de6:	697b      	ldr	r3, [r7, #20]
 8007de8:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007dec:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8007dee:	683b      	ldr	r3, [r7, #0]
 8007df0:	695b      	ldr	r3, [r3, #20]
 8007df2:	021b      	lsls	r3, r3, #8
 8007df4:	697a      	ldr	r2, [r7, #20]
 8007df6:	4313      	orrs	r3, r2
 8007df8:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007dfa:	687b      	ldr	r3, [r7, #4]
 8007dfc:	697a      	ldr	r2, [r7, #20]
 8007dfe:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8007e00:	687b      	ldr	r3, [r7, #4]
 8007e02:	68fa      	ldr	r2, [r7, #12]
 8007e04:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8007e06:	683b      	ldr	r3, [r7, #0]
 8007e08:	685a      	ldr	r2, [r3, #4]
 8007e0a:	687b      	ldr	r3, [r7, #4]
 8007e0c:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007e0e:	687b      	ldr	r3, [r7, #4]
 8007e10:	693a      	ldr	r2, [r7, #16]
 8007e12:	621a      	str	r2, [r3, #32]
}
 8007e14:	bf00      	nop
 8007e16:	371c      	adds	r7, #28
 8007e18:	46bd      	mov	sp, r7
 8007e1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e1e:	4770      	bx	lr
 8007e20:	40012c00 	.word	0x40012c00
 8007e24:	40014000 	.word	0x40014000
 8007e28:	40014400 	.word	0x40014400

08007e2c <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8007e2c:	b480      	push	{r7}
 8007e2e:	b087      	sub	sp, #28
 8007e30:	af00      	add	r7, sp, #0
 8007e32:	6078      	str	r0, [r7, #4]
 8007e34:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8007e36:	687b      	ldr	r3, [r7, #4]
 8007e38:	6a1b      	ldr	r3, [r3, #32]
 8007e3a:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8007e3e:	687b      	ldr	r3, [r7, #4]
 8007e40:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007e42:	687b      	ldr	r3, [r7, #4]
 8007e44:	6a1b      	ldr	r3, [r3, #32]
 8007e46:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007e48:	687b      	ldr	r3, [r7, #4]
 8007e4a:	685b      	ldr	r3, [r3, #4]
 8007e4c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8007e4e:	687b      	ldr	r3, [r7, #4]
 8007e50:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007e52:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8007e54:	68fb      	ldr	r3, [r7, #12]
 8007e56:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8007e5a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8007e5e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007e60:	683b      	ldr	r3, [r7, #0]
 8007e62:	681b      	ldr	r3, [r3, #0]
 8007e64:	021b      	lsls	r3, r3, #8
 8007e66:	68fa      	ldr	r2, [r7, #12]
 8007e68:	4313      	orrs	r3, r2
 8007e6a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8007e6c:	693b      	ldr	r3, [r7, #16]
 8007e6e:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8007e72:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8007e74:	683b      	ldr	r3, [r7, #0]
 8007e76:	689b      	ldr	r3, [r3, #8]
 8007e78:	051b      	lsls	r3, r3, #20
 8007e7a:	693a      	ldr	r2, [r7, #16]
 8007e7c:	4313      	orrs	r3, r2
 8007e7e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007e80:	687b      	ldr	r3, [r7, #4]
 8007e82:	4a14      	ldr	r2, [pc, #80]	; (8007ed4 <TIM_OC6_SetConfig+0xa8>)
 8007e84:	4293      	cmp	r3, r2
 8007e86:	d007      	beq.n	8007e98 <TIM_OC6_SetConfig+0x6c>
 8007e88:	687b      	ldr	r3, [r7, #4]
 8007e8a:	4a13      	ldr	r2, [pc, #76]	; (8007ed8 <TIM_OC6_SetConfig+0xac>)
 8007e8c:	4293      	cmp	r3, r2
 8007e8e:	d003      	beq.n	8007e98 <TIM_OC6_SetConfig+0x6c>
 8007e90:	687b      	ldr	r3, [r7, #4]
 8007e92:	4a12      	ldr	r2, [pc, #72]	; (8007edc <TIM_OC6_SetConfig+0xb0>)
 8007e94:	4293      	cmp	r3, r2
 8007e96:	d109      	bne.n	8007eac <TIM_OC6_SetConfig+0x80>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8007e98:	697b      	ldr	r3, [r7, #20]
 8007e9a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8007e9e:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8007ea0:	683b      	ldr	r3, [r7, #0]
 8007ea2:	695b      	ldr	r3, [r3, #20]
 8007ea4:	029b      	lsls	r3, r3, #10
 8007ea6:	697a      	ldr	r2, [r7, #20]
 8007ea8:	4313      	orrs	r3, r2
 8007eaa:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007eac:	687b      	ldr	r3, [r7, #4]
 8007eae:	697a      	ldr	r2, [r7, #20]
 8007eb0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8007eb2:	687b      	ldr	r3, [r7, #4]
 8007eb4:	68fa      	ldr	r2, [r7, #12]
 8007eb6:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8007eb8:	683b      	ldr	r3, [r7, #0]
 8007eba:	685a      	ldr	r2, [r3, #4]
 8007ebc:	687b      	ldr	r3, [r7, #4]
 8007ebe:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007ec0:	687b      	ldr	r3, [r7, #4]
 8007ec2:	693a      	ldr	r2, [r7, #16]
 8007ec4:	621a      	str	r2, [r3, #32]
}
 8007ec6:	bf00      	nop
 8007ec8:	371c      	adds	r7, #28
 8007eca:	46bd      	mov	sp, r7
 8007ecc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ed0:	4770      	bx	lr
 8007ed2:	bf00      	nop
 8007ed4:	40012c00 	.word	0x40012c00
 8007ed8:	40014000 	.word	0x40014000
 8007edc:	40014400 	.word	0x40014400

08007ee0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8007ee0:	b480      	push	{r7}
 8007ee2:	b085      	sub	sp, #20
 8007ee4:	af00      	add	r7, sp, #0
 8007ee6:	6078      	str	r0, [r7, #4]
 8007ee8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8007eea:	687b      	ldr	r3, [r7, #4]
 8007eec:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007ef0:	2b01      	cmp	r3, #1
 8007ef2:	d101      	bne.n	8007ef8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8007ef4:	2302      	movs	r3, #2
 8007ef6:	e04f      	b.n	8007f98 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8007ef8:	687b      	ldr	r3, [r7, #4]
 8007efa:	2201      	movs	r2, #1
 8007efc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007f00:	687b      	ldr	r3, [r7, #4]
 8007f02:	2202      	movs	r2, #2
 8007f04:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8007f08:	687b      	ldr	r3, [r7, #4]
 8007f0a:	681b      	ldr	r3, [r3, #0]
 8007f0c:	685b      	ldr	r3, [r3, #4]
 8007f0e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007f10:	687b      	ldr	r3, [r7, #4]
 8007f12:	681b      	ldr	r3, [r3, #0]
 8007f14:	689b      	ldr	r3, [r3, #8]
 8007f16:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8007f18:	687b      	ldr	r3, [r7, #4]
 8007f1a:	681b      	ldr	r3, [r3, #0]
 8007f1c:	4a21      	ldr	r2, [pc, #132]	; (8007fa4 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 8007f1e:	4293      	cmp	r3, r2
 8007f20:	d108      	bne.n	8007f34 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8007f22:	68fb      	ldr	r3, [r7, #12]
 8007f24:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8007f28:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8007f2a:	683b      	ldr	r3, [r7, #0]
 8007f2c:	685b      	ldr	r3, [r3, #4]
 8007f2e:	68fa      	ldr	r2, [r7, #12]
 8007f30:	4313      	orrs	r3, r2
 8007f32:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8007f34:	68fb      	ldr	r3, [r7, #12]
 8007f36:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007f3a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007f3c:	683b      	ldr	r3, [r7, #0]
 8007f3e:	681b      	ldr	r3, [r3, #0]
 8007f40:	68fa      	ldr	r2, [r7, #12]
 8007f42:	4313      	orrs	r3, r2
 8007f44:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8007f46:	687b      	ldr	r3, [r7, #4]
 8007f48:	681b      	ldr	r3, [r3, #0]
 8007f4a:	68fa      	ldr	r2, [r7, #12]
 8007f4c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007f4e:	687b      	ldr	r3, [r7, #4]
 8007f50:	681b      	ldr	r3, [r3, #0]
 8007f52:	4a14      	ldr	r2, [pc, #80]	; (8007fa4 <HAL_TIMEx_MasterConfigSynchronization+0xc4>)
 8007f54:	4293      	cmp	r3, r2
 8007f56:	d009      	beq.n	8007f6c <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 8007f58:	687b      	ldr	r3, [r7, #4]
 8007f5a:	681b      	ldr	r3, [r3, #0]
 8007f5c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007f60:	d004      	beq.n	8007f6c <HAL_TIMEx_MasterConfigSynchronization+0x8c>
 8007f62:	687b      	ldr	r3, [r7, #4]
 8007f64:	681b      	ldr	r3, [r3, #0]
 8007f66:	4a10      	ldr	r2, [pc, #64]	; (8007fa8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8007f68:	4293      	cmp	r3, r2
 8007f6a:	d10c      	bne.n	8007f86 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8007f6c:	68bb      	ldr	r3, [r7, #8]
 8007f6e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007f72:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8007f74:	683b      	ldr	r3, [r7, #0]
 8007f76:	689b      	ldr	r3, [r3, #8]
 8007f78:	68ba      	ldr	r2, [r7, #8]
 8007f7a:	4313      	orrs	r3, r2
 8007f7c:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8007f7e:	687b      	ldr	r3, [r7, #4]
 8007f80:	681b      	ldr	r3, [r3, #0]
 8007f82:	68ba      	ldr	r2, [r7, #8]
 8007f84:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8007f86:	687b      	ldr	r3, [r7, #4]
 8007f88:	2201      	movs	r2, #1
 8007f8a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8007f8e:	687b      	ldr	r3, [r7, #4]
 8007f90:	2200      	movs	r2, #0
 8007f92:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8007f96:	2300      	movs	r3, #0
}
 8007f98:	4618      	mov	r0, r3
 8007f9a:	3714      	adds	r7, #20
 8007f9c:	46bd      	mov	sp, r7
 8007f9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fa2:	4770      	bx	lr
 8007fa4:	40012c00 	.word	0x40012c00
 8007fa8:	40014000 	.word	0x40014000

08007fac <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8007fac:	b480      	push	{r7}
 8007fae:	b085      	sub	sp, #20
 8007fb0:	af00      	add	r7, sp, #0
 8007fb2:	6078      	str	r0, [r7, #4]
 8007fb4:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8007fb6:	2300      	movs	r3, #0
 8007fb8:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8007fba:	687b      	ldr	r3, [r7, #4]
 8007fbc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007fc0:	2b01      	cmp	r3, #1
 8007fc2:	d101      	bne.n	8007fc8 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8007fc4:	2302      	movs	r3, #2
 8007fc6:	e060      	b.n	800808a <HAL_TIMEx_ConfigBreakDeadTime+0xde>
 8007fc8:	687b      	ldr	r3, [r7, #4]
 8007fca:	2201      	movs	r2, #1
 8007fcc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8007fd0:	68fb      	ldr	r3, [r7, #12]
 8007fd2:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 8007fd6:	683b      	ldr	r3, [r7, #0]
 8007fd8:	68db      	ldr	r3, [r3, #12]
 8007fda:	4313      	orrs	r3, r2
 8007fdc:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8007fde:	68fb      	ldr	r3, [r7, #12]
 8007fe0:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8007fe4:	683b      	ldr	r3, [r7, #0]
 8007fe6:	689b      	ldr	r3, [r3, #8]
 8007fe8:	4313      	orrs	r3, r2
 8007fea:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8007fec:	68fb      	ldr	r3, [r7, #12]
 8007fee:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8007ff2:	683b      	ldr	r3, [r7, #0]
 8007ff4:	685b      	ldr	r3, [r3, #4]
 8007ff6:	4313      	orrs	r3, r2
 8007ff8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8007ffa:	68fb      	ldr	r3, [r7, #12]
 8007ffc:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8008000:	683b      	ldr	r3, [r7, #0]
 8008002:	681b      	ldr	r3, [r3, #0]
 8008004:	4313      	orrs	r3, r2
 8008006:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8008008:	68fb      	ldr	r3, [r7, #12]
 800800a:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800800e:	683b      	ldr	r3, [r7, #0]
 8008010:	691b      	ldr	r3, [r3, #16]
 8008012:	4313      	orrs	r3, r2
 8008014:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8008016:	68fb      	ldr	r3, [r7, #12]
 8008018:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 800801c:	683b      	ldr	r3, [r7, #0]
 800801e:	695b      	ldr	r3, [r3, #20]
 8008020:	4313      	orrs	r3, r2
 8008022:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8008024:	68fb      	ldr	r3, [r7, #12]
 8008026:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 800802a:	683b      	ldr	r3, [r7, #0]
 800802c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800802e:	4313      	orrs	r3, r2
 8008030:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8008032:	68fb      	ldr	r3, [r7, #12]
 8008034:	f423 2270 	bic.w	r2, r3, #983040	; 0xf0000
 8008038:	683b      	ldr	r3, [r7, #0]
 800803a:	699b      	ldr	r3, [r3, #24]
 800803c:	041b      	lsls	r3, r3, #16
 800803e:	4313      	orrs	r3, r2
 8008040:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8008042:	687b      	ldr	r3, [r7, #4]
 8008044:	681b      	ldr	r3, [r3, #0]
 8008046:	4a14      	ldr	r2, [pc, #80]	; (8008098 <HAL_TIMEx_ConfigBreakDeadTime+0xec>)
 8008048:	4293      	cmp	r3, r2
 800804a:	d115      	bne.n	8008078 <HAL_TIMEx_ConfigBreakDeadTime+0xcc>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 800804c:	68fb      	ldr	r3, [r7, #12]
 800804e:	f423 0270 	bic.w	r2, r3, #15728640	; 0xf00000
 8008052:	683b      	ldr	r3, [r7, #0]
 8008054:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008056:	051b      	lsls	r3, r3, #20
 8008058:	4313      	orrs	r3, r2
 800805a:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 800805c:	68fb      	ldr	r3, [r7, #12]
 800805e:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 8008062:	683b      	ldr	r3, [r7, #0]
 8008064:	69db      	ldr	r3, [r3, #28]
 8008066:	4313      	orrs	r3, r2
 8008068:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 800806a:	68fb      	ldr	r3, [r7, #12]
 800806c:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 8008070:	683b      	ldr	r3, [r7, #0]
 8008072:	6a1b      	ldr	r3, [r3, #32]
 8008074:	4313      	orrs	r3, r2
 8008076:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8008078:	687b      	ldr	r3, [r7, #4]
 800807a:	681b      	ldr	r3, [r3, #0]
 800807c:	68fa      	ldr	r2, [r7, #12]
 800807e:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 8008080:	687b      	ldr	r3, [r7, #4]
 8008082:	2200      	movs	r2, #0
 8008084:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8008088:	2300      	movs	r3, #0
}
 800808a:	4618      	mov	r0, r3
 800808c:	3714      	adds	r7, #20
 800808e:	46bd      	mov	sp, r7
 8008090:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008094:	4770      	bx	lr
 8008096:	bf00      	nop
 8008098:	40012c00 	.word	0x40012c00

0800809c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800809c:	b480      	push	{r7}
 800809e:	b083      	sub	sp, #12
 80080a0:	af00      	add	r7, sp, #0
 80080a2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80080a4:	bf00      	nop
 80080a6:	370c      	adds	r7, #12
 80080a8:	46bd      	mov	sp, r7
 80080aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080ae:	4770      	bx	lr

080080b0 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80080b0:	b480      	push	{r7}
 80080b2:	b083      	sub	sp, #12
 80080b4:	af00      	add	r7, sp, #0
 80080b6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80080b8:	bf00      	nop
 80080ba:	370c      	adds	r7, #12
 80080bc:	46bd      	mov	sp, r7
 80080be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080c2:	4770      	bx	lr

080080c4 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 80080c4:	b480      	push	{r7}
 80080c6:	b083      	sub	sp, #12
 80080c8:	af00      	add	r7, sp, #0
 80080ca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 80080cc:	bf00      	nop
 80080ce:	370c      	adds	r7, #12
 80080d0:	46bd      	mov	sp, r7
 80080d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080d6:	4770      	bx	lr

080080d8 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80080d8:	b580      	push	{r7, lr}
 80080da:	b082      	sub	sp, #8
 80080dc:	af00      	add	r7, sp, #0
 80080de:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80080e0:	687b      	ldr	r3, [r7, #4]
 80080e2:	2b00      	cmp	r3, #0
 80080e4:	d101      	bne.n	80080ea <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80080e6:	2301      	movs	r3, #1
 80080e8:	e040      	b.n	800816c <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80080ea:	687b      	ldr	r3, [r7, #4]
 80080ec:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80080ee:	2b00      	cmp	r3, #0
 80080f0:	d106      	bne.n	8008100 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80080f2:	687b      	ldr	r3, [r7, #4]
 80080f4:	2200      	movs	r2, #0
 80080f6:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80080fa:	6878      	ldr	r0, [r7, #4]
 80080fc:	f7fa fd6e 	bl	8002bdc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8008100:	687b      	ldr	r3, [r7, #4]
 8008102:	2224      	movs	r2, #36	; 0x24
 8008104:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 8008106:	687b      	ldr	r3, [r7, #4]
 8008108:	681b      	ldr	r3, [r3, #0]
 800810a:	681a      	ldr	r2, [r3, #0]
 800810c:	687b      	ldr	r3, [r7, #4]
 800810e:	681b      	ldr	r3, [r3, #0]
 8008110:	f022 0201 	bic.w	r2, r2, #1
 8008114:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8008116:	6878      	ldr	r0, [r7, #4]
 8008118:	f000 f8c0 	bl	800829c <UART_SetConfig>
 800811c:	4603      	mov	r3, r0
 800811e:	2b01      	cmp	r3, #1
 8008120:	d101      	bne.n	8008126 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8008122:	2301      	movs	r3, #1
 8008124:	e022      	b.n	800816c <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8008126:	687b      	ldr	r3, [r7, #4]
 8008128:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800812a:	2b00      	cmp	r3, #0
 800812c:	d002      	beq.n	8008134 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 800812e:	6878      	ldr	r0, [r7, #4]
 8008130:	f000 fac0 	bl	80086b4 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8008134:	687b      	ldr	r3, [r7, #4]
 8008136:	681b      	ldr	r3, [r3, #0]
 8008138:	685a      	ldr	r2, [r3, #4]
 800813a:	687b      	ldr	r3, [r7, #4]
 800813c:	681b      	ldr	r3, [r3, #0]
 800813e:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8008142:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8008144:	687b      	ldr	r3, [r7, #4]
 8008146:	681b      	ldr	r3, [r3, #0]
 8008148:	689a      	ldr	r2, [r3, #8]
 800814a:	687b      	ldr	r3, [r7, #4]
 800814c:	681b      	ldr	r3, [r3, #0]
 800814e:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8008152:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8008154:	687b      	ldr	r3, [r7, #4]
 8008156:	681b      	ldr	r3, [r3, #0]
 8008158:	681a      	ldr	r2, [r3, #0]
 800815a:	687b      	ldr	r3, [r7, #4]
 800815c:	681b      	ldr	r3, [r3, #0]
 800815e:	f042 0201 	orr.w	r2, r2, #1
 8008162:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8008164:	6878      	ldr	r0, [r7, #4]
 8008166:	f000 fb47 	bl	80087f8 <UART_CheckIdleState>
 800816a:	4603      	mov	r3, r0
}
 800816c:	4618      	mov	r0, r3
 800816e:	3708      	adds	r7, #8
 8008170:	46bd      	mov	sp, r7
 8008172:	bd80      	pop	{r7, pc}

08008174 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008174:	b580      	push	{r7, lr}
 8008176:	b08a      	sub	sp, #40	; 0x28
 8008178:	af02      	add	r7, sp, #8
 800817a:	60f8      	str	r0, [r7, #12]
 800817c:	60b9      	str	r1, [r7, #8]
 800817e:	603b      	str	r3, [r7, #0]
 8008180:	4613      	mov	r3, r2
 8008182:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8008184:	68fb      	ldr	r3, [r7, #12]
 8008186:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8008188:	2b20      	cmp	r3, #32
 800818a:	f040 8082 	bne.w	8008292 <HAL_UART_Transmit+0x11e>
  {
    if ((pData == NULL) || (Size == 0U))
 800818e:	68bb      	ldr	r3, [r7, #8]
 8008190:	2b00      	cmp	r3, #0
 8008192:	d002      	beq.n	800819a <HAL_UART_Transmit+0x26>
 8008194:	88fb      	ldrh	r3, [r7, #6]
 8008196:	2b00      	cmp	r3, #0
 8008198:	d101      	bne.n	800819e <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 800819a:	2301      	movs	r3, #1
 800819c:	e07a      	b.n	8008294 <HAL_UART_Transmit+0x120>
    }

    __HAL_LOCK(huart);
 800819e:	68fb      	ldr	r3, [r7, #12]
 80081a0:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 80081a4:	2b01      	cmp	r3, #1
 80081a6:	d101      	bne.n	80081ac <HAL_UART_Transmit+0x38>
 80081a8:	2302      	movs	r3, #2
 80081aa:	e073      	b.n	8008294 <HAL_UART_Transmit+0x120>
 80081ac:	68fb      	ldr	r3, [r7, #12]
 80081ae:	2201      	movs	r2, #1
 80081b0:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80081b4:	68fb      	ldr	r3, [r7, #12]
 80081b6:	2200      	movs	r2, #0
 80081b8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80081bc:	68fb      	ldr	r3, [r7, #12]
 80081be:	2221      	movs	r2, #33	; 0x21
 80081c0:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80081c2:	f7fa ffa9 	bl	8003118 <HAL_GetTick>
 80081c6:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80081c8:	68fb      	ldr	r3, [r7, #12]
 80081ca:	88fa      	ldrh	r2, [r7, #6]
 80081cc:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 80081d0:	68fb      	ldr	r3, [r7, #12]
 80081d2:	88fa      	ldrh	r2, [r7, #6]
 80081d4:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80081d8:	68fb      	ldr	r3, [r7, #12]
 80081da:	689b      	ldr	r3, [r3, #8]
 80081dc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80081e0:	d108      	bne.n	80081f4 <HAL_UART_Transmit+0x80>
 80081e2:	68fb      	ldr	r3, [r7, #12]
 80081e4:	691b      	ldr	r3, [r3, #16]
 80081e6:	2b00      	cmp	r3, #0
 80081e8:	d104      	bne.n	80081f4 <HAL_UART_Transmit+0x80>
    {
      pdata8bits  = NULL;
 80081ea:	2300      	movs	r3, #0
 80081ec:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 80081ee:	68bb      	ldr	r3, [r7, #8]
 80081f0:	61bb      	str	r3, [r7, #24]
 80081f2:	e003      	b.n	80081fc <HAL_UART_Transmit+0x88>
    }
    else
    {
      pdata8bits  = pData;
 80081f4:	68bb      	ldr	r3, [r7, #8]
 80081f6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80081f8:	2300      	movs	r3, #0
 80081fa:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 80081fc:	68fb      	ldr	r3, [r7, #12]
 80081fe:	2200      	movs	r2, #0
 8008200:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    while (huart->TxXferCount > 0U)
 8008204:	e02d      	b.n	8008262 <HAL_UART_Transmit+0xee>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8008206:	683b      	ldr	r3, [r7, #0]
 8008208:	9300      	str	r3, [sp, #0]
 800820a:	697b      	ldr	r3, [r7, #20]
 800820c:	2200      	movs	r2, #0
 800820e:	2180      	movs	r1, #128	; 0x80
 8008210:	68f8      	ldr	r0, [r7, #12]
 8008212:	f000 fb3a 	bl	800888a <UART_WaitOnFlagUntilTimeout>
 8008216:	4603      	mov	r3, r0
 8008218:	2b00      	cmp	r3, #0
 800821a:	d001      	beq.n	8008220 <HAL_UART_Transmit+0xac>
      {
        return HAL_TIMEOUT;
 800821c:	2303      	movs	r3, #3
 800821e:	e039      	b.n	8008294 <HAL_UART_Transmit+0x120>
      }
      if (pdata8bits == NULL)
 8008220:	69fb      	ldr	r3, [r7, #28]
 8008222:	2b00      	cmp	r3, #0
 8008224:	d10b      	bne.n	800823e <HAL_UART_Transmit+0xca>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8008226:	69bb      	ldr	r3, [r7, #24]
 8008228:	881a      	ldrh	r2, [r3, #0]
 800822a:	68fb      	ldr	r3, [r7, #12]
 800822c:	681b      	ldr	r3, [r3, #0]
 800822e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8008232:	b292      	uxth	r2, r2
 8008234:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8008236:	69bb      	ldr	r3, [r7, #24]
 8008238:	3302      	adds	r3, #2
 800823a:	61bb      	str	r3, [r7, #24]
 800823c:	e008      	b.n	8008250 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800823e:	69fb      	ldr	r3, [r7, #28]
 8008240:	781a      	ldrb	r2, [r3, #0]
 8008242:	68fb      	ldr	r3, [r7, #12]
 8008244:	681b      	ldr	r3, [r3, #0]
 8008246:	b292      	uxth	r2, r2
 8008248:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 800824a:	69fb      	ldr	r3, [r7, #28]
 800824c:	3301      	adds	r3, #1
 800824e:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8008250:	68fb      	ldr	r3, [r7, #12]
 8008252:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8008256:	b29b      	uxth	r3, r3
 8008258:	3b01      	subs	r3, #1
 800825a:	b29a      	uxth	r2, r3
 800825c:	68fb      	ldr	r3, [r7, #12]
 800825e:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8008262:	68fb      	ldr	r3, [r7, #12]
 8008264:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8008268:	b29b      	uxth	r3, r3
 800826a:	2b00      	cmp	r3, #0
 800826c:	d1cb      	bne.n	8008206 <HAL_UART_Transmit+0x92>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800826e:	683b      	ldr	r3, [r7, #0]
 8008270:	9300      	str	r3, [sp, #0]
 8008272:	697b      	ldr	r3, [r7, #20]
 8008274:	2200      	movs	r2, #0
 8008276:	2140      	movs	r1, #64	; 0x40
 8008278:	68f8      	ldr	r0, [r7, #12]
 800827a:	f000 fb06 	bl	800888a <UART_WaitOnFlagUntilTimeout>
 800827e:	4603      	mov	r3, r0
 8008280:	2b00      	cmp	r3, #0
 8008282:	d001      	beq.n	8008288 <HAL_UART_Transmit+0x114>
    {
      return HAL_TIMEOUT;
 8008284:	2303      	movs	r3, #3
 8008286:	e005      	b.n	8008294 <HAL_UART_Transmit+0x120>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8008288:	68fb      	ldr	r3, [r7, #12]
 800828a:	2220      	movs	r2, #32
 800828c:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 800828e:	2300      	movs	r3, #0
 8008290:	e000      	b.n	8008294 <HAL_UART_Transmit+0x120>
  }
  else
  {
    return HAL_BUSY;
 8008292:	2302      	movs	r3, #2
  }
}
 8008294:	4618      	mov	r0, r3
 8008296:	3720      	adds	r7, #32
 8008298:	46bd      	mov	sp, r7
 800829a:	bd80      	pop	{r7, pc}

0800829c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800829c:	b5b0      	push	{r4, r5, r7, lr}
 800829e:	b088      	sub	sp, #32
 80082a0:	af00      	add	r7, sp, #0
 80082a2:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80082a4:	2300      	movs	r3, #0
 80082a6:	76bb      	strb	r3, [r7, #26]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80082a8:	687b      	ldr	r3, [r7, #4]
 80082aa:	689a      	ldr	r2, [r3, #8]
 80082ac:	687b      	ldr	r3, [r7, #4]
 80082ae:	691b      	ldr	r3, [r3, #16]
 80082b0:	431a      	orrs	r2, r3
 80082b2:	687b      	ldr	r3, [r7, #4]
 80082b4:	695b      	ldr	r3, [r3, #20]
 80082b6:	431a      	orrs	r2, r3
 80082b8:	687b      	ldr	r3, [r7, #4]
 80082ba:	69db      	ldr	r3, [r3, #28]
 80082bc:	4313      	orrs	r3, r2
 80082be:	61fb      	str	r3, [r7, #28]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80082c0:	687b      	ldr	r3, [r7, #4]
 80082c2:	681b      	ldr	r3, [r3, #0]
 80082c4:	681a      	ldr	r2, [r3, #0]
 80082c6:	4baf      	ldr	r3, [pc, #700]	; (8008584 <UART_SetConfig+0x2e8>)
 80082c8:	4013      	ands	r3, r2
 80082ca:	687a      	ldr	r2, [r7, #4]
 80082cc:	6812      	ldr	r2, [r2, #0]
 80082ce:	69f9      	ldr	r1, [r7, #28]
 80082d0:	430b      	orrs	r3, r1
 80082d2:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80082d4:	687b      	ldr	r3, [r7, #4]
 80082d6:	681b      	ldr	r3, [r3, #0]
 80082d8:	685b      	ldr	r3, [r3, #4]
 80082da:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80082de:	687b      	ldr	r3, [r7, #4]
 80082e0:	68da      	ldr	r2, [r3, #12]
 80082e2:	687b      	ldr	r3, [r7, #4]
 80082e4:	681b      	ldr	r3, [r3, #0]
 80082e6:	430a      	orrs	r2, r1
 80082e8:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80082ea:	687b      	ldr	r3, [r7, #4]
 80082ec:	699b      	ldr	r3, [r3, #24]
 80082ee:	61fb      	str	r3, [r7, #28]

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80082f0:	687b      	ldr	r3, [r7, #4]
 80082f2:	681b      	ldr	r3, [r3, #0]
 80082f4:	4aa4      	ldr	r2, [pc, #656]	; (8008588 <UART_SetConfig+0x2ec>)
 80082f6:	4293      	cmp	r3, r2
 80082f8:	d004      	beq.n	8008304 <UART_SetConfig+0x68>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80082fa:	687b      	ldr	r3, [r7, #4]
 80082fc:	6a1b      	ldr	r3, [r3, #32]
 80082fe:	69fa      	ldr	r2, [r7, #28]
 8008300:	4313      	orrs	r3, r2
 8008302:	61fb      	str	r3, [r7, #28]
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8008304:	687b      	ldr	r3, [r7, #4]
 8008306:	681b      	ldr	r3, [r3, #0]
 8008308:	689b      	ldr	r3, [r3, #8]
 800830a:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 800830e:	687b      	ldr	r3, [r7, #4]
 8008310:	681b      	ldr	r3, [r3, #0]
 8008312:	69fa      	ldr	r2, [r7, #28]
 8008314:	430a      	orrs	r2, r1
 8008316:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8008318:	687b      	ldr	r3, [r7, #4]
 800831a:	681b      	ldr	r3, [r3, #0]
 800831c:	4a9b      	ldr	r2, [pc, #620]	; (800858c <UART_SetConfig+0x2f0>)
 800831e:	4293      	cmp	r3, r2
 8008320:	d121      	bne.n	8008366 <UART_SetConfig+0xca>
 8008322:	4b9b      	ldr	r3, [pc, #620]	; (8008590 <UART_SetConfig+0x2f4>)
 8008324:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008328:	f003 0303 	and.w	r3, r3, #3
 800832c:	2b03      	cmp	r3, #3
 800832e:	d817      	bhi.n	8008360 <UART_SetConfig+0xc4>
 8008330:	a201      	add	r2, pc, #4	; (adr r2, 8008338 <UART_SetConfig+0x9c>)
 8008332:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008336:	bf00      	nop
 8008338:	08008349 	.word	0x08008349
 800833c:	08008355 	.word	0x08008355
 8008340:	0800834f 	.word	0x0800834f
 8008344:	0800835b 	.word	0x0800835b
 8008348:	2301      	movs	r3, #1
 800834a:	76fb      	strb	r3, [r7, #27]
 800834c:	e070      	b.n	8008430 <UART_SetConfig+0x194>
 800834e:	2302      	movs	r3, #2
 8008350:	76fb      	strb	r3, [r7, #27]
 8008352:	e06d      	b.n	8008430 <UART_SetConfig+0x194>
 8008354:	2304      	movs	r3, #4
 8008356:	76fb      	strb	r3, [r7, #27]
 8008358:	e06a      	b.n	8008430 <UART_SetConfig+0x194>
 800835a:	2308      	movs	r3, #8
 800835c:	76fb      	strb	r3, [r7, #27]
 800835e:	e067      	b.n	8008430 <UART_SetConfig+0x194>
 8008360:	2310      	movs	r3, #16
 8008362:	76fb      	strb	r3, [r7, #27]
 8008364:	e064      	b.n	8008430 <UART_SetConfig+0x194>
 8008366:	687b      	ldr	r3, [r7, #4]
 8008368:	681b      	ldr	r3, [r3, #0]
 800836a:	4a8a      	ldr	r2, [pc, #552]	; (8008594 <UART_SetConfig+0x2f8>)
 800836c:	4293      	cmp	r3, r2
 800836e:	d132      	bne.n	80083d6 <UART_SetConfig+0x13a>
 8008370:	4b87      	ldr	r3, [pc, #540]	; (8008590 <UART_SetConfig+0x2f4>)
 8008372:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008376:	f003 030c 	and.w	r3, r3, #12
 800837a:	2b0c      	cmp	r3, #12
 800837c:	d828      	bhi.n	80083d0 <UART_SetConfig+0x134>
 800837e:	a201      	add	r2, pc, #4	; (adr r2, 8008384 <UART_SetConfig+0xe8>)
 8008380:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008384:	080083b9 	.word	0x080083b9
 8008388:	080083d1 	.word	0x080083d1
 800838c:	080083d1 	.word	0x080083d1
 8008390:	080083d1 	.word	0x080083d1
 8008394:	080083c5 	.word	0x080083c5
 8008398:	080083d1 	.word	0x080083d1
 800839c:	080083d1 	.word	0x080083d1
 80083a0:	080083d1 	.word	0x080083d1
 80083a4:	080083bf 	.word	0x080083bf
 80083a8:	080083d1 	.word	0x080083d1
 80083ac:	080083d1 	.word	0x080083d1
 80083b0:	080083d1 	.word	0x080083d1
 80083b4:	080083cb 	.word	0x080083cb
 80083b8:	2300      	movs	r3, #0
 80083ba:	76fb      	strb	r3, [r7, #27]
 80083bc:	e038      	b.n	8008430 <UART_SetConfig+0x194>
 80083be:	2302      	movs	r3, #2
 80083c0:	76fb      	strb	r3, [r7, #27]
 80083c2:	e035      	b.n	8008430 <UART_SetConfig+0x194>
 80083c4:	2304      	movs	r3, #4
 80083c6:	76fb      	strb	r3, [r7, #27]
 80083c8:	e032      	b.n	8008430 <UART_SetConfig+0x194>
 80083ca:	2308      	movs	r3, #8
 80083cc:	76fb      	strb	r3, [r7, #27]
 80083ce:	e02f      	b.n	8008430 <UART_SetConfig+0x194>
 80083d0:	2310      	movs	r3, #16
 80083d2:	76fb      	strb	r3, [r7, #27]
 80083d4:	e02c      	b.n	8008430 <UART_SetConfig+0x194>
 80083d6:	687b      	ldr	r3, [r7, #4]
 80083d8:	681b      	ldr	r3, [r3, #0]
 80083da:	4a6b      	ldr	r2, [pc, #428]	; (8008588 <UART_SetConfig+0x2ec>)
 80083dc:	4293      	cmp	r3, r2
 80083de:	d125      	bne.n	800842c <UART_SetConfig+0x190>
 80083e0:	4b6b      	ldr	r3, [pc, #428]	; (8008590 <UART_SetConfig+0x2f4>)
 80083e2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80083e6:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 80083ea:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80083ee:	d017      	beq.n	8008420 <UART_SetConfig+0x184>
 80083f0:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 80083f4:	d817      	bhi.n	8008426 <UART_SetConfig+0x18a>
 80083f6:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80083fa:	d00b      	beq.n	8008414 <UART_SetConfig+0x178>
 80083fc:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8008400:	d811      	bhi.n	8008426 <UART_SetConfig+0x18a>
 8008402:	2b00      	cmp	r3, #0
 8008404:	d003      	beq.n	800840e <UART_SetConfig+0x172>
 8008406:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800840a:	d006      	beq.n	800841a <UART_SetConfig+0x17e>
 800840c:	e00b      	b.n	8008426 <UART_SetConfig+0x18a>
 800840e:	2300      	movs	r3, #0
 8008410:	76fb      	strb	r3, [r7, #27]
 8008412:	e00d      	b.n	8008430 <UART_SetConfig+0x194>
 8008414:	2302      	movs	r3, #2
 8008416:	76fb      	strb	r3, [r7, #27]
 8008418:	e00a      	b.n	8008430 <UART_SetConfig+0x194>
 800841a:	2304      	movs	r3, #4
 800841c:	76fb      	strb	r3, [r7, #27]
 800841e:	e007      	b.n	8008430 <UART_SetConfig+0x194>
 8008420:	2308      	movs	r3, #8
 8008422:	76fb      	strb	r3, [r7, #27]
 8008424:	e004      	b.n	8008430 <UART_SetConfig+0x194>
 8008426:	2310      	movs	r3, #16
 8008428:	76fb      	strb	r3, [r7, #27]
 800842a:	e001      	b.n	8008430 <UART_SetConfig+0x194>
 800842c:	2310      	movs	r3, #16
 800842e:	76fb      	strb	r3, [r7, #27]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8008430:	687b      	ldr	r3, [r7, #4]
 8008432:	681b      	ldr	r3, [r3, #0]
 8008434:	4a54      	ldr	r2, [pc, #336]	; (8008588 <UART_SetConfig+0x2ec>)
 8008436:	4293      	cmp	r3, r2
 8008438:	d173      	bne.n	8008522 <UART_SetConfig+0x286>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800843a:	7efb      	ldrb	r3, [r7, #27]
 800843c:	2b08      	cmp	r3, #8
 800843e:	d824      	bhi.n	800848a <UART_SetConfig+0x1ee>
 8008440:	a201      	add	r2, pc, #4	; (adr r2, 8008448 <UART_SetConfig+0x1ac>)
 8008442:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008446:	bf00      	nop
 8008448:	0800846d 	.word	0x0800846d
 800844c:	0800848b 	.word	0x0800848b
 8008450:	08008475 	.word	0x08008475
 8008454:	0800848b 	.word	0x0800848b
 8008458:	0800847b 	.word	0x0800847b
 800845c:	0800848b 	.word	0x0800848b
 8008460:	0800848b 	.word	0x0800848b
 8008464:	0800848b 	.word	0x0800848b
 8008468:	08008483 	.word	0x08008483
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800846c:	f7fe fb3e 	bl	8006aec <HAL_RCC_GetPCLK1Freq>
 8008470:	6178      	str	r0, [r7, #20]
        break;
 8008472:	e00f      	b.n	8008494 <UART_SetConfig+0x1f8>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8008474:	4b48      	ldr	r3, [pc, #288]	; (8008598 <UART_SetConfig+0x2fc>)
 8008476:	617b      	str	r3, [r7, #20]
        break;
 8008478:	e00c      	b.n	8008494 <UART_SetConfig+0x1f8>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800847a:	f7fe faa1 	bl	80069c0 <HAL_RCC_GetSysClockFreq>
 800847e:	6178      	str	r0, [r7, #20]
        break;
 8008480:	e008      	b.n	8008494 <UART_SetConfig+0x1f8>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8008482:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8008486:	617b      	str	r3, [r7, #20]
        break;
 8008488:	e004      	b.n	8008494 <UART_SetConfig+0x1f8>
      default:
        pclk = 0U;
 800848a:	2300      	movs	r3, #0
 800848c:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 800848e:	2301      	movs	r3, #1
 8008490:	76bb      	strb	r3, [r7, #26]
        break;
 8008492:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8008494:	697b      	ldr	r3, [r7, #20]
 8008496:	2b00      	cmp	r3, #0
 8008498:	f000 80fe 	beq.w	8008698 <UART_SetConfig+0x3fc>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800849c:	687b      	ldr	r3, [r7, #4]
 800849e:	685a      	ldr	r2, [r3, #4]
 80084a0:	4613      	mov	r3, r2
 80084a2:	005b      	lsls	r3, r3, #1
 80084a4:	4413      	add	r3, r2
 80084a6:	697a      	ldr	r2, [r7, #20]
 80084a8:	429a      	cmp	r2, r3
 80084aa:	d305      	bcc.n	80084b8 <UART_SetConfig+0x21c>
          (pclk > (4096U * huart->Init.BaudRate)))
 80084ac:	687b      	ldr	r3, [r7, #4]
 80084ae:	685b      	ldr	r3, [r3, #4]
 80084b0:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80084b2:	697a      	ldr	r2, [r7, #20]
 80084b4:	429a      	cmp	r2, r3
 80084b6:	d902      	bls.n	80084be <UART_SetConfig+0x222>
      {
        ret = HAL_ERROR;
 80084b8:	2301      	movs	r3, #1
 80084ba:	76bb      	strb	r3, [r7, #26]
 80084bc:	e0ec      	b.n	8008698 <UART_SetConfig+0x3fc>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 80084be:	697b      	ldr	r3, [r7, #20]
 80084c0:	4618      	mov	r0, r3
 80084c2:	f04f 0100 	mov.w	r1, #0
 80084c6:	f04f 0200 	mov.w	r2, #0
 80084ca:	f04f 0300 	mov.w	r3, #0
 80084ce:	020b      	lsls	r3, r1, #8
 80084d0:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 80084d4:	0202      	lsls	r2, r0, #8
 80084d6:	6879      	ldr	r1, [r7, #4]
 80084d8:	6849      	ldr	r1, [r1, #4]
 80084da:	0849      	lsrs	r1, r1, #1
 80084dc:	4608      	mov	r0, r1
 80084de:	f04f 0100 	mov.w	r1, #0
 80084e2:	1814      	adds	r4, r2, r0
 80084e4:	eb43 0501 	adc.w	r5, r3, r1
 80084e8:	687b      	ldr	r3, [r7, #4]
 80084ea:	685b      	ldr	r3, [r3, #4]
 80084ec:	461a      	mov	r2, r3
 80084ee:	f04f 0300 	mov.w	r3, #0
 80084f2:	4620      	mov	r0, r4
 80084f4:	4629      	mov	r1, r5
 80084f6:	f7f8 fb57 	bl	8000ba8 <__aeabi_uldivmod>
 80084fa:	4602      	mov	r2, r0
 80084fc:	460b      	mov	r3, r1
 80084fe:	4613      	mov	r3, r2
 8008500:	613b      	str	r3, [r7, #16]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8008502:	693b      	ldr	r3, [r7, #16]
 8008504:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8008508:	d308      	bcc.n	800851c <UART_SetConfig+0x280>
 800850a:	693b      	ldr	r3, [r7, #16]
 800850c:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8008510:	d204      	bcs.n	800851c <UART_SetConfig+0x280>
        {
          huart->Instance->BRR = usartdiv;
 8008512:	687b      	ldr	r3, [r7, #4]
 8008514:	681b      	ldr	r3, [r3, #0]
 8008516:	693a      	ldr	r2, [r7, #16]
 8008518:	60da      	str	r2, [r3, #12]
 800851a:	e0bd      	b.n	8008698 <UART_SetConfig+0x3fc>
        }
        else
        {
          ret = HAL_ERROR;
 800851c:	2301      	movs	r3, #1
 800851e:	76bb      	strb	r3, [r7, #26]
 8008520:	e0ba      	b.n	8008698 <UART_SetConfig+0x3fc>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8008522:	687b      	ldr	r3, [r7, #4]
 8008524:	69db      	ldr	r3, [r3, #28]
 8008526:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800852a:	d168      	bne.n	80085fe <UART_SetConfig+0x362>
  {
    switch (clocksource)
 800852c:	7efb      	ldrb	r3, [r7, #27]
 800852e:	2b08      	cmp	r3, #8
 8008530:	d834      	bhi.n	800859c <UART_SetConfig+0x300>
 8008532:	a201      	add	r2, pc, #4	; (adr r2, 8008538 <UART_SetConfig+0x29c>)
 8008534:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008538:	0800855d 	.word	0x0800855d
 800853c:	08008565 	.word	0x08008565
 8008540:	0800856d 	.word	0x0800856d
 8008544:	0800859d 	.word	0x0800859d
 8008548:	08008573 	.word	0x08008573
 800854c:	0800859d 	.word	0x0800859d
 8008550:	0800859d 	.word	0x0800859d
 8008554:	0800859d 	.word	0x0800859d
 8008558:	0800857b 	.word	0x0800857b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800855c:	f7fe fac6 	bl	8006aec <HAL_RCC_GetPCLK1Freq>
 8008560:	6178      	str	r0, [r7, #20]
        break;
 8008562:	e020      	b.n	80085a6 <UART_SetConfig+0x30a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8008564:	f7fe fad8 	bl	8006b18 <HAL_RCC_GetPCLK2Freq>
 8008568:	6178      	str	r0, [r7, #20]
        break;
 800856a:	e01c      	b.n	80085a6 <UART_SetConfig+0x30a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800856c:	4b0a      	ldr	r3, [pc, #40]	; (8008598 <UART_SetConfig+0x2fc>)
 800856e:	617b      	str	r3, [r7, #20]
        break;
 8008570:	e019      	b.n	80085a6 <UART_SetConfig+0x30a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8008572:	f7fe fa25 	bl	80069c0 <HAL_RCC_GetSysClockFreq>
 8008576:	6178      	str	r0, [r7, #20]
        break;
 8008578:	e015      	b.n	80085a6 <UART_SetConfig+0x30a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800857a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800857e:	617b      	str	r3, [r7, #20]
        break;
 8008580:	e011      	b.n	80085a6 <UART_SetConfig+0x30a>
 8008582:	bf00      	nop
 8008584:	efff69f3 	.word	0xefff69f3
 8008588:	40008000 	.word	0x40008000
 800858c:	40013800 	.word	0x40013800
 8008590:	40021000 	.word	0x40021000
 8008594:	40004400 	.word	0x40004400
 8008598:	00f42400 	.word	0x00f42400
      default:
        pclk = 0U;
 800859c:	2300      	movs	r3, #0
 800859e:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 80085a0:	2301      	movs	r3, #1
 80085a2:	76bb      	strb	r3, [r7, #26]
        break;
 80085a4:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80085a6:	697b      	ldr	r3, [r7, #20]
 80085a8:	2b00      	cmp	r3, #0
 80085aa:	d075      	beq.n	8008698 <UART_SetConfig+0x3fc>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80085ac:	697b      	ldr	r3, [r7, #20]
 80085ae:	005a      	lsls	r2, r3, #1
 80085b0:	687b      	ldr	r3, [r7, #4]
 80085b2:	685b      	ldr	r3, [r3, #4]
 80085b4:	085b      	lsrs	r3, r3, #1
 80085b6:	441a      	add	r2, r3
 80085b8:	687b      	ldr	r3, [r7, #4]
 80085ba:	685b      	ldr	r3, [r3, #4]
 80085bc:	fbb2 f3f3 	udiv	r3, r2, r3
 80085c0:	b29b      	uxth	r3, r3
 80085c2:	613b      	str	r3, [r7, #16]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80085c4:	693b      	ldr	r3, [r7, #16]
 80085c6:	2b0f      	cmp	r3, #15
 80085c8:	d916      	bls.n	80085f8 <UART_SetConfig+0x35c>
 80085ca:	693b      	ldr	r3, [r7, #16]
 80085cc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80085d0:	d212      	bcs.n	80085f8 <UART_SetConfig+0x35c>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80085d2:	693b      	ldr	r3, [r7, #16]
 80085d4:	b29b      	uxth	r3, r3
 80085d6:	f023 030f 	bic.w	r3, r3, #15
 80085da:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80085dc:	693b      	ldr	r3, [r7, #16]
 80085de:	085b      	lsrs	r3, r3, #1
 80085e0:	b29b      	uxth	r3, r3
 80085e2:	f003 0307 	and.w	r3, r3, #7
 80085e6:	b29a      	uxth	r2, r3
 80085e8:	89fb      	ldrh	r3, [r7, #14]
 80085ea:	4313      	orrs	r3, r2
 80085ec:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 80085ee:	687b      	ldr	r3, [r7, #4]
 80085f0:	681b      	ldr	r3, [r3, #0]
 80085f2:	89fa      	ldrh	r2, [r7, #14]
 80085f4:	60da      	str	r2, [r3, #12]
 80085f6:	e04f      	b.n	8008698 <UART_SetConfig+0x3fc>
      }
      else
      {
        ret = HAL_ERROR;
 80085f8:	2301      	movs	r3, #1
 80085fa:	76bb      	strb	r3, [r7, #26]
 80085fc:	e04c      	b.n	8008698 <UART_SetConfig+0x3fc>
      }
    }
  }
  else
  {
    switch (clocksource)
 80085fe:	7efb      	ldrb	r3, [r7, #27]
 8008600:	2b08      	cmp	r3, #8
 8008602:	d828      	bhi.n	8008656 <UART_SetConfig+0x3ba>
 8008604:	a201      	add	r2, pc, #4	; (adr r2, 800860c <UART_SetConfig+0x370>)
 8008606:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800860a:	bf00      	nop
 800860c:	08008631 	.word	0x08008631
 8008610:	08008639 	.word	0x08008639
 8008614:	08008641 	.word	0x08008641
 8008618:	08008657 	.word	0x08008657
 800861c:	08008647 	.word	0x08008647
 8008620:	08008657 	.word	0x08008657
 8008624:	08008657 	.word	0x08008657
 8008628:	08008657 	.word	0x08008657
 800862c:	0800864f 	.word	0x0800864f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008630:	f7fe fa5c 	bl	8006aec <HAL_RCC_GetPCLK1Freq>
 8008634:	6178      	str	r0, [r7, #20]
        break;
 8008636:	e013      	b.n	8008660 <UART_SetConfig+0x3c4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8008638:	f7fe fa6e 	bl	8006b18 <HAL_RCC_GetPCLK2Freq>
 800863c:	6178      	str	r0, [r7, #20]
        break;
 800863e:	e00f      	b.n	8008660 <UART_SetConfig+0x3c4>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8008640:	4b1b      	ldr	r3, [pc, #108]	; (80086b0 <UART_SetConfig+0x414>)
 8008642:	617b      	str	r3, [r7, #20]
        break;
 8008644:	e00c      	b.n	8008660 <UART_SetConfig+0x3c4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8008646:	f7fe f9bb 	bl	80069c0 <HAL_RCC_GetSysClockFreq>
 800864a:	6178      	str	r0, [r7, #20]
        break;
 800864c:	e008      	b.n	8008660 <UART_SetConfig+0x3c4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800864e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8008652:	617b      	str	r3, [r7, #20]
        break;
 8008654:	e004      	b.n	8008660 <UART_SetConfig+0x3c4>
      default:
        pclk = 0U;
 8008656:	2300      	movs	r3, #0
 8008658:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 800865a:	2301      	movs	r3, #1
 800865c:	76bb      	strb	r3, [r7, #26]
        break;
 800865e:	bf00      	nop
    }

    if (pclk != 0U)
 8008660:	697b      	ldr	r3, [r7, #20]
 8008662:	2b00      	cmp	r3, #0
 8008664:	d018      	beq.n	8008698 <UART_SetConfig+0x3fc>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8008666:	687b      	ldr	r3, [r7, #4]
 8008668:	685b      	ldr	r3, [r3, #4]
 800866a:	085a      	lsrs	r2, r3, #1
 800866c:	697b      	ldr	r3, [r7, #20]
 800866e:	441a      	add	r2, r3
 8008670:	687b      	ldr	r3, [r7, #4]
 8008672:	685b      	ldr	r3, [r3, #4]
 8008674:	fbb2 f3f3 	udiv	r3, r2, r3
 8008678:	b29b      	uxth	r3, r3
 800867a:	613b      	str	r3, [r7, #16]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800867c:	693b      	ldr	r3, [r7, #16]
 800867e:	2b0f      	cmp	r3, #15
 8008680:	d908      	bls.n	8008694 <UART_SetConfig+0x3f8>
 8008682:	693b      	ldr	r3, [r7, #16]
 8008684:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008688:	d204      	bcs.n	8008694 <UART_SetConfig+0x3f8>
      {
        huart->Instance->BRR = usartdiv;
 800868a:	687b      	ldr	r3, [r7, #4]
 800868c:	681b      	ldr	r3, [r3, #0]
 800868e:	693a      	ldr	r2, [r7, #16]
 8008690:	60da      	str	r2, [r3, #12]
 8008692:	e001      	b.n	8008698 <UART_SetConfig+0x3fc>
      }
      else
      {
        ret = HAL_ERROR;
 8008694:	2301      	movs	r3, #1
 8008696:	76bb      	strb	r3, [r7, #26]
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8008698:	687b      	ldr	r3, [r7, #4]
 800869a:	2200      	movs	r2, #0
 800869c:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 800869e:	687b      	ldr	r3, [r7, #4]
 80086a0:	2200      	movs	r2, #0
 80086a2:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 80086a4:	7ebb      	ldrb	r3, [r7, #26]
}
 80086a6:	4618      	mov	r0, r3
 80086a8:	3720      	adds	r7, #32
 80086aa:	46bd      	mov	sp, r7
 80086ac:	bdb0      	pop	{r4, r5, r7, pc}
 80086ae:	bf00      	nop
 80086b0:	00f42400 	.word	0x00f42400

080086b4 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80086b4:	b480      	push	{r7}
 80086b6:	b083      	sub	sp, #12
 80086b8:	af00      	add	r7, sp, #0
 80086ba:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80086bc:	687b      	ldr	r3, [r7, #4]
 80086be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80086c0:	f003 0301 	and.w	r3, r3, #1
 80086c4:	2b00      	cmp	r3, #0
 80086c6:	d00a      	beq.n	80086de <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80086c8:	687b      	ldr	r3, [r7, #4]
 80086ca:	681b      	ldr	r3, [r3, #0]
 80086cc:	685b      	ldr	r3, [r3, #4]
 80086ce:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 80086d2:	687b      	ldr	r3, [r7, #4]
 80086d4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80086d6:	687b      	ldr	r3, [r7, #4]
 80086d8:	681b      	ldr	r3, [r3, #0]
 80086da:	430a      	orrs	r2, r1
 80086dc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80086de:	687b      	ldr	r3, [r7, #4]
 80086e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80086e2:	f003 0302 	and.w	r3, r3, #2
 80086e6:	2b00      	cmp	r3, #0
 80086e8:	d00a      	beq.n	8008700 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80086ea:	687b      	ldr	r3, [r7, #4]
 80086ec:	681b      	ldr	r3, [r3, #0]
 80086ee:	685b      	ldr	r3, [r3, #4]
 80086f0:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 80086f4:	687b      	ldr	r3, [r7, #4]
 80086f6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80086f8:	687b      	ldr	r3, [r7, #4]
 80086fa:	681b      	ldr	r3, [r3, #0]
 80086fc:	430a      	orrs	r2, r1
 80086fe:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8008700:	687b      	ldr	r3, [r7, #4]
 8008702:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008704:	f003 0304 	and.w	r3, r3, #4
 8008708:	2b00      	cmp	r3, #0
 800870a:	d00a      	beq.n	8008722 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800870c:	687b      	ldr	r3, [r7, #4]
 800870e:	681b      	ldr	r3, [r3, #0]
 8008710:	685b      	ldr	r3, [r3, #4]
 8008712:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8008716:	687b      	ldr	r3, [r7, #4]
 8008718:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800871a:	687b      	ldr	r3, [r7, #4]
 800871c:	681b      	ldr	r3, [r3, #0]
 800871e:	430a      	orrs	r2, r1
 8008720:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8008722:	687b      	ldr	r3, [r7, #4]
 8008724:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008726:	f003 0308 	and.w	r3, r3, #8
 800872a:	2b00      	cmp	r3, #0
 800872c:	d00a      	beq.n	8008744 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800872e:	687b      	ldr	r3, [r7, #4]
 8008730:	681b      	ldr	r3, [r3, #0]
 8008732:	685b      	ldr	r3, [r3, #4]
 8008734:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8008738:	687b      	ldr	r3, [r7, #4]
 800873a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800873c:	687b      	ldr	r3, [r7, #4]
 800873e:	681b      	ldr	r3, [r3, #0]
 8008740:	430a      	orrs	r2, r1
 8008742:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8008744:	687b      	ldr	r3, [r7, #4]
 8008746:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008748:	f003 0310 	and.w	r3, r3, #16
 800874c:	2b00      	cmp	r3, #0
 800874e:	d00a      	beq.n	8008766 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8008750:	687b      	ldr	r3, [r7, #4]
 8008752:	681b      	ldr	r3, [r3, #0]
 8008754:	689b      	ldr	r3, [r3, #8]
 8008756:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800875a:	687b      	ldr	r3, [r7, #4]
 800875c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800875e:	687b      	ldr	r3, [r7, #4]
 8008760:	681b      	ldr	r3, [r3, #0]
 8008762:	430a      	orrs	r2, r1
 8008764:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8008766:	687b      	ldr	r3, [r7, #4]
 8008768:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800876a:	f003 0320 	and.w	r3, r3, #32
 800876e:	2b00      	cmp	r3, #0
 8008770:	d00a      	beq.n	8008788 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8008772:	687b      	ldr	r3, [r7, #4]
 8008774:	681b      	ldr	r3, [r3, #0]
 8008776:	689b      	ldr	r3, [r3, #8]
 8008778:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 800877c:	687b      	ldr	r3, [r7, #4]
 800877e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8008780:	687b      	ldr	r3, [r7, #4]
 8008782:	681b      	ldr	r3, [r3, #0]
 8008784:	430a      	orrs	r2, r1
 8008786:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8008788:	687b      	ldr	r3, [r7, #4]
 800878a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800878c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008790:	2b00      	cmp	r3, #0
 8008792:	d01a      	beq.n	80087ca <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8008794:	687b      	ldr	r3, [r7, #4]
 8008796:	681b      	ldr	r3, [r3, #0]
 8008798:	685b      	ldr	r3, [r3, #4]
 800879a:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 800879e:	687b      	ldr	r3, [r7, #4]
 80087a0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80087a2:	687b      	ldr	r3, [r7, #4]
 80087a4:	681b      	ldr	r3, [r3, #0]
 80087a6:	430a      	orrs	r2, r1
 80087a8:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80087aa:	687b      	ldr	r3, [r7, #4]
 80087ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80087ae:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80087b2:	d10a      	bne.n	80087ca <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80087b4:	687b      	ldr	r3, [r7, #4]
 80087b6:	681b      	ldr	r3, [r3, #0]
 80087b8:	685b      	ldr	r3, [r3, #4]
 80087ba:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 80087be:	687b      	ldr	r3, [r7, #4]
 80087c0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80087c2:	687b      	ldr	r3, [r7, #4]
 80087c4:	681b      	ldr	r3, [r3, #0]
 80087c6:	430a      	orrs	r2, r1
 80087c8:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80087ca:	687b      	ldr	r3, [r7, #4]
 80087cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80087ce:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80087d2:	2b00      	cmp	r3, #0
 80087d4:	d00a      	beq.n	80087ec <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80087d6:	687b      	ldr	r3, [r7, #4]
 80087d8:	681b      	ldr	r3, [r3, #0]
 80087da:	685b      	ldr	r3, [r3, #4]
 80087dc:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 80087e0:	687b      	ldr	r3, [r7, #4]
 80087e2:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80087e4:	687b      	ldr	r3, [r7, #4]
 80087e6:	681b      	ldr	r3, [r3, #0]
 80087e8:	430a      	orrs	r2, r1
 80087ea:	605a      	str	r2, [r3, #4]
  }
}
 80087ec:	bf00      	nop
 80087ee:	370c      	adds	r7, #12
 80087f0:	46bd      	mov	sp, r7
 80087f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087f6:	4770      	bx	lr

080087f8 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80087f8:	b580      	push	{r7, lr}
 80087fa:	b086      	sub	sp, #24
 80087fc:	af02      	add	r7, sp, #8
 80087fe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008800:	687b      	ldr	r3, [r7, #4]
 8008802:	2200      	movs	r2, #0
 8008804:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8008808:	f7fa fc86 	bl	8003118 <HAL_GetTick>
 800880c:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800880e:	687b      	ldr	r3, [r7, #4]
 8008810:	681b      	ldr	r3, [r3, #0]
 8008812:	681b      	ldr	r3, [r3, #0]
 8008814:	f003 0308 	and.w	r3, r3, #8
 8008818:	2b08      	cmp	r3, #8
 800881a:	d10e      	bne.n	800883a <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800881c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8008820:	9300      	str	r3, [sp, #0]
 8008822:	68fb      	ldr	r3, [r7, #12]
 8008824:	2200      	movs	r2, #0
 8008826:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800882a:	6878      	ldr	r0, [r7, #4]
 800882c:	f000 f82d 	bl	800888a <UART_WaitOnFlagUntilTimeout>
 8008830:	4603      	mov	r3, r0
 8008832:	2b00      	cmp	r3, #0
 8008834:	d001      	beq.n	800883a <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8008836:	2303      	movs	r3, #3
 8008838:	e023      	b.n	8008882 <UART_CheckIdleState+0x8a>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800883a:	687b      	ldr	r3, [r7, #4]
 800883c:	681b      	ldr	r3, [r3, #0]
 800883e:	681b      	ldr	r3, [r3, #0]
 8008840:	f003 0304 	and.w	r3, r3, #4
 8008844:	2b04      	cmp	r3, #4
 8008846:	d10e      	bne.n	8008866 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008848:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800884c:	9300      	str	r3, [sp, #0]
 800884e:	68fb      	ldr	r3, [r7, #12]
 8008850:	2200      	movs	r2, #0
 8008852:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8008856:	6878      	ldr	r0, [r7, #4]
 8008858:	f000 f817 	bl	800888a <UART_WaitOnFlagUntilTimeout>
 800885c:	4603      	mov	r3, r0
 800885e:	2b00      	cmp	r3, #0
 8008860:	d001      	beq.n	8008866 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8008862:	2303      	movs	r3, #3
 8008864:	e00d      	b.n	8008882 <UART_CheckIdleState+0x8a>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8008866:	687b      	ldr	r3, [r7, #4]
 8008868:	2220      	movs	r2, #32
 800886a:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 800886c:	687b      	ldr	r3, [r7, #4]
 800886e:	2220      	movs	r2, #32
 8008870:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008872:	687b      	ldr	r3, [r7, #4]
 8008874:	2200      	movs	r2, #0
 8008876:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 8008878:	687b      	ldr	r3, [r7, #4]
 800887a:	2200      	movs	r2, #0
 800887c:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 8008880:	2300      	movs	r3, #0
}
 8008882:	4618      	mov	r0, r3
 8008884:	3710      	adds	r7, #16
 8008886:	46bd      	mov	sp, r7
 8008888:	bd80      	pop	{r7, pc}

0800888a <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800888a:	b580      	push	{r7, lr}
 800888c:	b084      	sub	sp, #16
 800888e:	af00      	add	r7, sp, #0
 8008890:	60f8      	str	r0, [r7, #12]
 8008892:	60b9      	str	r1, [r7, #8]
 8008894:	603b      	str	r3, [r7, #0]
 8008896:	4613      	mov	r3, r2
 8008898:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800889a:	e05e      	b.n	800895a <UART_WaitOnFlagUntilTimeout+0xd0>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800889c:	69bb      	ldr	r3, [r7, #24]
 800889e:	f1b3 3fff 	cmp.w	r3, #4294967295
 80088a2:	d05a      	beq.n	800895a <UART_WaitOnFlagUntilTimeout+0xd0>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80088a4:	f7fa fc38 	bl	8003118 <HAL_GetTick>
 80088a8:	4602      	mov	r2, r0
 80088aa:	683b      	ldr	r3, [r7, #0]
 80088ac:	1ad3      	subs	r3, r2, r3
 80088ae:	69ba      	ldr	r2, [r7, #24]
 80088b0:	429a      	cmp	r2, r3
 80088b2:	d302      	bcc.n	80088ba <UART_WaitOnFlagUntilTimeout+0x30>
 80088b4:	69bb      	ldr	r3, [r7, #24]
 80088b6:	2b00      	cmp	r3, #0
 80088b8:	d11b      	bne.n	80088f2 <UART_WaitOnFlagUntilTimeout+0x68>
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
#else
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80088ba:	68fb      	ldr	r3, [r7, #12]
 80088bc:	681b      	ldr	r3, [r3, #0]
 80088be:	681a      	ldr	r2, [r3, #0]
 80088c0:	68fb      	ldr	r3, [r7, #12]
 80088c2:	681b      	ldr	r3, [r3, #0]
 80088c4:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 80088c8:	601a      	str	r2, [r3, #0]
#endif /* USART_CR1_FIFOEN */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80088ca:	68fb      	ldr	r3, [r7, #12]
 80088cc:	681b      	ldr	r3, [r3, #0]
 80088ce:	689a      	ldr	r2, [r3, #8]
 80088d0:	68fb      	ldr	r3, [r7, #12]
 80088d2:	681b      	ldr	r3, [r3, #0]
 80088d4:	f022 0201 	bic.w	r2, r2, #1
 80088d8:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 80088da:	68fb      	ldr	r3, [r7, #12]
 80088dc:	2220      	movs	r2, #32
 80088de:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 80088e0:	68fb      	ldr	r3, [r7, #12]
 80088e2:	2220      	movs	r2, #32
 80088e4:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 80088e6:	68fb      	ldr	r3, [r7, #12]
 80088e8:	2200      	movs	r2, #0
 80088ea:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 80088ee:	2303      	movs	r3, #3
 80088f0:	e043      	b.n	800897a <UART_WaitOnFlagUntilTimeout+0xf0>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 80088f2:	68fb      	ldr	r3, [r7, #12]
 80088f4:	681b      	ldr	r3, [r3, #0]
 80088f6:	681b      	ldr	r3, [r3, #0]
 80088f8:	f003 0304 	and.w	r3, r3, #4
 80088fc:	2b00      	cmp	r3, #0
 80088fe:	d02c      	beq.n	800895a <UART_WaitOnFlagUntilTimeout+0xd0>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8008900:	68fb      	ldr	r3, [r7, #12]
 8008902:	681b      	ldr	r3, [r3, #0]
 8008904:	69db      	ldr	r3, [r3, #28]
 8008906:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800890a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800890e:	d124      	bne.n	800895a <UART_WaitOnFlagUntilTimeout+0xd0>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8008910:	68fb      	ldr	r3, [r7, #12]
 8008912:	681b      	ldr	r3, [r3, #0]
 8008914:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8008918:	621a      	str	r2, [r3, #32]
          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
#else
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800891a:	68fb      	ldr	r3, [r7, #12]
 800891c:	681b      	ldr	r3, [r3, #0]
 800891e:	681a      	ldr	r2, [r3, #0]
 8008920:	68fb      	ldr	r3, [r7, #12]
 8008922:	681b      	ldr	r3, [r3, #0]
 8008924:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8008928:	601a      	str	r2, [r3, #0]
#endif
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800892a:	68fb      	ldr	r3, [r7, #12]
 800892c:	681b      	ldr	r3, [r3, #0]
 800892e:	689a      	ldr	r2, [r3, #8]
 8008930:	68fb      	ldr	r3, [r7, #12]
 8008932:	681b      	ldr	r3, [r3, #0]
 8008934:	f022 0201 	bic.w	r2, r2, #1
 8008938:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 800893a:	68fb      	ldr	r3, [r7, #12]
 800893c:	2220      	movs	r2, #32
 800893e:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 8008940:	68fb      	ldr	r3, [r7, #12]
 8008942:	2220      	movs	r2, #32
 8008944:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8008946:	68fb      	ldr	r3, [r7, #12]
 8008948:	2220      	movs	r2, #32
 800894a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800894e:	68fb      	ldr	r3, [r7, #12]
 8008950:	2200      	movs	r2, #0
 8008952:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 8008956:	2303      	movs	r3, #3
 8008958:	e00f      	b.n	800897a <UART_WaitOnFlagUntilTimeout+0xf0>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800895a:	68fb      	ldr	r3, [r7, #12]
 800895c:	681b      	ldr	r3, [r3, #0]
 800895e:	69da      	ldr	r2, [r3, #28]
 8008960:	68bb      	ldr	r3, [r7, #8]
 8008962:	4013      	ands	r3, r2
 8008964:	68ba      	ldr	r2, [r7, #8]
 8008966:	429a      	cmp	r2, r3
 8008968:	bf0c      	ite	eq
 800896a:	2301      	moveq	r3, #1
 800896c:	2300      	movne	r3, #0
 800896e:	b2db      	uxtb	r3, r3
 8008970:	461a      	mov	r2, r3
 8008972:	79fb      	ldrb	r3, [r7, #7]
 8008974:	429a      	cmp	r2, r3
 8008976:	d091      	beq.n	800889c <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8008978:	2300      	movs	r3, #0
}
 800897a:	4618      	mov	r0, r3
 800897c:	3710      	adds	r7, #16
 800897e:	46bd      	mov	sp, r7
 8008980:	bd80      	pop	{r7, pc}
	...

08008984 <__NVIC_SetPriority>:
{
 8008984:	b480      	push	{r7}
 8008986:	b083      	sub	sp, #12
 8008988:	af00      	add	r7, sp, #0
 800898a:	4603      	mov	r3, r0
 800898c:	6039      	str	r1, [r7, #0]
 800898e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8008990:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008994:	2b00      	cmp	r3, #0
 8008996:	db0a      	blt.n	80089ae <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8008998:	683b      	ldr	r3, [r7, #0]
 800899a:	b2da      	uxtb	r2, r3
 800899c:	490c      	ldr	r1, [pc, #48]	; (80089d0 <__NVIC_SetPriority+0x4c>)
 800899e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80089a2:	0112      	lsls	r2, r2, #4
 80089a4:	b2d2      	uxtb	r2, r2
 80089a6:	440b      	add	r3, r1
 80089a8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 80089ac:	e00a      	b.n	80089c4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80089ae:	683b      	ldr	r3, [r7, #0]
 80089b0:	b2da      	uxtb	r2, r3
 80089b2:	4908      	ldr	r1, [pc, #32]	; (80089d4 <__NVIC_SetPriority+0x50>)
 80089b4:	79fb      	ldrb	r3, [r7, #7]
 80089b6:	f003 030f 	and.w	r3, r3, #15
 80089ba:	3b04      	subs	r3, #4
 80089bc:	0112      	lsls	r2, r2, #4
 80089be:	b2d2      	uxtb	r2, r2
 80089c0:	440b      	add	r3, r1
 80089c2:	761a      	strb	r2, [r3, #24]
}
 80089c4:	bf00      	nop
 80089c6:	370c      	adds	r7, #12
 80089c8:	46bd      	mov	sp, r7
 80089ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089ce:	4770      	bx	lr
 80089d0:	e000e100 	.word	0xe000e100
 80089d4:	e000ed00 	.word	0xe000ed00

080089d8 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 80089d8:	b580      	push	{r7, lr}
 80089da:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 80089dc:	4b05      	ldr	r3, [pc, #20]	; (80089f4 <SysTick_Handler+0x1c>)
 80089de:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 80089e0:	f001 fcae 	bl	800a340 <xTaskGetSchedulerState>
 80089e4:	4603      	mov	r3, r0
 80089e6:	2b01      	cmp	r3, #1
 80089e8:	d001      	beq.n	80089ee <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 80089ea:	f002 fa95 	bl	800af18 <xPortSysTickHandler>
  }
}
 80089ee:	bf00      	nop
 80089f0:	bd80      	pop	{r7, pc}
 80089f2:	bf00      	nop
 80089f4:	e000e010 	.word	0xe000e010

080089f8 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 80089f8:	b580      	push	{r7, lr}
 80089fa:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 80089fc:	2100      	movs	r1, #0
 80089fe:	f06f 0004 	mvn.w	r0, #4
 8008a02:	f7ff ffbf 	bl	8008984 <__NVIC_SetPriority>
#endif
}
 8008a06:	bf00      	nop
 8008a08:	bd80      	pop	{r7, pc}
	...

08008a0c <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8008a0c:	b480      	push	{r7}
 8008a0e:	b083      	sub	sp, #12
 8008a10:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8008a12:	f3ef 8305 	mrs	r3, IPSR
 8008a16:	603b      	str	r3, [r7, #0]
  return(result);
 8008a18:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8008a1a:	2b00      	cmp	r3, #0
 8008a1c:	d003      	beq.n	8008a26 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8008a1e:	f06f 0305 	mvn.w	r3, #5
 8008a22:	607b      	str	r3, [r7, #4]
 8008a24:	e00c      	b.n	8008a40 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8008a26:	4b0a      	ldr	r3, [pc, #40]	; (8008a50 <osKernelInitialize+0x44>)
 8008a28:	681b      	ldr	r3, [r3, #0]
 8008a2a:	2b00      	cmp	r3, #0
 8008a2c:	d105      	bne.n	8008a3a <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8008a2e:	4b08      	ldr	r3, [pc, #32]	; (8008a50 <osKernelInitialize+0x44>)
 8008a30:	2201      	movs	r2, #1
 8008a32:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8008a34:	2300      	movs	r3, #0
 8008a36:	607b      	str	r3, [r7, #4]
 8008a38:	e002      	b.n	8008a40 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8008a3a:	f04f 33ff 	mov.w	r3, #4294967295
 8008a3e:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8008a40:	687b      	ldr	r3, [r7, #4]
}
 8008a42:	4618      	mov	r0, r3
 8008a44:	370c      	adds	r7, #12
 8008a46:	46bd      	mov	sp, r7
 8008a48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a4c:	4770      	bx	lr
 8008a4e:	bf00      	nop
 8008a50:	20000204 	.word	0x20000204

08008a54 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8008a54:	b580      	push	{r7, lr}
 8008a56:	b082      	sub	sp, #8
 8008a58:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8008a5a:	f3ef 8305 	mrs	r3, IPSR
 8008a5e:	603b      	str	r3, [r7, #0]
  return(result);
 8008a60:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8008a62:	2b00      	cmp	r3, #0
 8008a64:	d003      	beq.n	8008a6e <osKernelStart+0x1a>
    stat = osErrorISR;
 8008a66:	f06f 0305 	mvn.w	r3, #5
 8008a6a:	607b      	str	r3, [r7, #4]
 8008a6c:	e010      	b.n	8008a90 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8008a6e:	4b0b      	ldr	r3, [pc, #44]	; (8008a9c <osKernelStart+0x48>)
 8008a70:	681b      	ldr	r3, [r3, #0]
 8008a72:	2b01      	cmp	r3, #1
 8008a74:	d109      	bne.n	8008a8a <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8008a76:	f7ff ffbf 	bl	80089f8 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8008a7a:	4b08      	ldr	r3, [pc, #32]	; (8008a9c <osKernelStart+0x48>)
 8008a7c:	2202      	movs	r2, #2
 8008a7e:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8008a80:	f001 f816 	bl	8009ab0 <vTaskStartScheduler>
      stat = osOK;
 8008a84:	2300      	movs	r3, #0
 8008a86:	607b      	str	r3, [r7, #4]
 8008a88:	e002      	b.n	8008a90 <osKernelStart+0x3c>
    } else {
      stat = osError;
 8008a8a:	f04f 33ff 	mov.w	r3, #4294967295
 8008a8e:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8008a90:	687b      	ldr	r3, [r7, #4]
}
 8008a92:	4618      	mov	r0, r3
 8008a94:	3708      	adds	r7, #8
 8008a96:	46bd      	mov	sp, r7
 8008a98:	bd80      	pop	{r7, pc}
 8008a9a:	bf00      	nop
 8008a9c:	20000204 	.word	0x20000204

08008aa0 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8008aa0:	b580      	push	{r7, lr}
 8008aa2:	b08e      	sub	sp, #56	; 0x38
 8008aa4:	af04      	add	r7, sp, #16
 8008aa6:	60f8      	str	r0, [r7, #12]
 8008aa8:	60b9      	str	r1, [r7, #8]
 8008aaa:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8008aac:	2300      	movs	r3, #0
 8008aae:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8008ab0:	f3ef 8305 	mrs	r3, IPSR
 8008ab4:	617b      	str	r3, [r7, #20]
  return(result);
 8008ab6:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8008ab8:	2b00      	cmp	r3, #0
 8008aba:	d17e      	bne.n	8008bba <osThreadNew+0x11a>
 8008abc:	68fb      	ldr	r3, [r7, #12]
 8008abe:	2b00      	cmp	r3, #0
 8008ac0:	d07b      	beq.n	8008bba <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 8008ac2:	2380      	movs	r3, #128	; 0x80
 8008ac4:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8008ac6:	2318      	movs	r3, #24
 8008ac8:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8008aca:	2300      	movs	r3, #0
 8008acc:	627b      	str	r3, [r7, #36]	; 0x24
    mem  = -1;
 8008ace:	f04f 33ff 	mov.w	r3, #4294967295
 8008ad2:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8008ad4:	687b      	ldr	r3, [r7, #4]
 8008ad6:	2b00      	cmp	r3, #0
 8008ad8:	d045      	beq.n	8008b66 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 8008ada:	687b      	ldr	r3, [r7, #4]
 8008adc:	681b      	ldr	r3, [r3, #0]
 8008ade:	2b00      	cmp	r3, #0
 8008ae0:	d002      	beq.n	8008ae8 <osThreadNew+0x48>
        name = attr->name;
 8008ae2:	687b      	ldr	r3, [r7, #4]
 8008ae4:	681b      	ldr	r3, [r3, #0]
 8008ae6:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (attr->priority != osPriorityNone) {
 8008ae8:	687b      	ldr	r3, [r7, #4]
 8008aea:	699b      	ldr	r3, [r3, #24]
 8008aec:	2b00      	cmp	r3, #0
 8008aee:	d002      	beq.n	8008af6 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8008af0:	687b      	ldr	r3, [r7, #4]
 8008af2:	699b      	ldr	r3, [r3, #24]
 8008af4:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8008af6:	69fb      	ldr	r3, [r7, #28]
 8008af8:	2b00      	cmp	r3, #0
 8008afa:	d008      	beq.n	8008b0e <osThreadNew+0x6e>
 8008afc:	69fb      	ldr	r3, [r7, #28]
 8008afe:	2b38      	cmp	r3, #56	; 0x38
 8008b00:	d805      	bhi.n	8008b0e <osThreadNew+0x6e>
 8008b02:	687b      	ldr	r3, [r7, #4]
 8008b04:	685b      	ldr	r3, [r3, #4]
 8008b06:	f003 0301 	and.w	r3, r3, #1
 8008b0a:	2b00      	cmp	r3, #0
 8008b0c:	d001      	beq.n	8008b12 <osThreadNew+0x72>
        return (NULL);
 8008b0e:	2300      	movs	r3, #0
 8008b10:	e054      	b.n	8008bbc <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 8008b12:	687b      	ldr	r3, [r7, #4]
 8008b14:	695b      	ldr	r3, [r3, #20]
 8008b16:	2b00      	cmp	r3, #0
 8008b18:	d003      	beq.n	8008b22 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8008b1a:	687b      	ldr	r3, [r7, #4]
 8008b1c:	695b      	ldr	r3, [r3, #20]
 8008b1e:	089b      	lsrs	r3, r3, #2
 8008b20:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8008b22:	687b      	ldr	r3, [r7, #4]
 8008b24:	689b      	ldr	r3, [r3, #8]
 8008b26:	2b00      	cmp	r3, #0
 8008b28:	d00e      	beq.n	8008b48 <osThreadNew+0xa8>
 8008b2a:	687b      	ldr	r3, [r7, #4]
 8008b2c:	68db      	ldr	r3, [r3, #12]
 8008b2e:	2b5b      	cmp	r3, #91	; 0x5b
 8008b30:	d90a      	bls.n	8008b48 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8008b32:	687b      	ldr	r3, [r7, #4]
 8008b34:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8008b36:	2b00      	cmp	r3, #0
 8008b38:	d006      	beq.n	8008b48 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8008b3a:	687b      	ldr	r3, [r7, #4]
 8008b3c:	695b      	ldr	r3, [r3, #20]
 8008b3e:	2b00      	cmp	r3, #0
 8008b40:	d002      	beq.n	8008b48 <osThreadNew+0xa8>
        mem = 1;
 8008b42:	2301      	movs	r3, #1
 8008b44:	61bb      	str	r3, [r7, #24]
 8008b46:	e010      	b.n	8008b6a <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8008b48:	687b      	ldr	r3, [r7, #4]
 8008b4a:	689b      	ldr	r3, [r3, #8]
 8008b4c:	2b00      	cmp	r3, #0
 8008b4e:	d10c      	bne.n	8008b6a <osThreadNew+0xca>
 8008b50:	687b      	ldr	r3, [r7, #4]
 8008b52:	68db      	ldr	r3, [r3, #12]
 8008b54:	2b00      	cmp	r3, #0
 8008b56:	d108      	bne.n	8008b6a <osThreadNew+0xca>
 8008b58:	687b      	ldr	r3, [r7, #4]
 8008b5a:	691b      	ldr	r3, [r3, #16]
 8008b5c:	2b00      	cmp	r3, #0
 8008b5e:	d104      	bne.n	8008b6a <osThreadNew+0xca>
          mem = 0;
 8008b60:	2300      	movs	r3, #0
 8008b62:	61bb      	str	r3, [r7, #24]
 8008b64:	e001      	b.n	8008b6a <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8008b66:	2300      	movs	r3, #0
 8008b68:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8008b6a:	69bb      	ldr	r3, [r7, #24]
 8008b6c:	2b01      	cmp	r3, #1
 8008b6e:	d110      	bne.n	8008b92 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8008b70:	687b      	ldr	r3, [r7, #4]
 8008b72:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8008b74:	687a      	ldr	r2, [r7, #4]
 8008b76:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8008b78:	9202      	str	r2, [sp, #8]
 8008b7a:	9301      	str	r3, [sp, #4]
 8008b7c:	69fb      	ldr	r3, [r7, #28]
 8008b7e:	9300      	str	r3, [sp, #0]
 8008b80:	68bb      	ldr	r3, [r7, #8]
 8008b82:	6a3a      	ldr	r2, [r7, #32]
 8008b84:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8008b86:	68f8      	ldr	r0, [r7, #12]
 8008b88:	f000 fdf0 	bl	800976c <xTaskCreateStatic>
 8008b8c:	4603      	mov	r3, r0
 8008b8e:	613b      	str	r3, [r7, #16]
 8008b90:	e013      	b.n	8008bba <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8008b92:	69bb      	ldr	r3, [r7, #24]
 8008b94:	2b00      	cmp	r3, #0
 8008b96:	d110      	bne.n	8008bba <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8008b98:	6a3b      	ldr	r3, [r7, #32]
 8008b9a:	b29a      	uxth	r2, r3
 8008b9c:	f107 0310 	add.w	r3, r7, #16
 8008ba0:	9301      	str	r3, [sp, #4]
 8008ba2:	69fb      	ldr	r3, [r7, #28]
 8008ba4:	9300      	str	r3, [sp, #0]
 8008ba6:	68bb      	ldr	r3, [r7, #8]
 8008ba8:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8008baa:	68f8      	ldr	r0, [r7, #12]
 8008bac:	f000 fe3b 	bl	8009826 <xTaskCreate>
 8008bb0:	4603      	mov	r3, r0
 8008bb2:	2b01      	cmp	r3, #1
 8008bb4:	d001      	beq.n	8008bba <osThreadNew+0x11a>
            hTask = NULL;
 8008bb6:	2300      	movs	r3, #0
 8008bb8:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8008bba:	693b      	ldr	r3, [r7, #16]
}
 8008bbc:	4618      	mov	r0, r3
 8008bbe:	3728      	adds	r7, #40	; 0x28
 8008bc0:	46bd      	mov	sp, r7
 8008bc2:	bd80      	pop	{r7, pc}

08008bc4 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8008bc4:	b480      	push	{r7}
 8008bc6:	b085      	sub	sp, #20
 8008bc8:	af00      	add	r7, sp, #0
 8008bca:	60f8      	str	r0, [r7, #12]
 8008bcc:	60b9      	str	r1, [r7, #8]
 8008bce:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8008bd0:	68fb      	ldr	r3, [r7, #12]
 8008bd2:	4a07      	ldr	r2, [pc, #28]	; (8008bf0 <vApplicationGetIdleTaskMemory+0x2c>)
 8008bd4:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8008bd6:	68bb      	ldr	r3, [r7, #8]
 8008bd8:	4a06      	ldr	r2, [pc, #24]	; (8008bf4 <vApplicationGetIdleTaskMemory+0x30>)
 8008bda:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8008bdc:	687b      	ldr	r3, [r7, #4]
 8008bde:	2280      	movs	r2, #128	; 0x80
 8008be0:	601a      	str	r2, [r3, #0]
}
 8008be2:	bf00      	nop
 8008be4:	3714      	adds	r7, #20
 8008be6:	46bd      	mov	sp, r7
 8008be8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bec:	4770      	bx	lr
 8008bee:	bf00      	nop
 8008bf0:	20000208 	.word	0x20000208
 8008bf4:	20000264 	.word	0x20000264

08008bf8 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8008bf8:	b480      	push	{r7}
 8008bfa:	b085      	sub	sp, #20
 8008bfc:	af00      	add	r7, sp, #0
 8008bfe:	60f8      	str	r0, [r7, #12]
 8008c00:	60b9      	str	r1, [r7, #8]
 8008c02:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8008c04:	68fb      	ldr	r3, [r7, #12]
 8008c06:	4a07      	ldr	r2, [pc, #28]	; (8008c24 <vApplicationGetTimerTaskMemory+0x2c>)
 8008c08:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8008c0a:	68bb      	ldr	r3, [r7, #8]
 8008c0c:	4a06      	ldr	r2, [pc, #24]	; (8008c28 <vApplicationGetTimerTaskMemory+0x30>)
 8008c0e:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8008c10:	687b      	ldr	r3, [r7, #4]
 8008c12:	f44f 7280 	mov.w	r2, #256	; 0x100
 8008c16:	601a      	str	r2, [r3, #0]
}
 8008c18:	bf00      	nop
 8008c1a:	3714      	adds	r7, #20
 8008c1c:	46bd      	mov	sp, r7
 8008c1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c22:	4770      	bx	lr
 8008c24:	20000464 	.word	0x20000464
 8008c28:	200004c0 	.word	0x200004c0

08008c2c <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8008c2c:	b480      	push	{r7}
 8008c2e:	b083      	sub	sp, #12
 8008c30:	af00      	add	r7, sp, #0
 8008c32:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8008c34:	687b      	ldr	r3, [r7, #4]
 8008c36:	f103 0208 	add.w	r2, r3, #8
 8008c3a:	687b      	ldr	r3, [r7, #4]
 8008c3c:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8008c3e:	687b      	ldr	r3, [r7, #4]
 8008c40:	f04f 32ff 	mov.w	r2, #4294967295
 8008c44:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8008c46:	687b      	ldr	r3, [r7, #4]
 8008c48:	f103 0208 	add.w	r2, r3, #8
 8008c4c:	687b      	ldr	r3, [r7, #4]
 8008c4e:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8008c50:	687b      	ldr	r3, [r7, #4]
 8008c52:	f103 0208 	add.w	r2, r3, #8
 8008c56:	687b      	ldr	r3, [r7, #4]
 8008c58:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8008c5a:	687b      	ldr	r3, [r7, #4]
 8008c5c:	2200      	movs	r2, #0
 8008c5e:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8008c60:	bf00      	nop
 8008c62:	370c      	adds	r7, #12
 8008c64:	46bd      	mov	sp, r7
 8008c66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c6a:	4770      	bx	lr

08008c6c <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8008c6c:	b480      	push	{r7}
 8008c6e:	b083      	sub	sp, #12
 8008c70:	af00      	add	r7, sp, #0
 8008c72:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8008c74:	687b      	ldr	r3, [r7, #4]
 8008c76:	2200      	movs	r2, #0
 8008c78:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8008c7a:	bf00      	nop
 8008c7c:	370c      	adds	r7, #12
 8008c7e:	46bd      	mov	sp, r7
 8008c80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c84:	4770      	bx	lr

08008c86 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8008c86:	b480      	push	{r7}
 8008c88:	b085      	sub	sp, #20
 8008c8a:	af00      	add	r7, sp, #0
 8008c8c:	6078      	str	r0, [r7, #4]
 8008c8e:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8008c90:	687b      	ldr	r3, [r7, #4]
 8008c92:	685b      	ldr	r3, [r3, #4]
 8008c94:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8008c96:	683b      	ldr	r3, [r7, #0]
 8008c98:	68fa      	ldr	r2, [r7, #12]
 8008c9a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8008c9c:	68fb      	ldr	r3, [r7, #12]
 8008c9e:	689a      	ldr	r2, [r3, #8]
 8008ca0:	683b      	ldr	r3, [r7, #0]
 8008ca2:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8008ca4:	68fb      	ldr	r3, [r7, #12]
 8008ca6:	689b      	ldr	r3, [r3, #8]
 8008ca8:	683a      	ldr	r2, [r7, #0]
 8008caa:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8008cac:	68fb      	ldr	r3, [r7, #12]
 8008cae:	683a      	ldr	r2, [r7, #0]
 8008cb0:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8008cb2:	683b      	ldr	r3, [r7, #0]
 8008cb4:	687a      	ldr	r2, [r7, #4]
 8008cb6:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8008cb8:	687b      	ldr	r3, [r7, #4]
 8008cba:	681b      	ldr	r3, [r3, #0]
 8008cbc:	1c5a      	adds	r2, r3, #1
 8008cbe:	687b      	ldr	r3, [r7, #4]
 8008cc0:	601a      	str	r2, [r3, #0]
}
 8008cc2:	bf00      	nop
 8008cc4:	3714      	adds	r7, #20
 8008cc6:	46bd      	mov	sp, r7
 8008cc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ccc:	4770      	bx	lr

08008cce <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8008cce:	b480      	push	{r7}
 8008cd0:	b085      	sub	sp, #20
 8008cd2:	af00      	add	r7, sp, #0
 8008cd4:	6078      	str	r0, [r7, #4]
 8008cd6:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8008cd8:	683b      	ldr	r3, [r7, #0]
 8008cda:	681b      	ldr	r3, [r3, #0]
 8008cdc:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8008cde:	68bb      	ldr	r3, [r7, #8]
 8008ce0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008ce4:	d103      	bne.n	8008cee <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8008ce6:	687b      	ldr	r3, [r7, #4]
 8008ce8:	691b      	ldr	r3, [r3, #16]
 8008cea:	60fb      	str	r3, [r7, #12]
 8008cec:	e00c      	b.n	8008d08 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8008cee:	687b      	ldr	r3, [r7, #4]
 8008cf0:	3308      	adds	r3, #8
 8008cf2:	60fb      	str	r3, [r7, #12]
 8008cf4:	e002      	b.n	8008cfc <vListInsert+0x2e>
 8008cf6:	68fb      	ldr	r3, [r7, #12]
 8008cf8:	685b      	ldr	r3, [r3, #4]
 8008cfa:	60fb      	str	r3, [r7, #12]
 8008cfc:	68fb      	ldr	r3, [r7, #12]
 8008cfe:	685b      	ldr	r3, [r3, #4]
 8008d00:	681b      	ldr	r3, [r3, #0]
 8008d02:	68ba      	ldr	r2, [r7, #8]
 8008d04:	429a      	cmp	r2, r3
 8008d06:	d2f6      	bcs.n	8008cf6 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8008d08:	68fb      	ldr	r3, [r7, #12]
 8008d0a:	685a      	ldr	r2, [r3, #4]
 8008d0c:	683b      	ldr	r3, [r7, #0]
 8008d0e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8008d10:	683b      	ldr	r3, [r7, #0]
 8008d12:	685b      	ldr	r3, [r3, #4]
 8008d14:	683a      	ldr	r2, [r7, #0]
 8008d16:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8008d18:	683b      	ldr	r3, [r7, #0]
 8008d1a:	68fa      	ldr	r2, [r7, #12]
 8008d1c:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8008d1e:	68fb      	ldr	r3, [r7, #12]
 8008d20:	683a      	ldr	r2, [r7, #0]
 8008d22:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8008d24:	683b      	ldr	r3, [r7, #0]
 8008d26:	687a      	ldr	r2, [r7, #4]
 8008d28:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8008d2a:	687b      	ldr	r3, [r7, #4]
 8008d2c:	681b      	ldr	r3, [r3, #0]
 8008d2e:	1c5a      	adds	r2, r3, #1
 8008d30:	687b      	ldr	r3, [r7, #4]
 8008d32:	601a      	str	r2, [r3, #0]
}
 8008d34:	bf00      	nop
 8008d36:	3714      	adds	r7, #20
 8008d38:	46bd      	mov	sp, r7
 8008d3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d3e:	4770      	bx	lr

08008d40 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8008d40:	b480      	push	{r7}
 8008d42:	b085      	sub	sp, #20
 8008d44:	af00      	add	r7, sp, #0
 8008d46:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8008d48:	687b      	ldr	r3, [r7, #4]
 8008d4a:	691b      	ldr	r3, [r3, #16]
 8008d4c:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8008d4e:	687b      	ldr	r3, [r7, #4]
 8008d50:	685b      	ldr	r3, [r3, #4]
 8008d52:	687a      	ldr	r2, [r7, #4]
 8008d54:	6892      	ldr	r2, [r2, #8]
 8008d56:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8008d58:	687b      	ldr	r3, [r7, #4]
 8008d5a:	689b      	ldr	r3, [r3, #8]
 8008d5c:	687a      	ldr	r2, [r7, #4]
 8008d5e:	6852      	ldr	r2, [r2, #4]
 8008d60:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8008d62:	68fb      	ldr	r3, [r7, #12]
 8008d64:	685b      	ldr	r3, [r3, #4]
 8008d66:	687a      	ldr	r2, [r7, #4]
 8008d68:	429a      	cmp	r2, r3
 8008d6a:	d103      	bne.n	8008d74 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8008d6c:	687b      	ldr	r3, [r7, #4]
 8008d6e:	689a      	ldr	r2, [r3, #8]
 8008d70:	68fb      	ldr	r3, [r7, #12]
 8008d72:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8008d74:	687b      	ldr	r3, [r7, #4]
 8008d76:	2200      	movs	r2, #0
 8008d78:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8008d7a:	68fb      	ldr	r3, [r7, #12]
 8008d7c:	681b      	ldr	r3, [r3, #0]
 8008d7e:	1e5a      	subs	r2, r3, #1
 8008d80:	68fb      	ldr	r3, [r7, #12]
 8008d82:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8008d84:	68fb      	ldr	r3, [r7, #12]
 8008d86:	681b      	ldr	r3, [r3, #0]
}
 8008d88:	4618      	mov	r0, r3
 8008d8a:	3714      	adds	r7, #20
 8008d8c:	46bd      	mov	sp, r7
 8008d8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d92:	4770      	bx	lr

08008d94 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8008d94:	b580      	push	{r7, lr}
 8008d96:	b084      	sub	sp, #16
 8008d98:	af00      	add	r7, sp, #0
 8008d9a:	6078      	str	r0, [r7, #4]
 8008d9c:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8008d9e:	687b      	ldr	r3, [r7, #4]
 8008da0:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8008da2:	68fb      	ldr	r3, [r7, #12]
 8008da4:	2b00      	cmp	r3, #0
 8008da6:	d10a      	bne.n	8008dbe <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8008da8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008dac:	f383 8811 	msr	BASEPRI, r3
 8008db0:	f3bf 8f6f 	isb	sy
 8008db4:	f3bf 8f4f 	dsb	sy
 8008db8:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8008dba:	bf00      	nop
 8008dbc:	e7fe      	b.n	8008dbc <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8008dbe:	f002 f819 	bl	800adf4 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8008dc2:	68fb      	ldr	r3, [r7, #12]
 8008dc4:	681a      	ldr	r2, [r3, #0]
 8008dc6:	68fb      	ldr	r3, [r7, #12]
 8008dc8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008dca:	68f9      	ldr	r1, [r7, #12]
 8008dcc:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8008dce:	fb01 f303 	mul.w	r3, r1, r3
 8008dd2:	441a      	add	r2, r3
 8008dd4:	68fb      	ldr	r3, [r7, #12]
 8008dd6:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8008dd8:	68fb      	ldr	r3, [r7, #12]
 8008dda:	2200      	movs	r2, #0
 8008ddc:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8008dde:	68fb      	ldr	r3, [r7, #12]
 8008de0:	681a      	ldr	r2, [r3, #0]
 8008de2:	68fb      	ldr	r3, [r7, #12]
 8008de4:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8008de6:	68fb      	ldr	r3, [r7, #12]
 8008de8:	681a      	ldr	r2, [r3, #0]
 8008dea:	68fb      	ldr	r3, [r7, #12]
 8008dec:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8008dee:	3b01      	subs	r3, #1
 8008df0:	68f9      	ldr	r1, [r7, #12]
 8008df2:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8008df4:	fb01 f303 	mul.w	r3, r1, r3
 8008df8:	441a      	add	r2, r3
 8008dfa:	68fb      	ldr	r3, [r7, #12]
 8008dfc:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8008dfe:	68fb      	ldr	r3, [r7, #12]
 8008e00:	22ff      	movs	r2, #255	; 0xff
 8008e02:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8008e06:	68fb      	ldr	r3, [r7, #12]
 8008e08:	22ff      	movs	r2, #255	; 0xff
 8008e0a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8008e0e:	683b      	ldr	r3, [r7, #0]
 8008e10:	2b00      	cmp	r3, #0
 8008e12:	d114      	bne.n	8008e3e <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8008e14:	68fb      	ldr	r3, [r7, #12]
 8008e16:	691b      	ldr	r3, [r3, #16]
 8008e18:	2b00      	cmp	r3, #0
 8008e1a:	d01a      	beq.n	8008e52 <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8008e1c:	68fb      	ldr	r3, [r7, #12]
 8008e1e:	3310      	adds	r3, #16
 8008e20:	4618      	mov	r0, r3
 8008e22:	f001 f8cf 	bl	8009fc4 <xTaskRemoveFromEventList>
 8008e26:	4603      	mov	r3, r0
 8008e28:	2b00      	cmp	r3, #0
 8008e2a:	d012      	beq.n	8008e52 <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8008e2c:	4b0c      	ldr	r3, [pc, #48]	; (8008e60 <xQueueGenericReset+0xcc>)
 8008e2e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008e32:	601a      	str	r2, [r3, #0]
 8008e34:	f3bf 8f4f 	dsb	sy
 8008e38:	f3bf 8f6f 	isb	sy
 8008e3c:	e009      	b.n	8008e52 <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8008e3e:	68fb      	ldr	r3, [r7, #12]
 8008e40:	3310      	adds	r3, #16
 8008e42:	4618      	mov	r0, r3
 8008e44:	f7ff fef2 	bl	8008c2c <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8008e48:	68fb      	ldr	r3, [r7, #12]
 8008e4a:	3324      	adds	r3, #36	; 0x24
 8008e4c:	4618      	mov	r0, r3
 8008e4e:	f7ff feed 	bl	8008c2c <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8008e52:	f001 ffff 	bl	800ae54 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8008e56:	2301      	movs	r3, #1
}
 8008e58:	4618      	mov	r0, r3
 8008e5a:	3710      	adds	r7, #16
 8008e5c:	46bd      	mov	sp, r7
 8008e5e:	bd80      	pop	{r7, pc}
 8008e60:	e000ed04 	.word	0xe000ed04

08008e64 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8008e64:	b580      	push	{r7, lr}
 8008e66:	b08e      	sub	sp, #56	; 0x38
 8008e68:	af02      	add	r7, sp, #8
 8008e6a:	60f8      	str	r0, [r7, #12]
 8008e6c:	60b9      	str	r1, [r7, #8]
 8008e6e:	607a      	str	r2, [r7, #4]
 8008e70:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8008e72:	68fb      	ldr	r3, [r7, #12]
 8008e74:	2b00      	cmp	r3, #0
 8008e76:	d10a      	bne.n	8008e8e <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 8008e78:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008e7c:	f383 8811 	msr	BASEPRI, r3
 8008e80:	f3bf 8f6f 	isb	sy
 8008e84:	f3bf 8f4f 	dsb	sy
 8008e88:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8008e8a:	bf00      	nop
 8008e8c:	e7fe      	b.n	8008e8c <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8008e8e:	683b      	ldr	r3, [r7, #0]
 8008e90:	2b00      	cmp	r3, #0
 8008e92:	d10a      	bne.n	8008eaa <xQueueGenericCreateStatic+0x46>
	__asm volatile
 8008e94:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008e98:	f383 8811 	msr	BASEPRI, r3
 8008e9c:	f3bf 8f6f 	isb	sy
 8008ea0:	f3bf 8f4f 	dsb	sy
 8008ea4:	627b      	str	r3, [r7, #36]	; 0x24
}
 8008ea6:	bf00      	nop
 8008ea8:	e7fe      	b.n	8008ea8 <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8008eaa:	687b      	ldr	r3, [r7, #4]
 8008eac:	2b00      	cmp	r3, #0
 8008eae:	d002      	beq.n	8008eb6 <xQueueGenericCreateStatic+0x52>
 8008eb0:	68bb      	ldr	r3, [r7, #8]
 8008eb2:	2b00      	cmp	r3, #0
 8008eb4:	d001      	beq.n	8008eba <xQueueGenericCreateStatic+0x56>
 8008eb6:	2301      	movs	r3, #1
 8008eb8:	e000      	b.n	8008ebc <xQueueGenericCreateStatic+0x58>
 8008eba:	2300      	movs	r3, #0
 8008ebc:	2b00      	cmp	r3, #0
 8008ebe:	d10a      	bne.n	8008ed6 <xQueueGenericCreateStatic+0x72>
	__asm volatile
 8008ec0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008ec4:	f383 8811 	msr	BASEPRI, r3
 8008ec8:	f3bf 8f6f 	isb	sy
 8008ecc:	f3bf 8f4f 	dsb	sy
 8008ed0:	623b      	str	r3, [r7, #32]
}
 8008ed2:	bf00      	nop
 8008ed4:	e7fe      	b.n	8008ed4 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8008ed6:	687b      	ldr	r3, [r7, #4]
 8008ed8:	2b00      	cmp	r3, #0
 8008eda:	d102      	bne.n	8008ee2 <xQueueGenericCreateStatic+0x7e>
 8008edc:	68bb      	ldr	r3, [r7, #8]
 8008ede:	2b00      	cmp	r3, #0
 8008ee0:	d101      	bne.n	8008ee6 <xQueueGenericCreateStatic+0x82>
 8008ee2:	2301      	movs	r3, #1
 8008ee4:	e000      	b.n	8008ee8 <xQueueGenericCreateStatic+0x84>
 8008ee6:	2300      	movs	r3, #0
 8008ee8:	2b00      	cmp	r3, #0
 8008eea:	d10a      	bne.n	8008f02 <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 8008eec:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008ef0:	f383 8811 	msr	BASEPRI, r3
 8008ef4:	f3bf 8f6f 	isb	sy
 8008ef8:	f3bf 8f4f 	dsb	sy
 8008efc:	61fb      	str	r3, [r7, #28]
}
 8008efe:	bf00      	nop
 8008f00:	e7fe      	b.n	8008f00 <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8008f02:	2350      	movs	r3, #80	; 0x50
 8008f04:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8008f06:	697b      	ldr	r3, [r7, #20]
 8008f08:	2b50      	cmp	r3, #80	; 0x50
 8008f0a:	d00a      	beq.n	8008f22 <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 8008f0c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008f10:	f383 8811 	msr	BASEPRI, r3
 8008f14:	f3bf 8f6f 	isb	sy
 8008f18:	f3bf 8f4f 	dsb	sy
 8008f1c:	61bb      	str	r3, [r7, #24]
}
 8008f1e:	bf00      	nop
 8008f20:	e7fe      	b.n	8008f20 <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8008f22:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8008f24:	683b      	ldr	r3, [r7, #0]
 8008f26:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 8008f28:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008f2a:	2b00      	cmp	r3, #0
 8008f2c:	d00d      	beq.n	8008f4a <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8008f2e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008f30:	2201      	movs	r2, #1
 8008f32:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8008f36:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 8008f3a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008f3c:	9300      	str	r3, [sp, #0]
 8008f3e:	4613      	mov	r3, r2
 8008f40:	687a      	ldr	r2, [r7, #4]
 8008f42:	68b9      	ldr	r1, [r7, #8]
 8008f44:	68f8      	ldr	r0, [r7, #12]
 8008f46:	f000 f805 	bl	8008f54 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8008f4a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 8008f4c:	4618      	mov	r0, r3
 8008f4e:	3730      	adds	r7, #48	; 0x30
 8008f50:	46bd      	mov	sp, r7
 8008f52:	bd80      	pop	{r7, pc}

08008f54 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8008f54:	b580      	push	{r7, lr}
 8008f56:	b084      	sub	sp, #16
 8008f58:	af00      	add	r7, sp, #0
 8008f5a:	60f8      	str	r0, [r7, #12]
 8008f5c:	60b9      	str	r1, [r7, #8]
 8008f5e:	607a      	str	r2, [r7, #4]
 8008f60:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8008f62:	68bb      	ldr	r3, [r7, #8]
 8008f64:	2b00      	cmp	r3, #0
 8008f66:	d103      	bne.n	8008f70 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8008f68:	69bb      	ldr	r3, [r7, #24]
 8008f6a:	69ba      	ldr	r2, [r7, #24]
 8008f6c:	601a      	str	r2, [r3, #0]
 8008f6e:	e002      	b.n	8008f76 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8008f70:	69bb      	ldr	r3, [r7, #24]
 8008f72:	687a      	ldr	r2, [r7, #4]
 8008f74:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8008f76:	69bb      	ldr	r3, [r7, #24]
 8008f78:	68fa      	ldr	r2, [r7, #12]
 8008f7a:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8008f7c:	69bb      	ldr	r3, [r7, #24]
 8008f7e:	68ba      	ldr	r2, [r7, #8]
 8008f80:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8008f82:	2101      	movs	r1, #1
 8008f84:	69b8      	ldr	r0, [r7, #24]
 8008f86:	f7ff ff05 	bl	8008d94 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8008f8a:	69bb      	ldr	r3, [r7, #24]
 8008f8c:	78fa      	ldrb	r2, [r7, #3]
 8008f8e:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8008f92:	bf00      	nop
 8008f94:	3710      	adds	r7, #16
 8008f96:	46bd      	mov	sp, r7
 8008f98:	bd80      	pop	{r7, pc}
	...

08008f9c <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8008f9c:	b580      	push	{r7, lr}
 8008f9e:	b08e      	sub	sp, #56	; 0x38
 8008fa0:	af00      	add	r7, sp, #0
 8008fa2:	60f8      	str	r0, [r7, #12]
 8008fa4:	60b9      	str	r1, [r7, #8]
 8008fa6:	607a      	str	r2, [r7, #4]
 8008fa8:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8008faa:	2300      	movs	r3, #0
 8008fac:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8008fae:	68fb      	ldr	r3, [r7, #12]
 8008fb0:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 8008fb2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008fb4:	2b00      	cmp	r3, #0
 8008fb6:	d10a      	bne.n	8008fce <xQueueGenericSend+0x32>
	__asm volatile
 8008fb8:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008fbc:	f383 8811 	msr	BASEPRI, r3
 8008fc0:	f3bf 8f6f 	isb	sy
 8008fc4:	f3bf 8f4f 	dsb	sy
 8008fc8:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8008fca:	bf00      	nop
 8008fcc:	e7fe      	b.n	8008fcc <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8008fce:	68bb      	ldr	r3, [r7, #8]
 8008fd0:	2b00      	cmp	r3, #0
 8008fd2:	d103      	bne.n	8008fdc <xQueueGenericSend+0x40>
 8008fd4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008fd6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008fd8:	2b00      	cmp	r3, #0
 8008fda:	d101      	bne.n	8008fe0 <xQueueGenericSend+0x44>
 8008fdc:	2301      	movs	r3, #1
 8008fde:	e000      	b.n	8008fe2 <xQueueGenericSend+0x46>
 8008fe0:	2300      	movs	r3, #0
 8008fe2:	2b00      	cmp	r3, #0
 8008fe4:	d10a      	bne.n	8008ffc <xQueueGenericSend+0x60>
	__asm volatile
 8008fe6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8008fea:	f383 8811 	msr	BASEPRI, r3
 8008fee:	f3bf 8f6f 	isb	sy
 8008ff2:	f3bf 8f4f 	dsb	sy
 8008ff6:	627b      	str	r3, [r7, #36]	; 0x24
}
 8008ff8:	bf00      	nop
 8008ffa:	e7fe      	b.n	8008ffa <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8008ffc:	683b      	ldr	r3, [r7, #0]
 8008ffe:	2b02      	cmp	r3, #2
 8009000:	d103      	bne.n	800900a <xQueueGenericSend+0x6e>
 8009002:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009004:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009006:	2b01      	cmp	r3, #1
 8009008:	d101      	bne.n	800900e <xQueueGenericSend+0x72>
 800900a:	2301      	movs	r3, #1
 800900c:	e000      	b.n	8009010 <xQueueGenericSend+0x74>
 800900e:	2300      	movs	r3, #0
 8009010:	2b00      	cmp	r3, #0
 8009012:	d10a      	bne.n	800902a <xQueueGenericSend+0x8e>
	__asm volatile
 8009014:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009018:	f383 8811 	msr	BASEPRI, r3
 800901c:	f3bf 8f6f 	isb	sy
 8009020:	f3bf 8f4f 	dsb	sy
 8009024:	623b      	str	r3, [r7, #32]
}
 8009026:	bf00      	nop
 8009028:	e7fe      	b.n	8009028 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800902a:	f001 f989 	bl	800a340 <xTaskGetSchedulerState>
 800902e:	4603      	mov	r3, r0
 8009030:	2b00      	cmp	r3, #0
 8009032:	d102      	bne.n	800903a <xQueueGenericSend+0x9e>
 8009034:	687b      	ldr	r3, [r7, #4]
 8009036:	2b00      	cmp	r3, #0
 8009038:	d101      	bne.n	800903e <xQueueGenericSend+0xa2>
 800903a:	2301      	movs	r3, #1
 800903c:	e000      	b.n	8009040 <xQueueGenericSend+0xa4>
 800903e:	2300      	movs	r3, #0
 8009040:	2b00      	cmp	r3, #0
 8009042:	d10a      	bne.n	800905a <xQueueGenericSend+0xbe>
	__asm volatile
 8009044:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009048:	f383 8811 	msr	BASEPRI, r3
 800904c:	f3bf 8f6f 	isb	sy
 8009050:	f3bf 8f4f 	dsb	sy
 8009054:	61fb      	str	r3, [r7, #28]
}
 8009056:	bf00      	nop
 8009058:	e7fe      	b.n	8009058 <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800905a:	f001 fecb 	bl	800adf4 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800905e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009060:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8009062:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009064:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009066:	429a      	cmp	r2, r3
 8009068:	d302      	bcc.n	8009070 <xQueueGenericSend+0xd4>
 800906a:	683b      	ldr	r3, [r7, #0]
 800906c:	2b02      	cmp	r3, #2
 800906e:	d129      	bne.n	80090c4 <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8009070:	683a      	ldr	r2, [r7, #0]
 8009072:	68b9      	ldr	r1, [r7, #8]
 8009074:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8009076:	f000 fa0b 	bl	8009490 <prvCopyDataToQueue>
 800907a:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800907c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800907e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009080:	2b00      	cmp	r3, #0
 8009082:	d010      	beq.n	80090a6 <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8009084:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009086:	3324      	adds	r3, #36	; 0x24
 8009088:	4618      	mov	r0, r3
 800908a:	f000 ff9b 	bl	8009fc4 <xTaskRemoveFromEventList>
 800908e:	4603      	mov	r3, r0
 8009090:	2b00      	cmp	r3, #0
 8009092:	d013      	beq.n	80090bc <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8009094:	4b3f      	ldr	r3, [pc, #252]	; (8009194 <xQueueGenericSend+0x1f8>)
 8009096:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800909a:	601a      	str	r2, [r3, #0]
 800909c:	f3bf 8f4f 	dsb	sy
 80090a0:	f3bf 8f6f 	isb	sy
 80090a4:	e00a      	b.n	80090bc <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 80090a6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80090a8:	2b00      	cmp	r3, #0
 80090aa:	d007      	beq.n	80090bc <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 80090ac:	4b39      	ldr	r3, [pc, #228]	; (8009194 <xQueueGenericSend+0x1f8>)
 80090ae:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80090b2:	601a      	str	r2, [r3, #0]
 80090b4:	f3bf 8f4f 	dsb	sy
 80090b8:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 80090bc:	f001 feca 	bl	800ae54 <vPortExitCritical>
				return pdPASS;
 80090c0:	2301      	movs	r3, #1
 80090c2:	e063      	b.n	800918c <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80090c4:	687b      	ldr	r3, [r7, #4]
 80090c6:	2b00      	cmp	r3, #0
 80090c8:	d103      	bne.n	80090d2 <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80090ca:	f001 fec3 	bl	800ae54 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 80090ce:	2300      	movs	r3, #0
 80090d0:	e05c      	b.n	800918c <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 80090d2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80090d4:	2b00      	cmp	r3, #0
 80090d6:	d106      	bne.n	80090e6 <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80090d8:	f107 0314 	add.w	r3, r7, #20
 80090dc:	4618      	mov	r0, r3
 80090de:	f000 ffd5 	bl	800a08c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80090e2:	2301      	movs	r3, #1
 80090e4:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80090e6:	f001 feb5 	bl	800ae54 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80090ea:	f000 fd47 	bl	8009b7c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80090ee:	f001 fe81 	bl	800adf4 <vPortEnterCritical>
 80090f2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80090f4:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80090f8:	b25b      	sxtb	r3, r3
 80090fa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80090fe:	d103      	bne.n	8009108 <xQueueGenericSend+0x16c>
 8009100:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009102:	2200      	movs	r2, #0
 8009104:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8009108:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800910a:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800910e:	b25b      	sxtb	r3, r3
 8009110:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009114:	d103      	bne.n	800911e <xQueueGenericSend+0x182>
 8009116:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009118:	2200      	movs	r2, #0
 800911a:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 800911e:	f001 fe99 	bl	800ae54 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8009122:	1d3a      	adds	r2, r7, #4
 8009124:	f107 0314 	add.w	r3, r7, #20
 8009128:	4611      	mov	r1, r2
 800912a:	4618      	mov	r0, r3
 800912c:	f000 ffc4 	bl	800a0b8 <xTaskCheckForTimeOut>
 8009130:	4603      	mov	r3, r0
 8009132:	2b00      	cmp	r3, #0
 8009134:	d124      	bne.n	8009180 <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8009136:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8009138:	f000 faa2 	bl	8009680 <prvIsQueueFull>
 800913c:	4603      	mov	r3, r0
 800913e:	2b00      	cmp	r3, #0
 8009140:	d018      	beq.n	8009174 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8009142:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009144:	3310      	adds	r3, #16
 8009146:	687a      	ldr	r2, [r7, #4]
 8009148:	4611      	mov	r1, r2
 800914a:	4618      	mov	r0, r3
 800914c:	f000 feea 	bl	8009f24 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8009150:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8009152:	f000 fa2d 	bl	80095b0 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8009156:	f000 fd1f 	bl	8009b98 <xTaskResumeAll>
 800915a:	4603      	mov	r3, r0
 800915c:	2b00      	cmp	r3, #0
 800915e:	f47f af7c 	bne.w	800905a <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 8009162:	4b0c      	ldr	r3, [pc, #48]	; (8009194 <xQueueGenericSend+0x1f8>)
 8009164:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009168:	601a      	str	r2, [r3, #0]
 800916a:	f3bf 8f4f 	dsb	sy
 800916e:	f3bf 8f6f 	isb	sy
 8009172:	e772      	b.n	800905a <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8009174:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8009176:	f000 fa1b 	bl	80095b0 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800917a:	f000 fd0d 	bl	8009b98 <xTaskResumeAll>
 800917e:	e76c      	b.n	800905a <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8009180:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8009182:	f000 fa15 	bl	80095b0 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8009186:	f000 fd07 	bl	8009b98 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 800918a:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 800918c:	4618      	mov	r0, r3
 800918e:	3738      	adds	r7, #56	; 0x38
 8009190:	46bd      	mov	sp, r7
 8009192:	bd80      	pop	{r7, pc}
 8009194:	e000ed04 	.word	0xe000ed04

08009198 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8009198:	b580      	push	{r7, lr}
 800919a:	b090      	sub	sp, #64	; 0x40
 800919c:	af00      	add	r7, sp, #0
 800919e:	60f8      	str	r0, [r7, #12]
 80091a0:	60b9      	str	r1, [r7, #8]
 80091a2:	607a      	str	r2, [r7, #4]
 80091a4:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80091a6:	68fb      	ldr	r3, [r7, #12]
 80091a8:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 80091aa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80091ac:	2b00      	cmp	r3, #0
 80091ae:	d10a      	bne.n	80091c6 <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 80091b0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80091b4:	f383 8811 	msr	BASEPRI, r3
 80091b8:	f3bf 8f6f 	isb	sy
 80091bc:	f3bf 8f4f 	dsb	sy
 80091c0:	62bb      	str	r3, [r7, #40]	; 0x28
}
 80091c2:	bf00      	nop
 80091c4:	e7fe      	b.n	80091c4 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80091c6:	68bb      	ldr	r3, [r7, #8]
 80091c8:	2b00      	cmp	r3, #0
 80091ca:	d103      	bne.n	80091d4 <xQueueGenericSendFromISR+0x3c>
 80091cc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80091ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80091d0:	2b00      	cmp	r3, #0
 80091d2:	d101      	bne.n	80091d8 <xQueueGenericSendFromISR+0x40>
 80091d4:	2301      	movs	r3, #1
 80091d6:	e000      	b.n	80091da <xQueueGenericSendFromISR+0x42>
 80091d8:	2300      	movs	r3, #0
 80091da:	2b00      	cmp	r3, #0
 80091dc:	d10a      	bne.n	80091f4 <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 80091de:	f04f 0350 	mov.w	r3, #80	; 0x50
 80091e2:	f383 8811 	msr	BASEPRI, r3
 80091e6:	f3bf 8f6f 	isb	sy
 80091ea:	f3bf 8f4f 	dsb	sy
 80091ee:	627b      	str	r3, [r7, #36]	; 0x24
}
 80091f0:	bf00      	nop
 80091f2:	e7fe      	b.n	80091f2 <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80091f4:	683b      	ldr	r3, [r7, #0]
 80091f6:	2b02      	cmp	r3, #2
 80091f8:	d103      	bne.n	8009202 <xQueueGenericSendFromISR+0x6a>
 80091fa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80091fc:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80091fe:	2b01      	cmp	r3, #1
 8009200:	d101      	bne.n	8009206 <xQueueGenericSendFromISR+0x6e>
 8009202:	2301      	movs	r3, #1
 8009204:	e000      	b.n	8009208 <xQueueGenericSendFromISR+0x70>
 8009206:	2300      	movs	r3, #0
 8009208:	2b00      	cmp	r3, #0
 800920a:	d10a      	bne.n	8009222 <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 800920c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009210:	f383 8811 	msr	BASEPRI, r3
 8009214:	f3bf 8f6f 	isb	sy
 8009218:	f3bf 8f4f 	dsb	sy
 800921c:	623b      	str	r3, [r7, #32]
}
 800921e:	bf00      	nop
 8009220:	e7fe      	b.n	8009220 <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8009222:	f001 fec9 	bl	800afb8 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8009226:	f3ef 8211 	mrs	r2, BASEPRI
 800922a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800922e:	f383 8811 	msr	BASEPRI, r3
 8009232:	f3bf 8f6f 	isb	sy
 8009236:	f3bf 8f4f 	dsb	sy
 800923a:	61fa      	str	r2, [r7, #28]
 800923c:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 800923e:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8009240:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8009242:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009244:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8009246:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009248:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800924a:	429a      	cmp	r2, r3
 800924c:	d302      	bcc.n	8009254 <xQueueGenericSendFromISR+0xbc>
 800924e:	683b      	ldr	r3, [r7, #0]
 8009250:	2b02      	cmp	r3, #2
 8009252:	d12f      	bne.n	80092b4 <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8009254:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009256:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 800925a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 800925e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009260:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009262:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8009264:	683a      	ldr	r2, [r7, #0]
 8009266:	68b9      	ldr	r1, [r7, #8]
 8009268:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800926a:	f000 f911 	bl	8009490 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800926e:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 8009272:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009276:	d112      	bne.n	800929e <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8009278:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800927a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800927c:	2b00      	cmp	r3, #0
 800927e:	d016      	beq.n	80092ae <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8009280:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009282:	3324      	adds	r3, #36	; 0x24
 8009284:	4618      	mov	r0, r3
 8009286:	f000 fe9d 	bl	8009fc4 <xTaskRemoveFromEventList>
 800928a:	4603      	mov	r3, r0
 800928c:	2b00      	cmp	r3, #0
 800928e:	d00e      	beq.n	80092ae <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8009290:	687b      	ldr	r3, [r7, #4]
 8009292:	2b00      	cmp	r3, #0
 8009294:	d00b      	beq.n	80092ae <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8009296:	687b      	ldr	r3, [r7, #4]
 8009298:	2201      	movs	r2, #1
 800929a:	601a      	str	r2, [r3, #0]
 800929c:	e007      	b.n	80092ae <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800929e:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 80092a2:	3301      	adds	r3, #1
 80092a4:	b2db      	uxtb	r3, r3
 80092a6:	b25a      	sxtb	r2, r3
 80092a8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80092aa:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 80092ae:	2301      	movs	r3, #1
 80092b0:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 80092b2:	e001      	b.n	80092b8 <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 80092b4:	2300      	movs	r3, #0
 80092b6:	63fb      	str	r3, [r7, #60]	; 0x3c
 80092b8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80092ba:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 80092bc:	697b      	ldr	r3, [r7, #20]
 80092be:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 80092c2:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80092c4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 80092c6:	4618      	mov	r0, r3
 80092c8:	3740      	adds	r7, #64	; 0x40
 80092ca:	46bd      	mov	sp, r7
 80092cc:	bd80      	pop	{r7, pc}
	...

080092d0 <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 80092d0:	b580      	push	{r7, lr}
 80092d2:	b08c      	sub	sp, #48	; 0x30
 80092d4:	af00      	add	r7, sp, #0
 80092d6:	60f8      	str	r0, [r7, #12]
 80092d8:	60b9      	str	r1, [r7, #8]
 80092da:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 80092dc:	2300      	movs	r3, #0
 80092de:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80092e0:	68fb      	ldr	r3, [r7, #12]
 80092e2:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80092e4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80092e6:	2b00      	cmp	r3, #0
 80092e8:	d10a      	bne.n	8009300 <xQueueReceive+0x30>
	__asm volatile
 80092ea:	f04f 0350 	mov.w	r3, #80	; 0x50
 80092ee:	f383 8811 	msr	BASEPRI, r3
 80092f2:	f3bf 8f6f 	isb	sy
 80092f6:	f3bf 8f4f 	dsb	sy
 80092fa:	623b      	str	r3, [r7, #32]
}
 80092fc:	bf00      	nop
 80092fe:	e7fe      	b.n	80092fe <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8009300:	68bb      	ldr	r3, [r7, #8]
 8009302:	2b00      	cmp	r3, #0
 8009304:	d103      	bne.n	800930e <xQueueReceive+0x3e>
 8009306:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009308:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800930a:	2b00      	cmp	r3, #0
 800930c:	d101      	bne.n	8009312 <xQueueReceive+0x42>
 800930e:	2301      	movs	r3, #1
 8009310:	e000      	b.n	8009314 <xQueueReceive+0x44>
 8009312:	2300      	movs	r3, #0
 8009314:	2b00      	cmp	r3, #0
 8009316:	d10a      	bne.n	800932e <xQueueReceive+0x5e>
	__asm volatile
 8009318:	f04f 0350 	mov.w	r3, #80	; 0x50
 800931c:	f383 8811 	msr	BASEPRI, r3
 8009320:	f3bf 8f6f 	isb	sy
 8009324:	f3bf 8f4f 	dsb	sy
 8009328:	61fb      	str	r3, [r7, #28]
}
 800932a:	bf00      	nop
 800932c:	e7fe      	b.n	800932c <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800932e:	f001 f807 	bl	800a340 <xTaskGetSchedulerState>
 8009332:	4603      	mov	r3, r0
 8009334:	2b00      	cmp	r3, #0
 8009336:	d102      	bne.n	800933e <xQueueReceive+0x6e>
 8009338:	687b      	ldr	r3, [r7, #4]
 800933a:	2b00      	cmp	r3, #0
 800933c:	d101      	bne.n	8009342 <xQueueReceive+0x72>
 800933e:	2301      	movs	r3, #1
 8009340:	e000      	b.n	8009344 <xQueueReceive+0x74>
 8009342:	2300      	movs	r3, #0
 8009344:	2b00      	cmp	r3, #0
 8009346:	d10a      	bne.n	800935e <xQueueReceive+0x8e>
	__asm volatile
 8009348:	f04f 0350 	mov.w	r3, #80	; 0x50
 800934c:	f383 8811 	msr	BASEPRI, r3
 8009350:	f3bf 8f6f 	isb	sy
 8009354:	f3bf 8f4f 	dsb	sy
 8009358:	61bb      	str	r3, [r7, #24]
}
 800935a:	bf00      	nop
 800935c:	e7fe      	b.n	800935c <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800935e:	f001 fd49 	bl	800adf4 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8009362:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009364:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009366:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8009368:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800936a:	2b00      	cmp	r3, #0
 800936c:	d01f      	beq.n	80093ae <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800936e:	68b9      	ldr	r1, [r7, #8]
 8009370:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8009372:	f000 f8f7 	bl	8009564 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8009376:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009378:	1e5a      	subs	r2, r3, #1
 800937a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800937c:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800937e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009380:	691b      	ldr	r3, [r3, #16]
 8009382:	2b00      	cmp	r3, #0
 8009384:	d00f      	beq.n	80093a6 <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8009386:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009388:	3310      	adds	r3, #16
 800938a:	4618      	mov	r0, r3
 800938c:	f000 fe1a 	bl	8009fc4 <xTaskRemoveFromEventList>
 8009390:	4603      	mov	r3, r0
 8009392:	2b00      	cmp	r3, #0
 8009394:	d007      	beq.n	80093a6 <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8009396:	4b3d      	ldr	r3, [pc, #244]	; (800948c <xQueueReceive+0x1bc>)
 8009398:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800939c:	601a      	str	r2, [r3, #0]
 800939e:	f3bf 8f4f 	dsb	sy
 80093a2:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80093a6:	f001 fd55 	bl	800ae54 <vPortExitCritical>
				return pdPASS;
 80093aa:	2301      	movs	r3, #1
 80093ac:	e069      	b.n	8009482 <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80093ae:	687b      	ldr	r3, [r7, #4]
 80093b0:	2b00      	cmp	r3, #0
 80093b2:	d103      	bne.n	80093bc <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80093b4:	f001 fd4e 	bl	800ae54 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80093b8:	2300      	movs	r3, #0
 80093ba:	e062      	b.n	8009482 <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 80093bc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80093be:	2b00      	cmp	r3, #0
 80093c0:	d106      	bne.n	80093d0 <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80093c2:	f107 0310 	add.w	r3, r7, #16
 80093c6:	4618      	mov	r0, r3
 80093c8:	f000 fe60 	bl	800a08c <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80093cc:	2301      	movs	r3, #1
 80093ce:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80093d0:	f001 fd40 	bl	800ae54 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80093d4:	f000 fbd2 	bl	8009b7c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80093d8:	f001 fd0c 	bl	800adf4 <vPortEnterCritical>
 80093dc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80093de:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80093e2:	b25b      	sxtb	r3, r3
 80093e4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80093e8:	d103      	bne.n	80093f2 <xQueueReceive+0x122>
 80093ea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80093ec:	2200      	movs	r2, #0
 80093ee:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80093f2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80093f4:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80093f8:	b25b      	sxtb	r3, r3
 80093fa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80093fe:	d103      	bne.n	8009408 <xQueueReceive+0x138>
 8009400:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009402:	2200      	movs	r2, #0
 8009404:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8009408:	f001 fd24 	bl	800ae54 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800940c:	1d3a      	adds	r2, r7, #4
 800940e:	f107 0310 	add.w	r3, r7, #16
 8009412:	4611      	mov	r1, r2
 8009414:	4618      	mov	r0, r3
 8009416:	f000 fe4f 	bl	800a0b8 <xTaskCheckForTimeOut>
 800941a:	4603      	mov	r3, r0
 800941c:	2b00      	cmp	r3, #0
 800941e:	d123      	bne.n	8009468 <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8009420:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8009422:	f000 f917 	bl	8009654 <prvIsQueueEmpty>
 8009426:	4603      	mov	r3, r0
 8009428:	2b00      	cmp	r3, #0
 800942a:	d017      	beq.n	800945c <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800942c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800942e:	3324      	adds	r3, #36	; 0x24
 8009430:	687a      	ldr	r2, [r7, #4]
 8009432:	4611      	mov	r1, r2
 8009434:	4618      	mov	r0, r3
 8009436:	f000 fd75 	bl	8009f24 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 800943a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800943c:	f000 f8b8 	bl	80095b0 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8009440:	f000 fbaa 	bl	8009b98 <xTaskResumeAll>
 8009444:	4603      	mov	r3, r0
 8009446:	2b00      	cmp	r3, #0
 8009448:	d189      	bne.n	800935e <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 800944a:	4b10      	ldr	r3, [pc, #64]	; (800948c <xQueueReceive+0x1bc>)
 800944c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009450:	601a      	str	r2, [r3, #0]
 8009452:	f3bf 8f4f 	dsb	sy
 8009456:	f3bf 8f6f 	isb	sy
 800945a:	e780      	b.n	800935e <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800945c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800945e:	f000 f8a7 	bl	80095b0 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8009462:	f000 fb99 	bl	8009b98 <xTaskResumeAll>
 8009466:	e77a      	b.n	800935e <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8009468:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800946a:	f000 f8a1 	bl	80095b0 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800946e:	f000 fb93 	bl	8009b98 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8009472:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8009474:	f000 f8ee 	bl	8009654 <prvIsQueueEmpty>
 8009478:	4603      	mov	r3, r0
 800947a:	2b00      	cmp	r3, #0
 800947c:	f43f af6f 	beq.w	800935e <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8009480:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8009482:	4618      	mov	r0, r3
 8009484:	3730      	adds	r7, #48	; 0x30
 8009486:	46bd      	mov	sp, r7
 8009488:	bd80      	pop	{r7, pc}
 800948a:	bf00      	nop
 800948c:	e000ed04 	.word	0xe000ed04

08009490 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8009490:	b580      	push	{r7, lr}
 8009492:	b086      	sub	sp, #24
 8009494:	af00      	add	r7, sp, #0
 8009496:	60f8      	str	r0, [r7, #12]
 8009498:	60b9      	str	r1, [r7, #8]
 800949a:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800949c:	2300      	movs	r3, #0
 800949e:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80094a0:	68fb      	ldr	r3, [r7, #12]
 80094a2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80094a4:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 80094a6:	68fb      	ldr	r3, [r7, #12]
 80094a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80094aa:	2b00      	cmp	r3, #0
 80094ac:	d10d      	bne.n	80094ca <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80094ae:	68fb      	ldr	r3, [r7, #12]
 80094b0:	681b      	ldr	r3, [r3, #0]
 80094b2:	2b00      	cmp	r3, #0
 80094b4:	d14d      	bne.n	8009552 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 80094b6:	68fb      	ldr	r3, [r7, #12]
 80094b8:	689b      	ldr	r3, [r3, #8]
 80094ba:	4618      	mov	r0, r3
 80094bc:	f000 ff5e 	bl	800a37c <xTaskPriorityDisinherit>
 80094c0:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 80094c2:	68fb      	ldr	r3, [r7, #12]
 80094c4:	2200      	movs	r2, #0
 80094c6:	609a      	str	r2, [r3, #8]
 80094c8:	e043      	b.n	8009552 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 80094ca:	687b      	ldr	r3, [r7, #4]
 80094cc:	2b00      	cmp	r3, #0
 80094ce:	d119      	bne.n	8009504 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80094d0:	68fb      	ldr	r3, [r7, #12]
 80094d2:	6858      	ldr	r0, [r3, #4]
 80094d4:	68fb      	ldr	r3, [r7, #12]
 80094d6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80094d8:	461a      	mov	r2, r3
 80094da:	68b9      	ldr	r1, [r7, #8]
 80094dc:	f001 fec8 	bl	800b270 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80094e0:	68fb      	ldr	r3, [r7, #12]
 80094e2:	685a      	ldr	r2, [r3, #4]
 80094e4:	68fb      	ldr	r3, [r7, #12]
 80094e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80094e8:	441a      	add	r2, r3
 80094ea:	68fb      	ldr	r3, [r7, #12]
 80094ec:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80094ee:	68fb      	ldr	r3, [r7, #12]
 80094f0:	685a      	ldr	r2, [r3, #4]
 80094f2:	68fb      	ldr	r3, [r7, #12]
 80094f4:	689b      	ldr	r3, [r3, #8]
 80094f6:	429a      	cmp	r2, r3
 80094f8:	d32b      	bcc.n	8009552 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 80094fa:	68fb      	ldr	r3, [r7, #12]
 80094fc:	681a      	ldr	r2, [r3, #0]
 80094fe:	68fb      	ldr	r3, [r7, #12]
 8009500:	605a      	str	r2, [r3, #4]
 8009502:	e026      	b.n	8009552 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8009504:	68fb      	ldr	r3, [r7, #12]
 8009506:	68d8      	ldr	r0, [r3, #12]
 8009508:	68fb      	ldr	r3, [r7, #12]
 800950a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800950c:	461a      	mov	r2, r3
 800950e:	68b9      	ldr	r1, [r7, #8]
 8009510:	f001 feae 	bl	800b270 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8009514:	68fb      	ldr	r3, [r7, #12]
 8009516:	68da      	ldr	r2, [r3, #12]
 8009518:	68fb      	ldr	r3, [r7, #12]
 800951a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800951c:	425b      	negs	r3, r3
 800951e:	441a      	add	r2, r3
 8009520:	68fb      	ldr	r3, [r7, #12]
 8009522:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8009524:	68fb      	ldr	r3, [r7, #12]
 8009526:	68da      	ldr	r2, [r3, #12]
 8009528:	68fb      	ldr	r3, [r7, #12]
 800952a:	681b      	ldr	r3, [r3, #0]
 800952c:	429a      	cmp	r2, r3
 800952e:	d207      	bcs.n	8009540 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8009530:	68fb      	ldr	r3, [r7, #12]
 8009532:	689a      	ldr	r2, [r3, #8]
 8009534:	68fb      	ldr	r3, [r7, #12]
 8009536:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009538:	425b      	negs	r3, r3
 800953a:	441a      	add	r2, r3
 800953c:	68fb      	ldr	r3, [r7, #12]
 800953e:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8009540:	687b      	ldr	r3, [r7, #4]
 8009542:	2b02      	cmp	r3, #2
 8009544:	d105      	bne.n	8009552 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8009546:	693b      	ldr	r3, [r7, #16]
 8009548:	2b00      	cmp	r3, #0
 800954a:	d002      	beq.n	8009552 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800954c:	693b      	ldr	r3, [r7, #16]
 800954e:	3b01      	subs	r3, #1
 8009550:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8009552:	693b      	ldr	r3, [r7, #16]
 8009554:	1c5a      	adds	r2, r3, #1
 8009556:	68fb      	ldr	r3, [r7, #12]
 8009558:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 800955a:	697b      	ldr	r3, [r7, #20]
}
 800955c:	4618      	mov	r0, r3
 800955e:	3718      	adds	r7, #24
 8009560:	46bd      	mov	sp, r7
 8009562:	bd80      	pop	{r7, pc}

08009564 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8009564:	b580      	push	{r7, lr}
 8009566:	b082      	sub	sp, #8
 8009568:	af00      	add	r7, sp, #0
 800956a:	6078      	str	r0, [r7, #4]
 800956c:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 800956e:	687b      	ldr	r3, [r7, #4]
 8009570:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009572:	2b00      	cmp	r3, #0
 8009574:	d018      	beq.n	80095a8 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8009576:	687b      	ldr	r3, [r7, #4]
 8009578:	68da      	ldr	r2, [r3, #12]
 800957a:	687b      	ldr	r3, [r7, #4]
 800957c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800957e:	441a      	add	r2, r3
 8009580:	687b      	ldr	r3, [r7, #4]
 8009582:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8009584:	687b      	ldr	r3, [r7, #4]
 8009586:	68da      	ldr	r2, [r3, #12]
 8009588:	687b      	ldr	r3, [r7, #4]
 800958a:	689b      	ldr	r3, [r3, #8]
 800958c:	429a      	cmp	r2, r3
 800958e:	d303      	bcc.n	8009598 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8009590:	687b      	ldr	r3, [r7, #4]
 8009592:	681a      	ldr	r2, [r3, #0]
 8009594:	687b      	ldr	r3, [r7, #4]
 8009596:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8009598:	687b      	ldr	r3, [r7, #4]
 800959a:	68d9      	ldr	r1, [r3, #12]
 800959c:	687b      	ldr	r3, [r7, #4]
 800959e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80095a0:	461a      	mov	r2, r3
 80095a2:	6838      	ldr	r0, [r7, #0]
 80095a4:	f001 fe64 	bl	800b270 <memcpy>
	}
}
 80095a8:	bf00      	nop
 80095aa:	3708      	adds	r7, #8
 80095ac:	46bd      	mov	sp, r7
 80095ae:	bd80      	pop	{r7, pc}

080095b0 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 80095b0:	b580      	push	{r7, lr}
 80095b2:	b084      	sub	sp, #16
 80095b4:	af00      	add	r7, sp, #0
 80095b6:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 80095b8:	f001 fc1c 	bl	800adf4 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 80095bc:	687b      	ldr	r3, [r7, #4]
 80095be:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80095c2:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80095c4:	e011      	b.n	80095ea <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80095c6:	687b      	ldr	r3, [r7, #4]
 80095c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80095ca:	2b00      	cmp	r3, #0
 80095cc:	d012      	beq.n	80095f4 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80095ce:	687b      	ldr	r3, [r7, #4]
 80095d0:	3324      	adds	r3, #36	; 0x24
 80095d2:	4618      	mov	r0, r3
 80095d4:	f000 fcf6 	bl	8009fc4 <xTaskRemoveFromEventList>
 80095d8:	4603      	mov	r3, r0
 80095da:	2b00      	cmp	r3, #0
 80095dc:	d001      	beq.n	80095e2 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 80095de:	f000 fdcd 	bl	800a17c <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 80095e2:	7bfb      	ldrb	r3, [r7, #15]
 80095e4:	3b01      	subs	r3, #1
 80095e6:	b2db      	uxtb	r3, r3
 80095e8:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80095ea:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80095ee:	2b00      	cmp	r3, #0
 80095f0:	dce9      	bgt.n	80095c6 <prvUnlockQueue+0x16>
 80095f2:	e000      	b.n	80095f6 <prvUnlockQueue+0x46>
					break;
 80095f4:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 80095f6:	687b      	ldr	r3, [r7, #4]
 80095f8:	22ff      	movs	r2, #255	; 0xff
 80095fa:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 80095fe:	f001 fc29 	bl	800ae54 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8009602:	f001 fbf7 	bl	800adf4 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8009606:	687b      	ldr	r3, [r7, #4]
 8009608:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800960c:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800960e:	e011      	b.n	8009634 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8009610:	687b      	ldr	r3, [r7, #4]
 8009612:	691b      	ldr	r3, [r3, #16]
 8009614:	2b00      	cmp	r3, #0
 8009616:	d012      	beq.n	800963e <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8009618:	687b      	ldr	r3, [r7, #4]
 800961a:	3310      	adds	r3, #16
 800961c:	4618      	mov	r0, r3
 800961e:	f000 fcd1 	bl	8009fc4 <xTaskRemoveFromEventList>
 8009622:	4603      	mov	r3, r0
 8009624:	2b00      	cmp	r3, #0
 8009626:	d001      	beq.n	800962c <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8009628:	f000 fda8 	bl	800a17c <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800962c:	7bbb      	ldrb	r3, [r7, #14]
 800962e:	3b01      	subs	r3, #1
 8009630:	b2db      	uxtb	r3, r3
 8009632:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8009634:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8009638:	2b00      	cmp	r3, #0
 800963a:	dce9      	bgt.n	8009610 <prvUnlockQueue+0x60>
 800963c:	e000      	b.n	8009640 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 800963e:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8009640:	687b      	ldr	r3, [r7, #4]
 8009642:	22ff      	movs	r2, #255	; 0xff
 8009644:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 8009648:	f001 fc04 	bl	800ae54 <vPortExitCritical>
}
 800964c:	bf00      	nop
 800964e:	3710      	adds	r7, #16
 8009650:	46bd      	mov	sp, r7
 8009652:	bd80      	pop	{r7, pc}

08009654 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8009654:	b580      	push	{r7, lr}
 8009656:	b084      	sub	sp, #16
 8009658:	af00      	add	r7, sp, #0
 800965a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800965c:	f001 fbca 	bl	800adf4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8009660:	687b      	ldr	r3, [r7, #4]
 8009662:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009664:	2b00      	cmp	r3, #0
 8009666:	d102      	bne.n	800966e <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8009668:	2301      	movs	r3, #1
 800966a:	60fb      	str	r3, [r7, #12]
 800966c:	e001      	b.n	8009672 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 800966e:	2300      	movs	r3, #0
 8009670:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8009672:	f001 fbef 	bl	800ae54 <vPortExitCritical>

	return xReturn;
 8009676:	68fb      	ldr	r3, [r7, #12]
}
 8009678:	4618      	mov	r0, r3
 800967a:	3710      	adds	r7, #16
 800967c:	46bd      	mov	sp, r7
 800967e:	bd80      	pop	{r7, pc}

08009680 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8009680:	b580      	push	{r7, lr}
 8009682:	b084      	sub	sp, #16
 8009684:	af00      	add	r7, sp, #0
 8009686:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8009688:	f001 fbb4 	bl	800adf4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800968c:	687b      	ldr	r3, [r7, #4]
 800968e:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8009690:	687b      	ldr	r3, [r7, #4]
 8009692:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8009694:	429a      	cmp	r2, r3
 8009696:	d102      	bne.n	800969e <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8009698:	2301      	movs	r3, #1
 800969a:	60fb      	str	r3, [r7, #12]
 800969c:	e001      	b.n	80096a2 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800969e:	2300      	movs	r3, #0
 80096a0:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80096a2:	f001 fbd7 	bl	800ae54 <vPortExitCritical>

	return xReturn;
 80096a6:	68fb      	ldr	r3, [r7, #12]
}
 80096a8:	4618      	mov	r0, r3
 80096aa:	3710      	adds	r7, #16
 80096ac:	46bd      	mov	sp, r7
 80096ae:	bd80      	pop	{r7, pc}

080096b0 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 80096b0:	b480      	push	{r7}
 80096b2:	b085      	sub	sp, #20
 80096b4:	af00      	add	r7, sp, #0
 80096b6:	6078      	str	r0, [r7, #4]
 80096b8:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80096ba:	2300      	movs	r3, #0
 80096bc:	60fb      	str	r3, [r7, #12]
 80096be:	e014      	b.n	80096ea <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 80096c0:	4a0f      	ldr	r2, [pc, #60]	; (8009700 <vQueueAddToRegistry+0x50>)
 80096c2:	68fb      	ldr	r3, [r7, #12]
 80096c4:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 80096c8:	2b00      	cmp	r3, #0
 80096ca:	d10b      	bne.n	80096e4 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 80096cc:	490c      	ldr	r1, [pc, #48]	; (8009700 <vQueueAddToRegistry+0x50>)
 80096ce:	68fb      	ldr	r3, [r7, #12]
 80096d0:	683a      	ldr	r2, [r7, #0]
 80096d2:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 80096d6:	4a0a      	ldr	r2, [pc, #40]	; (8009700 <vQueueAddToRegistry+0x50>)
 80096d8:	68fb      	ldr	r3, [r7, #12]
 80096da:	00db      	lsls	r3, r3, #3
 80096dc:	4413      	add	r3, r2
 80096de:	687a      	ldr	r2, [r7, #4]
 80096e0:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 80096e2:	e006      	b.n	80096f2 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80096e4:	68fb      	ldr	r3, [r7, #12]
 80096e6:	3301      	adds	r3, #1
 80096e8:	60fb      	str	r3, [r7, #12]
 80096ea:	68fb      	ldr	r3, [r7, #12]
 80096ec:	2b07      	cmp	r3, #7
 80096ee:	d9e7      	bls.n	80096c0 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 80096f0:	bf00      	nop
 80096f2:	bf00      	nop
 80096f4:	3714      	adds	r7, #20
 80096f6:	46bd      	mov	sp, r7
 80096f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096fc:	4770      	bx	lr
 80096fe:	bf00      	nop
 8009700:	2000883c 	.word	0x2000883c

08009704 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8009704:	b580      	push	{r7, lr}
 8009706:	b086      	sub	sp, #24
 8009708:	af00      	add	r7, sp, #0
 800970a:	60f8      	str	r0, [r7, #12]
 800970c:	60b9      	str	r1, [r7, #8]
 800970e:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8009710:	68fb      	ldr	r3, [r7, #12]
 8009712:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8009714:	f001 fb6e 	bl	800adf4 <vPortEnterCritical>
 8009718:	697b      	ldr	r3, [r7, #20]
 800971a:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 800971e:	b25b      	sxtb	r3, r3
 8009720:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009724:	d103      	bne.n	800972e <vQueueWaitForMessageRestricted+0x2a>
 8009726:	697b      	ldr	r3, [r7, #20]
 8009728:	2200      	movs	r2, #0
 800972a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800972e:	697b      	ldr	r3, [r7, #20]
 8009730:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8009734:	b25b      	sxtb	r3, r3
 8009736:	f1b3 3fff 	cmp.w	r3, #4294967295
 800973a:	d103      	bne.n	8009744 <vQueueWaitForMessageRestricted+0x40>
 800973c:	697b      	ldr	r3, [r7, #20]
 800973e:	2200      	movs	r2, #0
 8009740:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8009744:	f001 fb86 	bl	800ae54 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8009748:	697b      	ldr	r3, [r7, #20]
 800974a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800974c:	2b00      	cmp	r3, #0
 800974e:	d106      	bne.n	800975e <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8009750:	697b      	ldr	r3, [r7, #20]
 8009752:	3324      	adds	r3, #36	; 0x24
 8009754:	687a      	ldr	r2, [r7, #4]
 8009756:	68b9      	ldr	r1, [r7, #8]
 8009758:	4618      	mov	r0, r3
 800975a:	f000 fc07 	bl	8009f6c <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 800975e:	6978      	ldr	r0, [r7, #20]
 8009760:	f7ff ff26 	bl	80095b0 <prvUnlockQueue>
	}
 8009764:	bf00      	nop
 8009766:	3718      	adds	r7, #24
 8009768:	46bd      	mov	sp, r7
 800976a:	bd80      	pop	{r7, pc}

0800976c <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 800976c:	b580      	push	{r7, lr}
 800976e:	b08e      	sub	sp, #56	; 0x38
 8009770:	af04      	add	r7, sp, #16
 8009772:	60f8      	str	r0, [r7, #12]
 8009774:	60b9      	str	r1, [r7, #8]
 8009776:	607a      	str	r2, [r7, #4]
 8009778:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800977a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800977c:	2b00      	cmp	r3, #0
 800977e:	d10a      	bne.n	8009796 <xTaskCreateStatic+0x2a>
	__asm volatile
 8009780:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009784:	f383 8811 	msr	BASEPRI, r3
 8009788:	f3bf 8f6f 	isb	sy
 800978c:	f3bf 8f4f 	dsb	sy
 8009790:	623b      	str	r3, [r7, #32]
}
 8009792:	bf00      	nop
 8009794:	e7fe      	b.n	8009794 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8009796:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009798:	2b00      	cmp	r3, #0
 800979a:	d10a      	bne.n	80097b2 <xTaskCreateStatic+0x46>
	__asm volatile
 800979c:	f04f 0350 	mov.w	r3, #80	; 0x50
 80097a0:	f383 8811 	msr	BASEPRI, r3
 80097a4:	f3bf 8f6f 	isb	sy
 80097a8:	f3bf 8f4f 	dsb	sy
 80097ac:	61fb      	str	r3, [r7, #28]
}
 80097ae:	bf00      	nop
 80097b0:	e7fe      	b.n	80097b0 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 80097b2:	235c      	movs	r3, #92	; 0x5c
 80097b4:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 80097b6:	693b      	ldr	r3, [r7, #16]
 80097b8:	2b5c      	cmp	r3, #92	; 0x5c
 80097ba:	d00a      	beq.n	80097d2 <xTaskCreateStatic+0x66>
	__asm volatile
 80097bc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80097c0:	f383 8811 	msr	BASEPRI, r3
 80097c4:	f3bf 8f6f 	isb	sy
 80097c8:	f3bf 8f4f 	dsb	sy
 80097cc:	61bb      	str	r3, [r7, #24]
}
 80097ce:	bf00      	nop
 80097d0:	e7fe      	b.n	80097d0 <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 80097d2:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 80097d4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80097d6:	2b00      	cmp	r3, #0
 80097d8:	d01e      	beq.n	8009818 <xTaskCreateStatic+0xac>
 80097da:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80097dc:	2b00      	cmp	r3, #0
 80097de:	d01b      	beq.n	8009818 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80097e0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80097e2:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 80097e4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80097e6:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80097e8:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 80097ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80097ec:	2202      	movs	r2, #2
 80097ee:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 80097f2:	2300      	movs	r3, #0
 80097f4:	9303      	str	r3, [sp, #12]
 80097f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80097f8:	9302      	str	r3, [sp, #8]
 80097fa:	f107 0314 	add.w	r3, r7, #20
 80097fe:	9301      	str	r3, [sp, #4]
 8009800:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009802:	9300      	str	r3, [sp, #0]
 8009804:	683b      	ldr	r3, [r7, #0]
 8009806:	687a      	ldr	r2, [r7, #4]
 8009808:	68b9      	ldr	r1, [r7, #8]
 800980a:	68f8      	ldr	r0, [r7, #12]
 800980c:	f000 f850 	bl	80098b0 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8009810:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8009812:	f000 f8dd 	bl	80099d0 <prvAddNewTaskToReadyList>
 8009816:	e001      	b.n	800981c <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 8009818:	2300      	movs	r3, #0
 800981a:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800981c:	697b      	ldr	r3, [r7, #20]
	}
 800981e:	4618      	mov	r0, r3
 8009820:	3728      	adds	r7, #40	; 0x28
 8009822:	46bd      	mov	sp, r7
 8009824:	bd80      	pop	{r7, pc}

08009826 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8009826:	b580      	push	{r7, lr}
 8009828:	b08c      	sub	sp, #48	; 0x30
 800982a:	af04      	add	r7, sp, #16
 800982c:	60f8      	str	r0, [r7, #12]
 800982e:	60b9      	str	r1, [r7, #8]
 8009830:	603b      	str	r3, [r7, #0]
 8009832:	4613      	mov	r3, r2
 8009834:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8009836:	88fb      	ldrh	r3, [r7, #6]
 8009838:	009b      	lsls	r3, r3, #2
 800983a:	4618      	mov	r0, r3
 800983c:	f001 fbfc 	bl	800b038 <pvPortMalloc>
 8009840:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8009842:	697b      	ldr	r3, [r7, #20]
 8009844:	2b00      	cmp	r3, #0
 8009846:	d00e      	beq.n	8009866 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8009848:	205c      	movs	r0, #92	; 0x5c
 800984a:	f001 fbf5 	bl	800b038 <pvPortMalloc>
 800984e:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8009850:	69fb      	ldr	r3, [r7, #28]
 8009852:	2b00      	cmp	r3, #0
 8009854:	d003      	beq.n	800985e <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8009856:	69fb      	ldr	r3, [r7, #28]
 8009858:	697a      	ldr	r2, [r7, #20]
 800985a:	631a      	str	r2, [r3, #48]	; 0x30
 800985c:	e005      	b.n	800986a <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 800985e:	6978      	ldr	r0, [r7, #20]
 8009860:	f001 fc78 	bl	800b154 <vPortFree>
 8009864:	e001      	b.n	800986a <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8009866:	2300      	movs	r3, #0
 8009868:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800986a:	69fb      	ldr	r3, [r7, #28]
 800986c:	2b00      	cmp	r3, #0
 800986e:	d017      	beq.n	80098a0 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8009870:	69fb      	ldr	r3, [r7, #28]
 8009872:	2200      	movs	r2, #0
 8009874:	f883 2059 	strb.w	r2, [r3, #89]	; 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8009878:	88fa      	ldrh	r2, [r7, #6]
 800987a:	2300      	movs	r3, #0
 800987c:	9303      	str	r3, [sp, #12]
 800987e:	69fb      	ldr	r3, [r7, #28]
 8009880:	9302      	str	r3, [sp, #8]
 8009882:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009884:	9301      	str	r3, [sp, #4]
 8009886:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009888:	9300      	str	r3, [sp, #0]
 800988a:	683b      	ldr	r3, [r7, #0]
 800988c:	68b9      	ldr	r1, [r7, #8]
 800988e:	68f8      	ldr	r0, [r7, #12]
 8009890:	f000 f80e 	bl	80098b0 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8009894:	69f8      	ldr	r0, [r7, #28]
 8009896:	f000 f89b 	bl	80099d0 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 800989a:	2301      	movs	r3, #1
 800989c:	61bb      	str	r3, [r7, #24]
 800989e:	e002      	b.n	80098a6 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80098a0:	f04f 33ff 	mov.w	r3, #4294967295
 80098a4:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 80098a6:	69bb      	ldr	r3, [r7, #24]
	}
 80098a8:	4618      	mov	r0, r3
 80098aa:	3720      	adds	r7, #32
 80098ac:	46bd      	mov	sp, r7
 80098ae:	bd80      	pop	{r7, pc}

080098b0 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 80098b0:	b580      	push	{r7, lr}
 80098b2:	b088      	sub	sp, #32
 80098b4:	af00      	add	r7, sp, #0
 80098b6:	60f8      	str	r0, [r7, #12]
 80098b8:	60b9      	str	r1, [r7, #8]
 80098ba:	607a      	str	r2, [r7, #4]
 80098bc:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 80098be:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80098c0:	6b18      	ldr	r0, [r3, #48]	; 0x30
 80098c2:	687b      	ldr	r3, [r7, #4]
 80098c4:	009b      	lsls	r3, r3, #2
 80098c6:	461a      	mov	r2, r3
 80098c8:	21a5      	movs	r1, #165	; 0xa5
 80098ca:	f001 fcdf 	bl	800b28c <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 80098ce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80098d0:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80098d2:	687b      	ldr	r3, [r7, #4]
 80098d4:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80098d8:	3b01      	subs	r3, #1
 80098da:	009b      	lsls	r3, r3, #2
 80098dc:	4413      	add	r3, r2
 80098de:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 80098e0:	69bb      	ldr	r3, [r7, #24]
 80098e2:	f023 0307 	bic.w	r3, r3, #7
 80098e6:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 80098e8:	69bb      	ldr	r3, [r7, #24]
 80098ea:	f003 0307 	and.w	r3, r3, #7
 80098ee:	2b00      	cmp	r3, #0
 80098f0:	d00a      	beq.n	8009908 <prvInitialiseNewTask+0x58>
	__asm volatile
 80098f2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80098f6:	f383 8811 	msr	BASEPRI, r3
 80098fa:	f3bf 8f6f 	isb	sy
 80098fe:	f3bf 8f4f 	dsb	sy
 8009902:	617b      	str	r3, [r7, #20]
}
 8009904:	bf00      	nop
 8009906:	e7fe      	b.n	8009906 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8009908:	68bb      	ldr	r3, [r7, #8]
 800990a:	2b00      	cmp	r3, #0
 800990c:	d01f      	beq.n	800994e <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800990e:	2300      	movs	r3, #0
 8009910:	61fb      	str	r3, [r7, #28]
 8009912:	e012      	b.n	800993a <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8009914:	68ba      	ldr	r2, [r7, #8]
 8009916:	69fb      	ldr	r3, [r7, #28]
 8009918:	4413      	add	r3, r2
 800991a:	7819      	ldrb	r1, [r3, #0]
 800991c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800991e:	69fb      	ldr	r3, [r7, #28]
 8009920:	4413      	add	r3, r2
 8009922:	3334      	adds	r3, #52	; 0x34
 8009924:	460a      	mov	r2, r1
 8009926:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8009928:	68ba      	ldr	r2, [r7, #8]
 800992a:	69fb      	ldr	r3, [r7, #28]
 800992c:	4413      	add	r3, r2
 800992e:	781b      	ldrb	r3, [r3, #0]
 8009930:	2b00      	cmp	r3, #0
 8009932:	d006      	beq.n	8009942 <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8009934:	69fb      	ldr	r3, [r7, #28]
 8009936:	3301      	adds	r3, #1
 8009938:	61fb      	str	r3, [r7, #28]
 800993a:	69fb      	ldr	r3, [r7, #28]
 800993c:	2b0f      	cmp	r3, #15
 800993e:	d9e9      	bls.n	8009914 <prvInitialiseNewTask+0x64>
 8009940:	e000      	b.n	8009944 <prvInitialiseNewTask+0x94>
			{
				break;
 8009942:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8009944:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009946:	2200      	movs	r2, #0
 8009948:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800994c:	e003      	b.n	8009956 <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800994e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009950:	2200      	movs	r2, #0
 8009952:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8009956:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009958:	2b37      	cmp	r3, #55	; 0x37
 800995a:	d901      	bls.n	8009960 <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800995c:	2337      	movs	r3, #55	; 0x37
 800995e:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8009960:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009962:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8009964:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8009966:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009968:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800996a:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 800996c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800996e:	2200      	movs	r2, #0
 8009970:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8009972:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009974:	3304      	adds	r3, #4
 8009976:	4618      	mov	r0, r3
 8009978:	f7ff f978 	bl	8008c6c <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800997c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800997e:	3318      	adds	r3, #24
 8009980:	4618      	mov	r0, r3
 8009982:	f7ff f973 	bl	8008c6c <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8009986:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009988:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800998a:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800998c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800998e:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 8009992:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009994:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8009996:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8009998:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800999a:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800999c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800999e:	2200      	movs	r2, #0
 80099a0:	655a      	str	r2, [r3, #84]	; 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80099a2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80099a4:	2200      	movs	r2, #0
 80099a6:	f883 2058 	strb.w	r2, [r3, #88]	; 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80099aa:	683a      	ldr	r2, [r7, #0]
 80099ac:	68f9      	ldr	r1, [r7, #12]
 80099ae:	69b8      	ldr	r0, [r7, #24]
 80099b0:	f001 f8f4 	bl	800ab9c <pxPortInitialiseStack>
 80099b4:	4602      	mov	r2, r0
 80099b6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80099b8:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 80099ba:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80099bc:	2b00      	cmp	r3, #0
 80099be:	d002      	beq.n	80099c6 <prvInitialiseNewTask+0x116>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80099c0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80099c2:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80099c4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80099c6:	bf00      	nop
 80099c8:	3720      	adds	r7, #32
 80099ca:	46bd      	mov	sp, r7
 80099cc:	bd80      	pop	{r7, pc}
	...

080099d0 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 80099d0:	b580      	push	{r7, lr}
 80099d2:	b082      	sub	sp, #8
 80099d4:	af00      	add	r7, sp, #0
 80099d6:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 80099d8:	f001 fa0c 	bl	800adf4 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 80099dc:	4b2d      	ldr	r3, [pc, #180]	; (8009a94 <prvAddNewTaskToReadyList+0xc4>)
 80099de:	681b      	ldr	r3, [r3, #0]
 80099e0:	3301      	adds	r3, #1
 80099e2:	4a2c      	ldr	r2, [pc, #176]	; (8009a94 <prvAddNewTaskToReadyList+0xc4>)
 80099e4:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 80099e6:	4b2c      	ldr	r3, [pc, #176]	; (8009a98 <prvAddNewTaskToReadyList+0xc8>)
 80099e8:	681b      	ldr	r3, [r3, #0]
 80099ea:	2b00      	cmp	r3, #0
 80099ec:	d109      	bne.n	8009a02 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 80099ee:	4a2a      	ldr	r2, [pc, #168]	; (8009a98 <prvAddNewTaskToReadyList+0xc8>)
 80099f0:	687b      	ldr	r3, [r7, #4]
 80099f2:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80099f4:	4b27      	ldr	r3, [pc, #156]	; (8009a94 <prvAddNewTaskToReadyList+0xc4>)
 80099f6:	681b      	ldr	r3, [r3, #0]
 80099f8:	2b01      	cmp	r3, #1
 80099fa:	d110      	bne.n	8009a1e <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 80099fc:	f000 fbe2 	bl	800a1c4 <prvInitialiseTaskLists>
 8009a00:	e00d      	b.n	8009a1e <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8009a02:	4b26      	ldr	r3, [pc, #152]	; (8009a9c <prvAddNewTaskToReadyList+0xcc>)
 8009a04:	681b      	ldr	r3, [r3, #0]
 8009a06:	2b00      	cmp	r3, #0
 8009a08:	d109      	bne.n	8009a1e <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8009a0a:	4b23      	ldr	r3, [pc, #140]	; (8009a98 <prvAddNewTaskToReadyList+0xc8>)
 8009a0c:	681b      	ldr	r3, [r3, #0]
 8009a0e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009a10:	687b      	ldr	r3, [r7, #4]
 8009a12:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009a14:	429a      	cmp	r2, r3
 8009a16:	d802      	bhi.n	8009a1e <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8009a18:	4a1f      	ldr	r2, [pc, #124]	; (8009a98 <prvAddNewTaskToReadyList+0xc8>)
 8009a1a:	687b      	ldr	r3, [r7, #4]
 8009a1c:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8009a1e:	4b20      	ldr	r3, [pc, #128]	; (8009aa0 <prvAddNewTaskToReadyList+0xd0>)
 8009a20:	681b      	ldr	r3, [r3, #0]
 8009a22:	3301      	adds	r3, #1
 8009a24:	4a1e      	ldr	r2, [pc, #120]	; (8009aa0 <prvAddNewTaskToReadyList+0xd0>)
 8009a26:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8009a28:	4b1d      	ldr	r3, [pc, #116]	; (8009aa0 <prvAddNewTaskToReadyList+0xd0>)
 8009a2a:	681a      	ldr	r2, [r3, #0]
 8009a2c:	687b      	ldr	r3, [r7, #4]
 8009a2e:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8009a30:	687b      	ldr	r3, [r7, #4]
 8009a32:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009a34:	4b1b      	ldr	r3, [pc, #108]	; (8009aa4 <prvAddNewTaskToReadyList+0xd4>)
 8009a36:	681b      	ldr	r3, [r3, #0]
 8009a38:	429a      	cmp	r2, r3
 8009a3a:	d903      	bls.n	8009a44 <prvAddNewTaskToReadyList+0x74>
 8009a3c:	687b      	ldr	r3, [r7, #4]
 8009a3e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009a40:	4a18      	ldr	r2, [pc, #96]	; (8009aa4 <prvAddNewTaskToReadyList+0xd4>)
 8009a42:	6013      	str	r3, [r2, #0]
 8009a44:	687b      	ldr	r3, [r7, #4]
 8009a46:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009a48:	4613      	mov	r3, r2
 8009a4a:	009b      	lsls	r3, r3, #2
 8009a4c:	4413      	add	r3, r2
 8009a4e:	009b      	lsls	r3, r3, #2
 8009a50:	4a15      	ldr	r2, [pc, #84]	; (8009aa8 <prvAddNewTaskToReadyList+0xd8>)
 8009a52:	441a      	add	r2, r3
 8009a54:	687b      	ldr	r3, [r7, #4]
 8009a56:	3304      	adds	r3, #4
 8009a58:	4619      	mov	r1, r3
 8009a5a:	4610      	mov	r0, r2
 8009a5c:	f7ff f913 	bl	8008c86 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8009a60:	f001 f9f8 	bl	800ae54 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8009a64:	4b0d      	ldr	r3, [pc, #52]	; (8009a9c <prvAddNewTaskToReadyList+0xcc>)
 8009a66:	681b      	ldr	r3, [r3, #0]
 8009a68:	2b00      	cmp	r3, #0
 8009a6a:	d00e      	beq.n	8009a8a <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8009a6c:	4b0a      	ldr	r3, [pc, #40]	; (8009a98 <prvAddNewTaskToReadyList+0xc8>)
 8009a6e:	681b      	ldr	r3, [r3, #0]
 8009a70:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009a72:	687b      	ldr	r3, [r7, #4]
 8009a74:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009a76:	429a      	cmp	r2, r3
 8009a78:	d207      	bcs.n	8009a8a <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8009a7a:	4b0c      	ldr	r3, [pc, #48]	; (8009aac <prvAddNewTaskToReadyList+0xdc>)
 8009a7c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009a80:	601a      	str	r2, [r3, #0]
 8009a82:	f3bf 8f4f 	dsb	sy
 8009a86:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8009a8a:	bf00      	nop
 8009a8c:	3708      	adds	r7, #8
 8009a8e:	46bd      	mov	sp, r7
 8009a90:	bd80      	pop	{r7, pc}
 8009a92:	bf00      	nop
 8009a94:	20000d94 	.word	0x20000d94
 8009a98:	200008c0 	.word	0x200008c0
 8009a9c:	20000da0 	.word	0x20000da0
 8009aa0:	20000db0 	.word	0x20000db0
 8009aa4:	20000d9c 	.word	0x20000d9c
 8009aa8:	200008c4 	.word	0x200008c4
 8009aac:	e000ed04 	.word	0xe000ed04

08009ab0 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8009ab0:	b580      	push	{r7, lr}
 8009ab2:	b08a      	sub	sp, #40	; 0x28
 8009ab4:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8009ab6:	2300      	movs	r3, #0
 8009ab8:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8009aba:	2300      	movs	r3, #0
 8009abc:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8009abe:	463a      	mov	r2, r7
 8009ac0:	1d39      	adds	r1, r7, #4
 8009ac2:	f107 0308 	add.w	r3, r7, #8
 8009ac6:	4618      	mov	r0, r3
 8009ac8:	f7ff f87c 	bl	8008bc4 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8009acc:	6839      	ldr	r1, [r7, #0]
 8009ace:	687b      	ldr	r3, [r7, #4]
 8009ad0:	68ba      	ldr	r2, [r7, #8]
 8009ad2:	9202      	str	r2, [sp, #8]
 8009ad4:	9301      	str	r3, [sp, #4]
 8009ad6:	2300      	movs	r3, #0
 8009ad8:	9300      	str	r3, [sp, #0]
 8009ada:	2300      	movs	r3, #0
 8009adc:	460a      	mov	r2, r1
 8009ade:	4921      	ldr	r1, [pc, #132]	; (8009b64 <vTaskStartScheduler+0xb4>)
 8009ae0:	4821      	ldr	r0, [pc, #132]	; (8009b68 <vTaskStartScheduler+0xb8>)
 8009ae2:	f7ff fe43 	bl	800976c <xTaskCreateStatic>
 8009ae6:	4603      	mov	r3, r0
 8009ae8:	4a20      	ldr	r2, [pc, #128]	; (8009b6c <vTaskStartScheduler+0xbc>)
 8009aea:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8009aec:	4b1f      	ldr	r3, [pc, #124]	; (8009b6c <vTaskStartScheduler+0xbc>)
 8009aee:	681b      	ldr	r3, [r3, #0]
 8009af0:	2b00      	cmp	r3, #0
 8009af2:	d002      	beq.n	8009afa <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8009af4:	2301      	movs	r3, #1
 8009af6:	617b      	str	r3, [r7, #20]
 8009af8:	e001      	b.n	8009afe <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8009afa:	2300      	movs	r3, #0
 8009afc:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8009afe:	697b      	ldr	r3, [r7, #20]
 8009b00:	2b01      	cmp	r3, #1
 8009b02:	d102      	bne.n	8009b0a <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8009b04:	f000 fcfc 	bl	800a500 <xTimerCreateTimerTask>
 8009b08:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8009b0a:	697b      	ldr	r3, [r7, #20]
 8009b0c:	2b01      	cmp	r3, #1
 8009b0e:	d116      	bne.n	8009b3e <vTaskStartScheduler+0x8e>
	__asm volatile
 8009b10:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009b14:	f383 8811 	msr	BASEPRI, r3
 8009b18:	f3bf 8f6f 	isb	sy
 8009b1c:	f3bf 8f4f 	dsb	sy
 8009b20:	613b      	str	r3, [r7, #16]
}
 8009b22:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8009b24:	4b12      	ldr	r3, [pc, #72]	; (8009b70 <vTaskStartScheduler+0xc0>)
 8009b26:	f04f 32ff 	mov.w	r2, #4294967295
 8009b2a:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8009b2c:	4b11      	ldr	r3, [pc, #68]	; (8009b74 <vTaskStartScheduler+0xc4>)
 8009b2e:	2201      	movs	r2, #1
 8009b30:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8009b32:	4b11      	ldr	r3, [pc, #68]	; (8009b78 <vTaskStartScheduler+0xc8>)
 8009b34:	2200      	movs	r2, #0
 8009b36:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8009b38:	f001 f8ba 	bl	800acb0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8009b3c:	e00e      	b.n	8009b5c <vTaskStartScheduler+0xac>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8009b3e:	697b      	ldr	r3, [r7, #20]
 8009b40:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009b44:	d10a      	bne.n	8009b5c <vTaskStartScheduler+0xac>
	__asm volatile
 8009b46:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009b4a:	f383 8811 	msr	BASEPRI, r3
 8009b4e:	f3bf 8f6f 	isb	sy
 8009b52:	f3bf 8f4f 	dsb	sy
 8009b56:	60fb      	str	r3, [r7, #12]
}
 8009b58:	bf00      	nop
 8009b5a:	e7fe      	b.n	8009b5a <vTaskStartScheduler+0xaa>
}
 8009b5c:	bf00      	nop
 8009b5e:	3718      	adds	r7, #24
 8009b60:	46bd      	mov	sp, r7
 8009b62:	bd80      	pop	{r7, pc}
 8009b64:	0800e090 	.word	0x0800e090
 8009b68:	0800a195 	.word	0x0800a195
 8009b6c:	20000db8 	.word	0x20000db8
 8009b70:	20000db4 	.word	0x20000db4
 8009b74:	20000da0 	.word	0x20000da0
 8009b78:	20000d98 	.word	0x20000d98

08009b7c <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8009b7c:	b480      	push	{r7}
 8009b7e:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8009b80:	4b04      	ldr	r3, [pc, #16]	; (8009b94 <vTaskSuspendAll+0x18>)
 8009b82:	681b      	ldr	r3, [r3, #0]
 8009b84:	3301      	adds	r3, #1
 8009b86:	4a03      	ldr	r2, [pc, #12]	; (8009b94 <vTaskSuspendAll+0x18>)
 8009b88:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8009b8a:	bf00      	nop
 8009b8c:	46bd      	mov	sp, r7
 8009b8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b92:	4770      	bx	lr
 8009b94:	20000dbc 	.word	0x20000dbc

08009b98 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8009b98:	b580      	push	{r7, lr}
 8009b9a:	b084      	sub	sp, #16
 8009b9c:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8009b9e:	2300      	movs	r3, #0
 8009ba0:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8009ba2:	2300      	movs	r3, #0
 8009ba4:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8009ba6:	4b42      	ldr	r3, [pc, #264]	; (8009cb0 <xTaskResumeAll+0x118>)
 8009ba8:	681b      	ldr	r3, [r3, #0]
 8009baa:	2b00      	cmp	r3, #0
 8009bac:	d10a      	bne.n	8009bc4 <xTaskResumeAll+0x2c>
	__asm volatile
 8009bae:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009bb2:	f383 8811 	msr	BASEPRI, r3
 8009bb6:	f3bf 8f6f 	isb	sy
 8009bba:	f3bf 8f4f 	dsb	sy
 8009bbe:	603b      	str	r3, [r7, #0]
}
 8009bc0:	bf00      	nop
 8009bc2:	e7fe      	b.n	8009bc2 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8009bc4:	f001 f916 	bl	800adf4 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8009bc8:	4b39      	ldr	r3, [pc, #228]	; (8009cb0 <xTaskResumeAll+0x118>)
 8009bca:	681b      	ldr	r3, [r3, #0]
 8009bcc:	3b01      	subs	r3, #1
 8009bce:	4a38      	ldr	r2, [pc, #224]	; (8009cb0 <xTaskResumeAll+0x118>)
 8009bd0:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009bd2:	4b37      	ldr	r3, [pc, #220]	; (8009cb0 <xTaskResumeAll+0x118>)
 8009bd4:	681b      	ldr	r3, [r3, #0]
 8009bd6:	2b00      	cmp	r3, #0
 8009bd8:	d162      	bne.n	8009ca0 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8009bda:	4b36      	ldr	r3, [pc, #216]	; (8009cb4 <xTaskResumeAll+0x11c>)
 8009bdc:	681b      	ldr	r3, [r3, #0]
 8009bde:	2b00      	cmp	r3, #0
 8009be0:	d05e      	beq.n	8009ca0 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8009be2:	e02f      	b.n	8009c44 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009be4:	4b34      	ldr	r3, [pc, #208]	; (8009cb8 <xTaskResumeAll+0x120>)
 8009be6:	68db      	ldr	r3, [r3, #12]
 8009be8:	68db      	ldr	r3, [r3, #12]
 8009bea:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8009bec:	68fb      	ldr	r3, [r7, #12]
 8009bee:	3318      	adds	r3, #24
 8009bf0:	4618      	mov	r0, r3
 8009bf2:	f7ff f8a5 	bl	8008d40 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8009bf6:	68fb      	ldr	r3, [r7, #12]
 8009bf8:	3304      	adds	r3, #4
 8009bfa:	4618      	mov	r0, r3
 8009bfc:	f7ff f8a0 	bl	8008d40 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8009c00:	68fb      	ldr	r3, [r7, #12]
 8009c02:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009c04:	4b2d      	ldr	r3, [pc, #180]	; (8009cbc <xTaskResumeAll+0x124>)
 8009c06:	681b      	ldr	r3, [r3, #0]
 8009c08:	429a      	cmp	r2, r3
 8009c0a:	d903      	bls.n	8009c14 <xTaskResumeAll+0x7c>
 8009c0c:	68fb      	ldr	r3, [r7, #12]
 8009c0e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009c10:	4a2a      	ldr	r2, [pc, #168]	; (8009cbc <xTaskResumeAll+0x124>)
 8009c12:	6013      	str	r3, [r2, #0]
 8009c14:	68fb      	ldr	r3, [r7, #12]
 8009c16:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009c18:	4613      	mov	r3, r2
 8009c1a:	009b      	lsls	r3, r3, #2
 8009c1c:	4413      	add	r3, r2
 8009c1e:	009b      	lsls	r3, r3, #2
 8009c20:	4a27      	ldr	r2, [pc, #156]	; (8009cc0 <xTaskResumeAll+0x128>)
 8009c22:	441a      	add	r2, r3
 8009c24:	68fb      	ldr	r3, [r7, #12]
 8009c26:	3304      	adds	r3, #4
 8009c28:	4619      	mov	r1, r3
 8009c2a:	4610      	mov	r0, r2
 8009c2c:	f7ff f82b 	bl	8008c86 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8009c30:	68fb      	ldr	r3, [r7, #12]
 8009c32:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009c34:	4b23      	ldr	r3, [pc, #140]	; (8009cc4 <xTaskResumeAll+0x12c>)
 8009c36:	681b      	ldr	r3, [r3, #0]
 8009c38:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009c3a:	429a      	cmp	r2, r3
 8009c3c:	d302      	bcc.n	8009c44 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 8009c3e:	4b22      	ldr	r3, [pc, #136]	; (8009cc8 <xTaskResumeAll+0x130>)
 8009c40:	2201      	movs	r2, #1
 8009c42:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8009c44:	4b1c      	ldr	r3, [pc, #112]	; (8009cb8 <xTaskResumeAll+0x120>)
 8009c46:	681b      	ldr	r3, [r3, #0]
 8009c48:	2b00      	cmp	r3, #0
 8009c4a:	d1cb      	bne.n	8009be4 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8009c4c:	68fb      	ldr	r3, [r7, #12]
 8009c4e:	2b00      	cmp	r3, #0
 8009c50:	d001      	beq.n	8009c56 <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8009c52:	f000 fb55 	bl	800a300 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8009c56:	4b1d      	ldr	r3, [pc, #116]	; (8009ccc <xTaskResumeAll+0x134>)
 8009c58:	681b      	ldr	r3, [r3, #0]
 8009c5a:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8009c5c:	687b      	ldr	r3, [r7, #4]
 8009c5e:	2b00      	cmp	r3, #0
 8009c60:	d010      	beq.n	8009c84 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8009c62:	f000 f847 	bl	8009cf4 <xTaskIncrementTick>
 8009c66:	4603      	mov	r3, r0
 8009c68:	2b00      	cmp	r3, #0
 8009c6a:	d002      	beq.n	8009c72 <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 8009c6c:	4b16      	ldr	r3, [pc, #88]	; (8009cc8 <xTaskResumeAll+0x130>)
 8009c6e:	2201      	movs	r2, #1
 8009c70:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8009c72:	687b      	ldr	r3, [r7, #4]
 8009c74:	3b01      	subs	r3, #1
 8009c76:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8009c78:	687b      	ldr	r3, [r7, #4]
 8009c7a:	2b00      	cmp	r3, #0
 8009c7c:	d1f1      	bne.n	8009c62 <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 8009c7e:	4b13      	ldr	r3, [pc, #76]	; (8009ccc <xTaskResumeAll+0x134>)
 8009c80:	2200      	movs	r2, #0
 8009c82:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8009c84:	4b10      	ldr	r3, [pc, #64]	; (8009cc8 <xTaskResumeAll+0x130>)
 8009c86:	681b      	ldr	r3, [r3, #0]
 8009c88:	2b00      	cmp	r3, #0
 8009c8a:	d009      	beq.n	8009ca0 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8009c8c:	2301      	movs	r3, #1
 8009c8e:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8009c90:	4b0f      	ldr	r3, [pc, #60]	; (8009cd0 <xTaskResumeAll+0x138>)
 8009c92:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8009c96:	601a      	str	r2, [r3, #0]
 8009c98:	f3bf 8f4f 	dsb	sy
 8009c9c:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8009ca0:	f001 f8d8 	bl	800ae54 <vPortExitCritical>

	return xAlreadyYielded;
 8009ca4:	68bb      	ldr	r3, [r7, #8]
}
 8009ca6:	4618      	mov	r0, r3
 8009ca8:	3710      	adds	r7, #16
 8009caa:	46bd      	mov	sp, r7
 8009cac:	bd80      	pop	{r7, pc}
 8009cae:	bf00      	nop
 8009cb0:	20000dbc 	.word	0x20000dbc
 8009cb4:	20000d94 	.word	0x20000d94
 8009cb8:	20000d54 	.word	0x20000d54
 8009cbc:	20000d9c 	.word	0x20000d9c
 8009cc0:	200008c4 	.word	0x200008c4
 8009cc4:	200008c0 	.word	0x200008c0
 8009cc8:	20000da8 	.word	0x20000da8
 8009ccc:	20000da4 	.word	0x20000da4
 8009cd0:	e000ed04 	.word	0xe000ed04

08009cd4 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8009cd4:	b480      	push	{r7}
 8009cd6:	b083      	sub	sp, #12
 8009cd8:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8009cda:	4b05      	ldr	r3, [pc, #20]	; (8009cf0 <xTaskGetTickCount+0x1c>)
 8009cdc:	681b      	ldr	r3, [r3, #0]
 8009cde:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8009ce0:	687b      	ldr	r3, [r7, #4]
}
 8009ce2:	4618      	mov	r0, r3
 8009ce4:	370c      	adds	r7, #12
 8009ce6:	46bd      	mov	sp, r7
 8009ce8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cec:	4770      	bx	lr
 8009cee:	bf00      	nop
 8009cf0:	20000d98 	.word	0x20000d98

08009cf4 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8009cf4:	b580      	push	{r7, lr}
 8009cf6:	b086      	sub	sp, #24
 8009cf8:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8009cfa:	2300      	movs	r3, #0
 8009cfc:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009cfe:	4b4f      	ldr	r3, [pc, #316]	; (8009e3c <xTaskIncrementTick+0x148>)
 8009d00:	681b      	ldr	r3, [r3, #0]
 8009d02:	2b00      	cmp	r3, #0
 8009d04:	f040 808f 	bne.w	8009e26 <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8009d08:	4b4d      	ldr	r3, [pc, #308]	; (8009e40 <xTaskIncrementTick+0x14c>)
 8009d0a:	681b      	ldr	r3, [r3, #0]
 8009d0c:	3301      	adds	r3, #1
 8009d0e:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8009d10:	4a4b      	ldr	r2, [pc, #300]	; (8009e40 <xTaskIncrementTick+0x14c>)
 8009d12:	693b      	ldr	r3, [r7, #16]
 8009d14:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8009d16:	693b      	ldr	r3, [r7, #16]
 8009d18:	2b00      	cmp	r3, #0
 8009d1a:	d120      	bne.n	8009d5e <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 8009d1c:	4b49      	ldr	r3, [pc, #292]	; (8009e44 <xTaskIncrementTick+0x150>)
 8009d1e:	681b      	ldr	r3, [r3, #0]
 8009d20:	681b      	ldr	r3, [r3, #0]
 8009d22:	2b00      	cmp	r3, #0
 8009d24:	d00a      	beq.n	8009d3c <xTaskIncrementTick+0x48>
	__asm volatile
 8009d26:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009d2a:	f383 8811 	msr	BASEPRI, r3
 8009d2e:	f3bf 8f6f 	isb	sy
 8009d32:	f3bf 8f4f 	dsb	sy
 8009d36:	603b      	str	r3, [r7, #0]
}
 8009d38:	bf00      	nop
 8009d3a:	e7fe      	b.n	8009d3a <xTaskIncrementTick+0x46>
 8009d3c:	4b41      	ldr	r3, [pc, #260]	; (8009e44 <xTaskIncrementTick+0x150>)
 8009d3e:	681b      	ldr	r3, [r3, #0]
 8009d40:	60fb      	str	r3, [r7, #12]
 8009d42:	4b41      	ldr	r3, [pc, #260]	; (8009e48 <xTaskIncrementTick+0x154>)
 8009d44:	681b      	ldr	r3, [r3, #0]
 8009d46:	4a3f      	ldr	r2, [pc, #252]	; (8009e44 <xTaskIncrementTick+0x150>)
 8009d48:	6013      	str	r3, [r2, #0]
 8009d4a:	4a3f      	ldr	r2, [pc, #252]	; (8009e48 <xTaskIncrementTick+0x154>)
 8009d4c:	68fb      	ldr	r3, [r7, #12]
 8009d4e:	6013      	str	r3, [r2, #0]
 8009d50:	4b3e      	ldr	r3, [pc, #248]	; (8009e4c <xTaskIncrementTick+0x158>)
 8009d52:	681b      	ldr	r3, [r3, #0]
 8009d54:	3301      	adds	r3, #1
 8009d56:	4a3d      	ldr	r2, [pc, #244]	; (8009e4c <xTaskIncrementTick+0x158>)
 8009d58:	6013      	str	r3, [r2, #0]
 8009d5a:	f000 fad1 	bl	800a300 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8009d5e:	4b3c      	ldr	r3, [pc, #240]	; (8009e50 <xTaskIncrementTick+0x15c>)
 8009d60:	681b      	ldr	r3, [r3, #0]
 8009d62:	693a      	ldr	r2, [r7, #16]
 8009d64:	429a      	cmp	r2, r3
 8009d66:	d349      	bcc.n	8009dfc <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8009d68:	4b36      	ldr	r3, [pc, #216]	; (8009e44 <xTaskIncrementTick+0x150>)
 8009d6a:	681b      	ldr	r3, [r3, #0]
 8009d6c:	681b      	ldr	r3, [r3, #0]
 8009d6e:	2b00      	cmp	r3, #0
 8009d70:	d104      	bne.n	8009d7c <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009d72:	4b37      	ldr	r3, [pc, #220]	; (8009e50 <xTaskIncrementTick+0x15c>)
 8009d74:	f04f 32ff 	mov.w	r2, #4294967295
 8009d78:	601a      	str	r2, [r3, #0]
					break;
 8009d7a:	e03f      	b.n	8009dfc <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009d7c:	4b31      	ldr	r3, [pc, #196]	; (8009e44 <xTaskIncrementTick+0x150>)
 8009d7e:	681b      	ldr	r3, [r3, #0]
 8009d80:	68db      	ldr	r3, [r3, #12]
 8009d82:	68db      	ldr	r3, [r3, #12]
 8009d84:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8009d86:	68bb      	ldr	r3, [r7, #8]
 8009d88:	685b      	ldr	r3, [r3, #4]
 8009d8a:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8009d8c:	693a      	ldr	r2, [r7, #16]
 8009d8e:	687b      	ldr	r3, [r7, #4]
 8009d90:	429a      	cmp	r2, r3
 8009d92:	d203      	bcs.n	8009d9c <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8009d94:	4a2e      	ldr	r2, [pc, #184]	; (8009e50 <xTaskIncrementTick+0x15c>)
 8009d96:	687b      	ldr	r3, [r7, #4]
 8009d98:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8009d9a:	e02f      	b.n	8009dfc <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8009d9c:	68bb      	ldr	r3, [r7, #8]
 8009d9e:	3304      	adds	r3, #4
 8009da0:	4618      	mov	r0, r3
 8009da2:	f7fe ffcd 	bl	8008d40 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8009da6:	68bb      	ldr	r3, [r7, #8]
 8009da8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009daa:	2b00      	cmp	r3, #0
 8009dac:	d004      	beq.n	8009db8 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8009dae:	68bb      	ldr	r3, [r7, #8]
 8009db0:	3318      	adds	r3, #24
 8009db2:	4618      	mov	r0, r3
 8009db4:	f7fe ffc4 	bl	8008d40 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8009db8:	68bb      	ldr	r3, [r7, #8]
 8009dba:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009dbc:	4b25      	ldr	r3, [pc, #148]	; (8009e54 <xTaskIncrementTick+0x160>)
 8009dbe:	681b      	ldr	r3, [r3, #0]
 8009dc0:	429a      	cmp	r2, r3
 8009dc2:	d903      	bls.n	8009dcc <xTaskIncrementTick+0xd8>
 8009dc4:	68bb      	ldr	r3, [r7, #8]
 8009dc6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009dc8:	4a22      	ldr	r2, [pc, #136]	; (8009e54 <xTaskIncrementTick+0x160>)
 8009dca:	6013      	str	r3, [r2, #0]
 8009dcc:	68bb      	ldr	r3, [r7, #8]
 8009dce:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009dd0:	4613      	mov	r3, r2
 8009dd2:	009b      	lsls	r3, r3, #2
 8009dd4:	4413      	add	r3, r2
 8009dd6:	009b      	lsls	r3, r3, #2
 8009dd8:	4a1f      	ldr	r2, [pc, #124]	; (8009e58 <xTaskIncrementTick+0x164>)
 8009dda:	441a      	add	r2, r3
 8009ddc:	68bb      	ldr	r3, [r7, #8]
 8009dde:	3304      	adds	r3, #4
 8009de0:	4619      	mov	r1, r3
 8009de2:	4610      	mov	r0, r2
 8009de4:	f7fe ff4f 	bl	8008c86 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8009de8:	68bb      	ldr	r3, [r7, #8]
 8009dea:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009dec:	4b1b      	ldr	r3, [pc, #108]	; (8009e5c <xTaskIncrementTick+0x168>)
 8009dee:	681b      	ldr	r3, [r3, #0]
 8009df0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009df2:	429a      	cmp	r2, r3
 8009df4:	d3b8      	bcc.n	8009d68 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 8009df6:	2301      	movs	r3, #1
 8009df8:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8009dfa:	e7b5      	b.n	8009d68 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8009dfc:	4b17      	ldr	r3, [pc, #92]	; (8009e5c <xTaskIncrementTick+0x168>)
 8009dfe:	681b      	ldr	r3, [r3, #0]
 8009e00:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009e02:	4915      	ldr	r1, [pc, #84]	; (8009e58 <xTaskIncrementTick+0x164>)
 8009e04:	4613      	mov	r3, r2
 8009e06:	009b      	lsls	r3, r3, #2
 8009e08:	4413      	add	r3, r2
 8009e0a:	009b      	lsls	r3, r3, #2
 8009e0c:	440b      	add	r3, r1
 8009e0e:	681b      	ldr	r3, [r3, #0]
 8009e10:	2b01      	cmp	r3, #1
 8009e12:	d901      	bls.n	8009e18 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 8009e14:	2301      	movs	r3, #1
 8009e16:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8009e18:	4b11      	ldr	r3, [pc, #68]	; (8009e60 <xTaskIncrementTick+0x16c>)
 8009e1a:	681b      	ldr	r3, [r3, #0]
 8009e1c:	2b00      	cmp	r3, #0
 8009e1e:	d007      	beq.n	8009e30 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 8009e20:	2301      	movs	r3, #1
 8009e22:	617b      	str	r3, [r7, #20]
 8009e24:	e004      	b.n	8009e30 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8009e26:	4b0f      	ldr	r3, [pc, #60]	; (8009e64 <xTaskIncrementTick+0x170>)
 8009e28:	681b      	ldr	r3, [r3, #0]
 8009e2a:	3301      	adds	r3, #1
 8009e2c:	4a0d      	ldr	r2, [pc, #52]	; (8009e64 <xTaskIncrementTick+0x170>)
 8009e2e:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8009e30:	697b      	ldr	r3, [r7, #20]
}
 8009e32:	4618      	mov	r0, r3
 8009e34:	3718      	adds	r7, #24
 8009e36:	46bd      	mov	sp, r7
 8009e38:	bd80      	pop	{r7, pc}
 8009e3a:	bf00      	nop
 8009e3c:	20000dbc 	.word	0x20000dbc
 8009e40:	20000d98 	.word	0x20000d98
 8009e44:	20000d4c 	.word	0x20000d4c
 8009e48:	20000d50 	.word	0x20000d50
 8009e4c:	20000dac 	.word	0x20000dac
 8009e50:	20000db4 	.word	0x20000db4
 8009e54:	20000d9c 	.word	0x20000d9c
 8009e58:	200008c4 	.word	0x200008c4
 8009e5c:	200008c0 	.word	0x200008c0
 8009e60:	20000da8 	.word	0x20000da8
 8009e64:	20000da4 	.word	0x20000da4

08009e68 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8009e68:	b480      	push	{r7}
 8009e6a:	b085      	sub	sp, #20
 8009e6c:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8009e6e:	4b28      	ldr	r3, [pc, #160]	; (8009f10 <vTaskSwitchContext+0xa8>)
 8009e70:	681b      	ldr	r3, [r3, #0]
 8009e72:	2b00      	cmp	r3, #0
 8009e74:	d003      	beq.n	8009e7e <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8009e76:	4b27      	ldr	r3, [pc, #156]	; (8009f14 <vTaskSwitchContext+0xac>)
 8009e78:	2201      	movs	r2, #1
 8009e7a:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8009e7c:	e041      	b.n	8009f02 <vTaskSwitchContext+0x9a>
		xYieldPending = pdFALSE;
 8009e7e:	4b25      	ldr	r3, [pc, #148]	; (8009f14 <vTaskSwitchContext+0xac>)
 8009e80:	2200      	movs	r2, #0
 8009e82:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009e84:	4b24      	ldr	r3, [pc, #144]	; (8009f18 <vTaskSwitchContext+0xb0>)
 8009e86:	681b      	ldr	r3, [r3, #0]
 8009e88:	60fb      	str	r3, [r7, #12]
 8009e8a:	e010      	b.n	8009eae <vTaskSwitchContext+0x46>
 8009e8c:	68fb      	ldr	r3, [r7, #12]
 8009e8e:	2b00      	cmp	r3, #0
 8009e90:	d10a      	bne.n	8009ea8 <vTaskSwitchContext+0x40>
	__asm volatile
 8009e92:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009e96:	f383 8811 	msr	BASEPRI, r3
 8009e9a:	f3bf 8f6f 	isb	sy
 8009e9e:	f3bf 8f4f 	dsb	sy
 8009ea2:	607b      	str	r3, [r7, #4]
}
 8009ea4:	bf00      	nop
 8009ea6:	e7fe      	b.n	8009ea6 <vTaskSwitchContext+0x3e>
 8009ea8:	68fb      	ldr	r3, [r7, #12]
 8009eaa:	3b01      	subs	r3, #1
 8009eac:	60fb      	str	r3, [r7, #12]
 8009eae:	491b      	ldr	r1, [pc, #108]	; (8009f1c <vTaskSwitchContext+0xb4>)
 8009eb0:	68fa      	ldr	r2, [r7, #12]
 8009eb2:	4613      	mov	r3, r2
 8009eb4:	009b      	lsls	r3, r3, #2
 8009eb6:	4413      	add	r3, r2
 8009eb8:	009b      	lsls	r3, r3, #2
 8009eba:	440b      	add	r3, r1
 8009ebc:	681b      	ldr	r3, [r3, #0]
 8009ebe:	2b00      	cmp	r3, #0
 8009ec0:	d0e4      	beq.n	8009e8c <vTaskSwitchContext+0x24>
 8009ec2:	68fa      	ldr	r2, [r7, #12]
 8009ec4:	4613      	mov	r3, r2
 8009ec6:	009b      	lsls	r3, r3, #2
 8009ec8:	4413      	add	r3, r2
 8009eca:	009b      	lsls	r3, r3, #2
 8009ecc:	4a13      	ldr	r2, [pc, #76]	; (8009f1c <vTaskSwitchContext+0xb4>)
 8009ece:	4413      	add	r3, r2
 8009ed0:	60bb      	str	r3, [r7, #8]
 8009ed2:	68bb      	ldr	r3, [r7, #8]
 8009ed4:	685b      	ldr	r3, [r3, #4]
 8009ed6:	685a      	ldr	r2, [r3, #4]
 8009ed8:	68bb      	ldr	r3, [r7, #8]
 8009eda:	605a      	str	r2, [r3, #4]
 8009edc:	68bb      	ldr	r3, [r7, #8]
 8009ede:	685a      	ldr	r2, [r3, #4]
 8009ee0:	68bb      	ldr	r3, [r7, #8]
 8009ee2:	3308      	adds	r3, #8
 8009ee4:	429a      	cmp	r2, r3
 8009ee6:	d104      	bne.n	8009ef2 <vTaskSwitchContext+0x8a>
 8009ee8:	68bb      	ldr	r3, [r7, #8]
 8009eea:	685b      	ldr	r3, [r3, #4]
 8009eec:	685a      	ldr	r2, [r3, #4]
 8009eee:	68bb      	ldr	r3, [r7, #8]
 8009ef0:	605a      	str	r2, [r3, #4]
 8009ef2:	68bb      	ldr	r3, [r7, #8]
 8009ef4:	685b      	ldr	r3, [r3, #4]
 8009ef6:	68db      	ldr	r3, [r3, #12]
 8009ef8:	4a09      	ldr	r2, [pc, #36]	; (8009f20 <vTaskSwitchContext+0xb8>)
 8009efa:	6013      	str	r3, [r2, #0]
 8009efc:	4a06      	ldr	r2, [pc, #24]	; (8009f18 <vTaskSwitchContext+0xb0>)
 8009efe:	68fb      	ldr	r3, [r7, #12]
 8009f00:	6013      	str	r3, [r2, #0]
}
 8009f02:	bf00      	nop
 8009f04:	3714      	adds	r7, #20
 8009f06:	46bd      	mov	sp, r7
 8009f08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f0c:	4770      	bx	lr
 8009f0e:	bf00      	nop
 8009f10:	20000dbc 	.word	0x20000dbc
 8009f14:	20000da8 	.word	0x20000da8
 8009f18:	20000d9c 	.word	0x20000d9c
 8009f1c:	200008c4 	.word	0x200008c4
 8009f20:	200008c0 	.word	0x200008c0

08009f24 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8009f24:	b580      	push	{r7, lr}
 8009f26:	b084      	sub	sp, #16
 8009f28:	af00      	add	r7, sp, #0
 8009f2a:	6078      	str	r0, [r7, #4]
 8009f2c:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8009f2e:	687b      	ldr	r3, [r7, #4]
 8009f30:	2b00      	cmp	r3, #0
 8009f32:	d10a      	bne.n	8009f4a <vTaskPlaceOnEventList+0x26>
	__asm volatile
 8009f34:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009f38:	f383 8811 	msr	BASEPRI, r3
 8009f3c:	f3bf 8f6f 	isb	sy
 8009f40:	f3bf 8f4f 	dsb	sy
 8009f44:	60fb      	str	r3, [r7, #12]
}
 8009f46:	bf00      	nop
 8009f48:	e7fe      	b.n	8009f48 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8009f4a:	4b07      	ldr	r3, [pc, #28]	; (8009f68 <vTaskPlaceOnEventList+0x44>)
 8009f4c:	681b      	ldr	r3, [r3, #0]
 8009f4e:	3318      	adds	r3, #24
 8009f50:	4619      	mov	r1, r3
 8009f52:	6878      	ldr	r0, [r7, #4]
 8009f54:	f7fe febb 	bl	8008cce <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8009f58:	2101      	movs	r1, #1
 8009f5a:	6838      	ldr	r0, [r7, #0]
 8009f5c:	f000 fa7c 	bl	800a458 <prvAddCurrentTaskToDelayedList>
}
 8009f60:	bf00      	nop
 8009f62:	3710      	adds	r7, #16
 8009f64:	46bd      	mov	sp, r7
 8009f66:	bd80      	pop	{r7, pc}
 8009f68:	200008c0 	.word	0x200008c0

08009f6c <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8009f6c:	b580      	push	{r7, lr}
 8009f6e:	b086      	sub	sp, #24
 8009f70:	af00      	add	r7, sp, #0
 8009f72:	60f8      	str	r0, [r7, #12]
 8009f74:	60b9      	str	r1, [r7, #8]
 8009f76:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8009f78:	68fb      	ldr	r3, [r7, #12]
 8009f7a:	2b00      	cmp	r3, #0
 8009f7c:	d10a      	bne.n	8009f94 <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 8009f7e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009f82:	f383 8811 	msr	BASEPRI, r3
 8009f86:	f3bf 8f6f 	isb	sy
 8009f8a:	f3bf 8f4f 	dsb	sy
 8009f8e:	617b      	str	r3, [r7, #20]
}
 8009f90:	bf00      	nop
 8009f92:	e7fe      	b.n	8009f92 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8009f94:	4b0a      	ldr	r3, [pc, #40]	; (8009fc0 <vTaskPlaceOnEventListRestricted+0x54>)
 8009f96:	681b      	ldr	r3, [r3, #0]
 8009f98:	3318      	adds	r3, #24
 8009f9a:	4619      	mov	r1, r3
 8009f9c:	68f8      	ldr	r0, [r7, #12]
 8009f9e:	f7fe fe72 	bl	8008c86 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8009fa2:	687b      	ldr	r3, [r7, #4]
 8009fa4:	2b00      	cmp	r3, #0
 8009fa6:	d002      	beq.n	8009fae <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 8009fa8:	f04f 33ff 	mov.w	r3, #4294967295
 8009fac:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8009fae:	6879      	ldr	r1, [r7, #4]
 8009fb0:	68b8      	ldr	r0, [r7, #8]
 8009fb2:	f000 fa51 	bl	800a458 <prvAddCurrentTaskToDelayedList>
	}
 8009fb6:	bf00      	nop
 8009fb8:	3718      	adds	r7, #24
 8009fba:	46bd      	mov	sp, r7
 8009fbc:	bd80      	pop	{r7, pc}
 8009fbe:	bf00      	nop
 8009fc0:	200008c0 	.word	0x200008c0

08009fc4 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8009fc4:	b580      	push	{r7, lr}
 8009fc6:	b086      	sub	sp, #24
 8009fc8:	af00      	add	r7, sp, #0
 8009fca:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009fcc:	687b      	ldr	r3, [r7, #4]
 8009fce:	68db      	ldr	r3, [r3, #12]
 8009fd0:	68db      	ldr	r3, [r3, #12]
 8009fd2:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8009fd4:	693b      	ldr	r3, [r7, #16]
 8009fd6:	2b00      	cmp	r3, #0
 8009fd8:	d10a      	bne.n	8009ff0 <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 8009fda:	f04f 0350 	mov.w	r3, #80	; 0x50
 8009fde:	f383 8811 	msr	BASEPRI, r3
 8009fe2:	f3bf 8f6f 	isb	sy
 8009fe6:	f3bf 8f4f 	dsb	sy
 8009fea:	60fb      	str	r3, [r7, #12]
}
 8009fec:	bf00      	nop
 8009fee:	e7fe      	b.n	8009fee <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8009ff0:	693b      	ldr	r3, [r7, #16]
 8009ff2:	3318      	adds	r3, #24
 8009ff4:	4618      	mov	r0, r3
 8009ff6:	f7fe fea3 	bl	8008d40 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009ffa:	4b1e      	ldr	r3, [pc, #120]	; (800a074 <xTaskRemoveFromEventList+0xb0>)
 8009ffc:	681b      	ldr	r3, [r3, #0]
 8009ffe:	2b00      	cmp	r3, #0
 800a000:	d11d      	bne.n	800a03e <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 800a002:	693b      	ldr	r3, [r7, #16]
 800a004:	3304      	adds	r3, #4
 800a006:	4618      	mov	r0, r3
 800a008:	f7fe fe9a 	bl	8008d40 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 800a00c:	693b      	ldr	r3, [r7, #16]
 800a00e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a010:	4b19      	ldr	r3, [pc, #100]	; (800a078 <xTaskRemoveFromEventList+0xb4>)
 800a012:	681b      	ldr	r3, [r3, #0]
 800a014:	429a      	cmp	r2, r3
 800a016:	d903      	bls.n	800a020 <xTaskRemoveFromEventList+0x5c>
 800a018:	693b      	ldr	r3, [r7, #16]
 800a01a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a01c:	4a16      	ldr	r2, [pc, #88]	; (800a078 <xTaskRemoveFromEventList+0xb4>)
 800a01e:	6013      	str	r3, [r2, #0]
 800a020:	693b      	ldr	r3, [r7, #16]
 800a022:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a024:	4613      	mov	r3, r2
 800a026:	009b      	lsls	r3, r3, #2
 800a028:	4413      	add	r3, r2
 800a02a:	009b      	lsls	r3, r3, #2
 800a02c:	4a13      	ldr	r2, [pc, #76]	; (800a07c <xTaskRemoveFromEventList+0xb8>)
 800a02e:	441a      	add	r2, r3
 800a030:	693b      	ldr	r3, [r7, #16]
 800a032:	3304      	adds	r3, #4
 800a034:	4619      	mov	r1, r3
 800a036:	4610      	mov	r0, r2
 800a038:	f7fe fe25 	bl	8008c86 <vListInsertEnd>
 800a03c:	e005      	b.n	800a04a <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 800a03e:	693b      	ldr	r3, [r7, #16]
 800a040:	3318      	adds	r3, #24
 800a042:	4619      	mov	r1, r3
 800a044:	480e      	ldr	r0, [pc, #56]	; (800a080 <xTaskRemoveFromEventList+0xbc>)
 800a046:	f7fe fe1e 	bl	8008c86 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 800a04a:	693b      	ldr	r3, [r7, #16]
 800a04c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a04e:	4b0d      	ldr	r3, [pc, #52]	; (800a084 <xTaskRemoveFromEventList+0xc0>)
 800a050:	681b      	ldr	r3, [r3, #0]
 800a052:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a054:	429a      	cmp	r2, r3
 800a056:	d905      	bls.n	800a064 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800a058:	2301      	movs	r3, #1
 800a05a:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800a05c:	4b0a      	ldr	r3, [pc, #40]	; (800a088 <xTaskRemoveFromEventList+0xc4>)
 800a05e:	2201      	movs	r2, #1
 800a060:	601a      	str	r2, [r3, #0]
 800a062:	e001      	b.n	800a068 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 800a064:	2300      	movs	r3, #0
 800a066:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800a068:	697b      	ldr	r3, [r7, #20]
}
 800a06a:	4618      	mov	r0, r3
 800a06c:	3718      	adds	r7, #24
 800a06e:	46bd      	mov	sp, r7
 800a070:	bd80      	pop	{r7, pc}
 800a072:	bf00      	nop
 800a074:	20000dbc 	.word	0x20000dbc
 800a078:	20000d9c 	.word	0x20000d9c
 800a07c:	200008c4 	.word	0x200008c4
 800a080:	20000d54 	.word	0x20000d54
 800a084:	200008c0 	.word	0x200008c0
 800a088:	20000da8 	.word	0x20000da8

0800a08c <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 800a08c:	b480      	push	{r7}
 800a08e:	b083      	sub	sp, #12
 800a090:	af00      	add	r7, sp, #0
 800a092:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 800a094:	4b06      	ldr	r3, [pc, #24]	; (800a0b0 <vTaskInternalSetTimeOutState+0x24>)
 800a096:	681a      	ldr	r2, [r3, #0]
 800a098:	687b      	ldr	r3, [r7, #4]
 800a09a:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 800a09c:	4b05      	ldr	r3, [pc, #20]	; (800a0b4 <vTaskInternalSetTimeOutState+0x28>)
 800a09e:	681a      	ldr	r2, [r3, #0]
 800a0a0:	687b      	ldr	r3, [r7, #4]
 800a0a2:	605a      	str	r2, [r3, #4]
}
 800a0a4:	bf00      	nop
 800a0a6:	370c      	adds	r7, #12
 800a0a8:	46bd      	mov	sp, r7
 800a0aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0ae:	4770      	bx	lr
 800a0b0:	20000dac 	.word	0x20000dac
 800a0b4:	20000d98 	.word	0x20000d98

0800a0b8 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 800a0b8:	b580      	push	{r7, lr}
 800a0ba:	b088      	sub	sp, #32
 800a0bc:	af00      	add	r7, sp, #0
 800a0be:	6078      	str	r0, [r7, #4]
 800a0c0:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800a0c2:	687b      	ldr	r3, [r7, #4]
 800a0c4:	2b00      	cmp	r3, #0
 800a0c6:	d10a      	bne.n	800a0de <xTaskCheckForTimeOut+0x26>
	__asm volatile
 800a0c8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a0cc:	f383 8811 	msr	BASEPRI, r3
 800a0d0:	f3bf 8f6f 	isb	sy
 800a0d4:	f3bf 8f4f 	dsb	sy
 800a0d8:	613b      	str	r3, [r7, #16]
}
 800a0da:	bf00      	nop
 800a0dc:	e7fe      	b.n	800a0dc <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 800a0de:	683b      	ldr	r3, [r7, #0]
 800a0e0:	2b00      	cmp	r3, #0
 800a0e2:	d10a      	bne.n	800a0fa <xTaskCheckForTimeOut+0x42>
	__asm volatile
 800a0e4:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a0e8:	f383 8811 	msr	BASEPRI, r3
 800a0ec:	f3bf 8f6f 	isb	sy
 800a0f0:	f3bf 8f4f 	dsb	sy
 800a0f4:	60fb      	str	r3, [r7, #12]
}
 800a0f6:	bf00      	nop
 800a0f8:	e7fe      	b.n	800a0f8 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 800a0fa:	f000 fe7b 	bl	800adf4 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 800a0fe:	4b1d      	ldr	r3, [pc, #116]	; (800a174 <xTaskCheckForTimeOut+0xbc>)
 800a100:	681b      	ldr	r3, [r3, #0]
 800a102:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800a104:	687b      	ldr	r3, [r7, #4]
 800a106:	685b      	ldr	r3, [r3, #4]
 800a108:	69ba      	ldr	r2, [r7, #24]
 800a10a:	1ad3      	subs	r3, r2, r3
 800a10c:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 800a10e:	683b      	ldr	r3, [r7, #0]
 800a110:	681b      	ldr	r3, [r3, #0]
 800a112:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a116:	d102      	bne.n	800a11e <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 800a118:	2300      	movs	r3, #0
 800a11a:	61fb      	str	r3, [r7, #28]
 800a11c:	e023      	b.n	800a166 <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 800a11e:	687b      	ldr	r3, [r7, #4]
 800a120:	681a      	ldr	r2, [r3, #0]
 800a122:	4b15      	ldr	r3, [pc, #84]	; (800a178 <xTaskCheckForTimeOut+0xc0>)
 800a124:	681b      	ldr	r3, [r3, #0]
 800a126:	429a      	cmp	r2, r3
 800a128:	d007      	beq.n	800a13a <xTaskCheckForTimeOut+0x82>
 800a12a:	687b      	ldr	r3, [r7, #4]
 800a12c:	685b      	ldr	r3, [r3, #4]
 800a12e:	69ba      	ldr	r2, [r7, #24]
 800a130:	429a      	cmp	r2, r3
 800a132:	d302      	bcc.n	800a13a <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800a134:	2301      	movs	r3, #1
 800a136:	61fb      	str	r3, [r7, #28]
 800a138:	e015      	b.n	800a166 <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 800a13a:	683b      	ldr	r3, [r7, #0]
 800a13c:	681b      	ldr	r3, [r3, #0]
 800a13e:	697a      	ldr	r2, [r7, #20]
 800a140:	429a      	cmp	r2, r3
 800a142:	d20b      	bcs.n	800a15c <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800a144:	683b      	ldr	r3, [r7, #0]
 800a146:	681a      	ldr	r2, [r3, #0]
 800a148:	697b      	ldr	r3, [r7, #20]
 800a14a:	1ad2      	subs	r2, r2, r3
 800a14c:	683b      	ldr	r3, [r7, #0]
 800a14e:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 800a150:	6878      	ldr	r0, [r7, #4]
 800a152:	f7ff ff9b 	bl	800a08c <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800a156:	2300      	movs	r3, #0
 800a158:	61fb      	str	r3, [r7, #28]
 800a15a:	e004      	b.n	800a166 <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 800a15c:	683b      	ldr	r3, [r7, #0]
 800a15e:	2200      	movs	r2, #0
 800a160:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800a162:	2301      	movs	r3, #1
 800a164:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800a166:	f000 fe75 	bl	800ae54 <vPortExitCritical>

	return xReturn;
 800a16a:	69fb      	ldr	r3, [r7, #28]
}
 800a16c:	4618      	mov	r0, r3
 800a16e:	3720      	adds	r7, #32
 800a170:	46bd      	mov	sp, r7
 800a172:	bd80      	pop	{r7, pc}
 800a174:	20000d98 	.word	0x20000d98
 800a178:	20000dac 	.word	0x20000dac

0800a17c <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 800a17c:	b480      	push	{r7}
 800a17e:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 800a180:	4b03      	ldr	r3, [pc, #12]	; (800a190 <vTaskMissedYield+0x14>)
 800a182:	2201      	movs	r2, #1
 800a184:	601a      	str	r2, [r3, #0]
}
 800a186:	bf00      	nop
 800a188:	46bd      	mov	sp, r7
 800a18a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a18e:	4770      	bx	lr
 800a190:	20000da8 	.word	0x20000da8

0800a194 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800a194:	b580      	push	{r7, lr}
 800a196:	b082      	sub	sp, #8
 800a198:	af00      	add	r7, sp, #0
 800a19a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 800a19c:	f000 f852 	bl	800a244 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800a1a0:	4b06      	ldr	r3, [pc, #24]	; (800a1bc <prvIdleTask+0x28>)
 800a1a2:	681b      	ldr	r3, [r3, #0]
 800a1a4:	2b01      	cmp	r3, #1
 800a1a6:	d9f9      	bls.n	800a19c <prvIdleTask+0x8>
			{
				taskYIELD();
 800a1a8:	4b05      	ldr	r3, [pc, #20]	; (800a1c0 <prvIdleTask+0x2c>)
 800a1aa:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a1ae:	601a      	str	r2, [r3, #0]
 800a1b0:	f3bf 8f4f 	dsb	sy
 800a1b4:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 800a1b8:	e7f0      	b.n	800a19c <prvIdleTask+0x8>
 800a1ba:	bf00      	nop
 800a1bc:	200008c4 	.word	0x200008c4
 800a1c0:	e000ed04 	.word	0xe000ed04

0800a1c4 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800a1c4:	b580      	push	{r7, lr}
 800a1c6:	b082      	sub	sp, #8
 800a1c8:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800a1ca:	2300      	movs	r3, #0
 800a1cc:	607b      	str	r3, [r7, #4]
 800a1ce:	e00c      	b.n	800a1ea <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 800a1d0:	687a      	ldr	r2, [r7, #4]
 800a1d2:	4613      	mov	r3, r2
 800a1d4:	009b      	lsls	r3, r3, #2
 800a1d6:	4413      	add	r3, r2
 800a1d8:	009b      	lsls	r3, r3, #2
 800a1da:	4a12      	ldr	r2, [pc, #72]	; (800a224 <prvInitialiseTaskLists+0x60>)
 800a1dc:	4413      	add	r3, r2
 800a1de:	4618      	mov	r0, r3
 800a1e0:	f7fe fd24 	bl	8008c2c <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800a1e4:	687b      	ldr	r3, [r7, #4]
 800a1e6:	3301      	adds	r3, #1
 800a1e8:	607b      	str	r3, [r7, #4]
 800a1ea:	687b      	ldr	r3, [r7, #4]
 800a1ec:	2b37      	cmp	r3, #55	; 0x37
 800a1ee:	d9ef      	bls.n	800a1d0 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 800a1f0:	480d      	ldr	r0, [pc, #52]	; (800a228 <prvInitialiseTaskLists+0x64>)
 800a1f2:	f7fe fd1b 	bl	8008c2c <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800a1f6:	480d      	ldr	r0, [pc, #52]	; (800a22c <prvInitialiseTaskLists+0x68>)
 800a1f8:	f7fe fd18 	bl	8008c2c <vListInitialise>
	vListInitialise( &xPendingReadyList );
 800a1fc:	480c      	ldr	r0, [pc, #48]	; (800a230 <prvInitialiseTaskLists+0x6c>)
 800a1fe:	f7fe fd15 	bl	8008c2c <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800a202:	480c      	ldr	r0, [pc, #48]	; (800a234 <prvInitialiseTaskLists+0x70>)
 800a204:	f7fe fd12 	bl	8008c2c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 800a208:	480b      	ldr	r0, [pc, #44]	; (800a238 <prvInitialiseTaskLists+0x74>)
 800a20a:	f7fe fd0f 	bl	8008c2c <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 800a20e:	4b0b      	ldr	r3, [pc, #44]	; (800a23c <prvInitialiseTaskLists+0x78>)
 800a210:	4a05      	ldr	r2, [pc, #20]	; (800a228 <prvInitialiseTaskLists+0x64>)
 800a212:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800a214:	4b0a      	ldr	r3, [pc, #40]	; (800a240 <prvInitialiseTaskLists+0x7c>)
 800a216:	4a05      	ldr	r2, [pc, #20]	; (800a22c <prvInitialiseTaskLists+0x68>)
 800a218:	601a      	str	r2, [r3, #0]
}
 800a21a:	bf00      	nop
 800a21c:	3708      	adds	r7, #8
 800a21e:	46bd      	mov	sp, r7
 800a220:	bd80      	pop	{r7, pc}
 800a222:	bf00      	nop
 800a224:	200008c4 	.word	0x200008c4
 800a228:	20000d24 	.word	0x20000d24
 800a22c:	20000d38 	.word	0x20000d38
 800a230:	20000d54 	.word	0x20000d54
 800a234:	20000d68 	.word	0x20000d68
 800a238:	20000d80 	.word	0x20000d80
 800a23c:	20000d4c 	.word	0x20000d4c
 800a240:	20000d50 	.word	0x20000d50

0800a244 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800a244:	b580      	push	{r7, lr}
 800a246:	b082      	sub	sp, #8
 800a248:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800a24a:	e019      	b.n	800a280 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 800a24c:	f000 fdd2 	bl	800adf4 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a250:	4b10      	ldr	r3, [pc, #64]	; (800a294 <prvCheckTasksWaitingTermination+0x50>)
 800a252:	68db      	ldr	r3, [r3, #12]
 800a254:	68db      	ldr	r3, [r3, #12]
 800a256:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800a258:	687b      	ldr	r3, [r7, #4]
 800a25a:	3304      	adds	r3, #4
 800a25c:	4618      	mov	r0, r3
 800a25e:	f7fe fd6f 	bl	8008d40 <uxListRemove>
				--uxCurrentNumberOfTasks;
 800a262:	4b0d      	ldr	r3, [pc, #52]	; (800a298 <prvCheckTasksWaitingTermination+0x54>)
 800a264:	681b      	ldr	r3, [r3, #0]
 800a266:	3b01      	subs	r3, #1
 800a268:	4a0b      	ldr	r2, [pc, #44]	; (800a298 <prvCheckTasksWaitingTermination+0x54>)
 800a26a:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 800a26c:	4b0b      	ldr	r3, [pc, #44]	; (800a29c <prvCheckTasksWaitingTermination+0x58>)
 800a26e:	681b      	ldr	r3, [r3, #0]
 800a270:	3b01      	subs	r3, #1
 800a272:	4a0a      	ldr	r2, [pc, #40]	; (800a29c <prvCheckTasksWaitingTermination+0x58>)
 800a274:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800a276:	f000 fded 	bl	800ae54 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 800a27a:	6878      	ldr	r0, [r7, #4]
 800a27c:	f000 f810 	bl	800a2a0 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 800a280:	4b06      	ldr	r3, [pc, #24]	; (800a29c <prvCheckTasksWaitingTermination+0x58>)
 800a282:	681b      	ldr	r3, [r3, #0]
 800a284:	2b00      	cmp	r3, #0
 800a286:	d1e1      	bne.n	800a24c <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 800a288:	bf00      	nop
 800a28a:	bf00      	nop
 800a28c:	3708      	adds	r7, #8
 800a28e:	46bd      	mov	sp, r7
 800a290:	bd80      	pop	{r7, pc}
 800a292:	bf00      	nop
 800a294:	20000d68 	.word	0x20000d68
 800a298:	20000d94 	.word	0x20000d94
 800a29c:	20000d7c 	.word	0x20000d7c

0800a2a0 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800a2a0:	b580      	push	{r7, lr}
 800a2a2:	b084      	sub	sp, #16
 800a2a4:	af00      	add	r7, sp, #0
 800a2a6:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 800a2a8:	687b      	ldr	r3, [r7, #4]
 800a2aa:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 800a2ae:	2b00      	cmp	r3, #0
 800a2b0:	d108      	bne.n	800a2c4 <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 800a2b2:	687b      	ldr	r3, [r7, #4]
 800a2b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a2b6:	4618      	mov	r0, r3
 800a2b8:	f000 ff4c 	bl	800b154 <vPortFree>
				vPortFree( pxTCB );
 800a2bc:	6878      	ldr	r0, [r7, #4]
 800a2be:	f000 ff49 	bl	800b154 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 800a2c2:	e018      	b.n	800a2f6 <prvDeleteTCB+0x56>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 800a2c4:	687b      	ldr	r3, [r7, #4]
 800a2c6:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 800a2ca:	2b01      	cmp	r3, #1
 800a2cc:	d103      	bne.n	800a2d6 <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 800a2ce:	6878      	ldr	r0, [r7, #4]
 800a2d0:	f000 ff40 	bl	800b154 <vPortFree>
	}
 800a2d4:	e00f      	b.n	800a2f6 <prvDeleteTCB+0x56>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 800a2d6:	687b      	ldr	r3, [r7, #4]
 800a2d8:	f893 3059 	ldrb.w	r3, [r3, #89]	; 0x59
 800a2dc:	2b02      	cmp	r3, #2
 800a2de:	d00a      	beq.n	800a2f6 <prvDeleteTCB+0x56>
	__asm volatile
 800a2e0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a2e4:	f383 8811 	msr	BASEPRI, r3
 800a2e8:	f3bf 8f6f 	isb	sy
 800a2ec:	f3bf 8f4f 	dsb	sy
 800a2f0:	60fb      	str	r3, [r7, #12]
}
 800a2f2:	bf00      	nop
 800a2f4:	e7fe      	b.n	800a2f4 <prvDeleteTCB+0x54>
	}
 800a2f6:	bf00      	nop
 800a2f8:	3710      	adds	r7, #16
 800a2fa:	46bd      	mov	sp, r7
 800a2fc:	bd80      	pop	{r7, pc}
	...

0800a300 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800a300:	b480      	push	{r7}
 800a302:	b083      	sub	sp, #12
 800a304:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800a306:	4b0c      	ldr	r3, [pc, #48]	; (800a338 <prvResetNextTaskUnblockTime+0x38>)
 800a308:	681b      	ldr	r3, [r3, #0]
 800a30a:	681b      	ldr	r3, [r3, #0]
 800a30c:	2b00      	cmp	r3, #0
 800a30e:	d104      	bne.n	800a31a <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 800a310:	4b0a      	ldr	r3, [pc, #40]	; (800a33c <prvResetNextTaskUnblockTime+0x3c>)
 800a312:	f04f 32ff 	mov.w	r2, #4294967295
 800a316:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800a318:	e008      	b.n	800a32c <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a31a:	4b07      	ldr	r3, [pc, #28]	; (800a338 <prvResetNextTaskUnblockTime+0x38>)
 800a31c:	681b      	ldr	r3, [r3, #0]
 800a31e:	68db      	ldr	r3, [r3, #12]
 800a320:	68db      	ldr	r3, [r3, #12]
 800a322:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 800a324:	687b      	ldr	r3, [r7, #4]
 800a326:	685b      	ldr	r3, [r3, #4]
 800a328:	4a04      	ldr	r2, [pc, #16]	; (800a33c <prvResetNextTaskUnblockTime+0x3c>)
 800a32a:	6013      	str	r3, [r2, #0]
}
 800a32c:	bf00      	nop
 800a32e:	370c      	adds	r7, #12
 800a330:	46bd      	mov	sp, r7
 800a332:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a336:	4770      	bx	lr
 800a338:	20000d4c 	.word	0x20000d4c
 800a33c:	20000db4 	.word	0x20000db4

0800a340 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 800a340:	b480      	push	{r7}
 800a342:	b083      	sub	sp, #12
 800a344:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800a346:	4b0b      	ldr	r3, [pc, #44]	; (800a374 <xTaskGetSchedulerState+0x34>)
 800a348:	681b      	ldr	r3, [r3, #0]
 800a34a:	2b00      	cmp	r3, #0
 800a34c:	d102      	bne.n	800a354 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 800a34e:	2301      	movs	r3, #1
 800a350:	607b      	str	r3, [r7, #4]
 800a352:	e008      	b.n	800a366 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800a354:	4b08      	ldr	r3, [pc, #32]	; (800a378 <xTaskGetSchedulerState+0x38>)
 800a356:	681b      	ldr	r3, [r3, #0]
 800a358:	2b00      	cmp	r3, #0
 800a35a:	d102      	bne.n	800a362 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 800a35c:	2302      	movs	r3, #2
 800a35e:	607b      	str	r3, [r7, #4]
 800a360:	e001      	b.n	800a366 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 800a362:	2300      	movs	r3, #0
 800a364:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800a366:	687b      	ldr	r3, [r7, #4]
	}
 800a368:	4618      	mov	r0, r3
 800a36a:	370c      	adds	r7, #12
 800a36c:	46bd      	mov	sp, r7
 800a36e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a372:	4770      	bx	lr
 800a374:	20000da0 	.word	0x20000da0
 800a378:	20000dbc 	.word	0x20000dbc

0800a37c <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 800a37c:	b580      	push	{r7, lr}
 800a37e:	b086      	sub	sp, #24
 800a380:	af00      	add	r7, sp, #0
 800a382:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 800a384:	687b      	ldr	r3, [r7, #4]
 800a386:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800a388:	2300      	movs	r3, #0
 800a38a:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800a38c:	687b      	ldr	r3, [r7, #4]
 800a38e:	2b00      	cmp	r3, #0
 800a390:	d056      	beq.n	800a440 <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 800a392:	4b2e      	ldr	r3, [pc, #184]	; (800a44c <xTaskPriorityDisinherit+0xd0>)
 800a394:	681b      	ldr	r3, [r3, #0]
 800a396:	693a      	ldr	r2, [r7, #16]
 800a398:	429a      	cmp	r2, r3
 800a39a:	d00a      	beq.n	800a3b2 <xTaskPriorityDisinherit+0x36>
	__asm volatile
 800a39c:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a3a0:	f383 8811 	msr	BASEPRI, r3
 800a3a4:	f3bf 8f6f 	isb	sy
 800a3a8:	f3bf 8f4f 	dsb	sy
 800a3ac:	60fb      	str	r3, [r7, #12]
}
 800a3ae:	bf00      	nop
 800a3b0:	e7fe      	b.n	800a3b0 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 800a3b2:	693b      	ldr	r3, [r7, #16]
 800a3b4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800a3b6:	2b00      	cmp	r3, #0
 800a3b8:	d10a      	bne.n	800a3d0 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 800a3ba:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a3be:	f383 8811 	msr	BASEPRI, r3
 800a3c2:	f3bf 8f6f 	isb	sy
 800a3c6:	f3bf 8f4f 	dsb	sy
 800a3ca:	60bb      	str	r3, [r7, #8]
}
 800a3cc:	bf00      	nop
 800a3ce:	e7fe      	b.n	800a3ce <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 800a3d0:	693b      	ldr	r3, [r7, #16]
 800a3d2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800a3d4:	1e5a      	subs	r2, r3, #1
 800a3d6:	693b      	ldr	r3, [r7, #16]
 800a3d8:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800a3da:	693b      	ldr	r3, [r7, #16]
 800a3dc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a3de:	693b      	ldr	r3, [r7, #16]
 800a3e0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800a3e2:	429a      	cmp	r2, r3
 800a3e4:	d02c      	beq.n	800a440 <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800a3e6:	693b      	ldr	r3, [r7, #16]
 800a3e8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800a3ea:	2b00      	cmp	r3, #0
 800a3ec:	d128      	bne.n	800a440 <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800a3ee:	693b      	ldr	r3, [r7, #16]
 800a3f0:	3304      	adds	r3, #4
 800a3f2:	4618      	mov	r0, r3
 800a3f4:	f7fe fca4 	bl	8008d40 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800a3f8:	693b      	ldr	r3, [r7, #16]
 800a3fa:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800a3fc:	693b      	ldr	r3, [r7, #16]
 800a3fe:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a400:	693b      	ldr	r3, [r7, #16]
 800a402:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a404:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 800a408:	693b      	ldr	r3, [r7, #16]
 800a40a:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800a40c:	693b      	ldr	r3, [r7, #16]
 800a40e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a410:	4b0f      	ldr	r3, [pc, #60]	; (800a450 <xTaskPriorityDisinherit+0xd4>)
 800a412:	681b      	ldr	r3, [r3, #0]
 800a414:	429a      	cmp	r2, r3
 800a416:	d903      	bls.n	800a420 <xTaskPriorityDisinherit+0xa4>
 800a418:	693b      	ldr	r3, [r7, #16]
 800a41a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a41c:	4a0c      	ldr	r2, [pc, #48]	; (800a450 <xTaskPriorityDisinherit+0xd4>)
 800a41e:	6013      	str	r3, [r2, #0]
 800a420:	693b      	ldr	r3, [r7, #16]
 800a422:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800a424:	4613      	mov	r3, r2
 800a426:	009b      	lsls	r3, r3, #2
 800a428:	4413      	add	r3, r2
 800a42a:	009b      	lsls	r3, r3, #2
 800a42c:	4a09      	ldr	r2, [pc, #36]	; (800a454 <xTaskPriorityDisinherit+0xd8>)
 800a42e:	441a      	add	r2, r3
 800a430:	693b      	ldr	r3, [r7, #16]
 800a432:	3304      	adds	r3, #4
 800a434:	4619      	mov	r1, r3
 800a436:	4610      	mov	r0, r2
 800a438:	f7fe fc25 	bl	8008c86 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800a43c:	2301      	movs	r3, #1
 800a43e:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800a440:	697b      	ldr	r3, [r7, #20]
	}
 800a442:	4618      	mov	r0, r3
 800a444:	3718      	adds	r7, #24
 800a446:	46bd      	mov	sp, r7
 800a448:	bd80      	pop	{r7, pc}
 800a44a:	bf00      	nop
 800a44c:	200008c0 	.word	0x200008c0
 800a450:	20000d9c 	.word	0x20000d9c
 800a454:	200008c4 	.word	0x200008c4

0800a458 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800a458:	b580      	push	{r7, lr}
 800a45a:	b084      	sub	sp, #16
 800a45c:	af00      	add	r7, sp, #0
 800a45e:	6078      	str	r0, [r7, #4]
 800a460:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800a462:	4b21      	ldr	r3, [pc, #132]	; (800a4e8 <prvAddCurrentTaskToDelayedList+0x90>)
 800a464:	681b      	ldr	r3, [r3, #0]
 800a466:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800a468:	4b20      	ldr	r3, [pc, #128]	; (800a4ec <prvAddCurrentTaskToDelayedList+0x94>)
 800a46a:	681b      	ldr	r3, [r3, #0]
 800a46c:	3304      	adds	r3, #4
 800a46e:	4618      	mov	r0, r3
 800a470:	f7fe fc66 	bl	8008d40 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800a474:	687b      	ldr	r3, [r7, #4]
 800a476:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a47a:	d10a      	bne.n	800a492 <prvAddCurrentTaskToDelayedList+0x3a>
 800a47c:	683b      	ldr	r3, [r7, #0]
 800a47e:	2b00      	cmp	r3, #0
 800a480:	d007      	beq.n	800a492 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800a482:	4b1a      	ldr	r3, [pc, #104]	; (800a4ec <prvAddCurrentTaskToDelayedList+0x94>)
 800a484:	681b      	ldr	r3, [r3, #0]
 800a486:	3304      	adds	r3, #4
 800a488:	4619      	mov	r1, r3
 800a48a:	4819      	ldr	r0, [pc, #100]	; (800a4f0 <prvAddCurrentTaskToDelayedList+0x98>)
 800a48c:	f7fe fbfb 	bl	8008c86 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800a490:	e026      	b.n	800a4e0 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800a492:	68fa      	ldr	r2, [r7, #12]
 800a494:	687b      	ldr	r3, [r7, #4]
 800a496:	4413      	add	r3, r2
 800a498:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800a49a:	4b14      	ldr	r3, [pc, #80]	; (800a4ec <prvAddCurrentTaskToDelayedList+0x94>)
 800a49c:	681b      	ldr	r3, [r3, #0]
 800a49e:	68ba      	ldr	r2, [r7, #8]
 800a4a0:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800a4a2:	68ba      	ldr	r2, [r7, #8]
 800a4a4:	68fb      	ldr	r3, [r7, #12]
 800a4a6:	429a      	cmp	r2, r3
 800a4a8:	d209      	bcs.n	800a4be <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800a4aa:	4b12      	ldr	r3, [pc, #72]	; (800a4f4 <prvAddCurrentTaskToDelayedList+0x9c>)
 800a4ac:	681a      	ldr	r2, [r3, #0]
 800a4ae:	4b0f      	ldr	r3, [pc, #60]	; (800a4ec <prvAddCurrentTaskToDelayedList+0x94>)
 800a4b0:	681b      	ldr	r3, [r3, #0]
 800a4b2:	3304      	adds	r3, #4
 800a4b4:	4619      	mov	r1, r3
 800a4b6:	4610      	mov	r0, r2
 800a4b8:	f7fe fc09 	bl	8008cce <vListInsert>
}
 800a4bc:	e010      	b.n	800a4e0 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800a4be:	4b0e      	ldr	r3, [pc, #56]	; (800a4f8 <prvAddCurrentTaskToDelayedList+0xa0>)
 800a4c0:	681a      	ldr	r2, [r3, #0]
 800a4c2:	4b0a      	ldr	r3, [pc, #40]	; (800a4ec <prvAddCurrentTaskToDelayedList+0x94>)
 800a4c4:	681b      	ldr	r3, [r3, #0]
 800a4c6:	3304      	adds	r3, #4
 800a4c8:	4619      	mov	r1, r3
 800a4ca:	4610      	mov	r0, r2
 800a4cc:	f7fe fbff 	bl	8008cce <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800a4d0:	4b0a      	ldr	r3, [pc, #40]	; (800a4fc <prvAddCurrentTaskToDelayedList+0xa4>)
 800a4d2:	681b      	ldr	r3, [r3, #0]
 800a4d4:	68ba      	ldr	r2, [r7, #8]
 800a4d6:	429a      	cmp	r2, r3
 800a4d8:	d202      	bcs.n	800a4e0 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800a4da:	4a08      	ldr	r2, [pc, #32]	; (800a4fc <prvAddCurrentTaskToDelayedList+0xa4>)
 800a4dc:	68bb      	ldr	r3, [r7, #8]
 800a4de:	6013      	str	r3, [r2, #0]
}
 800a4e0:	bf00      	nop
 800a4e2:	3710      	adds	r7, #16
 800a4e4:	46bd      	mov	sp, r7
 800a4e6:	bd80      	pop	{r7, pc}
 800a4e8:	20000d98 	.word	0x20000d98
 800a4ec:	200008c0 	.word	0x200008c0
 800a4f0:	20000d80 	.word	0x20000d80
 800a4f4:	20000d50 	.word	0x20000d50
 800a4f8:	20000d4c 	.word	0x20000d4c
 800a4fc:	20000db4 	.word	0x20000db4

0800a500 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800a500:	b580      	push	{r7, lr}
 800a502:	b08a      	sub	sp, #40	; 0x28
 800a504:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800a506:	2300      	movs	r3, #0
 800a508:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800a50a:	f000 fb07 	bl	800ab1c <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800a50e:	4b1c      	ldr	r3, [pc, #112]	; (800a580 <xTimerCreateTimerTask+0x80>)
 800a510:	681b      	ldr	r3, [r3, #0]
 800a512:	2b00      	cmp	r3, #0
 800a514:	d021      	beq.n	800a55a <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800a516:	2300      	movs	r3, #0
 800a518:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800a51a:	2300      	movs	r3, #0
 800a51c:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800a51e:	1d3a      	adds	r2, r7, #4
 800a520:	f107 0108 	add.w	r1, r7, #8
 800a524:	f107 030c 	add.w	r3, r7, #12
 800a528:	4618      	mov	r0, r3
 800a52a:	f7fe fb65 	bl	8008bf8 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800a52e:	6879      	ldr	r1, [r7, #4]
 800a530:	68bb      	ldr	r3, [r7, #8]
 800a532:	68fa      	ldr	r2, [r7, #12]
 800a534:	9202      	str	r2, [sp, #8]
 800a536:	9301      	str	r3, [sp, #4]
 800a538:	2302      	movs	r3, #2
 800a53a:	9300      	str	r3, [sp, #0]
 800a53c:	2300      	movs	r3, #0
 800a53e:	460a      	mov	r2, r1
 800a540:	4910      	ldr	r1, [pc, #64]	; (800a584 <xTimerCreateTimerTask+0x84>)
 800a542:	4811      	ldr	r0, [pc, #68]	; (800a588 <xTimerCreateTimerTask+0x88>)
 800a544:	f7ff f912 	bl	800976c <xTaskCreateStatic>
 800a548:	4603      	mov	r3, r0
 800a54a:	4a10      	ldr	r2, [pc, #64]	; (800a58c <xTimerCreateTimerTask+0x8c>)
 800a54c:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800a54e:	4b0f      	ldr	r3, [pc, #60]	; (800a58c <xTimerCreateTimerTask+0x8c>)
 800a550:	681b      	ldr	r3, [r3, #0]
 800a552:	2b00      	cmp	r3, #0
 800a554:	d001      	beq.n	800a55a <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800a556:	2301      	movs	r3, #1
 800a558:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800a55a:	697b      	ldr	r3, [r7, #20]
 800a55c:	2b00      	cmp	r3, #0
 800a55e:	d10a      	bne.n	800a576 <xTimerCreateTimerTask+0x76>
	__asm volatile
 800a560:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a564:	f383 8811 	msr	BASEPRI, r3
 800a568:	f3bf 8f6f 	isb	sy
 800a56c:	f3bf 8f4f 	dsb	sy
 800a570:	613b      	str	r3, [r7, #16]
}
 800a572:	bf00      	nop
 800a574:	e7fe      	b.n	800a574 <xTimerCreateTimerTask+0x74>
	return xReturn;
 800a576:	697b      	ldr	r3, [r7, #20]
}
 800a578:	4618      	mov	r0, r3
 800a57a:	3718      	adds	r7, #24
 800a57c:	46bd      	mov	sp, r7
 800a57e:	bd80      	pop	{r7, pc}
 800a580:	20000df0 	.word	0x20000df0
 800a584:	0800e098 	.word	0x0800e098
 800a588:	0800a6c5 	.word	0x0800a6c5
 800a58c:	20000df4 	.word	0x20000df4

0800a590 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800a590:	b580      	push	{r7, lr}
 800a592:	b08a      	sub	sp, #40	; 0x28
 800a594:	af00      	add	r7, sp, #0
 800a596:	60f8      	str	r0, [r7, #12]
 800a598:	60b9      	str	r1, [r7, #8]
 800a59a:	607a      	str	r2, [r7, #4]
 800a59c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800a59e:	2300      	movs	r3, #0
 800a5a0:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800a5a2:	68fb      	ldr	r3, [r7, #12]
 800a5a4:	2b00      	cmp	r3, #0
 800a5a6:	d10a      	bne.n	800a5be <xTimerGenericCommand+0x2e>
	__asm volatile
 800a5a8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a5ac:	f383 8811 	msr	BASEPRI, r3
 800a5b0:	f3bf 8f6f 	isb	sy
 800a5b4:	f3bf 8f4f 	dsb	sy
 800a5b8:	623b      	str	r3, [r7, #32]
}
 800a5ba:	bf00      	nop
 800a5bc:	e7fe      	b.n	800a5bc <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800a5be:	4b1a      	ldr	r3, [pc, #104]	; (800a628 <xTimerGenericCommand+0x98>)
 800a5c0:	681b      	ldr	r3, [r3, #0]
 800a5c2:	2b00      	cmp	r3, #0
 800a5c4:	d02a      	beq.n	800a61c <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800a5c6:	68bb      	ldr	r3, [r7, #8]
 800a5c8:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800a5ca:	687b      	ldr	r3, [r7, #4]
 800a5cc:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800a5ce:	68fb      	ldr	r3, [r7, #12]
 800a5d0:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800a5d2:	68bb      	ldr	r3, [r7, #8]
 800a5d4:	2b05      	cmp	r3, #5
 800a5d6:	dc18      	bgt.n	800a60a <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800a5d8:	f7ff feb2 	bl	800a340 <xTaskGetSchedulerState>
 800a5dc:	4603      	mov	r3, r0
 800a5de:	2b02      	cmp	r3, #2
 800a5e0:	d109      	bne.n	800a5f6 <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800a5e2:	4b11      	ldr	r3, [pc, #68]	; (800a628 <xTimerGenericCommand+0x98>)
 800a5e4:	6818      	ldr	r0, [r3, #0]
 800a5e6:	f107 0110 	add.w	r1, r7, #16
 800a5ea:	2300      	movs	r3, #0
 800a5ec:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800a5ee:	f7fe fcd5 	bl	8008f9c <xQueueGenericSend>
 800a5f2:	6278      	str	r0, [r7, #36]	; 0x24
 800a5f4:	e012      	b.n	800a61c <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800a5f6:	4b0c      	ldr	r3, [pc, #48]	; (800a628 <xTimerGenericCommand+0x98>)
 800a5f8:	6818      	ldr	r0, [r3, #0]
 800a5fa:	f107 0110 	add.w	r1, r7, #16
 800a5fe:	2300      	movs	r3, #0
 800a600:	2200      	movs	r2, #0
 800a602:	f7fe fccb 	bl	8008f9c <xQueueGenericSend>
 800a606:	6278      	str	r0, [r7, #36]	; 0x24
 800a608:	e008      	b.n	800a61c <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800a60a:	4b07      	ldr	r3, [pc, #28]	; (800a628 <xTimerGenericCommand+0x98>)
 800a60c:	6818      	ldr	r0, [r3, #0]
 800a60e:	f107 0110 	add.w	r1, r7, #16
 800a612:	2300      	movs	r3, #0
 800a614:	683a      	ldr	r2, [r7, #0]
 800a616:	f7fe fdbf 	bl	8009198 <xQueueGenericSendFromISR>
 800a61a:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800a61c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 800a61e:	4618      	mov	r0, r3
 800a620:	3728      	adds	r7, #40	; 0x28
 800a622:	46bd      	mov	sp, r7
 800a624:	bd80      	pop	{r7, pc}
 800a626:	bf00      	nop
 800a628:	20000df0 	.word	0x20000df0

0800a62c <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800a62c:	b580      	push	{r7, lr}
 800a62e:	b088      	sub	sp, #32
 800a630:	af02      	add	r7, sp, #8
 800a632:	6078      	str	r0, [r7, #4]
 800a634:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a636:	4b22      	ldr	r3, [pc, #136]	; (800a6c0 <prvProcessExpiredTimer+0x94>)
 800a638:	681b      	ldr	r3, [r3, #0]
 800a63a:	68db      	ldr	r3, [r3, #12]
 800a63c:	68db      	ldr	r3, [r3, #12]
 800a63e:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800a640:	697b      	ldr	r3, [r7, #20]
 800a642:	3304      	adds	r3, #4
 800a644:	4618      	mov	r0, r3
 800a646:	f7fe fb7b 	bl	8008d40 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800a64a:	697b      	ldr	r3, [r7, #20]
 800a64c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800a650:	f003 0304 	and.w	r3, r3, #4
 800a654:	2b00      	cmp	r3, #0
 800a656:	d022      	beq.n	800a69e <prvProcessExpiredTimer+0x72>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800a658:	697b      	ldr	r3, [r7, #20]
 800a65a:	699a      	ldr	r2, [r3, #24]
 800a65c:	687b      	ldr	r3, [r7, #4]
 800a65e:	18d1      	adds	r1, r2, r3
 800a660:	687b      	ldr	r3, [r7, #4]
 800a662:	683a      	ldr	r2, [r7, #0]
 800a664:	6978      	ldr	r0, [r7, #20]
 800a666:	f000 f8d1 	bl	800a80c <prvInsertTimerInActiveList>
 800a66a:	4603      	mov	r3, r0
 800a66c:	2b00      	cmp	r3, #0
 800a66e:	d01f      	beq.n	800a6b0 <prvProcessExpiredTimer+0x84>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800a670:	2300      	movs	r3, #0
 800a672:	9300      	str	r3, [sp, #0]
 800a674:	2300      	movs	r3, #0
 800a676:	687a      	ldr	r2, [r7, #4]
 800a678:	2100      	movs	r1, #0
 800a67a:	6978      	ldr	r0, [r7, #20]
 800a67c:	f7ff ff88 	bl	800a590 <xTimerGenericCommand>
 800a680:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800a682:	693b      	ldr	r3, [r7, #16]
 800a684:	2b00      	cmp	r3, #0
 800a686:	d113      	bne.n	800a6b0 <prvProcessExpiredTimer+0x84>
	__asm volatile
 800a688:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a68c:	f383 8811 	msr	BASEPRI, r3
 800a690:	f3bf 8f6f 	isb	sy
 800a694:	f3bf 8f4f 	dsb	sy
 800a698:	60fb      	str	r3, [r7, #12]
}
 800a69a:	bf00      	nop
 800a69c:	e7fe      	b.n	800a69c <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800a69e:	697b      	ldr	r3, [r7, #20]
 800a6a0:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800a6a4:	f023 0301 	bic.w	r3, r3, #1
 800a6a8:	b2da      	uxtb	r2, r3
 800a6aa:	697b      	ldr	r3, [r7, #20]
 800a6ac:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800a6b0:	697b      	ldr	r3, [r7, #20]
 800a6b2:	6a1b      	ldr	r3, [r3, #32]
 800a6b4:	6978      	ldr	r0, [r7, #20]
 800a6b6:	4798      	blx	r3
}
 800a6b8:	bf00      	nop
 800a6ba:	3718      	adds	r7, #24
 800a6bc:	46bd      	mov	sp, r7
 800a6be:	bd80      	pop	{r7, pc}
 800a6c0:	20000de8 	.word	0x20000de8

0800a6c4 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 800a6c4:	b580      	push	{r7, lr}
 800a6c6:	b084      	sub	sp, #16
 800a6c8:	af00      	add	r7, sp, #0
 800a6ca:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800a6cc:	f107 0308 	add.w	r3, r7, #8
 800a6d0:	4618      	mov	r0, r3
 800a6d2:	f000 f857 	bl	800a784 <prvGetNextExpireTime>
 800a6d6:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800a6d8:	68bb      	ldr	r3, [r7, #8]
 800a6da:	4619      	mov	r1, r3
 800a6dc:	68f8      	ldr	r0, [r7, #12]
 800a6de:	f000 f803 	bl	800a6e8 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800a6e2:	f000 f8d5 	bl	800a890 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800a6e6:	e7f1      	b.n	800a6cc <prvTimerTask+0x8>

0800a6e8 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800a6e8:	b580      	push	{r7, lr}
 800a6ea:	b084      	sub	sp, #16
 800a6ec:	af00      	add	r7, sp, #0
 800a6ee:	6078      	str	r0, [r7, #4]
 800a6f0:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800a6f2:	f7ff fa43 	bl	8009b7c <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800a6f6:	f107 0308 	add.w	r3, r7, #8
 800a6fa:	4618      	mov	r0, r3
 800a6fc:	f000 f866 	bl	800a7cc <prvSampleTimeNow>
 800a700:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800a702:	68bb      	ldr	r3, [r7, #8]
 800a704:	2b00      	cmp	r3, #0
 800a706:	d130      	bne.n	800a76a <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800a708:	683b      	ldr	r3, [r7, #0]
 800a70a:	2b00      	cmp	r3, #0
 800a70c:	d10a      	bne.n	800a724 <prvProcessTimerOrBlockTask+0x3c>
 800a70e:	687a      	ldr	r2, [r7, #4]
 800a710:	68fb      	ldr	r3, [r7, #12]
 800a712:	429a      	cmp	r2, r3
 800a714:	d806      	bhi.n	800a724 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800a716:	f7ff fa3f 	bl	8009b98 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800a71a:	68f9      	ldr	r1, [r7, #12]
 800a71c:	6878      	ldr	r0, [r7, #4]
 800a71e:	f7ff ff85 	bl	800a62c <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800a722:	e024      	b.n	800a76e <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800a724:	683b      	ldr	r3, [r7, #0]
 800a726:	2b00      	cmp	r3, #0
 800a728:	d008      	beq.n	800a73c <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800a72a:	4b13      	ldr	r3, [pc, #76]	; (800a778 <prvProcessTimerOrBlockTask+0x90>)
 800a72c:	681b      	ldr	r3, [r3, #0]
 800a72e:	681b      	ldr	r3, [r3, #0]
 800a730:	2b00      	cmp	r3, #0
 800a732:	d101      	bne.n	800a738 <prvProcessTimerOrBlockTask+0x50>
 800a734:	2301      	movs	r3, #1
 800a736:	e000      	b.n	800a73a <prvProcessTimerOrBlockTask+0x52>
 800a738:	2300      	movs	r3, #0
 800a73a:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800a73c:	4b0f      	ldr	r3, [pc, #60]	; (800a77c <prvProcessTimerOrBlockTask+0x94>)
 800a73e:	6818      	ldr	r0, [r3, #0]
 800a740:	687a      	ldr	r2, [r7, #4]
 800a742:	68fb      	ldr	r3, [r7, #12]
 800a744:	1ad3      	subs	r3, r2, r3
 800a746:	683a      	ldr	r2, [r7, #0]
 800a748:	4619      	mov	r1, r3
 800a74a:	f7fe ffdb 	bl	8009704 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800a74e:	f7ff fa23 	bl	8009b98 <xTaskResumeAll>
 800a752:	4603      	mov	r3, r0
 800a754:	2b00      	cmp	r3, #0
 800a756:	d10a      	bne.n	800a76e <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800a758:	4b09      	ldr	r3, [pc, #36]	; (800a780 <prvProcessTimerOrBlockTask+0x98>)
 800a75a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800a75e:	601a      	str	r2, [r3, #0]
 800a760:	f3bf 8f4f 	dsb	sy
 800a764:	f3bf 8f6f 	isb	sy
}
 800a768:	e001      	b.n	800a76e <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800a76a:	f7ff fa15 	bl	8009b98 <xTaskResumeAll>
}
 800a76e:	bf00      	nop
 800a770:	3710      	adds	r7, #16
 800a772:	46bd      	mov	sp, r7
 800a774:	bd80      	pop	{r7, pc}
 800a776:	bf00      	nop
 800a778:	20000dec 	.word	0x20000dec
 800a77c:	20000df0 	.word	0x20000df0
 800a780:	e000ed04 	.word	0xe000ed04

0800a784 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800a784:	b480      	push	{r7}
 800a786:	b085      	sub	sp, #20
 800a788:	af00      	add	r7, sp, #0
 800a78a:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800a78c:	4b0e      	ldr	r3, [pc, #56]	; (800a7c8 <prvGetNextExpireTime+0x44>)
 800a78e:	681b      	ldr	r3, [r3, #0]
 800a790:	681b      	ldr	r3, [r3, #0]
 800a792:	2b00      	cmp	r3, #0
 800a794:	d101      	bne.n	800a79a <prvGetNextExpireTime+0x16>
 800a796:	2201      	movs	r2, #1
 800a798:	e000      	b.n	800a79c <prvGetNextExpireTime+0x18>
 800a79a:	2200      	movs	r2, #0
 800a79c:	687b      	ldr	r3, [r7, #4]
 800a79e:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800a7a0:	687b      	ldr	r3, [r7, #4]
 800a7a2:	681b      	ldr	r3, [r3, #0]
 800a7a4:	2b00      	cmp	r3, #0
 800a7a6:	d105      	bne.n	800a7b4 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800a7a8:	4b07      	ldr	r3, [pc, #28]	; (800a7c8 <prvGetNextExpireTime+0x44>)
 800a7aa:	681b      	ldr	r3, [r3, #0]
 800a7ac:	68db      	ldr	r3, [r3, #12]
 800a7ae:	681b      	ldr	r3, [r3, #0]
 800a7b0:	60fb      	str	r3, [r7, #12]
 800a7b2:	e001      	b.n	800a7b8 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800a7b4:	2300      	movs	r3, #0
 800a7b6:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800a7b8:	68fb      	ldr	r3, [r7, #12]
}
 800a7ba:	4618      	mov	r0, r3
 800a7bc:	3714      	adds	r7, #20
 800a7be:	46bd      	mov	sp, r7
 800a7c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7c4:	4770      	bx	lr
 800a7c6:	bf00      	nop
 800a7c8:	20000de8 	.word	0x20000de8

0800a7cc <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800a7cc:	b580      	push	{r7, lr}
 800a7ce:	b084      	sub	sp, #16
 800a7d0:	af00      	add	r7, sp, #0
 800a7d2:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800a7d4:	f7ff fa7e 	bl	8009cd4 <xTaskGetTickCount>
 800a7d8:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800a7da:	4b0b      	ldr	r3, [pc, #44]	; (800a808 <prvSampleTimeNow+0x3c>)
 800a7dc:	681b      	ldr	r3, [r3, #0]
 800a7de:	68fa      	ldr	r2, [r7, #12]
 800a7e0:	429a      	cmp	r2, r3
 800a7e2:	d205      	bcs.n	800a7f0 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800a7e4:	f000 f936 	bl	800aa54 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800a7e8:	687b      	ldr	r3, [r7, #4]
 800a7ea:	2201      	movs	r2, #1
 800a7ec:	601a      	str	r2, [r3, #0]
 800a7ee:	e002      	b.n	800a7f6 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800a7f0:	687b      	ldr	r3, [r7, #4]
 800a7f2:	2200      	movs	r2, #0
 800a7f4:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800a7f6:	4a04      	ldr	r2, [pc, #16]	; (800a808 <prvSampleTimeNow+0x3c>)
 800a7f8:	68fb      	ldr	r3, [r7, #12]
 800a7fa:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800a7fc:	68fb      	ldr	r3, [r7, #12]
}
 800a7fe:	4618      	mov	r0, r3
 800a800:	3710      	adds	r7, #16
 800a802:	46bd      	mov	sp, r7
 800a804:	bd80      	pop	{r7, pc}
 800a806:	bf00      	nop
 800a808:	20000df8 	.word	0x20000df8

0800a80c <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800a80c:	b580      	push	{r7, lr}
 800a80e:	b086      	sub	sp, #24
 800a810:	af00      	add	r7, sp, #0
 800a812:	60f8      	str	r0, [r7, #12]
 800a814:	60b9      	str	r1, [r7, #8]
 800a816:	607a      	str	r2, [r7, #4]
 800a818:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800a81a:	2300      	movs	r3, #0
 800a81c:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800a81e:	68fb      	ldr	r3, [r7, #12]
 800a820:	68ba      	ldr	r2, [r7, #8]
 800a822:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800a824:	68fb      	ldr	r3, [r7, #12]
 800a826:	68fa      	ldr	r2, [r7, #12]
 800a828:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800a82a:	68ba      	ldr	r2, [r7, #8]
 800a82c:	687b      	ldr	r3, [r7, #4]
 800a82e:	429a      	cmp	r2, r3
 800a830:	d812      	bhi.n	800a858 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a832:	687a      	ldr	r2, [r7, #4]
 800a834:	683b      	ldr	r3, [r7, #0]
 800a836:	1ad2      	subs	r2, r2, r3
 800a838:	68fb      	ldr	r3, [r7, #12]
 800a83a:	699b      	ldr	r3, [r3, #24]
 800a83c:	429a      	cmp	r2, r3
 800a83e:	d302      	bcc.n	800a846 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800a840:	2301      	movs	r3, #1
 800a842:	617b      	str	r3, [r7, #20]
 800a844:	e01b      	b.n	800a87e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800a846:	4b10      	ldr	r3, [pc, #64]	; (800a888 <prvInsertTimerInActiveList+0x7c>)
 800a848:	681a      	ldr	r2, [r3, #0]
 800a84a:	68fb      	ldr	r3, [r7, #12]
 800a84c:	3304      	adds	r3, #4
 800a84e:	4619      	mov	r1, r3
 800a850:	4610      	mov	r0, r2
 800a852:	f7fe fa3c 	bl	8008cce <vListInsert>
 800a856:	e012      	b.n	800a87e <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800a858:	687a      	ldr	r2, [r7, #4]
 800a85a:	683b      	ldr	r3, [r7, #0]
 800a85c:	429a      	cmp	r2, r3
 800a85e:	d206      	bcs.n	800a86e <prvInsertTimerInActiveList+0x62>
 800a860:	68ba      	ldr	r2, [r7, #8]
 800a862:	683b      	ldr	r3, [r7, #0]
 800a864:	429a      	cmp	r2, r3
 800a866:	d302      	bcc.n	800a86e <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800a868:	2301      	movs	r3, #1
 800a86a:	617b      	str	r3, [r7, #20]
 800a86c:	e007      	b.n	800a87e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800a86e:	4b07      	ldr	r3, [pc, #28]	; (800a88c <prvInsertTimerInActiveList+0x80>)
 800a870:	681a      	ldr	r2, [r3, #0]
 800a872:	68fb      	ldr	r3, [r7, #12]
 800a874:	3304      	adds	r3, #4
 800a876:	4619      	mov	r1, r3
 800a878:	4610      	mov	r0, r2
 800a87a:	f7fe fa28 	bl	8008cce <vListInsert>
		}
	}

	return xProcessTimerNow;
 800a87e:	697b      	ldr	r3, [r7, #20]
}
 800a880:	4618      	mov	r0, r3
 800a882:	3718      	adds	r7, #24
 800a884:	46bd      	mov	sp, r7
 800a886:	bd80      	pop	{r7, pc}
 800a888:	20000dec 	.word	0x20000dec
 800a88c:	20000de8 	.word	0x20000de8

0800a890 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800a890:	b580      	push	{r7, lr}
 800a892:	b08e      	sub	sp, #56	; 0x38
 800a894:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800a896:	e0ca      	b.n	800aa2e <prvProcessReceivedCommands+0x19e>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800a898:	687b      	ldr	r3, [r7, #4]
 800a89a:	2b00      	cmp	r3, #0
 800a89c:	da18      	bge.n	800a8d0 <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800a89e:	1d3b      	adds	r3, r7, #4
 800a8a0:	3304      	adds	r3, #4
 800a8a2:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800a8a4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a8a6:	2b00      	cmp	r3, #0
 800a8a8:	d10a      	bne.n	800a8c0 <prvProcessReceivedCommands+0x30>
	__asm volatile
 800a8aa:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a8ae:	f383 8811 	msr	BASEPRI, r3
 800a8b2:	f3bf 8f6f 	isb	sy
 800a8b6:	f3bf 8f4f 	dsb	sy
 800a8ba:	61fb      	str	r3, [r7, #28]
}
 800a8bc:	bf00      	nop
 800a8be:	e7fe      	b.n	800a8be <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800a8c0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a8c2:	681b      	ldr	r3, [r3, #0]
 800a8c4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800a8c6:	6850      	ldr	r0, [r2, #4]
 800a8c8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800a8ca:	6892      	ldr	r2, [r2, #8]
 800a8cc:	4611      	mov	r1, r2
 800a8ce:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800a8d0:	687b      	ldr	r3, [r7, #4]
 800a8d2:	2b00      	cmp	r3, #0
 800a8d4:	f2c0 80aa 	blt.w	800aa2c <prvProcessReceivedCommands+0x19c>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800a8d8:	68fb      	ldr	r3, [r7, #12]
 800a8da:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800a8dc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a8de:	695b      	ldr	r3, [r3, #20]
 800a8e0:	2b00      	cmp	r3, #0
 800a8e2:	d004      	beq.n	800a8ee <prvProcessReceivedCommands+0x5e>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800a8e4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a8e6:	3304      	adds	r3, #4
 800a8e8:	4618      	mov	r0, r3
 800a8ea:	f7fe fa29 	bl	8008d40 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800a8ee:	463b      	mov	r3, r7
 800a8f0:	4618      	mov	r0, r3
 800a8f2:	f7ff ff6b 	bl	800a7cc <prvSampleTimeNow>
 800a8f6:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 800a8f8:	687b      	ldr	r3, [r7, #4]
 800a8fa:	2b09      	cmp	r3, #9
 800a8fc:	f200 8097 	bhi.w	800aa2e <prvProcessReceivedCommands+0x19e>
 800a900:	a201      	add	r2, pc, #4	; (adr r2, 800a908 <prvProcessReceivedCommands+0x78>)
 800a902:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a906:	bf00      	nop
 800a908:	0800a931 	.word	0x0800a931
 800a90c:	0800a931 	.word	0x0800a931
 800a910:	0800a931 	.word	0x0800a931
 800a914:	0800a9a5 	.word	0x0800a9a5
 800a918:	0800a9b9 	.word	0x0800a9b9
 800a91c:	0800aa03 	.word	0x0800aa03
 800a920:	0800a931 	.word	0x0800a931
 800a924:	0800a931 	.word	0x0800a931
 800a928:	0800a9a5 	.word	0x0800a9a5
 800a92c:	0800a9b9 	.word	0x0800a9b9
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800a930:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a932:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800a936:	f043 0301 	orr.w	r3, r3, #1
 800a93a:	b2da      	uxtb	r2, r3
 800a93c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a93e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800a942:	68ba      	ldr	r2, [r7, #8]
 800a944:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a946:	699b      	ldr	r3, [r3, #24]
 800a948:	18d1      	adds	r1, r2, r3
 800a94a:	68bb      	ldr	r3, [r7, #8]
 800a94c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a94e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800a950:	f7ff ff5c 	bl	800a80c <prvInsertTimerInActiveList>
 800a954:	4603      	mov	r3, r0
 800a956:	2b00      	cmp	r3, #0
 800a958:	d069      	beq.n	800aa2e <prvProcessReceivedCommands+0x19e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800a95a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a95c:	6a1b      	ldr	r3, [r3, #32]
 800a95e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800a960:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800a962:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a964:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800a968:	f003 0304 	and.w	r3, r3, #4
 800a96c:	2b00      	cmp	r3, #0
 800a96e:	d05e      	beq.n	800aa2e <prvProcessReceivedCommands+0x19e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800a970:	68ba      	ldr	r2, [r7, #8]
 800a972:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a974:	699b      	ldr	r3, [r3, #24]
 800a976:	441a      	add	r2, r3
 800a978:	2300      	movs	r3, #0
 800a97a:	9300      	str	r3, [sp, #0]
 800a97c:	2300      	movs	r3, #0
 800a97e:	2100      	movs	r1, #0
 800a980:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800a982:	f7ff fe05 	bl	800a590 <xTimerGenericCommand>
 800a986:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 800a988:	6a3b      	ldr	r3, [r7, #32]
 800a98a:	2b00      	cmp	r3, #0
 800a98c:	d14f      	bne.n	800aa2e <prvProcessReceivedCommands+0x19e>
	__asm volatile
 800a98e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a992:	f383 8811 	msr	BASEPRI, r3
 800a996:	f3bf 8f6f 	isb	sy
 800a99a:	f3bf 8f4f 	dsb	sy
 800a99e:	61bb      	str	r3, [r7, #24]
}
 800a9a0:	bf00      	nop
 800a9a2:	e7fe      	b.n	800a9a2 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800a9a4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a9a6:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800a9aa:	f023 0301 	bic.w	r3, r3, #1
 800a9ae:	b2da      	uxtb	r2, r3
 800a9b0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a9b2:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 800a9b6:	e03a      	b.n	800aa2e <prvProcessReceivedCommands+0x19e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800a9b8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a9ba:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800a9be:	f043 0301 	orr.w	r3, r3, #1
 800a9c2:	b2da      	uxtb	r2, r3
 800a9c4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a9c6:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800a9ca:	68ba      	ldr	r2, [r7, #8]
 800a9cc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a9ce:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800a9d0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a9d2:	699b      	ldr	r3, [r3, #24]
 800a9d4:	2b00      	cmp	r3, #0
 800a9d6:	d10a      	bne.n	800a9ee <prvProcessReceivedCommands+0x15e>
	__asm volatile
 800a9d8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800a9dc:	f383 8811 	msr	BASEPRI, r3
 800a9e0:	f3bf 8f6f 	isb	sy
 800a9e4:	f3bf 8f4f 	dsb	sy
 800a9e8:	617b      	str	r3, [r7, #20]
}
 800a9ea:	bf00      	nop
 800a9ec:	e7fe      	b.n	800a9ec <prvProcessReceivedCommands+0x15c>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800a9ee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800a9f0:	699a      	ldr	r2, [r3, #24]
 800a9f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a9f4:	18d1      	adds	r1, r2, r3
 800a9f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800a9f8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800a9fa:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800a9fc:	f7ff ff06 	bl	800a80c <prvInsertTimerInActiveList>
					break;
 800aa00:	e015      	b.n	800aa2e <prvProcessReceivedCommands+0x19e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800aa02:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800aa04:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800aa08:	f003 0302 	and.w	r3, r3, #2
 800aa0c:	2b00      	cmp	r3, #0
 800aa0e:	d103      	bne.n	800aa18 <prvProcessReceivedCommands+0x188>
						{
							vPortFree( pxTimer );
 800aa10:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 800aa12:	f000 fb9f 	bl	800b154 <vPortFree>
 800aa16:	e00a      	b.n	800aa2e <prvProcessReceivedCommands+0x19e>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800aa18:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800aa1a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800aa1e:	f023 0301 	bic.w	r3, r3, #1
 800aa22:	b2da      	uxtb	r2, r3
 800aa24:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800aa26:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800aa2a:	e000      	b.n	800aa2e <prvProcessReceivedCommands+0x19e>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 800aa2c:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800aa2e:	4b08      	ldr	r3, [pc, #32]	; (800aa50 <prvProcessReceivedCommands+0x1c0>)
 800aa30:	681b      	ldr	r3, [r3, #0]
 800aa32:	1d39      	adds	r1, r7, #4
 800aa34:	2200      	movs	r2, #0
 800aa36:	4618      	mov	r0, r3
 800aa38:	f7fe fc4a 	bl	80092d0 <xQueueReceive>
 800aa3c:	4603      	mov	r3, r0
 800aa3e:	2b00      	cmp	r3, #0
 800aa40:	f47f af2a 	bne.w	800a898 <prvProcessReceivedCommands+0x8>
	}
}
 800aa44:	bf00      	nop
 800aa46:	bf00      	nop
 800aa48:	3730      	adds	r7, #48	; 0x30
 800aa4a:	46bd      	mov	sp, r7
 800aa4c:	bd80      	pop	{r7, pc}
 800aa4e:	bf00      	nop
 800aa50:	20000df0 	.word	0x20000df0

0800aa54 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800aa54:	b580      	push	{r7, lr}
 800aa56:	b088      	sub	sp, #32
 800aa58:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800aa5a:	e048      	b.n	800aaee <prvSwitchTimerLists+0x9a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800aa5c:	4b2d      	ldr	r3, [pc, #180]	; (800ab14 <prvSwitchTimerLists+0xc0>)
 800aa5e:	681b      	ldr	r3, [r3, #0]
 800aa60:	68db      	ldr	r3, [r3, #12]
 800aa62:	681b      	ldr	r3, [r3, #0]
 800aa64:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800aa66:	4b2b      	ldr	r3, [pc, #172]	; (800ab14 <prvSwitchTimerLists+0xc0>)
 800aa68:	681b      	ldr	r3, [r3, #0]
 800aa6a:	68db      	ldr	r3, [r3, #12]
 800aa6c:	68db      	ldr	r3, [r3, #12]
 800aa6e:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800aa70:	68fb      	ldr	r3, [r7, #12]
 800aa72:	3304      	adds	r3, #4
 800aa74:	4618      	mov	r0, r3
 800aa76:	f7fe f963 	bl	8008d40 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800aa7a:	68fb      	ldr	r3, [r7, #12]
 800aa7c:	6a1b      	ldr	r3, [r3, #32]
 800aa7e:	68f8      	ldr	r0, [r7, #12]
 800aa80:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800aa82:	68fb      	ldr	r3, [r7, #12]
 800aa84:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800aa88:	f003 0304 	and.w	r3, r3, #4
 800aa8c:	2b00      	cmp	r3, #0
 800aa8e:	d02e      	beq.n	800aaee <prvSwitchTimerLists+0x9a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800aa90:	68fb      	ldr	r3, [r7, #12]
 800aa92:	699b      	ldr	r3, [r3, #24]
 800aa94:	693a      	ldr	r2, [r7, #16]
 800aa96:	4413      	add	r3, r2
 800aa98:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800aa9a:	68ba      	ldr	r2, [r7, #8]
 800aa9c:	693b      	ldr	r3, [r7, #16]
 800aa9e:	429a      	cmp	r2, r3
 800aaa0:	d90e      	bls.n	800aac0 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800aaa2:	68fb      	ldr	r3, [r7, #12]
 800aaa4:	68ba      	ldr	r2, [r7, #8]
 800aaa6:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800aaa8:	68fb      	ldr	r3, [r7, #12]
 800aaaa:	68fa      	ldr	r2, [r7, #12]
 800aaac:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800aaae:	4b19      	ldr	r3, [pc, #100]	; (800ab14 <prvSwitchTimerLists+0xc0>)
 800aab0:	681a      	ldr	r2, [r3, #0]
 800aab2:	68fb      	ldr	r3, [r7, #12]
 800aab4:	3304      	adds	r3, #4
 800aab6:	4619      	mov	r1, r3
 800aab8:	4610      	mov	r0, r2
 800aaba:	f7fe f908 	bl	8008cce <vListInsert>
 800aabe:	e016      	b.n	800aaee <prvSwitchTimerLists+0x9a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800aac0:	2300      	movs	r3, #0
 800aac2:	9300      	str	r3, [sp, #0]
 800aac4:	2300      	movs	r3, #0
 800aac6:	693a      	ldr	r2, [r7, #16]
 800aac8:	2100      	movs	r1, #0
 800aaca:	68f8      	ldr	r0, [r7, #12]
 800aacc:	f7ff fd60 	bl	800a590 <xTimerGenericCommand>
 800aad0:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800aad2:	687b      	ldr	r3, [r7, #4]
 800aad4:	2b00      	cmp	r3, #0
 800aad6:	d10a      	bne.n	800aaee <prvSwitchTimerLists+0x9a>
	__asm volatile
 800aad8:	f04f 0350 	mov.w	r3, #80	; 0x50
 800aadc:	f383 8811 	msr	BASEPRI, r3
 800aae0:	f3bf 8f6f 	isb	sy
 800aae4:	f3bf 8f4f 	dsb	sy
 800aae8:	603b      	str	r3, [r7, #0]
}
 800aaea:	bf00      	nop
 800aaec:	e7fe      	b.n	800aaec <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800aaee:	4b09      	ldr	r3, [pc, #36]	; (800ab14 <prvSwitchTimerLists+0xc0>)
 800aaf0:	681b      	ldr	r3, [r3, #0]
 800aaf2:	681b      	ldr	r3, [r3, #0]
 800aaf4:	2b00      	cmp	r3, #0
 800aaf6:	d1b1      	bne.n	800aa5c <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800aaf8:	4b06      	ldr	r3, [pc, #24]	; (800ab14 <prvSwitchTimerLists+0xc0>)
 800aafa:	681b      	ldr	r3, [r3, #0]
 800aafc:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800aafe:	4b06      	ldr	r3, [pc, #24]	; (800ab18 <prvSwitchTimerLists+0xc4>)
 800ab00:	681b      	ldr	r3, [r3, #0]
 800ab02:	4a04      	ldr	r2, [pc, #16]	; (800ab14 <prvSwitchTimerLists+0xc0>)
 800ab04:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800ab06:	4a04      	ldr	r2, [pc, #16]	; (800ab18 <prvSwitchTimerLists+0xc4>)
 800ab08:	697b      	ldr	r3, [r7, #20]
 800ab0a:	6013      	str	r3, [r2, #0]
}
 800ab0c:	bf00      	nop
 800ab0e:	3718      	adds	r7, #24
 800ab10:	46bd      	mov	sp, r7
 800ab12:	bd80      	pop	{r7, pc}
 800ab14:	20000de8 	.word	0x20000de8
 800ab18:	20000dec 	.word	0x20000dec

0800ab1c <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800ab1c:	b580      	push	{r7, lr}
 800ab1e:	b082      	sub	sp, #8
 800ab20:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800ab22:	f000 f967 	bl	800adf4 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800ab26:	4b15      	ldr	r3, [pc, #84]	; (800ab7c <prvCheckForValidListAndQueue+0x60>)
 800ab28:	681b      	ldr	r3, [r3, #0]
 800ab2a:	2b00      	cmp	r3, #0
 800ab2c:	d120      	bne.n	800ab70 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800ab2e:	4814      	ldr	r0, [pc, #80]	; (800ab80 <prvCheckForValidListAndQueue+0x64>)
 800ab30:	f7fe f87c 	bl	8008c2c <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800ab34:	4813      	ldr	r0, [pc, #76]	; (800ab84 <prvCheckForValidListAndQueue+0x68>)
 800ab36:	f7fe f879 	bl	8008c2c <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800ab3a:	4b13      	ldr	r3, [pc, #76]	; (800ab88 <prvCheckForValidListAndQueue+0x6c>)
 800ab3c:	4a10      	ldr	r2, [pc, #64]	; (800ab80 <prvCheckForValidListAndQueue+0x64>)
 800ab3e:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800ab40:	4b12      	ldr	r3, [pc, #72]	; (800ab8c <prvCheckForValidListAndQueue+0x70>)
 800ab42:	4a10      	ldr	r2, [pc, #64]	; (800ab84 <prvCheckForValidListAndQueue+0x68>)
 800ab44:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800ab46:	2300      	movs	r3, #0
 800ab48:	9300      	str	r3, [sp, #0]
 800ab4a:	4b11      	ldr	r3, [pc, #68]	; (800ab90 <prvCheckForValidListAndQueue+0x74>)
 800ab4c:	4a11      	ldr	r2, [pc, #68]	; (800ab94 <prvCheckForValidListAndQueue+0x78>)
 800ab4e:	2110      	movs	r1, #16
 800ab50:	200a      	movs	r0, #10
 800ab52:	f7fe f987 	bl	8008e64 <xQueueGenericCreateStatic>
 800ab56:	4603      	mov	r3, r0
 800ab58:	4a08      	ldr	r2, [pc, #32]	; (800ab7c <prvCheckForValidListAndQueue+0x60>)
 800ab5a:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800ab5c:	4b07      	ldr	r3, [pc, #28]	; (800ab7c <prvCheckForValidListAndQueue+0x60>)
 800ab5e:	681b      	ldr	r3, [r3, #0]
 800ab60:	2b00      	cmp	r3, #0
 800ab62:	d005      	beq.n	800ab70 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800ab64:	4b05      	ldr	r3, [pc, #20]	; (800ab7c <prvCheckForValidListAndQueue+0x60>)
 800ab66:	681b      	ldr	r3, [r3, #0]
 800ab68:	490b      	ldr	r1, [pc, #44]	; (800ab98 <prvCheckForValidListAndQueue+0x7c>)
 800ab6a:	4618      	mov	r0, r3
 800ab6c:	f7fe fda0 	bl	80096b0 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800ab70:	f000 f970 	bl	800ae54 <vPortExitCritical>
}
 800ab74:	bf00      	nop
 800ab76:	46bd      	mov	sp, r7
 800ab78:	bd80      	pop	{r7, pc}
 800ab7a:	bf00      	nop
 800ab7c:	20000df0 	.word	0x20000df0
 800ab80:	20000dc0 	.word	0x20000dc0
 800ab84:	20000dd4 	.word	0x20000dd4
 800ab88:	20000de8 	.word	0x20000de8
 800ab8c:	20000dec 	.word	0x20000dec
 800ab90:	20000e9c 	.word	0x20000e9c
 800ab94:	20000dfc 	.word	0x20000dfc
 800ab98:	0800e0a0 	.word	0x0800e0a0

0800ab9c <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800ab9c:	b480      	push	{r7}
 800ab9e:	b085      	sub	sp, #20
 800aba0:	af00      	add	r7, sp, #0
 800aba2:	60f8      	str	r0, [r7, #12]
 800aba4:	60b9      	str	r1, [r7, #8]
 800aba6:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800aba8:	68fb      	ldr	r3, [r7, #12]
 800abaa:	3b04      	subs	r3, #4
 800abac:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800abae:	68fb      	ldr	r3, [r7, #12]
 800abb0:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800abb4:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800abb6:	68fb      	ldr	r3, [r7, #12]
 800abb8:	3b04      	subs	r3, #4
 800abba:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800abbc:	68bb      	ldr	r3, [r7, #8]
 800abbe:	f023 0201 	bic.w	r2, r3, #1
 800abc2:	68fb      	ldr	r3, [r7, #12]
 800abc4:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800abc6:	68fb      	ldr	r3, [r7, #12]
 800abc8:	3b04      	subs	r3, #4
 800abca:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800abcc:	4a0c      	ldr	r2, [pc, #48]	; (800ac00 <pxPortInitialiseStack+0x64>)
 800abce:	68fb      	ldr	r3, [r7, #12]
 800abd0:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800abd2:	68fb      	ldr	r3, [r7, #12]
 800abd4:	3b14      	subs	r3, #20
 800abd6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800abd8:	687a      	ldr	r2, [r7, #4]
 800abda:	68fb      	ldr	r3, [r7, #12]
 800abdc:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800abde:	68fb      	ldr	r3, [r7, #12]
 800abe0:	3b04      	subs	r3, #4
 800abe2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800abe4:	68fb      	ldr	r3, [r7, #12]
 800abe6:	f06f 0202 	mvn.w	r2, #2
 800abea:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800abec:	68fb      	ldr	r3, [r7, #12]
 800abee:	3b20      	subs	r3, #32
 800abf0:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800abf2:	68fb      	ldr	r3, [r7, #12]
}
 800abf4:	4618      	mov	r0, r3
 800abf6:	3714      	adds	r7, #20
 800abf8:	46bd      	mov	sp, r7
 800abfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800abfe:	4770      	bx	lr
 800ac00:	0800ac05 	.word	0x0800ac05

0800ac04 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800ac04:	b480      	push	{r7}
 800ac06:	b085      	sub	sp, #20
 800ac08:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800ac0a:	2300      	movs	r3, #0
 800ac0c:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800ac0e:	4b12      	ldr	r3, [pc, #72]	; (800ac58 <prvTaskExitError+0x54>)
 800ac10:	681b      	ldr	r3, [r3, #0]
 800ac12:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ac16:	d00a      	beq.n	800ac2e <prvTaskExitError+0x2a>
	__asm volatile
 800ac18:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ac1c:	f383 8811 	msr	BASEPRI, r3
 800ac20:	f3bf 8f6f 	isb	sy
 800ac24:	f3bf 8f4f 	dsb	sy
 800ac28:	60fb      	str	r3, [r7, #12]
}
 800ac2a:	bf00      	nop
 800ac2c:	e7fe      	b.n	800ac2c <prvTaskExitError+0x28>
	__asm volatile
 800ac2e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ac32:	f383 8811 	msr	BASEPRI, r3
 800ac36:	f3bf 8f6f 	isb	sy
 800ac3a:	f3bf 8f4f 	dsb	sy
 800ac3e:	60bb      	str	r3, [r7, #8]
}
 800ac40:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800ac42:	bf00      	nop
 800ac44:	687b      	ldr	r3, [r7, #4]
 800ac46:	2b00      	cmp	r3, #0
 800ac48:	d0fc      	beq.n	800ac44 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800ac4a:	bf00      	nop
 800ac4c:	bf00      	nop
 800ac4e:	3714      	adds	r7, #20
 800ac50:	46bd      	mov	sp, r7
 800ac52:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac56:	4770      	bx	lr
 800ac58:	2000000c 	.word	0x2000000c
 800ac5c:	00000000 	.word	0x00000000

0800ac60 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800ac60:	4b07      	ldr	r3, [pc, #28]	; (800ac80 <pxCurrentTCBConst2>)
 800ac62:	6819      	ldr	r1, [r3, #0]
 800ac64:	6808      	ldr	r0, [r1, #0]
 800ac66:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ac6a:	f380 8809 	msr	PSP, r0
 800ac6e:	f3bf 8f6f 	isb	sy
 800ac72:	f04f 0000 	mov.w	r0, #0
 800ac76:	f380 8811 	msr	BASEPRI, r0
 800ac7a:	4770      	bx	lr
 800ac7c:	f3af 8000 	nop.w

0800ac80 <pxCurrentTCBConst2>:
 800ac80:	200008c0 	.word	0x200008c0
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800ac84:	bf00      	nop
 800ac86:	bf00      	nop

0800ac88 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800ac88:	4808      	ldr	r0, [pc, #32]	; (800acac <prvPortStartFirstTask+0x24>)
 800ac8a:	6800      	ldr	r0, [r0, #0]
 800ac8c:	6800      	ldr	r0, [r0, #0]
 800ac8e:	f380 8808 	msr	MSP, r0
 800ac92:	f04f 0000 	mov.w	r0, #0
 800ac96:	f380 8814 	msr	CONTROL, r0
 800ac9a:	b662      	cpsie	i
 800ac9c:	b661      	cpsie	f
 800ac9e:	f3bf 8f4f 	dsb	sy
 800aca2:	f3bf 8f6f 	isb	sy
 800aca6:	df00      	svc	0
 800aca8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800acaa:	bf00      	nop
 800acac:	e000ed08 	.word	0xe000ed08

0800acb0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800acb0:	b580      	push	{r7, lr}
 800acb2:	b086      	sub	sp, #24
 800acb4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800acb6:	4b46      	ldr	r3, [pc, #280]	; (800add0 <xPortStartScheduler+0x120>)
 800acb8:	681b      	ldr	r3, [r3, #0]
 800acba:	4a46      	ldr	r2, [pc, #280]	; (800add4 <xPortStartScheduler+0x124>)
 800acbc:	4293      	cmp	r3, r2
 800acbe:	d10a      	bne.n	800acd6 <xPortStartScheduler+0x26>
	__asm volatile
 800acc0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800acc4:	f383 8811 	msr	BASEPRI, r3
 800acc8:	f3bf 8f6f 	isb	sy
 800accc:	f3bf 8f4f 	dsb	sy
 800acd0:	613b      	str	r3, [r7, #16]
}
 800acd2:	bf00      	nop
 800acd4:	e7fe      	b.n	800acd4 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800acd6:	4b3e      	ldr	r3, [pc, #248]	; (800add0 <xPortStartScheduler+0x120>)
 800acd8:	681b      	ldr	r3, [r3, #0]
 800acda:	4a3f      	ldr	r2, [pc, #252]	; (800add8 <xPortStartScheduler+0x128>)
 800acdc:	4293      	cmp	r3, r2
 800acde:	d10a      	bne.n	800acf6 <xPortStartScheduler+0x46>
	__asm volatile
 800ace0:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ace4:	f383 8811 	msr	BASEPRI, r3
 800ace8:	f3bf 8f6f 	isb	sy
 800acec:	f3bf 8f4f 	dsb	sy
 800acf0:	60fb      	str	r3, [r7, #12]
}
 800acf2:	bf00      	nop
 800acf4:	e7fe      	b.n	800acf4 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800acf6:	4b39      	ldr	r3, [pc, #228]	; (800addc <xPortStartScheduler+0x12c>)
 800acf8:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800acfa:	697b      	ldr	r3, [r7, #20]
 800acfc:	781b      	ldrb	r3, [r3, #0]
 800acfe:	b2db      	uxtb	r3, r3
 800ad00:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800ad02:	697b      	ldr	r3, [r7, #20]
 800ad04:	22ff      	movs	r2, #255	; 0xff
 800ad06:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800ad08:	697b      	ldr	r3, [r7, #20]
 800ad0a:	781b      	ldrb	r3, [r3, #0]
 800ad0c:	b2db      	uxtb	r3, r3
 800ad0e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800ad10:	78fb      	ldrb	r3, [r7, #3]
 800ad12:	b2db      	uxtb	r3, r3
 800ad14:	f003 0350 	and.w	r3, r3, #80	; 0x50
 800ad18:	b2da      	uxtb	r2, r3
 800ad1a:	4b31      	ldr	r3, [pc, #196]	; (800ade0 <xPortStartScheduler+0x130>)
 800ad1c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800ad1e:	4b31      	ldr	r3, [pc, #196]	; (800ade4 <xPortStartScheduler+0x134>)
 800ad20:	2207      	movs	r2, #7
 800ad22:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800ad24:	e009      	b.n	800ad3a <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 800ad26:	4b2f      	ldr	r3, [pc, #188]	; (800ade4 <xPortStartScheduler+0x134>)
 800ad28:	681b      	ldr	r3, [r3, #0]
 800ad2a:	3b01      	subs	r3, #1
 800ad2c:	4a2d      	ldr	r2, [pc, #180]	; (800ade4 <xPortStartScheduler+0x134>)
 800ad2e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800ad30:	78fb      	ldrb	r3, [r7, #3]
 800ad32:	b2db      	uxtb	r3, r3
 800ad34:	005b      	lsls	r3, r3, #1
 800ad36:	b2db      	uxtb	r3, r3
 800ad38:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800ad3a:	78fb      	ldrb	r3, [r7, #3]
 800ad3c:	b2db      	uxtb	r3, r3
 800ad3e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800ad42:	2b80      	cmp	r3, #128	; 0x80
 800ad44:	d0ef      	beq.n	800ad26 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800ad46:	4b27      	ldr	r3, [pc, #156]	; (800ade4 <xPortStartScheduler+0x134>)
 800ad48:	681b      	ldr	r3, [r3, #0]
 800ad4a:	f1c3 0307 	rsb	r3, r3, #7
 800ad4e:	2b04      	cmp	r3, #4
 800ad50:	d00a      	beq.n	800ad68 <xPortStartScheduler+0xb8>
	__asm volatile
 800ad52:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ad56:	f383 8811 	msr	BASEPRI, r3
 800ad5a:	f3bf 8f6f 	isb	sy
 800ad5e:	f3bf 8f4f 	dsb	sy
 800ad62:	60bb      	str	r3, [r7, #8]
}
 800ad64:	bf00      	nop
 800ad66:	e7fe      	b.n	800ad66 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800ad68:	4b1e      	ldr	r3, [pc, #120]	; (800ade4 <xPortStartScheduler+0x134>)
 800ad6a:	681b      	ldr	r3, [r3, #0]
 800ad6c:	021b      	lsls	r3, r3, #8
 800ad6e:	4a1d      	ldr	r2, [pc, #116]	; (800ade4 <xPortStartScheduler+0x134>)
 800ad70:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800ad72:	4b1c      	ldr	r3, [pc, #112]	; (800ade4 <xPortStartScheduler+0x134>)
 800ad74:	681b      	ldr	r3, [r3, #0]
 800ad76:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800ad7a:	4a1a      	ldr	r2, [pc, #104]	; (800ade4 <xPortStartScheduler+0x134>)
 800ad7c:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800ad7e:	687b      	ldr	r3, [r7, #4]
 800ad80:	b2da      	uxtb	r2, r3
 800ad82:	697b      	ldr	r3, [r7, #20]
 800ad84:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800ad86:	4b18      	ldr	r3, [pc, #96]	; (800ade8 <xPortStartScheduler+0x138>)
 800ad88:	681b      	ldr	r3, [r3, #0]
 800ad8a:	4a17      	ldr	r2, [pc, #92]	; (800ade8 <xPortStartScheduler+0x138>)
 800ad8c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800ad90:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800ad92:	4b15      	ldr	r3, [pc, #84]	; (800ade8 <xPortStartScheduler+0x138>)
 800ad94:	681b      	ldr	r3, [r3, #0]
 800ad96:	4a14      	ldr	r2, [pc, #80]	; (800ade8 <xPortStartScheduler+0x138>)
 800ad98:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800ad9c:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800ad9e:	f000 f8dd 	bl	800af5c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800ada2:	4b12      	ldr	r3, [pc, #72]	; (800adec <xPortStartScheduler+0x13c>)
 800ada4:	2200      	movs	r2, #0
 800ada6:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800ada8:	f000 f8fc 	bl	800afa4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800adac:	4b10      	ldr	r3, [pc, #64]	; (800adf0 <xPortStartScheduler+0x140>)
 800adae:	681b      	ldr	r3, [r3, #0]
 800adb0:	4a0f      	ldr	r2, [pc, #60]	; (800adf0 <xPortStartScheduler+0x140>)
 800adb2:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 800adb6:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800adb8:	f7ff ff66 	bl	800ac88 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800adbc:	f7ff f854 	bl	8009e68 <vTaskSwitchContext>
	prvTaskExitError();
 800adc0:	f7ff ff20 	bl	800ac04 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800adc4:	2300      	movs	r3, #0
}
 800adc6:	4618      	mov	r0, r3
 800adc8:	3718      	adds	r7, #24
 800adca:	46bd      	mov	sp, r7
 800adcc:	bd80      	pop	{r7, pc}
 800adce:	bf00      	nop
 800add0:	e000ed00 	.word	0xe000ed00
 800add4:	410fc271 	.word	0x410fc271
 800add8:	410fc270 	.word	0x410fc270
 800addc:	e000e400 	.word	0xe000e400
 800ade0:	20000eec 	.word	0x20000eec
 800ade4:	20000ef0 	.word	0x20000ef0
 800ade8:	e000ed20 	.word	0xe000ed20
 800adec:	2000000c 	.word	0x2000000c
 800adf0:	e000ef34 	.word	0xe000ef34

0800adf4 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800adf4:	b480      	push	{r7}
 800adf6:	b083      	sub	sp, #12
 800adf8:	af00      	add	r7, sp, #0
	__asm volatile
 800adfa:	f04f 0350 	mov.w	r3, #80	; 0x50
 800adfe:	f383 8811 	msr	BASEPRI, r3
 800ae02:	f3bf 8f6f 	isb	sy
 800ae06:	f3bf 8f4f 	dsb	sy
 800ae0a:	607b      	str	r3, [r7, #4]
}
 800ae0c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800ae0e:	4b0f      	ldr	r3, [pc, #60]	; (800ae4c <vPortEnterCritical+0x58>)
 800ae10:	681b      	ldr	r3, [r3, #0]
 800ae12:	3301      	adds	r3, #1
 800ae14:	4a0d      	ldr	r2, [pc, #52]	; (800ae4c <vPortEnterCritical+0x58>)
 800ae16:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800ae18:	4b0c      	ldr	r3, [pc, #48]	; (800ae4c <vPortEnterCritical+0x58>)
 800ae1a:	681b      	ldr	r3, [r3, #0]
 800ae1c:	2b01      	cmp	r3, #1
 800ae1e:	d10f      	bne.n	800ae40 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800ae20:	4b0b      	ldr	r3, [pc, #44]	; (800ae50 <vPortEnterCritical+0x5c>)
 800ae22:	681b      	ldr	r3, [r3, #0]
 800ae24:	b2db      	uxtb	r3, r3
 800ae26:	2b00      	cmp	r3, #0
 800ae28:	d00a      	beq.n	800ae40 <vPortEnterCritical+0x4c>
	__asm volatile
 800ae2a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ae2e:	f383 8811 	msr	BASEPRI, r3
 800ae32:	f3bf 8f6f 	isb	sy
 800ae36:	f3bf 8f4f 	dsb	sy
 800ae3a:	603b      	str	r3, [r7, #0]
}
 800ae3c:	bf00      	nop
 800ae3e:	e7fe      	b.n	800ae3e <vPortEnterCritical+0x4a>
	}
}
 800ae40:	bf00      	nop
 800ae42:	370c      	adds	r7, #12
 800ae44:	46bd      	mov	sp, r7
 800ae46:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae4a:	4770      	bx	lr
 800ae4c:	2000000c 	.word	0x2000000c
 800ae50:	e000ed04 	.word	0xe000ed04

0800ae54 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800ae54:	b480      	push	{r7}
 800ae56:	b083      	sub	sp, #12
 800ae58:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800ae5a:	4b12      	ldr	r3, [pc, #72]	; (800aea4 <vPortExitCritical+0x50>)
 800ae5c:	681b      	ldr	r3, [r3, #0]
 800ae5e:	2b00      	cmp	r3, #0
 800ae60:	d10a      	bne.n	800ae78 <vPortExitCritical+0x24>
	__asm volatile
 800ae62:	f04f 0350 	mov.w	r3, #80	; 0x50
 800ae66:	f383 8811 	msr	BASEPRI, r3
 800ae6a:	f3bf 8f6f 	isb	sy
 800ae6e:	f3bf 8f4f 	dsb	sy
 800ae72:	607b      	str	r3, [r7, #4]
}
 800ae74:	bf00      	nop
 800ae76:	e7fe      	b.n	800ae76 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800ae78:	4b0a      	ldr	r3, [pc, #40]	; (800aea4 <vPortExitCritical+0x50>)
 800ae7a:	681b      	ldr	r3, [r3, #0]
 800ae7c:	3b01      	subs	r3, #1
 800ae7e:	4a09      	ldr	r2, [pc, #36]	; (800aea4 <vPortExitCritical+0x50>)
 800ae80:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800ae82:	4b08      	ldr	r3, [pc, #32]	; (800aea4 <vPortExitCritical+0x50>)
 800ae84:	681b      	ldr	r3, [r3, #0]
 800ae86:	2b00      	cmp	r3, #0
 800ae88:	d105      	bne.n	800ae96 <vPortExitCritical+0x42>
 800ae8a:	2300      	movs	r3, #0
 800ae8c:	603b      	str	r3, [r7, #0]
	__asm volatile
 800ae8e:	683b      	ldr	r3, [r7, #0]
 800ae90:	f383 8811 	msr	BASEPRI, r3
}
 800ae94:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800ae96:	bf00      	nop
 800ae98:	370c      	adds	r7, #12
 800ae9a:	46bd      	mov	sp, r7
 800ae9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aea0:	4770      	bx	lr
 800aea2:	bf00      	nop
 800aea4:	2000000c 	.word	0x2000000c
	...

0800aeb0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800aeb0:	f3ef 8009 	mrs	r0, PSP
 800aeb4:	f3bf 8f6f 	isb	sy
 800aeb8:	4b15      	ldr	r3, [pc, #84]	; (800af10 <pxCurrentTCBConst>)
 800aeba:	681a      	ldr	r2, [r3, #0]
 800aebc:	f01e 0f10 	tst.w	lr, #16
 800aec0:	bf08      	it	eq
 800aec2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800aec6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800aeca:	6010      	str	r0, [r2, #0]
 800aecc:	e92d 0009 	stmdb	sp!, {r0, r3}
 800aed0:	f04f 0050 	mov.w	r0, #80	; 0x50
 800aed4:	f380 8811 	msr	BASEPRI, r0
 800aed8:	f3bf 8f4f 	dsb	sy
 800aedc:	f3bf 8f6f 	isb	sy
 800aee0:	f7fe ffc2 	bl	8009e68 <vTaskSwitchContext>
 800aee4:	f04f 0000 	mov.w	r0, #0
 800aee8:	f380 8811 	msr	BASEPRI, r0
 800aeec:	bc09      	pop	{r0, r3}
 800aeee:	6819      	ldr	r1, [r3, #0]
 800aef0:	6808      	ldr	r0, [r1, #0]
 800aef2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800aef6:	f01e 0f10 	tst.w	lr, #16
 800aefa:	bf08      	it	eq
 800aefc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800af00:	f380 8809 	msr	PSP, r0
 800af04:	f3bf 8f6f 	isb	sy
 800af08:	4770      	bx	lr
 800af0a:	bf00      	nop
 800af0c:	f3af 8000 	nop.w

0800af10 <pxCurrentTCBConst>:
 800af10:	200008c0 	.word	0x200008c0
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800af14:	bf00      	nop
 800af16:	bf00      	nop

0800af18 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800af18:	b580      	push	{r7, lr}
 800af1a:	b082      	sub	sp, #8
 800af1c:	af00      	add	r7, sp, #0
	__asm volatile
 800af1e:	f04f 0350 	mov.w	r3, #80	; 0x50
 800af22:	f383 8811 	msr	BASEPRI, r3
 800af26:	f3bf 8f6f 	isb	sy
 800af2a:	f3bf 8f4f 	dsb	sy
 800af2e:	607b      	str	r3, [r7, #4]
}
 800af30:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800af32:	f7fe fedf 	bl	8009cf4 <xTaskIncrementTick>
 800af36:	4603      	mov	r3, r0
 800af38:	2b00      	cmp	r3, #0
 800af3a:	d003      	beq.n	800af44 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800af3c:	4b06      	ldr	r3, [pc, #24]	; (800af58 <xPortSysTickHandler+0x40>)
 800af3e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800af42:	601a      	str	r2, [r3, #0]
 800af44:	2300      	movs	r3, #0
 800af46:	603b      	str	r3, [r7, #0]
	__asm volatile
 800af48:	683b      	ldr	r3, [r7, #0]
 800af4a:	f383 8811 	msr	BASEPRI, r3
}
 800af4e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800af50:	bf00      	nop
 800af52:	3708      	adds	r7, #8
 800af54:	46bd      	mov	sp, r7
 800af56:	bd80      	pop	{r7, pc}
 800af58:	e000ed04 	.word	0xe000ed04

0800af5c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800af5c:	b480      	push	{r7}
 800af5e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800af60:	4b0b      	ldr	r3, [pc, #44]	; (800af90 <vPortSetupTimerInterrupt+0x34>)
 800af62:	2200      	movs	r2, #0
 800af64:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800af66:	4b0b      	ldr	r3, [pc, #44]	; (800af94 <vPortSetupTimerInterrupt+0x38>)
 800af68:	2200      	movs	r2, #0
 800af6a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800af6c:	4b0a      	ldr	r3, [pc, #40]	; (800af98 <vPortSetupTimerInterrupt+0x3c>)
 800af6e:	681b      	ldr	r3, [r3, #0]
 800af70:	4a0a      	ldr	r2, [pc, #40]	; (800af9c <vPortSetupTimerInterrupt+0x40>)
 800af72:	fba2 2303 	umull	r2, r3, r2, r3
 800af76:	099b      	lsrs	r3, r3, #6
 800af78:	4a09      	ldr	r2, [pc, #36]	; (800afa0 <vPortSetupTimerInterrupt+0x44>)
 800af7a:	3b01      	subs	r3, #1
 800af7c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800af7e:	4b04      	ldr	r3, [pc, #16]	; (800af90 <vPortSetupTimerInterrupt+0x34>)
 800af80:	2207      	movs	r2, #7
 800af82:	601a      	str	r2, [r3, #0]
}
 800af84:	bf00      	nop
 800af86:	46bd      	mov	sp, r7
 800af88:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af8c:	4770      	bx	lr
 800af8e:	bf00      	nop
 800af90:	e000e010 	.word	0xe000e010
 800af94:	e000e018 	.word	0xe000e018
 800af98:	20000000 	.word	0x20000000
 800af9c:	10624dd3 	.word	0x10624dd3
 800afa0:	e000e014 	.word	0xe000e014

0800afa4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800afa4:	f8df 000c 	ldr.w	r0, [pc, #12]	; 800afb4 <vPortEnableVFP+0x10>
 800afa8:	6801      	ldr	r1, [r0, #0]
 800afaa:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800afae:	6001      	str	r1, [r0, #0]
 800afb0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800afb2:	bf00      	nop
 800afb4:	e000ed88 	.word	0xe000ed88

0800afb8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800afb8:	b480      	push	{r7}
 800afba:	b085      	sub	sp, #20
 800afbc:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800afbe:	f3ef 8305 	mrs	r3, IPSR
 800afc2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800afc4:	68fb      	ldr	r3, [r7, #12]
 800afc6:	2b0f      	cmp	r3, #15
 800afc8:	d914      	bls.n	800aff4 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800afca:	4a17      	ldr	r2, [pc, #92]	; (800b028 <vPortValidateInterruptPriority+0x70>)
 800afcc:	68fb      	ldr	r3, [r7, #12]
 800afce:	4413      	add	r3, r2
 800afd0:	781b      	ldrb	r3, [r3, #0]
 800afd2:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800afd4:	4b15      	ldr	r3, [pc, #84]	; (800b02c <vPortValidateInterruptPriority+0x74>)
 800afd6:	781b      	ldrb	r3, [r3, #0]
 800afd8:	7afa      	ldrb	r2, [r7, #11]
 800afda:	429a      	cmp	r2, r3
 800afdc:	d20a      	bcs.n	800aff4 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 800afde:	f04f 0350 	mov.w	r3, #80	; 0x50
 800afe2:	f383 8811 	msr	BASEPRI, r3
 800afe6:	f3bf 8f6f 	isb	sy
 800afea:	f3bf 8f4f 	dsb	sy
 800afee:	607b      	str	r3, [r7, #4]
}
 800aff0:	bf00      	nop
 800aff2:	e7fe      	b.n	800aff2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800aff4:	4b0e      	ldr	r3, [pc, #56]	; (800b030 <vPortValidateInterruptPriority+0x78>)
 800aff6:	681b      	ldr	r3, [r3, #0]
 800aff8:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 800affc:	4b0d      	ldr	r3, [pc, #52]	; (800b034 <vPortValidateInterruptPriority+0x7c>)
 800affe:	681b      	ldr	r3, [r3, #0]
 800b000:	429a      	cmp	r2, r3
 800b002:	d90a      	bls.n	800b01a <vPortValidateInterruptPriority+0x62>
	__asm volatile
 800b004:	f04f 0350 	mov.w	r3, #80	; 0x50
 800b008:	f383 8811 	msr	BASEPRI, r3
 800b00c:	f3bf 8f6f 	isb	sy
 800b010:	f3bf 8f4f 	dsb	sy
 800b014:	603b      	str	r3, [r7, #0]
}
 800b016:	bf00      	nop
 800b018:	e7fe      	b.n	800b018 <vPortValidateInterruptPriority+0x60>
	}
 800b01a:	bf00      	nop
 800b01c:	3714      	adds	r7, #20
 800b01e:	46bd      	mov	sp, r7
 800b020:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b024:	4770      	bx	lr
 800b026:	bf00      	nop
 800b028:	e000e3f0 	.word	0xe000e3f0
 800b02c:	20000eec 	.word	0x20000eec
 800b030:	e000ed0c 	.word	0xe000ed0c
 800b034:	20000ef0 	.word	0x20000ef0

0800b038 <pvPortMalloc>:
	pxIterator->pxNextFreeBlock = pxBlockToInsert;									\
}
/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800b038:	b580      	push	{r7, lr}
 800b03a:	b088      	sub	sp, #32
 800b03c:	af00      	add	r7, sp, #0
 800b03e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
static BaseType_t xHeapHasBeenInitialised = pdFALSE;
void *pvReturn = NULL;
 800b040:	2300      	movs	r3, #0
 800b042:	617b      	str	r3, [r7, #20]

	vTaskSuspendAll();
 800b044:	f7fe fd9a 	bl	8009b7c <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( xHeapHasBeenInitialised == pdFALSE )
 800b048:	4b3e      	ldr	r3, [pc, #248]	; (800b144 <pvPortMalloc+0x10c>)
 800b04a:	681b      	ldr	r3, [r3, #0]
 800b04c:	2b00      	cmp	r3, #0
 800b04e:	d104      	bne.n	800b05a <pvPortMalloc+0x22>
		{
			prvHeapInit();
 800b050:	f000 f8ba 	bl	800b1c8 <prvHeapInit>
			xHeapHasBeenInitialised = pdTRUE;
 800b054:	4b3b      	ldr	r3, [pc, #236]	; (800b144 <pvPortMalloc+0x10c>)
 800b056:	2201      	movs	r2, #1
 800b058:	601a      	str	r2, [r3, #0]
		}

		/* The wanted size is increased so it can contain a BlockLink_t
		structure in addition to the requested amount of bytes. */
		if( xWantedSize > 0 )
 800b05a:	687b      	ldr	r3, [r7, #4]
 800b05c:	2b00      	cmp	r3, #0
 800b05e:	d00e      	beq.n	800b07e <pvPortMalloc+0x46>
		{
			xWantedSize += heapSTRUCT_SIZE;
 800b060:	2308      	movs	r3, #8
 800b062:	461a      	mov	r2, r3
 800b064:	687b      	ldr	r3, [r7, #4]
 800b066:	4413      	add	r3, r2
 800b068:	607b      	str	r3, [r7, #4]

			/* Ensure that blocks are always aligned to the required number of bytes. */
			if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0 )
 800b06a:	687b      	ldr	r3, [r7, #4]
 800b06c:	f003 0307 	and.w	r3, r3, #7
 800b070:	2b00      	cmp	r3, #0
 800b072:	d004      	beq.n	800b07e <pvPortMalloc+0x46>
			{
				/* Byte alignment required. */
				xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800b074:	687b      	ldr	r3, [r7, #4]
 800b076:	f023 0307 	bic.w	r3, r3, #7
 800b07a:	3308      	adds	r3, #8
 800b07c:	607b      	str	r3, [r7, #4]
			}
		}

		if( ( xWantedSize > 0 ) && ( xWantedSize < configADJUSTED_HEAP_SIZE ) )
 800b07e:	687b      	ldr	r3, [r7, #4]
 800b080:	2b00      	cmp	r3, #0
 800b082:	d057      	beq.n	800b134 <pvPortMalloc+0xfc>
 800b084:	687b      	ldr	r3, [r7, #4]
 800b086:	f247 5227 	movw	r2, #29991	; 0x7527
 800b08a:	4293      	cmp	r3, r2
 800b08c:	d852      	bhi.n	800b134 <pvPortMalloc+0xfc>
		{
			/* Blocks are stored in byte order - traverse the list from the start
			(smallest) block until one of adequate size is found. */
			pxPreviousBlock = &xStart;
 800b08e:	4b2e      	ldr	r3, [pc, #184]	; (800b148 <pvPortMalloc+0x110>)
 800b090:	61bb      	str	r3, [r7, #24]
			pxBlock = xStart.pxNextFreeBlock;
 800b092:	4b2d      	ldr	r3, [pc, #180]	; (800b148 <pvPortMalloc+0x110>)
 800b094:	681b      	ldr	r3, [r3, #0]
 800b096:	61fb      	str	r3, [r7, #28]
			while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800b098:	e004      	b.n	800b0a4 <pvPortMalloc+0x6c>
			{
				pxPreviousBlock = pxBlock;
 800b09a:	69fb      	ldr	r3, [r7, #28]
 800b09c:	61bb      	str	r3, [r7, #24]
				pxBlock = pxBlock->pxNextFreeBlock;
 800b09e:	69fb      	ldr	r3, [r7, #28]
 800b0a0:	681b      	ldr	r3, [r3, #0]
 800b0a2:	61fb      	str	r3, [r7, #28]
			while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800b0a4:	69fb      	ldr	r3, [r7, #28]
 800b0a6:	685b      	ldr	r3, [r3, #4]
 800b0a8:	687a      	ldr	r2, [r7, #4]
 800b0aa:	429a      	cmp	r2, r3
 800b0ac:	d903      	bls.n	800b0b6 <pvPortMalloc+0x7e>
 800b0ae:	69fb      	ldr	r3, [r7, #28]
 800b0b0:	681b      	ldr	r3, [r3, #0]
 800b0b2:	2b00      	cmp	r3, #0
 800b0b4:	d1f1      	bne.n	800b09a <pvPortMalloc+0x62>
			}

			/* If we found the end marker then a block of adequate size was not found. */
			if( pxBlock != &xEnd )
 800b0b6:	69fb      	ldr	r3, [r7, #28]
 800b0b8:	4a24      	ldr	r2, [pc, #144]	; (800b14c <pvPortMalloc+0x114>)
 800b0ba:	4293      	cmp	r3, r2
 800b0bc:	d03a      	beq.n	800b134 <pvPortMalloc+0xfc>
			{
				/* Return the memory space - jumping over the BlockLink_t structure
				at its start. */
				pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + heapSTRUCT_SIZE );
 800b0be:	69bb      	ldr	r3, [r7, #24]
 800b0c0:	681b      	ldr	r3, [r3, #0]
 800b0c2:	2208      	movs	r2, #8
 800b0c4:	4413      	add	r3, r2
 800b0c6:	617b      	str	r3, [r7, #20]

				/* This block is being returned for use so must be taken out of the
				list of free blocks. */
				pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800b0c8:	69fb      	ldr	r3, [r7, #28]
 800b0ca:	681a      	ldr	r2, [r3, #0]
 800b0cc:	69bb      	ldr	r3, [r7, #24]
 800b0ce:	601a      	str	r2, [r3, #0]

				/* If the block is larger than required it can be split into two. */
				if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800b0d0:	69fb      	ldr	r3, [r7, #28]
 800b0d2:	685a      	ldr	r2, [r3, #4]
 800b0d4:	687b      	ldr	r3, [r7, #4]
 800b0d6:	1ad3      	subs	r3, r2, r3
 800b0d8:	2208      	movs	r2, #8
 800b0da:	0052      	lsls	r2, r2, #1
 800b0dc:	4293      	cmp	r3, r2
 800b0de:	d922      	bls.n	800b126 <pvPortMalloc+0xee>
				{
					/* This block is to be split into two.  Create a new block
					following the number of bytes requested. The void cast is
					used to prevent byte alignment warnings from the compiler. */
					pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800b0e0:	69fa      	ldr	r2, [r7, #28]
 800b0e2:	687b      	ldr	r3, [r7, #4]
 800b0e4:	4413      	add	r3, r2
 800b0e6:	60fb      	str	r3, [r7, #12]

					/* Calculate the sizes of two blocks split from the single
					block. */
					pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800b0e8:	69fb      	ldr	r3, [r7, #28]
 800b0ea:	685a      	ldr	r2, [r3, #4]
 800b0ec:	687b      	ldr	r3, [r7, #4]
 800b0ee:	1ad2      	subs	r2, r2, r3
 800b0f0:	68fb      	ldr	r3, [r7, #12]
 800b0f2:	605a      	str	r2, [r3, #4]
					pxBlock->xBlockSize = xWantedSize;
 800b0f4:	69fb      	ldr	r3, [r7, #28]
 800b0f6:	687a      	ldr	r2, [r7, #4]
 800b0f8:	605a      	str	r2, [r3, #4]

					/* Insert the new block into the list of free blocks. */
					prvInsertBlockIntoFreeList( ( pxNewBlockLink ) );
 800b0fa:	68fb      	ldr	r3, [r7, #12]
 800b0fc:	685b      	ldr	r3, [r3, #4]
 800b0fe:	60bb      	str	r3, [r7, #8]
 800b100:	4b11      	ldr	r3, [pc, #68]	; (800b148 <pvPortMalloc+0x110>)
 800b102:	613b      	str	r3, [r7, #16]
 800b104:	e002      	b.n	800b10c <pvPortMalloc+0xd4>
 800b106:	693b      	ldr	r3, [r7, #16]
 800b108:	681b      	ldr	r3, [r3, #0]
 800b10a:	613b      	str	r3, [r7, #16]
 800b10c:	693b      	ldr	r3, [r7, #16]
 800b10e:	681b      	ldr	r3, [r3, #0]
 800b110:	685b      	ldr	r3, [r3, #4]
 800b112:	68ba      	ldr	r2, [r7, #8]
 800b114:	429a      	cmp	r2, r3
 800b116:	d8f6      	bhi.n	800b106 <pvPortMalloc+0xce>
 800b118:	693b      	ldr	r3, [r7, #16]
 800b11a:	681a      	ldr	r2, [r3, #0]
 800b11c:	68fb      	ldr	r3, [r7, #12]
 800b11e:	601a      	str	r2, [r3, #0]
 800b120:	693b      	ldr	r3, [r7, #16]
 800b122:	68fa      	ldr	r2, [r7, #12]
 800b124:	601a      	str	r2, [r3, #0]
				}

				xFreeBytesRemaining -= pxBlock->xBlockSize;
 800b126:	4b0a      	ldr	r3, [pc, #40]	; (800b150 <pvPortMalloc+0x118>)
 800b128:	681a      	ldr	r2, [r3, #0]
 800b12a:	69fb      	ldr	r3, [r7, #28]
 800b12c:	685b      	ldr	r3, [r3, #4]
 800b12e:	1ad3      	subs	r3, r2, r3
 800b130:	4a07      	ldr	r2, [pc, #28]	; (800b150 <pvPortMalloc+0x118>)
 800b132:	6013      	str	r3, [r2, #0]
			}
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800b134:	f7fe fd30 	bl	8009b98 <xTaskResumeAll>
			vApplicationMallocFailedHook();
		}
	}
	#endif

	return pvReturn;
 800b138:	697b      	ldr	r3, [r7, #20]
}
 800b13a:	4618      	mov	r0, r3
 800b13c:	3720      	adds	r7, #32
 800b13e:	46bd      	mov	sp, r7
 800b140:	bd80      	pop	{r7, pc}
 800b142:	bf00      	nop
 800b144:	20008434 	.word	0x20008434
 800b148:	20008424 	.word	0x20008424
 800b14c:	2000842c 	.word	0x2000842c
 800b150:	20000010 	.word	0x20000010

0800b154 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800b154:	b580      	push	{r7, lr}
 800b156:	b086      	sub	sp, #24
 800b158:	af00      	add	r7, sp, #0
 800b15a:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800b15c:	687b      	ldr	r3, [r7, #4]
 800b15e:	613b      	str	r3, [r7, #16]
BlockLink_t *pxLink;

	if( pv != NULL )
 800b160:	687b      	ldr	r3, [r7, #4]
 800b162:	2b00      	cmp	r3, #0
 800b164:	d027      	beq.n	800b1b6 <vPortFree+0x62>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= heapSTRUCT_SIZE;
 800b166:	2308      	movs	r3, #8
 800b168:	425b      	negs	r3, r3
 800b16a:	693a      	ldr	r2, [r7, #16]
 800b16c:	4413      	add	r3, r2
 800b16e:	613b      	str	r3, [r7, #16]

		/* This unexpected casting is to keep some compilers from issuing
		byte alignment warnings. */
		pxLink = ( void * ) puc;
 800b170:	693b      	ldr	r3, [r7, #16]
 800b172:	60fb      	str	r3, [r7, #12]

		vTaskSuspendAll();
 800b174:	f7fe fd02 	bl	8009b7c <vTaskSuspendAll>
		{
			/* Add this block to the list of free blocks. */
			prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800b178:	68fb      	ldr	r3, [r7, #12]
 800b17a:	685b      	ldr	r3, [r3, #4]
 800b17c:	60bb      	str	r3, [r7, #8]
 800b17e:	4b10      	ldr	r3, [pc, #64]	; (800b1c0 <vPortFree+0x6c>)
 800b180:	617b      	str	r3, [r7, #20]
 800b182:	e002      	b.n	800b18a <vPortFree+0x36>
 800b184:	697b      	ldr	r3, [r7, #20]
 800b186:	681b      	ldr	r3, [r3, #0]
 800b188:	617b      	str	r3, [r7, #20]
 800b18a:	697b      	ldr	r3, [r7, #20]
 800b18c:	681b      	ldr	r3, [r3, #0]
 800b18e:	685b      	ldr	r3, [r3, #4]
 800b190:	68ba      	ldr	r2, [r7, #8]
 800b192:	429a      	cmp	r2, r3
 800b194:	d8f6      	bhi.n	800b184 <vPortFree+0x30>
 800b196:	697b      	ldr	r3, [r7, #20]
 800b198:	681a      	ldr	r2, [r3, #0]
 800b19a:	68fb      	ldr	r3, [r7, #12]
 800b19c:	601a      	str	r2, [r3, #0]
 800b19e:	697b      	ldr	r3, [r7, #20]
 800b1a0:	68fa      	ldr	r2, [r7, #12]
 800b1a2:	601a      	str	r2, [r3, #0]
			xFreeBytesRemaining += pxLink->xBlockSize;
 800b1a4:	68fb      	ldr	r3, [r7, #12]
 800b1a6:	685a      	ldr	r2, [r3, #4]
 800b1a8:	4b06      	ldr	r3, [pc, #24]	; (800b1c4 <vPortFree+0x70>)
 800b1aa:	681b      	ldr	r3, [r3, #0]
 800b1ac:	4413      	add	r3, r2
 800b1ae:	4a05      	ldr	r2, [pc, #20]	; (800b1c4 <vPortFree+0x70>)
 800b1b0:	6013      	str	r3, [r2, #0]
			traceFREE( pv, pxLink->xBlockSize );
		}
		( void ) xTaskResumeAll();
 800b1b2:	f7fe fcf1 	bl	8009b98 <xTaskResumeAll>
	}
}
 800b1b6:	bf00      	nop
 800b1b8:	3718      	adds	r7, #24
 800b1ba:	46bd      	mov	sp, r7
 800b1bc:	bd80      	pop	{r7, pc}
 800b1be:	bf00      	nop
 800b1c0:	20008424 	.word	0x20008424
 800b1c4:	20000010 	.word	0x20000010

0800b1c8 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800b1c8:	b480      	push	{r7}
 800b1ca:	b083      	sub	sp, #12
 800b1cc:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;

	/* Ensure the heap starts on a correctly aligned boundary. */
	pucAlignedHeap = ( uint8_t * ) ( ( ( portPOINTER_SIZE_TYPE ) &ucHeap[ portBYTE_ALIGNMENT ] ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) );
 800b1ce:	4b10      	ldr	r3, [pc, #64]	; (800b210 <prvHeapInit+0x48>)
 800b1d0:	f023 0307 	bic.w	r3, r3, #7
 800b1d4:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800b1d6:	4a0f      	ldr	r2, [pc, #60]	; (800b214 <prvHeapInit+0x4c>)
 800b1d8:	687b      	ldr	r3, [r7, #4]
 800b1da:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800b1dc:	4b0d      	ldr	r3, [pc, #52]	; (800b214 <prvHeapInit+0x4c>)
 800b1de:	2200      	movs	r2, #0
 800b1e0:	605a      	str	r2, [r3, #4]

	/* xEnd is used to mark the end of the list of free blocks. */
	xEnd.xBlockSize = configADJUSTED_HEAP_SIZE;
 800b1e2:	4b0d      	ldr	r3, [pc, #52]	; (800b218 <prvHeapInit+0x50>)
 800b1e4:	f247 5228 	movw	r2, #29992	; 0x7528
 800b1e8:	605a      	str	r2, [r3, #4]
	xEnd.pxNextFreeBlock = NULL;
 800b1ea:	4b0b      	ldr	r3, [pc, #44]	; (800b218 <prvHeapInit+0x50>)
 800b1ec:	2200      	movs	r2, #0
 800b1ee:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800b1f0:	687b      	ldr	r3, [r7, #4]
 800b1f2:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = configADJUSTED_HEAP_SIZE;
 800b1f4:	683b      	ldr	r3, [r7, #0]
 800b1f6:	f247 5228 	movw	r2, #29992	; 0x7528
 800b1fa:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = &xEnd;
 800b1fc:	683b      	ldr	r3, [r7, #0]
 800b1fe:	4a06      	ldr	r2, [pc, #24]	; (800b218 <prvHeapInit+0x50>)
 800b200:	601a      	str	r2, [r3, #0]
}
 800b202:	bf00      	nop
 800b204:	370c      	adds	r7, #12
 800b206:	46bd      	mov	sp, r7
 800b208:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b20c:	4770      	bx	lr
 800b20e:	bf00      	nop
 800b210:	20000efc 	.word	0x20000efc
 800b214:	20008424 	.word	0x20008424
 800b218:	2000842c 	.word	0x2000842c

0800b21c <__errno>:
 800b21c:	4b01      	ldr	r3, [pc, #4]	; (800b224 <__errno+0x8>)
 800b21e:	6818      	ldr	r0, [r3, #0]
 800b220:	4770      	bx	lr
 800b222:	bf00      	nop
 800b224:	20000014 	.word	0x20000014

0800b228 <__libc_init_array>:
 800b228:	b570      	push	{r4, r5, r6, lr}
 800b22a:	4d0d      	ldr	r5, [pc, #52]	; (800b260 <__libc_init_array+0x38>)
 800b22c:	4c0d      	ldr	r4, [pc, #52]	; (800b264 <__libc_init_array+0x3c>)
 800b22e:	1b64      	subs	r4, r4, r5
 800b230:	10a4      	asrs	r4, r4, #2
 800b232:	2600      	movs	r6, #0
 800b234:	42a6      	cmp	r6, r4
 800b236:	d109      	bne.n	800b24c <__libc_init_array+0x24>
 800b238:	4d0b      	ldr	r5, [pc, #44]	; (800b268 <__libc_init_array+0x40>)
 800b23a:	4c0c      	ldr	r4, [pc, #48]	; (800b26c <__libc_init_array+0x44>)
 800b23c:	f002 feb4 	bl	800dfa8 <_init>
 800b240:	1b64      	subs	r4, r4, r5
 800b242:	10a4      	asrs	r4, r4, #2
 800b244:	2600      	movs	r6, #0
 800b246:	42a6      	cmp	r6, r4
 800b248:	d105      	bne.n	800b256 <__libc_init_array+0x2e>
 800b24a:	bd70      	pop	{r4, r5, r6, pc}
 800b24c:	f855 3b04 	ldr.w	r3, [r5], #4
 800b250:	4798      	blx	r3
 800b252:	3601      	adds	r6, #1
 800b254:	e7ee      	b.n	800b234 <__libc_init_array+0xc>
 800b256:	f855 3b04 	ldr.w	r3, [r5], #4
 800b25a:	4798      	blx	r3
 800b25c:	3601      	adds	r6, #1
 800b25e:	e7f2      	b.n	800b246 <__libc_init_array+0x1e>
 800b260:	0800e544 	.word	0x0800e544
 800b264:	0800e544 	.word	0x0800e544
 800b268:	0800e544 	.word	0x0800e544
 800b26c:	0800e548 	.word	0x0800e548

0800b270 <memcpy>:
 800b270:	440a      	add	r2, r1
 800b272:	4291      	cmp	r1, r2
 800b274:	f100 33ff 	add.w	r3, r0, #4294967295
 800b278:	d100      	bne.n	800b27c <memcpy+0xc>
 800b27a:	4770      	bx	lr
 800b27c:	b510      	push	{r4, lr}
 800b27e:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b282:	f803 4f01 	strb.w	r4, [r3, #1]!
 800b286:	4291      	cmp	r1, r2
 800b288:	d1f9      	bne.n	800b27e <memcpy+0xe>
 800b28a:	bd10      	pop	{r4, pc}

0800b28c <memset>:
 800b28c:	4402      	add	r2, r0
 800b28e:	4603      	mov	r3, r0
 800b290:	4293      	cmp	r3, r2
 800b292:	d100      	bne.n	800b296 <memset+0xa>
 800b294:	4770      	bx	lr
 800b296:	f803 1b01 	strb.w	r1, [r3], #1
 800b29a:	e7f9      	b.n	800b290 <memset+0x4>

0800b29c <__cvt>:
 800b29c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800b2a0:	ec55 4b10 	vmov	r4, r5, d0
 800b2a4:	2d00      	cmp	r5, #0
 800b2a6:	460e      	mov	r6, r1
 800b2a8:	4619      	mov	r1, r3
 800b2aa:	462b      	mov	r3, r5
 800b2ac:	bfbb      	ittet	lt
 800b2ae:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800b2b2:	461d      	movlt	r5, r3
 800b2b4:	2300      	movge	r3, #0
 800b2b6:	232d      	movlt	r3, #45	; 0x2d
 800b2b8:	700b      	strb	r3, [r1, #0]
 800b2ba:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800b2bc:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800b2c0:	4691      	mov	r9, r2
 800b2c2:	f023 0820 	bic.w	r8, r3, #32
 800b2c6:	bfbc      	itt	lt
 800b2c8:	4622      	movlt	r2, r4
 800b2ca:	4614      	movlt	r4, r2
 800b2cc:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800b2d0:	d005      	beq.n	800b2de <__cvt+0x42>
 800b2d2:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800b2d6:	d100      	bne.n	800b2da <__cvt+0x3e>
 800b2d8:	3601      	adds	r6, #1
 800b2da:	2102      	movs	r1, #2
 800b2dc:	e000      	b.n	800b2e0 <__cvt+0x44>
 800b2de:	2103      	movs	r1, #3
 800b2e0:	ab03      	add	r3, sp, #12
 800b2e2:	9301      	str	r3, [sp, #4]
 800b2e4:	ab02      	add	r3, sp, #8
 800b2e6:	9300      	str	r3, [sp, #0]
 800b2e8:	ec45 4b10 	vmov	d0, r4, r5
 800b2ec:	4653      	mov	r3, sl
 800b2ee:	4632      	mov	r2, r6
 800b2f0:	f000 fcea 	bl	800bcc8 <_dtoa_r>
 800b2f4:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800b2f8:	4607      	mov	r7, r0
 800b2fa:	d102      	bne.n	800b302 <__cvt+0x66>
 800b2fc:	f019 0f01 	tst.w	r9, #1
 800b300:	d022      	beq.n	800b348 <__cvt+0xac>
 800b302:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800b306:	eb07 0906 	add.w	r9, r7, r6
 800b30a:	d110      	bne.n	800b32e <__cvt+0x92>
 800b30c:	783b      	ldrb	r3, [r7, #0]
 800b30e:	2b30      	cmp	r3, #48	; 0x30
 800b310:	d10a      	bne.n	800b328 <__cvt+0x8c>
 800b312:	2200      	movs	r2, #0
 800b314:	2300      	movs	r3, #0
 800b316:	4620      	mov	r0, r4
 800b318:	4629      	mov	r1, r5
 800b31a:	f7f5 fbd5 	bl	8000ac8 <__aeabi_dcmpeq>
 800b31e:	b918      	cbnz	r0, 800b328 <__cvt+0x8c>
 800b320:	f1c6 0601 	rsb	r6, r6, #1
 800b324:	f8ca 6000 	str.w	r6, [sl]
 800b328:	f8da 3000 	ldr.w	r3, [sl]
 800b32c:	4499      	add	r9, r3
 800b32e:	2200      	movs	r2, #0
 800b330:	2300      	movs	r3, #0
 800b332:	4620      	mov	r0, r4
 800b334:	4629      	mov	r1, r5
 800b336:	f7f5 fbc7 	bl	8000ac8 <__aeabi_dcmpeq>
 800b33a:	b108      	cbz	r0, 800b340 <__cvt+0xa4>
 800b33c:	f8cd 900c 	str.w	r9, [sp, #12]
 800b340:	2230      	movs	r2, #48	; 0x30
 800b342:	9b03      	ldr	r3, [sp, #12]
 800b344:	454b      	cmp	r3, r9
 800b346:	d307      	bcc.n	800b358 <__cvt+0xbc>
 800b348:	9b03      	ldr	r3, [sp, #12]
 800b34a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800b34c:	1bdb      	subs	r3, r3, r7
 800b34e:	4638      	mov	r0, r7
 800b350:	6013      	str	r3, [r2, #0]
 800b352:	b004      	add	sp, #16
 800b354:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b358:	1c59      	adds	r1, r3, #1
 800b35a:	9103      	str	r1, [sp, #12]
 800b35c:	701a      	strb	r2, [r3, #0]
 800b35e:	e7f0      	b.n	800b342 <__cvt+0xa6>

0800b360 <__exponent>:
 800b360:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b362:	4603      	mov	r3, r0
 800b364:	2900      	cmp	r1, #0
 800b366:	bfb8      	it	lt
 800b368:	4249      	neglt	r1, r1
 800b36a:	f803 2b02 	strb.w	r2, [r3], #2
 800b36e:	bfb4      	ite	lt
 800b370:	222d      	movlt	r2, #45	; 0x2d
 800b372:	222b      	movge	r2, #43	; 0x2b
 800b374:	2909      	cmp	r1, #9
 800b376:	7042      	strb	r2, [r0, #1]
 800b378:	dd2a      	ble.n	800b3d0 <__exponent+0x70>
 800b37a:	f10d 0407 	add.w	r4, sp, #7
 800b37e:	46a4      	mov	ip, r4
 800b380:	270a      	movs	r7, #10
 800b382:	46a6      	mov	lr, r4
 800b384:	460a      	mov	r2, r1
 800b386:	fb91 f6f7 	sdiv	r6, r1, r7
 800b38a:	fb07 1516 	mls	r5, r7, r6, r1
 800b38e:	3530      	adds	r5, #48	; 0x30
 800b390:	2a63      	cmp	r2, #99	; 0x63
 800b392:	f104 34ff 	add.w	r4, r4, #4294967295
 800b396:	f80e 5c01 	strb.w	r5, [lr, #-1]
 800b39a:	4631      	mov	r1, r6
 800b39c:	dcf1      	bgt.n	800b382 <__exponent+0x22>
 800b39e:	3130      	adds	r1, #48	; 0x30
 800b3a0:	f1ae 0502 	sub.w	r5, lr, #2
 800b3a4:	f804 1c01 	strb.w	r1, [r4, #-1]
 800b3a8:	1c44      	adds	r4, r0, #1
 800b3aa:	4629      	mov	r1, r5
 800b3ac:	4561      	cmp	r1, ip
 800b3ae:	d30a      	bcc.n	800b3c6 <__exponent+0x66>
 800b3b0:	f10d 0209 	add.w	r2, sp, #9
 800b3b4:	eba2 020e 	sub.w	r2, r2, lr
 800b3b8:	4565      	cmp	r5, ip
 800b3ba:	bf88      	it	hi
 800b3bc:	2200      	movhi	r2, #0
 800b3be:	4413      	add	r3, r2
 800b3c0:	1a18      	subs	r0, r3, r0
 800b3c2:	b003      	add	sp, #12
 800b3c4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b3c6:	f811 2b01 	ldrb.w	r2, [r1], #1
 800b3ca:	f804 2f01 	strb.w	r2, [r4, #1]!
 800b3ce:	e7ed      	b.n	800b3ac <__exponent+0x4c>
 800b3d0:	2330      	movs	r3, #48	; 0x30
 800b3d2:	3130      	adds	r1, #48	; 0x30
 800b3d4:	7083      	strb	r3, [r0, #2]
 800b3d6:	70c1      	strb	r1, [r0, #3]
 800b3d8:	1d03      	adds	r3, r0, #4
 800b3da:	e7f1      	b.n	800b3c0 <__exponent+0x60>

0800b3dc <_printf_float>:
 800b3dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b3e0:	ed2d 8b02 	vpush	{d8}
 800b3e4:	b08d      	sub	sp, #52	; 0x34
 800b3e6:	460c      	mov	r4, r1
 800b3e8:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 800b3ec:	4616      	mov	r6, r2
 800b3ee:	461f      	mov	r7, r3
 800b3f0:	4605      	mov	r5, r0
 800b3f2:	f001 fa55 	bl	800c8a0 <_localeconv_r>
 800b3f6:	f8d0 a000 	ldr.w	sl, [r0]
 800b3fa:	4650      	mov	r0, sl
 800b3fc:	f7f4 fee8 	bl	80001d0 <strlen>
 800b400:	2300      	movs	r3, #0
 800b402:	930a      	str	r3, [sp, #40]	; 0x28
 800b404:	6823      	ldr	r3, [r4, #0]
 800b406:	9305      	str	r3, [sp, #20]
 800b408:	f8d8 3000 	ldr.w	r3, [r8]
 800b40c:	f894 b018 	ldrb.w	fp, [r4, #24]
 800b410:	3307      	adds	r3, #7
 800b412:	f023 0307 	bic.w	r3, r3, #7
 800b416:	f103 0208 	add.w	r2, r3, #8
 800b41a:	f8c8 2000 	str.w	r2, [r8]
 800b41e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b422:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800b426:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 800b42a:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800b42e:	9307      	str	r3, [sp, #28]
 800b430:	f8cd 8018 	str.w	r8, [sp, #24]
 800b434:	ee08 0a10 	vmov	s16, r0
 800b438:	4b9f      	ldr	r3, [pc, #636]	; (800b6b8 <_printf_float+0x2dc>)
 800b43a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800b43e:	f04f 32ff 	mov.w	r2, #4294967295
 800b442:	f7f5 fb73 	bl	8000b2c <__aeabi_dcmpun>
 800b446:	bb88      	cbnz	r0, 800b4ac <_printf_float+0xd0>
 800b448:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800b44c:	4b9a      	ldr	r3, [pc, #616]	; (800b6b8 <_printf_float+0x2dc>)
 800b44e:	f04f 32ff 	mov.w	r2, #4294967295
 800b452:	f7f5 fb4d 	bl	8000af0 <__aeabi_dcmple>
 800b456:	bb48      	cbnz	r0, 800b4ac <_printf_float+0xd0>
 800b458:	2200      	movs	r2, #0
 800b45a:	2300      	movs	r3, #0
 800b45c:	4640      	mov	r0, r8
 800b45e:	4649      	mov	r1, r9
 800b460:	f7f5 fb3c 	bl	8000adc <__aeabi_dcmplt>
 800b464:	b110      	cbz	r0, 800b46c <_printf_float+0x90>
 800b466:	232d      	movs	r3, #45	; 0x2d
 800b468:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800b46c:	4b93      	ldr	r3, [pc, #588]	; (800b6bc <_printf_float+0x2e0>)
 800b46e:	4894      	ldr	r0, [pc, #592]	; (800b6c0 <_printf_float+0x2e4>)
 800b470:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 800b474:	bf94      	ite	ls
 800b476:	4698      	movls	r8, r3
 800b478:	4680      	movhi	r8, r0
 800b47a:	2303      	movs	r3, #3
 800b47c:	6123      	str	r3, [r4, #16]
 800b47e:	9b05      	ldr	r3, [sp, #20]
 800b480:	f023 0204 	bic.w	r2, r3, #4
 800b484:	6022      	str	r2, [r4, #0]
 800b486:	f04f 0900 	mov.w	r9, #0
 800b48a:	9700      	str	r7, [sp, #0]
 800b48c:	4633      	mov	r3, r6
 800b48e:	aa0b      	add	r2, sp, #44	; 0x2c
 800b490:	4621      	mov	r1, r4
 800b492:	4628      	mov	r0, r5
 800b494:	f000 f9d8 	bl	800b848 <_printf_common>
 800b498:	3001      	adds	r0, #1
 800b49a:	f040 8090 	bne.w	800b5be <_printf_float+0x1e2>
 800b49e:	f04f 30ff 	mov.w	r0, #4294967295
 800b4a2:	b00d      	add	sp, #52	; 0x34
 800b4a4:	ecbd 8b02 	vpop	{d8}
 800b4a8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b4ac:	4642      	mov	r2, r8
 800b4ae:	464b      	mov	r3, r9
 800b4b0:	4640      	mov	r0, r8
 800b4b2:	4649      	mov	r1, r9
 800b4b4:	f7f5 fb3a 	bl	8000b2c <__aeabi_dcmpun>
 800b4b8:	b140      	cbz	r0, 800b4cc <_printf_float+0xf0>
 800b4ba:	464b      	mov	r3, r9
 800b4bc:	2b00      	cmp	r3, #0
 800b4be:	bfbc      	itt	lt
 800b4c0:	232d      	movlt	r3, #45	; 0x2d
 800b4c2:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800b4c6:	487f      	ldr	r0, [pc, #508]	; (800b6c4 <_printf_float+0x2e8>)
 800b4c8:	4b7f      	ldr	r3, [pc, #508]	; (800b6c8 <_printf_float+0x2ec>)
 800b4ca:	e7d1      	b.n	800b470 <_printf_float+0x94>
 800b4cc:	6863      	ldr	r3, [r4, #4]
 800b4ce:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800b4d2:	9206      	str	r2, [sp, #24]
 800b4d4:	1c5a      	adds	r2, r3, #1
 800b4d6:	d13f      	bne.n	800b558 <_printf_float+0x17c>
 800b4d8:	2306      	movs	r3, #6
 800b4da:	6063      	str	r3, [r4, #4]
 800b4dc:	9b05      	ldr	r3, [sp, #20]
 800b4de:	6861      	ldr	r1, [r4, #4]
 800b4e0:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 800b4e4:	2300      	movs	r3, #0
 800b4e6:	9303      	str	r3, [sp, #12]
 800b4e8:	ab0a      	add	r3, sp, #40	; 0x28
 800b4ea:	e9cd b301 	strd	fp, r3, [sp, #4]
 800b4ee:	ab09      	add	r3, sp, #36	; 0x24
 800b4f0:	ec49 8b10 	vmov	d0, r8, r9
 800b4f4:	9300      	str	r3, [sp, #0]
 800b4f6:	6022      	str	r2, [r4, #0]
 800b4f8:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800b4fc:	4628      	mov	r0, r5
 800b4fe:	f7ff fecd 	bl	800b29c <__cvt>
 800b502:	9b06      	ldr	r3, [sp, #24]
 800b504:	9909      	ldr	r1, [sp, #36]	; 0x24
 800b506:	2b47      	cmp	r3, #71	; 0x47
 800b508:	4680      	mov	r8, r0
 800b50a:	d108      	bne.n	800b51e <_printf_float+0x142>
 800b50c:	1cc8      	adds	r0, r1, #3
 800b50e:	db02      	blt.n	800b516 <_printf_float+0x13a>
 800b510:	6863      	ldr	r3, [r4, #4]
 800b512:	4299      	cmp	r1, r3
 800b514:	dd41      	ble.n	800b59a <_printf_float+0x1be>
 800b516:	f1ab 0b02 	sub.w	fp, fp, #2
 800b51a:	fa5f fb8b 	uxtb.w	fp, fp
 800b51e:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800b522:	d820      	bhi.n	800b566 <_printf_float+0x18a>
 800b524:	3901      	subs	r1, #1
 800b526:	465a      	mov	r2, fp
 800b528:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800b52c:	9109      	str	r1, [sp, #36]	; 0x24
 800b52e:	f7ff ff17 	bl	800b360 <__exponent>
 800b532:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800b534:	1813      	adds	r3, r2, r0
 800b536:	2a01      	cmp	r2, #1
 800b538:	4681      	mov	r9, r0
 800b53a:	6123      	str	r3, [r4, #16]
 800b53c:	dc02      	bgt.n	800b544 <_printf_float+0x168>
 800b53e:	6822      	ldr	r2, [r4, #0]
 800b540:	07d2      	lsls	r2, r2, #31
 800b542:	d501      	bpl.n	800b548 <_printf_float+0x16c>
 800b544:	3301      	adds	r3, #1
 800b546:	6123      	str	r3, [r4, #16]
 800b548:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800b54c:	2b00      	cmp	r3, #0
 800b54e:	d09c      	beq.n	800b48a <_printf_float+0xae>
 800b550:	232d      	movs	r3, #45	; 0x2d
 800b552:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800b556:	e798      	b.n	800b48a <_printf_float+0xae>
 800b558:	9a06      	ldr	r2, [sp, #24]
 800b55a:	2a47      	cmp	r2, #71	; 0x47
 800b55c:	d1be      	bne.n	800b4dc <_printf_float+0x100>
 800b55e:	2b00      	cmp	r3, #0
 800b560:	d1bc      	bne.n	800b4dc <_printf_float+0x100>
 800b562:	2301      	movs	r3, #1
 800b564:	e7b9      	b.n	800b4da <_printf_float+0xfe>
 800b566:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 800b56a:	d118      	bne.n	800b59e <_printf_float+0x1c2>
 800b56c:	2900      	cmp	r1, #0
 800b56e:	6863      	ldr	r3, [r4, #4]
 800b570:	dd0b      	ble.n	800b58a <_printf_float+0x1ae>
 800b572:	6121      	str	r1, [r4, #16]
 800b574:	b913      	cbnz	r3, 800b57c <_printf_float+0x1a0>
 800b576:	6822      	ldr	r2, [r4, #0]
 800b578:	07d0      	lsls	r0, r2, #31
 800b57a:	d502      	bpl.n	800b582 <_printf_float+0x1a6>
 800b57c:	3301      	adds	r3, #1
 800b57e:	440b      	add	r3, r1
 800b580:	6123      	str	r3, [r4, #16]
 800b582:	65a1      	str	r1, [r4, #88]	; 0x58
 800b584:	f04f 0900 	mov.w	r9, #0
 800b588:	e7de      	b.n	800b548 <_printf_float+0x16c>
 800b58a:	b913      	cbnz	r3, 800b592 <_printf_float+0x1b6>
 800b58c:	6822      	ldr	r2, [r4, #0]
 800b58e:	07d2      	lsls	r2, r2, #31
 800b590:	d501      	bpl.n	800b596 <_printf_float+0x1ba>
 800b592:	3302      	adds	r3, #2
 800b594:	e7f4      	b.n	800b580 <_printf_float+0x1a4>
 800b596:	2301      	movs	r3, #1
 800b598:	e7f2      	b.n	800b580 <_printf_float+0x1a4>
 800b59a:	f04f 0b67 	mov.w	fp, #103	; 0x67
 800b59e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b5a0:	4299      	cmp	r1, r3
 800b5a2:	db05      	blt.n	800b5b0 <_printf_float+0x1d4>
 800b5a4:	6823      	ldr	r3, [r4, #0]
 800b5a6:	6121      	str	r1, [r4, #16]
 800b5a8:	07d8      	lsls	r0, r3, #31
 800b5aa:	d5ea      	bpl.n	800b582 <_printf_float+0x1a6>
 800b5ac:	1c4b      	adds	r3, r1, #1
 800b5ae:	e7e7      	b.n	800b580 <_printf_float+0x1a4>
 800b5b0:	2900      	cmp	r1, #0
 800b5b2:	bfd4      	ite	le
 800b5b4:	f1c1 0202 	rsble	r2, r1, #2
 800b5b8:	2201      	movgt	r2, #1
 800b5ba:	4413      	add	r3, r2
 800b5bc:	e7e0      	b.n	800b580 <_printf_float+0x1a4>
 800b5be:	6823      	ldr	r3, [r4, #0]
 800b5c0:	055a      	lsls	r2, r3, #21
 800b5c2:	d407      	bmi.n	800b5d4 <_printf_float+0x1f8>
 800b5c4:	6923      	ldr	r3, [r4, #16]
 800b5c6:	4642      	mov	r2, r8
 800b5c8:	4631      	mov	r1, r6
 800b5ca:	4628      	mov	r0, r5
 800b5cc:	47b8      	blx	r7
 800b5ce:	3001      	adds	r0, #1
 800b5d0:	d12c      	bne.n	800b62c <_printf_float+0x250>
 800b5d2:	e764      	b.n	800b49e <_printf_float+0xc2>
 800b5d4:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800b5d8:	f240 80e0 	bls.w	800b79c <_printf_float+0x3c0>
 800b5dc:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800b5e0:	2200      	movs	r2, #0
 800b5e2:	2300      	movs	r3, #0
 800b5e4:	f7f5 fa70 	bl	8000ac8 <__aeabi_dcmpeq>
 800b5e8:	2800      	cmp	r0, #0
 800b5ea:	d034      	beq.n	800b656 <_printf_float+0x27a>
 800b5ec:	4a37      	ldr	r2, [pc, #220]	; (800b6cc <_printf_float+0x2f0>)
 800b5ee:	2301      	movs	r3, #1
 800b5f0:	4631      	mov	r1, r6
 800b5f2:	4628      	mov	r0, r5
 800b5f4:	47b8      	blx	r7
 800b5f6:	3001      	adds	r0, #1
 800b5f8:	f43f af51 	beq.w	800b49e <_printf_float+0xc2>
 800b5fc:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800b600:	429a      	cmp	r2, r3
 800b602:	db02      	blt.n	800b60a <_printf_float+0x22e>
 800b604:	6823      	ldr	r3, [r4, #0]
 800b606:	07d8      	lsls	r0, r3, #31
 800b608:	d510      	bpl.n	800b62c <_printf_float+0x250>
 800b60a:	ee18 3a10 	vmov	r3, s16
 800b60e:	4652      	mov	r2, sl
 800b610:	4631      	mov	r1, r6
 800b612:	4628      	mov	r0, r5
 800b614:	47b8      	blx	r7
 800b616:	3001      	adds	r0, #1
 800b618:	f43f af41 	beq.w	800b49e <_printf_float+0xc2>
 800b61c:	f04f 0800 	mov.w	r8, #0
 800b620:	f104 091a 	add.w	r9, r4, #26
 800b624:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b626:	3b01      	subs	r3, #1
 800b628:	4543      	cmp	r3, r8
 800b62a:	dc09      	bgt.n	800b640 <_printf_float+0x264>
 800b62c:	6823      	ldr	r3, [r4, #0]
 800b62e:	079b      	lsls	r3, r3, #30
 800b630:	f100 8105 	bmi.w	800b83e <_printf_float+0x462>
 800b634:	68e0      	ldr	r0, [r4, #12]
 800b636:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b638:	4298      	cmp	r0, r3
 800b63a:	bfb8      	it	lt
 800b63c:	4618      	movlt	r0, r3
 800b63e:	e730      	b.n	800b4a2 <_printf_float+0xc6>
 800b640:	2301      	movs	r3, #1
 800b642:	464a      	mov	r2, r9
 800b644:	4631      	mov	r1, r6
 800b646:	4628      	mov	r0, r5
 800b648:	47b8      	blx	r7
 800b64a:	3001      	adds	r0, #1
 800b64c:	f43f af27 	beq.w	800b49e <_printf_float+0xc2>
 800b650:	f108 0801 	add.w	r8, r8, #1
 800b654:	e7e6      	b.n	800b624 <_printf_float+0x248>
 800b656:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b658:	2b00      	cmp	r3, #0
 800b65a:	dc39      	bgt.n	800b6d0 <_printf_float+0x2f4>
 800b65c:	4a1b      	ldr	r2, [pc, #108]	; (800b6cc <_printf_float+0x2f0>)
 800b65e:	2301      	movs	r3, #1
 800b660:	4631      	mov	r1, r6
 800b662:	4628      	mov	r0, r5
 800b664:	47b8      	blx	r7
 800b666:	3001      	adds	r0, #1
 800b668:	f43f af19 	beq.w	800b49e <_printf_float+0xc2>
 800b66c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800b670:	4313      	orrs	r3, r2
 800b672:	d102      	bne.n	800b67a <_printf_float+0x29e>
 800b674:	6823      	ldr	r3, [r4, #0]
 800b676:	07d9      	lsls	r1, r3, #31
 800b678:	d5d8      	bpl.n	800b62c <_printf_float+0x250>
 800b67a:	ee18 3a10 	vmov	r3, s16
 800b67e:	4652      	mov	r2, sl
 800b680:	4631      	mov	r1, r6
 800b682:	4628      	mov	r0, r5
 800b684:	47b8      	blx	r7
 800b686:	3001      	adds	r0, #1
 800b688:	f43f af09 	beq.w	800b49e <_printf_float+0xc2>
 800b68c:	f04f 0900 	mov.w	r9, #0
 800b690:	f104 0a1a 	add.w	sl, r4, #26
 800b694:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b696:	425b      	negs	r3, r3
 800b698:	454b      	cmp	r3, r9
 800b69a:	dc01      	bgt.n	800b6a0 <_printf_float+0x2c4>
 800b69c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b69e:	e792      	b.n	800b5c6 <_printf_float+0x1ea>
 800b6a0:	2301      	movs	r3, #1
 800b6a2:	4652      	mov	r2, sl
 800b6a4:	4631      	mov	r1, r6
 800b6a6:	4628      	mov	r0, r5
 800b6a8:	47b8      	blx	r7
 800b6aa:	3001      	adds	r0, #1
 800b6ac:	f43f aef7 	beq.w	800b49e <_printf_float+0xc2>
 800b6b0:	f109 0901 	add.w	r9, r9, #1
 800b6b4:	e7ee      	b.n	800b694 <_printf_float+0x2b8>
 800b6b6:	bf00      	nop
 800b6b8:	7fefffff 	.word	0x7fefffff
 800b6bc:	0800e160 	.word	0x0800e160
 800b6c0:	0800e164 	.word	0x0800e164
 800b6c4:	0800e16c 	.word	0x0800e16c
 800b6c8:	0800e168 	.word	0x0800e168
 800b6cc:	0800e170 	.word	0x0800e170
 800b6d0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800b6d2:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800b6d4:	429a      	cmp	r2, r3
 800b6d6:	bfa8      	it	ge
 800b6d8:	461a      	movge	r2, r3
 800b6da:	2a00      	cmp	r2, #0
 800b6dc:	4691      	mov	r9, r2
 800b6de:	dc37      	bgt.n	800b750 <_printf_float+0x374>
 800b6e0:	f04f 0b00 	mov.w	fp, #0
 800b6e4:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800b6e8:	f104 021a 	add.w	r2, r4, #26
 800b6ec:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800b6ee:	9305      	str	r3, [sp, #20]
 800b6f0:	eba3 0309 	sub.w	r3, r3, r9
 800b6f4:	455b      	cmp	r3, fp
 800b6f6:	dc33      	bgt.n	800b760 <_printf_float+0x384>
 800b6f8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800b6fc:	429a      	cmp	r2, r3
 800b6fe:	db3b      	blt.n	800b778 <_printf_float+0x39c>
 800b700:	6823      	ldr	r3, [r4, #0]
 800b702:	07da      	lsls	r2, r3, #31
 800b704:	d438      	bmi.n	800b778 <_printf_float+0x39c>
 800b706:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800b708:	9b05      	ldr	r3, [sp, #20]
 800b70a:	9909      	ldr	r1, [sp, #36]	; 0x24
 800b70c:	1ad3      	subs	r3, r2, r3
 800b70e:	eba2 0901 	sub.w	r9, r2, r1
 800b712:	4599      	cmp	r9, r3
 800b714:	bfa8      	it	ge
 800b716:	4699      	movge	r9, r3
 800b718:	f1b9 0f00 	cmp.w	r9, #0
 800b71c:	dc35      	bgt.n	800b78a <_printf_float+0x3ae>
 800b71e:	f04f 0800 	mov.w	r8, #0
 800b722:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800b726:	f104 0a1a 	add.w	sl, r4, #26
 800b72a:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800b72e:	1a9b      	subs	r3, r3, r2
 800b730:	eba3 0309 	sub.w	r3, r3, r9
 800b734:	4543      	cmp	r3, r8
 800b736:	f77f af79 	ble.w	800b62c <_printf_float+0x250>
 800b73a:	2301      	movs	r3, #1
 800b73c:	4652      	mov	r2, sl
 800b73e:	4631      	mov	r1, r6
 800b740:	4628      	mov	r0, r5
 800b742:	47b8      	blx	r7
 800b744:	3001      	adds	r0, #1
 800b746:	f43f aeaa 	beq.w	800b49e <_printf_float+0xc2>
 800b74a:	f108 0801 	add.w	r8, r8, #1
 800b74e:	e7ec      	b.n	800b72a <_printf_float+0x34e>
 800b750:	4613      	mov	r3, r2
 800b752:	4631      	mov	r1, r6
 800b754:	4642      	mov	r2, r8
 800b756:	4628      	mov	r0, r5
 800b758:	47b8      	blx	r7
 800b75a:	3001      	adds	r0, #1
 800b75c:	d1c0      	bne.n	800b6e0 <_printf_float+0x304>
 800b75e:	e69e      	b.n	800b49e <_printf_float+0xc2>
 800b760:	2301      	movs	r3, #1
 800b762:	4631      	mov	r1, r6
 800b764:	4628      	mov	r0, r5
 800b766:	9205      	str	r2, [sp, #20]
 800b768:	47b8      	blx	r7
 800b76a:	3001      	adds	r0, #1
 800b76c:	f43f ae97 	beq.w	800b49e <_printf_float+0xc2>
 800b770:	9a05      	ldr	r2, [sp, #20]
 800b772:	f10b 0b01 	add.w	fp, fp, #1
 800b776:	e7b9      	b.n	800b6ec <_printf_float+0x310>
 800b778:	ee18 3a10 	vmov	r3, s16
 800b77c:	4652      	mov	r2, sl
 800b77e:	4631      	mov	r1, r6
 800b780:	4628      	mov	r0, r5
 800b782:	47b8      	blx	r7
 800b784:	3001      	adds	r0, #1
 800b786:	d1be      	bne.n	800b706 <_printf_float+0x32a>
 800b788:	e689      	b.n	800b49e <_printf_float+0xc2>
 800b78a:	9a05      	ldr	r2, [sp, #20]
 800b78c:	464b      	mov	r3, r9
 800b78e:	4442      	add	r2, r8
 800b790:	4631      	mov	r1, r6
 800b792:	4628      	mov	r0, r5
 800b794:	47b8      	blx	r7
 800b796:	3001      	adds	r0, #1
 800b798:	d1c1      	bne.n	800b71e <_printf_float+0x342>
 800b79a:	e680      	b.n	800b49e <_printf_float+0xc2>
 800b79c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800b79e:	2a01      	cmp	r2, #1
 800b7a0:	dc01      	bgt.n	800b7a6 <_printf_float+0x3ca>
 800b7a2:	07db      	lsls	r3, r3, #31
 800b7a4:	d538      	bpl.n	800b818 <_printf_float+0x43c>
 800b7a6:	2301      	movs	r3, #1
 800b7a8:	4642      	mov	r2, r8
 800b7aa:	4631      	mov	r1, r6
 800b7ac:	4628      	mov	r0, r5
 800b7ae:	47b8      	blx	r7
 800b7b0:	3001      	adds	r0, #1
 800b7b2:	f43f ae74 	beq.w	800b49e <_printf_float+0xc2>
 800b7b6:	ee18 3a10 	vmov	r3, s16
 800b7ba:	4652      	mov	r2, sl
 800b7bc:	4631      	mov	r1, r6
 800b7be:	4628      	mov	r0, r5
 800b7c0:	47b8      	blx	r7
 800b7c2:	3001      	adds	r0, #1
 800b7c4:	f43f ae6b 	beq.w	800b49e <_printf_float+0xc2>
 800b7c8:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800b7cc:	2200      	movs	r2, #0
 800b7ce:	2300      	movs	r3, #0
 800b7d0:	f7f5 f97a 	bl	8000ac8 <__aeabi_dcmpeq>
 800b7d4:	b9d8      	cbnz	r0, 800b80e <_printf_float+0x432>
 800b7d6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b7d8:	f108 0201 	add.w	r2, r8, #1
 800b7dc:	3b01      	subs	r3, #1
 800b7de:	4631      	mov	r1, r6
 800b7e0:	4628      	mov	r0, r5
 800b7e2:	47b8      	blx	r7
 800b7e4:	3001      	adds	r0, #1
 800b7e6:	d10e      	bne.n	800b806 <_printf_float+0x42a>
 800b7e8:	e659      	b.n	800b49e <_printf_float+0xc2>
 800b7ea:	2301      	movs	r3, #1
 800b7ec:	4652      	mov	r2, sl
 800b7ee:	4631      	mov	r1, r6
 800b7f0:	4628      	mov	r0, r5
 800b7f2:	47b8      	blx	r7
 800b7f4:	3001      	adds	r0, #1
 800b7f6:	f43f ae52 	beq.w	800b49e <_printf_float+0xc2>
 800b7fa:	f108 0801 	add.w	r8, r8, #1
 800b7fe:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b800:	3b01      	subs	r3, #1
 800b802:	4543      	cmp	r3, r8
 800b804:	dcf1      	bgt.n	800b7ea <_printf_float+0x40e>
 800b806:	464b      	mov	r3, r9
 800b808:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800b80c:	e6dc      	b.n	800b5c8 <_printf_float+0x1ec>
 800b80e:	f04f 0800 	mov.w	r8, #0
 800b812:	f104 0a1a 	add.w	sl, r4, #26
 800b816:	e7f2      	b.n	800b7fe <_printf_float+0x422>
 800b818:	2301      	movs	r3, #1
 800b81a:	4642      	mov	r2, r8
 800b81c:	e7df      	b.n	800b7de <_printf_float+0x402>
 800b81e:	2301      	movs	r3, #1
 800b820:	464a      	mov	r2, r9
 800b822:	4631      	mov	r1, r6
 800b824:	4628      	mov	r0, r5
 800b826:	47b8      	blx	r7
 800b828:	3001      	adds	r0, #1
 800b82a:	f43f ae38 	beq.w	800b49e <_printf_float+0xc2>
 800b82e:	f108 0801 	add.w	r8, r8, #1
 800b832:	68e3      	ldr	r3, [r4, #12]
 800b834:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800b836:	1a5b      	subs	r3, r3, r1
 800b838:	4543      	cmp	r3, r8
 800b83a:	dcf0      	bgt.n	800b81e <_printf_float+0x442>
 800b83c:	e6fa      	b.n	800b634 <_printf_float+0x258>
 800b83e:	f04f 0800 	mov.w	r8, #0
 800b842:	f104 0919 	add.w	r9, r4, #25
 800b846:	e7f4      	b.n	800b832 <_printf_float+0x456>

0800b848 <_printf_common>:
 800b848:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b84c:	4616      	mov	r6, r2
 800b84e:	4699      	mov	r9, r3
 800b850:	688a      	ldr	r2, [r1, #8]
 800b852:	690b      	ldr	r3, [r1, #16]
 800b854:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800b858:	4293      	cmp	r3, r2
 800b85a:	bfb8      	it	lt
 800b85c:	4613      	movlt	r3, r2
 800b85e:	6033      	str	r3, [r6, #0]
 800b860:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800b864:	4607      	mov	r7, r0
 800b866:	460c      	mov	r4, r1
 800b868:	b10a      	cbz	r2, 800b86e <_printf_common+0x26>
 800b86a:	3301      	adds	r3, #1
 800b86c:	6033      	str	r3, [r6, #0]
 800b86e:	6823      	ldr	r3, [r4, #0]
 800b870:	0699      	lsls	r1, r3, #26
 800b872:	bf42      	ittt	mi
 800b874:	6833      	ldrmi	r3, [r6, #0]
 800b876:	3302      	addmi	r3, #2
 800b878:	6033      	strmi	r3, [r6, #0]
 800b87a:	6825      	ldr	r5, [r4, #0]
 800b87c:	f015 0506 	ands.w	r5, r5, #6
 800b880:	d106      	bne.n	800b890 <_printf_common+0x48>
 800b882:	f104 0a19 	add.w	sl, r4, #25
 800b886:	68e3      	ldr	r3, [r4, #12]
 800b888:	6832      	ldr	r2, [r6, #0]
 800b88a:	1a9b      	subs	r3, r3, r2
 800b88c:	42ab      	cmp	r3, r5
 800b88e:	dc26      	bgt.n	800b8de <_printf_common+0x96>
 800b890:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800b894:	1e13      	subs	r3, r2, #0
 800b896:	6822      	ldr	r2, [r4, #0]
 800b898:	bf18      	it	ne
 800b89a:	2301      	movne	r3, #1
 800b89c:	0692      	lsls	r2, r2, #26
 800b89e:	d42b      	bmi.n	800b8f8 <_printf_common+0xb0>
 800b8a0:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800b8a4:	4649      	mov	r1, r9
 800b8a6:	4638      	mov	r0, r7
 800b8a8:	47c0      	blx	r8
 800b8aa:	3001      	adds	r0, #1
 800b8ac:	d01e      	beq.n	800b8ec <_printf_common+0xa4>
 800b8ae:	6823      	ldr	r3, [r4, #0]
 800b8b0:	68e5      	ldr	r5, [r4, #12]
 800b8b2:	6832      	ldr	r2, [r6, #0]
 800b8b4:	f003 0306 	and.w	r3, r3, #6
 800b8b8:	2b04      	cmp	r3, #4
 800b8ba:	bf08      	it	eq
 800b8bc:	1aad      	subeq	r5, r5, r2
 800b8be:	68a3      	ldr	r3, [r4, #8]
 800b8c0:	6922      	ldr	r2, [r4, #16]
 800b8c2:	bf0c      	ite	eq
 800b8c4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800b8c8:	2500      	movne	r5, #0
 800b8ca:	4293      	cmp	r3, r2
 800b8cc:	bfc4      	itt	gt
 800b8ce:	1a9b      	subgt	r3, r3, r2
 800b8d0:	18ed      	addgt	r5, r5, r3
 800b8d2:	2600      	movs	r6, #0
 800b8d4:	341a      	adds	r4, #26
 800b8d6:	42b5      	cmp	r5, r6
 800b8d8:	d11a      	bne.n	800b910 <_printf_common+0xc8>
 800b8da:	2000      	movs	r0, #0
 800b8dc:	e008      	b.n	800b8f0 <_printf_common+0xa8>
 800b8de:	2301      	movs	r3, #1
 800b8e0:	4652      	mov	r2, sl
 800b8e2:	4649      	mov	r1, r9
 800b8e4:	4638      	mov	r0, r7
 800b8e6:	47c0      	blx	r8
 800b8e8:	3001      	adds	r0, #1
 800b8ea:	d103      	bne.n	800b8f4 <_printf_common+0xac>
 800b8ec:	f04f 30ff 	mov.w	r0, #4294967295
 800b8f0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b8f4:	3501      	adds	r5, #1
 800b8f6:	e7c6      	b.n	800b886 <_printf_common+0x3e>
 800b8f8:	18e1      	adds	r1, r4, r3
 800b8fa:	1c5a      	adds	r2, r3, #1
 800b8fc:	2030      	movs	r0, #48	; 0x30
 800b8fe:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800b902:	4422      	add	r2, r4
 800b904:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800b908:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800b90c:	3302      	adds	r3, #2
 800b90e:	e7c7      	b.n	800b8a0 <_printf_common+0x58>
 800b910:	2301      	movs	r3, #1
 800b912:	4622      	mov	r2, r4
 800b914:	4649      	mov	r1, r9
 800b916:	4638      	mov	r0, r7
 800b918:	47c0      	blx	r8
 800b91a:	3001      	adds	r0, #1
 800b91c:	d0e6      	beq.n	800b8ec <_printf_common+0xa4>
 800b91e:	3601      	adds	r6, #1
 800b920:	e7d9      	b.n	800b8d6 <_printf_common+0x8e>
	...

0800b924 <_printf_i>:
 800b924:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800b928:	460c      	mov	r4, r1
 800b92a:	4691      	mov	r9, r2
 800b92c:	7e27      	ldrb	r7, [r4, #24]
 800b92e:	990c      	ldr	r1, [sp, #48]	; 0x30
 800b930:	2f78      	cmp	r7, #120	; 0x78
 800b932:	4680      	mov	r8, r0
 800b934:	469a      	mov	sl, r3
 800b936:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800b93a:	d807      	bhi.n	800b94c <_printf_i+0x28>
 800b93c:	2f62      	cmp	r7, #98	; 0x62
 800b93e:	d80a      	bhi.n	800b956 <_printf_i+0x32>
 800b940:	2f00      	cmp	r7, #0
 800b942:	f000 80d8 	beq.w	800baf6 <_printf_i+0x1d2>
 800b946:	2f58      	cmp	r7, #88	; 0x58
 800b948:	f000 80a3 	beq.w	800ba92 <_printf_i+0x16e>
 800b94c:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800b950:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800b954:	e03a      	b.n	800b9cc <_printf_i+0xa8>
 800b956:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800b95a:	2b15      	cmp	r3, #21
 800b95c:	d8f6      	bhi.n	800b94c <_printf_i+0x28>
 800b95e:	a001      	add	r0, pc, #4	; (adr r0, 800b964 <_printf_i+0x40>)
 800b960:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 800b964:	0800b9bd 	.word	0x0800b9bd
 800b968:	0800b9d1 	.word	0x0800b9d1
 800b96c:	0800b94d 	.word	0x0800b94d
 800b970:	0800b94d 	.word	0x0800b94d
 800b974:	0800b94d 	.word	0x0800b94d
 800b978:	0800b94d 	.word	0x0800b94d
 800b97c:	0800b9d1 	.word	0x0800b9d1
 800b980:	0800b94d 	.word	0x0800b94d
 800b984:	0800b94d 	.word	0x0800b94d
 800b988:	0800b94d 	.word	0x0800b94d
 800b98c:	0800b94d 	.word	0x0800b94d
 800b990:	0800badd 	.word	0x0800badd
 800b994:	0800ba01 	.word	0x0800ba01
 800b998:	0800babf 	.word	0x0800babf
 800b99c:	0800b94d 	.word	0x0800b94d
 800b9a0:	0800b94d 	.word	0x0800b94d
 800b9a4:	0800baff 	.word	0x0800baff
 800b9a8:	0800b94d 	.word	0x0800b94d
 800b9ac:	0800ba01 	.word	0x0800ba01
 800b9b0:	0800b94d 	.word	0x0800b94d
 800b9b4:	0800b94d 	.word	0x0800b94d
 800b9b8:	0800bac7 	.word	0x0800bac7
 800b9bc:	680b      	ldr	r3, [r1, #0]
 800b9be:	1d1a      	adds	r2, r3, #4
 800b9c0:	681b      	ldr	r3, [r3, #0]
 800b9c2:	600a      	str	r2, [r1, #0]
 800b9c4:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800b9c8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800b9cc:	2301      	movs	r3, #1
 800b9ce:	e0a3      	b.n	800bb18 <_printf_i+0x1f4>
 800b9d0:	6825      	ldr	r5, [r4, #0]
 800b9d2:	6808      	ldr	r0, [r1, #0]
 800b9d4:	062e      	lsls	r6, r5, #24
 800b9d6:	f100 0304 	add.w	r3, r0, #4
 800b9da:	d50a      	bpl.n	800b9f2 <_printf_i+0xce>
 800b9dc:	6805      	ldr	r5, [r0, #0]
 800b9de:	600b      	str	r3, [r1, #0]
 800b9e0:	2d00      	cmp	r5, #0
 800b9e2:	da03      	bge.n	800b9ec <_printf_i+0xc8>
 800b9e4:	232d      	movs	r3, #45	; 0x2d
 800b9e6:	426d      	negs	r5, r5
 800b9e8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800b9ec:	485e      	ldr	r0, [pc, #376]	; (800bb68 <_printf_i+0x244>)
 800b9ee:	230a      	movs	r3, #10
 800b9f0:	e019      	b.n	800ba26 <_printf_i+0x102>
 800b9f2:	f015 0f40 	tst.w	r5, #64	; 0x40
 800b9f6:	6805      	ldr	r5, [r0, #0]
 800b9f8:	600b      	str	r3, [r1, #0]
 800b9fa:	bf18      	it	ne
 800b9fc:	b22d      	sxthne	r5, r5
 800b9fe:	e7ef      	b.n	800b9e0 <_printf_i+0xbc>
 800ba00:	680b      	ldr	r3, [r1, #0]
 800ba02:	6825      	ldr	r5, [r4, #0]
 800ba04:	1d18      	adds	r0, r3, #4
 800ba06:	6008      	str	r0, [r1, #0]
 800ba08:	0628      	lsls	r0, r5, #24
 800ba0a:	d501      	bpl.n	800ba10 <_printf_i+0xec>
 800ba0c:	681d      	ldr	r5, [r3, #0]
 800ba0e:	e002      	b.n	800ba16 <_printf_i+0xf2>
 800ba10:	0669      	lsls	r1, r5, #25
 800ba12:	d5fb      	bpl.n	800ba0c <_printf_i+0xe8>
 800ba14:	881d      	ldrh	r5, [r3, #0]
 800ba16:	4854      	ldr	r0, [pc, #336]	; (800bb68 <_printf_i+0x244>)
 800ba18:	2f6f      	cmp	r7, #111	; 0x6f
 800ba1a:	bf0c      	ite	eq
 800ba1c:	2308      	moveq	r3, #8
 800ba1e:	230a      	movne	r3, #10
 800ba20:	2100      	movs	r1, #0
 800ba22:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800ba26:	6866      	ldr	r6, [r4, #4]
 800ba28:	60a6      	str	r6, [r4, #8]
 800ba2a:	2e00      	cmp	r6, #0
 800ba2c:	bfa2      	ittt	ge
 800ba2e:	6821      	ldrge	r1, [r4, #0]
 800ba30:	f021 0104 	bicge.w	r1, r1, #4
 800ba34:	6021      	strge	r1, [r4, #0]
 800ba36:	b90d      	cbnz	r5, 800ba3c <_printf_i+0x118>
 800ba38:	2e00      	cmp	r6, #0
 800ba3a:	d04d      	beq.n	800bad8 <_printf_i+0x1b4>
 800ba3c:	4616      	mov	r6, r2
 800ba3e:	fbb5 f1f3 	udiv	r1, r5, r3
 800ba42:	fb03 5711 	mls	r7, r3, r1, r5
 800ba46:	5dc7      	ldrb	r7, [r0, r7]
 800ba48:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800ba4c:	462f      	mov	r7, r5
 800ba4e:	42bb      	cmp	r3, r7
 800ba50:	460d      	mov	r5, r1
 800ba52:	d9f4      	bls.n	800ba3e <_printf_i+0x11a>
 800ba54:	2b08      	cmp	r3, #8
 800ba56:	d10b      	bne.n	800ba70 <_printf_i+0x14c>
 800ba58:	6823      	ldr	r3, [r4, #0]
 800ba5a:	07df      	lsls	r7, r3, #31
 800ba5c:	d508      	bpl.n	800ba70 <_printf_i+0x14c>
 800ba5e:	6923      	ldr	r3, [r4, #16]
 800ba60:	6861      	ldr	r1, [r4, #4]
 800ba62:	4299      	cmp	r1, r3
 800ba64:	bfde      	ittt	le
 800ba66:	2330      	movle	r3, #48	; 0x30
 800ba68:	f806 3c01 	strble.w	r3, [r6, #-1]
 800ba6c:	f106 36ff 	addle.w	r6, r6, #4294967295
 800ba70:	1b92      	subs	r2, r2, r6
 800ba72:	6122      	str	r2, [r4, #16]
 800ba74:	f8cd a000 	str.w	sl, [sp]
 800ba78:	464b      	mov	r3, r9
 800ba7a:	aa03      	add	r2, sp, #12
 800ba7c:	4621      	mov	r1, r4
 800ba7e:	4640      	mov	r0, r8
 800ba80:	f7ff fee2 	bl	800b848 <_printf_common>
 800ba84:	3001      	adds	r0, #1
 800ba86:	d14c      	bne.n	800bb22 <_printf_i+0x1fe>
 800ba88:	f04f 30ff 	mov.w	r0, #4294967295
 800ba8c:	b004      	add	sp, #16
 800ba8e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ba92:	4835      	ldr	r0, [pc, #212]	; (800bb68 <_printf_i+0x244>)
 800ba94:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800ba98:	6823      	ldr	r3, [r4, #0]
 800ba9a:	680e      	ldr	r6, [r1, #0]
 800ba9c:	061f      	lsls	r7, r3, #24
 800ba9e:	f856 5b04 	ldr.w	r5, [r6], #4
 800baa2:	600e      	str	r6, [r1, #0]
 800baa4:	d514      	bpl.n	800bad0 <_printf_i+0x1ac>
 800baa6:	07d9      	lsls	r1, r3, #31
 800baa8:	bf44      	itt	mi
 800baaa:	f043 0320 	orrmi.w	r3, r3, #32
 800baae:	6023      	strmi	r3, [r4, #0]
 800bab0:	b91d      	cbnz	r5, 800baba <_printf_i+0x196>
 800bab2:	6823      	ldr	r3, [r4, #0]
 800bab4:	f023 0320 	bic.w	r3, r3, #32
 800bab8:	6023      	str	r3, [r4, #0]
 800baba:	2310      	movs	r3, #16
 800babc:	e7b0      	b.n	800ba20 <_printf_i+0xfc>
 800babe:	6823      	ldr	r3, [r4, #0]
 800bac0:	f043 0320 	orr.w	r3, r3, #32
 800bac4:	6023      	str	r3, [r4, #0]
 800bac6:	2378      	movs	r3, #120	; 0x78
 800bac8:	4828      	ldr	r0, [pc, #160]	; (800bb6c <_printf_i+0x248>)
 800baca:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800bace:	e7e3      	b.n	800ba98 <_printf_i+0x174>
 800bad0:	065e      	lsls	r6, r3, #25
 800bad2:	bf48      	it	mi
 800bad4:	b2ad      	uxthmi	r5, r5
 800bad6:	e7e6      	b.n	800baa6 <_printf_i+0x182>
 800bad8:	4616      	mov	r6, r2
 800bada:	e7bb      	b.n	800ba54 <_printf_i+0x130>
 800badc:	680b      	ldr	r3, [r1, #0]
 800bade:	6826      	ldr	r6, [r4, #0]
 800bae0:	6960      	ldr	r0, [r4, #20]
 800bae2:	1d1d      	adds	r5, r3, #4
 800bae4:	600d      	str	r5, [r1, #0]
 800bae6:	0635      	lsls	r5, r6, #24
 800bae8:	681b      	ldr	r3, [r3, #0]
 800baea:	d501      	bpl.n	800baf0 <_printf_i+0x1cc>
 800baec:	6018      	str	r0, [r3, #0]
 800baee:	e002      	b.n	800baf6 <_printf_i+0x1d2>
 800baf0:	0671      	lsls	r1, r6, #25
 800baf2:	d5fb      	bpl.n	800baec <_printf_i+0x1c8>
 800baf4:	8018      	strh	r0, [r3, #0]
 800baf6:	2300      	movs	r3, #0
 800baf8:	6123      	str	r3, [r4, #16]
 800bafa:	4616      	mov	r6, r2
 800bafc:	e7ba      	b.n	800ba74 <_printf_i+0x150>
 800bafe:	680b      	ldr	r3, [r1, #0]
 800bb00:	1d1a      	adds	r2, r3, #4
 800bb02:	600a      	str	r2, [r1, #0]
 800bb04:	681e      	ldr	r6, [r3, #0]
 800bb06:	6862      	ldr	r2, [r4, #4]
 800bb08:	2100      	movs	r1, #0
 800bb0a:	4630      	mov	r0, r6
 800bb0c:	f7f4 fb68 	bl	80001e0 <memchr>
 800bb10:	b108      	cbz	r0, 800bb16 <_printf_i+0x1f2>
 800bb12:	1b80      	subs	r0, r0, r6
 800bb14:	6060      	str	r0, [r4, #4]
 800bb16:	6863      	ldr	r3, [r4, #4]
 800bb18:	6123      	str	r3, [r4, #16]
 800bb1a:	2300      	movs	r3, #0
 800bb1c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800bb20:	e7a8      	b.n	800ba74 <_printf_i+0x150>
 800bb22:	6923      	ldr	r3, [r4, #16]
 800bb24:	4632      	mov	r2, r6
 800bb26:	4649      	mov	r1, r9
 800bb28:	4640      	mov	r0, r8
 800bb2a:	47d0      	blx	sl
 800bb2c:	3001      	adds	r0, #1
 800bb2e:	d0ab      	beq.n	800ba88 <_printf_i+0x164>
 800bb30:	6823      	ldr	r3, [r4, #0]
 800bb32:	079b      	lsls	r3, r3, #30
 800bb34:	d413      	bmi.n	800bb5e <_printf_i+0x23a>
 800bb36:	68e0      	ldr	r0, [r4, #12]
 800bb38:	9b03      	ldr	r3, [sp, #12]
 800bb3a:	4298      	cmp	r0, r3
 800bb3c:	bfb8      	it	lt
 800bb3e:	4618      	movlt	r0, r3
 800bb40:	e7a4      	b.n	800ba8c <_printf_i+0x168>
 800bb42:	2301      	movs	r3, #1
 800bb44:	4632      	mov	r2, r6
 800bb46:	4649      	mov	r1, r9
 800bb48:	4640      	mov	r0, r8
 800bb4a:	47d0      	blx	sl
 800bb4c:	3001      	adds	r0, #1
 800bb4e:	d09b      	beq.n	800ba88 <_printf_i+0x164>
 800bb50:	3501      	adds	r5, #1
 800bb52:	68e3      	ldr	r3, [r4, #12]
 800bb54:	9903      	ldr	r1, [sp, #12]
 800bb56:	1a5b      	subs	r3, r3, r1
 800bb58:	42ab      	cmp	r3, r5
 800bb5a:	dcf2      	bgt.n	800bb42 <_printf_i+0x21e>
 800bb5c:	e7eb      	b.n	800bb36 <_printf_i+0x212>
 800bb5e:	2500      	movs	r5, #0
 800bb60:	f104 0619 	add.w	r6, r4, #25
 800bb64:	e7f5      	b.n	800bb52 <_printf_i+0x22e>
 800bb66:	bf00      	nop
 800bb68:	0800e172 	.word	0x0800e172
 800bb6c:	0800e183 	.word	0x0800e183

0800bb70 <siprintf>:
 800bb70:	b40e      	push	{r1, r2, r3}
 800bb72:	b500      	push	{lr}
 800bb74:	b09c      	sub	sp, #112	; 0x70
 800bb76:	ab1d      	add	r3, sp, #116	; 0x74
 800bb78:	9002      	str	r0, [sp, #8]
 800bb7a:	9006      	str	r0, [sp, #24]
 800bb7c:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800bb80:	4809      	ldr	r0, [pc, #36]	; (800bba8 <siprintf+0x38>)
 800bb82:	9107      	str	r1, [sp, #28]
 800bb84:	9104      	str	r1, [sp, #16]
 800bb86:	4909      	ldr	r1, [pc, #36]	; (800bbac <siprintf+0x3c>)
 800bb88:	f853 2b04 	ldr.w	r2, [r3], #4
 800bb8c:	9105      	str	r1, [sp, #20]
 800bb8e:	6800      	ldr	r0, [r0, #0]
 800bb90:	9301      	str	r3, [sp, #4]
 800bb92:	a902      	add	r1, sp, #8
 800bb94:	f001 fb24 	bl	800d1e0 <_svfiprintf_r>
 800bb98:	9b02      	ldr	r3, [sp, #8]
 800bb9a:	2200      	movs	r2, #0
 800bb9c:	701a      	strb	r2, [r3, #0]
 800bb9e:	b01c      	add	sp, #112	; 0x70
 800bba0:	f85d eb04 	ldr.w	lr, [sp], #4
 800bba4:	b003      	add	sp, #12
 800bba6:	4770      	bx	lr
 800bba8:	20000014 	.word	0x20000014
 800bbac:	ffff0208 	.word	0xffff0208

0800bbb0 <quorem>:
 800bbb0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bbb4:	6903      	ldr	r3, [r0, #16]
 800bbb6:	690c      	ldr	r4, [r1, #16]
 800bbb8:	42a3      	cmp	r3, r4
 800bbba:	4607      	mov	r7, r0
 800bbbc:	f2c0 8081 	blt.w	800bcc2 <quorem+0x112>
 800bbc0:	3c01      	subs	r4, #1
 800bbc2:	f101 0814 	add.w	r8, r1, #20
 800bbc6:	f100 0514 	add.w	r5, r0, #20
 800bbca:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800bbce:	9301      	str	r3, [sp, #4]
 800bbd0:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800bbd4:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800bbd8:	3301      	adds	r3, #1
 800bbda:	429a      	cmp	r2, r3
 800bbdc:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800bbe0:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800bbe4:	fbb2 f6f3 	udiv	r6, r2, r3
 800bbe8:	d331      	bcc.n	800bc4e <quorem+0x9e>
 800bbea:	f04f 0e00 	mov.w	lr, #0
 800bbee:	4640      	mov	r0, r8
 800bbf0:	46ac      	mov	ip, r5
 800bbf2:	46f2      	mov	sl, lr
 800bbf4:	f850 2b04 	ldr.w	r2, [r0], #4
 800bbf8:	b293      	uxth	r3, r2
 800bbfa:	fb06 e303 	mla	r3, r6, r3, lr
 800bbfe:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800bc02:	b29b      	uxth	r3, r3
 800bc04:	ebaa 0303 	sub.w	r3, sl, r3
 800bc08:	0c12      	lsrs	r2, r2, #16
 800bc0a:	f8dc a000 	ldr.w	sl, [ip]
 800bc0e:	fb06 e202 	mla	r2, r6, r2, lr
 800bc12:	fa13 f38a 	uxtah	r3, r3, sl
 800bc16:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800bc1a:	fa1f fa82 	uxth.w	sl, r2
 800bc1e:	f8dc 2000 	ldr.w	r2, [ip]
 800bc22:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 800bc26:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800bc2a:	b29b      	uxth	r3, r3
 800bc2c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800bc30:	4581      	cmp	r9, r0
 800bc32:	f84c 3b04 	str.w	r3, [ip], #4
 800bc36:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800bc3a:	d2db      	bcs.n	800bbf4 <quorem+0x44>
 800bc3c:	f855 300b 	ldr.w	r3, [r5, fp]
 800bc40:	b92b      	cbnz	r3, 800bc4e <quorem+0x9e>
 800bc42:	9b01      	ldr	r3, [sp, #4]
 800bc44:	3b04      	subs	r3, #4
 800bc46:	429d      	cmp	r5, r3
 800bc48:	461a      	mov	r2, r3
 800bc4a:	d32e      	bcc.n	800bcaa <quorem+0xfa>
 800bc4c:	613c      	str	r4, [r7, #16]
 800bc4e:	4638      	mov	r0, r7
 800bc50:	f001 f8b0 	bl	800cdb4 <__mcmp>
 800bc54:	2800      	cmp	r0, #0
 800bc56:	db24      	blt.n	800bca2 <quorem+0xf2>
 800bc58:	3601      	adds	r6, #1
 800bc5a:	4628      	mov	r0, r5
 800bc5c:	f04f 0c00 	mov.w	ip, #0
 800bc60:	f858 2b04 	ldr.w	r2, [r8], #4
 800bc64:	f8d0 e000 	ldr.w	lr, [r0]
 800bc68:	b293      	uxth	r3, r2
 800bc6a:	ebac 0303 	sub.w	r3, ip, r3
 800bc6e:	0c12      	lsrs	r2, r2, #16
 800bc70:	fa13 f38e 	uxtah	r3, r3, lr
 800bc74:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800bc78:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800bc7c:	b29b      	uxth	r3, r3
 800bc7e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800bc82:	45c1      	cmp	r9, r8
 800bc84:	f840 3b04 	str.w	r3, [r0], #4
 800bc88:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800bc8c:	d2e8      	bcs.n	800bc60 <quorem+0xb0>
 800bc8e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800bc92:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800bc96:	b922      	cbnz	r2, 800bca2 <quorem+0xf2>
 800bc98:	3b04      	subs	r3, #4
 800bc9a:	429d      	cmp	r5, r3
 800bc9c:	461a      	mov	r2, r3
 800bc9e:	d30a      	bcc.n	800bcb6 <quorem+0x106>
 800bca0:	613c      	str	r4, [r7, #16]
 800bca2:	4630      	mov	r0, r6
 800bca4:	b003      	add	sp, #12
 800bca6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bcaa:	6812      	ldr	r2, [r2, #0]
 800bcac:	3b04      	subs	r3, #4
 800bcae:	2a00      	cmp	r2, #0
 800bcb0:	d1cc      	bne.n	800bc4c <quorem+0x9c>
 800bcb2:	3c01      	subs	r4, #1
 800bcb4:	e7c7      	b.n	800bc46 <quorem+0x96>
 800bcb6:	6812      	ldr	r2, [r2, #0]
 800bcb8:	3b04      	subs	r3, #4
 800bcba:	2a00      	cmp	r2, #0
 800bcbc:	d1f0      	bne.n	800bca0 <quorem+0xf0>
 800bcbe:	3c01      	subs	r4, #1
 800bcc0:	e7eb      	b.n	800bc9a <quorem+0xea>
 800bcc2:	2000      	movs	r0, #0
 800bcc4:	e7ee      	b.n	800bca4 <quorem+0xf4>
	...

0800bcc8 <_dtoa_r>:
 800bcc8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bccc:	ed2d 8b02 	vpush	{d8}
 800bcd0:	ec57 6b10 	vmov	r6, r7, d0
 800bcd4:	b095      	sub	sp, #84	; 0x54
 800bcd6:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800bcd8:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800bcdc:	9105      	str	r1, [sp, #20]
 800bcde:	e9cd 6702 	strd	r6, r7, [sp, #8]
 800bce2:	4604      	mov	r4, r0
 800bce4:	9209      	str	r2, [sp, #36]	; 0x24
 800bce6:	930f      	str	r3, [sp, #60]	; 0x3c
 800bce8:	b975      	cbnz	r5, 800bd08 <_dtoa_r+0x40>
 800bcea:	2010      	movs	r0, #16
 800bcec:	f000 fddc 	bl	800c8a8 <malloc>
 800bcf0:	4602      	mov	r2, r0
 800bcf2:	6260      	str	r0, [r4, #36]	; 0x24
 800bcf4:	b920      	cbnz	r0, 800bd00 <_dtoa_r+0x38>
 800bcf6:	4bb2      	ldr	r3, [pc, #712]	; (800bfc0 <_dtoa_r+0x2f8>)
 800bcf8:	21ea      	movs	r1, #234	; 0xea
 800bcfa:	48b2      	ldr	r0, [pc, #712]	; (800bfc4 <_dtoa_r+0x2fc>)
 800bcfc:	f001 fb80 	bl	800d400 <__assert_func>
 800bd00:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800bd04:	6005      	str	r5, [r0, #0]
 800bd06:	60c5      	str	r5, [r0, #12]
 800bd08:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800bd0a:	6819      	ldr	r1, [r3, #0]
 800bd0c:	b151      	cbz	r1, 800bd24 <_dtoa_r+0x5c>
 800bd0e:	685a      	ldr	r2, [r3, #4]
 800bd10:	604a      	str	r2, [r1, #4]
 800bd12:	2301      	movs	r3, #1
 800bd14:	4093      	lsls	r3, r2
 800bd16:	608b      	str	r3, [r1, #8]
 800bd18:	4620      	mov	r0, r4
 800bd1a:	f000 fe0d 	bl	800c938 <_Bfree>
 800bd1e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800bd20:	2200      	movs	r2, #0
 800bd22:	601a      	str	r2, [r3, #0]
 800bd24:	1e3b      	subs	r3, r7, #0
 800bd26:	bfb9      	ittee	lt
 800bd28:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800bd2c:	9303      	strlt	r3, [sp, #12]
 800bd2e:	2300      	movge	r3, #0
 800bd30:	f8c8 3000 	strge.w	r3, [r8]
 800bd34:	f8dd 900c 	ldr.w	r9, [sp, #12]
 800bd38:	4ba3      	ldr	r3, [pc, #652]	; (800bfc8 <_dtoa_r+0x300>)
 800bd3a:	bfbc      	itt	lt
 800bd3c:	2201      	movlt	r2, #1
 800bd3e:	f8c8 2000 	strlt.w	r2, [r8]
 800bd42:	ea33 0309 	bics.w	r3, r3, r9
 800bd46:	d11b      	bne.n	800bd80 <_dtoa_r+0xb8>
 800bd48:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800bd4a:	f242 730f 	movw	r3, #9999	; 0x270f
 800bd4e:	6013      	str	r3, [r2, #0]
 800bd50:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800bd54:	4333      	orrs	r3, r6
 800bd56:	f000 857a 	beq.w	800c84e <_dtoa_r+0xb86>
 800bd5a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800bd5c:	b963      	cbnz	r3, 800bd78 <_dtoa_r+0xb0>
 800bd5e:	4b9b      	ldr	r3, [pc, #620]	; (800bfcc <_dtoa_r+0x304>)
 800bd60:	e024      	b.n	800bdac <_dtoa_r+0xe4>
 800bd62:	4b9b      	ldr	r3, [pc, #620]	; (800bfd0 <_dtoa_r+0x308>)
 800bd64:	9300      	str	r3, [sp, #0]
 800bd66:	3308      	adds	r3, #8
 800bd68:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800bd6a:	6013      	str	r3, [r2, #0]
 800bd6c:	9800      	ldr	r0, [sp, #0]
 800bd6e:	b015      	add	sp, #84	; 0x54
 800bd70:	ecbd 8b02 	vpop	{d8}
 800bd74:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bd78:	4b94      	ldr	r3, [pc, #592]	; (800bfcc <_dtoa_r+0x304>)
 800bd7a:	9300      	str	r3, [sp, #0]
 800bd7c:	3303      	adds	r3, #3
 800bd7e:	e7f3      	b.n	800bd68 <_dtoa_r+0xa0>
 800bd80:	ed9d 7b02 	vldr	d7, [sp, #8]
 800bd84:	2200      	movs	r2, #0
 800bd86:	ec51 0b17 	vmov	r0, r1, d7
 800bd8a:	2300      	movs	r3, #0
 800bd8c:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 800bd90:	f7f4 fe9a 	bl	8000ac8 <__aeabi_dcmpeq>
 800bd94:	4680      	mov	r8, r0
 800bd96:	b158      	cbz	r0, 800bdb0 <_dtoa_r+0xe8>
 800bd98:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800bd9a:	2301      	movs	r3, #1
 800bd9c:	6013      	str	r3, [r2, #0]
 800bd9e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800bda0:	2b00      	cmp	r3, #0
 800bda2:	f000 8551 	beq.w	800c848 <_dtoa_r+0xb80>
 800bda6:	488b      	ldr	r0, [pc, #556]	; (800bfd4 <_dtoa_r+0x30c>)
 800bda8:	6018      	str	r0, [r3, #0]
 800bdaa:	1e43      	subs	r3, r0, #1
 800bdac:	9300      	str	r3, [sp, #0]
 800bdae:	e7dd      	b.n	800bd6c <_dtoa_r+0xa4>
 800bdb0:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 800bdb4:	aa12      	add	r2, sp, #72	; 0x48
 800bdb6:	a913      	add	r1, sp, #76	; 0x4c
 800bdb8:	4620      	mov	r0, r4
 800bdba:	f001 f89f 	bl	800cefc <__d2b>
 800bdbe:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800bdc2:	4683      	mov	fp, r0
 800bdc4:	2d00      	cmp	r5, #0
 800bdc6:	d07c      	beq.n	800bec2 <_dtoa_r+0x1fa>
 800bdc8:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800bdca:	f8cd 8040 	str.w	r8, [sp, #64]	; 0x40
 800bdce:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800bdd2:	e9dd 670a 	ldrd	r6, r7, [sp, #40]	; 0x28
 800bdd6:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 800bdda:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 800bdde:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800bde2:	4b7d      	ldr	r3, [pc, #500]	; (800bfd8 <_dtoa_r+0x310>)
 800bde4:	2200      	movs	r2, #0
 800bde6:	4630      	mov	r0, r6
 800bde8:	4639      	mov	r1, r7
 800bdea:	f7f4 fa4d 	bl	8000288 <__aeabi_dsub>
 800bdee:	a36e      	add	r3, pc, #440	; (adr r3, 800bfa8 <_dtoa_r+0x2e0>)
 800bdf0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bdf4:	f7f4 fc00 	bl	80005f8 <__aeabi_dmul>
 800bdf8:	a36d      	add	r3, pc, #436	; (adr r3, 800bfb0 <_dtoa_r+0x2e8>)
 800bdfa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bdfe:	f7f4 fa45 	bl	800028c <__adddf3>
 800be02:	4606      	mov	r6, r0
 800be04:	4628      	mov	r0, r5
 800be06:	460f      	mov	r7, r1
 800be08:	f7f4 fb8c 	bl	8000524 <__aeabi_i2d>
 800be0c:	a36a      	add	r3, pc, #424	; (adr r3, 800bfb8 <_dtoa_r+0x2f0>)
 800be0e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800be12:	f7f4 fbf1 	bl	80005f8 <__aeabi_dmul>
 800be16:	4602      	mov	r2, r0
 800be18:	460b      	mov	r3, r1
 800be1a:	4630      	mov	r0, r6
 800be1c:	4639      	mov	r1, r7
 800be1e:	f7f4 fa35 	bl	800028c <__adddf3>
 800be22:	4606      	mov	r6, r0
 800be24:	460f      	mov	r7, r1
 800be26:	f7f4 fe97 	bl	8000b58 <__aeabi_d2iz>
 800be2a:	2200      	movs	r2, #0
 800be2c:	4682      	mov	sl, r0
 800be2e:	2300      	movs	r3, #0
 800be30:	4630      	mov	r0, r6
 800be32:	4639      	mov	r1, r7
 800be34:	f7f4 fe52 	bl	8000adc <__aeabi_dcmplt>
 800be38:	b148      	cbz	r0, 800be4e <_dtoa_r+0x186>
 800be3a:	4650      	mov	r0, sl
 800be3c:	f7f4 fb72 	bl	8000524 <__aeabi_i2d>
 800be40:	4632      	mov	r2, r6
 800be42:	463b      	mov	r3, r7
 800be44:	f7f4 fe40 	bl	8000ac8 <__aeabi_dcmpeq>
 800be48:	b908      	cbnz	r0, 800be4e <_dtoa_r+0x186>
 800be4a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800be4e:	f1ba 0f16 	cmp.w	sl, #22
 800be52:	d854      	bhi.n	800befe <_dtoa_r+0x236>
 800be54:	4b61      	ldr	r3, [pc, #388]	; (800bfdc <_dtoa_r+0x314>)
 800be56:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800be5a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800be5e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800be62:	f7f4 fe3b 	bl	8000adc <__aeabi_dcmplt>
 800be66:	2800      	cmp	r0, #0
 800be68:	d04b      	beq.n	800bf02 <_dtoa_r+0x23a>
 800be6a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800be6e:	2300      	movs	r3, #0
 800be70:	930e      	str	r3, [sp, #56]	; 0x38
 800be72:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800be74:	1b5d      	subs	r5, r3, r5
 800be76:	1e6b      	subs	r3, r5, #1
 800be78:	9304      	str	r3, [sp, #16]
 800be7a:	bf43      	ittte	mi
 800be7c:	2300      	movmi	r3, #0
 800be7e:	f1c5 0801 	rsbmi	r8, r5, #1
 800be82:	9304      	strmi	r3, [sp, #16]
 800be84:	f04f 0800 	movpl.w	r8, #0
 800be88:	f1ba 0f00 	cmp.w	sl, #0
 800be8c:	db3b      	blt.n	800bf06 <_dtoa_r+0x23e>
 800be8e:	9b04      	ldr	r3, [sp, #16]
 800be90:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
 800be94:	4453      	add	r3, sl
 800be96:	9304      	str	r3, [sp, #16]
 800be98:	2300      	movs	r3, #0
 800be9a:	9306      	str	r3, [sp, #24]
 800be9c:	9b05      	ldr	r3, [sp, #20]
 800be9e:	2b09      	cmp	r3, #9
 800bea0:	d869      	bhi.n	800bf76 <_dtoa_r+0x2ae>
 800bea2:	2b05      	cmp	r3, #5
 800bea4:	bfc4      	itt	gt
 800bea6:	3b04      	subgt	r3, #4
 800bea8:	9305      	strgt	r3, [sp, #20]
 800beaa:	9b05      	ldr	r3, [sp, #20]
 800beac:	f1a3 0302 	sub.w	r3, r3, #2
 800beb0:	bfcc      	ite	gt
 800beb2:	2500      	movgt	r5, #0
 800beb4:	2501      	movle	r5, #1
 800beb6:	2b03      	cmp	r3, #3
 800beb8:	d869      	bhi.n	800bf8e <_dtoa_r+0x2c6>
 800beba:	e8df f003 	tbb	[pc, r3]
 800bebe:	4e2c      	.short	0x4e2c
 800bec0:	5a4c      	.short	0x5a4c
 800bec2:	e9dd 5312 	ldrd	r5, r3, [sp, #72]	; 0x48
 800bec6:	441d      	add	r5, r3
 800bec8:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800becc:	2b20      	cmp	r3, #32
 800bece:	bfc1      	itttt	gt
 800bed0:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800bed4:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 800bed8:	fa09 f303 	lslgt.w	r3, r9, r3
 800bedc:	fa26 f000 	lsrgt.w	r0, r6, r0
 800bee0:	bfda      	itte	le
 800bee2:	f1c3 0320 	rsble	r3, r3, #32
 800bee6:	fa06 f003 	lslle.w	r0, r6, r3
 800beea:	4318      	orrgt	r0, r3
 800beec:	f7f4 fb0a 	bl	8000504 <__aeabi_ui2d>
 800bef0:	2301      	movs	r3, #1
 800bef2:	4606      	mov	r6, r0
 800bef4:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 800bef8:	3d01      	subs	r5, #1
 800befa:	9310      	str	r3, [sp, #64]	; 0x40
 800befc:	e771      	b.n	800bde2 <_dtoa_r+0x11a>
 800befe:	2301      	movs	r3, #1
 800bf00:	e7b6      	b.n	800be70 <_dtoa_r+0x1a8>
 800bf02:	900e      	str	r0, [sp, #56]	; 0x38
 800bf04:	e7b5      	b.n	800be72 <_dtoa_r+0x1aa>
 800bf06:	f1ca 0300 	rsb	r3, sl, #0
 800bf0a:	9306      	str	r3, [sp, #24]
 800bf0c:	2300      	movs	r3, #0
 800bf0e:	eba8 080a 	sub.w	r8, r8, sl
 800bf12:	930d      	str	r3, [sp, #52]	; 0x34
 800bf14:	e7c2      	b.n	800be9c <_dtoa_r+0x1d4>
 800bf16:	2300      	movs	r3, #0
 800bf18:	9308      	str	r3, [sp, #32]
 800bf1a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800bf1c:	2b00      	cmp	r3, #0
 800bf1e:	dc39      	bgt.n	800bf94 <_dtoa_r+0x2cc>
 800bf20:	f04f 0901 	mov.w	r9, #1
 800bf24:	f8cd 9004 	str.w	r9, [sp, #4]
 800bf28:	464b      	mov	r3, r9
 800bf2a:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 800bf2e:	6a60      	ldr	r0, [r4, #36]	; 0x24
 800bf30:	2200      	movs	r2, #0
 800bf32:	6042      	str	r2, [r0, #4]
 800bf34:	2204      	movs	r2, #4
 800bf36:	f102 0614 	add.w	r6, r2, #20
 800bf3a:	429e      	cmp	r6, r3
 800bf3c:	6841      	ldr	r1, [r0, #4]
 800bf3e:	d92f      	bls.n	800bfa0 <_dtoa_r+0x2d8>
 800bf40:	4620      	mov	r0, r4
 800bf42:	f000 fcb9 	bl	800c8b8 <_Balloc>
 800bf46:	9000      	str	r0, [sp, #0]
 800bf48:	2800      	cmp	r0, #0
 800bf4a:	d14b      	bne.n	800bfe4 <_dtoa_r+0x31c>
 800bf4c:	4b24      	ldr	r3, [pc, #144]	; (800bfe0 <_dtoa_r+0x318>)
 800bf4e:	4602      	mov	r2, r0
 800bf50:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800bf54:	e6d1      	b.n	800bcfa <_dtoa_r+0x32>
 800bf56:	2301      	movs	r3, #1
 800bf58:	e7de      	b.n	800bf18 <_dtoa_r+0x250>
 800bf5a:	2300      	movs	r3, #0
 800bf5c:	9308      	str	r3, [sp, #32]
 800bf5e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800bf60:	eb0a 0903 	add.w	r9, sl, r3
 800bf64:	f109 0301 	add.w	r3, r9, #1
 800bf68:	2b01      	cmp	r3, #1
 800bf6a:	9301      	str	r3, [sp, #4]
 800bf6c:	bfb8      	it	lt
 800bf6e:	2301      	movlt	r3, #1
 800bf70:	e7dd      	b.n	800bf2e <_dtoa_r+0x266>
 800bf72:	2301      	movs	r3, #1
 800bf74:	e7f2      	b.n	800bf5c <_dtoa_r+0x294>
 800bf76:	2501      	movs	r5, #1
 800bf78:	2300      	movs	r3, #0
 800bf7a:	9305      	str	r3, [sp, #20]
 800bf7c:	9508      	str	r5, [sp, #32]
 800bf7e:	f04f 39ff 	mov.w	r9, #4294967295
 800bf82:	2200      	movs	r2, #0
 800bf84:	f8cd 9004 	str.w	r9, [sp, #4]
 800bf88:	2312      	movs	r3, #18
 800bf8a:	9209      	str	r2, [sp, #36]	; 0x24
 800bf8c:	e7cf      	b.n	800bf2e <_dtoa_r+0x266>
 800bf8e:	2301      	movs	r3, #1
 800bf90:	9308      	str	r3, [sp, #32]
 800bf92:	e7f4      	b.n	800bf7e <_dtoa_r+0x2b6>
 800bf94:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 800bf98:	f8cd 9004 	str.w	r9, [sp, #4]
 800bf9c:	464b      	mov	r3, r9
 800bf9e:	e7c6      	b.n	800bf2e <_dtoa_r+0x266>
 800bfa0:	3101      	adds	r1, #1
 800bfa2:	6041      	str	r1, [r0, #4]
 800bfa4:	0052      	lsls	r2, r2, #1
 800bfa6:	e7c6      	b.n	800bf36 <_dtoa_r+0x26e>
 800bfa8:	636f4361 	.word	0x636f4361
 800bfac:	3fd287a7 	.word	0x3fd287a7
 800bfb0:	8b60c8b3 	.word	0x8b60c8b3
 800bfb4:	3fc68a28 	.word	0x3fc68a28
 800bfb8:	509f79fb 	.word	0x509f79fb
 800bfbc:	3fd34413 	.word	0x3fd34413
 800bfc0:	0800e1a1 	.word	0x0800e1a1
 800bfc4:	0800e1b8 	.word	0x0800e1b8
 800bfc8:	7ff00000 	.word	0x7ff00000
 800bfcc:	0800e19d 	.word	0x0800e19d
 800bfd0:	0800e194 	.word	0x0800e194
 800bfd4:	0800e171 	.word	0x0800e171
 800bfd8:	3ff80000 	.word	0x3ff80000
 800bfdc:	0800e2b0 	.word	0x0800e2b0
 800bfe0:	0800e217 	.word	0x0800e217
 800bfe4:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800bfe6:	9a00      	ldr	r2, [sp, #0]
 800bfe8:	601a      	str	r2, [r3, #0]
 800bfea:	9b01      	ldr	r3, [sp, #4]
 800bfec:	2b0e      	cmp	r3, #14
 800bfee:	f200 80ad 	bhi.w	800c14c <_dtoa_r+0x484>
 800bff2:	2d00      	cmp	r5, #0
 800bff4:	f000 80aa 	beq.w	800c14c <_dtoa_r+0x484>
 800bff8:	f1ba 0f00 	cmp.w	sl, #0
 800bffc:	dd36      	ble.n	800c06c <_dtoa_r+0x3a4>
 800bffe:	4ac3      	ldr	r2, [pc, #780]	; (800c30c <_dtoa_r+0x644>)
 800c000:	f00a 030f 	and.w	r3, sl, #15
 800c004:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800c008:	ed93 7b00 	vldr	d7, [r3]
 800c00c:	f41a 7f80 	tst.w	sl, #256	; 0x100
 800c010:	ea4f 172a 	mov.w	r7, sl, asr #4
 800c014:	eeb0 8a47 	vmov.f32	s16, s14
 800c018:	eef0 8a67 	vmov.f32	s17, s15
 800c01c:	d016      	beq.n	800c04c <_dtoa_r+0x384>
 800c01e:	4bbc      	ldr	r3, [pc, #752]	; (800c310 <_dtoa_r+0x648>)
 800c020:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800c024:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800c028:	f7f4 fc10 	bl	800084c <__aeabi_ddiv>
 800c02c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800c030:	f007 070f 	and.w	r7, r7, #15
 800c034:	2503      	movs	r5, #3
 800c036:	4eb6      	ldr	r6, [pc, #728]	; (800c310 <_dtoa_r+0x648>)
 800c038:	b957      	cbnz	r7, 800c050 <_dtoa_r+0x388>
 800c03a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800c03e:	ec53 2b18 	vmov	r2, r3, d8
 800c042:	f7f4 fc03 	bl	800084c <__aeabi_ddiv>
 800c046:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800c04a:	e029      	b.n	800c0a0 <_dtoa_r+0x3d8>
 800c04c:	2502      	movs	r5, #2
 800c04e:	e7f2      	b.n	800c036 <_dtoa_r+0x36e>
 800c050:	07f9      	lsls	r1, r7, #31
 800c052:	d508      	bpl.n	800c066 <_dtoa_r+0x39e>
 800c054:	ec51 0b18 	vmov	r0, r1, d8
 800c058:	e9d6 2300 	ldrd	r2, r3, [r6]
 800c05c:	f7f4 facc 	bl	80005f8 <__aeabi_dmul>
 800c060:	ec41 0b18 	vmov	d8, r0, r1
 800c064:	3501      	adds	r5, #1
 800c066:	107f      	asrs	r7, r7, #1
 800c068:	3608      	adds	r6, #8
 800c06a:	e7e5      	b.n	800c038 <_dtoa_r+0x370>
 800c06c:	f000 80a6 	beq.w	800c1bc <_dtoa_r+0x4f4>
 800c070:	f1ca 0600 	rsb	r6, sl, #0
 800c074:	4ba5      	ldr	r3, [pc, #660]	; (800c30c <_dtoa_r+0x644>)
 800c076:	4fa6      	ldr	r7, [pc, #664]	; (800c310 <_dtoa_r+0x648>)
 800c078:	f006 020f 	and.w	r2, r6, #15
 800c07c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800c080:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c084:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800c088:	f7f4 fab6 	bl	80005f8 <__aeabi_dmul>
 800c08c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800c090:	1136      	asrs	r6, r6, #4
 800c092:	2300      	movs	r3, #0
 800c094:	2502      	movs	r5, #2
 800c096:	2e00      	cmp	r6, #0
 800c098:	f040 8085 	bne.w	800c1a6 <_dtoa_r+0x4de>
 800c09c:	2b00      	cmp	r3, #0
 800c09e:	d1d2      	bne.n	800c046 <_dtoa_r+0x37e>
 800c0a0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800c0a2:	2b00      	cmp	r3, #0
 800c0a4:	f000 808c 	beq.w	800c1c0 <_dtoa_r+0x4f8>
 800c0a8:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800c0ac:	4b99      	ldr	r3, [pc, #612]	; (800c314 <_dtoa_r+0x64c>)
 800c0ae:	2200      	movs	r2, #0
 800c0b0:	4630      	mov	r0, r6
 800c0b2:	4639      	mov	r1, r7
 800c0b4:	f7f4 fd12 	bl	8000adc <__aeabi_dcmplt>
 800c0b8:	2800      	cmp	r0, #0
 800c0ba:	f000 8081 	beq.w	800c1c0 <_dtoa_r+0x4f8>
 800c0be:	9b01      	ldr	r3, [sp, #4]
 800c0c0:	2b00      	cmp	r3, #0
 800c0c2:	d07d      	beq.n	800c1c0 <_dtoa_r+0x4f8>
 800c0c4:	f1b9 0f00 	cmp.w	r9, #0
 800c0c8:	dd3c      	ble.n	800c144 <_dtoa_r+0x47c>
 800c0ca:	f10a 33ff 	add.w	r3, sl, #4294967295
 800c0ce:	9307      	str	r3, [sp, #28]
 800c0d0:	2200      	movs	r2, #0
 800c0d2:	4b91      	ldr	r3, [pc, #580]	; (800c318 <_dtoa_r+0x650>)
 800c0d4:	4630      	mov	r0, r6
 800c0d6:	4639      	mov	r1, r7
 800c0d8:	f7f4 fa8e 	bl	80005f8 <__aeabi_dmul>
 800c0dc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800c0e0:	3501      	adds	r5, #1
 800c0e2:	f8cd 9030 	str.w	r9, [sp, #48]	; 0x30
 800c0e6:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800c0ea:	4628      	mov	r0, r5
 800c0ec:	f7f4 fa1a 	bl	8000524 <__aeabi_i2d>
 800c0f0:	4632      	mov	r2, r6
 800c0f2:	463b      	mov	r3, r7
 800c0f4:	f7f4 fa80 	bl	80005f8 <__aeabi_dmul>
 800c0f8:	4b88      	ldr	r3, [pc, #544]	; (800c31c <_dtoa_r+0x654>)
 800c0fa:	2200      	movs	r2, #0
 800c0fc:	f7f4 f8c6 	bl	800028c <__adddf3>
 800c100:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 800c104:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800c108:	9303      	str	r3, [sp, #12]
 800c10a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800c10c:	2b00      	cmp	r3, #0
 800c10e:	d15c      	bne.n	800c1ca <_dtoa_r+0x502>
 800c110:	4b83      	ldr	r3, [pc, #524]	; (800c320 <_dtoa_r+0x658>)
 800c112:	2200      	movs	r2, #0
 800c114:	4630      	mov	r0, r6
 800c116:	4639      	mov	r1, r7
 800c118:	f7f4 f8b6 	bl	8000288 <__aeabi_dsub>
 800c11c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800c120:	4606      	mov	r6, r0
 800c122:	460f      	mov	r7, r1
 800c124:	f7f4 fcf8 	bl	8000b18 <__aeabi_dcmpgt>
 800c128:	2800      	cmp	r0, #0
 800c12a:	f040 8296 	bne.w	800c65a <_dtoa_r+0x992>
 800c12e:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 800c132:	4630      	mov	r0, r6
 800c134:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800c138:	4639      	mov	r1, r7
 800c13a:	f7f4 fccf 	bl	8000adc <__aeabi_dcmplt>
 800c13e:	2800      	cmp	r0, #0
 800c140:	f040 8288 	bne.w	800c654 <_dtoa_r+0x98c>
 800c144:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800c148:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800c14c:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800c14e:	2b00      	cmp	r3, #0
 800c150:	f2c0 8158 	blt.w	800c404 <_dtoa_r+0x73c>
 800c154:	f1ba 0f0e 	cmp.w	sl, #14
 800c158:	f300 8154 	bgt.w	800c404 <_dtoa_r+0x73c>
 800c15c:	4b6b      	ldr	r3, [pc, #428]	; (800c30c <_dtoa_r+0x644>)
 800c15e:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800c162:	e9d3 8900 	ldrd	r8, r9, [r3]
 800c166:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c168:	2b00      	cmp	r3, #0
 800c16a:	f280 80e3 	bge.w	800c334 <_dtoa_r+0x66c>
 800c16e:	9b01      	ldr	r3, [sp, #4]
 800c170:	2b00      	cmp	r3, #0
 800c172:	f300 80df 	bgt.w	800c334 <_dtoa_r+0x66c>
 800c176:	f040 826d 	bne.w	800c654 <_dtoa_r+0x98c>
 800c17a:	4b69      	ldr	r3, [pc, #420]	; (800c320 <_dtoa_r+0x658>)
 800c17c:	2200      	movs	r2, #0
 800c17e:	4640      	mov	r0, r8
 800c180:	4649      	mov	r1, r9
 800c182:	f7f4 fa39 	bl	80005f8 <__aeabi_dmul>
 800c186:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800c18a:	f7f4 fcbb 	bl	8000b04 <__aeabi_dcmpge>
 800c18e:	9e01      	ldr	r6, [sp, #4]
 800c190:	4637      	mov	r7, r6
 800c192:	2800      	cmp	r0, #0
 800c194:	f040 8243 	bne.w	800c61e <_dtoa_r+0x956>
 800c198:	9d00      	ldr	r5, [sp, #0]
 800c19a:	2331      	movs	r3, #49	; 0x31
 800c19c:	f805 3b01 	strb.w	r3, [r5], #1
 800c1a0:	f10a 0a01 	add.w	sl, sl, #1
 800c1a4:	e23f      	b.n	800c626 <_dtoa_r+0x95e>
 800c1a6:	07f2      	lsls	r2, r6, #31
 800c1a8:	d505      	bpl.n	800c1b6 <_dtoa_r+0x4ee>
 800c1aa:	e9d7 2300 	ldrd	r2, r3, [r7]
 800c1ae:	f7f4 fa23 	bl	80005f8 <__aeabi_dmul>
 800c1b2:	3501      	adds	r5, #1
 800c1b4:	2301      	movs	r3, #1
 800c1b6:	1076      	asrs	r6, r6, #1
 800c1b8:	3708      	adds	r7, #8
 800c1ba:	e76c      	b.n	800c096 <_dtoa_r+0x3ce>
 800c1bc:	2502      	movs	r5, #2
 800c1be:	e76f      	b.n	800c0a0 <_dtoa_r+0x3d8>
 800c1c0:	9b01      	ldr	r3, [sp, #4]
 800c1c2:	f8cd a01c 	str.w	sl, [sp, #28]
 800c1c6:	930c      	str	r3, [sp, #48]	; 0x30
 800c1c8:	e78d      	b.n	800c0e6 <_dtoa_r+0x41e>
 800c1ca:	9900      	ldr	r1, [sp, #0]
 800c1cc:	980c      	ldr	r0, [sp, #48]	; 0x30
 800c1ce:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800c1d0:	4b4e      	ldr	r3, [pc, #312]	; (800c30c <_dtoa_r+0x644>)
 800c1d2:	ed9d 7b02 	vldr	d7, [sp, #8]
 800c1d6:	4401      	add	r1, r0
 800c1d8:	9102      	str	r1, [sp, #8]
 800c1da:	9908      	ldr	r1, [sp, #32]
 800c1dc:	eeb0 8a47 	vmov.f32	s16, s14
 800c1e0:	eef0 8a67 	vmov.f32	s17, s15
 800c1e4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800c1e8:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800c1ec:	2900      	cmp	r1, #0
 800c1ee:	d045      	beq.n	800c27c <_dtoa_r+0x5b4>
 800c1f0:	494c      	ldr	r1, [pc, #304]	; (800c324 <_dtoa_r+0x65c>)
 800c1f2:	2000      	movs	r0, #0
 800c1f4:	f7f4 fb2a 	bl	800084c <__aeabi_ddiv>
 800c1f8:	ec53 2b18 	vmov	r2, r3, d8
 800c1fc:	f7f4 f844 	bl	8000288 <__aeabi_dsub>
 800c200:	9d00      	ldr	r5, [sp, #0]
 800c202:	ec41 0b18 	vmov	d8, r0, r1
 800c206:	4639      	mov	r1, r7
 800c208:	4630      	mov	r0, r6
 800c20a:	f7f4 fca5 	bl	8000b58 <__aeabi_d2iz>
 800c20e:	900c      	str	r0, [sp, #48]	; 0x30
 800c210:	f7f4 f988 	bl	8000524 <__aeabi_i2d>
 800c214:	4602      	mov	r2, r0
 800c216:	460b      	mov	r3, r1
 800c218:	4630      	mov	r0, r6
 800c21a:	4639      	mov	r1, r7
 800c21c:	f7f4 f834 	bl	8000288 <__aeabi_dsub>
 800c220:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800c222:	3330      	adds	r3, #48	; 0x30
 800c224:	f805 3b01 	strb.w	r3, [r5], #1
 800c228:	ec53 2b18 	vmov	r2, r3, d8
 800c22c:	4606      	mov	r6, r0
 800c22e:	460f      	mov	r7, r1
 800c230:	f7f4 fc54 	bl	8000adc <__aeabi_dcmplt>
 800c234:	2800      	cmp	r0, #0
 800c236:	d165      	bne.n	800c304 <_dtoa_r+0x63c>
 800c238:	4632      	mov	r2, r6
 800c23a:	463b      	mov	r3, r7
 800c23c:	4935      	ldr	r1, [pc, #212]	; (800c314 <_dtoa_r+0x64c>)
 800c23e:	2000      	movs	r0, #0
 800c240:	f7f4 f822 	bl	8000288 <__aeabi_dsub>
 800c244:	ec53 2b18 	vmov	r2, r3, d8
 800c248:	f7f4 fc48 	bl	8000adc <__aeabi_dcmplt>
 800c24c:	2800      	cmp	r0, #0
 800c24e:	f040 80b9 	bne.w	800c3c4 <_dtoa_r+0x6fc>
 800c252:	9b02      	ldr	r3, [sp, #8]
 800c254:	429d      	cmp	r5, r3
 800c256:	f43f af75 	beq.w	800c144 <_dtoa_r+0x47c>
 800c25a:	4b2f      	ldr	r3, [pc, #188]	; (800c318 <_dtoa_r+0x650>)
 800c25c:	ec51 0b18 	vmov	r0, r1, d8
 800c260:	2200      	movs	r2, #0
 800c262:	f7f4 f9c9 	bl	80005f8 <__aeabi_dmul>
 800c266:	4b2c      	ldr	r3, [pc, #176]	; (800c318 <_dtoa_r+0x650>)
 800c268:	ec41 0b18 	vmov	d8, r0, r1
 800c26c:	2200      	movs	r2, #0
 800c26e:	4630      	mov	r0, r6
 800c270:	4639      	mov	r1, r7
 800c272:	f7f4 f9c1 	bl	80005f8 <__aeabi_dmul>
 800c276:	4606      	mov	r6, r0
 800c278:	460f      	mov	r7, r1
 800c27a:	e7c4      	b.n	800c206 <_dtoa_r+0x53e>
 800c27c:	ec51 0b17 	vmov	r0, r1, d7
 800c280:	f7f4 f9ba 	bl	80005f8 <__aeabi_dmul>
 800c284:	9b02      	ldr	r3, [sp, #8]
 800c286:	9d00      	ldr	r5, [sp, #0]
 800c288:	930c      	str	r3, [sp, #48]	; 0x30
 800c28a:	ec41 0b18 	vmov	d8, r0, r1
 800c28e:	4639      	mov	r1, r7
 800c290:	4630      	mov	r0, r6
 800c292:	f7f4 fc61 	bl	8000b58 <__aeabi_d2iz>
 800c296:	9011      	str	r0, [sp, #68]	; 0x44
 800c298:	f7f4 f944 	bl	8000524 <__aeabi_i2d>
 800c29c:	4602      	mov	r2, r0
 800c29e:	460b      	mov	r3, r1
 800c2a0:	4630      	mov	r0, r6
 800c2a2:	4639      	mov	r1, r7
 800c2a4:	f7f3 fff0 	bl	8000288 <__aeabi_dsub>
 800c2a8:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800c2aa:	3330      	adds	r3, #48	; 0x30
 800c2ac:	f805 3b01 	strb.w	r3, [r5], #1
 800c2b0:	9b02      	ldr	r3, [sp, #8]
 800c2b2:	429d      	cmp	r5, r3
 800c2b4:	4606      	mov	r6, r0
 800c2b6:	460f      	mov	r7, r1
 800c2b8:	f04f 0200 	mov.w	r2, #0
 800c2bc:	d134      	bne.n	800c328 <_dtoa_r+0x660>
 800c2be:	4b19      	ldr	r3, [pc, #100]	; (800c324 <_dtoa_r+0x65c>)
 800c2c0:	ec51 0b18 	vmov	r0, r1, d8
 800c2c4:	f7f3 ffe2 	bl	800028c <__adddf3>
 800c2c8:	4602      	mov	r2, r0
 800c2ca:	460b      	mov	r3, r1
 800c2cc:	4630      	mov	r0, r6
 800c2ce:	4639      	mov	r1, r7
 800c2d0:	f7f4 fc22 	bl	8000b18 <__aeabi_dcmpgt>
 800c2d4:	2800      	cmp	r0, #0
 800c2d6:	d175      	bne.n	800c3c4 <_dtoa_r+0x6fc>
 800c2d8:	ec53 2b18 	vmov	r2, r3, d8
 800c2dc:	4911      	ldr	r1, [pc, #68]	; (800c324 <_dtoa_r+0x65c>)
 800c2de:	2000      	movs	r0, #0
 800c2e0:	f7f3 ffd2 	bl	8000288 <__aeabi_dsub>
 800c2e4:	4602      	mov	r2, r0
 800c2e6:	460b      	mov	r3, r1
 800c2e8:	4630      	mov	r0, r6
 800c2ea:	4639      	mov	r1, r7
 800c2ec:	f7f4 fbf6 	bl	8000adc <__aeabi_dcmplt>
 800c2f0:	2800      	cmp	r0, #0
 800c2f2:	f43f af27 	beq.w	800c144 <_dtoa_r+0x47c>
 800c2f6:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800c2f8:	1e6b      	subs	r3, r5, #1
 800c2fa:	930c      	str	r3, [sp, #48]	; 0x30
 800c2fc:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800c300:	2b30      	cmp	r3, #48	; 0x30
 800c302:	d0f8      	beq.n	800c2f6 <_dtoa_r+0x62e>
 800c304:	f8dd a01c 	ldr.w	sl, [sp, #28]
 800c308:	e04a      	b.n	800c3a0 <_dtoa_r+0x6d8>
 800c30a:	bf00      	nop
 800c30c:	0800e2b0 	.word	0x0800e2b0
 800c310:	0800e288 	.word	0x0800e288
 800c314:	3ff00000 	.word	0x3ff00000
 800c318:	40240000 	.word	0x40240000
 800c31c:	401c0000 	.word	0x401c0000
 800c320:	40140000 	.word	0x40140000
 800c324:	3fe00000 	.word	0x3fe00000
 800c328:	4baf      	ldr	r3, [pc, #700]	; (800c5e8 <_dtoa_r+0x920>)
 800c32a:	f7f4 f965 	bl	80005f8 <__aeabi_dmul>
 800c32e:	4606      	mov	r6, r0
 800c330:	460f      	mov	r7, r1
 800c332:	e7ac      	b.n	800c28e <_dtoa_r+0x5c6>
 800c334:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800c338:	9d00      	ldr	r5, [sp, #0]
 800c33a:	4642      	mov	r2, r8
 800c33c:	464b      	mov	r3, r9
 800c33e:	4630      	mov	r0, r6
 800c340:	4639      	mov	r1, r7
 800c342:	f7f4 fa83 	bl	800084c <__aeabi_ddiv>
 800c346:	f7f4 fc07 	bl	8000b58 <__aeabi_d2iz>
 800c34a:	9002      	str	r0, [sp, #8]
 800c34c:	f7f4 f8ea 	bl	8000524 <__aeabi_i2d>
 800c350:	4642      	mov	r2, r8
 800c352:	464b      	mov	r3, r9
 800c354:	f7f4 f950 	bl	80005f8 <__aeabi_dmul>
 800c358:	4602      	mov	r2, r0
 800c35a:	460b      	mov	r3, r1
 800c35c:	4630      	mov	r0, r6
 800c35e:	4639      	mov	r1, r7
 800c360:	f7f3 ff92 	bl	8000288 <__aeabi_dsub>
 800c364:	9e02      	ldr	r6, [sp, #8]
 800c366:	9f01      	ldr	r7, [sp, #4]
 800c368:	3630      	adds	r6, #48	; 0x30
 800c36a:	f805 6b01 	strb.w	r6, [r5], #1
 800c36e:	9e00      	ldr	r6, [sp, #0]
 800c370:	1bae      	subs	r6, r5, r6
 800c372:	42b7      	cmp	r7, r6
 800c374:	4602      	mov	r2, r0
 800c376:	460b      	mov	r3, r1
 800c378:	d137      	bne.n	800c3ea <_dtoa_r+0x722>
 800c37a:	f7f3 ff87 	bl	800028c <__adddf3>
 800c37e:	4642      	mov	r2, r8
 800c380:	464b      	mov	r3, r9
 800c382:	4606      	mov	r6, r0
 800c384:	460f      	mov	r7, r1
 800c386:	f7f4 fbc7 	bl	8000b18 <__aeabi_dcmpgt>
 800c38a:	b9c8      	cbnz	r0, 800c3c0 <_dtoa_r+0x6f8>
 800c38c:	4642      	mov	r2, r8
 800c38e:	464b      	mov	r3, r9
 800c390:	4630      	mov	r0, r6
 800c392:	4639      	mov	r1, r7
 800c394:	f7f4 fb98 	bl	8000ac8 <__aeabi_dcmpeq>
 800c398:	b110      	cbz	r0, 800c3a0 <_dtoa_r+0x6d8>
 800c39a:	9b02      	ldr	r3, [sp, #8]
 800c39c:	07d9      	lsls	r1, r3, #31
 800c39e:	d40f      	bmi.n	800c3c0 <_dtoa_r+0x6f8>
 800c3a0:	4620      	mov	r0, r4
 800c3a2:	4659      	mov	r1, fp
 800c3a4:	f000 fac8 	bl	800c938 <_Bfree>
 800c3a8:	2300      	movs	r3, #0
 800c3aa:	702b      	strb	r3, [r5, #0]
 800c3ac:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800c3ae:	f10a 0001 	add.w	r0, sl, #1
 800c3b2:	6018      	str	r0, [r3, #0]
 800c3b4:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800c3b6:	2b00      	cmp	r3, #0
 800c3b8:	f43f acd8 	beq.w	800bd6c <_dtoa_r+0xa4>
 800c3bc:	601d      	str	r5, [r3, #0]
 800c3be:	e4d5      	b.n	800bd6c <_dtoa_r+0xa4>
 800c3c0:	f8cd a01c 	str.w	sl, [sp, #28]
 800c3c4:	462b      	mov	r3, r5
 800c3c6:	461d      	mov	r5, r3
 800c3c8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800c3cc:	2a39      	cmp	r2, #57	; 0x39
 800c3ce:	d108      	bne.n	800c3e2 <_dtoa_r+0x71a>
 800c3d0:	9a00      	ldr	r2, [sp, #0]
 800c3d2:	429a      	cmp	r2, r3
 800c3d4:	d1f7      	bne.n	800c3c6 <_dtoa_r+0x6fe>
 800c3d6:	9a07      	ldr	r2, [sp, #28]
 800c3d8:	9900      	ldr	r1, [sp, #0]
 800c3da:	3201      	adds	r2, #1
 800c3dc:	9207      	str	r2, [sp, #28]
 800c3de:	2230      	movs	r2, #48	; 0x30
 800c3e0:	700a      	strb	r2, [r1, #0]
 800c3e2:	781a      	ldrb	r2, [r3, #0]
 800c3e4:	3201      	adds	r2, #1
 800c3e6:	701a      	strb	r2, [r3, #0]
 800c3e8:	e78c      	b.n	800c304 <_dtoa_r+0x63c>
 800c3ea:	4b7f      	ldr	r3, [pc, #508]	; (800c5e8 <_dtoa_r+0x920>)
 800c3ec:	2200      	movs	r2, #0
 800c3ee:	f7f4 f903 	bl	80005f8 <__aeabi_dmul>
 800c3f2:	2200      	movs	r2, #0
 800c3f4:	2300      	movs	r3, #0
 800c3f6:	4606      	mov	r6, r0
 800c3f8:	460f      	mov	r7, r1
 800c3fa:	f7f4 fb65 	bl	8000ac8 <__aeabi_dcmpeq>
 800c3fe:	2800      	cmp	r0, #0
 800c400:	d09b      	beq.n	800c33a <_dtoa_r+0x672>
 800c402:	e7cd      	b.n	800c3a0 <_dtoa_r+0x6d8>
 800c404:	9a08      	ldr	r2, [sp, #32]
 800c406:	2a00      	cmp	r2, #0
 800c408:	f000 80c4 	beq.w	800c594 <_dtoa_r+0x8cc>
 800c40c:	9a05      	ldr	r2, [sp, #20]
 800c40e:	2a01      	cmp	r2, #1
 800c410:	f300 80a8 	bgt.w	800c564 <_dtoa_r+0x89c>
 800c414:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800c416:	2a00      	cmp	r2, #0
 800c418:	f000 80a0 	beq.w	800c55c <_dtoa_r+0x894>
 800c41c:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800c420:	9e06      	ldr	r6, [sp, #24]
 800c422:	4645      	mov	r5, r8
 800c424:	9a04      	ldr	r2, [sp, #16]
 800c426:	2101      	movs	r1, #1
 800c428:	441a      	add	r2, r3
 800c42a:	4620      	mov	r0, r4
 800c42c:	4498      	add	r8, r3
 800c42e:	9204      	str	r2, [sp, #16]
 800c430:	f000 fb3e 	bl	800cab0 <__i2b>
 800c434:	4607      	mov	r7, r0
 800c436:	2d00      	cmp	r5, #0
 800c438:	dd0b      	ble.n	800c452 <_dtoa_r+0x78a>
 800c43a:	9b04      	ldr	r3, [sp, #16]
 800c43c:	2b00      	cmp	r3, #0
 800c43e:	dd08      	ble.n	800c452 <_dtoa_r+0x78a>
 800c440:	42ab      	cmp	r3, r5
 800c442:	9a04      	ldr	r2, [sp, #16]
 800c444:	bfa8      	it	ge
 800c446:	462b      	movge	r3, r5
 800c448:	eba8 0803 	sub.w	r8, r8, r3
 800c44c:	1aed      	subs	r5, r5, r3
 800c44e:	1ad3      	subs	r3, r2, r3
 800c450:	9304      	str	r3, [sp, #16]
 800c452:	9b06      	ldr	r3, [sp, #24]
 800c454:	b1fb      	cbz	r3, 800c496 <_dtoa_r+0x7ce>
 800c456:	9b08      	ldr	r3, [sp, #32]
 800c458:	2b00      	cmp	r3, #0
 800c45a:	f000 809f 	beq.w	800c59c <_dtoa_r+0x8d4>
 800c45e:	2e00      	cmp	r6, #0
 800c460:	dd11      	ble.n	800c486 <_dtoa_r+0x7be>
 800c462:	4639      	mov	r1, r7
 800c464:	4632      	mov	r2, r6
 800c466:	4620      	mov	r0, r4
 800c468:	f000 fbde 	bl	800cc28 <__pow5mult>
 800c46c:	465a      	mov	r2, fp
 800c46e:	4601      	mov	r1, r0
 800c470:	4607      	mov	r7, r0
 800c472:	4620      	mov	r0, r4
 800c474:	f000 fb32 	bl	800cadc <__multiply>
 800c478:	4659      	mov	r1, fp
 800c47a:	9007      	str	r0, [sp, #28]
 800c47c:	4620      	mov	r0, r4
 800c47e:	f000 fa5b 	bl	800c938 <_Bfree>
 800c482:	9b07      	ldr	r3, [sp, #28]
 800c484:	469b      	mov	fp, r3
 800c486:	9b06      	ldr	r3, [sp, #24]
 800c488:	1b9a      	subs	r2, r3, r6
 800c48a:	d004      	beq.n	800c496 <_dtoa_r+0x7ce>
 800c48c:	4659      	mov	r1, fp
 800c48e:	4620      	mov	r0, r4
 800c490:	f000 fbca 	bl	800cc28 <__pow5mult>
 800c494:	4683      	mov	fp, r0
 800c496:	2101      	movs	r1, #1
 800c498:	4620      	mov	r0, r4
 800c49a:	f000 fb09 	bl	800cab0 <__i2b>
 800c49e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800c4a0:	2b00      	cmp	r3, #0
 800c4a2:	4606      	mov	r6, r0
 800c4a4:	dd7c      	ble.n	800c5a0 <_dtoa_r+0x8d8>
 800c4a6:	461a      	mov	r2, r3
 800c4a8:	4601      	mov	r1, r0
 800c4aa:	4620      	mov	r0, r4
 800c4ac:	f000 fbbc 	bl	800cc28 <__pow5mult>
 800c4b0:	9b05      	ldr	r3, [sp, #20]
 800c4b2:	2b01      	cmp	r3, #1
 800c4b4:	4606      	mov	r6, r0
 800c4b6:	dd76      	ble.n	800c5a6 <_dtoa_r+0x8de>
 800c4b8:	2300      	movs	r3, #0
 800c4ba:	9306      	str	r3, [sp, #24]
 800c4bc:	6933      	ldr	r3, [r6, #16]
 800c4be:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800c4c2:	6918      	ldr	r0, [r3, #16]
 800c4c4:	f000 faa4 	bl	800ca10 <__hi0bits>
 800c4c8:	f1c0 0020 	rsb	r0, r0, #32
 800c4cc:	9b04      	ldr	r3, [sp, #16]
 800c4ce:	4418      	add	r0, r3
 800c4d0:	f010 001f 	ands.w	r0, r0, #31
 800c4d4:	f000 8086 	beq.w	800c5e4 <_dtoa_r+0x91c>
 800c4d8:	f1c0 0320 	rsb	r3, r0, #32
 800c4dc:	2b04      	cmp	r3, #4
 800c4de:	dd7f      	ble.n	800c5e0 <_dtoa_r+0x918>
 800c4e0:	f1c0 001c 	rsb	r0, r0, #28
 800c4e4:	9b04      	ldr	r3, [sp, #16]
 800c4e6:	4403      	add	r3, r0
 800c4e8:	4480      	add	r8, r0
 800c4ea:	4405      	add	r5, r0
 800c4ec:	9304      	str	r3, [sp, #16]
 800c4ee:	f1b8 0f00 	cmp.w	r8, #0
 800c4f2:	dd05      	ble.n	800c500 <_dtoa_r+0x838>
 800c4f4:	4659      	mov	r1, fp
 800c4f6:	4642      	mov	r2, r8
 800c4f8:	4620      	mov	r0, r4
 800c4fa:	f000 fbef 	bl	800ccdc <__lshift>
 800c4fe:	4683      	mov	fp, r0
 800c500:	9b04      	ldr	r3, [sp, #16]
 800c502:	2b00      	cmp	r3, #0
 800c504:	dd05      	ble.n	800c512 <_dtoa_r+0x84a>
 800c506:	4631      	mov	r1, r6
 800c508:	461a      	mov	r2, r3
 800c50a:	4620      	mov	r0, r4
 800c50c:	f000 fbe6 	bl	800ccdc <__lshift>
 800c510:	4606      	mov	r6, r0
 800c512:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800c514:	2b00      	cmp	r3, #0
 800c516:	d069      	beq.n	800c5ec <_dtoa_r+0x924>
 800c518:	4631      	mov	r1, r6
 800c51a:	4658      	mov	r0, fp
 800c51c:	f000 fc4a 	bl	800cdb4 <__mcmp>
 800c520:	2800      	cmp	r0, #0
 800c522:	da63      	bge.n	800c5ec <_dtoa_r+0x924>
 800c524:	2300      	movs	r3, #0
 800c526:	4659      	mov	r1, fp
 800c528:	220a      	movs	r2, #10
 800c52a:	4620      	mov	r0, r4
 800c52c:	f000 fa26 	bl	800c97c <__multadd>
 800c530:	9b08      	ldr	r3, [sp, #32]
 800c532:	f10a 3aff 	add.w	sl, sl, #4294967295
 800c536:	4683      	mov	fp, r0
 800c538:	2b00      	cmp	r3, #0
 800c53a:	f000 818f 	beq.w	800c85c <_dtoa_r+0xb94>
 800c53e:	4639      	mov	r1, r7
 800c540:	2300      	movs	r3, #0
 800c542:	220a      	movs	r2, #10
 800c544:	4620      	mov	r0, r4
 800c546:	f000 fa19 	bl	800c97c <__multadd>
 800c54a:	f1b9 0f00 	cmp.w	r9, #0
 800c54e:	4607      	mov	r7, r0
 800c550:	f300 808e 	bgt.w	800c670 <_dtoa_r+0x9a8>
 800c554:	9b05      	ldr	r3, [sp, #20]
 800c556:	2b02      	cmp	r3, #2
 800c558:	dc50      	bgt.n	800c5fc <_dtoa_r+0x934>
 800c55a:	e089      	b.n	800c670 <_dtoa_r+0x9a8>
 800c55c:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800c55e:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800c562:	e75d      	b.n	800c420 <_dtoa_r+0x758>
 800c564:	9b01      	ldr	r3, [sp, #4]
 800c566:	1e5e      	subs	r6, r3, #1
 800c568:	9b06      	ldr	r3, [sp, #24]
 800c56a:	42b3      	cmp	r3, r6
 800c56c:	bfbf      	itttt	lt
 800c56e:	9b06      	ldrlt	r3, [sp, #24]
 800c570:	9606      	strlt	r6, [sp, #24]
 800c572:	1af2      	sublt	r2, r6, r3
 800c574:	9b0d      	ldrlt	r3, [sp, #52]	; 0x34
 800c576:	bfb6      	itet	lt
 800c578:	189b      	addlt	r3, r3, r2
 800c57a:	1b9e      	subge	r6, r3, r6
 800c57c:	930d      	strlt	r3, [sp, #52]	; 0x34
 800c57e:	9b01      	ldr	r3, [sp, #4]
 800c580:	bfb8      	it	lt
 800c582:	2600      	movlt	r6, #0
 800c584:	2b00      	cmp	r3, #0
 800c586:	bfb5      	itete	lt
 800c588:	eba8 0503 	sublt.w	r5, r8, r3
 800c58c:	9b01      	ldrge	r3, [sp, #4]
 800c58e:	2300      	movlt	r3, #0
 800c590:	4645      	movge	r5, r8
 800c592:	e747      	b.n	800c424 <_dtoa_r+0x75c>
 800c594:	9e06      	ldr	r6, [sp, #24]
 800c596:	9f08      	ldr	r7, [sp, #32]
 800c598:	4645      	mov	r5, r8
 800c59a:	e74c      	b.n	800c436 <_dtoa_r+0x76e>
 800c59c:	9a06      	ldr	r2, [sp, #24]
 800c59e:	e775      	b.n	800c48c <_dtoa_r+0x7c4>
 800c5a0:	9b05      	ldr	r3, [sp, #20]
 800c5a2:	2b01      	cmp	r3, #1
 800c5a4:	dc18      	bgt.n	800c5d8 <_dtoa_r+0x910>
 800c5a6:	9b02      	ldr	r3, [sp, #8]
 800c5a8:	b9b3      	cbnz	r3, 800c5d8 <_dtoa_r+0x910>
 800c5aa:	9b03      	ldr	r3, [sp, #12]
 800c5ac:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800c5b0:	b9a3      	cbnz	r3, 800c5dc <_dtoa_r+0x914>
 800c5b2:	9b03      	ldr	r3, [sp, #12]
 800c5b4:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800c5b8:	0d1b      	lsrs	r3, r3, #20
 800c5ba:	051b      	lsls	r3, r3, #20
 800c5bc:	b12b      	cbz	r3, 800c5ca <_dtoa_r+0x902>
 800c5be:	9b04      	ldr	r3, [sp, #16]
 800c5c0:	3301      	adds	r3, #1
 800c5c2:	9304      	str	r3, [sp, #16]
 800c5c4:	f108 0801 	add.w	r8, r8, #1
 800c5c8:	2301      	movs	r3, #1
 800c5ca:	9306      	str	r3, [sp, #24]
 800c5cc:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800c5ce:	2b00      	cmp	r3, #0
 800c5d0:	f47f af74 	bne.w	800c4bc <_dtoa_r+0x7f4>
 800c5d4:	2001      	movs	r0, #1
 800c5d6:	e779      	b.n	800c4cc <_dtoa_r+0x804>
 800c5d8:	2300      	movs	r3, #0
 800c5da:	e7f6      	b.n	800c5ca <_dtoa_r+0x902>
 800c5dc:	9b02      	ldr	r3, [sp, #8]
 800c5de:	e7f4      	b.n	800c5ca <_dtoa_r+0x902>
 800c5e0:	d085      	beq.n	800c4ee <_dtoa_r+0x826>
 800c5e2:	4618      	mov	r0, r3
 800c5e4:	301c      	adds	r0, #28
 800c5e6:	e77d      	b.n	800c4e4 <_dtoa_r+0x81c>
 800c5e8:	40240000 	.word	0x40240000
 800c5ec:	9b01      	ldr	r3, [sp, #4]
 800c5ee:	2b00      	cmp	r3, #0
 800c5f0:	dc38      	bgt.n	800c664 <_dtoa_r+0x99c>
 800c5f2:	9b05      	ldr	r3, [sp, #20]
 800c5f4:	2b02      	cmp	r3, #2
 800c5f6:	dd35      	ble.n	800c664 <_dtoa_r+0x99c>
 800c5f8:	f8dd 9004 	ldr.w	r9, [sp, #4]
 800c5fc:	f1b9 0f00 	cmp.w	r9, #0
 800c600:	d10d      	bne.n	800c61e <_dtoa_r+0x956>
 800c602:	4631      	mov	r1, r6
 800c604:	464b      	mov	r3, r9
 800c606:	2205      	movs	r2, #5
 800c608:	4620      	mov	r0, r4
 800c60a:	f000 f9b7 	bl	800c97c <__multadd>
 800c60e:	4601      	mov	r1, r0
 800c610:	4606      	mov	r6, r0
 800c612:	4658      	mov	r0, fp
 800c614:	f000 fbce 	bl	800cdb4 <__mcmp>
 800c618:	2800      	cmp	r0, #0
 800c61a:	f73f adbd 	bgt.w	800c198 <_dtoa_r+0x4d0>
 800c61e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c620:	9d00      	ldr	r5, [sp, #0]
 800c622:	ea6f 0a03 	mvn.w	sl, r3
 800c626:	f04f 0800 	mov.w	r8, #0
 800c62a:	4631      	mov	r1, r6
 800c62c:	4620      	mov	r0, r4
 800c62e:	f000 f983 	bl	800c938 <_Bfree>
 800c632:	2f00      	cmp	r7, #0
 800c634:	f43f aeb4 	beq.w	800c3a0 <_dtoa_r+0x6d8>
 800c638:	f1b8 0f00 	cmp.w	r8, #0
 800c63c:	d005      	beq.n	800c64a <_dtoa_r+0x982>
 800c63e:	45b8      	cmp	r8, r7
 800c640:	d003      	beq.n	800c64a <_dtoa_r+0x982>
 800c642:	4641      	mov	r1, r8
 800c644:	4620      	mov	r0, r4
 800c646:	f000 f977 	bl	800c938 <_Bfree>
 800c64a:	4639      	mov	r1, r7
 800c64c:	4620      	mov	r0, r4
 800c64e:	f000 f973 	bl	800c938 <_Bfree>
 800c652:	e6a5      	b.n	800c3a0 <_dtoa_r+0x6d8>
 800c654:	2600      	movs	r6, #0
 800c656:	4637      	mov	r7, r6
 800c658:	e7e1      	b.n	800c61e <_dtoa_r+0x956>
 800c65a:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 800c65c:	f8dd a01c 	ldr.w	sl, [sp, #28]
 800c660:	4637      	mov	r7, r6
 800c662:	e599      	b.n	800c198 <_dtoa_r+0x4d0>
 800c664:	9b08      	ldr	r3, [sp, #32]
 800c666:	f8dd 9004 	ldr.w	r9, [sp, #4]
 800c66a:	2b00      	cmp	r3, #0
 800c66c:	f000 80fd 	beq.w	800c86a <_dtoa_r+0xba2>
 800c670:	2d00      	cmp	r5, #0
 800c672:	dd05      	ble.n	800c680 <_dtoa_r+0x9b8>
 800c674:	4639      	mov	r1, r7
 800c676:	462a      	mov	r2, r5
 800c678:	4620      	mov	r0, r4
 800c67a:	f000 fb2f 	bl	800ccdc <__lshift>
 800c67e:	4607      	mov	r7, r0
 800c680:	9b06      	ldr	r3, [sp, #24]
 800c682:	2b00      	cmp	r3, #0
 800c684:	d05c      	beq.n	800c740 <_dtoa_r+0xa78>
 800c686:	6879      	ldr	r1, [r7, #4]
 800c688:	4620      	mov	r0, r4
 800c68a:	f000 f915 	bl	800c8b8 <_Balloc>
 800c68e:	4605      	mov	r5, r0
 800c690:	b928      	cbnz	r0, 800c69e <_dtoa_r+0x9d6>
 800c692:	4b80      	ldr	r3, [pc, #512]	; (800c894 <_dtoa_r+0xbcc>)
 800c694:	4602      	mov	r2, r0
 800c696:	f240 21ea 	movw	r1, #746	; 0x2ea
 800c69a:	f7ff bb2e 	b.w	800bcfa <_dtoa_r+0x32>
 800c69e:	693a      	ldr	r2, [r7, #16]
 800c6a0:	3202      	adds	r2, #2
 800c6a2:	0092      	lsls	r2, r2, #2
 800c6a4:	f107 010c 	add.w	r1, r7, #12
 800c6a8:	300c      	adds	r0, #12
 800c6aa:	f7fe fde1 	bl	800b270 <memcpy>
 800c6ae:	2201      	movs	r2, #1
 800c6b0:	4629      	mov	r1, r5
 800c6b2:	4620      	mov	r0, r4
 800c6b4:	f000 fb12 	bl	800ccdc <__lshift>
 800c6b8:	9b00      	ldr	r3, [sp, #0]
 800c6ba:	3301      	adds	r3, #1
 800c6bc:	9301      	str	r3, [sp, #4]
 800c6be:	9b00      	ldr	r3, [sp, #0]
 800c6c0:	444b      	add	r3, r9
 800c6c2:	9307      	str	r3, [sp, #28]
 800c6c4:	9b02      	ldr	r3, [sp, #8]
 800c6c6:	f003 0301 	and.w	r3, r3, #1
 800c6ca:	46b8      	mov	r8, r7
 800c6cc:	9306      	str	r3, [sp, #24]
 800c6ce:	4607      	mov	r7, r0
 800c6d0:	9b01      	ldr	r3, [sp, #4]
 800c6d2:	4631      	mov	r1, r6
 800c6d4:	3b01      	subs	r3, #1
 800c6d6:	4658      	mov	r0, fp
 800c6d8:	9302      	str	r3, [sp, #8]
 800c6da:	f7ff fa69 	bl	800bbb0 <quorem>
 800c6de:	4603      	mov	r3, r0
 800c6e0:	3330      	adds	r3, #48	; 0x30
 800c6e2:	9004      	str	r0, [sp, #16]
 800c6e4:	4641      	mov	r1, r8
 800c6e6:	4658      	mov	r0, fp
 800c6e8:	9308      	str	r3, [sp, #32]
 800c6ea:	f000 fb63 	bl	800cdb4 <__mcmp>
 800c6ee:	463a      	mov	r2, r7
 800c6f0:	4681      	mov	r9, r0
 800c6f2:	4631      	mov	r1, r6
 800c6f4:	4620      	mov	r0, r4
 800c6f6:	f000 fb79 	bl	800cdec <__mdiff>
 800c6fa:	68c2      	ldr	r2, [r0, #12]
 800c6fc:	9b08      	ldr	r3, [sp, #32]
 800c6fe:	4605      	mov	r5, r0
 800c700:	bb02      	cbnz	r2, 800c744 <_dtoa_r+0xa7c>
 800c702:	4601      	mov	r1, r0
 800c704:	4658      	mov	r0, fp
 800c706:	f000 fb55 	bl	800cdb4 <__mcmp>
 800c70a:	9b08      	ldr	r3, [sp, #32]
 800c70c:	4602      	mov	r2, r0
 800c70e:	4629      	mov	r1, r5
 800c710:	4620      	mov	r0, r4
 800c712:	e9cd 3208 	strd	r3, r2, [sp, #32]
 800c716:	f000 f90f 	bl	800c938 <_Bfree>
 800c71a:	9b05      	ldr	r3, [sp, #20]
 800c71c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800c71e:	9d01      	ldr	r5, [sp, #4]
 800c720:	ea43 0102 	orr.w	r1, r3, r2
 800c724:	9b06      	ldr	r3, [sp, #24]
 800c726:	430b      	orrs	r3, r1
 800c728:	9b08      	ldr	r3, [sp, #32]
 800c72a:	d10d      	bne.n	800c748 <_dtoa_r+0xa80>
 800c72c:	2b39      	cmp	r3, #57	; 0x39
 800c72e:	d029      	beq.n	800c784 <_dtoa_r+0xabc>
 800c730:	f1b9 0f00 	cmp.w	r9, #0
 800c734:	dd01      	ble.n	800c73a <_dtoa_r+0xa72>
 800c736:	9b04      	ldr	r3, [sp, #16]
 800c738:	3331      	adds	r3, #49	; 0x31
 800c73a:	9a02      	ldr	r2, [sp, #8]
 800c73c:	7013      	strb	r3, [r2, #0]
 800c73e:	e774      	b.n	800c62a <_dtoa_r+0x962>
 800c740:	4638      	mov	r0, r7
 800c742:	e7b9      	b.n	800c6b8 <_dtoa_r+0x9f0>
 800c744:	2201      	movs	r2, #1
 800c746:	e7e2      	b.n	800c70e <_dtoa_r+0xa46>
 800c748:	f1b9 0f00 	cmp.w	r9, #0
 800c74c:	db06      	blt.n	800c75c <_dtoa_r+0xa94>
 800c74e:	9905      	ldr	r1, [sp, #20]
 800c750:	ea41 0909 	orr.w	r9, r1, r9
 800c754:	9906      	ldr	r1, [sp, #24]
 800c756:	ea59 0101 	orrs.w	r1, r9, r1
 800c75a:	d120      	bne.n	800c79e <_dtoa_r+0xad6>
 800c75c:	2a00      	cmp	r2, #0
 800c75e:	ddec      	ble.n	800c73a <_dtoa_r+0xa72>
 800c760:	4659      	mov	r1, fp
 800c762:	2201      	movs	r2, #1
 800c764:	4620      	mov	r0, r4
 800c766:	9301      	str	r3, [sp, #4]
 800c768:	f000 fab8 	bl	800ccdc <__lshift>
 800c76c:	4631      	mov	r1, r6
 800c76e:	4683      	mov	fp, r0
 800c770:	f000 fb20 	bl	800cdb4 <__mcmp>
 800c774:	2800      	cmp	r0, #0
 800c776:	9b01      	ldr	r3, [sp, #4]
 800c778:	dc02      	bgt.n	800c780 <_dtoa_r+0xab8>
 800c77a:	d1de      	bne.n	800c73a <_dtoa_r+0xa72>
 800c77c:	07da      	lsls	r2, r3, #31
 800c77e:	d5dc      	bpl.n	800c73a <_dtoa_r+0xa72>
 800c780:	2b39      	cmp	r3, #57	; 0x39
 800c782:	d1d8      	bne.n	800c736 <_dtoa_r+0xa6e>
 800c784:	9a02      	ldr	r2, [sp, #8]
 800c786:	2339      	movs	r3, #57	; 0x39
 800c788:	7013      	strb	r3, [r2, #0]
 800c78a:	462b      	mov	r3, r5
 800c78c:	461d      	mov	r5, r3
 800c78e:	3b01      	subs	r3, #1
 800c790:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800c794:	2a39      	cmp	r2, #57	; 0x39
 800c796:	d050      	beq.n	800c83a <_dtoa_r+0xb72>
 800c798:	3201      	adds	r2, #1
 800c79a:	701a      	strb	r2, [r3, #0]
 800c79c:	e745      	b.n	800c62a <_dtoa_r+0x962>
 800c79e:	2a00      	cmp	r2, #0
 800c7a0:	dd03      	ble.n	800c7aa <_dtoa_r+0xae2>
 800c7a2:	2b39      	cmp	r3, #57	; 0x39
 800c7a4:	d0ee      	beq.n	800c784 <_dtoa_r+0xabc>
 800c7a6:	3301      	adds	r3, #1
 800c7a8:	e7c7      	b.n	800c73a <_dtoa_r+0xa72>
 800c7aa:	9a01      	ldr	r2, [sp, #4]
 800c7ac:	9907      	ldr	r1, [sp, #28]
 800c7ae:	f802 3c01 	strb.w	r3, [r2, #-1]
 800c7b2:	428a      	cmp	r2, r1
 800c7b4:	d02a      	beq.n	800c80c <_dtoa_r+0xb44>
 800c7b6:	4659      	mov	r1, fp
 800c7b8:	2300      	movs	r3, #0
 800c7ba:	220a      	movs	r2, #10
 800c7bc:	4620      	mov	r0, r4
 800c7be:	f000 f8dd 	bl	800c97c <__multadd>
 800c7c2:	45b8      	cmp	r8, r7
 800c7c4:	4683      	mov	fp, r0
 800c7c6:	f04f 0300 	mov.w	r3, #0
 800c7ca:	f04f 020a 	mov.w	r2, #10
 800c7ce:	4641      	mov	r1, r8
 800c7d0:	4620      	mov	r0, r4
 800c7d2:	d107      	bne.n	800c7e4 <_dtoa_r+0xb1c>
 800c7d4:	f000 f8d2 	bl	800c97c <__multadd>
 800c7d8:	4680      	mov	r8, r0
 800c7da:	4607      	mov	r7, r0
 800c7dc:	9b01      	ldr	r3, [sp, #4]
 800c7de:	3301      	adds	r3, #1
 800c7e0:	9301      	str	r3, [sp, #4]
 800c7e2:	e775      	b.n	800c6d0 <_dtoa_r+0xa08>
 800c7e4:	f000 f8ca 	bl	800c97c <__multadd>
 800c7e8:	4639      	mov	r1, r7
 800c7ea:	4680      	mov	r8, r0
 800c7ec:	2300      	movs	r3, #0
 800c7ee:	220a      	movs	r2, #10
 800c7f0:	4620      	mov	r0, r4
 800c7f2:	f000 f8c3 	bl	800c97c <__multadd>
 800c7f6:	4607      	mov	r7, r0
 800c7f8:	e7f0      	b.n	800c7dc <_dtoa_r+0xb14>
 800c7fa:	f1b9 0f00 	cmp.w	r9, #0
 800c7fe:	9a00      	ldr	r2, [sp, #0]
 800c800:	bfcc      	ite	gt
 800c802:	464d      	movgt	r5, r9
 800c804:	2501      	movle	r5, #1
 800c806:	4415      	add	r5, r2
 800c808:	f04f 0800 	mov.w	r8, #0
 800c80c:	4659      	mov	r1, fp
 800c80e:	2201      	movs	r2, #1
 800c810:	4620      	mov	r0, r4
 800c812:	9301      	str	r3, [sp, #4]
 800c814:	f000 fa62 	bl	800ccdc <__lshift>
 800c818:	4631      	mov	r1, r6
 800c81a:	4683      	mov	fp, r0
 800c81c:	f000 faca 	bl	800cdb4 <__mcmp>
 800c820:	2800      	cmp	r0, #0
 800c822:	dcb2      	bgt.n	800c78a <_dtoa_r+0xac2>
 800c824:	d102      	bne.n	800c82c <_dtoa_r+0xb64>
 800c826:	9b01      	ldr	r3, [sp, #4]
 800c828:	07db      	lsls	r3, r3, #31
 800c82a:	d4ae      	bmi.n	800c78a <_dtoa_r+0xac2>
 800c82c:	462b      	mov	r3, r5
 800c82e:	461d      	mov	r5, r3
 800c830:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800c834:	2a30      	cmp	r2, #48	; 0x30
 800c836:	d0fa      	beq.n	800c82e <_dtoa_r+0xb66>
 800c838:	e6f7      	b.n	800c62a <_dtoa_r+0x962>
 800c83a:	9a00      	ldr	r2, [sp, #0]
 800c83c:	429a      	cmp	r2, r3
 800c83e:	d1a5      	bne.n	800c78c <_dtoa_r+0xac4>
 800c840:	f10a 0a01 	add.w	sl, sl, #1
 800c844:	2331      	movs	r3, #49	; 0x31
 800c846:	e779      	b.n	800c73c <_dtoa_r+0xa74>
 800c848:	4b13      	ldr	r3, [pc, #76]	; (800c898 <_dtoa_r+0xbd0>)
 800c84a:	f7ff baaf 	b.w	800bdac <_dtoa_r+0xe4>
 800c84e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800c850:	2b00      	cmp	r3, #0
 800c852:	f47f aa86 	bne.w	800bd62 <_dtoa_r+0x9a>
 800c856:	4b11      	ldr	r3, [pc, #68]	; (800c89c <_dtoa_r+0xbd4>)
 800c858:	f7ff baa8 	b.w	800bdac <_dtoa_r+0xe4>
 800c85c:	f1b9 0f00 	cmp.w	r9, #0
 800c860:	dc03      	bgt.n	800c86a <_dtoa_r+0xba2>
 800c862:	9b05      	ldr	r3, [sp, #20]
 800c864:	2b02      	cmp	r3, #2
 800c866:	f73f aec9 	bgt.w	800c5fc <_dtoa_r+0x934>
 800c86a:	9d00      	ldr	r5, [sp, #0]
 800c86c:	4631      	mov	r1, r6
 800c86e:	4658      	mov	r0, fp
 800c870:	f7ff f99e 	bl	800bbb0 <quorem>
 800c874:	f100 0330 	add.w	r3, r0, #48	; 0x30
 800c878:	f805 3b01 	strb.w	r3, [r5], #1
 800c87c:	9a00      	ldr	r2, [sp, #0]
 800c87e:	1aaa      	subs	r2, r5, r2
 800c880:	4591      	cmp	r9, r2
 800c882:	ddba      	ble.n	800c7fa <_dtoa_r+0xb32>
 800c884:	4659      	mov	r1, fp
 800c886:	2300      	movs	r3, #0
 800c888:	220a      	movs	r2, #10
 800c88a:	4620      	mov	r0, r4
 800c88c:	f000 f876 	bl	800c97c <__multadd>
 800c890:	4683      	mov	fp, r0
 800c892:	e7eb      	b.n	800c86c <_dtoa_r+0xba4>
 800c894:	0800e217 	.word	0x0800e217
 800c898:	0800e170 	.word	0x0800e170
 800c89c:	0800e194 	.word	0x0800e194

0800c8a0 <_localeconv_r>:
 800c8a0:	4800      	ldr	r0, [pc, #0]	; (800c8a4 <_localeconv_r+0x4>)
 800c8a2:	4770      	bx	lr
 800c8a4:	20000168 	.word	0x20000168

0800c8a8 <malloc>:
 800c8a8:	4b02      	ldr	r3, [pc, #8]	; (800c8b4 <malloc+0xc>)
 800c8aa:	4601      	mov	r1, r0
 800c8ac:	6818      	ldr	r0, [r3, #0]
 800c8ae:	f000 bbe1 	b.w	800d074 <_malloc_r>
 800c8b2:	bf00      	nop
 800c8b4:	20000014 	.word	0x20000014

0800c8b8 <_Balloc>:
 800c8b8:	b570      	push	{r4, r5, r6, lr}
 800c8ba:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800c8bc:	4604      	mov	r4, r0
 800c8be:	460d      	mov	r5, r1
 800c8c0:	b976      	cbnz	r6, 800c8e0 <_Balloc+0x28>
 800c8c2:	2010      	movs	r0, #16
 800c8c4:	f7ff fff0 	bl	800c8a8 <malloc>
 800c8c8:	4602      	mov	r2, r0
 800c8ca:	6260      	str	r0, [r4, #36]	; 0x24
 800c8cc:	b920      	cbnz	r0, 800c8d8 <_Balloc+0x20>
 800c8ce:	4b18      	ldr	r3, [pc, #96]	; (800c930 <_Balloc+0x78>)
 800c8d0:	4818      	ldr	r0, [pc, #96]	; (800c934 <_Balloc+0x7c>)
 800c8d2:	2166      	movs	r1, #102	; 0x66
 800c8d4:	f000 fd94 	bl	800d400 <__assert_func>
 800c8d8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800c8dc:	6006      	str	r6, [r0, #0]
 800c8de:	60c6      	str	r6, [r0, #12]
 800c8e0:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800c8e2:	68f3      	ldr	r3, [r6, #12]
 800c8e4:	b183      	cbz	r3, 800c908 <_Balloc+0x50>
 800c8e6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800c8e8:	68db      	ldr	r3, [r3, #12]
 800c8ea:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800c8ee:	b9b8      	cbnz	r0, 800c920 <_Balloc+0x68>
 800c8f0:	2101      	movs	r1, #1
 800c8f2:	fa01 f605 	lsl.w	r6, r1, r5
 800c8f6:	1d72      	adds	r2, r6, #5
 800c8f8:	0092      	lsls	r2, r2, #2
 800c8fa:	4620      	mov	r0, r4
 800c8fc:	f000 fb5a 	bl	800cfb4 <_calloc_r>
 800c900:	b160      	cbz	r0, 800c91c <_Balloc+0x64>
 800c902:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800c906:	e00e      	b.n	800c926 <_Balloc+0x6e>
 800c908:	2221      	movs	r2, #33	; 0x21
 800c90a:	2104      	movs	r1, #4
 800c90c:	4620      	mov	r0, r4
 800c90e:	f000 fb51 	bl	800cfb4 <_calloc_r>
 800c912:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800c914:	60f0      	str	r0, [r6, #12]
 800c916:	68db      	ldr	r3, [r3, #12]
 800c918:	2b00      	cmp	r3, #0
 800c91a:	d1e4      	bne.n	800c8e6 <_Balloc+0x2e>
 800c91c:	2000      	movs	r0, #0
 800c91e:	bd70      	pop	{r4, r5, r6, pc}
 800c920:	6802      	ldr	r2, [r0, #0]
 800c922:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800c926:	2300      	movs	r3, #0
 800c928:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800c92c:	e7f7      	b.n	800c91e <_Balloc+0x66>
 800c92e:	bf00      	nop
 800c930:	0800e1a1 	.word	0x0800e1a1
 800c934:	0800e228 	.word	0x0800e228

0800c938 <_Bfree>:
 800c938:	b570      	push	{r4, r5, r6, lr}
 800c93a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800c93c:	4605      	mov	r5, r0
 800c93e:	460c      	mov	r4, r1
 800c940:	b976      	cbnz	r6, 800c960 <_Bfree+0x28>
 800c942:	2010      	movs	r0, #16
 800c944:	f7ff ffb0 	bl	800c8a8 <malloc>
 800c948:	4602      	mov	r2, r0
 800c94a:	6268      	str	r0, [r5, #36]	; 0x24
 800c94c:	b920      	cbnz	r0, 800c958 <_Bfree+0x20>
 800c94e:	4b09      	ldr	r3, [pc, #36]	; (800c974 <_Bfree+0x3c>)
 800c950:	4809      	ldr	r0, [pc, #36]	; (800c978 <_Bfree+0x40>)
 800c952:	218a      	movs	r1, #138	; 0x8a
 800c954:	f000 fd54 	bl	800d400 <__assert_func>
 800c958:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800c95c:	6006      	str	r6, [r0, #0]
 800c95e:	60c6      	str	r6, [r0, #12]
 800c960:	b13c      	cbz	r4, 800c972 <_Bfree+0x3a>
 800c962:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800c964:	6862      	ldr	r2, [r4, #4]
 800c966:	68db      	ldr	r3, [r3, #12]
 800c968:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800c96c:	6021      	str	r1, [r4, #0]
 800c96e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800c972:	bd70      	pop	{r4, r5, r6, pc}
 800c974:	0800e1a1 	.word	0x0800e1a1
 800c978:	0800e228 	.word	0x0800e228

0800c97c <__multadd>:
 800c97c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c980:	690e      	ldr	r6, [r1, #16]
 800c982:	4607      	mov	r7, r0
 800c984:	4698      	mov	r8, r3
 800c986:	460c      	mov	r4, r1
 800c988:	f101 0014 	add.w	r0, r1, #20
 800c98c:	2300      	movs	r3, #0
 800c98e:	6805      	ldr	r5, [r0, #0]
 800c990:	b2a9      	uxth	r1, r5
 800c992:	fb02 8101 	mla	r1, r2, r1, r8
 800c996:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 800c99a:	0c2d      	lsrs	r5, r5, #16
 800c99c:	fb02 c505 	mla	r5, r2, r5, ip
 800c9a0:	b289      	uxth	r1, r1
 800c9a2:	3301      	adds	r3, #1
 800c9a4:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 800c9a8:	429e      	cmp	r6, r3
 800c9aa:	f840 1b04 	str.w	r1, [r0], #4
 800c9ae:	ea4f 4815 	mov.w	r8, r5, lsr #16
 800c9b2:	dcec      	bgt.n	800c98e <__multadd+0x12>
 800c9b4:	f1b8 0f00 	cmp.w	r8, #0
 800c9b8:	d022      	beq.n	800ca00 <__multadd+0x84>
 800c9ba:	68a3      	ldr	r3, [r4, #8]
 800c9bc:	42b3      	cmp	r3, r6
 800c9be:	dc19      	bgt.n	800c9f4 <__multadd+0x78>
 800c9c0:	6861      	ldr	r1, [r4, #4]
 800c9c2:	4638      	mov	r0, r7
 800c9c4:	3101      	adds	r1, #1
 800c9c6:	f7ff ff77 	bl	800c8b8 <_Balloc>
 800c9ca:	4605      	mov	r5, r0
 800c9cc:	b928      	cbnz	r0, 800c9da <__multadd+0x5e>
 800c9ce:	4602      	mov	r2, r0
 800c9d0:	4b0d      	ldr	r3, [pc, #52]	; (800ca08 <__multadd+0x8c>)
 800c9d2:	480e      	ldr	r0, [pc, #56]	; (800ca0c <__multadd+0x90>)
 800c9d4:	21b5      	movs	r1, #181	; 0xb5
 800c9d6:	f000 fd13 	bl	800d400 <__assert_func>
 800c9da:	6922      	ldr	r2, [r4, #16]
 800c9dc:	3202      	adds	r2, #2
 800c9de:	f104 010c 	add.w	r1, r4, #12
 800c9e2:	0092      	lsls	r2, r2, #2
 800c9e4:	300c      	adds	r0, #12
 800c9e6:	f7fe fc43 	bl	800b270 <memcpy>
 800c9ea:	4621      	mov	r1, r4
 800c9ec:	4638      	mov	r0, r7
 800c9ee:	f7ff ffa3 	bl	800c938 <_Bfree>
 800c9f2:	462c      	mov	r4, r5
 800c9f4:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 800c9f8:	3601      	adds	r6, #1
 800c9fa:	f8c3 8014 	str.w	r8, [r3, #20]
 800c9fe:	6126      	str	r6, [r4, #16]
 800ca00:	4620      	mov	r0, r4
 800ca02:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ca06:	bf00      	nop
 800ca08:	0800e217 	.word	0x0800e217
 800ca0c:	0800e228 	.word	0x0800e228

0800ca10 <__hi0bits>:
 800ca10:	0c03      	lsrs	r3, r0, #16
 800ca12:	041b      	lsls	r3, r3, #16
 800ca14:	b9d3      	cbnz	r3, 800ca4c <__hi0bits+0x3c>
 800ca16:	0400      	lsls	r0, r0, #16
 800ca18:	2310      	movs	r3, #16
 800ca1a:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800ca1e:	bf04      	itt	eq
 800ca20:	0200      	lsleq	r0, r0, #8
 800ca22:	3308      	addeq	r3, #8
 800ca24:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800ca28:	bf04      	itt	eq
 800ca2a:	0100      	lsleq	r0, r0, #4
 800ca2c:	3304      	addeq	r3, #4
 800ca2e:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800ca32:	bf04      	itt	eq
 800ca34:	0080      	lsleq	r0, r0, #2
 800ca36:	3302      	addeq	r3, #2
 800ca38:	2800      	cmp	r0, #0
 800ca3a:	db05      	blt.n	800ca48 <__hi0bits+0x38>
 800ca3c:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800ca40:	f103 0301 	add.w	r3, r3, #1
 800ca44:	bf08      	it	eq
 800ca46:	2320      	moveq	r3, #32
 800ca48:	4618      	mov	r0, r3
 800ca4a:	4770      	bx	lr
 800ca4c:	2300      	movs	r3, #0
 800ca4e:	e7e4      	b.n	800ca1a <__hi0bits+0xa>

0800ca50 <__lo0bits>:
 800ca50:	6803      	ldr	r3, [r0, #0]
 800ca52:	f013 0207 	ands.w	r2, r3, #7
 800ca56:	4601      	mov	r1, r0
 800ca58:	d00b      	beq.n	800ca72 <__lo0bits+0x22>
 800ca5a:	07da      	lsls	r2, r3, #31
 800ca5c:	d424      	bmi.n	800caa8 <__lo0bits+0x58>
 800ca5e:	0798      	lsls	r0, r3, #30
 800ca60:	bf49      	itett	mi
 800ca62:	085b      	lsrmi	r3, r3, #1
 800ca64:	089b      	lsrpl	r3, r3, #2
 800ca66:	2001      	movmi	r0, #1
 800ca68:	600b      	strmi	r3, [r1, #0]
 800ca6a:	bf5c      	itt	pl
 800ca6c:	600b      	strpl	r3, [r1, #0]
 800ca6e:	2002      	movpl	r0, #2
 800ca70:	4770      	bx	lr
 800ca72:	b298      	uxth	r0, r3
 800ca74:	b9b0      	cbnz	r0, 800caa4 <__lo0bits+0x54>
 800ca76:	0c1b      	lsrs	r3, r3, #16
 800ca78:	2010      	movs	r0, #16
 800ca7a:	f013 0fff 	tst.w	r3, #255	; 0xff
 800ca7e:	bf04      	itt	eq
 800ca80:	0a1b      	lsreq	r3, r3, #8
 800ca82:	3008      	addeq	r0, #8
 800ca84:	071a      	lsls	r2, r3, #28
 800ca86:	bf04      	itt	eq
 800ca88:	091b      	lsreq	r3, r3, #4
 800ca8a:	3004      	addeq	r0, #4
 800ca8c:	079a      	lsls	r2, r3, #30
 800ca8e:	bf04      	itt	eq
 800ca90:	089b      	lsreq	r3, r3, #2
 800ca92:	3002      	addeq	r0, #2
 800ca94:	07da      	lsls	r2, r3, #31
 800ca96:	d403      	bmi.n	800caa0 <__lo0bits+0x50>
 800ca98:	085b      	lsrs	r3, r3, #1
 800ca9a:	f100 0001 	add.w	r0, r0, #1
 800ca9e:	d005      	beq.n	800caac <__lo0bits+0x5c>
 800caa0:	600b      	str	r3, [r1, #0]
 800caa2:	4770      	bx	lr
 800caa4:	4610      	mov	r0, r2
 800caa6:	e7e8      	b.n	800ca7a <__lo0bits+0x2a>
 800caa8:	2000      	movs	r0, #0
 800caaa:	4770      	bx	lr
 800caac:	2020      	movs	r0, #32
 800caae:	4770      	bx	lr

0800cab0 <__i2b>:
 800cab0:	b510      	push	{r4, lr}
 800cab2:	460c      	mov	r4, r1
 800cab4:	2101      	movs	r1, #1
 800cab6:	f7ff feff 	bl	800c8b8 <_Balloc>
 800caba:	4602      	mov	r2, r0
 800cabc:	b928      	cbnz	r0, 800caca <__i2b+0x1a>
 800cabe:	4b05      	ldr	r3, [pc, #20]	; (800cad4 <__i2b+0x24>)
 800cac0:	4805      	ldr	r0, [pc, #20]	; (800cad8 <__i2b+0x28>)
 800cac2:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800cac6:	f000 fc9b 	bl	800d400 <__assert_func>
 800caca:	2301      	movs	r3, #1
 800cacc:	6144      	str	r4, [r0, #20]
 800cace:	6103      	str	r3, [r0, #16]
 800cad0:	bd10      	pop	{r4, pc}
 800cad2:	bf00      	nop
 800cad4:	0800e217 	.word	0x0800e217
 800cad8:	0800e228 	.word	0x0800e228

0800cadc <__multiply>:
 800cadc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cae0:	4614      	mov	r4, r2
 800cae2:	690a      	ldr	r2, [r1, #16]
 800cae4:	6923      	ldr	r3, [r4, #16]
 800cae6:	429a      	cmp	r2, r3
 800cae8:	bfb8      	it	lt
 800caea:	460b      	movlt	r3, r1
 800caec:	460d      	mov	r5, r1
 800caee:	bfbc      	itt	lt
 800caf0:	4625      	movlt	r5, r4
 800caf2:	461c      	movlt	r4, r3
 800caf4:	f8d5 a010 	ldr.w	sl, [r5, #16]
 800caf8:	f8d4 9010 	ldr.w	r9, [r4, #16]
 800cafc:	68ab      	ldr	r3, [r5, #8]
 800cafe:	6869      	ldr	r1, [r5, #4]
 800cb00:	eb0a 0709 	add.w	r7, sl, r9
 800cb04:	42bb      	cmp	r3, r7
 800cb06:	b085      	sub	sp, #20
 800cb08:	bfb8      	it	lt
 800cb0a:	3101      	addlt	r1, #1
 800cb0c:	f7ff fed4 	bl	800c8b8 <_Balloc>
 800cb10:	b930      	cbnz	r0, 800cb20 <__multiply+0x44>
 800cb12:	4602      	mov	r2, r0
 800cb14:	4b42      	ldr	r3, [pc, #264]	; (800cc20 <__multiply+0x144>)
 800cb16:	4843      	ldr	r0, [pc, #268]	; (800cc24 <__multiply+0x148>)
 800cb18:	f240 115d 	movw	r1, #349	; 0x15d
 800cb1c:	f000 fc70 	bl	800d400 <__assert_func>
 800cb20:	f100 0614 	add.w	r6, r0, #20
 800cb24:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 800cb28:	4633      	mov	r3, r6
 800cb2a:	2200      	movs	r2, #0
 800cb2c:	4543      	cmp	r3, r8
 800cb2e:	d31e      	bcc.n	800cb6e <__multiply+0x92>
 800cb30:	f105 0c14 	add.w	ip, r5, #20
 800cb34:	f104 0314 	add.w	r3, r4, #20
 800cb38:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 800cb3c:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 800cb40:	9202      	str	r2, [sp, #8]
 800cb42:	ebac 0205 	sub.w	r2, ip, r5
 800cb46:	3a15      	subs	r2, #21
 800cb48:	f022 0203 	bic.w	r2, r2, #3
 800cb4c:	3204      	adds	r2, #4
 800cb4e:	f105 0115 	add.w	r1, r5, #21
 800cb52:	458c      	cmp	ip, r1
 800cb54:	bf38      	it	cc
 800cb56:	2204      	movcc	r2, #4
 800cb58:	9201      	str	r2, [sp, #4]
 800cb5a:	9a02      	ldr	r2, [sp, #8]
 800cb5c:	9303      	str	r3, [sp, #12]
 800cb5e:	429a      	cmp	r2, r3
 800cb60:	d808      	bhi.n	800cb74 <__multiply+0x98>
 800cb62:	2f00      	cmp	r7, #0
 800cb64:	dc55      	bgt.n	800cc12 <__multiply+0x136>
 800cb66:	6107      	str	r7, [r0, #16]
 800cb68:	b005      	add	sp, #20
 800cb6a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cb6e:	f843 2b04 	str.w	r2, [r3], #4
 800cb72:	e7db      	b.n	800cb2c <__multiply+0x50>
 800cb74:	f8b3 a000 	ldrh.w	sl, [r3]
 800cb78:	f1ba 0f00 	cmp.w	sl, #0
 800cb7c:	d020      	beq.n	800cbc0 <__multiply+0xe4>
 800cb7e:	f105 0e14 	add.w	lr, r5, #20
 800cb82:	46b1      	mov	r9, r6
 800cb84:	2200      	movs	r2, #0
 800cb86:	f85e 4b04 	ldr.w	r4, [lr], #4
 800cb8a:	f8d9 b000 	ldr.w	fp, [r9]
 800cb8e:	b2a1      	uxth	r1, r4
 800cb90:	fa1f fb8b 	uxth.w	fp, fp
 800cb94:	fb0a b101 	mla	r1, sl, r1, fp
 800cb98:	4411      	add	r1, r2
 800cb9a:	f8d9 2000 	ldr.w	r2, [r9]
 800cb9e:	0c24      	lsrs	r4, r4, #16
 800cba0:	0c12      	lsrs	r2, r2, #16
 800cba2:	fb0a 2404 	mla	r4, sl, r4, r2
 800cba6:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 800cbaa:	b289      	uxth	r1, r1
 800cbac:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 800cbb0:	45f4      	cmp	ip, lr
 800cbb2:	f849 1b04 	str.w	r1, [r9], #4
 800cbb6:	ea4f 4214 	mov.w	r2, r4, lsr #16
 800cbba:	d8e4      	bhi.n	800cb86 <__multiply+0xaa>
 800cbbc:	9901      	ldr	r1, [sp, #4]
 800cbbe:	5072      	str	r2, [r6, r1]
 800cbc0:	9a03      	ldr	r2, [sp, #12]
 800cbc2:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800cbc6:	3304      	adds	r3, #4
 800cbc8:	f1b9 0f00 	cmp.w	r9, #0
 800cbcc:	d01f      	beq.n	800cc0e <__multiply+0x132>
 800cbce:	6834      	ldr	r4, [r6, #0]
 800cbd0:	f105 0114 	add.w	r1, r5, #20
 800cbd4:	46b6      	mov	lr, r6
 800cbd6:	f04f 0a00 	mov.w	sl, #0
 800cbda:	880a      	ldrh	r2, [r1, #0]
 800cbdc:	f8be b002 	ldrh.w	fp, [lr, #2]
 800cbe0:	fb09 b202 	mla	r2, r9, r2, fp
 800cbe4:	4492      	add	sl, r2
 800cbe6:	b2a4      	uxth	r4, r4
 800cbe8:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 800cbec:	f84e 4b04 	str.w	r4, [lr], #4
 800cbf0:	f851 4b04 	ldr.w	r4, [r1], #4
 800cbf4:	f8be 2000 	ldrh.w	r2, [lr]
 800cbf8:	0c24      	lsrs	r4, r4, #16
 800cbfa:	fb09 2404 	mla	r4, r9, r4, r2
 800cbfe:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 800cc02:	458c      	cmp	ip, r1
 800cc04:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 800cc08:	d8e7      	bhi.n	800cbda <__multiply+0xfe>
 800cc0a:	9a01      	ldr	r2, [sp, #4]
 800cc0c:	50b4      	str	r4, [r6, r2]
 800cc0e:	3604      	adds	r6, #4
 800cc10:	e7a3      	b.n	800cb5a <__multiply+0x7e>
 800cc12:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800cc16:	2b00      	cmp	r3, #0
 800cc18:	d1a5      	bne.n	800cb66 <__multiply+0x8a>
 800cc1a:	3f01      	subs	r7, #1
 800cc1c:	e7a1      	b.n	800cb62 <__multiply+0x86>
 800cc1e:	bf00      	nop
 800cc20:	0800e217 	.word	0x0800e217
 800cc24:	0800e228 	.word	0x0800e228

0800cc28 <__pow5mult>:
 800cc28:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800cc2c:	4615      	mov	r5, r2
 800cc2e:	f012 0203 	ands.w	r2, r2, #3
 800cc32:	4606      	mov	r6, r0
 800cc34:	460f      	mov	r7, r1
 800cc36:	d007      	beq.n	800cc48 <__pow5mult+0x20>
 800cc38:	4c25      	ldr	r4, [pc, #148]	; (800ccd0 <__pow5mult+0xa8>)
 800cc3a:	3a01      	subs	r2, #1
 800cc3c:	2300      	movs	r3, #0
 800cc3e:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800cc42:	f7ff fe9b 	bl	800c97c <__multadd>
 800cc46:	4607      	mov	r7, r0
 800cc48:	10ad      	asrs	r5, r5, #2
 800cc4a:	d03d      	beq.n	800ccc8 <__pow5mult+0xa0>
 800cc4c:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800cc4e:	b97c      	cbnz	r4, 800cc70 <__pow5mult+0x48>
 800cc50:	2010      	movs	r0, #16
 800cc52:	f7ff fe29 	bl	800c8a8 <malloc>
 800cc56:	4602      	mov	r2, r0
 800cc58:	6270      	str	r0, [r6, #36]	; 0x24
 800cc5a:	b928      	cbnz	r0, 800cc68 <__pow5mult+0x40>
 800cc5c:	4b1d      	ldr	r3, [pc, #116]	; (800ccd4 <__pow5mult+0xac>)
 800cc5e:	481e      	ldr	r0, [pc, #120]	; (800ccd8 <__pow5mult+0xb0>)
 800cc60:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800cc64:	f000 fbcc 	bl	800d400 <__assert_func>
 800cc68:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800cc6c:	6004      	str	r4, [r0, #0]
 800cc6e:	60c4      	str	r4, [r0, #12]
 800cc70:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800cc74:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800cc78:	b94c      	cbnz	r4, 800cc8e <__pow5mult+0x66>
 800cc7a:	f240 2171 	movw	r1, #625	; 0x271
 800cc7e:	4630      	mov	r0, r6
 800cc80:	f7ff ff16 	bl	800cab0 <__i2b>
 800cc84:	2300      	movs	r3, #0
 800cc86:	f8c8 0008 	str.w	r0, [r8, #8]
 800cc8a:	4604      	mov	r4, r0
 800cc8c:	6003      	str	r3, [r0, #0]
 800cc8e:	f04f 0900 	mov.w	r9, #0
 800cc92:	07eb      	lsls	r3, r5, #31
 800cc94:	d50a      	bpl.n	800ccac <__pow5mult+0x84>
 800cc96:	4639      	mov	r1, r7
 800cc98:	4622      	mov	r2, r4
 800cc9a:	4630      	mov	r0, r6
 800cc9c:	f7ff ff1e 	bl	800cadc <__multiply>
 800cca0:	4639      	mov	r1, r7
 800cca2:	4680      	mov	r8, r0
 800cca4:	4630      	mov	r0, r6
 800cca6:	f7ff fe47 	bl	800c938 <_Bfree>
 800ccaa:	4647      	mov	r7, r8
 800ccac:	106d      	asrs	r5, r5, #1
 800ccae:	d00b      	beq.n	800ccc8 <__pow5mult+0xa0>
 800ccb0:	6820      	ldr	r0, [r4, #0]
 800ccb2:	b938      	cbnz	r0, 800ccc4 <__pow5mult+0x9c>
 800ccb4:	4622      	mov	r2, r4
 800ccb6:	4621      	mov	r1, r4
 800ccb8:	4630      	mov	r0, r6
 800ccba:	f7ff ff0f 	bl	800cadc <__multiply>
 800ccbe:	6020      	str	r0, [r4, #0]
 800ccc0:	f8c0 9000 	str.w	r9, [r0]
 800ccc4:	4604      	mov	r4, r0
 800ccc6:	e7e4      	b.n	800cc92 <__pow5mult+0x6a>
 800ccc8:	4638      	mov	r0, r7
 800ccca:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ccce:	bf00      	nop
 800ccd0:	0800e378 	.word	0x0800e378
 800ccd4:	0800e1a1 	.word	0x0800e1a1
 800ccd8:	0800e228 	.word	0x0800e228

0800ccdc <__lshift>:
 800ccdc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800cce0:	460c      	mov	r4, r1
 800cce2:	6849      	ldr	r1, [r1, #4]
 800cce4:	6923      	ldr	r3, [r4, #16]
 800cce6:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800ccea:	68a3      	ldr	r3, [r4, #8]
 800ccec:	4607      	mov	r7, r0
 800ccee:	4691      	mov	r9, r2
 800ccf0:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800ccf4:	f108 0601 	add.w	r6, r8, #1
 800ccf8:	42b3      	cmp	r3, r6
 800ccfa:	db0b      	blt.n	800cd14 <__lshift+0x38>
 800ccfc:	4638      	mov	r0, r7
 800ccfe:	f7ff fddb 	bl	800c8b8 <_Balloc>
 800cd02:	4605      	mov	r5, r0
 800cd04:	b948      	cbnz	r0, 800cd1a <__lshift+0x3e>
 800cd06:	4602      	mov	r2, r0
 800cd08:	4b28      	ldr	r3, [pc, #160]	; (800cdac <__lshift+0xd0>)
 800cd0a:	4829      	ldr	r0, [pc, #164]	; (800cdb0 <__lshift+0xd4>)
 800cd0c:	f240 11d9 	movw	r1, #473	; 0x1d9
 800cd10:	f000 fb76 	bl	800d400 <__assert_func>
 800cd14:	3101      	adds	r1, #1
 800cd16:	005b      	lsls	r3, r3, #1
 800cd18:	e7ee      	b.n	800ccf8 <__lshift+0x1c>
 800cd1a:	2300      	movs	r3, #0
 800cd1c:	f100 0114 	add.w	r1, r0, #20
 800cd20:	f100 0210 	add.w	r2, r0, #16
 800cd24:	4618      	mov	r0, r3
 800cd26:	4553      	cmp	r3, sl
 800cd28:	db33      	blt.n	800cd92 <__lshift+0xb6>
 800cd2a:	6920      	ldr	r0, [r4, #16]
 800cd2c:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800cd30:	f104 0314 	add.w	r3, r4, #20
 800cd34:	f019 091f 	ands.w	r9, r9, #31
 800cd38:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800cd3c:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800cd40:	d02b      	beq.n	800cd9a <__lshift+0xbe>
 800cd42:	f1c9 0e20 	rsb	lr, r9, #32
 800cd46:	468a      	mov	sl, r1
 800cd48:	2200      	movs	r2, #0
 800cd4a:	6818      	ldr	r0, [r3, #0]
 800cd4c:	fa00 f009 	lsl.w	r0, r0, r9
 800cd50:	4302      	orrs	r2, r0
 800cd52:	f84a 2b04 	str.w	r2, [sl], #4
 800cd56:	f853 2b04 	ldr.w	r2, [r3], #4
 800cd5a:	459c      	cmp	ip, r3
 800cd5c:	fa22 f20e 	lsr.w	r2, r2, lr
 800cd60:	d8f3      	bhi.n	800cd4a <__lshift+0x6e>
 800cd62:	ebac 0304 	sub.w	r3, ip, r4
 800cd66:	3b15      	subs	r3, #21
 800cd68:	f023 0303 	bic.w	r3, r3, #3
 800cd6c:	3304      	adds	r3, #4
 800cd6e:	f104 0015 	add.w	r0, r4, #21
 800cd72:	4584      	cmp	ip, r0
 800cd74:	bf38      	it	cc
 800cd76:	2304      	movcc	r3, #4
 800cd78:	50ca      	str	r2, [r1, r3]
 800cd7a:	b10a      	cbz	r2, 800cd80 <__lshift+0xa4>
 800cd7c:	f108 0602 	add.w	r6, r8, #2
 800cd80:	3e01      	subs	r6, #1
 800cd82:	4638      	mov	r0, r7
 800cd84:	612e      	str	r6, [r5, #16]
 800cd86:	4621      	mov	r1, r4
 800cd88:	f7ff fdd6 	bl	800c938 <_Bfree>
 800cd8c:	4628      	mov	r0, r5
 800cd8e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800cd92:	f842 0f04 	str.w	r0, [r2, #4]!
 800cd96:	3301      	adds	r3, #1
 800cd98:	e7c5      	b.n	800cd26 <__lshift+0x4a>
 800cd9a:	3904      	subs	r1, #4
 800cd9c:	f853 2b04 	ldr.w	r2, [r3], #4
 800cda0:	f841 2f04 	str.w	r2, [r1, #4]!
 800cda4:	459c      	cmp	ip, r3
 800cda6:	d8f9      	bhi.n	800cd9c <__lshift+0xc0>
 800cda8:	e7ea      	b.n	800cd80 <__lshift+0xa4>
 800cdaa:	bf00      	nop
 800cdac:	0800e217 	.word	0x0800e217
 800cdb0:	0800e228 	.word	0x0800e228

0800cdb4 <__mcmp>:
 800cdb4:	b530      	push	{r4, r5, lr}
 800cdb6:	6902      	ldr	r2, [r0, #16]
 800cdb8:	690c      	ldr	r4, [r1, #16]
 800cdba:	1b12      	subs	r2, r2, r4
 800cdbc:	d10e      	bne.n	800cddc <__mcmp+0x28>
 800cdbe:	f100 0314 	add.w	r3, r0, #20
 800cdc2:	3114      	adds	r1, #20
 800cdc4:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800cdc8:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800cdcc:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800cdd0:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800cdd4:	42a5      	cmp	r5, r4
 800cdd6:	d003      	beq.n	800cde0 <__mcmp+0x2c>
 800cdd8:	d305      	bcc.n	800cde6 <__mcmp+0x32>
 800cdda:	2201      	movs	r2, #1
 800cddc:	4610      	mov	r0, r2
 800cdde:	bd30      	pop	{r4, r5, pc}
 800cde0:	4283      	cmp	r3, r0
 800cde2:	d3f3      	bcc.n	800cdcc <__mcmp+0x18>
 800cde4:	e7fa      	b.n	800cddc <__mcmp+0x28>
 800cde6:	f04f 32ff 	mov.w	r2, #4294967295
 800cdea:	e7f7      	b.n	800cddc <__mcmp+0x28>

0800cdec <__mdiff>:
 800cdec:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cdf0:	460c      	mov	r4, r1
 800cdf2:	4606      	mov	r6, r0
 800cdf4:	4611      	mov	r1, r2
 800cdf6:	4620      	mov	r0, r4
 800cdf8:	4617      	mov	r7, r2
 800cdfa:	f7ff ffdb 	bl	800cdb4 <__mcmp>
 800cdfe:	1e05      	subs	r5, r0, #0
 800ce00:	d110      	bne.n	800ce24 <__mdiff+0x38>
 800ce02:	4629      	mov	r1, r5
 800ce04:	4630      	mov	r0, r6
 800ce06:	f7ff fd57 	bl	800c8b8 <_Balloc>
 800ce0a:	b930      	cbnz	r0, 800ce1a <__mdiff+0x2e>
 800ce0c:	4b39      	ldr	r3, [pc, #228]	; (800cef4 <__mdiff+0x108>)
 800ce0e:	4602      	mov	r2, r0
 800ce10:	f240 2132 	movw	r1, #562	; 0x232
 800ce14:	4838      	ldr	r0, [pc, #224]	; (800cef8 <__mdiff+0x10c>)
 800ce16:	f000 faf3 	bl	800d400 <__assert_func>
 800ce1a:	2301      	movs	r3, #1
 800ce1c:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800ce20:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ce24:	bfa4      	itt	ge
 800ce26:	463b      	movge	r3, r7
 800ce28:	4627      	movge	r7, r4
 800ce2a:	4630      	mov	r0, r6
 800ce2c:	6879      	ldr	r1, [r7, #4]
 800ce2e:	bfa6      	itte	ge
 800ce30:	461c      	movge	r4, r3
 800ce32:	2500      	movge	r5, #0
 800ce34:	2501      	movlt	r5, #1
 800ce36:	f7ff fd3f 	bl	800c8b8 <_Balloc>
 800ce3a:	b920      	cbnz	r0, 800ce46 <__mdiff+0x5a>
 800ce3c:	4b2d      	ldr	r3, [pc, #180]	; (800cef4 <__mdiff+0x108>)
 800ce3e:	4602      	mov	r2, r0
 800ce40:	f44f 7110 	mov.w	r1, #576	; 0x240
 800ce44:	e7e6      	b.n	800ce14 <__mdiff+0x28>
 800ce46:	693e      	ldr	r6, [r7, #16]
 800ce48:	60c5      	str	r5, [r0, #12]
 800ce4a:	6925      	ldr	r5, [r4, #16]
 800ce4c:	f107 0114 	add.w	r1, r7, #20
 800ce50:	f104 0914 	add.w	r9, r4, #20
 800ce54:	f100 0e14 	add.w	lr, r0, #20
 800ce58:	f107 0210 	add.w	r2, r7, #16
 800ce5c:	eb01 0c86 	add.w	ip, r1, r6, lsl #2
 800ce60:	eb09 0585 	add.w	r5, r9, r5, lsl #2
 800ce64:	46f2      	mov	sl, lr
 800ce66:	2700      	movs	r7, #0
 800ce68:	f859 3b04 	ldr.w	r3, [r9], #4
 800ce6c:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800ce70:	fa1f f883 	uxth.w	r8, r3
 800ce74:	fa17 f78b 	uxtah	r7, r7, fp
 800ce78:	0c1b      	lsrs	r3, r3, #16
 800ce7a:	eba7 0808 	sub.w	r8, r7, r8
 800ce7e:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800ce82:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800ce86:	fa1f f888 	uxth.w	r8, r8
 800ce8a:	141f      	asrs	r7, r3, #16
 800ce8c:	454d      	cmp	r5, r9
 800ce8e:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800ce92:	f84a 3b04 	str.w	r3, [sl], #4
 800ce96:	d8e7      	bhi.n	800ce68 <__mdiff+0x7c>
 800ce98:	1b2b      	subs	r3, r5, r4
 800ce9a:	3b15      	subs	r3, #21
 800ce9c:	f023 0303 	bic.w	r3, r3, #3
 800cea0:	3304      	adds	r3, #4
 800cea2:	3415      	adds	r4, #21
 800cea4:	42a5      	cmp	r5, r4
 800cea6:	bf38      	it	cc
 800cea8:	2304      	movcc	r3, #4
 800ceaa:	4419      	add	r1, r3
 800ceac:	4473      	add	r3, lr
 800ceae:	469e      	mov	lr, r3
 800ceb0:	460d      	mov	r5, r1
 800ceb2:	4565      	cmp	r5, ip
 800ceb4:	d30e      	bcc.n	800ced4 <__mdiff+0xe8>
 800ceb6:	f10c 0203 	add.w	r2, ip, #3
 800ceba:	1a52      	subs	r2, r2, r1
 800cebc:	f022 0203 	bic.w	r2, r2, #3
 800cec0:	3903      	subs	r1, #3
 800cec2:	458c      	cmp	ip, r1
 800cec4:	bf38      	it	cc
 800cec6:	2200      	movcc	r2, #0
 800cec8:	441a      	add	r2, r3
 800ceca:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800cece:	b17b      	cbz	r3, 800cef0 <__mdiff+0x104>
 800ced0:	6106      	str	r6, [r0, #16]
 800ced2:	e7a5      	b.n	800ce20 <__mdiff+0x34>
 800ced4:	f855 8b04 	ldr.w	r8, [r5], #4
 800ced8:	fa17 f488 	uxtah	r4, r7, r8
 800cedc:	1422      	asrs	r2, r4, #16
 800cede:	eb02 4218 	add.w	r2, r2, r8, lsr #16
 800cee2:	b2a4      	uxth	r4, r4
 800cee4:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 800cee8:	f84e 4b04 	str.w	r4, [lr], #4
 800ceec:	1417      	asrs	r7, r2, #16
 800ceee:	e7e0      	b.n	800ceb2 <__mdiff+0xc6>
 800cef0:	3e01      	subs	r6, #1
 800cef2:	e7ea      	b.n	800ceca <__mdiff+0xde>
 800cef4:	0800e217 	.word	0x0800e217
 800cef8:	0800e228 	.word	0x0800e228

0800cefc <__d2b>:
 800cefc:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800cf00:	4689      	mov	r9, r1
 800cf02:	2101      	movs	r1, #1
 800cf04:	ec57 6b10 	vmov	r6, r7, d0
 800cf08:	4690      	mov	r8, r2
 800cf0a:	f7ff fcd5 	bl	800c8b8 <_Balloc>
 800cf0e:	4604      	mov	r4, r0
 800cf10:	b930      	cbnz	r0, 800cf20 <__d2b+0x24>
 800cf12:	4602      	mov	r2, r0
 800cf14:	4b25      	ldr	r3, [pc, #148]	; (800cfac <__d2b+0xb0>)
 800cf16:	4826      	ldr	r0, [pc, #152]	; (800cfb0 <__d2b+0xb4>)
 800cf18:	f240 310a 	movw	r1, #778	; 0x30a
 800cf1c:	f000 fa70 	bl	800d400 <__assert_func>
 800cf20:	f3c7 550a 	ubfx	r5, r7, #20, #11
 800cf24:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800cf28:	bb35      	cbnz	r5, 800cf78 <__d2b+0x7c>
 800cf2a:	2e00      	cmp	r6, #0
 800cf2c:	9301      	str	r3, [sp, #4]
 800cf2e:	d028      	beq.n	800cf82 <__d2b+0x86>
 800cf30:	4668      	mov	r0, sp
 800cf32:	9600      	str	r6, [sp, #0]
 800cf34:	f7ff fd8c 	bl	800ca50 <__lo0bits>
 800cf38:	9900      	ldr	r1, [sp, #0]
 800cf3a:	b300      	cbz	r0, 800cf7e <__d2b+0x82>
 800cf3c:	9a01      	ldr	r2, [sp, #4]
 800cf3e:	f1c0 0320 	rsb	r3, r0, #32
 800cf42:	fa02 f303 	lsl.w	r3, r2, r3
 800cf46:	430b      	orrs	r3, r1
 800cf48:	40c2      	lsrs	r2, r0
 800cf4a:	6163      	str	r3, [r4, #20]
 800cf4c:	9201      	str	r2, [sp, #4]
 800cf4e:	9b01      	ldr	r3, [sp, #4]
 800cf50:	61a3      	str	r3, [r4, #24]
 800cf52:	2b00      	cmp	r3, #0
 800cf54:	bf14      	ite	ne
 800cf56:	2202      	movne	r2, #2
 800cf58:	2201      	moveq	r2, #1
 800cf5a:	6122      	str	r2, [r4, #16]
 800cf5c:	b1d5      	cbz	r5, 800cf94 <__d2b+0x98>
 800cf5e:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800cf62:	4405      	add	r5, r0
 800cf64:	f8c9 5000 	str.w	r5, [r9]
 800cf68:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800cf6c:	f8c8 0000 	str.w	r0, [r8]
 800cf70:	4620      	mov	r0, r4
 800cf72:	b003      	add	sp, #12
 800cf74:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800cf78:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800cf7c:	e7d5      	b.n	800cf2a <__d2b+0x2e>
 800cf7e:	6161      	str	r1, [r4, #20]
 800cf80:	e7e5      	b.n	800cf4e <__d2b+0x52>
 800cf82:	a801      	add	r0, sp, #4
 800cf84:	f7ff fd64 	bl	800ca50 <__lo0bits>
 800cf88:	9b01      	ldr	r3, [sp, #4]
 800cf8a:	6163      	str	r3, [r4, #20]
 800cf8c:	2201      	movs	r2, #1
 800cf8e:	6122      	str	r2, [r4, #16]
 800cf90:	3020      	adds	r0, #32
 800cf92:	e7e3      	b.n	800cf5c <__d2b+0x60>
 800cf94:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800cf98:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800cf9c:	f8c9 0000 	str.w	r0, [r9]
 800cfa0:	6918      	ldr	r0, [r3, #16]
 800cfa2:	f7ff fd35 	bl	800ca10 <__hi0bits>
 800cfa6:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800cfaa:	e7df      	b.n	800cf6c <__d2b+0x70>
 800cfac:	0800e217 	.word	0x0800e217
 800cfb0:	0800e228 	.word	0x0800e228

0800cfb4 <_calloc_r>:
 800cfb4:	b513      	push	{r0, r1, r4, lr}
 800cfb6:	434a      	muls	r2, r1
 800cfb8:	4611      	mov	r1, r2
 800cfba:	9201      	str	r2, [sp, #4]
 800cfbc:	f000 f85a 	bl	800d074 <_malloc_r>
 800cfc0:	4604      	mov	r4, r0
 800cfc2:	b118      	cbz	r0, 800cfcc <_calloc_r+0x18>
 800cfc4:	9a01      	ldr	r2, [sp, #4]
 800cfc6:	2100      	movs	r1, #0
 800cfc8:	f7fe f960 	bl	800b28c <memset>
 800cfcc:	4620      	mov	r0, r4
 800cfce:	b002      	add	sp, #8
 800cfd0:	bd10      	pop	{r4, pc}
	...

0800cfd4 <_free_r>:
 800cfd4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800cfd6:	2900      	cmp	r1, #0
 800cfd8:	d048      	beq.n	800d06c <_free_r+0x98>
 800cfda:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800cfde:	9001      	str	r0, [sp, #4]
 800cfe0:	2b00      	cmp	r3, #0
 800cfe2:	f1a1 0404 	sub.w	r4, r1, #4
 800cfe6:	bfb8      	it	lt
 800cfe8:	18e4      	addlt	r4, r4, r3
 800cfea:	f000 fa65 	bl	800d4b8 <__malloc_lock>
 800cfee:	4a20      	ldr	r2, [pc, #128]	; (800d070 <_free_r+0x9c>)
 800cff0:	9801      	ldr	r0, [sp, #4]
 800cff2:	6813      	ldr	r3, [r2, #0]
 800cff4:	4615      	mov	r5, r2
 800cff6:	b933      	cbnz	r3, 800d006 <_free_r+0x32>
 800cff8:	6063      	str	r3, [r4, #4]
 800cffa:	6014      	str	r4, [r2, #0]
 800cffc:	b003      	add	sp, #12
 800cffe:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800d002:	f000 ba5f 	b.w	800d4c4 <__malloc_unlock>
 800d006:	42a3      	cmp	r3, r4
 800d008:	d90b      	bls.n	800d022 <_free_r+0x4e>
 800d00a:	6821      	ldr	r1, [r4, #0]
 800d00c:	1862      	adds	r2, r4, r1
 800d00e:	4293      	cmp	r3, r2
 800d010:	bf04      	itt	eq
 800d012:	681a      	ldreq	r2, [r3, #0]
 800d014:	685b      	ldreq	r3, [r3, #4]
 800d016:	6063      	str	r3, [r4, #4]
 800d018:	bf04      	itt	eq
 800d01a:	1852      	addeq	r2, r2, r1
 800d01c:	6022      	streq	r2, [r4, #0]
 800d01e:	602c      	str	r4, [r5, #0]
 800d020:	e7ec      	b.n	800cffc <_free_r+0x28>
 800d022:	461a      	mov	r2, r3
 800d024:	685b      	ldr	r3, [r3, #4]
 800d026:	b10b      	cbz	r3, 800d02c <_free_r+0x58>
 800d028:	42a3      	cmp	r3, r4
 800d02a:	d9fa      	bls.n	800d022 <_free_r+0x4e>
 800d02c:	6811      	ldr	r1, [r2, #0]
 800d02e:	1855      	adds	r5, r2, r1
 800d030:	42a5      	cmp	r5, r4
 800d032:	d10b      	bne.n	800d04c <_free_r+0x78>
 800d034:	6824      	ldr	r4, [r4, #0]
 800d036:	4421      	add	r1, r4
 800d038:	1854      	adds	r4, r2, r1
 800d03a:	42a3      	cmp	r3, r4
 800d03c:	6011      	str	r1, [r2, #0]
 800d03e:	d1dd      	bne.n	800cffc <_free_r+0x28>
 800d040:	681c      	ldr	r4, [r3, #0]
 800d042:	685b      	ldr	r3, [r3, #4]
 800d044:	6053      	str	r3, [r2, #4]
 800d046:	4421      	add	r1, r4
 800d048:	6011      	str	r1, [r2, #0]
 800d04a:	e7d7      	b.n	800cffc <_free_r+0x28>
 800d04c:	d902      	bls.n	800d054 <_free_r+0x80>
 800d04e:	230c      	movs	r3, #12
 800d050:	6003      	str	r3, [r0, #0]
 800d052:	e7d3      	b.n	800cffc <_free_r+0x28>
 800d054:	6825      	ldr	r5, [r4, #0]
 800d056:	1961      	adds	r1, r4, r5
 800d058:	428b      	cmp	r3, r1
 800d05a:	bf04      	itt	eq
 800d05c:	6819      	ldreq	r1, [r3, #0]
 800d05e:	685b      	ldreq	r3, [r3, #4]
 800d060:	6063      	str	r3, [r4, #4]
 800d062:	bf04      	itt	eq
 800d064:	1949      	addeq	r1, r1, r5
 800d066:	6021      	streq	r1, [r4, #0]
 800d068:	6054      	str	r4, [r2, #4]
 800d06a:	e7c7      	b.n	800cffc <_free_r+0x28>
 800d06c:	b003      	add	sp, #12
 800d06e:	bd30      	pop	{r4, r5, pc}
 800d070:	20008438 	.word	0x20008438

0800d074 <_malloc_r>:
 800d074:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d076:	1ccd      	adds	r5, r1, #3
 800d078:	f025 0503 	bic.w	r5, r5, #3
 800d07c:	3508      	adds	r5, #8
 800d07e:	2d0c      	cmp	r5, #12
 800d080:	bf38      	it	cc
 800d082:	250c      	movcc	r5, #12
 800d084:	2d00      	cmp	r5, #0
 800d086:	4606      	mov	r6, r0
 800d088:	db01      	blt.n	800d08e <_malloc_r+0x1a>
 800d08a:	42a9      	cmp	r1, r5
 800d08c:	d903      	bls.n	800d096 <_malloc_r+0x22>
 800d08e:	230c      	movs	r3, #12
 800d090:	6033      	str	r3, [r6, #0]
 800d092:	2000      	movs	r0, #0
 800d094:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d096:	f000 fa0f 	bl	800d4b8 <__malloc_lock>
 800d09a:	4921      	ldr	r1, [pc, #132]	; (800d120 <_malloc_r+0xac>)
 800d09c:	680a      	ldr	r2, [r1, #0]
 800d09e:	4614      	mov	r4, r2
 800d0a0:	b99c      	cbnz	r4, 800d0ca <_malloc_r+0x56>
 800d0a2:	4f20      	ldr	r7, [pc, #128]	; (800d124 <_malloc_r+0xb0>)
 800d0a4:	683b      	ldr	r3, [r7, #0]
 800d0a6:	b923      	cbnz	r3, 800d0b2 <_malloc_r+0x3e>
 800d0a8:	4621      	mov	r1, r4
 800d0aa:	4630      	mov	r0, r6
 800d0ac:	f000 f998 	bl	800d3e0 <_sbrk_r>
 800d0b0:	6038      	str	r0, [r7, #0]
 800d0b2:	4629      	mov	r1, r5
 800d0b4:	4630      	mov	r0, r6
 800d0b6:	f000 f993 	bl	800d3e0 <_sbrk_r>
 800d0ba:	1c43      	adds	r3, r0, #1
 800d0bc:	d123      	bne.n	800d106 <_malloc_r+0x92>
 800d0be:	230c      	movs	r3, #12
 800d0c0:	6033      	str	r3, [r6, #0]
 800d0c2:	4630      	mov	r0, r6
 800d0c4:	f000 f9fe 	bl	800d4c4 <__malloc_unlock>
 800d0c8:	e7e3      	b.n	800d092 <_malloc_r+0x1e>
 800d0ca:	6823      	ldr	r3, [r4, #0]
 800d0cc:	1b5b      	subs	r3, r3, r5
 800d0ce:	d417      	bmi.n	800d100 <_malloc_r+0x8c>
 800d0d0:	2b0b      	cmp	r3, #11
 800d0d2:	d903      	bls.n	800d0dc <_malloc_r+0x68>
 800d0d4:	6023      	str	r3, [r4, #0]
 800d0d6:	441c      	add	r4, r3
 800d0d8:	6025      	str	r5, [r4, #0]
 800d0da:	e004      	b.n	800d0e6 <_malloc_r+0x72>
 800d0dc:	6863      	ldr	r3, [r4, #4]
 800d0de:	42a2      	cmp	r2, r4
 800d0e0:	bf0c      	ite	eq
 800d0e2:	600b      	streq	r3, [r1, #0]
 800d0e4:	6053      	strne	r3, [r2, #4]
 800d0e6:	4630      	mov	r0, r6
 800d0e8:	f000 f9ec 	bl	800d4c4 <__malloc_unlock>
 800d0ec:	f104 000b 	add.w	r0, r4, #11
 800d0f0:	1d23      	adds	r3, r4, #4
 800d0f2:	f020 0007 	bic.w	r0, r0, #7
 800d0f6:	1ac2      	subs	r2, r0, r3
 800d0f8:	d0cc      	beq.n	800d094 <_malloc_r+0x20>
 800d0fa:	1a1b      	subs	r3, r3, r0
 800d0fc:	50a3      	str	r3, [r4, r2]
 800d0fe:	e7c9      	b.n	800d094 <_malloc_r+0x20>
 800d100:	4622      	mov	r2, r4
 800d102:	6864      	ldr	r4, [r4, #4]
 800d104:	e7cc      	b.n	800d0a0 <_malloc_r+0x2c>
 800d106:	1cc4      	adds	r4, r0, #3
 800d108:	f024 0403 	bic.w	r4, r4, #3
 800d10c:	42a0      	cmp	r0, r4
 800d10e:	d0e3      	beq.n	800d0d8 <_malloc_r+0x64>
 800d110:	1a21      	subs	r1, r4, r0
 800d112:	4630      	mov	r0, r6
 800d114:	f000 f964 	bl	800d3e0 <_sbrk_r>
 800d118:	3001      	adds	r0, #1
 800d11a:	d1dd      	bne.n	800d0d8 <_malloc_r+0x64>
 800d11c:	e7cf      	b.n	800d0be <_malloc_r+0x4a>
 800d11e:	bf00      	nop
 800d120:	20008438 	.word	0x20008438
 800d124:	2000843c 	.word	0x2000843c

0800d128 <__ssputs_r>:
 800d128:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d12c:	688e      	ldr	r6, [r1, #8]
 800d12e:	429e      	cmp	r6, r3
 800d130:	4682      	mov	sl, r0
 800d132:	460c      	mov	r4, r1
 800d134:	4690      	mov	r8, r2
 800d136:	461f      	mov	r7, r3
 800d138:	d838      	bhi.n	800d1ac <__ssputs_r+0x84>
 800d13a:	898a      	ldrh	r2, [r1, #12]
 800d13c:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800d140:	d032      	beq.n	800d1a8 <__ssputs_r+0x80>
 800d142:	6825      	ldr	r5, [r4, #0]
 800d144:	6909      	ldr	r1, [r1, #16]
 800d146:	eba5 0901 	sub.w	r9, r5, r1
 800d14a:	6965      	ldr	r5, [r4, #20]
 800d14c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800d150:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800d154:	3301      	adds	r3, #1
 800d156:	444b      	add	r3, r9
 800d158:	106d      	asrs	r5, r5, #1
 800d15a:	429d      	cmp	r5, r3
 800d15c:	bf38      	it	cc
 800d15e:	461d      	movcc	r5, r3
 800d160:	0553      	lsls	r3, r2, #21
 800d162:	d531      	bpl.n	800d1c8 <__ssputs_r+0xa0>
 800d164:	4629      	mov	r1, r5
 800d166:	f7ff ff85 	bl	800d074 <_malloc_r>
 800d16a:	4606      	mov	r6, r0
 800d16c:	b950      	cbnz	r0, 800d184 <__ssputs_r+0x5c>
 800d16e:	230c      	movs	r3, #12
 800d170:	f8ca 3000 	str.w	r3, [sl]
 800d174:	89a3      	ldrh	r3, [r4, #12]
 800d176:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800d17a:	81a3      	strh	r3, [r4, #12]
 800d17c:	f04f 30ff 	mov.w	r0, #4294967295
 800d180:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d184:	6921      	ldr	r1, [r4, #16]
 800d186:	464a      	mov	r2, r9
 800d188:	f7fe f872 	bl	800b270 <memcpy>
 800d18c:	89a3      	ldrh	r3, [r4, #12]
 800d18e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800d192:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800d196:	81a3      	strh	r3, [r4, #12]
 800d198:	6126      	str	r6, [r4, #16]
 800d19a:	6165      	str	r5, [r4, #20]
 800d19c:	444e      	add	r6, r9
 800d19e:	eba5 0509 	sub.w	r5, r5, r9
 800d1a2:	6026      	str	r6, [r4, #0]
 800d1a4:	60a5      	str	r5, [r4, #8]
 800d1a6:	463e      	mov	r6, r7
 800d1a8:	42be      	cmp	r6, r7
 800d1aa:	d900      	bls.n	800d1ae <__ssputs_r+0x86>
 800d1ac:	463e      	mov	r6, r7
 800d1ae:	4632      	mov	r2, r6
 800d1b0:	6820      	ldr	r0, [r4, #0]
 800d1b2:	4641      	mov	r1, r8
 800d1b4:	f000 f966 	bl	800d484 <memmove>
 800d1b8:	68a3      	ldr	r3, [r4, #8]
 800d1ba:	6822      	ldr	r2, [r4, #0]
 800d1bc:	1b9b      	subs	r3, r3, r6
 800d1be:	4432      	add	r2, r6
 800d1c0:	60a3      	str	r3, [r4, #8]
 800d1c2:	6022      	str	r2, [r4, #0]
 800d1c4:	2000      	movs	r0, #0
 800d1c6:	e7db      	b.n	800d180 <__ssputs_r+0x58>
 800d1c8:	462a      	mov	r2, r5
 800d1ca:	f000 f981 	bl	800d4d0 <_realloc_r>
 800d1ce:	4606      	mov	r6, r0
 800d1d0:	2800      	cmp	r0, #0
 800d1d2:	d1e1      	bne.n	800d198 <__ssputs_r+0x70>
 800d1d4:	6921      	ldr	r1, [r4, #16]
 800d1d6:	4650      	mov	r0, sl
 800d1d8:	f7ff fefc 	bl	800cfd4 <_free_r>
 800d1dc:	e7c7      	b.n	800d16e <__ssputs_r+0x46>
	...

0800d1e0 <_svfiprintf_r>:
 800d1e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d1e4:	4698      	mov	r8, r3
 800d1e6:	898b      	ldrh	r3, [r1, #12]
 800d1e8:	061b      	lsls	r3, r3, #24
 800d1ea:	b09d      	sub	sp, #116	; 0x74
 800d1ec:	4607      	mov	r7, r0
 800d1ee:	460d      	mov	r5, r1
 800d1f0:	4614      	mov	r4, r2
 800d1f2:	d50e      	bpl.n	800d212 <_svfiprintf_r+0x32>
 800d1f4:	690b      	ldr	r3, [r1, #16]
 800d1f6:	b963      	cbnz	r3, 800d212 <_svfiprintf_r+0x32>
 800d1f8:	2140      	movs	r1, #64	; 0x40
 800d1fa:	f7ff ff3b 	bl	800d074 <_malloc_r>
 800d1fe:	6028      	str	r0, [r5, #0]
 800d200:	6128      	str	r0, [r5, #16]
 800d202:	b920      	cbnz	r0, 800d20e <_svfiprintf_r+0x2e>
 800d204:	230c      	movs	r3, #12
 800d206:	603b      	str	r3, [r7, #0]
 800d208:	f04f 30ff 	mov.w	r0, #4294967295
 800d20c:	e0d1      	b.n	800d3b2 <_svfiprintf_r+0x1d2>
 800d20e:	2340      	movs	r3, #64	; 0x40
 800d210:	616b      	str	r3, [r5, #20]
 800d212:	2300      	movs	r3, #0
 800d214:	9309      	str	r3, [sp, #36]	; 0x24
 800d216:	2320      	movs	r3, #32
 800d218:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800d21c:	f8cd 800c 	str.w	r8, [sp, #12]
 800d220:	2330      	movs	r3, #48	; 0x30
 800d222:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800d3cc <_svfiprintf_r+0x1ec>
 800d226:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800d22a:	f04f 0901 	mov.w	r9, #1
 800d22e:	4623      	mov	r3, r4
 800d230:	469a      	mov	sl, r3
 800d232:	f813 2b01 	ldrb.w	r2, [r3], #1
 800d236:	b10a      	cbz	r2, 800d23c <_svfiprintf_r+0x5c>
 800d238:	2a25      	cmp	r2, #37	; 0x25
 800d23a:	d1f9      	bne.n	800d230 <_svfiprintf_r+0x50>
 800d23c:	ebba 0b04 	subs.w	fp, sl, r4
 800d240:	d00b      	beq.n	800d25a <_svfiprintf_r+0x7a>
 800d242:	465b      	mov	r3, fp
 800d244:	4622      	mov	r2, r4
 800d246:	4629      	mov	r1, r5
 800d248:	4638      	mov	r0, r7
 800d24a:	f7ff ff6d 	bl	800d128 <__ssputs_r>
 800d24e:	3001      	adds	r0, #1
 800d250:	f000 80aa 	beq.w	800d3a8 <_svfiprintf_r+0x1c8>
 800d254:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800d256:	445a      	add	r2, fp
 800d258:	9209      	str	r2, [sp, #36]	; 0x24
 800d25a:	f89a 3000 	ldrb.w	r3, [sl]
 800d25e:	2b00      	cmp	r3, #0
 800d260:	f000 80a2 	beq.w	800d3a8 <_svfiprintf_r+0x1c8>
 800d264:	2300      	movs	r3, #0
 800d266:	f04f 32ff 	mov.w	r2, #4294967295
 800d26a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800d26e:	f10a 0a01 	add.w	sl, sl, #1
 800d272:	9304      	str	r3, [sp, #16]
 800d274:	9307      	str	r3, [sp, #28]
 800d276:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800d27a:	931a      	str	r3, [sp, #104]	; 0x68
 800d27c:	4654      	mov	r4, sl
 800d27e:	2205      	movs	r2, #5
 800d280:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d284:	4851      	ldr	r0, [pc, #324]	; (800d3cc <_svfiprintf_r+0x1ec>)
 800d286:	f7f2 ffab 	bl	80001e0 <memchr>
 800d28a:	9a04      	ldr	r2, [sp, #16]
 800d28c:	b9d8      	cbnz	r0, 800d2c6 <_svfiprintf_r+0xe6>
 800d28e:	06d0      	lsls	r0, r2, #27
 800d290:	bf44      	itt	mi
 800d292:	2320      	movmi	r3, #32
 800d294:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800d298:	0711      	lsls	r1, r2, #28
 800d29a:	bf44      	itt	mi
 800d29c:	232b      	movmi	r3, #43	; 0x2b
 800d29e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800d2a2:	f89a 3000 	ldrb.w	r3, [sl]
 800d2a6:	2b2a      	cmp	r3, #42	; 0x2a
 800d2a8:	d015      	beq.n	800d2d6 <_svfiprintf_r+0xf6>
 800d2aa:	9a07      	ldr	r2, [sp, #28]
 800d2ac:	4654      	mov	r4, sl
 800d2ae:	2000      	movs	r0, #0
 800d2b0:	f04f 0c0a 	mov.w	ip, #10
 800d2b4:	4621      	mov	r1, r4
 800d2b6:	f811 3b01 	ldrb.w	r3, [r1], #1
 800d2ba:	3b30      	subs	r3, #48	; 0x30
 800d2bc:	2b09      	cmp	r3, #9
 800d2be:	d94e      	bls.n	800d35e <_svfiprintf_r+0x17e>
 800d2c0:	b1b0      	cbz	r0, 800d2f0 <_svfiprintf_r+0x110>
 800d2c2:	9207      	str	r2, [sp, #28]
 800d2c4:	e014      	b.n	800d2f0 <_svfiprintf_r+0x110>
 800d2c6:	eba0 0308 	sub.w	r3, r0, r8
 800d2ca:	fa09 f303 	lsl.w	r3, r9, r3
 800d2ce:	4313      	orrs	r3, r2
 800d2d0:	9304      	str	r3, [sp, #16]
 800d2d2:	46a2      	mov	sl, r4
 800d2d4:	e7d2      	b.n	800d27c <_svfiprintf_r+0x9c>
 800d2d6:	9b03      	ldr	r3, [sp, #12]
 800d2d8:	1d19      	adds	r1, r3, #4
 800d2da:	681b      	ldr	r3, [r3, #0]
 800d2dc:	9103      	str	r1, [sp, #12]
 800d2de:	2b00      	cmp	r3, #0
 800d2e0:	bfbb      	ittet	lt
 800d2e2:	425b      	neglt	r3, r3
 800d2e4:	f042 0202 	orrlt.w	r2, r2, #2
 800d2e8:	9307      	strge	r3, [sp, #28]
 800d2ea:	9307      	strlt	r3, [sp, #28]
 800d2ec:	bfb8      	it	lt
 800d2ee:	9204      	strlt	r2, [sp, #16]
 800d2f0:	7823      	ldrb	r3, [r4, #0]
 800d2f2:	2b2e      	cmp	r3, #46	; 0x2e
 800d2f4:	d10c      	bne.n	800d310 <_svfiprintf_r+0x130>
 800d2f6:	7863      	ldrb	r3, [r4, #1]
 800d2f8:	2b2a      	cmp	r3, #42	; 0x2a
 800d2fa:	d135      	bne.n	800d368 <_svfiprintf_r+0x188>
 800d2fc:	9b03      	ldr	r3, [sp, #12]
 800d2fe:	1d1a      	adds	r2, r3, #4
 800d300:	681b      	ldr	r3, [r3, #0]
 800d302:	9203      	str	r2, [sp, #12]
 800d304:	2b00      	cmp	r3, #0
 800d306:	bfb8      	it	lt
 800d308:	f04f 33ff 	movlt.w	r3, #4294967295
 800d30c:	3402      	adds	r4, #2
 800d30e:	9305      	str	r3, [sp, #20]
 800d310:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800d3dc <_svfiprintf_r+0x1fc>
 800d314:	7821      	ldrb	r1, [r4, #0]
 800d316:	2203      	movs	r2, #3
 800d318:	4650      	mov	r0, sl
 800d31a:	f7f2 ff61 	bl	80001e0 <memchr>
 800d31e:	b140      	cbz	r0, 800d332 <_svfiprintf_r+0x152>
 800d320:	2340      	movs	r3, #64	; 0x40
 800d322:	eba0 000a 	sub.w	r0, r0, sl
 800d326:	fa03 f000 	lsl.w	r0, r3, r0
 800d32a:	9b04      	ldr	r3, [sp, #16]
 800d32c:	4303      	orrs	r3, r0
 800d32e:	3401      	adds	r4, #1
 800d330:	9304      	str	r3, [sp, #16]
 800d332:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d336:	4826      	ldr	r0, [pc, #152]	; (800d3d0 <_svfiprintf_r+0x1f0>)
 800d338:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800d33c:	2206      	movs	r2, #6
 800d33e:	f7f2 ff4f 	bl	80001e0 <memchr>
 800d342:	2800      	cmp	r0, #0
 800d344:	d038      	beq.n	800d3b8 <_svfiprintf_r+0x1d8>
 800d346:	4b23      	ldr	r3, [pc, #140]	; (800d3d4 <_svfiprintf_r+0x1f4>)
 800d348:	bb1b      	cbnz	r3, 800d392 <_svfiprintf_r+0x1b2>
 800d34a:	9b03      	ldr	r3, [sp, #12]
 800d34c:	3307      	adds	r3, #7
 800d34e:	f023 0307 	bic.w	r3, r3, #7
 800d352:	3308      	adds	r3, #8
 800d354:	9303      	str	r3, [sp, #12]
 800d356:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d358:	4433      	add	r3, r6
 800d35a:	9309      	str	r3, [sp, #36]	; 0x24
 800d35c:	e767      	b.n	800d22e <_svfiprintf_r+0x4e>
 800d35e:	fb0c 3202 	mla	r2, ip, r2, r3
 800d362:	460c      	mov	r4, r1
 800d364:	2001      	movs	r0, #1
 800d366:	e7a5      	b.n	800d2b4 <_svfiprintf_r+0xd4>
 800d368:	2300      	movs	r3, #0
 800d36a:	3401      	adds	r4, #1
 800d36c:	9305      	str	r3, [sp, #20]
 800d36e:	4619      	mov	r1, r3
 800d370:	f04f 0c0a 	mov.w	ip, #10
 800d374:	4620      	mov	r0, r4
 800d376:	f810 2b01 	ldrb.w	r2, [r0], #1
 800d37a:	3a30      	subs	r2, #48	; 0x30
 800d37c:	2a09      	cmp	r2, #9
 800d37e:	d903      	bls.n	800d388 <_svfiprintf_r+0x1a8>
 800d380:	2b00      	cmp	r3, #0
 800d382:	d0c5      	beq.n	800d310 <_svfiprintf_r+0x130>
 800d384:	9105      	str	r1, [sp, #20]
 800d386:	e7c3      	b.n	800d310 <_svfiprintf_r+0x130>
 800d388:	fb0c 2101 	mla	r1, ip, r1, r2
 800d38c:	4604      	mov	r4, r0
 800d38e:	2301      	movs	r3, #1
 800d390:	e7f0      	b.n	800d374 <_svfiprintf_r+0x194>
 800d392:	ab03      	add	r3, sp, #12
 800d394:	9300      	str	r3, [sp, #0]
 800d396:	462a      	mov	r2, r5
 800d398:	4b0f      	ldr	r3, [pc, #60]	; (800d3d8 <_svfiprintf_r+0x1f8>)
 800d39a:	a904      	add	r1, sp, #16
 800d39c:	4638      	mov	r0, r7
 800d39e:	f7fe f81d 	bl	800b3dc <_printf_float>
 800d3a2:	1c42      	adds	r2, r0, #1
 800d3a4:	4606      	mov	r6, r0
 800d3a6:	d1d6      	bne.n	800d356 <_svfiprintf_r+0x176>
 800d3a8:	89ab      	ldrh	r3, [r5, #12]
 800d3aa:	065b      	lsls	r3, r3, #25
 800d3ac:	f53f af2c 	bmi.w	800d208 <_svfiprintf_r+0x28>
 800d3b0:	9809      	ldr	r0, [sp, #36]	; 0x24
 800d3b2:	b01d      	add	sp, #116	; 0x74
 800d3b4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d3b8:	ab03      	add	r3, sp, #12
 800d3ba:	9300      	str	r3, [sp, #0]
 800d3bc:	462a      	mov	r2, r5
 800d3be:	4b06      	ldr	r3, [pc, #24]	; (800d3d8 <_svfiprintf_r+0x1f8>)
 800d3c0:	a904      	add	r1, sp, #16
 800d3c2:	4638      	mov	r0, r7
 800d3c4:	f7fe faae 	bl	800b924 <_printf_i>
 800d3c8:	e7eb      	b.n	800d3a2 <_svfiprintf_r+0x1c2>
 800d3ca:	bf00      	nop
 800d3cc:	0800e384 	.word	0x0800e384
 800d3d0:	0800e38e 	.word	0x0800e38e
 800d3d4:	0800b3dd 	.word	0x0800b3dd
 800d3d8:	0800d129 	.word	0x0800d129
 800d3dc:	0800e38a 	.word	0x0800e38a

0800d3e0 <_sbrk_r>:
 800d3e0:	b538      	push	{r3, r4, r5, lr}
 800d3e2:	4d06      	ldr	r5, [pc, #24]	; (800d3fc <_sbrk_r+0x1c>)
 800d3e4:	2300      	movs	r3, #0
 800d3e6:	4604      	mov	r4, r0
 800d3e8:	4608      	mov	r0, r1
 800d3ea:	602b      	str	r3, [r5, #0]
 800d3ec:	f7f5 fdd6 	bl	8002f9c <_sbrk>
 800d3f0:	1c43      	adds	r3, r0, #1
 800d3f2:	d102      	bne.n	800d3fa <_sbrk_r+0x1a>
 800d3f4:	682b      	ldr	r3, [r5, #0]
 800d3f6:	b103      	cbz	r3, 800d3fa <_sbrk_r+0x1a>
 800d3f8:	6023      	str	r3, [r4, #0]
 800d3fa:	bd38      	pop	{r3, r4, r5, pc}
 800d3fc:	2000887c 	.word	0x2000887c

0800d400 <__assert_func>:
 800d400:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800d402:	4614      	mov	r4, r2
 800d404:	461a      	mov	r2, r3
 800d406:	4b09      	ldr	r3, [pc, #36]	; (800d42c <__assert_func+0x2c>)
 800d408:	681b      	ldr	r3, [r3, #0]
 800d40a:	4605      	mov	r5, r0
 800d40c:	68d8      	ldr	r0, [r3, #12]
 800d40e:	b14c      	cbz	r4, 800d424 <__assert_func+0x24>
 800d410:	4b07      	ldr	r3, [pc, #28]	; (800d430 <__assert_func+0x30>)
 800d412:	9100      	str	r1, [sp, #0]
 800d414:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800d418:	4906      	ldr	r1, [pc, #24]	; (800d434 <__assert_func+0x34>)
 800d41a:	462b      	mov	r3, r5
 800d41c:	f000 f80e 	bl	800d43c <fiprintf>
 800d420:	f000 faa4 	bl	800d96c <abort>
 800d424:	4b04      	ldr	r3, [pc, #16]	; (800d438 <__assert_func+0x38>)
 800d426:	461c      	mov	r4, r3
 800d428:	e7f3      	b.n	800d412 <__assert_func+0x12>
 800d42a:	bf00      	nop
 800d42c:	20000014 	.word	0x20000014
 800d430:	0800e395 	.word	0x0800e395
 800d434:	0800e3a2 	.word	0x0800e3a2
 800d438:	0800e3d0 	.word	0x0800e3d0

0800d43c <fiprintf>:
 800d43c:	b40e      	push	{r1, r2, r3}
 800d43e:	b503      	push	{r0, r1, lr}
 800d440:	4601      	mov	r1, r0
 800d442:	ab03      	add	r3, sp, #12
 800d444:	4805      	ldr	r0, [pc, #20]	; (800d45c <fiprintf+0x20>)
 800d446:	f853 2b04 	ldr.w	r2, [r3], #4
 800d44a:	6800      	ldr	r0, [r0, #0]
 800d44c:	9301      	str	r3, [sp, #4]
 800d44e:	f000 f88f 	bl	800d570 <_vfiprintf_r>
 800d452:	b002      	add	sp, #8
 800d454:	f85d eb04 	ldr.w	lr, [sp], #4
 800d458:	b003      	add	sp, #12
 800d45a:	4770      	bx	lr
 800d45c:	20000014 	.word	0x20000014

0800d460 <__ascii_mbtowc>:
 800d460:	b082      	sub	sp, #8
 800d462:	b901      	cbnz	r1, 800d466 <__ascii_mbtowc+0x6>
 800d464:	a901      	add	r1, sp, #4
 800d466:	b142      	cbz	r2, 800d47a <__ascii_mbtowc+0x1a>
 800d468:	b14b      	cbz	r3, 800d47e <__ascii_mbtowc+0x1e>
 800d46a:	7813      	ldrb	r3, [r2, #0]
 800d46c:	600b      	str	r3, [r1, #0]
 800d46e:	7812      	ldrb	r2, [r2, #0]
 800d470:	1e10      	subs	r0, r2, #0
 800d472:	bf18      	it	ne
 800d474:	2001      	movne	r0, #1
 800d476:	b002      	add	sp, #8
 800d478:	4770      	bx	lr
 800d47a:	4610      	mov	r0, r2
 800d47c:	e7fb      	b.n	800d476 <__ascii_mbtowc+0x16>
 800d47e:	f06f 0001 	mvn.w	r0, #1
 800d482:	e7f8      	b.n	800d476 <__ascii_mbtowc+0x16>

0800d484 <memmove>:
 800d484:	4288      	cmp	r0, r1
 800d486:	b510      	push	{r4, lr}
 800d488:	eb01 0402 	add.w	r4, r1, r2
 800d48c:	d902      	bls.n	800d494 <memmove+0x10>
 800d48e:	4284      	cmp	r4, r0
 800d490:	4623      	mov	r3, r4
 800d492:	d807      	bhi.n	800d4a4 <memmove+0x20>
 800d494:	1e43      	subs	r3, r0, #1
 800d496:	42a1      	cmp	r1, r4
 800d498:	d008      	beq.n	800d4ac <memmove+0x28>
 800d49a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800d49e:	f803 2f01 	strb.w	r2, [r3, #1]!
 800d4a2:	e7f8      	b.n	800d496 <memmove+0x12>
 800d4a4:	4402      	add	r2, r0
 800d4a6:	4601      	mov	r1, r0
 800d4a8:	428a      	cmp	r2, r1
 800d4aa:	d100      	bne.n	800d4ae <memmove+0x2a>
 800d4ac:	bd10      	pop	{r4, pc}
 800d4ae:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800d4b2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800d4b6:	e7f7      	b.n	800d4a8 <memmove+0x24>

0800d4b8 <__malloc_lock>:
 800d4b8:	4801      	ldr	r0, [pc, #4]	; (800d4c0 <__malloc_lock+0x8>)
 800d4ba:	f000 bc17 	b.w	800dcec <__retarget_lock_acquire_recursive>
 800d4be:	bf00      	nop
 800d4c0:	20008884 	.word	0x20008884

0800d4c4 <__malloc_unlock>:
 800d4c4:	4801      	ldr	r0, [pc, #4]	; (800d4cc <__malloc_unlock+0x8>)
 800d4c6:	f000 bc12 	b.w	800dcee <__retarget_lock_release_recursive>
 800d4ca:	bf00      	nop
 800d4cc:	20008884 	.word	0x20008884

0800d4d0 <_realloc_r>:
 800d4d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d4d2:	4607      	mov	r7, r0
 800d4d4:	4614      	mov	r4, r2
 800d4d6:	460e      	mov	r6, r1
 800d4d8:	b921      	cbnz	r1, 800d4e4 <_realloc_r+0x14>
 800d4da:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800d4de:	4611      	mov	r1, r2
 800d4e0:	f7ff bdc8 	b.w	800d074 <_malloc_r>
 800d4e4:	b922      	cbnz	r2, 800d4f0 <_realloc_r+0x20>
 800d4e6:	f7ff fd75 	bl	800cfd4 <_free_r>
 800d4ea:	4625      	mov	r5, r4
 800d4ec:	4628      	mov	r0, r5
 800d4ee:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d4f0:	f000 fc62 	bl	800ddb8 <_malloc_usable_size_r>
 800d4f4:	42a0      	cmp	r0, r4
 800d4f6:	d20f      	bcs.n	800d518 <_realloc_r+0x48>
 800d4f8:	4621      	mov	r1, r4
 800d4fa:	4638      	mov	r0, r7
 800d4fc:	f7ff fdba 	bl	800d074 <_malloc_r>
 800d500:	4605      	mov	r5, r0
 800d502:	2800      	cmp	r0, #0
 800d504:	d0f2      	beq.n	800d4ec <_realloc_r+0x1c>
 800d506:	4631      	mov	r1, r6
 800d508:	4622      	mov	r2, r4
 800d50a:	f7fd feb1 	bl	800b270 <memcpy>
 800d50e:	4631      	mov	r1, r6
 800d510:	4638      	mov	r0, r7
 800d512:	f7ff fd5f 	bl	800cfd4 <_free_r>
 800d516:	e7e9      	b.n	800d4ec <_realloc_r+0x1c>
 800d518:	4635      	mov	r5, r6
 800d51a:	e7e7      	b.n	800d4ec <_realloc_r+0x1c>

0800d51c <__sfputc_r>:
 800d51c:	6893      	ldr	r3, [r2, #8]
 800d51e:	3b01      	subs	r3, #1
 800d520:	2b00      	cmp	r3, #0
 800d522:	b410      	push	{r4}
 800d524:	6093      	str	r3, [r2, #8]
 800d526:	da08      	bge.n	800d53a <__sfputc_r+0x1e>
 800d528:	6994      	ldr	r4, [r2, #24]
 800d52a:	42a3      	cmp	r3, r4
 800d52c:	db01      	blt.n	800d532 <__sfputc_r+0x16>
 800d52e:	290a      	cmp	r1, #10
 800d530:	d103      	bne.n	800d53a <__sfputc_r+0x1e>
 800d532:	f85d 4b04 	ldr.w	r4, [sp], #4
 800d536:	f000 b94b 	b.w	800d7d0 <__swbuf_r>
 800d53a:	6813      	ldr	r3, [r2, #0]
 800d53c:	1c58      	adds	r0, r3, #1
 800d53e:	6010      	str	r0, [r2, #0]
 800d540:	7019      	strb	r1, [r3, #0]
 800d542:	4608      	mov	r0, r1
 800d544:	f85d 4b04 	ldr.w	r4, [sp], #4
 800d548:	4770      	bx	lr

0800d54a <__sfputs_r>:
 800d54a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d54c:	4606      	mov	r6, r0
 800d54e:	460f      	mov	r7, r1
 800d550:	4614      	mov	r4, r2
 800d552:	18d5      	adds	r5, r2, r3
 800d554:	42ac      	cmp	r4, r5
 800d556:	d101      	bne.n	800d55c <__sfputs_r+0x12>
 800d558:	2000      	movs	r0, #0
 800d55a:	e007      	b.n	800d56c <__sfputs_r+0x22>
 800d55c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d560:	463a      	mov	r2, r7
 800d562:	4630      	mov	r0, r6
 800d564:	f7ff ffda 	bl	800d51c <__sfputc_r>
 800d568:	1c43      	adds	r3, r0, #1
 800d56a:	d1f3      	bne.n	800d554 <__sfputs_r+0xa>
 800d56c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800d570 <_vfiprintf_r>:
 800d570:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d574:	460d      	mov	r5, r1
 800d576:	b09d      	sub	sp, #116	; 0x74
 800d578:	4614      	mov	r4, r2
 800d57a:	4698      	mov	r8, r3
 800d57c:	4606      	mov	r6, r0
 800d57e:	b118      	cbz	r0, 800d588 <_vfiprintf_r+0x18>
 800d580:	6983      	ldr	r3, [r0, #24]
 800d582:	b90b      	cbnz	r3, 800d588 <_vfiprintf_r+0x18>
 800d584:	f000 fb14 	bl	800dbb0 <__sinit>
 800d588:	4b89      	ldr	r3, [pc, #548]	; (800d7b0 <_vfiprintf_r+0x240>)
 800d58a:	429d      	cmp	r5, r3
 800d58c:	d11b      	bne.n	800d5c6 <_vfiprintf_r+0x56>
 800d58e:	6875      	ldr	r5, [r6, #4]
 800d590:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800d592:	07d9      	lsls	r1, r3, #31
 800d594:	d405      	bmi.n	800d5a2 <_vfiprintf_r+0x32>
 800d596:	89ab      	ldrh	r3, [r5, #12]
 800d598:	059a      	lsls	r2, r3, #22
 800d59a:	d402      	bmi.n	800d5a2 <_vfiprintf_r+0x32>
 800d59c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800d59e:	f000 fba5 	bl	800dcec <__retarget_lock_acquire_recursive>
 800d5a2:	89ab      	ldrh	r3, [r5, #12]
 800d5a4:	071b      	lsls	r3, r3, #28
 800d5a6:	d501      	bpl.n	800d5ac <_vfiprintf_r+0x3c>
 800d5a8:	692b      	ldr	r3, [r5, #16]
 800d5aa:	b9eb      	cbnz	r3, 800d5e8 <_vfiprintf_r+0x78>
 800d5ac:	4629      	mov	r1, r5
 800d5ae:	4630      	mov	r0, r6
 800d5b0:	f000 f96e 	bl	800d890 <__swsetup_r>
 800d5b4:	b1c0      	cbz	r0, 800d5e8 <_vfiprintf_r+0x78>
 800d5b6:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800d5b8:	07dc      	lsls	r4, r3, #31
 800d5ba:	d50e      	bpl.n	800d5da <_vfiprintf_r+0x6a>
 800d5bc:	f04f 30ff 	mov.w	r0, #4294967295
 800d5c0:	b01d      	add	sp, #116	; 0x74
 800d5c2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d5c6:	4b7b      	ldr	r3, [pc, #492]	; (800d7b4 <_vfiprintf_r+0x244>)
 800d5c8:	429d      	cmp	r5, r3
 800d5ca:	d101      	bne.n	800d5d0 <_vfiprintf_r+0x60>
 800d5cc:	68b5      	ldr	r5, [r6, #8]
 800d5ce:	e7df      	b.n	800d590 <_vfiprintf_r+0x20>
 800d5d0:	4b79      	ldr	r3, [pc, #484]	; (800d7b8 <_vfiprintf_r+0x248>)
 800d5d2:	429d      	cmp	r5, r3
 800d5d4:	bf08      	it	eq
 800d5d6:	68f5      	ldreq	r5, [r6, #12]
 800d5d8:	e7da      	b.n	800d590 <_vfiprintf_r+0x20>
 800d5da:	89ab      	ldrh	r3, [r5, #12]
 800d5dc:	0598      	lsls	r0, r3, #22
 800d5de:	d4ed      	bmi.n	800d5bc <_vfiprintf_r+0x4c>
 800d5e0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800d5e2:	f000 fb84 	bl	800dcee <__retarget_lock_release_recursive>
 800d5e6:	e7e9      	b.n	800d5bc <_vfiprintf_r+0x4c>
 800d5e8:	2300      	movs	r3, #0
 800d5ea:	9309      	str	r3, [sp, #36]	; 0x24
 800d5ec:	2320      	movs	r3, #32
 800d5ee:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800d5f2:	f8cd 800c 	str.w	r8, [sp, #12]
 800d5f6:	2330      	movs	r3, #48	; 0x30
 800d5f8:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800d7bc <_vfiprintf_r+0x24c>
 800d5fc:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800d600:	f04f 0901 	mov.w	r9, #1
 800d604:	4623      	mov	r3, r4
 800d606:	469a      	mov	sl, r3
 800d608:	f813 2b01 	ldrb.w	r2, [r3], #1
 800d60c:	b10a      	cbz	r2, 800d612 <_vfiprintf_r+0xa2>
 800d60e:	2a25      	cmp	r2, #37	; 0x25
 800d610:	d1f9      	bne.n	800d606 <_vfiprintf_r+0x96>
 800d612:	ebba 0b04 	subs.w	fp, sl, r4
 800d616:	d00b      	beq.n	800d630 <_vfiprintf_r+0xc0>
 800d618:	465b      	mov	r3, fp
 800d61a:	4622      	mov	r2, r4
 800d61c:	4629      	mov	r1, r5
 800d61e:	4630      	mov	r0, r6
 800d620:	f7ff ff93 	bl	800d54a <__sfputs_r>
 800d624:	3001      	adds	r0, #1
 800d626:	f000 80aa 	beq.w	800d77e <_vfiprintf_r+0x20e>
 800d62a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800d62c:	445a      	add	r2, fp
 800d62e:	9209      	str	r2, [sp, #36]	; 0x24
 800d630:	f89a 3000 	ldrb.w	r3, [sl]
 800d634:	2b00      	cmp	r3, #0
 800d636:	f000 80a2 	beq.w	800d77e <_vfiprintf_r+0x20e>
 800d63a:	2300      	movs	r3, #0
 800d63c:	f04f 32ff 	mov.w	r2, #4294967295
 800d640:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800d644:	f10a 0a01 	add.w	sl, sl, #1
 800d648:	9304      	str	r3, [sp, #16]
 800d64a:	9307      	str	r3, [sp, #28]
 800d64c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800d650:	931a      	str	r3, [sp, #104]	; 0x68
 800d652:	4654      	mov	r4, sl
 800d654:	2205      	movs	r2, #5
 800d656:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d65a:	4858      	ldr	r0, [pc, #352]	; (800d7bc <_vfiprintf_r+0x24c>)
 800d65c:	f7f2 fdc0 	bl	80001e0 <memchr>
 800d660:	9a04      	ldr	r2, [sp, #16]
 800d662:	b9d8      	cbnz	r0, 800d69c <_vfiprintf_r+0x12c>
 800d664:	06d1      	lsls	r1, r2, #27
 800d666:	bf44      	itt	mi
 800d668:	2320      	movmi	r3, #32
 800d66a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800d66e:	0713      	lsls	r3, r2, #28
 800d670:	bf44      	itt	mi
 800d672:	232b      	movmi	r3, #43	; 0x2b
 800d674:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800d678:	f89a 3000 	ldrb.w	r3, [sl]
 800d67c:	2b2a      	cmp	r3, #42	; 0x2a
 800d67e:	d015      	beq.n	800d6ac <_vfiprintf_r+0x13c>
 800d680:	9a07      	ldr	r2, [sp, #28]
 800d682:	4654      	mov	r4, sl
 800d684:	2000      	movs	r0, #0
 800d686:	f04f 0c0a 	mov.w	ip, #10
 800d68a:	4621      	mov	r1, r4
 800d68c:	f811 3b01 	ldrb.w	r3, [r1], #1
 800d690:	3b30      	subs	r3, #48	; 0x30
 800d692:	2b09      	cmp	r3, #9
 800d694:	d94e      	bls.n	800d734 <_vfiprintf_r+0x1c4>
 800d696:	b1b0      	cbz	r0, 800d6c6 <_vfiprintf_r+0x156>
 800d698:	9207      	str	r2, [sp, #28]
 800d69a:	e014      	b.n	800d6c6 <_vfiprintf_r+0x156>
 800d69c:	eba0 0308 	sub.w	r3, r0, r8
 800d6a0:	fa09 f303 	lsl.w	r3, r9, r3
 800d6a4:	4313      	orrs	r3, r2
 800d6a6:	9304      	str	r3, [sp, #16]
 800d6a8:	46a2      	mov	sl, r4
 800d6aa:	e7d2      	b.n	800d652 <_vfiprintf_r+0xe2>
 800d6ac:	9b03      	ldr	r3, [sp, #12]
 800d6ae:	1d19      	adds	r1, r3, #4
 800d6b0:	681b      	ldr	r3, [r3, #0]
 800d6b2:	9103      	str	r1, [sp, #12]
 800d6b4:	2b00      	cmp	r3, #0
 800d6b6:	bfbb      	ittet	lt
 800d6b8:	425b      	neglt	r3, r3
 800d6ba:	f042 0202 	orrlt.w	r2, r2, #2
 800d6be:	9307      	strge	r3, [sp, #28]
 800d6c0:	9307      	strlt	r3, [sp, #28]
 800d6c2:	bfb8      	it	lt
 800d6c4:	9204      	strlt	r2, [sp, #16]
 800d6c6:	7823      	ldrb	r3, [r4, #0]
 800d6c8:	2b2e      	cmp	r3, #46	; 0x2e
 800d6ca:	d10c      	bne.n	800d6e6 <_vfiprintf_r+0x176>
 800d6cc:	7863      	ldrb	r3, [r4, #1]
 800d6ce:	2b2a      	cmp	r3, #42	; 0x2a
 800d6d0:	d135      	bne.n	800d73e <_vfiprintf_r+0x1ce>
 800d6d2:	9b03      	ldr	r3, [sp, #12]
 800d6d4:	1d1a      	adds	r2, r3, #4
 800d6d6:	681b      	ldr	r3, [r3, #0]
 800d6d8:	9203      	str	r2, [sp, #12]
 800d6da:	2b00      	cmp	r3, #0
 800d6dc:	bfb8      	it	lt
 800d6de:	f04f 33ff 	movlt.w	r3, #4294967295
 800d6e2:	3402      	adds	r4, #2
 800d6e4:	9305      	str	r3, [sp, #20]
 800d6e6:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800d7cc <_vfiprintf_r+0x25c>
 800d6ea:	7821      	ldrb	r1, [r4, #0]
 800d6ec:	2203      	movs	r2, #3
 800d6ee:	4650      	mov	r0, sl
 800d6f0:	f7f2 fd76 	bl	80001e0 <memchr>
 800d6f4:	b140      	cbz	r0, 800d708 <_vfiprintf_r+0x198>
 800d6f6:	2340      	movs	r3, #64	; 0x40
 800d6f8:	eba0 000a 	sub.w	r0, r0, sl
 800d6fc:	fa03 f000 	lsl.w	r0, r3, r0
 800d700:	9b04      	ldr	r3, [sp, #16]
 800d702:	4303      	orrs	r3, r0
 800d704:	3401      	adds	r4, #1
 800d706:	9304      	str	r3, [sp, #16]
 800d708:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d70c:	482c      	ldr	r0, [pc, #176]	; (800d7c0 <_vfiprintf_r+0x250>)
 800d70e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800d712:	2206      	movs	r2, #6
 800d714:	f7f2 fd64 	bl	80001e0 <memchr>
 800d718:	2800      	cmp	r0, #0
 800d71a:	d03f      	beq.n	800d79c <_vfiprintf_r+0x22c>
 800d71c:	4b29      	ldr	r3, [pc, #164]	; (800d7c4 <_vfiprintf_r+0x254>)
 800d71e:	bb1b      	cbnz	r3, 800d768 <_vfiprintf_r+0x1f8>
 800d720:	9b03      	ldr	r3, [sp, #12]
 800d722:	3307      	adds	r3, #7
 800d724:	f023 0307 	bic.w	r3, r3, #7
 800d728:	3308      	adds	r3, #8
 800d72a:	9303      	str	r3, [sp, #12]
 800d72c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d72e:	443b      	add	r3, r7
 800d730:	9309      	str	r3, [sp, #36]	; 0x24
 800d732:	e767      	b.n	800d604 <_vfiprintf_r+0x94>
 800d734:	fb0c 3202 	mla	r2, ip, r2, r3
 800d738:	460c      	mov	r4, r1
 800d73a:	2001      	movs	r0, #1
 800d73c:	e7a5      	b.n	800d68a <_vfiprintf_r+0x11a>
 800d73e:	2300      	movs	r3, #0
 800d740:	3401      	adds	r4, #1
 800d742:	9305      	str	r3, [sp, #20]
 800d744:	4619      	mov	r1, r3
 800d746:	f04f 0c0a 	mov.w	ip, #10
 800d74a:	4620      	mov	r0, r4
 800d74c:	f810 2b01 	ldrb.w	r2, [r0], #1
 800d750:	3a30      	subs	r2, #48	; 0x30
 800d752:	2a09      	cmp	r2, #9
 800d754:	d903      	bls.n	800d75e <_vfiprintf_r+0x1ee>
 800d756:	2b00      	cmp	r3, #0
 800d758:	d0c5      	beq.n	800d6e6 <_vfiprintf_r+0x176>
 800d75a:	9105      	str	r1, [sp, #20]
 800d75c:	e7c3      	b.n	800d6e6 <_vfiprintf_r+0x176>
 800d75e:	fb0c 2101 	mla	r1, ip, r1, r2
 800d762:	4604      	mov	r4, r0
 800d764:	2301      	movs	r3, #1
 800d766:	e7f0      	b.n	800d74a <_vfiprintf_r+0x1da>
 800d768:	ab03      	add	r3, sp, #12
 800d76a:	9300      	str	r3, [sp, #0]
 800d76c:	462a      	mov	r2, r5
 800d76e:	4b16      	ldr	r3, [pc, #88]	; (800d7c8 <_vfiprintf_r+0x258>)
 800d770:	a904      	add	r1, sp, #16
 800d772:	4630      	mov	r0, r6
 800d774:	f7fd fe32 	bl	800b3dc <_printf_float>
 800d778:	4607      	mov	r7, r0
 800d77a:	1c78      	adds	r0, r7, #1
 800d77c:	d1d6      	bne.n	800d72c <_vfiprintf_r+0x1bc>
 800d77e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800d780:	07d9      	lsls	r1, r3, #31
 800d782:	d405      	bmi.n	800d790 <_vfiprintf_r+0x220>
 800d784:	89ab      	ldrh	r3, [r5, #12]
 800d786:	059a      	lsls	r2, r3, #22
 800d788:	d402      	bmi.n	800d790 <_vfiprintf_r+0x220>
 800d78a:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800d78c:	f000 faaf 	bl	800dcee <__retarget_lock_release_recursive>
 800d790:	89ab      	ldrh	r3, [r5, #12]
 800d792:	065b      	lsls	r3, r3, #25
 800d794:	f53f af12 	bmi.w	800d5bc <_vfiprintf_r+0x4c>
 800d798:	9809      	ldr	r0, [sp, #36]	; 0x24
 800d79a:	e711      	b.n	800d5c0 <_vfiprintf_r+0x50>
 800d79c:	ab03      	add	r3, sp, #12
 800d79e:	9300      	str	r3, [sp, #0]
 800d7a0:	462a      	mov	r2, r5
 800d7a2:	4b09      	ldr	r3, [pc, #36]	; (800d7c8 <_vfiprintf_r+0x258>)
 800d7a4:	a904      	add	r1, sp, #16
 800d7a6:	4630      	mov	r0, r6
 800d7a8:	f7fe f8bc 	bl	800b924 <_printf_i>
 800d7ac:	e7e4      	b.n	800d778 <_vfiprintf_r+0x208>
 800d7ae:	bf00      	nop
 800d7b0:	0800e4fc 	.word	0x0800e4fc
 800d7b4:	0800e51c 	.word	0x0800e51c
 800d7b8:	0800e4dc 	.word	0x0800e4dc
 800d7bc:	0800e384 	.word	0x0800e384
 800d7c0:	0800e38e 	.word	0x0800e38e
 800d7c4:	0800b3dd 	.word	0x0800b3dd
 800d7c8:	0800d54b 	.word	0x0800d54b
 800d7cc:	0800e38a 	.word	0x0800e38a

0800d7d0 <__swbuf_r>:
 800d7d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d7d2:	460e      	mov	r6, r1
 800d7d4:	4614      	mov	r4, r2
 800d7d6:	4605      	mov	r5, r0
 800d7d8:	b118      	cbz	r0, 800d7e2 <__swbuf_r+0x12>
 800d7da:	6983      	ldr	r3, [r0, #24]
 800d7dc:	b90b      	cbnz	r3, 800d7e2 <__swbuf_r+0x12>
 800d7de:	f000 f9e7 	bl	800dbb0 <__sinit>
 800d7e2:	4b21      	ldr	r3, [pc, #132]	; (800d868 <__swbuf_r+0x98>)
 800d7e4:	429c      	cmp	r4, r3
 800d7e6:	d12b      	bne.n	800d840 <__swbuf_r+0x70>
 800d7e8:	686c      	ldr	r4, [r5, #4]
 800d7ea:	69a3      	ldr	r3, [r4, #24]
 800d7ec:	60a3      	str	r3, [r4, #8]
 800d7ee:	89a3      	ldrh	r3, [r4, #12]
 800d7f0:	071a      	lsls	r2, r3, #28
 800d7f2:	d52f      	bpl.n	800d854 <__swbuf_r+0x84>
 800d7f4:	6923      	ldr	r3, [r4, #16]
 800d7f6:	b36b      	cbz	r3, 800d854 <__swbuf_r+0x84>
 800d7f8:	6923      	ldr	r3, [r4, #16]
 800d7fa:	6820      	ldr	r0, [r4, #0]
 800d7fc:	1ac0      	subs	r0, r0, r3
 800d7fe:	6963      	ldr	r3, [r4, #20]
 800d800:	b2f6      	uxtb	r6, r6
 800d802:	4283      	cmp	r3, r0
 800d804:	4637      	mov	r7, r6
 800d806:	dc04      	bgt.n	800d812 <__swbuf_r+0x42>
 800d808:	4621      	mov	r1, r4
 800d80a:	4628      	mov	r0, r5
 800d80c:	f000 f93c 	bl	800da88 <_fflush_r>
 800d810:	bb30      	cbnz	r0, 800d860 <__swbuf_r+0x90>
 800d812:	68a3      	ldr	r3, [r4, #8]
 800d814:	3b01      	subs	r3, #1
 800d816:	60a3      	str	r3, [r4, #8]
 800d818:	6823      	ldr	r3, [r4, #0]
 800d81a:	1c5a      	adds	r2, r3, #1
 800d81c:	6022      	str	r2, [r4, #0]
 800d81e:	701e      	strb	r6, [r3, #0]
 800d820:	6963      	ldr	r3, [r4, #20]
 800d822:	3001      	adds	r0, #1
 800d824:	4283      	cmp	r3, r0
 800d826:	d004      	beq.n	800d832 <__swbuf_r+0x62>
 800d828:	89a3      	ldrh	r3, [r4, #12]
 800d82a:	07db      	lsls	r3, r3, #31
 800d82c:	d506      	bpl.n	800d83c <__swbuf_r+0x6c>
 800d82e:	2e0a      	cmp	r6, #10
 800d830:	d104      	bne.n	800d83c <__swbuf_r+0x6c>
 800d832:	4621      	mov	r1, r4
 800d834:	4628      	mov	r0, r5
 800d836:	f000 f927 	bl	800da88 <_fflush_r>
 800d83a:	b988      	cbnz	r0, 800d860 <__swbuf_r+0x90>
 800d83c:	4638      	mov	r0, r7
 800d83e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d840:	4b0a      	ldr	r3, [pc, #40]	; (800d86c <__swbuf_r+0x9c>)
 800d842:	429c      	cmp	r4, r3
 800d844:	d101      	bne.n	800d84a <__swbuf_r+0x7a>
 800d846:	68ac      	ldr	r4, [r5, #8]
 800d848:	e7cf      	b.n	800d7ea <__swbuf_r+0x1a>
 800d84a:	4b09      	ldr	r3, [pc, #36]	; (800d870 <__swbuf_r+0xa0>)
 800d84c:	429c      	cmp	r4, r3
 800d84e:	bf08      	it	eq
 800d850:	68ec      	ldreq	r4, [r5, #12]
 800d852:	e7ca      	b.n	800d7ea <__swbuf_r+0x1a>
 800d854:	4621      	mov	r1, r4
 800d856:	4628      	mov	r0, r5
 800d858:	f000 f81a 	bl	800d890 <__swsetup_r>
 800d85c:	2800      	cmp	r0, #0
 800d85e:	d0cb      	beq.n	800d7f8 <__swbuf_r+0x28>
 800d860:	f04f 37ff 	mov.w	r7, #4294967295
 800d864:	e7ea      	b.n	800d83c <__swbuf_r+0x6c>
 800d866:	bf00      	nop
 800d868:	0800e4fc 	.word	0x0800e4fc
 800d86c:	0800e51c 	.word	0x0800e51c
 800d870:	0800e4dc 	.word	0x0800e4dc

0800d874 <__ascii_wctomb>:
 800d874:	b149      	cbz	r1, 800d88a <__ascii_wctomb+0x16>
 800d876:	2aff      	cmp	r2, #255	; 0xff
 800d878:	bf85      	ittet	hi
 800d87a:	238a      	movhi	r3, #138	; 0x8a
 800d87c:	6003      	strhi	r3, [r0, #0]
 800d87e:	700a      	strbls	r2, [r1, #0]
 800d880:	f04f 30ff 	movhi.w	r0, #4294967295
 800d884:	bf98      	it	ls
 800d886:	2001      	movls	r0, #1
 800d888:	4770      	bx	lr
 800d88a:	4608      	mov	r0, r1
 800d88c:	4770      	bx	lr
	...

0800d890 <__swsetup_r>:
 800d890:	4b32      	ldr	r3, [pc, #200]	; (800d95c <__swsetup_r+0xcc>)
 800d892:	b570      	push	{r4, r5, r6, lr}
 800d894:	681d      	ldr	r5, [r3, #0]
 800d896:	4606      	mov	r6, r0
 800d898:	460c      	mov	r4, r1
 800d89a:	b125      	cbz	r5, 800d8a6 <__swsetup_r+0x16>
 800d89c:	69ab      	ldr	r3, [r5, #24]
 800d89e:	b913      	cbnz	r3, 800d8a6 <__swsetup_r+0x16>
 800d8a0:	4628      	mov	r0, r5
 800d8a2:	f000 f985 	bl	800dbb0 <__sinit>
 800d8a6:	4b2e      	ldr	r3, [pc, #184]	; (800d960 <__swsetup_r+0xd0>)
 800d8a8:	429c      	cmp	r4, r3
 800d8aa:	d10f      	bne.n	800d8cc <__swsetup_r+0x3c>
 800d8ac:	686c      	ldr	r4, [r5, #4]
 800d8ae:	89a3      	ldrh	r3, [r4, #12]
 800d8b0:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800d8b4:	0719      	lsls	r1, r3, #28
 800d8b6:	d42c      	bmi.n	800d912 <__swsetup_r+0x82>
 800d8b8:	06dd      	lsls	r5, r3, #27
 800d8ba:	d411      	bmi.n	800d8e0 <__swsetup_r+0x50>
 800d8bc:	2309      	movs	r3, #9
 800d8be:	6033      	str	r3, [r6, #0]
 800d8c0:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800d8c4:	81a3      	strh	r3, [r4, #12]
 800d8c6:	f04f 30ff 	mov.w	r0, #4294967295
 800d8ca:	e03e      	b.n	800d94a <__swsetup_r+0xba>
 800d8cc:	4b25      	ldr	r3, [pc, #148]	; (800d964 <__swsetup_r+0xd4>)
 800d8ce:	429c      	cmp	r4, r3
 800d8d0:	d101      	bne.n	800d8d6 <__swsetup_r+0x46>
 800d8d2:	68ac      	ldr	r4, [r5, #8]
 800d8d4:	e7eb      	b.n	800d8ae <__swsetup_r+0x1e>
 800d8d6:	4b24      	ldr	r3, [pc, #144]	; (800d968 <__swsetup_r+0xd8>)
 800d8d8:	429c      	cmp	r4, r3
 800d8da:	bf08      	it	eq
 800d8dc:	68ec      	ldreq	r4, [r5, #12]
 800d8de:	e7e6      	b.n	800d8ae <__swsetup_r+0x1e>
 800d8e0:	0758      	lsls	r0, r3, #29
 800d8e2:	d512      	bpl.n	800d90a <__swsetup_r+0x7a>
 800d8e4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800d8e6:	b141      	cbz	r1, 800d8fa <__swsetup_r+0x6a>
 800d8e8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800d8ec:	4299      	cmp	r1, r3
 800d8ee:	d002      	beq.n	800d8f6 <__swsetup_r+0x66>
 800d8f0:	4630      	mov	r0, r6
 800d8f2:	f7ff fb6f 	bl	800cfd4 <_free_r>
 800d8f6:	2300      	movs	r3, #0
 800d8f8:	6363      	str	r3, [r4, #52]	; 0x34
 800d8fa:	89a3      	ldrh	r3, [r4, #12]
 800d8fc:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800d900:	81a3      	strh	r3, [r4, #12]
 800d902:	2300      	movs	r3, #0
 800d904:	6063      	str	r3, [r4, #4]
 800d906:	6923      	ldr	r3, [r4, #16]
 800d908:	6023      	str	r3, [r4, #0]
 800d90a:	89a3      	ldrh	r3, [r4, #12]
 800d90c:	f043 0308 	orr.w	r3, r3, #8
 800d910:	81a3      	strh	r3, [r4, #12]
 800d912:	6923      	ldr	r3, [r4, #16]
 800d914:	b94b      	cbnz	r3, 800d92a <__swsetup_r+0x9a>
 800d916:	89a3      	ldrh	r3, [r4, #12]
 800d918:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800d91c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800d920:	d003      	beq.n	800d92a <__swsetup_r+0x9a>
 800d922:	4621      	mov	r1, r4
 800d924:	4630      	mov	r0, r6
 800d926:	f000 fa07 	bl	800dd38 <__smakebuf_r>
 800d92a:	89a0      	ldrh	r0, [r4, #12]
 800d92c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800d930:	f010 0301 	ands.w	r3, r0, #1
 800d934:	d00a      	beq.n	800d94c <__swsetup_r+0xbc>
 800d936:	2300      	movs	r3, #0
 800d938:	60a3      	str	r3, [r4, #8]
 800d93a:	6963      	ldr	r3, [r4, #20]
 800d93c:	425b      	negs	r3, r3
 800d93e:	61a3      	str	r3, [r4, #24]
 800d940:	6923      	ldr	r3, [r4, #16]
 800d942:	b943      	cbnz	r3, 800d956 <__swsetup_r+0xc6>
 800d944:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800d948:	d1ba      	bne.n	800d8c0 <__swsetup_r+0x30>
 800d94a:	bd70      	pop	{r4, r5, r6, pc}
 800d94c:	0781      	lsls	r1, r0, #30
 800d94e:	bf58      	it	pl
 800d950:	6963      	ldrpl	r3, [r4, #20]
 800d952:	60a3      	str	r3, [r4, #8]
 800d954:	e7f4      	b.n	800d940 <__swsetup_r+0xb0>
 800d956:	2000      	movs	r0, #0
 800d958:	e7f7      	b.n	800d94a <__swsetup_r+0xba>
 800d95a:	bf00      	nop
 800d95c:	20000014 	.word	0x20000014
 800d960:	0800e4fc 	.word	0x0800e4fc
 800d964:	0800e51c 	.word	0x0800e51c
 800d968:	0800e4dc 	.word	0x0800e4dc

0800d96c <abort>:
 800d96c:	b508      	push	{r3, lr}
 800d96e:	2006      	movs	r0, #6
 800d970:	f000 fa52 	bl	800de18 <raise>
 800d974:	2001      	movs	r0, #1
 800d976:	f7f5 fa99 	bl	8002eac <_exit>
	...

0800d97c <__sflush_r>:
 800d97c:	898a      	ldrh	r2, [r1, #12]
 800d97e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d982:	4605      	mov	r5, r0
 800d984:	0710      	lsls	r0, r2, #28
 800d986:	460c      	mov	r4, r1
 800d988:	d458      	bmi.n	800da3c <__sflush_r+0xc0>
 800d98a:	684b      	ldr	r3, [r1, #4]
 800d98c:	2b00      	cmp	r3, #0
 800d98e:	dc05      	bgt.n	800d99c <__sflush_r+0x20>
 800d990:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800d992:	2b00      	cmp	r3, #0
 800d994:	dc02      	bgt.n	800d99c <__sflush_r+0x20>
 800d996:	2000      	movs	r0, #0
 800d998:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d99c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800d99e:	2e00      	cmp	r6, #0
 800d9a0:	d0f9      	beq.n	800d996 <__sflush_r+0x1a>
 800d9a2:	2300      	movs	r3, #0
 800d9a4:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800d9a8:	682f      	ldr	r7, [r5, #0]
 800d9aa:	602b      	str	r3, [r5, #0]
 800d9ac:	d032      	beq.n	800da14 <__sflush_r+0x98>
 800d9ae:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800d9b0:	89a3      	ldrh	r3, [r4, #12]
 800d9b2:	075a      	lsls	r2, r3, #29
 800d9b4:	d505      	bpl.n	800d9c2 <__sflush_r+0x46>
 800d9b6:	6863      	ldr	r3, [r4, #4]
 800d9b8:	1ac0      	subs	r0, r0, r3
 800d9ba:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800d9bc:	b10b      	cbz	r3, 800d9c2 <__sflush_r+0x46>
 800d9be:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800d9c0:	1ac0      	subs	r0, r0, r3
 800d9c2:	2300      	movs	r3, #0
 800d9c4:	4602      	mov	r2, r0
 800d9c6:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800d9c8:	6a21      	ldr	r1, [r4, #32]
 800d9ca:	4628      	mov	r0, r5
 800d9cc:	47b0      	blx	r6
 800d9ce:	1c43      	adds	r3, r0, #1
 800d9d0:	89a3      	ldrh	r3, [r4, #12]
 800d9d2:	d106      	bne.n	800d9e2 <__sflush_r+0x66>
 800d9d4:	6829      	ldr	r1, [r5, #0]
 800d9d6:	291d      	cmp	r1, #29
 800d9d8:	d82c      	bhi.n	800da34 <__sflush_r+0xb8>
 800d9da:	4a2a      	ldr	r2, [pc, #168]	; (800da84 <__sflush_r+0x108>)
 800d9dc:	40ca      	lsrs	r2, r1
 800d9de:	07d6      	lsls	r6, r2, #31
 800d9e0:	d528      	bpl.n	800da34 <__sflush_r+0xb8>
 800d9e2:	2200      	movs	r2, #0
 800d9e4:	6062      	str	r2, [r4, #4]
 800d9e6:	04d9      	lsls	r1, r3, #19
 800d9e8:	6922      	ldr	r2, [r4, #16]
 800d9ea:	6022      	str	r2, [r4, #0]
 800d9ec:	d504      	bpl.n	800d9f8 <__sflush_r+0x7c>
 800d9ee:	1c42      	adds	r2, r0, #1
 800d9f0:	d101      	bne.n	800d9f6 <__sflush_r+0x7a>
 800d9f2:	682b      	ldr	r3, [r5, #0]
 800d9f4:	b903      	cbnz	r3, 800d9f8 <__sflush_r+0x7c>
 800d9f6:	6560      	str	r0, [r4, #84]	; 0x54
 800d9f8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800d9fa:	602f      	str	r7, [r5, #0]
 800d9fc:	2900      	cmp	r1, #0
 800d9fe:	d0ca      	beq.n	800d996 <__sflush_r+0x1a>
 800da00:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800da04:	4299      	cmp	r1, r3
 800da06:	d002      	beq.n	800da0e <__sflush_r+0x92>
 800da08:	4628      	mov	r0, r5
 800da0a:	f7ff fae3 	bl	800cfd4 <_free_r>
 800da0e:	2000      	movs	r0, #0
 800da10:	6360      	str	r0, [r4, #52]	; 0x34
 800da12:	e7c1      	b.n	800d998 <__sflush_r+0x1c>
 800da14:	6a21      	ldr	r1, [r4, #32]
 800da16:	2301      	movs	r3, #1
 800da18:	4628      	mov	r0, r5
 800da1a:	47b0      	blx	r6
 800da1c:	1c41      	adds	r1, r0, #1
 800da1e:	d1c7      	bne.n	800d9b0 <__sflush_r+0x34>
 800da20:	682b      	ldr	r3, [r5, #0]
 800da22:	2b00      	cmp	r3, #0
 800da24:	d0c4      	beq.n	800d9b0 <__sflush_r+0x34>
 800da26:	2b1d      	cmp	r3, #29
 800da28:	d001      	beq.n	800da2e <__sflush_r+0xb2>
 800da2a:	2b16      	cmp	r3, #22
 800da2c:	d101      	bne.n	800da32 <__sflush_r+0xb6>
 800da2e:	602f      	str	r7, [r5, #0]
 800da30:	e7b1      	b.n	800d996 <__sflush_r+0x1a>
 800da32:	89a3      	ldrh	r3, [r4, #12]
 800da34:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800da38:	81a3      	strh	r3, [r4, #12]
 800da3a:	e7ad      	b.n	800d998 <__sflush_r+0x1c>
 800da3c:	690f      	ldr	r7, [r1, #16]
 800da3e:	2f00      	cmp	r7, #0
 800da40:	d0a9      	beq.n	800d996 <__sflush_r+0x1a>
 800da42:	0793      	lsls	r3, r2, #30
 800da44:	680e      	ldr	r6, [r1, #0]
 800da46:	bf08      	it	eq
 800da48:	694b      	ldreq	r3, [r1, #20]
 800da4a:	600f      	str	r7, [r1, #0]
 800da4c:	bf18      	it	ne
 800da4e:	2300      	movne	r3, #0
 800da50:	eba6 0807 	sub.w	r8, r6, r7
 800da54:	608b      	str	r3, [r1, #8]
 800da56:	f1b8 0f00 	cmp.w	r8, #0
 800da5a:	dd9c      	ble.n	800d996 <__sflush_r+0x1a>
 800da5c:	6a21      	ldr	r1, [r4, #32]
 800da5e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800da60:	4643      	mov	r3, r8
 800da62:	463a      	mov	r2, r7
 800da64:	4628      	mov	r0, r5
 800da66:	47b0      	blx	r6
 800da68:	2800      	cmp	r0, #0
 800da6a:	dc06      	bgt.n	800da7a <__sflush_r+0xfe>
 800da6c:	89a3      	ldrh	r3, [r4, #12]
 800da6e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800da72:	81a3      	strh	r3, [r4, #12]
 800da74:	f04f 30ff 	mov.w	r0, #4294967295
 800da78:	e78e      	b.n	800d998 <__sflush_r+0x1c>
 800da7a:	4407      	add	r7, r0
 800da7c:	eba8 0800 	sub.w	r8, r8, r0
 800da80:	e7e9      	b.n	800da56 <__sflush_r+0xda>
 800da82:	bf00      	nop
 800da84:	20400001 	.word	0x20400001

0800da88 <_fflush_r>:
 800da88:	b538      	push	{r3, r4, r5, lr}
 800da8a:	690b      	ldr	r3, [r1, #16]
 800da8c:	4605      	mov	r5, r0
 800da8e:	460c      	mov	r4, r1
 800da90:	b913      	cbnz	r3, 800da98 <_fflush_r+0x10>
 800da92:	2500      	movs	r5, #0
 800da94:	4628      	mov	r0, r5
 800da96:	bd38      	pop	{r3, r4, r5, pc}
 800da98:	b118      	cbz	r0, 800daa2 <_fflush_r+0x1a>
 800da9a:	6983      	ldr	r3, [r0, #24]
 800da9c:	b90b      	cbnz	r3, 800daa2 <_fflush_r+0x1a>
 800da9e:	f000 f887 	bl	800dbb0 <__sinit>
 800daa2:	4b14      	ldr	r3, [pc, #80]	; (800daf4 <_fflush_r+0x6c>)
 800daa4:	429c      	cmp	r4, r3
 800daa6:	d11b      	bne.n	800dae0 <_fflush_r+0x58>
 800daa8:	686c      	ldr	r4, [r5, #4]
 800daaa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800daae:	2b00      	cmp	r3, #0
 800dab0:	d0ef      	beq.n	800da92 <_fflush_r+0xa>
 800dab2:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800dab4:	07d0      	lsls	r0, r2, #31
 800dab6:	d404      	bmi.n	800dac2 <_fflush_r+0x3a>
 800dab8:	0599      	lsls	r1, r3, #22
 800daba:	d402      	bmi.n	800dac2 <_fflush_r+0x3a>
 800dabc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800dabe:	f000 f915 	bl	800dcec <__retarget_lock_acquire_recursive>
 800dac2:	4628      	mov	r0, r5
 800dac4:	4621      	mov	r1, r4
 800dac6:	f7ff ff59 	bl	800d97c <__sflush_r>
 800daca:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800dacc:	07da      	lsls	r2, r3, #31
 800dace:	4605      	mov	r5, r0
 800dad0:	d4e0      	bmi.n	800da94 <_fflush_r+0xc>
 800dad2:	89a3      	ldrh	r3, [r4, #12]
 800dad4:	059b      	lsls	r3, r3, #22
 800dad6:	d4dd      	bmi.n	800da94 <_fflush_r+0xc>
 800dad8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800dada:	f000 f908 	bl	800dcee <__retarget_lock_release_recursive>
 800dade:	e7d9      	b.n	800da94 <_fflush_r+0xc>
 800dae0:	4b05      	ldr	r3, [pc, #20]	; (800daf8 <_fflush_r+0x70>)
 800dae2:	429c      	cmp	r4, r3
 800dae4:	d101      	bne.n	800daea <_fflush_r+0x62>
 800dae6:	68ac      	ldr	r4, [r5, #8]
 800dae8:	e7df      	b.n	800daaa <_fflush_r+0x22>
 800daea:	4b04      	ldr	r3, [pc, #16]	; (800dafc <_fflush_r+0x74>)
 800daec:	429c      	cmp	r4, r3
 800daee:	bf08      	it	eq
 800daf0:	68ec      	ldreq	r4, [r5, #12]
 800daf2:	e7da      	b.n	800daaa <_fflush_r+0x22>
 800daf4:	0800e4fc 	.word	0x0800e4fc
 800daf8:	0800e51c 	.word	0x0800e51c
 800dafc:	0800e4dc 	.word	0x0800e4dc

0800db00 <std>:
 800db00:	2300      	movs	r3, #0
 800db02:	b510      	push	{r4, lr}
 800db04:	4604      	mov	r4, r0
 800db06:	e9c0 3300 	strd	r3, r3, [r0]
 800db0a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800db0e:	6083      	str	r3, [r0, #8]
 800db10:	8181      	strh	r1, [r0, #12]
 800db12:	6643      	str	r3, [r0, #100]	; 0x64
 800db14:	81c2      	strh	r2, [r0, #14]
 800db16:	6183      	str	r3, [r0, #24]
 800db18:	4619      	mov	r1, r3
 800db1a:	2208      	movs	r2, #8
 800db1c:	305c      	adds	r0, #92	; 0x5c
 800db1e:	f7fd fbb5 	bl	800b28c <memset>
 800db22:	4b05      	ldr	r3, [pc, #20]	; (800db38 <std+0x38>)
 800db24:	6263      	str	r3, [r4, #36]	; 0x24
 800db26:	4b05      	ldr	r3, [pc, #20]	; (800db3c <std+0x3c>)
 800db28:	62a3      	str	r3, [r4, #40]	; 0x28
 800db2a:	4b05      	ldr	r3, [pc, #20]	; (800db40 <std+0x40>)
 800db2c:	62e3      	str	r3, [r4, #44]	; 0x2c
 800db2e:	4b05      	ldr	r3, [pc, #20]	; (800db44 <std+0x44>)
 800db30:	6224      	str	r4, [r4, #32]
 800db32:	6323      	str	r3, [r4, #48]	; 0x30
 800db34:	bd10      	pop	{r4, pc}
 800db36:	bf00      	nop
 800db38:	0800de51 	.word	0x0800de51
 800db3c:	0800de73 	.word	0x0800de73
 800db40:	0800deab 	.word	0x0800deab
 800db44:	0800decf 	.word	0x0800decf

0800db48 <_cleanup_r>:
 800db48:	4901      	ldr	r1, [pc, #4]	; (800db50 <_cleanup_r+0x8>)
 800db4a:	f000 b8af 	b.w	800dcac <_fwalk_reent>
 800db4e:	bf00      	nop
 800db50:	0800da89 	.word	0x0800da89

0800db54 <__sfmoreglue>:
 800db54:	b570      	push	{r4, r5, r6, lr}
 800db56:	1e4a      	subs	r2, r1, #1
 800db58:	2568      	movs	r5, #104	; 0x68
 800db5a:	4355      	muls	r5, r2
 800db5c:	460e      	mov	r6, r1
 800db5e:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800db62:	f7ff fa87 	bl	800d074 <_malloc_r>
 800db66:	4604      	mov	r4, r0
 800db68:	b140      	cbz	r0, 800db7c <__sfmoreglue+0x28>
 800db6a:	2100      	movs	r1, #0
 800db6c:	e9c0 1600 	strd	r1, r6, [r0]
 800db70:	300c      	adds	r0, #12
 800db72:	60a0      	str	r0, [r4, #8]
 800db74:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800db78:	f7fd fb88 	bl	800b28c <memset>
 800db7c:	4620      	mov	r0, r4
 800db7e:	bd70      	pop	{r4, r5, r6, pc}

0800db80 <__sfp_lock_acquire>:
 800db80:	4801      	ldr	r0, [pc, #4]	; (800db88 <__sfp_lock_acquire+0x8>)
 800db82:	f000 b8b3 	b.w	800dcec <__retarget_lock_acquire_recursive>
 800db86:	bf00      	nop
 800db88:	20008888 	.word	0x20008888

0800db8c <__sfp_lock_release>:
 800db8c:	4801      	ldr	r0, [pc, #4]	; (800db94 <__sfp_lock_release+0x8>)
 800db8e:	f000 b8ae 	b.w	800dcee <__retarget_lock_release_recursive>
 800db92:	bf00      	nop
 800db94:	20008888 	.word	0x20008888

0800db98 <__sinit_lock_acquire>:
 800db98:	4801      	ldr	r0, [pc, #4]	; (800dba0 <__sinit_lock_acquire+0x8>)
 800db9a:	f000 b8a7 	b.w	800dcec <__retarget_lock_acquire_recursive>
 800db9e:	bf00      	nop
 800dba0:	20008883 	.word	0x20008883

0800dba4 <__sinit_lock_release>:
 800dba4:	4801      	ldr	r0, [pc, #4]	; (800dbac <__sinit_lock_release+0x8>)
 800dba6:	f000 b8a2 	b.w	800dcee <__retarget_lock_release_recursive>
 800dbaa:	bf00      	nop
 800dbac:	20008883 	.word	0x20008883

0800dbb0 <__sinit>:
 800dbb0:	b510      	push	{r4, lr}
 800dbb2:	4604      	mov	r4, r0
 800dbb4:	f7ff fff0 	bl	800db98 <__sinit_lock_acquire>
 800dbb8:	69a3      	ldr	r3, [r4, #24]
 800dbba:	b11b      	cbz	r3, 800dbc4 <__sinit+0x14>
 800dbbc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800dbc0:	f7ff bff0 	b.w	800dba4 <__sinit_lock_release>
 800dbc4:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800dbc8:	6523      	str	r3, [r4, #80]	; 0x50
 800dbca:	4b13      	ldr	r3, [pc, #76]	; (800dc18 <__sinit+0x68>)
 800dbcc:	4a13      	ldr	r2, [pc, #76]	; (800dc1c <__sinit+0x6c>)
 800dbce:	681b      	ldr	r3, [r3, #0]
 800dbd0:	62a2      	str	r2, [r4, #40]	; 0x28
 800dbd2:	42a3      	cmp	r3, r4
 800dbd4:	bf04      	itt	eq
 800dbd6:	2301      	moveq	r3, #1
 800dbd8:	61a3      	streq	r3, [r4, #24]
 800dbda:	4620      	mov	r0, r4
 800dbdc:	f000 f820 	bl	800dc20 <__sfp>
 800dbe0:	6060      	str	r0, [r4, #4]
 800dbe2:	4620      	mov	r0, r4
 800dbe4:	f000 f81c 	bl	800dc20 <__sfp>
 800dbe8:	60a0      	str	r0, [r4, #8]
 800dbea:	4620      	mov	r0, r4
 800dbec:	f000 f818 	bl	800dc20 <__sfp>
 800dbf0:	2200      	movs	r2, #0
 800dbf2:	60e0      	str	r0, [r4, #12]
 800dbf4:	2104      	movs	r1, #4
 800dbf6:	6860      	ldr	r0, [r4, #4]
 800dbf8:	f7ff ff82 	bl	800db00 <std>
 800dbfc:	68a0      	ldr	r0, [r4, #8]
 800dbfe:	2201      	movs	r2, #1
 800dc00:	2109      	movs	r1, #9
 800dc02:	f7ff ff7d 	bl	800db00 <std>
 800dc06:	68e0      	ldr	r0, [r4, #12]
 800dc08:	2202      	movs	r2, #2
 800dc0a:	2112      	movs	r1, #18
 800dc0c:	f7ff ff78 	bl	800db00 <std>
 800dc10:	2301      	movs	r3, #1
 800dc12:	61a3      	str	r3, [r4, #24]
 800dc14:	e7d2      	b.n	800dbbc <__sinit+0xc>
 800dc16:	bf00      	nop
 800dc18:	0800e15c 	.word	0x0800e15c
 800dc1c:	0800db49 	.word	0x0800db49

0800dc20 <__sfp>:
 800dc20:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800dc22:	4607      	mov	r7, r0
 800dc24:	f7ff ffac 	bl	800db80 <__sfp_lock_acquire>
 800dc28:	4b1e      	ldr	r3, [pc, #120]	; (800dca4 <__sfp+0x84>)
 800dc2a:	681e      	ldr	r6, [r3, #0]
 800dc2c:	69b3      	ldr	r3, [r6, #24]
 800dc2e:	b913      	cbnz	r3, 800dc36 <__sfp+0x16>
 800dc30:	4630      	mov	r0, r6
 800dc32:	f7ff ffbd 	bl	800dbb0 <__sinit>
 800dc36:	3648      	adds	r6, #72	; 0x48
 800dc38:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800dc3c:	3b01      	subs	r3, #1
 800dc3e:	d503      	bpl.n	800dc48 <__sfp+0x28>
 800dc40:	6833      	ldr	r3, [r6, #0]
 800dc42:	b30b      	cbz	r3, 800dc88 <__sfp+0x68>
 800dc44:	6836      	ldr	r6, [r6, #0]
 800dc46:	e7f7      	b.n	800dc38 <__sfp+0x18>
 800dc48:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800dc4c:	b9d5      	cbnz	r5, 800dc84 <__sfp+0x64>
 800dc4e:	4b16      	ldr	r3, [pc, #88]	; (800dca8 <__sfp+0x88>)
 800dc50:	60e3      	str	r3, [r4, #12]
 800dc52:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800dc56:	6665      	str	r5, [r4, #100]	; 0x64
 800dc58:	f000 f847 	bl	800dcea <__retarget_lock_init_recursive>
 800dc5c:	f7ff ff96 	bl	800db8c <__sfp_lock_release>
 800dc60:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800dc64:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800dc68:	6025      	str	r5, [r4, #0]
 800dc6a:	61a5      	str	r5, [r4, #24]
 800dc6c:	2208      	movs	r2, #8
 800dc6e:	4629      	mov	r1, r5
 800dc70:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800dc74:	f7fd fb0a 	bl	800b28c <memset>
 800dc78:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800dc7c:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800dc80:	4620      	mov	r0, r4
 800dc82:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800dc84:	3468      	adds	r4, #104	; 0x68
 800dc86:	e7d9      	b.n	800dc3c <__sfp+0x1c>
 800dc88:	2104      	movs	r1, #4
 800dc8a:	4638      	mov	r0, r7
 800dc8c:	f7ff ff62 	bl	800db54 <__sfmoreglue>
 800dc90:	4604      	mov	r4, r0
 800dc92:	6030      	str	r0, [r6, #0]
 800dc94:	2800      	cmp	r0, #0
 800dc96:	d1d5      	bne.n	800dc44 <__sfp+0x24>
 800dc98:	f7ff ff78 	bl	800db8c <__sfp_lock_release>
 800dc9c:	230c      	movs	r3, #12
 800dc9e:	603b      	str	r3, [r7, #0]
 800dca0:	e7ee      	b.n	800dc80 <__sfp+0x60>
 800dca2:	bf00      	nop
 800dca4:	0800e15c 	.word	0x0800e15c
 800dca8:	ffff0001 	.word	0xffff0001

0800dcac <_fwalk_reent>:
 800dcac:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800dcb0:	4606      	mov	r6, r0
 800dcb2:	4688      	mov	r8, r1
 800dcb4:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800dcb8:	2700      	movs	r7, #0
 800dcba:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800dcbe:	f1b9 0901 	subs.w	r9, r9, #1
 800dcc2:	d505      	bpl.n	800dcd0 <_fwalk_reent+0x24>
 800dcc4:	6824      	ldr	r4, [r4, #0]
 800dcc6:	2c00      	cmp	r4, #0
 800dcc8:	d1f7      	bne.n	800dcba <_fwalk_reent+0xe>
 800dcca:	4638      	mov	r0, r7
 800dccc:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800dcd0:	89ab      	ldrh	r3, [r5, #12]
 800dcd2:	2b01      	cmp	r3, #1
 800dcd4:	d907      	bls.n	800dce6 <_fwalk_reent+0x3a>
 800dcd6:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800dcda:	3301      	adds	r3, #1
 800dcdc:	d003      	beq.n	800dce6 <_fwalk_reent+0x3a>
 800dcde:	4629      	mov	r1, r5
 800dce0:	4630      	mov	r0, r6
 800dce2:	47c0      	blx	r8
 800dce4:	4307      	orrs	r7, r0
 800dce6:	3568      	adds	r5, #104	; 0x68
 800dce8:	e7e9      	b.n	800dcbe <_fwalk_reent+0x12>

0800dcea <__retarget_lock_init_recursive>:
 800dcea:	4770      	bx	lr

0800dcec <__retarget_lock_acquire_recursive>:
 800dcec:	4770      	bx	lr

0800dcee <__retarget_lock_release_recursive>:
 800dcee:	4770      	bx	lr

0800dcf0 <__swhatbuf_r>:
 800dcf0:	b570      	push	{r4, r5, r6, lr}
 800dcf2:	460e      	mov	r6, r1
 800dcf4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800dcf8:	2900      	cmp	r1, #0
 800dcfa:	b096      	sub	sp, #88	; 0x58
 800dcfc:	4614      	mov	r4, r2
 800dcfe:	461d      	mov	r5, r3
 800dd00:	da07      	bge.n	800dd12 <__swhatbuf_r+0x22>
 800dd02:	2300      	movs	r3, #0
 800dd04:	602b      	str	r3, [r5, #0]
 800dd06:	89b3      	ldrh	r3, [r6, #12]
 800dd08:	061a      	lsls	r2, r3, #24
 800dd0a:	d410      	bmi.n	800dd2e <__swhatbuf_r+0x3e>
 800dd0c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800dd10:	e00e      	b.n	800dd30 <__swhatbuf_r+0x40>
 800dd12:	466a      	mov	r2, sp
 800dd14:	f000 f902 	bl	800df1c <_fstat_r>
 800dd18:	2800      	cmp	r0, #0
 800dd1a:	dbf2      	blt.n	800dd02 <__swhatbuf_r+0x12>
 800dd1c:	9a01      	ldr	r2, [sp, #4]
 800dd1e:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800dd22:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800dd26:	425a      	negs	r2, r3
 800dd28:	415a      	adcs	r2, r3
 800dd2a:	602a      	str	r2, [r5, #0]
 800dd2c:	e7ee      	b.n	800dd0c <__swhatbuf_r+0x1c>
 800dd2e:	2340      	movs	r3, #64	; 0x40
 800dd30:	2000      	movs	r0, #0
 800dd32:	6023      	str	r3, [r4, #0]
 800dd34:	b016      	add	sp, #88	; 0x58
 800dd36:	bd70      	pop	{r4, r5, r6, pc}

0800dd38 <__smakebuf_r>:
 800dd38:	898b      	ldrh	r3, [r1, #12]
 800dd3a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800dd3c:	079d      	lsls	r5, r3, #30
 800dd3e:	4606      	mov	r6, r0
 800dd40:	460c      	mov	r4, r1
 800dd42:	d507      	bpl.n	800dd54 <__smakebuf_r+0x1c>
 800dd44:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800dd48:	6023      	str	r3, [r4, #0]
 800dd4a:	6123      	str	r3, [r4, #16]
 800dd4c:	2301      	movs	r3, #1
 800dd4e:	6163      	str	r3, [r4, #20]
 800dd50:	b002      	add	sp, #8
 800dd52:	bd70      	pop	{r4, r5, r6, pc}
 800dd54:	ab01      	add	r3, sp, #4
 800dd56:	466a      	mov	r2, sp
 800dd58:	f7ff ffca 	bl	800dcf0 <__swhatbuf_r>
 800dd5c:	9900      	ldr	r1, [sp, #0]
 800dd5e:	4605      	mov	r5, r0
 800dd60:	4630      	mov	r0, r6
 800dd62:	f7ff f987 	bl	800d074 <_malloc_r>
 800dd66:	b948      	cbnz	r0, 800dd7c <__smakebuf_r+0x44>
 800dd68:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800dd6c:	059a      	lsls	r2, r3, #22
 800dd6e:	d4ef      	bmi.n	800dd50 <__smakebuf_r+0x18>
 800dd70:	f023 0303 	bic.w	r3, r3, #3
 800dd74:	f043 0302 	orr.w	r3, r3, #2
 800dd78:	81a3      	strh	r3, [r4, #12]
 800dd7a:	e7e3      	b.n	800dd44 <__smakebuf_r+0xc>
 800dd7c:	4b0d      	ldr	r3, [pc, #52]	; (800ddb4 <__smakebuf_r+0x7c>)
 800dd7e:	62b3      	str	r3, [r6, #40]	; 0x28
 800dd80:	89a3      	ldrh	r3, [r4, #12]
 800dd82:	6020      	str	r0, [r4, #0]
 800dd84:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800dd88:	81a3      	strh	r3, [r4, #12]
 800dd8a:	9b00      	ldr	r3, [sp, #0]
 800dd8c:	6163      	str	r3, [r4, #20]
 800dd8e:	9b01      	ldr	r3, [sp, #4]
 800dd90:	6120      	str	r0, [r4, #16]
 800dd92:	b15b      	cbz	r3, 800ddac <__smakebuf_r+0x74>
 800dd94:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800dd98:	4630      	mov	r0, r6
 800dd9a:	f000 f8d1 	bl	800df40 <_isatty_r>
 800dd9e:	b128      	cbz	r0, 800ddac <__smakebuf_r+0x74>
 800dda0:	89a3      	ldrh	r3, [r4, #12]
 800dda2:	f023 0303 	bic.w	r3, r3, #3
 800dda6:	f043 0301 	orr.w	r3, r3, #1
 800ddaa:	81a3      	strh	r3, [r4, #12]
 800ddac:	89a0      	ldrh	r0, [r4, #12]
 800ddae:	4305      	orrs	r5, r0
 800ddb0:	81a5      	strh	r5, [r4, #12]
 800ddb2:	e7cd      	b.n	800dd50 <__smakebuf_r+0x18>
 800ddb4:	0800db49 	.word	0x0800db49

0800ddb8 <_malloc_usable_size_r>:
 800ddb8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ddbc:	1f18      	subs	r0, r3, #4
 800ddbe:	2b00      	cmp	r3, #0
 800ddc0:	bfbc      	itt	lt
 800ddc2:	580b      	ldrlt	r3, [r1, r0]
 800ddc4:	18c0      	addlt	r0, r0, r3
 800ddc6:	4770      	bx	lr

0800ddc8 <_raise_r>:
 800ddc8:	291f      	cmp	r1, #31
 800ddca:	b538      	push	{r3, r4, r5, lr}
 800ddcc:	4604      	mov	r4, r0
 800ddce:	460d      	mov	r5, r1
 800ddd0:	d904      	bls.n	800dddc <_raise_r+0x14>
 800ddd2:	2316      	movs	r3, #22
 800ddd4:	6003      	str	r3, [r0, #0]
 800ddd6:	f04f 30ff 	mov.w	r0, #4294967295
 800ddda:	bd38      	pop	{r3, r4, r5, pc}
 800dddc:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800ddde:	b112      	cbz	r2, 800dde6 <_raise_r+0x1e>
 800dde0:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800dde4:	b94b      	cbnz	r3, 800ddfa <_raise_r+0x32>
 800dde6:	4620      	mov	r0, r4
 800dde8:	f000 f830 	bl	800de4c <_getpid_r>
 800ddec:	462a      	mov	r2, r5
 800ddee:	4601      	mov	r1, r0
 800ddf0:	4620      	mov	r0, r4
 800ddf2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800ddf6:	f000 b817 	b.w	800de28 <_kill_r>
 800ddfa:	2b01      	cmp	r3, #1
 800ddfc:	d00a      	beq.n	800de14 <_raise_r+0x4c>
 800ddfe:	1c59      	adds	r1, r3, #1
 800de00:	d103      	bne.n	800de0a <_raise_r+0x42>
 800de02:	2316      	movs	r3, #22
 800de04:	6003      	str	r3, [r0, #0]
 800de06:	2001      	movs	r0, #1
 800de08:	e7e7      	b.n	800ddda <_raise_r+0x12>
 800de0a:	2400      	movs	r4, #0
 800de0c:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800de10:	4628      	mov	r0, r5
 800de12:	4798      	blx	r3
 800de14:	2000      	movs	r0, #0
 800de16:	e7e0      	b.n	800ddda <_raise_r+0x12>

0800de18 <raise>:
 800de18:	4b02      	ldr	r3, [pc, #8]	; (800de24 <raise+0xc>)
 800de1a:	4601      	mov	r1, r0
 800de1c:	6818      	ldr	r0, [r3, #0]
 800de1e:	f7ff bfd3 	b.w	800ddc8 <_raise_r>
 800de22:	bf00      	nop
 800de24:	20000014 	.word	0x20000014

0800de28 <_kill_r>:
 800de28:	b538      	push	{r3, r4, r5, lr}
 800de2a:	4d07      	ldr	r5, [pc, #28]	; (800de48 <_kill_r+0x20>)
 800de2c:	2300      	movs	r3, #0
 800de2e:	4604      	mov	r4, r0
 800de30:	4608      	mov	r0, r1
 800de32:	4611      	mov	r1, r2
 800de34:	602b      	str	r3, [r5, #0]
 800de36:	f7f5 f829 	bl	8002e8c <_kill>
 800de3a:	1c43      	adds	r3, r0, #1
 800de3c:	d102      	bne.n	800de44 <_kill_r+0x1c>
 800de3e:	682b      	ldr	r3, [r5, #0]
 800de40:	b103      	cbz	r3, 800de44 <_kill_r+0x1c>
 800de42:	6023      	str	r3, [r4, #0]
 800de44:	bd38      	pop	{r3, r4, r5, pc}
 800de46:	bf00      	nop
 800de48:	2000887c 	.word	0x2000887c

0800de4c <_getpid_r>:
 800de4c:	f7f5 b816 	b.w	8002e7c <_getpid>

0800de50 <__sread>:
 800de50:	b510      	push	{r4, lr}
 800de52:	460c      	mov	r4, r1
 800de54:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800de58:	f000 f894 	bl	800df84 <_read_r>
 800de5c:	2800      	cmp	r0, #0
 800de5e:	bfab      	itete	ge
 800de60:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800de62:	89a3      	ldrhlt	r3, [r4, #12]
 800de64:	181b      	addge	r3, r3, r0
 800de66:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800de6a:	bfac      	ite	ge
 800de6c:	6563      	strge	r3, [r4, #84]	; 0x54
 800de6e:	81a3      	strhlt	r3, [r4, #12]
 800de70:	bd10      	pop	{r4, pc}

0800de72 <__swrite>:
 800de72:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800de76:	461f      	mov	r7, r3
 800de78:	898b      	ldrh	r3, [r1, #12]
 800de7a:	05db      	lsls	r3, r3, #23
 800de7c:	4605      	mov	r5, r0
 800de7e:	460c      	mov	r4, r1
 800de80:	4616      	mov	r6, r2
 800de82:	d505      	bpl.n	800de90 <__swrite+0x1e>
 800de84:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800de88:	2302      	movs	r3, #2
 800de8a:	2200      	movs	r2, #0
 800de8c:	f000 f868 	bl	800df60 <_lseek_r>
 800de90:	89a3      	ldrh	r3, [r4, #12]
 800de92:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800de96:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800de9a:	81a3      	strh	r3, [r4, #12]
 800de9c:	4632      	mov	r2, r6
 800de9e:	463b      	mov	r3, r7
 800dea0:	4628      	mov	r0, r5
 800dea2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800dea6:	f000 b817 	b.w	800ded8 <_write_r>

0800deaa <__sseek>:
 800deaa:	b510      	push	{r4, lr}
 800deac:	460c      	mov	r4, r1
 800deae:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800deb2:	f000 f855 	bl	800df60 <_lseek_r>
 800deb6:	1c43      	adds	r3, r0, #1
 800deb8:	89a3      	ldrh	r3, [r4, #12]
 800deba:	bf15      	itete	ne
 800debc:	6560      	strne	r0, [r4, #84]	; 0x54
 800debe:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800dec2:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800dec6:	81a3      	strheq	r3, [r4, #12]
 800dec8:	bf18      	it	ne
 800deca:	81a3      	strhne	r3, [r4, #12]
 800decc:	bd10      	pop	{r4, pc}

0800dece <__sclose>:
 800dece:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ded2:	f000 b813 	b.w	800defc <_close_r>
	...

0800ded8 <_write_r>:
 800ded8:	b538      	push	{r3, r4, r5, lr}
 800deda:	4d07      	ldr	r5, [pc, #28]	; (800def8 <_write_r+0x20>)
 800dedc:	4604      	mov	r4, r0
 800dede:	4608      	mov	r0, r1
 800dee0:	4611      	mov	r1, r2
 800dee2:	2200      	movs	r2, #0
 800dee4:	602a      	str	r2, [r5, #0]
 800dee6:	461a      	mov	r2, r3
 800dee8:	f7f5 f807 	bl	8002efa <_write>
 800deec:	1c43      	adds	r3, r0, #1
 800deee:	d102      	bne.n	800def6 <_write_r+0x1e>
 800def0:	682b      	ldr	r3, [r5, #0]
 800def2:	b103      	cbz	r3, 800def6 <_write_r+0x1e>
 800def4:	6023      	str	r3, [r4, #0]
 800def6:	bd38      	pop	{r3, r4, r5, pc}
 800def8:	2000887c 	.word	0x2000887c

0800defc <_close_r>:
 800defc:	b538      	push	{r3, r4, r5, lr}
 800defe:	4d06      	ldr	r5, [pc, #24]	; (800df18 <_close_r+0x1c>)
 800df00:	2300      	movs	r3, #0
 800df02:	4604      	mov	r4, r0
 800df04:	4608      	mov	r0, r1
 800df06:	602b      	str	r3, [r5, #0]
 800df08:	f7f5 f813 	bl	8002f32 <_close>
 800df0c:	1c43      	adds	r3, r0, #1
 800df0e:	d102      	bne.n	800df16 <_close_r+0x1a>
 800df10:	682b      	ldr	r3, [r5, #0]
 800df12:	b103      	cbz	r3, 800df16 <_close_r+0x1a>
 800df14:	6023      	str	r3, [r4, #0]
 800df16:	bd38      	pop	{r3, r4, r5, pc}
 800df18:	2000887c 	.word	0x2000887c

0800df1c <_fstat_r>:
 800df1c:	b538      	push	{r3, r4, r5, lr}
 800df1e:	4d07      	ldr	r5, [pc, #28]	; (800df3c <_fstat_r+0x20>)
 800df20:	2300      	movs	r3, #0
 800df22:	4604      	mov	r4, r0
 800df24:	4608      	mov	r0, r1
 800df26:	4611      	mov	r1, r2
 800df28:	602b      	str	r3, [r5, #0]
 800df2a:	f7f5 f80e 	bl	8002f4a <_fstat>
 800df2e:	1c43      	adds	r3, r0, #1
 800df30:	d102      	bne.n	800df38 <_fstat_r+0x1c>
 800df32:	682b      	ldr	r3, [r5, #0]
 800df34:	b103      	cbz	r3, 800df38 <_fstat_r+0x1c>
 800df36:	6023      	str	r3, [r4, #0]
 800df38:	bd38      	pop	{r3, r4, r5, pc}
 800df3a:	bf00      	nop
 800df3c:	2000887c 	.word	0x2000887c

0800df40 <_isatty_r>:
 800df40:	b538      	push	{r3, r4, r5, lr}
 800df42:	4d06      	ldr	r5, [pc, #24]	; (800df5c <_isatty_r+0x1c>)
 800df44:	2300      	movs	r3, #0
 800df46:	4604      	mov	r4, r0
 800df48:	4608      	mov	r0, r1
 800df4a:	602b      	str	r3, [r5, #0]
 800df4c:	f7f5 f80d 	bl	8002f6a <_isatty>
 800df50:	1c43      	adds	r3, r0, #1
 800df52:	d102      	bne.n	800df5a <_isatty_r+0x1a>
 800df54:	682b      	ldr	r3, [r5, #0]
 800df56:	b103      	cbz	r3, 800df5a <_isatty_r+0x1a>
 800df58:	6023      	str	r3, [r4, #0]
 800df5a:	bd38      	pop	{r3, r4, r5, pc}
 800df5c:	2000887c 	.word	0x2000887c

0800df60 <_lseek_r>:
 800df60:	b538      	push	{r3, r4, r5, lr}
 800df62:	4d07      	ldr	r5, [pc, #28]	; (800df80 <_lseek_r+0x20>)
 800df64:	4604      	mov	r4, r0
 800df66:	4608      	mov	r0, r1
 800df68:	4611      	mov	r1, r2
 800df6a:	2200      	movs	r2, #0
 800df6c:	602a      	str	r2, [r5, #0]
 800df6e:	461a      	mov	r2, r3
 800df70:	f7f5 f806 	bl	8002f80 <_lseek>
 800df74:	1c43      	adds	r3, r0, #1
 800df76:	d102      	bne.n	800df7e <_lseek_r+0x1e>
 800df78:	682b      	ldr	r3, [r5, #0]
 800df7a:	b103      	cbz	r3, 800df7e <_lseek_r+0x1e>
 800df7c:	6023      	str	r3, [r4, #0]
 800df7e:	bd38      	pop	{r3, r4, r5, pc}
 800df80:	2000887c 	.word	0x2000887c

0800df84 <_read_r>:
 800df84:	b538      	push	{r3, r4, r5, lr}
 800df86:	4d07      	ldr	r5, [pc, #28]	; (800dfa4 <_read_r+0x20>)
 800df88:	4604      	mov	r4, r0
 800df8a:	4608      	mov	r0, r1
 800df8c:	4611      	mov	r1, r2
 800df8e:	2200      	movs	r2, #0
 800df90:	602a      	str	r2, [r5, #0]
 800df92:	461a      	mov	r2, r3
 800df94:	f7f4 ff94 	bl	8002ec0 <_read>
 800df98:	1c43      	adds	r3, r0, #1
 800df9a:	d102      	bne.n	800dfa2 <_read_r+0x1e>
 800df9c:	682b      	ldr	r3, [r5, #0]
 800df9e:	b103      	cbz	r3, 800dfa2 <_read_r+0x1e>
 800dfa0:	6023      	str	r3, [r4, #0]
 800dfa2:	bd38      	pop	{r3, r4, r5, pc}
 800dfa4:	2000887c 	.word	0x2000887c

0800dfa8 <_init>:
 800dfa8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800dfaa:	bf00      	nop
 800dfac:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800dfae:	bc08      	pop	{r3}
 800dfb0:	469e      	mov	lr, r3
 800dfb2:	4770      	bx	lr

0800dfb4 <_fini>:
 800dfb4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800dfb6:	bf00      	nop
 800dfb8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800dfba:	bc08      	pop	{r3}
 800dfbc:	469e      	mov	lr, r3
 800dfbe:	4770      	bx	lr
