<!DOCTYPE html>
<html xmlns="http://www.w3.org/1999/xhtml" lang="" xml:lang="">
<head>
<title>Page 977</title>

<meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
<style type="text/css">
<!--
	p {margin: 0; padding: 0;}	.ft00{font-size:9px;font-family:Times;color:#000000;}
	.ft01{font-size:21px;font-family:Times;color:#0860a8;}
	.ft02{font-size:11px;font-family:Times;color:#000000;}
	.ft03{font-size:18px;font-family:Times;color:#000000;}
	.ft04{font-size:18px;font-family:Times;color:#0860a8;}
	.ft05{font-size:11px;font-family:Times;color:#000000;}
	.ft06{font-size:11px;line-height:16px;font-family:Times;color:#000000;}
	.ft07{font-size:11px;line-height:24px;font-family:Times;color:#000000;}
	.ft08{font-size:11px;line-height:23px;font-family:Times;color:#000000;}
-->
</style>
</head>
<body bgcolor="#A0A0A0" vlink="blue" link="blue">
<div id="page977-div" style="position:relative;width:918px;height:1188px;">
<img width="918" height="1188" src="o_fe12b1e2a880e0ce977.png" alt="background image"/>
<p style="position:absolute;top:1103px;left:768px;white-space:nowrap" class="ft00">Vol. 3B&#160;20-1</p>
<p style="position:absolute;top:96px;left:699px;white-space:nowrap" class="ft01">CHAPTER 20</p>
<p style="position:absolute;top:120px;left:643px;white-space:nowrap" class="ft01">8086 EMULATION</p>
<p style="position:absolute;top:190px;left:68px;white-space:nowrap" class="ft06">IA-32&#160;processors (beginning with the&#160;Intel386&#160;processor) provide two ways to&#160;execute&#160;new&#160;or legacy programs&#160;<br/>that&#160;are assembled&#160;and/or compiled&#160;to run on an&#160;Intel 8086&#160;processor:&#160;</p>
<p style="position:absolute;top:229px;left:68px;white-space:nowrap" class="ft03">‚Ä¢</p>
<p style="position:absolute;top:229px;left:93px;white-space:nowrap" class="ft02">Real-address mode.</p>
<p style="position:absolute;top:251px;left:68px;white-space:nowrap" class="ft03">‚Ä¢</p>
<p style="position:absolute;top:252px;left:93px;white-space:nowrap" class="ft02">Virtual-8086 mode.</p>
<p style="position:absolute;top:276px;left:68px;white-space:nowrap" class="ft06"><a href="o_fe12b1e2a880e0ce-70.html">Figure&#160;2-3 shows&#160;</a>the&#160;relationship of these operating&#160;modes to protected&#160;mode&#160;and system&#160;management mode&#160;<br/>(SMM).&#160;<br/>When&#160;the processor is&#160;powered up&#160;or&#160;reset,&#160;it&#160;is&#160;placed&#160;in the&#160;real-address mode. This operating&#160;mode&#160;almost&#160;<br/>exactly duplicates the execution&#160;environment&#160;of the&#160;Intel 8086&#160;processor,&#160;with&#160;some extensions. Virtually&#160;any&#160;<br/>program assembled&#160;and/or compiled to&#160;run&#160;on an Intel&#160;8086&#160;processor will run&#160;on&#160;an IA-32&#160;processor&#160;in this mode.<br/>When&#160;running in&#160;protected mode,&#160;the&#160;processor can&#160;be&#160;switched to&#160;virtual-8086 mode&#160;to run&#160;8086 programs.&#160;This&#160;<br/>mode&#160;also duplicates the execution&#160;environment&#160;of the&#160;Intel&#160;8086 processor,&#160;with extensions.&#160;In&#160;virtual-8086&#160;<br/>mode, an&#160;8086&#160;program&#160;runs as&#160;a separate&#160;protected-mode&#160;task. Legacy&#160;8086 programs are thus able to&#160;run&#160;<br/>under&#160;an operating&#160;system (such as&#160;Microsoft Windows*)&#160;that takes advantage of protected&#160;mode&#160;and to&#160;use&#160;<br/>protected-mode&#160;facilities, such as&#160;the protected-mode interrupt- and&#160;exception-handling facilities.&#160;Protected-mode&#160;<br/>multitasking permits multiple virtual-8086 mode tasks&#160;(with each&#160;task running&#160;a separate&#160;8086&#160;program) to&#160;be&#160;run&#160;<br/>on the processor along&#160;with&#160;other non-virtual-8086&#160;mode tasks.<br/>This section&#160;describes both the basic real-address&#160;mode&#160;execution&#160;environment&#160;and&#160;the&#160;virtual-8086-mode&#160;execu-<br/>tion&#160;environment,&#160;available&#160;on the&#160;IA-32&#160;processors&#160;beginning&#160;with the&#160;Intel386 processor.&#160;</p>
<p style="position:absolute;top:568px;left:68px;white-space:nowrap" class="ft04">20.1 REAL-ADDRESS&#160;</p>
<p style="position:absolute;top:568px;left:296px;white-space:nowrap" class="ft04">MODE</p>
<p style="position:absolute;top:604px;left:68px;white-space:nowrap" class="ft06">The&#160;IA-32 architecture‚Äôs&#160;real-address mode&#160;runs programs&#160;written for the Intel 8086,&#160;Intel&#160;8088,&#160;Intel 80186,&#160;and&#160;<br/>Intel&#160;80188 processors,&#160;or for the&#160;real-address mode&#160;of&#160;the&#160;Intel&#160;286, Intel386,&#160;Intel486,&#160;Pentium,&#160;P6&#160;family,&#160;<br/>Pentium 4, and Intel&#160;Xeon&#160;processors.<br/>The&#160;execution&#160;environment of the&#160;processor&#160;in real-address mode&#160;is&#160;designed&#160;to&#160;duplicate the&#160;execution environ-<br/>ment of the&#160;Intel&#160;8086 processor.&#160;To&#160;an&#160;8086&#160;program, a&#160;processor&#160;operating in&#160;real-address mode&#160;behaves like a&#160;<br/>high-speed&#160;8086 processor.&#160;The principal features&#160;of&#160;this&#160;architecture are&#160;defined in<a href="˛ˇ">&#160;Chapter&#160;3, ‚ÄúBasic Execution&#160;<br/>Environment‚Äù, of</a>&#160;the&#160;<a href="˛ˇ"><i>Intel¬Æ 64&#160;and&#160;IA-32&#160;Architectures Software&#160;Developer‚Äôs Manual, Volume&#160;1</i>.<br/></a>The following&#160;is&#160;a summary&#160;of the&#160;core&#160;features&#160;of the real-address&#160;mode&#160;execution&#160;environment as&#160;would be&#160;seen&#160;<br/>by a&#160;program written for the&#160;8086:</p>
<p style="position:absolute;top:773px;left:68px;white-space:nowrap" class="ft03">‚Ä¢</p>
<p style="position:absolute;top:774px;left:93px;white-space:nowrap" class="ft06">The processor supports a&#160;nominal 1-MByte&#160;physical address space (see<a href="o_fe12b1e2a880e0ce-978.html">&#160;Section 20.1.1, ‚ÄúAddress Translation in&#160;<br/>Real-Address Mode‚Äù, for spec</a>ific details). This address space&#160;is divided&#160;into segments, each of which can be&#160;up&#160;<br/>to 64&#160;KBytes&#160;in length.&#160;The&#160;base&#160;of&#160;a segment is&#160;specified with a&#160;16-bit segment selector, which is&#160;zero&#160;<br/>extended&#160;to form a&#160;20-bit offset from address&#160;0 in&#160;the address&#160;space. An operand&#160;within a&#160;segment&#160;is&#160;<br/>addressed&#160;with&#160;a 16-bit offset&#160;from the&#160;base&#160;of the&#160;segment. A physical address&#160;is thus formed&#160;by adding the&#160;<br/>offset&#160;to the&#160;20-bit segment base&#160;(see<a href="o_fe12b1e2a880e0ce-978.html">&#160;Section 20.1.1,&#160;‚ÄúAddress&#160;Translation&#160;in Real-Address Mode‚Äù).</a></p>
<p style="position:absolute;top:878px;left:68px;white-space:nowrap" class="ft03">‚Ä¢</p>
<p style="position:absolute;top:879px;left:93px;white-space:nowrap" class="ft06">All&#160;operands&#160;in ‚Äúnative&#160;8086&#160;code‚Äù are&#160;8-bit or&#160;16-bit values.&#160;(Operand size&#160;override&#160;prefixes can&#160;be&#160;used&#160;to&#160;<br/>access 32-bit&#160;operands.)</p>
<p style="position:absolute;top:917px;left:68px;white-space:nowrap" class="ft03">‚Ä¢</p>
<p style="position:absolute;top:918px;left:93px;white-space:nowrap" class="ft06">Eight&#160;16-bit&#160;general-purpose registers are provided: AX,&#160;BX,&#160;CX, DX, SP, BP, SI,&#160;and&#160;DI. The&#160;extended 32 bit&#160;<br/>registers (EAX, EBX,&#160;ECX, EDX,&#160;ESP,&#160;EBP,&#160;ESI, and EDI)&#160;are accessible to programs that explicitly perform a size&#160;<br/>override operation.</p>
<p style="position:absolute;top:973px;left:68px;white-space:nowrap" class="ft03">‚Ä¢</p>
<p style="position:absolute;top:973px;left:93px;white-space:nowrap" class="ft06">Four&#160;segment&#160;registers are&#160;provided:&#160;CS,&#160;DS, SS,&#160;and ES.&#160;(The&#160;FS&#160;and GS&#160;registers are&#160;accessible&#160;to&#160;programs&#160;<br/>that&#160;explicitly&#160;access&#160;them.) The CS&#160;register&#160;contains&#160;the segment selector&#160;for&#160;the code segment; the&#160;DS and&#160;<br/>ES&#160;registers contain&#160;segment selectors for&#160;data segments;&#160;and the&#160;SS&#160;register&#160;contains the&#160;segment&#160;selector&#160;<br/>for the&#160;stack segment.</p>
<p style="position:absolute;top:1045px;left:68px;white-space:nowrap" class="ft03">‚Ä¢</p>
<p style="position:absolute;top:1045px;left:93px;white-space:nowrap" class="ft06">The&#160;8086&#160;16-bit&#160;instruction pointer (IP)&#160;is&#160;mapped&#160;to the&#160;lower&#160;16-bits of&#160;the EIP register.&#160;Note&#160;this register is&#160;<br/>a&#160;32-bit register and&#160;unintentional address&#160;wrapping may&#160;occur.</p>
</div>
</body>
</html>
