
---------- Begin Simulation Statistics ----------
final_tick                               2536848596000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 188835                       # Simulator instruction rate (inst/s)
host_mem_usage                                4535316                       # Number of bytes of host memory used
host_op_rate                                   344042                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  6884.32                       # Real time elapsed on the host
host_tick_rate                              139713574                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1300000003                       # Number of instructions simulated
sim_ops                                    2368493426                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.961833                       # Number of seconds simulated
sim_ticks                                961833461750                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     16987508                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      33965728                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.committedInsts                   0                       # Number of instructions committed
system.switch_cpus.committedOps                     0                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses                   0                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses                   0                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                        0                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles                  0                       # Number of busy cycles
system.switch_cpus.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses              0                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                     0                       # number of float instructions
system.switch_cpus.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus.num_func_calls                   0                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses             0                       # Number of integer alu accesses
system.switch_cpus.num_int_insts                    0                       # number of integer instructions
system.switch_cpus.num_int_register_reads            0                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes            0                       # number of times the integer registers were written
system.switch_cpus.num_load_insts                   0                       # Number of load instructions
system.switch_cpus.num_mem_refs                     0                       # number of memory refs
system.switch_cpus.num_store_insts                  0                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts                    0                       # number of vector instructions
system.switch_cpus.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass             0                       # Class of executed instruction
system.switch_cpus.op_class::IntAlu                 0                       # Class of executed instruction
system.switch_cpus.op_class::IntMult                0                       # Class of executed instruction
system.switch_cpus.op_class::IntDiv                 0                       # Class of executed instruction
system.switch_cpus.op_class::FloatAdd               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCmp               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCvt               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMult              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatDiv               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMisc              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAlu                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCvt                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMisc               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShift              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdDiv                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdPredAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::MemRead                0                       # Class of executed instruction
system.switch_cpus.op_class::MemWrite               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite            0                       # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0                       # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0                       # Class of executed instruction
system.switch_cpus.op_class::total                  0                       # Class of executed instruction
system.switch_cpus_1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.branchPred.BTBHitPct          nan                       # BTB Hit Percentage
system.switch_cpus_1.branchPred.BTBHits             0                       # Number of BTB hits
system.switch_cpus_1.branchPred.BTBLookups            0                       # Number of BTB lookups
system.switch_cpus_1.branchPred.RASInCorrect           17                       # Number of incorrect RAS predictions.
system.switch_cpus_1.branchPred.condIncorrect     17467125                       # Number of conditional branches incorrect
system.switch_cpus_1.branchPred.condPredicted    234473099                       # Number of conditional branches predicted
system.switch_cpus_1.branchPred.indirectHits     65021969                       # Number of indirect target hits.
system.switch_cpus_1.branchPred.indirectLookups    124897737                       # Number of indirect predictor lookups.
system.switch_cpus_1.branchPred.indirectMisses     59875768                       # Number of indirect misses.
system.switch_cpus_1.branchPred.lookups     251260688                       # Number of BP lookups
system.switch_cpus_1.branchPred.usedRAS      10018022                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.branchPredindirectMispredicted      8200892                       # Number of mispredicted indirect branches.
system.switch_cpus_1.cc_regfile_reads       509917604                       # number of cc regfile reads
system.switch_cpus_1.cc_regfile_writes      319097346                       # number of cc regfile writes
system.switch_cpus_1.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus_1.commit.branchMispredicts     17467132                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.branches         65048692                       # Number of branches committed
system.switch_cpus_1.commit.bw_lim_events     21096614                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.commitSquashedInsts    767019707                       # The number of squashed insts skipped by commit
system.switch_cpus_1.commit.committedInsts    250000000                       # Number of instructions committed
system.switch_cpus_1.commit.committedOps    438832217                       # Number of ops (including micro ops) committed
system.switch_cpus_1.commit.committed_per_cycle::samples   1800807765                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::mean     0.243686                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::stdev     1.102021                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::0   1671087640     92.80%     92.80% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::1     44824143      2.49%     95.29% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::2     12674470      0.70%     95.99% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::3     27806115      1.54%     97.53% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::4      7309021      0.41%     97.94% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::5      9710932      0.54%     98.48% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::6      5414677      0.30%     98.78% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::7       884153      0.05%     98.83% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::8     21096614      1.17%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::total   1800807765                       # Number of insts commited each cycle
system.switch_cpus_1.commit.fp_insts                0                       # Number of committed floating point instructions.
system.switch_cpus_1.commit.function_calls       388438                       # Number of function calls committed.
system.switch_cpus_1.commit.int_insts       437417765                       # Number of committed integer instructions.
system.switch_cpus_1.commit.loads            91658152                       # Number of loads committed
system.switch_cpus_1.commit.membars                 0                       # Number of memory barriers committed
system.switch_cpus_1.commit.op_class_0::No_OpClass       818557      0.19%      0.19% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntAlu    329029507     74.98%     75.16% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntMult        13175      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntDiv            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatAdd            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCmp            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCvt            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMult            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMultAcc            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatDiv            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMisc            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatSqrt            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAdd            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAddAcc            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAlu            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCmp            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCvt            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMisc            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMult            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMultAcc            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShift            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShiftAcc            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdDiv            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSqrt            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAdd            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAlu            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCmp            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCvt            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatDiv            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMisc            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMult            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAdd            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAlu            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceCmp            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAes            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAesMix            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash2            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash2            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma2            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma3            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdPredAlu            0      0.00%     75.17% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemRead     91658152     20.89%     96.05% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemWrite     17312826      3.95%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::total    438832217                       # Class of committed instruction
system.switch_cpus_1.commit.refs            108970978                       # Number of memory references committed
system.switch_cpus_1.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.vec_insts               0                       # Number of committed Vector instructions.
system.switch_cpus_1.committedInsts         250000000                       # Number of Instructions Simulated
system.switch_cpus_1.committedOps           438832217                       # Number of Ops (including micro ops) Simulated
system.switch_cpus_1.cpi                     7.694668                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               7.694668                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.BlockedCycles   1629550722                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DecodedInsts   1444931050                       # Number of instructions handled by decode
system.switch_cpus_1.decode.IdleCycles       79478111                       # Number of cycles decode is idle
system.switch_cpus_1.decode.RunCycles       151765977                       # Number of cycles decode is running
system.switch_cpus_1.decode.SquashCycles     17512326                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.UnblockCycles     45359781                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.rdAccesses         178230470                       # TLB accesses on read requests
system.switch_cpus_1.dtb.rdMisses            20764302                       # TLB misses on read requests
system.switch_cpus_1.dtb.wrAccesses          35573518                       # TLB accesses on write requests
system.switch_cpus_1.dtb.wrMisses              316618                       # TLB misses on write requests
system.switch_cpus_1.fetch.Branches         251260688                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines       103842499                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles          1791116718                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes      2857191                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.Insts            990193332                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.MiscStallCycles            7                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus_1.fetch.PendingTrapStallCycles          143                       # Number of stall cycles due to pending traps
system.switch_cpus_1.fetch.SquashCycles      35024652                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.130615                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles    115037729                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches     75039991                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              0.514743                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples   1923666923                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     0.913885                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     2.393752                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0     1648148328     85.68%     85.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1       11195055      0.58%     86.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2       18257687      0.95%     87.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3       13413048      0.70%     87.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4       19978970      1.04%     88.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5       24724309      1.29%     90.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6        6969371      0.36%     90.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7       23134697      1.20%     91.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8      157845458      8.21%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total   1923666923                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.iew.branchMispredicts     24457427                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.exec_branches      116072606                       # Number of branches executed
system.switch_cpus_1.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus_1.iew.exec_rate           0.530789                       # Inst execution rate
system.switch_cpus_1.iew.exec_refs          294487065                       # number of memory reference insts executed
system.switch_cpus_1.iew.exec_stores         35573518                       # Number of stores executed
system.switch_cpus_1.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.iewBlockCycles    1008923370                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts    227423013                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts      1538356                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts     60320952                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts   1204526454                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts    258913547                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts     35041710                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts   1021061709                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents      8575089                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents    125417214                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles     17512326                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles    140049310                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread0.cacheBlocked     11321762                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread0.forwLoads      4030418                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread0.ignoredResponses        43635                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.memOrderViolation        55805                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread0.squashedLoads    135764859                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread0.squashedStores     43008125                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents        55805                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect     21532918                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect      2924509                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.iew.wb_consumers       988343879                       # num instructions consuming a value
system.switch_cpus_1.iew.wb_count           904180087                       # cumulative count of insts written-back
system.switch_cpus_1.iew.wb_fanout           0.663436                       # average fanout of values written-back
system.switch_cpus_1.iew.wb_producers       655702665                       # num instructions producing a value
system.switch_cpus_1.iew.wb_rate             0.470029                       # insts written-back per cycle
system.switch_cpus_1.iew.wb_sent            911620056                       # cumulative count of insts sent to commit
system.switch_cpus_1.int_regfile_reads     1318950156                       # number of integer regfile reads
system.switch_cpus_1.int_regfile_writes     747125525                       # number of integer regfile writes
system.switch_cpus_1.ipc                     0.129960                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               0.129960                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.FU_type_0::No_OpClass      7001725      0.66%      0.66% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntAlu    744961250     70.54%     71.20% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntMult        22439      0.00%     71.20% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntDiv            0      0.00%     71.20% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatAdd            0      0.00%     71.20% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCmp            0      0.00%     71.20% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCvt            0      0.00%     71.20% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMult            0      0.00%     71.20% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMultAcc            0      0.00%     71.20% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatDiv            0      0.00%     71.20% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMisc            0      0.00%     71.20% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatSqrt            0      0.00%     71.20% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAdd            0      0.00%     71.20% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAddAcc            0      0.00%     71.20% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAlu            0      0.00%     71.20% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCmp            0      0.00%     71.20% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCvt            0      0.00%     71.20% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMisc            0      0.00%     71.20% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMult            0      0.00%     71.20% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMultAcc            0      0.00%     71.20% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShift            0      0.00%     71.20% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShiftAcc            0      0.00%     71.20% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdDiv            0      0.00%     71.20% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSqrt            0      0.00%     71.20% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAdd            0      0.00%     71.20% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAlu            0      0.00%     71.20% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCmp            0      0.00%     71.20% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCvt            0      0.00%     71.20% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatDiv            0      0.00%     71.20% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMisc            0      0.00%     71.20% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMult            0      0.00%     71.20% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.20% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     71.20% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAdd            0      0.00%     71.20% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAlu            0      0.00%     71.20% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceCmp            0      0.00%     71.20% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     71.20% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     71.20% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAes            0      0.00%     71.20% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAesMix            0      0.00%     71.20% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash            0      0.00%     71.20% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     71.20% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash            0      0.00%     71.20% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     71.20% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma2            0      0.00%     71.20% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma3            0      0.00%     71.20% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdPredAlu            0      0.00%     71.20% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemRead    265246400     25.12%     96.32% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemWrite     38871611      3.68%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::total   1056103425                       # Type of FU issued
system.switch_cpus_1.iq.fp_alu_accesses             0                       # Number of floating point alu accesses
system.switch_cpus_1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus_1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus_1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus_1.iq.fu_busy_cnt          29638327                       # FU busy when requested
system.switch_cpus_1.iq.fu_busy_rate         0.028064                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntAlu      11694537     39.46%     39.46% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntMult            0      0.00%     39.46% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntDiv             0      0.00%     39.46% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatAdd            0      0.00%     39.46% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCmp            0      0.00%     39.46% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCvt            0      0.00%     39.46% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMult            0      0.00%     39.46% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMultAcc            0      0.00%     39.46% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatDiv            0      0.00%     39.46% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMisc            0      0.00%     39.46% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatSqrt            0      0.00%     39.46% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAdd            0      0.00%     39.46% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAddAcc            0      0.00%     39.46% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAlu            0      0.00%     39.46% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCmp            0      0.00%     39.46% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCvt            0      0.00%     39.46% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMisc            0      0.00%     39.46% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMult            0      0.00%     39.46% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMultAcc            0      0.00%     39.46% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShift            0      0.00%     39.46% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShiftAcc            0      0.00%     39.46% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdDiv            0      0.00%     39.46% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSqrt            0      0.00%     39.46% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAdd            0      0.00%     39.46% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAlu            0      0.00%     39.46% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCmp            0      0.00%     39.46% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCvt            0      0.00%     39.46% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatDiv            0      0.00%     39.46% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMisc            0      0.00%     39.46% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMult            0      0.00%     39.46% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMultAcc            0      0.00%     39.46% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatSqrt            0      0.00%     39.46% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAdd            0      0.00%     39.46% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAlu            0      0.00%     39.46% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceCmp            0      0.00%     39.46% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     39.46% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     39.46% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAes            0      0.00%     39.46% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAesMix            0      0.00%     39.46% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash            0      0.00%     39.46% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash2            0      0.00%     39.46% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash            0      0.00%     39.46% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash2            0      0.00%     39.46% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma2            0      0.00%     39.46% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma3            0      0.00%     39.46% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdPredAlu            0      0.00%     39.46% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemRead     17179658     57.96%     97.42% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemWrite       764132      2.58%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.int_alu_accesses   1078740027                       # Number of integer alu accesses
system.switch_cpus_1.iq.int_inst_queue_reads   4083879647                       # Number of integer instruction queue reads
system.switch_cpus_1.iq.int_inst_queue_wakeup_accesses    904180087                       # Number of integer instruction queue wakeup accesses
system.switch_cpus_1.iq.int_inst_queue_writes   1970268491                       # Number of integer instruction queue writes
system.switch_cpus_1.iq.iqInstsAdded       1204526454                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued      1056103425                       # Number of instructions issued
system.switch_cpus_1.iq.iqSquashedInstsExamined    765694220                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued     18367553                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedOperandsExamined   1050084751                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.iq.issued_per_cycle::samples   1923666923                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::mean     0.549005                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::stdev     1.461154                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::0   1589966202     82.65%     82.65% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::1     95799211      4.98%     87.63% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::2     59027838      3.07%     90.70% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::3     47447100      2.47%     93.17% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::4     43533678      2.26%     95.43% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::5     34321495      1.78%     97.22% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::6     30394721      1.58%     98.80% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::7     13616699      0.71%     99.50% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::8      9559979      0.50%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::total   1923666923                       # Number of insts issued each cycle
system.switch_cpus_1.iq.rate                 0.549005                       # Inst issue rate
system.switch_cpus_1.iq.vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus_1.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus_1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus_1.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus_1.itb.rdAccesses                 0                       # TLB accesses on read requests
system.switch_cpus_1.itb.rdMisses                   0                       # TLB misses on read requests
system.switch_cpus_1.itb.wrAccesses         103842552                       # TLB accesses on write requests
system.switch_cpus_1.itb.wrMisses                  57                       # TLB misses on write requests
system.switch_cpus_1.memDep0.conflictingLoads     21727989                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores     22204845                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads    227423013                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores     60320952                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.misc_regfile_reads     577557952                       # number of misc regfile reads
system.switch_cpus_1.numCycles             1923666923                       # number of cpu cycles simulated
system.switch_cpus_1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_1.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_1.rename.BlockCycles    1395732858                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.CommittedMaps    531324784                       # Number of HB maps that are committed
system.switch_cpus_1.rename.IQFullEvents    109492829                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.IdleCycles      100058660                       # Number of cycles rename is idle
system.switch_cpus_1.rename.LQFullEvents    148670573                       # Number of times rename has blocked due to LQ full
system.switch_cpus_1.rename.ROBFullEvents     10133336                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RenameLookups   3482282245                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RenamedInsts   1349196999                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RenamedOperands   1589772718                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RunCycles       167289056                       # Number of cycles rename is running
system.switch_cpus_1.rename.SQFullEvents     12276208                       # Number of times rename has blocked due to SQ full
system.switch_cpus_1.rename.SquashCycles     17512326                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.UnblockCycles    243074018                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.UndoneMaps     1058447903                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.int_rename_lookups   1870552394                       # Number of integer rename lookups
system.switch_cpus_1.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus_1.rename.skidInsts       242079334                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus_1.rob.rob_reads         2985563075                       # The number of ROB reads
system.switch_cpus_1.rob.rob_writes        2535745912                       # The number of ROB writes
system.tol2bus.snoop_filter.hit_multi_requests           86                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     31212503                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops       178957                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     57169898                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops         178958                       # Total number of snoops made to the snoop filter.
system.tol3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.hit_single_requests     26354765                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_single_snoops      4088399                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.tot_requests     48923830                       # Total number of requests made to the snoop filter.
system.tol3bus.snoop_filter.tot_snoops        4088399                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp           16694045                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      4072251                       # Transaction distribution
system.membus.trans_dist::CleanEvict         12908028                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             7151                       # Transaction distribution
system.membus.trans_dist::ReadExReq            284253                       # Transaction distribution
system.membus.trans_dist::ReadExResp           284253                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      16694045                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port     50944026                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total     50944026                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               50944026                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port   1347235136                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total   1347235136                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1347235136                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          16985449                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                16985449    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            16985449                       # Request fanout histogram
system.membus.reqLayer2.occupancy         54738487000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               5.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy        92709202000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              9.6                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 2536848596000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 2536848596000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 2536848596000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.power_state.pwrStateResidencyTicks::OFF 2536848596000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 2536848596000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 2536848596000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.power_state.numTransitions            1                       # Number of power state transitions
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF 2536848596000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          24978986                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     10326725                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean            4                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        23811948                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq         5255108                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp        5255107                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           978409                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          978409                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      24978986                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side           11                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     88382388                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              88382399                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side          448                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side   2060211648                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             2060212096                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         8181283                       # Total snoops (count)
system.tol2bus.snoopTraffic                 261971840                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         39393785                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.004545                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.067264                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               39214741     99.55%     99.55% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 179043      0.45%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           39393785                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        34818369000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              3.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       41563640000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy              6000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 2536848596000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.switch_cpus_1.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus_1.data      3388244                       # number of demand (read+write) hits
system.l2.demand_hits::total                  3388245                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus_1.inst            1                       # number of overall hits
system.l2.overall_hits::.switch_cpus_1.data      3388244                       # number of overall hits
system.l2.overall_hits::total                 3388245                       # number of overall hits
system.l2.demand_misses::.switch_cpus_1.inst            2                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus_1.data     22569147                       # number of demand (read+write) misses
system.l2.demand_misses::total               22569149                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus_1.inst            2                       # number of overall misses
system.l2.overall_misses::.switch_cpus_1.data     22569147                       # number of overall misses
system.l2.overall_misses::total              22569149                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus_1.inst       214000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus_1.data 2068865123000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     2068865337000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.inst       214000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.data 2068865123000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    2068865337000                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus_1.inst            3                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus_1.data     25957391                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             25957394                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.inst            3                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.data     25957391                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            25957394                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus_1.inst     0.666667                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus_1.data     0.869469                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.869469                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus_1.inst     0.666667                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus_1.data     0.869469                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.869469                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus_1.inst       107000                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus_1.data 91667.847394                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 91667.848752                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.inst       107000                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.data 91667.847394                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 91667.848752                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks             4093057                       # number of writebacks
system.l2.writebacks::total                   4093057                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus_1.inst            2                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus_1.data     22569147                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total          22569149                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.inst            2                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.data     22569147                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         22569149                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus_1.inst       194000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus_1.data 1843173653000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 1843173847000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.inst       194000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.data 1843173653000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 1843173847000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus_1.inst     0.666667                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus_1.data     0.869469                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.869469                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.inst     0.666667                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.data     0.869469                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.869469                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.inst        97000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.data 81667.847394                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 81667.848752                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.inst        97000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.data 81667.847394                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 81667.848752                       # average overall mshr miss latency
system.l2.replacements                        4093061                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks      6233416                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          6233416                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks      6233416                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      6233416                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks            4                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total                4                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks            4                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total            4                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks     18476150                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total      18476150                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.switch_cpus_1.data      1469637                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total              1469637                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.switch_cpus_1.data      3785471                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total            3785471                       # number of UpgradeReq misses
system.l2.UpgradeReq_accesses::.switch_cpus_1.data      5255108                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total          5255108                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.switch_cpus_1.data     0.720341                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.720341                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses::.switch_cpus_1.data      3785471                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total       3785471                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus_1.data  62609581500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total  62609581500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus_1.data     0.720341                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.720341                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus_1.data 16539.442912                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 16539.442912                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus_1.data       670641                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                670641                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus_1.data       307768                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              307768                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus_1.data  28517538000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   28517538000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus_1.data       978409                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            978409                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus_1.data     0.314560                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.314560                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus_1.data 92659.204336                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 92659.204336                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus_1.data       307768                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         307768                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus_1.data  25439858000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  25439858000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus_1.data     0.314560                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.314560                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 82659.204336                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 82659.204336                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus_1.inst            1                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.switch_cpus_1.data      2717603                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            2717604                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus_1.inst            2                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus_1.data     22261379                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total         22261381                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus_1.inst       214000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.switch_cpus_1.data 2040347585000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total 2040347799000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus_1.inst            3                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus_1.data     24978982                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       24978985                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus_1.inst     0.666667                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus_1.data     0.891204                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.891204                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus_1.inst       107000                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus_1.data 91654.141686                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 91654.143065                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus_1.inst            2                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.switch_cpus_1.data     22261379                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total     22261381                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.inst       194000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.data 1817733795000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total 1817733989000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.inst     0.666667                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.data     0.891204                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.891204                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.inst        97000                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.data 81654.141686                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 81654.143065                       # average ReadCleanReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 2536848596000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4054.277974                       # Cycle average of tags in use
system.l2.tags.total_refs                    12344552                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   6237435                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.979107                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks    4054.277974                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.989814                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.989814                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           49                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          550                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3366                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          131                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 463591924                       # Number of tag accesses
system.l2.tags.data_accesses                463591924                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 2536848596000                       # Cumulative time (in ticks) in various power states
system.l3.demand_hits::.switch_cpus_1.data      5590851                       # number of demand (read+write) hits
system.l3.demand_hits::total                  5590851                       # number of demand (read+write) hits
system.l3.overall_hits::.switch_cpus_1.data      5590851                       # number of overall hits
system.l3.overall_hits::total                 5590851                       # number of overall hits
system.l3.demand_misses::.switch_cpus_1.inst            2                       # number of demand (read+write) misses
system.l3.demand_misses::.switch_cpus_1.data     16978296                       # number of demand (read+write) misses
system.l3.demand_misses::total               16978298                       # number of demand (read+write) misses
system.l3.overall_misses::.switch_cpus_1.inst            2                       # number of overall misses
system.l3.overall_misses::.switch_cpus_1.data     16978296                       # number of overall misses
system.l3.overall_misses::total              16978298                       # number of overall misses
system.l3.demand_miss_latency::.switch_cpus_1.inst       182000                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::.switch_cpus_1.data 1637395388000                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total     1637395570000                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::.switch_cpus_1.inst       182000                       # number of overall miss cycles
system.l3.overall_miss_latency::.switch_cpus_1.data 1637395388000                       # number of overall miss cycles
system.l3.overall_miss_latency::total    1637395570000                       # number of overall miss cycles
system.l3.demand_accesses::.switch_cpus_1.inst            2                       # number of demand (read+write) accesses
system.l3.demand_accesses::.switch_cpus_1.data     22569147                       # number of demand (read+write) accesses
system.l3.demand_accesses::total             22569149                       # number of demand (read+write) accesses
system.l3.overall_accesses::.switch_cpus_1.inst            2                       # number of overall (read+write) accesses
system.l3.overall_accesses::.switch_cpus_1.data     22569147                       # number of overall (read+write) accesses
system.l3.overall_accesses::total            22569149                       # number of overall (read+write) accesses
system.l3.demand_miss_rate::.switch_cpus_1.inst            1                       # miss rate for demand accesses
system.l3.demand_miss_rate::.switch_cpus_1.data     0.752279                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.752279                       # miss rate for demand accesses
system.l3.overall_miss_rate::.switch_cpus_1.inst            1                       # miss rate for overall accesses
system.l3.overall_miss_rate::.switch_cpus_1.data     0.752279                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.752279                       # miss rate for overall accesses
system.l3.demand_avg_miss_latency::.switch_cpus_1.inst        91000                       # average overall miss latency
system.l3.demand_avg_miss_latency::.switch_cpus_1.data 96440.501921                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 96440.501280                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_1.inst        91000                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_1.data 96440.501921                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 96440.501280                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.writebacks::.writebacks             4072251                       # number of writebacks
system.l3.writebacks::total                   4072251                       # number of writebacks
system.l3.demand_mshr_misses::.switch_cpus_1.inst            2                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::.switch_cpus_1.data     16978296                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total          16978298                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_1.inst            2                       # number of overall MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_1.data     16978296                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total         16978298                       # number of overall MSHR misses
system.l3.demand_mshr_miss_latency::.switch_cpus_1.inst       162000                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::.switch_cpus_1.data 1467612423509                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total 1467612585509                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_1.inst       162000                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_1.data 1467612423509                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total 1467612585509                       # number of overall MSHR miss cycles
system.l3.demand_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::.switch_cpus_1.data     0.752279                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.752279                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_1.data     0.752279                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.752279                       # mshr miss rate for overall accesses
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_1.inst        81000                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_1.data 86440.501656                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 86440.501015                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_1.inst        81000                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_1.data 86440.501656                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 86440.501015                       # average overall mshr miss latency
system.l3.replacements                       20916671                       # number of replacements
system.l3.WritebackDirty_hits::.writebacks      4093057                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total          4093057                       # number of WritebackDirty hits
system.l3.WritebackDirty_accesses::.writebacks      4093057                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total      4093057                       # number of WritebackDirty accesses(hits+misses)
system.l3.CleanEvict_mshr_misses::.writebacks       151749                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_misses::total        151749                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l3.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l3.UpgradeReq_hits::.switch_cpus_1.data      3778319                       # number of UpgradeReq hits
system.l3.UpgradeReq_hits::total              3778319                       # number of UpgradeReq hits
system.l3.UpgradeReq_misses::.switch_cpus_1.data         7151                       # number of UpgradeReq misses
system.l3.UpgradeReq_misses::total               7151                       # number of UpgradeReq misses
system.l3.UpgradeReq_accesses::.switch_cpus_1.data      3785470                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_accesses::total          3785470                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_miss_rate::.switch_cpus_1.data     0.001889                       # miss rate for UpgradeReq accesses
system.l3.UpgradeReq_miss_rate::total        0.001889                       # miss rate for UpgradeReq accesses
system.l3.UpgradeReq_mshr_misses::.switch_cpus_1.data         7151                       # number of UpgradeReq MSHR misses
system.l3.UpgradeReq_mshr_misses::total          7151                       # number of UpgradeReq MSHR misses
system.l3.UpgradeReq_mshr_miss_latency::.switch_cpus_1.data    135174000                       # number of UpgradeReq MSHR miss cycles
system.l3.UpgradeReq_mshr_miss_latency::total    135174000                       # number of UpgradeReq MSHR miss cycles
system.l3.UpgradeReq_mshr_miss_rate::.switch_cpus_1.data     0.001889                       # mshr miss rate for UpgradeReq accesses
system.l3.UpgradeReq_mshr_miss_rate::total     0.001889                       # mshr miss rate for UpgradeReq accesses
system.l3.UpgradeReq_avg_mshr_miss_latency::.switch_cpus_1.data 18902.810796                       # average UpgradeReq mshr miss latency
system.l3.UpgradeReq_avg_mshr_miss_latency::total 18902.810796                       # average UpgradeReq mshr miss latency
system.l3.ReadExReq_hits::.switch_cpus_1.data        23515                       # number of ReadExReq hits
system.l3.ReadExReq_hits::total                 23515                       # number of ReadExReq hits
system.l3.ReadExReq_misses::.switch_cpus_1.data       284253                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total              284253                       # number of ReadExReq misses
system.l3.ReadExReq_miss_latency::.switch_cpus_1.data  23297989000                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total   23297989000                       # number of ReadExReq miss cycles
system.l3.ReadExReq_accesses::.switch_cpus_1.data       307768                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total            307768                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_miss_rate::.switch_cpus_1.data     0.923595                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total         0.923595                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_avg_miss_latency::.switch_cpus_1.data 81962.156952                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 81962.156952                       # average ReadExReq miss latency
system.l3.ReadExReq_mshr_misses::.switch_cpus_1.data       284253                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total         284253                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_miss_latency::.switch_cpus_1.data  20455459000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total  20455459000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_rate::.switch_cpus_1.data     0.923595                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total     0.923595                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 71962.156952                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 71962.156952                       # average ReadExReq mshr miss latency
system.l3.ReadCleanReq_hits::.switch_cpus_1.data      5567336                       # number of ReadCleanReq hits
system.l3.ReadCleanReq_hits::total            5567336                       # number of ReadCleanReq hits
system.l3.ReadCleanReq_misses::.switch_cpus_1.inst            2                       # number of ReadCleanReq misses
system.l3.ReadCleanReq_misses::.switch_cpus_1.data     16694043                       # number of ReadCleanReq misses
system.l3.ReadCleanReq_misses::total         16694045                       # number of ReadCleanReq misses
system.l3.ReadCleanReq_miss_latency::.switch_cpus_1.inst       182000                       # number of ReadCleanReq miss cycles
system.l3.ReadCleanReq_miss_latency::.switch_cpus_1.data 1614097399000                       # number of ReadCleanReq miss cycles
system.l3.ReadCleanReq_miss_latency::total 1614097581000                       # number of ReadCleanReq miss cycles
system.l3.ReadCleanReq_accesses::.switch_cpus_1.inst            2                       # number of ReadCleanReq accesses(hits+misses)
system.l3.ReadCleanReq_accesses::.switch_cpus_1.data     22261379                       # number of ReadCleanReq accesses(hits+misses)
system.l3.ReadCleanReq_accesses::total       22261381                       # number of ReadCleanReq accesses(hits+misses)
system.l3.ReadCleanReq_miss_rate::.switch_cpus_1.inst            1                       # miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_miss_rate::.switch_cpus_1.data     0.749911                       # miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_miss_rate::total      0.749911                       # miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_avg_miss_latency::.switch_cpus_1.inst        91000                       # average ReadCleanReq miss latency
system.l3.ReadCleanReq_avg_miss_latency::.switch_cpus_1.data 96687.027762                       # average ReadCleanReq miss latency
system.l3.ReadCleanReq_avg_miss_latency::total 96687.027081                       # average ReadCleanReq miss latency
system.l3.ReadCleanReq_mshr_misses::.switch_cpus_1.inst            2                       # number of ReadCleanReq MSHR misses
system.l3.ReadCleanReq_mshr_misses::.switch_cpus_1.data     16694043                       # number of ReadCleanReq MSHR misses
system.l3.ReadCleanReq_mshr_misses::total     16694045                       # number of ReadCleanReq MSHR misses
system.l3.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.inst       162000                       # number of ReadCleanReq MSHR miss cycles
system.l3.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.data 1447156964509                       # number of ReadCleanReq MSHR miss cycles
system.l3.ReadCleanReq_mshr_miss_latency::total 1447157126509                       # number of ReadCleanReq MSHR miss cycles
system.l3.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.data     0.749911                       # mshr miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_mshr_miss_rate::total     0.749911                       # mshr miss rate for ReadCleanReq accesses
system.l3.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.inst        81000                       # average ReadCleanReq mshr miss latency
system.l3.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.data 86687.027493                       # average ReadCleanReq mshr miss latency
system.l3.ReadCleanReq_avg_mshr_miss_latency::total 86687.026812                       # average ReadCleanReq mshr miss latency
system.l3.power_state.pwrStateResidencyTicks::UNDEFINED 2536848596000                       # Cumulative time (in ticks) in various power states
system.l3.tags.tagsinuse                         8192                       # Cycle average of tags in use
system.l3.tags.total_refs                    48797287                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                  20924863                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                      2.332024                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::.writebacks     571.504995                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus.data     2.787856                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_1.inst     0.000519                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_1.data  7617.706630                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::.writebacks      0.069764                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus.data     0.000340                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_1.inst     0.000000                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_1.data     0.929896                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::0          187                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::1         1967                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::2         6025                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::3           13                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                 803697951                       # Number of tag accesses
system.l3.tags.data_accesses                803697951                       # Number of data accesses
system.l3.tags.power_state.pwrStateResidencyTicks::UNDEFINED 2536848596000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.tol3bus.trans_dist::ReadResp          22261381                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty      8165308                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict        35320574                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeReq         3785470                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeResp        3785470                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq           307768                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp          307768                       # Transaction distribution
system.tol3bus.trans_dist::ReadCleanReq      22261381                       # Transaction distribution
system.tol3bus.pkt_count_system.l2.mem_side::system.l3.cpu_side     75278449                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.l2.mem_side::system.l3.cpu_side   1706381184                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                        20916671                       # Total snoops (count)
system.tol3bus.snoopTraffic                 260624064                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples         47271290                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean            0.086488                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev           0.281083                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0               43182891     91.35%     91.35% # Request fanout histogram
system.tol3bus.snoop_fanout::1                4088399      8.65%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol3bus.snoop_fanout::total           47271290                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy        28554972000                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              3.0                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy       35746458500                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             3.7                       # Layer utilization (%)
system.tol3bus.power_state.pwrStateResidencyTicks::UNDEFINED 2536848596000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus_1.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus_1.data   1086610944                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         1086611072                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus_1.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total           128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    260624064                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       260624064                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus_1.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus_1.data     16978296                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            16978298                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      4072251                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            4072251                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus_1.inst          133                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus_1.data   1129728781                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1129728914                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus_1.inst          133                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total              133                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      270965894                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            270965894                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      270965894                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.inst          133                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.data   1129728781                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1400694808                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   4072251.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.inst::samples         2.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.data::samples  16975434.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000600290250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       249265                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       249265                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            35440084                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            3830021                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    16978298                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    4072251                       # Number of write requests accepted
system.mem_ctrls.readBursts                  16978298                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  4072251                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   2862                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0           1062871                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1           1062001                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2           1055999                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           1070074                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           1071056                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           1071717                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           1062453                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           1055521                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           1061194                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           1067619                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          1063977                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11          1061805                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12          1053032                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13          1050463                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14          1057219                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15          1048435                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            258474                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            253935                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            258715                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            260925                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            251551                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            251128                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            252546                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            250895                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            251089                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            255075                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           254322                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           253861                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           256141                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           253850                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           257079                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           252643                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.61                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 445344533000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                84877180000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            763633958000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     26234.64                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                44984.64                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  6240545                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  647120                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 36.76                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                15.89                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              16978298                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              4072251                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 7164707                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 6376642                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 2999338                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  434749                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  26564                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  33718                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 178154                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 237424                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 252297                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 257101                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 259706                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 260949                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 261155                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 259141                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 256699                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 255656                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 255913                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 258751                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 264482                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 253081                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 250833                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 249660                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    822                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    115                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples     14159990                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean     95.130684                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    78.259343                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   113.293905                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127     11358652     80.22%     80.22% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      2289977     16.17%     96.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       196452      1.39%     97.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        59249      0.42%     98.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        46902      0.33%     98.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        40009      0.28%     98.81% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        33235      0.23%     99.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        27362      0.19%     99.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       108152      0.76%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total     14159990                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       249265                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      68.101928                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    102.061897                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63         206578     82.87%     82.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127        22373      8.98%     91.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191         5111      2.05%     93.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255         3636      1.46%     95.36% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319         2838      1.14%     96.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383         2206      0.89%     97.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-447         1630      0.65%     98.04% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-511         1277      0.51%     98.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-575          987      0.40%     98.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-639          748      0.30%     99.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-703          551      0.22%     99.47% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-767          389      0.16%     99.62% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-831          299      0.12%     99.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::832-895          173      0.07%     99.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-959          154      0.06%     99.87% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::960-1023          108      0.04%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1087           79      0.03%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1088-1151           40      0.02%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1215           30      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1216-1279           22      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1343           10      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1344-1407           10      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1471            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1472-1535            5      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1599            5      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1600-1663            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1727            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        249265                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       249265                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.336947                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.316440                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.852164                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           211268     84.76%     84.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             6134      2.46%     87.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            20052      8.04%     95.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             9702      3.89%     99.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1913      0.77%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              183      0.07%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               13      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        249265                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             1086427904                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  183168                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               260622656                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              1086611072                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            260624064                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1129.54                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       270.96                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1129.73                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    270.97                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        10.94                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     8.82                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    2.12                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  961855000000                       # Total gap between requests
system.mem_ctrls.avgGap                      45692.63                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus_1.inst          128                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus_1.data   1086427776                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    260622656                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus_1.inst 133.079171280974                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus_1.data 1129538344.427431344986                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 270964430.293173909187                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.inst            2                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.data     16978296                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      4072251                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.inst        78750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.data 763633879250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 23641255272000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.inst     39375.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.data     44977.06                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   5805451.40                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    32.72                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          50578103520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          26882884380                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         60431132160                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        10617793200                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     75925864560.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     415628144880                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      19341400800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       659405323500                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        685.571203                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  46627500000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  32117540000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 883088421750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          50524296480                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          26854277670                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         60773480880                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        10639242180                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     75925864560.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     415815292410                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      19183802880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       659716257060                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        685.894475                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  46253548750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  32117540000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 883462373000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 2536848596000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst   1298625098                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst     62035106                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus_1.inst    103842493                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       1464502697                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   1298625098                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst     62035106                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus_1.inst    103842493                       # number of overall hits
system.cpu.icache.overall_hits::total      1464502697                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         1081                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus_1.inst            6                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1087                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         1081                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus_1.inst            6                       # number of overall misses
system.cpu.icache.overall_misses::total          1087                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus_1.inst       364000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total       364000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus_1.inst       364000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total       364000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   1298626179                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst     62035106                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus_1.inst    103842499                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   1464503784                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   1298626179                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst     62035106                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus_1.inst    103842499                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   1464503784                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000001                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus_1.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000001                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus_1.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus_1.inst 60666.666667                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total   334.866605                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus_1.inst 60666.666667                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total   334.866605                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          573                       # number of writebacks
system.cpu.icache.writebacks::total               573                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus_1.inst            2                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus_1.inst            2                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus_1.inst            4                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total            4                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus_1.inst            4                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total            4                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus_1.inst       232000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total       232000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus_1.inst       232000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total       232000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus_1.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus_1.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus_1.inst        58000                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total        58000                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus_1.inst        58000                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total        58000                       # average overall mshr miss latency
system.cpu.icache.replacements                    573                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   1298625098                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst     62035106                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus_1.inst    103842493                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      1464502697                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         1081                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus_1.inst            6                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1087                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus_1.inst       364000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total       364000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   1298626179                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst     62035106                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus_1.inst    103842499                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   1464503784                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus_1.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus_1.inst 60666.666667                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total   334.866605                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus_1.inst            2                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus_1.inst            4                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total            4                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus_1.inst       232000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total       232000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus_1.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.inst        58000                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total        58000                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 2536848596000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.827099                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1464503782                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1085                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          1349773.070968                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   510.721603                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus_1.inst     1.105497                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.997503                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus_1.inst     0.002159                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999662                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          511                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses       11716031357                       # Number of tag accesses
system.cpu.icache.tags.data_accesses      11716031357                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 2536848596000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 2536848596000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 2536848596000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 2536848596000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 2536848596000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 2536848596000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 2536848596000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    317873775                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     15594026                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus_1.data    109776647                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        443244448                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    317873775                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     15594026                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus_1.data    109776647                       # number of overall hits
system.cpu.dcache.overall_hits::total       443244448                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data     65295422                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      6138126                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus_1.data     71069265                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total      142502813                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data     65295422                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      6138126                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus_1.data     71069265                       # number of overall misses
system.cpu.dcache.overall_misses::total     142502813                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 427123811000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::.switch_cpus_1.data 5060498544228                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 5487622355228                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 427123811000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus_1.data 5060498544228                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 5487622355228                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    383169197                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     21732152                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus_1.data    180845912                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    585747261                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    383169197                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     21732152                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus_1.data    180845912                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    585747261                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.170409                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.282444                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus_1.data     0.392982                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.243284                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.170409                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.282444                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus_1.data     0.392982                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.243284                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 69585.376872                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus_1.data 71205.162235                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 38508.870384                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 69585.376872                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus_1.data 71205.162235                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 38508.870384                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs    481364518                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets      1301241                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs          11988551                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets           11523                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    40.152018                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   112.925540                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks     19925717                       # number of writebacks
system.cpu.dcache.writebacks::total          19925717                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus_1.data     39858311                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total     39858311                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus_1.data     39858311                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total     39858311                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      6138126                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::.switch_cpus_1.data     31210954                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     37349080                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      6138126                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus_1.data     31210954                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     37349080                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data 420985685000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus_1.data 2262298694228                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 2683284379228                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 420985685000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus_1.data 2262298694228                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 2683284379228                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.282444                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus_1.data     0.172583                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.063763                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.282444                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus_1.data     0.172583                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.063763                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 68585.376872                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus_1.data 72484.125100                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 71843.386215                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 68585.376872                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus_1.data 72484.125100                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 71843.386215                       # average overall mshr miss latency
system.cpu.dcache.replacements               85901235                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    231979945                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     13404161                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus_1.data     98697338                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       344081444                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data     52843192                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      4897972                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus_1.data     64835748                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total     122576912                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 395478082500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus_1.data 4900478706000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 5295956788500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    284823137                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     18302133                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus_1.data    163533086                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    466658356                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.185530                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.267618                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus_1.data     0.396469                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.262669                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 80743.230566                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus_1.data 75582.974781                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 43205.173814                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus_1.data     39854182                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total     39854182                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data      4897972                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus_1.data     24981566                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total     29879538                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data 390580110500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus_1.data 2108545973500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 2499126084000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.267618                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus_1.data     0.152762                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.064029                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 79743.230566                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.data 84404.075129                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 83640.051061                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     85893830                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      2189865                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus_1.data     11079309                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       99163004                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data     12452230                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data      1240154                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus_1.data      6233517                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total     19925901                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data  31645728500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus_1.data 160019838228                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total 191665566728                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     98346060                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      3430019                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus_1.data     17312826                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    119088905                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.126616                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.361559                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus_1.data     0.360052                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.167320                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 25517.579672                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus_1.data 25670.875403                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total  9618.915939                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus_1.data         4129                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         4129                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data      1240154                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus_1.data      6229388                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total      7469542                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data  30405574500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus_1.data 153752720728                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total 184158295228                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.361559                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus_1.data     0.359813                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.062722                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 24517.579672                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus_1.data 24681.834031                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 24654.563188                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 2536848596000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.997082                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           547888917                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          85901747                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              6.378088                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   216.007998                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   101.868914                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus_1.data   194.120170                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.421891                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.198963                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus_1.data     0.379141                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999994                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          153                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          350                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            8                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        2428890791                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       2428890791                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 2536848596000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               2                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON 1070247845500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF 1466600750500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
