module wideexpr_00931(ctrl, u0, u1, u2, u3, u4, u5, u6, u7, s0, s1, s2, s3, s4, s5, s6, s7, y);
  input [7:0] ctrl;
  input [0:0] u0;
  input [1:0] u1;
  input [2:0] u2;
  input [3:0] u3;
  input [4:0] u4;
  input [5:0] u5;
  input [6:0] u6;
  input [7:0] u7;
  input signed [0:0] s0;
  input signed [1:0] s1;
  input signed [2:0] s2;
  input signed [3:0] s3;
  input signed [4:0] s4;
  input signed [5:0] s5;
  input signed [6:0] s6;
  input signed [7:0] s7;
  output [127:0] y;
  wire [15:0] y0;
  wire [15:0] y1;
  wire [15:0] y2;
  wire [15:0] y3;
  wire [15:0] y4;
  wire [15:0] y5;
  wire [15:0] y6;
  wire [15:0] y7;
  assign y = {y0,y1,y2,y3,y4,y5,y6,y7};
  assign y0 = -((ctrl[4]?u1:($signed($signed(({u1,s0,s2})+((ctrl[3]?s6:3'b101)))))-((-($signed({1{4'b0101}})))&((ctrl[5]?{$signed(2'b01),-(2'sb11)}:({2'sb10,u0})>((u0)<<<(2'sb11)))))));
  assign y1 = (($unsigned((1'sb0)&(((s5)>>>($signed((1'b1)==(u3))))>>((s3)^((ctrl[3]?(6'sb111100)<<(2'sb11):(2'sb00)-(6'sb111000)))))))-({2'b01}))>>((ctrl[3]?6'sb101110:-(s7)));
  assign y2 = (1'sb1)|($signed(($signed($signed(({5'sb01110,5'sb10101})!=(s3))))<<((~|(((3'sb110)&(u3))<=((s6)<<<(s0))))&(5'b00111))));
  assign y3 = 4'sb0011;
  assign y4 = 3'sb111;
  assign y5 = ~|((((+(($signed(s2))|(+(1'sb0))))>>>(s3))>>(((+({1'sb1,s1}))>>>(($signed(2'b11))>(6'sb000001)))^(s0)))-((ctrl[0]?(s3)-(s3):$signed($unsigned($signed((s5)^~(5'sb01101)))))));
  assign y6 = 2'sb00;
  assign y7 = (ctrl[7]?^(-($signed(((ctrl[4]?(s0)!=(5'sb10101):(s6)>>(s6)))>>(((ctrl[7]?s0:5'b00010))&((ctrl[6]?2'b11:s6)))))):(u7)>>($signed((ctrl[0]?(+(s1))<<<(4'sb0011):(-({1{5'b01111}}))<<<($unsigned((4'b1010)<<(1'sb0)))))));
endmodule
