[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of LMX2581SQX/NOPB production of TEXAS INSTRUMENTS from the text:Charge \nPump/c49/c03\nDATA\nCLK\nLE\nCEOSCinVtune\nCPout\nLD\nOutput\nDividerFractional\nN Divider\n2X\nMUXSerial Interface\nControlRFin\nR\nDividerRFoutAMUX\nRFoutBMultiple\nCore VCO\nMUXMUX\nMUXoutVcc\nVcc\nProduct\nFolder\nSample &\nBuy\nTechnical\nDocuments\nTools &\nSoftware\nSupport &\nCommunity\nLMX2581\nSNAS601G –AUGUST 2012 –REVISED SEPTEMBER 2014\nLMX2581 Wideband Frequency Synthesizer withIntegrated VCO\n1Features 3Description\nThe LMX2581 isalow noise wideband frequency\n1•Output Frequency from 50to3760 MHz\nsynthesizer that integrates adelta-sigma fractional N•Input Clock Frequency upto900MHzPLL, multiple core VCO, programmable output\n•Phase Detector Frequency upto200MHz divider, and twodifferential output buffers. The VCO\nfrequency range isfrom 1880 to3760 MHz and can •Supports Fractional andInteger Modes\nbesent directly totheoutput buffers ordivided down•–229dBc/Hz Normalized PLL Phase Noisebyeven values from 2to38.Each buffer iscapable•–120.8 dBc/Hz Normalized PLL 1/fNoiseofoutput power from -3to+12 dBm at2700 MHz.\nIntegrated low noise LDOs are used forsuperior •–137dBc/Hz VCO Phase Noise @1MHz offset\nnoise immunity andconsistent performance. fora2.5GHz Carrier\n•100fsRMS Jitter inInteger Mode This synthesizer isahighly programmable device and\nitenables theuser tooptimize itsperformance. In •Programmable Fractional Modulator Order\nfractional mode, thedenominator and themodulator•Programmable Fractional Denominatororder areprogrammable and canbeconfigured with\n•Programmable Output Power upto+12dBm dithering aswell. The user also has theability to\ndirectly specify aVCO core orentirely bypass the •Programmable 32Level Charge Pump Current\ninternal VCO. Finally, many convenient features are•Programmable Option toUse anExternal VCOincluded such aspower down, Fastlock, auto mute,•Digital Lock Detectand lock detection. Allregisters canbeprogrammed\n•3-Wire Serial Interface andReadback through asimple 3wire interface and aread back\nfeature isalso available. •Single Supply Voltage from 3.15 Vto3.45 V\n•Supports Logic Levels down to1.6V The LMX2581 operates onasingle 3.3Vsupply and\ncomes ina32pin5.0mm×5.0mmWQFN package.\n2Applications\nDevice Information(1)\n•Wireless Infrastructure (UMTS, LTE, WiMax,\nPART NUMBER PACKAGE BODY SIZE (NOM)Multi-Standard Base Stations)\nLMX2581 WQFN (32) 5.00 mm×5.00 mm•Broadband Wireless\n(1)Forallavailable packages, see theorderable addendum at•Test andMeasurementtheendofthedatasheet.\n•Clock Generation\n4Simplified Schematic\n1\nAnIMPORTANT NOTICE attheend ofthisdata sheet addresses availability, warranty, changes, useinsafety-critical applications,\nintellectual property matters andother important disclaimers. PRODUCTION DATA.\nLMX2581\nSNAS601G –AUGUST 2012 –REVISED SEPTEMBER 2014 www.ti.com\nTable ofContents\n8.5 Programming ........................................................... 27 1Features .................................................................. 1\n8.6 Register Maps ......................................................... 29 2Applications ........................................................... 1\n9Application andImplementation ........................ 43 3Description ............................................................. 1\n9.1 Application Information ............................................ 434Simplified Schematic ............................................. 1\n9.2 Typical Applications ................................................ 435Revision History ..................................................... 2\n9.3 Do\'sandDon\'ts....................................................... 476PinConfiguration andFunctions ......................... 4\n10Power Supply Recommendations ..................... 477Specifications ......................................................... 610.1 Supply Recommendations .................................... 477.1 Absolute Maximum Ratings ..................................... 610.2 Regulator Output Pins........................................... 487.2 Handling Ratings ....................................................... 611Layout ................................................................... 497.3 Recommended Operating Conditions ....................... 6\n11.1 Layout Guidelines ................................................. 497.4 Thermal Information .................................................. 6\n11.2 Layout Example .................................................... 497.5 Electrical Characteristics ........................................... 7\n12Device andDocumentation Support ................. 507.6 Timing Requirements, MICROWIRE Timing ............. 9\n12.1 Device Support .................................................... 507.7 Typical Characteristics ............................................ 10\n12.2 Documentation Support ....................................... 508Detailed Description ............................................ 12\n12.3 Trademarks ........................................................... 508.1 Overview ................................................................. 12\n12.4 Electrostatic Discharge Caution ............................ 508.2 Functional Block Diagram ....................................... 12\n12.5 Glossary ................................................................ 508.3 Feature Description ................................................. 13\n13Mechanical, Packaging, andOrderable8.4 Device Functional Modes ........................................ 26Information ........................................................... 50\n5Revision History\nNOTE: Page numbers forprevious revisions may differ from page numbers inthecurrent version.\nChanges from Revision F(March 2014) toRevision G Page\n•Added "over operating free-air temperature range (unless otherwise noted) "inAbsolute Maximum Ratings and\nRecommended Operating Conditions. ................................................................................................................................... 6\n•Added footnotes toHBM, CDM, andMMinHandling Ratings table. ..................................................................................... 6\n•Moved explanations ofTypical Characteristics plots from plotfootnotes toFeature Description section. ........................... 13\n•Moved Impact ofTemperature onVCO Phase Noise intoFeature Description section. ..................................................... 14\n•Added some description ofmodulator noise floor andTable 4........................................................................................... 16\n•Changed -89to-83inTable 11............................................................................................................................................ 24\n•Moved "Triggering Registers "to"Register Maps "section. .................................................................................................. 29\n•Changed order ofsubsections inApplication andImplementation section. ......................................................................... 43\n•Changed --inverted color scheme ofFigure 23,Figure 24,andFigure 25toenhance readability ..................................... 45\n•Added links forDevice andDocumentation Support .Added links toApplication Note AN-1879 (SNAA062)\nthroughout thedocument. ..................................................................................................................................................... 50\nChanges from Revision E(Novmeber 2013) toRevision F Page\n•Added data sheet structure andorganization. Added, updated, orrenamed thefollowing sections: Device\nInformation Table, Application andImplementation; Power Supply Recommendations; Layout; Device and\nDocumentation Support; Mechanical, Packaging, andOrdering Information ......................................................................... 1\n•Changed Clarified thattypical PLL noise metrics aremeasured atmax charge pump gain. ............................................... 7\n•Added Typical Characteristics curves. ................................................................................................................................ 10\n•Changed Recommendation forOSC_FREQ bitforinput frequencies >64MHz ............................................................... 34\n•Added Application andImplementation section with schematic. .......................................................................................... 43\n•Added Power Supply Recommendations ............................................................................................................................. 47\n•Added Layout ...................................................................................................................................................................... 49\n2 Submit Documentation Feedback Copyright ©2012 –2014, Texas Instruments Incorporated\nProduct Folder Links: LMX2581\nLMX2581\nwww.ti.com SNAS601G –AUGUST 2012 –REVISED SEPTEMBER 2014\nChanges from Revision D(April 2013) toRevision E Page\n•Changed --Output Power upgraded from 5dBm to7.3dBm forOUTx_PWR =15............................................................ 7\n•Added output power spec forOUT_PWR =45..................................................................................................................... 7\n•Changed Fvco =1.9GHz: 10kHz: –84.8 to–85.4; 100kHz: –113.7 to–114.5; 1MHz: –136.7 to–137............................. 8\n•Changed Fvco =2.2GHz: 40MHz: –155.2 to–156.1. ......................................................................................................... 8\n•Changed Fvco =2.7GHz: 100kHz: –111.1 to–112.2; 1MHz: –135.5 to–136.0; 10MHz: –152.9 to–153.1; 40\nMHz: –154.6 to–155. ............................................................................................................................................................ 8\n•Changed Fvco =3.3GHz: 10kHz: –77.9 to–79;100kHz: –108to–108.6; 1MHz: –132.4 to–132.6; 10MHz:\n–151.5 to–152; 40MHz: –153.6 to–155. ............................................................................................................................. 8\n•Added updates onusing 0–Delay Mode .............................................................................................................................. 20\n•Added more information onhow tousereadback. .............................................................................................................. 23\n•Changed SPURS: Fpdspur forFpd=100MHz upgraded from –71to–81dBc. Improvement duetobetter board\nlayout. ................................................................................................................................................................................... 24\n•Changed --Fixed PLL_R[7:0] boxdrawn incorrectly intheregister map. ........................................................................... 29\n•Added updates totheapplications section onimpact ofOUTx_PWR.\nUpdates totheapplication section regarding dithering were added. ................................................................................... 43\nChanges from Revision C(April 2013) toRevision D Page\n•Added Typical spur specifications toElectrical Characteristics. ............................................................................................. 7\n•Changed --Updates totheprogramming section were made regarding programming recommendations,\nclarifications totheregister map, andmore details fortheprogramming word descriptions. ............................................. 27\n•Added More information totheapplications section regarding fractional spurs .................................................................. 43\nChanges from Revision B(October 2013) toRevision C Page\n•Changed data sheet style from National toTIformat. ............................................................................................................ 1\nChanges from Revision A(August 2012) toRevision B Page\n•Added information about resistor andinductor pull-up. ....................................................................................................... 20\nCopyright ©2012 –2014, Texas Instruments Incorporated Submit Documentation Feedback 3\nProduct Folder Links: LMX2581\n1\n2\n3\n4\n5\n6\n7\n8\n32\n31\n30\n29\n28\n27\n26\n259\n10\n11\n12\n13\n14\n15\n1624\n23\n22\n21\n20\n19\n18\n17CLK\nDATA\nLE\nCE\nFLout\nVccCP\nCPout\nGNDTop Down View\n0 (DAP)VregVCO\nVbiasCOMP\nVrefVCO\nGND\nVtune\nVbiasVCO\nGND\nVccVCOGND\nVccPLL\nFin\nRFoutA+\nRFoutA-\nRFoutB+\nRFoutB-\nVccBUFVccFRAC GND MUXout OSCin VccDIG GND BUFEN LD\nLMX2581\nSNAS601G –AUGUST 2012 –REVISED SEPTEMBER 2014 www.ti.com\n6PinConfiguration andFunctions\n32-Pin\nDAP Package\n(Top View)\nPinFunctions\nPIN\nTYPE DESCRIPTION\nNUMBER NAME\n0 DAP GND TheDAP should begrounded.\n1 CLK Input MICROWIRE Clock Input. High Impedance CMOS input.\n2 DATA Input MICROWIRE Data. High Impedance CMOS input.\n3 LE Input MICROWIRE Latch Enable. High Impedance CMOS input.\n4 CE Input Chip Enable Pin.\nFastlock Output. This canswitch inanexternal resistor totheloop filter during locking to5 FLout Outputimprove lock time.\n6 VccCP Supply Charge Pump Supply.\n7 CPout Output Charge Pump Output.\n8 GND GND Ground fortheCharge Pump.\n9 GND GND Ground fortheNandRdivider.\n10 VccPLL Supply Supply forthePLL.\n11 Fin Input High frequency input pinforanexternal VCO. Leave Open orGround ifnotused.\nDifferential divided output. Forsingle-ended operation, terminate thecomplimentary side12 RFoutA+ Outputwith aload equivalent totheload atthisPin.\nDifferential divided output. Forsingle-ended operation, terminate thecomplimentary side13 RFoutA- Outputwith aload equivalent totheload atthispin.\nDifferential divided output. Forsingle-ended operation, terminate thecomplimentary side14 RFoutB+ Outputwith aload equivalent totheload atthispin.\nDifferential divided output. Forsingle-ended operation, terminate thecomplimentary side15 RFoutB- Outputwith aload equivalent totheload atthispin.\n16 VccBUF Supply Supply fortheOutput Buffer.\n17 VccVCO Supply Supply fortheVCO.\nGround PinfortheVCO. This canbeattached totheregular ground. Ensure asolid trace18 GND GNDconnects thispintothebypass capacitors onpins 19,23,and24.\n4 Submit Documentation Feedback Copyright ©2012 –2014, Texas Instruments Incorporated\nProduct Folder Links: LMX2581\nLMX2581\nwww.ti.com SNAS601G –AUGUST 2012 –REVISED SEPTEMBER 2014\nPinFunctions (continued)\nPIN\nTYPE DESCRIPTION\nNUMBER NAME\n19 VbiasVCO Output Bias circuitry fortheVCO. Place a2.2µFcapacitor toGND (Preferably close toPin18).\nVCO tuning voltage input. See thefunctional description regarding theminimum20 Vtune Inputcapacitance toputatthispin.\n21 GND GND VCO ground.\nVCO capacitance. Place acapacitor toGND (Preferably close toPin18).This value should22 VrefVCO Outputbebetween 5%and10% ofthecapacitance atpin24.Recommended value is1µF.\nVCO bias voltage temperature compensation circuit. Place aminimum 10µFcapacitor to\n23 VbiasCOMP Output GND (Preferably close toPin18).Ifitispossible, usemore capacitance toslightly improve\nVCO phase noise.\nVCO regulator output. Place aminimum 10µFcapacitor toGND (Preferably close toPin24 VregVCO Output18).Ifitispossible, usemore capacitance toslightly improve VCO phase noise.\nMultiplexed output thatcanperform lock detect, PLL NandRcounter outputs, Readback,25 LD Outputandother diagnostic functions.\n26 BUFEN Input Enable pinfortheRFoutput buffer. Ifnotused, thiscanbeoverwritten insoftware.\n27 GND GND Digital Ground.\n28 VccDIG Supply Digital Supply.\n29 OSCin Input Reference input clock.\nMultiplexed output thatcanperform lock detect, PLL NandRcounter outputs, Readback,30 MUXout Outputandother diagnostic functions..\n31 GND GND Ground forthefractional circuitry.\n32 VccFRAC Vcc Supply forthefractional circuitry.\nCopyright ©2012 –2014, Texas Instruments Incorporated Submit Documentation Feedback 5\nProduct Folder Links: LMX2581\nLMX2581\nSNAS601G –AUGUST 2012 –REVISED SEPTEMBER 2014 www.ti.com\n7Specifications\n7.1 Absolute Maximum Ratings(1)\nover operating free-air temperature range (unless otherwise noted)\nMIN MAX UNIT\nVcc Power Supply Voltage -0.3 3.6 V\nVIN Input Voltage toPins other than VccPins -0.3 (Vcc +0.3) V\nTL Lead Temperature (solder 4sec.) +260 °C\nTJ Junction Temperature +150 °C\n≤1.8with VccAppliedVOSCin Voltage onOSCin (Pin29) Vpp≤1with Vcc=0\n(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage tothedevice. These arestress ratings\nonly, which donotimply functional operation ofthedevice atthese oranyother conditions beyond those indicated under Recommended\nOperating Conditions .Exposure toabsolute-maximum-rated conditions forextended periods may affect device reliability.\n7.2 Handling Ratings(1)\nMIN MAX UNIT\nTSTG Storage Temperature Range -65 150 °C\nHuman body model (HBM), perANSI/ESDA/JEDEC JS-001, all2500pins(2)\nElectrostaticVESD Charged device model (CDM), perJEDEC specification JESD22- VDischarge 1250C101, allpins(3)\nMachine Model (MM)(4)250\n(1) This device should only beassembled inESD freeworkstations.\n(2) JEDEC document JEP155 states that2500-V HBM allows safe manufacturing with astandard ESD control process.\n(3) JEDEC document JEP157 states that1250-V CDM allows safe manufacturing with astandard ESD control process.\n(4) JEDEC document JEP157 states that250-V MMallows safe manufacturing with astandard ESD control process.\n7.3 Recommended Operating Conditions\nover operating free-air temperature range (unless otherwise noted)\nMIN TYP MAX UNIT\nVcc Power Supply Voltage 3.15 3.3 3.45 V\nTJ Junction Temperature 125 °C\nTA Ambient Temperature -40 85 °C\n7.4 Thermal Information\nDAPTHERMAL METRIC(1)UNIT32PINS\nRθJA Junction-to-ambient thermal resistance 30\n°C/W\nRθJC(bot) Junction-to-case (bottom) thermal resistance 4\n(1) Formore information about traditional andnew thermal metrics, seetheICPackage Thermal Metrics application report, SPRA953 .\n6 Submit Documentation Feedback Copyright ©2012 –2014, Texas Instruments Incorporated\nProduct Folder Links: LMX2581\nLMX2581\nwww.ti.com SNAS601G –AUGUST 2012 –REVISED SEPTEMBER 2014\n7.5 Electrical Characteristics\n(3.15 V≤Vcc≤3.45 V,-40°C≤TA≤85°C;except asspecified. Typical values areatVcc=3.3V,25°C.)\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nCURRENT CONSUMPTION\nEntire Chip Supply One Output EnabledICC 178 mACurrent OUTx_PWR =15\nSupply Current ExceptICCCore Output Buffers andVCO Divider Disabled. 134 mAforOutput Buffers\nAdditive Current forICCRFout OUTx_PWR =15 44 mAEachOutput Buffer\nAdditive VCO DividerICCVCO_DIV VCO Divider Enabled 20 mACurrent\nDevice Powered DownICCPD Power Down Current 7 mA(CEPin=LOW)\nOSCin REFERENCE INPUT\nDoubler Enabled 5 250 OSCin FrequencyfOSCin MHzRange Doubler Disabled 5 900\nvOSCin OSCin Input Voltage ACCoupled 0.4 1.7 Vpp\nSpur Foscin Oscin Spur Foscin =100MHz, Offset =100MHz -81 dBc\nPLL\nPhase DetectorfPD 200 MHzFrequency\nGain =1X 110\nGain =2X 220\nKPD Charge Pump Gain µA\n... ...\nGain =31X 3410\nNormalized PLL 1/fGain =31XPNPLL_1/f_Norm Noise –120.8 dBc/HzNormalized to1GHz carrier and10kHzOffset (1)\nPLL Figure ofMerit\n(Normalized Noise Gain =31X.PNPLL_FOM –229 dBc/HzFloor) Normalized toPLL1 andfPD=1Hz\n(1)\nExternal VCO Input Internal VCOs BypassedfRFin 0.5 2.2 GHzPinFrequency (OUTA_PD=OUTB_PD=1)\nExternal VCO Input Internal VCOs BypassedpRFin 0 +8 dBmPinPower (OUTA_PD=OUTB_PD=1)\nFpd=25MHz –85 Phase Detector SpursSpur Fpd dBc (2)Fpd=100MHz –81\nOUTPUTS\nOUTx_PWR=15 7.3 pRFoutA+/- Output Power Level(3)Inductor Pull-UpdBmpRFoutB+/-(3)Fout=2.7 GHz OUTx_PWR=45 12\nSecond HarmonicH2RFoutX+/- Fout =2.7GHz OUTx_PWR=15 –25 dBc (4)\n(1) ThePLL noise contribution ismeasured using aclean reference andawide loop bandwidth andiscomposed into1/fandflat\ncomponents. PLL_Flat =PLL_FOM +20*log(Fvco/Fpd)+10*log(Fpd /1Hz). PLL_1/f =PLL_1/f_Norm +20*log(Fvco /1GHz) -\n10*log(Offset/10kHz). Once these twocomponents arefound, thetotal PLL noise canbecalculated asPLL_Noise =10*log(\n10PLL_Flat/10)+10PLL_1/f /10)\n(2) Thespurs attheoffset ofthephase detector frequency aredependent onmany factors, such ashephase detector frequency.\n(3) Theoutput power isdependent ofthesetup andisalso programmable. Consult theApplications section formore information.\n(4) Theharmonics vary asafunction offrequency, output termination, board layout, andoutput power setting.\nCopyright ©2012 –2014, Texas Instruments Incorporated Submit Documentation Feedback 7\nProduct Folder Links: LMX2581\nLMX2581\nSNAS601G –AUGUST 2012 –REVISED SEPTEMBER 2014 www.ti.com\nElectrical Characteristics (continued)\n(3.15 V≤Vcc≤3.45 V,-40°C≤TA≤85°C;except asspecified. Typical values areatVcc=3.3V,25°C.)\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nVCO\nAllVCO CoresfVCO Before theVCO Divider 1880 3760Combined\nCore 1 12to24\nCore 2 15to30\nKVCO VCO Gain Vtune =1.3Volts MHz/V\nCore 3 20to37\nCore 4 21to37\nAllowable Fvco≥2.5GHz –125 +125\nΔTCL Temperature Drift VCO notbeing recalibrated °C\nFvco <2.5GHz –100 +125 (5)\nNoPre- fOSCin =100MHz 140programming VCO Calibration Time fPD=100MHztVCOCal us (6)FullBand Change 1880 —3760 With Pre-10 MHz programming\n10kHzOffset –85.4\n100kHzOffset –114.5\nfVCO=1.9GHz1MHz Offset –137.0 dBc/HzCore 1\n10MHz Offset –154.2\n40MHz Offset –156.7\n10kHzOffset –84.6\n100kHzOffset –114.1\nfVCO=2.2GHz1MHz Offset –137.5 dBc/HzCore 2\n10MHz Offset –154.5\n40MHz Offset –156.1 VCO Phase NoisePNVCO(OUTx_PWR =15) 10kHzOffset –81.7\n100kHzOffset –112.2\nfVCO=2.7GHz1MHz Offset –136.0 dBc/HzCore 3\n10MHz Offset –153.1\n40MHz Offset –155.0\n10kHzOffset –79.0\n100kHzOffset –108.6\nfVCO=3.3GHz1MHz Offset –132.6 dBc/HzCore 4\n10MHz Offset –152.0\n40MHz Offset –155.0\n(5) Continuous tuning range over temperature refers toprogramming thedevice ataninitial temperature andallowing thistemperature to\ndriftWITHOUT reprogramming thedevice. This change could beupordown intemperature andthespecification does notapply to\ntemperatures thatgooutside therecommended operating temperatures ofthedevice.\n(6) VCO digital calibration time istheamount oftime ittakes fortheVCO tofindthecorrect frequency band when switching toanew\nfrequency. After thecorrect frequency band isfound ,theremaining error istypically less than 1MHz andthen thePLL settles therest\noftheerror inananalog manner. Pre-programming refers tospecifying aband thatisclose tothefinal (<20MHz), which greatly\nimproves theVCO calibration time.\n8 Submit Documentation Feedback Copyright ©2012 –2014, Texas Instruments Incorporated\nProduct Folder Links: LMX2581\ntCEStCSD27 D26 D25 D24\ntCHtCWH\ntCWLA3 A2 A1 A0MSB LSB\nDATA\nCLK\nLEtES\ntEWHD0 D23\nLMX2581\nwww.ti.com SNAS601G –AUGUST 2012 –REVISED SEPTEMBER 2014\nElectrical Characteristics (continued)\n(3.15 V≤Vcc≤3.45 V,-40°C≤TA≤85°C;except asspecified. Typical values areatVcc=3.3V,25°C.)\nPARAMETER TEST CONDITIONS MIN TYP MAX UNIT\nDIGITAL INTERFACE (DATA, CLK, LE,CE,MUXout, BUFEN, LD)\nHigh-Level InputVIH 1.4 Vcc VVoltage\nLow Level InputVIL 0.4 VVoltage\nHigh-Level InputIIH VIH=1.75 V –5 5 µACurrent\nLow-Level InputIIL VIL=0V –5 5 µACurrent\nHigh-Level OutputVOH IOH=-500 µA 2 VVoltage\nLow-Level OutputVOL IOL=-500 µA 0 0.4 VVoltage\n7.6 Timing Requirements, MICROWIRE Timing\nMIN TYP MAX UNIT\ntES Clock toEnable Low Time See Figure 1 35 ns\ntCS Data toClock SetUpTime See Figure 1 10 ns\ntCH Data toClock Hold Time See Figure 1 10 ns\ntCWH Clock Pulse Width High See Figure 1 25 ns\ntCWL Clock Pulse Width Low See Figure 1 25 ns\ntCES Enable toClock SetUpTime See Figure 1 10 ns\ntEWH Enable Pulse Width High See Figure 1 10 ns\nFigure 1.Serial Data Input Timing\nCopyright ©2012 –2014, Texas Instruments Incorporated Submit Documentation Feedback 9\nProduct Folder Links: LMX2581\nOutput Frequency (MHz)Phase Noise (dBc/Hz)\n020040060080010001200140016001800 2000-164-162-160-158-156-154-152-150\nD001\nTime (us)Frequency (MHz)\n020406080100120140 1601750200022502500275030003250350037504000\nD001VCO_SEL=VCO3, VCO_CAPCODE=127\nVCO_SEL=VCO4, VCO_CAPCODE=15\nOffset (Hz)Phase Noise (dBc/Hz)\n1x1021x1031x1041x1051x1061x1071x108-160-140-120-100-80\nD001Fvco = 2000 MHz, VCO 1\nFvco = 2200 MHz, VCO 2\nFvco = 2700 MHz, VCO 3\nFvco = 3300 MHz, VCO 4\nOffset (Hz)Phase Noise (dBc/Hz)\n1x1031x1041x1051x1061x1071x108-160-156-152-148-144-140-136-132-128-124-120-116-112-108-104-100-96-92-88-84-80\nD001Fvco = 2000 MHz, VCO 1\nFvco = 2200 MHz, VCO 2\nFvco = 2700 MHz, VCO 3\nFvco = 3300 MHz, VCO 4\nOffset (kHz)Phase Noise (dBc/Hz)\n1x10-11x1001x1011x1021x103-135-130-125-120-115-110-105-100-95-90-85\nD001Modeled Flat Noise\nActual Measurement\nModeled Flicker Noise\nModeled Total Noise\nCharge Pump Gain Setting (CPG)Relative Phase Noise to Maximum Charge Pump Gain (dB)\n135791113151719212325272931012345678\nD001Relative Normalized Flicker Noise\nRelative Figure of Merit\nLMX2581\nSNAS601G –AUGUST 2012 –REVISED SEPTEMBER 2014 www.ti.com\n7.7 Typical Characteristics\nFigure 2.Measurement ofPLL Figure ofMerit and Figure 3.KPDImpact onPLL Noise Metrics\nNormalized 1/fNoise\nFigure 4.Closed Loop Noise forNarrower Bandwidth Filter Figure 5.Closed Loop Noise forWider Bandwidth\nFigure 6.VCO Output Divider Noise Floor vs.Frequency Figure 7.VCO Digital Calibration Time\n10 Submit Documentation Feedback Copyright ©2012 –2014, Texas Instruments Incorporated\nProduct Folder Links: LMX2581\nFrequency (MHz)Sensitivity (dBm)\n100200300400500600700800900 1000-35-32.5-30-27.5-25-22.5-20-17.5-15-12.5-10-7.5\nD001OSCin Doubler Enabled\nOSCin Doubler Disabled\nFrequency (MHz)Impedance (ohm)\n0100200300400500600700800900 1000-400-300-200-1000100200300400500600700\nD001Real\nMagnitude\nImag\nFrequency (MHz)Sensitivity (dBm)\n0500100015002000250030003500 4000-35-30-25-20-15-10-505\nD00125C, Buffer On\n25C, Buffer Off\n-40 C Buffer Off\n85C, Buffer Off\nFrequency (Hz)Impedance (ohms)\n0 1E+9 2E+9 3E+9 4E+9-250-200-150-100-50050100150200250300350400\nD001Real\nMagnitude\nImaginary\nOutput Frequency (MHz)Power (dBm)\n0500100015002000250030003500 4000-20246810\nD00150 ohm Resistor\n18 nH Inductor\nFrequency (Hz)Magnitude of Input Impedance (ohms)\n1E+8 2E+83E+85E+87E+81E+9 2E+93E+94E+91020304050701002003004005007001000\nD001Pull-Up Component\nNone\n51 ohm Resistor\n18 nH Inductor\nLMX2581\nwww.ti.com SNAS601G –AUGUST 2012 –REVISED SEPTEMBER 2014\nTypical Characteristics (continued)\nFigure 8.Single-Ended Output Power vs.Frequency Figure 9.Impedance ofRFoutX Pins\nFigure 10.Sensitivity forExternal VCO Input (Fin) Pin Figure 11.Impedance ofExternal VCO Input (Fin) Pin\nFigure 12.OSCin Input Sensitivity Figure 13.OSCin Input Impedance\nCopyright ©2012 –2014, Texas Instruments Incorporated Submit Documentation Feedback 11\nProduct Folder Links: LMX2581\nVaractor\nDiode\nCharge \nPump/c49/c03\nDATA\nCLK\nLE\nCEOSCinVtune\nCPout\nLD\nOutput\nDividerCompensationN Divider\n2X\nMUXSerial Interface\nControlRFin\nR\nDividerRFoutAMUX\nRFoutBMultiple Core VCO\nMUXMUX\nMUXoutDigital \nControlProgrammable \nCapacitor Array\n(256 Values)\n4 Switchable VCO Cores\n4/5 Prescaler\nLMX2581\nSNAS601G –AUGUST 2012 –REVISED SEPTEMBER 2014 www.ti.com\n8Detailed Description\n8.1 Overview\nThe LMX2581 isasynthesizer, consisting ofareference input andRdivider, phase detector andcharge pump,\nVCO and high frequency fractional (N)divider, and two programmable output buffers. The device requires\nexternal components fortheloop filter andoutput buffers, which areapplication dependent.\nBased ontheoscillator input frequency (fOSC),PLL Rdivider value (PLL_R), PLL NDivider Value (PLL_N),\nFractional Numerator (PLL_NUM), Fractional Denominator (PLL_DEN), and VCO divider value (VCO_DIV), the\noutput frequency oftheLMX2581 (fOUT)canbedetermined asfollows:\nfOUT=fOSCxOSC_2X /PLL_R x(PLL_N +PLL_NUM /PLL_DEN) /VCO_DIV (1)\n8.2 Functional Block Diagram\n12 Submit Documentation Feedback Copyright ©2012 –2014, Texas Instruments Incorporated\nProduct Folder Links: LMX2581\nLMX2581\nwww.ti.com SNAS601G –AUGUST 2012 –REVISED SEPTEMBER 2014\n8.3 Feature Description\n8.3.1 Typical Performance Characteristics\n8.3.1.1 Phase Noise Typical Performance Plot Explanations\nFigure 2shows 2700 MHz output anda100MHz phase detector frequency. The modeled noises (Flat, Flicker,\nandTotal) arecalculated from thenormalized -229 dBc/Hz figure ofmerit andthe-120.8 dBc/Hz normalized 1/f\nnoise from theelectrical table. After 200kHz, theloop filter dynamics cause thenoise toincrease sharply.\nFigure 3shows therelative changes with thenormalized PLL noise andfigure ofmerit asafunction ofcharge\npump gain. ThePLL phase noise changes asafunction ofthecharge pump gain.\nFigure 4shows thephase noise forafilter optimized forspurs with a20MHz phase detector and running in\nfractional mode with strong dithering. Due tothenarrower loop bandwidth, theimpact oftheVCO phase noise\ninside theloop bandwidth isinthe1to10kHzregion.\nInFigure 5,theloop filter was optimized forRMS jitter. This was infractional mode with aphase detector of200\nMHz anduses theFirst Order Modulator.\nInFigure 6,theoutput divider noise floor only applies when theoutput divider isnotbypassed and depends\nmainly onoutput frequency, nottheactual divide value.\n8.3.1.2 Other Typical Performance Plot Characteristics Explanations\nFigure 7shows afrequency change of1880 MHz to3760 MHz with Fosc =Fpd =100 MHz. IftheVCO3 is\nselected asthestarting VCO with VCO_CAPCODE=127, digital calibration time iscloser to115 µs.IfVCO4 is\nselected asthestarting VCO with VCO_CAPCODE=15, thecalibration time isgreatly shortened tosomething of\ntheorder of5µs.\nFigure 8was measured with aboard with very short traces. Only oneofthedifferential outputs isrouted.\nInFigure 9,theoutput impedance ismainly determined bythepull-up component used atlower frequencies. For\ntheresistor, itis51Ωuptoabout 2GHz, where theimpedance ofthedevice starts todominate. Fortheinductor\nitincreases with frequency andthen reaches aresonance frequency before coming down. These behaviors are\nspecific tothepull-up component. These impedance plots match theconditions that were used tomeasure\noutput power.\nInFigure 12,theOSCin input sensitivity forasine wave. The voltage hasnoimpact and thetemperature only\nhasaslight impact. Enabling thedoubler limits theperformance\nInFigure 13,Forlower frequencies, themagnitude oftheOSCin input impedance can beconsidered high\nrelative to50Ω.Athigher frequencies, itisnotashigh andaresistive padmay bebetter than asimple shunt 50\nΩresistor formatching.\nCopyright ©2012 –2014, Texas Instruments Incorporated Submit Documentation Feedback 13\nProduct Folder Links: LMX2581\nLMX2581\nSNAS601G –AUGUST 2012 –REVISED SEPTEMBER 2014 www.ti.com\nFeature Description (continued)\n8.3.2 Impact ofTemperature onVCO Phase Noise\nThephase noise specifications fortheVCO inElectrical Characteristics areforanarrow loop bandwidth atroom\ntemperature. Ifthetemperature ischanged, Table 1gives anapproximation onhow theVCO phase noise is\nimpacted. Forinstance, ifonewas tolock thePLL at-40°Candthen measure thephase noise at1MHz offset,\nthephase noise would typically beoftheorder of2dBbetter than ifitwas locked andmeasured at25°C.Ifthe\nPLL islocked at-40°Candthen thetemperature was todriftto85°C,then thephase noise at1MHz offset would\ntypically beabout 2dBworse than itwould beifitwas locked andmeasured at25°C.These numbers areonly\napproximations andmay change between devices andover VCO cores slightly.\nTable 1.Approximate Change inVCO Phase Noise vs.Temperature andTemperature Drift indB\nOFFSET STARTING FINAL\nTEMPERATURE TEMPERATURE 10kHz 100kHz 1MHz 10MHz 40MHz\n-40°C -2 -1 -2 -2 0\n-40°C 25°C -1 0 0 -1 0\n85°C -3 2 2 -0 0\n-40°C -1 -1 0 -1 0\n25°C 25°C These areallzero because allmeasurements arerelative tothisrow.\n85°C -3 2 2 0 0\n-40°C -4 -2 -2 0 0\n85°C 25°C -1 0 0 -2 0\n85°C -2 2 2 0 0\n8.3.3 OSCin INPUT andOSCin Doubler\nThe OSCin pinisdriven with asingle-ended signal which isused asafrequency reference. Before theOSCin\nfrequency reaches thephase detector, itmay bedoubled with theOSCin doubler and/or divided with thePLL R\ndivider.\nBecause theOSCin signal isused asaclock fortheVCO calibration, theOSC_FREQ word needs tobe\nprogrammed correctly andaproper signal needs tobeapplied attheOSCin pinatthetime ofprogramming the\nR0register inorder fortheVCO calibration toproperly work. Higher slew rates tend toyield thebest fractional\nspurs andphase noise, soasquare wave signal isbest forOSCin. Ifusing asine wave, higher frequencies tend\ntoyield better phase noise and fractional spurs due totheir higher slew rates. The OSCin pinhas high\nimpedance, soforoptimal performance, itisrecommended touseeither ashunt resistor orresistive padtomake\nsure thattheimpedances looking towards andaway from thedevice input areboth close to50Ω.\n8.3.4 RDivider\nTheRdivider divides theOSCin frequency down tothephase detector frequency. With thisdevice, itispossible\ntouseboth thedoubler andtheRdivider atthesame time.\n8.3.5 PLL NDivider And Fractional Circuitry\nTheNdivider includes fractional compensation andcanachieve anyfractional denominator (PLL_DEN) from 1to\n4,194,303. The integer portion, PLL_N, isthewhole part oftheNdivider value and thefractional portion,\nPLL_NUM /PLL_DEN, istheremaining fraction. PLL_N, PLL_NUM, andPLL_DEN aresoftware programmable.\nSoingeneral, thetotal Ndivider value, N,isdetermined by:N=PLL_N +PLL_NUM /PLL_DEN. The order of\nthedelta sigma modulator isprogrammable from integer mode tothird order. There arealso several dithering\nmodes thatarealso programmable. Inorder tomake thefractional spurs consistent, themodulator isreset any\ntime thattheR0register isprogrammed.\n14 Submit Documentation Feedback Copyright ©2012 –2014, Texas Instruments Incorporated\nProduct Folder Links: LMX2581\nLMX2581\nwww.ti.com SNAS601G –AUGUST 2012 –REVISED SEPTEMBER 2014\n8.3.5.1 Programmable Dithering Levels\nIfused appropriately, dithering may beused toreduce sub-fractional spurs, butifused inappropriately, itcan\nactually create spurs andincrease phase noise. Table 2provides guidelines fortheuseofdithering based onthe\nfractional denominator, after thefraction isreduced tolowest terms.\nTable 2.Dithering Recommendations\nDITHERINGFRACTION COMMENTSRECOMMENDATION\nThis isoften theworst case forspurs, which canactually beturned into\nFractional Numerator =0 Disable Dithering thebest case bysimply disabling dithering. This willhave performance\nthatissimilar tointeger mode.\nThese fractions arenotwellrandomized anddithering willlikely createEquivalent Denominator <20 Disable Ditheringphase noise andspurs.\nEquivalent Denominator isnot There willbenosub-fractional spurs, sodithering islikely nottobeveryDisable Ditheringdivisible by2or3 effective\nEquivalent Denominator >200 Dithering may help reduce thesub-fractional spurs, butunderstand itmayConsider Ditheringandisdivisible by2or3 degrade thePLL phase noise.\nIngeneral, dithering islikely tocause more harm than good forpoorly randomized fractions like1/2.There are\nsituations when dithering does make sense andwhen itisused, itisrecommended toadjust thePFD_DLY word\naccordingly tocompensate forthis.\n8.3.5.2 Programmable Delta Sigma Modulator Order\nThe fractional modulator order isprogrammable, which gives theopportunity tobetter optimize phase noise and\nspurs. Theoretically, higher order modulators push outphase noise tofarther offsets, asdescribed inTable 3.\nTable 3.Choosing theFractional Modulator Order\nMODULATOR ORDER APPLICATIONS\nInteger Mode Ifthefractional numerator iszero, itisbest torunthedevice ininteger mode tominimize phase noise\n(Order =0) andspurs.\nWhen theequivalent fractional denominator is6orless, thefirstorder modulator theoretically haslower\nphase noise andspurs, soitalways makes sense inthese situations. When thefractional denoninator is\nFirst Order Modulator between 6and about 20,consider using thefirst order modulator because thespurs might befar\nenough outside theloop bandwidth that they willbefiltered. The first order modulator also does not\ncreate anysub-fractional spurs orphase noise.\nThe choice between 2nd and 3rdorder modulator tends tobealittle more application specific. Ifthe\nfractional denominator isnotdivisible by3,then the2ndand3rdorder modulators willhave spurs inthe2ndand3rdOrder Modulatorssame offsets, sothe3rdisgenerally better forspurs. However, ifstronger levels ofdithering isused, the\n3rdorder modulator willcreate more close-in phase noise than the2ndorder modulator\nFigure 14andFigure 15give anidea ofthetheoretical impact ofthedelta sigma modulator order ontheshaping\nofthephase noise and spurs. Interms ofphase noise, thisiswhat one would theoretically expect ifstrong\ndithering was used forawell-randomized fraction. Dithering canbesettodifferent levels oreven shut offandthe\nnoise canbeeliminated. Interms ofspurs, they canchange based onfraction, butthey willtheoretically pushed\nouttohigher phase detector frequencies. However, one must beaware that these arejust THEORETICAL\ngraphs and foroffsets that ontheorder ofless than 5%ofthephase detector frequency, other factors can\nimpact thenoise andspurs. InFigure 14,thecurves allcross at1/6th ofthephase detector frequency andthat\nthistransfer function peaks athalfofthephase detector frequency, which isassumed tobewelloutside theloop\nbandwidth. Figure 15shows theimpact ofthephase detector frequency onthemodulator noise.\nCopyright ©2012 –2014, Texas Instruments Incorporated Submit Documentation Feedback 15\nProduct Folder Links: LMX2581\nOffset (Hz)Theoretical Gain for Noise and Spurs (dB)\n1x1062x1065x1061x1072x1075x1071x1082x108-150-140-130-120-110-100-90-80-70-60-50\nD001Fpd=10MHz\nFpd=100 MHz\nFpd=200 MHz\nOffset (Hz)Theoretical Gain for Noise and Spurs (dB)\n1x1062x1065x1061x1072x1075x1071x1082x108-150-140-130-120-110-100-90-80-70-60-50\nD0011st Order Modulator\n2nd Order Modulator\n3rd Order Modulator\nLMX2581\nSNAS601G –AUGUST 2012 –REVISED SEPTEMBER 2014 www.ti.com\nFigure 14.Theoretical Delta Sigma Noise Shaping fora100MHz Phase Detector Frequency\nFigure 15.Theoretical Delta Sigma Noise Shaping for3rdOrder Modulator\nForlower offsets, theactual noise added bythedelta sigma modulator may behigher than thetheoretical values\nshown due tononlinearity ofthephase detector. This noise floor can vary with themodulator order, phase\ndetector frequency, andPFD_DLY word setting asshown inthefollowing table, which shows thephase noise at\n10kHzoffset forafrequency close to2801 MHz with awellrandomized fraction andstrong dithering. Thephase\nnoise ininteger mode isalso shown forcomparison purposes.\n16 Submit Documentation Feedback Copyright ©2012 –2014, Texas Instruments Incorporated\nProduct Folder Links: LMX2581\nLMX2581\nwww.ti.com SNAS601G –AUGUST 2012 –REVISED SEPTEMBER 2014\nTable 4.Impact ofPFD_DLY, Modulator Order, andPhase Detector Frequency onModulator Noise Floor\nINTEGER 2ndORDER MODULATOR 3rdORDER MODULATOR\nPFD_ Fpd= Fpd= Fpd= Fpd= Fpd= Fpd= Fpd= Fpd= Fpd= Fpd= Fpd= Fpd=\nDLY 25MHz 50MHz 100MHz 200MHz 25MHz 50MHz 100MHz 200MHz 25MHz 50MHz 100MHz 200MHz\n0 -106.7 -109.5 -111.4 -111.0 -106.3 -108.8 -110.6 -111.0 -84.4 -87.5 -90.1 -93.8\n1 -106.2 -108.8 -110.6 -110.9 -106.5 -108.4 -110.1 -110.0 -88.3 -91.3 -93.6 -98.5\n2 -106.0 -108.3 -109.7 -110.1 -105.6 -108.3 -109.2 -110.1 -92.9 -96.1 -98.1 -102.8\n3 -106.0 -108.2 -109.4 -109.9 -105.3 -107.9 -109.2 -109.8 -99.2 -101.8 -102.6 -105.4\n4 -105.6 -107.7 -109.4 -110.0 -105.1 -107.5 -108.7 -109.3 -103.0 -105.4 -105.8 -106.2\n5 -105.5 -107.6 -108.8 -110.1 -105.6 -107.4 -108.6 -109.0 -101.4 -104.0 -103.7 -105.5\n6 -105.1 -107.3 -108.5 -109.3 -104.6 -107.0 -107.8 -109.1 -98.4 -101.6 -102.7 -102.9\n7 -104.8 -106.8 -108.2 -105.9 -104.6 -106.2 -107.4 -108.7 -97.1 -100.6 -102.1 -100.2\n8.3.6 PLL Phase Detector andCharge Pump\nThe phase detector compares theoutputs oftheRand Ndividers and generates acorrection current\ncorresponding tothephase error. This charge pump current issoftware programmable tomany different levels.\nThephase detector frequency, fPD,canbecalculated asfollows:\nfPD=fOSCin ×OSC_2X /R (2)\nThe charge pump outputs acorrection current into the loop filter, which isimplemented with external\ncomponents. The gain ofthecharge pump isprogrammable to32different levels with theCPG word and the\nPFD_DLY word canadjust theminimum ontime thatthecharge pump comes onfor.\nCopyright ©2012 –2014, Texas Instruments Incorporated Submit Documentation Feedback 17\nProduct Folder Links: LMX2581\nOffset (Hz)Phase Noise Degradation (dB)\n1x1031x1041x1051x1061x1075x107-20246810\nD001Component\n1 nF\n3.3 nF\n330 pF\nLMX2581Vtune\nCPout\nC1_LFC2_LFC3_LFR3_LF\nR2_LF\nLMX2581\nSNAS601G –AUGUST 2012 –REVISED SEPTEMBER 2014 www.ti.com\n8.3.7 External Loop Filter\nThe LMX2581 requires anexternal loop filter which isapplication-specific and canbeconfigured byconsulting\nLMX2581 Tools andSoftware ).FortheLMX2581, itmatters what impedance isseen from theVtune pinlooking\noutwards. This impedance isdominated bythecomponent C3_LF forathird order filter orC1_LF forasecond\norder filter (R3_LF=C3_LF=0). Ifthere isatleast 3.3nFforthecapacitance thatisshunt with thispin,theVCO\nphase noise willbeclose tothebest itcanbe.Ifthere isless, theVCO phase noise inthe100k to1MHz region.\nIncases where 3.3nFmight restrict theloop bandwidth tobetoonarrow, itmight make sense toviolate this\nrestriction alittle andsacrifice some VCO phase noise inorder togetawider loop bandwidth.\nFigure 16.Typical Loop Filter\nFigure 17.Vtune Capacitor Impact onVCO Phase Noise\n18 Submit Documentation Feedback Copyright ©2012 –2014, Texas Instruments Incorporated\nProduct Folder Links: LMX2581\nLMX2581\nwww.ti.com SNAS601G –AUGUST 2012 –REVISED SEPTEMBER 2014\n8.3.8 Low Noise, Fully Integrated VCO\nThe VCO takes thevoltage from theloop filter andconverts thisintoafrequency. The VCO frequency isrelated\ntotheother frequencies anddivider values asfollows: fVCO=fPD×N=fOSCin ×OSC_2X ×N/R.The VCO is\nfully integrated, including thetank circuitry.\nInorder tothereduce theVCO tuning gain and therefore improve theVCO phase noise performance, the\ninternal VCO isactually made ofVCO cores working asone. These cores starting from lowest frequency to\nhighest frequency areVCO 1,VCO 2,VCO 3,andVCO 4.Each VCO core has256different frequency bands.\nBand 255 isthelowest frequency and Band 0isthehighest This creates theneed forfrequency calibration in\norder todetermine thecorrect VCO core andcorrect frequency band inthatVCO core. Thefrequency calibration\nroutine isactivated anytime thattheR0register isprogrammed with theNO_FCAL bitequal tozero. Inorder for\nthisfrequency calibration towork properly, theOSC_FREQ word needs tobesettothecorrect setting. The\nVCO_SEL word allows theuser tosuggest aparticular VCO core forthedevice tochoose, which isuseful for\noptimizing fractional spurs andminimizing lock time.\nTable 5.Approximate (NOT Ensured) VCO Core Frequency Ranges\nVCO CORE APPROXIMATE FREQUENCY RANGE\nVCO 1 1800 to2270 MHz\nVCO 2 2135 to2720 MHz\nVCO 3 2610 to3220 MHz\nVCO 4 3075 to3800 MHz\n8.3.8.1 VCO Digital Calibration\nWhen thefrequency ischanged, thedigital VCO goes through thefollowing VCO calibration:\n1.Depending onthestatus oftheVCO_SEL word, thestarting VCO core isselected.\n2.Thealgorithm starts counting atthedefault band inthiscore asdetermined bytheVCO_CAPCODE value.\n3.The VCO increments ordecrements theCAPCODE based onthewhat theactual VCO output iscompared\ntothetarget VCO output.\n4.Repeat step 3until either theVCO islocked ortheVCO isatVCO_CAPCODE =0or255\n5.Ifnotlocked, then choose thenext appropriate VCO ifpossible and return tostep 3.Ifnotpossible, the\ncalibration isterminated.\nAgood starting point istosetVCO_SEL =2forVCO 3andsetVCO_SEL_MODE =1tostart attheselected\ncore. Ifthere isthepotential ofswitching theVCO from afrequency above 3GHz directly toafrequency below\n2.2GHz, VCO_SEL_MODE cannotbesetto0.Inthiscase, VCO_SEL_MODE canstillbesetto1toselect a\nstarting core, butthestarting core specified byVCO_SEL cannotbeVCO 4.\nThedigital calibration time canbeimproved dramatically bygiving theVCO guidance regarding which VCO core\nandwhich VCO_CAPCODE tostart using. Even ifthewrong VCO core ischosen, which could happen near the\nboundary oftwocores, thecalibration time isimproved. Forsituations where thefrequency change issmall, the\ndevice can beprogrammed toautomatically start atthelast VCO core used. For applications where the\nfrequency change isrelatively small, thebest VCO calibration time can often beachieved bysetting the\nVCO_SEL_MODE tochoose thelastVCO core thatwas used.\n8.3.9 Programmable VCO Divider\nThe VCO divider canbeprogrammed toeven values from 2to38aswell asbypassed byeither oneorboth of\ntheRFout outputs. When thezero delay mode isnotenabled, theVCO divider isnotinthefeedback path\nbetween theVCO andthePLL andtherefore hasnoimpact onthePLL loop dynamics. After thisprogrammable\ndivider ischanged, itmay bebeneficial toreprogram theR0register torecalibrate theVCO. Thefrequency atthe\nRFout pinisrelated totheVCO frequency anddivider value, VCO_DIV, asfollows:\nfRFout =fVCO/VCO_DIV (3)\nWhen thisdivider isenabled, there willbesome far-out phase noise contribution totheVCO noise.\nWhen changing toaVCO_DIV value of4,either from astate ofVCO_DIV=2 orOUTx_MUX =0,itisnecessary\ntoprogram VCO_DIV firsttoavalue of6,then toavalue of4.This holds fornoother VCO_DIV value andisnot\nnecessary iftheVCO frequency (butnotVCO_DIV) ischanging.\nCopyright ©2012 –2014, Texas Instruments Incorporated Submit Documentation Feedback 19\nProduct Folder Links: LMX2581\nLMX2581\nSNAS601G –AUGUST 2012 –REVISED SEPTEMBER 2014 www.ti.com\n8.3.10 0–Delay Mode\nWhen theVCO divider isused, anambiguous phase relationship iscreated between theOSCin andRFout pins.\n0–Delay mode canbeenabled toeliminate thisambiguity.\nWhen thismode isused, special care needs tobetaken because itdoes interfere with theVCO calibration ifnot\ndone correctly. Thecorrect way touse0–Delay mode isasfollows:\n1.IfNisnotdivisible byVCO_DIV, reduce thephase detector frequency tomake itso.\n2.Program asnormal andlock thePLL.\n3.Program theNO_FCAL =1.\n4.Program 0_DLY =1.This willcause thePLL tolose lock.\n5.Program thePLL_N value with PLL_N* /VCO_DIV, where PLL_N* istheoriginal value.\n6.ThePLL should now belocked inzero delay mode.\n8.3.11 Programmable RFOutput Buffers\nThe output states oftheRFoutA andRFoutB pins arecontrolled bytheBUFEN pinaswell astheBUFEN_DIS\nprogramming bit.Ifthepinispowered up,then output power can beprogrammed tovarious levels with the\nOUTx_PWR words.\nTable 6.Output States oftheRFoutA andRFoutB Pins\nOUTA_PDBUFEN_DIS BUFEN PIN OUTPUT STATEOUTB_PD\n1 X X Powered Down\n0 X Powered Up\n0 Low Powered Down\n1\nHigh Powered Up\n8.3.11.1 Choosing theProper Pull-Up Component\nThefirstdecision istowhether tousearesistor orinductor forapullup.\n•The resistor pull-up involves placing a50Ωresistor tothepower supply oneach side, which makes the\noutput impedance easy tomatch and close to50Ω.However, itisahigher current forthesame output\npower, and themaximum possible output power ismore limited. Forthismethod, theOUTx_PWR setting\nshould bekept about 30orless (for a3.3-V supply) toavoid saturation. The resistive pull-up isalso\nsometimes more desirable when theoutput frequency islower.\n•The inductor pull-up involves placing aninductor tothepower supply. This inductor should look likehigh\nimpedance atthefrequency ofinterest. This method offers higher output power forthesame current and\nhigher maximum output power. Theoutput power isabout 3dBhigher forthesame OUTx_PWR setting than\ntheresistor pull-up. Since theoutput impedance willbevery high andpoorly matched, itisrecommended to\neither keep traces short ortoACcouple thisintoapadforbetter impedance matching.\nIfanoutput ispartially used orunused:\n•Iftheoutput isunused, then power itdown insoftware. Noexternal components arenecessary.\n•Ifonly one side ofthedifferential output isused, include thepull-up component and terminate theunused\nside, such thattheimpedance asseen bythispinlooks similar totheimpedance asseen bytheused side.\n20 Submit Documentation Feedback Copyright ©2012 –2014, Texas Instruments Incorporated\nProduct Folder Links: LMX2581\nCPoutVtune\nCharge \nPump\nFastlock \nControl FLout\nR2pLF R2_LFC2_LF\nC1_LF\nLMX2581\nwww.ti.com SNAS601G –AUGUST 2012 –REVISED SEPTEMBER 2014\n8.3.11.2 Choosing theBest Setting fortheRFoutA_PWR andRFoutB_PWR Words\nTable 7shows theimpact oftheRFoutX_PWR word ontheoutput power andcurrent RELATIVE toasetting of\nRFoutX_PWR =15.The choice ofpull-up component hasanimpact ontheoutput power, butnotmuch impact\nontheoutput current. Therelative noise floor measurements aremade without theVCO divider engaged.\nTable 7.Impact oftheRFoutX_PWR Word ontheOutput Power andCurrent\nOUTx_PWR RELATIVE RESISTIVE PULL-UP INDUCTOR PULL-UP\nCURRENTRELATIVE OUTPUT RELATIVE NOISE RELATIVE OUTPUT RELATIVE NOISE(mA)POWER (dB) FLOOR (dB) POWER (dB) FLOOR (dB)\n0 −16 −9.0 +4.0 −9.0 +2.5\n5 −11 −4.6 +0.7 −4.6 +0.5\n10 −5 −2.0 +0.9 −2.0 -0.1\n15 0 0 0 0 0\n20 +5 +1.4 +0.7 +1.5 -0.6\n25 +10 +2.1 +1.6 +2.8 -1.1\n30 +15 +2.4 +1.6 +3.9 -1.0\n35 +20 +2.2 +1.6 +4.8 -0.9\n40 +25 +1.9 +3.2 +5.4 +0.2\n45 +30 +1.4 +5.6 +6.0 +2.0\nForaresistive pull-up, asetting of15isoptimal fornoise floor and asetting if30isoptimal foroutput power.\nSettings above 30aregenerally notrecommended foraresistive pull-up. Foraninductor pull-up, asetting of30\nisoptimal fornoise floor andasetting of45isoptimal foroutput power. These settings may vary alittle based on\noutput frequency, supply voltage, andloading oftheoutput, buttheabove table gives afairly close indication of\nwhat performance toexpect.\n8.3.12 Fastlock\nTheLMX2581 includes theFastlock ™feature thatcanbeused toimprove thelock times. When thefrequency is\nchanged, atimeout counter isused toengage theFastlock foraprogrammable amount oftime. During thetime\nthedevice isinFastlock, theFLout pinchanges from high impedance tolow, thus switching intheexternal\nresistor R2pLF inparallel with R2_LF.\nTable 8.Normal Operation vs.Fastlock\nPARAMETER NORMAL OPERATION FASTLOCK\nCharge Pump Gain CPG FL_CPG\nFLout Pin High Impedance Grounded\nOnce theloop filter values and charge pump gain areknown fornormal operation, they canbedetermined for\nFastlock operation aswell. Innormal operation, one can notuse thehighest charge pump gain and stilluse\nFastlock because there willbenolarger current toswitch in.The resistor and thecharge pump current are\nchanged simultaneously sothatthephase margin remains thesame while theloop bandwidth ismultiplied bya\nfactor ofKasshown inTable 9:\nCopyright ©2012 –2014, Texas Instruments Incorporated Submit Documentation Feedback 21\nProduct Folder Links: LMX2581\nLMX2581\nSNAS601G –AUGUST 2012 –REVISED SEPTEMBER 2014 www.ti.com\nTable 9.Fastlock Configuration\nPARAMETER SYMBOL CALCULATION\nCharge Pump Gain inFastlock FL_CPG Typically usethehighest value.\nLoop Bandwidth Multiplier K K=sqrt(FL_CPG/CPG)\nExternal Resistor R2pLF R2/(K-1)\n8.3.13 Lock Detect\nThe LMX2581 offers twocircuits todetect lock, Vtune andDigital Lock Detect, which may beused separately or\ninconjunction. Digital Lock Detect gives areliable indication oflock/unlock ifprogrammed correctly with theone\nexception, which occurs when thePLL islocked toavalid OSCin signal andthen theOSCin signal isabruptly\nremoved. Inthiscase, digital lock detect cansometimes stillindicate alocked state, butVtune Lock detect will\ncorrectly indicate anunlocked state. Therefore, forthemost reliable lock detect, itisrecommended tousethese\ninconjunction, because each technique\'s drawback iscovered bytheother one. Note that because the\npowerdown mode powers down thelock detect circuitry, itispossible togetahigh lock detect indication when\nthedevice ispowered down. The details ofthetworespective methods aredescribed below intheVtune Lock\nDetect andDigital Lock Detect (DLD) sections.\n8.3.13.1 Vtune Lock Detect\nThis style oflock detect only works with theinternal VCO. Whenever thetuning voltage goes below thethreshold\nofabout 0.5V,orabove thethreshold ofabout 2.2V,theinternal VCO willbecome unlocked andtheVtune lock\ndetect willindicate that thedevice isunlocked. Forthisreason, when theVtune lock detect says thePLL is\nunlocked, onecanbecertain thatitisunlocked.\n8.3.13.2 Digital Lock Detect (DLD)\nThis lock detect works bycomparing thephase error aspresented tothephase detector. Ifthephase error plus\nthedelay asspecified bythePFD_DLY word outside thetolerance asspecified byDLD_TOL, then this\ncomparison would beconsidered tobeanerror, otherwise passing. Athigher phase detector frequencies, itmay\nbenecessary toadjust theDLD_ERR_CNT and DLD_PASS_CNT. The DLD_ERR_CNT specifies how may\nerrors arenecessary tocause thecircuit toconsider thePLL tobeunlocked. TheDLD_PASS_CNT multiplied by\n8specifies how many passing comparisons arenecessary tocause thePLL tobeconsidered tobelocked and\nalso resets thecount fortheerrors. The DLD_ERR_CNT and DLD_PASS_CNT values may bedecreased to\nmake thecircuit more sensitive, butiflock detect ismade toosensitive, chattering canoccur andthese values\nshould beincreased.\n8.3.14 Part IDandRegister Readback\n8.3.14.1 Uses ofReadback\nThe LMX2581 allows anyofitsregisters toberead back, which could beuseful forthefollowing applications\nbelow.\n•Register Readback\n–Byreading back theregister values, itcan beconfirmed that thecorrect information was written. In\naddition tothis, Register R6has special diagnostic information that could potentially beuseful for\ndebugging problems.\n•Part IDReadback\n–Byreading back thepart ID,this information may beused bywhatever device isprogramming the\nLMX2581 toidentify thisdevice andknow what programming information tosend. Inaddition tothis, the\nBUFEN andCEpins may beused tocreate 4unique part IDvalues. Although these pins canimpact the\ndevice, they may beoverridden insoftware. Itisnotnecessary tohave thedevice programmed inorder to\ndopartIDReadback.\n22 Submit Documentation Feedback Copyright ©2012 –2014, Texas Instruments Incorporated\nProduct Folder Links: LMX2581\ntCEStCWH\ntCWLLSB\nCLK\nLED27 D26 D25 D24 D23 D0 1 1 1 1MSB LSB\nMUXout\ntCEStCSD27 D26 D25 D24\ntCHtCWH\ntCWLD23 D0 A3 A2 A1 A0LSB\nDATA\nCLK\nLEtES\ntEWHD27 D26 D25 D24 D23 D0 1 1 1 1MSB LSB\nMUXout D27\nLMX2581\nwww.ti.com SNAS601G –AUGUST 2012 –REVISED SEPTEMBER 2014\nTheprocedure fordoing thisReadback isintheSerial Data Readback Timing section. Depending onthesettings\nfortheID(R0[31]) and RDADDR (R6[8:5]), information adifferent bitstream willbereturned asshown in\nTable 10.\nTable 10.Uses ofReadback\nID BUFEN PIN CEPIN READBACK CODE\nReadback register defined by0 X XRDADDR.\n0 0 0x00000500\n0 1 0x00000510\n1\n1 0 0x00000520\n1 1 0x00000530\n8.3.14.2 Serial Timing forReadback\nReadback isdone through thetheMUXout (orLD)pinwith thesame clock thatisused toclock inthedata.\n•Choose either theMUXout (orLD) pinforreading back data and program theMUXOUT_SELECT (or\nLD_SELECT) toreadback mode.\n•Bring theLEpinfrom lowtohigh tostart thereadback attheMSB.\n•After thesignal totheCLK pingoes high, thedata willbeready atthereadback pin10nsafterwards. Itis\nrecommended toread back thedata onthefalling edge oftheclock. Technically, thefirst bitactually\nbecomes ready after therising edge ofLE,butitstillneeds tobeclocked out.\n•Theaddress being clocked outwillallbe1\'s.\nBecause theCLK pinisboth used toclock indata andclock outdata, special care needs tobetaken toensure\nthaterroneous data isnotbeing clocked induring readback. There aretwoapproaches todeal with this. Thefirst\napproach istoactually send valid data during readback. Forthisapproach, R6isarecommended register and\ntheapproach isshown inFigure 18:\nFigure 18.Timing forReadback\nAsecond approach istohold LEhigh during readback sothattheclock pulses donotclock data intothepart,\nbutstillfunction forreadback purposes. Figure 19demonstrates thismethod:\nFigure 19.Timing forReadback, Holding LEHigh\nCopyright ©2012 –2014, Texas Instruments Incorporated Submit Documentation Feedback 23\nProduct Folder Links: LMX2581\nLMX2581\nSNAS601G –AUGUST 2012 –REVISED SEPTEMBER 2014 www.ti.com\n8.3.15 Optimization ofSpurs\nTheLMX2581 offers several programmable features foroptimizing fractional spurs. Inorder togetthebest outof\nthese features, itmakes sense tounderstand thedifferent kinds ofspurs aswell astheir behaviors, causes, and\nremedies. Although optimizing spurs may involve some trialanderror, there areways tomake thisprocess more\nsystematic. Texas Instruments offers tools forinformation andtools forfractional spurs such asApplication Note\nAN-1879 (SNAA062 ),theClock Design Tool,andthisdatasheet.\n8.3.15.1 Phase Detector Spur\nThe phase detector spur occurs atanoffset from thecarrier equal tothephase detector frequency, fPD.To\nminimize thisspur, considering using asmaller value forPFD_DLY, smaller value forCPG_BLEED, andalower\nphase detector frequency. Insome cases where theloop bandwidth isvery wide relative tothephase detector\nfrequency, some benefit might begained from using anarrower loop bandwidth oradding poles totheloop filter,\nbutotherwise theloop filter hasminimal impact. Bypassing atthesupply pins andboard layout canalso have an\nimpact onthisspur, especially athigher phase detector frequencies.\n8.3.15.2 Fractional Spur -Integer Boundary Spur\nThis spur occurs atanoffset equal tothedifference between theVCO frequency andtheclosest integer channel\nfortheVCO. Forinstance, ifthephase detector frequency is100MHz andtheVCO frequency was 2703 MHz,\nthen theinteger boundary spur would beat3MHz offset. This spur canbeeither PLL orVCO dominated. Ifitis\nPLL dominated, then the following table shows that decreasing the loop bandwidth and some ofthe\nprogrammable fractional words may impact thisspur. Ifthespur isVCO dominated, then reducing theloop filter\nwillnothelp, butrather reducing thephase detector and having agood slew rate and signal integrity atthe\nOSCin pinwillhelp. Regardless ofwhether itisPLL orVCO dominated, theVCO core does impact thisspur.\nTable 11.Typical Integer Boundary Spur Levels\nFRACTIONAL INTEGER BOUNDARY SPURS\nPLL DOMINATED VCO DOMINATEDVCO CORE\nInBandSpur VCOXtalkSpurFORMULA FORMULAMetric METRIC\nVCO 1 -33 -89VCOXtalkSpurInBandSpurVCO 2 -25 -83 +VCO_Transfer_Function(Offset)+PLL_Transfer_Function(Offset)+20×log(f PD) VCO 3 -37 -99 -20×log(VCO_DIV)-20×log(Offset /1MHz)VCO 4 -34 -87\nItiscommon practice tobenchmark afractional PLL spurs bychoosing aworst case VCO frequency and use\nthisasametric. However, one should becautions that thisisonly ametric fortheinteger boundary spur. For\ninstance, suppose thatonewas tocompare twodevices byusing an100MHz phase detector frequency, tune\ntheVCO to2000.001 MHz, and measure theinteger boundary spur at1kHz. Ifone part was tohave better\nspurs atthisfrequency, thisdoes notnecessarily mean thatthespurs would bebetter atachannel farther from\naninteger boundary, like2025.001 MHz.\n8.3.15.3 Fractional Spur -Primary Fractional Spurs\nThese spurs occur atmultiples offPD/PLL_DEN and arenottheinteger boundary spur. Forinstance, ifthe\nphase detector frequency is100 MHz and thefraction is3/100, theprimary fractional spurs would beat\n1,2,4,5,6,...MHz. These areimpacted bytheloop filter bandwidth andmodulator order. Ifasmall frequency error\nisacceptable, then alarger equivalent fraction may improve these spurs. Forinstance, ifthefraction is53/200,\nexpressing thisas530,000 /2,000, 001. This larger unequivalent fraction pushes thefractional spur energy to\nmuch lower frequencies thathopefully isnotsocritical.\n8.3.15.4 Fractional Spur -Sub-Fractional Spurs\nThese spurs appear atafraction offPD/PLL_DEN and depend onmodulator order. With thefirst order\nmodulator, there arenosub-fractional spurs. Thesecond order modulator canproduce 1/2sub-fractional spurs if\nthedenominator iseven. Athird order modulator canproduce sub-fractional spurs at1/2,1/3, or1/6oftheoffset,\ndepending ifitisdivisible by2or3.Forinstance, ifthephase detector frequency is100MHz andthefraction is\n3/100, nosub-fractional spurs forafirstorder modulator orsub-fractional spurs atmultiples of1.5MHz fora2nd\nor3rdorder modulator would beexpected.\n24 Submit Documentation Feedback Copyright ©2012 –2014, Texas Instruments Incorporated\nProduct Folder Links: LMX2581\nLMX2581\nwww.ti.com SNAS601G –AUGUST 2012 –REVISED SEPTEMBER 2014\nAside from strategically choosing thefractional denominator andusing alower order modulator, another tactic to\neliminate these spurs istouse dithering and express the fraction inlarger equivalent terms (that is,\n1000000/4000000 instead of1/4). Ifasmall frequency error isacceptable, also consider alarger unequivalent\nfraction like(1000000,4000000). However, dithering canalso addphase noise, soifdithering isused, thisneeds\ntobemanaged with thevarious levels ithasandthePFD_DLY word togetthebest possible performance.\n8.3.15.5 Summary ofSpurs andMitigation Techniques\nTable 12gives asummary ofthespurs discussed sofarandtechniques tomitigate them.\nTable 12.Spurs andMitigation Techniques\nSPUR TYPE OFFSET WAYS toREDUCE TRADE-OFF\n1.Reduce Phase Detector Frequency Although reducing thephase detector\nPhase Detector fPD frequency does improve thisspur, it 2.Decrease PFD_DLY\nalso degrades phase noise.3.Decrease CPG_BLEED\nMethods forPLL Dominated Spurs\n1.Avoid theworst case VCO frequencies ifpossible.\n2.Strategically choose which VCO core touse if\npossible.Reducing theloop bandwidth may\n3.Ensure good slew rate and signal integrity atthe degrade thetotal integrated noise ifthe\nOSCin pin bandwidth istoonarrow.\n4.Reduce theloop bandwidth oradd more filter poles\nforoutofband spurs\n5.Experiment with modulator order, PFD_DLY, and\nCPG_BLEED Integer Boundary fVCOmod fPD\nMethods forVCO Dominated Spurs\n1.Avoid theworst case VCO frequencies ifpossible.\n2.Strategically choose which VCO core touse ifReducing thephase detector maypossible.degrade thephase noise andalso\n3.Reduce Phase Detector Frequency reduce thecapacitance attheVtune\npin. 4.Ensure good slew rate and signal integrity atthe\nOSCin pin\n5.Make the impedance looking outwards from the\nOSCin pinclose to50Ω.\nDecreasing theloop bandwidth too1.Decrease Loop BandwidthPrimary much may degrade in-band phasefPD/PLL_DEN 2.Change Modulator OrderFractional noise. Also, larger unequivalent\n3.Use Larger Unequivalent Fractions fractions only sometimes work\n1.Use Dithering\n2.Use Larger Equivalent Fractions\nfPD/PLL_DEN /k Dithering andlarger fractions may 3.Use Larger Unequivalent FractionsSub-Fractionalk=2,3, or6 increase phase noise.4.Reduce Modulator Order\n5.Eliminate factors of2or3indenominator (see AN-\n1879, SNAA062 )\nCopyright ©2012 –2014, Texas Instruments Incorporated Submit Documentation Feedback 25\nProduct Folder Links: LMX2581\nLMX2581\nSNAS601G –AUGUST 2012 –REVISED SEPTEMBER 2014 www.ti.com\n8.4 Device Functional Modes\n8.4.1 FullSynthesizer Mode\nInthismode, theinternal VCO isenabled. When combined with anexternal reference andloop filter, thismode\nprovides acomplete signal source.\n8.4.2 External VCO Mode\nTheLMX2581 allows theuser touseanexternal VCO byusing theFinpinandselecting theexternal VCO mode\nfortheMODE word. Because thisissoftware selectable, theuser may have asetup thatswitches between the\nexternal andinternal VCO. Because theFinpinisclose totheRFoutA andRFoutB pins, some care needs tobe\ntaken tominimize board crosstalk when both anexternal VCO andanoutput buffer isused. Ifonly oneoutput\nbuffer isrequired, itisrecommended tousetheRFoutB output because itisphysically farther from theFinpin\nandtherefore willhave less board related crosstalk. When using external VCO with adifferent characteristic, it\nmay benecessary tochange thephase detector polarity (CPP).\n8.4.3 Powerdown Modes\nThe LMX2581 canbepowered down either fully orpartially with thePWDN_MODE word ortheCEpin.The two\ntypes ofpowerdown areinthefollowing table.\nTable 13.LMX2581 Powerdown Modes\nPOWERDOWN STATE DESCRIPTION\nVCO, PLL, and Output buffers arepowered down, buttheLDOs arekept powered uptoPartial Powerdownreduce thetime ittakes topower thedevice back up.\nFullPowerdown VCO, PLL, Output Buffers, andLDOs areallpowered down.\nWhen coming outofafullpowerdown state, itisnecessary todotheinitial power-on programming sequence\ndescribed inlater sections. Ifcoming outofapartial powerdown state, itisnecessary todothesequence for\nswitching frequencies after initialization, thatisdescribed inlater sections.\n26 Submit Documentation Feedback Copyright ©2012 –2014, Texas Instruments Incorporated\nProduct Folder Links: LMX2581\ntCEStCSD27 D26 D25 D24\ntCHtCWH\ntCWLA3 A2 A1 A0MSB LSB\nDATA\nCLK\nLEtES\ntEWHD0 D23\nLMX2581\nwww.ti.com SNAS601G –AUGUST 2012 –REVISED SEPTEMBER 2014\n8.5 Programming\nTheLMX2581 isprogrammed using several 32-bit registers. A32-bit shift register isused asatemporary register\ntoindirectly program theon-chip registers. Theshift register consists ofadata field andanaddress field. Thelast\nLSB bits, ADDR[3:0], form theaddress field, which isused todecode theinternal register address. The\nremaining 28bitsform thedata field DATA[27:0]. While LEislow, serial data isclocked intotheshift register\nupon therising edge ofclock (data isprogrammed MSB first). When LEgoes high, data istransferred from the\ndata field intotheselected register bank.\n8.5.1 Serial Data Input Timing\nThere areseveral programming considerations (see Figure 20):\n•Aslew rateofatleast 30V/us isrecommended fortheCLK, DATA, andLEsignals\n•The DATA isclocked intoashift register oneach rising edge oftheCLK signal. Ontherising edge oftheLE\nsignal, thedata issent from theshift registers toanactual counter.\n•TheLEpinmay beheld high after programming andthiswillcause theLMX2581 toignore clock pulses.\n•TheCLK signal should notbehigh when LEtransitions tolow.\n•When CLK andDATA lines areshared between devices, itisrecommended todivide down thevoltage tothe\nCLK, DATA, andLEpins closer totheminimum voltage. This provides better noise immunity.\n•IftheCLK andDATA lines aretoggled while theinVCO isinlock. Asissometimes thecase when these lines\nareshared with other parts, thephase noise may bedegraded during thetime ofthisprogramming.\nFigure 20.Serial Data Input Timing\n8.5.2 Recommended Initial Power onProgramming Sequence\nWhen thedevice isfirstpowered up,thedevice needs tobeinitialized andtheordering ofthisprogramming is\nvery important. After thefollowing sequence iscomplete, thedevice should berunning andlocked totheproper\nfrequency.\n1.Apply power tothedevice andensure theVccpins areattheproper levels.\n2.Ensure thatavalid reference isapplied totheOSCin pin\n3.Program register R5with RESET (R5[4]) =1\n4.Program registers R15,R13,R10,R9,R8,R7,R6,R5,R4,R3,R2,R1, andR0\n5.Wait 20ms\n6.Program theR0register again ORdotherecommended sequence forchanging frequencies.\n8.5.3 Recommended Sequence forChanging Frequencies\nTherecommended sequence forchanging frequencies isasfollows:\n1.(optional) IftheOUTx_MUX State ischanging, program Register R5\n2.(optional) IftheVCO_DIV state ischanging, program Register R3.See VCO_DIV[4:0] —VCO Divider Value\nifprogramming atoavalue of4.\n3.(optional) IftheMSB ofthefractional numerator orcharge pump gain ischanging, program register R1\n4.(Required) Program register R0\nAlthough notnecessary, itisalso acceptable toprogram theR0register asecond time after thisprogramming\nsequence. Itisnotnecessary toprogram theinitial power onsequence tochange frequencies.\nCopyright ©2012 –2014, Texas Instruments Incorporated Submit Documentation Feedback 27\nProduct Folder Links: LMX2581\nLMX2581\nSNAS601G –AUGUST 2012 –REVISED SEPTEMBER 2014 www.ti.com\nProgramming (continued)\n8.5.4 Triggering Registers\nTheaction ofprogramming certain registers may trigger special actions asshown inTable 14.\nTable 14.Triggering Registers\nREGISTER CONDITIONS ACTIONS TRIGGERED WHY THIS ISDONE\nThe registers arereset bythepower onreset circuitryAllRegisters are reset topower onwhen power isinitially applied. The RESET bitallows theR5 RESET =1 default values. This takes less than 1user theoption toperform thesame functionality oftheus.Thereset bitisself-clearing.power-on reset through software.\nThis activates thefrequency calibration, which chooses the\ncorrect VCO core and also thecorrect frequency band\nwithin thatcore. This isnecessary whenever thefrequency\n—Starts theFrequency Calibration ischanged. Ifitisdesired that the R0register beR0 NO_FCAL =0—Engages Fastlock (IfFL_TOC >0) programmed without activating this calibration, then the\nNO_FCAL bitcan besettozero. Ifthefastlock timeout\ncounter isprogrammed toanonzero value, then thisaction\nalso engages fastlock.\nThis engages fastlock, which may beused todecrease theR0 —Engages Fastlock (IfFL_TOC >0) NO_FCAL =1lock time insome circumstances.\n28 Submit Documentation Feedback Copyright ©2012 –2014, Texas Instruments Incorporated\nProduct Folder Links: LMX2581\nLMX2581\nwww.ti.com SNAS601G –AUGUST 2012 –REVISED SEPTEMBER 2014\n8.6 Register Maps\nTable 15.Register Map\nRegister 31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0\nDATA[27:0] ADDRESS[3:0]\nVCO\n_\nR15 0 0 0 0 0 0 1 0 0 0 0 1 1 1 1 1 1 1 1 CAP VCO_CAPCODE[7:0] 1 1 1 1\n_\nMAN\nDLD_\nR13 DLD_ERR_CNT[3:0] DLD_PASS_CNT[9:0] TOL 1 0 0 0 0 0 1 0 0 0 0 1 1 0 1\n[2:0]\nR10 0 0 1 0 0 0 0 1 0 0 0 0 0 0 0 0 0 1 0 1 0 0 0 0 1 1 0 0 1 0 1 0\nR9 0 0 0 0 0 0 1 1 1 1 0 0 0 1 1 1 1 1 0 0 0 0 0 0 0 0 1 1 1 0 0 1\nR8 0 0 1 0 0 0 0 0 0 1 1 1 1 1 0 1 1 1 0 1 1 0 1 1 1 1 1 1 1 0 0 0\nMUX MUXOUT_FL_SELECT FL_PINMODE FL_ MUXOUT_SELECT LD_SELECT LD_ LD_R7 0 _ PINMODE 0 1 1 1[4:0] [2:0] INV [4:0] [4:0] INV PINMODE[2:0]INV [2:0]\nuWI\nRE_R6 0 RD_DIAGNOSTICS[19:0] 1 0 RDADDR[3:0] 0 1 1 0LOC\nK\nVCO_OUT BUF OUTB_ OUTASEL_ 0_ MODE PWDN_MODE RESR5 0 0 0 0 0 0 0 _LD OSC_FREQ[2:0] EN_ 0 0 0 MUX _MUX 0 1 0 1MODE DLY [1:0] [2:0] ETEN DIS [1:0] [1:0][1:0]\nFL_PFD_DLYR4 FRC FL_TOC[11:0] FL_CPG[4:0] 0 CPG_BLEED[5:0] 0 1 0 0[2:0]E\nOUT OUT\nR3 0 0 1 0 0 0 0 0 0 VCO_DIV[4:0] OUTB_PWR[5:0] OUTA_PWR[5:0] B A 0 0 1 1\n_PD _PD\nOSCR2 0 0 0 CPP 1 PLL_DEN[21:0] 0 0 1 0_2X\nVCO_ FRAC_\nR1 CPG[4:0] SEL PLL_NUM[21:12] ORDER PLL_R[7:0] 0 0 0 1\n[1:0] [2:0]\nFRAC_ NO_\nR0 ID DITHER FCA PLL_N[11:0] PLL_NUM[11:0] 0 0 0 0\n[1:0] L\nCopyright ©2012 –2014, Texas Instruments Incorporated Submit Documentation Feedback 29\nProduct Folder Links: LMX2581\nLMX2581\nSNAS601G –AUGUST 2012 –REVISED SEPTEMBER 2014 www.ti.com\n8.6.1 Programming Word Descriptions\n8.6.1.1 Register R15\nThe programming ofregister R15 isonly necessary when one wants tochange the default value of\nVCO_CAPCODE forimproving theVCO calibration time orusetheVCO_CAP_MAN bitfordiagnostic purposes.\n8.6.1.1.1 VCO_CAP_MAN —Manual VCO Band Select\nThis bitdetermines ifthevalue ofVCO_CAPCODE isjustused asastarting point fortheinitial frequency\ncalibration oriftheVCO isforced tothisvalue. Ifthisisforced, itisonly fordiagnostic purposes.\nVCO_CAP_MAN IMPACT ofVCO_CAPCODE\n0 VCO_CAPCODE value isinitial starting point forVCO digital calibration.\n1 VCO_CAPCODE value isforced allthetime. Fordiagnostic purposes only.\n8.6.1.1.2 VCO_CAPCODE[7:0] —Capacitor Value forVCO Band Selection\nThis word selects theVCO tank capacitor value thatisinitially used when VCO calibration isrunorthatisforced\nwhen VCO_CAP_MAN issettoone. The lower values correspond toless capacitance, which corresponds toa\nhigher VCO frequency foragiven VCO Core. Ifthisword isnotprogrammed, itisdefaulted to128.\nVCO_CAPCODE VCO TANK CAPACITANCE VCO FREQUENCY\n0 Minimum Highest\n... ... ...\n255 Maximum Lowest\n8.6.1.2 Register R13\nRegister R13 gives access towords thatareused forthedigital lock detect circuitry.\n8.6.1.2.1 DLD_ERR_CNT[3:0] -Digital Lock Detect Error Count\nThis istheamount ofphase detector comparisons that may exceed thetolerance asspecified inDLD_TOL\nbefore digital lock indicates anunlocked state. The recommended default is4forphase detector frequencies of\n80MHz orbelow; higher frequencies may require theuser toexperiment tooptimize thisvalue.\n8.6.1.2.2 DLD_PASS_CNT[9:0] -Digital Lock Detect Success Count\nThis value multiplied by8istheamount ofphase detector comparison within thetolerance specified by\nDLD_TOL and adjusted byDLD_ERR_CNT that arenecessary tocause thedigital lock toindicate alocked\nstate. Therecommended value is32forphase detector frequencies of80MHz orbelow; higher frequencies may\nrequire theuser toexperiment andoptimize thisvalue based onapplication.\n8.6.1.2.3 DLD_TOL[2:0] —Digital Lock Detect\nThis isthetolerance thatisused tocompare with each phase error todecide ifitisasuccess orafail.Larger\nsettings aregenerally recommended, butthey arelimited byseveral factors such asPFD_DLY, modulator order,\nandespecially thephase detector frequency.\nDLD_TOL PHASE ERROR TOLERANCE (ns) TYPICAL PHASE DETECTOR FREQUENCY\n0 1 Fpd>130MHz\n1 1.7 80MHz <Fpd≤130MHz\n2 3 60MHz <Fpd≤80MHz\n3 6 45MHz <Fpd≤60MHz\n4 10 30MHz <Fpd≤45MHz\n5 18 Fpd≤30MHz\n6–7 Reserved n/a\n30 Submit Documentation Feedback Copyright ©2012 –2014, Texas Instruments Incorporated\nProduct Folder Links: LMX2581\nLMX2581\nwww.ti.com SNAS601G –AUGUST 2012 –REVISED SEPTEMBER 2014\n8.6.1.3 Registers R10, R9,andR8\nThese registers control functions that arenotdisclosed totheuser and thepower ondefault values arenot\noptimal. Therefore these registers need tobeprogrammed tothevalues specified intheregister map forproper\noperation.\n8.6.1.4 Register R7\nThis register haswords thatcontrol status pins, which would beLD,MUXout, andFLout\n8.6.1.4.1 FL_PINMODE[2:0], MUXOUT_PINMODE[2:0], andLD_PINMODE[2:0] —Output Format forStatus Pins\nThese words control thestate oftheoutput pin.\nFL_PINMODE\nMUXOUT_PINMODE OUTPUT TYPE\nLD_PINMODE\nTRI-STATE0(Default forLD_PINMODE)\nPush-Pull1(Default forMUXOUT_PINMODE)\n2 Open Drain\nHigh Drive Push-Pull3(Can drive 5mAforanLED)\n4 High Drive Open Drain\n5 High Drive Open Source\n6,7 Reserved\n8.6.1.4.2 FL_INV, MUX_INV, LD_INV -Inversion forStatus Pins\nThelogic fortheLDandMUXOUT pins canbeinverted with these bits.\nFL_INV\nMUX_INV PINSTATUS\nLD_INV\n0 Normal Operation\n1 Inverted\nCopyright ©2012 –2014, Texas Instruments Incorporated Submit Documentation Feedback 31\nProduct Folder Links: LMX2581\nLMX2581\nSNAS601G –AUGUST 2012 –REVISED SEPTEMBER 2014 www.ti.com\n8.6.1.4.3 FL_SELECT[4:0], MUXOUT_SELECT[4:0], LD_SELECT[4:0] —State forStatus Pins\nThis word controls theoutput state oftheMUXout, LD, and FLout pins. Note that during fastlock, the\nFL_SELECT word isignored.\nFL_SELECT\nMUXOUT_SELECT OUTPUT\nLD_SELECT\n0 GND\n1 Digital Lock Detect (Based onPhase Measurement)\n2 Vtune Lock Detect (Based ontuning voltage)\n3 Lock Detect (Based onPhase Measurement AND tuning voltage)\n4 Readback (Default forMUXOUT_SELECT)\n5 PLL_N divided by2\n6 PLL_N divided by4\n7 PLL_R divided by2\n8 PLL_R divided by4\n9 Analog Lock Detect\n10 OSCin Detect\n11 FinDetect\n12 Calibration Running\n13 Tuning Voltage outofRange\n14 VCO calibration fails inthelowfrequency direction.\n15 VCO Calibration fails inthehigh frequency direction.\n16-31 Reserved\n32 Submit Documentation Feedback Copyright ©2012 –2014, Texas Instruments Incorporated\nProduct Folder Links: LMX2581\nLMX2581\nwww.ti.com SNAS601G –AUGUST 2012 –REVISED SEPTEMBER 2014\n8.6.1.5 Register R6\n8.6.1.5.1 RD_DIAGNOSTICS[19:0] —Readback Diagnostics\nThis word iscontains several pieces ofinformation thatmay beread back fordebug anddiagnostic purposes.\nRD_DIAGNOISTICS[19:8]\n19 18 17 16 15 [14:11] 10 9 8\nCAL_ VCO_RAIL_ VCO_RAIL_VCO_SELECT FIN_DETECT OSCIN_DETECT VCO_DETECT ReservedRUNNING HIGH LOW\nRD_DIAGNOISTICS[7:0]\n7 6 5 4 3 2 1 0\nVCO_TUNE_ VCO_TUNE_ LD_PIN CE_PIN BUFEN_PINReserved FLOUT_ON DLDHIGH VALID STATE STATE STATE\nWORD NAME MEANING ifVALUE isONE\nVCO_ SELECT This istheVCO thatthedevice chose touse. 0=VCO 1,1=VCO 2,2=VCO 3,3=VCO 4\nIndicates transitions attheFinpinhave been detected. This could either betheVCO signal orself-oscillation ofthe\nFIN_DETECT Finpinintheeven thatnosignal ispresent. This bitneeds tobemanually reset byprograming register R5with\nR5[30] =1,andthen again with bitR5[30]=0\nIndicates transitions attheOSCin pinhave been detected. This could either beasignal attheOSCin pinorself-\nOSCIN_DETECT oscillation attheOSCin pinintheevent nosignal ispresent .This bitneeds tobemanually reset byprogramming\nR5with R5[29] =1andthen again with R5[29] =0.\nCAL_RUNNING Indicates thatsome calibration inthepartiscurrently running.\nIndicates thattheVCO frequency calibration failed because theVCO would need tobeahigher frequency than itVCO_RAIL_HIGHcould achieve.\nIndicates thattheVCO frequency calibration failed because theVCO would need tobealower frequency than itVCO_RAIL_LOWcould achieve.\nVCO_TUNE_HIGH Indicates thattheVCO tuning voltage ishigher than 2.4volts andoutside theallowable range.\nVCO_TUNE_VALID Indicates thattheVCO tuning voltage isinside then allowable range.\nFLOUT_ON Indicates thattheFLout pinislow.\nIndicates thatthedigital lock detect phase measurement indicates alocked state. This does notinclude anyDLDconsideration oftheVCO tuning voltage.\nLD_PINSTATE This isthestate oftheLDPin.\nCE_PINSTATE This isthestate oftheCEpin.\nBUFEN_PINSTATE This isthestate oftheBUFEN pin.\n8.6.1.5.2 RDADDR[3:0] —Readback Address\nWhen theIDbitissettozero, thisword designates which register isread back from. When theIDbitissetto\none, theunique partIDidentifying thedevice astheLMX2581 isread back.\nID RDADDR INFORMATION READ BACK\n1 Don\'t Care Part ID\n0 Register R0\n1 Register R1\n0\n... ...\n15(default) Register R15\n8.6.1.5.3 uWIRE_LOCK -Microwire lock\nuWIRE_LOCK MICROWIRE\n0 Normal Operation\n1 Locked out–AllProgramming except totheuWIRE_LOCK bitisignored\nCopyright ©2012 –2014, Texas Instruments Incorporated Submit Documentation Feedback 33\nProduct Folder Links: LMX2581\nLMX2581\nSNAS601G –AUGUST 2012 –REVISED SEPTEMBER 2014 www.ti.com\n8.6.1.6 Register R5\n8.6.1.6.1 OUT_LDEN —Mute Outputs Based onLock Detect\nWhen this bitisenabled, theRFoutA and RFoutB pins aredisabled ifthePLL digital lock detect circuitry\nindicates thatthePLL isintheunlocked state.\nOUT_LDEN PLL DIGITAL LOCK DETECT STATUS RFoutA /RFoutB PINS\n0 Don\'t Care Normal Operation\n1 Locked Normal Operation\n1 Unlocked Powered Down\n8.6.1.6.2 OSC_FREQ[2:0] —OSCin Frequency forVCO Calibration\nThis word should besettoinaccordance totheOSCin frequency BEFORE thedoubler. Itiscritical forrunning\ninternal calibrations forthisdevice.\nOSC_FREQ OSCin FREQUENCY\n0 fOSCin <64MHz\n1 64≤fOSCin <128MHz\n2 128≤fOSCin <256MHz\n3 256≤fOSCin <512MHz\n4 512≤fOSCin\n≥5 Reserved\n8.6.1.6.3 BUFEN_DIS -Disable fortheBUFEN Pin\nThis pinallows theBUFEN pintobedisabled. This isuseful ifonedoes notwant topullthispinhigh oruseitfor\nthereadback ID.\nBUFEN_DIS BUFEN PIN\n0 Impacts Output buffers\n1 Ignored.\n8.6.1.6.4 VCO_SEL_MODE —Method ofSelecting Internal VCO Core\nThis word allows theuser tochoose how theVCO selected bytheVCO_SEL word istreated. Note setting 0\nshould notbeused ifswitching from afrequency above 3GHz toafrequency below 2.2GHz.\nVCO_SEL_MODE VCO SELECTION\nVCO core isautomatically selected based onthelastonethatwas used. Ifnone was used before, itchooses0thelowest frequency VCO core.\nVCO selection starts atthevalue asspecified bytheVCO_SEL word. However, ifthisisinvalid, itwillchoose1another VCO.\nVCO isforced totheselection asdefined bytheVCO_SEL word, regardless ofwhether itisvalid ornot.Note2thatthismode isnotensured andisonly included fordiagnostic purposes.\n3 Reserved\n8.6.1.6.5 OUTB_MUX —Mux forRFoutB\nThis word determines whether RFoutB istheVCO frequency, theVCO frequency divided byVCO_DIV, orthefin\nfrequency.\nOUTB_MUX RFoutB FREQUENCY\n0 fVCO\n1 fVCO/VCO_DIV\n2 fFin\n3 Reserved\n34 Submit Documentation Feedback Copyright ©2012 –2014, Texas Instruments Incorporated\nProduct Folder Links: LMX2581\nLMX2581\nwww.ti.com SNAS601G –AUGUST 2012 –REVISED SEPTEMBER 2014\n8.6.1.6.6 OUTA_MUX —Mux forRFoutA\nThis word determines whether RFoutA istheVCO frequency, theVCO frequency divided byVCO_DIV, orthefin\nfrequency.\nOUTA_MUX RFoutA FREQUENCY\n0 fVCO\n1 fVCO/VCO_DIV\n2 fFin\n3 Reserved\n8.6.1.6.7 0_DLY -Zero Delay Mode\nWhen thismode isenabled, theVCO divider isputinthefeedback path ofthePLL sothatthedelay from input\ntooutput ofthedevice willbedeterministic.\n0_DLY PHASE DETECTOR INPUT\n0 Direct VCO orFinsignal.\n1 Channel Divider output.\n8.6.1.6.8 MODE[1:0] —Operating Mode\nThis word determines inwhat mode thedevice isrun.\nMODE OPERATIONAL MODE PLL VCO FINPIN\n0 FullChip Mode Powered Up Powered Up Powered Down\n1 PLL Only Mode Powered Up Powered Down Powered Down\n2,3 Reserved Reserved Reserved Reserved\n8.6.1.6.9 PWDN_MODE -Powerdown Mode\nThis word powers thedevice upand down. Aside from thetraditional power upand power down, there isthe\npartial powerdown thatpowers down thePLL andVCO, butkeeps theLDOs powered uptoallow thedevice to\npower upfaster.\nPWDN_MODE CEPin DEVICE STATUS\n0 X Powered Up\n1 X FullPowerdown\n2 X Reserved\n3 X Partial Powerdown\nLow FullPowerdown\n4\nHigh Powered Up\n5 X Reserved\nLow Partial Powerdown\n6\nHigh Powered Up\nLow FullPowerdown\n7\nHigh Partial Powerdown\n8.6.1.6.10 RESET -Register Reset\nWhen thisbitisenabled, theaction ofprogramming register R5resets allregisters totheir default power onreset\nstatus, otherwise thewords inregister 5may beprogrammed without resetting alltheregisters.\nRESET ACTION ofPROGRAMMING REGISTER R5\n0 Registers andstate machines areoperational.\n1 Registers andstate machines arereset, then thisreset isautomatically released.\nCopyright ©2012 –2014, Texas Instruments Incorporated Submit Documentation Feedback 35\nProduct Folder Links: LMX2581\nLMX2581\nSNAS601G –AUGUST 2012 –REVISED SEPTEMBER 2014 www.ti.com\n8.6.1.7 Register R4\n8.6.1.7.1 PFD_DLY[2:0] —Phase Detector Delay\nThis word controls theminimum ontime forthecharge pump. The minimum setting often yields thebest phase\ndetector spurs and integer mode PLL phase noise. Higher settings may beuseful inreducing thedelta sigma\nnoise ofthemodulator when dithering isenabled. These settings arenotgenerally recommended ifthephase\ndetector frequency exceeds 130MHz. Ifunsure, program thisword tozero.\nPFD_DLY PULSE WIDTH WHEN RECOMMENDED\nDefault\nUse with a2ndorder modulator ,when0 370psdithering isdisabled, orwhen thephase\ndetector frequency is>130MHz.\n1 760ps\n2 1130 ps\n3 1460 ps\nConsider these settings fora3rdorder4 1770 psmodulator when dithering isused.\n5 2070 ps\n6 2350 ps\n7 2600 ps\n8.6.1.7.2 FL_FRCE —Force Fastlock Conditions\nThis bitforces thefastlock conditions on,provided thattheFL_TOC word isgreater than zero.\nFL_FRCE FASTLOCK TIMEOUT COUNTER FASTLOCK\n0 Disabled\n0 Fastlock engaged aslong astimeout counter is>0counting down\n0 Invalid State\n1\n>0 Always Engaged\n8.6.1.7.3 FL_TOC[11:0] —Fastlock Timeout Counter\nThis word controls thetimeout counter used forfastlock.\nFL_TOC FASTLOCK TIMEOUT COUNTER COMMENTS\n0 Disabled Fastlock Disabled\n1 2xReference Cycles\n2 2x2xReference cycles Fastlock engaged aslong astimeout counter is\ncounting down ...\n4095 2x4095 xReference cycles\n36 Submit Documentation Feedback Copyright ©2012 –2014, Texas Instruments Incorporated\nProduct Folder Links: LMX2581\nLMX2581\nwww.ti.com SNAS601G –AUGUST 2012 –REVISED SEPTEMBER 2014\n8.6.1.7.4 FL_CPG[4:0] —Fastlock Charge Pump Gain\nThis word determines thecharge pump current thatisactive during fastlock.\nFL_CPG FASTLOCK CURRENT STATE\n0 TRI-STATE\n1 1X\n2 2X\n.. ...\n31 31X\n8.6.1.7.5 CPG_BLEED[5:0]\nThe CPG bleed word isforadvanced users who want togetthelowest possible integer boundary spur. The\nimpact ofthisword isontheorder of2dB.Forusers who donotcare about this, therecommendation isto\ndefault thisword tozero.\nUSER TYPE FRAC_ORDER CPG CPG BLEED RECOMMENDATION\nBasic User X X 0\n<2 X 0\nX <4X 0\nAdvanced User\n4X≤CPG <12X 2\n>1\n12X≤CPG 4\nCopyright ©2012 –2014, Texas Instruments Incorporated Submit Documentation Feedback 37\nProduct Folder Links: LMX2581\nLMX2581\nSNAS601G –AUGUST 2012 –REVISED SEPTEMBER 2014 www.ti.com\n8.6.1.8 Register R3\n8.6.1.8.1 VCO_DIV[4:0] —VCO Divider Value\nThis word determines thevalue oftheVCO divider. Note that thethis divider may bebypassed with the\nOUTA_MUX andOUTB_MUX words.\nVCO_DIV VCO DIVIDER VALUE\n0 2\n1 4\n2 6\n3 8\n4 10\n... ...\n18 38\n20-31 Invalid State\n8.6.1.8.2 OUTB_PWR[5:0] —RFoutB Output Power\nThis word controls theoutput power fortheRFoutB output.\nOUTB_PWR RFoutB POWER\n0 Minimum\n... ...\n47 Maximum\n48–63 Reserved\n8.6.1.8.3 OUTA_PWR[5:0] —RFoutA Output Power\nThis word controls theoutput power fortheRFoutA output.\nOUTA_PWR RFout POWER\n0 Minimum\n... ...\n47 Maximum\n48–63 Reserved.\n8.6.1.8.4 OUTB_PD —RFoutB Powerdown\nThis bitpowers down theRFoutB output.\nOUTB_PD RFoutB\n0 Normal Operation\n1 Powered Down\n8.6.1.8.5 OUTA_PD —RFoutA Powerdown\nThis bitpowers down theRFoutA output.\nOUTA_PD RFoutA\n0 Normal Operation\n1 Powered Down\n38 Submit Documentation Feedback Copyright ©2012 –2014, Texas Instruments Incorporated\nProduct Folder Links: LMX2581\nLMX2581\nwww.ti.com SNAS601G –AUGUST 2012 –REVISED SEPTEMBER 2014\n8.6.1.9 Register R2\n8.6.1.9.1 OSC_2X —OSCin Doubler\nThis bitcontrols thedoubler fortheOSCin frequency.\nOSC_2X OSCin DOUBLER\n0 Disabled\n1 Enabled\n8.6.1.9.2 CPP -Charge Pump Polarity\nThis bitsets thecharge pump polarity. Note thattheinternal VCO hasanegative tuning gain, soitshould beset\ntonegative gain with theinternal VCO enabled.\nCPP CHARGE PUMP POLARITY\n0 Positive\n1 Negative (Default)\n8.6.1.9.3 PLL_DEN[21:0] —PLL Fractional Denominator\nThese words control thedenominator forthePLL fraction. Note that0isonly permissible ininteger mode.\nPLL\n_ PLL_DEN[21:0]\nDEN\n0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0\n1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1\n... . . . . . . . . . . . . . . . . . . . . . .\n41941 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1303\nCopyright ©2012 –2014, Texas Instruments Incorporated Submit Documentation Feedback 39\nProduct Folder Links: LMX2581\nLMX2581\nSNAS601G –AUGUST 2012 –REVISED SEPTEMBER 2014 www.ti.com\n8.6.1.10 Register R1\n8.6.1.10.1 CPG[4:0] —PLL Charge Pump Gain\nThis word determines thecharge pump current thatused during steady state operation.\nCPG CHARGE PUMP CURRENT STATE\n0 TRI-STATE\n1 1X\n2 2X\n.. ...\n31 31X\nNote thatiftheCPG setting is400µAorlower, then theCPG_BLEED word needs tobesetto0.\n8.6.1.10.2 VCO_SEL[1:0] -VCO Selection\nThese words allow theuser tospecify which VCO thefrequency calibration starts at.Ifuncertain, program this\nword to0tostart atthelowest frequency VCO core. Aprogramming setting of3(VCO 4)should notbeused if\nswitching toafrequency below 2.2GHz.\nVCO_SEL VCO SELECTION\nVCO 10(Lowest Frequency)\n1 VCO 2\n2 VCO 3\nVCO 43(Highest Frequency)\n8.6.1.10.3 FRAC_ORDER[2:0] —PLL Delta Sigma Modulator Order\nThis word sets theorder forthefractional engine.\nFRAC_ORDER MODULATOR ORDER\n0 Integer Mode\n1 1stOrder Modulator\n2 2ndOrder Modulator\n3 3rdOrder Modulator\n4-7 Reserved\n8.6.1.10.4 PLL_R[7:0] —PLL Rdivider\nThis word sets thevalue thatdivides theOSCin frequency.\nPLL_R PLL_R DIVIDER VALUE\n0 256\n1 1(bypass)\n... ...\n255 255\n40 Submit Documentation Feedback Copyright ©2012 –2014, Texas Instruments Incorporated\nProduct Folder Links: LMX2581\nLMX2581\nwww.ti.com SNAS601G –AUGUST 2012 –REVISED SEPTEMBER 2014\n8.6.1.11 Register R0\nRegister R0controls thefrequency ofthedevice. Also, unless disabled bysetting NO_FCAL =1,theaction of\nwriting totheR0register triggers afrequency calibration fortheinternal VCO.\n8.6.1.11.1 ID-Part IDReadback\nWhen thisbitisset,thepart IDindicating thedevice isanLMX2581 isread back from thedevice. Consult the\nFeature Description formore details.\nID READBACK MODE\n0 Register\n1 Part ID\n8.6.1.11.2 FRAC_DITHER[1:0] —PLL Fractional Dithering\nThis word sets thedithering mode. When thefractional numerator iszero, itisrecommended, although not\nrequired, tosettheFRAC_DITHER mode todisabled forthebest possible spurs. Doing thisshuts down the\nfractional circuitry and eliminates fractional spurs forthese frequencies. This isthe reason why the\nFRAC_DITHER word isintheR0register, sothat itcan besetcorrectly forevery frequency ifthissetting\nchanges.\nFRAC_DITHER DITHERING MODE\n0 Weak\n1 Medium\n2 Strong\n3 Disabled\n8.6.1.11.3 NO_FCAL —Disable Frequency Calibration\nNormally, when theR0register iswritten to,afrequency calibration fortheinternal VCO istriggered. However,\nthisfeature may bedisabled. Ifthefrequency ischanged, then thisfrequency calibration isnecessary forthe\ninternal VCO.\nNO_FCAL VCO FREQUENCY CALIBRATION\n0 Done upon write toR0Register\n1 Notdone onwrite toR0Register\n8.6.1.11.4 PLL_N -PLL Feedback Divider Value\nThis isthefeedback divider value forthePLL. There aresome restrictions onthisdepending onthemodulator\norder.\nPLL_N PLL_N[11:0]\n<7 Invalid state\n7 Possible only ininteger mode orwith a1storder modulator\n8-9 Possible ininteger mode, 1storder modulator, or2ndorder modulator\n10-13 Possible only ininteger mode, 1storder modulator, 2ndorder modulator, or3rdorder modulator\n14 0 0 0 0 0 0 0 0 1 1 1 0\n... ... ... ... ... ... ... ... ... ... ... ... ...\n4095 1 1 1 1 1 1 1 1 1 1 1 1\nCopyright ©2012 –2014, Texas Instruments Incorporated Submit Documentation Feedback 41\nProduct Folder Links: LMX2581\nLMX2581\nSNAS601G –AUGUST 2012 –REVISED SEPTEMBER 2014 www.ti.com\n8.6.1.11.5 PLL_NUM[21:12] andPLL_NUM[11:0] —PLL Fractional Numerator\nThese words control thenumerator forthePLL fraction.\nPLL\n_PLL_NUM[21:12] PLL_NUM[11:0]NU\nM\n0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0\n1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1\n... . . . . . . . . . . . . . . . . . . . . . .\n4095 0 0 0 0 0 0 0 0 0 0 1 1 1 1 1 1 1 1 1 1 1 1\n4096 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0\n... . . . . . . . . . . . . . . . . . . . . . .\n41941 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1303\n42 Submit Documentation Feedback Copyright ©2012 –2014, Texas Instruments Incorporated\nProduct Folder Links: LMX2581\nLMX2581\nwww.ti.com SNAS601G –AUGUST 2012 –REVISED SEPTEMBER 2014\n9Application andImplementation\nNOTE\nInformation inthe following applications sections isnot part ofthe TIcomponent\nspecification, and TIdoes notwarrant itsaccuracy orcompleteness. TI’scustomers are\nresponsible fordetermining suitability ofcomponents fortheir purposes. Customers should\nvalidate andtesttheir design implementation toconfirm system functionality.\n9.1 Application Information\nThe LMX2581 canbeused inabroad class ofapplications. Ingeneral, they tend tofallinthecategories where\ntheoutput frequency isanicely related input frequency and those that require fractional mode. The following\nschematic generally applies tomost applications.\n9.2 Typical Applications\nFigure 21.Typical Schematic\nCopyright ©2012 –2014, Texas Instruments Incorporated Submit Documentation Feedback 43\nProduct Folder Links: LMX2581\nLMX2581\nSNAS601G –AUGUST 2012 –REVISED SEPTEMBER 2014 www.ti.com\nTypical Applications (continued)\n9.2.1 Clocking Application\nWhen theoutput andinput frequencies arenicely related, theLMX2581 canoften achieve thisininteger mode.\nIninteger mode, fractional spurs andnoise aremuch less ofaconcern, sohigher phase detector frequency and\nwider loop bandwidth aretypically used foroptimal phase noise performance.\n9.2.1.1 Design Requirements\nForthisexample, consider adesign forafixed 1500 MHz output clock tobegenerated from a100 MHz input\nclock. Good close inphase noise andmaximizing theoutput power aredesired inthisparticular example\n9.2.1.2 Detailed Design Procedure\nForthiskind ofapplication, thedesign goal istypically tominimize thejitter.\nPARAMETER VALUE REASON forCHOOSING\nFout 1500 MHz This parameter was given.\nFosc 100MHz This parameter was given.\nChoose ahighest possible phase detector frequency. There arenofractional spurs andFpd 200MHzthisincreases thevalue ofC1\nFvco 3000 MHz TheVCO needs tobeamultiple of1500 MHz, which restricts ittobe3000 MHz.\nKpd 31x This maximizes theC1capacitor andalso thephase noise\nLoop Bandwidth 256kHz Theoretically, optimal jitter isobtained bychoosing theloop bandwidth tothefrequency\nwhere theopen loop PLL andclosed loop VCO noise areequal, which would beabout\n250kHz. The phase margin istypically chosen around 70degrees, butischosen tobe\nPhase Margin 50deg 50degrees toincrease thevalue oftheC1capacitor tobeatleast 1nFtoreduce VCO\nphase noise degradation.\nOUT_A_PWR 45 This yields themaximum output power.\nC1 1nF\nC2 6.8nF Calculated with TIclock design software\nR2 270Ω\nPull-Up Component 18nHInductor This gives maximum output power.\n44 Submit Documentation Feedback Copyright ©2012 –2014, Texas Instruments Incorporated\nProduct Folder Links: LMX2581\nOffset (Hz)Phase Noise (dBc/Hz)\n1x1022x1025x1021x1032x1035x1031x1042x1045x1041x1052x1055x1051x1062x1065x1061x1072x1075x1071x108-160-140-120-100-80\nPLL Simulation\nMeasurement\nVCO & Output Divider Simulation\nLoop Bandwidth\nLMX2581\nwww.ti.com SNAS601G –AUGUST 2012 –REVISED SEPTEMBER 2014\n9.2.1.3 Application Curves\nFigure 22isanexample oftheperformance thatonemight seeforanapplication likethis. The achieved results\nshow anoutput power ofabout 14dBm (single-ended) andajitter from 100Hzto10MHz of100fs.Note that\ntheoutput power ishigher than +12 dBm asclaimed intheelectrical specifications because thisisatalower\nfrequency than 2.7GHz.\nFigure 23.Measured Plot Figure 22.Measured Data andLoop Bandwidth Choice\nCopyright ©2012 –2014, Texas Instruments Incorporated Submit Documentation Feedback 45\nProduct Folder Links: LMX2581\nLMX2581\nSNAS601G –AUGUST 2012 –REVISED SEPTEMBER 2014 www.ti.com\n9.2.2 Fractional PLL Application\nForapplications where theoutput frequency isnotalways related nicely totheinput frequency, lowering theloop\nbandwidth and reducing thephase detector frequency can often improve spurs atthecost ofin-band phase\nnoise.\n9.2.2.1 Design Requirements\nConsider generating 1880 to3760 MHz from a100MHz input frequency with achannel spacing of200kHz. This\nisthesituation similar thatwas used fortheEVM board.\n9.2.2.2 Detailed Design Procedure\nPARAMETER VALUE REASON forCHOOSING\nFout 1880 -3760 MHz This parameter was given.\nFosc 100MHz This parameter was given.\nBytrialand error and experimenting with theclock design tool, wesee that thisFpd 25MHzgives agood trade-off between theinteger boundary spur andphase noise.\nLoop Bandwidth 28.7 KHz This isaround where thePLL andVCO noise meet. TheVCO isat2700 MHz\nKpd 31x Choose thehighest charge pump gain tomaximize thecapacitor next totheVCO.\nC1_LF 1.8nF\nC2_LF 56nF\nThe loop filter canbecalculated with theclock design tool. Note that weneed toC3_LF Openkeep theloop bandwidth nottoowide sothat thecapacitor next totheVCO is\nC4_LF 3.3nF larger. Also, itisput inC4_LF spot, not C3_LF spot. Both are electrically\nequivalent, butlayoutwise, C4_LF makes more sense. See theboard layout inR2_LF 390Ωsections tocome.\nR3_LF 270Ω\nR4_LF 0Ω\nOUT_A_PWR 30 This combination ofpull-up component and output power settings yields optimal\nnoise floor. Pull-Up Component 18nHInductor\n9.2.2.3 Application Curves\nFigure 25.Fractional Channel 2703 MHzFigure 24.Integer Channel\n46 Submit Documentation Feedback Copyright ©2012 –2014, Texas Instruments Incorporated\nProduct Folder Links: LMX2581\nLMX2581\nwww.ti.com SNAS601G –AUGUST 2012 –REVISED SEPTEMBER 2014\n9.3 Do\'sandDon\'ts\nCATEGORY DO DON\'T WHY\nTheoutput impedance isdetermined bythisOutput Pull-Up Place pull-up components close Gothrough aViabefore gettingcomponent andifitisfaraway, there willbeloss inComponents toRFoutA andRFoutB tothepull-up component.output power.\n•Assume that raising the\n•Take advantage ofTItools phase detector frequency\nthatcansimulate these. always improves theinteger\nboundary spur. Fractional spurs canhave more than one •Read thesection onspurs toFractional Spursmechanism, especially theinteger boundary spur. better understand them. •Assume that changing the\nloop bandwidth will always •Use asystematic process to\nimpact integer boundary optimize them\nspurs.\n•Understand the trade-offsDithering isvery effective ineliminating someandwhen itisappropriate tospurs, butuseless foreliminating others. Ditheringuse. Dithering Use onsimple fractions .adds PLL phase noise, soitshould beonly used•Combine with largerforappropriate situations.equivalent fractions.\n•Use less than 10µFof\nVbiasCOMP Putasmuch capacitance as capacitanceThis capacitance impacts theVCO phase noise.andVbiasVCO possible, upto32µF •Ignore capacitor de-rating\nfactors.\n10Power Supply Recommendations\n10.1 Supply Recommendations\nLow noise regulators aregenerally recommended forthesupply pins. ItisOKtohave oneregulator supply the\npart, although itisbest toputindividual bypassing asshown intheLayout Guidelines forthebest spur\nperformance. The most noise sensitive components arethepull-up components fortheoutput buffers since\nsupply noise here willdirectly gototheoutput. Forpurposes ofbypassing, below ishow thecurrent consumption\nisapproximately distributed through each pin.Forthistable, default mode iswith internal VCO mode with one\noutput buffer powered upwith OUTx_PWR=15. External VCO mode assumes theVCO divider andoutput buffers\nareoff.\nTable 16.Current Consumption byPin\nCONDITION\nDEFAULT MODE EXTERNAL VCO MODE PINNUMBER PINNAME\nDEFAULT MODE with VCO DIVIDER with OUTPUT BUFFER\nENABLED DISABLED\nPin6 VccCP 12 12 12\nPin10 VccPLL 28 28 48\nPin16 VccBUF 23 43 1\nPin17 VccVCO 83 83 14\nPin28 VccDIG 10 10 10\nPin32 VccFRAC <<1 <<1 <<1\nOutput Pull-Upn/a 22 22 0Component\nTOTAL 178 198 85\nCopyright ©2012 –2014, Texas Instruments Incorporated Submit Documentation Feedback 47\nProduct Folder Links: LMX2581\nOffset (Hz)Phase Noise Relative to Using 32 uF (dB)\n1x1031x1041x1051x1061x107-10123456\nD0014.7uF\n10uF\nLMX2581\nSNAS601G –AUGUST 2012 –REVISED SEPTEMBER 2014 www.ti.com\n10.2 Regulator Output Pins\nThe recommendation fortheVregVCO and VbiasCOMP pins isaminimum ofone 10µFcapacitor, butmore\ncapacitance isbetter. These pins have abias voltage ofabout 2.5V,which means that capacitors ofsmaller\ncase size andvoltage ratings canactually have farless capacitance thelabeled value ofthecapacitor. Ifthere is\ninsufficient capacitance onthese pins, then theVCO phase noise may bedegraded. This degradation may vary\nwith frequency andhow insufficient thecapacitance is,butforexample, bench tests show adegradation ofabout\n5dBat20KHz offset fora3GHz carrier ifthese capacitors arereduced to4.7µF.\nFigure 26.Impact ofVregVCO andVbiasCOMP Capacitor onVCO Phase Noise\n48 Submit Documentation Feedback Copyright ©2012 –2014, Texas Instruments Incorporated\nProduct Folder Links: LMX2581\nLMX2581\nwww.ti.com SNAS601G –AUGUST 2012 –REVISED SEPTEMBER 2014\n11Layout\n11.1 Layout Guidelines\nFortheLayout oftheLMX2581, thepull-up component fortheoutput buffers should beasclose tothechip as\npossible inorder togetthemost possible output power.\nThefollowing layout guidelines apply. Thedesignators match those shown intheapplications schematic.\n1.RFoutA &BPull-Up Components: The pull-up components areclose. Ifusing only one output, these\ncomponents canbemade even closer foranimprovement inoutput power\n2.Ground forVbiasVCO andVbiasCOMP: There isasolid connection fortheground between theVbiasVCO\nandVbiasCOMP pins andpin18.This minimizes theVCO phase noise.\n3.Loop Filter: One loop filter capacitor isnext totheVCO. The charge pump output andVtune input areon\nopposite sides ofthechip. Although one can notgetthewhole loop filter close tothechip without\ncompromising thegrounding fortheVbiasVCO andVbiasCOMP pins, itispossible togetthehighest order\nloop filter capacitor there. Also, forthevias used, keep theground plane faraway soitdoes notcouple spur\nenergy intotheVCO input.\n11.2 Layout Example\nFigure 27.LMX2581 Layout Example\nCopyright ©2012 –2014, Texas Instruments Incorporated Submit Documentation Feedback 49\nProduct Folder Links: LMX2581\nLMX2581\nSNAS601G –AUGUST 2012 –REVISED SEPTEMBER 2014 www.ti.com\n12Device andDocumentation Support\n12.1 Device Support\nTexas Instruments hasseveral software tools available at:\n•See Codeloader tounderstand how toprogram theLMX2581 andtheEVM board.\n•See Clock Design Tool fordesigning loop filters, simulating phase noise, and simulating spurs onthe\nLMX2581.\n•See theEVM Board instructions, SNAU136 ,fortypical measured data, detailed measurement conditions, and\nacomplete design.\n•See Clock Architect fordesigning and simulating theLMX2581 and understanding how itmight work with\nother devices.\n12.2 Documentation Support\n12.2.1 Related Documentation\nSee also "AN-1879 Fractional NFrequency Synthesis" (SNAA062 ).\n12.3 Trademarks\nAlltrademarks aretheproperty oftheir respective owners.\n12.4 Electrostatic Discharge Caution\nThese devices have limited built-in ESD protection. The leads should beshorted together orthedevice placed inconductive foam\nduring storage orhandling toprevent electrostatic damage totheMOS gates.\n12.5 Glossary\nSLYZ022 —TIGlossary .\nThis glossary listsandexplains terms, acronyms, anddefinitions.\n13Mechanical, Packaging, andOrderable Information\nThe following pages include mechanical packaging and orderable information. This information isthemost\ncurrent data available forthedesignated devices. This data issubject tochange without notice and revision of\nthisdocument. Forbrowser-based versions ofthisdata sheet, refer totheleft-hand navigation.\n50 Submit Documentation Feedback Copyright ©2012 –2014, Texas Instruments Incorporated\nProduct Folder Links: LMX2581\nPACKAGE OPTION ADDENDUM\nwww.ti.com 10-Dec-2020\nAddendum-Page 1PACKAGING INFORMATION\nOrderable Device Status\n(1)Package Type Package\nDrawingPinsPackage\nQtyEco Plan\n(2)Lead finish/\nBall material\n(6)MSL Peak Temp\n(3)Op Temp (°C) Device Marking\n(4/5)Samples\nLMX2581SQ/NOPB ACTIVE WQFN RTV 321000RoHS & Green SN Level-3-260C-168 HR -40 to 85 X2581\nLMX2581SQE/NOPB ACTIVE WQFN RTV 32250RoHS & Green SN Level-3-260C-168 HR -40 to 85 X2581\nLMX2581SQX/NOPB ACTIVE WQFN RTV 324500RoHS & Green SN Level-3-260C-168 HR -40 to 85 X2581\n \n(1) The marketing status values are defined as follows:\nACTIVE: Product device recommended for new designs.\nLIFEBUY:  TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.\nNRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.\nPREVIEW:  Device has been announced but is not in production. Samples may or may not be available.\nOBSOLETE:  TI has discontinued the production of the device.\n \n(2) RoHS:  TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances,  including the requirement that RoHS substance\ndo not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may\nreference these types of products as "Pb-Free".\nRoHS Exempt:  TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.\nGreen: TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold.  Antimony trioxide based\nflame retardants must also meet the <=1000ppm threshold requirement.\n \n(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.\n \n(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.\n \n(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation\nof the previous line and the two combined represent the entire Device Marking for that device.\n \n(6) Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two\nlines if the finish value exceeds the maximum column width.\n \nImportant Information and Disclaimer: The information provided on this page represents TI\'s knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information\nprovided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and\ncontinues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.\nTI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.\n \nPACKAGE OPTION ADDENDUM\nwww.ti.com 10-Dec-2020\nAddendum-Page 2In no event shall TI\'s liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.\n \nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 9-Aug-2022\nTAPE AND REEL INFORMATION\nReel Width (W1)REEL DIMENSIONS\nA0\nB0\nK0\nWDimension designed to accommodate the component length\nDimension designed to accommodate the component thickness\nOverall width of the carrier tape\nPitch between successive cavity centersDimension designed to accommodate the component widthTAPE DIMENSIONS\nK0 P1\nB0W\nA0 Cavity\nQUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE\nPocket QuadrantsSprocket Holes\nQ1 Q1 Q2 Q2\nQ3 Q3 Q4 Q4 User Direction of FeedP1Reel\nDiameter\n \n*All dimensions are nominal\nDevice Package\nTypePackage\nDrawingPinsSPQ Reel\nDiameter\n(mm)Reel\nWidth\nW1 (mm)A0\n(mm)B0\n(mm)K0\n(mm)P1\n(mm)W\n(mm)Pin1\nQuadrant\nLMX2581SQ/NOPB WQFN RTV321000 178.0 12.4 5.35.31.38.012.0 Q1\nLMX2581SQE/NOPB WQFN RTV32250 178.0 12.4 5.35.31.38.012.0 Q1\nLMX2581SQX/NOPB WQFN RTV324500 330.0 12.4 5.35.31.38.012.0 Q1\nPack Materials-Page 1\nPACKAGE MATERIALS INFORMATION\n  \nwww.ti.com 9-Aug-2022\nTAPE AND REEL BOX DIMENSIONS\nWidth (mm)\nWLH\n \n*All dimensions are nominal\nDevice Package Type Package Drawing Pins SPQ Length (mm) Width (mm) Height (mm)\nLMX2581SQ/NOPB WQFN RTV 321000 208.0 191.0 35.0\nLMX2581SQE/NOPB WQFN RTV 32250 208.0 191.0 35.0\nLMX2581SQX/NOPB WQFN RTV 324500 356.0 356.0 35.0\nPack Materials-Page 2\nwww.ti.comPACKAGE OUTLINE\nC5.15\n4.85\n5.154.85\n0.80.7\n0.050.00\n2X 3.5\n28X 0.52X 3.5\n32X 0.50.332X 0.300.18 3.1 0.1(0.1) TYPWQFN - 0.8 mm max height RTV0032A\nPLASTIC QUAD FLATPACK - NO LEAD\n4224386/B   04/20190.08 C\n0.1 C A B\n0.05\nNOTES: 1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing    per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.PIN 1 INDEX AREA\nSEATING PLANE\nPIN 1 IDSYMM EXPOSED\nTHERMAL PAD\nSYMM\n189 16\n17\n24\n25 3233SCALE  2.500\nA B\nwww.ti.comEXAMPLE BOARD LAYOUT\n28X (0.5)\n(1.3)\n(1.3)(R0.05) TYP\n0.07 MAX\nALL AROUND0.07 MIN\nALL AROUND32X (0.6)\n32X (0.24)\n(4.8)(4.8)(3.1)(3.1)\n(0.2) TYP\nVIAWQFN - 0.8 mm max height RTV0032A\nPLASTIC QUAD FLATPACK - NO LEAD\n4224386/B   04/2019\nNOTES: (continued)\n 4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature    number SLUA271 (www.ti.com/lit/slua271).5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown    on this view. It is recommended that vias under paste be filled, plugged or tented.SYMM\nSYMMSEE SOLDER MASKDETAIL\nLAND PATTERN EXAMPLE\nEXPOSED METAL SHOWN\nSCALE: 15X1\n8\n9 16172425 32\n33\nMETAL EDGE\nSOLDER MASKOPENINGEXPOSED METALMETAL UNDERSOLDER MASK\nSOLDER MASKOPENING\nEXPOSED\nMETAL\nNON SOLDER MASK\nDEFINED\n(PREFERRED)SOLDER MASK DEFINED\nSOLDER MASK DETAILS\nwww.ti.comEXAMPLE STENCIL DESIGN\n32X (0.6)\n32X (0.24)\n28X (0.5)\n(4.8)(4.8)(0.775) TYP\n(0.775) TYP\n4X (1.35)\n4X (1.35)(R0.05) TYPWQFN - 0.8 mm max height RTV0032A\nPLASTIC QUAD FLATPACK - NO LEAD\n4224386/B   04/2019\nNOTES: (continued)\n 6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate   design recommendations.  SOLDER PASTE EXAMPLE\nBASED ON 0.125 MM THICK STENCIL\nSCALE: 20X\n \nEXPOSED PAD 33\n76% PRINTED SOLDER COVERAGE BY AREA UNDER PACKAGESYMMSYMM 1\n8\n9 16172425 32\n33\nIMPORTANT NOTICE AND DISCLAIMER\nTI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATA SHEETS), DESIGN RESOURCES (INCLUDING REFERENCE \nDESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES “AS IS” \nAND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY \nIMPLIED WARRANTIES OF MERCHANTABILIT Y, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD \nPARTY INTELLECTUAL PROPERTY RIGHTS.\nThese resources are intended for skilled developers designing with TI products. Y ou are solely responsible for (1) selecting the appropriate \nTI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable \nstandards, and any other safety, security, regulatory or other requirements.\nThese resources are subject to change without notice. TI grants you permission to use these resources only for development of an \napplication that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license \nis granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for , and you \nwill fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these \nresources.\nTI’s products are provided subject to TI’s Terms of Sale or other applicable terms available either on ti.com or provided in conjunction with \nsuch TI products. TI’s provision of these resources does not expand or otherwise alter TI’s applicable warranties or warranty disclaimers for \nTI products.\nTI objects to and rejects any additional or different terms you may have proposed. IMPORTANT NOTICE\nMailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265\nCopyright © 202 2, Texas Instruments Incorporated\n'}]
!==============================================================================!
### Component Summary: LMX2581SQX/NOPB

#### Key Characteristics and Specifications:
- **Voltage Ratings**: 
  - Supply Voltage (Vcc): 3.15 V to 3.45 V
  - Absolute Maximum Ratings: -0.3 V to 3.6 V
- **Current Ratings**: 
  - Supply Current (ICC): 178 mA (one output enabled)
  - Power Down Current (ICCPD): 7 mA
- **Power Consumption**: 
  - Varies based on configuration; typical consumption is around 178 mA in active mode.
- **Operating Temperature Range**: 
  - -40°C to 85°C
- **Package Type**: 
  - 32-pin WQFN (5.0 mm x 5.0 mm)
- **Special Features**: 
  - Integrated low noise LDOs for superior noise immunity.
  - Supports fractional and integer modes.
  - Programmable output power up to +12 dBm.
  - Digital lock detect and fast lock features.
  - 100 fs RMS jitter in integer mode.
- **Moisture Sensitive Level (MSL)**: 
  - Level 3 per JEDEC J-STD-020E.

#### Description:
The **LMX2581** is a low-noise wideband frequency synthesizer that integrates a delta-sigma fractional-N PLL, multiple core VCOs, a programmable output divider, and two differential output buffers. It is designed to generate output frequencies ranging from 50 MHz to 3760 MHz, with a VCO frequency range of 1880 MHz to 3760 MHz. The device can be configured for both fractional and integer modes, allowing for flexible frequency synthesis.

#### Typical Applications:
- **Wireless Infrastructure**: Used in UMTS, LTE, and WiMax multi-standard base stations for frequency generation.
- **Broadband Wireless**: Suitable for applications requiring wideband frequency synthesis.
- **Test and Measurement Equipment**: Employed in devices that require precise frequency generation and low phase noise.
- **Clock Generation**: Ideal for generating clock signals in various electronic systems.

The LMX2581 is particularly useful in applications where low phase noise and high output power are critical, making it a versatile choice for modern communication systems and signal processing applications.