INFO: [COSIM-47] Using XSIM for RTL simulation.
INFO: [COSIM-14] Instrumenting C test bench ...
   Build using "/tools/Xilinx/Vivado/2019.2/tps/lnx64/gcc-6.2.0/bin/g++"
   Compiling myproject_test.cpp_pre.cpp.tb.cpp
   Compiling apatb_myproject.cpp
   Compiling myproject.cpp_pre.cpp.tb.cpp
   Generating cosim.tv.exe
INFO: [COSIM-302] Starting C TB testing ... 
INFO: [COSIM-333] Generating C post check test bench ...
INFO: [COSIM-12] Generating RTL test bench ...
INFO: [COSIM-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM-323] Starting verilog simulation. 
INFO: [COSIM-15] Starting XSIM ...
INFO: [COSIM-316] Starting C post checking ...
INFO: Unable to open input/predictions file, using default input.
0.321289 0.723633 
INFO: Saved inference results to file: tb_data/rtl_cosim_results.log
INFO: [XSIM 43-3496] Using init file passed via -initfile option "/tools/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_myproject_top glbl -prj myproject.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm --initfile /tools/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s myproject -debug wave 
Multi-threading is on. Using 22 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/sim/verilog/myproject.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_myproject_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/sim/verilog/AESL_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/sim/verilog/AESL_axi_s_conv2d_input_V_data_0_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_conv2d_input_V_data_0_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/sim/verilog/AESL_axi_s_layer13_out_V_data_0_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_layer13_out_V_data_0_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/sim/verilog/AESL_axi_s_layer13_out_V_data_1_V.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_layer13_out_V_data_1_V
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/sim/verilog/AESL_deadlock_detection_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_detect_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/sim/verilog/AESL_deadlock_report_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_report_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/sim/verilog/AESL_deadlock_detector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_detector
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/sim/verilog/Block_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Block_proc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/sim/verilog/conv_2d_cl_array_array_ap_fixed_4u_config2_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv_2d_cl_array_array_ap_fixed_4u_config2_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/sim/verilog/relu_array_array_ap_fixed_4u_relu_config3_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module relu_array_array_ap_fixed_4u_relu_config3_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/sim/verilog/pooling2d_cl_array_array_ap_fixed_4u_config4_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pooling2d_cl_array_array_ap_fixed_4u_config4_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/sim/verilog/conv_2d_cl_array_array_ap_fixed_8u_config5_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv_2d_cl_array_array_ap_fixed_8u_config5_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/sim/verilog/relu_array_array_ap_fixed_8u_relu_config6_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module relu_array_array_ap_fixed_8u_relu_config6_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/sim/verilog/pooling2d_cl_array_array_ap_fixed_8u_config7_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pooling2d_cl_array_array_ap_fixed_8u_config7_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/sim/verilog/conv_2d_cl_array_array_ap_fixed_16u_config8_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv_2d_cl_array_array_ap_fixed_16u_config8_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/sim/verilog/relu_array_array_ap_fixed_16u_relu_config9_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module relu_array_array_ap_fixed_16u_relu_config9_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/sim/verilog/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config10_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config10_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/sim/verilog/dense_array_array_ap_fixed_16_6_5_3_0_16u_config10_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dense_array_array_ap_fixed_16_6_5_3_0_16u_config10_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/sim/verilog/relu_array_array_ap_fixed_16u_relu_config11_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module relu_array_array_ap_fixed_16u_relu_config11_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/sim/verilog/dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dense_wrapper_ap_fixed_ap_fixed_16_6_5_3_0_config12_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/sim/verilog/dense_array_array_ap_fixed_16_6_5_3_0_2u_config12_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dense_array_array_ap_fixed_16_6_5_3_0_2u_config12_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/sim/verilog/softmax_latency_array_array_softmax_config13_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module softmax_latency_array_array_softmax_config13_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/sim/verilog/softmax_array_array_ap_fixed_2u_softmax_config13_s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module softmax_array_array_ap_fixed_2u_softmax_config13_s
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/sim/verilog/myproject.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/sim/verilog/regslice_core.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regslice_both
INFO: [VRFC 10-311] analyzing module regslice_forward
INFO: [VRFC 10-311] analyzing module regslice_reverse
INFO: [VRFC 10-311] analyzing module regslice_both_w1
INFO: [VRFC 10-311] analyzing module regslice_forward_w1
INFO: [VRFC 10-311] analyzing module regslice_reverse_w1
INFO: [VRFC 10-311] analyzing module ibuf
INFO: [VRFC 10-311] analyzing module obuf
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/sim/verilog/myproject_mux_255_9_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myproject_mux_255_9_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/sim/verilog/fifo_w16_d84_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_w16_d84_A
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/sim/verilog/pooling2d_cl_array_array_ap_fixed_4u_config4_s_pool_tablebkb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pooling2d_cl_array_array_ap_fixed_4u_config4_s_pool_tablebkb_rom
INFO: [VRFC 10-311] analyzing module pooling2d_cl_array_array_ap_fixed_4u_config4_s_pool_tablebkb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/sim/verilog/fifo_w16_d28_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_w16_d28_A_shiftReg
INFO: [VRFC 10-311] analyzing module fifo_w16_d28_A
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/sim/verilog/fifo_w16_d36_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_w16_d36_A_shiftReg
INFO: [VRFC 10-311] analyzing module fifo_w16_d36_A
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/sim/verilog/pooling2d_cl_array_array_ap_fixed_8u_config7_s_pool_tabledEe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pooling2d_cl_array_array_ap_fixed_8u_config7_s_pool_tabledEe_rom
INFO: [VRFC 10-311] analyzing module pooling2d_cl_array_array_ap_fixed_8u_config7_s_pool_tabledEe
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/sim/verilog/fifo_w16_d12_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_w16_d12_A_shiftReg
INFO: [VRFC 10-311] analyzing module fifo_w16_d12_A
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/sim/verilog/fifo_w16_d12_A_x.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_w16_d12_A_x_shiftReg
INFO: [VRFC 10-311] analyzing module fifo_w16_d12_A_x
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/sim/verilog/softmax_latency_array_array_softmax_config13_s_exp_table11.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module softmax_latency_array_array_softmax_config13_s_exp_table11_rom
INFO: [VRFC 10-311] analyzing module softmax_latency_array_array_softmax_config13_s_exp_table11
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/sim/verilog/softmax_latency_array_array_softmax_config13_s_invert_tabfYi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module softmax_latency_array_array_softmax_config13_s_invert_tabfYi_rom
INFO: [VRFC 10-311] analyzing module softmax_latency_array_array_softmax_config13_s_invert_tabfYi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/sim/verilog/fifo_w16_d784_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_w16_d784_A
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/sim/verilog/fifo_w16_d196_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_w16_d196_A
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/sim/verilog/fifo_w16_d144_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_w16_d144_A
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/sim/verilog/fifo_w16_d36_A_x.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_w16_d36_A_x_shiftReg
INFO: [VRFC 10-311] analyzing module fifo_w16_d36_A_x
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/sim/verilog/fifo_w16_d16_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_w16_d16_A_shiftReg
INFO: [VRFC 10-311] analyzing module fifo_w16_d16_A
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/sim/verilog/fifo_w16_d1_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo_w16_d1_A_shiftReg
INFO: [VRFC 10-311] analyzing module fifo_w16_d1_A
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/sim/verilog/start_for_relu_array_array_ap_fixed_4u_relu_config3_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module start_for_relu_array_array_ap_fixed_4u_relu_config3_U0_shiftReg
INFO: [VRFC 10-311] analyzing module start_for_relu_array_array_ap_fixed_4u_relu_config3_U0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/sim/verilog/start_for_pooling2d_cl_array_array_ap_fixed_4u_config4_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module start_for_pooling2d_cl_array_array_ap_fixed_4u_config4_U0_shiftReg
INFO: [VRFC 10-311] analyzing module start_for_pooling2d_cl_array_array_ap_fixed_4u_config4_U0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/sim/verilog/start_for_conv_2d_cl_array_array_ap_fixed_8u_config5_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module start_for_conv_2d_cl_array_array_ap_fixed_8u_config5_U0_shiftReg
INFO: [VRFC 10-311] analyzing module start_for_conv_2d_cl_array_array_ap_fixed_8u_config5_U0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/sim/verilog/start_for_relu_array_array_ap_fixed_8u_relu_config6_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module start_for_relu_array_array_ap_fixed_8u_relu_config6_U0_shiftReg
INFO: [VRFC 10-311] analyzing module start_for_relu_array_array_ap_fixed_8u_relu_config6_U0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/sim/verilog/start_for_pooling2d_cl_array_array_ap_fixed_8u_config7_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module start_for_pooling2d_cl_array_array_ap_fixed_8u_config7_U0_shiftReg
INFO: [VRFC 10-311] analyzing module start_for_pooling2d_cl_array_array_ap_fixed_8u_config7_U0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/sim/verilog/start_for_conv_2d_cl_array_array_ap_fixed_16u_config8_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module start_for_conv_2d_cl_array_array_ap_fixed_16u_config8_U0_shiftReg
INFO: [VRFC 10-311] analyzing module start_for_conv_2d_cl_array_array_ap_fixed_16u_config8_U0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/sim/verilog/start_for_relu_array_array_ap_fixed_16u_relu_config9_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module start_for_relu_array_array_ap_fixed_16u_relu_config9_U0_shiftReg
INFO: [VRFC 10-311] analyzing module start_for_relu_array_array_ap_fixed_16u_relu_config9_U0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/sim/verilog/start_for_dense_array_array_ap_fixed_16_6_5_3_0_16u_config8j.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module start_for_dense_array_array_ap_fixed_16_6_5_3_0_16u_config8j_shiftReg
INFO: [VRFC 10-311] analyzing module start_for_dense_array_array_ap_fixed_16_6_5_3_0_16u_config8j
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/sim/verilog/start_for_relu_array_array_ap_fixed_16u_relu_config11_U0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module start_for_relu_array_array_ap_fixed_16u_relu_config11_U0_shiftReg
INFO: [VRFC 10-311] analyzing module start_for_relu_array_array_ap_fixed_16u_relu_config11_U0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/sim/verilog/start_for_dense_array_array_ap_fixed_16_6_5_3_0_2u_confighbi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module start_for_dense_array_array_ap_fixed_16_6_5_3_0_2u_confighbi_shiftReg
INFO: [VRFC 10-311] analyzing module start_for_dense_array_array_ap_fixed_16_6_5_3_0_2u_confighbi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/sim/verilog/start_for_softmax_array_array_ap_fixed_2u_softmax_config1ibs.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module start_for_softmax_array_array_ap_fixed_2u_softmax_config1ibs_shiftReg
INFO: [VRFC 10-311] analyzing module start_for_softmax_array_array_ap_fixed_2u_softmax_config1ibs
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Block_proc
Compiling module xil_defaultlib.myproject_mux_255_9_1_1(ID=1,din...
Compiling module xil_defaultlib.fifo_w16_d84_A
Compiling module xil_defaultlib.ibuf(W=17)
Compiling module xil_defaultlib.obuf(W=17)
Compiling module xil_defaultlib.regslice_both(DataWidth=16)
Compiling module xil_defaultlib.conv_2d_cl_array_array_ap_fixed_...
Compiling module xil_defaultlib.relu_array_array_ap_fixed_4u_rel...
Compiling module xil_defaultlib.pooling2d_cl_array_array_ap_fixe...
Compiling module xil_defaultlib.pooling2d_cl_array_array_ap_fixe...
Compiling module xil_defaultlib.fifo_w16_d28_A_shiftReg
Compiling module xil_defaultlib.fifo_w16_d28_A
Compiling module xil_defaultlib.pooling2d_cl_array_array_ap_fixe...
Compiling module xil_defaultlib.fifo_w16_d36_A_shiftReg
Compiling module xil_defaultlib.fifo_w16_d36_A
Compiling module xil_defaultlib.conv_2d_cl_array_array_ap_fixed_...
Compiling module xil_defaultlib.relu_array_array_ap_fixed_8u_rel...
Compiling module xil_defaultlib.pooling2d_cl_array_array_ap_fixe...
Compiling module xil_defaultlib.pooling2d_cl_array_array_ap_fixe...
Compiling module xil_defaultlib.fifo_w16_d12_A_shiftReg
Compiling module xil_defaultlib.fifo_w16_d12_A
Compiling module xil_defaultlib.pooling2d_cl_array_array_ap_fixe...
Compiling module xil_defaultlib.fifo_w16_d12_A_x_shiftReg
Compiling module xil_defaultlib.fifo_w16_d12_A_x
Compiling module xil_defaultlib.conv_2d_cl_array_array_ap_fixed_...
Compiling module xil_defaultlib.relu_array_array_ap_fixed_16u_re...
Compiling module xil_defaultlib.dense_wrapper_ap_fixed_ap_fixed_...
Compiling module xil_defaultlib.dense_array_array_ap_fixed_16_6_...
Compiling module xil_defaultlib.relu_array_array_ap_fixed_16u_re...
Compiling module xil_defaultlib.dense_wrapper_ap_fixed_ap_fixed_...
Compiling module xil_defaultlib.dense_array_array_ap_fixed_16_6_...
Compiling module xil_defaultlib.softmax_latency_array_array_soft...
Compiling module xil_defaultlib.softmax_latency_array_array_soft...
Compiling module xil_defaultlib.softmax_latency_array_array_soft...
Compiling module xil_defaultlib.softmax_latency_array_array_soft...
Compiling module xil_defaultlib.softmax_latency_array_array_soft...
Compiling module xil_defaultlib.softmax_array_array_ap_fixed_2u_...
Compiling module xil_defaultlib.fifo_w16_d784_A
Compiling module xil_defaultlib.fifo_w16_d196_A
Compiling module xil_defaultlib.fifo_w16_d144_A
Compiling module xil_defaultlib.fifo_w16_d36_A_x_shiftReg
Compiling module xil_defaultlib.fifo_w16_d36_A_x
Compiling module xil_defaultlib.fifo_w16_d16_A_shiftReg
Compiling module xil_defaultlib.fifo_w16_d16_A
Compiling module xil_defaultlib.fifo_w16_d1_A_shiftReg
Compiling module xil_defaultlib.fifo_w16_d1_A
Compiling module xil_defaultlib.start_for_relu_array_array_ap_fi...
Compiling module xil_defaultlib.start_for_relu_array_array_ap_fi...
Compiling module xil_defaultlib.start_for_pooling2d_cl_array_arr...
Compiling module xil_defaultlib.start_for_pooling2d_cl_array_arr...
Compiling module xil_defaultlib.start_for_conv_2d_cl_array_array...
Compiling module xil_defaultlib.start_for_conv_2d_cl_array_array...
Compiling module xil_defaultlib.start_for_relu_array_array_ap_fi...
Compiling module xil_defaultlib.start_for_relu_array_array_ap_fi...
Compiling module xil_defaultlib.start_for_pooling2d_cl_array_arr...
Compiling module xil_defaultlib.start_for_pooling2d_cl_array_arr...
Compiling module xil_defaultlib.start_for_conv_2d_cl_array_array...
Compiling module xil_defaultlib.start_for_conv_2d_cl_array_array...
Compiling module xil_defaultlib.start_for_relu_array_array_ap_fi...
Compiling module xil_defaultlib.start_for_relu_array_array_ap_fi...
Compiling module xil_defaultlib.start_for_dense_array_array_ap_f...
Compiling module xil_defaultlib.start_for_dense_array_array_ap_f...
Compiling module xil_defaultlib.start_for_relu_array_array_ap_fi...
Compiling module xil_defaultlib.start_for_relu_array_array_ap_fi...
Compiling module xil_defaultlib.start_for_dense_array_array_ap_f...
Compiling module xil_defaultlib.start_for_dense_array_array_ap_f...
Compiling module xil_defaultlib.start_for_softmax_array_array_ap...
Compiling module xil_defaultlib.start_for_softmax_array_array_ap...
Compiling module xil_defaultlib.myproject
Compiling module xil_defaultlib.fifo(DEPTH=900,WIDTH=16)
Compiling module xil_defaultlib.AESL_axi_s_conv2d_input_V_data_0...
Compiling module xil_defaultlib.fifo(DEPTH=1,WIDTH=16)
Compiling module xil_defaultlib.AESL_axi_s_layer13_out_V_data_0_...
Compiling module xil_defaultlib.AESL_axi_s_layer13_out_V_data_1_...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detect_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_report_unit(PROC_N...
Compiling module xil_defaultlib.AESL_deadlock_detector_1
Compiling module xil_defaultlib.apatb_myproject_top
Compiling module work.glbl
Built simulation snapshot myproject

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2700185 on Thu Oct 24 18:45:48 MDT 2019
  **** IP Build 2699827 on Thu Oct 24 21:16:38 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source /home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/sim/verilog/xsim.dir/myproject/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] '/home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/sim/verilog/xsim.dir/myproject/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Tue Jul 20 16:28:12 2021. For additional details about this file, please refer to the WebTalk help file at /tools/Xilinx/Vivado/2019.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Tue Jul 20 16:28:12 2021...

****** xsim v2019.2 (64-bit)
  **** SW Build 2700185 on Thu Oct 24 18:45:48 MDT 2019
  **** IP Build 2699827 on Thu Oct 24 21:16:38 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source xsim.dir/myproject/xsim_script.tcl
# xsim {myproject} -autoloadwcfg -tclbatch {myproject.tcl}
Vivado Simulator 2019.2
Time resolution is 1 ps
source myproject.tcl
## log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
## set designtopgroup [add_wave_group "Design Top Signals"]
## set coutputgroup [add_wave_group "C Outputs" -into $designtopgroup]
## set const_size_out_1_group [add_wave_group const_size_out_1(wire) -into $coutputgroup]
## add_wave /apatb_myproject_top/AESL_inst_myproject/const_size_out_1_ap_vld -into $const_size_out_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/const_size_out_1 -into $const_size_out_1_group -radix hex
## set const_size_in_1_group [add_wave_group const_size_in_1(wire) -into $coutputgroup]
## add_wave /apatb_myproject_top/AESL_inst_myproject/const_size_in_1_ap_vld -into $const_size_in_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/const_size_in_1 -into $const_size_in_1_group -radix hex
## set layer13_out_group [add_wave_group layer13_out(axis) -into $coutputgroup]
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer13_out_V_data_1_V_TREADY -into $layer13_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer13_out_V_data_1_V_TVALID -into $layer13_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer13_out_V_data_0_V_TREADY -into $layer13_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer13_out_V_data_0_V_TVALID -into $layer13_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer13_out_V_data_1_V_TDATA -into $layer13_out_group -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/layer13_out_V_data_0_V_TDATA -into $layer13_out_group -radix hex
## set cinputgroup [add_wave_group "C Inputs" -into $designtopgroup]
## set conv2d_input_group [add_wave_group conv2d_input(axis) -into $cinputgroup]
## add_wave /apatb_myproject_top/AESL_inst_myproject/conv2d_input_V_data_0_V_TREADY -into $conv2d_input_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/conv2d_input_V_data_0_V_TVALID -into $conv2d_input_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/AESL_inst_myproject/conv2d_input_V_data_0_V_TDATA -into $conv2d_input_group -radix hex
## set blocksiggroup [add_wave_group "Block-level IO Handshake" -into $designtopgroup]
## add_wave /apatb_myproject_top/AESL_inst_myproject/ap_start -into $blocksiggroup
## add_wave /apatb_myproject_top/AESL_inst_myproject/ap_done -into $blocksiggroup
## add_wave /apatb_myproject_top/AESL_inst_myproject/ap_ready -into $blocksiggroup
## add_wave /apatb_myproject_top/AESL_inst_myproject/ap_idle -into $blocksiggroup
## set resetgroup [add_wave_group "Reset" -into $designtopgroup]
## add_wave /apatb_myproject_top/AESL_inst_myproject/ap_rst_n -into $resetgroup
## set clockgroup [add_wave_group "Clock" -into $designtopgroup]
## add_wave /apatb_myproject_top/AESL_inst_myproject/ap_clk -into $clockgroup
## set testbenchgroup [add_wave_group "Test Bench Signals"]
## set tbinternalsiggroup [add_wave_group "Internal Signals" -into $testbenchgroup]
## set tb_simstatus_group [add_wave_group "Simulation Status" -into $tbinternalsiggroup]
## set tb_portdepth_group [add_wave_group "Port Depth" -into $tbinternalsiggroup]
## add_wave /apatb_myproject_top/AUTOTB_TRANSACTION_NUM -into $tb_simstatus_group -radix hex
## add_wave /apatb_myproject_top/ready_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_myproject_top/done_cnt -into $tb_simstatus_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_conv2d_input_V_data_0_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer13_out_V_data_0_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_layer13_out_V_data_1_V -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_const_size_in_1 -into $tb_portdepth_group -radix hex
## add_wave /apatb_myproject_top/LENGTH_const_size_out_1 -into $tb_portdepth_group -radix hex
## set tbcoutputgroup [add_wave_group "C Outputs" -into $testbenchgroup]
## set tb_const_size_out_1_group [add_wave_group const_size_out_1(wire) -into $tbcoutputgroup]
## add_wave /apatb_myproject_top/const_size_out_1_ap_vld -into $tb_const_size_out_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/const_size_out_1 -into $tb_const_size_out_1_group -radix hex
## set tb_const_size_in_1_group [add_wave_group const_size_in_1(wire) -into $tbcoutputgroup]
## add_wave /apatb_myproject_top/const_size_in_1_ap_vld -into $tb_const_size_in_1_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/const_size_in_1 -into $tb_const_size_in_1_group -radix hex
## set tb_layer13_out_group [add_wave_group layer13_out(axis) -into $tbcoutputgroup]
## add_wave /apatb_myproject_top/layer13_out_V_data_1_V_TREADY -into $tb_layer13_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer13_out_V_data_1_V_TVALID -into $tb_layer13_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer13_out_V_data_0_V_TREADY -into $tb_layer13_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer13_out_V_data_0_V_TVALID -into $tb_layer13_out_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/layer13_out_V_data_1_V_TDATA -into $tb_layer13_out_group -radix hex
## add_wave /apatb_myproject_top/layer13_out_V_data_0_V_TDATA -into $tb_layer13_out_group -radix hex
## set tbcinputgroup [add_wave_group "C Inputs" -into $testbenchgroup]
## set tb_conv2d_input_group [add_wave_group conv2d_input(axis) -into $tbcinputgroup]
## add_wave /apatb_myproject_top/conv2d_input_V_data_0_V_TREADY -into $tb_conv2d_input_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/conv2d_input_V_data_0_V_TVALID -into $tb_conv2d_input_group -color #ffff00 -radix hex
## add_wave /apatb_myproject_top/conv2d_input_V_data_0_V_TDATA -into $tb_conv2d_input_group -radix hex
## save_wave_config myproject.wcfg
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [0.00%] @ "113000"
// RTL Simulation : 1 / 1 [100.00%] @ "17278000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 17297500 ps : File "/home/rnarayan/hls4ml/thea/Quantized_CNN/cnn_projects/full_10bit_reuse1/myproject_prj/solution1/sim/verilog/myproject.autotb.v" Line 422
## quit
INFO: [Common 17-206] Exiting xsim at Tue Jul 20 16:28:27 2021...
INFO: Unable to open input/predictions file, using default input.
0.321289 0.723633 
INFO: Saved inference results to file: tb_data/rtl_cosim_results.log
INFO: [COSIM-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
