

================================================================
== Vitis HLS Report for 'compute_Pipeline_DOT_DOT_INNER'
================================================================
* Date:           Tue Dec 17 15:07:14 2024

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        project
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.637 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1026|     1026|  10.260 us|  10.260 us|  1026|  1026|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- DOT_DOT_INNER  |     1024|     1024|         2|          1|          1|  1024|       yes|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.92>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%result_V = alloca i32 1"   --->   Operation 5 'alloca' 'result_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 6 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 7 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 8 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.38ns)   --->   "%store_ln0 = store i11 0, i11 %indvar_flatten"   --->   Operation 9 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 10 [1/1] (0.38ns)   --->   "%store_ln0 = store i6 0, i6 %i"   --->   Operation 10 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 11 [1/1] (0.38ns)   --->   "%store_ln0 = store i6 0, i6 %j"   --->   Operation 11 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 12 [1/1] (0.38ns)   --->   "%store_ln0 = store i32 0, i32 %result_V"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body4.i227.i.i"   --->   Operation 13 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i11 %indvar_flatten" [sgd.cpp:124]   --->   Operation 14 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 15 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.61ns)   --->   "%icmp_ln124 = icmp_eq  i11 %indvar_flatten_load, i11 1024" [sgd.cpp:124]   --->   Operation 16 'icmp' 'icmp_ln124' <Predicate = true> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.73ns)   --->   "%add_ln124 = add i11 %indvar_flatten_load, i11 1" [sgd.cpp:124]   --->   Operation 17 'add' 'add_ln124' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln124 = br i1 %icmp_ln124, void %for.cond.cleanup3.i220.i.i, void %_Z10dotProductP8ap_fixedILi32ELi13EL9ap_q_mode5EL9ap_o_mode3ELi0EEPS_ILi16ELi4ELS0_5ELS1_3ELi0EE.exit.i.i_ifconv.exitStub" [sgd.cpp:124]   --->   Operation 18 'br' 'br_ln124' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%j_load = load i6 %j" [sgd.cpp:127]   --->   Operation 19 'load' 'j_load' <Predicate = (!icmp_ln124)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%i_load = load i6 %i" [sgd.cpp:124]   --->   Operation 20 'load' 'i_load' <Predicate = (!icmp_ln124)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.61ns)   --->   "%icmp_ln127 = icmp_eq  i6 %j_load, i6 32" [sgd.cpp:127]   --->   Operation 21 'icmp' 'icmp_ln127' <Predicate = (!icmp_ln124)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.29ns)   --->   "%select_ln124 = select i1 %icmp_ln127, i6 0, i6 %j_load" [sgd.cpp:124]   --->   Operation 22 'select' 'select_ln124' <Predicate = (!icmp_ln124)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.70ns)   --->   "%add_ln124_1 = add i6 %i_load, i6 1" [sgd.cpp:124]   --->   Operation 23 'add' 'add_ln124_1' <Predicate = (!icmp_ln124)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.29ns)   --->   "%select_ln124_1 = select i1 %icmp_ln127, i6 %add_ln124_1, i6 %i_load" [sgd.cpp:124]   --->   Operation 24 'select' 'select_ln124_1' <Predicate = (!icmp_ln124)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%trunc_ln124 = trunc i6 %select_ln124_1" [sgd.cpp:124]   --->   Operation 25 'trunc' 'trunc_ln124' <Predicate = (!icmp_ln124)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%p_mid2 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln124, i5 0" [sgd.cpp:124]   --->   Operation 26 'bitconcatenate' 'p_mid2' <Predicate = (!icmp_ln124)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%j_cast_i_i = zext i6 %select_ln124" [sgd.cpp:124]   --->   Operation 27 'zext' 'j_cast_i_i' <Predicate = (!icmp_ln124)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.72ns)   --->   "%add_ln129 = add i10 %p_mid2, i10 %j_cast_i_i" [sgd.cpp:129]   --->   Operation 28 'add' 'add_ln129' <Predicate = (!icmp_ln124)> <Delay = 0.72> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln1271 = zext i10 %add_ln129"   --->   Operation 29 'zext' 'zext_ln1271' <Predicate = (!icmp_ln124)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%theta_local_V_addr = getelementptr i32 %theta_local_V, i64 0, i64 %zext_ln1271"   --->   Operation 30 'getelementptr' 'theta_local_V_addr' <Predicate = (!icmp_ln124)> <Delay = 0.00>
ST_1 : Operation 31 [2/2] (1.20ns)   --->   "%r_V = load i10 %theta_local_V_addr"   --->   Operation 31 'load' 'r_V' <Predicate = (!icmp_ln124)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%training_instance_V_addr = getelementptr i16 %training_instance_V, i64 0, i64 %zext_ln1271"   --->   Operation 32 'getelementptr' 'training_instance_V_addr' <Predicate = (!icmp_ln124)> <Delay = 0.00>
ST_1 : Operation 33 [2/2] (1.17ns)   --->   "%training_instance_V_load = load i10 %training_instance_V_addr"   --->   Operation 33 'load' 'training_instance_V_load' <Predicate = (!icmp_ln124)> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1024> <RAM>
ST_1 : Operation 34 [1/1] (0.70ns)   --->   "%add_ln127 = add i6 %select_ln124, i6 1" [sgd.cpp:127]   --->   Operation 34 'add' 'add_ln127' <Predicate = (!icmp_ln124)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.38ns)   --->   "%store_ln127 = store i11 %add_ln124, i11 %indvar_flatten" [sgd.cpp:127]   --->   Operation 35 'store' 'store_ln127' <Predicate = (!icmp_ln124)> <Delay = 0.38>
ST_1 : Operation 36 [1/1] (0.38ns)   --->   "%store_ln127 = store i6 %select_ln124_1, i6 %i" [sgd.cpp:127]   --->   Operation 36 'store' 'store_ln127' <Predicate = (!icmp_ln124)> <Delay = 0.38>
ST_1 : Operation 37 [1/1] (0.38ns)   --->   "%store_ln127 = store i6 %add_ln127, i6 %j" [sgd.cpp:127]   --->   Operation 37 'store' 'store_ln127' <Predicate = (!icmp_ln124)> <Delay = 0.38>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%result_V_load_1 = load i32 %result_V"   --->   Operation 52 'load' 'result_V_load_1' <Predicate = (icmp_ln124)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %result_V_out, i32 %result_V_load_1"   --->   Operation 53 'write' 'write_ln0' <Predicate = (icmp_ln124)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 54 'ret' 'ret_ln0' <Predicate = (icmp_ln124)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.63>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%result_V_load = load i32 %result_V"   --->   Operation 38 'load' 'result_V_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @DOT_DOT_INNER_str"   --->   Operation 39 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024"   --->   Operation 40 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 41 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%specloopname_ln123 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [sgd.cpp:123]   --->   Operation 42 'specloopname' 'specloopname_ln123' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/2] (1.20ns)   --->   "%r_V = load i10 %theta_local_V_addr"   --->   Operation 43 'load' 'r_V' <Predicate = true> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1024> <RAM>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%sext_ln1270 = sext i32 %r_V"   --->   Operation 44 'sext' 'sext_ln1270' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/2] (1.17ns)   --->   "%training_instance_V_load = load i10 %training_instance_V_addr"   --->   Operation 45 'load' 'training_instance_V_load' <Predicate = true> <Delay = 1.17> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.17> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1024> <RAM>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%sext_ln1270_1 = sext i16 %training_instance_V_load"   --->   Operation 46 'sext' 'sext_ln1270_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (3.17ns)   --->   "%mul_ln1270 = mul i44 %sext_ln1270, i44 %sext_ln1270_1"   --->   Operation 47 'mul' 'mul_ln1270' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%term = partselect i32 @_ssdm_op_PartSelect.i32.i44.i32.i32, i44 %mul_ln1270, i32 12, i32 43"   --->   Operation 48 'partselect' 'term' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.88ns)   --->   "%result_V_3 = add i32 %term, i32 %result_V_load"   --->   Operation 49 'add' 'result_V_3' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.38ns)   --->   "%store_ln127 = store i32 %result_V_3, i32 %result_V" [sgd.cpp:127]   --->   Operation 50 'store' 'store_ln127' <Predicate = true> <Delay = 0.38>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln127 = br void %for.body4.i227.i.i" [sgd.cpp:127]   --->   Operation 51 'br' 'br_ln127' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 2.92ns
The critical path consists of the following:
	'alloca' operation ('i') [6]  (0 ns)
	'load' operation ('i_load', sgd.cpp:124) on local variable 'i' [22]  (0 ns)
	'add' operation ('add_ln124_1', sgd.cpp:124) [27]  (0.706 ns)
	'select' operation ('select_ln124_1', sgd.cpp:124) [28]  (0.293 ns)
	'add' operation ('add_ln129', sgd.cpp:129) [34]  (0.725 ns)
	'getelementptr' operation ('theta_local_V_addr') [36]  (0 ns)
	'load' operation ('r.V') on array 'theta_local_V' [37]  (1.2 ns)

 <State 2>: 5.64ns
The critical path consists of the following:
	'load' operation ('r.V') on array 'theta_local_V' [37]  (1.2 ns)
	'mul' operation ('mul_ln1270') [42]  (3.17 ns)
	'add' operation ('result_V_3') [44]  (0.88 ns)
	'store' operation ('store_ln127', sgd.cpp:127) of variable 'result_V_3' on local variable 'result.V' [49]  (0.387 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
