// Seed: 288593122
module module_0 (
    output supply0 id_0,
    output tri1 id_1,
    input tri1 id_2,
    output wor id_3,
    output supply0 id_4,
    output tri0 id_5,
    input tri1 id_6
);
  assign id_0 = id_2;
  assign module_1.id_5 = 0;
  assign id_1 = id_6;
  parameter id_8 = 1;
endmodule
module module_1 #(
    parameter id_9 = 32'd3
) (
    input tri id_0,
    output supply1 id_1,
    output tri id_2,
    input tri0 id_3,
    output tri1 id_4,
    output wire id_5,
    input wire id_6
    , id_13,
    input tri id_7,
    input uwire id_8,
    input wire _id_9,
    input uwire id_10,
    input wor id_11
);
  assign id_13[id_9] = 1;
  wire id_14;
  not primCall (id_1, id_14);
  module_0 modCall_1 (
      id_5,
      id_4,
      id_7,
      id_4,
      id_1,
      id_4,
      id_6
  );
endmodule
