INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/RISC CPU.srcs/sources_1/new/Runtime_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Runtime_register
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/gjk19/Desktop/Digital Circuit/Vivado Project/RISC CPU/RISC CPU.srcs/sim_1/new/Runtime_register_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Runtime_register_tb
