# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../FPGA_Lab_Exam_1.srcs/sources_1/new/Mealy_Machine.vhd" \

# Do not sort compile order
nosort
