{"files":[{"patch":"@@ -1750,1 +1750,1 @@\n-  \/\/ vmfeq and vmfne raise the invalid operation exception \n+  \/\/ vmfeq and vmfne raise the invalid operation exception\n@@ -1752,3 +1752,3 @@\n-  \/\/ vmflt, vmfle, vmfgt, and vmfge raise the invalid operation \n-  \/\/ exception on both signaling and quiet NaN inputs, so we should \n-  \/\/ mask the signaling compares when either input is NaN \n+  \/\/ vmflt, vmfle, vmfgt, and vmfge raise the invalid operation\n+  \/\/ exception on both signaling and quiet NaN inputs, so we should\n+  \/\/ mask the signaling compares when either input is NaN\n","filename":"src\/hotspot\/cpu\/riscv\/c2_MacroAssembler_riscv.cpp","additions":4,"deletions":4,"binary":false,"changes":8,"status":"modified"}]}