Version:9.1.1.7
ACTGENU_CALL:1
BATCH:T
FAM:SmartFusion
OUTFORMAT:VHDL
LPMTYPE:LPM_MULT
LPM_HINT:XBOOTHMULT
INSERT_PAD:NO
INSERT_IOREG:NO
GEN_BHV_VHDL_VAL:F
GEN_BHV_VERILOG_VAL:F
MGNTIMER:F
MGNCMPL:T
DESDIR:D:/Work/TEMPORARY/DDC_test/smartgen\mult1
GEN_BEHV_MODULE:T
SMARTGEN_DIE:IP4X3M1
SMARTGEN_PACKAGE:fg484
AGENIII_IS_SUBPROJECT_LIBERO:T
WIDTHA:16
WIDTHB:16
REPRESENTATION:SIGNED
CLK_EDGE:RISE
MAXPGEN:0
PIPES:0
INST_FA:1
HYBRID:0
DEBUG:0
