Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> Reading design: main.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "main.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "main"
Output Format                      : NGC
Target Device                      : xc4vsx25-10-ff668

---- Source Options
Top Module Name                    : main
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 32
Number of Regional Clock Buffers   : 16
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "key_scan.v" in library work
Compiling verilog file "clk_div.v" in library work
Module <key_scan> compiled
Compiling verilog file "main.v" in library work
Module <clk_div> compiled
Module <main> compiled
No errors in compilation
Analysis of file <"main.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <main> in library <work>.

Analyzing hierarchy for module <clk_div> in library <work>.

Analyzing hierarchy for module <key_scan> in library <work>.


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <main>.
Module <main> is correct for synthesis.
 
Analyzing module <clk_div> in library <work>.
Module <clk_div> is correct for synthesis.
 
Analyzing module <key_scan> in library <work>.
Module <key_scan> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <clk_div>.
    Related source file is "clk_div.v".
    Found 1-bit register for signal <clk_new>.
    Found 32-bit up counter for signal <counter_reg1>.
    Summary:
	inferred   1 Counter(s).
	inferred   1 D-type flip-flop(s).
Unit <clk_div> synthesized.


Synthesizing Unit <key_scan>.
    Related source file is "key_scan.v".
    Found finite state machine <FSM_0> for signal <flag>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 4                                              |
    | Inputs             | 0                                              |
    | Outputs            | 4                                              |
    | Clock              | clk                       (rising_edge)        |
    | Power Up State     | 00                                             |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 4-bit register for signal <col>.
    Found 4-bit register for signal <data>.
    Found 1-bit register for signal <f>.
    Found 10-bit comparator equal for signal <f$cmp_eq0000> created at line 56.
    Found 10-bit register for signal <last>.
    Found 6-bit register for signal <new_key_in>.
    Found 10-bit register for signal <now>.
    Found 4-bit register for signal <scan>.
    Found 32-bit up counter for signal <twenties>.
    Found 10-bit comparator not equal for signal <twenties$cmp_ne0000> created at line 56.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred   1 Counter(s).
	inferred  39 D-type flip-flop(s).
	inferred   2 Comparator(s).
Unit <key_scan> synthesized.


Synthesizing Unit <main>.
    Related source file is "main.v".
    Found 16x7-bit ROM for signal <seg$mux0000> created at line 47.
    Found 7-bit register for signal <seg>.
    Summary:
	inferred   1 ROM(s).
	inferred   7 D-type flip-flop(s).
Unit <main> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 16x7-bit ROM                                          : 1
# Counters                                             : 2
 32-bit up counter                                     : 2
# Registers                                            : 9
 1-bit register                                        : 2
 10-bit register                                       : 2
 4-bit register                                        : 3
 6-bit register                                        : 1
 7-bit register                                        : 1
# Comparators                                          : 2
 10-bit comparator equal                               : 1
 10-bit comparator not equal                           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <U2/flag/FSM> on signal <flag[1:4]> with one-hot encoding.
-------------------
 State | Encoding
-------------------
 00    | 0001
 01    | 0010
 10    | 0100
 11    | 1000
-------------------

Synthesizing (advanced) Unit <main>.
INFO:Xst:3034 - In order to maximize performance and save block RAM resources, the small ROM <Mrom_seg_mux0000> will be implemented on LUT. If you want to force its implementation on block, use option/constraint rom_style.
Unit <main> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 1
# ROMs                                                 : 1
 16x7-bit ROM                                          : 1
# Counters                                             : 2
 32-bit up counter                                     : 2
# Registers                                            : 47
 Flip-Flops                                            : 47
# Comparators                                          : 2
 10-bit comparator equal                               : 1
 10-bit comparator not equal                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <main> ...

Optimizing unit <key_scan> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block main, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 115
 Flip-Flops                                            : 115

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : main.ngr
Top Level Output File Name         : main
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 21

Cell Usage :
# BELS                             : 284
#      GND                         : 1
#      INV                         : 4
#      LUT1                        : 62
#      LUT2                        : 4
#      LUT2_L                      : 2
#      LUT3                        : 7
#      LUT3_L                      : 2
#      LUT4                        : 46
#      LUT4_D                      : 1
#      LUT4_L                      : 6
#      MUXCY                       : 83
#      MUXF5                       : 1
#      VCC                         : 1
#      XORCY                       : 64
# FlipFlops/Latches                : 115
#      FD                          : 20
#      FDE                         : 22
#      FDE_1                       : 4
#      FDR                         : 37
#      FDRE                        : 32
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 20
#      IBUF                        : 6
#      OBUF                        : 14
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 4vsx25ff668-10 

 Number of Slices:                       83  out of  10240     0%  
 Number of Slice Flip Flops:            115  out of  20480     0%  
 Number of 4 input LUTs:                134  out of  20480     0%  
 Number of IOs:                          21
 Number of bonded IOBs:                  21  out of    320     6%  
 Number of GCLKs:                         2  out of     32     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
U1/clk_new1                        | BUFG                   | 82    |
clk                                | BUFGP                  | 33    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -10

   Minimum period: 5.744ns (Maximum Frequency: 174.083MHz)
   Minimum input arrival time before clock: 5.490ns
   Maximum output required time after clock: 4.692ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'U1/clk_new1'
  Clock period: 5.744ns (frequency: 174.083MHz)
  Total number of paths / destination ports: 3149 / 128
-------------------------------------------------------------------------
Delay:               2.872ns (Levels of Logic = 3)
  Source:            U2/col_1 (FF)
  Destination:       U2/data_0 (FF)
  Source Clock:      U1/clk_new1 rising
  Destination Clock: U1/clk_new1 falling

  Data Path: U2/col_1 to U2/data_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              7   0.360   0.641  U2/col_1 (U2/col_1)
     LUT2:I0->O            1   0.195   0.741  U2/data_mux0000<3>98 (U2/data_mux0000<3>98)
     LUT4:I0->O            1   0.195   0.523  U2/data_mux0000<3>117 (U2/data_mux0000<3>117)
     LUT4:I3->O            1   0.195   0.000  U2/data_mux0000<3>200 (U2/data_mux0000<3>)
     FDE_1:D                   0.022          U2/data_0
    ----------------------------------------
    Total                      2.872ns (0.967ns logic, 1.905ns route)
                                       (33.7% logic, 66.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 4.203ns (frequency: 237.901MHz)
  Total number of paths / destination ports: 1585 / 66
-------------------------------------------------------------------------
Delay:               4.203ns (Levels of Logic = 9)
  Source:            U1/counter_reg1_8 (FF)
  Destination:       U1/counter_reg1_0 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: U1/counter_reg1_8 to U1/counter_reg1_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.360   0.758  U1/counter_reg1_8 (U1/counter_reg1_8)
     LUT4:I0->O            1   0.195   0.000  U1/clk_new_cmp_eq0000_wg_lut<0> (U1/clk_new_cmp_eq0000_wg_lut<0>)
     MUXCY:S->O            1   0.366   0.000  U1/clk_new_cmp_eq0000_wg_cy<0> (U1/clk_new_cmp_eq0000_wg_cy<0>)
     MUXCY:CI->O           1   0.045   0.000  U1/clk_new_cmp_eq0000_wg_cy<1> (U1/clk_new_cmp_eq0000_wg_cy<1>)
     MUXCY:CI->O           1   0.045   0.000  U1/clk_new_cmp_eq0000_wg_cy<2> (U1/clk_new_cmp_eq0000_wg_cy<2>)
     MUXCY:CI->O           1   0.045   0.000  U1/clk_new_cmp_eq0000_wg_cy<3> (U1/clk_new_cmp_eq0000_wg_cy<3>)
     MUXCY:CI->O           1   0.045   0.000  U1/clk_new_cmp_eq0000_wg_cy<4> (U1/clk_new_cmp_eq0000_wg_cy<4>)
     MUXCY:CI->O           1   0.045   0.000  U1/clk_new_cmp_eq0000_wg_cy<5> (U1/clk_new_cmp_eq0000_wg_cy<5>)
     MUXCY:CI->O           1   0.045   0.000  U1/clk_new_cmp_eq0000_wg_cy<6> (U1/clk_new_cmp_eq0000_wg_cy<6>)
     MUXCY:CI->O          33   0.263   0.932  U1/clk_new_cmp_eq0000_wg_cy<7> (U1/clk_new_cmp_eq0000)
     FDR:R                     1.062          U1/counter_reg1_0
    ----------------------------------------
    Total                      4.203ns (2.514ns logic, 1.690ns route)
                                       (59.8% logic, 40.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'U1/clk_new1'
  Total number of paths / destination ports: 522 / 97
-------------------------------------------------------------------------
Offset:              5.490ns (Levels of Logic = 4)
  Source:            key_in<2> (PAD)
  Destination:       U2/twenties_31 (FF)
  Destination Clock: U1/clk_new1 rising

  Data Path: key_in<2> to U2/twenties_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   0.965   0.703  key_in_2_IBUF (key_in_2_IBUF)
     LUT3:I0->O            2   0.195   0.540  U2/new_key_in_cmp_eq0000_SW0 (N11)
     LUT4:I3->O            3   0.195   0.703  U2/new_key_in_cmp_eq0000 (U2/new_key_in_cmp_eq0000)
     LUT3:I0->O           33   0.195   0.932  U2/f_not00011 (U2/f_not0001)
     FDRE:R                    1.062          U2/twenties_0
    ----------------------------------------
    Total                      5.490ns (2.612ns logic, 2.878ns route)
                                       (47.6% logic, 52.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'U1/clk_new1'
  Total number of paths / destination ports: 11 / 11
-------------------------------------------------------------------------
Offset:              4.692ns (Levels of Logic = 1)
  Source:            U2/scan_3 (FF)
  Destination:       key_out<3> (PAD)
  Source Clock:      U1/clk_new1 rising

  Data Path: U2/scan_3 to key_out<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              3   0.360   0.375  U2/scan_3 (U2/scan_3)
     OBUF:I->O                 3.957          key_out_3_OBUF (key_out<3>)
    ----------------------------------------
    Total                      4.692ns (4.317ns logic, 0.375ns route)
                                       (92.0% logic, 8.0% route)

=========================================================================


Total REAL time to Xst completion: 5.00 secs
Total CPU time to Xst completion: 5.24 secs
 
--> 

Total memory usage is 4530260 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    1 (   0 filtered)

