# do proc_uniciclo.do
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:09:40 on Nov 14,2020
# vlog -work work proc_uniciclo.vo 
# -- Compiling module Controlador
# 
# Top level modules:
# 	Controlador
# End time: 00:09:40 on Nov 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:09:40 on Nov 14,2020
# vlog -work work controladorTeste.vwf.vt 
# -- Compiling module Controlador_vlg_vec_tst
# 
# Top level modules:
# 	Controlador_vlg_vec_tst
# End time: 00:09:40 on Nov 14,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -c -t 1ps -L cyclonev_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.Controlador_vlg_vec_tst 
# Start time: 00:09:41 on Nov 14,2020
# Loading work.Controlador_vlg_vec_tst
# Loading work.Controlador
# Loading cyclonev_ver.cyclonev_io_obuf
# Loading cyclonev_ver.cyclonev_io_ibuf
# Loading cyclonev_ver.cyclonev_lcell_comb
# after#23
# ** Note: $finish    : controladorTeste.vwf.vt(60)
#    Time: 1 us  Iteration: 0  Instance: /Controlador_vlg_vec_tst
# End time: 00:09:42 on Nov 14,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
