
step_6_adc_dma_data_acquisition.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005b9c  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000248  08005d3c  08005d3c  00006d3c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005f84  08005f84  000070a8  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08005f84  08005f84  00006f84  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08005f8c  08005f8c  000070a8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005f8c  08005f8c  00006f8c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08005f90  08005f90  00006f90  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000000a8  20000000  08005f94  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000334  200000a8  0800603c  000070a8  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200003dc  0800603c  000073dc  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000070a8  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000f124  00000000  00000000  000070d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002768  00000000  00000000  000161fc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000e18  00000000  00000000  00018968  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000ae5  00000000  00000000  00019780  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00017cb6  00000000  00000000  0001a265  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00010e0e  00000000  00000000  00031f1b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000905ee  00000000  00000000  00042d29  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000d3317  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000044fc  00000000  00000000  000d335c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000007d  00000000  00000000  000d7858  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200000a8 	.word	0x200000a8
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08005d24 	.word	0x08005d24

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200000ac 	.word	0x200000ac
 80001dc:	08005d24 	.word	0x08005d24

080001e0 <strcmp>:
 80001e0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001e4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001e8:	2a01      	cmp	r2, #1
 80001ea:	bf28      	it	cs
 80001ec:	429a      	cmpcs	r2, r3
 80001ee:	d0f7      	beq.n	80001e0 <strcmp>
 80001f0:	1ad0      	subs	r0, r2, r3
 80001f2:	4770      	bx	lr

080001f4 <strlen>:
 80001f4:	4603      	mov	r3, r0
 80001f6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001fa:	2a00      	cmp	r2, #0
 80001fc:	d1fb      	bne.n	80001f6 <strlen+0x2>
 80001fe:	1a18      	subs	r0, r3, r0
 8000200:	3801      	subs	r0, #1
 8000202:	4770      	bx	lr
	...

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <__aeabi_uldivmod>:
 80002b0:	b953      	cbnz	r3, 80002c8 <__aeabi_uldivmod+0x18>
 80002b2:	b94a      	cbnz	r2, 80002c8 <__aeabi_uldivmod+0x18>
 80002b4:	2900      	cmp	r1, #0
 80002b6:	bf08      	it	eq
 80002b8:	2800      	cmpeq	r0, #0
 80002ba:	bf1c      	itt	ne
 80002bc:	f04f 31ff 	movne.w	r1, #4294967295
 80002c0:	f04f 30ff 	movne.w	r0, #4294967295
 80002c4:	f000 b988 	b.w	80005d8 <__aeabi_idiv0>
 80002c8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002cc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002d0:	f000 f806 	bl	80002e0 <__udivmoddi4>
 80002d4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002d8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002dc:	b004      	add	sp, #16
 80002de:	4770      	bx	lr

080002e0 <__udivmoddi4>:
 80002e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002e4:	9d08      	ldr	r5, [sp, #32]
 80002e6:	468e      	mov	lr, r1
 80002e8:	4604      	mov	r4, r0
 80002ea:	4688      	mov	r8, r1
 80002ec:	2b00      	cmp	r3, #0
 80002ee:	d14a      	bne.n	8000386 <__udivmoddi4+0xa6>
 80002f0:	428a      	cmp	r2, r1
 80002f2:	4617      	mov	r7, r2
 80002f4:	d962      	bls.n	80003bc <__udivmoddi4+0xdc>
 80002f6:	fab2 f682 	clz	r6, r2
 80002fa:	b14e      	cbz	r6, 8000310 <__udivmoddi4+0x30>
 80002fc:	f1c6 0320 	rsb	r3, r6, #32
 8000300:	fa01 f806 	lsl.w	r8, r1, r6
 8000304:	fa20 f303 	lsr.w	r3, r0, r3
 8000308:	40b7      	lsls	r7, r6
 800030a:	ea43 0808 	orr.w	r8, r3, r8
 800030e:	40b4      	lsls	r4, r6
 8000310:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000314:	fa1f fc87 	uxth.w	ip, r7
 8000318:	fbb8 f1fe 	udiv	r1, r8, lr
 800031c:	0c23      	lsrs	r3, r4, #16
 800031e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000322:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000326:	fb01 f20c 	mul.w	r2, r1, ip
 800032a:	429a      	cmp	r2, r3
 800032c:	d909      	bls.n	8000342 <__udivmoddi4+0x62>
 800032e:	18fb      	adds	r3, r7, r3
 8000330:	f101 30ff 	add.w	r0, r1, #4294967295
 8000334:	f080 80ea 	bcs.w	800050c <__udivmoddi4+0x22c>
 8000338:	429a      	cmp	r2, r3
 800033a:	f240 80e7 	bls.w	800050c <__udivmoddi4+0x22c>
 800033e:	3902      	subs	r1, #2
 8000340:	443b      	add	r3, r7
 8000342:	1a9a      	subs	r2, r3, r2
 8000344:	b2a3      	uxth	r3, r4
 8000346:	fbb2 f0fe 	udiv	r0, r2, lr
 800034a:	fb0e 2210 	mls	r2, lr, r0, r2
 800034e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000352:	fb00 fc0c 	mul.w	ip, r0, ip
 8000356:	459c      	cmp	ip, r3
 8000358:	d909      	bls.n	800036e <__udivmoddi4+0x8e>
 800035a:	18fb      	adds	r3, r7, r3
 800035c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000360:	f080 80d6 	bcs.w	8000510 <__udivmoddi4+0x230>
 8000364:	459c      	cmp	ip, r3
 8000366:	f240 80d3 	bls.w	8000510 <__udivmoddi4+0x230>
 800036a:	443b      	add	r3, r7
 800036c:	3802      	subs	r0, #2
 800036e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000372:	eba3 030c 	sub.w	r3, r3, ip
 8000376:	2100      	movs	r1, #0
 8000378:	b11d      	cbz	r5, 8000382 <__udivmoddi4+0xa2>
 800037a:	40f3      	lsrs	r3, r6
 800037c:	2200      	movs	r2, #0
 800037e:	e9c5 3200 	strd	r3, r2, [r5]
 8000382:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000386:	428b      	cmp	r3, r1
 8000388:	d905      	bls.n	8000396 <__udivmoddi4+0xb6>
 800038a:	b10d      	cbz	r5, 8000390 <__udivmoddi4+0xb0>
 800038c:	e9c5 0100 	strd	r0, r1, [r5]
 8000390:	2100      	movs	r1, #0
 8000392:	4608      	mov	r0, r1
 8000394:	e7f5      	b.n	8000382 <__udivmoddi4+0xa2>
 8000396:	fab3 f183 	clz	r1, r3
 800039a:	2900      	cmp	r1, #0
 800039c:	d146      	bne.n	800042c <__udivmoddi4+0x14c>
 800039e:	4573      	cmp	r3, lr
 80003a0:	d302      	bcc.n	80003a8 <__udivmoddi4+0xc8>
 80003a2:	4282      	cmp	r2, r0
 80003a4:	f200 8105 	bhi.w	80005b2 <__udivmoddi4+0x2d2>
 80003a8:	1a84      	subs	r4, r0, r2
 80003aa:	eb6e 0203 	sbc.w	r2, lr, r3
 80003ae:	2001      	movs	r0, #1
 80003b0:	4690      	mov	r8, r2
 80003b2:	2d00      	cmp	r5, #0
 80003b4:	d0e5      	beq.n	8000382 <__udivmoddi4+0xa2>
 80003b6:	e9c5 4800 	strd	r4, r8, [r5]
 80003ba:	e7e2      	b.n	8000382 <__udivmoddi4+0xa2>
 80003bc:	2a00      	cmp	r2, #0
 80003be:	f000 8090 	beq.w	80004e2 <__udivmoddi4+0x202>
 80003c2:	fab2 f682 	clz	r6, r2
 80003c6:	2e00      	cmp	r6, #0
 80003c8:	f040 80a4 	bne.w	8000514 <__udivmoddi4+0x234>
 80003cc:	1a8a      	subs	r2, r1, r2
 80003ce:	0c03      	lsrs	r3, r0, #16
 80003d0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003d4:	b280      	uxth	r0, r0
 80003d6:	b2bc      	uxth	r4, r7
 80003d8:	2101      	movs	r1, #1
 80003da:	fbb2 fcfe 	udiv	ip, r2, lr
 80003de:	fb0e 221c 	mls	r2, lr, ip, r2
 80003e2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003e6:	fb04 f20c 	mul.w	r2, r4, ip
 80003ea:	429a      	cmp	r2, r3
 80003ec:	d907      	bls.n	80003fe <__udivmoddi4+0x11e>
 80003ee:	18fb      	adds	r3, r7, r3
 80003f0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80003f4:	d202      	bcs.n	80003fc <__udivmoddi4+0x11c>
 80003f6:	429a      	cmp	r2, r3
 80003f8:	f200 80e0 	bhi.w	80005bc <__udivmoddi4+0x2dc>
 80003fc:	46c4      	mov	ip, r8
 80003fe:	1a9b      	subs	r3, r3, r2
 8000400:	fbb3 f2fe 	udiv	r2, r3, lr
 8000404:	fb0e 3312 	mls	r3, lr, r2, r3
 8000408:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800040c:	fb02 f404 	mul.w	r4, r2, r4
 8000410:	429c      	cmp	r4, r3
 8000412:	d907      	bls.n	8000424 <__udivmoddi4+0x144>
 8000414:	18fb      	adds	r3, r7, r3
 8000416:	f102 30ff 	add.w	r0, r2, #4294967295
 800041a:	d202      	bcs.n	8000422 <__udivmoddi4+0x142>
 800041c:	429c      	cmp	r4, r3
 800041e:	f200 80ca 	bhi.w	80005b6 <__udivmoddi4+0x2d6>
 8000422:	4602      	mov	r2, r0
 8000424:	1b1b      	subs	r3, r3, r4
 8000426:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800042a:	e7a5      	b.n	8000378 <__udivmoddi4+0x98>
 800042c:	f1c1 0620 	rsb	r6, r1, #32
 8000430:	408b      	lsls	r3, r1
 8000432:	fa22 f706 	lsr.w	r7, r2, r6
 8000436:	431f      	orrs	r7, r3
 8000438:	fa0e f401 	lsl.w	r4, lr, r1
 800043c:	fa20 f306 	lsr.w	r3, r0, r6
 8000440:	fa2e fe06 	lsr.w	lr, lr, r6
 8000444:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000448:	4323      	orrs	r3, r4
 800044a:	fa00 f801 	lsl.w	r8, r0, r1
 800044e:	fa1f fc87 	uxth.w	ip, r7
 8000452:	fbbe f0f9 	udiv	r0, lr, r9
 8000456:	0c1c      	lsrs	r4, r3, #16
 8000458:	fb09 ee10 	mls	lr, r9, r0, lr
 800045c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000460:	fb00 fe0c 	mul.w	lr, r0, ip
 8000464:	45a6      	cmp	lr, r4
 8000466:	fa02 f201 	lsl.w	r2, r2, r1
 800046a:	d909      	bls.n	8000480 <__udivmoddi4+0x1a0>
 800046c:	193c      	adds	r4, r7, r4
 800046e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000472:	f080 809c 	bcs.w	80005ae <__udivmoddi4+0x2ce>
 8000476:	45a6      	cmp	lr, r4
 8000478:	f240 8099 	bls.w	80005ae <__udivmoddi4+0x2ce>
 800047c:	3802      	subs	r0, #2
 800047e:	443c      	add	r4, r7
 8000480:	eba4 040e 	sub.w	r4, r4, lr
 8000484:	fa1f fe83 	uxth.w	lr, r3
 8000488:	fbb4 f3f9 	udiv	r3, r4, r9
 800048c:	fb09 4413 	mls	r4, r9, r3, r4
 8000490:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000494:	fb03 fc0c 	mul.w	ip, r3, ip
 8000498:	45a4      	cmp	ip, r4
 800049a:	d908      	bls.n	80004ae <__udivmoddi4+0x1ce>
 800049c:	193c      	adds	r4, r7, r4
 800049e:	f103 3eff 	add.w	lr, r3, #4294967295
 80004a2:	f080 8082 	bcs.w	80005aa <__udivmoddi4+0x2ca>
 80004a6:	45a4      	cmp	ip, r4
 80004a8:	d97f      	bls.n	80005aa <__udivmoddi4+0x2ca>
 80004aa:	3b02      	subs	r3, #2
 80004ac:	443c      	add	r4, r7
 80004ae:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80004b2:	eba4 040c 	sub.w	r4, r4, ip
 80004b6:	fba0 ec02 	umull	lr, ip, r0, r2
 80004ba:	4564      	cmp	r4, ip
 80004bc:	4673      	mov	r3, lr
 80004be:	46e1      	mov	r9, ip
 80004c0:	d362      	bcc.n	8000588 <__udivmoddi4+0x2a8>
 80004c2:	d05f      	beq.n	8000584 <__udivmoddi4+0x2a4>
 80004c4:	b15d      	cbz	r5, 80004de <__udivmoddi4+0x1fe>
 80004c6:	ebb8 0203 	subs.w	r2, r8, r3
 80004ca:	eb64 0409 	sbc.w	r4, r4, r9
 80004ce:	fa04 f606 	lsl.w	r6, r4, r6
 80004d2:	fa22 f301 	lsr.w	r3, r2, r1
 80004d6:	431e      	orrs	r6, r3
 80004d8:	40cc      	lsrs	r4, r1
 80004da:	e9c5 6400 	strd	r6, r4, [r5]
 80004de:	2100      	movs	r1, #0
 80004e0:	e74f      	b.n	8000382 <__udivmoddi4+0xa2>
 80004e2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004e6:	0c01      	lsrs	r1, r0, #16
 80004e8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004ec:	b280      	uxth	r0, r0
 80004ee:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004f2:	463b      	mov	r3, r7
 80004f4:	4638      	mov	r0, r7
 80004f6:	463c      	mov	r4, r7
 80004f8:	46b8      	mov	r8, r7
 80004fa:	46be      	mov	lr, r7
 80004fc:	2620      	movs	r6, #32
 80004fe:	fbb1 f1f7 	udiv	r1, r1, r7
 8000502:	eba2 0208 	sub.w	r2, r2, r8
 8000506:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800050a:	e766      	b.n	80003da <__udivmoddi4+0xfa>
 800050c:	4601      	mov	r1, r0
 800050e:	e718      	b.n	8000342 <__udivmoddi4+0x62>
 8000510:	4610      	mov	r0, r2
 8000512:	e72c      	b.n	800036e <__udivmoddi4+0x8e>
 8000514:	f1c6 0220 	rsb	r2, r6, #32
 8000518:	fa2e f302 	lsr.w	r3, lr, r2
 800051c:	40b7      	lsls	r7, r6
 800051e:	40b1      	lsls	r1, r6
 8000520:	fa20 f202 	lsr.w	r2, r0, r2
 8000524:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000528:	430a      	orrs	r2, r1
 800052a:	fbb3 f8fe 	udiv	r8, r3, lr
 800052e:	b2bc      	uxth	r4, r7
 8000530:	fb0e 3318 	mls	r3, lr, r8, r3
 8000534:	0c11      	lsrs	r1, r2, #16
 8000536:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800053a:	fb08 f904 	mul.w	r9, r8, r4
 800053e:	40b0      	lsls	r0, r6
 8000540:	4589      	cmp	r9, r1
 8000542:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000546:	b280      	uxth	r0, r0
 8000548:	d93e      	bls.n	80005c8 <__udivmoddi4+0x2e8>
 800054a:	1879      	adds	r1, r7, r1
 800054c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000550:	d201      	bcs.n	8000556 <__udivmoddi4+0x276>
 8000552:	4589      	cmp	r9, r1
 8000554:	d81f      	bhi.n	8000596 <__udivmoddi4+0x2b6>
 8000556:	eba1 0109 	sub.w	r1, r1, r9
 800055a:	fbb1 f9fe 	udiv	r9, r1, lr
 800055e:	fb09 f804 	mul.w	r8, r9, r4
 8000562:	fb0e 1119 	mls	r1, lr, r9, r1
 8000566:	b292      	uxth	r2, r2
 8000568:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800056c:	4542      	cmp	r2, r8
 800056e:	d229      	bcs.n	80005c4 <__udivmoddi4+0x2e4>
 8000570:	18ba      	adds	r2, r7, r2
 8000572:	f109 31ff 	add.w	r1, r9, #4294967295
 8000576:	d2c4      	bcs.n	8000502 <__udivmoddi4+0x222>
 8000578:	4542      	cmp	r2, r8
 800057a:	d2c2      	bcs.n	8000502 <__udivmoddi4+0x222>
 800057c:	f1a9 0102 	sub.w	r1, r9, #2
 8000580:	443a      	add	r2, r7
 8000582:	e7be      	b.n	8000502 <__udivmoddi4+0x222>
 8000584:	45f0      	cmp	r8, lr
 8000586:	d29d      	bcs.n	80004c4 <__udivmoddi4+0x1e4>
 8000588:	ebbe 0302 	subs.w	r3, lr, r2
 800058c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000590:	3801      	subs	r0, #1
 8000592:	46e1      	mov	r9, ip
 8000594:	e796      	b.n	80004c4 <__udivmoddi4+0x1e4>
 8000596:	eba7 0909 	sub.w	r9, r7, r9
 800059a:	4449      	add	r1, r9
 800059c:	f1a8 0c02 	sub.w	ip, r8, #2
 80005a0:	fbb1 f9fe 	udiv	r9, r1, lr
 80005a4:	fb09 f804 	mul.w	r8, r9, r4
 80005a8:	e7db      	b.n	8000562 <__udivmoddi4+0x282>
 80005aa:	4673      	mov	r3, lr
 80005ac:	e77f      	b.n	80004ae <__udivmoddi4+0x1ce>
 80005ae:	4650      	mov	r0, sl
 80005b0:	e766      	b.n	8000480 <__udivmoddi4+0x1a0>
 80005b2:	4608      	mov	r0, r1
 80005b4:	e6fd      	b.n	80003b2 <__udivmoddi4+0xd2>
 80005b6:	443b      	add	r3, r7
 80005b8:	3a02      	subs	r2, #2
 80005ba:	e733      	b.n	8000424 <__udivmoddi4+0x144>
 80005bc:	f1ac 0c02 	sub.w	ip, ip, #2
 80005c0:	443b      	add	r3, r7
 80005c2:	e71c      	b.n	80003fe <__udivmoddi4+0x11e>
 80005c4:	4649      	mov	r1, r9
 80005c6:	e79c      	b.n	8000502 <__udivmoddi4+0x222>
 80005c8:	eba1 0109 	sub.w	r1, r1, r9
 80005cc:	46c4      	mov	ip, r8
 80005ce:	fbb1 f9fe 	udiv	r9, r1, lr
 80005d2:	fb09 f804 	mul.w	r8, r9, r4
 80005d6:	e7c4      	b.n	8000562 <__udivmoddi4+0x282>

080005d8 <__aeabi_idiv0>:
 80005d8:	4770      	bx	lr
 80005da:	bf00      	nop

080005dc <console_write>:
static char line_buf[LINE_BUF_SIZE];
static uint8_t line_len = 0;

static void console_process_bytes(uint8_t *data, uint16_t len);

static void console_write(const char *s) {
 80005dc:	b580      	push	{r7, lr}
 80005de:	b082      	sub	sp, #8
 80005e0:	af00      	add	r7, sp, #0
 80005e2:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart2, (uint8_t*) s, strlen(s),
 80005e4:	6878      	ldr	r0, [r7, #4]
 80005e6:	f7ff fe05 	bl	80001f4 <strlen>
 80005ea:	4603      	mov	r3, r0
 80005ec:	b29a      	uxth	r2, r3
 80005ee:	f04f 33ff 	mov.w	r3, #4294967295
 80005f2:	6879      	ldr	r1, [r7, #4]
 80005f4:	4803      	ldr	r0, [pc, #12]	@ (8000604 <console_write+0x28>)
 80005f6:	f002 ffed 	bl	80035d4 <HAL_UART_Transmit>
	HAL_MAX_DELAY);
}
 80005fa:	bf00      	nop
 80005fc:	3708      	adds	r7, #8
 80005fe:	46bd      	mov	sp, r7
 8000600:	bd80      	pop	{r7, pc}
 8000602:	bf00      	nop
 8000604:	200001e4 	.word	0x200001e4

08000608 <console_prompt>:

static void console_prompt(void) {
 8000608:	b580      	push	{r7, lr}
 800060a:	af00      	add	r7, sp, #0
	HAL_UART_Transmit(&huart2, (uint8_t*) "> ", 2,
 800060c:	f04f 33ff 	mov.w	r3, #4294967295
 8000610:	2202      	movs	r2, #2
 8000612:	4904      	ldr	r1, [pc, #16]	@ (8000624 <console_prompt+0x1c>)
 8000614:	4804      	ldr	r0, [pc, #16]	@ (8000628 <console_prompt+0x20>)
 8000616:	f002 ffdd 	bl	80035d4 <HAL_UART_Transmit>
	HAL_MAX_DELAY);
	console_write("\r\n");
 800061a:	4804      	ldr	r0, [pc, #16]	@ (800062c <console_prompt+0x24>)
 800061c:	f7ff ffde 	bl	80005dc <console_write>
}
 8000620:	bf00      	nop
 8000622:	bd80      	pop	{r7, pc}
 8000624:	08005d9c 	.word	0x08005d9c
 8000628:	200001e4 	.word	0x200001e4
 800062c:	08005da0 	.word	0x08005da0

08000630 <console_handle_command>:

static void console_handle_command(char *cmd) {
 8000630:	b580      	push	{r7, lr}
 8000632:	b08e      	sub	sp, #56	@ 0x38
 8000634:	af00      	add	r7, sp, #0
 8000636:	6078      	str	r0, [r7, #4]
	char *argv[8];
	int argc = 0;
 8000638:	2300      	movs	r3, #0
 800063a:	637b      	str	r3, [r7, #52]	@ 0x34

	char *token = strtok(cmd, " ");
 800063c:	4926      	ldr	r1, [pc, #152]	@ (80006d8 <console_handle_command+0xa8>)
 800063e:	6878      	ldr	r0, [r7, #4]
 8000640:	f004 face 	bl	8004be0 <strtok>
 8000644:	6338      	str	r0, [r7, #48]	@ 0x30
	while (token && argc < 8) {
 8000646:	e00d      	b.n	8000664 <console_handle_command+0x34>
		argv[argc++] = token;
 8000648:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800064a:	1c5a      	adds	r2, r3, #1
 800064c:	637a      	str	r2, [r7, #52]	@ 0x34
 800064e:	009b      	lsls	r3, r3, #2
 8000650:	3338      	adds	r3, #56	@ 0x38
 8000652:	443b      	add	r3, r7
 8000654:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8000656:	f843 2c2c 	str.w	r2, [r3, #-44]
		token = strtok(NULL, " ");
 800065a:	491f      	ldr	r1, [pc, #124]	@ (80006d8 <console_handle_command+0xa8>)
 800065c:	2000      	movs	r0, #0
 800065e:	f004 fabf 	bl	8004be0 <strtok>
 8000662:	6338      	str	r0, [r7, #48]	@ 0x30
	while (token && argc < 8) {
 8000664:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000666:	2b00      	cmp	r3, #0
 8000668:	d002      	beq.n	8000670 <console_handle_command+0x40>
 800066a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800066c:	2b07      	cmp	r3, #7
 800066e:	ddeb      	ble.n	8000648 <console_handle_command+0x18>
	}

	if (argc == 0)
 8000670:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000672:	2b00      	cmp	r3, #0
 8000674:	d02c      	beq.n	80006d0 <console_handle_command+0xa0>
		return;

	for (size_t i = 0; i < CMD_COUNT; i++) {
 8000676:	2300      	movs	r3, #0
 8000678:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800067a:	e020      	b.n	80006be <console_handle_command+0x8e>
		if (strcmp(argv[0], cmd_table[i].name) == 0) {
 800067c:	68f8      	ldr	r0, [r7, #12]
 800067e:	4917      	ldr	r1, [pc, #92]	@ (80006dc <console_handle_command+0xac>)
 8000680:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8000682:	4613      	mov	r3, r2
 8000684:	005b      	lsls	r3, r3, #1
 8000686:	4413      	add	r3, r2
 8000688:	009b      	lsls	r3, r3, #2
 800068a:	440b      	add	r3, r1
 800068c:	681b      	ldr	r3, [r3, #0]
 800068e:	4619      	mov	r1, r3
 8000690:	f7ff fda6 	bl	80001e0 <strcmp>
 8000694:	4603      	mov	r3, r0
 8000696:	2b00      	cmp	r3, #0
 8000698:	d10e      	bne.n	80006b8 <console_handle_command+0x88>
			cmd_table[i].fn(argc, argv);
 800069a:	4910      	ldr	r1, [pc, #64]	@ (80006dc <console_handle_command+0xac>)
 800069c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800069e:	4613      	mov	r3, r2
 80006a0:	005b      	lsls	r3, r3, #1
 80006a2:	4413      	add	r3, r2
 80006a4:	009b      	lsls	r3, r3, #2
 80006a6:	440b      	add	r3, r1
 80006a8:	3304      	adds	r3, #4
 80006aa:	681b      	ldr	r3, [r3, #0]
 80006ac:	f107 020c 	add.w	r2, r7, #12
 80006b0:	4611      	mov	r1, r2
 80006b2:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 80006b4:	4798      	blx	r3
			return;
 80006b6:	e00c      	b.n	80006d2 <console_handle_command+0xa2>
	for (size_t i = 0; i < CMD_COUNT; i++) {
 80006b8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80006ba:	3301      	adds	r3, #1
 80006bc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80006be:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80006c0:	2b03      	cmp	r3, #3
 80006c2:	d9db      	bls.n	800067c <console_handle_command+0x4c>
		}
	}

	console_write("unknown command\r\n");
 80006c4:	4806      	ldr	r0, [pc, #24]	@ (80006e0 <console_handle_command+0xb0>)
 80006c6:	f7ff ff89 	bl	80005dc <console_write>
	console_prompt();
 80006ca:	f7ff ff9d 	bl	8000608 <console_prompt>
 80006ce:	e000      	b.n	80006d2 <console_handle_command+0xa2>
		return;
 80006d0:	bf00      	nop
}
 80006d2:	3738      	adds	r7, #56	@ 0x38
 80006d4:	46bd      	mov	sp, r7
 80006d6:	bd80      	pop	{r7, pc}
 80006d8:	08005da4 	.word	0x08005da4
 80006dc:	08005e54 	.word	0x08005e54
 80006e0:	08005da8 	.word	0x08005da8

080006e4 <console_init>:

void console_init(void) {
 80006e4:	b580      	push	{r7, lr}
 80006e6:	af00      	add	r7, sp, #0
	HAL_UART_Receive_DMA(&huart2, uart_rx_dma_buf,
 80006e8:	2280      	movs	r2, #128	@ 0x80
 80006ea:	4908      	ldr	r1, [pc, #32]	@ (800070c <console_init+0x28>)
 80006ec:	4808      	ldr	r0, [pc, #32]	@ (8000710 <console_init+0x2c>)
 80006ee:	f002 fffc 	bl	80036ea <HAL_UART_Receive_DMA>
	UART_RX_DMA_BUF_SIZE);

	__HAL_UART_ENABLE_IT(&huart2, UART_IT_IDLE);
 80006f2:	4b07      	ldr	r3, [pc, #28]	@ (8000710 <console_init+0x2c>)
 80006f4:	681b      	ldr	r3, [r3, #0]
 80006f6:	68da      	ldr	r2, [r3, #12]
 80006f8:	4b05      	ldr	r3, [pc, #20]	@ (8000710 <console_init+0x2c>)
 80006fa:	681b      	ldr	r3, [r3, #0]
 80006fc:	f042 0210 	orr.w	r2, r2, #16
 8000700:	60da      	str	r2, [r3, #12]

	console_prompt();
 8000702:	f7ff ff81 	bl	8000608 <console_prompt>
}
 8000706:	bf00      	nop
 8000708:	bd80      	pop	{r7, pc}
 800070a:	bf00      	nop
 800070c:	200000c4 	.word	0x200000c4
 8000710:	200001e4 	.word	0x200001e4

08000714 <task_console>:

void task_console(void) {
 8000714:	b580      	push	{r7, lr}
 8000716:	b082      	sub	sp, #8
 8000718:	af00      	add	r7, sp, #0
	if (!rx_pending)
 800071a:	4b23      	ldr	r3, [pc, #140]	@ (80007a8 <task_console+0x94>)
 800071c:	781b      	ldrb	r3, [r3, #0]
 800071e:	b2db      	uxtb	r3, r3
 8000720:	2b00      	cmp	r3, #0
 8000722:	d03c      	beq.n	800079e <task_console+0x8a>
		return;

	rx_pending = 0;
 8000724:	4b20      	ldr	r3, [pc, #128]	@ (80007a8 <task_console+0x94>)
 8000726:	2200      	movs	r2, #0
 8000728:	701a      	strb	r2, [r3, #0]

	uint16_t dma_pos =
	UART_RX_DMA_BUF_SIZE - __HAL_DMA_GET_COUNTER(huart2.hdmarx);
 800072a:	4b20      	ldr	r3, [pc, #128]	@ (80007ac <task_console+0x98>)
 800072c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800072e:	681b      	ldr	r3, [r3, #0]
 8000730:	685b      	ldr	r3, [r3, #4]
 8000732:	b29b      	uxth	r3, r3
	uint16_t dma_pos =
 8000734:	f1c3 0380 	rsb	r3, r3, #128	@ 0x80
 8000738:	80fb      	strh	r3, [r7, #6]

	if (dma_pos != dma_last_pos) {
 800073a:	4b1d      	ldr	r3, [pc, #116]	@ (80007b0 <task_console+0x9c>)
 800073c:	881b      	ldrh	r3, [r3, #0]
 800073e:	88fa      	ldrh	r2, [r7, #6]
 8000740:	429a      	cmp	r2, r3
 8000742:	d02d      	beq.n	80007a0 <task_console+0x8c>
		if (dma_pos > dma_last_pos) {
 8000744:	4b1a      	ldr	r3, [pc, #104]	@ (80007b0 <task_console+0x9c>)
 8000746:	881b      	ldrh	r3, [r3, #0]
 8000748:	88fa      	ldrh	r2, [r7, #6]
 800074a:	429a      	cmp	r2, r3
 800074c:	d90d      	bls.n	800076a <task_console+0x56>
			console_process_bytes(&uart_rx_dma_buf[dma_last_pos],
 800074e:	4b18      	ldr	r3, [pc, #96]	@ (80007b0 <task_console+0x9c>)
 8000750:	881b      	ldrh	r3, [r3, #0]
 8000752:	461a      	mov	r2, r3
 8000754:	4b17      	ldr	r3, [pc, #92]	@ (80007b4 <task_console+0xa0>)
 8000756:	18d0      	adds	r0, r2, r3
 8000758:	4b15      	ldr	r3, [pc, #84]	@ (80007b0 <task_console+0x9c>)
 800075a:	881b      	ldrh	r3, [r3, #0]
 800075c:	88fa      	ldrh	r2, [r7, #6]
 800075e:	1ad3      	subs	r3, r2, r3
 8000760:	b29b      	uxth	r3, r3
 8000762:	4619      	mov	r1, r3
 8000764:	f000 f828 	bl	80007b8 <console_process_bytes>
 8000768:	e015      	b.n	8000796 <task_console+0x82>
					dma_pos - dma_last_pos);
		} else {
			console_process_bytes(&uart_rx_dma_buf[dma_last_pos],
 800076a:	4b11      	ldr	r3, [pc, #68]	@ (80007b0 <task_console+0x9c>)
 800076c:	881b      	ldrh	r3, [r3, #0]
 800076e:	461a      	mov	r2, r3
 8000770:	4b10      	ldr	r3, [pc, #64]	@ (80007b4 <task_console+0xa0>)
 8000772:	441a      	add	r2, r3
 8000774:	4b0e      	ldr	r3, [pc, #56]	@ (80007b0 <task_console+0x9c>)
 8000776:	881b      	ldrh	r3, [r3, #0]
 8000778:	f1c3 0380 	rsb	r3, r3, #128	@ 0x80
 800077c:	b29b      	uxth	r3, r3
 800077e:	4619      	mov	r1, r3
 8000780:	4610      	mov	r0, r2
 8000782:	f000 f819 	bl	80007b8 <console_process_bytes>
			UART_RX_DMA_BUF_SIZE - dma_last_pos);
			if (dma_pos > 0) {
 8000786:	88fb      	ldrh	r3, [r7, #6]
 8000788:	2b00      	cmp	r3, #0
 800078a:	d004      	beq.n	8000796 <task_console+0x82>
				console_process_bytes(&uart_rx_dma_buf[0], dma_pos);
 800078c:	88fb      	ldrh	r3, [r7, #6]
 800078e:	4619      	mov	r1, r3
 8000790:	4808      	ldr	r0, [pc, #32]	@ (80007b4 <task_console+0xa0>)
 8000792:	f000 f811 	bl	80007b8 <console_process_bytes>
			}
		}
		dma_last_pos = dma_pos;
 8000796:	4a06      	ldr	r2, [pc, #24]	@ (80007b0 <task_console+0x9c>)
 8000798:	88fb      	ldrh	r3, [r7, #6]
 800079a:	8013      	strh	r3, [r2, #0]
 800079c:	e000      	b.n	80007a0 <task_console+0x8c>
		return;
 800079e:	bf00      	nop
	}
}
 80007a0:	3708      	adds	r7, #8
 80007a2:	46bd      	mov	sp, r7
 80007a4:	bd80      	pop	{r7, pc}
 80007a6:	bf00      	nop
 80007a8:	20000146 	.word	0x20000146
 80007ac:	200001e4 	.word	0x200001e4
 80007b0:	20000144 	.word	0x20000144
 80007b4:	200000c4 	.word	0x200000c4

080007b8 <console_process_bytes>:

static void console_process_bytes(uint8_t *data, uint16_t len) {
 80007b8:	b580      	push	{r7, lr}
 80007ba:	b084      	sub	sp, #16
 80007bc:	af00      	add	r7, sp, #0
 80007be:	6078      	str	r0, [r7, #4]
 80007c0:	460b      	mov	r3, r1
 80007c2:	807b      	strh	r3, [r7, #2]
	for (uint16_t i = 0; i < len; i++) {
 80007c4:	2300      	movs	r3, #0
 80007c6:	81fb      	strh	r3, [r7, #14]
 80007c8:	e059      	b.n	800087e <console_process_bytes+0xc6>
		char c = data[i];
 80007ca:	89fb      	ldrh	r3, [r7, #14]
 80007cc:	687a      	ldr	r2, [r7, #4]
 80007ce:	4413      	add	r3, r2
 80007d0:	781b      	ldrb	r3, [r3, #0]
 80007d2:	737b      	strb	r3, [r7, #13]

		/* ENTER */
		if (c == '\r' || c == '\n') {
 80007d4:	7b7b      	ldrb	r3, [r7, #13]
 80007d6:	2b0d      	cmp	r3, #13
 80007d8:	d002      	beq.n	80007e0 <console_process_bytes+0x28>
 80007da:	7b7b      	ldrb	r3, [r7, #13]
 80007dc:	2b0a      	cmp	r3, #10
 80007de:	d117      	bne.n	8000810 <console_process_bytes+0x58>
			HAL_UART_Transmit(&huart2, (uint8_t*) "\r\n", 2,
 80007e0:	f04f 33ff 	mov.w	r3, #4294967295
 80007e4:	2202      	movs	r2, #2
 80007e6:	492a      	ldr	r1, [pc, #168]	@ (8000890 <console_process_bytes+0xd8>)
 80007e8:	482a      	ldr	r0, [pc, #168]	@ (8000894 <console_process_bytes+0xdc>)
 80007ea:	f002 fef3 	bl	80035d4 <HAL_UART_Transmit>
			HAL_MAX_DELAY);

			if (line_len > 0) {
 80007ee:	4b2a      	ldr	r3, [pc, #168]	@ (8000898 <console_process_bytes+0xe0>)
 80007f0:	781b      	ldrb	r3, [r3, #0]
 80007f2:	2b00      	cmp	r3, #0
 80007f4:	d040      	beq.n	8000878 <console_process_bytes+0xc0>
				line_buf[line_len] = '\0';
 80007f6:	4b28      	ldr	r3, [pc, #160]	@ (8000898 <console_process_bytes+0xe0>)
 80007f8:	781b      	ldrb	r3, [r3, #0]
 80007fa:	461a      	mov	r2, r3
 80007fc:	4b27      	ldr	r3, [pc, #156]	@ (800089c <console_process_bytes+0xe4>)
 80007fe:	2100      	movs	r1, #0
 8000800:	5499      	strb	r1, [r3, r2]
				console_handle_command(line_buf);
 8000802:	4826      	ldr	r0, [pc, #152]	@ (800089c <console_process_bytes+0xe4>)
 8000804:	f7ff ff14 	bl	8000630 <console_handle_command>
				line_len = 0;
 8000808:	4b23      	ldr	r3, [pc, #140]	@ (8000898 <console_process_bytes+0xe0>)
 800080a:	2200      	movs	r2, #0
 800080c:	701a      	strb	r2, [r3, #0]
			if (line_len > 0) {
 800080e:	e033      	b.n	8000878 <console_process_bytes+0xc0>
			}
		}

		/* BACKSPACE */
		else if (c == 0x08 || c == 0x7F) {
 8000810:	7b7b      	ldrb	r3, [r7, #13]
 8000812:	2b08      	cmp	r3, #8
 8000814:	d002      	beq.n	800081c <console_process_bytes+0x64>
 8000816:	7b7b      	ldrb	r3, [r7, #13]
 8000818:	2b7f      	cmp	r3, #127	@ 0x7f
 800081a:	d111      	bne.n	8000840 <console_process_bytes+0x88>
			if (line_len > 0) {
 800081c:	4b1e      	ldr	r3, [pc, #120]	@ (8000898 <console_process_bytes+0xe0>)
 800081e:	781b      	ldrb	r3, [r3, #0]
 8000820:	2b00      	cmp	r3, #0
 8000822:	d029      	beq.n	8000878 <console_process_bytes+0xc0>
				line_len--;
 8000824:	4b1c      	ldr	r3, [pc, #112]	@ (8000898 <console_process_bytes+0xe0>)
 8000826:	781b      	ldrb	r3, [r3, #0]
 8000828:	3b01      	subs	r3, #1
 800082a:	b2da      	uxtb	r2, r3
 800082c:	4b1a      	ldr	r3, [pc, #104]	@ (8000898 <console_process_bytes+0xe0>)
 800082e:	701a      	strb	r2, [r3, #0]

				/* erase character on terminal */
				HAL_UART_Transmit(&huart2, (uint8_t*) "\b \b", 3,
 8000830:	f04f 33ff 	mov.w	r3, #4294967295
 8000834:	2203      	movs	r2, #3
 8000836:	491a      	ldr	r1, [pc, #104]	@ (80008a0 <console_process_bytes+0xe8>)
 8000838:	4816      	ldr	r0, [pc, #88]	@ (8000894 <console_process_bytes+0xdc>)
 800083a:	f002 fecb 	bl	80035d4 <HAL_UART_Transmit>
			if (line_len > 0) {
 800083e:	e01b      	b.n	8000878 <console_process_bytes+0xc0>
				HAL_MAX_DELAY);
			}
		}

		/* PRINTABLE CHARACTER */
		else if (c >= 0x20 && c <= 0x7E) {
 8000840:	7b7b      	ldrb	r3, [r7, #13]
 8000842:	2b1f      	cmp	r3, #31
 8000844:	d918      	bls.n	8000878 <console_process_bytes+0xc0>
 8000846:	7b7b      	ldrb	r3, [r7, #13]
 8000848:	2b7e      	cmp	r3, #126	@ 0x7e
 800084a:	d815      	bhi.n	8000878 <console_process_bytes+0xc0>
			if (line_len < LINE_BUF_SIZE - 1) {
 800084c:	4b12      	ldr	r3, [pc, #72]	@ (8000898 <console_process_bytes+0xe0>)
 800084e:	781b      	ldrb	r3, [r3, #0]
 8000850:	2b3e      	cmp	r3, #62	@ 0x3e
 8000852:	d811      	bhi.n	8000878 <console_process_bytes+0xc0>
				line_buf[line_len++] = c;
 8000854:	4b10      	ldr	r3, [pc, #64]	@ (8000898 <console_process_bytes+0xe0>)
 8000856:	781b      	ldrb	r3, [r3, #0]
 8000858:	1c5a      	adds	r2, r3, #1
 800085a:	b2d1      	uxtb	r1, r2
 800085c:	4a0e      	ldr	r2, [pc, #56]	@ (8000898 <console_process_bytes+0xe0>)
 800085e:	7011      	strb	r1, [r2, #0]
 8000860:	461a      	mov	r2, r3
 8000862:	7b79      	ldrb	r1, [r7, #13]
 8000864:	4b0d      	ldr	r3, [pc, #52]	@ (800089c <console_process_bytes+0xe4>)
 8000866:	5499      	strb	r1, [r3, r2]

				/* echo */
				HAL_UART_Transmit(&huart2, (uint8_t*) &c, 1,
 8000868:	f107 010d 	add.w	r1, r7, #13
 800086c:	f04f 33ff 	mov.w	r3, #4294967295
 8000870:	2201      	movs	r2, #1
 8000872:	4808      	ldr	r0, [pc, #32]	@ (8000894 <console_process_bytes+0xdc>)
 8000874:	f002 feae 	bl	80035d4 <HAL_UART_Transmit>
	for (uint16_t i = 0; i < len; i++) {
 8000878:	89fb      	ldrh	r3, [r7, #14]
 800087a:	3301      	adds	r3, #1
 800087c:	81fb      	strh	r3, [r7, #14]
 800087e:	89fa      	ldrh	r2, [r7, #14]
 8000880:	887b      	ldrh	r3, [r7, #2]
 8000882:	429a      	cmp	r2, r3
 8000884:	d3a1      	bcc.n	80007ca <console_process_bytes+0x12>
			} else {
				/* optional: bell or ignore */
			}
		}
	}
}
 8000886:	bf00      	nop
 8000888:	bf00      	nop
 800088a:	3710      	adds	r7, #16
 800088c:	46bd      	mov	sp, r7
 800088e:	bd80      	pop	{r7, pc}
 8000890:	08005da0 	.word	0x08005da0
 8000894:	200001e4 	.word	0x200001e4
 8000898:	20000188 	.word	0x20000188
 800089c:	20000148 	.word	0x20000148
 80008a0:	08005dbc 	.word	0x08005dbc

080008a4 <cmd_status>:

static void cmd_status(int argc, char *argv[])
{
 80008a4:	b590      	push	{r4, r7, lr}
 80008a6:	b095      	sub	sp, #84	@ 0x54
 80008a8:	af02      	add	r7, sp, #8
 80008aa:	6078      	str	r0, [r7, #4]
 80008ac:	6039      	str	r1, [r7, #0]
    (void)argc;
    (void)argv;

    char buf[64];

    snprintf(
 80008ae:	f000 fa97 	bl	8000de0 <led_get_mode>
 80008b2:	4603      	mov	r3, r0
 80008b4:	4618      	mov	r0, r3
 80008b6:	f000 fa9f 	bl	8000df8 <led_mode_str>
 80008ba:	4604      	mov	r4, r0
 80008bc:	f000 fa74 	bl	8000da8 <system_uptime_ms>
 80008c0:	4603      	mov	r3, r0
 80008c2:	f107 0008 	add.w	r0, r7, #8
 80008c6:	9300      	str	r3, [sp, #0]
 80008c8:	4623      	mov	r3, r4
 80008ca:	4a06      	ldr	r2, [pc, #24]	@ (80008e4 <cmd_status+0x40>)
 80008cc:	2140      	movs	r1, #64	@ 0x40
 80008ce:	f004 f905 	bl	8004adc <sniprintf>
        "led=%s uptime=%lu ms\r\n",
        led_mode_str(led_get_mode()),
        system_uptime_ms()
    );

    console_write(buf);
 80008d2:	f107 0308 	add.w	r3, r7, #8
 80008d6:	4618      	mov	r0, r3
 80008d8:	f7ff fe80 	bl	80005dc <console_write>
}
 80008dc:	bf00      	nop
 80008de:	374c      	adds	r7, #76	@ 0x4c
 80008e0:	46bd      	mov	sp, r7
 80008e2:	bd90      	pop	{r4, r7, pc}
 80008e4:	08005dc0 	.word	0x08005dc0

080008e8 <cmd_led>:

static void cmd_led(int argc, char *argv[]) {
 80008e8:	b580      	push	{r7, lr}
 80008ea:	b082      	sub	sp, #8
 80008ec:	af00      	add	r7, sp, #0
 80008ee:	6078      	str	r0, [r7, #4]
 80008f0:	6039      	str	r1, [r7, #0]
	if (argc < 2) {
 80008f2:	687b      	ldr	r3, [r7, #4]
 80008f4:	2b01      	cmp	r3, #1
 80008f6:	dc03      	bgt.n	8000900 <cmd_led+0x18>
		console_write("usage: led off|slow|fast\r\n");
 80008f8:	481c      	ldr	r0, [pc, #112]	@ (800096c <cmd_led+0x84>)
 80008fa:	f7ff fe6f 	bl	80005dc <console_write>
		return;
 80008fe:	e032      	b.n	8000966 <cmd_led+0x7e>
	}

	if (strcmp(argv[1], "off") == 0) {
 8000900:	683b      	ldr	r3, [r7, #0]
 8000902:	3304      	adds	r3, #4
 8000904:	681b      	ldr	r3, [r3, #0]
 8000906:	491a      	ldr	r1, [pc, #104]	@ (8000970 <cmd_led+0x88>)
 8000908:	4618      	mov	r0, r3
 800090a:	f7ff fc69 	bl	80001e0 <strcmp>
 800090e:	4603      	mov	r3, r0
 8000910:	2b00      	cmp	r3, #0
 8000912:	d103      	bne.n	800091c <cmd_led+0x34>
		led_set_mode(LED_MODE_OFF);
 8000914:	2000      	movs	r0, #0
 8000916:	f000 fa53 	bl	8000dc0 <led_set_mode>
 800091a:	e01f      	b.n	800095c <cmd_led+0x74>
	} else if (strcmp(argv[1], "slow") == 0) {
 800091c:	683b      	ldr	r3, [r7, #0]
 800091e:	3304      	adds	r3, #4
 8000920:	681b      	ldr	r3, [r3, #0]
 8000922:	4914      	ldr	r1, [pc, #80]	@ (8000974 <cmd_led+0x8c>)
 8000924:	4618      	mov	r0, r3
 8000926:	f7ff fc5b 	bl	80001e0 <strcmp>
 800092a:	4603      	mov	r3, r0
 800092c:	2b00      	cmp	r3, #0
 800092e:	d103      	bne.n	8000938 <cmd_led+0x50>
		led_set_mode(LED_MODE_SLOW);
 8000930:	2001      	movs	r0, #1
 8000932:	f000 fa45 	bl	8000dc0 <led_set_mode>
 8000936:	e011      	b.n	800095c <cmd_led+0x74>
	} else if (strcmp(argv[1], "fast") == 0) {
 8000938:	683b      	ldr	r3, [r7, #0]
 800093a:	3304      	adds	r3, #4
 800093c:	681b      	ldr	r3, [r3, #0]
 800093e:	490e      	ldr	r1, [pc, #56]	@ (8000978 <cmd_led+0x90>)
 8000940:	4618      	mov	r0, r3
 8000942:	f7ff fc4d 	bl	80001e0 <strcmp>
 8000946:	4603      	mov	r3, r0
 8000948:	2b00      	cmp	r3, #0
 800094a:	d103      	bne.n	8000954 <cmd_led+0x6c>
		led_set_mode(LED_MODE_FAST);
 800094c:	2002      	movs	r0, #2
 800094e:	f000 fa37 	bl	8000dc0 <led_set_mode>
 8000952:	e003      	b.n	800095c <cmd_led+0x74>
	} else {
		console_write("invalid mode\r\n");
 8000954:	4809      	ldr	r0, [pc, #36]	@ (800097c <cmd_led+0x94>)
 8000956:	f7ff fe41 	bl	80005dc <console_write>
		return;
 800095a:	e004      	b.n	8000966 <cmd_led+0x7e>
	}

	console_write("ok\r\n");
 800095c:	4808      	ldr	r0, [pc, #32]	@ (8000980 <cmd_led+0x98>)
 800095e:	f7ff fe3d 	bl	80005dc <console_write>
	console_prompt();
 8000962:	f7ff fe51 	bl	8000608 <console_prompt>
}
 8000966:	3708      	adds	r7, #8
 8000968:	46bd      	mov	sp, r7
 800096a:	bd80      	pop	{r7, pc}
 800096c:	08005dd8 	.word	0x08005dd8
 8000970:	08005df4 	.word	0x08005df4
 8000974:	08005df8 	.word	0x08005df8
 8000978:	08005e00 	.word	0x08005e00
 800097c:	08005e08 	.word	0x08005e08
 8000980:	08005e18 	.word	0x08005e18

08000984 <cmd_help>:

static void cmd_help(int argc, char *argv[]) {
 8000984:	b580      	push	{r7, lr}
 8000986:	b084      	sub	sp, #16
 8000988:	af00      	add	r7, sp, #0
 800098a:	6078      	str	r0, [r7, #4]
 800098c:	6039      	str	r1, [r7, #0]
	(void) argc;
	(void) argv;

	for (size_t i = 0; i < CMD_COUNT; i++) {
 800098e:	2300      	movs	r3, #0
 8000990:	60fb      	str	r3, [r7, #12]
 8000992:	e01f      	b.n	80009d4 <cmd_help+0x50>
		console_write(cmd_table[i].name);
 8000994:	4914      	ldr	r1, [pc, #80]	@ (80009e8 <cmd_help+0x64>)
 8000996:	68fa      	ldr	r2, [r7, #12]
 8000998:	4613      	mov	r3, r2
 800099a:	005b      	lsls	r3, r3, #1
 800099c:	4413      	add	r3, r2
 800099e:	009b      	lsls	r3, r3, #2
 80009a0:	440b      	add	r3, r1
 80009a2:	681b      	ldr	r3, [r3, #0]
 80009a4:	4618      	mov	r0, r3
 80009a6:	f7ff fe19 	bl	80005dc <console_write>
		console_write(" - ");
 80009aa:	4810      	ldr	r0, [pc, #64]	@ (80009ec <cmd_help+0x68>)
 80009ac:	f7ff fe16 	bl	80005dc <console_write>
		console_write(cmd_table[i].help);
 80009b0:	490d      	ldr	r1, [pc, #52]	@ (80009e8 <cmd_help+0x64>)
 80009b2:	68fa      	ldr	r2, [r7, #12]
 80009b4:	4613      	mov	r3, r2
 80009b6:	005b      	lsls	r3, r3, #1
 80009b8:	4413      	add	r3, r2
 80009ba:	009b      	lsls	r3, r3, #2
 80009bc:	440b      	add	r3, r1
 80009be:	3308      	adds	r3, #8
 80009c0:	681b      	ldr	r3, [r3, #0]
 80009c2:	4618      	mov	r0, r3
 80009c4:	f7ff fe0a 	bl	80005dc <console_write>
		console_write("\r\n");
 80009c8:	4809      	ldr	r0, [pc, #36]	@ (80009f0 <cmd_help+0x6c>)
 80009ca:	f7ff fe07 	bl	80005dc <console_write>
	for (size_t i = 0; i < CMD_COUNT; i++) {
 80009ce:	68fb      	ldr	r3, [r7, #12]
 80009d0:	3301      	adds	r3, #1
 80009d2:	60fb      	str	r3, [r7, #12]
 80009d4:	68fb      	ldr	r3, [r7, #12]
 80009d6:	2b03      	cmp	r3, #3
 80009d8:	d9dc      	bls.n	8000994 <cmd_help+0x10>
	}

	console_prompt();
 80009da:	f7ff fe15 	bl	8000608 <console_prompt>
}
 80009de:	bf00      	nop
 80009e0:	3710      	adds	r7, #16
 80009e2:	46bd      	mov	sp, r7
 80009e4:	bd80      	pop	{r7, pc}
 80009e6:	bf00      	nop
 80009e8:	08005e54 	.word	0x08005e54
 80009ec:	08005e20 	.word	0x08005e20
 80009f0:	08005da0 	.word	0x08005da0

080009f4 <cmd_uptime>:

static void cmd_uptime(int argc, char *argv[])
{
 80009f4:	b580      	push	{r7, lr}
 80009f6:	b090      	sub	sp, #64	@ 0x40
 80009f8:	af02      	add	r7, sp, #8
 80009fa:	6078      	str	r0, [r7, #4]
 80009fc:	6039      	str	r1, [r7, #0]
    (void)argc;
    (void)argv;

    uint32_t ms = system_uptime_ms();
 80009fe:	f000 f9d3 	bl	8000da8 <system_uptime_ms>
 8000a02:	6378      	str	r0, [r7, #52]	@ 0x34

    char buf[32];

    uint32_t sec = ms / 1000;
 8000a04:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000a06:	4a1c      	ldr	r2, [pc, #112]	@ (8000a78 <cmd_uptime+0x84>)
 8000a08:	fba2 2303 	umull	r2, r3, r2, r3
 8000a0c:	099b      	lsrs	r3, r3, #6
 8000a0e:	633b      	str	r3, [r7, #48]	@ 0x30
    uint32_t min = sec / 60;
 8000a10:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000a12:	4a1a      	ldr	r2, [pc, #104]	@ (8000a7c <cmd_uptime+0x88>)
 8000a14:	fba2 2303 	umull	r2, r3, r2, r3
 8000a18:	095b      	lsrs	r3, r3, #5
 8000a1a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    uint32_t hr  = min / 60;
 8000a1c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000a1e:	4a17      	ldr	r2, [pc, #92]	@ (8000a7c <cmd_uptime+0x88>)
 8000a20:	fba2 2303 	umull	r2, r3, r2, r3
 8000a24:	095b      	lsrs	r3, r3, #5
 8000a26:	62bb      	str	r3, [r7, #40]	@ 0x28

    snprintf(
 8000a28:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8000a2a:	4b14      	ldr	r3, [pc, #80]	@ (8000a7c <cmd_uptime+0x88>)
 8000a2c:	fba3 2301 	umull	r2, r3, r3, r1
 8000a30:	095a      	lsrs	r2, r3, #5
 8000a32:	4613      	mov	r3, r2
 8000a34:	011b      	lsls	r3, r3, #4
 8000a36:	1a9b      	subs	r3, r3, r2
 8000a38:	009b      	lsls	r3, r3, #2
 8000a3a:	1aca      	subs	r2, r1, r3
 8000a3c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8000a3e:	4b0f      	ldr	r3, [pc, #60]	@ (8000a7c <cmd_uptime+0x88>)
 8000a40:	fba3 1300 	umull	r1, r3, r3, r0
 8000a44:	0959      	lsrs	r1, r3, #5
 8000a46:	460b      	mov	r3, r1
 8000a48:	011b      	lsls	r3, r3, #4
 8000a4a:	1a5b      	subs	r3, r3, r1
 8000a4c:	009b      	lsls	r3, r3, #2
 8000a4e:	1ac1      	subs	r1, r0, r3
 8000a50:	f107 0008 	add.w	r0, r7, #8
 8000a54:	9101      	str	r1, [sp, #4]
 8000a56:	9200      	str	r2, [sp, #0]
 8000a58:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000a5a:	4a09      	ldr	r2, [pc, #36]	@ (8000a80 <cmd_uptime+0x8c>)
 8000a5c:	2120      	movs	r1, #32
 8000a5e:	f004 f83d 	bl	8004adc <sniprintf>
        hr,
        min % 60,
        sec % 60
    );

    console_write(buf);
 8000a62:	f107 0308 	add.w	r3, r7, #8
 8000a66:	4618      	mov	r0, r3
 8000a68:	f7ff fdb8 	bl	80005dc <console_write>

	console_prompt();
 8000a6c:	f7ff fdcc 	bl	8000608 <console_prompt>
}
 8000a70:	bf00      	nop
 8000a72:	3738      	adds	r7, #56	@ 0x38
 8000a74:	46bd      	mov	sp, r7
 8000a76:	bd80      	pop	{r7, pc}
 8000a78:	10624dd3 	.word	0x10624dd3
 8000a7c:	88888889 	.word	0x88888889
 8000a80:	08005e24 	.word	0x08005e24

08000a84 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8000a84:	b580      	push	{r7, lr}
 8000a86:	b082      	sub	sp, #8
 8000a88:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000a8a:	2300      	movs	r3, #0
 8000a8c:	607b      	str	r3, [r7, #4]
 8000a8e:	4b0c      	ldr	r3, [pc, #48]	@ (8000ac0 <MX_DMA_Init+0x3c>)
 8000a90:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a92:	4a0b      	ldr	r2, [pc, #44]	@ (8000ac0 <MX_DMA_Init+0x3c>)
 8000a94:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000a98:	6313      	str	r3, [r2, #48]	@ 0x30
 8000a9a:	4b09      	ldr	r3, [pc, #36]	@ (8000ac0 <MX_DMA_Init+0x3c>)
 8000a9c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000a9e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8000aa2:	607b      	str	r3, [r7, #4]
 8000aa4:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 8000aa6:	2200      	movs	r2, #0
 8000aa8:	2100      	movs	r1, #0
 8000aaa:	2010      	movs	r0, #16
 8000aac:	f000 fe6f 	bl	800178e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 8000ab0:	2010      	movs	r0, #16
 8000ab2:	f000 fe88 	bl	80017c6 <HAL_NVIC_EnableIRQ>

}
 8000ab6:	bf00      	nop
 8000ab8:	3708      	adds	r7, #8
 8000aba:	46bd      	mov	sp, r7
 8000abc:	bd80      	pop	{r7, pc}
 8000abe:	bf00      	nop
 8000ac0:	40023800 	.word	0x40023800

08000ac4 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000ac4:	b580      	push	{r7, lr}
 8000ac6:	b08a      	sub	sp, #40	@ 0x28
 8000ac8:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000aca:	f107 0314 	add.w	r3, r7, #20
 8000ace:	2200      	movs	r2, #0
 8000ad0:	601a      	str	r2, [r3, #0]
 8000ad2:	605a      	str	r2, [r3, #4]
 8000ad4:	609a      	str	r2, [r3, #8]
 8000ad6:	60da      	str	r2, [r3, #12]
 8000ad8:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000ada:	2300      	movs	r3, #0
 8000adc:	613b      	str	r3, [r7, #16]
 8000ade:	4b31      	ldr	r3, [pc, #196]	@ (8000ba4 <MX_GPIO_Init+0xe0>)
 8000ae0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ae2:	4a30      	ldr	r2, [pc, #192]	@ (8000ba4 <MX_GPIO_Init+0xe0>)
 8000ae4:	f043 0304 	orr.w	r3, r3, #4
 8000ae8:	6313      	str	r3, [r2, #48]	@ 0x30
 8000aea:	4b2e      	ldr	r3, [pc, #184]	@ (8000ba4 <MX_GPIO_Init+0xe0>)
 8000aec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000aee:	f003 0304 	and.w	r3, r3, #4
 8000af2:	613b      	str	r3, [r7, #16]
 8000af4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000af6:	2300      	movs	r3, #0
 8000af8:	60fb      	str	r3, [r7, #12]
 8000afa:	4b2a      	ldr	r3, [pc, #168]	@ (8000ba4 <MX_GPIO_Init+0xe0>)
 8000afc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000afe:	4a29      	ldr	r2, [pc, #164]	@ (8000ba4 <MX_GPIO_Init+0xe0>)
 8000b00:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000b04:	6313      	str	r3, [r2, #48]	@ 0x30
 8000b06:	4b27      	ldr	r3, [pc, #156]	@ (8000ba4 <MX_GPIO_Init+0xe0>)
 8000b08:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b0a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000b0e:	60fb      	str	r3, [r7, #12]
 8000b10:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b12:	2300      	movs	r3, #0
 8000b14:	60bb      	str	r3, [r7, #8]
 8000b16:	4b23      	ldr	r3, [pc, #140]	@ (8000ba4 <MX_GPIO_Init+0xe0>)
 8000b18:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b1a:	4a22      	ldr	r2, [pc, #136]	@ (8000ba4 <MX_GPIO_Init+0xe0>)
 8000b1c:	f043 0301 	orr.w	r3, r3, #1
 8000b20:	6313      	str	r3, [r2, #48]	@ 0x30
 8000b22:	4b20      	ldr	r3, [pc, #128]	@ (8000ba4 <MX_GPIO_Init+0xe0>)
 8000b24:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b26:	f003 0301 	and.w	r3, r3, #1
 8000b2a:	60bb      	str	r3, [r7, #8]
 8000b2c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000b2e:	2300      	movs	r3, #0
 8000b30:	607b      	str	r3, [r7, #4]
 8000b32:	4b1c      	ldr	r3, [pc, #112]	@ (8000ba4 <MX_GPIO_Init+0xe0>)
 8000b34:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b36:	4a1b      	ldr	r2, [pc, #108]	@ (8000ba4 <MX_GPIO_Init+0xe0>)
 8000b38:	f043 0302 	orr.w	r3, r3, #2
 8000b3c:	6313      	str	r3, [r2, #48]	@ 0x30
 8000b3e:	4b19      	ldr	r3, [pc, #100]	@ (8000ba4 <MX_GPIO_Init+0xe0>)
 8000b40:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b42:	f003 0302 	and.w	r3, r3, #2
 8000b46:	607b      	str	r3, [r7, #4]
 8000b48:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8000b4a:	2200      	movs	r2, #0
 8000b4c:	2120      	movs	r1, #32
 8000b4e:	4816      	ldr	r0, [pc, #88]	@ (8000ba8 <MX_GPIO_Init+0xe4>)
 8000b50:	f001 fbf2 	bl	8002338 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000b54:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000b58:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8000b5a:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8000b5e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b60:	2300      	movs	r3, #0
 8000b62:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000b64:	f107 0314 	add.w	r3, r7, #20
 8000b68:	4619      	mov	r1, r3
 8000b6a:	4810      	ldr	r0, [pc, #64]	@ (8000bac <MX_GPIO_Init+0xe8>)
 8000b6c:	f001 fa48 	bl	8002000 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8000b70:	2320      	movs	r3, #32
 8000b72:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000b74:	2301      	movs	r3, #1
 8000b76:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b78:	2300      	movs	r3, #0
 8000b7a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b7c:	2300      	movs	r3, #0
 8000b7e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8000b80:	f107 0314 	add.w	r3, r7, #20
 8000b84:	4619      	mov	r1, r3
 8000b86:	4808      	ldr	r0, [pc, #32]	@ (8000ba8 <MX_GPIO_Init+0xe4>)
 8000b88:	f001 fa3a 	bl	8002000 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8000b8c:	2200      	movs	r2, #0
 8000b8e:	2100      	movs	r1, #0
 8000b90:	2028      	movs	r0, #40	@ 0x28
 8000b92:	f000 fdfc 	bl	800178e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8000b96:	2028      	movs	r0, #40	@ 0x28
 8000b98:	f000 fe15 	bl	80017c6 <HAL_NVIC_EnableIRQ>

}
 8000b9c:	bf00      	nop
 8000b9e:	3728      	adds	r7, #40	@ 0x28
 8000ba0:	46bd      	mov	sp, r7
 8000ba2:	bd80      	pop	{r7, pc}
 8000ba4:	40023800 	.word	0x40023800
 8000ba8:	40020000 	.word	0x40020000
 8000bac:	40020800 	.word	0x40020800

08000bb0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000bb0:	b580      	push	{r7, lr}
 8000bb2:	b082      	sub	sp, #8
 8000bb4:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000bb6:	f000 fc9d 	bl	80014f4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000bba:	f000 f855 	bl	8000c68 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000bbe:	f7ff ff81 	bl	8000ac4 <MX_GPIO_Init>
  MX_DMA_Init();
 8000bc2:	f7ff ff5f 	bl	8000a84 <MX_DMA_Init>
  MX_TIM2_Init();
 8000bc6:	f000 fb4d 	bl	8001264 <MX_TIM2_Init>
  MX_USART2_UART_Init();
 8000bca:	f000 fbbd 	bl	8001348 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */

	console_init();
 8000bce:	f7ff fd89 	bl	80006e4 <console_init>

	HAL_TIM_Base_Start_IT(&htim2);
 8000bd2:	4822      	ldr	r0, [pc, #136]	@ (8000c5c <main+0xac>)
 8000bd4:	f002 f8ca 	bl	8002d6c <HAL_TIM_Base_Start_IT>
  /* USER CODE BEGIN WHILE */
	while (1) {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
		uint32_t now = system_tick_ms;
 8000bd8:	4b21      	ldr	r3, [pc, #132]	@ (8000c60 <main+0xb0>)
 8000bda:	681b      	ldr	r3, [r3, #0]
 8000bdc:	603b      	str	r3, [r7, #0]

		for (int i = 0; i < TASK_COUNT; i++) {
 8000bde:	2300      	movs	r3, #0
 8000be0:	607b      	str	r3, [r7, #4]
 8000be2:	e036      	b.n	8000c52 <main+0xa2>
			if (tasks[i].period_ms == 0
 8000be4:	491f      	ldr	r1, [pc, #124]	@ (8000c64 <main+0xb4>)
 8000be6:	687a      	ldr	r2, [r7, #4]
 8000be8:	4613      	mov	r3, r2
 8000bea:	005b      	lsls	r3, r3, #1
 8000bec:	4413      	add	r3, r2
 8000bee:	009b      	lsls	r3, r3, #2
 8000bf0:	440b      	add	r3, r1
 8000bf2:	3304      	adds	r3, #4
 8000bf4:	681b      	ldr	r3, [r3, #0]
 8000bf6:	2b00      	cmp	r3, #0
 8000bf8:	d015      	beq.n	8000c26 <main+0x76>
					|| (now - tasks[i].last_run_ms) >= tasks[i].period_ms) {
 8000bfa:	491a      	ldr	r1, [pc, #104]	@ (8000c64 <main+0xb4>)
 8000bfc:	687a      	ldr	r2, [r7, #4]
 8000bfe:	4613      	mov	r3, r2
 8000c00:	005b      	lsls	r3, r3, #1
 8000c02:	4413      	add	r3, r2
 8000c04:	009b      	lsls	r3, r3, #2
 8000c06:	440b      	add	r3, r1
 8000c08:	3308      	adds	r3, #8
 8000c0a:	681b      	ldr	r3, [r3, #0]
 8000c0c:	683a      	ldr	r2, [r7, #0]
 8000c0e:	1ad1      	subs	r1, r2, r3
 8000c10:	4814      	ldr	r0, [pc, #80]	@ (8000c64 <main+0xb4>)
 8000c12:	687a      	ldr	r2, [r7, #4]
 8000c14:	4613      	mov	r3, r2
 8000c16:	005b      	lsls	r3, r3, #1
 8000c18:	4413      	add	r3, r2
 8000c1a:	009b      	lsls	r3, r3, #2
 8000c1c:	4403      	add	r3, r0
 8000c1e:	3304      	adds	r3, #4
 8000c20:	681b      	ldr	r3, [r3, #0]
 8000c22:	4299      	cmp	r1, r3
 8000c24:	d312      	bcc.n	8000c4c <main+0x9c>
				tasks[i].last_run_ms = now;
 8000c26:	490f      	ldr	r1, [pc, #60]	@ (8000c64 <main+0xb4>)
 8000c28:	687a      	ldr	r2, [r7, #4]
 8000c2a:	4613      	mov	r3, r2
 8000c2c:	005b      	lsls	r3, r3, #1
 8000c2e:	4413      	add	r3, r2
 8000c30:	009b      	lsls	r3, r3, #2
 8000c32:	440b      	add	r3, r1
 8000c34:	3308      	adds	r3, #8
 8000c36:	683a      	ldr	r2, [r7, #0]
 8000c38:	601a      	str	r2, [r3, #0]
				tasks[i].fn();
 8000c3a:	490a      	ldr	r1, [pc, #40]	@ (8000c64 <main+0xb4>)
 8000c3c:	687a      	ldr	r2, [r7, #4]
 8000c3e:	4613      	mov	r3, r2
 8000c40:	005b      	lsls	r3, r3, #1
 8000c42:	4413      	add	r3, r2
 8000c44:	009b      	lsls	r3, r3, #2
 8000c46:	440b      	add	r3, r1
 8000c48:	681b      	ldr	r3, [r3, #0]
 8000c4a:	4798      	blx	r3
		for (int i = 0; i < TASK_COUNT; i++) {
 8000c4c:	687b      	ldr	r3, [r7, #4]
 8000c4e:	3301      	adds	r3, #1
 8000c50:	607b      	str	r3, [r7, #4]
 8000c52:	687b      	ldr	r3, [r7, #4]
 8000c54:	2b03      	cmp	r3, #3
 8000c56:	ddc5      	ble.n	8000be4 <main+0x34>
	while (1) {
 8000c58:	e7be      	b.n	8000bd8 <main+0x28>
 8000c5a:	bf00      	nop
 8000c5c:	2000019c 	.word	0x2000019c
 8000c60:	20000194 	.word	0x20000194
 8000c64:	20000010 	.word	0x20000010

08000c68 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000c68:	b580      	push	{r7, lr}
 8000c6a:	b094      	sub	sp, #80	@ 0x50
 8000c6c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000c6e:	f107 0320 	add.w	r3, r7, #32
 8000c72:	2230      	movs	r2, #48	@ 0x30
 8000c74:	2100      	movs	r1, #0
 8000c76:	4618      	mov	r0, r3
 8000c78:	f003 ffa9 	bl	8004bce <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000c7c:	f107 030c 	add.w	r3, r7, #12
 8000c80:	2200      	movs	r2, #0
 8000c82:	601a      	str	r2, [r3, #0]
 8000c84:	605a      	str	r2, [r3, #4]
 8000c86:	609a      	str	r2, [r3, #8]
 8000c88:	60da      	str	r2, [r3, #12]
 8000c8a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000c8c:	2300      	movs	r3, #0
 8000c8e:	60bb      	str	r3, [r7, #8]
 8000c90:	4b28      	ldr	r3, [pc, #160]	@ (8000d34 <SystemClock_Config+0xcc>)
 8000c92:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000c94:	4a27      	ldr	r2, [pc, #156]	@ (8000d34 <SystemClock_Config+0xcc>)
 8000c96:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000c9a:	6413      	str	r3, [r2, #64]	@ 0x40
 8000c9c:	4b25      	ldr	r3, [pc, #148]	@ (8000d34 <SystemClock_Config+0xcc>)
 8000c9e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000ca0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000ca4:	60bb      	str	r3, [r7, #8]
 8000ca6:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000ca8:	2300      	movs	r3, #0
 8000caa:	607b      	str	r3, [r7, #4]
 8000cac:	4b22      	ldr	r3, [pc, #136]	@ (8000d38 <SystemClock_Config+0xd0>)
 8000cae:	681b      	ldr	r3, [r3, #0]
 8000cb0:	4a21      	ldr	r2, [pc, #132]	@ (8000d38 <SystemClock_Config+0xd0>)
 8000cb2:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8000cb6:	6013      	str	r3, [r2, #0]
 8000cb8:	4b1f      	ldr	r3, [pc, #124]	@ (8000d38 <SystemClock_Config+0xd0>)
 8000cba:	681b      	ldr	r3, [r3, #0]
 8000cbc:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000cc0:	607b      	str	r3, [r7, #4]
 8000cc2:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000cc4:	2302      	movs	r3, #2
 8000cc6:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000cc8:	2301      	movs	r3, #1
 8000cca:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000ccc:	2310      	movs	r3, #16
 8000cce:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000cd0:	2302      	movs	r3, #2
 8000cd2:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000cd4:	2300      	movs	r3, #0
 8000cd6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 16;
 8000cd8:	2310      	movs	r3, #16
 8000cda:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 8000cdc:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 8000ce0:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8000ce2:	2304      	movs	r3, #4
 8000ce4:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8000ce6:	2304      	movs	r3, #4
 8000ce8:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000cea:	f107 0320 	add.w	r3, r7, #32
 8000cee:	4618      	mov	r0, r3
 8000cf0:	f001 fb54 	bl	800239c <HAL_RCC_OscConfig>
 8000cf4:	4603      	mov	r3, r0
 8000cf6:	2b00      	cmp	r3, #0
 8000cf8:	d001      	beq.n	8000cfe <SystemClock_Config+0x96>
  {
    Error_Handler();
 8000cfa:	f000 f93d 	bl	8000f78 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000cfe:	230f      	movs	r3, #15
 8000d00:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000d02:	2302      	movs	r3, #2
 8000d04:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000d06:	2300      	movs	r3, #0
 8000d08:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000d0a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000d0e:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000d10:	2300      	movs	r3, #0
 8000d12:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000d14:	f107 030c 	add.w	r3, r7, #12
 8000d18:	2102      	movs	r1, #2
 8000d1a:	4618      	mov	r0, r3
 8000d1c:	f001 fdb6 	bl	800288c <HAL_RCC_ClockConfig>
 8000d20:	4603      	mov	r3, r0
 8000d22:	2b00      	cmp	r3, #0
 8000d24:	d001      	beq.n	8000d2a <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8000d26:	f000 f927 	bl	8000f78 <Error_Handler>
  }
}
 8000d2a:	bf00      	nop
 8000d2c:	3750      	adds	r7, #80	@ 0x50
 8000d2e:	46bd      	mov	sp, r7
 8000d30:	bd80      	pop	{r7, pc}
 8000d32:	bf00      	nop
 8000d34:	40023800 	.word	0x40023800
 8000d38:	40007000 	.word	0x40007000

08000d3c <HAL_GPIO_EXTI_Callback>:

/* USER CODE BEGIN 4 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 8000d3c:	b480      	push	{r7}
 8000d3e:	b083      	sub	sp, #12
 8000d40:	af00      	add	r7, sp, #0
 8000d42:	4603      	mov	r3, r0
 8000d44:	80fb      	strh	r3, [r7, #6]
	if (GPIO_Pin == B1_Pin) {
 8000d46:	88fb      	ldrh	r3, [r7, #6]
 8000d48:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8000d4c:	d10b      	bne.n	8000d66 <HAL_GPIO_EXTI_Callback+0x2a>
		if (!button.pending) {
 8000d4e:	4b09      	ldr	r3, [pc, #36]	@ (8000d74 <HAL_GPIO_EXTI_Callback+0x38>)
 8000d50:	781b      	ldrb	r3, [r3, #0]
 8000d52:	b2db      	uxtb	r3, r3
 8000d54:	2b00      	cmp	r3, #0
 8000d56:	d106      	bne.n	8000d66 <HAL_GPIO_EXTI_Callback+0x2a>
			button.pending = 1;
 8000d58:	4b06      	ldr	r3, [pc, #24]	@ (8000d74 <HAL_GPIO_EXTI_Callback+0x38>)
 8000d5a:	2201      	movs	r2, #1
 8000d5c:	701a      	strb	r2, [r3, #0]
			button.timestamp_ms = system_tick_ms;
 8000d5e:	4b06      	ldr	r3, [pc, #24]	@ (8000d78 <HAL_GPIO_EXTI_Callback+0x3c>)
 8000d60:	681b      	ldr	r3, [r3, #0]
 8000d62:	4a04      	ldr	r2, [pc, #16]	@ (8000d74 <HAL_GPIO_EXTI_Callback+0x38>)
 8000d64:	6053      	str	r3, [r2, #4]
		}
	}
}
 8000d66:	bf00      	nop
 8000d68:	370c      	adds	r7, #12
 8000d6a:	46bd      	mov	sp, r7
 8000d6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d70:	4770      	bx	lr
 8000d72:	bf00      	nop
 8000d74:	2000018c 	.word	0x2000018c
 8000d78:	20000194 	.word	0x20000194

08000d7c <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 8000d7c:	b480      	push	{r7}
 8000d7e:	b083      	sub	sp, #12
 8000d80:	af00      	add	r7, sp, #0
 8000d82:	6078      	str	r0, [r7, #4]
	if (htim->Instance == TIM2) {
 8000d84:	687b      	ldr	r3, [r7, #4]
 8000d86:	681b      	ldr	r3, [r3, #0]
 8000d88:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8000d8c:	d104      	bne.n	8000d98 <HAL_TIM_PeriodElapsedCallback+0x1c>
		system_tick_ms++;
 8000d8e:	4b05      	ldr	r3, [pc, #20]	@ (8000da4 <HAL_TIM_PeriodElapsedCallback+0x28>)
 8000d90:	681b      	ldr	r3, [r3, #0]
 8000d92:	3301      	adds	r3, #1
 8000d94:	4a03      	ldr	r2, [pc, #12]	@ (8000da4 <HAL_TIM_PeriodElapsedCallback+0x28>)
 8000d96:	6013      	str	r3, [r2, #0]
	}
}
 8000d98:	bf00      	nop
 8000d9a:	370c      	adds	r7, #12
 8000d9c:	46bd      	mov	sp, r7
 8000d9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000da2:	4770      	bx	lr
 8000da4:	20000194 	.word	0x20000194

08000da8 <system_uptime_ms>:

uint32_t system_uptime_ms(void) {
 8000da8:	b480      	push	{r7}
 8000daa:	af00      	add	r7, sp, #0
	return system_tick_ms;
 8000dac:	4b03      	ldr	r3, [pc, #12]	@ (8000dbc <system_uptime_ms+0x14>)
 8000dae:	681b      	ldr	r3, [r3, #0]
}
 8000db0:	4618      	mov	r0, r3
 8000db2:	46bd      	mov	sp, r7
 8000db4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000db8:	4770      	bx	lr
 8000dba:	bf00      	nop
 8000dbc:	20000194 	.word	0x20000194

08000dc0 <led_set_mode>:

void led_set_mode(led_mode_t mode) {
 8000dc0:	b480      	push	{r7}
 8000dc2:	b083      	sub	sp, #12
 8000dc4:	af00      	add	r7, sp, #0
 8000dc6:	4603      	mov	r3, r0
 8000dc8:	71fb      	strb	r3, [r7, #7]
	led.mode = mode;
 8000dca:	4a04      	ldr	r2, [pc, #16]	@ (8000ddc <led_set_mode+0x1c>)
 8000dcc:	79fb      	ldrb	r3, [r7, #7]
 8000dce:	7013      	strb	r3, [r2, #0]
}
 8000dd0:	bf00      	nop
 8000dd2:	370c      	adds	r7, #12
 8000dd4:	46bd      	mov	sp, r7
 8000dd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dda:	4770      	bx	lr
 8000ddc:	20000000 	.word	0x20000000

08000de0 <led_get_mode>:

led_mode_t led_get_mode(void) {
 8000de0:	b480      	push	{r7}
 8000de2:	af00      	add	r7, sp, #0
	return led.mode;
 8000de4:	4b03      	ldr	r3, [pc, #12]	@ (8000df4 <led_get_mode+0x14>)
 8000de6:	781b      	ldrb	r3, [r3, #0]
}
 8000de8:	4618      	mov	r0, r3
 8000dea:	46bd      	mov	sp, r7
 8000dec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000df0:	4770      	bx	lr
 8000df2:	bf00      	nop
 8000df4:	20000000 	.word	0x20000000

08000df8 <led_mode_str>:

const char* led_mode_str(led_mode_t mode) {
 8000df8:	b480      	push	{r7}
 8000dfa:	b083      	sub	sp, #12
 8000dfc:	af00      	add	r7, sp, #0
 8000dfe:	4603      	mov	r3, r0
 8000e00:	71fb      	strb	r3, [r7, #7]
	switch (mode) {
 8000e02:	79fb      	ldrb	r3, [r7, #7]
 8000e04:	2b02      	cmp	r3, #2
 8000e06:	d00a      	beq.n	8000e1e <led_mode_str+0x26>
 8000e08:	2b02      	cmp	r3, #2
 8000e0a:	dc0a      	bgt.n	8000e22 <led_mode_str+0x2a>
 8000e0c:	2b00      	cmp	r3, #0
 8000e0e:	d002      	beq.n	8000e16 <led_mode_str+0x1e>
 8000e10:	2b01      	cmp	r3, #1
 8000e12:	d002      	beq.n	8000e1a <led_mode_str+0x22>
 8000e14:	e005      	b.n	8000e22 <led_mode_str+0x2a>
	case LED_MODE_OFF:
		return "off";
 8000e16:	4b06      	ldr	r3, [pc, #24]	@ (8000e30 <led_mode_str+0x38>)
 8000e18:	e004      	b.n	8000e24 <led_mode_str+0x2c>
	case LED_MODE_SLOW:
		return "slow";
 8000e1a:	4b06      	ldr	r3, [pc, #24]	@ (8000e34 <led_mode_str+0x3c>)
 8000e1c:	e002      	b.n	8000e24 <led_mode_str+0x2c>
	case LED_MODE_FAST:
		return "fast";
 8000e1e:	4b06      	ldr	r3, [pc, #24]	@ (8000e38 <led_mode_str+0x40>)
 8000e20:	e000      	b.n	8000e24 <led_mode_str+0x2c>
	default:
		return "unknown";
 8000e22:	4b06      	ldr	r3, [pc, #24]	@ (8000e3c <led_mode_str+0x44>)
	}
}
 8000e24:	4618      	mov	r0, r3
 8000e26:	370c      	adds	r7, #12
 8000e28:	46bd      	mov	sp, r7
 8000e2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e2e:	4770      	bx	lr
 8000e30:	08005e38 	.word	0x08005e38
 8000e34:	08005e3c 	.word	0x08005e3c
 8000e38:	08005e44 	.word	0x08005e44
 8000e3c:	08005e4c 	.word	0x08005e4c

08000e40 <led_update>:

void led_update(led_ctrl_t *ctrl, uint32_t now_ms) {
 8000e40:	b580      	push	{r7, lr}
 8000e42:	b082      	sub	sp, #8
 8000e44:	af00      	add	r7, sp, #0
 8000e46:	6078      	str	r0, [r7, #4]
 8000e48:	6039      	str	r1, [r7, #0]
	switch (ctrl->mode) {
 8000e4a:	687b      	ldr	r3, [r7, #4]
 8000e4c:	781b      	ldrb	r3, [r3, #0]
 8000e4e:	2b02      	cmp	r3, #2
 8000e50:	d014      	beq.n	8000e7c <led_update+0x3c>
 8000e52:	2b02      	cmp	r3, #2
 8000e54:	dc16      	bgt.n	8000e84 <led_update+0x44>
 8000e56:	2b00      	cmp	r3, #0
 8000e58:	d002      	beq.n	8000e60 <led_update+0x20>
 8000e5a:	2b01      	cmp	r3, #1
 8000e5c:	d009      	beq.n	8000e72 <led_update+0x32>
 8000e5e:	e011      	b.n	8000e84 <led_update+0x44>
	case LED_MODE_OFF:
		HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8000e60:	2200      	movs	r2, #0
 8000e62:	2120      	movs	r1, #32
 8000e64:	481a      	ldr	r0, [pc, #104]	@ (8000ed0 <led_update+0x90>)
 8000e66:	f001 fa67 	bl	8002338 <HAL_GPIO_WritePin>
		ctrl->led_on = 0;
 8000e6a:	687b      	ldr	r3, [r7, #4]
 8000e6c:	2200      	movs	r2, #0
 8000e6e:	731a      	strb	r2, [r3, #12]
		break;
 8000e70:	e008      	b.n	8000e84 <led_update+0x44>

	case LED_MODE_SLOW:
		ctrl->interval_ms = 500;
 8000e72:	687b      	ldr	r3, [r7, #4]
 8000e74:	f44f 72fa 	mov.w	r2, #500	@ 0x1f4
 8000e78:	609a      	str	r2, [r3, #8]
		break;
 8000e7a:	e003      	b.n	8000e84 <led_update+0x44>

	case LED_MODE_FAST:
		ctrl->interval_ms = 100;
 8000e7c:	687b      	ldr	r3, [r7, #4]
 8000e7e:	2264      	movs	r2, #100	@ 0x64
 8000e80:	609a      	str	r2, [r3, #8]
		break;
 8000e82:	bf00      	nop
	}

	if (ctrl->mode != LED_MODE_OFF) {
 8000e84:	687b      	ldr	r3, [r7, #4]
 8000e86:	781b      	ldrb	r3, [r3, #0]
 8000e88:	2b00      	cmp	r3, #0
 8000e8a:	d01d      	beq.n	8000ec8 <led_update+0x88>
		if ((now_ms - ctrl->last_toggle_ms) >= ctrl->interval_ms) {
 8000e8c:	687b      	ldr	r3, [r7, #4]
 8000e8e:	685b      	ldr	r3, [r3, #4]
 8000e90:	683a      	ldr	r2, [r7, #0]
 8000e92:	1ad2      	subs	r2, r2, r3
 8000e94:	687b      	ldr	r3, [r7, #4]
 8000e96:	689b      	ldr	r3, [r3, #8]
 8000e98:	429a      	cmp	r2, r3
 8000e9a:	d315      	bcc.n	8000ec8 <led_update+0x88>
			ctrl->last_toggle_ms = now_ms;
 8000e9c:	687b      	ldr	r3, [r7, #4]
 8000e9e:	683a      	ldr	r2, [r7, #0]
 8000ea0:	605a      	str	r2, [r3, #4]
			ctrl->led_on ^= 1;
 8000ea2:	687b      	ldr	r3, [r7, #4]
 8000ea4:	7b1b      	ldrb	r3, [r3, #12]
 8000ea6:	f083 0301 	eor.w	r3, r3, #1
 8000eaa:	b2da      	uxtb	r2, r3
 8000eac:	687b      	ldr	r3, [r7, #4]
 8000eae:	731a      	strb	r2, [r3, #12]
			HAL_GPIO_WritePin(
			LD2_GPIO_Port,
			LD2_Pin, ctrl->led_on ? GPIO_PIN_SET : GPIO_PIN_RESET);
 8000eb0:	687b      	ldr	r3, [r7, #4]
 8000eb2:	7b1b      	ldrb	r3, [r3, #12]
			HAL_GPIO_WritePin(
 8000eb4:	2b00      	cmp	r3, #0
 8000eb6:	bf14      	ite	ne
 8000eb8:	2301      	movne	r3, #1
 8000eba:	2300      	moveq	r3, #0
 8000ebc:	b2db      	uxtb	r3, r3
 8000ebe:	461a      	mov	r2, r3
 8000ec0:	2120      	movs	r1, #32
 8000ec2:	4803      	ldr	r0, [pc, #12]	@ (8000ed0 <led_update+0x90>)
 8000ec4:	f001 fa38 	bl	8002338 <HAL_GPIO_WritePin>
		}
	}
}
 8000ec8:	bf00      	nop
 8000eca:	3708      	adds	r7, #8
 8000ecc:	46bd      	mov	sp, r7
 8000ece:	bd80      	pop	{r7, pc}
 8000ed0:	40020000 	.word	0x40020000

08000ed4 <button_debounce_update>:

uint8_t button_debounce_update(void) {
 8000ed4:	b580      	push	{r7, lr}
 8000ed6:	af00      	add	r7, sp, #0
	if (button.pending) {
 8000ed8:	4b0d      	ldr	r3, [pc, #52]	@ (8000f10 <button_debounce_update+0x3c>)
 8000eda:	781b      	ldrb	r3, [r3, #0]
 8000edc:	b2db      	uxtb	r3, r3
 8000ede:	2b00      	cmp	r3, #0
 8000ee0:	d013      	beq.n	8000f0a <button_debounce_update+0x36>
		if ((system_tick_ms - button.timestamp_ms) >= DEBOUNCE_MS) {
 8000ee2:	4b0c      	ldr	r3, [pc, #48]	@ (8000f14 <button_debounce_update+0x40>)
 8000ee4:	681a      	ldr	r2, [r3, #0]
 8000ee6:	4b0a      	ldr	r3, [pc, #40]	@ (8000f10 <button_debounce_update+0x3c>)
 8000ee8:	685b      	ldr	r3, [r3, #4]
 8000eea:	1ad3      	subs	r3, r2, r3
 8000eec:	2b31      	cmp	r3, #49	@ 0x31
 8000eee:	d90c      	bls.n	8000f0a <button_debounce_update+0x36>
			button.pending = 0;
 8000ef0:	4b07      	ldr	r3, [pc, #28]	@ (8000f10 <button_debounce_update+0x3c>)
 8000ef2:	2200      	movs	r2, #0
 8000ef4:	701a      	strb	r2, [r3, #0]

			if (HAL_GPIO_ReadPin(B1_GPIO_Port, B1_Pin) == GPIO_PIN_RESET) {
 8000ef6:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000efa:	4807      	ldr	r0, [pc, #28]	@ (8000f18 <button_debounce_update+0x44>)
 8000efc:	f001 fa04 	bl	8002308 <HAL_GPIO_ReadPin>
 8000f00:	4603      	mov	r3, r0
 8000f02:	2b00      	cmp	r3, #0
 8000f04:	d101      	bne.n	8000f0a <button_debounce_update+0x36>
				return 1;  // Valid press
 8000f06:	2301      	movs	r3, #1
 8000f08:	e000      	b.n	8000f0c <button_debounce_update+0x38>
			}
		}
	}
	return 0;
 8000f0a:	2300      	movs	r3, #0
}
 8000f0c:	4618      	mov	r0, r3
 8000f0e:	bd80      	pop	{r7, pc}
 8000f10:	2000018c 	.word	0x2000018c
 8000f14:	20000194 	.word	0x20000194
 8000f18:	40020800 	.word	0x40020800

08000f1c <task_led>:

void task_led(void) {
 8000f1c:	b580      	push	{r7, lr}
 8000f1e:	af00      	add	r7, sp, #0
	led_update(&led, system_tick_ms);
 8000f20:	4b03      	ldr	r3, [pc, #12]	@ (8000f30 <task_led+0x14>)
 8000f22:	681b      	ldr	r3, [r3, #0]
 8000f24:	4619      	mov	r1, r3
 8000f26:	4803      	ldr	r0, [pc, #12]	@ (8000f34 <task_led+0x18>)
 8000f28:	f7ff ff8a 	bl	8000e40 <led_update>
}
 8000f2c:	bf00      	nop
 8000f2e:	bd80      	pop	{r7, pc}
 8000f30:	20000194 	.word	0x20000194
 8000f34:	20000000 	.word	0x20000000

08000f38 <task_button>:

void task_button(void) {
 8000f38:	b580      	push	{r7, lr}
 8000f3a:	af00      	add	r7, sp, #0
	if (button_debounce_update()) {
 8000f3c:	f7ff ffca 	bl	8000ed4 <button_debounce_update>
 8000f40:	4603      	mov	r3, r0
 8000f42:	2b00      	cmp	r3, #0
 8000f44:	d00c      	beq.n	8000f60 <task_button+0x28>
		led.mode++;
 8000f46:	4b07      	ldr	r3, [pc, #28]	@ (8000f64 <task_button+0x2c>)
 8000f48:	781b      	ldrb	r3, [r3, #0]
 8000f4a:	3301      	adds	r3, #1
 8000f4c:	b2da      	uxtb	r2, r3
 8000f4e:	4b05      	ldr	r3, [pc, #20]	@ (8000f64 <task_button+0x2c>)
 8000f50:	701a      	strb	r2, [r3, #0]
		if (led.mode > LED_MODE_FAST) {
 8000f52:	4b04      	ldr	r3, [pc, #16]	@ (8000f64 <task_button+0x2c>)
 8000f54:	781b      	ldrb	r3, [r3, #0]
 8000f56:	2b02      	cmp	r3, #2
 8000f58:	d902      	bls.n	8000f60 <task_button+0x28>
			led.mode = LED_MODE_OFF;
 8000f5a:	4b02      	ldr	r3, [pc, #8]	@ (8000f64 <task_button+0x2c>)
 8000f5c:	2200      	movs	r2, #0
 8000f5e:	701a      	strb	r2, [r3, #0]
		}
	}
}
 8000f60:	bf00      	nop
 8000f62:	bd80      	pop	{r7, pc}
 8000f64:	20000000 	.word	0x20000000

08000f68 <task_idle>:

void task_idle(void) {
 8000f68:	b480      	push	{r7}
 8000f6a:	af00      	add	r7, sp, #0
	__WFI();  // Sleep until next interrupt
 8000f6c:	bf30      	wfi
}
 8000f6e:	bf00      	nop
 8000f70:	46bd      	mov	sp, r7
 8000f72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f76:	4770      	bx	lr

08000f78 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000f78:	b480      	push	{r7}
 8000f7a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000f7c:	b672      	cpsid	i
}
 8000f7e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8000f80:	bf00      	nop
 8000f82:	e7fd      	b.n	8000f80 <Error_Handler+0x8>

08000f84 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000f84:	b580      	push	{r7, lr}
 8000f86:	b082      	sub	sp, #8
 8000f88:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000f8a:	2300      	movs	r3, #0
 8000f8c:	607b      	str	r3, [r7, #4]
 8000f8e:	4b10      	ldr	r3, [pc, #64]	@ (8000fd0 <HAL_MspInit+0x4c>)
 8000f90:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000f92:	4a0f      	ldr	r2, [pc, #60]	@ (8000fd0 <HAL_MspInit+0x4c>)
 8000f94:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000f98:	6453      	str	r3, [r2, #68]	@ 0x44
 8000f9a:	4b0d      	ldr	r3, [pc, #52]	@ (8000fd0 <HAL_MspInit+0x4c>)
 8000f9c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000f9e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000fa2:	607b      	str	r3, [r7, #4]
 8000fa4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000fa6:	2300      	movs	r3, #0
 8000fa8:	603b      	str	r3, [r7, #0]
 8000faa:	4b09      	ldr	r3, [pc, #36]	@ (8000fd0 <HAL_MspInit+0x4c>)
 8000fac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000fae:	4a08      	ldr	r2, [pc, #32]	@ (8000fd0 <HAL_MspInit+0x4c>)
 8000fb0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000fb4:	6413      	str	r3, [r2, #64]	@ 0x40
 8000fb6:	4b06      	ldr	r3, [pc, #24]	@ (8000fd0 <HAL_MspInit+0x4c>)
 8000fb8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000fba:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000fbe:	603b      	str	r3, [r7, #0]
 8000fc0:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8000fc2:	2007      	movs	r0, #7
 8000fc4:	f000 fbd8 	bl	8001778 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000fc8:	bf00      	nop
 8000fca:	3708      	adds	r7, #8
 8000fcc:	46bd      	mov	sp, r7
 8000fce:	bd80      	pop	{r7, pc}
 8000fd0:	40023800 	.word	0x40023800

08000fd4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000fd4:	b480      	push	{r7}
 8000fd6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
	while (1) {
 8000fd8:	bf00      	nop
 8000fda:	e7fd      	b.n	8000fd8 <NMI_Handler+0x4>

08000fdc <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000fdc:	b480      	push	{r7}
 8000fde:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000fe0:	bf00      	nop
 8000fe2:	e7fd      	b.n	8000fe0 <HardFault_Handler+0x4>

08000fe4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000fe4:	b480      	push	{r7}
 8000fe6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000fe8:	bf00      	nop
 8000fea:	e7fd      	b.n	8000fe8 <MemManage_Handler+0x4>

08000fec <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000fec:	b480      	push	{r7}
 8000fee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000ff0:	bf00      	nop
 8000ff2:	e7fd      	b.n	8000ff0 <BusFault_Handler+0x4>

08000ff4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000ff4:	b480      	push	{r7}
 8000ff6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000ff8:	bf00      	nop
 8000ffa:	e7fd      	b.n	8000ff8 <UsageFault_Handler+0x4>

08000ffc <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000ffc:	b480      	push	{r7}
 8000ffe:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001000:	bf00      	nop
 8001002:	46bd      	mov	sp, r7
 8001004:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001008:	4770      	bx	lr

0800100a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800100a:	b480      	push	{r7}
 800100c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800100e:	bf00      	nop
 8001010:	46bd      	mov	sp, r7
 8001012:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001016:	4770      	bx	lr

08001018 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001018:	b480      	push	{r7}
 800101a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800101c:	bf00      	nop
 800101e:	46bd      	mov	sp, r7
 8001020:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001024:	4770      	bx	lr

08001026 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001026:	b580      	push	{r7, lr}
 8001028:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800102a:	f000 fab5 	bl	8001598 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800102e:	bf00      	nop
 8001030:	bd80      	pop	{r7, pc}
	...

08001034 <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 8001034:	b580      	push	{r7, lr}
 8001036:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 8001038:	4802      	ldr	r0, [pc, #8]	@ (8001044 <DMA1_Stream5_IRQHandler+0x10>)
 800103a:	f000 fd77 	bl	8001b2c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 800103e:	bf00      	nop
 8001040:	bd80      	pop	{r7, pc}
 8001042:	bf00      	nop
 8001044:	2000022c 	.word	0x2000022c

08001048 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001048:	b580      	push	{r7, lr}
 800104a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 800104c:	4802      	ldr	r0, [pc, #8]	@ (8001058 <TIM2_IRQHandler+0x10>)
 800104e:	f001 feef 	bl	8002e30 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001052:	bf00      	nop
 8001054:	bd80      	pop	{r7, pc}
 8001056:	bf00      	nop
 8001058:	2000019c 	.word	0x2000019c

0800105c <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 800105c:	b580      	push	{r7, lr}
 800105e:	b082      	sub	sp, #8
 8001060:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */
	if (__HAL_UART_GET_FLAG(&huart2, UART_FLAG_IDLE)) {
 8001062:	4b0e      	ldr	r3, [pc, #56]	@ (800109c <USART2_IRQHandler+0x40>)
 8001064:	681b      	ldr	r3, [r3, #0]
 8001066:	681b      	ldr	r3, [r3, #0]
 8001068:	f003 0310 	and.w	r3, r3, #16
 800106c:	2b10      	cmp	r3, #16
 800106e:	d10d      	bne.n	800108c <USART2_IRQHandler+0x30>
		__HAL_UART_CLEAR_IDLEFLAG(&huart2);
 8001070:	2300      	movs	r3, #0
 8001072:	607b      	str	r3, [r7, #4]
 8001074:	4b09      	ldr	r3, [pc, #36]	@ (800109c <USART2_IRQHandler+0x40>)
 8001076:	681b      	ldr	r3, [r3, #0]
 8001078:	681b      	ldr	r3, [r3, #0]
 800107a:	607b      	str	r3, [r7, #4]
 800107c:	4b07      	ldr	r3, [pc, #28]	@ (800109c <USART2_IRQHandler+0x40>)
 800107e:	681b      	ldr	r3, [r3, #0]
 8001080:	685b      	ldr	r3, [r3, #4]
 8001082:	607b      	str	r3, [r7, #4]
 8001084:	687b      	ldr	r3, [r7, #4]
		rx_pending = 1;
 8001086:	4b06      	ldr	r3, [pc, #24]	@ (80010a0 <USART2_IRQHandler+0x44>)
 8001088:	2201      	movs	r2, #1
 800108a:	701a      	strb	r2, [r3, #0]
	}

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 800108c:	4803      	ldr	r0, [pc, #12]	@ (800109c <USART2_IRQHandler+0x40>)
 800108e:	f002 fb51 	bl	8003734 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8001092:	bf00      	nop
 8001094:	3708      	adds	r7, #8
 8001096:	46bd      	mov	sp, r7
 8001098:	bd80      	pop	{r7, pc}
 800109a:	bf00      	nop
 800109c:	200001e4 	.word	0x200001e4
 80010a0:	20000146 	.word	0x20000146

080010a4 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 80010a4:	b580      	push	{r7, lr}
 80010a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 80010a8:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 80010ac:	f001 f95e 	bl	800236c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 80010b0:	bf00      	nop
 80010b2:	bd80      	pop	{r7, pc}

080010b4 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80010b4:	b480      	push	{r7}
 80010b6:	af00      	add	r7, sp, #0
  return 1;
 80010b8:	2301      	movs	r3, #1
}
 80010ba:	4618      	mov	r0, r3
 80010bc:	46bd      	mov	sp, r7
 80010be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010c2:	4770      	bx	lr

080010c4 <_kill>:

int _kill(int pid, int sig)
{
 80010c4:	b580      	push	{r7, lr}
 80010c6:	b082      	sub	sp, #8
 80010c8:	af00      	add	r7, sp, #0
 80010ca:	6078      	str	r0, [r7, #4]
 80010cc:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80010ce:	f003 fe29 	bl	8004d24 <__errno>
 80010d2:	4603      	mov	r3, r0
 80010d4:	2216      	movs	r2, #22
 80010d6:	601a      	str	r2, [r3, #0]
  return -1;
 80010d8:	f04f 33ff 	mov.w	r3, #4294967295
}
 80010dc:	4618      	mov	r0, r3
 80010de:	3708      	adds	r7, #8
 80010e0:	46bd      	mov	sp, r7
 80010e2:	bd80      	pop	{r7, pc}

080010e4 <_exit>:

void _exit (int status)
{
 80010e4:	b580      	push	{r7, lr}
 80010e6:	b082      	sub	sp, #8
 80010e8:	af00      	add	r7, sp, #0
 80010ea:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80010ec:	f04f 31ff 	mov.w	r1, #4294967295
 80010f0:	6878      	ldr	r0, [r7, #4]
 80010f2:	f7ff ffe7 	bl	80010c4 <_kill>
  while (1) {}    /* Make sure we hang here */
 80010f6:	bf00      	nop
 80010f8:	e7fd      	b.n	80010f6 <_exit+0x12>

080010fa <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80010fa:	b580      	push	{r7, lr}
 80010fc:	b086      	sub	sp, #24
 80010fe:	af00      	add	r7, sp, #0
 8001100:	60f8      	str	r0, [r7, #12]
 8001102:	60b9      	str	r1, [r7, #8]
 8001104:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001106:	2300      	movs	r3, #0
 8001108:	617b      	str	r3, [r7, #20]
 800110a:	e00a      	b.n	8001122 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800110c:	f3af 8000 	nop.w
 8001110:	4601      	mov	r1, r0
 8001112:	68bb      	ldr	r3, [r7, #8]
 8001114:	1c5a      	adds	r2, r3, #1
 8001116:	60ba      	str	r2, [r7, #8]
 8001118:	b2ca      	uxtb	r2, r1
 800111a:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800111c:	697b      	ldr	r3, [r7, #20]
 800111e:	3301      	adds	r3, #1
 8001120:	617b      	str	r3, [r7, #20]
 8001122:	697a      	ldr	r2, [r7, #20]
 8001124:	687b      	ldr	r3, [r7, #4]
 8001126:	429a      	cmp	r2, r3
 8001128:	dbf0      	blt.n	800110c <_read+0x12>
  }

  return len;
 800112a:	687b      	ldr	r3, [r7, #4]
}
 800112c:	4618      	mov	r0, r3
 800112e:	3718      	adds	r7, #24
 8001130:	46bd      	mov	sp, r7
 8001132:	bd80      	pop	{r7, pc}

08001134 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001134:	b580      	push	{r7, lr}
 8001136:	b086      	sub	sp, #24
 8001138:	af00      	add	r7, sp, #0
 800113a:	60f8      	str	r0, [r7, #12]
 800113c:	60b9      	str	r1, [r7, #8]
 800113e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001140:	2300      	movs	r3, #0
 8001142:	617b      	str	r3, [r7, #20]
 8001144:	e009      	b.n	800115a <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001146:	68bb      	ldr	r3, [r7, #8]
 8001148:	1c5a      	adds	r2, r3, #1
 800114a:	60ba      	str	r2, [r7, #8]
 800114c:	781b      	ldrb	r3, [r3, #0]
 800114e:	4618      	mov	r0, r3
 8001150:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001154:	697b      	ldr	r3, [r7, #20]
 8001156:	3301      	adds	r3, #1
 8001158:	617b      	str	r3, [r7, #20]
 800115a:	697a      	ldr	r2, [r7, #20]
 800115c:	687b      	ldr	r3, [r7, #4]
 800115e:	429a      	cmp	r2, r3
 8001160:	dbf1      	blt.n	8001146 <_write+0x12>
  }
  return len;
 8001162:	687b      	ldr	r3, [r7, #4]
}
 8001164:	4618      	mov	r0, r3
 8001166:	3718      	adds	r7, #24
 8001168:	46bd      	mov	sp, r7
 800116a:	bd80      	pop	{r7, pc}

0800116c <_close>:

int _close(int file)
{
 800116c:	b480      	push	{r7}
 800116e:	b083      	sub	sp, #12
 8001170:	af00      	add	r7, sp, #0
 8001172:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001174:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001178:	4618      	mov	r0, r3
 800117a:	370c      	adds	r7, #12
 800117c:	46bd      	mov	sp, r7
 800117e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001182:	4770      	bx	lr

08001184 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001184:	b480      	push	{r7}
 8001186:	b083      	sub	sp, #12
 8001188:	af00      	add	r7, sp, #0
 800118a:	6078      	str	r0, [r7, #4]
 800118c:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800118e:	683b      	ldr	r3, [r7, #0]
 8001190:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001194:	605a      	str	r2, [r3, #4]
  return 0;
 8001196:	2300      	movs	r3, #0
}
 8001198:	4618      	mov	r0, r3
 800119a:	370c      	adds	r7, #12
 800119c:	46bd      	mov	sp, r7
 800119e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011a2:	4770      	bx	lr

080011a4 <_isatty>:

int _isatty(int file)
{
 80011a4:	b480      	push	{r7}
 80011a6:	b083      	sub	sp, #12
 80011a8:	af00      	add	r7, sp, #0
 80011aa:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80011ac:	2301      	movs	r3, #1
}
 80011ae:	4618      	mov	r0, r3
 80011b0:	370c      	adds	r7, #12
 80011b2:	46bd      	mov	sp, r7
 80011b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011b8:	4770      	bx	lr

080011ba <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80011ba:	b480      	push	{r7}
 80011bc:	b085      	sub	sp, #20
 80011be:	af00      	add	r7, sp, #0
 80011c0:	60f8      	str	r0, [r7, #12]
 80011c2:	60b9      	str	r1, [r7, #8]
 80011c4:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80011c6:	2300      	movs	r3, #0
}
 80011c8:	4618      	mov	r0, r3
 80011ca:	3714      	adds	r7, #20
 80011cc:	46bd      	mov	sp, r7
 80011ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011d2:	4770      	bx	lr

080011d4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80011d4:	b580      	push	{r7, lr}
 80011d6:	b086      	sub	sp, #24
 80011d8:	af00      	add	r7, sp, #0
 80011da:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80011dc:	4a14      	ldr	r2, [pc, #80]	@ (8001230 <_sbrk+0x5c>)
 80011de:	4b15      	ldr	r3, [pc, #84]	@ (8001234 <_sbrk+0x60>)
 80011e0:	1ad3      	subs	r3, r2, r3
 80011e2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80011e4:	697b      	ldr	r3, [r7, #20]
 80011e6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80011e8:	4b13      	ldr	r3, [pc, #76]	@ (8001238 <_sbrk+0x64>)
 80011ea:	681b      	ldr	r3, [r3, #0]
 80011ec:	2b00      	cmp	r3, #0
 80011ee:	d102      	bne.n	80011f6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80011f0:	4b11      	ldr	r3, [pc, #68]	@ (8001238 <_sbrk+0x64>)
 80011f2:	4a12      	ldr	r2, [pc, #72]	@ (800123c <_sbrk+0x68>)
 80011f4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80011f6:	4b10      	ldr	r3, [pc, #64]	@ (8001238 <_sbrk+0x64>)
 80011f8:	681a      	ldr	r2, [r3, #0]
 80011fa:	687b      	ldr	r3, [r7, #4]
 80011fc:	4413      	add	r3, r2
 80011fe:	693a      	ldr	r2, [r7, #16]
 8001200:	429a      	cmp	r2, r3
 8001202:	d207      	bcs.n	8001214 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001204:	f003 fd8e 	bl	8004d24 <__errno>
 8001208:	4603      	mov	r3, r0
 800120a:	220c      	movs	r2, #12
 800120c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800120e:	f04f 33ff 	mov.w	r3, #4294967295
 8001212:	e009      	b.n	8001228 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001214:	4b08      	ldr	r3, [pc, #32]	@ (8001238 <_sbrk+0x64>)
 8001216:	681b      	ldr	r3, [r3, #0]
 8001218:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800121a:	4b07      	ldr	r3, [pc, #28]	@ (8001238 <_sbrk+0x64>)
 800121c:	681a      	ldr	r2, [r3, #0]
 800121e:	687b      	ldr	r3, [r7, #4]
 8001220:	4413      	add	r3, r2
 8001222:	4a05      	ldr	r2, [pc, #20]	@ (8001238 <_sbrk+0x64>)
 8001224:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001226:	68fb      	ldr	r3, [r7, #12]
}
 8001228:	4618      	mov	r0, r3
 800122a:	3718      	adds	r7, #24
 800122c:	46bd      	mov	sp, r7
 800122e:	bd80      	pop	{r7, pc}
 8001230:	20020000 	.word	0x20020000
 8001234:	00000400 	.word	0x00000400
 8001238:	20000198 	.word	0x20000198
 800123c:	200003e0 	.word	0x200003e0

08001240 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001240:	b480      	push	{r7}
 8001242:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001244:	4b06      	ldr	r3, [pc, #24]	@ (8001260 <SystemInit+0x20>)
 8001246:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800124a:	4a05      	ldr	r2, [pc, #20]	@ (8001260 <SystemInit+0x20>)
 800124c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001250:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001254:	bf00      	nop
 8001256:	46bd      	mov	sp, r7
 8001258:	f85d 7b04 	ldr.w	r7, [sp], #4
 800125c:	4770      	bx	lr
 800125e:	bf00      	nop
 8001260:	e000ed00 	.word	0xe000ed00

08001264 <MX_TIM2_Init>:

TIM_HandleTypeDef htim2;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8001264:	b580      	push	{r7, lr}
 8001266:	b086      	sub	sp, #24
 8001268:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800126a:	f107 0308 	add.w	r3, r7, #8
 800126e:	2200      	movs	r2, #0
 8001270:	601a      	str	r2, [r3, #0]
 8001272:	605a      	str	r2, [r3, #4]
 8001274:	609a      	str	r2, [r3, #8]
 8001276:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001278:	463b      	mov	r3, r7
 800127a:	2200      	movs	r2, #0
 800127c:	601a      	str	r2, [r3, #0]
 800127e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001280:	4b1d      	ldr	r3, [pc, #116]	@ (80012f8 <MX_TIM2_Init+0x94>)
 8001282:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001286:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 16000 - 1;
 8001288:	4b1b      	ldr	r3, [pc, #108]	@ (80012f8 <MX_TIM2_Init+0x94>)
 800128a:	f643 627f 	movw	r2, #15999	@ 0x3e7f
 800128e:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001290:	4b19      	ldr	r3, [pc, #100]	@ (80012f8 <MX_TIM2_Init+0x94>)
 8001292:	2200      	movs	r2, #0
 8001294:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 10 - 1;
 8001296:	4b18      	ldr	r3, [pc, #96]	@ (80012f8 <MX_TIM2_Init+0x94>)
 8001298:	2209      	movs	r2, #9
 800129a:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800129c:	4b16      	ldr	r3, [pc, #88]	@ (80012f8 <MX_TIM2_Init+0x94>)
 800129e:	2200      	movs	r2, #0
 80012a0:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80012a2:	4b15      	ldr	r3, [pc, #84]	@ (80012f8 <MX_TIM2_Init+0x94>)
 80012a4:	2280      	movs	r2, #128	@ 0x80
 80012a6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80012a8:	4813      	ldr	r0, [pc, #76]	@ (80012f8 <MX_TIM2_Init+0x94>)
 80012aa:	f001 fd0f 	bl	8002ccc <HAL_TIM_Base_Init>
 80012ae:	4603      	mov	r3, r0
 80012b0:	2b00      	cmp	r3, #0
 80012b2:	d001      	beq.n	80012b8 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 80012b4:	f7ff fe60 	bl	8000f78 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80012b8:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80012bc:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80012be:	f107 0308 	add.w	r3, r7, #8
 80012c2:	4619      	mov	r1, r3
 80012c4:	480c      	ldr	r0, [pc, #48]	@ (80012f8 <MX_TIM2_Init+0x94>)
 80012c6:	f001 fea3 	bl	8003010 <HAL_TIM_ConfigClockSource>
 80012ca:	4603      	mov	r3, r0
 80012cc:	2b00      	cmp	r3, #0
 80012ce:	d001      	beq.n	80012d4 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 80012d0:	f7ff fe52 	bl	8000f78 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80012d4:	2300      	movs	r3, #0
 80012d6:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80012d8:	2300      	movs	r3, #0
 80012da:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80012dc:	463b      	mov	r3, r7
 80012de:	4619      	mov	r1, r3
 80012e0:	4805      	ldr	r0, [pc, #20]	@ (80012f8 <MX_TIM2_Init+0x94>)
 80012e2:	f002 f8a5 	bl	8003430 <HAL_TIMEx_MasterConfigSynchronization>
 80012e6:	4603      	mov	r3, r0
 80012e8:	2b00      	cmp	r3, #0
 80012ea:	d001      	beq.n	80012f0 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 80012ec:	f7ff fe44 	bl	8000f78 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80012f0:	bf00      	nop
 80012f2:	3718      	adds	r7, #24
 80012f4:	46bd      	mov	sp, r7
 80012f6:	bd80      	pop	{r7, pc}
 80012f8:	2000019c 	.word	0x2000019c

080012fc <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80012fc:	b580      	push	{r7, lr}
 80012fe:	b084      	sub	sp, #16
 8001300:	af00      	add	r7, sp, #0
 8001302:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 8001304:	687b      	ldr	r3, [r7, #4]
 8001306:	681b      	ldr	r3, [r3, #0]
 8001308:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800130c:	d115      	bne.n	800133a <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800130e:	2300      	movs	r3, #0
 8001310:	60fb      	str	r3, [r7, #12]
 8001312:	4b0c      	ldr	r3, [pc, #48]	@ (8001344 <HAL_TIM_Base_MspInit+0x48>)
 8001314:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001316:	4a0b      	ldr	r2, [pc, #44]	@ (8001344 <HAL_TIM_Base_MspInit+0x48>)
 8001318:	f043 0301 	orr.w	r3, r3, #1
 800131c:	6413      	str	r3, [r2, #64]	@ 0x40
 800131e:	4b09      	ldr	r3, [pc, #36]	@ (8001344 <HAL_TIM_Base_MspInit+0x48>)
 8001320:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001322:	f003 0301 	and.w	r3, r3, #1
 8001326:	60fb      	str	r3, [r7, #12]
 8001328:	68fb      	ldr	r3, [r7, #12]

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 800132a:	2200      	movs	r2, #0
 800132c:	2100      	movs	r1, #0
 800132e:	201c      	movs	r0, #28
 8001330:	f000 fa2d 	bl	800178e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001334:	201c      	movs	r0, #28
 8001336:	f000 fa46 	bl	80017c6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 800133a:	bf00      	nop
 800133c:	3710      	adds	r7, #16
 800133e:	46bd      	mov	sp, r7
 8001340:	bd80      	pop	{r7, pc}
 8001342:	bf00      	nop
 8001344:	40023800 	.word	0x40023800

08001348 <MX_USART2_UART_Init>:
DMA_HandleTypeDef hdma_usart2_rx;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8001348:	b580      	push	{r7, lr}
 800134a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800134c:	4b11      	ldr	r3, [pc, #68]	@ (8001394 <MX_USART2_UART_Init+0x4c>)
 800134e:	4a12      	ldr	r2, [pc, #72]	@ (8001398 <MX_USART2_UART_Init+0x50>)
 8001350:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001352:	4b10      	ldr	r3, [pc, #64]	@ (8001394 <MX_USART2_UART_Init+0x4c>)
 8001354:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001358:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800135a:	4b0e      	ldr	r3, [pc, #56]	@ (8001394 <MX_USART2_UART_Init+0x4c>)
 800135c:	2200      	movs	r2, #0
 800135e:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001360:	4b0c      	ldr	r3, [pc, #48]	@ (8001394 <MX_USART2_UART_Init+0x4c>)
 8001362:	2200      	movs	r2, #0
 8001364:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001366:	4b0b      	ldr	r3, [pc, #44]	@ (8001394 <MX_USART2_UART_Init+0x4c>)
 8001368:	2200      	movs	r2, #0
 800136a:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 800136c:	4b09      	ldr	r3, [pc, #36]	@ (8001394 <MX_USART2_UART_Init+0x4c>)
 800136e:	220c      	movs	r2, #12
 8001370:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001372:	4b08      	ldr	r3, [pc, #32]	@ (8001394 <MX_USART2_UART_Init+0x4c>)
 8001374:	2200      	movs	r2, #0
 8001376:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001378:	4b06      	ldr	r3, [pc, #24]	@ (8001394 <MX_USART2_UART_Init+0x4c>)
 800137a:	2200      	movs	r2, #0
 800137c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800137e:	4805      	ldr	r0, [pc, #20]	@ (8001394 <MX_USART2_UART_Init+0x4c>)
 8001380:	f002 f8d8 	bl	8003534 <HAL_UART_Init>
 8001384:	4603      	mov	r3, r0
 8001386:	2b00      	cmp	r3, #0
 8001388:	d001      	beq.n	800138e <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800138a:	f7ff fdf5 	bl	8000f78 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800138e:	bf00      	nop
 8001390:	bd80      	pop	{r7, pc}
 8001392:	bf00      	nop
 8001394:	200001e4 	.word	0x200001e4
 8001398:	40004400 	.word	0x40004400

0800139c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 800139c:	b580      	push	{r7, lr}
 800139e:	b08a      	sub	sp, #40	@ 0x28
 80013a0:	af00      	add	r7, sp, #0
 80013a2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80013a4:	f107 0314 	add.w	r3, r7, #20
 80013a8:	2200      	movs	r2, #0
 80013aa:	601a      	str	r2, [r3, #0]
 80013ac:	605a      	str	r2, [r3, #4]
 80013ae:	609a      	str	r2, [r3, #8]
 80013b0:	60da      	str	r2, [r3, #12]
 80013b2:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART2)
 80013b4:	687b      	ldr	r3, [r7, #4]
 80013b6:	681b      	ldr	r3, [r3, #0]
 80013b8:	4a34      	ldr	r2, [pc, #208]	@ (800148c <HAL_UART_MspInit+0xf0>)
 80013ba:	4293      	cmp	r3, r2
 80013bc:	d162      	bne.n	8001484 <HAL_UART_MspInit+0xe8>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80013be:	2300      	movs	r3, #0
 80013c0:	613b      	str	r3, [r7, #16]
 80013c2:	4b33      	ldr	r3, [pc, #204]	@ (8001490 <HAL_UART_MspInit+0xf4>)
 80013c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80013c6:	4a32      	ldr	r2, [pc, #200]	@ (8001490 <HAL_UART_MspInit+0xf4>)
 80013c8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80013cc:	6413      	str	r3, [r2, #64]	@ 0x40
 80013ce:	4b30      	ldr	r3, [pc, #192]	@ (8001490 <HAL_UART_MspInit+0xf4>)
 80013d0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80013d2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80013d6:	613b      	str	r3, [r7, #16]
 80013d8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80013da:	2300      	movs	r3, #0
 80013dc:	60fb      	str	r3, [r7, #12]
 80013de:	4b2c      	ldr	r3, [pc, #176]	@ (8001490 <HAL_UART_MspInit+0xf4>)
 80013e0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013e2:	4a2b      	ldr	r2, [pc, #172]	@ (8001490 <HAL_UART_MspInit+0xf4>)
 80013e4:	f043 0301 	orr.w	r3, r3, #1
 80013e8:	6313      	str	r3, [r2, #48]	@ 0x30
 80013ea:	4b29      	ldr	r3, [pc, #164]	@ (8001490 <HAL_UART_MspInit+0xf4>)
 80013ec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80013ee:	f003 0301 	and.w	r3, r3, #1
 80013f2:	60fb      	str	r3, [r7, #12]
 80013f4:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 80013f6:	230c      	movs	r3, #12
 80013f8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80013fa:	2302      	movs	r3, #2
 80013fc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013fe:	2300      	movs	r3, #0
 8001400:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001402:	2303      	movs	r3, #3
 8001404:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001406:	2307      	movs	r3, #7
 8001408:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800140a:	f107 0314 	add.w	r3, r7, #20
 800140e:	4619      	mov	r1, r3
 8001410:	4820      	ldr	r0, [pc, #128]	@ (8001494 <HAL_UART_MspInit+0xf8>)
 8001412:	f000 fdf5 	bl	8002000 <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_RX Init */
    hdma_usart2_rx.Instance = DMA1_Stream5;
 8001416:	4b20      	ldr	r3, [pc, #128]	@ (8001498 <HAL_UART_MspInit+0xfc>)
 8001418:	4a20      	ldr	r2, [pc, #128]	@ (800149c <HAL_UART_MspInit+0x100>)
 800141a:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Channel = DMA_CHANNEL_4;
 800141c:	4b1e      	ldr	r3, [pc, #120]	@ (8001498 <HAL_UART_MspInit+0xfc>)
 800141e:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8001422:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001424:	4b1c      	ldr	r3, [pc, #112]	@ (8001498 <HAL_UART_MspInit+0xfc>)
 8001426:	2200      	movs	r2, #0
 8001428:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800142a:	4b1b      	ldr	r3, [pc, #108]	@ (8001498 <HAL_UART_MspInit+0xfc>)
 800142c:	2200      	movs	r2, #0
 800142e:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001430:	4b19      	ldr	r3, [pc, #100]	@ (8001498 <HAL_UART_MspInit+0xfc>)
 8001432:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001436:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001438:	4b17      	ldr	r3, [pc, #92]	@ (8001498 <HAL_UART_MspInit+0xfc>)
 800143a:	2200      	movs	r2, #0
 800143c:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800143e:	4b16      	ldr	r3, [pc, #88]	@ (8001498 <HAL_UART_MspInit+0xfc>)
 8001440:	2200      	movs	r2, #0
 8001442:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_CIRCULAR;
 8001444:	4b14      	ldr	r3, [pc, #80]	@ (8001498 <HAL_UART_MspInit+0xfc>)
 8001446:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800144a:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 800144c:	4b12      	ldr	r3, [pc, #72]	@ (8001498 <HAL_UART_MspInit+0xfc>)
 800144e:	2200      	movs	r2, #0
 8001450:	621a      	str	r2, [r3, #32]
    hdma_usart2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001452:	4b11      	ldr	r3, [pc, #68]	@ (8001498 <HAL_UART_MspInit+0xfc>)
 8001454:	2200      	movs	r2, #0
 8001456:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8001458:	480f      	ldr	r0, [pc, #60]	@ (8001498 <HAL_UART_MspInit+0xfc>)
 800145a:	f000 f9cf 	bl	80017fc <HAL_DMA_Init>
 800145e:	4603      	mov	r3, r0
 8001460:	2b00      	cmp	r3, #0
 8001462:	d001      	beq.n	8001468 <HAL_UART_MspInit+0xcc>
    {
      Error_Handler();
 8001464:	f7ff fd88 	bl	8000f78 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart2_rx);
 8001468:	687b      	ldr	r3, [r7, #4]
 800146a:	4a0b      	ldr	r2, [pc, #44]	@ (8001498 <HAL_UART_MspInit+0xfc>)
 800146c:	63da      	str	r2, [r3, #60]	@ 0x3c
 800146e:	4a0a      	ldr	r2, [pc, #40]	@ (8001498 <HAL_UART_MspInit+0xfc>)
 8001470:	687b      	ldr	r3, [r7, #4]
 8001472:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8001474:	2200      	movs	r2, #0
 8001476:	2100      	movs	r1, #0
 8001478:	2026      	movs	r0, #38	@ 0x26
 800147a:	f000 f988 	bl	800178e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 800147e:	2026      	movs	r0, #38	@ 0x26
 8001480:	f000 f9a1 	bl	80017c6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8001484:	bf00      	nop
 8001486:	3728      	adds	r7, #40	@ 0x28
 8001488:	46bd      	mov	sp, r7
 800148a:	bd80      	pop	{r7, pc}
 800148c:	40004400 	.word	0x40004400
 8001490:	40023800 	.word	0x40023800
 8001494:	40020000 	.word	0x40020000
 8001498:	2000022c 	.word	0x2000022c
 800149c:	40026088 	.word	0x40026088

080014a0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 80014a0:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80014d8 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80014a4:	f7ff fecc 	bl	8001240 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80014a8:	480c      	ldr	r0, [pc, #48]	@ (80014dc <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80014aa:	490d      	ldr	r1, [pc, #52]	@ (80014e0 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80014ac:	4a0d      	ldr	r2, [pc, #52]	@ (80014e4 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80014ae:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80014b0:	e002      	b.n	80014b8 <LoopCopyDataInit>

080014b2 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80014b2:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80014b4:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80014b6:	3304      	adds	r3, #4

080014b8 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80014b8:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80014ba:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80014bc:	d3f9      	bcc.n	80014b2 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80014be:	4a0a      	ldr	r2, [pc, #40]	@ (80014e8 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80014c0:	4c0a      	ldr	r4, [pc, #40]	@ (80014ec <LoopFillZerobss+0x22>)
  movs r3, #0
 80014c2:	2300      	movs	r3, #0
  b LoopFillZerobss
 80014c4:	e001      	b.n	80014ca <LoopFillZerobss>

080014c6 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80014c6:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80014c8:	3204      	adds	r2, #4

080014ca <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80014ca:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80014cc:	d3fb      	bcc.n	80014c6 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80014ce:	f003 fc2f 	bl	8004d30 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80014d2:	f7ff fb6d 	bl	8000bb0 <main>
  bx  lr    
 80014d6:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 80014d8:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80014dc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80014e0:	200000a8 	.word	0x200000a8
  ldr r2, =_sidata
 80014e4:	08005f94 	.word	0x08005f94
  ldr r2, =_sbss
 80014e8:	200000a8 	.word	0x200000a8
  ldr r4, =_ebss
 80014ec:	200003dc 	.word	0x200003dc

080014f0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80014f0:	e7fe      	b.n	80014f0 <ADC_IRQHandler>
	...

080014f4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80014f4:	b580      	push	{r7, lr}
 80014f6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80014f8:	4b0e      	ldr	r3, [pc, #56]	@ (8001534 <HAL_Init+0x40>)
 80014fa:	681b      	ldr	r3, [r3, #0]
 80014fc:	4a0d      	ldr	r2, [pc, #52]	@ (8001534 <HAL_Init+0x40>)
 80014fe:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001502:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001504:	4b0b      	ldr	r3, [pc, #44]	@ (8001534 <HAL_Init+0x40>)
 8001506:	681b      	ldr	r3, [r3, #0]
 8001508:	4a0a      	ldr	r2, [pc, #40]	@ (8001534 <HAL_Init+0x40>)
 800150a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800150e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001510:	4b08      	ldr	r3, [pc, #32]	@ (8001534 <HAL_Init+0x40>)
 8001512:	681b      	ldr	r3, [r3, #0]
 8001514:	4a07      	ldr	r2, [pc, #28]	@ (8001534 <HAL_Init+0x40>)
 8001516:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800151a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800151c:	2003      	movs	r0, #3
 800151e:	f000 f92b 	bl	8001778 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001522:	2000      	movs	r0, #0
 8001524:	f000 f808 	bl	8001538 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001528:	f7ff fd2c 	bl	8000f84 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800152c:	2300      	movs	r3, #0
}
 800152e:	4618      	mov	r0, r3
 8001530:	bd80      	pop	{r7, pc}
 8001532:	bf00      	nop
 8001534:	40023c00 	.word	0x40023c00

08001538 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001538:	b580      	push	{r7, lr}
 800153a:	b082      	sub	sp, #8
 800153c:	af00      	add	r7, sp, #0
 800153e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001540:	4b12      	ldr	r3, [pc, #72]	@ (800158c <HAL_InitTick+0x54>)
 8001542:	681a      	ldr	r2, [r3, #0]
 8001544:	4b12      	ldr	r3, [pc, #72]	@ (8001590 <HAL_InitTick+0x58>)
 8001546:	781b      	ldrb	r3, [r3, #0]
 8001548:	4619      	mov	r1, r3
 800154a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800154e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001552:	fbb2 f3f3 	udiv	r3, r2, r3
 8001556:	4618      	mov	r0, r3
 8001558:	f000 f943 	bl	80017e2 <HAL_SYSTICK_Config>
 800155c:	4603      	mov	r3, r0
 800155e:	2b00      	cmp	r3, #0
 8001560:	d001      	beq.n	8001566 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001562:	2301      	movs	r3, #1
 8001564:	e00e      	b.n	8001584 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001566:	687b      	ldr	r3, [r7, #4]
 8001568:	2b0f      	cmp	r3, #15
 800156a:	d80a      	bhi.n	8001582 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800156c:	2200      	movs	r2, #0
 800156e:	6879      	ldr	r1, [r7, #4]
 8001570:	f04f 30ff 	mov.w	r0, #4294967295
 8001574:	f000 f90b 	bl	800178e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001578:	4a06      	ldr	r2, [pc, #24]	@ (8001594 <HAL_InitTick+0x5c>)
 800157a:	687b      	ldr	r3, [r7, #4]
 800157c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800157e:	2300      	movs	r3, #0
 8001580:	e000      	b.n	8001584 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001582:	2301      	movs	r3, #1
}
 8001584:	4618      	mov	r0, r3
 8001586:	3708      	adds	r7, #8
 8001588:	46bd      	mov	sp, r7
 800158a:	bd80      	pop	{r7, pc}
 800158c:	20000040 	.word	0x20000040
 8001590:	20000048 	.word	0x20000048
 8001594:	20000044 	.word	0x20000044

08001598 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001598:	b480      	push	{r7}
 800159a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800159c:	4b06      	ldr	r3, [pc, #24]	@ (80015b8 <HAL_IncTick+0x20>)
 800159e:	781b      	ldrb	r3, [r3, #0]
 80015a0:	461a      	mov	r2, r3
 80015a2:	4b06      	ldr	r3, [pc, #24]	@ (80015bc <HAL_IncTick+0x24>)
 80015a4:	681b      	ldr	r3, [r3, #0]
 80015a6:	4413      	add	r3, r2
 80015a8:	4a04      	ldr	r2, [pc, #16]	@ (80015bc <HAL_IncTick+0x24>)
 80015aa:	6013      	str	r3, [r2, #0]
}
 80015ac:	bf00      	nop
 80015ae:	46bd      	mov	sp, r7
 80015b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015b4:	4770      	bx	lr
 80015b6:	bf00      	nop
 80015b8:	20000048 	.word	0x20000048
 80015bc:	2000028c 	.word	0x2000028c

080015c0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80015c0:	b480      	push	{r7}
 80015c2:	af00      	add	r7, sp, #0
  return uwTick;
 80015c4:	4b03      	ldr	r3, [pc, #12]	@ (80015d4 <HAL_GetTick+0x14>)
 80015c6:	681b      	ldr	r3, [r3, #0]
}
 80015c8:	4618      	mov	r0, r3
 80015ca:	46bd      	mov	sp, r7
 80015cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015d0:	4770      	bx	lr
 80015d2:	bf00      	nop
 80015d4:	2000028c 	.word	0x2000028c

080015d8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80015d8:	b480      	push	{r7}
 80015da:	b085      	sub	sp, #20
 80015dc:	af00      	add	r7, sp, #0
 80015de:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80015e0:	687b      	ldr	r3, [r7, #4]
 80015e2:	f003 0307 	and.w	r3, r3, #7
 80015e6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80015e8:	4b0c      	ldr	r3, [pc, #48]	@ (800161c <__NVIC_SetPriorityGrouping+0x44>)
 80015ea:	68db      	ldr	r3, [r3, #12]
 80015ec:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80015ee:	68ba      	ldr	r2, [r7, #8]
 80015f0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80015f4:	4013      	ands	r3, r2
 80015f6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80015f8:	68fb      	ldr	r3, [r7, #12]
 80015fa:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80015fc:	68bb      	ldr	r3, [r7, #8]
 80015fe:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001600:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001604:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001608:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800160a:	4a04      	ldr	r2, [pc, #16]	@ (800161c <__NVIC_SetPriorityGrouping+0x44>)
 800160c:	68bb      	ldr	r3, [r7, #8]
 800160e:	60d3      	str	r3, [r2, #12]
}
 8001610:	bf00      	nop
 8001612:	3714      	adds	r7, #20
 8001614:	46bd      	mov	sp, r7
 8001616:	f85d 7b04 	ldr.w	r7, [sp], #4
 800161a:	4770      	bx	lr
 800161c:	e000ed00 	.word	0xe000ed00

08001620 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001620:	b480      	push	{r7}
 8001622:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001624:	4b04      	ldr	r3, [pc, #16]	@ (8001638 <__NVIC_GetPriorityGrouping+0x18>)
 8001626:	68db      	ldr	r3, [r3, #12]
 8001628:	0a1b      	lsrs	r3, r3, #8
 800162a:	f003 0307 	and.w	r3, r3, #7
}
 800162e:	4618      	mov	r0, r3
 8001630:	46bd      	mov	sp, r7
 8001632:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001636:	4770      	bx	lr
 8001638:	e000ed00 	.word	0xe000ed00

0800163c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800163c:	b480      	push	{r7}
 800163e:	b083      	sub	sp, #12
 8001640:	af00      	add	r7, sp, #0
 8001642:	4603      	mov	r3, r0
 8001644:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001646:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800164a:	2b00      	cmp	r3, #0
 800164c:	db0b      	blt.n	8001666 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800164e:	79fb      	ldrb	r3, [r7, #7]
 8001650:	f003 021f 	and.w	r2, r3, #31
 8001654:	4907      	ldr	r1, [pc, #28]	@ (8001674 <__NVIC_EnableIRQ+0x38>)
 8001656:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800165a:	095b      	lsrs	r3, r3, #5
 800165c:	2001      	movs	r0, #1
 800165e:	fa00 f202 	lsl.w	r2, r0, r2
 8001662:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001666:	bf00      	nop
 8001668:	370c      	adds	r7, #12
 800166a:	46bd      	mov	sp, r7
 800166c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001670:	4770      	bx	lr
 8001672:	bf00      	nop
 8001674:	e000e100 	.word	0xe000e100

08001678 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001678:	b480      	push	{r7}
 800167a:	b083      	sub	sp, #12
 800167c:	af00      	add	r7, sp, #0
 800167e:	4603      	mov	r3, r0
 8001680:	6039      	str	r1, [r7, #0]
 8001682:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001684:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001688:	2b00      	cmp	r3, #0
 800168a:	db0a      	blt.n	80016a2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800168c:	683b      	ldr	r3, [r7, #0]
 800168e:	b2da      	uxtb	r2, r3
 8001690:	490c      	ldr	r1, [pc, #48]	@ (80016c4 <__NVIC_SetPriority+0x4c>)
 8001692:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001696:	0112      	lsls	r2, r2, #4
 8001698:	b2d2      	uxtb	r2, r2
 800169a:	440b      	add	r3, r1
 800169c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80016a0:	e00a      	b.n	80016b8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80016a2:	683b      	ldr	r3, [r7, #0]
 80016a4:	b2da      	uxtb	r2, r3
 80016a6:	4908      	ldr	r1, [pc, #32]	@ (80016c8 <__NVIC_SetPriority+0x50>)
 80016a8:	79fb      	ldrb	r3, [r7, #7]
 80016aa:	f003 030f 	and.w	r3, r3, #15
 80016ae:	3b04      	subs	r3, #4
 80016b0:	0112      	lsls	r2, r2, #4
 80016b2:	b2d2      	uxtb	r2, r2
 80016b4:	440b      	add	r3, r1
 80016b6:	761a      	strb	r2, [r3, #24]
}
 80016b8:	bf00      	nop
 80016ba:	370c      	adds	r7, #12
 80016bc:	46bd      	mov	sp, r7
 80016be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016c2:	4770      	bx	lr
 80016c4:	e000e100 	.word	0xe000e100
 80016c8:	e000ed00 	.word	0xe000ed00

080016cc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80016cc:	b480      	push	{r7}
 80016ce:	b089      	sub	sp, #36	@ 0x24
 80016d0:	af00      	add	r7, sp, #0
 80016d2:	60f8      	str	r0, [r7, #12]
 80016d4:	60b9      	str	r1, [r7, #8]
 80016d6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80016d8:	68fb      	ldr	r3, [r7, #12]
 80016da:	f003 0307 	and.w	r3, r3, #7
 80016de:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80016e0:	69fb      	ldr	r3, [r7, #28]
 80016e2:	f1c3 0307 	rsb	r3, r3, #7
 80016e6:	2b04      	cmp	r3, #4
 80016e8:	bf28      	it	cs
 80016ea:	2304      	movcs	r3, #4
 80016ec:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80016ee:	69fb      	ldr	r3, [r7, #28]
 80016f0:	3304      	adds	r3, #4
 80016f2:	2b06      	cmp	r3, #6
 80016f4:	d902      	bls.n	80016fc <NVIC_EncodePriority+0x30>
 80016f6:	69fb      	ldr	r3, [r7, #28]
 80016f8:	3b03      	subs	r3, #3
 80016fa:	e000      	b.n	80016fe <NVIC_EncodePriority+0x32>
 80016fc:	2300      	movs	r3, #0
 80016fe:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001700:	f04f 32ff 	mov.w	r2, #4294967295
 8001704:	69bb      	ldr	r3, [r7, #24]
 8001706:	fa02 f303 	lsl.w	r3, r2, r3
 800170a:	43da      	mvns	r2, r3
 800170c:	68bb      	ldr	r3, [r7, #8]
 800170e:	401a      	ands	r2, r3
 8001710:	697b      	ldr	r3, [r7, #20]
 8001712:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001714:	f04f 31ff 	mov.w	r1, #4294967295
 8001718:	697b      	ldr	r3, [r7, #20]
 800171a:	fa01 f303 	lsl.w	r3, r1, r3
 800171e:	43d9      	mvns	r1, r3
 8001720:	687b      	ldr	r3, [r7, #4]
 8001722:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001724:	4313      	orrs	r3, r2
         );
}
 8001726:	4618      	mov	r0, r3
 8001728:	3724      	adds	r7, #36	@ 0x24
 800172a:	46bd      	mov	sp, r7
 800172c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001730:	4770      	bx	lr
	...

08001734 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001734:	b580      	push	{r7, lr}
 8001736:	b082      	sub	sp, #8
 8001738:	af00      	add	r7, sp, #0
 800173a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800173c:	687b      	ldr	r3, [r7, #4]
 800173e:	3b01      	subs	r3, #1
 8001740:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001744:	d301      	bcc.n	800174a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001746:	2301      	movs	r3, #1
 8001748:	e00f      	b.n	800176a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800174a:	4a0a      	ldr	r2, [pc, #40]	@ (8001774 <SysTick_Config+0x40>)
 800174c:	687b      	ldr	r3, [r7, #4]
 800174e:	3b01      	subs	r3, #1
 8001750:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001752:	210f      	movs	r1, #15
 8001754:	f04f 30ff 	mov.w	r0, #4294967295
 8001758:	f7ff ff8e 	bl	8001678 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800175c:	4b05      	ldr	r3, [pc, #20]	@ (8001774 <SysTick_Config+0x40>)
 800175e:	2200      	movs	r2, #0
 8001760:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001762:	4b04      	ldr	r3, [pc, #16]	@ (8001774 <SysTick_Config+0x40>)
 8001764:	2207      	movs	r2, #7
 8001766:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001768:	2300      	movs	r3, #0
}
 800176a:	4618      	mov	r0, r3
 800176c:	3708      	adds	r7, #8
 800176e:	46bd      	mov	sp, r7
 8001770:	bd80      	pop	{r7, pc}
 8001772:	bf00      	nop
 8001774:	e000e010 	.word	0xe000e010

08001778 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001778:	b580      	push	{r7, lr}
 800177a:	b082      	sub	sp, #8
 800177c:	af00      	add	r7, sp, #0
 800177e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001780:	6878      	ldr	r0, [r7, #4]
 8001782:	f7ff ff29 	bl	80015d8 <__NVIC_SetPriorityGrouping>
}
 8001786:	bf00      	nop
 8001788:	3708      	adds	r7, #8
 800178a:	46bd      	mov	sp, r7
 800178c:	bd80      	pop	{r7, pc}

0800178e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800178e:	b580      	push	{r7, lr}
 8001790:	b086      	sub	sp, #24
 8001792:	af00      	add	r7, sp, #0
 8001794:	4603      	mov	r3, r0
 8001796:	60b9      	str	r1, [r7, #8]
 8001798:	607a      	str	r2, [r7, #4]
 800179a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800179c:	2300      	movs	r3, #0
 800179e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80017a0:	f7ff ff3e 	bl	8001620 <__NVIC_GetPriorityGrouping>
 80017a4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80017a6:	687a      	ldr	r2, [r7, #4]
 80017a8:	68b9      	ldr	r1, [r7, #8]
 80017aa:	6978      	ldr	r0, [r7, #20]
 80017ac:	f7ff ff8e 	bl	80016cc <NVIC_EncodePriority>
 80017b0:	4602      	mov	r2, r0
 80017b2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80017b6:	4611      	mov	r1, r2
 80017b8:	4618      	mov	r0, r3
 80017ba:	f7ff ff5d 	bl	8001678 <__NVIC_SetPriority>
}
 80017be:	bf00      	nop
 80017c0:	3718      	adds	r7, #24
 80017c2:	46bd      	mov	sp, r7
 80017c4:	bd80      	pop	{r7, pc}

080017c6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80017c6:	b580      	push	{r7, lr}
 80017c8:	b082      	sub	sp, #8
 80017ca:	af00      	add	r7, sp, #0
 80017cc:	4603      	mov	r3, r0
 80017ce:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80017d0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80017d4:	4618      	mov	r0, r3
 80017d6:	f7ff ff31 	bl	800163c <__NVIC_EnableIRQ>
}
 80017da:	bf00      	nop
 80017dc:	3708      	adds	r7, #8
 80017de:	46bd      	mov	sp, r7
 80017e0:	bd80      	pop	{r7, pc}

080017e2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80017e2:	b580      	push	{r7, lr}
 80017e4:	b082      	sub	sp, #8
 80017e6:	af00      	add	r7, sp, #0
 80017e8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80017ea:	6878      	ldr	r0, [r7, #4]
 80017ec:	f7ff ffa2 	bl	8001734 <SysTick_Config>
 80017f0:	4603      	mov	r3, r0
}
 80017f2:	4618      	mov	r0, r3
 80017f4:	3708      	adds	r7, #8
 80017f6:	46bd      	mov	sp, r7
 80017f8:	bd80      	pop	{r7, pc}
	...

080017fc <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80017fc:	b580      	push	{r7, lr}
 80017fe:	b086      	sub	sp, #24
 8001800:	af00      	add	r7, sp, #0
 8001802:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8001804:	2300      	movs	r3, #0
 8001806:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8001808:	f7ff feda 	bl	80015c0 <HAL_GetTick>
 800180c:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800180e:	687b      	ldr	r3, [r7, #4]
 8001810:	2b00      	cmp	r3, #0
 8001812:	d101      	bne.n	8001818 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8001814:	2301      	movs	r3, #1
 8001816:	e099      	b.n	800194c <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001818:	687b      	ldr	r3, [r7, #4]
 800181a:	2202      	movs	r2, #2
 800181c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8001820:	687b      	ldr	r3, [r7, #4]
 8001822:	2200      	movs	r2, #0
 8001824:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8001828:	687b      	ldr	r3, [r7, #4]
 800182a:	681b      	ldr	r3, [r3, #0]
 800182c:	681a      	ldr	r2, [r3, #0]
 800182e:	687b      	ldr	r3, [r7, #4]
 8001830:	681b      	ldr	r3, [r3, #0]
 8001832:	f022 0201 	bic.w	r2, r2, #1
 8001836:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001838:	e00f      	b.n	800185a <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800183a:	f7ff fec1 	bl	80015c0 <HAL_GetTick>
 800183e:	4602      	mov	r2, r0
 8001840:	693b      	ldr	r3, [r7, #16]
 8001842:	1ad3      	subs	r3, r2, r3
 8001844:	2b05      	cmp	r3, #5
 8001846:	d908      	bls.n	800185a <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001848:	687b      	ldr	r3, [r7, #4]
 800184a:	2220      	movs	r2, #32
 800184c:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800184e:	687b      	ldr	r3, [r7, #4]
 8001850:	2203      	movs	r2, #3
 8001852:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8001856:	2303      	movs	r3, #3
 8001858:	e078      	b.n	800194c <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800185a:	687b      	ldr	r3, [r7, #4]
 800185c:	681b      	ldr	r3, [r3, #0]
 800185e:	681b      	ldr	r3, [r3, #0]
 8001860:	f003 0301 	and.w	r3, r3, #1
 8001864:	2b00      	cmp	r3, #0
 8001866:	d1e8      	bne.n	800183a <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8001868:	687b      	ldr	r3, [r7, #4]
 800186a:	681b      	ldr	r3, [r3, #0]
 800186c:	681b      	ldr	r3, [r3, #0]
 800186e:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8001870:	697a      	ldr	r2, [r7, #20]
 8001872:	4b38      	ldr	r3, [pc, #224]	@ (8001954 <HAL_DMA_Init+0x158>)
 8001874:	4013      	ands	r3, r2
 8001876:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001878:	687b      	ldr	r3, [r7, #4]
 800187a:	685a      	ldr	r2, [r3, #4]
 800187c:	687b      	ldr	r3, [r7, #4]
 800187e:	689b      	ldr	r3, [r3, #8]
 8001880:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001882:	687b      	ldr	r3, [r7, #4]
 8001884:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8001886:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001888:	687b      	ldr	r3, [r7, #4]
 800188a:	691b      	ldr	r3, [r3, #16]
 800188c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800188e:	687b      	ldr	r3, [r7, #4]
 8001890:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8001892:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8001894:	687b      	ldr	r3, [r7, #4]
 8001896:	699b      	ldr	r3, [r3, #24]
 8001898:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800189a:	687b      	ldr	r3, [r7, #4]
 800189c:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800189e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	6a1b      	ldr	r3, [r3, #32]
 80018a4:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80018a6:	697a      	ldr	r2, [r7, #20]
 80018a8:	4313      	orrs	r3, r2
 80018aa:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80018ac:	687b      	ldr	r3, [r7, #4]
 80018ae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80018b0:	2b04      	cmp	r3, #4
 80018b2:	d107      	bne.n	80018c4 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80018b4:	687b      	ldr	r3, [r7, #4]
 80018b6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80018b8:	687b      	ldr	r3, [r7, #4]
 80018ba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80018bc:	4313      	orrs	r3, r2
 80018be:	697a      	ldr	r2, [r7, #20]
 80018c0:	4313      	orrs	r3, r2
 80018c2:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80018c4:	687b      	ldr	r3, [r7, #4]
 80018c6:	681b      	ldr	r3, [r3, #0]
 80018c8:	697a      	ldr	r2, [r7, #20]
 80018ca:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80018cc:	687b      	ldr	r3, [r7, #4]
 80018ce:	681b      	ldr	r3, [r3, #0]
 80018d0:	695b      	ldr	r3, [r3, #20]
 80018d2:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80018d4:	697b      	ldr	r3, [r7, #20]
 80018d6:	f023 0307 	bic.w	r3, r3, #7
 80018da:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 80018dc:	687b      	ldr	r3, [r7, #4]
 80018de:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80018e0:	697a      	ldr	r2, [r7, #20]
 80018e2:	4313      	orrs	r3, r2
 80018e4:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80018e6:	687b      	ldr	r3, [r7, #4]
 80018e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80018ea:	2b04      	cmp	r3, #4
 80018ec:	d117      	bne.n	800191e <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 80018ee:	687b      	ldr	r3, [r7, #4]
 80018f0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80018f2:	697a      	ldr	r2, [r7, #20]
 80018f4:	4313      	orrs	r3, r2
 80018f6:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 80018f8:	687b      	ldr	r3, [r7, #4]
 80018fa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80018fc:	2b00      	cmp	r3, #0
 80018fe:	d00e      	beq.n	800191e <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8001900:	6878      	ldr	r0, [r7, #4]
 8001902:	f000 fb01 	bl	8001f08 <DMA_CheckFifoParam>
 8001906:	4603      	mov	r3, r0
 8001908:	2b00      	cmp	r3, #0
 800190a:	d008      	beq.n	800191e <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 800190c:	687b      	ldr	r3, [r7, #4]
 800190e:	2240      	movs	r2, #64	@ 0x40
 8001910:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8001912:	687b      	ldr	r3, [r7, #4]
 8001914:	2201      	movs	r2, #1
 8001916:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 800191a:	2301      	movs	r3, #1
 800191c:	e016      	b.n	800194c <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 800191e:	687b      	ldr	r3, [r7, #4]
 8001920:	681b      	ldr	r3, [r3, #0]
 8001922:	697a      	ldr	r2, [r7, #20]
 8001924:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8001926:	6878      	ldr	r0, [r7, #4]
 8001928:	f000 fab8 	bl	8001e9c <DMA_CalcBaseAndBitshift>
 800192c:	4603      	mov	r3, r0
 800192e:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001930:	687b      	ldr	r3, [r7, #4]
 8001932:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001934:	223f      	movs	r2, #63	@ 0x3f
 8001936:	409a      	lsls	r2, r3
 8001938:	68fb      	ldr	r3, [r7, #12]
 800193a:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800193c:	687b      	ldr	r3, [r7, #4]
 800193e:	2200      	movs	r2, #0
 8001940:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8001942:	687b      	ldr	r3, [r7, #4]
 8001944:	2201      	movs	r2, #1
 8001946:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 800194a:	2300      	movs	r3, #0
}
 800194c:	4618      	mov	r0, r3
 800194e:	3718      	adds	r7, #24
 8001950:	46bd      	mov	sp, r7
 8001952:	bd80      	pop	{r7, pc}
 8001954:	f010803f 	.word	0xf010803f

08001958 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001958:	b580      	push	{r7, lr}
 800195a:	b086      	sub	sp, #24
 800195c:	af00      	add	r7, sp, #0
 800195e:	60f8      	str	r0, [r7, #12]
 8001960:	60b9      	str	r1, [r7, #8]
 8001962:	607a      	str	r2, [r7, #4]
 8001964:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8001966:	2300      	movs	r3, #0
 8001968:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800196a:	68fb      	ldr	r3, [r7, #12]
 800196c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800196e:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8001970:	68fb      	ldr	r3, [r7, #12]
 8001972:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8001976:	2b01      	cmp	r3, #1
 8001978:	d101      	bne.n	800197e <HAL_DMA_Start_IT+0x26>
 800197a:	2302      	movs	r3, #2
 800197c:	e040      	b.n	8001a00 <HAL_DMA_Start_IT+0xa8>
 800197e:	68fb      	ldr	r3, [r7, #12]
 8001980:	2201      	movs	r2, #1
 8001982:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8001986:	68fb      	ldr	r3, [r7, #12]
 8001988:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 800198c:	b2db      	uxtb	r3, r3
 800198e:	2b01      	cmp	r3, #1
 8001990:	d12f      	bne.n	80019f2 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001992:	68fb      	ldr	r3, [r7, #12]
 8001994:	2202      	movs	r2, #2
 8001996:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800199a:	68fb      	ldr	r3, [r7, #12]
 800199c:	2200      	movs	r2, #0
 800199e:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80019a0:	683b      	ldr	r3, [r7, #0]
 80019a2:	687a      	ldr	r2, [r7, #4]
 80019a4:	68b9      	ldr	r1, [r7, #8]
 80019a6:	68f8      	ldr	r0, [r7, #12]
 80019a8:	f000 fa4a 	bl	8001e40 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80019ac:	68fb      	ldr	r3, [r7, #12]
 80019ae:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80019b0:	223f      	movs	r2, #63	@ 0x3f
 80019b2:	409a      	lsls	r2, r3
 80019b4:	693b      	ldr	r3, [r7, #16]
 80019b6:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 80019b8:	68fb      	ldr	r3, [r7, #12]
 80019ba:	681b      	ldr	r3, [r3, #0]
 80019bc:	681a      	ldr	r2, [r3, #0]
 80019be:	68fb      	ldr	r3, [r7, #12]
 80019c0:	681b      	ldr	r3, [r3, #0]
 80019c2:	f042 0216 	orr.w	r2, r2, #22
 80019c6:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 80019c8:	68fb      	ldr	r3, [r7, #12]
 80019ca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80019cc:	2b00      	cmp	r3, #0
 80019ce:	d007      	beq.n	80019e0 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 80019d0:	68fb      	ldr	r3, [r7, #12]
 80019d2:	681b      	ldr	r3, [r3, #0]
 80019d4:	681a      	ldr	r2, [r3, #0]
 80019d6:	68fb      	ldr	r3, [r7, #12]
 80019d8:	681b      	ldr	r3, [r3, #0]
 80019da:	f042 0208 	orr.w	r2, r2, #8
 80019de:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80019e0:	68fb      	ldr	r3, [r7, #12]
 80019e2:	681b      	ldr	r3, [r3, #0]
 80019e4:	681a      	ldr	r2, [r3, #0]
 80019e6:	68fb      	ldr	r3, [r7, #12]
 80019e8:	681b      	ldr	r3, [r3, #0]
 80019ea:	f042 0201 	orr.w	r2, r2, #1
 80019ee:	601a      	str	r2, [r3, #0]
 80019f0:	e005      	b.n	80019fe <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 80019f2:	68fb      	ldr	r3, [r7, #12]
 80019f4:	2200      	movs	r2, #0
 80019f6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 80019fa:	2302      	movs	r3, #2
 80019fc:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 80019fe:	7dfb      	ldrb	r3, [r7, #23]
}
 8001a00:	4618      	mov	r0, r3
 8001a02:	3718      	adds	r7, #24
 8001a04:	46bd      	mov	sp, r7
 8001a06:	bd80      	pop	{r7, pc}

08001a08 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8001a08:	b580      	push	{r7, lr}
 8001a0a:	b084      	sub	sp, #16
 8001a0c:	af00      	add	r7, sp, #0
 8001a0e:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001a10:	687b      	ldr	r3, [r7, #4]
 8001a12:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001a14:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8001a16:	f7ff fdd3 	bl	80015c0 <HAL_GetTick>
 8001a1a:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001a1c:	687b      	ldr	r3, [r7, #4]
 8001a1e:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8001a22:	b2db      	uxtb	r3, r3
 8001a24:	2b02      	cmp	r3, #2
 8001a26:	d008      	beq.n	8001a3a <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001a28:	687b      	ldr	r3, [r7, #4]
 8001a2a:	2280      	movs	r2, #128	@ 0x80
 8001a2c:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001a2e:	687b      	ldr	r3, [r7, #4]
 8001a30:	2200      	movs	r2, #0
 8001a32:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8001a36:	2301      	movs	r3, #1
 8001a38:	e052      	b.n	8001ae0 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8001a3a:	687b      	ldr	r3, [r7, #4]
 8001a3c:	681b      	ldr	r3, [r3, #0]
 8001a3e:	681a      	ldr	r2, [r3, #0]
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	681b      	ldr	r3, [r3, #0]
 8001a44:	f022 0216 	bic.w	r2, r2, #22
 8001a48:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8001a4a:	687b      	ldr	r3, [r7, #4]
 8001a4c:	681b      	ldr	r3, [r3, #0]
 8001a4e:	695a      	ldr	r2, [r3, #20]
 8001a50:	687b      	ldr	r3, [r7, #4]
 8001a52:	681b      	ldr	r3, [r3, #0]
 8001a54:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8001a58:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8001a5a:	687b      	ldr	r3, [r7, #4]
 8001a5c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001a5e:	2b00      	cmp	r3, #0
 8001a60:	d103      	bne.n	8001a6a <HAL_DMA_Abort+0x62>
 8001a62:	687b      	ldr	r3, [r7, #4]
 8001a64:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001a66:	2b00      	cmp	r3, #0
 8001a68:	d007      	beq.n	8001a7a <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001a6a:	687b      	ldr	r3, [r7, #4]
 8001a6c:	681b      	ldr	r3, [r3, #0]
 8001a6e:	681a      	ldr	r2, [r3, #0]
 8001a70:	687b      	ldr	r3, [r7, #4]
 8001a72:	681b      	ldr	r3, [r3, #0]
 8001a74:	f022 0208 	bic.w	r2, r2, #8
 8001a78:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001a7a:	687b      	ldr	r3, [r7, #4]
 8001a7c:	681b      	ldr	r3, [r3, #0]
 8001a7e:	681a      	ldr	r2, [r3, #0]
 8001a80:	687b      	ldr	r3, [r7, #4]
 8001a82:	681b      	ldr	r3, [r3, #0]
 8001a84:	f022 0201 	bic.w	r2, r2, #1
 8001a88:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001a8a:	e013      	b.n	8001ab4 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001a8c:	f7ff fd98 	bl	80015c0 <HAL_GetTick>
 8001a90:	4602      	mov	r2, r0
 8001a92:	68bb      	ldr	r3, [r7, #8]
 8001a94:	1ad3      	subs	r3, r2, r3
 8001a96:	2b05      	cmp	r3, #5
 8001a98:	d90c      	bls.n	8001ab4 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8001a9a:	687b      	ldr	r3, [r7, #4]
 8001a9c:	2220      	movs	r2, #32
 8001a9e:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001aa0:	687b      	ldr	r3, [r7, #4]
 8001aa2:	2203      	movs	r2, #3
 8001aa4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8001aa8:	687b      	ldr	r3, [r7, #4]
 8001aaa:	2200      	movs	r2, #0
 8001aac:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8001ab0:	2303      	movs	r3, #3
 8001ab2:	e015      	b.n	8001ae0 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001ab4:	687b      	ldr	r3, [r7, #4]
 8001ab6:	681b      	ldr	r3, [r3, #0]
 8001ab8:	681b      	ldr	r3, [r3, #0]
 8001aba:	f003 0301 	and.w	r3, r3, #1
 8001abe:	2b00      	cmp	r3, #0
 8001ac0:	d1e4      	bne.n	8001a8c <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001ac2:	687b      	ldr	r3, [r7, #4]
 8001ac4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001ac6:	223f      	movs	r2, #63	@ 0x3f
 8001ac8:	409a      	lsls	r2, r3
 8001aca:	68fb      	ldr	r3, [r7, #12]
 8001acc:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8001ace:	687b      	ldr	r3, [r7, #4]
 8001ad0:	2201      	movs	r2, #1
 8001ad2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001ad6:	687b      	ldr	r3, [r7, #4]
 8001ad8:	2200      	movs	r2, #0
 8001ada:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8001ade:	2300      	movs	r3, #0
}
 8001ae0:	4618      	mov	r0, r3
 8001ae2:	3710      	adds	r7, #16
 8001ae4:	46bd      	mov	sp, r7
 8001ae6:	bd80      	pop	{r7, pc}

08001ae8 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001ae8:	b480      	push	{r7}
 8001aea:	b083      	sub	sp, #12
 8001aec:	af00      	add	r7, sp, #0
 8001aee:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001af0:	687b      	ldr	r3, [r7, #4]
 8001af2:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8001af6:	b2db      	uxtb	r3, r3
 8001af8:	2b02      	cmp	r3, #2
 8001afa:	d004      	beq.n	8001b06 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001afc:	687b      	ldr	r3, [r7, #4]
 8001afe:	2280      	movs	r2, #128	@ 0x80
 8001b00:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8001b02:	2301      	movs	r3, #1
 8001b04:	e00c      	b.n	8001b20 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8001b06:	687b      	ldr	r3, [r7, #4]
 8001b08:	2205      	movs	r2, #5
 8001b0a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001b0e:	687b      	ldr	r3, [r7, #4]
 8001b10:	681b      	ldr	r3, [r3, #0]
 8001b12:	681a      	ldr	r2, [r3, #0]
 8001b14:	687b      	ldr	r3, [r7, #4]
 8001b16:	681b      	ldr	r3, [r3, #0]
 8001b18:	f022 0201 	bic.w	r2, r2, #1
 8001b1c:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8001b1e:	2300      	movs	r3, #0
}
 8001b20:	4618      	mov	r0, r3
 8001b22:	370c      	adds	r7, #12
 8001b24:	46bd      	mov	sp, r7
 8001b26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b2a:	4770      	bx	lr

08001b2c <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001b2c:	b580      	push	{r7, lr}
 8001b2e:	b086      	sub	sp, #24
 8001b30:	af00      	add	r7, sp, #0
 8001b32:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8001b34:	2300      	movs	r3, #0
 8001b36:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8001b38:	4b8e      	ldr	r3, [pc, #568]	@ (8001d74 <HAL_DMA_IRQHandler+0x248>)
 8001b3a:	681b      	ldr	r3, [r3, #0]
 8001b3c:	4a8e      	ldr	r2, [pc, #568]	@ (8001d78 <HAL_DMA_IRQHandler+0x24c>)
 8001b3e:	fba2 2303 	umull	r2, r3, r2, r3
 8001b42:	0a9b      	lsrs	r3, r3, #10
 8001b44:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001b46:	687b      	ldr	r3, [r7, #4]
 8001b48:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001b4a:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8001b4c:	693b      	ldr	r3, [r7, #16]
 8001b4e:	681b      	ldr	r3, [r3, #0]
 8001b50:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8001b52:	687b      	ldr	r3, [r7, #4]
 8001b54:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001b56:	2208      	movs	r2, #8
 8001b58:	409a      	lsls	r2, r3
 8001b5a:	68fb      	ldr	r3, [r7, #12]
 8001b5c:	4013      	ands	r3, r2
 8001b5e:	2b00      	cmp	r3, #0
 8001b60:	d01a      	beq.n	8001b98 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8001b62:	687b      	ldr	r3, [r7, #4]
 8001b64:	681b      	ldr	r3, [r3, #0]
 8001b66:	681b      	ldr	r3, [r3, #0]
 8001b68:	f003 0304 	and.w	r3, r3, #4
 8001b6c:	2b00      	cmp	r3, #0
 8001b6e:	d013      	beq.n	8001b98 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	681b      	ldr	r3, [r3, #0]
 8001b74:	681a      	ldr	r2, [r3, #0]
 8001b76:	687b      	ldr	r3, [r7, #4]
 8001b78:	681b      	ldr	r3, [r3, #0]
 8001b7a:	f022 0204 	bic.w	r2, r2, #4
 8001b7e:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001b84:	2208      	movs	r2, #8
 8001b86:	409a      	lsls	r2, r3
 8001b88:	693b      	ldr	r3, [r7, #16]
 8001b8a:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8001b8c:	687b      	ldr	r3, [r7, #4]
 8001b8e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001b90:	f043 0201 	orr.w	r2, r3, #1
 8001b94:	687b      	ldr	r3, [r7, #4]
 8001b96:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001b9c:	2201      	movs	r2, #1
 8001b9e:	409a      	lsls	r2, r3
 8001ba0:	68fb      	ldr	r3, [r7, #12]
 8001ba2:	4013      	ands	r3, r2
 8001ba4:	2b00      	cmp	r3, #0
 8001ba6:	d012      	beq.n	8001bce <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8001ba8:	687b      	ldr	r3, [r7, #4]
 8001baa:	681b      	ldr	r3, [r3, #0]
 8001bac:	695b      	ldr	r3, [r3, #20]
 8001bae:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001bb2:	2b00      	cmp	r3, #0
 8001bb4:	d00b      	beq.n	8001bce <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8001bb6:	687b      	ldr	r3, [r7, #4]
 8001bb8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001bba:	2201      	movs	r2, #1
 8001bbc:	409a      	lsls	r2, r3
 8001bbe:	693b      	ldr	r3, [r7, #16]
 8001bc0:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8001bc2:	687b      	ldr	r3, [r7, #4]
 8001bc4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001bc6:	f043 0202 	orr.w	r2, r3, #2
 8001bca:	687b      	ldr	r3, [r7, #4]
 8001bcc:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8001bce:	687b      	ldr	r3, [r7, #4]
 8001bd0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001bd2:	2204      	movs	r2, #4
 8001bd4:	409a      	lsls	r2, r3
 8001bd6:	68fb      	ldr	r3, [r7, #12]
 8001bd8:	4013      	ands	r3, r2
 8001bda:	2b00      	cmp	r3, #0
 8001bdc:	d012      	beq.n	8001c04 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8001bde:	687b      	ldr	r3, [r7, #4]
 8001be0:	681b      	ldr	r3, [r3, #0]
 8001be2:	681b      	ldr	r3, [r3, #0]
 8001be4:	f003 0302 	and.w	r3, r3, #2
 8001be8:	2b00      	cmp	r3, #0
 8001bea:	d00b      	beq.n	8001c04 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001bf0:	2204      	movs	r2, #4
 8001bf2:	409a      	lsls	r2, r3
 8001bf4:	693b      	ldr	r3, [r7, #16]
 8001bf6:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001bfc:	f043 0204 	orr.w	r2, r3, #4
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8001c04:	687b      	ldr	r3, [r7, #4]
 8001c06:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001c08:	2210      	movs	r2, #16
 8001c0a:	409a      	lsls	r2, r3
 8001c0c:	68fb      	ldr	r3, [r7, #12]
 8001c0e:	4013      	ands	r3, r2
 8001c10:	2b00      	cmp	r3, #0
 8001c12:	d043      	beq.n	8001c9c <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	681b      	ldr	r3, [r3, #0]
 8001c18:	681b      	ldr	r3, [r3, #0]
 8001c1a:	f003 0308 	and.w	r3, r3, #8
 8001c1e:	2b00      	cmp	r3, #0
 8001c20:	d03c      	beq.n	8001c9c <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8001c22:	687b      	ldr	r3, [r7, #4]
 8001c24:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001c26:	2210      	movs	r2, #16
 8001c28:	409a      	lsls	r2, r3
 8001c2a:	693b      	ldr	r3, [r7, #16]
 8001c2c:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8001c2e:	687b      	ldr	r3, [r7, #4]
 8001c30:	681b      	ldr	r3, [r3, #0]
 8001c32:	681b      	ldr	r3, [r3, #0]
 8001c34:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001c38:	2b00      	cmp	r3, #0
 8001c3a:	d018      	beq.n	8001c6e <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	681b      	ldr	r3, [r3, #0]
 8001c40:	681b      	ldr	r3, [r3, #0]
 8001c42:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8001c46:	2b00      	cmp	r3, #0
 8001c48:	d108      	bne.n	8001c5c <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8001c4a:	687b      	ldr	r3, [r7, #4]
 8001c4c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c4e:	2b00      	cmp	r3, #0
 8001c50:	d024      	beq.n	8001c9c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8001c52:	687b      	ldr	r3, [r7, #4]
 8001c54:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c56:	6878      	ldr	r0, [r7, #4]
 8001c58:	4798      	blx	r3
 8001c5a:	e01f      	b.n	8001c9c <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001c60:	2b00      	cmp	r3, #0
 8001c62:	d01b      	beq.n	8001c9c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001c68:	6878      	ldr	r0, [r7, #4]
 8001c6a:	4798      	blx	r3
 8001c6c:	e016      	b.n	8001c9c <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8001c6e:	687b      	ldr	r3, [r7, #4]
 8001c70:	681b      	ldr	r3, [r3, #0]
 8001c72:	681b      	ldr	r3, [r3, #0]
 8001c74:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001c78:	2b00      	cmp	r3, #0
 8001c7a:	d107      	bne.n	8001c8c <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	681b      	ldr	r3, [r3, #0]
 8001c80:	681a      	ldr	r2, [r3, #0]
 8001c82:	687b      	ldr	r3, [r7, #4]
 8001c84:	681b      	ldr	r3, [r3, #0]
 8001c86:	f022 0208 	bic.w	r2, r2, #8
 8001c8a:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c90:	2b00      	cmp	r3, #0
 8001c92:	d003      	beq.n	8001c9c <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001c98:	6878      	ldr	r0, [r7, #4]
 8001c9a:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8001c9c:	687b      	ldr	r3, [r7, #4]
 8001c9e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001ca0:	2220      	movs	r2, #32
 8001ca2:	409a      	lsls	r2, r3
 8001ca4:	68fb      	ldr	r3, [r7, #12]
 8001ca6:	4013      	ands	r3, r2
 8001ca8:	2b00      	cmp	r3, #0
 8001caa:	f000 808f 	beq.w	8001dcc <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	681b      	ldr	r3, [r3, #0]
 8001cb2:	681b      	ldr	r3, [r3, #0]
 8001cb4:	f003 0310 	and.w	r3, r3, #16
 8001cb8:	2b00      	cmp	r3, #0
 8001cba:	f000 8087 	beq.w	8001dcc <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001cc2:	2220      	movs	r2, #32
 8001cc4:	409a      	lsls	r2, r3
 8001cc6:	693b      	ldr	r3, [r7, #16]
 8001cc8:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8001cca:	687b      	ldr	r3, [r7, #4]
 8001ccc:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8001cd0:	b2db      	uxtb	r3, r3
 8001cd2:	2b05      	cmp	r3, #5
 8001cd4:	d136      	bne.n	8001d44 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	681b      	ldr	r3, [r3, #0]
 8001cda:	681a      	ldr	r2, [r3, #0]
 8001cdc:	687b      	ldr	r3, [r7, #4]
 8001cde:	681b      	ldr	r3, [r3, #0]
 8001ce0:	f022 0216 	bic.w	r2, r2, #22
 8001ce4:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	681b      	ldr	r3, [r3, #0]
 8001cea:	695a      	ldr	r2, [r3, #20]
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	681b      	ldr	r3, [r3, #0]
 8001cf0:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8001cf4:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8001cf6:	687b      	ldr	r3, [r7, #4]
 8001cf8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001cfa:	2b00      	cmp	r3, #0
 8001cfc:	d103      	bne.n	8001d06 <HAL_DMA_IRQHandler+0x1da>
 8001cfe:	687b      	ldr	r3, [r7, #4]
 8001d00:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001d02:	2b00      	cmp	r3, #0
 8001d04:	d007      	beq.n	8001d16 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	681b      	ldr	r3, [r3, #0]
 8001d0a:	681a      	ldr	r2, [r3, #0]
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	681b      	ldr	r3, [r3, #0]
 8001d10:	f022 0208 	bic.w	r2, r2, #8
 8001d14:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001d16:	687b      	ldr	r3, [r7, #4]
 8001d18:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001d1a:	223f      	movs	r2, #63	@ 0x3f
 8001d1c:	409a      	lsls	r2, r3
 8001d1e:	693b      	ldr	r3, [r7, #16]
 8001d20:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	2201      	movs	r2, #1
 8001d26:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	2200      	movs	r2, #0
 8001d2e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001d36:	2b00      	cmp	r3, #0
 8001d38:	d07e      	beq.n	8001e38 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8001d3a:	687b      	ldr	r3, [r7, #4]
 8001d3c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001d3e:	6878      	ldr	r0, [r7, #4]
 8001d40:	4798      	blx	r3
        }
        return;
 8001d42:	e079      	b.n	8001e38 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	681b      	ldr	r3, [r3, #0]
 8001d48:	681b      	ldr	r3, [r3, #0]
 8001d4a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001d4e:	2b00      	cmp	r3, #0
 8001d50:	d01d      	beq.n	8001d8e <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	681b      	ldr	r3, [r3, #0]
 8001d56:	681b      	ldr	r3, [r3, #0]
 8001d58:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8001d5c:	2b00      	cmp	r3, #0
 8001d5e:	d10d      	bne.n	8001d7c <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8001d60:	687b      	ldr	r3, [r7, #4]
 8001d62:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001d64:	2b00      	cmp	r3, #0
 8001d66:	d031      	beq.n	8001dcc <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001d6c:	6878      	ldr	r0, [r7, #4]
 8001d6e:	4798      	blx	r3
 8001d70:	e02c      	b.n	8001dcc <HAL_DMA_IRQHandler+0x2a0>
 8001d72:	bf00      	nop
 8001d74:	20000040 	.word	0x20000040
 8001d78:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001d80:	2b00      	cmp	r3, #0
 8001d82:	d023      	beq.n	8001dcc <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001d88:	6878      	ldr	r0, [r7, #4]
 8001d8a:	4798      	blx	r3
 8001d8c:	e01e      	b.n	8001dcc <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	681b      	ldr	r3, [r3, #0]
 8001d92:	681b      	ldr	r3, [r3, #0]
 8001d94:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001d98:	2b00      	cmp	r3, #0
 8001d9a:	d10f      	bne.n	8001dbc <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8001d9c:	687b      	ldr	r3, [r7, #4]
 8001d9e:	681b      	ldr	r3, [r3, #0]
 8001da0:	681a      	ldr	r2, [r3, #0]
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	681b      	ldr	r3, [r3, #0]
 8001da6:	f022 0210 	bic.w	r2, r2, #16
 8001daa:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	2201      	movs	r2, #1
 8001db0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	2200      	movs	r2, #0
 8001db8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001dc0:	2b00      	cmp	r3, #0
 8001dc2:	d003      	beq.n	8001dcc <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8001dc4:	687b      	ldr	r3, [r7, #4]
 8001dc6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001dc8:	6878      	ldr	r0, [r7, #4]
 8001dca:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001dd0:	2b00      	cmp	r3, #0
 8001dd2:	d032      	beq.n	8001e3a <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8001dd8:	f003 0301 	and.w	r3, r3, #1
 8001ddc:	2b00      	cmp	r3, #0
 8001dde:	d022      	beq.n	8001e26 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	2205      	movs	r2, #5
 8001de4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	681b      	ldr	r3, [r3, #0]
 8001dec:	681a      	ldr	r2, [r3, #0]
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	681b      	ldr	r3, [r3, #0]
 8001df2:	f022 0201 	bic.w	r2, r2, #1
 8001df6:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8001df8:	68bb      	ldr	r3, [r7, #8]
 8001dfa:	3301      	adds	r3, #1
 8001dfc:	60bb      	str	r3, [r7, #8]
 8001dfe:	697a      	ldr	r2, [r7, #20]
 8001e00:	429a      	cmp	r2, r3
 8001e02:	d307      	bcc.n	8001e14 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	681b      	ldr	r3, [r3, #0]
 8001e08:	681b      	ldr	r3, [r3, #0]
 8001e0a:	f003 0301 	and.w	r3, r3, #1
 8001e0e:	2b00      	cmp	r3, #0
 8001e10:	d1f2      	bne.n	8001df8 <HAL_DMA_IRQHandler+0x2cc>
 8001e12:	e000      	b.n	8001e16 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8001e14:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8001e16:	687b      	ldr	r3, [r7, #4]
 8001e18:	2201      	movs	r2, #1
 8001e1a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	2200      	movs	r2, #0
 8001e22:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001e2a:	2b00      	cmp	r3, #0
 8001e2c:	d005      	beq.n	8001e3a <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001e32:	6878      	ldr	r0, [r7, #4]
 8001e34:	4798      	blx	r3
 8001e36:	e000      	b.n	8001e3a <HAL_DMA_IRQHandler+0x30e>
        return;
 8001e38:	bf00      	nop
    }
  }
}
 8001e3a:	3718      	adds	r7, #24
 8001e3c:	46bd      	mov	sp, r7
 8001e3e:	bd80      	pop	{r7, pc}

08001e40 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001e40:	b480      	push	{r7}
 8001e42:	b085      	sub	sp, #20
 8001e44:	af00      	add	r7, sp, #0
 8001e46:	60f8      	str	r0, [r7, #12]
 8001e48:	60b9      	str	r1, [r7, #8]
 8001e4a:	607a      	str	r2, [r7, #4]
 8001e4c:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8001e4e:	68fb      	ldr	r3, [r7, #12]
 8001e50:	681b      	ldr	r3, [r3, #0]
 8001e52:	681a      	ldr	r2, [r3, #0]
 8001e54:	68fb      	ldr	r3, [r7, #12]
 8001e56:	681b      	ldr	r3, [r3, #0]
 8001e58:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8001e5c:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8001e5e:	68fb      	ldr	r3, [r7, #12]
 8001e60:	681b      	ldr	r3, [r3, #0]
 8001e62:	683a      	ldr	r2, [r7, #0]
 8001e64:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8001e66:	68fb      	ldr	r3, [r7, #12]
 8001e68:	689b      	ldr	r3, [r3, #8]
 8001e6a:	2b40      	cmp	r3, #64	@ 0x40
 8001e6c:	d108      	bne.n	8001e80 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8001e6e:	68fb      	ldr	r3, [r7, #12]
 8001e70:	681b      	ldr	r3, [r3, #0]
 8001e72:	687a      	ldr	r2, [r7, #4]
 8001e74:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8001e76:	68fb      	ldr	r3, [r7, #12]
 8001e78:	681b      	ldr	r3, [r3, #0]
 8001e7a:	68ba      	ldr	r2, [r7, #8]
 8001e7c:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8001e7e:	e007      	b.n	8001e90 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8001e80:	68fb      	ldr	r3, [r7, #12]
 8001e82:	681b      	ldr	r3, [r3, #0]
 8001e84:	68ba      	ldr	r2, [r7, #8]
 8001e86:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8001e88:	68fb      	ldr	r3, [r7, #12]
 8001e8a:	681b      	ldr	r3, [r3, #0]
 8001e8c:	687a      	ldr	r2, [r7, #4]
 8001e8e:	60da      	str	r2, [r3, #12]
}
 8001e90:	bf00      	nop
 8001e92:	3714      	adds	r7, #20
 8001e94:	46bd      	mov	sp, r7
 8001e96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e9a:	4770      	bx	lr

08001e9c <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8001e9c:	b480      	push	{r7}
 8001e9e:	b085      	sub	sp, #20
 8001ea0:	af00      	add	r7, sp, #0
 8001ea2:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	681b      	ldr	r3, [r3, #0]
 8001ea8:	b2db      	uxtb	r3, r3
 8001eaa:	3b10      	subs	r3, #16
 8001eac:	4a14      	ldr	r2, [pc, #80]	@ (8001f00 <DMA_CalcBaseAndBitshift+0x64>)
 8001eae:	fba2 2303 	umull	r2, r3, r2, r3
 8001eb2:	091b      	lsrs	r3, r3, #4
 8001eb4:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8001eb6:	4a13      	ldr	r2, [pc, #76]	@ (8001f04 <DMA_CalcBaseAndBitshift+0x68>)
 8001eb8:	68fb      	ldr	r3, [r7, #12]
 8001eba:	4413      	add	r3, r2
 8001ebc:	781b      	ldrb	r3, [r3, #0]
 8001ebe:	461a      	mov	r2, r3
 8001ec0:	687b      	ldr	r3, [r7, #4]
 8001ec2:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8001ec4:	68fb      	ldr	r3, [r7, #12]
 8001ec6:	2b03      	cmp	r3, #3
 8001ec8:	d909      	bls.n	8001ede <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	681b      	ldr	r3, [r3, #0]
 8001ece:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8001ed2:	f023 0303 	bic.w	r3, r3, #3
 8001ed6:	1d1a      	adds	r2, r3, #4
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	659a      	str	r2, [r3, #88]	@ 0x58
 8001edc:	e007      	b.n	8001eee <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	681b      	ldr	r3, [r3, #0]
 8001ee2:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8001ee6:	f023 0303 	bic.w	r3, r3, #3
 8001eea:	687a      	ldr	r2, [r7, #4]
 8001eec:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8001eee:	687b      	ldr	r3, [r7, #4]
 8001ef0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8001ef2:	4618      	mov	r0, r3
 8001ef4:	3714      	adds	r7, #20
 8001ef6:	46bd      	mov	sp, r7
 8001ef8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001efc:	4770      	bx	lr
 8001efe:	bf00      	nop
 8001f00:	aaaaaaab 	.word	0xaaaaaaab
 8001f04:	08005e9c 	.word	0x08005e9c

08001f08 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8001f08:	b480      	push	{r7}
 8001f0a:	b085      	sub	sp, #20
 8001f0c:	af00      	add	r7, sp, #0
 8001f0e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001f10:	2300      	movs	r3, #0
 8001f12:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8001f14:	687b      	ldr	r3, [r7, #4]
 8001f16:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001f18:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	699b      	ldr	r3, [r3, #24]
 8001f1e:	2b00      	cmp	r3, #0
 8001f20:	d11f      	bne.n	8001f62 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8001f22:	68bb      	ldr	r3, [r7, #8]
 8001f24:	2b03      	cmp	r3, #3
 8001f26:	d856      	bhi.n	8001fd6 <DMA_CheckFifoParam+0xce>
 8001f28:	a201      	add	r2, pc, #4	@ (adr r2, 8001f30 <DMA_CheckFifoParam+0x28>)
 8001f2a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001f2e:	bf00      	nop
 8001f30:	08001f41 	.word	0x08001f41
 8001f34:	08001f53 	.word	0x08001f53
 8001f38:	08001f41 	.word	0x08001f41
 8001f3c:	08001fd7 	.word	0x08001fd7
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001f44:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8001f48:	2b00      	cmp	r3, #0
 8001f4a:	d046      	beq.n	8001fda <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8001f4c:	2301      	movs	r3, #1
 8001f4e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8001f50:	e043      	b.n	8001fda <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001f56:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8001f5a:	d140      	bne.n	8001fde <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8001f5c:	2301      	movs	r3, #1
 8001f5e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8001f60:	e03d      	b.n	8001fde <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	699b      	ldr	r3, [r3, #24]
 8001f66:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8001f6a:	d121      	bne.n	8001fb0 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8001f6c:	68bb      	ldr	r3, [r7, #8]
 8001f6e:	2b03      	cmp	r3, #3
 8001f70:	d837      	bhi.n	8001fe2 <DMA_CheckFifoParam+0xda>
 8001f72:	a201      	add	r2, pc, #4	@ (adr r2, 8001f78 <DMA_CheckFifoParam+0x70>)
 8001f74:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001f78:	08001f89 	.word	0x08001f89
 8001f7c:	08001f8f 	.word	0x08001f8f
 8001f80:	08001f89 	.word	0x08001f89
 8001f84:	08001fa1 	.word	0x08001fa1
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8001f88:	2301      	movs	r3, #1
 8001f8a:	73fb      	strb	r3, [r7, #15]
      break;
 8001f8c:	e030      	b.n	8001ff0 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001f92:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8001f96:	2b00      	cmp	r3, #0
 8001f98:	d025      	beq.n	8001fe6 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8001f9a:	2301      	movs	r3, #1
 8001f9c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8001f9e:	e022      	b.n	8001fe6 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001fa4:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8001fa8:	d11f      	bne.n	8001fea <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8001faa:	2301      	movs	r3, #1
 8001fac:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8001fae:	e01c      	b.n	8001fea <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8001fb0:	68bb      	ldr	r3, [r7, #8]
 8001fb2:	2b02      	cmp	r3, #2
 8001fb4:	d903      	bls.n	8001fbe <DMA_CheckFifoParam+0xb6>
 8001fb6:	68bb      	ldr	r3, [r7, #8]
 8001fb8:	2b03      	cmp	r3, #3
 8001fba:	d003      	beq.n	8001fc4 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8001fbc:	e018      	b.n	8001ff0 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8001fbe:	2301      	movs	r3, #1
 8001fc0:	73fb      	strb	r3, [r7, #15]
      break;
 8001fc2:	e015      	b.n	8001ff0 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001fc8:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8001fcc:	2b00      	cmp	r3, #0
 8001fce:	d00e      	beq.n	8001fee <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8001fd0:	2301      	movs	r3, #1
 8001fd2:	73fb      	strb	r3, [r7, #15]
      break;
 8001fd4:	e00b      	b.n	8001fee <DMA_CheckFifoParam+0xe6>
      break;
 8001fd6:	bf00      	nop
 8001fd8:	e00a      	b.n	8001ff0 <DMA_CheckFifoParam+0xe8>
      break;
 8001fda:	bf00      	nop
 8001fdc:	e008      	b.n	8001ff0 <DMA_CheckFifoParam+0xe8>
      break;
 8001fde:	bf00      	nop
 8001fe0:	e006      	b.n	8001ff0 <DMA_CheckFifoParam+0xe8>
      break;
 8001fe2:	bf00      	nop
 8001fe4:	e004      	b.n	8001ff0 <DMA_CheckFifoParam+0xe8>
      break;
 8001fe6:	bf00      	nop
 8001fe8:	e002      	b.n	8001ff0 <DMA_CheckFifoParam+0xe8>
      break;   
 8001fea:	bf00      	nop
 8001fec:	e000      	b.n	8001ff0 <DMA_CheckFifoParam+0xe8>
      break;
 8001fee:	bf00      	nop
    }
  } 
  
  return status; 
 8001ff0:	7bfb      	ldrb	r3, [r7, #15]
}
 8001ff2:	4618      	mov	r0, r3
 8001ff4:	3714      	adds	r7, #20
 8001ff6:	46bd      	mov	sp, r7
 8001ff8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ffc:	4770      	bx	lr
 8001ffe:	bf00      	nop

08002000 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002000:	b480      	push	{r7}
 8002002:	b089      	sub	sp, #36	@ 0x24
 8002004:	af00      	add	r7, sp, #0
 8002006:	6078      	str	r0, [r7, #4]
 8002008:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800200a:	2300      	movs	r3, #0
 800200c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800200e:	2300      	movs	r3, #0
 8002010:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002012:	2300      	movs	r3, #0
 8002014:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002016:	2300      	movs	r3, #0
 8002018:	61fb      	str	r3, [r7, #28]
 800201a:	e159      	b.n	80022d0 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800201c:	2201      	movs	r2, #1
 800201e:	69fb      	ldr	r3, [r7, #28]
 8002020:	fa02 f303 	lsl.w	r3, r2, r3
 8002024:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002026:	683b      	ldr	r3, [r7, #0]
 8002028:	681b      	ldr	r3, [r3, #0]
 800202a:	697a      	ldr	r2, [r7, #20]
 800202c:	4013      	ands	r3, r2
 800202e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002030:	693a      	ldr	r2, [r7, #16]
 8002032:	697b      	ldr	r3, [r7, #20]
 8002034:	429a      	cmp	r2, r3
 8002036:	f040 8148 	bne.w	80022ca <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800203a:	683b      	ldr	r3, [r7, #0]
 800203c:	685b      	ldr	r3, [r3, #4]
 800203e:	f003 0303 	and.w	r3, r3, #3
 8002042:	2b01      	cmp	r3, #1
 8002044:	d005      	beq.n	8002052 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002046:	683b      	ldr	r3, [r7, #0]
 8002048:	685b      	ldr	r3, [r3, #4]
 800204a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800204e:	2b02      	cmp	r3, #2
 8002050:	d130      	bne.n	80020b4 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	689b      	ldr	r3, [r3, #8]
 8002056:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002058:	69fb      	ldr	r3, [r7, #28]
 800205a:	005b      	lsls	r3, r3, #1
 800205c:	2203      	movs	r2, #3
 800205e:	fa02 f303 	lsl.w	r3, r2, r3
 8002062:	43db      	mvns	r3, r3
 8002064:	69ba      	ldr	r2, [r7, #24]
 8002066:	4013      	ands	r3, r2
 8002068:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800206a:	683b      	ldr	r3, [r7, #0]
 800206c:	68da      	ldr	r2, [r3, #12]
 800206e:	69fb      	ldr	r3, [r7, #28]
 8002070:	005b      	lsls	r3, r3, #1
 8002072:	fa02 f303 	lsl.w	r3, r2, r3
 8002076:	69ba      	ldr	r2, [r7, #24]
 8002078:	4313      	orrs	r3, r2
 800207a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800207c:	687b      	ldr	r3, [r7, #4]
 800207e:	69ba      	ldr	r2, [r7, #24]
 8002080:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	685b      	ldr	r3, [r3, #4]
 8002086:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002088:	2201      	movs	r2, #1
 800208a:	69fb      	ldr	r3, [r7, #28]
 800208c:	fa02 f303 	lsl.w	r3, r2, r3
 8002090:	43db      	mvns	r3, r3
 8002092:	69ba      	ldr	r2, [r7, #24]
 8002094:	4013      	ands	r3, r2
 8002096:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002098:	683b      	ldr	r3, [r7, #0]
 800209a:	685b      	ldr	r3, [r3, #4]
 800209c:	091b      	lsrs	r3, r3, #4
 800209e:	f003 0201 	and.w	r2, r3, #1
 80020a2:	69fb      	ldr	r3, [r7, #28]
 80020a4:	fa02 f303 	lsl.w	r3, r2, r3
 80020a8:	69ba      	ldr	r2, [r7, #24]
 80020aa:	4313      	orrs	r3, r2
 80020ac:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	69ba      	ldr	r2, [r7, #24]
 80020b2:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80020b4:	683b      	ldr	r3, [r7, #0]
 80020b6:	685b      	ldr	r3, [r3, #4]
 80020b8:	f003 0303 	and.w	r3, r3, #3
 80020bc:	2b03      	cmp	r3, #3
 80020be:	d017      	beq.n	80020f0 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	68db      	ldr	r3, [r3, #12]
 80020c4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80020c6:	69fb      	ldr	r3, [r7, #28]
 80020c8:	005b      	lsls	r3, r3, #1
 80020ca:	2203      	movs	r2, #3
 80020cc:	fa02 f303 	lsl.w	r3, r2, r3
 80020d0:	43db      	mvns	r3, r3
 80020d2:	69ba      	ldr	r2, [r7, #24]
 80020d4:	4013      	ands	r3, r2
 80020d6:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80020d8:	683b      	ldr	r3, [r7, #0]
 80020da:	689a      	ldr	r2, [r3, #8]
 80020dc:	69fb      	ldr	r3, [r7, #28]
 80020de:	005b      	lsls	r3, r3, #1
 80020e0:	fa02 f303 	lsl.w	r3, r2, r3
 80020e4:	69ba      	ldr	r2, [r7, #24]
 80020e6:	4313      	orrs	r3, r2
 80020e8:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	69ba      	ldr	r2, [r7, #24]
 80020ee:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80020f0:	683b      	ldr	r3, [r7, #0]
 80020f2:	685b      	ldr	r3, [r3, #4]
 80020f4:	f003 0303 	and.w	r3, r3, #3
 80020f8:	2b02      	cmp	r3, #2
 80020fa:	d123      	bne.n	8002144 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80020fc:	69fb      	ldr	r3, [r7, #28]
 80020fe:	08da      	lsrs	r2, r3, #3
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	3208      	adds	r2, #8
 8002104:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002108:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800210a:	69fb      	ldr	r3, [r7, #28]
 800210c:	f003 0307 	and.w	r3, r3, #7
 8002110:	009b      	lsls	r3, r3, #2
 8002112:	220f      	movs	r2, #15
 8002114:	fa02 f303 	lsl.w	r3, r2, r3
 8002118:	43db      	mvns	r3, r3
 800211a:	69ba      	ldr	r2, [r7, #24]
 800211c:	4013      	ands	r3, r2
 800211e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002120:	683b      	ldr	r3, [r7, #0]
 8002122:	691a      	ldr	r2, [r3, #16]
 8002124:	69fb      	ldr	r3, [r7, #28]
 8002126:	f003 0307 	and.w	r3, r3, #7
 800212a:	009b      	lsls	r3, r3, #2
 800212c:	fa02 f303 	lsl.w	r3, r2, r3
 8002130:	69ba      	ldr	r2, [r7, #24]
 8002132:	4313      	orrs	r3, r2
 8002134:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002136:	69fb      	ldr	r3, [r7, #28]
 8002138:	08da      	lsrs	r2, r3, #3
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	3208      	adds	r2, #8
 800213e:	69b9      	ldr	r1, [r7, #24]
 8002140:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002144:	687b      	ldr	r3, [r7, #4]
 8002146:	681b      	ldr	r3, [r3, #0]
 8002148:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800214a:	69fb      	ldr	r3, [r7, #28]
 800214c:	005b      	lsls	r3, r3, #1
 800214e:	2203      	movs	r2, #3
 8002150:	fa02 f303 	lsl.w	r3, r2, r3
 8002154:	43db      	mvns	r3, r3
 8002156:	69ba      	ldr	r2, [r7, #24]
 8002158:	4013      	ands	r3, r2
 800215a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800215c:	683b      	ldr	r3, [r7, #0]
 800215e:	685b      	ldr	r3, [r3, #4]
 8002160:	f003 0203 	and.w	r2, r3, #3
 8002164:	69fb      	ldr	r3, [r7, #28]
 8002166:	005b      	lsls	r3, r3, #1
 8002168:	fa02 f303 	lsl.w	r3, r2, r3
 800216c:	69ba      	ldr	r2, [r7, #24]
 800216e:	4313      	orrs	r3, r2
 8002170:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002172:	687b      	ldr	r3, [r7, #4]
 8002174:	69ba      	ldr	r2, [r7, #24]
 8002176:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002178:	683b      	ldr	r3, [r7, #0]
 800217a:	685b      	ldr	r3, [r3, #4]
 800217c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002180:	2b00      	cmp	r3, #0
 8002182:	f000 80a2 	beq.w	80022ca <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002186:	2300      	movs	r3, #0
 8002188:	60fb      	str	r3, [r7, #12]
 800218a:	4b57      	ldr	r3, [pc, #348]	@ (80022e8 <HAL_GPIO_Init+0x2e8>)
 800218c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800218e:	4a56      	ldr	r2, [pc, #344]	@ (80022e8 <HAL_GPIO_Init+0x2e8>)
 8002190:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002194:	6453      	str	r3, [r2, #68]	@ 0x44
 8002196:	4b54      	ldr	r3, [pc, #336]	@ (80022e8 <HAL_GPIO_Init+0x2e8>)
 8002198:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800219a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800219e:	60fb      	str	r3, [r7, #12]
 80021a0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80021a2:	4a52      	ldr	r2, [pc, #328]	@ (80022ec <HAL_GPIO_Init+0x2ec>)
 80021a4:	69fb      	ldr	r3, [r7, #28]
 80021a6:	089b      	lsrs	r3, r3, #2
 80021a8:	3302      	adds	r3, #2
 80021aa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80021ae:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80021b0:	69fb      	ldr	r3, [r7, #28]
 80021b2:	f003 0303 	and.w	r3, r3, #3
 80021b6:	009b      	lsls	r3, r3, #2
 80021b8:	220f      	movs	r2, #15
 80021ba:	fa02 f303 	lsl.w	r3, r2, r3
 80021be:	43db      	mvns	r3, r3
 80021c0:	69ba      	ldr	r2, [r7, #24]
 80021c2:	4013      	ands	r3, r2
 80021c4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	4a49      	ldr	r2, [pc, #292]	@ (80022f0 <HAL_GPIO_Init+0x2f0>)
 80021ca:	4293      	cmp	r3, r2
 80021cc:	d019      	beq.n	8002202 <HAL_GPIO_Init+0x202>
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	4a48      	ldr	r2, [pc, #288]	@ (80022f4 <HAL_GPIO_Init+0x2f4>)
 80021d2:	4293      	cmp	r3, r2
 80021d4:	d013      	beq.n	80021fe <HAL_GPIO_Init+0x1fe>
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	4a47      	ldr	r2, [pc, #284]	@ (80022f8 <HAL_GPIO_Init+0x2f8>)
 80021da:	4293      	cmp	r3, r2
 80021dc:	d00d      	beq.n	80021fa <HAL_GPIO_Init+0x1fa>
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	4a46      	ldr	r2, [pc, #280]	@ (80022fc <HAL_GPIO_Init+0x2fc>)
 80021e2:	4293      	cmp	r3, r2
 80021e4:	d007      	beq.n	80021f6 <HAL_GPIO_Init+0x1f6>
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	4a45      	ldr	r2, [pc, #276]	@ (8002300 <HAL_GPIO_Init+0x300>)
 80021ea:	4293      	cmp	r3, r2
 80021ec:	d101      	bne.n	80021f2 <HAL_GPIO_Init+0x1f2>
 80021ee:	2304      	movs	r3, #4
 80021f0:	e008      	b.n	8002204 <HAL_GPIO_Init+0x204>
 80021f2:	2307      	movs	r3, #7
 80021f4:	e006      	b.n	8002204 <HAL_GPIO_Init+0x204>
 80021f6:	2303      	movs	r3, #3
 80021f8:	e004      	b.n	8002204 <HAL_GPIO_Init+0x204>
 80021fa:	2302      	movs	r3, #2
 80021fc:	e002      	b.n	8002204 <HAL_GPIO_Init+0x204>
 80021fe:	2301      	movs	r3, #1
 8002200:	e000      	b.n	8002204 <HAL_GPIO_Init+0x204>
 8002202:	2300      	movs	r3, #0
 8002204:	69fa      	ldr	r2, [r7, #28]
 8002206:	f002 0203 	and.w	r2, r2, #3
 800220a:	0092      	lsls	r2, r2, #2
 800220c:	4093      	lsls	r3, r2
 800220e:	69ba      	ldr	r2, [r7, #24]
 8002210:	4313      	orrs	r3, r2
 8002212:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002214:	4935      	ldr	r1, [pc, #212]	@ (80022ec <HAL_GPIO_Init+0x2ec>)
 8002216:	69fb      	ldr	r3, [r7, #28]
 8002218:	089b      	lsrs	r3, r3, #2
 800221a:	3302      	adds	r3, #2
 800221c:	69ba      	ldr	r2, [r7, #24]
 800221e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002222:	4b38      	ldr	r3, [pc, #224]	@ (8002304 <HAL_GPIO_Init+0x304>)
 8002224:	689b      	ldr	r3, [r3, #8]
 8002226:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002228:	693b      	ldr	r3, [r7, #16]
 800222a:	43db      	mvns	r3, r3
 800222c:	69ba      	ldr	r2, [r7, #24]
 800222e:	4013      	ands	r3, r2
 8002230:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002232:	683b      	ldr	r3, [r7, #0]
 8002234:	685b      	ldr	r3, [r3, #4]
 8002236:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800223a:	2b00      	cmp	r3, #0
 800223c:	d003      	beq.n	8002246 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 800223e:	69ba      	ldr	r2, [r7, #24]
 8002240:	693b      	ldr	r3, [r7, #16]
 8002242:	4313      	orrs	r3, r2
 8002244:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002246:	4a2f      	ldr	r2, [pc, #188]	@ (8002304 <HAL_GPIO_Init+0x304>)
 8002248:	69bb      	ldr	r3, [r7, #24]
 800224a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800224c:	4b2d      	ldr	r3, [pc, #180]	@ (8002304 <HAL_GPIO_Init+0x304>)
 800224e:	68db      	ldr	r3, [r3, #12]
 8002250:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002252:	693b      	ldr	r3, [r7, #16]
 8002254:	43db      	mvns	r3, r3
 8002256:	69ba      	ldr	r2, [r7, #24]
 8002258:	4013      	ands	r3, r2
 800225a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800225c:	683b      	ldr	r3, [r7, #0]
 800225e:	685b      	ldr	r3, [r3, #4]
 8002260:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002264:	2b00      	cmp	r3, #0
 8002266:	d003      	beq.n	8002270 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8002268:	69ba      	ldr	r2, [r7, #24]
 800226a:	693b      	ldr	r3, [r7, #16]
 800226c:	4313      	orrs	r3, r2
 800226e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002270:	4a24      	ldr	r2, [pc, #144]	@ (8002304 <HAL_GPIO_Init+0x304>)
 8002272:	69bb      	ldr	r3, [r7, #24]
 8002274:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002276:	4b23      	ldr	r3, [pc, #140]	@ (8002304 <HAL_GPIO_Init+0x304>)
 8002278:	685b      	ldr	r3, [r3, #4]
 800227a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800227c:	693b      	ldr	r3, [r7, #16]
 800227e:	43db      	mvns	r3, r3
 8002280:	69ba      	ldr	r2, [r7, #24]
 8002282:	4013      	ands	r3, r2
 8002284:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002286:	683b      	ldr	r3, [r7, #0]
 8002288:	685b      	ldr	r3, [r3, #4]
 800228a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800228e:	2b00      	cmp	r3, #0
 8002290:	d003      	beq.n	800229a <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8002292:	69ba      	ldr	r2, [r7, #24]
 8002294:	693b      	ldr	r3, [r7, #16]
 8002296:	4313      	orrs	r3, r2
 8002298:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800229a:	4a1a      	ldr	r2, [pc, #104]	@ (8002304 <HAL_GPIO_Init+0x304>)
 800229c:	69bb      	ldr	r3, [r7, #24]
 800229e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80022a0:	4b18      	ldr	r3, [pc, #96]	@ (8002304 <HAL_GPIO_Init+0x304>)
 80022a2:	681b      	ldr	r3, [r3, #0]
 80022a4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80022a6:	693b      	ldr	r3, [r7, #16]
 80022a8:	43db      	mvns	r3, r3
 80022aa:	69ba      	ldr	r2, [r7, #24]
 80022ac:	4013      	ands	r3, r2
 80022ae:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80022b0:	683b      	ldr	r3, [r7, #0]
 80022b2:	685b      	ldr	r3, [r3, #4]
 80022b4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80022b8:	2b00      	cmp	r3, #0
 80022ba:	d003      	beq.n	80022c4 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 80022bc:	69ba      	ldr	r2, [r7, #24]
 80022be:	693b      	ldr	r3, [r7, #16]
 80022c0:	4313      	orrs	r3, r2
 80022c2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80022c4:	4a0f      	ldr	r2, [pc, #60]	@ (8002304 <HAL_GPIO_Init+0x304>)
 80022c6:	69bb      	ldr	r3, [r7, #24]
 80022c8:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80022ca:	69fb      	ldr	r3, [r7, #28]
 80022cc:	3301      	adds	r3, #1
 80022ce:	61fb      	str	r3, [r7, #28]
 80022d0:	69fb      	ldr	r3, [r7, #28]
 80022d2:	2b0f      	cmp	r3, #15
 80022d4:	f67f aea2 	bls.w	800201c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80022d8:	bf00      	nop
 80022da:	bf00      	nop
 80022dc:	3724      	adds	r7, #36	@ 0x24
 80022de:	46bd      	mov	sp, r7
 80022e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022e4:	4770      	bx	lr
 80022e6:	bf00      	nop
 80022e8:	40023800 	.word	0x40023800
 80022ec:	40013800 	.word	0x40013800
 80022f0:	40020000 	.word	0x40020000
 80022f4:	40020400 	.word	0x40020400
 80022f8:	40020800 	.word	0x40020800
 80022fc:	40020c00 	.word	0x40020c00
 8002300:	40021000 	.word	0x40021000
 8002304:	40013c00 	.word	0x40013c00

08002308 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002308:	b480      	push	{r7}
 800230a:	b085      	sub	sp, #20
 800230c:	af00      	add	r7, sp, #0
 800230e:	6078      	str	r0, [r7, #4]
 8002310:	460b      	mov	r3, r1
 8002312:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	691a      	ldr	r2, [r3, #16]
 8002318:	887b      	ldrh	r3, [r7, #2]
 800231a:	4013      	ands	r3, r2
 800231c:	2b00      	cmp	r3, #0
 800231e:	d002      	beq.n	8002326 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8002320:	2301      	movs	r3, #1
 8002322:	73fb      	strb	r3, [r7, #15]
 8002324:	e001      	b.n	800232a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002326:	2300      	movs	r3, #0
 8002328:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800232a:	7bfb      	ldrb	r3, [r7, #15]
}
 800232c:	4618      	mov	r0, r3
 800232e:	3714      	adds	r7, #20
 8002330:	46bd      	mov	sp, r7
 8002332:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002336:	4770      	bx	lr

08002338 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002338:	b480      	push	{r7}
 800233a:	b083      	sub	sp, #12
 800233c:	af00      	add	r7, sp, #0
 800233e:	6078      	str	r0, [r7, #4]
 8002340:	460b      	mov	r3, r1
 8002342:	807b      	strh	r3, [r7, #2]
 8002344:	4613      	mov	r3, r2
 8002346:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002348:	787b      	ldrb	r3, [r7, #1]
 800234a:	2b00      	cmp	r3, #0
 800234c:	d003      	beq.n	8002356 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800234e:	887a      	ldrh	r2, [r7, #2]
 8002350:	687b      	ldr	r3, [r7, #4]
 8002352:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002354:	e003      	b.n	800235e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002356:	887b      	ldrh	r3, [r7, #2]
 8002358:	041a      	lsls	r2, r3, #16
 800235a:	687b      	ldr	r3, [r7, #4]
 800235c:	619a      	str	r2, [r3, #24]
}
 800235e:	bf00      	nop
 8002360:	370c      	adds	r7, #12
 8002362:	46bd      	mov	sp, r7
 8002364:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002368:	4770      	bx	lr
	...

0800236c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 800236c:	b580      	push	{r7, lr}
 800236e:	b082      	sub	sp, #8
 8002370:	af00      	add	r7, sp, #0
 8002372:	4603      	mov	r3, r0
 8002374:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8002376:	4b08      	ldr	r3, [pc, #32]	@ (8002398 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002378:	695a      	ldr	r2, [r3, #20]
 800237a:	88fb      	ldrh	r3, [r7, #6]
 800237c:	4013      	ands	r3, r2
 800237e:	2b00      	cmp	r3, #0
 8002380:	d006      	beq.n	8002390 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8002382:	4a05      	ldr	r2, [pc, #20]	@ (8002398 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8002384:	88fb      	ldrh	r3, [r7, #6]
 8002386:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8002388:	88fb      	ldrh	r3, [r7, #6]
 800238a:	4618      	mov	r0, r3
 800238c:	f7fe fcd6 	bl	8000d3c <HAL_GPIO_EXTI_Callback>
  }
}
 8002390:	bf00      	nop
 8002392:	3708      	adds	r7, #8
 8002394:	46bd      	mov	sp, r7
 8002396:	bd80      	pop	{r7, pc}
 8002398:	40013c00 	.word	0x40013c00

0800239c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800239c:	b580      	push	{r7, lr}
 800239e:	b086      	sub	sp, #24
 80023a0:	af00      	add	r7, sp, #0
 80023a2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	2b00      	cmp	r3, #0
 80023a8:	d101      	bne.n	80023ae <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80023aa:	2301      	movs	r3, #1
 80023ac:	e267      	b.n	800287e <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	681b      	ldr	r3, [r3, #0]
 80023b2:	f003 0301 	and.w	r3, r3, #1
 80023b6:	2b00      	cmp	r3, #0
 80023b8:	d075      	beq.n	80024a6 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80023ba:	4b88      	ldr	r3, [pc, #544]	@ (80025dc <HAL_RCC_OscConfig+0x240>)
 80023bc:	689b      	ldr	r3, [r3, #8]
 80023be:	f003 030c 	and.w	r3, r3, #12
 80023c2:	2b04      	cmp	r3, #4
 80023c4:	d00c      	beq.n	80023e0 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80023c6:	4b85      	ldr	r3, [pc, #532]	@ (80025dc <HAL_RCC_OscConfig+0x240>)
 80023c8:	689b      	ldr	r3, [r3, #8]
 80023ca:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80023ce:	2b08      	cmp	r3, #8
 80023d0:	d112      	bne.n	80023f8 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80023d2:	4b82      	ldr	r3, [pc, #520]	@ (80025dc <HAL_RCC_OscConfig+0x240>)
 80023d4:	685b      	ldr	r3, [r3, #4]
 80023d6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80023da:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80023de:	d10b      	bne.n	80023f8 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80023e0:	4b7e      	ldr	r3, [pc, #504]	@ (80025dc <HAL_RCC_OscConfig+0x240>)
 80023e2:	681b      	ldr	r3, [r3, #0]
 80023e4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80023e8:	2b00      	cmp	r3, #0
 80023ea:	d05b      	beq.n	80024a4 <HAL_RCC_OscConfig+0x108>
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	685b      	ldr	r3, [r3, #4]
 80023f0:	2b00      	cmp	r3, #0
 80023f2:	d157      	bne.n	80024a4 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80023f4:	2301      	movs	r3, #1
 80023f6:	e242      	b.n	800287e <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	685b      	ldr	r3, [r3, #4]
 80023fc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002400:	d106      	bne.n	8002410 <HAL_RCC_OscConfig+0x74>
 8002402:	4b76      	ldr	r3, [pc, #472]	@ (80025dc <HAL_RCC_OscConfig+0x240>)
 8002404:	681b      	ldr	r3, [r3, #0]
 8002406:	4a75      	ldr	r2, [pc, #468]	@ (80025dc <HAL_RCC_OscConfig+0x240>)
 8002408:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800240c:	6013      	str	r3, [r2, #0]
 800240e:	e01d      	b.n	800244c <HAL_RCC_OscConfig+0xb0>
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	685b      	ldr	r3, [r3, #4]
 8002414:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002418:	d10c      	bne.n	8002434 <HAL_RCC_OscConfig+0x98>
 800241a:	4b70      	ldr	r3, [pc, #448]	@ (80025dc <HAL_RCC_OscConfig+0x240>)
 800241c:	681b      	ldr	r3, [r3, #0]
 800241e:	4a6f      	ldr	r2, [pc, #444]	@ (80025dc <HAL_RCC_OscConfig+0x240>)
 8002420:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002424:	6013      	str	r3, [r2, #0]
 8002426:	4b6d      	ldr	r3, [pc, #436]	@ (80025dc <HAL_RCC_OscConfig+0x240>)
 8002428:	681b      	ldr	r3, [r3, #0]
 800242a:	4a6c      	ldr	r2, [pc, #432]	@ (80025dc <HAL_RCC_OscConfig+0x240>)
 800242c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002430:	6013      	str	r3, [r2, #0]
 8002432:	e00b      	b.n	800244c <HAL_RCC_OscConfig+0xb0>
 8002434:	4b69      	ldr	r3, [pc, #420]	@ (80025dc <HAL_RCC_OscConfig+0x240>)
 8002436:	681b      	ldr	r3, [r3, #0]
 8002438:	4a68      	ldr	r2, [pc, #416]	@ (80025dc <HAL_RCC_OscConfig+0x240>)
 800243a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800243e:	6013      	str	r3, [r2, #0]
 8002440:	4b66      	ldr	r3, [pc, #408]	@ (80025dc <HAL_RCC_OscConfig+0x240>)
 8002442:	681b      	ldr	r3, [r3, #0]
 8002444:	4a65      	ldr	r2, [pc, #404]	@ (80025dc <HAL_RCC_OscConfig+0x240>)
 8002446:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800244a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	685b      	ldr	r3, [r3, #4]
 8002450:	2b00      	cmp	r3, #0
 8002452:	d013      	beq.n	800247c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002454:	f7ff f8b4 	bl	80015c0 <HAL_GetTick>
 8002458:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800245a:	e008      	b.n	800246e <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800245c:	f7ff f8b0 	bl	80015c0 <HAL_GetTick>
 8002460:	4602      	mov	r2, r0
 8002462:	693b      	ldr	r3, [r7, #16]
 8002464:	1ad3      	subs	r3, r2, r3
 8002466:	2b64      	cmp	r3, #100	@ 0x64
 8002468:	d901      	bls.n	800246e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800246a:	2303      	movs	r3, #3
 800246c:	e207      	b.n	800287e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800246e:	4b5b      	ldr	r3, [pc, #364]	@ (80025dc <HAL_RCC_OscConfig+0x240>)
 8002470:	681b      	ldr	r3, [r3, #0]
 8002472:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002476:	2b00      	cmp	r3, #0
 8002478:	d0f0      	beq.n	800245c <HAL_RCC_OscConfig+0xc0>
 800247a:	e014      	b.n	80024a6 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800247c:	f7ff f8a0 	bl	80015c0 <HAL_GetTick>
 8002480:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002482:	e008      	b.n	8002496 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002484:	f7ff f89c 	bl	80015c0 <HAL_GetTick>
 8002488:	4602      	mov	r2, r0
 800248a:	693b      	ldr	r3, [r7, #16]
 800248c:	1ad3      	subs	r3, r2, r3
 800248e:	2b64      	cmp	r3, #100	@ 0x64
 8002490:	d901      	bls.n	8002496 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002492:	2303      	movs	r3, #3
 8002494:	e1f3      	b.n	800287e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002496:	4b51      	ldr	r3, [pc, #324]	@ (80025dc <HAL_RCC_OscConfig+0x240>)
 8002498:	681b      	ldr	r3, [r3, #0]
 800249a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800249e:	2b00      	cmp	r3, #0
 80024a0:	d1f0      	bne.n	8002484 <HAL_RCC_OscConfig+0xe8>
 80024a2:	e000      	b.n	80024a6 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80024a4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	681b      	ldr	r3, [r3, #0]
 80024aa:	f003 0302 	and.w	r3, r3, #2
 80024ae:	2b00      	cmp	r3, #0
 80024b0:	d063      	beq.n	800257a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80024b2:	4b4a      	ldr	r3, [pc, #296]	@ (80025dc <HAL_RCC_OscConfig+0x240>)
 80024b4:	689b      	ldr	r3, [r3, #8]
 80024b6:	f003 030c 	and.w	r3, r3, #12
 80024ba:	2b00      	cmp	r3, #0
 80024bc:	d00b      	beq.n	80024d6 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80024be:	4b47      	ldr	r3, [pc, #284]	@ (80025dc <HAL_RCC_OscConfig+0x240>)
 80024c0:	689b      	ldr	r3, [r3, #8]
 80024c2:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80024c6:	2b08      	cmp	r3, #8
 80024c8:	d11c      	bne.n	8002504 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80024ca:	4b44      	ldr	r3, [pc, #272]	@ (80025dc <HAL_RCC_OscConfig+0x240>)
 80024cc:	685b      	ldr	r3, [r3, #4]
 80024ce:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80024d2:	2b00      	cmp	r3, #0
 80024d4:	d116      	bne.n	8002504 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80024d6:	4b41      	ldr	r3, [pc, #260]	@ (80025dc <HAL_RCC_OscConfig+0x240>)
 80024d8:	681b      	ldr	r3, [r3, #0]
 80024da:	f003 0302 	and.w	r3, r3, #2
 80024de:	2b00      	cmp	r3, #0
 80024e0:	d005      	beq.n	80024ee <HAL_RCC_OscConfig+0x152>
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	68db      	ldr	r3, [r3, #12]
 80024e6:	2b01      	cmp	r3, #1
 80024e8:	d001      	beq.n	80024ee <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80024ea:	2301      	movs	r3, #1
 80024ec:	e1c7      	b.n	800287e <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80024ee:	4b3b      	ldr	r3, [pc, #236]	@ (80025dc <HAL_RCC_OscConfig+0x240>)
 80024f0:	681b      	ldr	r3, [r3, #0]
 80024f2:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	691b      	ldr	r3, [r3, #16]
 80024fa:	00db      	lsls	r3, r3, #3
 80024fc:	4937      	ldr	r1, [pc, #220]	@ (80025dc <HAL_RCC_OscConfig+0x240>)
 80024fe:	4313      	orrs	r3, r2
 8002500:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002502:	e03a      	b.n	800257a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	68db      	ldr	r3, [r3, #12]
 8002508:	2b00      	cmp	r3, #0
 800250a:	d020      	beq.n	800254e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800250c:	4b34      	ldr	r3, [pc, #208]	@ (80025e0 <HAL_RCC_OscConfig+0x244>)
 800250e:	2201      	movs	r2, #1
 8002510:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002512:	f7ff f855 	bl	80015c0 <HAL_GetTick>
 8002516:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002518:	e008      	b.n	800252c <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800251a:	f7ff f851 	bl	80015c0 <HAL_GetTick>
 800251e:	4602      	mov	r2, r0
 8002520:	693b      	ldr	r3, [r7, #16]
 8002522:	1ad3      	subs	r3, r2, r3
 8002524:	2b02      	cmp	r3, #2
 8002526:	d901      	bls.n	800252c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8002528:	2303      	movs	r3, #3
 800252a:	e1a8      	b.n	800287e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800252c:	4b2b      	ldr	r3, [pc, #172]	@ (80025dc <HAL_RCC_OscConfig+0x240>)
 800252e:	681b      	ldr	r3, [r3, #0]
 8002530:	f003 0302 	and.w	r3, r3, #2
 8002534:	2b00      	cmp	r3, #0
 8002536:	d0f0      	beq.n	800251a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002538:	4b28      	ldr	r3, [pc, #160]	@ (80025dc <HAL_RCC_OscConfig+0x240>)
 800253a:	681b      	ldr	r3, [r3, #0]
 800253c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	691b      	ldr	r3, [r3, #16]
 8002544:	00db      	lsls	r3, r3, #3
 8002546:	4925      	ldr	r1, [pc, #148]	@ (80025dc <HAL_RCC_OscConfig+0x240>)
 8002548:	4313      	orrs	r3, r2
 800254a:	600b      	str	r3, [r1, #0]
 800254c:	e015      	b.n	800257a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800254e:	4b24      	ldr	r3, [pc, #144]	@ (80025e0 <HAL_RCC_OscConfig+0x244>)
 8002550:	2200      	movs	r2, #0
 8002552:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002554:	f7ff f834 	bl	80015c0 <HAL_GetTick>
 8002558:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800255a:	e008      	b.n	800256e <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800255c:	f7ff f830 	bl	80015c0 <HAL_GetTick>
 8002560:	4602      	mov	r2, r0
 8002562:	693b      	ldr	r3, [r7, #16]
 8002564:	1ad3      	subs	r3, r2, r3
 8002566:	2b02      	cmp	r3, #2
 8002568:	d901      	bls.n	800256e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800256a:	2303      	movs	r3, #3
 800256c:	e187      	b.n	800287e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800256e:	4b1b      	ldr	r3, [pc, #108]	@ (80025dc <HAL_RCC_OscConfig+0x240>)
 8002570:	681b      	ldr	r3, [r3, #0]
 8002572:	f003 0302 	and.w	r3, r3, #2
 8002576:	2b00      	cmp	r3, #0
 8002578:	d1f0      	bne.n	800255c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	681b      	ldr	r3, [r3, #0]
 800257e:	f003 0308 	and.w	r3, r3, #8
 8002582:	2b00      	cmp	r3, #0
 8002584:	d036      	beq.n	80025f4 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	695b      	ldr	r3, [r3, #20]
 800258a:	2b00      	cmp	r3, #0
 800258c:	d016      	beq.n	80025bc <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800258e:	4b15      	ldr	r3, [pc, #84]	@ (80025e4 <HAL_RCC_OscConfig+0x248>)
 8002590:	2201      	movs	r2, #1
 8002592:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002594:	f7ff f814 	bl	80015c0 <HAL_GetTick>
 8002598:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800259a:	e008      	b.n	80025ae <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800259c:	f7ff f810 	bl	80015c0 <HAL_GetTick>
 80025a0:	4602      	mov	r2, r0
 80025a2:	693b      	ldr	r3, [r7, #16]
 80025a4:	1ad3      	subs	r3, r2, r3
 80025a6:	2b02      	cmp	r3, #2
 80025a8:	d901      	bls.n	80025ae <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80025aa:	2303      	movs	r3, #3
 80025ac:	e167      	b.n	800287e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80025ae:	4b0b      	ldr	r3, [pc, #44]	@ (80025dc <HAL_RCC_OscConfig+0x240>)
 80025b0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80025b2:	f003 0302 	and.w	r3, r3, #2
 80025b6:	2b00      	cmp	r3, #0
 80025b8:	d0f0      	beq.n	800259c <HAL_RCC_OscConfig+0x200>
 80025ba:	e01b      	b.n	80025f4 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80025bc:	4b09      	ldr	r3, [pc, #36]	@ (80025e4 <HAL_RCC_OscConfig+0x248>)
 80025be:	2200      	movs	r2, #0
 80025c0:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80025c2:	f7fe fffd 	bl	80015c0 <HAL_GetTick>
 80025c6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80025c8:	e00e      	b.n	80025e8 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80025ca:	f7fe fff9 	bl	80015c0 <HAL_GetTick>
 80025ce:	4602      	mov	r2, r0
 80025d0:	693b      	ldr	r3, [r7, #16]
 80025d2:	1ad3      	subs	r3, r2, r3
 80025d4:	2b02      	cmp	r3, #2
 80025d6:	d907      	bls.n	80025e8 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80025d8:	2303      	movs	r3, #3
 80025da:	e150      	b.n	800287e <HAL_RCC_OscConfig+0x4e2>
 80025dc:	40023800 	.word	0x40023800
 80025e0:	42470000 	.word	0x42470000
 80025e4:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80025e8:	4b88      	ldr	r3, [pc, #544]	@ (800280c <HAL_RCC_OscConfig+0x470>)
 80025ea:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80025ec:	f003 0302 	and.w	r3, r3, #2
 80025f0:	2b00      	cmp	r3, #0
 80025f2:	d1ea      	bne.n	80025ca <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	681b      	ldr	r3, [r3, #0]
 80025f8:	f003 0304 	and.w	r3, r3, #4
 80025fc:	2b00      	cmp	r3, #0
 80025fe:	f000 8097 	beq.w	8002730 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002602:	2300      	movs	r3, #0
 8002604:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002606:	4b81      	ldr	r3, [pc, #516]	@ (800280c <HAL_RCC_OscConfig+0x470>)
 8002608:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800260a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800260e:	2b00      	cmp	r3, #0
 8002610:	d10f      	bne.n	8002632 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002612:	2300      	movs	r3, #0
 8002614:	60bb      	str	r3, [r7, #8]
 8002616:	4b7d      	ldr	r3, [pc, #500]	@ (800280c <HAL_RCC_OscConfig+0x470>)
 8002618:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800261a:	4a7c      	ldr	r2, [pc, #496]	@ (800280c <HAL_RCC_OscConfig+0x470>)
 800261c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002620:	6413      	str	r3, [r2, #64]	@ 0x40
 8002622:	4b7a      	ldr	r3, [pc, #488]	@ (800280c <HAL_RCC_OscConfig+0x470>)
 8002624:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002626:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800262a:	60bb      	str	r3, [r7, #8]
 800262c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800262e:	2301      	movs	r3, #1
 8002630:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002632:	4b77      	ldr	r3, [pc, #476]	@ (8002810 <HAL_RCC_OscConfig+0x474>)
 8002634:	681b      	ldr	r3, [r3, #0]
 8002636:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800263a:	2b00      	cmp	r3, #0
 800263c:	d118      	bne.n	8002670 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800263e:	4b74      	ldr	r3, [pc, #464]	@ (8002810 <HAL_RCC_OscConfig+0x474>)
 8002640:	681b      	ldr	r3, [r3, #0]
 8002642:	4a73      	ldr	r2, [pc, #460]	@ (8002810 <HAL_RCC_OscConfig+0x474>)
 8002644:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002648:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800264a:	f7fe ffb9 	bl	80015c0 <HAL_GetTick>
 800264e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002650:	e008      	b.n	8002664 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002652:	f7fe ffb5 	bl	80015c0 <HAL_GetTick>
 8002656:	4602      	mov	r2, r0
 8002658:	693b      	ldr	r3, [r7, #16]
 800265a:	1ad3      	subs	r3, r2, r3
 800265c:	2b02      	cmp	r3, #2
 800265e:	d901      	bls.n	8002664 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8002660:	2303      	movs	r3, #3
 8002662:	e10c      	b.n	800287e <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002664:	4b6a      	ldr	r3, [pc, #424]	@ (8002810 <HAL_RCC_OscConfig+0x474>)
 8002666:	681b      	ldr	r3, [r3, #0]
 8002668:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800266c:	2b00      	cmp	r3, #0
 800266e:	d0f0      	beq.n	8002652 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	689b      	ldr	r3, [r3, #8]
 8002674:	2b01      	cmp	r3, #1
 8002676:	d106      	bne.n	8002686 <HAL_RCC_OscConfig+0x2ea>
 8002678:	4b64      	ldr	r3, [pc, #400]	@ (800280c <HAL_RCC_OscConfig+0x470>)
 800267a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800267c:	4a63      	ldr	r2, [pc, #396]	@ (800280c <HAL_RCC_OscConfig+0x470>)
 800267e:	f043 0301 	orr.w	r3, r3, #1
 8002682:	6713      	str	r3, [r2, #112]	@ 0x70
 8002684:	e01c      	b.n	80026c0 <HAL_RCC_OscConfig+0x324>
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	689b      	ldr	r3, [r3, #8]
 800268a:	2b05      	cmp	r3, #5
 800268c:	d10c      	bne.n	80026a8 <HAL_RCC_OscConfig+0x30c>
 800268e:	4b5f      	ldr	r3, [pc, #380]	@ (800280c <HAL_RCC_OscConfig+0x470>)
 8002690:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002692:	4a5e      	ldr	r2, [pc, #376]	@ (800280c <HAL_RCC_OscConfig+0x470>)
 8002694:	f043 0304 	orr.w	r3, r3, #4
 8002698:	6713      	str	r3, [r2, #112]	@ 0x70
 800269a:	4b5c      	ldr	r3, [pc, #368]	@ (800280c <HAL_RCC_OscConfig+0x470>)
 800269c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800269e:	4a5b      	ldr	r2, [pc, #364]	@ (800280c <HAL_RCC_OscConfig+0x470>)
 80026a0:	f043 0301 	orr.w	r3, r3, #1
 80026a4:	6713      	str	r3, [r2, #112]	@ 0x70
 80026a6:	e00b      	b.n	80026c0 <HAL_RCC_OscConfig+0x324>
 80026a8:	4b58      	ldr	r3, [pc, #352]	@ (800280c <HAL_RCC_OscConfig+0x470>)
 80026aa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80026ac:	4a57      	ldr	r2, [pc, #348]	@ (800280c <HAL_RCC_OscConfig+0x470>)
 80026ae:	f023 0301 	bic.w	r3, r3, #1
 80026b2:	6713      	str	r3, [r2, #112]	@ 0x70
 80026b4:	4b55      	ldr	r3, [pc, #340]	@ (800280c <HAL_RCC_OscConfig+0x470>)
 80026b6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80026b8:	4a54      	ldr	r2, [pc, #336]	@ (800280c <HAL_RCC_OscConfig+0x470>)
 80026ba:	f023 0304 	bic.w	r3, r3, #4
 80026be:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	689b      	ldr	r3, [r3, #8]
 80026c4:	2b00      	cmp	r3, #0
 80026c6:	d015      	beq.n	80026f4 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80026c8:	f7fe ff7a 	bl	80015c0 <HAL_GetTick>
 80026cc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80026ce:	e00a      	b.n	80026e6 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80026d0:	f7fe ff76 	bl	80015c0 <HAL_GetTick>
 80026d4:	4602      	mov	r2, r0
 80026d6:	693b      	ldr	r3, [r7, #16]
 80026d8:	1ad3      	subs	r3, r2, r3
 80026da:	f241 3288 	movw	r2, #5000	@ 0x1388
 80026de:	4293      	cmp	r3, r2
 80026e0:	d901      	bls.n	80026e6 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80026e2:	2303      	movs	r3, #3
 80026e4:	e0cb      	b.n	800287e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80026e6:	4b49      	ldr	r3, [pc, #292]	@ (800280c <HAL_RCC_OscConfig+0x470>)
 80026e8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80026ea:	f003 0302 	and.w	r3, r3, #2
 80026ee:	2b00      	cmp	r3, #0
 80026f0:	d0ee      	beq.n	80026d0 <HAL_RCC_OscConfig+0x334>
 80026f2:	e014      	b.n	800271e <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80026f4:	f7fe ff64 	bl	80015c0 <HAL_GetTick>
 80026f8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80026fa:	e00a      	b.n	8002712 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80026fc:	f7fe ff60 	bl	80015c0 <HAL_GetTick>
 8002700:	4602      	mov	r2, r0
 8002702:	693b      	ldr	r3, [r7, #16]
 8002704:	1ad3      	subs	r3, r2, r3
 8002706:	f241 3288 	movw	r2, #5000	@ 0x1388
 800270a:	4293      	cmp	r3, r2
 800270c:	d901      	bls.n	8002712 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800270e:	2303      	movs	r3, #3
 8002710:	e0b5      	b.n	800287e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002712:	4b3e      	ldr	r3, [pc, #248]	@ (800280c <HAL_RCC_OscConfig+0x470>)
 8002714:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002716:	f003 0302 	and.w	r3, r3, #2
 800271a:	2b00      	cmp	r3, #0
 800271c:	d1ee      	bne.n	80026fc <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800271e:	7dfb      	ldrb	r3, [r7, #23]
 8002720:	2b01      	cmp	r3, #1
 8002722:	d105      	bne.n	8002730 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002724:	4b39      	ldr	r3, [pc, #228]	@ (800280c <HAL_RCC_OscConfig+0x470>)
 8002726:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002728:	4a38      	ldr	r2, [pc, #224]	@ (800280c <HAL_RCC_OscConfig+0x470>)
 800272a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800272e:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002730:	687b      	ldr	r3, [r7, #4]
 8002732:	699b      	ldr	r3, [r3, #24]
 8002734:	2b00      	cmp	r3, #0
 8002736:	f000 80a1 	beq.w	800287c <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800273a:	4b34      	ldr	r3, [pc, #208]	@ (800280c <HAL_RCC_OscConfig+0x470>)
 800273c:	689b      	ldr	r3, [r3, #8]
 800273e:	f003 030c 	and.w	r3, r3, #12
 8002742:	2b08      	cmp	r3, #8
 8002744:	d05c      	beq.n	8002800 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	699b      	ldr	r3, [r3, #24]
 800274a:	2b02      	cmp	r3, #2
 800274c:	d141      	bne.n	80027d2 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800274e:	4b31      	ldr	r3, [pc, #196]	@ (8002814 <HAL_RCC_OscConfig+0x478>)
 8002750:	2200      	movs	r2, #0
 8002752:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002754:	f7fe ff34 	bl	80015c0 <HAL_GetTick>
 8002758:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800275a:	e008      	b.n	800276e <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800275c:	f7fe ff30 	bl	80015c0 <HAL_GetTick>
 8002760:	4602      	mov	r2, r0
 8002762:	693b      	ldr	r3, [r7, #16]
 8002764:	1ad3      	subs	r3, r2, r3
 8002766:	2b02      	cmp	r3, #2
 8002768:	d901      	bls.n	800276e <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800276a:	2303      	movs	r3, #3
 800276c:	e087      	b.n	800287e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800276e:	4b27      	ldr	r3, [pc, #156]	@ (800280c <HAL_RCC_OscConfig+0x470>)
 8002770:	681b      	ldr	r3, [r3, #0]
 8002772:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002776:	2b00      	cmp	r3, #0
 8002778:	d1f0      	bne.n	800275c <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	69da      	ldr	r2, [r3, #28]
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	6a1b      	ldr	r3, [r3, #32]
 8002782:	431a      	orrs	r2, r3
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002788:	019b      	lsls	r3, r3, #6
 800278a:	431a      	orrs	r2, r3
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002790:	085b      	lsrs	r3, r3, #1
 8002792:	3b01      	subs	r3, #1
 8002794:	041b      	lsls	r3, r3, #16
 8002796:	431a      	orrs	r2, r3
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800279c:	061b      	lsls	r3, r3, #24
 800279e:	491b      	ldr	r1, [pc, #108]	@ (800280c <HAL_RCC_OscConfig+0x470>)
 80027a0:	4313      	orrs	r3, r2
 80027a2:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80027a4:	4b1b      	ldr	r3, [pc, #108]	@ (8002814 <HAL_RCC_OscConfig+0x478>)
 80027a6:	2201      	movs	r2, #1
 80027a8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80027aa:	f7fe ff09 	bl	80015c0 <HAL_GetTick>
 80027ae:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80027b0:	e008      	b.n	80027c4 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80027b2:	f7fe ff05 	bl	80015c0 <HAL_GetTick>
 80027b6:	4602      	mov	r2, r0
 80027b8:	693b      	ldr	r3, [r7, #16]
 80027ba:	1ad3      	subs	r3, r2, r3
 80027bc:	2b02      	cmp	r3, #2
 80027be:	d901      	bls.n	80027c4 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80027c0:	2303      	movs	r3, #3
 80027c2:	e05c      	b.n	800287e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80027c4:	4b11      	ldr	r3, [pc, #68]	@ (800280c <HAL_RCC_OscConfig+0x470>)
 80027c6:	681b      	ldr	r3, [r3, #0]
 80027c8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80027cc:	2b00      	cmp	r3, #0
 80027ce:	d0f0      	beq.n	80027b2 <HAL_RCC_OscConfig+0x416>
 80027d0:	e054      	b.n	800287c <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80027d2:	4b10      	ldr	r3, [pc, #64]	@ (8002814 <HAL_RCC_OscConfig+0x478>)
 80027d4:	2200      	movs	r2, #0
 80027d6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80027d8:	f7fe fef2 	bl	80015c0 <HAL_GetTick>
 80027dc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80027de:	e008      	b.n	80027f2 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80027e0:	f7fe feee 	bl	80015c0 <HAL_GetTick>
 80027e4:	4602      	mov	r2, r0
 80027e6:	693b      	ldr	r3, [r7, #16]
 80027e8:	1ad3      	subs	r3, r2, r3
 80027ea:	2b02      	cmp	r3, #2
 80027ec:	d901      	bls.n	80027f2 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80027ee:	2303      	movs	r3, #3
 80027f0:	e045      	b.n	800287e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80027f2:	4b06      	ldr	r3, [pc, #24]	@ (800280c <HAL_RCC_OscConfig+0x470>)
 80027f4:	681b      	ldr	r3, [r3, #0]
 80027f6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80027fa:	2b00      	cmp	r3, #0
 80027fc:	d1f0      	bne.n	80027e0 <HAL_RCC_OscConfig+0x444>
 80027fe:	e03d      	b.n	800287c <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	699b      	ldr	r3, [r3, #24]
 8002804:	2b01      	cmp	r3, #1
 8002806:	d107      	bne.n	8002818 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8002808:	2301      	movs	r3, #1
 800280a:	e038      	b.n	800287e <HAL_RCC_OscConfig+0x4e2>
 800280c:	40023800 	.word	0x40023800
 8002810:	40007000 	.word	0x40007000
 8002814:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002818:	4b1b      	ldr	r3, [pc, #108]	@ (8002888 <HAL_RCC_OscConfig+0x4ec>)
 800281a:	685b      	ldr	r3, [r3, #4]
 800281c:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	699b      	ldr	r3, [r3, #24]
 8002822:	2b01      	cmp	r3, #1
 8002824:	d028      	beq.n	8002878 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002826:	68fb      	ldr	r3, [r7, #12]
 8002828:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8002830:	429a      	cmp	r2, r3
 8002832:	d121      	bne.n	8002878 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002834:	68fb      	ldr	r3, [r7, #12]
 8002836:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800283e:	429a      	cmp	r2, r3
 8002840:	d11a      	bne.n	8002878 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002842:	68fa      	ldr	r2, [r7, #12]
 8002844:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8002848:	4013      	ands	r3, r2
 800284a:	687a      	ldr	r2, [r7, #4]
 800284c:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800284e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8002850:	4293      	cmp	r3, r2
 8002852:	d111      	bne.n	8002878 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002854:	68fb      	ldr	r3, [r7, #12]
 8002856:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800285e:	085b      	lsrs	r3, r3, #1
 8002860:	3b01      	subs	r3, #1
 8002862:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8002864:	429a      	cmp	r2, r3
 8002866:	d107      	bne.n	8002878 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8002868:	68fb      	ldr	r3, [r7, #12]
 800286a:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002872:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8002874:	429a      	cmp	r2, r3
 8002876:	d001      	beq.n	800287c <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8002878:	2301      	movs	r3, #1
 800287a:	e000      	b.n	800287e <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 800287c:	2300      	movs	r3, #0
}
 800287e:	4618      	mov	r0, r3
 8002880:	3718      	adds	r7, #24
 8002882:	46bd      	mov	sp, r7
 8002884:	bd80      	pop	{r7, pc}
 8002886:	bf00      	nop
 8002888:	40023800 	.word	0x40023800

0800288c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800288c:	b580      	push	{r7, lr}
 800288e:	b084      	sub	sp, #16
 8002890:	af00      	add	r7, sp, #0
 8002892:	6078      	str	r0, [r7, #4]
 8002894:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	2b00      	cmp	r3, #0
 800289a:	d101      	bne.n	80028a0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800289c:	2301      	movs	r3, #1
 800289e:	e0cc      	b.n	8002a3a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80028a0:	4b68      	ldr	r3, [pc, #416]	@ (8002a44 <HAL_RCC_ClockConfig+0x1b8>)
 80028a2:	681b      	ldr	r3, [r3, #0]
 80028a4:	f003 0307 	and.w	r3, r3, #7
 80028a8:	683a      	ldr	r2, [r7, #0]
 80028aa:	429a      	cmp	r2, r3
 80028ac:	d90c      	bls.n	80028c8 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80028ae:	4b65      	ldr	r3, [pc, #404]	@ (8002a44 <HAL_RCC_ClockConfig+0x1b8>)
 80028b0:	683a      	ldr	r2, [r7, #0]
 80028b2:	b2d2      	uxtb	r2, r2
 80028b4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80028b6:	4b63      	ldr	r3, [pc, #396]	@ (8002a44 <HAL_RCC_ClockConfig+0x1b8>)
 80028b8:	681b      	ldr	r3, [r3, #0]
 80028ba:	f003 0307 	and.w	r3, r3, #7
 80028be:	683a      	ldr	r2, [r7, #0]
 80028c0:	429a      	cmp	r2, r3
 80028c2:	d001      	beq.n	80028c8 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80028c4:	2301      	movs	r3, #1
 80028c6:	e0b8      	b.n	8002a3a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	681b      	ldr	r3, [r3, #0]
 80028cc:	f003 0302 	and.w	r3, r3, #2
 80028d0:	2b00      	cmp	r3, #0
 80028d2:	d020      	beq.n	8002916 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80028d4:	687b      	ldr	r3, [r7, #4]
 80028d6:	681b      	ldr	r3, [r3, #0]
 80028d8:	f003 0304 	and.w	r3, r3, #4
 80028dc:	2b00      	cmp	r3, #0
 80028de:	d005      	beq.n	80028ec <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80028e0:	4b59      	ldr	r3, [pc, #356]	@ (8002a48 <HAL_RCC_ClockConfig+0x1bc>)
 80028e2:	689b      	ldr	r3, [r3, #8]
 80028e4:	4a58      	ldr	r2, [pc, #352]	@ (8002a48 <HAL_RCC_ClockConfig+0x1bc>)
 80028e6:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80028ea:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	681b      	ldr	r3, [r3, #0]
 80028f0:	f003 0308 	and.w	r3, r3, #8
 80028f4:	2b00      	cmp	r3, #0
 80028f6:	d005      	beq.n	8002904 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80028f8:	4b53      	ldr	r3, [pc, #332]	@ (8002a48 <HAL_RCC_ClockConfig+0x1bc>)
 80028fa:	689b      	ldr	r3, [r3, #8]
 80028fc:	4a52      	ldr	r2, [pc, #328]	@ (8002a48 <HAL_RCC_ClockConfig+0x1bc>)
 80028fe:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8002902:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002904:	4b50      	ldr	r3, [pc, #320]	@ (8002a48 <HAL_RCC_ClockConfig+0x1bc>)
 8002906:	689b      	ldr	r3, [r3, #8]
 8002908:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	689b      	ldr	r3, [r3, #8]
 8002910:	494d      	ldr	r1, [pc, #308]	@ (8002a48 <HAL_RCC_ClockConfig+0x1bc>)
 8002912:	4313      	orrs	r3, r2
 8002914:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	681b      	ldr	r3, [r3, #0]
 800291a:	f003 0301 	and.w	r3, r3, #1
 800291e:	2b00      	cmp	r3, #0
 8002920:	d044      	beq.n	80029ac <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	685b      	ldr	r3, [r3, #4]
 8002926:	2b01      	cmp	r3, #1
 8002928:	d107      	bne.n	800293a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800292a:	4b47      	ldr	r3, [pc, #284]	@ (8002a48 <HAL_RCC_ClockConfig+0x1bc>)
 800292c:	681b      	ldr	r3, [r3, #0]
 800292e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002932:	2b00      	cmp	r3, #0
 8002934:	d119      	bne.n	800296a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002936:	2301      	movs	r3, #1
 8002938:	e07f      	b.n	8002a3a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	685b      	ldr	r3, [r3, #4]
 800293e:	2b02      	cmp	r3, #2
 8002940:	d003      	beq.n	800294a <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8002946:	2b03      	cmp	r3, #3
 8002948:	d107      	bne.n	800295a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800294a:	4b3f      	ldr	r3, [pc, #252]	@ (8002a48 <HAL_RCC_ClockConfig+0x1bc>)
 800294c:	681b      	ldr	r3, [r3, #0]
 800294e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002952:	2b00      	cmp	r3, #0
 8002954:	d109      	bne.n	800296a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002956:	2301      	movs	r3, #1
 8002958:	e06f      	b.n	8002a3a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800295a:	4b3b      	ldr	r3, [pc, #236]	@ (8002a48 <HAL_RCC_ClockConfig+0x1bc>)
 800295c:	681b      	ldr	r3, [r3, #0]
 800295e:	f003 0302 	and.w	r3, r3, #2
 8002962:	2b00      	cmp	r3, #0
 8002964:	d101      	bne.n	800296a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002966:	2301      	movs	r3, #1
 8002968:	e067      	b.n	8002a3a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800296a:	4b37      	ldr	r3, [pc, #220]	@ (8002a48 <HAL_RCC_ClockConfig+0x1bc>)
 800296c:	689b      	ldr	r3, [r3, #8]
 800296e:	f023 0203 	bic.w	r2, r3, #3
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	685b      	ldr	r3, [r3, #4]
 8002976:	4934      	ldr	r1, [pc, #208]	@ (8002a48 <HAL_RCC_ClockConfig+0x1bc>)
 8002978:	4313      	orrs	r3, r2
 800297a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800297c:	f7fe fe20 	bl	80015c0 <HAL_GetTick>
 8002980:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002982:	e00a      	b.n	800299a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002984:	f7fe fe1c 	bl	80015c0 <HAL_GetTick>
 8002988:	4602      	mov	r2, r0
 800298a:	68fb      	ldr	r3, [r7, #12]
 800298c:	1ad3      	subs	r3, r2, r3
 800298e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002992:	4293      	cmp	r3, r2
 8002994:	d901      	bls.n	800299a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002996:	2303      	movs	r3, #3
 8002998:	e04f      	b.n	8002a3a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800299a:	4b2b      	ldr	r3, [pc, #172]	@ (8002a48 <HAL_RCC_ClockConfig+0x1bc>)
 800299c:	689b      	ldr	r3, [r3, #8]
 800299e:	f003 020c 	and.w	r2, r3, #12
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	685b      	ldr	r3, [r3, #4]
 80029a6:	009b      	lsls	r3, r3, #2
 80029a8:	429a      	cmp	r2, r3
 80029aa:	d1eb      	bne.n	8002984 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80029ac:	4b25      	ldr	r3, [pc, #148]	@ (8002a44 <HAL_RCC_ClockConfig+0x1b8>)
 80029ae:	681b      	ldr	r3, [r3, #0]
 80029b0:	f003 0307 	and.w	r3, r3, #7
 80029b4:	683a      	ldr	r2, [r7, #0]
 80029b6:	429a      	cmp	r2, r3
 80029b8:	d20c      	bcs.n	80029d4 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80029ba:	4b22      	ldr	r3, [pc, #136]	@ (8002a44 <HAL_RCC_ClockConfig+0x1b8>)
 80029bc:	683a      	ldr	r2, [r7, #0]
 80029be:	b2d2      	uxtb	r2, r2
 80029c0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80029c2:	4b20      	ldr	r3, [pc, #128]	@ (8002a44 <HAL_RCC_ClockConfig+0x1b8>)
 80029c4:	681b      	ldr	r3, [r3, #0]
 80029c6:	f003 0307 	and.w	r3, r3, #7
 80029ca:	683a      	ldr	r2, [r7, #0]
 80029cc:	429a      	cmp	r2, r3
 80029ce:	d001      	beq.n	80029d4 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80029d0:	2301      	movs	r3, #1
 80029d2:	e032      	b.n	8002a3a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80029d4:	687b      	ldr	r3, [r7, #4]
 80029d6:	681b      	ldr	r3, [r3, #0]
 80029d8:	f003 0304 	and.w	r3, r3, #4
 80029dc:	2b00      	cmp	r3, #0
 80029de:	d008      	beq.n	80029f2 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80029e0:	4b19      	ldr	r3, [pc, #100]	@ (8002a48 <HAL_RCC_ClockConfig+0x1bc>)
 80029e2:	689b      	ldr	r3, [r3, #8]
 80029e4:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	68db      	ldr	r3, [r3, #12]
 80029ec:	4916      	ldr	r1, [pc, #88]	@ (8002a48 <HAL_RCC_ClockConfig+0x1bc>)
 80029ee:	4313      	orrs	r3, r2
 80029f0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	681b      	ldr	r3, [r3, #0]
 80029f6:	f003 0308 	and.w	r3, r3, #8
 80029fa:	2b00      	cmp	r3, #0
 80029fc:	d009      	beq.n	8002a12 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80029fe:	4b12      	ldr	r3, [pc, #72]	@ (8002a48 <HAL_RCC_ClockConfig+0x1bc>)
 8002a00:	689b      	ldr	r3, [r3, #8]
 8002a02:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	691b      	ldr	r3, [r3, #16]
 8002a0a:	00db      	lsls	r3, r3, #3
 8002a0c:	490e      	ldr	r1, [pc, #56]	@ (8002a48 <HAL_RCC_ClockConfig+0x1bc>)
 8002a0e:	4313      	orrs	r3, r2
 8002a10:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002a12:	f000 f821 	bl	8002a58 <HAL_RCC_GetSysClockFreq>
 8002a16:	4602      	mov	r2, r0
 8002a18:	4b0b      	ldr	r3, [pc, #44]	@ (8002a48 <HAL_RCC_ClockConfig+0x1bc>)
 8002a1a:	689b      	ldr	r3, [r3, #8]
 8002a1c:	091b      	lsrs	r3, r3, #4
 8002a1e:	f003 030f 	and.w	r3, r3, #15
 8002a22:	490a      	ldr	r1, [pc, #40]	@ (8002a4c <HAL_RCC_ClockConfig+0x1c0>)
 8002a24:	5ccb      	ldrb	r3, [r1, r3]
 8002a26:	fa22 f303 	lsr.w	r3, r2, r3
 8002a2a:	4a09      	ldr	r2, [pc, #36]	@ (8002a50 <HAL_RCC_ClockConfig+0x1c4>)
 8002a2c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8002a2e:	4b09      	ldr	r3, [pc, #36]	@ (8002a54 <HAL_RCC_ClockConfig+0x1c8>)
 8002a30:	681b      	ldr	r3, [r3, #0]
 8002a32:	4618      	mov	r0, r3
 8002a34:	f7fe fd80 	bl	8001538 <HAL_InitTick>

  return HAL_OK;
 8002a38:	2300      	movs	r3, #0
}
 8002a3a:	4618      	mov	r0, r3
 8002a3c:	3710      	adds	r7, #16
 8002a3e:	46bd      	mov	sp, r7
 8002a40:	bd80      	pop	{r7, pc}
 8002a42:	bf00      	nop
 8002a44:	40023c00 	.word	0x40023c00
 8002a48:	40023800 	.word	0x40023800
 8002a4c:	08005e84 	.word	0x08005e84
 8002a50:	20000040 	.word	0x20000040
 8002a54:	20000044 	.word	0x20000044

08002a58 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002a58:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002a5c:	b094      	sub	sp, #80	@ 0x50
 8002a5e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8002a60:	2300      	movs	r3, #0
 8002a62:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8002a64:	2300      	movs	r3, #0
 8002a66:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8002a68:	2300      	movs	r3, #0
 8002a6a:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8002a6c:	2300      	movs	r3, #0
 8002a6e:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8002a70:	4b79      	ldr	r3, [pc, #484]	@ (8002c58 <HAL_RCC_GetSysClockFreq+0x200>)
 8002a72:	689b      	ldr	r3, [r3, #8]
 8002a74:	f003 030c 	and.w	r3, r3, #12
 8002a78:	2b08      	cmp	r3, #8
 8002a7a:	d00d      	beq.n	8002a98 <HAL_RCC_GetSysClockFreq+0x40>
 8002a7c:	2b08      	cmp	r3, #8
 8002a7e:	f200 80e1 	bhi.w	8002c44 <HAL_RCC_GetSysClockFreq+0x1ec>
 8002a82:	2b00      	cmp	r3, #0
 8002a84:	d002      	beq.n	8002a8c <HAL_RCC_GetSysClockFreq+0x34>
 8002a86:	2b04      	cmp	r3, #4
 8002a88:	d003      	beq.n	8002a92 <HAL_RCC_GetSysClockFreq+0x3a>
 8002a8a:	e0db      	b.n	8002c44 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002a8c:	4b73      	ldr	r3, [pc, #460]	@ (8002c5c <HAL_RCC_GetSysClockFreq+0x204>)
 8002a8e:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8002a90:	e0db      	b.n	8002c4a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002a92:	4b73      	ldr	r3, [pc, #460]	@ (8002c60 <HAL_RCC_GetSysClockFreq+0x208>)
 8002a94:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8002a96:	e0d8      	b.n	8002c4a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002a98:	4b6f      	ldr	r3, [pc, #444]	@ (8002c58 <HAL_RCC_GetSysClockFreq+0x200>)
 8002a9a:	685b      	ldr	r3, [r3, #4]
 8002a9c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002aa0:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002aa2:	4b6d      	ldr	r3, [pc, #436]	@ (8002c58 <HAL_RCC_GetSysClockFreq+0x200>)
 8002aa4:	685b      	ldr	r3, [r3, #4]
 8002aa6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002aaa:	2b00      	cmp	r3, #0
 8002aac:	d063      	beq.n	8002b76 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002aae:	4b6a      	ldr	r3, [pc, #424]	@ (8002c58 <HAL_RCC_GetSysClockFreq+0x200>)
 8002ab0:	685b      	ldr	r3, [r3, #4]
 8002ab2:	099b      	lsrs	r3, r3, #6
 8002ab4:	2200      	movs	r2, #0
 8002ab6:	63bb      	str	r3, [r7, #56]	@ 0x38
 8002ab8:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8002aba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002abc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002ac0:	633b      	str	r3, [r7, #48]	@ 0x30
 8002ac2:	2300      	movs	r3, #0
 8002ac4:	637b      	str	r3, [r7, #52]	@ 0x34
 8002ac6:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8002aca:	4622      	mov	r2, r4
 8002acc:	462b      	mov	r3, r5
 8002ace:	f04f 0000 	mov.w	r0, #0
 8002ad2:	f04f 0100 	mov.w	r1, #0
 8002ad6:	0159      	lsls	r1, r3, #5
 8002ad8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002adc:	0150      	lsls	r0, r2, #5
 8002ade:	4602      	mov	r2, r0
 8002ae0:	460b      	mov	r3, r1
 8002ae2:	4621      	mov	r1, r4
 8002ae4:	1a51      	subs	r1, r2, r1
 8002ae6:	6139      	str	r1, [r7, #16]
 8002ae8:	4629      	mov	r1, r5
 8002aea:	eb63 0301 	sbc.w	r3, r3, r1
 8002aee:	617b      	str	r3, [r7, #20]
 8002af0:	f04f 0200 	mov.w	r2, #0
 8002af4:	f04f 0300 	mov.w	r3, #0
 8002af8:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8002afc:	4659      	mov	r1, fp
 8002afe:	018b      	lsls	r3, r1, #6
 8002b00:	4651      	mov	r1, sl
 8002b02:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8002b06:	4651      	mov	r1, sl
 8002b08:	018a      	lsls	r2, r1, #6
 8002b0a:	4651      	mov	r1, sl
 8002b0c:	ebb2 0801 	subs.w	r8, r2, r1
 8002b10:	4659      	mov	r1, fp
 8002b12:	eb63 0901 	sbc.w	r9, r3, r1
 8002b16:	f04f 0200 	mov.w	r2, #0
 8002b1a:	f04f 0300 	mov.w	r3, #0
 8002b1e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002b22:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002b26:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002b2a:	4690      	mov	r8, r2
 8002b2c:	4699      	mov	r9, r3
 8002b2e:	4623      	mov	r3, r4
 8002b30:	eb18 0303 	adds.w	r3, r8, r3
 8002b34:	60bb      	str	r3, [r7, #8]
 8002b36:	462b      	mov	r3, r5
 8002b38:	eb49 0303 	adc.w	r3, r9, r3
 8002b3c:	60fb      	str	r3, [r7, #12]
 8002b3e:	f04f 0200 	mov.w	r2, #0
 8002b42:	f04f 0300 	mov.w	r3, #0
 8002b46:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8002b4a:	4629      	mov	r1, r5
 8002b4c:	024b      	lsls	r3, r1, #9
 8002b4e:	4621      	mov	r1, r4
 8002b50:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8002b54:	4621      	mov	r1, r4
 8002b56:	024a      	lsls	r2, r1, #9
 8002b58:	4610      	mov	r0, r2
 8002b5a:	4619      	mov	r1, r3
 8002b5c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002b5e:	2200      	movs	r2, #0
 8002b60:	62bb      	str	r3, [r7, #40]	@ 0x28
 8002b62:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8002b64:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8002b68:	f7fd fba2 	bl	80002b0 <__aeabi_uldivmod>
 8002b6c:	4602      	mov	r2, r0
 8002b6e:	460b      	mov	r3, r1
 8002b70:	4613      	mov	r3, r2
 8002b72:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002b74:	e058      	b.n	8002c28 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002b76:	4b38      	ldr	r3, [pc, #224]	@ (8002c58 <HAL_RCC_GetSysClockFreq+0x200>)
 8002b78:	685b      	ldr	r3, [r3, #4]
 8002b7a:	099b      	lsrs	r3, r3, #6
 8002b7c:	2200      	movs	r2, #0
 8002b7e:	4618      	mov	r0, r3
 8002b80:	4611      	mov	r1, r2
 8002b82:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8002b86:	623b      	str	r3, [r7, #32]
 8002b88:	2300      	movs	r3, #0
 8002b8a:	627b      	str	r3, [r7, #36]	@ 0x24
 8002b8c:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8002b90:	4642      	mov	r2, r8
 8002b92:	464b      	mov	r3, r9
 8002b94:	f04f 0000 	mov.w	r0, #0
 8002b98:	f04f 0100 	mov.w	r1, #0
 8002b9c:	0159      	lsls	r1, r3, #5
 8002b9e:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8002ba2:	0150      	lsls	r0, r2, #5
 8002ba4:	4602      	mov	r2, r0
 8002ba6:	460b      	mov	r3, r1
 8002ba8:	4641      	mov	r1, r8
 8002baa:	ebb2 0a01 	subs.w	sl, r2, r1
 8002bae:	4649      	mov	r1, r9
 8002bb0:	eb63 0b01 	sbc.w	fp, r3, r1
 8002bb4:	f04f 0200 	mov.w	r2, #0
 8002bb8:	f04f 0300 	mov.w	r3, #0
 8002bbc:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8002bc0:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8002bc4:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8002bc8:	ebb2 040a 	subs.w	r4, r2, sl
 8002bcc:	eb63 050b 	sbc.w	r5, r3, fp
 8002bd0:	f04f 0200 	mov.w	r2, #0
 8002bd4:	f04f 0300 	mov.w	r3, #0
 8002bd8:	00eb      	lsls	r3, r5, #3
 8002bda:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8002bde:	00e2      	lsls	r2, r4, #3
 8002be0:	4614      	mov	r4, r2
 8002be2:	461d      	mov	r5, r3
 8002be4:	4643      	mov	r3, r8
 8002be6:	18e3      	adds	r3, r4, r3
 8002be8:	603b      	str	r3, [r7, #0]
 8002bea:	464b      	mov	r3, r9
 8002bec:	eb45 0303 	adc.w	r3, r5, r3
 8002bf0:	607b      	str	r3, [r7, #4]
 8002bf2:	f04f 0200 	mov.w	r2, #0
 8002bf6:	f04f 0300 	mov.w	r3, #0
 8002bfa:	e9d7 4500 	ldrd	r4, r5, [r7]
 8002bfe:	4629      	mov	r1, r5
 8002c00:	028b      	lsls	r3, r1, #10
 8002c02:	4621      	mov	r1, r4
 8002c04:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002c08:	4621      	mov	r1, r4
 8002c0a:	028a      	lsls	r2, r1, #10
 8002c0c:	4610      	mov	r0, r2
 8002c0e:	4619      	mov	r1, r3
 8002c10:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8002c12:	2200      	movs	r2, #0
 8002c14:	61bb      	str	r3, [r7, #24]
 8002c16:	61fa      	str	r2, [r7, #28]
 8002c18:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8002c1c:	f7fd fb48 	bl	80002b0 <__aeabi_uldivmod>
 8002c20:	4602      	mov	r2, r0
 8002c22:	460b      	mov	r3, r1
 8002c24:	4613      	mov	r3, r2
 8002c26:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8002c28:	4b0b      	ldr	r3, [pc, #44]	@ (8002c58 <HAL_RCC_GetSysClockFreq+0x200>)
 8002c2a:	685b      	ldr	r3, [r3, #4]
 8002c2c:	0c1b      	lsrs	r3, r3, #16
 8002c2e:	f003 0303 	and.w	r3, r3, #3
 8002c32:	3301      	adds	r3, #1
 8002c34:	005b      	lsls	r3, r3, #1
 8002c36:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8002c38:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8002c3a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002c3c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002c40:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8002c42:	e002      	b.n	8002c4a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002c44:	4b05      	ldr	r3, [pc, #20]	@ (8002c5c <HAL_RCC_GetSysClockFreq+0x204>)
 8002c46:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8002c48:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002c4a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8002c4c:	4618      	mov	r0, r3
 8002c4e:	3750      	adds	r7, #80	@ 0x50
 8002c50:	46bd      	mov	sp, r7
 8002c52:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002c56:	bf00      	nop
 8002c58:	40023800 	.word	0x40023800
 8002c5c:	00f42400 	.word	0x00f42400
 8002c60:	007a1200 	.word	0x007a1200

08002c64 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002c64:	b480      	push	{r7}
 8002c66:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002c68:	4b03      	ldr	r3, [pc, #12]	@ (8002c78 <HAL_RCC_GetHCLKFreq+0x14>)
 8002c6a:	681b      	ldr	r3, [r3, #0]
}
 8002c6c:	4618      	mov	r0, r3
 8002c6e:	46bd      	mov	sp, r7
 8002c70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c74:	4770      	bx	lr
 8002c76:	bf00      	nop
 8002c78:	20000040 	.word	0x20000040

08002c7c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002c7c:	b580      	push	{r7, lr}
 8002c7e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002c80:	f7ff fff0 	bl	8002c64 <HAL_RCC_GetHCLKFreq>
 8002c84:	4602      	mov	r2, r0
 8002c86:	4b05      	ldr	r3, [pc, #20]	@ (8002c9c <HAL_RCC_GetPCLK1Freq+0x20>)
 8002c88:	689b      	ldr	r3, [r3, #8]
 8002c8a:	0a9b      	lsrs	r3, r3, #10
 8002c8c:	f003 0307 	and.w	r3, r3, #7
 8002c90:	4903      	ldr	r1, [pc, #12]	@ (8002ca0 <HAL_RCC_GetPCLK1Freq+0x24>)
 8002c92:	5ccb      	ldrb	r3, [r1, r3]
 8002c94:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002c98:	4618      	mov	r0, r3
 8002c9a:	bd80      	pop	{r7, pc}
 8002c9c:	40023800 	.word	0x40023800
 8002ca0:	08005e94 	.word	0x08005e94

08002ca4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002ca4:	b580      	push	{r7, lr}
 8002ca6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002ca8:	f7ff ffdc 	bl	8002c64 <HAL_RCC_GetHCLKFreq>
 8002cac:	4602      	mov	r2, r0
 8002cae:	4b05      	ldr	r3, [pc, #20]	@ (8002cc4 <HAL_RCC_GetPCLK2Freq+0x20>)
 8002cb0:	689b      	ldr	r3, [r3, #8]
 8002cb2:	0b5b      	lsrs	r3, r3, #13
 8002cb4:	f003 0307 	and.w	r3, r3, #7
 8002cb8:	4903      	ldr	r1, [pc, #12]	@ (8002cc8 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002cba:	5ccb      	ldrb	r3, [r1, r3]
 8002cbc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002cc0:	4618      	mov	r0, r3
 8002cc2:	bd80      	pop	{r7, pc}
 8002cc4:	40023800 	.word	0x40023800
 8002cc8:	08005e94 	.word	0x08005e94

08002ccc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002ccc:	b580      	push	{r7, lr}
 8002cce:	b082      	sub	sp, #8
 8002cd0:	af00      	add	r7, sp, #0
 8002cd2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002cd4:	687b      	ldr	r3, [r7, #4]
 8002cd6:	2b00      	cmp	r3, #0
 8002cd8:	d101      	bne.n	8002cde <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002cda:	2301      	movs	r3, #1
 8002cdc:	e041      	b.n	8002d62 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002cde:	687b      	ldr	r3, [r7, #4]
 8002ce0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002ce4:	b2db      	uxtb	r3, r3
 8002ce6:	2b00      	cmp	r3, #0
 8002ce8:	d106      	bne.n	8002cf8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	2200      	movs	r2, #0
 8002cee:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002cf2:	6878      	ldr	r0, [r7, #4]
 8002cf4:	f7fe fb02 	bl	80012fc <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002cf8:	687b      	ldr	r3, [r7, #4]
 8002cfa:	2202      	movs	r2, #2
 8002cfc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	681a      	ldr	r2, [r3, #0]
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	3304      	adds	r3, #4
 8002d08:	4619      	mov	r1, r3
 8002d0a:	4610      	mov	r0, r2
 8002d0c:	f000 fa70 	bl	80031f0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	2201      	movs	r2, #1
 8002d14:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	2201      	movs	r2, #1
 8002d1c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	2201      	movs	r2, #1
 8002d24:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	2201      	movs	r2, #1
 8002d2c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	2201      	movs	r2, #1
 8002d34:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	2201      	movs	r2, #1
 8002d3c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	2201      	movs	r2, #1
 8002d44:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	2201      	movs	r2, #1
 8002d4c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	2201      	movs	r2, #1
 8002d54:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	2201      	movs	r2, #1
 8002d5c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8002d60:	2300      	movs	r3, #0
}
 8002d62:	4618      	mov	r0, r3
 8002d64:	3708      	adds	r7, #8
 8002d66:	46bd      	mov	sp, r7
 8002d68:	bd80      	pop	{r7, pc}
	...

08002d6c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002d6c:	b480      	push	{r7}
 8002d6e:	b085      	sub	sp, #20
 8002d70:	af00      	add	r7, sp, #0
 8002d72:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002d7a:	b2db      	uxtb	r3, r3
 8002d7c:	2b01      	cmp	r3, #1
 8002d7e:	d001      	beq.n	8002d84 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002d80:	2301      	movs	r3, #1
 8002d82:	e044      	b.n	8002e0e <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	2202      	movs	r2, #2
 8002d88:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	681b      	ldr	r3, [r3, #0]
 8002d90:	68da      	ldr	r2, [r3, #12]
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	681b      	ldr	r3, [r3, #0]
 8002d96:	f042 0201 	orr.w	r2, r2, #1
 8002d9a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	681b      	ldr	r3, [r3, #0]
 8002da0:	4a1e      	ldr	r2, [pc, #120]	@ (8002e1c <HAL_TIM_Base_Start_IT+0xb0>)
 8002da2:	4293      	cmp	r3, r2
 8002da4:	d018      	beq.n	8002dd8 <HAL_TIM_Base_Start_IT+0x6c>
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	681b      	ldr	r3, [r3, #0]
 8002daa:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002dae:	d013      	beq.n	8002dd8 <HAL_TIM_Base_Start_IT+0x6c>
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	681b      	ldr	r3, [r3, #0]
 8002db4:	4a1a      	ldr	r2, [pc, #104]	@ (8002e20 <HAL_TIM_Base_Start_IT+0xb4>)
 8002db6:	4293      	cmp	r3, r2
 8002db8:	d00e      	beq.n	8002dd8 <HAL_TIM_Base_Start_IT+0x6c>
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	681b      	ldr	r3, [r3, #0]
 8002dbe:	4a19      	ldr	r2, [pc, #100]	@ (8002e24 <HAL_TIM_Base_Start_IT+0xb8>)
 8002dc0:	4293      	cmp	r3, r2
 8002dc2:	d009      	beq.n	8002dd8 <HAL_TIM_Base_Start_IT+0x6c>
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	681b      	ldr	r3, [r3, #0]
 8002dc8:	4a17      	ldr	r2, [pc, #92]	@ (8002e28 <HAL_TIM_Base_Start_IT+0xbc>)
 8002dca:	4293      	cmp	r3, r2
 8002dcc:	d004      	beq.n	8002dd8 <HAL_TIM_Base_Start_IT+0x6c>
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	681b      	ldr	r3, [r3, #0]
 8002dd2:	4a16      	ldr	r2, [pc, #88]	@ (8002e2c <HAL_TIM_Base_Start_IT+0xc0>)
 8002dd4:	4293      	cmp	r3, r2
 8002dd6:	d111      	bne.n	8002dfc <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	681b      	ldr	r3, [r3, #0]
 8002ddc:	689b      	ldr	r3, [r3, #8]
 8002dde:	f003 0307 	and.w	r3, r3, #7
 8002de2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002de4:	68fb      	ldr	r3, [r7, #12]
 8002de6:	2b06      	cmp	r3, #6
 8002de8:	d010      	beq.n	8002e0c <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	681b      	ldr	r3, [r3, #0]
 8002dee:	681a      	ldr	r2, [r3, #0]
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	681b      	ldr	r3, [r3, #0]
 8002df4:	f042 0201 	orr.w	r2, r2, #1
 8002df8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002dfa:	e007      	b.n	8002e0c <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	681b      	ldr	r3, [r3, #0]
 8002e00:	681a      	ldr	r2, [r3, #0]
 8002e02:	687b      	ldr	r3, [r7, #4]
 8002e04:	681b      	ldr	r3, [r3, #0]
 8002e06:	f042 0201 	orr.w	r2, r2, #1
 8002e0a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002e0c:	2300      	movs	r3, #0
}
 8002e0e:	4618      	mov	r0, r3
 8002e10:	3714      	adds	r7, #20
 8002e12:	46bd      	mov	sp, r7
 8002e14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e18:	4770      	bx	lr
 8002e1a:	bf00      	nop
 8002e1c:	40010000 	.word	0x40010000
 8002e20:	40000400 	.word	0x40000400
 8002e24:	40000800 	.word	0x40000800
 8002e28:	40000c00 	.word	0x40000c00
 8002e2c:	40014000 	.word	0x40014000

08002e30 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002e30:	b580      	push	{r7, lr}
 8002e32:	b084      	sub	sp, #16
 8002e34:	af00      	add	r7, sp, #0
 8002e36:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	681b      	ldr	r3, [r3, #0]
 8002e3c:	68db      	ldr	r3, [r3, #12]
 8002e3e:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	681b      	ldr	r3, [r3, #0]
 8002e44:	691b      	ldr	r3, [r3, #16]
 8002e46:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8002e48:	68bb      	ldr	r3, [r7, #8]
 8002e4a:	f003 0302 	and.w	r3, r3, #2
 8002e4e:	2b00      	cmp	r3, #0
 8002e50:	d020      	beq.n	8002e94 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8002e52:	68fb      	ldr	r3, [r7, #12]
 8002e54:	f003 0302 	and.w	r3, r3, #2
 8002e58:	2b00      	cmp	r3, #0
 8002e5a:	d01b      	beq.n	8002e94 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	681b      	ldr	r3, [r3, #0]
 8002e60:	f06f 0202 	mvn.w	r2, #2
 8002e64:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	2201      	movs	r2, #1
 8002e6a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	681b      	ldr	r3, [r3, #0]
 8002e70:	699b      	ldr	r3, [r3, #24]
 8002e72:	f003 0303 	and.w	r3, r3, #3
 8002e76:	2b00      	cmp	r3, #0
 8002e78:	d003      	beq.n	8002e82 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002e7a:	6878      	ldr	r0, [r7, #4]
 8002e7c:	f000 f999 	bl	80031b2 <HAL_TIM_IC_CaptureCallback>
 8002e80:	e005      	b.n	8002e8e <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002e82:	6878      	ldr	r0, [r7, #4]
 8002e84:	f000 f98b 	bl	800319e <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002e88:	6878      	ldr	r0, [r7, #4]
 8002e8a:	f000 f99c 	bl	80031c6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	2200      	movs	r2, #0
 8002e92:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8002e94:	68bb      	ldr	r3, [r7, #8]
 8002e96:	f003 0304 	and.w	r3, r3, #4
 8002e9a:	2b00      	cmp	r3, #0
 8002e9c:	d020      	beq.n	8002ee0 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8002e9e:	68fb      	ldr	r3, [r7, #12]
 8002ea0:	f003 0304 	and.w	r3, r3, #4
 8002ea4:	2b00      	cmp	r3, #0
 8002ea6:	d01b      	beq.n	8002ee0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8002ea8:	687b      	ldr	r3, [r7, #4]
 8002eaa:	681b      	ldr	r3, [r3, #0]
 8002eac:	f06f 0204 	mvn.w	r2, #4
 8002eb0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	2202      	movs	r2, #2
 8002eb6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002eb8:	687b      	ldr	r3, [r7, #4]
 8002eba:	681b      	ldr	r3, [r3, #0]
 8002ebc:	699b      	ldr	r3, [r3, #24]
 8002ebe:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002ec2:	2b00      	cmp	r3, #0
 8002ec4:	d003      	beq.n	8002ece <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002ec6:	6878      	ldr	r0, [r7, #4]
 8002ec8:	f000 f973 	bl	80031b2 <HAL_TIM_IC_CaptureCallback>
 8002ecc:	e005      	b.n	8002eda <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002ece:	6878      	ldr	r0, [r7, #4]
 8002ed0:	f000 f965 	bl	800319e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002ed4:	6878      	ldr	r0, [r7, #4]
 8002ed6:	f000 f976 	bl	80031c6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	2200      	movs	r2, #0
 8002ede:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8002ee0:	68bb      	ldr	r3, [r7, #8]
 8002ee2:	f003 0308 	and.w	r3, r3, #8
 8002ee6:	2b00      	cmp	r3, #0
 8002ee8:	d020      	beq.n	8002f2c <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8002eea:	68fb      	ldr	r3, [r7, #12]
 8002eec:	f003 0308 	and.w	r3, r3, #8
 8002ef0:	2b00      	cmp	r3, #0
 8002ef2:	d01b      	beq.n	8002f2c <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	681b      	ldr	r3, [r3, #0]
 8002ef8:	f06f 0208 	mvn.w	r2, #8
 8002efc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	2204      	movs	r2, #4
 8002f02:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	681b      	ldr	r3, [r3, #0]
 8002f08:	69db      	ldr	r3, [r3, #28]
 8002f0a:	f003 0303 	and.w	r3, r3, #3
 8002f0e:	2b00      	cmp	r3, #0
 8002f10:	d003      	beq.n	8002f1a <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002f12:	6878      	ldr	r0, [r7, #4]
 8002f14:	f000 f94d 	bl	80031b2 <HAL_TIM_IC_CaptureCallback>
 8002f18:	e005      	b.n	8002f26 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002f1a:	6878      	ldr	r0, [r7, #4]
 8002f1c:	f000 f93f 	bl	800319e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002f20:	6878      	ldr	r0, [r7, #4]
 8002f22:	f000 f950 	bl	80031c6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	2200      	movs	r2, #0
 8002f2a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8002f2c:	68bb      	ldr	r3, [r7, #8]
 8002f2e:	f003 0310 	and.w	r3, r3, #16
 8002f32:	2b00      	cmp	r3, #0
 8002f34:	d020      	beq.n	8002f78 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8002f36:	68fb      	ldr	r3, [r7, #12]
 8002f38:	f003 0310 	and.w	r3, r3, #16
 8002f3c:	2b00      	cmp	r3, #0
 8002f3e:	d01b      	beq.n	8002f78 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	681b      	ldr	r3, [r3, #0]
 8002f44:	f06f 0210 	mvn.w	r2, #16
 8002f48:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	2208      	movs	r2, #8
 8002f4e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	681b      	ldr	r3, [r3, #0]
 8002f54:	69db      	ldr	r3, [r3, #28]
 8002f56:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002f5a:	2b00      	cmp	r3, #0
 8002f5c:	d003      	beq.n	8002f66 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002f5e:	6878      	ldr	r0, [r7, #4]
 8002f60:	f000 f927 	bl	80031b2 <HAL_TIM_IC_CaptureCallback>
 8002f64:	e005      	b.n	8002f72 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002f66:	6878      	ldr	r0, [r7, #4]
 8002f68:	f000 f919 	bl	800319e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002f6c:	6878      	ldr	r0, [r7, #4]
 8002f6e:	f000 f92a 	bl	80031c6 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	2200      	movs	r2, #0
 8002f76:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8002f78:	68bb      	ldr	r3, [r7, #8]
 8002f7a:	f003 0301 	and.w	r3, r3, #1
 8002f7e:	2b00      	cmp	r3, #0
 8002f80:	d00c      	beq.n	8002f9c <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8002f82:	68fb      	ldr	r3, [r7, #12]
 8002f84:	f003 0301 	and.w	r3, r3, #1
 8002f88:	2b00      	cmp	r3, #0
 8002f8a:	d007      	beq.n	8002f9c <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	681b      	ldr	r3, [r3, #0]
 8002f90:	f06f 0201 	mvn.w	r2, #1
 8002f94:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002f96:	6878      	ldr	r0, [r7, #4]
 8002f98:	f7fd fef0 	bl	8000d7c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8002f9c:	68bb      	ldr	r3, [r7, #8]
 8002f9e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002fa2:	2b00      	cmp	r3, #0
 8002fa4:	d00c      	beq.n	8002fc0 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8002fa6:	68fb      	ldr	r3, [r7, #12]
 8002fa8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002fac:	2b00      	cmp	r3, #0
 8002fae:	d007      	beq.n	8002fc0 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	681b      	ldr	r3, [r3, #0]
 8002fb4:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8002fb8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002fba:	6878      	ldr	r0, [r7, #4]
 8002fbc:	f000 fab0 	bl	8003520 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8002fc0:	68bb      	ldr	r3, [r7, #8]
 8002fc2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002fc6:	2b00      	cmp	r3, #0
 8002fc8:	d00c      	beq.n	8002fe4 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8002fca:	68fb      	ldr	r3, [r7, #12]
 8002fcc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002fd0:	2b00      	cmp	r3, #0
 8002fd2:	d007      	beq.n	8002fe4 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	681b      	ldr	r3, [r3, #0]
 8002fd8:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8002fdc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002fde:	6878      	ldr	r0, [r7, #4]
 8002fe0:	f000 f8fb 	bl	80031da <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8002fe4:	68bb      	ldr	r3, [r7, #8]
 8002fe6:	f003 0320 	and.w	r3, r3, #32
 8002fea:	2b00      	cmp	r3, #0
 8002fec:	d00c      	beq.n	8003008 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8002fee:	68fb      	ldr	r3, [r7, #12]
 8002ff0:	f003 0320 	and.w	r3, r3, #32
 8002ff4:	2b00      	cmp	r3, #0
 8002ff6:	d007      	beq.n	8003008 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	681b      	ldr	r3, [r3, #0]
 8002ffc:	f06f 0220 	mvn.w	r2, #32
 8003000:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8003002:	6878      	ldr	r0, [r7, #4]
 8003004:	f000 fa82 	bl	800350c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8003008:	bf00      	nop
 800300a:	3710      	adds	r7, #16
 800300c:	46bd      	mov	sp, r7
 800300e:	bd80      	pop	{r7, pc}

08003010 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003010:	b580      	push	{r7, lr}
 8003012:	b084      	sub	sp, #16
 8003014:	af00      	add	r7, sp, #0
 8003016:	6078      	str	r0, [r7, #4]
 8003018:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800301a:	2300      	movs	r3, #0
 800301c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003024:	2b01      	cmp	r3, #1
 8003026:	d101      	bne.n	800302c <HAL_TIM_ConfigClockSource+0x1c>
 8003028:	2302      	movs	r3, #2
 800302a:	e0b4      	b.n	8003196 <HAL_TIM_ConfigClockSource+0x186>
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	2201      	movs	r2, #1
 8003030:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	2202      	movs	r2, #2
 8003038:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	681b      	ldr	r3, [r3, #0]
 8003040:	689b      	ldr	r3, [r3, #8]
 8003042:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003044:	68bb      	ldr	r3, [r7, #8]
 8003046:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800304a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800304c:	68bb      	ldr	r3, [r7, #8]
 800304e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8003052:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	681b      	ldr	r3, [r3, #0]
 8003058:	68ba      	ldr	r2, [r7, #8]
 800305a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800305c:	683b      	ldr	r3, [r7, #0]
 800305e:	681b      	ldr	r3, [r3, #0]
 8003060:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003064:	d03e      	beq.n	80030e4 <HAL_TIM_ConfigClockSource+0xd4>
 8003066:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800306a:	f200 8087 	bhi.w	800317c <HAL_TIM_ConfigClockSource+0x16c>
 800306e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003072:	f000 8086 	beq.w	8003182 <HAL_TIM_ConfigClockSource+0x172>
 8003076:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800307a:	d87f      	bhi.n	800317c <HAL_TIM_ConfigClockSource+0x16c>
 800307c:	2b70      	cmp	r3, #112	@ 0x70
 800307e:	d01a      	beq.n	80030b6 <HAL_TIM_ConfigClockSource+0xa6>
 8003080:	2b70      	cmp	r3, #112	@ 0x70
 8003082:	d87b      	bhi.n	800317c <HAL_TIM_ConfigClockSource+0x16c>
 8003084:	2b60      	cmp	r3, #96	@ 0x60
 8003086:	d050      	beq.n	800312a <HAL_TIM_ConfigClockSource+0x11a>
 8003088:	2b60      	cmp	r3, #96	@ 0x60
 800308a:	d877      	bhi.n	800317c <HAL_TIM_ConfigClockSource+0x16c>
 800308c:	2b50      	cmp	r3, #80	@ 0x50
 800308e:	d03c      	beq.n	800310a <HAL_TIM_ConfigClockSource+0xfa>
 8003090:	2b50      	cmp	r3, #80	@ 0x50
 8003092:	d873      	bhi.n	800317c <HAL_TIM_ConfigClockSource+0x16c>
 8003094:	2b40      	cmp	r3, #64	@ 0x40
 8003096:	d058      	beq.n	800314a <HAL_TIM_ConfigClockSource+0x13a>
 8003098:	2b40      	cmp	r3, #64	@ 0x40
 800309a:	d86f      	bhi.n	800317c <HAL_TIM_ConfigClockSource+0x16c>
 800309c:	2b30      	cmp	r3, #48	@ 0x30
 800309e:	d064      	beq.n	800316a <HAL_TIM_ConfigClockSource+0x15a>
 80030a0:	2b30      	cmp	r3, #48	@ 0x30
 80030a2:	d86b      	bhi.n	800317c <HAL_TIM_ConfigClockSource+0x16c>
 80030a4:	2b20      	cmp	r3, #32
 80030a6:	d060      	beq.n	800316a <HAL_TIM_ConfigClockSource+0x15a>
 80030a8:	2b20      	cmp	r3, #32
 80030aa:	d867      	bhi.n	800317c <HAL_TIM_ConfigClockSource+0x16c>
 80030ac:	2b00      	cmp	r3, #0
 80030ae:	d05c      	beq.n	800316a <HAL_TIM_ConfigClockSource+0x15a>
 80030b0:	2b10      	cmp	r3, #16
 80030b2:	d05a      	beq.n	800316a <HAL_TIM_ConfigClockSource+0x15a>
 80030b4:	e062      	b.n	800317c <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80030ba:	683b      	ldr	r3, [r7, #0]
 80030bc:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80030be:	683b      	ldr	r3, [r7, #0]
 80030c0:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80030c2:	683b      	ldr	r3, [r7, #0]
 80030c4:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80030c6:	f000 f993 	bl	80033f0 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80030ca:	687b      	ldr	r3, [r7, #4]
 80030cc:	681b      	ldr	r3, [r3, #0]
 80030ce:	689b      	ldr	r3, [r3, #8]
 80030d0:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80030d2:	68bb      	ldr	r3, [r7, #8]
 80030d4:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80030d8:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	681b      	ldr	r3, [r3, #0]
 80030de:	68ba      	ldr	r2, [r7, #8]
 80030e0:	609a      	str	r2, [r3, #8]
      break;
 80030e2:	e04f      	b.n	8003184 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80030e8:	683b      	ldr	r3, [r7, #0]
 80030ea:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80030ec:	683b      	ldr	r3, [r7, #0]
 80030ee:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80030f0:	683b      	ldr	r3, [r7, #0]
 80030f2:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80030f4:	f000 f97c 	bl	80033f0 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	681b      	ldr	r3, [r3, #0]
 80030fc:	689a      	ldr	r2, [r3, #8]
 80030fe:	687b      	ldr	r3, [r7, #4]
 8003100:	681b      	ldr	r3, [r3, #0]
 8003102:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8003106:	609a      	str	r2, [r3, #8]
      break;
 8003108:	e03c      	b.n	8003184 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800310e:	683b      	ldr	r3, [r7, #0]
 8003110:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003112:	683b      	ldr	r3, [r7, #0]
 8003114:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003116:	461a      	mov	r2, r3
 8003118:	f000 f8f0 	bl	80032fc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	681b      	ldr	r3, [r3, #0]
 8003120:	2150      	movs	r1, #80	@ 0x50
 8003122:	4618      	mov	r0, r3
 8003124:	f000 f949 	bl	80033ba <TIM_ITRx_SetConfig>
      break;
 8003128:	e02c      	b.n	8003184 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800312e:	683b      	ldr	r3, [r7, #0]
 8003130:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003132:	683b      	ldr	r3, [r7, #0]
 8003134:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8003136:	461a      	mov	r2, r3
 8003138:	f000 f90f 	bl	800335a <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	681b      	ldr	r3, [r3, #0]
 8003140:	2160      	movs	r1, #96	@ 0x60
 8003142:	4618      	mov	r0, r3
 8003144:	f000 f939 	bl	80033ba <TIM_ITRx_SetConfig>
      break;
 8003148:	e01c      	b.n	8003184 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800314e:	683b      	ldr	r3, [r7, #0]
 8003150:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003152:	683b      	ldr	r3, [r7, #0]
 8003154:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003156:	461a      	mov	r2, r3
 8003158:	f000 f8d0 	bl	80032fc <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800315c:	687b      	ldr	r3, [r7, #4]
 800315e:	681b      	ldr	r3, [r3, #0]
 8003160:	2140      	movs	r1, #64	@ 0x40
 8003162:	4618      	mov	r0, r3
 8003164:	f000 f929 	bl	80033ba <TIM_ITRx_SetConfig>
      break;
 8003168:	e00c      	b.n	8003184 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	681a      	ldr	r2, [r3, #0]
 800316e:	683b      	ldr	r3, [r7, #0]
 8003170:	681b      	ldr	r3, [r3, #0]
 8003172:	4619      	mov	r1, r3
 8003174:	4610      	mov	r0, r2
 8003176:	f000 f920 	bl	80033ba <TIM_ITRx_SetConfig>
      break;
 800317a:	e003      	b.n	8003184 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 800317c:	2301      	movs	r3, #1
 800317e:	73fb      	strb	r3, [r7, #15]
      break;
 8003180:	e000      	b.n	8003184 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8003182:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	2201      	movs	r2, #1
 8003188:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	2200      	movs	r2, #0
 8003190:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8003194:	7bfb      	ldrb	r3, [r7, #15]
}
 8003196:	4618      	mov	r0, r3
 8003198:	3710      	adds	r7, #16
 800319a:	46bd      	mov	sp, r7
 800319c:	bd80      	pop	{r7, pc}

0800319e <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800319e:	b480      	push	{r7}
 80031a0:	b083      	sub	sp, #12
 80031a2:	af00      	add	r7, sp, #0
 80031a4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80031a6:	bf00      	nop
 80031a8:	370c      	adds	r7, #12
 80031aa:	46bd      	mov	sp, r7
 80031ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031b0:	4770      	bx	lr

080031b2 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80031b2:	b480      	push	{r7}
 80031b4:	b083      	sub	sp, #12
 80031b6:	af00      	add	r7, sp, #0
 80031b8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80031ba:	bf00      	nop
 80031bc:	370c      	adds	r7, #12
 80031be:	46bd      	mov	sp, r7
 80031c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031c4:	4770      	bx	lr

080031c6 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80031c6:	b480      	push	{r7}
 80031c8:	b083      	sub	sp, #12
 80031ca:	af00      	add	r7, sp, #0
 80031cc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80031ce:	bf00      	nop
 80031d0:	370c      	adds	r7, #12
 80031d2:	46bd      	mov	sp, r7
 80031d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031d8:	4770      	bx	lr

080031da <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80031da:	b480      	push	{r7}
 80031dc:	b083      	sub	sp, #12
 80031de:	af00      	add	r7, sp, #0
 80031e0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80031e2:	bf00      	nop
 80031e4:	370c      	adds	r7, #12
 80031e6:	46bd      	mov	sp, r7
 80031e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031ec:	4770      	bx	lr
	...

080031f0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80031f0:	b480      	push	{r7}
 80031f2:	b085      	sub	sp, #20
 80031f4:	af00      	add	r7, sp, #0
 80031f6:	6078      	str	r0, [r7, #4]
 80031f8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	681b      	ldr	r3, [r3, #0]
 80031fe:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	4a37      	ldr	r2, [pc, #220]	@ (80032e0 <TIM_Base_SetConfig+0xf0>)
 8003204:	4293      	cmp	r3, r2
 8003206:	d00f      	beq.n	8003228 <TIM_Base_SetConfig+0x38>
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800320e:	d00b      	beq.n	8003228 <TIM_Base_SetConfig+0x38>
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	4a34      	ldr	r2, [pc, #208]	@ (80032e4 <TIM_Base_SetConfig+0xf4>)
 8003214:	4293      	cmp	r3, r2
 8003216:	d007      	beq.n	8003228 <TIM_Base_SetConfig+0x38>
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	4a33      	ldr	r2, [pc, #204]	@ (80032e8 <TIM_Base_SetConfig+0xf8>)
 800321c:	4293      	cmp	r3, r2
 800321e:	d003      	beq.n	8003228 <TIM_Base_SetConfig+0x38>
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	4a32      	ldr	r2, [pc, #200]	@ (80032ec <TIM_Base_SetConfig+0xfc>)
 8003224:	4293      	cmp	r3, r2
 8003226:	d108      	bne.n	800323a <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003228:	68fb      	ldr	r3, [r7, #12]
 800322a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800322e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003230:	683b      	ldr	r3, [r7, #0]
 8003232:	685b      	ldr	r3, [r3, #4]
 8003234:	68fa      	ldr	r2, [r7, #12]
 8003236:	4313      	orrs	r3, r2
 8003238:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	4a28      	ldr	r2, [pc, #160]	@ (80032e0 <TIM_Base_SetConfig+0xf0>)
 800323e:	4293      	cmp	r3, r2
 8003240:	d01b      	beq.n	800327a <TIM_Base_SetConfig+0x8a>
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003248:	d017      	beq.n	800327a <TIM_Base_SetConfig+0x8a>
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	4a25      	ldr	r2, [pc, #148]	@ (80032e4 <TIM_Base_SetConfig+0xf4>)
 800324e:	4293      	cmp	r3, r2
 8003250:	d013      	beq.n	800327a <TIM_Base_SetConfig+0x8a>
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	4a24      	ldr	r2, [pc, #144]	@ (80032e8 <TIM_Base_SetConfig+0xf8>)
 8003256:	4293      	cmp	r3, r2
 8003258:	d00f      	beq.n	800327a <TIM_Base_SetConfig+0x8a>
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	4a23      	ldr	r2, [pc, #140]	@ (80032ec <TIM_Base_SetConfig+0xfc>)
 800325e:	4293      	cmp	r3, r2
 8003260:	d00b      	beq.n	800327a <TIM_Base_SetConfig+0x8a>
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	4a22      	ldr	r2, [pc, #136]	@ (80032f0 <TIM_Base_SetConfig+0x100>)
 8003266:	4293      	cmp	r3, r2
 8003268:	d007      	beq.n	800327a <TIM_Base_SetConfig+0x8a>
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	4a21      	ldr	r2, [pc, #132]	@ (80032f4 <TIM_Base_SetConfig+0x104>)
 800326e:	4293      	cmp	r3, r2
 8003270:	d003      	beq.n	800327a <TIM_Base_SetConfig+0x8a>
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	4a20      	ldr	r2, [pc, #128]	@ (80032f8 <TIM_Base_SetConfig+0x108>)
 8003276:	4293      	cmp	r3, r2
 8003278:	d108      	bne.n	800328c <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800327a:	68fb      	ldr	r3, [r7, #12]
 800327c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003280:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003282:	683b      	ldr	r3, [r7, #0]
 8003284:	68db      	ldr	r3, [r3, #12]
 8003286:	68fa      	ldr	r2, [r7, #12]
 8003288:	4313      	orrs	r3, r2
 800328a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800328c:	68fb      	ldr	r3, [r7, #12]
 800328e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8003292:	683b      	ldr	r3, [r7, #0]
 8003294:	695b      	ldr	r3, [r3, #20]
 8003296:	4313      	orrs	r3, r2
 8003298:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800329a:	683b      	ldr	r3, [r7, #0]
 800329c:	689a      	ldr	r2, [r3, #8]
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80032a2:	683b      	ldr	r3, [r7, #0]
 80032a4:	681a      	ldr	r2, [r3, #0]
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	4a0c      	ldr	r2, [pc, #48]	@ (80032e0 <TIM_Base_SetConfig+0xf0>)
 80032ae:	4293      	cmp	r3, r2
 80032b0:	d103      	bne.n	80032ba <TIM_Base_SetConfig+0xca>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80032b2:	683b      	ldr	r3, [r7, #0]
 80032b4:	691a      	ldr	r2, [r3, #16]
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	681b      	ldr	r3, [r3, #0]
 80032be:	f043 0204 	orr.w	r2, r3, #4
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	2201      	movs	r2, #1
 80032ca:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	68fa      	ldr	r2, [r7, #12]
 80032d0:	601a      	str	r2, [r3, #0]
}
 80032d2:	bf00      	nop
 80032d4:	3714      	adds	r7, #20
 80032d6:	46bd      	mov	sp, r7
 80032d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032dc:	4770      	bx	lr
 80032de:	bf00      	nop
 80032e0:	40010000 	.word	0x40010000
 80032e4:	40000400 	.word	0x40000400
 80032e8:	40000800 	.word	0x40000800
 80032ec:	40000c00 	.word	0x40000c00
 80032f0:	40014000 	.word	0x40014000
 80032f4:	40014400 	.word	0x40014400
 80032f8:	40014800 	.word	0x40014800

080032fc <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80032fc:	b480      	push	{r7}
 80032fe:	b087      	sub	sp, #28
 8003300:	af00      	add	r7, sp, #0
 8003302:	60f8      	str	r0, [r7, #12]
 8003304:	60b9      	str	r1, [r7, #8]
 8003306:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003308:	68fb      	ldr	r3, [r7, #12]
 800330a:	6a1b      	ldr	r3, [r3, #32]
 800330c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800330e:	68fb      	ldr	r3, [r7, #12]
 8003310:	6a1b      	ldr	r3, [r3, #32]
 8003312:	f023 0201 	bic.w	r2, r3, #1
 8003316:	68fb      	ldr	r3, [r7, #12]
 8003318:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800331a:	68fb      	ldr	r3, [r7, #12]
 800331c:	699b      	ldr	r3, [r3, #24]
 800331e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003320:	693b      	ldr	r3, [r7, #16]
 8003322:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8003326:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	011b      	lsls	r3, r3, #4
 800332c:	693a      	ldr	r2, [r7, #16]
 800332e:	4313      	orrs	r3, r2
 8003330:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003332:	697b      	ldr	r3, [r7, #20]
 8003334:	f023 030a 	bic.w	r3, r3, #10
 8003338:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800333a:	697a      	ldr	r2, [r7, #20]
 800333c:	68bb      	ldr	r3, [r7, #8]
 800333e:	4313      	orrs	r3, r2
 8003340:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003342:	68fb      	ldr	r3, [r7, #12]
 8003344:	693a      	ldr	r2, [r7, #16]
 8003346:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003348:	68fb      	ldr	r3, [r7, #12]
 800334a:	697a      	ldr	r2, [r7, #20]
 800334c:	621a      	str	r2, [r3, #32]
}
 800334e:	bf00      	nop
 8003350:	371c      	adds	r7, #28
 8003352:	46bd      	mov	sp, r7
 8003354:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003358:	4770      	bx	lr

0800335a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800335a:	b480      	push	{r7}
 800335c:	b087      	sub	sp, #28
 800335e:	af00      	add	r7, sp, #0
 8003360:	60f8      	str	r0, [r7, #12]
 8003362:	60b9      	str	r1, [r7, #8]
 8003364:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8003366:	68fb      	ldr	r3, [r7, #12]
 8003368:	6a1b      	ldr	r3, [r3, #32]
 800336a:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800336c:	68fb      	ldr	r3, [r7, #12]
 800336e:	6a1b      	ldr	r3, [r3, #32]
 8003370:	f023 0210 	bic.w	r2, r3, #16
 8003374:	68fb      	ldr	r3, [r7, #12]
 8003376:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003378:	68fb      	ldr	r3, [r7, #12]
 800337a:	699b      	ldr	r3, [r3, #24]
 800337c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800337e:	693b      	ldr	r3, [r7, #16]
 8003380:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8003384:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	031b      	lsls	r3, r3, #12
 800338a:	693a      	ldr	r2, [r7, #16]
 800338c:	4313      	orrs	r3, r2
 800338e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003390:	697b      	ldr	r3, [r7, #20]
 8003392:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8003396:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8003398:	68bb      	ldr	r3, [r7, #8]
 800339a:	011b      	lsls	r3, r3, #4
 800339c:	697a      	ldr	r2, [r7, #20]
 800339e:	4313      	orrs	r3, r2
 80033a0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80033a2:	68fb      	ldr	r3, [r7, #12]
 80033a4:	693a      	ldr	r2, [r7, #16]
 80033a6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80033a8:	68fb      	ldr	r3, [r7, #12]
 80033aa:	697a      	ldr	r2, [r7, #20]
 80033ac:	621a      	str	r2, [r3, #32]
}
 80033ae:	bf00      	nop
 80033b0:	371c      	adds	r7, #28
 80033b2:	46bd      	mov	sp, r7
 80033b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033b8:	4770      	bx	lr

080033ba <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80033ba:	b480      	push	{r7}
 80033bc:	b085      	sub	sp, #20
 80033be:	af00      	add	r7, sp, #0
 80033c0:	6078      	str	r0, [r7, #4]
 80033c2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	689b      	ldr	r3, [r3, #8]
 80033c8:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80033ca:	68fb      	ldr	r3, [r7, #12]
 80033cc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80033d0:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80033d2:	683a      	ldr	r2, [r7, #0]
 80033d4:	68fb      	ldr	r3, [r7, #12]
 80033d6:	4313      	orrs	r3, r2
 80033d8:	f043 0307 	orr.w	r3, r3, #7
 80033dc:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	68fa      	ldr	r2, [r7, #12]
 80033e2:	609a      	str	r2, [r3, #8]
}
 80033e4:	bf00      	nop
 80033e6:	3714      	adds	r7, #20
 80033e8:	46bd      	mov	sp, r7
 80033ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033ee:	4770      	bx	lr

080033f0 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80033f0:	b480      	push	{r7}
 80033f2:	b087      	sub	sp, #28
 80033f4:	af00      	add	r7, sp, #0
 80033f6:	60f8      	str	r0, [r7, #12]
 80033f8:	60b9      	str	r1, [r7, #8]
 80033fa:	607a      	str	r2, [r7, #4]
 80033fc:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80033fe:	68fb      	ldr	r3, [r7, #12]
 8003400:	689b      	ldr	r3, [r3, #8]
 8003402:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003404:	697b      	ldr	r3, [r7, #20]
 8003406:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800340a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800340c:	683b      	ldr	r3, [r7, #0]
 800340e:	021a      	lsls	r2, r3, #8
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	431a      	orrs	r2, r3
 8003414:	68bb      	ldr	r3, [r7, #8]
 8003416:	4313      	orrs	r3, r2
 8003418:	697a      	ldr	r2, [r7, #20]
 800341a:	4313      	orrs	r3, r2
 800341c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800341e:	68fb      	ldr	r3, [r7, #12]
 8003420:	697a      	ldr	r2, [r7, #20]
 8003422:	609a      	str	r2, [r3, #8]
}
 8003424:	bf00      	nop
 8003426:	371c      	adds	r7, #28
 8003428:	46bd      	mov	sp, r7
 800342a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800342e:	4770      	bx	lr

08003430 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003430:	b480      	push	{r7}
 8003432:	b085      	sub	sp, #20
 8003434:	af00      	add	r7, sp, #0
 8003436:	6078      	str	r0, [r7, #4]
 8003438:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003440:	2b01      	cmp	r3, #1
 8003442:	d101      	bne.n	8003448 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003444:	2302      	movs	r3, #2
 8003446:	e050      	b.n	80034ea <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8003448:	687b      	ldr	r3, [r7, #4]
 800344a:	2201      	movs	r2, #1
 800344c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	2202      	movs	r2, #2
 8003454:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	681b      	ldr	r3, [r3, #0]
 800345c:	685b      	ldr	r3, [r3, #4]
 800345e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	681b      	ldr	r3, [r3, #0]
 8003464:	689b      	ldr	r3, [r3, #8]
 8003466:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003468:	68fb      	ldr	r3, [r7, #12]
 800346a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800346e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003470:	683b      	ldr	r3, [r7, #0]
 8003472:	681b      	ldr	r3, [r3, #0]
 8003474:	68fa      	ldr	r2, [r7, #12]
 8003476:	4313      	orrs	r3, r2
 8003478:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	681b      	ldr	r3, [r3, #0]
 800347e:	68fa      	ldr	r2, [r7, #12]
 8003480:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	681b      	ldr	r3, [r3, #0]
 8003486:	4a1c      	ldr	r2, [pc, #112]	@ (80034f8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8003488:	4293      	cmp	r3, r2
 800348a:	d018      	beq.n	80034be <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	681b      	ldr	r3, [r3, #0]
 8003490:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003494:	d013      	beq.n	80034be <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	681b      	ldr	r3, [r3, #0]
 800349a:	4a18      	ldr	r2, [pc, #96]	@ (80034fc <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 800349c:	4293      	cmp	r3, r2
 800349e:	d00e      	beq.n	80034be <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	681b      	ldr	r3, [r3, #0]
 80034a4:	4a16      	ldr	r2, [pc, #88]	@ (8003500 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 80034a6:	4293      	cmp	r3, r2
 80034a8:	d009      	beq.n	80034be <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	681b      	ldr	r3, [r3, #0]
 80034ae:	4a15      	ldr	r2, [pc, #84]	@ (8003504 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 80034b0:	4293      	cmp	r3, r2
 80034b2:	d004      	beq.n	80034be <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	681b      	ldr	r3, [r3, #0]
 80034b8:	4a13      	ldr	r2, [pc, #76]	@ (8003508 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 80034ba:	4293      	cmp	r3, r2
 80034bc:	d10c      	bne.n	80034d8 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80034be:	68bb      	ldr	r3, [r7, #8]
 80034c0:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80034c4:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80034c6:	683b      	ldr	r3, [r7, #0]
 80034c8:	685b      	ldr	r3, [r3, #4]
 80034ca:	68ba      	ldr	r2, [r7, #8]
 80034cc:	4313      	orrs	r3, r2
 80034ce:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	681b      	ldr	r3, [r3, #0]
 80034d4:	68ba      	ldr	r2, [r7, #8]
 80034d6:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	2201      	movs	r2, #1
 80034dc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	2200      	movs	r2, #0
 80034e4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80034e8:	2300      	movs	r3, #0
}
 80034ea:	4618      	mov	r0, r3
 80034ec:	3714      	adds	r7, #20
 80034ee:	46bd      	mov	sp, r7
 80034f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034f4:	4770      	bx	lr
 80034f6:	bf00      	nop
 80034f8:	40010000 	.word	0x40010000
 80034fc:	40000400 	.word	0x40000400
 8003500:	40000800 	.word	0x40000800
 8003504:	40000c00 	.word	0x40000c00
 8003508:	40014000 	.word	0x40014000

0800350c <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800350c:	b480      	push	{r7}
 800350e:	b083      	sub	sp, #12
 8003510:	af00      	add	r7, sp, #0
 8003512:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8003514:	bf00      	nop
 8003516:	370c      	adds	r7, #12
 8003518:	46bd      	mov	sp, r7
 800351a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800351e:	4770      	bx	lr

08003520 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8003520:	b480      	push	{r7}
 8003522:	b083      	sub	sp, #12
 8003524:	af00      	add	r7, sp, #0
 8003526:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8003528:	bf00      	nop
 800352a:	370c      	adds	r7, #12
 800352c:	46bd      	mov	sp, r7
 800352e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003532:	4770      	bx	lr

08003534 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003534:	b580      	push	{r7, lr}
 8003536:	b082      	sub	sp, #8
 8003538:	af00      	add	r7, sp, #0
 800353a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	2b00      	cmp	r3, #0
 8003540:	d101      	bne.n	8003546 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003542:	2301      	movs	r3, #1
 8003544:	e042      	b.n	80035cc <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800354c:	b2db      	uxtb	r3, r3
 800354e:	2b00      	cmp	r3, #0
 8003550:	d106      	bne.n	8003560 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	2200      	movs	r2, #0
 8003556:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800355a:	6878      	ldr	r0, [r7, #4]
 800355c:	f7fd ff1e 	bl	800139c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	2224      	movs	r2, #36	@ 0x24
 8003564:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	681b      	ldr	r3, [r3, #0]
 800356c:	68da      	ldr	r2, [r3, #12]
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	681b      	ldr	r3, [r3, #0]
 8003572:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8003576:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8003578:	6878      	ldr	r0, [r7, #4]
 800357a:	f000 ff79 	bl	8004470 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	681b      	ldr	r3, [r3, #0]
 8003582:	691a      	ldr	r2, [r3, #16]
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	681b      	ldr	r3, [r3, #0]
 8003588:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800358c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	681b      	ldr	r3, [r3, #0]
 8003592:	695a      	ldr	r2, [r3, #20]
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	681b      	ldr	r3, [r3, #0]
 8003598:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800359c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	681b      	ldr	r3, [r3, #0]
 80035a2:	68da      	ldr	r2, [r3, #12]
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	681b      	ldr	r3, [r3, #0]
 80035a8:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80035ac:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	2200      	movs	r2, #0
 80035b2:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	2220      	movs	r2, #32
 80035b8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	2220      	movs	r2, #32
 80035c0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	2200      	movs	r2, #0
 80035c8:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80035ca:	2300      	movs	r3, #0
}
 80035cc:	4618      	mov	r0, r3
 80035ce:	3708      	adds	r7, #8
 80035d0:	46bd      	mov	sp, r7
 80035d2:	bd80      	pop	{r7, pc}

080035d4 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80035d4:	b580      	push	{r7, lr}
 80035d6:	b08a      	sub	sp, #40	@ 0x28
 80035d8:	af02      	add	r7, sp, #8
 80035da:	60f8      	str	r0, [r7, #12]
 80035dc:	60b9      	str	r1, [r7, #8]
 80035de:	603b      	str	r3, [r7, #0]
 80035e0:	4613      	mov	r3, r2
 80035e2:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80035e4:	2300      	movs	r3, #0
 80035e6:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80035e8:	68fb      	ldr	r3, [r7, #12]
 80035ea:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80035ee:	b2db      	uxtb	r3, r3
 80035f0:	2b20      	cmp	r3, #32
 80035f2:	d175      	bne.n	80036e0 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 80035f4:	68bb      	ldr	r3, [r7, #8]
 80035f6:	2b00      	cmp	r3, #0
 80035f8:	d002      	beq.n	8003600 <HAL_UART_Transmit+0x2c>
 80035fa:	88fb      	ldrh	r3, [r7, #6]
 80035fc:	2b00      	cmp	r3, #0
 80035fe:	d101      	bne.n	8003604 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8003600:	2301      	movs	r3, #1
 8003602:	e06e      	b.n	80036e2 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003604:	68fb      	ldr	r3, [r7, #12]
 8003606:	2200      	movs	r2, #0
 8003608:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800360a:	68fb      	ldr	r3, [r7, #12]
 800360c:	2221      	movs	r2, #33	@ 0x21
 800360e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003612:	f7fd ffd5 	bl	80015c0 <HAL_GetTick>
 8003616:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8003618:	68fb      	ldr	r3, [r7, #12]
 800361a:	88fa      	ldrh	r2, [r7, #6]
 800361c:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 800361e:	68fb      	ldr	r3, [r7, #12]
 8003620:	88fa      	ldrh	r2, [r7, #6]
 8003622:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003624:	68fb      	ldr	r3, [r7, #12]
 8003626:	689b      	ldr	r3, [r3, #8]
 8003628:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800362c:	d108      	bne.n	8003640 <HAL_UART_Transmit+0x6c>
 800362e:	68fb      	ldr	r3, [r7, #12]
 8003630:	691b      	ldr	r3, [r3, #16]
 8003632:	2b00      	cmp	r3, #0
 8003634:	d104      	bne.n	8003640 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8003636:	2300      	movs	r3, #0
 8003638:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800363a:	68bb      	ldr	r3, [r7, #8]
 800363c:	61bb      	str	r3, [r7, #24]
 800363e:	e003      	b.n	8003648 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8003640:	68bb      	ldr	r3, [r7, #8]
 8003642:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003644:	2300      	movs	r3, #0
 8003646:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8003648:	e02e      	b.n	80036a8 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800364a:	683b      	ldr	r3, [r7, #0]
 800364c:	9300      	str	r3, [sp, #0]
 800364e:	697b      	ldr	r3, [r7, #20]
 8003650:	2200      	movs	r2, #0
 8003652:	2180      	movs	r1, #128	@ 0x80
 8003654:	68f8      	ldr	r0, [r7, #12]
 8003656:	f000 fc49 	bl	8003eec <UART_WaitOnFlagUntilTimeout>
 800365a:	4603      	mov	r3, r0
 800365c:	2b00      	cmp	r3, #0
 800365e:	d005      	beq.n	800366c <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8003660:	68fb      	ldr	r3, [r7, #12]
 8003662:	2220      	movs	r2, #32
 8003664:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8003668:	2303      	movs	r3, #3
 800366a:	e03a      	b.n	80036e2 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 800366c:	69fb      	ldr	r3, [r7, #28]
 800366e:	2b00      	cmp	r3, #0
 8003670:	d10b      	bne.n	800368a <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003672:	69bb      	ldr	r3, [r7, #24]
 8003674:	881b      	ldrh	r3, [r3, #0]
 8003676:	461a      	mov	r2, r3
 8003678:	68fb      	ldr	r3, [r7, #12]
 800367a:	681b      	ldr	r3, [r3, #0]
 800367c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003680:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8003682:	69bb      	ldr	r3, [r7, #24]
 8003684:	3302      	adds	r3, #2
 8003686:	61bb      	str	r3, [r7, #24]
 8003688:	e007      	b.n	800369a <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800368a:	69fb      	ldr	r3, [r7, #28]
 800368c:	781a      	ldrb	r2, [r3, #0]
 800368e:	68fb      	ldr	r3, [r7, #12]
 8003690:	681b      	ldr	r3, [r3, #0]
 8003692:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8003694:	69fb      	ldr	r3, [r7, #28]
 8003696:	3301      	adds	r3, #1
 8003698:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800369a:	68fb      	ldr	r3, [r7, #12]
 800369c:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800369e:	b29b      	uxth	r3, r3
 80036a0:	3b01      	subs	r3, #1
 80036a2:	b29a      	uxth	r2, r3
 80036a4:	68fb      	ldr	r3, [r7, #12]
 80036a6:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 80036a8:	68fb      	ldr	r3, [r7, #12]
 80036aa:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80036ac:	b29b      	uxth	r3, r3
 80036ae:	2b00      	cmp	r3, #0
 80036b0:	d1cb      	bne.n	800364a <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80036b2:	683b      	ldr	r3, [r7, #0]
 80036b4:	9300      	str	r3, [sp, #0]
 80036b6:	697b      	ldr	r3, [r7, #20]
 80036b8:	2200      	movs	r2, #0
 80036ba:	2140      	movs	r1, #64	@ 0x40
 80036bc:	68f8      	ldr	r0, [r7, #12]
 80036be:	f000 fc15 	bl	8003eec <UART_WaitOnFlagUntilTimeout>
 80036c2:	4603      	mov	r3, r0
 80036c4:	2b00      	cmp	r3, #0
 80036c6:	d005      	beq.n	80036d4 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 80036c8:	68fb      	ldr	r3, [r7, #12]
 80036ca:	2220      	movs	r2, #32
 80036cc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 80036d0:	2303      	movs	r3, #3
 80036d2:	e006      	b.n	80036e2 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80036d4:	68fb      	ldr	r3, [r7, #12]
 80036d6:	2220      	movs	r2, #32
 80036d8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 80036dc:	2300      	movs	r3, #0
 80036de:	e000      	b.n	80036e2 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 80036e0:	2302      	movs	r3, #2
  }
}
 80036e2:	4618      	mov	r0, r3
 80036e4:	3720      	adds	r7, #32
 80036e6:	46bd      	mov	sp, r7
 80036e8:	bd80      	pop	{r7, pc}

080036ea <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80036ea:	b580      	push	{r7, lr}
 80036ec:	b084      	sub	sp, #16
 80036ee:	af00      	add	r7, sp, #0
 80036f0:	60f8      	str	r0, [r7, #12]
 80036f2:	60b9      	str	r1, [r7, #8]
 80036f4:	4613      	mov	r3, r2
 80036f6:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80036f8:	68fb      	ldr	r3, [r7, #12]
 80036fa:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80036fe:	b2db      	uxtb	r3, r3
 8003700:	2b20      	cmp	r3, #32
 8003702:	d112      	bne.n	800372a <HAL_UART_Receive_DMA+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8003704:	68bb      	ldr	r3, [r7, #8]
 8003706:	2b00      	cmp	r3, #0
 8003708:	d002      	beq.n	8003710 <HAL_UART_Receive_DMA+0x26>
 800370a:	88fb      	ldrh	r3, [r7, #6]
 800370c:	2b00      	cmp	r3, #0
 800370e:	d101      	bne.n	8003714 <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 8003710:	2301      	movs	r3, #1
 8003712:	e00b      	b.n	800372c <HAL_UART_Receive_DMA+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003714:	68fb      	ldr	r3, [r7, #12]
 8003716:	2200      	movs	r2, #0
 8003718:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_DMA(huart, pData, Size));
 800371a:	88fb      	ldrh	r3, [r7, #6]
 800371c:	461a      	mov	r2, r3
 800371e:	68b9      	ldr	r1, [r7, #8]
 8003720:	68f8      	ldr	r0, [r7, #12]
 8003722:	f000 fc3d 	bl	8003fa0 <UART_Start_Receive_DMA>
 8003726:	4603      	mov	r3, r0
 8003728:	e000      	b.n	800372c <HAL_UART_Receive_DMA+0x42>
  }
  else
  {
    return HAL_BUSY;
 800372a:	2302      	movs	r3, #2
  }
}
 800372c:	4618      	mov	r0, r3
 800372e:	3710      	adds	r7, #16
 8003730:	46bd      	mov	sp, r7
 8003732:	bd80      	pop	{r7, pc}

08003734 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8003734:	b580      	push	{r7, lr}
 8003736:	b0ba      	sub	sp, #232	@ 0xe8
 8003738:	af00      	add	r7, sp, #0
 800373a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	681b      	ldr	r3, [r3, #0]
 8003740:	681b      	ldr	r3, [r3, #0]
 8003742:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	681b      	ldr	r3, [r3, #0]
 800374a:	68db      	ldr	r3, [r3, #12]
 800374c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	681b      	ldr	r3, [r3, #0]
 8003754:	695b      	ldr	r3, [r3, #20]
 8003756:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 800375a:	2300      	movs	r3, #0
 800375c:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8003760:	2300      	movs	r3, #0
 8003762:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8003766:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800376a:	f003 030f 	and.w	r3, r3, #15
 800376e:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8003772:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8003776:	2b00      	cmp	r3, #0
 8003778:	d10f      	bne.n	800379a <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800377a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800377e:	f003 0320 	and.w	r3, r3, #32
 8003782:	2b00      	cmp	r3, #0
 8003784:	d009      	beq.n	800379a <HAL_UART_IRQHandler+0x66>
 8003786:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800378a:	f003 0320 	and.w	r3, r3, #32
 800378e:	2b00      	cmp	r3, #0
 8003790:	d003      	beq.n	800379a <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8003792:	6878      	ldr	r0, [r7, #4]
 8003794:	f000 fdae 	bl	80042f4 <UART_Receive_IT>
      return;
 8003798:	e273      	b.n	8003c82 <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800379a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800379e:	2b00      	cmp	r3, #0
 80037a0:	f000 80de 	beq.w	8003960 <HAL_UART_IRQHandler+0x22c>
 80037a4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80037a8:	f003 0301 	and.w	r3, r3, #1
 80037ac:	2b00      	cmp	r3, #0
 80037ae:	d106      	bne.n	80037be <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80037b0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80037b4:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 80037b8:	2b00      	cmp	r3, #0
 80037ba:	f000 80d1 	beq.w	8003960 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80037be:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80037c2:	f003 0301 	and.w	r3, r3, #1
 80037c6:	2b00      	cmp	r3, #0
 80037c8:	d00b      	beq.n	80037e2 <HAL_UART_IRQHandler+0xae>
 80037ca:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80037ce:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80037d2:	2b00      	cmp	r3, #0
 80037d4:	d005      	beq.n	80037e2 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80037da:	f043 0201 	orr.w	r2, r3, #1
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80037e2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80037e6:	f003 0304 	and.w	r3, r3, #4
 80037ea:	2b00      	cmp	r3, #0
 80037ec:	d00b      	beq.n	8003806 <HAL_UART_IRQHandler+0xd2>
 80037ee:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80037f2:	f003 0301 	and.w	r3, r3, #1
 80037f6:	2b00      	cmp	r3, #0
 80037f8:	d005      	beq.n	8003806 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80037fe:	f043 0202 	orr.w	r2, r3, #2
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8003806:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800380a:	f003 0302 	and.w	r3, r3, #2
 800380e:	2b00      	cmp	r3, #0
 8003810:	d00b      	beq.n	800382a <HAL_UART_IRQHandler+0xf6>
 8003812:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003816:	f003 0301 	and.w	r3, r3, #1
 800381a:	2b00      	cmp	r3, #0
 800381c:	d005      	beq.n	800382a <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003822:	f043 0204 	orr.w	r2, r3, #4
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800382a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800382e:	f003 0308 	and.w	r3, r3, #8
 8003832:	2b00      	cmp	r3, #0
 8003834:	d011      	beq.n	800385a <HAL_UART_IRQHandler+0x126>
 8003836:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800383a:	f003 0320 	and.w	r3, r3, #32
 800383e:	2b00      	cmp	r3, #0
 8003840:	d105      	bne.n	800384e <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8003842:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8003846:	f003 0301 	and.w	r3, r3, #1
 800384a:	2b00      	cmp	r3, #0
 800384c:	d005      	beq.n	800385a <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003852:	f043 0208 	orr.w	r2, r3, #8
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800385e:	2b00      	cmp	r3, #0
 8003860:	f000 820a 	beq.w	8003c78 <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8003864:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003868:	f003 0320 	and.w	r3, r3, #32
 800386c:	2b00      	cmp	r3, #0
 800386e:	d008      	beq.n	8003882 <HAL_UART_IRQHandler+0x14e>
 8003870:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003874:	f003 0320 	and.w	r3, r3, #32
 8003878:	2b00      	cmp	r3, #0
 800387a:	d002      	beq.n	8003882 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 800387c:	6878      	ldr	r0, [r7, #4]
 800387e:	f000 fd39 	bl	80042f4 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	681b      	ldr	r3, [r3, #0]
 8003886:	695b      	ldr	r3, [r3, #20]
 8003888:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800388c:	2b40      	cmp	r3, #64	@ 0x40
 800388e:	bf0c      	ite	eq
 8003890:	2301      	moveq	r3, #1
 8003892:	2300      	movne	r3, #0
 8003894:	b2db      	uxtb	r3, r3
 8003896:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800389e:	f003 0308 	and.w	r3, r3, #8
 80038a2:	2b00      	cmp	r3, #0
 80038a4:	d103      	bne.n	80038ae <HAL_UART_IRQHandler+0x17a>
 80038a6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80038aa:	2b00      	cmp	r3, #0
 80038ac:	d04f      	beq.n	800394e <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80038ae:	6878      	ldr	r0, [r7, #4]
 80038b0:	f000 fc44 	bl	800413c <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80038b4:	687b      	ldr	r3, [r7, #4]
 80038b6:	681b      	ldr	r3, [r3, #0]
 80038b8:	695b      	ldr	r3, [r3, #20]
 80038ba:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80038be:	2b40      	cmp	r3, #64	@ 0x40
 80038c0:	d141      	bne.n	8003946 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	681b      	ldr	r3, [r3, #0]
 80038c6:	3314      	adds	r3, #20
 80038c8:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80038cc:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80038d0:	e853 3f00 	ldrex	r3, [r3]
 80038d4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 80038d8:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80038dc:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80038e0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	681b      	ldr	r3, [r3, #0]
 80038e8:	3314      	adds	r3, #20
 80038ea:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 80038ee:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 80038f2:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80038f6:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 80038fa:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 80038fe:	e841 2300 	strex	r3, r2, [r1]
 8003902:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8003906:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800390a:	2b00      	cmp	r3, #0
 800390c:	d1d9      	bne.n	80038c2 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800390e:	687b      	ldr	r3, [r7, #4]
 8003910:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003912:	2b00      	cmp	r3, #0
 8003914:	d013      	beq.n	800393e <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800391a:	4a8a      	ldr	r2, [pc, #552]	@ (8003b44 <HAL_UART_IRQHandler+0x410>)
 800391c:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003922:	4618      	mov	r0, r3
 8003924:	f7fe f8e0 	bl	8001ae8 <HAL_DMA_Abort_IT>
 8003928:	4603      	mov	r3, r0
 800392a:	2b00      	cmp	r3, #0
 800392c:	d016      	beq.n	800395c <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003932:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003934:	687a      	ldr	r2, [r7, #4]
 8003936:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8003938:	4610      	mov	r0, r2
 800393a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800393c:	e00e      	b.n	800395c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800393e:	6878      	ldr	r0, [r7, #4]
 8003940:	f000 f9c0 	bl	8003cc4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8003944:	e00a      	b.n	800395c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8003946:	6878      	ldr	r0, [r7, #4]
 8003948:	f000 f9bc 	bl	8003cc4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800394c:	e006      	b.n	800395c <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800394e:	6878      	ldr	r0, [r7, #4]
 8003950:	f000 f9b8 	bl	8003cc4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	2200      	movs	r2, #0
 8003958:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 800395a:	e18d      	b.n	8003c78 <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800395c:	bf00      	nop
    return;
 800395e:	e18b      	b.n	8003c78 <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003964:	2b01      	cmp	r3, #1
 8003966:	f040 8167 	bne.w	8003c38 <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800396a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800396e:	f003 0310 	and.w	r3, r3, #16
 8003972:	2b00      	cmp	r3, #0
 8003974:	f000 8160 	beq.w	8003c38 <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 8003978:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800397c:	f003 0310 	and.w	r3, r3, #16
 8003980:	2b00      	cmp	r3, #0
 8003982:	f000 8159 	beq.w	8003c38 <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8003986:	2300      	movs	r3, #0
 8003988:	60bb      	str	r3, [r7, #8]
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	681b      	ldr	r3, [r3, #0]
 800398e:	681b      	ldr	r3, [r3, #0]
 8003990:	60bb      	str	r3, [r7, #8]
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	681b      	ldr	r3, [r3, #0]
 8003996:	685b      	ldr	r3, [r3, #4]
 8003998:	60bb      	str	r3, [r7, #8]
 800399a:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	681b      	ldr	r3, [r3, #0]
 80039a0:	695b      	ldr	r3, [r3, #20]
 80039a2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80039a6:	2b40      	cmp	r3, #64	@ 0x40
 80039a8:	f040 80ce 	bne.w	8003b48 <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80039b0:	681b      	ldr	r3, [r3, #0]
 80039b2:	685b      	ldr	r3, [r3, #4]
 80039b4:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 80039b8:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 80039bc:	2b00      	cmp	r3, #0
 80039be:	f000 80a9 	beq.w	8003b14 <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80039c6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80039ca:	429a      	cmp	r2, r3
 80039cc:	f080 80a2 	bcs.w	8003b14 <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80039d6:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80039dc:	69db      	ldr	r3, [r3, #28]
 80039de:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80039e2:	f000 8088 	beq.w	8003af6 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	681b      	ldr	r3, [r3, #0]
 80039ea:	330c      	adds	r3, #12
 80039ec:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80039f0:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80039f4:	e853 3f00 	ldrex	r3, [r3]
 80039f8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 80039fc:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8003a00:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003a04:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	681b      	ldr	r3, [r3, #0]
 8003a0c:	330c      	adds	r3, #12
 8003a0e:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8003a12:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8003a16:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003a1a:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8003a1e:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8003a22:	e841 2300 	strex	r3, r2, [r1]
 8003a26:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8003a2a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8003a2e:	2b00      	cmp	r3, #0
 8003a30:	d1d9      	bne.n	80039e6 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	681b      	ldr	r3, [r3, #0]
 8003a36:	3314      	adds	r3, #20
 8003a38:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003a3a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8003a3c:	e853 3f00 	ldrex	r3, [r3]
 8003a40:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8003a42:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8003a44:	f023 0301 	bic.w	r3, r3, #1
 8003a48:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	681b      	ldr	r3, [r3, #0]
 8003a50:	3314      	adds	r3, #20
 8003a52:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8003a56:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8003a5a:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003a5c:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8003a5e:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8003a62:	e841 2300 	strex	r3, r2, [r1]
 8003a66:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8003a68:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8003a6a:	2b00      	cmp	r3, #0
 8003a6c:	d1e1      	bne.n	8003a32 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	681b      	ldr	r3, [r3, #0]
 8003a72:	3314      	adds	r3, #20
 8003a74:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003a76:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003a78:	e853 3f00 	ldrex	r3, [r3]
 8003a7c:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8003a7e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003a80:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003a84:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8003a88:	687b      	ldr	r3, [r7, #4]
 8003a8a:	681b      	ldr	r3, [r3, #0]
 8003a8c:	3314      	adds	r3, #20
 8003a8e:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8003a92:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8003a94:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003a96:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8003a98:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8003a9a:	e841 2300 	strex	r3, r2, [r1]
 8003a9e:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8003aa0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8003aa2:	2b00      	cmp	r3, #0
 8003aa4:	d1e3      	bne.n	8003a6e <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	2220      	movs	r2, #32
 8003aaa:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	2200      	movs	r2, #0
 8003ab2:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	681b      	ldr	r3, [r3, #0]
 8003ab8:	330c      	adds	r3, #12
 8003aba:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003abc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003abe:	e853 3f00 	ldrex	r3, [r3]
 8003ac2:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8003ac4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003ac6:	f023 0310 	bic.w	r3, r3, #16
 8003aca:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	681b      	ldr	r3, [r3, #0]
 8003ad2:	330c      	adds	r3, #12
 8003ad4:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8003ad8:	65ba      	str	r2, [r7, #88]	@ 0x58
 8003ada:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003adc:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8003ade:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8003ae0:	e841 2300 	strex	r3, r2, [r1]
 8003ae4:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8003ae6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003ae8:	2b00      	cmp	r3, #0
 8003aea:	d1e3      	bne.n	8003ab4 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003af0:	4618      	mov	r0, r3
 8003af2:	f7fd ff89 	bl	8001a08 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	2202      	movs	r2, #2
 8003afa:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8003b04:	b29b      	uxth	r3, r3
 8003b06:	1ad3      	subs	r3, r2, r3
 8003b08:	b29b      	uxth	r3, r3
 8003b0a:	4619      	mov	r1, r3
 8003b0c:	6878      	ldr	r0, [r7, #4]
 8003b0e:	f000 f8e3 	bl	8003cd8 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8003b12:	e0b3      	b.n	8003c7c <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8003b18:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8003b1c:	429a      	cmp	r2, r3
 8003b1e:	f040 80ad 	bne.w	8003c7c <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003b26:	69db      	ldr	r3, [r3, #28]
 8003b28:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003b2c:	f040 80a6 	bne.w	8003c7c <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	2202      	movs	r2, #2
 8003b34:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8003b3a:	4619      	mov	r1, r3
 8003b3c:	6878      	ldr	r0, [r7, #4]
 8003b3e:	f000 f8cb 	bl	8003cd8 <HAL_UARTEx_RxEventCallback>
      return;
 8003b42:	e09b      	b.n	8003c7c <HAL_UART_IRQHandler+0x548>
 8003b44:	08004203 	.word	0x08004203
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8003b50:	b29b      	uxth	r3, r3
 8003b52:	1ad3      	subs	r3, r2, r3
 8003b54:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8003b5c:	b29b      	uxth	r3, r3
 8003b5e:	2b00      	cmp	r3, #0
 8003b60:	f000 808e 	beq.w	8003c80 <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 8003b64:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8003b68:	2b00      	cmp	r3, #0
 8003b6a:	f000 8089 	beq.w	8003c80 <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	681b      	ldr	r3, [r3, #0]
 8003b72:	330c      	adds	r3, #12
 8003b74:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003b76:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003b78:	e853 3f00 	ldrex	r3, [r3]
 8003b7c:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8003b7e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003b80:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003b84:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	681b      	ldr	r3, [r3, #0]
 8003b8c:	330c      	adds	r3, #12
 8003b8e:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8003b92:	647a      	str	r2, [r7, #68]	@ 0x44
 8003b94:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003b96:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8003b98:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8003b9a:	e841 2300 	strex	r3, r2, [r1]
 8003b9e:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8003ba0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003ba2:	2b00      	cmp	r3, #0
 8003ba4:	d1e3      	bne.n	8003b6e <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	681b      	ldr	r3, [r3, #0]
 8003baa:	3314      	adds	r3, #20
 8003bac:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003bae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003bb0:	e853 3f00 	ldrex	r3, [r3]
 8003bb4:	623b      	str	r3, [r7, #32]
   return(result);
 8003bb6:	6a3b      	ldr	r3, [r7, #32]
 8003bb8:	f023 0301 	bic.w	r3, r3, #1
 8003bbc:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	681b      	ldr	r3, [r3, #0]
 8003bc4:	3314      	adds	r3, #20
 8003bc6:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8003bca:	633a      	str	r2, [r7, #48]	@ 0x30
 8003bcc:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003bce:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8003bd0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003bd2:	e841 2300 	strex	r3, r2, [r1]
 8003bd6:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8003bd8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003bda:	2b00      	cmp	r3, #0
 8003bdc:	d1e3      	bne.n	8003ba6 <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	2220      	movs	r2, #32
 8003be2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	2200      	movs	r2, #0
 8003bea:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	681b      	ldr	r3, [r3, #0]
 8003bf0:	330c      	adds	r3, #12
 8003bf2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003bf4:	693b      	ldr	r3, [r7, #16]
 8003bf6:	e853 3f00 	ldrex	r3, [r3]
 8003bfa:	60fb      	str	r3, [r7, #12]
   return(result);
 8003bfc:	68fb      	ldr	r3, [r7, #12]
 8003bfe:	f023 0310 	bic.w	r3, r3, #16
 8003c02:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	681b      	ldr	r3, [r3, #0]
 8003c0a:	330c      	adds	r3, #12
 8003c0c:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8003c10:	61fa      	str	r2, [r7, #28]
 8003c12:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003c14:	69b9      	ldr	r1, [r7, #24]
 8003c16:	69fa      	ldr	r2, [r7, #28]
 8003c18:	e841 2300 	strex	r3, r2, [r1]
 8003c1c:	617b      	str	r3, [r7, #20]
   return(result);
 8003c1e:	697b      	ldr	r3, [r7, #20]
 8003c20:	2b00      	cmp	r3, #0
 8003c22:	d1e3      	bne.n	8003bec <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	2202      	movs	r2, #2
 8003c28:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8003c2a:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8003c2e:	4619      	mov	r1, r3
 8003c30:	6878      	ldr	r0, [r7, #4]
 8003c32:	f000 f851 	bl	8003cd8 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8003c36:	e023      	b.n	8003c80 <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8003c38:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003c3c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003c40:	2b00      	cmp	r3, #0
 8003c42:	d009      	beq.n	8003c58 <HAL_UART_IRQHandler+0x524>
 8003c44:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003c48:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003c4c:	2b00      	cmp	r3, #0
 8003c4e:	d003      	beq.n	8003c58 <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 8003c50:	6878      	ldr	r0, [r7, #4]
 8003c52:	f000 fae7 	bl	8004224 <UART_Transmit_IT>
    return;
 8003c56:	e014      	b.n	8003c82 <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8003c58:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8003c5c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003c60:	2b00      	cmp	r3, #0
 8003c62:	d00e      	beq.n	8003c82 <HAL_UART_IRQHandler+0x54e>
 8003c64:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8003c68:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003c6c:	2b00      	cmp	r3, #0
 8003c6e:	d008      	beq.n	8003c82 <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 8003c70:	6878      	ldr	r0, [r7, #4]
 8003c72:	f000 fb27 	bl	80042c4 <UART_EndTransmit_IT>
    return;
 8003c76:	e004      	b.n	8003c82 <HAL_UART_IRQHandler+0x54e>
    return;
 8003c78:	bf00      	nop
 8003c7a:	e002      	b.n	8003c82 <HAL_UART_IRQHandler+0x54e>
      return;
 8003c7c:	bf00      	nop
 8003c7e:	e000      	b.n	8003c82 <HAL_UART_IRQHandler+0x54e>
      return;
 8003c80:	bf00      	nop
  }
}
 8003c82:	37e8      	adds	r7, #232	@ 0xe8
 8003c84:	46bd      	mov	sp, r7
 8003c86:	bd80      	pop	{r7, pc}

08003c88 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8003c88:	b480      	push	{r7}
 8003c8a:	b083      	sub	sp, #12
 8003c8c:	af00      	add	r7, sp, #0
 8003c8e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8003c90:	bf00      	nop
 8003c92:	370c      	adds	r7, #12
 8003c94:	46bd      	mov	sp, r7
 8003c96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c9a:	4770      	bx	lr

08003c9c <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8003c9c:	b480      	push	{r7}
 8003c9e:	b083      	sub	sp, #12
 8003ca0:	af00      	add	r7, sp, #0
 8003ca2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8003ca4:	bf00      	nop
 8003ca6:	370c      	adds	r7, #12
 8003ca8:	46bd      	mov	sp, r7
 8003caa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cae:	4770      	bx	lr

08003cb0 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8003cb0:	b480      	push	{r7}
 8003cb2:	b083      	sub	sp, #12
 8003cb4:	af00      	add	r7, sp, #0
 8003cb6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 8003cb8:	bf00      	nop
 8003cba:	370c      	adds	r7, #12
 8003cbc:	46bd      	mov	sp, r7
 8003cbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cc2:	4770      	bx	lr

08003cc4 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8003cc4:	b480      	push	{r7}
 8003cc6:	b083      	sub	sp, #12
 8003cc8:	af00      	add	r7, sp, #0
 8003cca:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8003ccc:	bf00      	nop
 8003cce:	370c      	adds	r7, #12
 8003cd0:	46bd      	mov	sp, r7
 8003cd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cd6:	4770      	bx	lr

08003cd8 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8003cd8:	b480      	push	{r7}
 8003cda:	b083      	sub	sp, #12
 8003cdc:	af00      	add	r7, sp, #0
 8003cde:	6078      	str	r0, [r7, #4]
 8003ce0:	460b      	mov	r3, r1
 8003ce2:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8003ce4:	bf00      	nop
 8003ce6:	370c      	adds	r7, #12
 8003ce8:	46bd      	mov	sp, r7
 8003cea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cee:	4770      	bx	lr

08003cf0 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8003cf0:	b580      	push	{r7, lr}
 8003cf2:	b09c      	sub	sp, #112	@ 0x70
 8003cf4:	af00      	add	r7, sp, #0
 8003cf6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003cfc:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	681b      	ldr	r3, [r3, #0]
 8003d02:	681b      	ldr	r3, [r3, #0]
 8003d04:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003d08:	2b00      	cmp	r3, #0
 8003d0a:	d172      	bne.n	8003df2 <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 8003d0c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003d0e:	2200      	movs	r2, #0
 8003d10:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8003d12:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003d14:	681b      	ldr	r3, [r3, #0]
 8003d16:	330c      	adds	r3, #12
 8003d18:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003d1a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003d1c:	e853 3f00 	ldrex	r3, [r3]
 8003d20:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8003d22:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8003d24:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003d28:	66bb      	str	r3, [r7, #104]	@ 0x68
 8003d2a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003d2c:	681b      	ldr	r3, [r3, #0]
 8003d2e:	330c      	adds	r3, #12
 8003d30:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 8003d32:	65ba      	str	r2, [r7, #88]	@ 0x58
 8003d34:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003d36:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8003d38:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8003d3a:	e841 2300 	strex	r3, r2, [r1]
 8003d3e:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8003d40:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003d42:	2b00      	cmp	r3, #0
 8003d44:	d1e5      	bne.n	8003d12 <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003d46:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003d48:	681b      	ldr	r3, [r3, #0]
 8003d4a:	3314      	adds	r3, #20
 8003d4c:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003d4e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003d50:	e853 3f00 	ldrex	r3, [r3]
 8003d54:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8003d56:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003d58:	f023 0301 	bic.w	r3, r3, #1
 8003d5c:	667b      	str	r3, [r7, #100]	@ 0x64
 8003d5e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003d60:	681b      	ldr	r3, [r3, #0]
 8003d62:	3314      	adds	r3, #20
 8003d64:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8003d66:	647a      	str	r2, [r7, #68]	@ 0x44
 8003d68:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003d6a:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8003d6c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8003d6e:	e841 2300 	strex	r3, r2, [r1]
 8003d72:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8003d74:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003d76:	2b00      	cmp	r3, #0
 8003d78:	d1e5      	bne.n	8003d46 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8003d7a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003d7c:	681b      	ldr	r3, [r3, #0]
 8003d7e:	3314      	adds	r3, #20
 8003d80:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003d82:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d84:	e853 3f00 	ldrex	r3, [r3]
 8003d88:	623b      	str	r3, [r7, #32]
   return(result);
 8003d8a:	6a3b      	ldr	r3, [r7, #32]
 8003d8c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003d90:	663b      	str	r3, [r7, #96]	@ 0x60
 8003d92:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003d94:	681b      	ldr	r3, [r3, #0]
 8003d96:	3314      	adds	r3, #20
 8003d98:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8003d9a:	633a      	str	r2, [r7, #48]	@ 0x30
 8003d9c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003d9e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8003da0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003da2:	e841 2300 	strex	r3, r2, [r1]
 8003da6:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8003da8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003daa:	2b00      	cmp	r3, #0
 8003dac:	d1e5      	bne.n	8003d7a <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8003dae:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003db0:	2220      	movs	r2, #32
 8003db2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003db6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003db8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003dba:	2b01      	cmp	r3, #1
 8003dbc:	d119      	bne.n	8003df2 <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003dbe:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003dc0:	681b      	ldr	r3, [r3, #0]
 8003dc2:	330c      	adds	r3, #12
 8003dc4:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003dc6:	693b      	ldr	r3, [r7, #16]
 8003dc8:	e853 3f00 	ldrex	r3, [r3]
 8003dcc:	60fb      	str	r3, [r7, #12]
   return(result);
 8003dce:	68fb      	ldr	r3, [r7, #12]
 8003dd0:	f023 0310 	bic.w	r3, r3, #16
 8003dd4:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8003dd6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003dd8:	681b      	ldr	r3, [r3, #0]
 8003dda:	330c      	adds	r3, #12
 8003ddc:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8003dde:	61fa      	str	r2, [r7, #28]
 8003de0:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003de2:	69b9      	ldr	r1, [r7, #24]
 8003de4:	69fa      	ldr	r2, [r7, #28]
 8003de6:	e841 2300 	strex	r3, r2, [r1]
 8003dea:	617b      	str	r3, [r7, #20]
   return(result);
 8003dec:	697b      	ldr	r3, [r7, #20]
 8003dee:	2b00      	cmp	r3, #0
 8003df0:	d1e5      	bne.n	8003dbe <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
   In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003df2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003df4:	2200      	movs	r2, #0
 8003df6:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003df8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003dfa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003dfc:	2b01      	cmp	r3, #1
 8003dfe:	d106      	bne.n	8003e0e <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8003e00:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003e02:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8003e04:	4619      	mov	r1, r3
 8003e06:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8003e08:	f7ff ff66 	bl	8003cd8 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8003e0c:	e002      	b.n	8003e14 <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 8003e0e:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8003e10:	f7ff ff44 	bl	8003c9c <HAL_UART_RxCpltCallback>
}
 8003e14:	bf00      	nop
 8003e16:	3770      	adds	r7, #112	@ 0x70
 8003e18:	46bd      	mov	sp, r7
 8003e1a:	bd80      	pop	{r7, pc}

08003e1c <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8003e1c:	b580      	push	{r7, lr}
 8003e1e:	b084      	sub	sp, #16
 8003e20:	af00      	add	r7, sp, #0
 8003e22:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003e28:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 8003e2a:	68fb      	ldr	r3, [r7, #12]
 8003e2c:	2201      	movs	r2, #1
 8003e2e:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003e30:	68fb      	ldr	r3, [r7, #12]
 8003e32:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003e34:	2b01      	cmp	r3, #1
 8003e36:	d108      	bne.n	8003e4a <UART_DMARxHalfCplt+0x2e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8003e38:	68fb      	ldr	r3, [r7, #12]
 8003e3a:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8003e3c:	085b      	lsrs	r3, r3, #1
 8003e3e:	b29b      	uxth	r3, r3
 8003e40:	4619      	mov	r1, r3
 8003e42:	68f8      	ldr	r0, [r7, #12]
 8003e44:	f7ff ff48 	bl	8003cd8 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8003e48:	e002      	b.n	8003e50 <UART_DMARxHalfCplt+0x34>
    HAL_UART_RxHalfCpltCallback(huart);
 8003e4a:	68f8      	ldr	r0, [r7, #12]
 8003e4c:	f7ff ff30 	bl	8003cb0 <HAL_UART_RxHalfCpltCallback>
}
 8003e50:	bf00      	nop
 8003e52:	3710      	adds	r7, #16
 8003e54:	46bd      	mov	sp, r7
 8003e56:	bd80      	pop	{r7, pc}

08003e58 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8003e58:	b580      	push	{r7, lr}
 8003e5a:	b084      	sub	sp, #16
 8003e5c:	af00      	add	r7, sp, #0
 8003e5e:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 8003e60:	2300      	movs	r3, #0
 8003e62:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003e64:	687b      	ldr	r3, [r7, #4]
 8003e66:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003e68:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 8003e6a:	68bb      	ldr	r3, [r7, #8]
 8003e6c:	681b      	ldr	r3, [r3, #0]
 8003e6e:	695b      	ldr	r3, [r3, #20]
 8003e70:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003e74:	2b80      	cmp	r3, #128	@ 0x80
 8003e76:	bf0c      	ite	eq
 8003e78:	2301      	moveq	r3, #1
 8003e7a:	2300      	movne	r3, #0
 8003e7c:	b2db      	uxtb	r3, r3
 8003e7e:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 8003e80:	68bb      	ldr	r3, [r7, #8]
 8003e82:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003e86:	b2db      	uxtb	r3, r3
 8003e88:	2b21      	cmp	r3, #33	@ 0x21
 8003e8a:	d108      	bne.n	8003e9e <UART_DMAError+0x46>
 8003e8c:	68fb      	ldr	r3, [r7, #12]
 8003e8e:	2b00      	cmp	r3, #0
 8003e90:	d005      	beq.n	8003e9e <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 8003e92:	68bb      	ldr	r3, [r7, #8]
 8003e94:	2200      	movs	r2, #0
 8003e96:	84da      	strh	r2, [r3, #38]	@ 0x26
    UART_EndTxTransfer(huart);
 8003e98:	68b8      	ldr	r0, [r7, #8]
 8003e9a:	f000 f927 	bl	80040ec <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8003e9e:	68bb      	ldr	r3, [r7, #8]
 8003ea0:	681b      	ldr	r3, [r3, #0]
 8003ea2:	695b      	ldr	r3, [r3, #20]
 8003ea4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003ea8:	2b40      	cmp	r3, #64	@ 0x40
 8003eaa:	bf0c      	ite	eq
 8003eac:	2301      	moveq	r3, #1
 8003eae:	2300      	movne	r3, #0
 8003eb0:	b2db      	uxtb	r3, r3
 8003eb2:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 8003eb4:	68bb      	ldr	r3, [r7, #8]
 8003eb6:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8003eba:	b2db      	uxtb	r3, r3
 8003ebc:	2b22      	cmp	r3, #34	@ 0x22
 8003ebe:	d108      	bne.n	8003ed2 <UART_DMAError+0x7a>
 8003ec0:	68fb      	ldr	r3, [r7, #12]
 8003ec2:	2b00      	cmp	r3, #0
 8003ec4:	d005      	beq.n	8003ed2 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8003ec6:	68bb      	ldr	r3, [r7, #8]
 8003ec8:	2200      	movs	r2, #0
 8003eca:	85da      	strh	r2, [r3, #46]	@ 0x2e
    UART_EndRxTransfer(huart);
 8003ecc:	68b8      	ldr	r0, [r7, #8]
 8003ece:	f000 f935 	bl	800413c <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8003ed2:	68bb      	ldr	r3, [r7, #8]
 8003ed4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003ed6:	f043 0210 	orr.w	r2, r3, #16
 8003eda:	68bb      	ldr	r3, [r7, #8]
 8003edc:	645a      	str	r2, [r3, #68]	@ 0x44
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8003ede:	68b8      	ldr	r0, [r7, #8]
 8003ee0:	f7ff fef0 	bl	8003cc4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8003ee4:	bf00      	nop
 8003ee6:	3710      	adds	r7, #16
 8003ee8:	46bd      	mov	sp, r7
 8003eea:	bd80      	pop	{r7, pc}

08003eec <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8003eec:	b580      	push	{r7, lr}
 8003eee:	b086      	sub	sp, #24
 8003ef0:	af00      	add	r7, sp, #0
 8003ef2:	60f8      	str	r0, [r7, #12]
 8003ef4:	60b9      	str	r1, [r7, #8]
 8003ef6:	603b      	str	r3, [r7, #0]
 8003ef8:	4613      	mov	r3, r2
 8003efa:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003efc:	e03b      	b.n	8003f76 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003efe:	6a3b      	ldr	r3, [r7, #32]
 8003f00:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003f04:	d037      	beq.n	8003f76 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003f06:	f7fd fb5b 	bl	80015c0 <HAL_GetTick>
 8003f0a:	4602      	mov	r2, r0
 8003f0c:	683b      	ldr	r3, [r7, #0]
 8003f0e:	1ad3      	subs	r3, r2, r3
 8003f10:	6a3a      	ldr	r2, [r7, #32]
 8003f12:	429a      	cmp	r2, r3
 8003f14:	d302      	bcc.n	8003f1c <UART_WaitOnFlagUntilTimeout+0x30>
 8003f16:	6a3b      	ldr	r3, [r7, #32]
 8003f18:	2b00      	cmp	r3, #0
 8003f1a:	d101      	bne.n	8003f20 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8003f1c:	2303      	movs	r3, #3
 8003f1e:	e03a      	b.n	8003f96 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8003f20:	68fb      	ldr	r3, [r7, #12]
 8003f22:	681b      	ldr	r3, [r3, #0]
 8003f24:	68db      	ldr	r3, [r3, #12]
 8003f26:	f003 0304 	and.w	r3, r3, #4
 8003f2a:	2b00      	cmp	r3, #0
 8003f2c:	d023      	beq.n	8003f76 <UART_WaitOnFlagUntilTimeout+0x8a>
 8003f2e:	68bb      	ldr	r3, [r7, #8]
 8003f30:	2b80      	cmp	r3, #128	@ 0x80
 8003f32:	d020      	beq.n	8003f76 <UART_WaitOnFlagUntilTimeout+0x8a>
 8003f34:	68bb      	ldr	r3, [r7, #8]
 8003f36:	2b40      	cmp	r3, #64	@ 0x40
 8003f38:	d01d      	beq.n	8003f76 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8003f3a:	68fb      	ldr	r3, [r7, #12]
 8003f3c:	681b      	ldr	r3, [r3, #0]
 8003f3e:	681b      	ldr	r3, [r3, #0]
 8003f40:	f003 0308 	and.w	r3, r3, #8
 8003f44:	2b08      	cmp	r3, #8
 8003f46:	d116      	bne.n	8003f76 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8003f48:	2300      	movs	r3, #0
 8003f4a:	617b      	str	r3, [r7, #20]
 8003f4c:	68fb      	ldr	r3, [r7, #12]
 8003f4e:	681b      	ldr	r3, [r3, #0]
 8003f50:	681b      	ldr	r3, [r3, #0]
 8003f52:	617b      	str	r3, [r7, #20]
 8003f54:	68fb      	ldr	r3, [r7, #12]
 8003f56:	681b      	ldr	r3, [r3, #0]
 8003f58:	685b      	ldr	r3, [r3, #4]
 8003f5a:	617b      	str	r3, [r7, #20]
 8003f5c:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003f5e:	68f8      	ldr	r0, [r7, #12]
 8003f60:	f000 f8ec 	bl	800413c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8003f64:	68fb      	ldr	r3, [r7, #12]
 8003f66:	2208      	movs	r2, #8
 8003f68:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003f6a:	68fb      	ldr	r3, [r7, #12]
 8003f6c:	2200      	movs	r2, #0
 8003f6e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8003f72:	2301      	movs	r3, #1
 8003f74:	e00f      	b.n	8003f96 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003f76:	68fb      	ldr	r3, [r7, #12]
 8003f78:	681b      	ldr	r3, [r3, #0]
 8003f7a:	681a      	ldr	r2, [r3, #0]
 8003f7c:	68bb      	ldr	r3, [r7, #8]
 8003f7e:	4013      	ands	r3, r2
 8003f80:	68ba      	ldr	r2, [r7, #8]
 8003f82:	429a      	cmp	r2, r3
 8003f84:	bf0c      	ite	eq
 8003f86:	2301      	moveq	r3, #1
 8003f88:	2300      	movne	r3, #0
 8003f8a:	b2db      	uxtb	r3, r3
 8003f8c:	461a      	mov	r2, r3
 8003f8e:	79fb      	ldrb	r3, [r7, #7]
 8003f90:	429a      	cmp	r2, r3
 8003f92:	d0b4      	beq.n	8003efe <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003f94:	2300      	movs	r3, #0
}
 8003f96:	4618      	mov	r0, r3
 8003f98:	3718      	adds	r7, #24
 8003f9a:	46bd      	mov	sp, r7
 8003f9c:	bd80      	pop	{r7, pc}
	...

08003fa0 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8003fa0:	b580      	push	{r7, lr}
 8003fa2:	b098      	sub	sp, #96	@ 0x60
 8003fa4:	af00      	add	r7, sp, #0
 8003fa6:	60f8      	str	r0, [r7, #12]
 8003fa8:	60b9      	str	r1, [r7, #8]
 8003faa:	4613      	mov	r3, r2
 8003fac:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 8003fae:	68ba      	ldr	r2, [r7, #8]
 8003fb0:	68fb      	ldr	r3, [r7, #12]
 8003fb2:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8003fb4:	68fb      	ldr	r3, [r7, #12]
 8003fb6:	88fa      	ldrh	r2, [r7, #6]
 8003fb8:	859a      	strh	r2, [r3, #44]	@ 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003fba:	68fb      	ldr	r3, [r7, #12]
 8003fbc:	2200      	movs	r2, #0
 8003fbe:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8003fc0:	68fb      	ldr	r3, [r7, #12]
 8003fc2:	2222      	movs	r2, #34	@ 0x22
 8003fc4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8003fc8:	68fb      	ldr	r3, [r7, #12]
 8003fca:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003fcc:	4a44      	ldr	r2, [pc, #272]	@ (80040e0 <UART_Start_Receive_DMA+0x140>)
 8003fce:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8003fd0:	68fb      	ldr	r3, [r7, #12]
 8003fd2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003fd4:	4a43      	ldr	r2, [pc, #268]	@ (80040e4 <UART_Start_Receive_DMA+0x144>)
 8003fd6:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 8003fd8:	68fb      	ldr	r3, [r7, #12]
 8003fda:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003fdc:	4a42      	ldr	r2, [pc, #264]	@ (80040e8 <UART_Start_Receive_DMA+0x148>)
 8003fde:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 8003fe0:	68fb      	ldr	r3, [r7, #12]
 8003fe2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003fe4:	2200      	movs	r2, #0
 8003fe6:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 8003fe8:	f107 0308 	add.w	r3, r7, #8
 8003fec:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size) != HAL_OK)
 8003fee:	68fb      	ldr	r3, [r7, #12]
 8003ff0:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 8003ff2:	68fb      	ldr	r3, [r7, #12]
 8003ff4:	681b      	ldr	r3, [r3, #0]
 8003ff6:	3304      	adds	r3, #4
 8003ff8:	4619      	mov	r1, r3
 8003ffa:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8003ffc:	681a      	ldr	r2, [r3, #0]
 8003ffe:	88fb      	ldrh	r3, [r7, #6]
 8004000:	f7fd fcaa 	bl	8001958 <HAL_DMA_Start_IT>
 8004004:	4603      	mov	r3, r0
 8004006:	2b00      	cmp	r3, #0
 8004008:	d008      	beq.n	800401c <UART_Start_Receive_DMA+0x7c>
  {
    /* Set error code to DMA */
    huart->ErrorCode = HAL_UART_ERROR_DMA;
 800400a:	68fb      	ldr	r3, [r7, #12]
 800400c:	2210      	movs	r2, #16
 800400e:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Restore huart->RxState to ready */
    huart->RxState = HAL_UART_STATE_READY;
 8004010:	68fb      	ldr	r3, [r7, #12]
 8004012:	2220      	movs	r2, #32
 8004014:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    return HAL_ERROR;
 8004018:	2301      	movs	r3, #1
 800401a:	e05d      	b.n	80040d8 <UART_Start_Receive_DMA+0x138>
  }
  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 800401c:	2300      	movs	r3, #0
 800401e:	613b      	str	r3, [r7, #16]
 8004020:	68fb      	ldr	r3, [r7, #12]
 8004022:	681b      	ldr	r3, [r3, #0]
 8004024:	681b      	ldr	r3, [r3, #0]
 8004026:	613b      	str	r3, [r7, #16]
 8004028:	68fb      	ldr	r3, [r7, #12]
 800402a:	681b      	ldr	r3, [r3, #0]
 800402c:	685b      	ldr	r3, [r3, #4]
 800402e:	613b      	str	r3, [r7, #16]
 8004030:	693b      	ldr	r3, [r7, #16]

  if (huart->Init.Parity != UART_PARITY_NONE)
 8004032:	68fb      	ldr	r3, [r7, #12]
 8004034:	691b      	ldr	r3, [r3, #16]
 8004036:	2b00      	cmp	r3, #0
 8004038:	d019      	beq.n	800406e <UART_Start_Receive_DMA+0xce>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800403a:	68fb      	ldr	r3, [r7, #12]
 800403c:	681b      	ldr	r3, [r3, #0]
 800403e:	330c      	adds	r3, #12
 8004040:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004042:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004044:	e853 3f00 	ldrex	r3, [r3]
 8004048:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800404a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800404c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004050:	65bb      	str	r3, [r7, #88]	@ 0x58
 8004052:	68fb      	ldr	r3, [r7, #12]
 8004054:	681b      	ldr	r3, [r3, #0]
 8004056:	330c      	adds	r3, #12
 8004058:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800405a:	64fa      	str	r2, [r7, #76]	@ 0x4c
 800405c:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800405e:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 8004060:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8004062:	e841 2300 	strex	r3, r2, [r1]
 8004066:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 8004068:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800406a:	2b00      	cmp	r3, #0
 800406c:	d1e5      	bne.n	800403a <UART_Start_Receive_DMA+0x9a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800406e:	68fb      	ldr	r3, [r7, #12]
 8004070:	681b      	ldr	r3, [r3, #0]
 8004072:	3314      	adds	r3, #20
 8004074:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004076:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004078:	e853 3f00 	ldrex	r3, [r3]
 800407c:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800407e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004080:	f043 0301 	orr.w	r3, r3, #1
 8004084:	657b      	str	r3, [r7, #84]	@ 0x54
 8004086:	68fb      	ldr	r3, [r7, #12]
 8004088:	681b      	ldr	r3, [r3, #0]
 800408a:	3314      	adds	r3, #20
 800408c:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800408e:	63ba      	str	r2, [r7, #56]	@ 0x38
 8004090:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004092:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 8004094:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8004096:	e841 2300 	strex	r3, r2, [r1]
 800409a:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800409c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800409e:	2b00      	cmp	r3, #0
 80040a0:	d1e5      	bne.n	800406e <UART_Start_Receive_DMA+0xce>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80040a2:	68fb      	ldr	r3, [r7, #12]
 80040a4:	681b      	ldr	r3, [r3, #0]
 80040a6:	3314      	adds	r3, #20
 80040a8:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80040aa:	69bb      	ldr	r3, [r7, #24]
 80040ac:	e853 3f00 	ldrex	r3, [r3]
 80040b0:	617b      	str	r3, [r7, #20]
   return(result);
 80040b2:	697b      	ldr	r3, [r7, #20]
 80040b4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80040b8:	653b      	str	r3, [r7, #80]	@ 0x50
 80040ba:	68fb      	ldr	r3, [r7, #12]
 80040bc:	681b      	ldr	r3, [r3, #0]
 80040be:	3314      	adds	r3, #20
 80040c0:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 80040c2:	627a      	str	r2, [r7, #36]	@ 0x24
 80040c4:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80040c6:	6a39      	ldr	r1, [r7, #32]
 80040c8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80040ca:	e841 2300 	strex	r3, r2, [r1]
 80040ce:	61fb      	str	r3, [r7, #28]
   return(result);
 80040d0:	69fb      	ldr	r3, [r7, #28]
 80040d2:	2b00      	cmp	r3, #0
 80040d4:	d1e5      	bne.n	80040a2 <UART_Start_Receive_DMA+0x102>

  return HAL_OK;
 80040d6:	2300      	movs	r3, #0
}
 80040d8:	4618      	mov	r0, r3
 80040da:	3760      	adds	r7, #96	@ 0x60
 80040dc:	46bd      	mov	sp, r7
 80040de:	bd80      	pop	{r7, pc}
 80040e0:	08003cf1 	.word	0x08003cf1
 80040e4:	08003e1d 	.word	0x08003e1d
 80040e8:	08003e59 	.word	0x08003e59

080040ec <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 80040ec:	b480      	push	{r7}
 80040ee:	b089      	sub	sp, #36	@ 0x24
 80040f0:	af00      	add	r7, sp, #0
 80040f2:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	681b      	ldr	r3, [r3, #0]
 80040f8:	330c      	adds	r3, #12
 80040fa:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80040fc:	68fb      	ldr	r3, [r7, #12]
 80040fe:	e853 3f00 	ldrex	r3, [r3]
 8004102:	60bb      	str	r3, [r7, #8]
   return(result);
 8004104:	68bb      	ldr	r3, [r7, #8]
 8004106:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 800410a:	61fb      	str	r3, [r7, #28]
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	681b      	ldr	r3, [r3, #0]
 8004110:	330c      	adds	r3, #12
 8004112:	69fa      	ldr	r2, [r7, #28]
 8004114:	61ba      	str	r2, [r7, #24]
 8004116:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004118:	6979      	ldr	r1, [r7, #20]
 800411a:	69ba      	ldr	r2, [r7, #24]
 800411c:	e841 2300 	strex	r3, r2, [r1]
 8004120:	613b      	str	r3, [r7, #16]
   return(result);
 8004122:	693b      	ldr	r3, [r7, #16]
 8004124:	2b00      	cmp	r3, #0
 8004126:	d1e5      	bne.n	80040f4 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	2220      	movs	r2, #32
 800412c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
}
 8004130:	bf00      	nop
 8004132:	3724      	adds	r7, #36	@ 0x24
 8004134:	46bd      	mov	sp, r7
 8004136:	f85d 7b04 	ldr.w	r7, [sp], #4
 800413a:	4770      	bx	lr

0800413c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800413c:	b480      	push	{r7}
 800413e:	b095      	sub	sp, #84	@ 0x54
 8004140:	af00      	add	r7, sp, #0
 8004142:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	681b      	ldr	r3, [r3, #0]
 8004148:	330c      	adds	r3, #12
 800414a:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800414c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800414e:	e853 3f00 	ldrex	r3, [r3]
 8004152:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8004154:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004156:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800415a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	681b      	ldr	r3, [r3, #0]
 8004160:	330c      	adds	r3, #12
 8004162:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8004164:	643a      	str	r2, [r7, #64]	@ 0x40
 8004166:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004168:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800416a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800416c:	e841 2300 	strex	r3, r2, [r1]
 8004170:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8004172:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004174:	2b00      	cmp	r3, #0
 8004176:	d1e5      	bne.n	8004144 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	681b      	ldr	r3, [r3, #0]
 800417c:	3314      	adds	r3, #20
 800417e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004180:	6a3b      	ldr	r3, [r7, #32]
 8004182:	e853 3f00 	ldrex	r3, [r3]
 8004186:	61fb      	str	r3, [r7, #28]
   return(result);
 8004188:	69fb      	ldr	r3, [r7, #28]
 800418a:	f023 0301 	bic.w	r3, r3, #1
 800418e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	681b      	ldr	r3, [r3, #0]
 8004194:	3314      	adds	r3, #20
 8004196:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004198:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800419a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800419c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800419e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80041a0:	e841 2300 	strex	r3, r2, [r1]
 80041a4:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80041a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80041a8:	2b00      	cmp	r3, #0
 80041aa:	d1e5      	bne.n	8004178 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80041ac:	687b      	ldr	r3, [r7, #4]
 80041ae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80041b0:	2b01      	cmp	r3, #1
 80041b2:	d119      	bne.n	80041e8 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	681b      	ldr	r3, [r3, #0]
 80041b8:	330c      	adds	r3, #12
 80041ba:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80041bc:	68fb      	ldr	r3, [r7, #12]
 80041be:	e853 3f00 	ldrex	r3, [r3]
 80041c2:	60bb      	str	r3, [r7, #8]
   return(result);
 80041c4:	68bb      	ldr	r3, [r7, #8]
 80041c6:	f023 0310 	bic.w	r3, r3, #16
 80041ca:	647b      	str	r3, [r7, #68]	@ 0x44
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	681b      	ldr	r3, [r3, #0]
 80041d0:	330c      	adds	r3, #12
 80041d2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80041d4:	61ba      	str	r2, [r7, #24]
 80041d6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80041d8:	6979      	ldr	r1, [r7, #20]
 80041da:	69ba      	ldr	r2, [r7, #24]
 80041dc:	e841 2300 	strex	r3, r2, [r1]
 80041e0:	613b      	str	r3, [r7, #16]
   return(result);
 80041e2:	693b      	ldr	r3, [r7, #16]
 80041e4:	2b00      	cmp	r3, #0
 80041e6:	d1e5      	bne.n	80041b4 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	2220      	movs	r2, #32
 80041ec:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	2200      	movs	r2, #0
 80041f4:	631a      	str	r2, [r3, #48]	@ 0x30
}
 80041f6:	bf00      	nop
 80041f8:	3754      	adds	r7, #84	@ 0x54
 80041fa:	46bd      	mov	sp, r7
 80041fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004200:	4770      	bx	lr

08004202 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8004202:	b580      	push	{r7, lr}
 8004204:	b084      	sub	sp, #16
 8004206:	af00      	add	r7, sp, #0
 8004208:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800420e:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8004210:	68fb      	ldr	r3, [r7, #12]
 8004212:	2200      	movs	r2, #0
 8004214:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8004216:	68f8      	ldr	r0, [r7, #12]
 8004218:	f7ff fd54 	bl	8003cc4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800421c:	bf00      	nop
 800421e:	3710      	adds	r7, #16
 8004220:	46bd      	mov	sp, r7
 8004222:	bd80      	pop	{r7, pc}

08004224 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8004224:	b480      	push	{r7}
 8004226:	b085      	sub	sp, #20
 8004228:	af00      	add	r7, sp, #0
 800422a:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004232:	b2db      	uxtb	r3, r3
 8004234:	2b21      	cmp	r3, #33	@ 0x21
 8004236:	d13e      	bne.n	80042b6 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	689b      	ldr	r3, [r3, #8]
 800423c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004240:	d114      	bne.n	800426c <UART_Transmit_IT+0x48>
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	691b      	ldr	r3, [r3, #16]
 8004246:	2b00      	cmp	r3, #0
 8004248:	d110      	bne.n	800426c <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 800424a:	687b      	ldr	r3, [r7, #4]
 800424c:	6a1b      	ldr	r3, [r3, #32]
 800424e:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8004250:	68fb      	ldr	r3, [r7, #12]
 8004252:	881b      	ldrh	r3, [r3, #0]
 8004254:	461a      	mov	r2, r3
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	681b      	ldr	r3, [r3, #0]
 800425a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800425e:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8004260:	687b      	ldr	r3, [r7, #4]
 8004262:	6a1b      	ldr	r3, [r3, #32]
 8004264:	1c9a      	adds	r2, r3, #2
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	621a      	str	r2, [r3, #32]
 800426a:	e008      	b.n	800427e <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	6a1b      	ldr	r3, [r3, #32]
 8004270:	1c59      	adds	r1, r3, #1
 8004272:	687a      	ldr	r2, [r7, #4]
 8004274:	6211      	str	r1, [r2, #32]
 8004276:	781a      	ldrb	r2, [r3, #0]
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	681b      	ldr	r3, [r3, #0]
 800427c:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8004282:	b29b      	uxth	r3, r3
 8004284:	3b01      	subs	r3, #1
 8004286:	b29b      	uxth	r3, r3
 8004288:	687a      	ldr	r2, [r7, #4]
 800428a:	4619      	mov	r1, r3
 800428c:	84d1      	strh	r1, [r2, #38]	@ 0x26
 800428e:	2b00      	cmp	r3, #0
 8004290:	d10f      	bne.n	80042b2 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	681b      	ldr	r3, [r3, #0]
 8004296:	68da      	ldr	r2, [r3, #12]
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	681b      	ldr	r3, [r3, #0]
 800429c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80042a0:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	681b      	ldr	r3, [r3, #0]
 80042a6:	68da      	ldr	r2, [r3, #12]
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	681b      	ldr	r3, [r3, #0]
 80042ac:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80042b0:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80042b2:	2300      	movs	r3, #0
 80042b4:	e000      	b.n	80042b8 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80042b6:	2302      	movs	r3, #2
  }
}
 80042b8:	4618      	mov	r0, r3
 80042ba:	3714      	adds	r7, #20
 80042bc:	46bd      	mov	sp, r7
 80042be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042c2:	4770      	bx	lr

080042c4 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80042c4:	b580      	push	{r7, lr}
 80042c6:	b082      	sub	sp, #8
 80042c8:	af00      	add	r7, sp, #0
 80042ca:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 80042cc:	687b      	ldr	r3, [r7, #4]
 80042ce:	681b      	ldr	r3, [r3, #0]
 80042d0:	68da      	ldr	r2, [r3, #12]
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	681b      	ldr	r3, [r3, #0]
 80042d6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80042da:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	2220      	movs	r2, #32
 80042e0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80042e4:	6878      	ldr	r0, [r7, #4]
 80042e6:	f7ff fccf 	bl	8003c88 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 80042ea:	2300      	movs	r3, #0
}
 80042ec:	4618      	mov	r0, r3
 80042ee:	3708      	adds	r7, #8
 80042f0:	46bd      	mov	sp, r7
 80042f2:	bd80      	pop	{r7, pc}

080042f4 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 80042f4:	b580      	push	{r7, lr}
 80042f6:	b08c      	sub	sp, #48	@ 0x30
 80042f8:	af00      	add	r7, sp, #0
 80042fa:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 80042fc:	2300      	movs	r3, #0
 80042fe:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 8004300:	2300      	movs	r3, #0
 8004302:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8004304:	687b      	ldr	r3, [r7, #4]
 8004306:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800430a:	b2db      	uxtb	r3, r3
 800430c:	2b22      	cmp	r3, #34	@ 0x22
 800430e:	f040 80aa 	bne.w	8004466 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	689b      	ldr	r3, [r3, #8]
 8004316:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800431a:	d115      	bne.n	8004348 <UART_Receive_IT+0x54>
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	691b      	ldr	r3, [r3, #16]
 8004320:	2b00      	cmp	r3, #0
 8004322:	d111      	bne.n	8004348 <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004328:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	681b      	ldr	r3, [r3, #0]
 800432e:	685b      	ldr	r3, [r3, #4]
 8004330:	b29b      	uxth	r3, r3
 8004332:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004336:	b29a      	uxth	r2, r3
 8004338:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800433a:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800433c:	687b      	ldr	r3, [r7, #4]
 800433e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004340:	1c9a      	adds	r2, r3, #2
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	629a      	str	r2, [r3, #40]	@ 0x28
 8004346:	e024      	b.n	8004392 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800434c:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	689b      	ldr	r3, [r3, #8]
 8004352:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004356:	d007      	beq.n	8004368 <UART_Receive_IT+0x74>
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	689b      	ldr	r3, [r3, #8]
 800435c:	2b00      	cmp	r3, #0
 800435e:	d10a      	bne.n	8004376 <UART_Receive_IT+0x82>
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	691b      	ldr	r3, [r3, #16]
 8004364:	2b00      	cmp	r3, #0
 8004366:	d106      	bne.n	8004376 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8004368:	687b      	ldr	r3, [r7, #4]
 800436a:	681b      	ldr	r3, [r3, #0]
 800436c:	685b      	ldr	r3, [r3, #4]
 800436e:	b2da      	uxtb	r2, r3
 8004370:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004372:	701a      	strb	r2, [r3, #0]
 8004374:	e008      	b.n	8004388 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	681b      	ldr	r3, [r3, #0]
 800437a:	685b      	ldr	r3, [r3, #4]
 800437c:	b2db      	uxtb	r3, r3
 800437e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004382:	b2da      	uxtb	r2, r3
 8004384:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004386:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800438c:	1c5a      	adds	r2, r3, #1
 800438e:	687b      	ldr	r3, [r7, #4]
 8004390:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8004396:	b29b      	uxth	r3, r3
 8004398:	3b01      	subs	r3, #1
 800439a:	b29b      	uxth	r3, r3
 800439c:	687a      	ldr	r2, [r7, #4]
 800439e:	4619      	mov	r1, r3
 80043a0:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 80043a2:	2b00      	cmp	r3, #0
 80043a4:	d15d      	bne.n	8004462 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80043a6:	687b      	ldr	r3, [r7, #4]
 80043a8:	681b      	ldr	r3, [r3, #0]
 80043aa:	68da      	ldr	r2, [r3, #12]
 80043ac:	687b      	ldr	r3, [r7, #4]
 80043ae:	681b      	ldr	r3, [r3, #0]
 80043b0:	f022 0220 	bic.w	r2, r2, #32
 80043b4:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	681b      	ldr	r3, [r3, #0]
 80043ba:	68da      	ldr	r2, [r3, #12]
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	681b      	ldr	r3, [r3, #0]
 80043c0:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80043c4:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80043c6:	687b      	ldr	r3, [r7, #4]
 80043c8:	681b      	ldr	r3, [r3, #0]
 80043ca:	695a      	ldr	r2, [r3, #20]
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	681b      	ldr	r3, [r3, #0]
 80043d0:	f022 0201 	bic.w	r2, r2, #1
 80043d4:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	2220      	movs	r2, #32
 80043da:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	2200      	movs	r2, #0
 80043e2:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80043e8:	2b01      	cmp	r3, #1
 80043ea:	d135      	bne.n	8004458 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80043ec:	687b      	ldr	r3, [r7, #4]
 80043ee:	2200      	movs	r2, #0
 80043f0:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	681b      	ldr	r3, [r3, #0]
 80043f6:	330c      	adds	r3, #12
 80043f8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80043fa:	697b      	ldr	r3, [r7, #20]
 80043fc:	e853 3f00 	ldrex	r3, [r3]
 8004400:	613b      	str	r3, [r7, #16]
   return(result);
 8004402:	693b      	ldr	r3, [r7, #16]
 8004404:	f023 0310 	bic.w	r3, r3, #16
 8004408:	627b      	str	r3, [r7, #36]	@ 0x24
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	681b      	ldr	r3, [r3, #0]
 800440e:	330c      	adds	r3, #12
 8004410:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004412:	623a      	str	r2, [r7, #32]
 8004414:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004416:	69f9      	ldr	r1, [r7, #28]
 8004418:	6a3a      	ldr	r2, [r7, #32]
 800441a:	e841 2300 	strex	r3, r2, [r1]
 800441e:	61bb      	str	r3, [r7, #24]
   return(result);
 8004420:	69bb      	ldr	r3, [r7, #24]
 8004422:	2b00      	cmp	r3, #0
 8004424:	d1e5      	bne.n	80043f2 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	681b      	ldr	r3, [r3, #0]
 800442a:	681b      	ldr	r3, [r3, #0]
 800442c:	f003 0310 	and.w	r3, r3, #16
 8004430:	2b10      	cmp	r3, #16
 8004432:	d10a      	bne.n	800444a <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8004434:	2300      	movs	r3, #0
 8004436:	60fb      	str	r3, [r7, #12]
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	681b      	ldr	r3, [r3, #0]
 800443c:	681b      	ldr	r3, [r3, #0]
 800443e:	60fb      	str	r3, [r7, #12]
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	681b      	ldr	r3, [r3, #0]
 8004444:	685b      	ldr	r3, [r3, #4]
 8004446:	60fb      	str	r3, [r7, #12]
 8004448:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800444e:	4619      	mov	r1, r3
 8004450:	6878      	ldr	r0, [r7, #4]
 8004452:	f7ff fc41 	bl	8003cd8 <HAL_UARTEx_RxEventCallback>
 8004456:	e002      	b.n	800445e <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8004458:	6878      	ldr	r0, [r7, #4]
 800445a:	f7ff fc1f 	bl	8003c9c <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800445e:	2300      	movs	r3, #0
 8004460:	e002      	b.n	8004468 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8004462:	2300      	movs	r3, #0
 8004464:	e000      	b.n	8004468 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 8004466:	2302      	movs	r3, #2
  }
}
 8004468:	4618      	mov	r0, r3
 800446a:	3730      	adds	r7, #48	@ 0x30
 800446c:	46bd      	mov	sp, r7
 800446e:	bd80      	pop	{r7, pc}

08004470 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004470:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004474:	b0c0      	sub	sp, #256	@ 0x100
 8004476:	af00      	add	r7, sp, #0
 8004478:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800447c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004480:	681b      	ldr	r3, [r3, #0]
 8004482:	691b      	ldr	r3, [r3, #16]
 8004484:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8004488:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800448c:	68d9      	ldr	r1, [r3, #12]
 800448e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004492:	681a      	ldr	r2, [r3, #0]
 8004494:	ea40 0301 	orr.w	r3, r0, r1
 8004498:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800449a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800449e:	689a      	ldr	r2, [r3, #8]
 80044a0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80044a4:	691b      	ldr	r3, [r3, #16]
 80044a6:	431a      	orrs	r2, r3
 80044a8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80044ac:	695b      	ldr	r3, [r3, #20]
 80044ae:	431a      	orrs	r2, r3
 80044b0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80044b4:	69db      	ldr	r3, [r3, #28]
 80044b6:	4313      	orrs	r3, r2
 80044b8:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80044bc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80044c0:	681b      	ldr	r3, [r3, #0]
 80044c2:	68db      	ldr	r3, [r3, #12]
 80044c4:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 80044c8:	f021 010c 	bic.w	r1, r1, #12
 80044cc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80044d0:	681a      	ldr	r2, [r3, #0]
 80044d2:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 80044d6:	430b      	orrs	r3, r1
 80044d8:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80044da:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80044de:	681b      	ldr	r3, [r3, #0]
 80044e0:	695b      	ldr	r3, [r3, #20]
 80044e2:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 80044e6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80044ea:	6999      	ldr	r1, [r3, #24]
 80044ec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80044f0:	681a      	ldr	r2, [r3, #0]
 80044f2:	ea40 0301 	orr.w	r3, r0, r1
 80044f6:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80044f8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80044fc:	681a      	ldr	r2, [r3, #0]
 80044fe:	4b8f      	ldr	r3, [pc, #572]	@ (800473c <UART_SetConfig+0x2cc>)
 8004500:	429a      	cmp	r2, r3
 8004502:	d005      	beq.n	8004510 <UART_SetConfig+0xa0>
 8004504:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004508:	681a      	ldr	r2, [r3, #0]
 800450a:	4b8d      	ldr	r3, [pc, #564]	@ (8004740 <UART_SetConfig+0x2d0>)
 800450c:	429a      	cmp	r2, r3
 800450e:	d104      	bne.n	800451a <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8004510:	f7fe fbc8 	bl	8002ca4 <HAL_RCC_GetPCLK2Freq>
 8004514:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8004518:	e003      	b.n	8004522 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800451a:	f7fe fbaf 	bl	8002c7c <HAL_RCC_GetPCLK1Freq>
 800451e:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004522:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004526:	69db      	ldr	r3, [r3, #28]
 8004528:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800452c:	f040 810c 	bne.w	8004748 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8004530:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004534:	2200      	movs	r2, #0
 8004536:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800453a:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 800453e:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8004542:	4622      	mov	r2, r4
 8004544:	462b      	mov	r3, r5
 8004546:	1891      	adds	r1, r2, r2
 8004548:	65b9      	str	r1, [r7, #88]	@ 0x58
 800454a:	415b      	adcs	r3, r3
 800454c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800454e:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8004552:	4621      	mov	r1, r4
 8004554:	eb12 0801 	adds.w	r8, r2, r1
 8004558:	4629      	mov	r1, r5
 800455a:	eb43 0901 	adc.w	r9, r3, r1
 800455e:	f04f 0200 	mov.w	r2, #0
 8004562:	f04f 0300 	mov.w	r3, #0
 8004566:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800456a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800456e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004572:	4690      	mov	r8, r2
 8004574:	4699      	mov	r9, r3
 8004576:	4623      	mov	r3, r4
 8004578:	eb18 0303 	adds.w	r3, r8, r3
 800457c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8004580:	462b      	mov	r3, r5
 8004582:	eb49 0303 	adc.w	r3, r9, r3
 8004586:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800458a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800458e:	685b      	ldr	r3, [r3, #4]
 8004590:	2200      	movs	r2, #0
 8004592:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8004596:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 800459a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800459e:	460b      	mov	r3, r1
 80045a0:	18db      	adds	r3, r3, r3
 80045a2:	653b      	str	r3, [r7, #80]	@ 0x50
 80045a4:	4613      	mov	r3, r2
 80045a6:	eb42 0303 	adc.w	r3, r2, r3
 80045aa:	657b      	str	r3, [r7, #84]	@ 0x54
 80045ac:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 80045b0:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 80045b4:	f7fb fe7c 	bl	80002b0 <__aeabi_uldivmod>
 80045b8:	4602      	mov	r2, r0
 80045ba:	460b      	mov	r3, r1
 80045bc:	4b61      	ldr	r3, [pc, #388]	@ (8004744 <UART_SetConfig+0x2d4>)
 80045be:	fba3 2302 	umull	r2, r3, r3, r2
 80045c2:	095b      	lsrs	r3, r3, #5
 80045c4:	011c      	lsls	r4, r3, #4
 80045c6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80045ca:	2200      	movs	r2, #0
 80045cc:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80045d0:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 80045d4:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 80045d8:	4642      	mov	r2, r8
 80045da:	464b      	mov	r3, r9
 80045dc:	1891      	adds	r1, r2, r2
 80045de:	64b9      	str	r1, [r7, #72]	@ 0x48
 80045e0:	415b      	adcs	r3, r3
 80045e2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80045e4:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80045e8:	4641      	mov	r1, r8
 80045ea:	eb12 0a01 	adds.w	sl, r2, r1
 80045ee:	4649      	mov	r1, r9
 80045f0:	eb43 0b01 	adc.w	fp, r3, r1
 80045f4:	f04f 0200 	mov.w	r2, #0
 80045f8:	f04f 0300 	mov.w	r3, #0
 80045fc:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8004600:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8004604:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8004608:	4692      	mov	sl, r2
 800460a:	469b      	mov	fp, r3
 800460c:	4643      	mov	r3, r8
 800460e:	eb1a 0303 	adds.w	r3, sl, r3
 8004612:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8004616:	464b      	mov	r3, r9
 8004618:	eb4b 0303 	adc.w	r3, fp, r3
 800461c:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8004620:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004624:	685b      	ldr	r3, [r3, #4]
 8004626:	2200      	movs	r2, #0
 8004628:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800462c:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8004630:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8004634:	460b      	mov	r3, r1
 8004636:	18db      	adds	r3, r3, r3
 8004638:	643b      	str	r3, [r7, #64]	@ 0x40
 800463a:	4613      	mov	r3, r2
 800463c:	eb42 0303 	adc.w	r3, r2, r3
 8004640:	647b      	str	r3, [r7, #68]	@ 0x44
 8004642:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8004646:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 800464a:	f7fb fe31 	bl	80002b0 <__aeabi_uldivmod>
 800464e:	4602      	mov	r2, r0
 8004650:	460b      	mov	r3, r1
 8004652:	4611      	mov	r1, r2
 8004654:	4b3b      	ldr	r3, [pc, #236]	@ (8004744 <UART_SetConfig+0x2d4>)
 8004656:	fba3 2301 	umull	r2, r3, r3, r1
 800465a:	095b      	lsrs	r3, r3, #5
 800465c:	2264      	movs	r2, #100	@ 0x64
 800465e:	fb02 f303 	mul.w	r3, r2, r3
 8004662:	1acb      	subs	r3, r1, r3
 8004664:	00db      	lsls	r3, r3, #3
 8004666:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 800466a:	4b36      	ldr	r3, [pc, #216]	@ (8004744 <UART_SetConfig+0x2d4>)
 800466c:	fba3 2302 	umull	r2, r3, r3, r2
 8004670:	095b      	lsrs	r3, r3, #5
 8004672:	005b      	lsls	r3, r3, #1
 8004674:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8004678:	441c      	add	r4, r3
 800467a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800467e:	2200      	movs	r2, #0
 8004680:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8004684:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8004688:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 800468c:	4642      	mov	r2, r8
 800468e:	464b      	mov	r3, r9
 8004690:	1891      	adds	r1, r2, r2
 8004692:	63b9      	str	r1, [r7, #56]	@ 0x38
 8004694:	415b      	adcs	r3, r3
 8004696:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004698:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 800469c:	4641      	mov	r1, r8
 800469e:	1851      	adds	r1, r2, r1
 80046a0:	6339      	str	r1, [r7, #48]	@ 0x30
 80046a2:	4649      	mov	r1, r9
 80046a4:	414b      	adcs	r3, r1
 80046a6:	637b      	str	r3, [r7, #52]	@ 0x34
 80046a8:	f04f 0200 	mov.w	r2, #0
 80046ac:	f04f 0300 	mov.w	r3, #0
 80046b0:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 80046b4:	4659      	mov	r1, fp
 80046b6:	00cb      	lsls	r3, r1, #3
 80046b8:	4651      	mov	r1, sl
 80046ba:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80046be:	4651      	mov	r1, sl
 80046c0:	00ca      	lsls	r2, r1, #3
 80046c2:	4610      	mov	r0, r2
 80046c4:	4619      	mov	r1, r3
 80046c6:	4603      	mov	r3, r0
 80046c8:	4642      	mov	r2, r8
 80046ca:	189b      	adds	r3, r3, r2
 80046cc:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80046d0:	464b      	mov	r3, r9
 80046d2:	460a      	mov	r2, r1
 80046d4:	eb42 0303 	adc.w	r3, r2, r3
 80046d8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80046dc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80046e0:	685b      	ldr	r3, [r3, #4]
 80046e2:	2200      	movs	r2, #0
 80046e4:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80046e8:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 80046ec:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80046f0:	460b      	mov	r3, r1
 80046f2:	18db      	adds	r3, r3, r3
 80046f4:	62bb      	str	r3, [r7, #40]	@ 0x28
 80046f6:	4613      	mov	r3, r2
 80046f8:	eb42 0303 	adc.w	r3, r2, r3
 80046fc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80046fe:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8004702:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8004706:	f7fb fdd3 	bl	80002b0 <__aeabi_uldivmod>
 800470a:	4602      	mov	r2, r0
 800470c:	460b      	mov	r3, r1
 800470e:	4b0d      	ldr	r3, [pc, #52]	@ (8004744 <UART_SetConfig+0x2d4>)
 8004710:	fba3 1302 	umull	r1, r3, r3, r2
 8004714:	095b      	lsrs	r3, r3, #5
 8004716:	2164      	movs	r1, #100	@ 0x64
 8004718:	fb01 f303 	mul.w	r3, r1, r3
 800471c:	1ad3      	subs	r3, r2, r3
 800471e:	00db      	lsls	r3, r3, #3
 8004720:	3332      	adds	r3, #50	@ 0x32
 8004722:	4a08      	ldr	r2, [pc, #32]	@ (8004744 <UART_SetConfig+0x2d4>)
 8004724:	fba2 2303 	umull	r2, r3, r2, r3
 8004728:	095b      	lsrs	r3, r3, #5
 800472a:	f003 0207 	and.w	r2, r3, #7
 800472e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004732:	681b      	ldr	r3, [r3, #0]
 8004734:	4422      	add	r2, r4
 8004736:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8004738:	e106      	b.n	8004948 <UART_SetConfig+0x4d8>
 800473a:	bf00      	nop
 800473c:	40011000 	.word	0x40011000
 8004740:	40011400 	.word	0x40011400
 8004744:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004748:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800474c:	2200      	movs	r2, #0
 800474e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8004752:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8004756:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 800475a:	4642      	mov	r2, r8
 800475c:	464b      	mov	r3, r9
 800475e:	1891      	adds	r1, r2, r2
 8004760:	6239      	str	r1, [r7, #32]
 8004762:	415b      	adcs	r3, r3
 8004764:	627b      	str	r3, [r7, #36]	@ 0x24
 8004766:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800476a:	4641      	mov	r1, r8
 800476c:	1854      	adds	r4, r2, r1
 800476e:	4649      	mov	r1, r9
 8004770:	eb43 0501 	adc.w	r5, r3, r1
 8004774:	f04f 0200 	mov.w	r2, #0
 8004778:	f04f 0300 	mov.w	r3, #0
 800477c:	00eb      	lsls	r3, r5, #3
 800477e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004782:	00e2      	lsls	r2, r4, #3
 8004784:	4614      	mov	r4, r2
 8004786:	461d      	mov	r5, r3
 8004788:	4643      	mov	r3, r8
 800478a:	18e3      	adds	r3, r4, r3
 800478c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8004790:	464b      	mov	r3, r9
 8004792:	eb45 0303 	adc.w	r3, r5, r3
 8004796:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800479a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800479e:	685b      	ldr	r3, [r3, #4]
 80047a0:	2200      	movs	r2, #0
 80047a2:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80047a6:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80047aa:	f04f 0200 	mov.w	r2, #0
 80047ae:	f04f 0300 	mov.w	r3, #0
 80047b2:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 80047b6:	4629      	mov	r1, r5
 80047b8:	008b      	lsls	r3, r1, #2
 80047ba:	4621      	mov	r1, r4
 80047bc:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80047c0:	4621      	mov	r1, r4
 80047c2:	008a      	lsls	r2, r1, #2
 80047c4:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 80047c8:	f7fb fd72 	bl	80002b0 <__aeabi_uldivmod>
 80047cc:	4602      	mov	r2, r0
 80047ce:	460b      	mov	r3, r1
 80047d0:	4b60      	ldr	r3, [pc, #384]	@ (8004954 <UART_SetConfig+0x4e4>)
 80047d2:	fba3 2302 	umull	r2, r3, r3, r2
 80047d6:	095b      	lsrs	r3, r3, #5
 80047d8:	011c      	lsls	r4, r3, #4
 80047da:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80047de:	2200      	movs	r2, #0
 80047e0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80047e4:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 80047e8:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 80047ec:	4642      	mov	r2, r8
 80047ee:	464b      	mov	r3, r9
 80047f0:	1891      	adds	r1, r2, r2
 80047f2:	61b9      	str	r1, [r7, #24]
 80047f4:	415b      	adcs	r3, r3
 80047f6:	61fb      	str	r3, [r7, #28]
 80047f8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80047fc:	4641      	mov	r1, r8
 80047fe:	1851      	adds	r1, r2, r1
 8004800:	6139      	str	r1, [r7, #16]
 8004802:	4649      	mov	r1, r9
 8004804:	414b      	adcs	r3, r1
 8004806:	617b      	str	r3, [r7, #20]
 8004808:	f04f 0200 	mov.w	r2, #0
 800480c:	f04f 0300 	mov.w	r3, #0
 8004810:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004814:	4659      	mov	r1, fp
 8004816:	00cb      	lsls	r3, r1, #3
 8004818:	4651      	mov	r1, sl
 800481a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800481e:	4651      	mov	r1, sl
 8004820:	00ca      	lsls	r2, r1, #3
 8004822:	4610      	mov	r0, r2
 8004824:	4619      	mov	r1, r3
 8004826:	4603      	mov	r3, r0
 8004828:	4642      	mov	r2, r8
 800482a:	189b      	adds	r3, r3, r2
 800482c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8004830:	464b      	mov	r3, r9
 8004832:	460a      	mov	r2, r1
 8004834:	eb42 0303 	adc.w	r3, r2, r3
 8004838:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800483c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004840:	685b      	ldr	r3, [r3, #4]
 8004842:	2200      	movs	r2, #0
 8004844:	67bb      	str	r3, [r7, #120]	@ 0x78
 8004846:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8004848:	f04f 0200 	mov.w	r2, #0
 800484c:	f04f 0300 	mov.w	r3, #0
 8004850:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8004854:	4649      	mov	r1, r9
 8004856:	008b      	lsls	r3, r1, #2
 8004858:	4641      	mov	r1, r8
 800485a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800485e:	4641      	mov	r1, r8
 8004860:	008a      	lsls	r2, r1, #2
 8004862:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8004866:	f7fb fd23 	bl	80002b0 <__aeabi_uldivmod>
 800486a:	4602      	mov	r2, r0
 800486c:	460b      	mov	r3, r1
 800486e:	4611      	mov	r1, r2
 8004870:	4b38      	ldr	r3, [pc, #224]	@ (8004954 <UART_SetConfig+0x4e4>)
 8004872:	fba3 2301 	umull	r2, r3, r3, r1
 8004876:	095b      	lsrs	r3, r3, #5
 8004878:	2264      	movs	r2, #100	@ 0x64
 800487a:	fb02 f303 	mul.w	r3, r2, r3
 800487e:	1acb      	subs	r3, r1, r3
 8004880:	011b      	lsls	r3, r3, #4
 8004882:	3332      	adds	r3, #50	@ 0x32
 8004884:	4a33      	ldr	r2, [pc, #204]	@ (8004954 <UART_SetConfig+0x4e4>)
 8004886:	fba2 2303 	umull	r2, r3, r2, r3
 800488a:	095b      	lsrs	r3, r3, #5
 800488c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004890:	441c      	add	r4, r3
 8004892:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8004896:	2200      	movs	r2, #0
 8004898:	673b      	str	r3, [r7, #112]	@ 0x70
 800489a:	677a      	str	r2, [r7, #116]	@ 0x74
 800489c:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 80048a0:	4642      	mov	r2, r8
 80048a2:	464b      	mov	r3, r9
 80048a4:	1891      	adds	r1, r2, r2
 80048a6:	60b9      	str	r1, [r7, #8]
 80048a8:	415b      	adcs	r3, r3
 80048aa:	60fb      	str	r3, [r7, #12]
 80048ac:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80048b0:	4641      	mov	r1, r8
 80048b2:	1851      	adds	r1, r2, r1
 80048b4:	6039      	str	r1, [r7, #0]
 80048b6:	4649      	mov	r1, r9
 80048b8:	414b      	adcs	r3, r1
 80048ba:	607b      	str	r3, [r7, #4]
 80048bc:	f04f 0200 	mov.w	r2, #0
 80048c0:	f04f 0300 	mov.w	r3, #0
 80048c4:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80048c8:	4659      	mov	r1, fp
 80048ca:	00cb      	lsls	r3, r1, #3
 80048cc:	4651      	mov	r1, sl
 80048ce:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80048d2:	4651      	mov	r1, sl
 80048d4:	00ca      	lsls	r2, r1, #3
 80048d6:	4610      	mov	r0, r2
 80048d8:	4619      	mov	r1, r3
 80048da:	4603      	mov	r3, r0
 80048dc:	4642      	mov	r2, r8
 80048de:	189b      	adds	r3, r3, r2
 80048e0:	66bb      	str	r3, [r7, #104]	@ 0x68
 80048e2:	464b      	mov	r3, r9
 80048e4:	460a      	mov	r2, r1
 80048e6:	eb42 0303 	adc.w	r3, r2, r3
 80048ea:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80048ec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80048f0:	685b      	ldr	r3, [r3, #4]
 80048f2:	2200      	movs	r2, #0
 80048f4:	663b      	str	r3, [r7, #96]	@ 0x60
 80048f6:	667a      	str	r2, [r7, #100]	@ 0x64
 80048f8:	f04f 0200 	mov.w	r2, #0
 80048fc:	f04f 0300 	mov.w	r3, #0
 8004900:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8004904:	4649      	mov	r1, r9
 8004906:	008b      	lsls	r3, r1, #2
 8004908:	4641      	mov	r1, r8
 800490a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800490e:	4641      	mov	r1, r8
 8004910:	008a      	lsls	r2, r1, #2
 8004912:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8004916:	f7fb fccb 	bl	80002b0 <__aeabi_uldivmod>
 800491a:	4602      	mov	r2, r0
 800491c:	460b      	mov	r3, r1
 800491e:	4b0d      	ldr	r3, [pc, #52]	@ (8004954 <UART_SetConfig+0x4e4>)
 8004920:	fba3 1302 	umull	r1, r3, r3, r2
 8004924:	095b      	lsrs	r3, r3, #5
 8004926:	2164      	movs	r1, #100	@ 0x64
 8004928:	fb01 f303 	mul.w	r3, r1, r3
 800492c:	1ad3      	subs	r3, r2, r3
 800492e:	011b      	lsls	r3, r3, #4
 8004930:	3332      	adds	r3, #50	@ 0x32
 8004932:	4a08      	ldr	r2, [pc, #32]	@ (8004954 <UART_SetConfig+0x4e4>)
 8004934:	fba2 2303 	umull	r2, r3, r2, r3
 8004938:	095b      	lsrs	r3, r3, #5
 800493a:	f003 020f 	and.w	r2, r3, #15
 800493e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8004942:	681b      	ldr	r3, [r3, #0]
 8004944:	4422      	add	r2, r4
 8004946:	609a      	str	r2, [r3, #8]
}
 8004948:	bf00      	nop
 800494a:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 800494e:	46bd      	mov	sp, r7
 8004950:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004954:	51eb851f 	.word	0x51eb851f

08004958 <std>:
 8004958:	2300      	movs	r3, #0
 800495a:	b510      	push	{r4, lr}
 800495c:	4604      	mov	r4, r0
 800495e:	e9c0 3300 	strd	r3, r3, [r0]
 8004962:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8004966:	6083      	str	r3, [r0, #8]
 8004968:	8181      	strh	r1, [r0, #12]
 800496a:	6643      	str	r3, [r0, #100]	@ 0x64
 800496c:	81c2      	strh	r2, [r0, #14]
 800496e:	6183      	str	r3, [r0, #24]
 8004970:	4619      	mov	r1, r3
 8004972:	2208      	movs	r2, #8
 8004974:	305c      	adds	r0, #92	@ 0x5c
 8004976:	f000 f92a 	bl	8004bce <memset>
 800497a:	4b0d      	ldr	r3, [pc, #52]	@ (80049b0 <std+0x58>)
 800497c:	6263      	str	r3, [r4, #36]	@ 0x24
 800497e:	4b0d      	ldr	r3, [pc, #52]	@ (80049b4 <std+0x5c>)
 8004980:	62a3      	str	r3, [r4, #40]	@ 0x28
 8004982:	4b0d      	ldr	r3, [pc, #52]	@ (80049b8 <std+0x60>)
 8004984:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8004986:	4b0d      	ldr	r3, [pc, #52]	@ (80049bc <std+0x64>)
 8004988:	6323      	str	r3, [r4, #48]	@ 0x30
 800498a:	4b0d      	ldr	r3, [pc, #52]	@ (80049c0 <std+0x68>)
 800498c:	6224      	str	r4, [r4, #32]
 800498e:	429c      	cmp	r4, r3
 8004990:	d006      	beq.n	80049a0 <std+0x48>
 8004992:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8004996:	4294      	cmp	r4, r2
 8004998:	d002      	beq.n	80049a0 <std+0x48>
 800499a:	33d0      	adds	r3, #208	@ 0xd0
 800499c:	429c      	cmp	r4, r3
 800499e:	d105      	bne.n	80049ac <std+0x54>
 80049a0:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80049a4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80049a8:	f000 b9e6 	b.w	8004d78 <__retarget_lock_init_recursive>
 80049ac:	bd10      	pop	{r4, pc}
 80049ae:	bf00      	nop
 80049b0:	08004b49 	.word	0x08004b49
 80049b4:	08004b6b 	.word	0x08004b6b
 80049b8:	08004ba3 	.word	0x08004ba3
 80049bc:	08004bc7 	.word	0x08004bc7
 80049c0:	20000290 	.word	0x20000290

080049c4 <stdio_exit_handler>:
 80049c4:	4a02      	ldr	r2, [pc, #8]	@ (80049d0 <stdio_exit_handler+0xc>)
 80049c6:	4903      	ldr	r1, [pc, #12]	@ (80049d4 <stdio_exit_handler+0x10>)
 80049c8:	4803      	ldr	r0, [pc, #12]	@ (80049d8 <stdio_exit_handler+0x14>)
 80049ca:	f000 b869 	b.w	8004aa0 <_fwalk_sglue>
 80049ce:	bf00      	nop
 80049d0:	2000004c 	.word	0x2000004c
 80049d4:	0800568d 	.word	0x0800568d
 80049d8:	2000005c 	.word	0x2000005c

080049dc <cleanup_stdio>:
 80049dc:	6841      	ldr	r1, [r0, #4]
 80049de:	4b0c      	ldr	r3, [pc, #48]	@ (8004a10 <cleanup_stdio+0x34>)
 80049e0:	4299      	cmp	r1, r3
 80049e2:	b510      	push	{r4, lr}
 80049e4:	4604      	mov	r4, r0
 80049e6:	d001      	beq.n	80049ec <cleanup_stdio+0x10>
 80049e8:	f000 fe50 	bl	800568c <_fflush_r>
 80049ec:	68a1      	ldr	r1, [r4, #8]
 80049ee:	4b09      	ldr	r3, [pc, #36]	@ (8004a14 <cleanup_stdio+0x38>)
 80049f0:	4299      	cmp	r1, r3
 80049f2:	d002      	beq.n	80049fa <cleanup_stdio+0x1e>
 80049f4:	4620      	mov	r0, r4
 80049f6:	f000 fe49 	bl	800568c <_fflush_r>
 80049fa:	68e1      	ldr	r1, [r4, #12]
 80049fc:	4b06      	ldr	r3, [pc, #24]	@ (8004a18 <cleanup_stdio+0x3c>)
 80049fe:	4299      	cmp	r1, r3
 8004a00:	d004      	beq.n	8004a0c <cleanup_stdio+0x30>
 8004a02:	4620      	mov	r0, r4
 8004a04:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004a08:	f000 be40 	b.w	800568c <_fflush_r>
 8004a0c:	bd10      	pop	{r4, pc}
 8004a0e:	bf00      	nop
 8004a10:	20000290 	.word	0x20000290
 8004a14:	200002f8 	.word	0x200002f8
 8004a18:	20000360 	.word	0x20000360

08004a1c <global_stdio_init.part.0>:
 8004a1c:	b510      	push	{r4, lr}
 8004a1e:	4b0b      	ldr	r3, [pc, #44]	@ (8004a4c <global_stdio_init.part.0+0x30>)
 8004a20:	4c0b      	ldr	r4, [pc, #44]	@ (8004a50 <global_stdio_init.part.0+0x34>)
 8004a22:	4a0c      	ldr	r2, [pc, #48]	@ (8004a54 <global_stdio_init.part.0+0x38>)
 8004a24:	601a      	str	r2, [r3, #0]
 8004a26:	4620      	mov	r0, r4
 8004a28:	2200      	movs	r2, #0
 8004a2a:	2104      	movs	r1, #4
 8004a2c:	f7ff ff94 	bl	8004958 <std>
 8004a30:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8004a34:	2201      	movs	r2, #1
 8004a36:	2109      	movs	r1, #9
 8004a38:	f7ff ff8e 	bl	8004958 <std>
 8004a3c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8004a40:	2202      	movs	r2, #2
 8004a42:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004a46:	2112      	movs	r1, #18
 8004a48:	f7ff bf86 	b.w	8004958 <std>
 8004a4c:	200003c8 	.word	0x200003c8
 8004a50:	20000290 	.word	0x20000290
 8004a54:	080049c5 	.word	0x080049c5

08004a58 <__sfp_lock_acquire>:
 8004a58:	4801      	ldr	r0, [pc, #4]	@ (8004a60 <__sfp_lock_acquire+0x8>)
 8004a5a:	f000 b98e 	b.w	8004d7a <__retarget_lock_acquire_recursive>
 8004a5e:	bf00      	nop
 8004a60:	200003d1 	.word	0x200003d1

08004a64 <__sfp_lock_release>:
 8004a64:	4801      	ldr	r0, [pc, #4]	@ (8004a6c <__sfp_lock_release+0x8>)
 8004a66:	f000 b989 	b.w	8004d7c <__retarget_lock_release_recursive>
 8004a6a:	bf00      	nop
 8004a6c:	200003d1 	.word	0x200003d1

08004a70 <__sinit>:
 8004a70:	b510      	push	{r4, lr}
 8004a72:	4604      	mov	r4, r0
 8004a74:	f7ff fff0 	bl	8004a58 <__sfp_lock_acquire>
 8004a78:	6a23      	ldr	r3, [r4, #32]
 8004a7a:	b11b      	cbz	r3, 8004a84 <__sinit+0x14>
 8004a7c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004a80:	f7ff bff0 	b.w	8004a64 <__sfp_lock_release>
 8004a84:	4b04      	ldr	r3, [pc, #16]	@ (8004a98 <__sinit+0x28>)
 8004a86:	6223      	str	r3, [r4, #32]
 8004a88:	4b04      	ldr	r3, [pc, #16]	@ (8004a9c <__sinit+0x2c>)
 8004a8a:	681b      	ldr	r3, [r3, #0]
 8004a8c:	2b00      	cmp	r3, #0
 8004a8e:	d1f5      	bne.n	8004a7c <__sinit+0xc>
 8004a90:	f7ff ffc4 	bl	8004a1c <global_stdio_init.part.0>
 8004a94:	e7f2      	b.n	8004a7c <__sinit+0xc>
 8004a96:	bf00      	nop
 8004a98:	080049dd 	.word	0x080049dd
 8004a9c:	200003c8 	.word	0x200003c8

08004aa0 <_fwalk_sglue>:
 8004aa0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004aa4:	4607      	mov	r7, r0
 8004aa6:	4688      	mov	r8, r1
 8004aa8:	4614      	mov	r4, r2
 8004aaa:	2600      	movs	r6, #0
 8004aac:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8004ab0:	f1b9 0901 	subs.w	r9, r9, #1
 8004ab4:	d505      	bpl.n	8004ac2 <_fwalk_sglue+0x22>
 8004ab6:	6824      	ldr	r4, [r4, #0]
 8004ab8:	2c00      	cmp	r4, #0
 8004aba:	d1f7      	bne.n	8004aac <_fwalk_sglue+0xc>
 8004abc:	4630      	mov	r0, r6
 8004abe:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004ac2:	89ab      	ldrh	r3, [r5, #12]
 8004ac4:	2b01      	cmp	r3, #1
 8004ac6:	d907      	bls.n	8004ad8 <_fwalk_sglue+0x38>
 8004ac8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8004acc:	3301      	adds	r3, #1
 8004ace:	d003      	beq.n	8004ad8 <_fwalk_sglue+0x38>
 8004ad0:	4629      	mov	r1, r5
 8004ad2:	4638      	mov	r0, r7
 8004ad4:	47c0      	blx	r8
 8004ad6:	4306      	orrs	r6, r0
 8004ad8:	3568      	adds	r5, #104	@ 0x68
 8004ada:	e7e9      	b.n	8004ab0 <_fwalk_sglue+0x10>

08004adc <sniprintf>:
 8004adc:	b40c      	push	{r2, r3}
 8004ade:	b530      	push	{r4, r5, lr}
 8004ae0:	4b18      	ldr	r3, [pc, #96]	@ (8004b44 <sniprintf+0x68>)
 8004ae2:	1e0c      	subs	r4, r1, #0
 8004ae4:	681d      	ldr	r5, [r3, #0]
 8004ae6:	b09d      	sub	sp, #116	@ 0x74
 8004ae8:	da08      	bge.n	8004afc <sniprintf+0x20>
 8004aea:	238b      	movs	r3, #139	@ 0x8b
 8004aec:	602b      	str	r3, [r5, #0]
 8004aee:	f04f 30ff 	mov.w	r0, #4294967295
 8004af2:	b01d      	add	sp, #116	@ 0x74
 8004af4:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8004af8:	b002      	add	sp, #8
 8004afa:	4770      	bx	lr
 8004afc:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8004b00:	f8ad 3014 	strh.w	r3, [sp, #20]
 8004b04:	f04f 0300 	mov.w	r3, #0
 8004b08:	931b      	str	r3, [sp, #108]	@ 0x6c
 8004b0a:	bf14      	ite	ne
 8004b0c:	f104 33ff 	addne.w	r3, r4, #4294967295
 8004b10:	4623      	moveq	r3, r4
 8004b12:	9304      	str	r3, [sp, #16]
 8004b14:	9307      	str	r3, [sp, #28]
 8004b16:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8004b1a:	9002      	str	r0, [sp, #8]
 8004b1c:	9006      	str	r0, [sp, #24]
 8004b1e:	f8ad 3016 	strh.w	r3, [sp, #22]
 8004b22:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8004b24:	ab21      	add	r3, sp, #132	@ 0x84
 8004b26:	a902      	add	r1, sp, #8
 8004b28:	4628      	mov	r0, r5
 8004b2a:	9301      	str	r3, [sp, #4]
 8004b2c:	f000 faa2 	bl	8005074 <_svfiprintf_r>
 8004b30:	1c43      	adds	r3, r0, #1
 8004b32:	bfbc      	itt	lt
 8004b34:	238b      	movlt	r3, #139	@ 0x8b
 8004b36:	602b      	strlt	r3, [r5, #0]
 8004b38:	2c00      	cmp	r4, #0
 8004b3a:	d0da      	beq.n	8004af2 <sniprintf+0x16>
 8004b3c:	9b02      	ldr	r3, [sp, #8]
 8004b3e:	2200      	movs	r2, #0
 8004b40:	701a      	strb	r2, [r3, #0]
 8004b42:	e7d6      	b.n	8004af2 <sniprintf+0x16>
 8004b44:	20000058 	.word	0x20000058

08004b48 <__sread>:
 8004b48:	b510      	push	{r4, lr}
 8004b4a:	460c      	mov	r4, r1
 8004b4c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004b50:	f000 f8c4 	bl	8004cdc <_read_r>
 8004b54:	2800      	cmp	r0, #0
 8004b56:	bfab      	itete	ge
 8004b58:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8004b5a:	89a3      	ldrhlt	r3, [r4, #12]
 8004b5c:	181b      	addge	r3, r3, r0
 8004b5e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8004b62:	bfac      	ite	ge
 8004b64:	6563      	strge	r3, [r4, #84]	@ 0x54
 8004b66:	81a3      	strhlt	r3, [r4, #12]
 8004b68:	bd10      	pop	{r4, pc}

08004b6a <__swrite>:
 8004b6a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004b6e:	461f      	mov	r7, r3
 8004b70:	898b      	ldrh	r3, [r1, #12]
 8004b72:	05db      	lsls	r3, r3, #23
 8004b74:	4605      	mov	r5, r0
 8004b76:	460c      	mov	r4, r1
 8004b78:	4616      	mov	r6, r2
 8004b7a:	d505      	bpl.n	8004b88 <__swrite+0x1e>
 8004b7c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004b80:	2302      	movs	r3, #2
 8004b82:	2200      	movs	r2, #0
 8004b84:	f000 f898 	bl	8004cb8 <_lseek_r>
 8004b88:	89a3      	ldrh	r3, [r4, #12]
 8004b8a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004b8e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8004b92:	81a3      	strh	r3, [r4, #12]
 8004b94:	4632      	mov	r2, r6
 8004b96:	463b      	mov	r3, r7
 8004b98:	4628      	mov	r0, r5
 8004b9a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004b9e:	f000 b8af 	b.w	8004d00 <_write_r>

08004ba2 <__sseek>:
 8004ba2:	b510      	push	{r4, lr}
 8004ba4:	460c      	mov	r4, r1
 8004ba6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004baa:	f000 f885 	bl	8004cb8 <_lseek_r>
 8004bae:	1c43      	adds	r3, r0, #1
 8004bb0:	89a3      	ldrh	r3, [r4, #12]
 8004bb2:	bf15      	itete	ne
 8004bb4:	6560      	strne	r0, [r4, #84]	@ 0x54
 8004bb6:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8004bba:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8004bbe:	81a3      	strheq	r3, [r4, #12]
 8004bc0:	bf18      	it	ne
 8004bc2:	81a3      	strhne	r3, [r4, #12]
 8004bc4:	bd10      	pop	{r4, pc}

08004bc6 <__sclose>:
 8004bc6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004bca:	f000 b865 	b.w	8004c98 <_close_r>

08004bce <memset>:
 8004bce:	4402      	add	r2, r0
 8004bd0:	4603      	mov	r3, r0
 8004bd2:	4293      	cmp	r3, r2
 8004bd4:	d100      	bne.n	8004bd8 <memset+0xa>
 8004bd6:	4770      	bx	lr
 8004bd8:	f803 1b01 	strb.w	r1, [r3], #1
 8004bdc:	e7f9      	b.n	8004bd2 <memset+0x4>
	...

08004be0 <strtok>:
 8004be0:	4b16      	ldr	r3, [pc, #88]	@ (8004c3c <strtok+0x5c>)
 8004be2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004be6:	681f      	ldr	r7, [r3, #0]
 8004be8:	6c7c      	ldr	r4, [r7, #68]	@ 0x44
 8004bea:	4605      	mov	r5, r0
 8004bec:	460e      	mov	r6, r1
 8004bee:	b9ec      	cbnz	r4, 8004c2c <strtok+0x4c>
 8004bf0:	2050      	movs	r0, #80	@ 0x50
 8004bf2:	f000 f92d 	bl	8004e50 <malloc>
 8004bf6:	4602      	mov	r2, r0
 8004bf8:	6478      	str	r0, [r7, #68]	@ 0x44
 8004bfa:	b920      	cbnz	r0, 8004c06 <strtok+0x26>
 8004bfc:	4b10      	ldr	r3, [pc, #64]	@ (8004c40 <strtok+0x60>)
 8004bfe:	4811      	ldr	r0, [pc, #68]	@ (8004c44 <strtok+0x64>)
 8004c00:	215b      	movs	r1, #91	@ 0x5b
 8004c02:	f000 f8bd 	bl	8004d80 <__assert_func>
 8004c06:	e9c0 4400 	strd	r4, r4, [r0]
 8004c0a:	e9c0 4402 	strd	r4, r4, [r0, #8]
 8004c0e:	e9c0 4404 	strd	r4, r4, [r0, #16]
 8004c12:	e9c0 440a 	strd	r4, r4, [r0, #40]	@ 0x28
 8004c16:	e9c0 440c 	strd	r4, r4, [r0, #48]	@ 0x30
 8004c1a:	e9c0 440e 	strd	r4, r4, [r0, #56]	@ 0x38
 8004c1e:	e9c0 4410 	strd	r4, r4, [r0, #64]	@ 0x40
 8004c22:	e9c0 4412 	strd	r4, r4, [r0, #72]	@ 0x48
 8004c26:	6184      	str	r4, [r0, #24]
 8004c28:	7704      	strb	r4, [r0, #28]
 8004c2a:	6244      	str	r4, [r0, #36]	@ 0x24
 8004c2c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004c2e:	4631      	mov	r1, r6
 8004c30:	4628      	mov	r0, r5
 8004c32:	2301      	movs	r3, #1
 8004c34:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004c38:	f000 b806 	b.w	8004c48 <__strtok_r>
 8004c3c:	20000058 	.word	0x20000058
 8004c40:	08005ea4 	.word	0x08005ea4
 8004c44:	08005ebb 	.word	0x08005ebb

08004c48 <__strtok_r>:
 8004c48:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004c4a:	4604      	mov	r4, r0
 8004c4c:	b908      	cbnz	r0, 8004c52 <__strtok_r+0xa>
 8004c4e:	6814      	ldr	r4, [r2, #0]
 8004c50:	b144      	cbz	r4, 8004c64 <__strtok_r+0x1c>
 8004c52:	4620      	mov	r0, r4
 8004c54:	f814 5b01 	ldrb.w	r5, [r4], #1
 8004c58:	460f      	mov	r7, r1
 8004c5a:	f817 6b01 	ldrb.w	r6, [r7], #1
 8004c5e:	b91e      	cbnz	r6, 8004c68 <__strtok_r+0x20>
 8004c60:	b965      	cbnz	r5, 8004c7c <__strtok_r+0x34>
 8004c62:	6015      	str	r5, [r2, #0]
 8004c64:	2000      	movs	r0, #0
 8004c66:	e005      	b.n	8004c74 <__strtok_r+0x2c>
 8004c68:	42b5      	cmp	r5, r6
 8004c6a:	d1f6      	bne.n	8004c5a <__strtok_r+0x12>
 8004c6c:	2b00      	cmp	r3, #0
 8004c6e:	d1f0      	bne.n	8004c52 <__strtok_r+0xa>
 8004c70:	6014      	str	r4, [r2, #0]
 8004c72:	7003      	strb	r3, [r0, #0]
 8004c74:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004c76:	461c      	mov	r4, r3
 8004c78:	e00c      	b.n	8004c94 <__strtok_r+0x4c>
 8004c7a:	b91d      	cbnz	r5, 8004c84 <__strtok_r+0x3c>
 8004c7c:	4627      	mov	r7, r4
 8004c7e:	f814 3b01 	ldrb.w	r3, [r4], #1
 8004c82:	460e      	mov	r6, r1
 8004c84:	f816 5b01 	ldrb.w	r5, [r6], #1
 8004c88:	42ab      	cmp	r3, r5
 8004c8a:	d1f6      	bne.n	8004c7a <__strtok_r+0x32>
 8004c8c:	2b00      	cmp	r3, #0
 8004c8e:	d0f2      	beq.n	8004c76 <__strtok_r+0x2e>
 8004c90:	2300      	movs	r3, #0
 8004c92:	703b      	strb	r3, [r7, #0]
 8004c94:	6014      	str	r4, [r2, #0]
 8004c96:	e7ed      	b.n	8004c74 <__strtok_r+0x2c>

08004c98 <_close_r>:
 8004c98:	b538      	push	{r3, r4, r5, lr}
 8004c9a:	4d06      	ldr	r5, [pc, #24]	@ (8004cb4 <_close_r+0x1c>)
 8004c9c:	2300      	movs	r3, #0
 8004c9e:	4604      	mov	r4, r0
 8004ca0:	4608      	mov	r0, r1
 8004ca2:	602b      	str	r3, [r5, #0]
 8004ca4:	f7fc fa62 	bl	800116c <_close>
 8004ca8:	1c43      	adds	r3, r0, #1
 8004caa:	d102      	bne.n	8004cb2 <_close_r+0x1a>
 8004cac:	682b      	ldr	r3, [r5, #0]
 8004cae:	b103      	cbz	r3, 8004cb2 <_close_r+0x1a>
 8004cb0:	6023      	str	r3, [r4, #0]
 8004cb2:	bd38      	pop	{r3, r4, r5, pc}
 8004cb4:	200003cc 	.word	0x200003cc

08004cb8 <_lseek_r>:
 8004cb8:	b538      	push	{r3, r4, r5, lr}
 8004cba:	4d07      	ldr	r5, [pc, #28]	@ (8004cd8 <_lseek_r+0x20>)
 8004cbc:	4604      	mov	r4, r0
 8004cbe:	4608      	mov	r0, r1
 8004cc0:	4611      	mov	r1, r2
 8004cc2:	2200      	movs	r2, #0
 8004cc4:	602a      	str	r2, [r5, #0]
 8004cc6:	461a      	mov	r2, r3
 8004cc8:	f7fc fa77 	bl	80011ba <_lseek>
 8004ccc:	1c43      	adds	r3, r0, #1
 8004cce:	d102      	bne.n	8004cd6 <_lseek_r+0x1e>
 8004cd0:	682b      	ldr	r3, [r5, #0]
 8004cd2:	b103      	cbz	r3, 8004cd6 <_lseek_r+0x1e>
 8004cd4:	6023      	str	r3, [r4, #0]
 8004cd6:	bd38      	pop	{r3, r4, r5, pc}
 8004cd8:	200003cc 	.word	0x200003cc

08004cdc <_read_r>:
 8004cdc:	b538      	push	{r3, r4, r5, lr}
 8004cde:	4d07      	ldr	r5, [pc, #28]	@ (8004cfc <_read_r+0x20>)
 8004ce0:	4604      	mov	r4, r0
 8004ce2:	4608      	mov	r0, r1
 8004ce4:	4611      	mov	r1, r2
 8004ce6:	2200      	movs	r2, #0
 8004ce8:	602a      	str	r2, [r5, #0]
 8004cea:	461a      	mov	r2, r3
 8004cec:	f7fc fa05 	bl	80010fa <_read>
 8004cf0:	1c43      	adds	r3, r0, #1
 8004cf2:	d102      	bne.n	8004cfa <_read_r+0x1e>
 8004cf4:	682b      	ldr	r3, [r5, #0]
 8004cf6:	b103      	cbz	r3, 8004cfa <_read_r+0x1e>
 8004cf8:	6023      	str	r3, [r4, #0]
 8004cfa:	bd38      	pop	{r3, r4, r5, pc}
 8004cfc:	200003cc 	.word	0x200003cc

08004d00 <_write_r>:
 8004d00:	b538      	push	{r3, r4, r5, lr}
 8004d02:	4d07      	ldr	r5, [pc, #28]	@ (8004d20 <_write_r+0x20>)
 8004d04:	4604      	mov	r4, r0
 8004d06:	4608      	mov	r0, r1
 8004d08:	4611      	mov	r1, r2
 8004d0a:	2200      	movs	r2, #0
 8004d0c:	602a      	str	r2, [r5, #0]
 8004d0e:	461a      	mov	r2, r3
 8004d10:	f7fc fa10 	bl	8001134 <_write>
 8004d14:	1c43      	adds	r3, r0, #1
 8004d16:	d102      	bne.n	8004d1e <_write_r+0x1e>
 8004d18:	682b      	ldr	r3, [r5, #0]
 8004d1a:	b103      	cbz	r3, 8004d1e <_write_r+0x1e>
 8004d1c:	6023      	str	r3, [r4, #0]
 8004d1e:	bd38      	pop	{r3, r4, r5, pc}
 8004d20:	200003cc 	.word	0x200003cc

08004d24 <__errno>:
 8004d24:	4b01      	ldr	r3, [pc, #4]	@ (8004d2c <__errno+0x8>)
 8004d26:	6818      	ldr	r0, [r3, #0]
 8004d28:	4770      	bx	lr
 8004d2a:	bf00      	nop
 8004d2c:	20000058 	.word	0x20000058

08004d30 <__libc_init_array>:
 8004d30:	b570      	push	{r4, r5, r6, lr}
 8004d32:	4d0d      	ldr	r5, [pc, #52]	@ (8004d68 <__libc_init_array+0x38>)
 8004d34:	4c0d      	ldr	r4, [pc, #52]	@ (8004d6c <__libc_init_array+0x3c>)
 8004d36:	1b64      	subs	r4, r4, r5
 8004d38:	10a4      	asrs	r4, r4, #2
 8004d3a:	2600      	movs	r6, #0
 8004d3c:	42a6      	cmp	r6, r4
 8004d3e:	d109      	bne.n	8004d54 <__libc_init_array+0x24>
 8004d40:	4d0b      	ldr	r5, [pc, #44]	@ (8004d70 <__libc_init_array+0x40>)
 8004d42:	4c0c      	ldr	r4, [pc, #48]	@ (8004d74 <__libc_init_array+0x44>)
 8004d44:	f000 ffee 	bl	8005d24 <_init>
 8004d48:	1b64      	subs	r4, r4, r5
 8004d4a:	10a4      	asrs	r4, r4, #2
 8004d4c:	2600      	movs	r6, #0
 8004d4e:	42a6      	cmp	r6, r4
 8004d50:	d105      	bne.n	8004d5e <__libc_init_array+0x2e>
 8004d52:	bd70      	pop	{r4, r5, r6, pc}
 8004d54:	f855 3b04 	ldr.w	r3, [r5], #4
 8004d58:	4798      	blx	r3
 8004d5a:	3601      	adds	r6, #1
 8004d5c:	e7ee      	b.n	8004d3c <__libc_init_array+0xc>
 8004d5e:	f855 3b04 	ldr.w	r3, [r5], #4
 8004d62:	4798      	blx	r3
 8004d64:	3601      	adds	r6, #1
 8004d66:	e7f2      	b.n	8004d4e <__libc_init_array+0x1e>
 8004d68:	08005f8c 	.word	0x08005f8c
 8004d6c:	08005f8c 	.word	0x08005f8c
 8004d70:	08005f8c 	.word	0x08005f8c
 8004d74:	08005f90 	.word	0x08005f90

08004d78 <__retarget_lock_init_recursive>:
 8004d78:	4770      	bx	lr

08004d7a <__retarget_lock_acquire_recursive>:
 8004d7a:	4770      	bx	lr

08004d7c <__retarget_lock_release_recursive>:
 8004d7c:	4770      	bx	lr
	...

08004d80 <__assert_func>:
 8004d80:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8004d82:	4614      	mov	r4, r2
 8004d84:	461a      	mov	r2, r3
 8004d86:	4b09      	ldr	r3, [pc, #36]	@ (8004dac <__assert_func+0x2c>)
 8004d88:	681b      	ldr	r3, [r3, #0]
 8004d8a:	4605      	mov	r5, r0
 8004d8c:	68d8      	ldr	r0, [r3, #12]
 8004d8e:	b14c      	cbz	r4, 8004da4 <__assert_func+0x24>
 8004d90:	4b07      	ldr	r3, [pc, #28]	@ (8004db0 <__assert_func+0x30>)
 8004d92:	9100      	str	r1, [sp, #0]
 8004d94:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8004d98:	4906      	ldr	r1, [pc, #24]	@ (8004db4 <__assert_func+0x34>)
 8004d9a:	462b      	mov	r3, r5
 8004d9c:	f000 fc9e 	bl	80056dc <fiprintf>
 8004da0:	f000 fce6 	bl	8005770 <abort>
 8004da4:	4b04      	ldr	r3, [pc, #16]	@ (8004db8 <__assert_func+0x38>)
 8004da6:	461c      	mov	r4, r3
 8004da8:	e7f3      	b.n	8004d92 <__assert_func+0x12>
 8004daa:	bf00      	nop
 8004dac:	20000058 	.word	0x20000058
 8004db0:	08005f15 	.word	0x08005f15
 8004db4:	08005f22 	.word	0x08005f22
 8004db8:	08005f50 	.word	0x08005f50

08004dbc <_free_r>:
 8004dbc:	b538      	push	{r3, r4, r5, lr}
 8004dbe:	4605      	mov	r5, r0
 8004dc0:	2900      	cmp	r1, #0
 8004dc2:	d041      	beq.n	8004e48 <_free_r+0x8c>
 8004dc4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004dc8:	1f0c      	subs	r4, r1, #4
 8004dca:	2b00      	cmp	r3, #0
 8004dcc:	bfb8      	it	lt
 8004dce:	18e4      	addlt	r4, r4, r3
 8004dd0:	f000 f8e8 	bl	8004fa4 <__malloc_lock>
 8004dd4:	4a1d      	ldr	r2, [pc, #116]	@ (8004e4c <_free_r+0x90>)
 8004dd6:	6813      	ldr	r3, [r2, #0]
 8004dd8:	b933      	cbnz	r3, 8004de8 <_free_r+0x2c>
 8004dda:	6063      	str	r3, [r4, #4]
 8004ddc:	6014      	str	r4, [r2, #0]
 8004dde:	4628      	mov	r0, r5
 8004de0:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8004de4:	f000 b8e4 	b.w	8004fb0 <__malloc_unlock>
 8004de8:	42a3      	cmp	r3, r4
 8004dea:	d908      	bls.n	8004dfe <_free_r+0x42>
 8004dec:	6820      	ldr	r0, [r4, #0]
 8004dee:	1821      	adds	r1, r4, r0
 8004df0:	428b      	cmp	r3, r1
 8004df2:	bf01      	itttt	eq
 8004df4:	6819      	ldreq	r1, [r3, #0]
 8004df6:	685b      	ldreq	r3, [r3, #4]
 8004df8:	1809      	addeq	r1, r1, r0
 8004dfa:	6021      	streq	r1, [r4, #0]
 8004dfc:	e7ed      	b.n	8004dda <_free_r+0x1e>
 8004dfe:	461a      	mov	r2, r3
 8004e00:	685b      	ldr	r3, [r3, #4]
 8004e02:	b10b      	cbz	r3, 8004e08 <_free_r+0x4c>
 8004e04:	42a3      	cmp	r3, r4
 8004e06:	d9fa      	bls.n	8004dfe <_free_r+0x42>
 8004e08:	6811      	ldr	r1, [r2, #0]
 8004e0a:	1850      	adds	r0, r2, r1
 8004e0c:	42a0      	cmp	r0, r4
 8004e0e:	d10b      	bne.n	8004e28 <_free_r+0x6c>
 8004e10:	6820      	ldr	r0, [r4, #0]
 8004e12:	4401      	add	r1, r0
 8004e14:	1850      	adds	r0, r2, r1
 8004e16:	4283      	cmp	r3, r0
 8004e18:	6011      	str	r1, [r2, #0]
 8004e1a:	d1e0      	bne.n	8004dde <_free_r+0x22>
 8004e1c:	6818      	ldr	r0, [r3, #0]
 8004e1e:	685b      	ldr	r3, [r3, #4]
 8004e20:	6053      	str	r3, [r2, #4]
 8004e22:	4408      	add	r0, r1
 8004e24:	6010      	str	r0, [r2, #0]
 8004e26:	e7da      	b.n	8004dde <_free_r+0x22>
 8004e28:	d902      	bls.n	8004e30 <_free_r+0x74>
 8004e2a:	230c      	movs	r3, #12
 8004e2c:	602b      	str	r3, [r5, #0]
 8004e2e:	e7d6      	b.n	8004dde <_free_r+0x22>
 8004e30:	6820      	ldr	r0, [r4, #0]
 8004e32:	1821      	adds	r1, r4, r0
 8004e34:	428b      	cmp	r3, r1
 8004e36:	bf04      	itt	eq
 8004e38:	6819      	ldreq	r1, [r3, #0]
 8004e3a:	685b      	ldreq	r3, [r3, #4]
 8004e3c:	6063      	str	r3, [r4, #4]
 8004e3e:	bf04      	itt	eq
 8004e40:	1809      	addeq	r1, r1, r0
 8004e42:	6021      	streq	r1, [r4, #0]
 8004e44:	6054      	str	r4, [r2, #4]
 8004e46:	e7ca      	b.n	8004dde <_free_r+0x22>
 8004e48:	bd38      	pop	{r3, r4, r5, pc}
 8004e4a:	bf00      	nop
 8004e4c:	200003d8 	.word	0x200003d8

08004e50 <malloc>:
 8004e50:	4b02      	ldr	r3, [pc, #8]	@ (8004e5c <malloc+0xc>)
 8004e52:	4601      	mov	r1, r0
 8004e54:	6818      	ldr	r0, [r3, #0]
 8004e56:	f000 b825 	b.w	8004ea4 <_malloc_r>
 8004e5a:	bf00      	nop
 8004e5c:	20000058 	.word	0x20000058

08004e60 <sbrk_aligned>:
 8004e60:	b570      	push	{r4, r5, r6, lr}
 8004e62:	4e0f      	ldr	r6, [pc, #60]	@ (8004ea0 <sbrk_aligned+0x40>)
 8004e64:	460c      	mov	r4, r1
 8004e66:	6831      	ldr	r1, [r6, #0]
 8004e68:	4605      	mov	r5, r0
 8004e6a:	b911      	cbnz	r1, 8004e72 <sbrk_aligned+0x12>
 8004e6c:	f000 fc62 	bl	8005734 <_sbrk_r>
 8004e70:	6030      	str	r0, [r6, #0]
 8004e72:	4621      	mov	r1, r4
 8004e74:	4628      	mov	r0, r5
 8004e76:	f000 fc5d 	bl	8005734 <_sbrk_r>
 8004e7a:	1c43      	adds	r3, r0, #1
 8004e7c:	d103      	bne.n	8004e86 <sbrk_aligned+0x26>
 8004e7e:	f04f 34ff 	mov.w	r4, #4294967295
 8004e82:	4620      	mov	r0, r4
 8004e84:	bd70      	pop	{r4, r5, r6, pc}
 8004e86:	1cc4      	adds	r4, r0, #3
 8004e88:	f024 0403 	bic.w	r4, r4, #3
 8004e8c:	42a0      	cmp	r0, r4
 8004e8e:	d0f8      	beq.n	8004e82 <sbrk_aligned+0x22>
 8004e90:	1a21      	subs	r1, r4, r0
 8004e92:	4628      	mov	r0, r5
 8004e94:	f000 fc4e 	bl	8005734 <_sbrk_r>
 8004e98:	3001      	adds	r0, #1
 8004e9a:	d1f2      	bne.n	8004e82 <sbrk_aligned+0x22>
 8004e9c:	e7ef      	b.n	8004e7e <sbrk_aligned+0x1e>
 8004e9e:	bf00      	nop
 8004ea0:	200003d4 	.word	0x200003d4

08004ea4 <_malloc_r>:
 8004ea4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004ea8:	1ccd      	adds	r5, r1, #3
 8004eaa:	f025 0503 	bic.w	r5, r5, #3
 8004eae:	3508      	adds	r5, #8
 8004eb0:	2d0c      	cmp	r5, #12
 8004eb2:	bf38      	it	cc
 8004eb4:	250c      	movcc	r5, #12
 8004eb6:	2d00      	cmp	r5, #0
 8004eb8:	4606      	mov	r6, r0
 8004eba:	db01      	blt.n	8004ec0 <_malloc_r+0x1c>
 8004ebc:	42a9      	cmp	r1, r5
 8004ebe:	d904      	bls.n	8004eca <_malloc_r+0x26>
 8004ec0:	230c      	movs	r3, #12
 8004ec2:	6033      	str	r3, [r6, #0]
 8004ec4:	2000      	movs	r0, #0
 8004ec6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004eca:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8004fa0 <_malloc_r+0xfc>
 8004ece:	f000 f869 	bl	8004fa4 <__malloc_lock>
 8004ed2:	f8d8 3000 	ldr.w	r3, [r8]
 8004ed6:	461c      	mov	r4, r3
 8004ed8:	bb44      	cbnz	r4, 8004f2c <_malloc_r+0x88>
 8004eda:	4629      	mov	r1, r5
 8004edc:	4630      	mov	r0, r6
 8004ede:	f7ff ffbf 	bl	8004e60 <sbrk_aligned>
 8004ee2:	1c43      	adds	r3, r0, #1
 8004ee4:	4604      	mov	r4, r0
 8004ee6:	d158      	bne.n	8004f9a <_malloc_r+0xf6>
 8004ee8:	f8d8 4000 	ldr.w	r4, [r8]
 8004eec:	4627      	mov	r7, r4
 8004eee:	2f00      	cmp	r7, #0
 8004ef0:	d143      	bne.n	8004f7a <_malloc_r+0xd6>
 8004ef2:	2c00      	cmp	r4, #0
 8004ef4:	d04b      	beq.n	8004f8e <_malloc_r+0xea>
 8004ef6:	6823      	ldr	r3, [r4, #0]
 8004ef8:	4639      	mov	r1, r7
 8004efa:	4630      	mov	r0, r6
 8004efc:	eb04 0903 	add.w	r9, r4, r3
 8004f00:	f000 fc18 	bl	8005734 <_sbrk_r>
 8004f04:	4581      	cmp	r9, r0
 8004f06:	d142      	bne.n	8004f8e <_malloc_r+0xea>
 8004f08:	6821      	ldr	r1, [r4, #0]
 8004f0a:	1a6d      	subs	r5, r5, r1
 8004f0c:	4629      	mov	r1, r5
 8004f0e:	4630      	mov	r0, r6
 8004f10:	f7ff ffa6 	bl	8004e60 <sbrk_aligned>
 8004f14:	3001      	adds	r0, #1
 8004f16:	d03a      	beq.n	8004f8e <_malloc_r+0xea>
 8004f18:	6823      	ldr	r3, [r4, #0]
 8004f1a:	442b      	add	r3, r5
 8004f1c:	6023      	str	r3, [r4, #0]
 8004f1e:	f8d8 3000 	ldr.w	r3, [r8]
 8004f22:	685a      	ldr	r2, [r3, #4]
 8004f24:	bb62      	cbnz	r2, 8004f80 <_malloc_r+0xdc>
 8004f26:	f8c8 7000 	str.w	r7, [r8]
 8004f2a:	e00f      	b.n	8004f4c <_malloc_r+0xa8>
 8004f2c:	6822      	ldr	r2, [r4, #0]
 8004f2e:	1b52      	subs	r2, r2, r5
 8004f30:	d420      	bmi.n	8004f74 <_malloc_r+0xd0>
 8004f32:	2a0b      	cmp	r2, #11
 8004f34:	d917      	bls.n	8004f66 <_malloc_r+0xc2>
 8004f36:	1961      	adds	r1, r4, r5
 8004f38:	42a3      	cmp	r3, r4
 8004f3a:	6025      	str	r5, [r4, #0]
 8004f3c:	bf18      	it	ne
 8004f3e:	6059      	strne	r1, [r3, #4]
 8004f40:	6863      	ldr	r3, [r4, #4]
 8004f42:	bf08      	it	eq
 8004f44:	f8c8 1000 	streq.w	r1, [r8]
 8004f48:	5162      	str	r2, [r4, r5]
 8004f4a:	604b      	str	r3, [r1, #4]
 8004f4c:	4630      	mov	r0, r6
 8004f4e:	f000 f82f 	bl	8004fb0 <__malloc_unlock>
 8004f52:	f104 000b 	add.w	r0, r4, #11
 8004f56:	1d23      	adds	r3, r4, #4
 8004f58:	f020 0007 	bic.w	r0, r0, #7
 8004f5c:	1ac2      	subs	r2, r0, r3
 8004f5e:	bf1c      	itt	ne
 8004f60:	1a1b      	subne	r3, r3, r0
 8004f62:	50a3      	strne	r3, [r4, r2]
 8004f64:	e7af      	b.n	8004ec6 <_malloc_r+0x22>
 8004f66:	6862      	ldr	r2, [r4, #4]
 8004f68:	42a3      	cmp	r3, r4
 8004f6a:	bf0c      	ite	eq
 8004f6c:	f8c8 2000 	streq.w	r2, [r8]
 8004f70:	605a      	strne	r2, [r3, #4]
 8004f72:	e7eb      	b.n	8004f4c <_malloc_r+0xa8>
 8004f74:	4623      	mov	r3, r4
 8004f76:	6864      	ldr	r4, [r4, #4]
 8004f78:	e7ae      	b.n	8004ed8 <_malloc_r+0x34>
 8004f7a:	463c      	mov	r4, r7
 8004f7c:	687f      	ldr	r7, [r7, #4]
 8004f7e:	e7b6      	b.n	8004eee <_malloc_r+0x4a>
 8004f80:	461a      	mov	r2, r3
 8004f82:	685b      	ldr	r3, [r3, #4]
 8004f84:	42a3      	cmp	r3, r4
 8004f86:	d1fb      	bne.n	8004f80 <_malloc_r+0xdc>
 8004f88:	2300      	movs	r3, #0
 8004f8a:	6053      	str	r3, [r2, #4]
 8004f8c:	e7de      	b.n	8004f4c <_malloc_r+0xa8>
 8004f8e:	230c      	movs	r3, #12
 8004f90:	6033      	str	r3, [r6, #0]
 8004f92:	4630      	mov	r0, r6
 8004f94:	f000 f80c 	bl	8004fb0 <__malloc_unlock>
 8004f98:	e794      	b.n	8004ec4 <_malloc_r+0x20>
 8004f9a:	6005      	str	r5, [r0, #0]
 8004f9c:	e7d6      	b.n	8004f4c <_malloc_r+0xa8>
 8004f9e:	bf00      	nop
 8004fa0:	200003d8 	.word	0x200003d8

08004fa4 <__malloc_lock>:
 8004fa4:	4801      	ldr	r0, [pc, #4]	@ (8004fac <__malloc_lock+0x8>)
 8004fa6:	f7ff bee8 	b.w	8004d7a <__retarget_lock_acquire_recursive>
 8004faa:	bf00      	nop
 8004fac:	200003d0 	.word	0x200003d0

08004fb0 <__malloc_unlock>:
 8004fb0:	4801      	ldr	r0, [pc, #4]	@ (8004fb8 <__malloc_unlock+0x8>)
 8004fb2:	f7ff bee3 	b.w	8004d7c <__retarget_lock_release_recursive>
 8004fb6:	bf00      	nop
 8004fb8:	200003d0 	.word	0x200003d0

08004fbc <__ssputs_r>:
 8004fbc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004fc0:	688e      	ldr	r6, [r1, #8]
 8004fc2:	461f      	mov	r7, r3
 8004fc4:	42be      	cmp	r6, r7
 8004fc6:	680b      	ldr	r3, [r1, #0]
 8004fc8:	4682      	mov	sl, r0
 8004fca:	460c      	mov	r4, r1
 8004fcc:	4690      	mov	r8, r2
 8004fce:	d82d      	bhi.n	800502c <__ssputs_r+0x70>
 8004fd0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8004fd4:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8004fd8:	d026      	beq.n	8005028 <__ssputs_r+0x6c>
 8004fda:	6965      	ldr	r5, [r4, #20]
 8004fdc:	6909      	ldr	r1, [r1, #16]
 8004fde:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8004fe2:	eba3 0901 	sub.w	r9, r3, r1
 8004fe6:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8004fea:	1c7b      	adds	r3, r7, #1
 8004fec:	444b      	add	r3, r9
 8004fee:	106d      	asrs	r5, r5, #1
 8004ff0:	429d      	cmp	r5, r3
 8004ff2:	bf38      	it	cc
 8004ff4:	461d      	movcc	r5, r3
 8004ff6:	0553      	lsls	r3, r2, #21
 8004ff8:	d527      	bpl.n	800504a <__ssputs_r+0x8e>
 8004ffa:	4629      	mov	r1, r5
 8004ffc:	f7ff ff52 	bl	8004ea4 <_malloc_r>
 8005000:	4606      	mov	r6, r0
 8005002:	b360      	cbz	r0, 800505e <__ssputs_r+0xa2>
 8005004:	6921      	ldr	r1, [r4, #16]
 8005006:	464a      	mov	r2, r9
 8005008:	f000 fba4 	bl	8005754 <memcpy>
 800500c:	89a3      	ldrh	r3, [r4, #12]
 800500e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8005012:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005016:	81a3      	strh	r3, [r4, #12]
 8005018:	6126      	str	r6, [r4, #16]
 800501a:	6165      	str	r5, [r4, #20]
 800501c:	444e      	add	r6, r9
 800501e:	eba5 0509 	sub.w	r5, r5, r9
 8005022:	6026      	str	r6, [r4, #0]
 8005024:	60a5      	str	r5, [r4, #8]
 8005026:	463e      	mov	r6, r7
 8005028:	42be      	cmp	r6, r7
 800502a:	d900      	bls.n	800502e <__ssputs_r+0x72>
 800502c:	463e      	mov	r6, r7
 800502e:	6820      	ldr	r0, [r4, #0]
 8005030:	4632      	mov	r2, r6
 8005032:	4641      	mov	r1, r8
 8005034:	f000 fb64 	bl	8005700 <memmove>
 8005038:	68a3      	ldr	r3, [r4, #8]
 800503a:	1b9b      	subs	r3, r3, r6
 800503c:	60a3      	str	r3, [r4, #8]
 800503e:	6823      	ldr	r3, [r4, #0]
 8005040:	4433      	add	r3, r6
 8005042:	6023      	str	r3, [r4, #0]
 8005044:	2000      	movs	r0, #0
 8005046:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800504a:	462a      	mov	r2, r5
 800504c:	f000 fb97 	bl	800577e <_realloc_r>
 8005050:	4606      	mov	r6, r0
 8005052:	2800      	cmp	r0, #0
 8005054:	d1e0      	bne.n	8005018 <__ssputs_r+0x5c>
 8005056:	6921      	ldr	r1, [r4, #16]
 8005058:	4650      	mov	r0, sl
 800505a:	f7ff feaf 	bl	8004dbc <_free_r>
 800505e:	230c      	movs	r3, #12
 8005060:	f8ca 3000 	str.w	r3, [sl]
 8005064:	89a3      	ldrh	r3, [r4, #12]
 8005066:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800506a:	81a3      	strh	r3, [r4, #12]
 800506c:	f04f 30ff 	mov.w	r0, #4294967295
 8005070:	e7e9      	b.n	8005046 <__ssputs_r+0x8a>
	...

08005074 <_svfiprintf_r>:
 8005074:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005078:	4698      	mov	r8, r3
 800507a:	898b      	ldrh	r3, [r1, #12]
 800507c:	061b      	lsls	r3, r3, #24
 800507e:	b09d      	sub	sp, #116	@ 0x74
 8005080:	4607      	mov	r7, r0
 8005082:	460d      	mov	r5, r1
 8005084:	4614      	mov	r4, r2
 8005086:	d510      	bpl.n	80050aa <_svfiprintf_r+0x36>
 8005088:	690b      	ldr	r3, [r1, #16]
 800508a:	b973      	cbnz	r3, 80050aa <_svfiprintf_r+0x36>
 800508c:	2140      	movs	r1, #64	@ 0x40
 800508e:	f7ff ff09 	bl	8004ea4 <_malloc_r>
 8005092:	6028      	str	r0, [r5, #0]
 8005094:	6128      	str	r0, [r5, #16]
 8005096:	b930      	cbnz	r0, 80050a6 <_svfiprintf_r+0x32>
 8005098:	230c      	movs	r3, #12
 800509a:	603b      	str	r3, [r7, #0]
 800509c:	f04f 30ff 	mov.w	r0, #4294967295
 80050a0:	b01d      	add	sp, #116	@ 0x74
 80050a2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80050a6:	2340      	movs	r3, #64	@ 0x40
 80050a8:	616b      	str	r3, [r5, #20]
 80050aa:	2300      	movs	r3, #0
 80050ac:	9309      	str	r3, [sp, #36]	@ 0x24
 80050ae:	2320      	movs	r3, #32
 80050b0:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80050b4:	f8cd 800c 	str.w	r8, [sp, #12]
 80050b8:	2330      	movs	r3, #48	@ 0x30
 80050ba:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8005258 <_svfiprintf_r+0x1e4>
 80050be:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80050c2:	f04f 0901 	mov.w	r9, #1
 80050c6:	4623      	mov	r3, r4
 80050c8:	469a      	mov	sl, r3
 80050ca:	f813 2b01 	ldrb.w	r2, [r3], #1
 80050ce:	b10a      	cbz	r2, 80050d4 <_svfiprintf_r+0x60>
 80050d0:	2a25      	cmp	r2, #37	@ 0x25
 80050d2:	d1f9      	bne.n	80050c8 <_svfiprintf_r+0x54>
 80050d4:	ebba 0b04 	subs.w	fp, sl, r4
 80050d8:	d00b      	beq.n	80050f2 <_svfiprintf_r+0x7e>
 80050da:	465b      	mov	r3, fp
 80050dc:	4622      	mov	r2, r4
 80050de:	4629      	mov	r1, r5
 80050e0:	4638      	mov	r0, r7
 80050e2:	f7ff ff6b 	bl	8004fbc <__ssputs_r>
 80050e6:	3001      	adds	r0, #1
 80050e8:	f000 80a7 	beq.w	800523a <_svfiprintf_r+0x1c6>
 80050ec:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80050ee:	445a      	add	r2, fp
 80050f0:	9209      	str	r2, [sp, #36]	@ 0x24
 80050f2:	f89a 3000 	ldrb.w	r3, [sl]
 80050f6:	2b00      	cmp	r3, #0
 80050f8:	f000 809f 	beq.w	800523a <_svfiprintf_r+0x1c6>
 80050fc:	2300      	movs	r3, #0
 80050fe:	f04f 32ff 	mov.w	r2, #4294967295
 8005102:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005106:	f10a 0a01 	add.w	sl, sl, #1
 800510a:	9304      	str	r3, [sp, #16]
 800510c:	9307      	str	r3, [sp, #28]
 800510e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8005112:	931a      	str	r3, [sp, #104]	@ 0x68
 8005114:	4654      	mov	r4, sl
 8005116:	2205      	movs	r2, #5
 8005118:	f814 1b01 	ldrb.w	r1, [r4], #1
 800511c:	484e      	ldr	r0, [pc, #312]	@ (8005258 <_svfiprintf_r+0x1e4>)
 800511e:	f7fb f877 	bl	8000210 <memchr>
 8005122:	9a04      	ldr	r2, [sp, #16]
 8005124:	b9d8      	cbnz	r0, 800515e <_svfiprintf_r+0xea>
 8005126:	06d0      	lsls	r0, r2, #27
 8005128:	bf44      	itt	mi
 800512a:	2320      	movmi	r3, #32
 800512c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8005130:	0711      	lsls	r1, r2, #28
 8005132:	bf44      	itt	mi
 8005134:	232b      	movmi	r3, #43	@ 0x2b
 8005136:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800513a:	f89a 3000 	ldrb.w	r3, [sl]
 800513e:	2b2a      	cmp	r3, #42	@ 0x2a
 8005140:	d015      	beq.n	800516e <_svfiprintf_r+0xfa>
 8005142:	9a07      	ldr	r2, [sp, #28]
 8005144:	4654      	mov	r4, sl
 8005146:	2000      	movs	r0, #0
 8005148:	f04f 0c0a 	mov.w	ip, #10
 800514c:	4621      	mov	r1, r4
 800514e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005152:	3b30      	subs	r3, #48	@ 0x30
 8005154:	2b09      	cmp	r3, #9
 8005156:	d94b      	bls.n	80051f0 <_svfiprintf_r+0x17c>
 8005158:	b1b0      	cbz	r0, 8005188 <_svfiprintf_r+0x114>
 800515a:	9207      	str	r2, [sp, #28]
 800515c:	e014      	b.n	8005188 <_svfiprintf_r+0x114>
 800515e:	eba0 0308 	sub.w	r3, r0, r8
 8005162:	fa09 f303 	lsl.w	r3, r9, r3
 8005166:	4313      	orrs	r3, r2
 8005168:	9304      	str	r3, [sp, #16]
 800516a:	46a2      	mov	sl, r4
 800516c:	e7d2      	b.n	8005114 <_svfiprintf_r+0xa0>
 800516e:	9b03      	ldr	r3, [sp, #12]
 8005170:	1d19      	adds	r1, r3, #4
 8005172:	681b      	ldr	r3, [r3, #0]
 8005174:	9103      	str	r1, [sp, #12]
 8005176:	2b00      	cmp	r3, #0
 8005178:	bfbb      	ittet	lt
 800517a:	425b      	neglt	r3, r3
 800517c:	f042 0202 	orrlt.w	r2, r2, #2
 8005180:	9307      	strge	r3, [sp, #28]
 8005182:	9307      	strlt	r3, [sp, #28]
 8005184:	bfb8      	it	lt
 8005186:	9204      	strlt	r2, [sp, #16]
 8005188:	7823      	ldrb	r3, [r4, #0]
 800518a:	2b2e      	cmp	r3, #46	@ 0x2e
 800518c:	d10a      	bne.n	80051a4 <_svfiprintf_r+0x130>
 800518e:	7863      	ldrb	r3, [r4, #1]
 8005190:	2b2a      	cmp	r3, #42	@ 0x2a
 8005192:	d132      	bne.n	80051fa <_svfiprintf_r+0x186>
 8005194:	9b03      	ldr	r3, [sp, #12]
 8005196:	1d1a      	adds	r2, r3, #4
 8005198:	681b      	ldr	r3, [r3, #0]
 800519a:	9203      	str	r2, [sp, #12]
 800519c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80051a0:	3402      	adds	r4, #2
 80051a2:	9305      	str	r3, [sp, #20]
 80051a4:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8005268 <_svfiprintf_r+0x1f4>
 80051a8:	7821      	ldrb	r1, [r4, #0]
 80051aa:	2203      	movs	r2, #3
 80051ac:	4650      	mov	r0, sl
 80051ae:	f7fb f82f 	bl	8000210 <memchr>
 80051b2:	b138      	cbz	r0, 80051c4 <_svfiprintf_r+0x150>
 80051b4:	9b04      	ldr	r3, [sp, #16]
 80051b6:	eba0 000a 	sub.w	r0, r0, sl
 80051ba:	2240      	movs	r2, #64	@ 0x40
 80051bc:	4082      	lsls	r2, r0
 80051be:	4313      	orrs	r3, r2
 80051c0:	3401      	adds	r4, #1
 80051c2:	9304      	str	r3, [sp, #16]
 80051c4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80051c8:	4824      	ldr	r0, [pc, #144]	@ (800525c <_svfiprintf_r+0x1e8>)
 80051ca:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80051ce:	2206      	movs	r2, #6
 80051d0:	f7fb f81e 	bl	8000210 <memchr>
 80051d4:	2800      	cmp	r0, #0
 80051d6:	d036      	beq.n	8005246 <_svfiprintf_r+0x1d2>
 80051d8:	4b21      	ldr	r3, [pc, #132]	@ (8005260 <_svfiprintf_r+0x1ec>)
 80051da:	bb1b      	cbnz	r3, 8005224 <_svfiprintf_r+0x1b0>
 80051dc:	9b03      	ldr	r3, [sp, #12]
 80051de:	3307      	adds	r3, #7
 80051e0:	f023 0307 	bic.w	r3, r3, #7
 80051e4:	3308      	adds	r3, #8
 80051e6:	9303      	str	r3, [sp, #12]
 80051e8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80051ea:	4433      	add	r3, r6
 80051ec:	9309      	str	r3, [sp, #36]	@ 0x24
 80051ee:	e76a      	b.n	80050c6 <_svfiprintf_r+0x52>
 80051f0:	fb0c 3202 	mla	r2, ip, r2, r3
 80051f4:	460c      	mov	r4, r1
 80051f6:	2001      	movs	r0, #1
 80051f8:	e7a8      	b.n	800514c <_svfiprintf_r+0xd8>
 80051fa:	2300      	movs	r3, #0
 80051fc:	3401      	adds	r4, #1
 80051fe:	9305      	str	r3, [sp, #20]
 8005200:	4619      	mov	r1, r3
 8005202:	f04f 0c0a 	mov.w	ip, #10
 8005206:	4620      	mov	r0, r4
 8005208:	f810 2b01 	ldrb.w	r2, [r0], #1
 800520c:	3a30      	subs	r2, #48	@ 0x30
 800520e:	2a09      	cmp	r2, #9
 8005210:	d903      	bls.n	800521a <_svfiprintf_r+0x1a6>
 8005212:	2b00      	cmp	r3, #0
 8005214:	d0c6      	beq.n	80051a4 <_svfiprintf_r+0x130>
 8005216:	9105      	str	r1, [sp, #20]
 8005218:	e7c4      	b.n	80051a4 <_svfiprintf_r+0x130>
 800521a:	fb0c 2101 	mla	r1, ip, r1, r2
 800521e:	4604      	mov	r4, r0
 8005220:	2301      	movs	r3, #1
 8005222:	e7f0      	b.n	8005206 <_svfiprintf_r+0x192>
 8005224:	ab03      	add	r3, sp, #12
 8005226:	9300      	str	r3, [sp, #0]
 8005228:	462a      	mov	r2, r5
 800522a:	4b0e      	ldr	r3, [pc, #56]	@ (8005264 <_svfiprintf_r+0x1f0>)
 800522c:	a904      	add	r1, sp, #16
 800522e:	4638      	mov	r0, r7
 8005230:	f3af 8000 	nop.w
 8005234:	1c42      	adds	r2, r0, #1
 8005236:	4606      	mov	r6, r0
 8005238:	d1d6      	bne.n	80051e8 <_svfiprintf_r+0x174>
 800523a:	89ab      	ldrh	r3, [r5, #12]
 800523c:	065b      	lsls	r3, r3, #25
 800523e:	f53f af2d 	bmi.w	800509c <_svfiprintf_r+0x28>
 8005242:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8005244:	e72c      	b.n	80050a0 <_svfiprintf_r+0x2c>
 8005246:	ab03      	add	r3, sp, #12
 8005248:	9300      	str	r3, [sp, #0]
 800524a:	462a      	mov	r2, r5
 800524c:	4b05      	ldr	r3, [pc, #20]	@ (8005264 <_svfiprintf_r+0x1f0>)
 800524e:	a904      	add	r1, sp, #16
 8005250:	4638      	mov	r0, r7
 8005252:	f000 f879 	bl	8005348 <_printf_i>
 8005256:	e7ed      	b.n	8005234 <_svfiprintf_r+0x1c0>
 8005258:	08005f51 	.word	0x08005f51
 800525c:	08005f5b 	.word	0x08005f5b
 8005260:	00000000 	.word	0x00000000
 8005264:	08004fbd 	.word	0x08004fbd
 8005268:	08005f57 	.word	0x08005f57

0800526c <_printf_common>:
 800526c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005270:	4616      	mov	r6, r2
 8005272:	4698      	mov	r8, r3
 8005274:	688a      	ldr	r2, [r1, #8]
 8005276:	690b      	ldr	r3, [r1, #16]
 8005278:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800527c:	4293      	cmp	r3, r2
 800527e:	bfb8      	it	lt
 8005280:	4613      	movlt	r3, r2
 8005282:	6033      	str	r3, [r6, #0]
 8005284:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8005288:	4607      	mov	r7, r0
 800528a:	460c      	mov	r4, r1
 800528c:	b10a      	cbz	r2, 8005292 <_printf_common+0x26>
 800528e:	3301      	adds	r3, #1
 8005290:	6033      	str	r3, [r6, #0]
 8005292:	6823      	ldr	r3, [r4, #0]
 8005294:	0699      	lsls	r1, r3, #26
 8005296:	bf42      	ittt	mi
 8005298:	6833      	ldrmi	r3, [r6, #0]
 800529a:	3302      	addmi	r3, #2
 800529c:	6033      	strmi	r3, [r6, #0]
 800529e:	6825      	ldr	r5, [r4, #0]
 80052a0:	f015 0506 	ands.w	r5, r5, #6
 80052a4:	d106      	bne.n	80052b4 <_printf_common+0x48>
 80052a6:	f104 0a19 	add.w	sl, r4, #25
 80052aa:	68e3      	ldr	r3, [r4, #12]
 80052ac:	6832      	ldr	r2, [r6, #0]
 80052ae:	1a9b      	subs	r3, r3, r2
 80052b0:	42ab      	cmp	r3, r5
 80052b2:	dc26      	bgt.n	8005302 <_printf_common+0x96>
 80052b4:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80052b8:	6822      	ldr	r2, [r4, #0]
 80052ba:	3b00      	subs	r3, #0
 80052bc:	bf18      	it	ne
 80052be:	2301      	movne	r3, #1
 80052c0:	0692      	lsls	r2, r2, #26
 80052c2:	d42b      	bmi.n	800531c <_printf_common+0xb0>
 80052c4:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80052c8:	4641      	mov	r1, r8
 80052ca:	4638      	mov	r0, r7
 80052cc:	47c8      	blx	r9
 80052ce:	3001      	adds	r0, #1
 80052d0:	d01e      	beq.n	8005310 <_printf_common+0xa4>
 80052d2:	6823      	ldr	r3, [r4, #0]
 80052d4:	6922      	ldr	r2, [r4, #16]
 80052d6:	f003 0306 	and.w	r3, r3, #6
 80052da:	2b04      	cmp	r3, #4
 80052dc:	bf02      	ittt	eq
 80052de:	68e5      	ldreq	r5, [r4, #12]
 80052e0:	6833      	ldreq	r3, [r6, #0]
 80052e2:	1aed      	subeq	r5, r5, r3
 80052e4:	68a3      	ldr	r3, [r4, #8]
 80052e6:	bf0c      	ite	eq
 80052e8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80052ec:	2500      	movne	r5, #0
 80052ee:	4293      	cmp	r3, r2
 80052f0:	bfc4      	itt	gt
 80052f2:	1a9b      	subgt	r3, r3, r2
 80052f4:	18ed      	addgt	r5, r5, r3
 80052f6:	2600      	movs	r6, #0
 80052f8:	341a      	adds	r4, #26
 80052fa:	42b5      	cmp	r5, r6
 80052fc:	d11a      	bne.n	8005334 <_printf_common+0xc8>
 80052fe:	2000      	movs	r0, #0
 8005300:	e008      	b.n	8005314 <_printf_common+0xa8>
 8005302:	2301      	movs	r3, #1
 8005304:	4652      	mov	r2, sl
 8005306:	4641      	mov	r1, r8
 8005308:	4638      	mov	r0, r7
 800530a:	47c8      	blx	r9
 800530c:	3001      	adds	r0, #1
 800530e:	d103      	bne.n	8005318 <_printf_common+0xac>
 8005310:	f04f 30ff 	mov.w	r0, #4294967295
 8005314:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005318:	3501      	adds	r5, #1
 800531a:	e7c6      	b.n	80052aa <_printf_common+0x3e>
 800531c:	18e1      	adds	r1, r4, r3
 800531e:	1c5a      	adds	r2, r3, #1
 8005320:	2030      	movs	r0, #48	@ 0x30
 8005322:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8005326:	4422      	add	r2, r4
 8005328:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800532c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8005330:	3302      	adds	r3, #2
 8005332:	e7c7      	b.n	80052c4 <_printf_common+0x58>
 8005334:	2301      	movs	r3, #1
 8005336:	4622      	mov	r2, r4
 8005338:	4641      	mov	r1, r8
 800533a:	4638      	mov	r0, r7
 800533c:	47c8      	blx	r9
 800533e:	3001      	adds	r0, #1
 8005340:	d0e6      	beq.n	8005310 <_printf_common+0xa4>
 8005342:	3601      	adds	r6, #1
 8005344:	e7d9      	b.n	80052fa <_printf_common+0x8e>
	...

08005348 <_printf_i>:
 8005348:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800534c:	7e0f      	ldrb	r7, [r1, #24]
 800534e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8005350:	2f78      	cmp	r7, #120	@ 0x78
 8005352:	4691      	mov	r9, r2
 8005354:	4680      	mov	r8, r0
 8005356:	460c      	mov	r4, r1
 8005358:	469a      	mov	sl, r3
 800535a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800535e:	d807      	bhi.n	8005370 <_printf_i+0x28>
 8005360:	2f62      	cmp	r7, #98	@ 0x62
 8005362:	d80a      	bhi.n	800537a <_printf_i+0x32>
 8005364:	2f00      	cmp	r7, #0
 8005366:	f000 80d1 	beq.w	800550c <_printf_i+0x1c4>
 800536a:	2f58      	cmp	r7, #88	@ 0x58
 800536c:	f000 80b8 	beq.w	80054e0 <_printf_i+0x198>
 8005370:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005374:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8005378:	e03a      	b.n	80053f0 <_printf_i+0xa8>
 800537a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800537e:	2b15      	cmp	r3, #21
 8005380:	d8f6      	bhi.n	8005370 <_printf_i+0x28>
 8005382:	a101      	add	r1, pc, #4	@ (adr r1, 8005388 <_printf_i+0x40>)
 8005384:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8005388:	080053e1 	.word	0x080053e1
 800538c:	080053f5 	.word	0x080053f5
 8005390:	08005371 	.word	0x08005371
 8005394:	08005371 	.word	0x08005371
 8005398:	08005371 	.word	0x08005371
 800539c:	08005371 	.word	0x08005371
 80053a0:	080053f5 	.word	0x080053f5
 80053a4:	08005371 	.word	0x08005371
 80053a8:	08005371 	.word	0x08005371
 80053ac:	08005371 	.word	0x08005371
 80053b0:	08005371 	.word	0x08005371
 80053b4:	080054f3 	.word	0x080054f3
 80053b8:	0800541f 	.word	0x0800541f
 80053bc:	080054ad 	.word	0x080054ad
 80053c0:	08005371 	.word	0x08005371
 80053c4:	08005371 	.word	0x08005371
 80053c8:	08005515 	.word	0x08005515
 80053cc:	08005371 	.word	0x08005371
 80053d0:	0800541f 	.word	0x0800541f
 80053d4:	08005371 	.word	0x08005371
 80053d8:	08005371 	.word	0x08005371
 80053dc:	080054b5 	.word	0x080054b5
 80053e0:	6833      	ldr	r3, [r6, #0]
 80053e2:	1d1a      	adds	r2, r3, #4
 80053e4:	681b      	ldr	r3, [r3, #0]
 80053e6:	6032      	str	r2, [r6, #0]
 80053e8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80053ec:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80053f0:	2301      	movs	r3, #1
 80053f2:	e09c      	b.n	800552e <_printf_i+0x1e6>
 80053f4:	6833      	ldr	r3, [r6, #0]
 80053f6:	6820      	ldr	r0, [r4, #0]
 80053f8:	1d19      	adds	r1, r3, #4
 80053fa:	6031      	str	r1, [r6, #0]
 80053fc:	0606      	lsls	r6, r0, #24
 80053fe:	d501      	bpl.n	8005404 <_printf_i+0xbc>
 8005400:	681d      	ldr	r5, [r3, #0]
 8005402:	e003      	b.n	800540c <_printf_i+0xc4>
 8005404:	0645      	lsls	r5, r0, #25
 8005406:	d5fb      	bpl.n	8005400 <_printf_i+0xb8>
 8005408:	f9b3 5000 	ldrsh.w	r5, [r3]
 800540c:	2d00      	cmp	r5, #0
 800540e:	da03      	bge.n	8005418 <_printf_i+0xd0>
 8005410:	232d      	movs	r3, #45	@ 0x2d
 8005412:	426d      	negs	r5, r5
 8005414:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005418:	4858      	ldr	r0, [pc, #352]	@ (800557c <_printf_i+0x234>)
 800541a:	230a      	movs	r3, #10
 800541c:	e011      	b.n	8005442 <_printf_i+0xfa>
 800541e:	6821      	ldr	r1, [r4, #0]
 8005420:	6833      	ldr	r3, [r6, #0]
 8005422:	0608      	lsls	r0, r1, #24
 8005424:	f853 5b04 	ldr.w	r5, [r3], #4
 8005428:	d402      	bmi.n	8005430 <_printf_i+0xe8>
 800542a:	0649      	lsls	r1, r1, #25
 800542c:	bf48      	it	mi
 800542e:	b2ad      	uxthmi	r5, r5
 8005430:	2f6f      	cmp	r7, #111	@ 0x6f
 8005432:	4852      	ldr	r0, [pc, #328]	@ (800557c <_printf_i+0x234>)
 8005434:	6033      	str	r3, [r6, #0]
 8005436:	bf14      	ite	ne
 8005438:	230a      	movne	r3, #10
 800543a:	2308      	moveq	r3, #8
 800543c:	2100      	movs	r1, #0
 800543e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8005442:	6866      	ldr	r6, [r4, #4]
 8005444:	60a6      	str	r6, [r4, #8]
 8005446:	2e00      	cmp	r6, #0
 8005448:	db05      	blt.n	8005456 <_printf_i+0x10e>
 800544a:	6821      	ldr	r1, [r4, #0]
 800544c:	432e      	orrs	r6, r5
 800544e:	f021 0104 	bic.w	r1, r1, #4
 8005452:	6021      	str	r1, [r4, #0]
 8005454:	d04b      	beq.n	80054ee <_printf_i+0x1a6>
 8005456:	4616      	mov	r6, r2
 8005458:	fbb5 f1f3 	udiv	r1, r5, r3
 800545c:	fb03 5711 	mls	r7, r3, r1, r5
 8005460:	5dc7      	ldrb	r7, [r0, r7]
 8005462:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8005466:	462f      	mov	r7, r5
 8005468:	42bb      	cmp	r3, r7
 800546a:	460d      	mov	r5, r1
 800546c:	d9f4      	bls.n	8005458 <_printf_i+0x110>
 800546e:	2b08      	cmp	r3, #8
 8005470:	d10b      	bne.n	800548a <_printf_i+0x142>
 8005472:	6823      	ldr	r3, [r4, #0]
 8005474:	07df      	lsls	r7, r3, #31
 8005476:	d508      	bpl.n	800548a <_printf_i+0x142>
 8005478:	6923      	ldr	r3, [r4, #16]
 800547a:	6861      	ldr	r1, [r4, #4]
 800547c:	4299      	cmp	r1, r3
 800547e:	bfde      	ittt	le
 8005480:	2330      	movle	r3, #48	@ 0x30
 8005482:	f806 3c01 	strble.w	r3, [r6, #-1]
 8005486:	f106 36ff 	addle.w	r6, r6, #4294967295
 800548a:	1b92      	subs	r2, r2, r6
 800548c:	6122      	str	r2, [r4, #16]
 800548e:	f8cd a000 	str.w	sl, [sp]
 8005492:	464b      	mov	r3, r9
 8005494:	aa03      	add	r2, sp, #12
 8005496:	4621      	mov	r1, r4
 8005498:	4640      	mov	r0, r8
 800549a:	f7ff fee7 	bl	800526c <_printf_common>
 800549e:	3001      	adds	r0, #1
 80054a0:	d14a      	bne.n	8005538 <_printf_i+0x1f0>
 80054a2:	f04f 30ff 	mov.w	r0, #4294967295
 80054a6:	b004      	add	sp, #16
 80054a8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80054ac:	6823      	ldr	r3, [r4, #0]
 80054ae:	f043 0320 	orr.w	r3, r3, #32
 80054b2:	6023      	str	r3, [r4, #0]
 80054b4:	4832      	ldr	r0, [pc, #200]	@ (8005580 <_printf_i+0x238>)
 80054b6:	2778      	movs	r7, #120	@ 0x78
 80054b8:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80054bc:	6823      	ldr	r3, [r4, #0]
 80054be:	6831      	ldr	r1, [r6, #0]
 80054c0:	061f      	lsls	r7, r3, #24
 80054c2:	f851 5b04 	ldr.w	r5, [r1], #4
 80054c6:	d402      	bmi.n	80054ce <_printf_i+0x186>
 80054c8:	065f      	lsls	r7, r3, #25
 80054ca:	bf48      	it	mi
 80054cc:	b2ad      	uxthmi	r5, r5
 80054ce:	6031      	str	r1, [r6, #0]
 80054d0:	07d9      	lsls	r1, r3, #31
 80054d2:	bf44      	itt	mi
 80054d4:	f043 0320 	orrmi.w	r3, r3, #32
 80054d8:	6023      	strmi	r3, [r4, #0]
 80054da:	b11d      	cbz	r5, 80054e4 <_printf_i+0x19c>
 80054dc:	2310      	movs	r3, #16
 80054de:	e7ad      	b.n	800543c <_printf_i+0xf4>
 80054e0:	4826      	ldr	r0, [pc, #152]	@ (800557c <_printf_i+0x234>)
 80054e2:	e7e9      	b.n	80054b8 <_printf_i+0x170>
 80054e4:	6823      	ldr	r3, [r4, #0]
 80054e6:	f023 0320 	bic.w	r3, r3, #32
 80054ea:	6023      	str	r3, [r4, #0]
 80054ec:	e7f6      	b.n	80054dc <_printf_i+0x194>
 80054ee:	4616      	mov	r6, r2
 80054f0:	e7bd      	b.n	800546e <_printf_i+0x126>
 80054f2:	6833      	ldr	r3, [r6, #0]
 80054f4:	6825      	ldr	r5, [r4, #0]
 80054f6:	6961      	ldr	r1, [r4, #20]
 80054f8:	1d18      	adds	r0, r3, #4
 80054fa:	6030      	str	r0, [r6, #0]
 80054fc:	062e      	lsls	r6, r5, #24
 80054fe:	681b      	ldr	r3, [r3, #0]
 8005500:	d501      	bpl.n	8005506 <_printf_i+0x1be>
 8005502:	6019      	str	r1, [r3, #0]
 8005504:	e002      	b.n	800550c <_printf_i+0x1c4>
 8005506:	0668      	lsls	r0, r5, #25
 8005508:	d5fb      	bpl.n	8005502 <_printf_i+0x1ba>
 800550a:	8019      	strh	r1, [r3, #0]
 800550c:	2300      	movs	r3, #0
 800550e:	6123      	str	r3, [r4, #16]
 8005510:	4616      	mov	r6, r2
 8005512:	e7bc      	b.n	800548e <_printf_i+0x146>
 8005514:	6833      	ldr	r3, [r6, #0]
 8005516:	1d1a      	adds	r2, r3, #4
 8005518:	6032      	str	r2, [r6, #0]
 800551a:	681e      	ldr	r6, [r3, #0]
 800551c:	6862      	ldr	r2, [r4, #4]
 800551e:	2100      	movs	r1, #0
 8005520:	4630      	mov	r0, r6
 8005522:	f7fa fe75 	bl	8000210 <memchr>
 8005526:	b108      	cbz	r0, 800552c <_printf_i+0x1e4>
 8005528:	1b80      	subs	r0, r0, r6
 800552a:	6060      	str	r0, [r4, #4]
 800552c:	6863      	ldr	r3, [r4, #4]
 800552e:	6123      	str	r3, [r4, #16]
 8005530:	2300      	movs	r3, #0
 8005532:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005536:	e7aa      	b.n	800548e <_printf_i+0x146>
 8005538:	6923      	ldr	r3, [r4, #16]
 800553a:	4632      	mov	r2, r6
 800553c:	4649      	mov	r1, r9
 800553e:	4640      	mov	r0, r8
 8005540:	47d0      	blx	sl
 8005542:	3001      	adds	r0, #1
 8005544:	d0ad      	beq.n	80054a2 <_printf_i+0x15a>
 8005546:	6823      	ldr	r3, [r4, #0]
 8005548:	079b      	lsls	r3, r3, #30
 800554a:	d413      	bmi.n	8005574 <_printf_i+0x22c>
 800554c:	68e0      	ldr	r0, [r4, #12]
 800554e:	9b03      	ldr	r3, [sp, #12]
 8005550:	4298      	cmp	r0, r3
 8005552:	bfb8      	it	lt
 8005554:	4618      	movlt	r0, r3
 8005556:	e7a6      	b.n	80054a6 <_printf_i+0x15e>
 8005558:	2301      	movs	r3, #1
 800555a:	4632      	mov	r2, r6
 800555c:	4649      	mov	r1, r9
 800555e:	4640      	mov	r0, r8
 8005560:	47d0      	blx	sl
 8005562:	3001      	adds	r0, #1
 8005564:	d09d      	beq.n	80054a2 <_printf_i+0x15a>
 8005566:	3501      	adds	r5, #1
 8005568:	68e3      	ldr	r3, [r4, #12]
 800556a:	9903      	ldr	r1, [sp, #12]
 800556c:	1a5b      	subs	r3, r3, r1
 800556e:	42ab      	cmp	r3, r5
 8005570:	dcf2      	bgt.n	8005558 <_printf_i+0x210>
 8005572:	e7eb      	b.n	800554c <_printf_i+0x204>
 8005574:	2500      	movs	r5, #0
 8005576:	f104 0619 	add.w	r6, r4, #25
 800557a:	e7f5      	b.n	8005568 <_printf_i+0x220>
 800557c:	08005f62 	.word	0x08005f62
 8005580:	08005f73 	.word	0x08005f73

08005584 <__sflush_r>:
 8005584:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8005588:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800558c:	0716      	lsls	r6, r2, #28
 800558e:	4605      	mov	r5, r0
 8005590:	460c      	mov	r4, r1
 8005592:	d454      	bmi.n	800563e <__sflush_r+0xba>
 8005594:	684b      	ldr	r3, [r1, #4]
 8005596:	2b00      	cmp	r3, #0
 8005598:	dc02      	bgt.n	80055a0 <__sflush_r+0x1c>
 800559a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800559c:	2b00      	cmp	r3, #0
 800559e:	dd48      	ble.n	8005632 <__sflush_r+0xae>
 80055a0:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80055a2:	2e00      	cmp	r6, #0
 80055a4:	d045      	beq.n	8005632 <__sflush_r+0xae>
 80055a6:	2300      	movs	r3, #0
 80055a8:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80055ac:	682f      	ldr	r7, [r5, #0]
 80055ae:	6a21      	ldr	r1, [r4, #32]
 80055b0:	602b      	str	r3, [r5, #0]
 80055b2:	d030      	beq.n	8005616 <__sflush_r+0x92>
 80055b4:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80055b6:	89a3      	ldrh	r3, [r4, #12]
 80055b8:	0759      	lsls	r1, r3, #29
 80055ba:	d505      	bpl.n	80055c8 <__sflush_r+0x44>
 80055bc:	6863      	ldr	r3, [r4, #4]
 80055be:	1ad2      	subs	r2, r2, r3
 80055c0:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80055c2:	b10b      	cbz	r3, 80055c8 <__sflush_r+0x44>
 80055c4:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80055c6:	1ad2      	subs	r2, r2, r3
 80055c8:	2300      	movs	r3, #0
 80055ca:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80055cc:	6a21      	ldr	r1, [r4, #32]
 80055ce:	4628      	mov	r0, r5
 80055d0:	47b0      	blx	r6
 80055d2:	1c43      	adds	r3, r0, #1
 80055d4:	89a3      	ldrh	r3, [r4, #12]
 80055d6:	d106      	bne.n	80055e6 <__sflush_r+0x62>
 80055d8:	6829      	ldr	r1, [r5, #0]
 80055da:	291d      	cmp	r1, #29
 80055dc:	d82b      	bhi.n	8005636 <__sflush_r+0xb2>
 80055de:	4a2a      	ldr	r2, [pc, #168]	@ (8005688 <__sflush_r+0x104>)
 80055e0:	40ca      	lsrs	r2, r1
 80055e2:	07d6      	lsls	r6, r2, #31
 80055e4:	d527      	bpl.n	8005636 <__sflush_r+0xb2>
 80055e6:	2200      	movs	r2, #0
 80055e8:	6062      	str	r2, [r4, #4]
 80055ea:	04d9      	lsls	r1, r3, #19
 80055ec:	6922      	ldr	r2, [r4, #16]
 80055ee:	6022      	str	r2, [r4, #0]
 80055f0:	d504      	bpl.n	80055fc <__sflush_r+0x78>
 80055f2:	1c42      	adds	r2, r0, #1
 80055f4:	d101      	bne.n	80055fa <__sflush_r+0x76>
 80055f6:	682b      	ldr	r3, [r5, #0]
 80055f8:	b903      	cbnz	r3, 80055fc <__sflush_r+0x78>
 80055fa:	6560      	str	r0, [r4, #84]	@ 0x54
 80055fc:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80055fe:	602f      	str	r7, [r5, #0]
 8005600:	b1b9      	cbz	r1, 8005632 <__sflush_r+0xae>
 8005602:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8005606:	4299      	cmp	r1, r3
 8005608:	d002      	beq.n	8005610 <__sflush_r+0x8c>
 800560a:	4628      	mov	r0, r5
 800560c:	f7ff fbd6 	bl	8004dbc <_free_r>
 8005610:	2300      	movs	r3, #0
 8005612:	6363      	str	r3, [r4, #52]	@ 0x34
 8005614:	e00d      	b.n	8005632 <__sflush_r+0xae>
 8005616:	2301      	movs	r3, #1
 8005618:	4628      	mov	r0, r5
 800561a:	47b0      	blx	r6
 800561c:	4602      	mov	r2, r0
 800561e:	1c50      	adds	r0, r2, #1
 8005620:	d1c9      	bne.n	80055b6 <__sflush_r+0x32>
 8005622:	682b      	ldr	r3, [r5, #0]
 8005624:	2b00      	cmp	r3, #0
 8005626:	d0c6      	beq.n	80055b6 <__sflush_r+0x32>
 8005628:	2b1d      	cmp	r3, #29
 800562a:	d001      	beq.n	8005630 <__sflush_r+0xac>
 800562c:	2b16      	cmp	r3, #22
 800562e:	d11e      	bne.n	800566e <__sflush_r+0xea>
 8005630:	602f      	str	r7, [r5, #0]
 8005632:	2000      	movs	r0, #0
 8005634:	e022      	b.n	800567c <__sflush_r+0xf8>
 8005636:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800563a:	b21b      	sxth	r3, r3
 800563c:	e01b      	b.n	8005676 <__sflush_r+0xf2>
 800563e:	690f      	ldr	r7, [r1, #16]
 8005640:	2f00      	cmp	r7, #0
 8005642:	d0f6      	beq.n	8005632 <__sflush_r+0xae>
 8005644:	0793      	lsls	r3, r2, #30
 8005646:	680e      	ldr	r6, [r1, #0]
 8005648:	bf08      	it	eq
 800564a:	694b      	ldreq	r3, [r1, #20]
 800564c:	600f      	str	r7, [r1, #0]
 800564e:	bf18      	it	ne
 8005650:	2300      	movne	r3, #0
 8005652:	eba6 0807 	sub.w	r8, r6, r7
 8005656:	608b      	str	r3, [r1, #8]
 8005658:	f1b8 0f00 	cmp.w	r8, #0
 800565c:	dde9      	ble.n	8005632 <__sflush_r+0xae>
 800565e:	6a21      	ldr	r1, [r4, #32]
 8005660:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8005662:	4643      	mov	r3, r8
 8005664:	463a      	mov	r2, r7
 8005666:	4628      	mov	r0, r5
 8005668:	47b0      	blx	r6
 800566a:	2800      	cmp	r0, #0
 800566c:	dc08      	bgt.n	8005680 <__sflush_r+0xfc>
 800566e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005672:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005676:	81a3      	strh	r3, [r4, #12]
 8005678:	f04f 30ff 	mov.w	r0, #4294967295
 800567c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005680:	4407      	add	r7, r0
 8005682:	eba8 0800 	sub.w	r8, r8, r0
 8005686:	e7e7      	b.n	8005658 <__sflush_r+0xd4>
 8005688:	20400001 	.word	0x20400001

0800568c <_fflush_r>:
 800568c:	b538      	push	{r3, r4, r5, lr}
 800568e:	690b      	ldr	r3, [r1, #16]
 8005690:	4605      	mov	r5, r0
 8005692:	460c      	mov	r4, r1
 8005694:	b913      	cbnz	r3, 800569c <_fflush_r+0x10>
 8005696:	2500      	movs	r5, #0
 8005698:	4628      	mov	r0, r5
 800569a:	bd38      	pop	{r3, r4, r5, pc}
 800569c:	b118      	cbz	r0, 80056a6 <_fflush_r+0x1a>
 800569e:	6a03      	ldr	r3, [r0, #32]
 80056a0:	b90b      	cbnz	r3, 80056a6 <_fflush_r+0x1a>
 80056a2:	f7ff f9e5 	bl	8004a70 <__sinit>
 80056a6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80056aa:	2b00      	cmp	r3, #0
 80056ac:	d0f3      	beq.n	8005696 <_fflush_r+0xa>
 80056ae:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80056b0:	07d0      	lsls	r0, r2, #31
 80056b2:	d404      	bmi.n	80056be <_fflush_r+0x32>
 80056b4:	0599      	lsls	r1, r3, #22
 80056b6:	d402      	bmi.n	80056be <_fflush_r+0x32>
 80056b8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80056ba:	f7ff fb5e 	bl	8004d7a <__retarget_lock_acquire_recursive>
 80056be:	4628      	mov	r0, r5
 80056c0:	4621      	mov	r1, r4
 80056c2:	f7ff ff5f 	bl	8005584 <__sflush_r>
 80056c6:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80056c8:	07da      	lsls	r2, r3, #31
 80056ca:	4605      	mov	r5, r0
 80056cc:	d4e4      	bmi.n	8005698 <_fflush_r+0xc>
 80056ce:	89a3      	ldrh	r3, [r4, #12]
 80056d0:	059b      	lsls	r3, r3, #22
 80056d2:	d4e1      	bmi.n	8005698 <_fflush_r+0xc>
 80056d4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80056d6:	f7ff fb51 	bl	8004d7c <__retarget_lock_release_recursive>
 80056da:	e7dd      	b.n	8005698 <_fflush_r+0xc>

080056dc <fiprintf>:
 80056dc:	b40e      	push	{r1, r2, r3}
 80056de:	b503      	push	{r0, r1, lr}
 80056e0:	4601      	mov	r1, r0
 80056e2:	ab03      	add	r3, sp, #12
 80056e4:	4805      	ldr	r0, [pc, #20]	@ (80056fc <fiprintf+0x20>)
 80056e6:	f853 2b04 	ldr.w	r2, [r3], #4
 80056ea:	6800      	ldr	r0, [r0, #0]
 80056ec:	9301      	str	r3, [sp, #4]
 80056ee:	f000 f89d 	bl	800582c <_vfiprintf_r>
 80056f2:	b002      	add	sp, #8
 80056f4:	f85d eb04 	ldr.w	lr, [sp], #4
 80056f8:	b003      	add	sp, #12
 80056fa:	4770      	bx	lr
 80056fc:	20000058 	.word	0x20000058

08005700 <memmove>:
 8005700:	4288      	cmp	r0, r1
 8005702:	b510      	push	{r4, lr}
 8005704:	eb01 0402 	add.w	r4, r1, r2
 8005708:	d902      	bls.n	8005710 <memmove+0x10>
 800570a:	4284      	cmp	r4, r0
 800570c:	4623      	mov	r3, r4
 800570e:	d807      	bhi.n	8005720 <memmove+0x20>
 8005710:	1e43      	subs	r3, r0, #1
 8005712:	42a1      	cmp	r1, r4
 8005714:	d008      	beq.n	8005728 <memmove+0x28>
 8005716:	f811 2b01 	ldrb.w	r2, [r1], #1
 800571a:	f803 2f01 	strb.w	r2, [r3, #1]!
 800571e:	e7f8      	b.n	8005712 <memmove+0x12>
 8005720:	4402      	add	r2, r0
 8005722:	4601      	mov	r1, r0
 8005724:	428a      	cmp	r2, r1
 8005726:	d100      	bne.n	800572a <memmove+0x2a>
 8005728:	bd10      	pop	{r4, pc}
 800572a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800572e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8005732:	e7f7      	b.n	8005724 <memmove+0x24>

08005734 <_sbrk_r>:
 8005734:	b538      	push	{r3, r4, r5, lr}
 8005736:	4d06      	ldr	r5, [pc, #24]	@ (8005750 <_sbrk_r+0x1c>)
 8005738:	2300      	movs	r3, #0
 800573a:	4604      	mov	r4, r0
 800573c:	4608      	mov	r0, r1
 800573e:	602b      	str	r3, [r5, #0]
 8005740:	f7fb fd48 	bl	80011d4 <_sbrk>
 8005744:	1c43      	adds	r3, r0, #1
 8005746:	d102      	bne.n	800574e <_sbrk_r+0x1a>
 8005748:	682b      	ldr	r3, [r5, #0]
 800574a:	b103      	cbz	r3, 800574e <_sbrk_r+0x1a>
 800574c:	6023      	str	r3, [r4, #0]
 800574e:	bd38      	pop	{r3, r4, r5, pc}
 8005750:	200003cc 	.word	0x200003cc

08005754 <memcpy>:
 8005754:	440a      	add	r2, r1
 8005756:	4291      	cmp	r1, r2
 8005758:	f100 33ff 	add.w	r3, r0, #4294967295
 800575c:	d100      	bne.n	8005760 <memcpy+0xc>
 800575e:	4770      	bx	lr
 8005760:	b510      	push	{r4, lr}
 8005762:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005766:	f803 4f01 	strb.w	r4, [r3, #1]!
 800576a:	4291      	cmp	r1, r2
 800576c:	d1f9      	bne.n	8005762 <memcpy+0xe>
 800576e:	bd10      	pop	{r4, pc}

08005770 <abort>:
 8005770:	b508      	push	{r3, lr}
 8005772:	2006      	movs	r0, #6
 8005774:	f000 fa2e 	bl	8005bd4 <raise>
 8005778:	2001      	movs	r0, #1
 800577a:	f7fb fcb3 	bl	80010e4 <_exit>

0800577e <_realloc_r>:
 800577e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005782:	4607      	mov	r7, r0
 8005784:	4614      	mov	r4, r2
 8005786:	460d      	mov	r5, r1
 8005788:	b921      	cbnz	r1, 8005794 <_realloc_r+0x16>
 800578a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800578e:	4611      	mov	r1, r2
 8005790:	f7ff bb88 	b.w	8004ea4 <_malloc_r>
 8005794:	b92a      	cbnz	r2, 80057a2 <_realloc_r+0x24>
 8005796:	f7ff fb11 	bl	8004dbc <_free_r>
 800579a:	4625      	mov	r5, r4
 800579c:	4628      	mov	r0, r5
 800579e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80057a2:	f000 fa33 	bl	8005c0c <_malloc_usable_size_r>
 80057a6:	4284      	cmp	r4, r0
 80057a8:	4606      	mov	r6, r0
 80057aa:	d802      	bhi.n	80057b2 <_realloc_r+0x34>
 80057ac:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80057b0:	d8f4      	bhi.n	800579c <_realloc_r+0x1e>
 80057b2:	4621      	mov	r1, r4
 80057b4:	4638      	mov	r0, r7
 80057b6:	f7ff fb75 	bl	8004ea4 <_malloc_r>
 80057ba:	4680      	mov	r8, r0
 80057bc:	b908      	cbnz	r0, 80057c2 <_realloc_r+0x44>
 80057be:	4645      	mov	r5, r8
 80057c0:	e7ec      	b.n	800579c <_realloc_r+0x1e>
 80057c2:	42b4      	cmp	r4, r6
 80057c4:	4622      	mov	r2, r4
 80057c6:	4629      	mov	r1, r5
 80057c8:	bf28      	it	cs
 80057ca:	4632      	movcs	r2, r6
 80057cc:	f7ff ffc2 	bl	8005754 <memcpy>
 80057d0:	4629      	mov	r1, r5
 80057d2:	4638      	mov	r0, r7
 80057d4:	f7ff faf2 	bl	8004dbc <_free_r>
 80057d8:	e7f1      	b.n	80057be <_realloc_r+0x40>

080057da <__sfputc_r>:
 80057da:	6893      	ldr	r3, [r2, #8]
 80057dc:	3b01      	subs	r3, #1
 80057de:	2b00      	cmp	r3, #0
 80057e0:	b410      	push	{r4}
 80057e2:	6093      	str	r3, [r2, #8]
 80057e4:	da08      	bge.n	80057f8 <__sfputc_r+0x1e>
 80057e6:	6994      	ldr	r4, [r2, #24]
 80057e8:	42a3      	cmp	r3, r4
 80057ea:	db01      	blt.n	80057f0 <__sfputc_r+0x16>
 80057ec:	290a      	cmp	r1, #10
 80057ee:	d103      	bne.n	80057f8 <__sfputc_r+0x1e>
 80057f0:	f85d 4b04 	ldr.w	r4, [sp], #4
 80057f4:	f000 b932 	b.w	8005a5c <__swbuf_r>
 80057f8:	6813      	ldr	r3, [r2, #0]
 80057fa:	1c58      	adds	r0, r3, #1
 80057fc:	6010      	str	r0, [r2, #0]
 80057fe:	7019      	strb	r1, [r3, #0]
 8005800:	4608      	mov	r0, r1
 8005802:	f85d 4b04 	ldr.w	r4, [sp], #4
 8005806:	4770      	bx	lr

08005808 <__sfputs_r>:
 8005808:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800580a:	4606      	mov	r6, r0
 800580c:	460f      	mov	r7, r1
 800580e:	4614      	mov	r4, r2
 8005810:	18d5      	adds	r5, r2, r3
 8005812:	42ac      	cmp	r4, r5
 8005814:	d101      	bne.n	800581a <__sfputs_r+0x12>
 8005816:	2000      	movs	r0, #0
 8005818:	e007      	b.n	800582a <__sfputs_r+0x22>
 800581a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800581e:	463a      	mov	r2, r7
 8005820:	4630      	mov	r0, r6
 8005822:	f7ff ffda 	bl	80057da <__sfputc_r>
 8005826:	1c43      	adds	r3, r0, #1
 8005828:	d1f3      	bne.n	8005812 <__sfputs_r+0xa>
 800582a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800582c <_vfiprintf_r>:
 800582c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005830:	460d      	mov	r5, r1
 8005832:	b09d      	sub	sp, #116	@ 0x74
 8005834:	4614      	mov	r4, r2
 8005836:	4698      	mov	r8, r3
 8005838:	4606      	mov	r6, r0
 800583a:	b118      	cbz	r0, 8005844 <_vfiprintf_r+0x18>
 800583c:	6a03      	ldr	r3, [r0, #32]
 800583e:	b90b      	cbnz	r3, 8005844 <_vfiprintf_r+0x18>
 8005840:	f7ff f916 	bl	8004a70 <__sinit>
 8005844:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8005846:	07d9      	lsls	r1, r3, #31
 8005848:	d405      	bmi.n	8005856 <_vfiprintf_r+0x2a>
 800584a:	89ab      	ldrh	r3, [r5, #12]
 800584c:	059a      	lsls	r2, r3, #22
 800584e:	d402      	bmi.n	8005856 <_vfiprintf_r+0x2a>
 8005850:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8005852:	f7ff fa92 	bl	8004d7a <__retarget_lock_acquire_recursive>
 8005856:	89ab      	ldrh	r3, [r5, #12]
 8005858:	071b      	lsls	r3, r3, #28
 800585a:	d501      	bpl.n	8005860 <_vfiprintf_r+0x34>
 800585c:	692b      	ldr	r3, [r5, #16]
 800585e:	b99b      	cbnz	r3, 8005888 <_vfiprintf_r+0x5c>
 8005860:	4629      	mov	r1, r5
 8005862:	4630      	mov	r0, r6
 8005864:	f000 f938 	bl	8005ad8 <__swsetup_r>
 8005868:	b170      	cbz	r0, 8005888 <_vfiprintf_r+0x5c>
 800586a:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800586c:	07dc      	lsls	r4, r3, #31
 800586e:	d504      	bpl.n	800587a <_vfiprintf_r+0x4e>
 8005870:	f04f 30ff 	mov.w	r0, #4294967295
 8005874:	b01d      	add	sp, #116	@ 0x74
 8005876:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800587a:	89ab      	ldrh	r3, [r5, #12]
 800587c:	0598      	lsls	r0, r3, #22
 800587e:	d4f7      	bmi.n	8005870 <_vfiprintf_r+0x44>
 8005880:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8005882:	f7ff fa7b 	bl	8004d7c <__retarget_lock_release_recursive>
 8005886:	e7f3      	b.n	8005870 <_vfiprintf_r+0x44>
 8005888:	2300      	movs	r3, #0
 800588a:	9309      	str	r3, [sp, #36]	@ 0x24
 800588c:	2320      	movs	r3, #32
 800588e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8005892:	f8cd 800c 	str.w	r8, [sp, #12]
 8005896:	2330      	movs	r3, #48	@ 0x30
 8005898:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8005a48 <_vfiprintf_r+0x21c>
 800589c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80058a0:	f04f 0901 	mov.w	r9, #1
 80058a4:	4623      	mov	r3, r4
 80058a6:	469a      	mov	sl, r3
 80058a8:	f813 2b01 	ldrb.w	r2, [r3], #1
 80058ac:	b10a      	cbz	r2, 80058b2 <_vfiprintf_r+0x86>
 80058ae:	2a25      	cmp	r2, #37	@ 0x25
 80058b0:	d1f9      	bne.n	80058a6 <_vfiprintf_r+0x7a>
 80058b2:	ebba 0b04 	subs.w	fp, sl, r4
 80058b6:	d00b      	beq.n	80058d0 <_vfiprintf_r+0xa4>
 80058b8:	465b      	mov	r3, fp
 80058ba:	4622      	mov	r2, r4
 80058bc:	4629      	mov	r1, r5
 80058be:	4630      	mov	r0, r6
 80058c0:	f7ff ffa2 	bl	8005808 <__sfputs_r>
 80058c4:	3001      	adds	r0, #1
 80058c6:	f000 80a7 	beq.w	8005a18 <_vfiprintf_r+0x1ec>
 80058ca:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80058cc:	445a      	add	r2, fp
 80058ce:	9209      	str	r2, [sp, #36]	@ 0x24
 80058d0:	f89a 3000 	ldrb.w	r3, [sl]
 80058d4:	2b00      	cmp	r3, #0
 80058d6:	f000 809f 	beq.w	8005a18 <_vfiprintf_r+0x1ec>
 80058da:	2300      	movs	r3, #0
 80058dc:	f04f 32ff 	mov.w	r2, #4294967295
 80058e0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80058e4:	f10a 0a01 	add.w	sl, sl, #1
 80058e8:	9304      	str	r3, [sp, #16]
 80058ea:	9307      	str	r3, [sp, #28]
 80058ec:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80058f0:	931a      	str	r3, [sp, #104]	@ 0x68
 80058f2:	4654      	mov	r4, sl
 80058f4:	2205      	movs	r2, #5
 80058f6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80058fa:	4853      	ldr	r0, [pc, #332]	@ (8005a48 <_vfiprintf_r+0x21c>)
 80058fc:	f7fa fc88 	bl	8000210 <memchr>
 8005900:	9a04      	ldr	r2, [sp, #16]
 8005902:	b9d8      	cbnz	r0, 800593c <_vfiprintf_r+0x110>
 8005904:	06d1      	lsls	r1, r2, #27
 8005906:	bf44      	itt	mi
 8005908:	2320      	movmi	r3, #32
 800590a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800590e:	0713      	lsls	r3, r2, #28
 8005910:	bf44      	itt	mi
 8005912:	232b      	movmi	r3, #43	@ 0x2b
 8005914:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8005918:	f89a 3000 	ldrb.w	r3, [sl]
 800591c:	2b2a      	cmp	r3, #42	@ 0x2a
 800591e:	d015      	beq.n	800594c <_vfiprintf_r+0x120>
 8005920:	9a07      	ldr	r2, [sp, #28]
 8005922:	4654      	mov	r4, sl
 8005924:	2000      	movs	r0, #0
 8005926:	f04f 0c0a 	mov.w	ip, #10
 800592a:	4621      	mov	r1, r4
 800592c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005930:	3b30      	subs	r3, #48	@ 0x30
 8005932:	2b09      	cmp	r3, #9
 8005934:	d94b      	bls.n	80059ce <_vfiprintf_r+0x1a2>
 8005936:	b1b0      	cbz	r0, 8005966 <_vfiprintf_r+0x13a>
 8005938:	9207      	str	r2, [sp, #28]
 800593a:	e014      	b.n	8005966 <_vfiprintf_r+0x13a>
 800593c:	eba0 0308 	sub.w	r3, r0, r8
 8005940:	fa09 f303 	lsl.w	r3, r9, r3
 8005944:	4313      	orrs	r3, r2
 8005946:	9304      	str	r3, [sp, #16]
 8005948:	46a2      	mov	sl, r4
 800594a:	e7d2      	b.n	80058f2 <_vfiprintf_r+0xc6>
 800594c:	9b03      	ldr	r3, [sp, #12]
 800594e:	1d19      	adds	r1, r3, #4
 8005950:	681b      	ldr	r3, [r3, #0]
 8005952:	9103      	str	r1, [sp, #12]
 8005954:	2b00      	cmp	r3, #0
 8005956:	bfbb      	ittet	lt
 8005958:	425b      	neglt	r3, r3
 800595a:	f042 0202 	orrlt.w	r2, r2, #2
 800595e:	9307      	strge	r3, [sp, #28]
 8005960:	9307      	strlt	r3, [sp, #28]
 8005962:	bfb8      	it	lt
 8005964:	9204      	strlt	r2, [sp, #16]
 8005966:	7823      	ldrb	r3, [r4, #0]
 8005968:	2b2e      	cmp	r3, #46	@ 0x2e
 800596a:	d10a      	bne.n	8005982 <_vfiprintf_r+0x156>
 800596c:	7863      	ldrb	r3, [r4, #1]
 800596e:	2b2a      	cmp	r3, #42	@ 0x2a
 8005970:	d132      	bne.n	80059d8 <_vfiprintf_r+0x1ac>
 8005972:	9b03      	ldr	r3, [sp, #12]
 8005974:	1d1a      	adds	r2, r3, #4
 8005976:	681b      	ldr	r3, [r3, #0]
 8005978:	9203      	str	r2, [sp, #12]
 800597a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800597e:	3402      	adds	r4, #2
 8005980:	9305      	str	r3, [sp, #20]
 8005982:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8005a58 <_vfiprintf_r+0x22c>
 8005986:	7821      	ldrb	r1, [r4, #0]
 8005988:	2203      	movs	r2, #3
 800598a:	4650      	mov	r0, sl
 800598c:	f7fa fc40 	bl	8000210 <memchr>
 8005990:	b138      	cbz	r0, 80059a2 <_vfiprintf_r+0x176>
 8005992:	9b04      	ldr	r3, [sp, #16]
 8005994:	eba0 000a 	sub.w	r0, r0, sl
 8005998:	2240      	movs	r2, #64	@ 0x40
 800599a:	4082      	lsls	r2, r0
 800599c:	4313      	orrs	r3, r2
 800599e:	3401      	adds	r4, #1
 80059a0:	9304      	str	r3, [sp, #16]
 80059a2:	f814 1b01 	ldrb.w	r1, [r4], #1
 80059a6:	4829      	ldr	r0, [pc, #164]	@ (8005a4c <_vfiprintf_r+0x220>)
 80059a8:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80059ac:	2206      	movs	r2, #6
 80059ae:	f7fa fc2f 	bl	8000210 <memchr>
 80059b2:	2800      	cmp	r0, #0
 80059b4:	d03f      	beq.n	8005a36 <_vfiprintf_r+0x20a>
 80059b6:	4b26      	ldr	r3, [pc, #152]	@ (8005a50 <_vfiprintf_r+0x224>)
 80059b8:	bb1b      	cbnz	r3, 8005a02 <_vfiprintf_r+0x1d6>
 80059ba:	9b03      	ldr	r3, [sp, #12]
 80059bc:	3307      	adds	r3, #7
 80059be:	f023 0307 	bic.w	r3, r3, #7
 80059c2:	3308      	adds	r3, #8
 80059c4:	9303      	str	r3, [sp, #12]
 80059c6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80059c8:	443b      	add	r3, r7
 80059ca:	9309      	str	r3, [sp, #36]	@ 0x24
 80059cc:	e76a      	b.n	80058a4 <_vfiprintf_r+0x78>
 80059ce:	fb0c 3202 	mla	r2, ip, r2, r3
 80059d2:	460c      	mov	r4, r1
 80059d4:	2001      	movs	r0, #1
 80059d6:	e7a8      	b.n	800592a <_vfiprintf_r+0xfe>
 80059d8:	2300      	movs	r3, #0
 80059da:	3401      	adds	r4, #1
 80059dc:	9305      	str	r3, [sp, #20]
 80059de:	4619      	mov	r1, r3
 80059e0:	f04f 0c0a 	mov.w	ip, #10
 80059e4:	4620      	mov	r0, r4
 80059e6:	f810 2b01 	ldrb.w	r2, [r0], #1
 80059ea:	3a30      	subs	r2, #48	@ 0x30
 80059ec:	2a09      	cmp	r2, #9
 80059ee:	d903      	bls.n	80059f8 <_vfiprintf_r+0x1cc>
 80059f0:	2b00      	cmp	r3, #0
 80059f2:	d0c6      	beq.n	8005982 <_vfiprintf_r+0x156>
 80059f4:	9105      	str	r1, [sp, #20]
 80059f6:	e7c4      	b.n	8005982 <_vfiprintf_r+0x156>
 80059f8:	fb0c 2101 	mla	r1, ip, r1, r2
 80059fc:	4604      	mov	r4, r0
 80059fe:	2301      	movs	r3, #1
 8005a00:	e7f0      	b.n	80059e4 <_vfiprintf_r+0x1b8>
 8005a02:	ab03      	add	r3, sp, #12
 8005a04:	9300      	str	r3, [sp, #0]
 8005a06:	462a      	mov	r2, r5
 8005a08:	4b12      	ldr	r3, [pc, #72]	@ (8005a54 <_vfiprintf_r+0x228>)
 8005a0a:	a904      	add	r1, sp, #16
 8005a0c:	4630      	mov	r0, r6
 8005a0e:	f3af 8000 	nop.w
 8005a12:	4607      	mov	r7, r0
 8005a14:	1c78      	adds	r0, r7, #1
 8005a16:	d1d6      	bne.n	80059c6 <_vfiprintf_r+0x19a>
 8005a18:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8005a1a:	07d9      	lsls	r1, r3, #31
 8005a1c:	d405      	bmi.n	8005a2a <_vfiprintf_r+0x1fe>
 8005a1e:	89ab      	ldrh	r3, [r5, #12]
 8005a20:	059a      	lsls	r2, r3, #22
 8005a22:	d402      	bmi.n	8005a2a <_vfiprintf_r+0x1fe>
 8005a24:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8005a26:	f7ff f9a9 	bl	8004d7c <__retarget_lock_release_recursive>
 8005a2a:	89ab      	ldrh	r3, [r5, #12]
 8005a2c:	065b      	lsls	r3, r3, #25
 8005a2e:	f53f af1f 	bmi.w	8005870 <_vfiprintf_r+0x44>
 8005a32:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8005a34:	e71e      	b.n	8005874 <_vfiprintf_r+0x48>
 8005a36:	ab03      	add	r3, sp, #12
 8005a38:	9300      	str	r3, [sp, #0]
 8005a3a:	462a      	mov	r2, r5
 8005a3c:	4b05      	ldr	r3, [pc, #20]	@ (8005a54 <_vfiprintf_r+0x228>)
 8005a3e:	a904      	add	r1, sp, #16
 8005a40:	4630      	mov	r0, r6
 8005a42:	f7ff fc81 	bl	8005348 <_printf_i>
 8005a46:	e7e4      	b.n	8005a12 <_vfiprintf_r+0x1e6>
 8005a48:	08005f51 	.word	0x08005f51
 8005a4c:	08005f5b 	.word	0x08005f5b
 8005a50:	00000000 	.word	0x00000000
 8005a54:	08005809 	.word	0x08005809
 8005a58:	08005f57 	.word	0x08005f57

08005a5c <__swbuf_r>:
 8005a5c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005a5e:	460e      	mov	r6, r1
 8005a60:	4614      	mov	r4, r2
 8005a62:	4605      	mov	r5, r0
 8005a64:	b118      	cbz	r0, 8005a6e <__swbuf_r+0x12>
 8005a66:	6a03      	ldr	r3, [r0, #32]
 8005a68:	b90b      	cbnz	r3, 8005a6e <__swbuf_r+0x12>
 8005a6a:	f7ff f801 	bl	8004a70 <__sinit>
 8005a6e:	69a3      	ldr	r3, [r4, #24]
 8005a70:	60a3      	str	r3, [r4, #8]
 8005a72:	89a3      	ldrh	r3, [r4, #12]
 8005a74:	071a      	lsls	r2, r3, #28
 8005a76:	d501      	bpl.n	8005a7c <__swbuf_r+0x20>
 8005a78:	6923      	ldr	r3, [r4, #16]
 8005a7a:	b943      	cbnz	r3, 8005a8e <__swbuf_r+0x32>
 8005a7c:	4621      	mov	r1, r4
 8005a7e:	4628      	mov	r0, r5
 8005a80:	f000 f82a 	bl	8005ad8 <__swsetup_r>
 8005a84:	b118      	cbz	r0, 8005a8e <__swbuf_r+0x32>
 8005a86:	f04f 37ff 	mov.w	r7, #4294967295
 8005a8a:	4638      	mov	r0, r7
 8005a8c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005a8e:	6823      	ldr	r3, [r4, #0]
 8005a90:	6922      	ldr	r2, [r4, #16]
 8005a92:	1a98      	subs	r0, r3, r2
 8005a94:	6963      	ldr	r3, [r4, #20]
 8005a96:	b2f6      	uxtb	r6, r6
 8005a98:	4283      	cmp	r3, r0
 8005a9a:	4637      	mov	r7, r6
 8005a9c:	dc05      	bgt.n	8005aaa <__swbuf_r+0x4e>
 8005a9e:	4621      	mov	r1, r4
 8005aa0:	4628      	mov	r0, r5
 8005aa2:	f7ff fdf3 	bl	800568c <_fflush_r>
 8005aa6:	2800      	cmp	r0, #0
 8005aa8:	d1ed      	bne.n	8005a86 <__swbuf_r+0x2a>
 8005aaa:	68a3      	ldr	r3, [r4, #8]
 8005aac:	3b01      	subs	r3, #1
 8005aae:	60a3      	str	r3, [r4, #8]
 8005ab0:	6823      	ldr	r3, [r4, #0]
 8005ab2:	1c5a      	adds	r2, r3, #1
 8005ab4:	6022      	str	r2, [r4, #0]
 8005ab6:	701e      	strb	r6, [r3, #0]
 8005ab8:	6962      	ldr	r2, [r4, #20]
 8005aba:	1c43      	adds	r3, r0, #1
 8005abc:	429a      	cmp	r2, r3
 8005abe:	d004      	beq.n	8005aca <__swbuf_r+0x6e>
 8005ac0:	89a3      	ldrh	r3, [r4, #12]
 8005ac2:	07db      	lsls	r3, r3, #31
 8005ac4:	d5e1      	bpl.n	8005a8a <__swbuf_r+0x2e>
 8005ac6:	2e0a      	cmp	r6, #10
 8005ac8:	d1df      	bne.n	8005a8a <__swbuf_r+0x2e>
 8005aca:	4621      	mov	r1, r4
 8005acc:	4628      	mov	r0, r5
 8005ace:	f7ff fddd 	bl	800568c <_fflush_r>
 8005ad2:	2800      	cmp	r0, #0
 8005ad4:	d0d9      	beq.n	8005a8a <__swbuf_r+0x2e>
 8005ad6:	e7d6      	b.n	8005a86 <__swbuf_r+0x2a>

08005ad8 <__swsetup_r>:
 8005ad8:	b538      	push	{r3, r4, r5, lr}
 8005ada:	4b29      	ldr	r3, [pc, #164]	@ (8005b80 <__swsetup_r+0xa8>)
 8005adc:	4605      	mov	r5, r0
 8005ade:	6818      	ldr	r0, [r3, #0]
 8005ae0:	460c      	mov	r4, r1
 8005ae2:	b118      	cbz	r0, 8005aec <__swsetup_r+0x14>
 8005ae4:	6a03      	ldr	r3, [r0, #32]
 8005ae6:	b90b      	cbnz	r3, 8005aec <__swsetup_r+0x14>
 8005ae8:	f7fe ffc2 	bl	8004a70 <__sinit>
 8005aec:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005af0:	0719      	lsls	r1, r3, #28
 8005af2:	d422      	bmi.n	8005b3a <__swsetup_r+0x62>
 8005af4:	06da      	lsls	r2, r3, #27
 8005af6:	d407      	bmi.n	8005b08 <__swsetup_r+0x30>
 8005af8:	2209      	movs	r2, #9
 8005afa:	602a      	str	r2, [r5, #0]
 8005afc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005b00:	81a3      	strh	r3, [r4, #12]
 8005b02:	f04f 30ff 	mov.w	r0, #4294967295
 8005b06:	e033      	b.n	8005b70 <__swsetup_r+0x98>
 8005b08:	0758      	lsls	r0, r3, #29
 8005b0a:	d512      	bpl.n	8005b32 <__swsetup_r+0x5a>
 8005b0c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8005b0e:	b141      	cbz	r1, 8005b22 <__swsetup_r+0x4a>
 8005b10:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8005b14:	4299      	cmp	r1, r3
 8005b16:	d002      	beq.n	8005b1e <__swsetup_r+0x46>
 8005b18:	4628      	mov	r0, r5
 8005b1a:	f7ff f94f 	bl	8004dbc <_free_r>
 8005b1e:	2300      	movs	r3, #0
 8005b20:	6363      	str	r3, [r4, #52]	@ 0x34
 8005b22:	89a3      	ldrh	r3, [r4, #12]
 8005b24:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8005b28:	81a3      	strh	r3, [r4, #12]
 8005b2a:	2300      	movs	r3, #0
 8005b2c:	6063      	str	r3, [r4, #4]
 8005b2e:	6923      	ldr	r3, [r4, #16]
 8005b30:	6023      	str	r3, [r4, #0]
 8005b32:	89a3      	ldrh	r3, [r4, #12]
 8005b34:	f043 0308 	orr.w	r3, r3, #8
 8005b38:	81a3      	strh	r3, [r4, #12]
 8005b3a:	6923      	ldr	r3, [r4, #16]
 8005b3c:	b94b      	cbnz	r3, 8005b52 <__swsetup_r+0x7a>
 8005b3e:	89a3      	ldrh	r3, [r4, #12]
 8005b40:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8005b44:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005b48:	d003      	beq.n	8005b52 <__swsetup_r+0x7a>
 8005b4a:	4621      	mov	r1, r4
 8005b4c:	4628      	mov	r0, r5
 8005b4e:	f000 f88b 	bl	8005c68 <__smakebuf_r>
 8005b52:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005b56:	f013 0201 	ands.w	r2, r3, #1
 8005b5a:	d00a      	beq.n	8005b72 <__swsetup_r+0x9a>
 8005b5c:	2200      	movs	r2, #0
 8005b5e:	60a2      	str	r2, [r4, #8]
 8005b60:	6962      	ldr	r2, [r4, #20]
 8005b62:	4252      	negs	r2, r2
 8005b64:	61a2      	str	r2, [r4, #24]
 8005b66:	6922      	ldr	r2, [r4, #16]
 8005b68:	b942      	cbnz	r2, 8005b7c <__swsetup_r+0xa4>
 8005b6a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8005b6e:	d1c5      	bne.n	8005afc <__swsetup_r+0x24>
 8005b70:	bd38      	pop	{r3, r4, r5, pc}
 8005b72:	0799      	lsls	r1, r3, #30
 8005b74:	bf58      	it	pl
 8005b76:	6962      	ldrpl	r2, [r4, #20]
 8005b78:	60a2      	str	r2, [r4, #8]
 8005b7a:	e7f4      	b.n	8005b66 <__swsetup_r+0x8e>
 8005b7c:	2000      	movs	r0, #0
 8005b7e:	e7f7      	b.n	8005b70 <__swsetup_r+0x98>
 8005b80:	20000058 	.word	0x20000058

08005b84 <_raise_r>:
 8005b84:	291f      	cmp	r1, #31
 8005b86:	b538      	push	{r3, r4, r5, lr}
 8005b88:	4605      	mov	r5, r0
 8005b8a:	460c      	mov	r4, r1
 8005b8c:	d904      	bls.n	8005b98 <_raise_r+0x14>
 8005b8e:	2316      	movs	r3, #22
 8005b90:	6003      	str	r3, [r0, #0]
 8005b92:	f04f 30ff 	mov.w	r0, #4294967295
 8005b96:	bd38      	pop	{r3, r4, r5, pc}
 8005b98:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8005b9a:	b112      	cbz	r2, 8005ba2 <_raise_r+0x1e>
 8005b9c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8005ba0:	b94b      	cbnz	r3, 8005bb6 <_raise_r+0x32>
 8005ba2:	4628      	mov	r0, r5
 8005ba4:	f000 f830 	bl	8005c08 <_getpid_r>
 8005ba8:	4622      	mov	r2, r4
 8005baa:	4601      	mov	r1, r0
 8005bac:	4628      	mov	r0, r5
 8005bae:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005bb2:	f000 b817 	b.w	8005be4 <_kill_r>
 8005bb6:	2b01      	cmp	r3, #1
 8005bb8:	d00a      	beq.n	8005bd0 <_raise_r+0x4c>
 8005bba:	1c59      	adds	r1, r3, #1
 8005bbc:	d103      	bne.n	8005bc6 <_raise_r+0x42>
 8005bbe:	2316      	movs	r3, #22
 8005bc0:	6003      	str	r3, [r0, #0]
 8005bc2:	2001      	movs	r0, #1
 8005bc4:	e7e7      	b.n	8005b96 <_raise_r+0x12>
 8005bc6:	2100      	movs	r1, #0
 8005bc8:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8005bcc:	4620      	mov	r0, r4
 8005bce:	4798      	blx	r3
 8005bd0:	2000      	movs	r0, #0
 8005bd2:	e7e0      	b.n	8005b96 <_raise_r+0x12>

08005bd4 <raise>:
 8005bd4:	4b02      	ldr	r3, [pc, #8]	@ (8005be0 <raise+0xc>)
 8005bd6:	4601      	mov	r1, r0
 8005bd8:	6818      	ldr	r0, [r3, #0]
 8005bda:	f7ff bfd3 	b.w	8005b84 <_raise_r>
 8005bde:	bf00      	nop
 8005be0:	20000058 	.word	0x20000058

08005be4 <_kill_r>:
 8005be4:	b538      	push	{r3, r4, r5, lr}
 8005be6:	4d07      	ldr	r5, [pc, #28]	@ (8005c04 <_kill_r+0x20>)
 8005be8:	2300      	movs	r3, #0
 8005bea:	4604      	mov	r4, r0
 8005bec:	4608      	mov	r0, r1
 8005bee:	4611      	mov	r1, r2
 8005bf0:	602b      	str	r3, [r5, #0]
 8005bf2:	f7fb fa67 	bl	80010c4 <_kill>
 8005bf6:	1c43      	adds	r3, r0, #1
 8005bf8:	d102      	bne.n	8005c00 <_kill_r+0x1c>
 8005bfa:	682b      	ldr	r3, [r5, #0]
 8005bfc:	b103      	cbz	r3, 8005c00 <_kill_r+0x1c>
 8005bfe:	6023      	str	r3, [r4, #0]
 8005c00:	bd38      	pop	{r3, r4, r5, pc}
 8005c02:	bf00      	nop
 8005c04:	200003cc 	.word	0x200003cc

08005c08 <_getpid_r>:
 8005c08:	f7fb ba54 	b.w	80010b4 <_getpid>

08005c0c <_malloc_usable_size_r>:
 8005c0c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005c10:	1f18      	subs	r0, r3, #4
 8005c12:	2b00      	cmp	r3, #0
 8005c14:	bfbc      	itt	lt
 8005c16:	580b      	ldrlt	r3, [r1, r0]
 8005c18:	18c0      	addlt	r0, r0, r3
 8005c1a:	4770      	bx	lr

08005c1c <__swhatbuf_r>:
 8005c1c:	b570      	push	{r4, r5, r6, lr}
 8005c1e:	460c      	mov	r4, r1
 8005c20:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005c24:	2900      	cmp	r1, #0
 8005c26:	b096      	sub	sp, #88	@ 0x58
 8005c28:	4615      	mov	r5, r2
 8005c2a:	461e      	mov	r6, r3
 8005c2c:	da0d      	bge.n	8005c4a <__swhatbuf_r+0x2e>
 8005c2e:	89a3      	ldrh	r3, [r4, #12]
 8005c30:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8005c34:	f04f 0100 	mov.w	r1, #0
 8005c38:	bf14      	ite	ne
 8005c3a:	2340      	movne	r3, #64	@ 0x40
 8005c3c:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8005c40:	2000      	movs	r0, #0
 8005c42:	6031      	str	r1, [r6, #0]
 8005c44:	602b      	str	r3, [r5, #0]
 8005c46:	b016      	add	sp, #88	@ 0x58
 8005c48:	bd70      	pop	{r4, r5, r6, pc}
 8005c4a:	466a      	mov	r2, sp
 8005c4c:	f000 f848 	bl	8005ce0 <_fstat_r>
 8005c50:	2800      	cmp	r0, #0
 8005c52:	dbec      	blt.n	8005c2e <__swhatbuf_r+0x12>
 8005c54:	9901      	ldr	r1, [sp, #4]
 8005c56:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8005c5a:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8005c5e:	4259      	negs	r1, r3
 8005c60:	4159      	adcs	r1, r3
 8005c62:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8005c66:	e7eb      	b.n	8005c40 <__swhatbuf_r+0x24>

08005c68 <__smakebuf_r>:
 8005c68:	898b      	ldrh	r3, [r1, #12]
 8005c6a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005c6c:	079d      	lsls	r5, r3, #30
 8005c6e:	4606      	mov	r6, r0
 8005c70:	460c      	mov	r4, r1
 8005c72:	d507      	bpl.n	8005c84 <__smakebuf_r+0x1c>
 8005c74:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8005c78:	6023      	str	r3, [r4, #0]
 8005c7a:	6123      	str	r3, [r4, #16]
 8005c7c:	2301      	movs	r3, #1
 8005c7e:	6163      	str	r3, [r4, #20]
 8005c80:	b003      	add	sp, #12
 8005c82:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005c84:	ab01      	add	r3, sp, #4
 8005c86:	466a      	mov	r2, sp
 8005c88:	f7ff ffc8 	bl	8005c1c <__swhatbuf_r>
 8005c8c:	9f00      	ldr	r7, [sp, #0]
 8005c8e:	4605      	mov	r5, r0
 8005c90:	4639      	mov	r1, r7
 8005c92:	4630      	mov	r0, r6
 8005c94:	f7ff f906 	bl	8004ea4 <_malloc_r>
 8005c98:	b948      	cbnz	r0, 8005cae <__smakebuf_r+0x46>
 8005c9a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005c9e:	059a      	lsls	r2, r3, #22
 8005ca0:	d4ee      	bmi.n	8005c80 <__smakebuf_r+0x18>
 8005ca2:	f023 0303 	bic.w	r3, r3, #3
 8005ca6:	f043 0302 	orr.w	r3, r3, #2
 8005caa:	81a3      	strh	r3, [r4, #12]
 8005cac:	e7e2      	b.n	8005c74 <__smakebuf_r+0xc>
 8005cae:	89a3      	ldrh	r3, [r4, #12]
 8005cb0:	6020      	str	r0, [r4, #0]
 8005cb2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005cb6:	81a3      	strh	r3, [r4, #12]
 8005cb8:	9b01      	ldr	r3, [sp, #4]
 8005cba:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8005cbe:	b15b      	cbz	r3, 8005cd8 <__smakebuf_r+0x70>
 8005cc0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005cc4:	4630      	mov	r0, r6
 8005cc6:	f000 f81d 	bl	8005d04 <_isatty_r>
 8005cca:	b128      	cbz	r0, 8005cd8 <__smakebuf_r+0x70>
 8005ccc:	89a3      	ldrh	r3, [r4, #12]
 8005cce:	f023 0303 	bic.w	r3, r3, #3
 8005cd2:	f043 0301 	orr.w	r3, r3, #1
 8005cd6:	81a3      	strh	r3, [r4, #12]
 8005cd8:	89a3      	ldrh	r3, [r4, #12]
 8005cda:	431d      	orrs	r5, r3
 8005cdc:	81a5      	strh	r5, [r4, #12]
 8005cde:	e7cf      	b.n	8005c80 <__smakebuf_r+0x18>

08005ce0 <_fstat_r>:
 8005ce0:	b538      	push	{r3, r4, r5, lr}
 8005ce2:	4d07      	ldr	r5, [pc, #28]	@ (8005d00 <_fstat_r+0x20>)
 8005ce4:	2300      	movs	r3, #0
 8005ce6:	4604      	mov	r4, r0
 8005ce8:	4608      	mov	r0, r1
 8005cea:	4611      	mov	r1, r2
 8005cec:	602b      	str	r3, [r5, #0]
 8005cee:	f7fb fa49 	bl	8001184 <_fstat>
 8005cf2:	1c43      	adds	r3, r0, #1
 8005cf4:	d102      	bne.n	8005cfc <_fstat_r+0x1c>
 8005cf6:	682b      	ldr	r3, [r5, #0]
 8005cf8:	b103      	cbz	r3, 8005cfc <_fstat_r+0x1c>
 8005cfa:	6023      	str	r3, [r4, #0]
 8005cfc:	bd38      	pop	{r3, r4, r5, pc}
 8005cfe:	bf00      	nop
 8005d00:	200003cc 	.word	0x200003cc

08005d04 <_isatty_r>:
 8005d04:	b538      	push	{r3, r4, r5, lr}
 8005d06:	4d06      	ldr	r5, [pc, #24]	@ (8005d20 <_isatty_r+0x1c>)
 8005d08:	2300      	movs	r3, #0
 8005d0a:	4604      	mov	r4, r0
 8005d0c:	4608      	mov	r0, r1
 8005d0e:	602b      	str	r3, [r5, #0]
 8005d10:	f7fb fa48 	bl	80011a4 <_isatty>
 8005d14:	1c43      	adds	r3, r0, #1
 8005d16:	d102      	bne.n	8005d1e <_isatty_r+0x1a>
 8005d18:	682b      	ldr	r3, [r5, #0]
 8005d1a:	b103      	cbz	r3, 8005d1e <_isatty_r+0x1a>
 8005d1c:	6023      	str	r3, [r4, #0]
 8005d1e:	bd38      	pop	{r3, r4, r5, pc}
 8005d20:	200003cc 	.word	0x200003cc

08005d24 <_init>:
 8005d24:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005d26:	bf00      	nop
 8005d28:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005d2a:	bc08      	pop	{r3}
 8005d2c:	469e      	mov	lr, r3
 8005d2e:	4770      	bx	lr

08005d30 <_fini>:
 8005d30:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005d32:	bf00      	nop
 8005d34:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005d36:	bc08      	pop	{r3}
 8005d38:	469e      	mov	lr, r3
 8005d3a:	4770      	bx	lr
