// SPDX-License-Identifier: GPL-2.0
/*
 * Device Tree Source for the Condor board
 *
 * Copyright (C) 2020 Renesas Electronics Corp.
 */

/dts-v1/;
#include "r8a779a0.dtsi"
#include <dt-bindings/gpio/gpio.h>

/ {
	model = "Renesas Falcon board based on r8a779a0";
	compatible = "renesas,falcon", "renesas,r8a779a0";

	aliases {
		serial0 = &scif0;
		ethernet0 = &avb0;
	};

	chosen {
		stdout-path = "serial0:115200n8";
	};

	virtual-panel0 {
		compatible = "renesas,virtual-panel";
		no-hpd;

		ports {
			panel_in: port@1 {
				vir_panel0: endpoint {
					remote-endpoint = <&sn65dsi86_out>;
				};
			};
		};
	};
};

&extal_clk {
//	clock-frequency = <33333333>;
	clock-frequency = <16666666>;
};

&extalr_clk {
	clock-frequency = <32768>;
};

&pfc {
	i2c0_pins: i2c0 {
		groups = "i2c0";
		function = "i2c0";
	};

	i2c1_pins: i2c1 {
		groups = "i2c1";
		function = "i2c1";
	};

	avb0_pins: avb0 {
		mux {
			groups = "avb0_link", "avb0_mdio", "avb0_rgmii", "avb0_txcrefclk";
			function = "avb0";
		};
#if 0
		pins_mdio {
			groups = "avb0_mdio";
			drive-strength = <24>;
		};

		pins_mii_tx {
			pins = "PIN_AVB0_TX_CTL", "PIN_AVB0_TXC", "PIN_AVB0_TD0",
				"PIN_AVB0_TD1", "PIN_AVB0_TD2", "PIN_AVB0_TD3", "PIN_AVB0_TXCREFCLK";
			drive-strength = <12>;
		};
#endif
	};

	avb1_pins: avb1 {
		mux {
			groups = "avb1_link", "avb1_mdio", "avb1_rgmii", "avb1_txcrefclk";
			function = "avb1";
		};

		pins_mdio {
			groups = "avb1_mdio";
			drive-strength = <24>;
		};

		pins_mii_tx {
			pins = "PIN_AVB1_TX_CTL", "PIN_AVB1_TXC", "PIN_AVB1_TD0",
				"PIN_AVB1_TD1", "PIN_AVB1_TD2", "PIN_AVB1_TD3", "PIN_AVB1_TXCREFCLK";
			drive-strength = <12>;
		};
	};

	avb2_pins: avb2 {
		mux {
			groups = "avb2_link", "avb2_mdio", "avb2_rgmii", "avb2_txcrefclk";
			function = "avb2";
		};

		pins_mdio {
			groups = "avb2_mdio";
			drive-strength = <24>;
		};

		pins_mii_tx {
			pins = "PIN_AVB2_TX_CTL", "PIN_AVB2_TXC", "PIN_AVB2_TD0",
				"PIN_AVB2_TD1", "PIN_AVB2_TD2", "PIN_AVB2_TD3", "PIN_AVB2_TXCREFCLK";
			drive-strength = <12>;
		};
	};

	avb3_pins: avb3 {
		mux {
			groups = "avb3_link", "avb3_mdio", "avb3_rgmii", "avb3_txcrefclk";
			function = "avb3";
		};

		pins_mdio {
			groups = "avb3_mdio";
			drive-strength = <24>;
		};

		pins_mii_tx {
			pins = "PIN_AVB3_TX_CTL", "PIN_AVB3_TXC", "PIN_AVB3_TD0",
				"PIN_AVB3_TD1", "PIN_AVB3_TD2", "PIN_AVB3_TD3", "PIN_AVB3_TXCREFCLK";
			drive-strength = <12>;
		};
	};

	avb4_pins: avb4 {
		mux {
			groups = "avb4_link", "avb4_mdio", "avb4_rgmii", "avb4_txcrefclk";
			function = "avb4";
		};

		pins_mdio {
			groups = "avb4_mdio";
			drive-strength = <24>;
		};

		pins_mii_tx {
			pins = "PIN_AVB4_TX_CTL", "PIN_AVB4_TXC", "PIN_AVB4_TD0",
				"PIN_AVB4_TD1", "PIN_AVB4_TD2", "PIN_AVB4_TD3", "PIN_AVB4_TXCREFCLK";
			drive-strength = <12>;
		};
	};

	avb5_pins: avb5 {
		mux {
			groups = "avb5_link", "avb5_mdio", "avb5_rgmii", "avb5_txcrefclk";
			function = "avb5";
		};

		pins_mdio {
			groups = "avb5_mdio";
			drive-strength = <24>;
		};

		pins_mii_tx {
			pins = "PIN_AVB5_TX_CTL", "PIN_AVB5_TXC", "PIN_AVB5_TD0",
				"PIN_AVB5_TD1", "PIN_AVB5_TD2", "PIN_AVB5_TD3", "PIN_AVB5_TXCREFCLK";
			drive-strength = <12>;
		};
	};

	scif0_pins: scif0 {
		groups = "scif0_data";
		function = "scif0";
	};

	scif_clk_pins: scif_clk {
		groups = "scif_clk";
		function = "scif_clk";
	};

	canfd0_pins: canfd0 {
		groups = "canfd0_data";
		function = "canfd0";
	};

	canfd1_pins: canfd1 {
		groups = "canfd1_data";
		function = "canfd1";
	};

	canfd2_pins: canfd2 {
		groups = "canfd2_data";
		function = "canfd2";
	};

	canfd3_pins: canfd3 {
		groups = "canfd3_data";
		function = "canfd3";
	};

	canfd4_pins: canfd4 {
		groups = "canfd4_data";
		function = "canfd4";
	};

	canfd5_pins: canfd5 {
		groups = "canfd5_data";
		function = "canfd5";
	};

	canfd6_pins: canfd6 {
		groups = "canfd6_data";
		function = "canfd6";
	};

	canfd7_pins: canfd7 {
		groups = "canfd7_data";
		function = "canfd7";
	};
};

&i2c0 {
	pinctrl-0 = <&i2c0_pins>;
	pinctrl-names = "default";

	status = "okay";
	clock-frequency = <400000>;

	io_expander2: gpio@21 {
		compatible = "onnn,pca9654";
		reg = <0x21>;
		gpio-controller;
		#gpio-cells = <2>;
	};

	io_expander3: gpio@22 {
		compatible = "onnn,pca9654";
		reg = <0x22>;
		gpio-controller;
		#gpio-cells = <2>;
	};

	io_expander4: gpio@23 {
		compatible = "onnn,pca9654";
		reg = <0x23>;
		gpio-controller;
		#gpio-cells = <2>;
	};
};

&i2c1 {
	pinctrl-0 = <&i2c1_pins>;
	pinctrl-names = "default";

	status = "okay";
	clock-frequency = <400000>;

	sn65dsi86@2c {
		compatible = "ti,sn65dsi86";
		reg = <0x2c>;

		ports {
			#address-cells = <1>;
			#size-cells = <0>;

			port@0 {
				reg = <0>;
				sn65dsi86_in: endpoint {
					remote-endpoint = <&dsi0_out>;
				};
			};

			port@1 {
				reg = <1>;
				sn65dsi86_out: endpoint {
					remote-endpoint = <&vir_panel0>;
				};
			};
		};
	};

	gmsl0: gmsl-deserializer@49 {
		gpio-controller;
		#gpio-cells = <2>;

		compatible = "maxim,max96712";
		reg = <0x49>;
		gpios = <&io_expander2 0 GPIO_ACTIVE_HIGH>;

		ports {
			#address-cells = <1>;
			#size-cells = <0>;

			port@0 {
				reg = <0>;
				max96712_in0: endpoint {
				};
			};

			port@1 {
				reg = <1>;
				max96712_in1: endpoint {
				};
			};

			port@2 {
				reg = <2>;
				max96712_in2: endpoint {
				};
			};

			port@3 {
				reg = <3>;
				max96712_in3: endpoint {
				};
			};

			port@4 {
				reg = <4>;
				max96712_out0: endpoint {
					clock-lanes = <0>;
					data-lanes = <1 2 3 4>;
					remote-endpoint = <&csi40_in>;
				};
			};
		};

		i2c-mux {
			#address-cells = <1>;
			#size-cells = <0>;

			i2c@0 {
				#address-cells = <1>;
				#size-cells = <0>;
				reg = <0>;

				status = "disabled";
			};

			i2c@1 {
				#address-cells = <1>;
				#size-cells = <0>;
				reg = <1>;

				status = "disabled";
			};

			i2c@2 {
				#address-cells = <1>;
				#size-cells = <0>;
				reg = <2>;

				status = "disabled";
			};

			i2c@3 {
				#address-cells = <1>;
				#size-cells = <0>;
				reg = <3>;

				status = "disabled";
			};
		};
	};

	gmsl1: gmsl-deserializer@4b {
		gpio-controller;
		#gpio-cells = <2>;

		compatible = "maxim,max96712";
		reg = <0x4b>;
		gpios = <&io_expander3 0 GPIO_ACTIVE_HIGH>;

		ports {
			#address-cells = <1>;
			#size-cells = <0>;

			port@0 {
				reg = <0>;
				max96712_in4: endpoint {
				};
			};

			port@1 {
				reg = <1>;
				max96712_in5: endpoint {
				};
			};

			port@2 {
				reg = <2>;
				max96712_in6: endpoint {
				};
			};

			port@3 {
				reg = <3>;
				max96712_in7: endpoint {
				};
			};

			port@4 {
				reg = <4>;
				max96712_out1: endpoint {
					clock-lanes = <0>;
					data-lanes = <1 2 3 4>;
					remote-endpoint = <&csi42_in>;
				};
			};
		};

		i2c-mux {
			#address-cells = <1>;
			#size-cells = <0>;

			i2c@0 {
				#address-cells = <1>;
				#size-cells = <0>;
				reg = <0>;

				status = "disabled";
			};

			i2c@1 {
				#address-cells = <1>;
				#size-cells = <0>;
				reg = <1>;

				status = "disabled";
			};

			i2c@2 {
				#address-cells = <1>;
				#size-cells = <0>;
				reg = <2>;

				status = "disabled";
			};

			i2c@3 {
				#address-cells = <1>;
				#size-cells = <0>;
				reg = <3>;

				status = "disabled";
			};
		};
	};

	gmsl2: gmsl-deserializer@6b {
		gpio-controller;
		#gpio-cells = <2>;

		compatible = "maxim,max96712";
		reg = <0x6b>;
		gpios = <&io_expander4 0 GPIO_ACTIVE_HIGH>;

		ports {
			#address-cells = <1>;
			#size-cells = <0>;

			port@0 {
				reg = <0>;
				max96712_in8: endpoint {
				};
			};

			port@1 {
				reg = <1>;
				max96712_in9: endpoint {
				};
			};

			port@2 {
				reg = <2>;
				max96712_in10: endpoint {
				};
			};

			port@3 {
				reg = <3>;
				max96712_in11: endpoint {
				};
			};

			port@4 {
				reg = <4>;
				max96712_out2: endpoint {
					clock-lanes = <0>;
					data-lanes = <1 2 3 4>;
					remote-endpoint = <&csi43_in>;
				};
			};
		};

		i2c-mux {
			#address-cells = <1>;
			#size-cells = <0>;

			i2c@0 {
				#address-cells = <1>;
				#size-cells = <0>;
				reg = <0>;

				status = "disabled";
			};

			i2c@1 {
				#address-cells = <1>;
				#size-cells = <0>;
				reg = <1>;

				status = "disabled";
			};

			i2c@2 {
				#address-cells = <1>;
				#size-cells = <0>;
				reg = <2>;

				status = "disabled";
			};

			i2c@3 {
				#address-cells = <1>;
				#size-cells = <0>;
				reg = <3>;

				status = "disabled";
			};
		};
	};
};

&avb0 {
	pinctrl-0 = <&avb0_pins>;
	pinctrl-names = "default";
	phy-handle = <&phy0>;
	phy-mode = "rgmii-txid";
	status = "okay";

	phy0: ethernet-phy@0 {
		rxc-skew-ps = <1500>;
		reg = <0>;
		interrupt-parent = <&gpio4>;
		interrupts = <16 IRQ_TYPE_LEVEL_LOW>;
		reset-gpios = <&gpio4 15 GPIO_ACTIVE_LOW>;
	};
};

&avb1 {
	pinctrl-0 = <&avb1_pins>;
	pinctrl-names = "default";
	phy-handle = <&phy1>;
	phy-mode = "rgmii-txid";

	phy1: ethernet-phy@1 {
		rxc-skew-ps = <1500>;
		reg = <0>;
		interrupt-parent = <&gpio5>;
		interrupts = <16 IRQ_TYPE_LEVEL_LOW>;
		reset-gpios = <&gpio5 15 GPIO_ACTIVE_LOW>;
	};
};

&avb2 {
	pinctrl-0 = <&avb2_pins>;
	pinctrl-names = "default";
	phy-handle = <&phy2>;
	phy-mode = "rgmii-txid";

	phy2: ethernet-phy@2 {
		rxc-skew-ps = <1500>;
		reg = <0>;
		interrupt-parent = <&gpio6>;
		interrupts = <16 IRQ_TYPE_LEVEL_LOW>;
		reset-gpios = <&gpio6 15 GPIO_ACTIVE_LOW>;
	};
};

&avb3 {
	pinctrl-0 = <&avb3_pins>;
	pinctrl-names = "default";
	phy-handle = <&phy3>;
	phy-mode = "rgmii-txid";

	phy3: ethernet-phy@3{
		rxc-skew-ps = <1500>;
		reg = <0>;
		interrupt-parent = <&gpio7>;
		interrupts = <16 IRQ_TYPE_LEVEL_LOW>;
		reset-gpios = <&gpio7 15 GPIO_ACTIVE_LOW>;
	};
};

&avb4 {
	pinctrl-0 = <&avb4_pins>;
	pinctrl-names = "default";
	phy-handle = <&phy4>;
	phy-mode = "rgmii-txid";

	phy4: ethernet-phy@4 {
		rxc-skew-ps = <1500>;
		reg = <0>;
		interrupt-parent = <&gpio8>;
		interrupts = <16 IRQ_TYPE_LEVEL_LOW>;
		reset-gpios = <&gpio8 15 GPIO_ACTIVE_LOW>;
	};
};

&avb5 {
	pinctrl-0 = <&avb5_pins>;
	pinctrl-names = "default";
	phy-handle = <&phy5>;
	phy-mode = "rgmii-txid";

	phy5: ethernet-phy@5 {
		rxc-skew-ps = <1500>;
		reg = <0>;
		interrupt-parent = <&gpio9>;
		interrupts = <16 IRQ_TYPE_LEVEL_LOW>;
		reset-gpios = <&gpio9 15 GPIO_ACTIVE_LOW>;
	};
};

&scif0 {
	pinctrl-0 = <&scif0_pins>;
	pinctrl-names = "default";

	status = "okay";
};

&scif_clk {
	pinctrl-0 = <&scif_clk_pins>;
	pinctrl-names = "default";

	clock-frequency = <24000000>;
	status = "okay";
};

&tmu0 {
	status = "okay";
};

&tmu1 {
	status = "okay";
};

&tmu2 {
	status = "okay";
};

&tmu3 {
	status = "okay";
};

&tmu4 {
	status = "okay";
};

&canfd {
	pinctrl-0 = <&canfd0_pins>, <&canfd1_pins>, <&canfd2_pins>,
		<&canfd3_pins>, <&canfd4_pins>, <&canfd5_pins>,
		<&canfd6_pins>, <&canfd7_pins>;
		pinctrl-names = "default";
	status = "okay";

	channel0 {
		status = "okay";
	};

	channel1 {
		status = "okay";
	};

	channel2 {
		status = "okay";
	};

	channel3 {
		status = "okay";
	};

	channel4 {
		status = "okay";
	};

	channel5 {
		status = "okay";
	};

	channel6 {
		status = "okay";
	};

	channel7 {
		status = "okay";
	};
};

&pcie_bus_clk {
	clock-frequency = <100000000>;
};

&pciec0 {
	status = "okay";
};

&pciec1 {
	status = "disabled";
};

&pciec2 {
	status = "disabled";
};

&pciec3 {
	status = "disabled";
};

&du {
	status = "okay";
};

&dsi0 {
	status = "okay";

	clocks = <&cpg CPG_MOD 415>,
			 <&cpg CPG_CORE R8A779A0_CLK_DSI>,
			 <&extal_clk>;
	clock-names = "fck", "dsi", "extal";

	ports {
		port@1 {
			endpoint {
				remote-endpoint = <&sn65dsi86_in>;
			};
		};
	};
};

&csi40 {
	status = "okay";

	ports {
		#address-cells = <1>;
		#size-cells = <0>;

		port@0 {
			reg = <0>;

			csi40_in: endpoint {
				clock-lanes = <0>;
				data-lanes = <1 2 3 4>;
				remote-endpoint = <&max96712_out0>;
			};
		};
	};
};

&csi42 {
	status = "okay";

	ports {
		#address-cells = <1>;
		#size-cells = <0>;

		port@0 {
			reg = <0>;

			csi42_in: endpoint {
				clock-lanes = <0>;
				data-lanes = <1 2 3 4>;
				remote-endpoint = <&max96712_out1>;
			};
		};
	};
};

&csi43 {
	status = "okay";

	ports {
		#address-cells = <1>;
		#size-cells = <0>;

		port@0 {
			reg = <0>;

			csi43_in: endpoint {
				clock-lanes = <0>;
				data-lanes = <1 2 3 4>;
				remote-endpoint = <&max96712_out2>;
			};
		};
	};
};

&vin0 {
	status = "okay";
};

&vin1 {
	status = "okay";
};

&vin2 {
	status = "okay";
};

&vin3 {
	status = "okay";
};

&vin16 {
	status = "okay";
};

&vin17 {
	status = "okay";
};

&vin18 {
	status = "okay";
};

&vin19 {
	status = "okay";
};

&vin24 {
	status = "okay";
};

&vin25 {
	status = "okay";
};

&vin26 {
	status = "okay";
};

&vin27 {
	status = "okay";
};

/* FAKRA Overlay */
#include "falcon-fakra.dtsi"
