ncverilog(64): 15.20-s084: (c) Copyright 1995-2020 Cadence Design Systems, Inc.
TOOL:	ncverilog	15.20-s084: Started on Mar 30, 2022 at 12:31:37 CST
ncverilog
	-f ncvlog.f
		tb.sv
		JAM.v
		+access+r
	+nc64bit
	+define+P3
file: tb.sv
	module worklib.testfixture:sv
		errors: 0, warnings: 0
file: JAM.v
	module worklib.JAM:v
		errors: 0, warnings: 0
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
ncelab: *W,DSEMEL: This SystemVerilog design will be simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
        .MinCost(MinCost),
                       |
ncelab: *W,CUVMPW (./tb.sv,40|23): port sizes differ in port connection (9/10).
	Building instance overlay tables: .................... Done
	Generating native compiled code:
		worklib.JAM:v <0x520e32cb>
			streams:  50, words: 27265
		worklib.testfixture:sv <0x43536451>
			streams:  10, words: 28320
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		                  Instances  Unique
		Modules:                  2       2
		Registers:               41      41
		Scalar wires:            10       -
		Expanded wires:          10       1
		Vectored wires:          20       -
		Always blocks:           11      11
		Initial blocks:           6       6
		Cont. assignments:       23      23
		Pseudo assignments:       1       1
		Simulation timescale:  10ps
	Writing initial simulation snapshot: worklib.testfixture:sv
Loading snapshot worklib.testfixture:sv .................... Done
ncsim: *W,DSEM2009: This SystemVerilog design is simulated as per IEEE 1800-2009 SystemVerilog simulation semantics. Use -disable_sem2009 option for turning off SV 2009 simulation semantics.
*Verdi* Loading libsscore_ius152.so
ncsim> source /usr/cad/cadence/INCISIV/cur/tools/inca/files/ncsimrc
ncsim> run
*******************************
** Simulation Start          **
*******************************
PATTERN:   3
-------------- Cost Table --------------
Jobs       0   1   2   3   4   5   6   7
worker0:  81  60  60  65  96  60  65  96
worker1:  96  60  66  96  60  60  60  81
worker2:  96  66  60  99  60  81  65  65
worker3:  66  96  80  99  81  81  96  60
worker4:  81  96  65  96  60  96  60  81
worker5:  60  96  80  96  80  60  81  60
worker6:  99  60  99  65  80  80  81  66
worker7:  65  60  60  99  99  80  60  96
----------------------------------------------------------------------
Get Valid at cycle:    362876
receive MinCost/MatchCount= 485/ 9 , golden MinCost/MatchCount= 485/ 9
----------------------------------------------------------------------
*************************
**  FUNCTION  CORRECT  **
*************************

Simulation complete via $finish(1) at time 3628755 NS + 0
./tb.sv:180                 $finish;
ncsim> exit
TOOL:	ncverilog	15.20-s084: Exiting on Mar 30, 2022 at 12:31:37 CST  (total: 00:00:00)
