// Seed: 181680193
module module_0;
  assign id_1 = id_1;
  assign id_1 = 1;
  reg id_2 = 1 - 1;
  assign id_1 = id_1;
  initial begin
    id_2 <= 1'h0;
    if (id_2) assume (1 - id_1) $display(1);
  end
  wire id_3;
  wire id_4;
  always @(posedge 1'd0 or posedge 1) begin
    wait (1);
  end
  assign id_1 = id_4;
endmodule
module module_1 (
    input supply1 id_0,
    output tri0 id_1
);
  wire id_3;
  module_0();
  integer id_5;
endmodule
