[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/UnitElabExternNested/slpp_unit/surelog.log".
[INF:CM0020] Separate compilation-unit mode is on.
[INF:PP0122] Preprocessing source file "${SURELOG_DIR}/tests/UnitElabExternNested/top.v".
[INF:PP0122] Preprocessing source file "${SURELOG_DIR}/tests/UnitElabExternNested/middle.v".
[INF:PA0201] Parsing source file "${SURELOG_DIR}/tests/UnitElabExternNested/top.v".
[INF:PA0201] Parsing source file "${SURELOG_DIR}/tests/UnitElabExternNested/middle.v".
[WRN:PA0205] ${SURELOG_DIR}/tests/UnitElabExternNested/top.v:1:1: No timescale set for "dff_nested".
[WRN:PA0205] ${SURELOG_DIR}/tests/UnitElabExternNested/top.v:9:1: No timescale set for "ff1".
[WRN:PA0205] ${SURELOG_DIR}/tests/UnitElabExternNested/top.v:18:1: No timescale set for "ff2".
[WRN:PA0205] ${SURELOG_DIR}/tests/UnitElabExternNested/top.v:28:1: No timescale set for "ff3".
[WRN:PA0205] ${SURELOG_DIR}/tests/UnitElabExternNested/middle.v:2:1: No timescale set for "m".
[WRN:PA0205] ${SURELOG_DIR}/tests/UnitElabExternNested/middle.v:3:1: No timescale set for "a".
[WRN:PA0205] ${SURELOG_DIR}/tests/UnitElabExternNested/middle.v:18:1: No timescale set for "top".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/UnitElabExternNested/middle.v:3:1: Compile module "work@a".
[INF:CP0303] ${SURELOG_DIR}/tests/UnitElabExternNested/top.v:1:1: Compile module "work@dff_nested".
[INF:CP0303] ${SURELOG_DIR}/tests/UnitElabExternNested/top.v:9:1: Compile module "work@dff_nested::ff1".
[INF:CP0303] ${SURELOG_DIR}/tests/UnitElabExternNested/top.v:18:1: Compile module "work@dff_nested::ff2".
[INF:CP0303] ${SURELOG_DIR}/tests/UnitElabExternNested/top.v:28:1: Compile module "work@dff_nested::ff3".
[INF:CP0303] ${SURELOG_DIR}/tests/UnitElabExternNested/middle.v:2:1: Compile module "work@m".
[INF:CP0303] ${SURELOG_DIR}/tests/UnitElabExternNested/middle.v:18:1: Compile module "work@top".
[INF:CP0302] Compile class "work@mailbox".
[INF:CP0302] Compile class "work@process".
[INF:CP0302] Compile class "work@semaphore".
[NTE:CP0309] ${SURELOG_DIR}/tests/UnitElabExternNested/top.v:6:2: Implicit port type (wire) for "q",
there are 1 more instances of this message.
[WRN:CP0310] ${SURELOG_DIR}/tests/UnitElabExternNested/middle.v:2:18: Port "a" definition missing its direction (input, output, inout),
there are 3 more instances of this message.
[INF:EL0526] Design Elaboration...
[NTE:EL0503] ${SURELOG_DIR}/tests/UnitElabExternNested/top.v:1:1: Top level module "work@dff_nested".
[NTE:EL0503] ${SURELOG_DIR}/tests/UnitElabExternNested/middle.v:18:1: Top level module "work@top".
[NTE:EL0504] Multiple top level modules in design.
[NTE:EL0508] Nb Top level modules: 2.
[NTE:EL0509] Max instance depth: 3.
[NTE:EL0510] Nb instances: 13.
[NTE:EL0511] Nb leaf instances: 8.
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
class_defn                                             8
class_typespec                                         4
class_var                                              3
constant                                              35
design                                                 1
enum_const                                             5
enum_typespec                                          1
enum_var                                               1
function                                               9
gate                                                  12
int_typespec                                          11
int_var                                                4
io_decl                                               11
logic_net                                             55
logic_typespec                                        26
logic_var                                              3
module_inst                                           17
package                                                2
param_assign                                           4
parameter                                              4
part_select                                            3
port                                                  50
prim_term                                             48
range                                                 10
ref_module                                             5
ref_obj                                               79
ref_typespec                                          59
task                                                   9
unsupported_typespec                                   2
void_typespec                                          2
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/UnitElabExternNested/slpp_unit/surelog.uhdm ...
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 8
[   NOTE] : 8

============================== Begin Linting Results ==============================
[LINT]: ${SURELOG_DIR}/tests/UnitElabExternNested/middle.v:7:1: Unsupported typespec, type
[LINT]:   \_ :0:0:
============================== End Linting Results ==============================
