

================================================================
== Vitis HLS Report for 'kernel_gemm_relu_Pipeline_l_S_i_j_0_i1_l_j1'
================================================================
* Date:           Mon Jan 12 11:58:11 2026

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        ls_project
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.526 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     4099|     4099|  40.990 us|  40.990 us|  4099|  4099|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- l_S_i_j_0_i1_l_j1  |     4097|     4097|         3|          1|          1|  4096|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      169|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       72|    -|
|Register             |        -|     -|       88|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|       88|      241|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3072|   864000|   432000|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9216|  2592000|  1296000|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------+-----------------------------+---------+----+---+----+-----+
    |             Instance            |            Module           | BRAM_18K| DSP| FF| LUT| URAM|
    +---------------------------------+-----------------------------+---------+----+---+----+-----+
    |fcmp_32ns_32ns_1_2_no_dsp_1_U19  |fcmp_32ns_32ns_1_2_no_dsp_1  |        0|   0|  0|   0|    0|
    +---------------------------------+-----------------------------+---------+----+---+----+-----+
    |Total                            |                             |        0|   0|  0|   0|    0|
    +---------------------------------+-----------------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln44_1_fu_120_p2     |         +|   0|  0|  20|          13|           1|
    |add_ln44_fu_132_p2       |         +|   0|  0|  14|           7|           1|
    |add_ln45_fu_187_p2       |         +|   0|  0|  14|           7|           1|
    |add_ln47_fu_176_p2       |         +|   0|  0|  19|          12|          12|
    |v16_fu_243_p2            |       and|   0|  0|   2|           1|           1|
    |icmp_ln44_fu_114_p2      |      icmp|   0|  0|  12|          13|          14|
    |icmp_ln45_fu_138_p2      |      icmp|   0|  0|  11|           7|           8|
    |icmp_ln48_1_fu_231_p2    |      icmp|   0|  0|  16|          23|           1|
    |icmp_ln48_fu_225_p2      |      icmp|   0|  0|  11|           8|           2|
    |or_ln48_fu_237_p2        |        or|   0|  0|   2|           1|           1|
    |Y_d0                     |    select|   0|  0|  32|           1|          32|
    |select_ln44_1_fu_152_p3  |    select|   0|  0|   7|           1|           7|
    |select_ln44_fu_144_p3    |    select|   0|  0|   7|           1|           1|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 169|          96|          84|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                 |   9|          2|    1|          2|
    |ap_sig_allocacmp_i1_load                |   9|          2|    7|         14|
    |ap_sig_allocacmp_indvar_flatten31_load  |   9|          2|   13|         26|
    |ap_sig_allocacmp_j1_load                |   9|          2|    7|         14|
    |i1_fu_56                                |   9|          2|    7|         14|
    |indvar_flatten31_fu_60                  |   9|          2|   13|         26|
    |j1_fu_52                                |   9|          2|    7|         14|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   |  72|         16|   56|        112|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                          |   1|   0|    1|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |   1|   0|    1|          0|
    |i1_fu_56                           |   7|   0|    7|          0|
    |indvar_flatten31_fu_60             |  13|   0|   13|          0|
    |j1_fu_52                           |   7|   0|    7|          0|
    |v15_reg_292                        |  32|   0|   32|          0|
    |zext_ln47_1_reg_282                |  12|   0|   64|         52|
    |zext_ln47_1_reg_282_pp0_iter1_reg  |  12|   0|   64|         52|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              |  88|   0|  192|        104|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------+-----+-----+------------+---------------------------------------------+--------------+
|  RTL Ports | Dir | Bits|  Protocol  |                Source Object                |    C Type    |
+------------+-----+-----+------------+---------------------------------------------+--------------+
|ap_clk      |   in|    1|  ap_ctrl_hs|  kernel_gemm_relu_Pipeline_l_S_i_j_0_i1_l_j1|  return value|
|ap_rst      |   in|    1|  ap_ctrl_hs|  kernel_gemm_relu_Pipeline_l_S_i_j_0_i1_l_j1|  return value|
|ap_start    |   in|    1|  ap_ctrl_hs|  kernel_gemm_relu_Pipeline_l_S_i_j_0_i1_l_j1|  return value|
|ap_done     |  out|    1|  ap_ctrl_hs|  kernel_gemm_relu_Pipeline_l_S_i_j_0_i1_l_j1|  return value|
|ap_idle     |  out|    1|  ap_ctrl_hs|  kernel_gemm_relu_Pipeline_l_S_i_j_0_i1_l_j1|  return value|
|ap_ready    |  out|    1|  ap_ctrl_hs|  kernel_gemm_relu_Pipeline_l_S_i_j_0_i1_l_j1|  return value|
|C_address0  |  out|   12|   ap_memory|                                            C|         array|
|C_ce0       |  out|    1|   ap_memory|                                            C|         array|
|C_q0        |   in|   32|   ap_memory|                                            C|         array|
|Y_address0  |  out|   12|   ap_memory|                                            Y|         array|
|Y_ce0       |  out|    1|   ap_memory|                                            Y|         array|
|Y_we0       |  out|    1|   ap_memory|                                            Y|         array|
|Y_d0        |  out|   32|   ap_memory|                                            Y|         array|
+------------+-----+-----+------------+---------------------------------------------+--------------+

