INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ggjiji/Project/Accelator/Accelator.srcs/sources_1/ip/blk_mem_output_gen/sim/blk_mem_output_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_output_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ggjiji/Project/Accelator/Accelator.srcs/sources_1/ip/blk_mem_act_gen/sim/blk_mem_act_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_act_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ggjiji/Project/Accelator/Accelator.srcs/sources_1/ip/blk_mem_kernel_gen/sim/blk_mem_kernel_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_kernel_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ggjiji/Project/Accelator/Accelator.srcs/sources_1/ip/parameter_sram/sim/parameter_sram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module parameter_sram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ggjiji/Project/Accelator/Accelator.srcs/sources_1/new/MAX_output_sram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module MAX_output_sram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ggjiji/Project/Accelator/Accelator.srcs/sources_1/new/comparator2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module comparator2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ggjiji/Project/Accelator/Accelator.srcs/sources_1/new/control_logic2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_logic2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ggjiji/Project/Accelator/Accelator.srcs/sources_1/new/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ggjiji/Project/Accelator/Accelator.srcs/sources_1/new/decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
WARNING: [VRFC 10-1315] redeclaration of ansi port size_act is not allowed [/home/ggjiji/Project/Accelator/Accelator.srcs/sources_1/new/decode.v:50]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ggjiji/Project/Accelator/Accelator.srcs/sources_1/new/decode_sram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode_sram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ggjiji/Project/Accelator/Accelator.srcs/sources_1/new/input_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module input_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ggjiji/Project/Accelator/Accelator.srcs/sources_1/new/max_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module max_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ggjiji/Project/Accelator/Accelator.srcs/sources_1/new/pe_array.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pe_array
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ggjiji/Project/Accelator/Accelator.srcs/sources_1/new/pe_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pe_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ggjiji/Project/Accelator/Accelator.srcs/sources_1/new/pool_contorller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pooler_controller
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ggjiji/Project/Accelator/Accelator.srcs/sources_1/new/pooler.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pooler
INFO: [VRFC 10-2458] undeclared symbol temp_rst, assumed default net type wire [/home/ggjiji/Project/Accelator/Accelator.srcs/sources_1/new/pooler.v:71]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ggjiji/Project/Accelator/Accelator.srcs/sources_1/new/save_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module save_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ggjiji/Project/Accelator/Accelator.srcs/sources_1/new/shift_reg_act.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_reg_act
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ggjiji/Project/Accelator/Accelator.srcs/sources_1/new/shift_reg_kernel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shift_reg_kernel
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ggjiji/Project/Accelator/Accelator.srcs/sources_1/new/shifter_row.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shifter_row
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/ggjiji/Project/Accelator/Accelator.srcs/sim_1/new/sim_decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_decode
