library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity MUX_PRO_Tb is
--  Port ( );
end MUX_PRO_Tb;

architecture Behavioral of MUX_PRO_Tb is
signal v

component MUX_PRO
    Port (I0,I1,I2,I3 : in std_logic;
    A,B :in std_logic;
    F : out std_logic);
end component;


begin


end Behavioral;
