
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.011003                       # Number of seconds simulated
sim_ticks                                 11002964502                       # Number of ticks simulated
final_tick                               538105027410                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 140309                       # Simulator instruction rate (inst/s)
host_op_rate                                   178841                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 192736                       # Simulator tick rate (ticks/s)
host_mem_usage                               67376632                       # Number of bytes of host memory used
host_seconds                                 57088.24                       # Real time elapsed on the host
sim_insts                                  8009979935                       # Number of instructions simulated
sim_ops                                   10209730968                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         4480                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       179072                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         3200                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       196480                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         4352                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       314624                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         4864                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data        88576                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.inst         4864                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.data        88576                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.inst         5248                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.data       111104                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.inst         4608                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.data       313216                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.inst         4352                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.data       184448                       # Number of bytes read from this memory
system.physmem.bytes_read::total              1512064                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         4480                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         3200                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         4352                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         4864                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus4.inst         4864                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus5.inst         5248                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus6.inst         4608                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus7.inst         4352                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           35968                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       579072                       # Number of bytes written to this memory
system.physmem.bytes_written::total            579072                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           35                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         1399                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           25                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         1535                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           34                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         2458                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           38                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data          692                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.inst           38                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.data          692                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.inst           41                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.data          868                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.inst           36                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.data         2447                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.inst           34                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.data         1441                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 11813                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            4524                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 4524                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst       407163                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     16274887                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst       290831                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     17857006                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst       395530                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     28594476                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst       442063                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data      8050194                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.inst       442063                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.data      8050194                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.inst       476962                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.data     10097642                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.inst       418796                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.data     28466510                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.inst       395530                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.data     16763482                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               137423328                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst       407163                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst       290831                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst       395530                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst       442063                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus4.inst       442063                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus5.inst       476962                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus6.inst       418796                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus7.inst       395530                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            3268937                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          52628726                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               52628726                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          52628726                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst       407163                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     16274887                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst       290831                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     17857006                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst       395530                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     28594476                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst       442063                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data      8050194                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.inst       442063                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.data      8050194                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.inst       476962                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.data     10097642                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.inst       418796                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.data     28466510                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.inst       395530                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.data     16763482                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              190052054                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   5                       # Number of system calls
system.switch_cpus0.numCycles                26386007                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         2072971                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      1700101                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       204977                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups       854183                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits          809061                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          212449                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         9096                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     19803541                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              11788986                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            2072971                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1021510                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              2592422                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles         583342                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       1122856                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines          1221819                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       203504                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     23893816                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.603444                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.949109                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        21301394     89.15%     89.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          280293      1.17%     90.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          323481      1.35%     91.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          178107      0.75%     92.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          208191      0.87%     93.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          113236      0.47%     93.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6           77177      0.32%     94.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          200496      0.84%     94.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1211441      5.07%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     23893816                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.078563                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.446789                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        19641877                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      1287960                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          2571847                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        19279                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        372847                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       335945                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         2150                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      14391616                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        11341                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        372847                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        19672547                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         379031                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       822592                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          2561563                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles        85230                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      14381801                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           14                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         22195                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        39651                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands     19982045                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     66972408                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     66972408                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     17025519                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps         2956509                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         3838                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         2176                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           230075                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1377157                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       748137                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        19888                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       165296                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          14357497                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         3843                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         13554316                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        18738                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      1820171                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined      4228436                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          500                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     23893816                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.567273                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.258337                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     18181324     76.09%     76.09% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      2299590      9.62%     85.72% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1234231      5.17%     90.88% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       852534      3.57%     94.45% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       747449      3.13%     97.58% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       382392      1.60%     99.18% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6        91724      0.38%     99.56% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        60014      0.25%     99.81% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        44558      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     23893816                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu           3290     11.11%     11.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     11.11% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         13023     43.97%     55.08% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        13304     44.92%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     11343524     83.69%     83.69% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       212016      1.56%     85.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1658      0.01%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1254976      9.26%     94.52% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       742142      5.48%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      13554316                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.513693                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt              29617                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.002185                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     51050802                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     16181646                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     13326091                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      13583933                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        34226                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       248416                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           86                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          141                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores        17592                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          829                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked           96                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        372847                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         331679                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        14135                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     14361363                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts         6254                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1377157                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       748137                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         2173                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          9708                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          141                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       118042                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       115692                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       233734                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     13351928                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1177704                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       202387                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                   23                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             1919582                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         1867306                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            741878                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.506023                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              13326400                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             13326091                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          7923353                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         20756781                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.505044                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.381724                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12268684                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      2092769                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3343                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       206015                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     23520969                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.521606                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.339499                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     18508607     78.69%     78.69% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2324203      9.88%     88.57% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       975129      4.15%     92.72% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       584230      2.48%     95.20% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       405670      1.72%     96.93% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       261312      1.11%     98.04% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       136592      0.58%     98.62% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       109067      0.46%     99.08% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       216159      0.92%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     23520969                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12268684                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               1859286                       # Number of memory references committed
system.switch_cpus0.commit.loads              1128741                       # Number of loads committed
system.switch_cpus0.commit.membars               1668                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1755765                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11060836                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       249611                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       216159                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            37666198                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           29095781                       # The number of ROB writes
system.switch_cpus0.timesIdled                 306158                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                2492191                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12268684                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.638600                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.638600                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.378989                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.378989                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        60233338                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       18494657                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       13429648                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3340                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   2                       # Number of system calls
system.switch_cpus1.numCycles                26386007                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         1934422                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      1731956                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       155037                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1308264                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1278454                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          112947                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         4650                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     20537285                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              10998222                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            1934422                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1391401                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              2452644                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles         510207                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        472251                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines          1243294                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       151840                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     23816512                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.515881                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.752607                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        21363868     89.70%     89.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          379604      1.59%     91.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          184639      0.78%     92.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          374160      1.57%     93.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          115093      0.48%     94.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          348570      1.46%     95.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6           53164      0.22%     95.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7           86388      0.36%     96.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8          911026      3.83%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     23816512                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.073312                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.416820                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        20357198                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       657399                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          2447523                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles         2025                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        352366                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       178176                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         1966                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      12264203                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         4634                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        352366                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        20378533                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         415535                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       175913                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          2426161                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles        67998                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      12245493                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           16                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents          9380                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        51359                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     16006651                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     55435343                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     55435343                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     12949995                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps         3056656                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         1592                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts          806                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           157692                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      2245811                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       348864                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads         2967                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores        79446                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          12180983                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         1595                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         11394596                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued         7422                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      2219835                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined      4569924                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved            9                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     23816512                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.478433                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.089551                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     18821553     79.03%     79.03% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1546888      6.50%     85.52% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1702693      7.15%     92.67% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       974880      4.09%     96.76% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       494903      2.08%     98.84% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       124542      0.52%     99.37% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       144822      0.61%     99.97% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7         3420      0.01%     99.99% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8         2811      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     23816512                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          18739     57.52%     57.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     57.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     57.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     57.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     57.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     57.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     57.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     57.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     57.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     57.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     57.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     57.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     57.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     57.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     57.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     57.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     57.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     57.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     57.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     57.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     57.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     57.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     57.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     57.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     57.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     57.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     57.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     57.52% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead          7592     23.30%     80.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite         6248     19.18%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu      8912333     78.22%     78.22% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult        86750      0.76%     78.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     78.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     78.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     78.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     78.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     78.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     78.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     78.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     78.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     78.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     78.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     78.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     78.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     78.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     78.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     78.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     78.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     78.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     78.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     78.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     78.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     78.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     78.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     78.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc          788      0.01%     78.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     78.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     78.98% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      2049194     17.98%     96.97% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       345531      3.03%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      11394596                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.431842                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt              32579                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.002859                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     46645705                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     14402449                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     11103871                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      11427175                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads         8809                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       459040                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           10                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation           39                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores         8882                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        352366                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         340484                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         8114                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     12182588                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts          416                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      2245811                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       348864                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts          803                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          4154                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents          195                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents           39                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       104714                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect        59371                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       164085                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     11252234                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      2020426                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       142362                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                   10                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2365928                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         1713599                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            345502                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.426447                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              11106642                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             11103871                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          6729227                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         14511855                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.420824                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.463706                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts      8864043                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps      9945817                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      2237220                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         1586                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       153881                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     23464146                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.423873                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.295155                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     19779834     84.30%     84.30% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      1434676      6.11%     90.41% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       934968      3.98%     94.40% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       290821      1.24%     95.64% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       492346      2.10%     97.73% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5        93524      0.40%     98.13% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6        59111      0.25%     98.39% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        53856      0.23%     98.61% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       325010      1.39%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     23464146                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts      8864043                       # Number of instructions committed
system.switch_cpus1.commit.committedOps       9945817                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               2126753                       # Number of memory references committed
system.switch_cpus1.commit.loads              1786771                       # Number of loads committed
system.switch_cpus1.commit.membars                792                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1529231                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts          8681300                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       121055                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       325010                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            35322147                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           24718702                       # The number of ROB writes
system.switch_cpus1.timesIdled                 462779                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                2569495                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts            8864043                       # Number of Instructions Simulated
system.switch_cpus1.committedOps              9945817                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total      8864043                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.976746                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.976746                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.335937                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.335937                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        52359480                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       14434518                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       13082365                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          1584                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   5                       # Number of system calls
system.switch_cpus2.numCycles                26386007                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups         2039350                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted      1668260                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect       201672                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups       840756                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits          802169                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS          208975                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect         8978                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     19780961                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts              11575009                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches            2039350                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      1011144                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles              2424564                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles         587381                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles        583263                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines          1218656                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       202794                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     23170162                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.610374                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     1.959573                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        20745598     89.54%     89.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1          131862      0.57%     90.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2          207808      0.90%     91.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3          329389      1.42%     92.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4          136636      0.59%     93.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5          152716      0.66%     93.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          163247      0.70%     94.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          106042      0.46%     94.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8         1196864      5.17%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     23170162                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.077289                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.438680                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        19597612                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles       768406                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles          2416826                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles         6218                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles        381099                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved       333793                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          278                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts      14131337                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1620                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles        381099                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        19628796                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         203413                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       475764                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles          2392369                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles        88708                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts      14121251                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents         2076                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents         24451                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents        32941                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.FullRegisterEvents         5370                       # Number of times there has been no free registers
system.switch_cpus2.rename.RenamedOperands     19601713                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups     65685807                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups     65685807                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps     16690017                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps         2911686                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts         3580                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts         1963                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts           264157                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads      1346416                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores       723023                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        21840                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       165001                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded          14099754                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded         3593                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued         13327178                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        17238                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined      1810481                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined      4071285                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved          335                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     23170162                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.575187                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.268013                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     17551294     75.75%     75.75% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      2255765      9.74%     85.49% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      1231670      5.32%     90.80% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3       841530      3.63%     94.43% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4       786958      3.40%     97.83% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5       224819      0.97%     98.80% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6       176825      0.76%     99.56% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7        59802      0.26%     99.82% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        41499      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     23170162                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu           3185     12.85%     12.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     12.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     12.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     12.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     12.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     12.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     12.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     12.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     12.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     12.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     12.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     12.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     12.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     12.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     12.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     12.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     12.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     12.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     12.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     12.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     12.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     12.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     12.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     12.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     12.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     12.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     12.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     12.85% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead          9482     38.26%     51.11% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        12116     48.89%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     11164704     83.77%     83.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       210901      1.58%     85.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.36% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc         1614      0.01%     85.37% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.37% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.37% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.37% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead      1231726      9.24%     94.61% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       718233      5.39%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total      13327178                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.505085                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt              24783                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.001860                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads     49866535                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes     15913987                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     13109452                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses      13351961                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads        39748                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads       244777                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses           37                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          164                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores        22497                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads          868                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles        381099                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         139343                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        12260                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts     14103371                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts         6063                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts      1346416                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts       723023                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts         1966                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents          9088                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            1                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          164                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       116958                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       115625                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts       232583                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts     13134746                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts      1157905                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       192428                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                   24                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs             1875741                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches         1847441                       # Number of branches executed
system.switch_cpus2.iew.exec_stores            717836                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.497792                       # Inst execution rate
system.switch_cpus2.iew.wb_sent              13109679                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count             13109452                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers          7665110                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers         20027588                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.496833                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.382728                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts      9804035                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps     12017159                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts      2086252                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls         3258                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       205617                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     22789063                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.527321                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.379880                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     17908537     78.58%     78.58% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1      2363745     10.37%     88.96% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2       921536      4.04%     93.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3       495984      2.18%     95.18% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4       369937      1.62%     96.80% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5       206876      0.91%     97.71% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       128672      0.56%     98.27% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       113978      0.50%     98.77% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8       279798      1.23%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     22789063                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts      9804035                       # Number of instructions committed
system.switch_cpus2.commit.committedOps      12017159                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs               1802163                       # Number of memory references committed
system.switch_cpus2.commit.loads              1101637                       # Number of loads committed
system.switch_cpus2.commit.membars               1626                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           1724862                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         10828530                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls       244162                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events       279798                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads            36612611                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes           28587962                       # The number of ROB writes
system.switch_cpus2.timesIdled                 321873                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                3215845                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts            9804035                       # Number of Instructions Simulated
system.switch_cpus2.committedOps             12017159                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total      9804035                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.691342                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.691342                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.371562                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.371562                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads        59228800                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       18173172                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads       13179350                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes          3254                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   6                       # Number of system calls
system.switch_cpus3.numCycles                26386007                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups         2362175                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted      1966644                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect       216277                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups       901374                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits          862199                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS          254013                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect        10038                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles     20548265                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts              12957411                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches            2362175                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      1116212                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles              2700637                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles         603343                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles       1036287                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus3.fetch.IcacheWaitRetryStallCycles           11                       # Number of stall cycles due to full MSHR
system.switch_cpus3.fetch.CacheLines          1277447                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes       206761                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples     24670282                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.645680                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     2.017605                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0        21969645     89.05%     89.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1          165487      0.67%     89.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2          208507      0.85%     90.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3          332194      1.35%     91.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4          139222      0.56%     92.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5          178972      0.73%     93.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6          208116      0.84%     94.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7           95536      0.39%     94.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8         1372603      5.56%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total     24670282                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.089524                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.491071                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles        20426725                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      1169696                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles          2687763                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles         1304                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles        384792                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved       359397                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          289                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts      15841301                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1672                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles        384792                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles        20447998                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles          66166                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      1045184                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles          2667758                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles        58377                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts      15743655                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents           19                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents          8238                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents        40609                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands     21983975                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups     73210183                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups     73210183                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps     18370442                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps         3613533                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts         3813                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts         1991                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts           205742                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads      1477800                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores       770489                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads         8481                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       172035                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded          15370263                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded         3828                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued         14735169                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        15622                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined      1883635                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined      3856101                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved          151                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples     24670282                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.597284                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.319430                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     18429576     74.70%     74.70% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      2843633     11.53%     86.23% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      1163735      4.72%     90.95% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3       653732      2.65%     93.60% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4       884106      3.58%     97.18% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5       272971      1.11%     98.29% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6       267552      1.08%     99.37% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7       143537      0.58%     99.95% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8        11440      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total     24670282                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu         101756     78.92%     78.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     78.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     78.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     78.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     78.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     78.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     78.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     78.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     78.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     78.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     78.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     78.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     78.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     78.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     78.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     78.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     78.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     78.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     78.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     78.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     78.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     78.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     78.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     78.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     78.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     78.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     78.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     78.92% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         13994     10.85%     89.78% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite        13178     10.22%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu     12412387     84.24%     84.24% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult       201360      1.37%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc         1822      0.01%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead      1351697      9.17%     94.79% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite       767903      5.21%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total      14735169                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.558446                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             128928                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.008750                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads     54285170                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes     17257818                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses     14350440                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses      14864097                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads        10778                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads       283728                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses           11                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation           94                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores        11618                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles        384792                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles          50566                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles         6432                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts     15374098                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts        11791                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts      1477800                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts       770489                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         1991                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents          5564                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            5                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents           94                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect       127399                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect       122085                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts       249484                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts     14479058                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts      1329361                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       256111                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    7                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs             2097165                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches         2047074                       # Number of branches executed
system.switch_cpus3.iew.exec_stores            767804                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.548740                       # Inst execution rate
system.switch_cpus3.iew.wb_sent              14350538                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count             14350440                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers          8596936                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers         23095608                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.543866                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.372233                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts     10687693                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps     13169730                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts      2204433                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         3677                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts       217912                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples     24285490                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.542288                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.362278                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0     18711874     77.05%     77.05% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1      2824433     11.63%     88.68% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2      1025690      4.22%     92.90% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3       510544      2.10%     95.01% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4       467670      1.93%     96.93% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5       196500      0.81%     97.74% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6       194277      0.80%     98.54% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7        92573      0.38%     98.92% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8       261929      1.08%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total     24285490                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts     10687693                       # Number of instructions committed
system.switch_cpus3.commit.committedOps      13169730                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs               1952943                       # Number of memory references committed
system.switch_cpus3.commit.loads              1194072                       # Number of loads committed
system.switch_cpus3.commit.membars               1834                       # Number of memory barriers committed
system.switch_cpus3.commit.branches           1908909                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts         11857049                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls       271953                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events       261929                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads            39397646                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes           31133132                       # The number of ROB writes
system.switch_cpus3.timesIdled                 313809                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                1715725                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts           10687693                       # Number of Instructions Simulated
system.switch_cpus3.committedOps             13169730                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total     10687693                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      2.468822                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.468822                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.405052                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.405052                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads        65146222                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes       20051222                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads       14646927                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          3674                       # number of misc regfile writes
system.switch_cpus4.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus4.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus4.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus4.dtb.write_misses                0                       # DTB write misses
system.switch_cpus4.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.dtb.hits                        0                       # DTB hits
system.switch_cpus4.dtb.misses                      0                       # DTB misses
system.switch_cpus4.dtb.accesses                    0                       # DTB accesses
system.switch_cpus4.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.itb.hits                        0                       # DTB hits
system.switch_cpus4.itb.misses                      0                       # DTB misses
system.switch_cpus4.itb.accesses                    0                       # DTB accesses
system.cpu4.workload.num_syscalls                   6                       # Number of system calls
system.switch_cpus4.numCycles                26386007                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.BPredUnit.lookups         2361915                       # Number of BP lookups
system.switch_cpus4.BPredUnit.condPredicted      1966461                       # Number of conditional branches predicted
system.switch_cpus4.BPredUnit.condIncorrect       216258                       # Number of conditional branches incorrect
system.switch_cpus4.BPredUnit.BTBLookups       901257                       # Number of BTB lookups
system.switch_cpus4.BPredUnit.BTBHits          862087                       # Number of BTB hits
system.switch_cpus4.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus4.BPredUnit.usedRAS          253977                       # Number of times the RAS was used to get a target.
system.switch_cpus4.BPredUnit.RASInCorrect        10035                       # Number of incorrect RAS predictions.
system.switch_cpus4.fetch.icacheStallCycles     20545606                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus4.fetch.Insts              12956155                       # Number of instructions fetch has processed
system.switch_cpus4.fetch.Branches            2361915                       # Number of branches that fetch encountered
system.switch_cpus4.fetch.predictedBranches      1116064                       # Number of branches that fetch has predicted taken
system.switch_cpus4.fetch.Cycles              2700347                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus4.fetch.SquashCycles         603291                       # Number of cycles fetch has spent squashing
system.switch_cpus4.fetch.BlockedCycles       1040959                       # Number of cycles fetch has spent blocked
system.switch_cpus4.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus4.fetch.IcacheWaitRetryStallCycles           11                       # Number of stall cycles due to full MSHR
system.switch_cpus4.fetch.CacheLines          1277291                       # Number of cache lines fetched
system.switch_cpus4.fetch.IcacheSquashes       206741                       # Number of outstanding Icache misses that were squashed
system.switch_cpus4.fetch.rateDist::samples     24671972                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::mean     0.645571                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::stdev     2.017457                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::0        21971625     89.06%     89.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::1          165461      0.67%     89.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::2          208481      0.85%     90.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::3          332165      1.35%     91.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::4          139206      0.56%     92.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::5          178939      0.73%     93.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::6          208089      0.84%     94.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::7           95514      0.39%     94.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::8         1372492      5.56%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::total     24671972                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.branchRate         0.089514                       # Number of branch fetches per cycle
system.switch_cpus4.fetch.rate               0.491024                       # Number of inst fetches per cycle
system.switch_cpus4.decode.IdleCycles        20424062                       # Number of cycles decode is idle
system.switch_cpus4.decode.BlockedCycles      1174373                       # Number of cycles decode is blocked
system.switch_cpus4.decode.RunCycles          2687472                       # Number of cycles decode is running
system.switch_cpus4.decode.UnblockCycles         1304                       # Number of cycles decode is unblocking
system.switch_cpus4.decode.SquashCycles        384759                       # Number of cycles decode is squashing
system.switch_cpus4.decode.BranchResolved       359338                       # Number of times decode resolved a branch
system.switch_cpus4.decode.BranchMispred          289                       # Number of times decode detected a branch misprediction
system.switch_cpus4.decode.DecodedInsts      15839700                       # Number of instructions handled by decode
system.switch_cpus4.decode.SquashedInsts         1672                       # Number of squashed instructions handled by decode
system.switch_cpus4.rename.SquashCycles        384759                       # Number of cycles rename is squashing
system.switch_cpus4.rename.IdleCycles        20445336                       # Number of cycles rename is idle
system.switch_cpus4.rename.BlockCycles          66169                       # Number of cycles rename is blocking
system.switch_cpus4.rename.serializeStallCycles      1049857                       # count of cycles rename stalled for serializing inst
system.switch_cpus4.rename.RunCycles          2667465                       # Number of cycles rename is running
system.switch_cpus4.rename.UnblockCycles        58379                       # Number of cycles rename is unblocking
system.switch_cpus4.rename.RenamedInsts      15742047                       # Number of instructions processed by rename
system.switch_cpus4.rename.ROBFullEvents           19                       # Number of times rename has blocked due to ROB full
system.switch_cpus4.rename.IQFullEvents          8242                       # Number of times rename has blocked due to IQ full
system.switch_cpus4.rename.LSQFullEvents        40607                       # Number of times rename has blocked due to LSQ full
system.switch_cpus4.rename.RenamedOperands     21981938                       # Number of destination operands rename has renamed
system.switch_cpus4.rename.RenameLookups     73202754                       # Number of register rename lookups that rename has made
system.switch_cpus4.rename.int_rename_lookups     73202754                       # Number of integer rename lookups
system.switch_cpus4.rename.CommittedMaps     18368628                       # Number of HB maps that are committed
system.switch_cpus4.rename.UndoneMaps         3613289                       # Number of HB maps that are undone due to squashing
system.switch_cpus4.rename.serializingInsts         3812                       # count of serializing insts renamed
system.switch_cpus4.rename.tempSerializingInsts         1991                       # count of temporary serializing insts renamed
system.switch_cpus4.rename.skidInsts           205745                       # count of insts added to the skid buffer
system.switch_cpus4.memDep0.insertedLoads      1477622                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus4.memDep0.insertedStores       770371                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus4.memDep0.conflictingLoads         8483                       # Number of conflicting loads.
system.switch_cpus4.memDep0.conflictingStores       172023                       # Number of conflicting stores.
system.switch_cpus4.iq.iqInstsAdded          15368666                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus4.iq.iqNonSpecInstsAdded         3828                       # Number of non-speculative instructions added to the IQ
system.switch_cpus4.iq.iqInstsIssued         14733622                       # Number of instructions issued
system.switch_cpus4.iq.iqSquashedInstsIssued        15623                       # Number of squashed instructions issued
system.switch_cpus4.iq.iqSquashedInstsExamined      1883480                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus4.iq.iqSquashedOperandsExamined      3855740                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus4.iq.iqSquashedNonSpecRemoved          151                       # Number of squashed non-spec instructions that were removed
system.switch_cpus4.iq.issued_per_cycle::samples     24671972                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::mean     0.597181                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::stdev     1.319342                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::0     18431955     74.71%     74.71% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::1      2843309     11.52%     86.23% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::2      1163597      4.72%     90.95% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::3       653640      2.65%     93.60% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::4       884030      3.58%     97.18% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::5       272953      1.11%     98.29% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::6       267537      1.08%     99.37% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::7       143516      0.58%     99.95% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::8        11435      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::total     24671972                       # Number of insts issued each cycle
system.switch_cpus4.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntAlu         101743     78.93%     78.93% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntMult             0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntDiv              0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatAdd            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCmp            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCvt            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatMult            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatDiv            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatSqrt            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAdd             0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAddAcc            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAlu             0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCmp             0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCvt             0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMisc            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMult            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMultAcc            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShift            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShiftAcc            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdSqrt            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAdd            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAlu            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCmp            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCvt            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatDiv            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMisc            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMult            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatSqrt            0      0.00%     78.93% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemRead         13989     10.85%     89.78% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemWrite        13173     10.22%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntAlu     12411129     84.24%     84.24% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntMult       201356      1.37%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAddAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMisc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShift            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMisc         1821      0.01%     85.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemRead      1351529      9.17%     94.79% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemWrite       767787      5.21%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::total      14733622                       # Type of FU issued
system.switch_cpus4.iq.rate                  0.558388                       # Inst issue rate
system.switch_cpus4.iq.fu_busy_cnt             128905                       # FU busy when requested
system.switch_cpus4.iq.fu_busy_rate          0.008749                       # FU busy rate (busy events/executed inst)
system.switch_cpus4.iq.int_inst_queue_reads     54283744                       # Number of integer instruction queue reads
system.switch_cpus4.iq.int_inst_queue_writes     17256066                       # Number of integer instruction queue writes
system.switch_cpus4.iq.int_inst_queue_wakeup_accesses     14348925                       # Number of integer instruction queue wakeup accesses
system.switch_cpus4.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus4.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus4.iq.int_alu_accesses      14862527                       # Number of integer alu accesses
system.switch_cpus4.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus4.iew.lsq.thread0.forwLoads        10776                       # Number of loads that had data forwarded from stores
system.switch_cpus4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.squashedLoads       283697                       # Number of loads squashed
system.switch_cpus4.iew.lsq.thread0.ignoredResponses           11                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus4.iew.lsq.thread0.memOrderViolation           94                       # Number of memory ordering violations
system.switch_cpus4.iew.lsq.thread0.squashedStores        11613                       # Number of stores squashed
system.switch_cpus4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus4.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus4.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus4.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus4.iew.iewSquashCycles        384759                       # Number of cycles IEW is squashing
system.switch_cpus4.iew.iewBlockCycles          50568                       # Number of cycles IEW is blocking
system.switch_cpus4.iew.iewUnblockCycles         6435                       # Number of cycles IEW is unblocking
system.switch_cpus4.iew.iewDispatchedInsts     15372501                       # Number of instructions dispatched to IQ
system.switch_cpus4.iew.iewDispSquashedInsts        11791                       # Number of squashed instructions skipped by dispatch
system.switch_cpus4.iew.iewDispLoadInsts      1477622                       # Number of dispatched load instructions
system.switch_cpus4.iew.iewDispStoreInsts       770371                       # Number of dispatched store instructions
system.switch_cpus4.iew.iewDispNonSpecInsts         1991                       # Number of dispatched non-speculative instructions
system.switch_cpus4.iew.iewIQFullEvents          5567                       # Number of times the IQ has become full, causing a stall
system.switch_cpus4.iew.iewLSQFullEvents            5                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus4.iew.memOrderViolationEvents           94                       # Number of memory order violations
system.switch_cpus4.iew.predictedTakenIncorrect       127388                       # Number of branches that were predicted taken incorrectly
system.switch_cpus4.iew.predictedNotTakenIncorrect       122077                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus4.iew.branchMispredicts       249465                       # Number of branch mispredicts detected at execute
system.switch_cpus4.iew.iewExecutedInsts     14477520                       # Number of executed instructions
system.switch_cpus4.iew.iewExecLoadInsts      1329194                       # Number of load instructions executed
system.switch_cpus4.iew.iewExecSquashedInsts       256102                       # Number of squashed instructions skipped in execute
system.switch_cpus4.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus4.iew.exec_nop                    7                       # number of nop insts executed
system.switch_cpus4.iew.exec_refs             2096882                       # number of memory reference insts executed
system.switch_cpus4.iew.exec_branches         2046832                       # Number of branches executed
system.switch_cpus4.iew.exec_stores            767688                       # Number of stores executed
system.switch_cpus4.iew.exec_rate            0.548682                       # Inst execution rate
system.switch_cpus4.iew.wb_sent              14349022                       # cumulative count of insts sent to commit
system.switch_cpus4.iew.wb_count             14348925                       # cumulative count of insts written-back
system.switch_cpus4.iew.wb_producers          8596108                       # num instructions producing a value
system.switch_cpus4.iew.wb_consumers         23093370                       # num instructions consuming a value
system.switch_cpus4.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus4.iew.wb_rate              0.543808                       # insts written-back per cycle
system.switch_cpus4.iew.wb_fanout            0.372233                       # average fanout of values written-back
system.switch_cpus4.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus4.commit.commitCommittedInsts     10686587                       # The number of committed instructions
system.switch_cpus4.commit.commitCommittedOps     13168314                       # The number of committed instructions
system.switch_cpus4.commit.commitSquashedInsts      2204250                       # The number of squashed insts skipped by commit
system.switch_cpus4.commit.commitNonSpecStalls         3677                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus4.commit.branchMispredicts       217893                       # The number of times a branch was mispredicted
system.switch_cpus4.commit.committed_per_cycle::samples     24287213                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::mean     0.542191                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::stdev     1.362181                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::0     18714228     77.05%     77.05% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::1      2824103     11.63%     88.68% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::2      1025581      4.22%     92.90% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::3       510474      2.10%     95.01% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::4       467616      1.93%     96.93% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::5       196478      0.81%     97.74% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::6       194261      0.80%     98.54% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::7        92569      0.38%     98.92% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::8       261903      1.08%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::total     24287213                       # Number of insts commited each cycle
system.switch_cpus4.commit.committedInsts     10686587                       # Number of instructions committed
system.switch_cpus4.commit.committedOps      13168314                       # Number of ops (including micro ops) committed
system.switch_cpus4.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus4.commit.refs               1952683                       # Number of memory references committed
system.switch_cpus4.commit.loads              1193925                       # Number of loads committed
system.switch_cpus4.commit.membars               1834                       # Number of memory barriers committed
system.switch_cpus4.commit.branches           1908687                       # Number of branches committed
system.switch_cpus4.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus4.commit.int_insts         11855757                       # Number of committed integer instructions.
system.switch_cpus4.commit.function_calls       271910                       # Number of function calls committed.
system.switch_cpus4.commit.bw_lim_events       261903                       # number cycles where commit BW limit reached
system.switch_cpus4.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus4.rob.rob_reads            39397796                       # The number of ROB reads
system.switch_cpus4.rob.rob_writes           31129903                       # The number of ROB writes
system.switch_cpus4.timesIdled                 313761                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus4.idleCycles                1714035                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus4.committedInsts           10686587                       # Number of Instructions Simulated
system.switch_cpus4.committedOps             13168314                       # Number of Ops (including micro ops) Simulated
system.switch_cpus4.committedInsts_total     10686587                       # Number of Instructions Simulated
system.switch_cpus4.cpi                      2.469077                       # CPI: Cycles Per Instruction
system.switch_cpus4.cpi_total                2.469077                       # CPI: Total CPI of All Threads
system.switch_cpus4.ipc                      0.405010                       # IPC: Instructions Per Cycle
system.switch_cpus4.ipc_total                0.405010                       # IPC: Total IPC of All Threads
system.switch_cpus4.int_regfile_reads        65139352                       # number of integer regfile reads
system.switch_cpus4.int_regfile_writes       20049316                       # number of integer regfile writes
system.switch_cpus4.misc_regfile_reads       14645427                       # number of misc regfile reads
system.switch_cpus4.misc_regfile_writes          3674                       # number of misc regfile writes
system.switch_cpus5.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus5.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus5.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus5.dtb.write_misses                0                       # DTB write misses
system.switch_cpus5.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.dtb.hits                        0                       # DTB hits
system.switch_cpus5.dtb.misses                      0                       # DTB misses
system.switch_cpus5.dtb.accesses                    0                       # DTB accesses
system.switch_cpus5.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.itb.hits                        0                       # DTB hits
system.switch_cpus5.itb.misses                      0                       # DTB misses
system.switch_cpus5.itb.accesses                    0                       # DTB accesses
system.cpu5.workload.num_syscalls                   6                       # Number of system calls
system.switch_cpus5.numCycles                26386007                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.BPredUnit.lookups         2144304                       # Number of BP lookups
system.switch_cpus5.BPredUnit.condPredicted      1754296                       # Number of conditional branches predicted
system.switch_cpus5.BPredUnit.condIncorrect       210771                       # Number of conditional branches incorrect
system.switch_cpus5.BPredUnit.BTBLookups       881613                       # Number of BTB lookups
system.switch_cpus5.BPredUnit.BTBHits          842581                       # Number of BTB hits
system.switch_cpus5.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus5.BPredUnit.usedRAS          221513                       # Number of times the RAS was used to get a target.
system.switch_cpus5.BPredUnit.RASInCorrect         9560                       # Number of incorrect RAS predictions.
system.switch_cpus5.fetch.icacheStallCycles     20635638                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus5.fetch.Insts              11993469                       # Number of instructions fetch has processed
system.switch_cpus5.fetch.Branches            2144304                       # Number of branches that fetch encountered
system.switch_cpus5.fetch.predictedBranches      1064094                       # Number of branches that fetch has predicted taken
system.switch_cpus5.fetch.Cycles              2502880                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus5.fetch.SquashCycles         577174                       # Number of cycles fetch has spent squashing
system.switch_cpus5.fetch.BlockedCycles        559569                       # Number of cycles fetch has spent blocked
system.switch_cpus5.fetch.CacheLines          1263906                       # Number of cache lines fetched
system.switch_cpus5.fetch.IcacheSquashes       210841                       # Number of outstanding Icache misses that were squashed
system.switch_cpus5.fetch.rateDist::samples     24061758                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::mean     0.612063                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::stdev     1.953984                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::0        21558878     89.60%     89.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::1          116911      0.49%     90.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::2          185759      0.77%     90.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::3          250623      1.04%     91.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::4          256990      1.07%     92.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::5          218288      0.91%     93.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::6          122905      0.51%     94.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::7          181060      0.75%     95.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::8         1170344      4.86%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::total     24061758                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.branchRate         0.081267                       # Number of branch fetches per cycle
system.switch_cpus5.fetch.rate               0.454539                       # Number of inst fetches per cycle
system.switch_cpus5.decode.IdleCycles        20424955                       # Number of cycles decode is idle
system.switch_cpus5.decode.BlockedCycles       772371                       # Number of cycles decode is blocked
system.switch_cpus5.decode.RunCycles          2498074                       # Number of cycles decode is running
system.switch_cpus5.decode.UnblockCycles         2950                       # Number of cycles decode is unblocking
system.switch_cpus5.decode.SquashCycles        363406                       # Number of cycles decode is squashing
system.switch_cpus5.decode.BranchResolved       352934                       # Number of times decode resolved a branch
system.switch_cpus5.decode.BranchMispred          265                       # Number of times decode detected a branch misprediction
system.switch_cpus5.decode.DecodedInsts      14713448                       # Number of instructions handled by decode
system.switch_cpus5.decode.SquashedInsts         1547                       # Number of squashed instructions handled by decode
system.switch_cpus5.rename.SquashCycles        363406                       # Number of cycles rename is squashing
system.switch_cpus5.rename.IdleCycles        20481635                       # Number of cycles rename is idle
system.switch_cpus5.rename.BlockCycles         142995                       # Number of cycles rename is blocking
system.switch_cpus5.rename.serializeStallCycles       500238                       # count of cycles rename stalled for serializing inst
system.switch_cpus5.rename.RunCycles          2445045                       # Number of cycles rename is running
system.switch_cpus5.rename.UnblockCycles       128437                       # Number of cycles rename is unblocking
system.switch_cpus5.rename.RenamedInsts      14706797                       # Number of instructions processed by rename
system.switch_cpus5.rename.ROBFullEvents           22                       # Number of times rename has blocked due to ROB full
system.switch_cpus5.rename.IQFullEvents         18405                       # Number of times rename has blocked due to IQ full
system.switch_cpus5.rename.LSQFullEvents        55371                       # Number of times rename has blocked due to LSQ full
system.switch_cpus5.rename.RenamedOperands     20522821                       # Number of destination operands rename has renamed
system.switch_cpus5.rename.RenameLookups     68417126                       # Number of register rename lookups that rename has made
system.switch_cpus5.rename.int_rename_lookups     68417126                       # Number of integer rename lookups
system.switch_cpus5.rename.CommittedMaps     17759677                       # Number of HB maps that are committed
system.switch_cpus5.rename.UndoneMaps         2763117                       # Number of HB maps that are undone due to squashing
system.switch_cpus5.rename.serializingInsts         3633                       # count of serializing insts renamed
system.switch_cpus5.rename.tempSerializingInsts         1884                       # count of temporary serializing insts renamed
system.switch_cpus5.rename.skidInsts           385929                       # count of insts added to the skid buffer
system.switch_cpus5.memDep0.insertedLoads      1376963                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus5.memDep0.insertedStores       745447                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus5.memDep0.conflictingLoads         8717                       # Number of conflicting loads.
system.switch_cpus5.memDep0.conflictingStores       170012                       # Number of conflicting stores.
system.switch_cpus5.iq.iqInstsAdded          14686967                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus5.iq.iqNonSpecInstsAdded         3647                       # Number of non-speculative instructions added to the IQ
system.switch_cpus5.iq.iqInstsIssued         13937384                       # Number of instructions issued
system.switch_cpus5.iq.iqSquashedInstsIssued         2147                       # Number of squashed instructions issued
system.switch_cpus5.iq.iqSquashedInstsExamined      1642227                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus5.iq.iqSquashedOperandsExamined      3941194                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus5.iq.iqSquashedNonSpecRemoved          122                       # Number of squashed non-spec instructions that were removed
system.switch_cpus5.iq.issued_per_cycle::samples     24061758                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::mean     0.579234                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::stdev     1.271202                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::0     18170787     75.52%     75.52% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::1      2417956     10.05%     85.57% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::2      1226437      5.10%     90.66% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::3       928008      3.86%     94.52% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::4       728627      3.03%     97.55% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::5       294484      1.22%     98.77% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::6       185729      0.77%     99.54% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::7        96612      0.40%     99.95% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::8        13118      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::total     24061758                       # Number of insts issued each cycle
system.switch_cpus5.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntAlu           2652     11.39%     11.39% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntMult             0      0.00%     11.39% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntDiv              0      0.00%     11.39% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatAdd            0      0.00%     11.39% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCmp            0      0.00%     11.39% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCvt            0      0.00%     11.39% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatMult            0      0.00%     11.39% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatDiv            0      0.00%     11.39% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatSqrt            0      0.00%     11.39% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAdd             0      0.00%     11.39% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAddAcc            0      0.00%     11.39% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAlu             0      0.00%     11.39% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCmp             0      0.00%     11.39% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCvt             0      0.00%     11.39% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMisc            0      0.00%     11.39% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMult            0      0.00%     11.39% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMultAcc            0      0.00%     11.39% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShift            0      0.00%     11.39% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShiftAcc            0      0.00%     11.39% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdSqrt            0      0.00%     11.39% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAdd            0      0.00%     11.39% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAlu            0      0.00%     11.39% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCmp            0      0.00%     11.39% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCvt            0      0.00%     11.39% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatDiv            0      0.00%     11.39% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMisc            0      0.00%     11.39% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMult            0      0.00%     11.39% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.39% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatSqrt            0      0.00%     11.39% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemRead          8527     36.62%     48.01% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemWrite        12106     51.99%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntAlu     11720731     84.10%     84.10% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntMult       207963      1.49%     85.59% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntDiv            0      0.00%     85.59% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatAdd            0      0.00%     85.59% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCmp            0      0.00%     85.59% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCvt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatMult            0      0.00%     85.59% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatDiv            0      0.00%     85.59% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatSqrt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAdd            0      0.00%     85.59% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAddAcc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAlu            0      0.00%     85.59% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCmp            0      0.00%     85.59% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCvt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMisc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMult            0      0.00%     85.59% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMultAcc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShift            0      0.00%     85.59% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.59% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdSqrt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.59% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.59% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.59% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.59% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.59% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMisc         1746      0.01%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemRead      1264012      9.07%     94.67% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemWrite       742932      5.33%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::total      13937384                       # Type of FU issued
system.switch_cpus5.iq.rate                  0.528211                       # Inst issue rate
system.switch_cpus5.iq.fu_busy_cnt              23285                       # FU busy when requested
system.switch_cpus5.iq.fu_busy_rate          0.001671                       # FU busy rate (busy events/executed inst)
system.switch_cpus5.iq.int_inst_queue_reads     51961958                       # Number of integer instruction queue reads
system.switch_cpus5.iq.int_inst_queue_writes     16332898                       # Number of integer instruction queue writes
system.switch_cpus5.iq.int_inst_queue_wakeup_accesses     13725066                       # Number of integer instruction queue wakeup accesses
system.switch_cpus5.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus5.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus5.iq.int_alu_accesses      13960669                       # Number of integer alu accesses
system.switch_cpus5.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus5.iew.lsq.thread0.forwLoads        28263                       # Number of loads that had data forwarded from stores
system.switch_cpus5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.squashedLoads       222955                       # Number of loads squashed
system.switch_cpus5.iew.lsq.thread0.ignoredResponses           11                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus5.iew.lsq.thread0.memOrderViolation           58                       # Number of memory ordering violations
system.switch_cpus5.iew.lsq.thread0.squashedStores        11331                       # Number of stores squashed
system.switch_cpus5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus5.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus5.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus5.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus5.iew.iewSquashCycles        363406                       # Number of cycles IEW is squashing
system.switch_cpus5.iew.iewBlockCycles         112381                       # Number of cycles IEW is blocking
system.switch_cpus5.iew.iewUnblockCycles        12538                       # Number of cycles IEW is unblocking
system.switch_cpus5.iew.iewDispatchedInsts     14690638                       # Number of instructions dispatched to IQ
system.switch_cpus5.iew.iewDispSquashedInsts         6074                       # Number of squashed instructions skipped by dispatch
system.switch_cpus5.iew.iewDispLoadInsts      1376963                       # Number of dispatched load instructions
system.switch_cpus5.iew.iewDispStoreInsts       745447                       # Number of dispatched store instructions
system.switch_cpus5.iew.iewDispNonSpecInsts         1887                       # Number of dispatched non-speculative instructions
system.switch_cpus5.iew.iewIQFullEvents         10607                       # Number of times the IQ has become full, causing a stall
system.switch_cpus5.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus5.iew.memOrderViolationEvents           58                       # Number of memory order violations
system.switch_cpus5.iew.predictedTakenIncorrect       121863                       # Number of branches that were predicted taken incorrectly
system.switch_cpus5.iew.predictedNotTakenIncorrect       118744                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus5.iew.branchMispredicts       240607                       # Number of branch mispredicts detected at execute
system.switch_cpus5.iew.iewExecutedInsts     13742461                       # Number of executed instructions
system.switch_cpus5.iew.iewExecLoadInsts      1188449                       # Number of load instructions executed
system.switch_cpus5.iew.iewExecSquashedInsts       194923                       # Number of squashed instructions skipped in execute
system.switch_cpus5.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus5.iew.exec_nop                   24                       # number of nop insts executed
system.switch_cpus5.iew.exec_refs             1931313                       # number of memory reference insts executed
system.switch_cpus5.iew.exec_branches         1952439                       # Number of branches executed
system.switch_cpus5.iew.exec_stores            742864                       # Number of stores executed
system.switch_cpus5.iew.exec_rate            0.520824                       # Inst execution rate
system.switch_cpus5.iew.wb_sent              13725191                       # cumulative count of insts sent to commit
system.switch_cpus5.iew.wb_count             13725066                       # cumulative count of insts written-back
system.switch_cpus5.iew.wb_producers          7879481                       # num instructions producing a value
system.switch_cpus5.iew.wb_consumers         21232754                       # num instructions consuming a value
system.switch_cpus5.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus5.iew.wb_rate              0.520165                       # insts written-back per cycle
system.switch_cpus5.iew.wb_fanout            0.371100                       # average fanout of values written-back
system.switch_cpus5.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus5.commit.commitCommittedInsts     10353351                       # The number of committed instructions
system.switch_cpus5.commit.commitCommittedOps     12740041                       # The number of committed instructions
system.switch_cpus5.commit.commitSquashedInsts      1950602                       # The number of squashed insts skipped by commit
system.switch_cpus5.commit.commitNonSpecStalls         3525                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus5.commit.branchMispredicts       213196                       # The number of times a branch was mispredicted
system.switch_cpus5.commit.committed_per_cycle::samples     23698352                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::mean     0.537592                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::stdev     1.386696                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::0     18475313     77.96%     77.96% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::1      2587443     10.92%     88.88% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::2       979261      4.13%     93.01% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::3       465747      1.97%     94.98% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::4       390938      1.65%     96.63% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::5       225600      0.95%     97.58% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::6       199219      0.84%     98.42% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::7        88879      0.38%     98.79% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::8       285952      1.21%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::total     23698352                       # Number of insts commited each cycle
system.switch_cpus5.commit.committedInsts     10353351                       # Number of instructions committed
system.switch_cpus5.commit.committedOps      12740041                       # Number of ops (including micro ops) committed
system.switch_cpus5.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus5.commit.refs               1888124                       # Number of memory references committed
system.switch_cpus5.commit.loads              1154008                       # Number of loads committed
system.switch_cpus5.commit.membars               1758                       # Number of memory barriers committed
system.switch_cpus5.commit.branches           1837313                       # Number of branches committed
system.switch_cpus5.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus5.commit.int_insts         11478527                       # Number of committed integer instructions.
system.switch_cpus5.commit.function_calls       262387                       # Number of function calls committed.
system.switch_cpus5.commit.bw_lim_events       285952                       # number cycles where commit BW limit reached
system.switch_cpus5.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus5.rob.rob_reads            38102965                       # The number of ROB reads
system.switch_cpus5.rob.rob_writes           29744717                       # The number of ROB writes
system.switch_cpus5.timesIdled                 314495                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus5.idleCycles                2324249                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus5.committedInsts           10353351                       # Number of Instructions Simulated
system.switch_cpus5.committedOps             12740041                       # Number of Ops (including micro ops) Simulated
system.switch_cpus5.committedInsts_total     10353351                       # Number of Instructions Simulated
system.switch_cpus5.cpi                      2.548548                       # CPI: Cycles Per Instruction
system.switch_cpus5.cpi_total                2.548548                       # CPI: Total CPI of All Threads
system.switch_cpus5.ipc                      0.392380                       # IPC: Instructions Per Cycle
system.switch_cpus5.ipc_total                0.392380                       # IPC: Total IPC of All Threads
system.switch_cpus5.int_regfile_reads        61853159                       # number of integer regfile reads
system.switch_cpus5.int_regfile_writes       19118583                       # number of integer regfile writes
system.switch_cpus5.misc_regfile_reads       13640760                       # number of misc regfile reads
system.switch_cpus5.misc_regfile_writes          3522                       # number of misc regfile writes
system.switch_cpus6.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.dtb.hits                        0                       # DTB hits
system.switch_cpus6.dtb.misses                      0                       # DTB misses
system.switch_cpus6.dtb.accesses                    0                       # DTB accesses
system.switch_cpus6.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.itb.hits                        0                       # DTB hits
system.switch_cpus6.itb.misses                      0                       # DTB misses
system.switch_cpus6.itb.accesses                    0                       # DTB accesses
system.cpu6.workload.num_syscalls                   5                       # Number of system calls
system.switch_cpus6.numCycles                26386007                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.BPredUnit.lookups         2032266                       # Number of BP lookups
system.switch_cpus6.BPredUnit.condPredicted      1662313                       # Number of conditional branches predicted
system.switch_cpus6.BPredUnit.condIncorrect       201633                       # Number of conditional branches incorrect
system.switch_cpus6.BPredUnit.BTBLookups       850636                       # Number of BTB lookups
system.switch_cpus6.BPredUnit.BTBHits          800297                       # Number of BTB hits
system.switch_cpus6.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus6.BPredUnit.usedRAS          208808                       # Number of times the RAS was used to get a target.
system.switch_cpus6.BPredUnit.RASInCorrect         9021                       # Number of incorrect RAS predictions.
system.switch_cpus6.fetch.icacheStallCycles     19742321                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus6.fetch.Insts              11530905                       # Number of instructions fetch has processed
system.switch_cpus6.fetch.Branches            2032266                       # Number of branches that fetch encountered
system.switch_cpus6.fetch.predictedBranches      1009105                       # Number of branches that fetch has predicted taken
system.switch_cpus6.fetch.Cycles              2416067                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus6.fetch.SquashCycles         585154                       # Number of cycles fetch has spent squashing
system.switch_cpus6.fetch.BlockedCycles        578444                       # Number of cycles fetch has spent blocked
system.switch_cpus6.fetch.CacheLines          1216269                       # Number of cache lines fetched
system.switch_cpus6.fetch.IcacheSquashes       202718                       # Number of outstanding Icache misses that were squashed
system.switch_cpus6.fetch.rateDist::samples     23116027                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::mean     0.609577                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::stdev     1.958267                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::0        20699960     89.55%     89.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::1          131380      0.57%     90.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::2          207102      0.90%     91.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::3          328609      1.42%     92.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::4          135285      0.59%     93.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::5          152849      0.66%     93.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::6          163086      0.71%     94.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::7          106360      0.46%     94.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::8         1191396      5.15%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::total     23116027                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.branchRate         0.077021                       # Number of branch fetches per cycle
system.switch_cpus6.fetch.rate               0.437008                       # Number of inst fetches per cycle
system.switch_cpus6.decode.IdleCycles        19560028                       # Number of cycles decode is idle
system.switch_cpus6.decode.BlockedCycles       762554                       # Number of cycles decode is blocked
system.switch_cpus6.decode.RunCycles          2408369                       # Number of cycles decode is running
system.switch_cpus6.decode.UnblockCycles         6156                       # Number of cycles decode is unblocking
system.switch_cpus6.decode.SquashCycles        378919                       # Number of cycles decode is squashing
system.switch_cpus6.decode.BranchResolved       332747                       # Number of times decode resolved a branch
system.switch_cpus6.decode.BranchMispred          277                       # Number of times decode detected a branch misprediction
system.switch_cpus6.decode.DecodedInsts      14079623                       # Number of instructions handled by decode
system.switch_cpus6.decode.SquashedInsts         1628                       # Number of squashed instructions handled by decode
system.switch_cpus6.rename.SquashCycles        378919                       # Number of cycles rename is squashing
system.switch_cpus6.rename.IdleCycles        19590896                       # Number of cycles rename is idle
system.switch_cpus6.rename.BlockCycles         207059                       # Number of cycles rename is blocking
system.switch_cpus6.rename.serializeStallCycles       468577                       # count of cycles rename stalled for serializing inst
system.switch_cpus6.rename.RunCycles          2384015                       # Number of cycles rename is running
system.switch_cpus6.rename.UnblockCycles        86548                       # Number of cycles rename is unblocking
system.switch_cpus6.rename.RenamedInsts      14069603                       # Number of instructions processed by rename
system.switch_cpus6.rename.ROBFullEvents         2047                       # Number of times rename has blocked due to ROB full
system.switch_cpus6.rename.IQFullEvents         24126                       # Number of times rename has blocked due to IQ full
system.switch_cpus6.rename.LSQFullEvents        32465                       # Number of times rename has blocked due to LSQ full
system.switch_cpus6.rename.FullRegisterEvents         4102                       # Number of times there has been no free registers
system.switch_cpus6.rename.RenamedOperands     19532284                       # Number of destination operands rename has renamed
system.switch_cpus6.rename.RenameLookups     65443737                       # Number of register rename lookups that rename has made
system.switch_cpus6.rename.int_rename_lookups     65443737                       # Number of integer rename lookups
system.switch_cpus6.rename.CommittedMaps     16645037                       # Number of HB maps that are committed
system.switch_cpus6.rename.UndoneMaps         2887247                       # Number of HB maps that are undone due to squashing
system.switch_cpus6.rename.serializingInsts         3580                       # count of serializing insts renamed
system.switch_cpus6.rename.tempSerializingInsts         1966                       # count of temporary serializing insts renamed
system.switch_cpus6.rename.skidInsts           262704                       # count of insts added to the skid buffer
system.switch_cpus6.memDep0.insertedLoads      1343247                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus6.memDep0.insertedStores       720775                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus6.memDep0.conflictingLoads        21681                       # Number of conflicting loads.
system.switch_cpus6.memDep0.conflictingStores       163587                       # Number of conflicting stores.
system.switch_cpus6.iq.iqInstsAdded          14048801                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus6.iq.iqNonSpecInstsAdded         3590                       # Number of non-speculative instructions added to the IQ
system.switch_cpus6.iq.iqInstsIssued         13289412                       # Number of instructions issued
system.switch_cpus6.iq.iqSquashedInstsIssued        17302                       # Number of squashed instructions issued
system.switch_cpus6.iq.iqSquashedInstsExamined      1792602                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus6.iq.iqSquashedOperandsExamined      4006417                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus6.iq.iqSquashedNonSpecRemoved          343                       # Number of squashed non-spec instructions that were removed
system.switch_cpus6.iq.issued_per_cycle::samples     23116027                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::mean     0.574900                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::stdev     1.267701                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::0     17511729     75.76%     75.76% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::1      2250602      9.74%     85.49% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::2      1229665      5.32%     90.81% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::3       838737      3.63%     94.44% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::4       783139      3.39%     97.83% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::5       224765      0.97%     98.80% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::6       176160      0.76%     99.56% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::7        59912      0.26%     99.82% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::8        41318      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::total     23116027                       # Number of insts issued each cycle
system.switch_cpus6.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntAlu           3189     12.77%     12.77% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntMult             0      0.00%     12.77% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntDiv              0      0.00%     12.77% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatAdd            0      0.00%     12.77% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCmp            0      0.00%     12.77% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCvt            0      0.00%     12.77% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatMult            0      0.00%     12.77% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatDiv            0      0.00%     12.77% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatSqrt            0      0.00%     12.77% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAdd             0      0.00%     12.77% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAddAcc            0      0.00%     12.77% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAlu             0      0.00%     12.77% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCmp             0      0.00%     12.77% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCvt             0      0.00%     12.77% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMisc            0      0.00%     12.77% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMult            0      0.00%     12.77% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMultAcc            0      0.00%     12.77% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShift            0      0.00%     12.77% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShiftAcc            0      0.00%     12.77% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdSqrt            0      0.00%     12.77% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAdd            0      0.00%     12.77% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAlu            0      0.00%     12.77% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCmp            0      0.00%     12.77% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCvt            0      0.00%     12.77% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatDiv            0      0.00%     12.77% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMisc            0      0.00%     12.77% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMult            0      0.00%     12.77% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.77% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatSqrt            0      0.00%     12.77% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemRead          9726     38.94%     51.70% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemWrite        12064     48.30%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntAlu     11133208     83.78%     83.78% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntMult       209759      1.58%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAddAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAlu            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMisc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMult            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMultAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShift            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdSqrt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.35% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMisc         1610      0.01%     85.37% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMult            0      0.00%     85.37% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.37% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.37% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemRead      1228896      9.25%     94.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemWrite       715939      5.39%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::total      13289412                       # Type of FU issued
system.switch_cpus6.iq.rate                  0.503654                       # Inst issue rate
system.switch_cpus6.iq.fu_busy_cnt              24979                       # FU busy when requested
system.switch_cpus6.iq.fu_busy_rate          0.001880                       # FU busy rate (busy events/executed inst)
system.switch_cpus6.iq.int_inst_queue_reads     49737132                       # Number of integer instruction queue reads
system.switch_cpus6.iq.int_inst_queue_writes     15845142                       # Number of integer instruction queue writes
system.switch_cpus6.iq.int_inst_queue_wakeup_accesses     13070809                       # Number of integer instruction queue wakeup accesses
system.switch_cpus6.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus6.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus6.iq.int_alu_accesses      13314391                       # Number of integer alu accesses
system.switch_cpus6.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus6.iew.lsq.thread0.forwLoads        39185                       # Number of loads that had data forwarded from stores
system.switch_cpus6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.squashedLoads       244580                       # Number of loads squashed
system.switch_cpus6.iew.lsq.thread0.ignoredResponses           30                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus6.iew.lsq.thread0.memOrderViolation          156                       # Number of memory ordering violations
system.switch_cpus6.iew.lsq.thread0.squashedStores        22147                       # Number of stores squashed
system.switch_cpus6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus6.iew.lsq.thread0.rescheduledLoads          863                       # Number of loads that were rescheduled
system.switch_cpus6.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus6.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus6.iew.iewSquashCycles        378919                       # Number of cycles IEW is squashing
system.switch_cpus6.iew.iewBlockCycles         140121                       # Number of cycles IEW is blocking
system.switch_cpus6.iew.iewUnblockCycles        12211                       # Number of cycles IEW is unblocking
system.switch_cpus6.iew.iewDispatchedInsts     14052420                       # Number of instructions dispatched to IQ
system.switch_cpus6.iew.iewDispSquashedInsts         5831                       # Number of squashed instructions skipped by dispatch
system.switch_cpus6.iew.iewDispLoadInsts      1343247                       # Number of dispatched load instructions
system.switch_cpus6.iew.iewDispStoreInsts       720775                       # Number of dispatched store instructions
system.switch_cpus6.iew.iewDispNonSpecInsts         1968                       # Number of dispatched non-speculative instructions
system.switch_cpus6.iew.iewIQFullEvents          9060                       # Number of times the IQ has become full, causing a stall
system.switch_cpus6.iew.iewLSQFullEvents            1                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus6.iew.memOrderViolationEvents          156                       # Number of memory order violations
system.switch_cpus6.iew.predictedTakenIncorrect       116772                       # Number of branches that were predicted taken incorrectly
system.switch_cpus6.iew.predictedNotTakenIncorrect       115331                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus6.iew.branchMispredicts       232103                       # Number of branch mispredicts detected at execute
system.switch_cpus6.iew.iewExecutedInsts     13096342                       # Number of executed instructions
system.switch_cpus6.iew.iewExecLoadInsts      1155129                       # Number of load instructions executed
system.switch_cpus6.iew.iewExecSquashedInsts       193070                       # Number of squashed instructions skipped in execute
system.switch_cpus6.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus6.iew.exec_nop                   29                       # number of nop insts executed
system.switch_cpus6.iew.exec_refs             1870662                       # number of memory reference insts executed
system.switch_cpus6.iew.exec_branches         1842228                       # Number of branches executed
system.switch_cpus6.iew.exec_stores            715533                       # Number of stores executed
system.switch_cpus6.iew.exec_rate            0.496337                       # Inst execution rate
system.switch_cpus6.iew.wb_sent              13071052                       # cumulative count of insts sent to commit
system.switch_cpus6.iew.wb_count             13070809                       # cumulative count of insts written-back
system.switch_cpus6.iew.wb_producers          7643792                       # num instructions producing a value
system.switch_cpus6.iew.wb_consumers         19967878                       # num instructions consuming a value
system.switch_cpus6.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus6.iew.wb_rate              0.495369                       # insts written-back per cycle
system.switch_cpus6.iew.wb_fanout            0.382804                       # average fanout of values written-back
system.switch_cpus6.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus6.commit.commitCommittedInsts      9777494                       # The number of committed instructions
system.switch_cpus6.commit.commitCommittedOps     11984741                       # The number of committed instructions
system.switch_cpus6.commit.commitSquashedInsts      2067730                       # The number of squashed insts skipped by commit
system.switch_cpus6.commit.commitNonSpecStalls         3247                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus6.commit.branchMispredicts       205574                       # The number of times a branch was mispredicted
system.switch_cpus6.commit.committed_per_cycle::samples     22737108                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::mean     0.527101                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::stdev     1.379445                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::0     17869481     78.59%     78.59% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::1      2357346     10.37%     88.96% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::2       919000      4.04%     93.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::3       494562      2.18%     95.18% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::4       369192      1.62%     96.80% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::5       207066      0.91%     97.71% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::6       128209      0.56%     98.27% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::7       113659      0.50%     98.77% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::8       278593      1.23%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::total     22737108                       # Number of insts commited each cycle
system.switch_cpus6.commit.committedInsts      9777494                       # Number of instructions committed
system.switch_cpus6.commit.committedOps      11984741                       # Number of ops (including micro ops) committed
system.switch_cpus6.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus6.commit.refs               1797295                       # Number of memory references committed
system.switch_cpus6.commit.loads              1098667                       # Number of loads committed
system.switch_cpus6.commit.membars               1620                       # Number of memory barriers committed
system.switch_cpus6.commit.branches           1720250                       # Number of branches committed
system.switch_cpus6.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus6.commit.int_insts         10799274                       # Number of committed integer instructions.
system.switch_cpus6.commit.function_calls       243504                       # Number of function calls committed.
system.switch_cpus6.commit.bw_lim_events       278593                       # number cycles where commit BW limit reached
system.switch_cpus6.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus6.rob.rob_reads            36510921                       # The number of ROB reads
system.switch_cpus6.rob.rob_writes           28483897                       # The number of ROB writes
system.switch_cpus6.timesIdled                 321236                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus6.idleCycles                3269980                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus6.committedInsts            9777494                       # Number of Instructions Simulated
system.switch_cpus6.committedOps             11984741                       # Number of Ops (including micro ops) Simulated
system.switch_cpus6.committedInsts_total      9777494                       # Number of Instructions Simulated
system.switch_cpus6.cpi                      2.698647                       # CPI: Cycles Per Instruction
system.switch_cpus6.cpi_total                2.698647                       # CPI: Total CPI of All Threads
system.switch_cpus6.ipc                      0.370556                       # IPC: Instructions Per Cycle
system.switch_cpus6.ipc_total                0.370556                       # IPC: Total IPC of All Threads
system.switch_cpus6.int_regfile_reads        59057591                       # number of integer regfile reads
system.switch_cpus6.int_regfile_writes       18121147                       # number of integer regfile writes
system.switch_cpus6.misc_regfile_reads       13130574                       # number of misc regfile reads
system.switch_cpus6.misc_regfile_writes          3244                       # number of misc regfile writes
system.switch_cpus7.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.dtb.hits                        0                       # DTB hits
system.switch_cpus7.dtb.misses                      0                       # DTB misses
system.switch_cpus7.dtb.accesses                    0                       # DTB accesses
system.switch_cpus7.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.itb.hits                        0                       # DTB hits
system.switch_cpus7.itb.misses                      0                       # DTB misses
system.switch_cpus7.itb.accesses                    0                       # DTB accesses
system.cpu7.workload.num_syscalls                   5                       # Number of system calls
system.switch_cpus7.numCycles                26386007                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.BPredUnit.lookups         2073121                       # Number of BP lookups
system.switch_cpus7.BPredUnit.condPredicted      1700096                       # Number of conditional branches predicted
system.switch_cpus7.BPredUnit.condIncorrect       205165                       # Number of conditional branches incorrect
system.switch_cpus7.BPredUnit.BTBLookups       855792                       # Number of BTB lookups
system.switch_cpus7.BPredUnit.BTBHits          809680                       # Number of BTB hits
system.switch_cpus7.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus7.BPredUnit.usedRAS          212375                       # Number of times the RAS was used to get a target.
system.switch_cpus7.BPredUnit.RASInCorrect         9032                       # Number of incorrect RAS predictions.
system.switch_cpus7.fetch.icacheStallCycles     19790952                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus7.fetch.Insts              11775322                       # Number of instructions fetch has processed
system.switch_cpus7.fetch.Branches            2073121                       # Number of branches that fetch encountered
system.switch_cpus7.fetch.predictedBranches      1022055                       # Number of branches that fetch has predicted taken
system.switch_cpus7.fetch.Cycles              2591382                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus7.fetch.SquashCycles         583035                       # Number of cycles fetch has spent squashing
system.switch_cpus7.fetch.BlockedCycles       1124129                       # Number of cycles fetch has spent blocked
system.switch_cpus7.fetch.CacheLines          1221228                       # Number of cache lines fetched
system.switch_cpus7.fetch.IcacheSquashes       203470                       # Number of outstanding Icache misses that were squashed
system.switch_cpus7.fetch.rateDist::samples     23881018                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::mean     0.603240                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::stdev     1.948689                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::0        21289636     89.15%     89.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::1          280129      1.17%     90.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::2          324900      1.36%     91.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::3          178271      0.75%     92.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::4          207501      0.87%     93.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::5          113905      0.48%     93.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::6           76046      0.32%     94.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::7          199598      0.84%     94.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::8         1211032      5.07%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::total     23881018                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.branchRate         0.078569                       # Number of branch fetches per cycle
system.switch_cpus7.fetch.rate               0.446271                       # Number of inst fetches per cycle
system.switch_cpus7.decode.IdleCycles        19628991                       # Number of cycles decode is idle
system.switch_cpus7.decode.BlockedCycles      1289549                       # Number of cycles decode is blocked
system.switch_cpus7.decode.RunCycles          2570126                       # Number of cycles decode is running
system.switch_cpus7.decode.UnblockCycles        19941                       # Number of cycles decode is unblocking
system.switch_cpus7.decode.SquashCycles        372405                       # Number of cycles decode is squashing
system.switch_cpus7.decode.BranchResolved       336145                       # Number of times decode resolved a branch
system.switch_cpus7.decode.BranchMispred         2150                       # Number of times decode detected a branch misprediction
system.switch_cpus7.decode.DecodedInsts      14379183                       # Number of instructions handled by decode
system.switch_cpus7.decode.SquashedInsts        11213                       # Number of squashed instructions handled by decode
system.switch_cpus7.rename.SquashCycles        372405                       # Number of cycles rename is squashing
system.switch_cpus7.rename.IdleCycles        19660351                       # Number of cycles rename is idle
system.switch_cpus7.rename.BlockCycles         410686                       # Number of cycles rename is blocking
system.switch_cpus7.rename.serializeStallCycles       791427                       # count of cycles rename stalled for serializing inst
system.switch_cpus7.rename.RunCycles          2559860                       # Number of cycles rename is running
system.switch_cpus7.rename.UnblockCycles        86283                       # Number of cycles rename is unblocking
system.switch_cpus7.rename.RenamedInsts      14368678                       # Number of instructions processed by rename
system.switch_cpus7.rename.ROBFullEvents           22                       # Number of times rename has blocked due to ROB full
system.switch_cpus7.rename.IQFullEvents         22536                       # Number of times rename has blocked due to IQ full
system.switch_cpus7.rename.LSQFullEvents        39956                       # Number of times rename has blocked due to LSQ full
system.switch_cpus7.rename.RenamedOperands     19961669                       # Number of destination operands rename has renamed
system.switch_cpus7.rename.RenameLookups     66901479                       # Number of register rename lookups that rename has made
system.switch_cpus7.rename.int_rename_lookups     66901479                       # Number of integer rename lookups
system.switch_cpus7.rename.CommittedMaps     17012515                       # Number of HB maps that are committed
system.switch_cpus7.rename.UndoneMaps         2949139                       # Number of HB maps that are undone due to squashing
system.switch_cpus7.rename.serializingInsts         3808                       # count of serializing insts renamed
system.switch_cpus7.rename.tempSerializingInsts         2150                       # count of temporary serializing insts renamed
system.switch_cpus7.rename.skidInsts           232144                       # count of insts added to the skid buffer
system.switch_cpus7.memDep0.insertedLoads      1377741                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus7.memDep0.insertedStores       747906                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus7.memDep0.conflictingLoads        19840                       # Number of conflicting loads.
system.switch_cpus7.memDep0.conflictingStores       165145                       # Number of conflicting stores.
system.switch_cpus7.iq.iqInstsAdded          14344190                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus7.iq.iqNonSpecInstsAdded         3815                       # Number of non-speculative instructions added to the IQ
system.switch_cpus7.iq.iqInstsIssued         13548971                       # Number of instructions issued
system.switch_cpus7.iq.iqSquashedInstsIssued        19194                       # Number of squashed instructions issued
system.switch_cpus7.iq.iqSquashedInstsExamined      1814481                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus7.iq.iqSquashedOperandsExamined      4183958                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus7.iq.iqSquashedNonSpecRemoved          476                       # Number of squashed non-spec instructions that were removed
system.switch_cpus7.iq.issued_per_cycle::samples     23881018                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::mean     0.567353                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::stdev     1.258582                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::0     18171754     76.09%     76.09% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::1      2297208      9.62%     85.71% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::2      1235214      5.17%     90.88% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::3       851387      3.57%     94.45% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::4       746015      3.12%     97.57% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::5       382666      1.60%     99.18% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::6        92206      0.39%     99.56% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::7        59996      0.25%     99.81% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::8        44572      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::total     23881018                       # Number of insts issued each cycle
system.switch_cpus7.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntAlu           3416     11.54%     11.54% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntMult             0      0.00%     11.54% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntDiv              0      0.00%     11.54% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatAdd            0      0.00%     11.54% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCmp            0      0.00%     11.54% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCvt            0      0.00%     11.54% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatMult            0      0.00%     11.54% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatDiv            0      0.00%     11.54% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatSqrt            0      0.00%     11.54% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAdd             0      0.00%     11.54% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAddAcc            0      0.00%     11.54% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAlu             0      0.00%     11.54% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCmp             0      0.00%     11.54% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCvt             0      0.00%     11.54% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMisc            0      0.00%     11.54% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMult            0      0.00%     11.54% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMultAcc            0      0.00%     11.54% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShift            0      0.00%     11.54% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShiftAcc            0      0.00%     11.54% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdSqrt            0      0.00%     11.54% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAdd            0      0.00%     11.54% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAlu            0      0.00%     11.54% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCmp            0      0.00%     11.54% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCvt            0      0.00%     11.54% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatDiv            0      0.00%     11.54% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMisc            0      0.00%     11.54% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMult            0      0.00%     11.54% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.54% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatSqrt            0      0.00%     11.54% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemRead         12928     43.69%     55.23% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemWrite        13246     44.77%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntAlu     11339451     83.69%     83.69% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntMult       211087      1.56%     85.25% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntDiv            0      0.00%     85.25% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatAdd            0      0.00%     85.25% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCmp            0      0.00%     85.25% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCvt            0      0.00%     85.25% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatMult            0      0.00%     85.25% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatDiv            0      0.00%     85.25% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatSqrt            0      0.00%     85.25% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAdd            0      0.00%     85.25% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAddAcc            0      0.00%     85.25% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAlu            0      0.00%     85.25% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCmp            0      0.00%     85.25% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCvt            0      0.00%     85.25% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMisc            0      0.00%     85.25% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMult            0      0.00%     85.25% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMultAcc            0      0.00%     85.25% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShift            0      0.00%     85.25% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.25% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdSqrt            0      0.00%     85.25% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.25% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.25% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.25% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.25% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.25% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMisc         1657      0.01%     85.26% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMult            0      0.00%     85.26% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.26% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.26% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemRead      1254867      9.26%     94.52% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemWrite       741909      5.48%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::total      13548971                       # Type of FU issued
system.switch_cpus7.iq.rate                  0.513491                       # Inst issue rate
system.switch_cpus7.iq.fu_busy_cnt              29590                       # FU busy when requested
system.switch_cpus7.iq.fu_busy_rate          0.002184                       # FU busy rate (busy events/executed inst)
system.switch_cpus7.iq.int_inst_queue_reads     51027743                       # Number of integer instruction queue reads
system.switch_cpus7.iq.int_inst_queue_writes     16162623                       # Number of integer instruction queue writes
system.switch_cpus7.iq.int_inst_queue_wakeup_accesses     13318657                       # Number of integer instruction queue wakeup accesses
system.switch_cpus7.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus7.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus7.iq.int_alu_accesses      13578561                       # Number of integer alu accesses
system.switch_cpus7.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus7.iew.lsq.thread0.forwLoads        34478                       # Number of loads that had data forwarded from stores
system.switch_cpus7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.squashedLoads       249853                       # Number of loads squashed
system.switch_cpus7.iew.lsq.thread0.ignoredResponses           84                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus7.iew.lsq.thread0.memOrderViolation          141                       # Number of memory ordering violations
system.switch_cpus7.iew.lsq.thread0.squashedStores        17908                       # Number of stores squashed
system.switch_cpus7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus7.iew.lsq.thread0.rescheduledLoads          828                       # Number of loads that were rescheduled
system.switch_cpus7.iew.lsq.thread0.cacheBlocked           62                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus7.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus7.iew.iewSquashCycles        372405                       # Number of cycles IEW is squashing
system.switch_cpus7.iew.iewBlockCycles         361757                       # Number of cycles IEW is blocking
system.switch_cpus7.iew.iewUnblockCycles        14602                       # Number of cycles IEW is unblocking
system.switch_cpus7.iew.iewDispatchedInsts     14348029                       # Number of instructions dispatched to IQ
system.switch_cpus7.iew.iewDispSquashedInsts         6152                       # Number of squashed instructions skipped by dispatch
system.switch_cpus7.iew.iewDispLoadInsts      1377741                       # Number of dispatched load instructions
system.switch_cpus7.iew.iewDispStoreInsts       747906                       # Number of dispatched store instructions
system.switch_cpus7.iew.iewDispNonSpecInsts         2147                       # Number of dispatched non-speculative instructions
system.switch_cpus7.iew.iewIQFullEvents         10013                       # Number of times the IQ has become full, causing a stall
system.switch_cpus7.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus7.iew.memOrderViolationEvents          141                       # Number of memory order violations
system.switch_cpus7.iew.predictedTakenIncorrect       117694                       # Number of branches that were predicted taken incorrectly
system.switch_cpus7.iew.predictedNotTakenIncorrect       116186                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus7.iew.branchMispredicts       233880                       # Number of branch mispredicts detected at execute
system.switch_cpus7.iew.iewExecutedInsts     13344671                       # Number of executed instructions
system.switch_cpus7.iew.iewExecLoadInsts      1177499                       # Number of load instructions executed
system.switch_cpus7.iew.iewExecSquashedInsts       204299                       # Number of squashed instructions skipped in execute
system.switch_cpus7.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus7.iew.exec_nop                   24                       # number of nop insts executed
system.switch_cpus7.iew.exec_refs             1919165                       # number of memory reference insts executed
system.switch_cpus7.iew.exec_branches         1866731                       # Number of branches executed
system.switch_cpus7.iew.exec_stores            741666                       # Number of stores executed
system.switch_cpus7.iew.exec_rate            0.505748                       # Inst execution rate
system.switch_cpus7.iew.wb_sent              13318991                       # cumulative count of insts sent to commit
system.switch_cpus7.iew.wb_count             13318657                       # cumulative count of insts written-back
system.switch_cpus7.iew.wb_producers          7918534                       # num instructions producing a value
system.switch_cpus7.iew.wb_consumers         20746674                       # num instructions consuming a value
system.switch_cpus7.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus7.iew.wb_rate              0.504762                       # insts written-back per cycle
system.switch_cpus7.iew.wb_fanout            0.381677                       # average fanout of values written-back
system.switch_cpus7.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus7.commit.commitCommittedInsts      9992347                       # The number of committed instructions
system.switch_cpus7.commit.commitCommittedOps     12259361                       # The number of committed instructions
system.switch_cpus7.commit.commitSquashedInsts      2088795                       # The number of squashed insts skipped by commit
system.switch_cpus7.commit.commitNonSpecStalls         3339                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus7.commit.branchMispredicts       206181                       # The number of times a branch was mispredicted
system.switch_cpus7.commit.committed_per_cycle::samples     23508613                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::mean     0.521484                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::stdev     1.339389                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::0     18500279     78.70%     78.70% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::1      2322592      9.88%     88.58% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::2       973686      4.14%     92.72% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::3       583991      2.48%     95.20% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::4       405405      1.72%     96.93% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::5       260824      1.11%     98.04% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::6       136943      0.58%     98.62% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::7       109118      0.46%     99.08% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::8       215775      0.92%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::total     23508613                       # Number of insts commited each cycle
system.switch_cpus7.commit.committedInsts      9992347                       # Number of instructions committed
system.switch_cpus7.commit.committedOps      12259361                       # Number of ops (including micro ops) committed
system.switch_cpus7.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus7.commit.refs               1857883                       # Number of memory references committed
system.switch_cpus7.commit.loads              1127885                       # Number of loads committed
system.switch_cpus7.commit.membars               1666                       # Number of memory barriers committed
system.switch_cpus7.commit.branches           1754469                       # Number of branches committed
system.switch_cpus7.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus7.commit.int_insts         11052412                       # Number of committed integer instructions.
system.switch_cpus7.commit.function_calls       249429                       # Number of function calls committed.
system.switch_cpus7.commit.bw_lim_events       215775                       # number cycles where commit BW limit reached
system.switch_cpus7.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus7.rob.rob_reads            37640929                       # The number of ROB reads
system.switch_cpus7.rob.rob_writes           29068745                       # The number of ROB writes
system.switch_cpus7.timesIdled                 306024                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus7.idleCycles                2504989                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus7.committedInsts            9992347                       # Number of Instructions Simulated
system.switch_cpus7.committedOps             12259361                       # Number of Ops (including micro ops) Simulated
system.switch_cpus7.committedInsts_total      9992347                       # Number of Instructions Simulated
system.switch_cpus7.cpi                      2.640622                       # CPI: Cycles Per Instruction
system.switch_cpus7.cpi_total                2.640622                       # CPI: Total CPI of All Threads
system.switch_cpus7.ipc                      0.378699                       # IPC: Instructions Per Cycle
system.switch_cpus7.ipc_total                0.378699                       # IPC: Total IPC of All Threads
system.switch_cpus7.int_regfile_reads        60199774                       # number of integer regfile reads
system.switch_cpus7.int_regfile_writes       18482375                       # number of integer regfile writes
system.switch_cpus7.misc_regfile_reads       13415605                       # number of misc regfile reads
system.switch_cpus7.misc_regfile_writes          3336                       # number of misc regfile writes
system.l20.replacements                          1434                       # number of replacements
system.l20.tagsinuse                      4095.486821                       # Cycle average of tags in use
system.l20.total_refs                          347220                       # Total number of references to valid blocks.
system.l20.sampled_refs                          5530                       # Sample count of references to valid blocks.
system.l20.avg_refs                         62.788427                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks          147.307098                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    29.195721                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data   688.683196                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          3230.300806                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.035964                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.007128                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.168136                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.788648                       # Average percentage of cache occupancy
system.l20.occ_percent::total                0.999875                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.inst            1                       # number of ReadReq hits
system.l20.ReadReq_hits::switch_cpus0.data         4245                       # number of ReadReq hits
system.l20.ReadReq_hits::total                   4246                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks            2440                       # number of Writeback hits
system.l20.Writeback_hits::total                 2440                       # number of Writeback hits
system.l20.ReadExReq_hits::switch_cpus0.data           15                       # number of ReadExReq hits
system.l20.ReadExReq_hits::total                   15                       # number of ReadExReq hits
system.l20.demand_hits::switch_cpus0.inst            1                       # number of demand (read+write) hits
system.l20.demand_hits::switch_cpus0.data         4260                       # number of demand (read+write) hits
system.l20.demand_hits::total                    4261                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.inst            1                       # number of overall hits
system.l20.overall_hits::switch_cpus0.data         4260                       # number of overall hits
system.l20.overall_hits::total                   4261                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           35                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         1397                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 1432                       # number of ReadReq misses
system.l20.ReadExReq_misses::switch_cpus0.data            2                       # number of ReadExReq misses
system.l20.ReadExReq_misses::total                  2                       # number of ReadExReq misses
system.l20.demand_misses::switch_cpus0.inst           35                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         1399                       # number of demand (read+write) misses
system.l20.demand_misses::total                  1434                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           35                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         1399                       # number of overall misses
system.l20.overall_misses::total                 1434                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst     28675890                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data    712474811                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total      741150701                       # number of ReadReq miss cycles
system.l20.ReadExReq_miss_latency::switch_cpus0.data      1149876                       # number of ReadExReq miss cycles
system.l20.ReadExReq_miss_latency::total      1149876                       # number of ReadExReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst     28675890                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data    713624687                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total       742300577                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst     28675890                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data    713624687                       # number of overall miss cycles
system.l20.overall_miss_latency::total      742300577                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           36                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data         5642                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total               5678                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks         2440                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total             2440                       # number of Writeback accesses(hits+misses)
system.l20.ReadExReq_accesses::switch_cpus0.data           17                       # number of ReadExReq accesses(hits+misses)
system.l20.ReadExReq_accesses::total               17                       # number of ReadExReq accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           36                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data         5659                       # number of demand (read+write) accesses
system.l20.demand_accesses::total                5695                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           36                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data         5659                       # number of overall (read+write) accesses
system.l20.overall_accesses::total               5695                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst     0.972222                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.247607                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.252201                       # miss rate for ReadReq accesses
system.l20.ReadExReq_miss_rate::switch_cpus0.data     0.117647                       # miss rate for ReadExReq accesses
system.l20.ReadExReq_miss_rate::total        0.117647                       # miss rate for ReadExReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst     0.972222                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.247217                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.251800                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst     0.972222                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.247217                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.251800                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 819311.142857                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 510003.443808                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 517563.338687                       # average ReadReq miss latency
system.l20.ReadExReq_avg_miss_latency::switch_cpus0.data       574938                       # average ReadExReq miss latency
system.l20.ReadExReq_avg_miss_latency::total       574938                       # average ReadExReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 819311.142857                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 510096.273767                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 517643.359135                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 819311.142857                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 510096.273767                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 517643.359135                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                 905                       # number of writebacks
system.l20.writebacks::total                      905                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           35                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         1397                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            1432                       # number of ReadReq MSHR misses
system.l20.ReadExReq_mshr_misses::switch_cpus0.data            2                       # number of ReadExReq MSHR misses
system.l20.ReadExReq_mshr_misses::total             2                       # number of ReadExReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           35                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         1399                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             1434                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           35                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         1399                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            1434                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst     26161745                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data    612131175                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total    638292920                       # number of ReadReq MSHR miss cycles
system.l20.ReadExReq_mshr_miss_latency::switch_cpus0.data      1006276                       # number of ReadExReq MSHR miss cycles
system.l20.ReadExReq_mshr_miss_latency::total      1006276                       # number of ReadExReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst     26161745                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data    613137451                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total    639299196                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst     26161745                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data    613137451                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total    639299196                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.972222                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.247607                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.252201                       # mshr miss rate for ReadReq accesses
system.l20.ReadExReq_mshr_miss_rate::switch_cpus0.data     0.117647                       # mshr miss rate for ReadExReq accesses
system.l20.ReadExReq_mshr_miss_rate::total     0.117647                       # mshr miss rate for ReadExReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst     0.972222                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.247217                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.251800                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst     0.972222                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.247217                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.251800                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 747478.428571                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 438175.501074                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 445735.279330                       # average ReadReq mshr miss latency
system.l20.ReadExReq_avg_mshr_miss_latency::switch_cpus0.data       503138                       # average ReadExReq mshr miss latency
system.l20.ReadExReq_avg_mshr_miss_latency::total       503138                       # average ReadExReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 747478.428571                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 438268.370979                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 445815.338912                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 747478.428571                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 438268.370979                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 445815.338912                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          1560                       # number of replacements
system.l21.tagsinuse                      4095.877290                       # Cycle average of tags in use
system.l21.total_refs                          180345                       # Total number of references to valid blocks.
system.l21.sampled_refs                          5656                       # Sample count of references to valid blocks.
system.l21.avg_refs                         31.885608                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks           53.853945                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    20.479014                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data   765.261134                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          3256.283198                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.013148                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.005000                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.186831                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.794991                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.999970                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.inst            1                       # number of ReadReq hits
system.l21.ReadReq_hits::switch_cpus1.data         4031                       # number of ReadReq hits
system.l21.ReadReq_hits::total                   4032                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks             692                       # number of Writeback hits
system.l21.Writeback_hits::total                  692                       # number of Writeback hits
system.l21.ReadExReq_hits::switch_cpus1.data            6                       # number of ReadExReq hits
system.l21.ReadExReq_hits::total                    6                       # number of ReadExReq hits
system.l21.demand_hits::switch_cpus1.inst            1                       # number of demand (read+write) hits
system.l21.demand_hits::switch_cpus1.data         4037                       # number of demand (read+write) hits
system.l21.demand_hits::total                    4038                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.inst            1                       # number of overall hits
system.l21.overall_hits::switch_cpus1.data         4037                       # number of overall hits
system.l21.overall_hits::total                   4038                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           25                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         1535                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 1560                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           25                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         1535                       # number of demand (read+write) misses
system.l21.demand_misses::total                  1560                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           25                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         1535                       # number of overall misses
system.l21.overall_misses::total                 1560                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst     16044968                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data    651631651                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total      667676619                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst     16044968                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data    651631651                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total       667676619                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst     16044968                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data    651631651                       # number of overall miss cycles
system.l21.overall_miss_latency::total      667676619                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           26                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data         5566                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total               5592                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks          692                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total              692                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data            6                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total                6                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           26                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data         5572                       # number of demand (read+write) accesses
system.l21.demand_accesses::total                5598                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           26                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data         5572                       # number of overall (read+write) accesses
system.l21.overall_accesses::total               5598                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst     0.961538                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.275782                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.278970                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst     0.961538                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.275485                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.278671                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst     0.961538                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.275485                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.278671                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 641798.720000                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 424515.733550                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 427997.832692                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 641798.720000                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 424515.733550                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 427997.832692                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 641798.720000                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 424515.733550                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 427997.832692                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                 253                       # number of writebacks
system.l21.writebacks::total                      253                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           25                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         1535                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            1560                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           25                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         1535                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             1560                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           25                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         1535                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            1560                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst     14241718                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data    540698634                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total    554940352                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst     14241718                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data    540698634                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total    554940352                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst     14241718                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data    540698634                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total    554940352                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.961538                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.275782                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.278970                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst     0.961538                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.275485                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.278671                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst     0.961538                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.275485                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.278671                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 569668.720000                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 352246.667101                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 355730.994872                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 569668.720000                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 352246.667101                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 355730.994872                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 569668.720000                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 352246.667101                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 355730.994872                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                          2492                       # number of replacements
system.l22.tagsinuse                      4095.513420                       # Cycle average of tags in use
system.l22.total_refs                          324779                       # Total number of references to valid blocks.
system.l22.sampled_refs                          6586                       # Sample count of references to valid blocks.
system.l22.avg_refs                         49.313544                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks           37.062353                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst    23.637702                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data   941.305656                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          3093.507709                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.009048                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.005771                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.229811                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.755251                       # Average percentage of cache occupancy
system.l22.occ_percent::total                0.999881                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.inst            1                       # number of ReadReq hits
system.l22.ReadReq_hits::switch_cpus2.data         4707                       # number of ReadReq hits
system.l22.ReadReq_hits::total                   4708                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks            1490                       # number of Writeback hits
system.l22.Writeback_hits::total                 1490                       # number of Writeback hits
system.l22.ReadExReq_hits::switch_cpus2.data           14                       # number of ReadExReq hits
system.l22.ReadExReq_hits::total                   14                       # number of ReadExReq hits
system.l22.demand_hits::switch_cpus2.inst            1                       # number of demand (read+write) hits
system.l22.demand_hits::switch_cpus2.data         4721                       # number of demand (read+write) hits
system.l22.demand_hits::total                    4722                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.inst            1                       # number of overall hits
system.l22.overall_hits::switch_cpus2.data         4721                       # number of overall hits
system.l22.overall_hits::total                   4722                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           34                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data         2457                       # number of ReadReq misses
system.l22.ReadReq_misses::total                 2491                       # number of ReadReq misses
system.l22.ReadExReq_misses::switch_cpus2.data            1                       # number of ReadExReq misses
system.l22.ReadExReq_misses::total                  1                       # number of ReadExReq misses
system.l22.demand_misses::switch_cpus2.inst           34                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data         2458                       # number of demand (read+write) misses
system.l22.demand_misses::total                  2492                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           34                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data         2458                       # number of overall misses
system.l22.overall_misses::total                 2492                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst     33133643                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data   1254100041                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total     1287233684                       # number of ReadReq miss cycles
system.l22.ReadExReq_miss_latency::switch_cpus2.data       789161                       # number of ReadExReq miss cycles
system.l22.ReadExReq_miss_latency::total       789161                       # number of ReadExReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst     33133643                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data   1254889202                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total      1288022845                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst     33133643                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data   1254889202                       # number of overall miss cycles
system.l22.overall_miss_latency::total     1288022845                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           35                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data         7164                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total               7199                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks         1490                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total             1490                       # number of Writeback accesses(hits+misses)
system.l22.ReadExReq_accesses::switch_cpus2.data           15                       # number of ReadExReq accesses(hits+misses)
system.l22.ReadExReq_accesses::total               15                       # number of ReadExReq accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           35                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data         7179                       # number of demand (read+write) accesses
system.l22.demand_accesses::total                7214                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           35                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data         7179                       # number of overall (read+write) accesses
system.l22.overall_accesses::total               7214                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst     0.971429                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.342965                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.346020                       # miss rate for ReadReq accesses
system.l22.ReadExReq_miss_rate::switch_cpus2.data     0.066667                       # miss rate for ReadExReq accesses
system.l22.ReadExReq_miss_rate::total        0.066667                       # miss rate for ReadExReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst     0.971429                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.342388                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.345439                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst     0.971429                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.342388                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.345439                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 974518.911765                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 510419.227106                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 516753.787234                       # average ReadReq miss latency
system.l22.ReadExReq_avg_miss_latency::switch_cpus2.data       789161                       # average ReadExReq miss latency
system.l22.ReadExReq_avg_miss_latency::total       789161                       # average ReadExReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 974518.911765                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 510532.628967                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 516863.099920                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 974518.911765                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 510532.628967                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 516863.099920                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                 543                       # number of writebacks
system.l22.writebacks::total                      543                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           34                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data         2457                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total            2491                       # number of ReadReq MSHR misses
system.l22.ReadExReq_mshr_misses::switch_cpus2.data            1                       # number of ReadExReq MSHR misses
system.l22.ReadExReq_mshr_misses::total             1                       # number of ReadExReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           34                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data         2458                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total             2492                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           34                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data         2458                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total            2492                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst     30692443                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data   1077687441                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total   1108379884                       # number of ReadReq MSHR miss cycles
system.l22.ReadExReq_mshr_miss_latency::switch_cpus2.data       717361                       # number of ReadExReq MSHR miss cycles
system.l22.ReadExReq_mshr_miss_latency::total       717361                       # number of ReadExReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst     30692443                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data   1078404802                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total   1109097245                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst     30692443                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data   1078404802                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total   1109097245                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.971429                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.342965                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.346020                       # mshr miss rate for ReadReq accesses
system.l22.ReadExReq_mshr_miss_rate::switch_cpus2.data     0.066667                       # mshr miss rate for ReadExReq accesses
system.l22.ReadExReq_mshr_miss_rate::total     0.066667                       # mshr miss rate for ReadExReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst     0.971429                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.342388                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.345439                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst     0.971429                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.342388                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.345439                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 902718.911765                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 438619.227106                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 444953.787234                       # average ReadReq mshr miss latency
system.l22.ReadExReq_avg_mshr_miss_latency::switch_cpus2.data       717361                       # average ReadExReq mshr miss latency
system.l22.ReadExReq_avg_mshr_miss_latency::total       717361                       # average ReadExReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 902718.911765                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 438732.628967                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 445063.099920                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 902718.911765                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 438732.628967                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 445063.099920                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                           730                       # number of replacements
system.l23.tagsinuse                      4095.426971                       # Cycle average of tags in use
system.l23.total_refs                          253702                       # Total number of references to valid blocks.
system.l23.sampled_refs                          4826                       # Sample count of references to valid blocks.
system.l23.avg_refs                         52.569830                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks          122.426971                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst    32.789314                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data   333.323984                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data          3606.886702                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.029889                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.008005                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.081378                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.880588                       # Average percentage of cache occupancy
system.l23.occ_percent::total                0.999860                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.inst            2                       # number of ReadReq hits
system.l23.ReadReq_hits::switch_cpus3.data         3175                       # number of ReadReq hits
system.l23.ReadReq_hits::total                   3177                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks            1030                       # number of Writeback hits
system.l23.Writeback_hits::total                 1030                       # number of Writeback hits
system.l23.ReadExReq_hits::switch_cpus3.data           16                       # number of ReadExReq hits
system.l23.ReadExReq_hits::total                   16                       # number of ReadExReq hits
system.l23.demand_hits::switch_cpus3.inst            2                       # number of demand (read+write) hits
system.l23.demand_hits::switch_cpus3.data         3191                       # number of demand (read+write) hits
system.l23.demand_hits::total                    3193                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.inst            2                       # number of overall hits
system.l23.overall_hits::switch_cpus3.data         3191                       # number of overall hits
system.l23.overall_hits::total                   3193                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           38                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data          692                       # number of ReadReq misses
system.l23.ReadReq_misses::total                  730                       # number of ReadReq misses
system.l23.demand_misses::switch_cpus3.inst           38                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data          692                       # number of demand (read+write) misses
system.l23.demand_misses::total                   730                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           38                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data          692                       # number of overall misses
system.l23.overall_misses::total                  730                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst     54144502                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data    321410169                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total      375554671                       # number of ReadReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst     54144502                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data    321410169                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total       375554671                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst     54144502                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data    321410169                       # number of overall miss cycles
system.l23.overall_miss_latency::total      375554671                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           40                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data         3867                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total               3907                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks         1030                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total             1030                       # number of Writeback accesses(hits+misses)
system.l23.ReadExReq_accesses::switch_cpus3.data           16                       # number of ReadExReq accesses(hits+misses)
system.l23.ReadExReq_accesses::total               16                       # number of ReadExReq accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           40                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data         3883                       # number of demand (read+write) accesses
system.l23.demand_accesses::total                3923                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           40                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data         3883                       # number of overall (read+write) accesses
system.l23.overall_accesses::total               3923                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst     0.950000                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.178950                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.186844                       # miss rate for ReadReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst     0.950000                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.178213                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.186082                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst     0.950000                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.178213                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.186082                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 1424855.315789                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 464465.562139                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 514458.453425                       # average ReadReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 1424855.315789                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 464465.562139                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 514458.453425                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 1424855.315789                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 464465.562139                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 514458.453425                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                 433                       # number of writebacks
system.l23.writebacks::total                      433                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           38                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data          692                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total             730                       # number of ReadReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           38                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data          692                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total              730                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           38                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data          692                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total             730                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst     51413291                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data    271688535                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total    323101826                       # number of ReadReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst     51413291                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data    271688535                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total    323101826                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst     51413291                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data    271688535                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total    323101826                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.950000                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.178950                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.186844                       # mshr miss rate for ReadReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst     0.950000                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.178213                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.186082                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst     0.950000                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.178213                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.186082                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 1352981.342105                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 392613.489884                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 442605.241096                       # average ReadReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 1352981.342105                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 392613.489884                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 442605.241096                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 1352981.342105                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 392613.489884                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 442605.241096                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l24.replacements                           730                       # number of replacements
system.l24.tagsinuse                      4095.426778                       # Cycle average of tags in use
system.l24.total_refs                          253702                       # Total number of references to valid blocks.
system.l24.sampled_refs                          4826                       # Sample count of references to valid blocks.
system.l24.avg_refs                         52.569830                       # Average number of references to valid blocks.
system.l24.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l24.occ_blocks::writebacks          122.426778                       # Average occupied blocks per requestor
system.l24.occ_blocks::switch_cpus4.inst    32.787374                       # Average occupied blocks per requestor
system.l24.occ_blocks::switch_cpus4.data   333.331636                       # Average occupied blocks per requestor
system.l24.occ_blocks::cpu4.data          3606.880991                       # Average occupied blocks per requestor
system.l24.occ_percent::writebacks           0.029889                       # Average percentage of cache occupancy
system.l24.occ_percent::switch_cpus4.inst     0.008005                       # Average percentage of cache occupancy
system.l24.occ_percent::switch_cpus4.data     0.081380                       # Average percentage of cache occupancy
system.l24.occ_percent::cpu4.data            0.880586                       # Average percentage of cache occupancy
system.l24.occ_percent::total                0.999860                       # Average percentage of cache occupancy
system.l24.ReadReq_hits::switch_cpus4.inst            2                       # number of ReadReq hits
system.l24.ReadReq_hits::switch_cpus4.data         3175                       # number of ReadReq hits
system.l24.ReadReq_hits::total                   3177                       # number of ReadReq hits
system.l24.Writeback_hits::writebacks            1030                       # number of Writeback hits
system.l24.Writeback_hits::total                 1030                       # number of Writeback hits
system.l24.ReadExReq_hits::switch_cpus4.data           16                       # number of ReadExReq hits
system.l24.ReadExReq_hits::total                   16                       # number of ReadExReq hits
system.l24.demand_hits::switch_cpus4.inst            2                       # number of demand (read+write) hits
system.l24.demand_hits::switch_cpus4.data         3191                       # number of demand (read+write) hits
system.l24.demand_hits::total                    3193                       # number of demand (read+write) hits
system.l24.overall_hits::switch_cpus4.inst            2                       # number of overall hits
system.l24.overall_hits::switch_cpus4.data         3191                       # number of overall hits
system.l24.overall_hits::total                   3193                       # number of overall hits
system.l24.ReadReq_misses::switch_cpus4.inst           38                       # number of ReadReq misses
system.l24.ReadReq_misses::switch_cpus4.data          692                       # number of ReadReq misses
system.l24.ReadReq_misses::total                  730                       # number of ReadReq misses
system.l24.demand_misses::switch_cpus4.inst           38                       # number of demand (read+write) misses
system.l24.demand_misses::switch_cpus4.data          692                       # number of demand (read+write) misses
system.l24.demand_misses::total                   730                       # number of demand (read+write) misses
system.l24.overall_misses::switch_cpus4.inst           38                       # number of overall misses
system.l24.overall_misses::switch_cpus4.data          692                       # number of overall misses
system.l24.overall_misses::total                  730                       # number of overall misses
system.l24.ReadReq_miss_latency::switch_cpus4.inst     53009796                       # number of ReadReq miss cycles
system.l24.ReadReq_miss_latency::switch_cpus4.data    324411481                       # number of ReadReq miss cycles
system.l24.ReadReq_miss_latency::total      377421277                       # number of ReadReq miss cycles
system.l24.demand_miss_latency::switch_cpus4.inst     53009796                       # number of demand (read+write) miss cycles
system.l24.demand_miss_latency::switch_cpus4.data    324411481                       # number of demand (read+write) miss cycles
system.l24.demand_miss_latency::total       377421277                       # number of demand (read+write) miss cycles
system.l24.overall_miss_latency::switch_cpus4.inst     53009796                       # number of overall miss cycles
system.l24.overall_miss_latency::switch_cpus4.data    324411481                       # number of overall miss cycles
system.l24.overall_miss_latency::total      377421277                       # number of overall miss cycles
system.l24.ReadReq_accesses::switch_cpus4.inst           40                       # number of ReadReq accesses(hits+misses)
system.l24.ReadReq_accesses::switch_cpus4.data         3867                       # number of ReadReq accesses(hits+misses)
system.l24.ReadReq_accesses::total               3907                       # number of ReadReq accesses(hits+misses)
system.l24.Writeback_accesses::writebacks         1030                       # number of Writeback accesses(hits+misses)
system.l24.Writeback_accesses::total             1030                       # number of Writeback accesses(hits+misses)
system.l24.ReadExReq_accesses::switch_cpus4.data           16                       # number of ReadExReq accesses(hits+misses)
system.l24.ReadExReq_accesses::total               16                       # number of ReadExReq accesses(hits+misses)
system.l24.demand_accesses::switch_cpus4.inst           40                       # number of demand (read+write) accesses
system.l24.demand_accesses::switch_cpus4.data         3883                       # number of demand (read+write) accesses
system.l24.demand_accesses::total                3923                       # number of demand (read+write) accesses
system.l24.overall_accesses::switch_cpus4.inst           40                       # number of overall (read+write) accesses
system.l24.overall_accesses::switch_cpus4.data         3883                       # number of overall (read+write) accesses
system.l24.overall_accesses::total               3923                       # number of overall (read+write) accesses
system.l24.ReadReq_miss_rate::switch_cpus4.inst     0.950000                       # miss rate for ReadReq accesses
system.l24.ReadReq_miss_rate::switch_cpus4.data     0.178950                       # miss rate for ReadReq accesses
system.l24.ReadReq_miss_rate::total          0.186844                       # miss rate for ReadReq accesses
system.l24.demand_miss_rate::switch_cpus4.inst     0.950000                       # miss rate for demand accesses
system.l24.demand_miss_rate::switch_cpus4.data     0.178213                       # miss rate for demand accesses
system.l24.demand_miss_rate::total           0.186082                       # miss rate for demand accesses
system.l24.overall_miss_rate::switch_cpus4.inst     0.950000                       # miss rate for overall accesses
system.l24.overall_miss_rate::switch_cpus4.data     0.178213                       # miss rate for overall accesses
system.l24.overall_miss_rate::total          0.186082                       # miss rate for overall accesses
system.l24.ReadReq_avg_miss_latency::switch_cpus4.inst 1394994.631579                       # average ReadReq miss latency
system.l24.ReadReq_avg_miss_latency::switch_cpus4.data 468802.718208                       # average ReadReq miss latency
system.l24.ReadReq_avg_miss_latency::total 517015.447945                       # average ReadReq miss latency
system.l24.demand_avg_miss_latency::switch_cpus4.inst 1394994.631579                       # average overall miss latency
system.l24.demand_avg_miss_latency::switch_cpus4.data 468802.718208                       # average overall miss latency
system.l24.demand_avg_miss_latency::total 517015.447945                       # average overall miss latency
system.l24.overall_avg_miss_latency::switch_cpus4.inst 1394994.631579                       # average overall miss latency
system.l24.overall_avg_miss_latency::switch_cpus4.data 468802.718208                       # average overall miss latency
system.l24.overall_avg_miss_latency::total 517015.447945                       # average overall miss latency
system.l24.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l24.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l24.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l24.blocked::no_targets                      0                       # number of cycles access was blocked
system.l24.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l24.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l24.fast_writes                              0                       # number of fast writes performed
system.l24.cache_copies                             0                       # number of cache copies performed
system.l24.writebacks::writebacks                 433                       # number of writebacks
system.l24.writebacks::total                      433                       # number of writebacks
system.l24.ReadReq_mshr_misses::switch_cpus4.inst           38                       # number of ReadReq MSHR misses
system.l24.ReadReq_mshr_misses::switch_cpus4.data          692                       # number of ReadReq MSHR misses
system.l24.ReadReq_mshr_misses::total             730                       # number of ReadReq MSHR misses
system.l24.demand_mshr_misses::switch_cpus4.inst           38                       # number of demand (read+write) MSHR misses
system.l24.demand_mshr_misses::switch_cpus4.data          692                       # number of demand (read+write) MSHR misses
system.l24.demand_mshr_misses::total              730                       # number of demand (read+write) MSHR misses
system.l24.overall_mshr_misses::switch_cpus4.inst           38                       # number of overall MSHR misses
system.l24.overall_mshr_misses::switch_cpus4.data          692                       # number of overall MSHR misses
system.l24.overall_mshr_misses::total             730                       # number of overall MSHR misses
system.l24.ReadReq_mshr_miss_latency::switch_cpus4.inst     50279186                       # number of ReadReq MSHR miss cycles
system.l24.ReadReq_mshr_miss_latency::switch_cpus4.data    274705119                       # number of ReadReq MSHR miss cycles
system.l24.ReadReq_mshr_miss_latency::total    324984305                       # number of ReadReq MSHR miss cycles
system.l24.demand_mshr_miss_latency::switch_cpus4.inst     50279186                       # number of demand (read+write) MSHR miss cycles
system.l24.demand_mshr_miss_latency::switch_cpus4.data    274705119                       # number of demand (read+write) MSHR miss cycles
system.l24.demand_mshr_miss_latency::total    324984305                       # number of demand (read+write) MSHR miss cycles
system.l24.overall_mshr_miss_latency::switch_cpus4.inst     50279186                       # number of overall MSHR miss cycles
system.l24.overall_mshr_miss_latency::switch_cpus4.data    274705119                       # number of overall MSHR miss cycles
system.l24.overall_mshr_miss_latency::total    324984305                       # number of overall MSHR miss cycles
system.l24.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.950000                       # mshr miss rate for ReadReq accesses
system.l24.ReadReq_mshr_miss_rate::switch_cpus4.data     0.178950                       # mshr miss rate for ReadReq accesses
system.l24.ReadReq_mshr_miss_rate::total     0.186844                       # mshr miss rate for ReadReq accesses
system.l24.demand_mshr_miss_rate::switch_cpus4.inst     0.950000                       # mshr miss rate for demand accesses
system.l24.demand_mshr_miss_rate::switch_cpus4.data     0.178213                       # mshr miss rate for demand accesses
system.l24.demand_mshr_miss_rate::total      0.186082                       # mshr miss rate for demand accesses
system.l24.overall_mshr_miss_rate::switch_cpus4.inst     0.950000                       # mshr miss rate for overall accesses
system.l24.overall_mshr_miss_rate::switch_cpus4.data     0.178213                       # mshr miss rate for overall accesses
system.l24.overall_mshr_miss_rate::total     0.186082                       # mshr miss rate for overall accesses
system.l24.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 1323136.473684                       # average ReadReq mshr miss latency
system.l24.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 396972.715318                       # average ReadReq mshr miss latency
system.l24.ReadReq_avg_mshr_miss_latency::total 445183.979452                       # average ReadReq mshr miss latency
system.l24.demand_avg_mshr_miss_latency::switch_cpus4.inst 1323136.473684                       # average overall mshr miss latency
system.l24.demand_avg_mshr_miss_latency::switch_cpus4.data 396972.715318                       # average overall mshr miss latency
system.l24.demand_avg_mshr_miss_latency::total 445183.979452                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::switch_cpus4.inst 1323136.473684                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::switch_cpus4.data 396972.715318                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::total 445183.979452                       # average overall mshr miss latency
system.l24.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l25.replacements                           909                       # number of replacements
system.l25.tagsinuse                      4095.293215                       # Cycle average of tags in use
system.l25.total_refs                          265952                       # Total number of references to valid blocks.
system.l25.sampled_refs                          5005                       # Sample count of references to valid blocks.
system.l25.avg_refs                         53.137263                       # Average number of references to valid blocks.
system.l25.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l25.occ_blocks::writebacks           78.253201                       # Average occupied blocks per requestor
system.l25.occ_blocks::switch_cpus5.inst    32.669591                       # Average occupied blocks per requestor
system.l25.occ_blocks::switch_cpus5.data   413.233220                       # Average occupied blocks per requestor
system.l25.occ_blocks::cpu5.data          3571.137202                       # Average occupied blocks per requestor
system.l25.occ_percent::writebacks           0.019105                       # Average percentage of cache occupancy
system.l25.occ_percent::switch_cpus5.inst     0.007976                       # Average percentage of cache occupancy
system.l25.occ_percent::switch_cpus5.data     0.100887                       # Average percentage of cache occupancy
system.l25.occ_percent::cpu5.data            0.871860                       # Average percentage of cache occupancy
system.l25.occ_percent::total                0.999827                       # Average percentage of cache occupancy
system.l25.ReadReq_hits::switch_cpus5.inst            2                       # number of ReadReq hits
system.l25.ReadReq_hits::switch_cpus5.data         3318                       # number of ReadReq hits
system.l25.ReadReq_hits::total                   3320                       # number of ReadReq hits
system.l25.Writeback_hits::writebacks            1021                       # number of Writeback hits
system.l25.Writeback_hits::total                 1021                       # number of Writeback hits
system.l25.ReadExReq_hits::switch_cpus5.data           18                       # number of ReadExReq hits
system.l25.ReadExReq_hits::total                   18                       # number of ReadExReq hits
system.l25.demand_hits::switch_cpus5.inst            2                       # number of demand (read+write) hits
system.l25.demand_hits::switch_cpus5.data         3336                       # number of demand (read+write) hits
system.l25.demand_hits::total                    3338                       # number of demand (read+write) hits
system.l25.overall_hits::switch_cpus5.inst            2                       # number of overall hits
system.l25.overall_hits::switch_cpus5.data         3336                       # number of overall hits
system.l25.overall_hits::total                   3338                       # number of overall hits
system.l25.ReadReq_misses::switch_cpus5.inst           41                       # number of ReadReq misses
system.l25.ReadReq_misses::switch_cpus5.data          869                       # number of ReadReq misses
system.l25.ReadReq_misses::total                  910                       # number of ReadReq misses
system.l25.demand_misses::switch_cpus5.inst           41                       # number of demand (read+write) misses
system.l25.demand_misses::switch_cpus5.data          869                       # number of demand (read+write) misses
system.l25.demand_misses::total                   910                       # number of demand (read+write) misses
system.l25.overall_misses::switch_cpus5.inst           41                       # number of overall misses
system.l25.overall_misses::switch_cpus5.data          869                       # number of overall misses
system.l25.overall_misses::total                  910                       # number of overall misses
system.l25.ReadReq_miss_latency::switch_cpus5.inst     40124268                       # number of ReadReq miss cycles
system.l25.ReadReq_miss_latency::switch_cpus5.data    407541146                       # number of ReadReq miss cycles
system.l25.ReadReq_miss_latency::total      447665414                       # number of ReadReq miss cycles
system.l25.demand_miss_latency::switch_cpus5.inst     40124268                       # number of demand (read+write) miss cycles
system.l25.demand_miss_latency::switch_cpus5.data    407541146                       # number of demand (read+write) miss cycles
system.l25.demand_miss_latency::total       447665414                       # number of demand (read+write) miss cycles
system.l25.overall_miss_latency::switch_cpus5.inst     40124268                       # number of overall miss cycles
system.l25.overall_miss_latency::switch_cpus5.data    407541146                       # number of overall miss cycles
system.l25.overall_miss_latency::total      447665414                       # number of overall miss cycles
system.l25.ReadReq_accesses::switch_cpus5.inst           43                       # number of ReadReq accesses(hits+misses)
system.l25.ReadReq_accesses::switch_cpus5.data         4187                       # number of ReadReq accesses(hits+misses)
system.l25.ReadReq_accesses::total               4230                       # number of ReadReq accesses(hits+misses)
system.l25.Writeback_accesses::writebacks         1021                       # number of Writeback accesses(hits+misses)
system.l25.Writeback_accesses::total             1021                       # number of Writeback accesses(hits+misses)
system.l25.ReadExReq_accesses::switch_cpus5.data           18                       # number of ReadExReq accesses(hits+misses)
system.l25.ReadExReq_accesses::total               18                       # number of ReadExReq accesses(hits+misses)
system.l25.demand_accesses::switch_cpus5.inst           43                       # number of demand (read+write) accesses
system.l25.demand_accesses::switch_cpus5.data         4205                       # number of demand (read+write) accesses
system.l25.demand_accesses::total                4248                       # number of demand (read+write) accesses
system.l25.overall_accesses::switch_cpus5.inst           43                       # number of overall (read+write) accesses
system.l25.overall_accesses::switch_cpus5.data         4205                       # number of overall (read+write) accesses
system.l25.overall_accesses::total               4248                       # number of overall (read+write) accesses
system.l25.ReadReq_miss_rate::switch_cpus5.inst     0.953488                       # miss rate for ReadReq accesses
system.l25.ReadReq_miss_rate::switch_cpus5.data     0.207547                       # miss rate for ReadReq accesses
system.l25.ReadReq_miss_rate::total          0.215130                       # miss rate for ReadReq accesses
system.l25.demand_miss_rate::switch_cpus5.inst     0.953488                       # miss rate for demand accesses
system.l25.demand_miss_rate::switch_cpus5.data     0.206659                       # miss rate for demand accesses
system.l25.demand_miss_rate::total           0.214218                       # miss rate for demand accesses
system.l25.overall_miss_rate::switch_cpus5.inst     0.953488                       # miss rate for overall accesses
system.l25.overall_miss_rate::switch_cpus5.data     0.206659                       # miss rate for overall accesses
system.l25.overall_miss_rate::total          0.214218                       # miss rate for overall accesses
system.l25.ReadReq_avg_miss_latency::switch_cpus5.inst 978640.682927                       # average ReadReq miss latency
system.l25.ReadReq_avg_miss_latency::switch_cpus5.data 468977.153049                       # average ReadReq miss latency
system.l25.ReadReq_avg_miss_latency::total 491940.015385                       # average ReadReq miss latency
system.l25.demand_avg_miss_latency::switch_cpus5.inst 978640.682927                       # average overall miss latency
system.l25.demand_avg_miss_latency::switch_cpus5.data 468977.153049                       # average overall miss latency
system.l25.demand_avg_miss_latency::total 491940.015385                       # average overall miss latency
system.l25.overall_avg_miss_latency::switch_cpus5.inst 978640.682927                       # average overall miss latency
system.l25.overall_avg_miss_latency::switch_cpus5.data 468977.153049                       # average overall miss latency
system.l25.overall_avg_miss_latency::total 491940.015385                       # average overall miss latency
system.l25.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l25.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l25.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l25.blocked::no_targets                      0                       # number of cycles access was blocked
system.l25.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l25.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l25.fast_writes                              0                       # number of fast writes performed
system.l25.cache_copies                             0                       # number of cache copies performed
system.l25.writebacks::writebacks                 484                       # number of writebacks
system.l25.writebacks::total                      484                       # number of writebacks
system.l25.ReadReq_mshr_hits::switch_cpus5.data            1                       # number of ReadReq MSHR hits
system.l25.ReadReq_mshr_hits::total                 1                       # number of ReadReq MSHR hits
system.l25.demand_mshr_hits::switch_cpus5.data            1                       # number of demand (read+write) MSHR hits
system.l25.demand_mshr_hits::total                  1                       # number of demand (read+write) MSHR hits
system.l25.overall_mshr_hits::switch_cpus5.data            1                       # number of overall MSHR hits
system.l25.overall_mshr_hits::total                 1                       # number of overall MSHR hits
system.l25.ReadReq_mshr_misses::switch_cpus5.inst           41                       # number of ReadReq MSHR misses
system.l25.ReadReq_mshr_misses::switch_cpus5.data          868                       # number of ReadReq MSHR misses
system.l25.ReadReq_mshr_misses::total             909                       # number of ReadReq MSHR misses
system.l25.demand_mshr_misses::switch_cpus5.inst           41                       # number of demand (read+write) MSHR misses
system.l25.demand_mshr_misses::switch_cpus5.data          868                       # number of demand (read+write) MSHR misses
system.l25.demand_mshr_misses::total              909                       # number of demand (read+write) MSHR misses
system.l25.overall_mshr_misses::switch_cpus5.inst           41                       # number of overall MSHR misses
system.l25.overall_mshr_misses::switch_cpus5.data          868                       # number of overall MSHR misses
system.l25.overall_mshr_misses::total             909                       # number of overall MSHR misses
system.l25.ReadReq_mshr_miss_latency::switch_cpus5.inst     37180468                       # number of ReadReq MSHR miss cycles
system.l25.ReadReq_mshr_miss_latency::switch_cpus5.data    344801356                       # number of ReadReq MSHR miss cycles
system.l25.ReadReq_mshr_miss_latency::total    381981824                       # number of ReadReq MSHR miss cycles
system.l25.demand_mshr_miss_latency::switch_cpus5.inst     37180468                       # number of demand (read+write) MSHR miss cycles
system.l25.demand_mshr_miss_latency::switch_cpus5.data    344801356                       # number of demand (read+write) MSHR miss cycles
system.l25.demand_mshr_miss_latency::total    381981824                       # number of demand (read+write) MSHR miss cycles
system.l25.overall_mshr_miss_latency::switch_cpus5.inst     37180468                       # number of overall MSHR miss cycles
system.l25.overall_mshr_miss_latency::switch_cpus5.data    344801356                       # number of overall MSHR miss cycles
system.l25.overall_mshr_miss_latency::total    381981824                       # number of overall MSHR miss cycles
system.l25.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.953488                       # mshr miss rate for ReadReq accesses
system.l25.ReadReq_mshr_miss_rate::switch_cpus5.data     0.207308                       # mshr miss rate for ReadReq accesses
system.l25.ReadReq_mshr_miss_rate::total     0.214894                       # mshr miss rate for ReadReq accesses
system.l25.demand_mshr_miss_rate::switch_cpus5.inst     0.953488                       # mshr miss rate for demand accesses
system.l25.demand_mshr_miss_rate::switch_cpus5.data     0.206421                       # mshr miss rate for demand accesses
system.l25.demand_mshr_miss_rate::total      0.213983                       # mshr miss rate for demand accesses
system.l25.overall_mshr_miss_rate::switch_cpus5.inst     0.953488                       # mshr miss rate for overall accesses
system.l25.overall_mshr_miss_rate::switch_cpus5.data     0.206421                       # mshr miss rate for overall accesses
system.l25.overall_mshr_miss_rate::total     0.213983                       # mshr miss rate for overall accesses
system.l25.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 906840.682927                       # average ReadReq mshr miss latency
system.l25.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 397236.585253                       # average ReadReq mshr miss latency
system.l25.ReadReq_avg_mshr_miss_latency::total 420222.028603                       # average ReadReq mshr miss latency
system.l25.demand_avg_mshr_miss_latency::switch_cpus5.inst 906840.682927                       # average overall mshr miss latency
system.l25.demand_avg_mshr_miss_latency::switch_cpus5.data 397236.585253                       # average overall mshr miss latency
system.l25.demand_avg_mshr_miss_latency::total 420222.028603                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::switch_cpus5.inst 906840.682927                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::switch_cpus5.data 397236.585253                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::total 420222.028603                       # average overall mshr miss latency
system.l25.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l26.replacements                          2483                       # number of replacements
system.l26.tagsinuse                      4095.518604                       # Cycle average of tags in use
system.l26.total_refs                          324769                       # Total number of references to valid blocks.
system.l26.sampled_refs                          6577                       # Sample count of references to valid blocks.
system.l26.avg_refs                         49.379504                       # Average number of references to valid blocks.
system.l26.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l26.occ_blocks::writebacks           37.069422                       # Average occupied blocks per requestor
system.l26.occ_blocks::switch_cpus6.inst    24.116084                       # Average occupied blocks per requestor
system.l26.occ_blocks::switch_cpus6.data   939.928311                       # Average occupied blocks per requestor
system.l26.occ_blocks::cpu6.data          3094.404787                       # Average occupied blocks per requestor
system.l26.occ_percent::writebacks           0.009050                       # Average percentage of cache occupancy
system.l26.occ_percent::switch_cpus6.inst     0.005888                       # Average percentage of cache occupancy
system.l26.occ_percent::switch_cpus6.data     0.229475                       # Average percentage of cache occupancy
system.l26.occ_percent::cpu6.data            0.755470                       # Average percentage of cache occupancy
system.l26.occ_percent::total                0.999882                       # Average percentage of cache occupancy
system.l26.ReadReq_hits::switch_cpus6.inst            1                       # number of ReadReq hits
system.l26.ReadReq_hits::switch_cpus6.data         4699                       # number of ReadReq hits
system.l26.ReadReq_hits::total                   4700                       # number of ReadReq hits
system.l26.Writeback_hits::writebacks            1488                       # number of Writeback hits
system.l26.Writeback_hits::total                 1488                       # number of Writeback hits
system.l26.ReadExReq_hits::switch_cpus6.data           14                       # number of ReadExReq hits
system.l26.ReadExReq_hits::total                   14                       # number of ReadExReq hits
system.l26.demand_hits::switch_cpus6.inst            1                       # number of demand (read+write) hits
system.l26.demand_hits::switch_cpus6.data         4713                       # number of demand (read+write) hits
system.l26.demand_hits::total                    4714                       # number of demand (read+write) hits
system.l26.overall_hits::switch_cpus6.inst            1                       # number of overall hits
system.l26.overall_hits::switch_cpus6.data         4713                       # number of overall hits
system.l26.overall_hits::total                   4714                       # number of overall hits
system.l26.ReadReq_misses::switch_cpus6.inst           36                       # number of ReadReq misses
system.l26.ReadReq_misses::switch_cpus6.data         2446                       # number of ReadReq misses
system.l26.ReadReq_misses::total                 2482                       # number of ReadReq misses
system.l26.ReadExReq_misses::switch_cpus6.data            1                       # number of ReadExReq misses
system.l26.ReadExReq_misses::total                  1                       # number of ReadExReq misses
system.l26.demand_misses::switch_cpus6.inst           36                       # number of demand (read+write) misses
system.l26.demand_misses::switch_cpus6.data         2447                       # number of demand (read+write) misses
system.l26.demand_misses::total                  2483                       # number of demand (read+write) misses
system.l26.overall_misses::switch_cpus6.inst           36                       # number of overall misses
system.l26.overall_misses::switch_cpus6.data         2447                       # number of overall misses
system.l26.overall_misses::total                 2483                       # number of overall misses
system.l26.ReadReq_miss_latency::switch_cpus6.inst     29853922                       # number of ReadReq miss cycles
system.l26.ReadReq_miss_latency::switch_cpus6.data   1280443938                       # number of ReadReq miss cycles
system.l26.ReadReq_miss_latency::total     1310297860                       # number of ReadReq miss cycles
system.l26.ReadExReq_miss_latency::switch_cpus6.data      1027022                       # number of ReadExReq miss cycles
system.l26.ReadExReq_miss_latency::total      1027022                       # number of ReadExReq miss cycles
system.l26.demand_miss_latency::switch_cpus6.inst     29853922                       # number of demand (read+write) miss cycles
system.l26.demand_miss_latency::switch_cpus6.data   1281470960                       # number of demand (read+write) miss cycles
system.l26.demand_miss_latency::total      1311324882                       # number of demand (read+write) miss cycles
system.l26.overall_miss_latency::switch_cpus6.inst     29853922                       # number of overall miss cycles
system.l26.overall_miss_latency::switch_cpus6.data   1281470960                       # number of overall miss cycles
system.l26.overall_miss_latency::total     1311324882                       # number of overall miss cycles
system.l26.ReadReq_accesses::switch_cpus6.inst           37                       # number of ReadReq accesses(hits+misses)
system.l26.ReadReq_accesses::switch_cpus6.data         7145                       # number of ReadReq accesses(hits+misses)
system.l26.ReadReq_accesses::total               7182                       # number of ReadReq accesses(hits+misses)
system.l26.Writeback_accesses::writebacks         1488                       # number of Writeback accesses(hits+misses)
system.l26.Writeback_accesses::total             1488                       # number of Writeback accesses(hits+misses)
system.l26.ReadExReq_accesses::switch_cpus6.data           15                       # number of ReadExReq accesses(hits+misses)
system.l26.ReadExReq_accesses::total               15                       # number of ReadExReq accesses(hits+misses)
system.l26.demand_accesses::switch_cpus6.inst           37                       # number of demand (read+write) accesses
system.l26.demand_accesses::switch_cpus6.data         7160                       # number of demand (read+write) accesses
system.l26.demand_accesses::total                7197                       # number of demand (read+write) accesses
system.l26.overall_accesses::switch_cpus6.inst           37                       # number of overall (read+write) accesses
system.l26.overall_accesses::switch_cpus6.data         7160                       # number of overall (read+write) accesses
system.l26.overall_accesses::total               7197                       # number of overall (read+write) accesses
system.l26.ReadReq_miss_rate::switch_cpus6.inst     0.972973                       # miss rate for ReadReq accesses
system.l26.ReadReq_miss_rate::switch_cpus6.data     0.342337                       # miss rate for ReadReq accesses
system.l26.ReadReq_miss_rate::total          0.345586                       # miss rate for ReadReq accesses
system.l26.ReadExReq_miss_rate::switch_cpus6.data     0.066667                       # miss rate for ReadExReq accesses
system.l26.ReadExReq_miss_rate::total        0.066667                       # miss rate for ReadExReq accesses
system.l26.demand_miss_rate::switch_cpus6.inst     0.972973                       # miss rate for demand accesses
system.l26.demand_miss_rate::switch_cpus6.data     0.341760                       # miss rate for demand accesses
system.l26.demand_miss_rate::total           0.345005                       # miss rate for demand accesses
system.l26.overall_miss_rate::switch_cpus6.inst     0.972973                       # miss rate for overall accesses
system.l26.overall_miss_rate::switch_cpus6.data     0.341760                       # miss rate for overall accesses
system.l26.overall_miss_rate::total          0.345005                       # miss rate for overall accesses
system.l26.ReadReq_avg_miss_latency::switch_cpus6.inst 829275.611111                       # average ReadReq miss latency
system.l26.ReadReq_avg_miss_latency::switch_cpus6.data 523484.847915                       # average ReadReq miss latency
system.l26.ReadReq_avg_miss_latency::total 527920.169218                       # average ReadReq miss latency
system.l26.ReadExReq_avg_miss_latency::switch_cpus6.data      1027022                       # average ReadExReq miss latency
system.l26.ReadExReq_avg_miss_latency::total      1027022                       # average ReadExReq miss latency
system.l26.demand_avg_miss_latency::switch_cpus6.inst 829275.611111                       # average overall miss latency
system.l26.demand_avg_miss_latency::switch_cpus6.data 523690.625255                       # average overall miss latency
system.l26.demand_avg_miss_latency::total 528121.176802                       # average overall miss latency
system.l26.overall_avg_miss_latency::switch_cpus6.inst 829275.611111                       # average overall miss latency
system.l26.overall_avg_miss_latency::switch_cpus6.data 523690.625255                       # average overall miss latency
system.l26.overall_avg_miss_latency::total 528121.176802                       # average overall miss latency
system.l26.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l26.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l26.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l26.blocked::no_targets                      0                       # number of cycles access was blocked
system.l26.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l26.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l26.fast_writes                              0                       # number of fast writes performed
system.l26.cache_copies                             0                       # number of cache copies performed
system.l26.writebacks::writebacks                 545                       # number of writebacks
system.l26.writebacks::total                      545                       # number of writebacks
system.l26.ReadReq_mshr_misses::switch_cpus6.inst           36                       # number of ReadReq MSHR misses
system.l26.ReadReq_mshr_misses::switch_cpus6.data         2446                       # number of ReadReq MSHR misses
system.l26.ReadReq_mshr_misses::total            2482                       # number of ReadReq MSHR misses
system.l26.ReadExReq_mshr_misses::switch_cpus6.data            1                       # number of ReadExReq MSHR misses
system.l26.ReadExReq_mshr_misses::total             1                       # number of ReadExReq MSHR misses
system.l26.demand_mshr_misses::switch_cpus6.inst           36                       # number of demand (read+write) MSHR misses
system.l26.demand_mshr_misses::switch_cpus6.data         2447                       # number of demand (read+write) MSHR misses
system.l26.demand_mshr_misses::total             2483                       # number of demand (read+write) MSHR misses
system.l26.overall_mshr_misses::switch_cpus6.inst           36                       # number of overall MSHR misses
system.l26.overall_mshr_misses::switch_cpus6.data         2447                       # number of overall MSHR misses
system.l26.overall_mshr_misses::total            2483                       # number of overall MSHR misses
system.l26.ReadReq_mshr_miss_latency::switch_cpus6.inst     27268704                       # number of ReadReq MSHR miss cycles
system.l26.ReadReq_mshr_miss_latency::switch_cpus6.data   1104708718                       # number of ReadReq MSHR miss cycles
system.l26.ReadReq_mshr_miss_latency::total   1131977422                       # number of ReadReq MSHR miss cycles
system.l26.ReadExReq_mshr_miss_latency::switch_cpus6.data       955222                       # number of ReadExReq MSHR miss cycles
system.l26.ReadExReq_mshr_miss_latency::total       955222                       # number of ReadExReq MSHR miss cycles
system.l26.demand_mshr_miss_latency::switch_cpus6.inst     27268704                       # number of demand (read+write) MSHR miss cycles
system.l26.demand_mshr_miss_latency::switch_cpus6.data   1105663940                       # number of demand (read+write) MSHR miss cycles
system.l26.demand_mshr_miss_latency::total   1132932644                       # number of demand (read+write) MSHR miss cycles
system.l26.overall_mshr_miss_latency::switch_cpus6.inst     27268704                       # number of overall MSHR miss cycles
system.l26.overall_mshr_miss_latency::switch_cpus6.data   1105663940                       # number of overall MSHR miss cycles
system.l26.overall_mshr_miss_latency::total   1132932644                       # number of overall MSHR miss cycles
system.l26.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.972973                       # mshr miss rate for ReadReq accesses
system.l26.ReadReq_mshr_miss_rate::switch_cpus6.data     0.342337                       # mshr miss rate for ReadReq accesses
system.l26.ReadReq_mshr_miss_rate::total     0.345586                       # mshr miss rate for ReadReq accesses
system.l26.ReadExReq_mshr_miss_rate::switch_cpus6.data     0.066667                       # mshr miss rate for ReadExReq accesses
system.l26.ReadExReq_mshr_miss_rate::total     0.066667                       # mshr miss rate for ReadExReq accesses
system.l26.demand_mshr_miss_rate::switch_cpus6.inst     0.972973                       # mshr miss rate for demand accesses
system.l26.demand_mshr_miss_rate::switch_cpus6.data     0.341760                       # mshr miss rate for demand accesses
system.l26.demand_mshr_miss_rate::total      0.345005                       # mshr miss rate for demand accesses
system.l26.overall_mshr_miss_rate::switch_cpus6.inst     0.972973                       # mshr miss rate for overall accesses
system.l26.overall_mshr_miss_rate::switch_cpus6.data     0.341760                       # mshr miss rate for overall accesses
system.l26.overall_mshr_miss_rate::total     0.345005                       # mshr miss rate for overall accesses
system.l26.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst       757464                       # average ReadReq mshr miss latency
system.l26.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 451638.887163                       # average ReadReq mshr miss latency
system.l26.ReadReq_avg_mshr_miss_latency::total 456074.706688                       # average ReadReq mshr miss latency
system.l26.ReadExReq_avg_mshr_miss_latency::switch_cpus6.data       955222                       # average ReadExReq mshr miss latency
system.l26.ReadExReq_avg_mshr_miss_latency::total       955222                       # average ReadExReq mshr miss latency
system.l26.demand_avg_mshr_miss_latency::switch_cpus6.inst       757464                       # average overall mshr miss latency
system.l26.demand_avg_mshr_miss_latency::switch_cpus6.data 451844.683286                       # average overall mshr miss latency
system.l26.demand_avg_mshr_miss_latency::total 456275.732582                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::switch_cpus6.inst       757464                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::switch_cpus6.data 451844.683286                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::total 456275.732582                       # average overall mshr miss latency
system.l26.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l27.replacements                          1475                       # number of replacements
system.l27.tagsinuse                      4095.486936                       # Cycle average of tags in use
system.l27.total_refs                          347227                       # Total number of references to valid blocks.
system.l27.sampled_refs                          5571                       # Sample count of references to valid blocks.
system.l27.avg_refs                         62.327589                       # Average number of references to valid blocks.
system.l27.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l27.occ_blocks::writebacks          147.347642                       # Average occupied blocks per requestor
system.l27.occ_blocks::switch_cpus7.inst    28.662592                       # Average occupied blocks per requestor
system.l27.occ_blocks::switch_cpus7.data   703.481748                       # Average occupied blocks per requestor
system.l27.occ_blocks::cpu7.data          3215.994954                       # Average occupied blocks per requestor
system.l27.occ_percent::writebacks           0.035974                       # Average percentage of cache occupancy
system.l27.occ_percent::switch_cpus7.inst     0.006998                       # Average percentage of cache occupancy
system.l27.occ_percent::switch_cpus7.data     0.171748                       # Average percentage of cache occupancy
system.l27.occ_percent::cpu7.data            0.785155                       # Average percentage of cache occupancy
system.l27.occ_percent::total                0.999875                       # Average percentage of cache occupancy
system.l27.ReadReq_hits::switch_cpus7.inst            1                       # number of ReadReq hits
system.l27.ReadReq_hits::switch_cpus7.data         4256                       # number of ReadReq hits
system.l27.ReadReq_hits::total                   4257                       # number of ReadReq hits
system.l27.Writeback_hits::writebacks            2436                       # number of Writeback hits
system.l27.Writeback_hits::total                 2436                       # number of Writeback hits
system.l27.ReadExReq_hits::switch_cpus7.data           15                       # number of ReadExReq hits
system.l27.ReadExReq_hits::total                   15                       # number of ReadExReq hits
system.l27.demand_hits::switch_cpus7.inst            1                       # number of demand (read+write) hits
system.l27.demand_hits::switch_cpus7.data         4271                       # number of demand (read+write) hits
system.l27.demand_hits::total                    4272                       # number of demand (read+write) hits
system.l27.overall_hits::switch_cpus7.inst            1                       # number of overall hits
system.l27.overall_hits::switch_cpus7.data         4271                       # number of overall hits
system.l27.overall_hits::total                   4272                       # number of overall hits
system.l27.ReadReq_misses::switch_cpus7.inst           34                       # number of ReadReq misses
system.l27.ReadReq_misses::switch_cpus7.data         1439                       # number of ReadReq misses
system.l27.ReadReq_misses::total                 1473                       # number of ReadReq misses
system.l27.ReadExReq_misses::switch_cpus7.data            2                       # number of ReadExReq misses
system.l27.ReadExReq_misses::total                  2                       # number of ReadExReq misses
system.l27.demand_misses::switch_cpus7.inst           34                       # number of demand (read+write) misses
system.l27.demand_misses::switch_cpus7.data         1441                       # number of demand (read+write) misses
system.l27.demand_misses::total                  1475                       # number of demand (read+write) misses
system.l27.overall_misses::switch_cpus7.inst           34                       # number of overall misses
system.l27.overall_misses::switch_cpus7.data         1441                       # number of overall misses
system.l27.overall_misses::total                 1475                       # number of overall misses
system.l27.ReadReq_miss_latency::switch_cpus7.inst     25407879                       # number of ReadReq miss cycles
system.l27.ReadReq_miss_latency::switch_cpus7.data    722643823                       # number of ReadReq miss cycles
system.l27.ReadReq_miss_latency::total      748051702                       # number of ReadReq miss cycles
system.l27.ReadExReq_miss_latency::switch_cpus7.data      1157885                       # number of ReadExReq miss cycles
system.l27.ReadExReq_miss_latency::total      1157885                       # number of ReadExReq miss cycles
system.l27.demand_miss_latency::switch_cpus7.inst     25407879                       # number of demand (read+write) miss cycles
system.l27.demand_miss_latency::switch_cpus7.data    723801708                       # number of demand (read+write) miss cycles
system.l27.demand_miss_latency::total       749209587                       # number of demand (read+write) miss cycles
system.l27.overall_miss_latency::switch_cpus7.inst     25407879                       # number of overall miss cycles
system.l27.overall_miss_latency::switch_cpus7.data    723801708                       # number of overall miss cycles
system.l27.overall_miss_latency::total      749209587                       # number of overall miss cycles
system.l27.ReadReq_accesses::switch_cpus7.inst           35                       # number of ReadReq accesses(hits+misses)
system.l27.ReadReq_accesses::switch_cpus7.data         5695                       # number of ReadReq accesses(hits+misses)
system.l27.ReadReq_accesses::total               5730                       # number of ReadReq accesses(hits+misses)
system.l27.Writeback_accesses::writebacks         2436                       # number of Writeback accesses(hits+misses)
system.l27.Writeback_accesses::total             2436                       # number of Writeback accesses(hits+misses)
system.l27.ReadExReq_accesses::switch_cpus7.data           17                       # number of ReadExReq accesses(hits+misses)
system.l27.ReadExReq_accesses::total               17                       # number of ReadExReq accesses(hits+misses)
system.l27.demand_accesses::switch_cpus7.inst           35                       # number of demand (read+write) accesses
system.l27.demand_accesses::switch_cpus7.data         5712                       # number of demand (read+write) accesses
system.l27.demand_accesses::total                5747                       # number of demand (read+write) accesses
system.l27.overall_accesses::switch_cpus7.inst           35                       # number of overall (read+write) accesses
system.l27.overall_accesses::switch_cpus7.data         5712                       # number of overall (read+write) accesses
system.l27.overall_accesses::total               5747                       # number of overall (read+write) accesses
system.l27.ReadReq_miss_rate::switch_cpus7.inst     0.971429                       # miss rate for ReadReq accesses
system.l27.ReadReq_miss_rate::switch_cpus7.data     0.252678                       # miss rate for ReadReq accesses
system.l27.ReadReq_miss_rate::total          0.257068                       # miss rate for ReadReq accesses
system.l27.ReadExReq_miss_rate::switch_cpus7.data     0.117647                       # miss rate for ReadExReq accesses
system.l27.ReadExReq_miss_rate::total        0.117647                       # miss rate for ReadExReq accesses
system.l27.demand_miss_rate::switch_cpus7.inst     0.971429                       # miss rate for demand accesses
system.l27.demand_miss_rate::switch_cpus7.data     0.252276                       # miss rate for demand accesses
system.l27.demand_miss_rate::total           0.256656                       # miss rate for demand accesses
system.l27.overall_miss_rate::switch_cpus7.inst     0.971429                       # miss rate for overall accesses
system.l27.overall_miss_rate::switch_cpus7.data     0.252276                       # miss rate for overall accesses
system.l27.overall_miss_rate::total          0.256656                       # miss rate for overall accesses
system.l27.ReadReq_avg_miss_latency::switch_cpus7.inst 747290.558824                       # average ReadReq miss latency
system.l27.ReadReq_avg_miss_latency::switch_cpus7.data 502184.727589                       # average ReadReq miss latency
system.l27.ReadReq_avg_miss_latency::total 507842.295995                       # average ReadReq miss latency
system.l27.ReadExReq_avg_miss_latency::switch_cpus7.data 578942.500000                       # average ReadExReq miss latency
system.l27.ReadExReq_avg_miss_latency::total 578942.500000                       # average ReadExReq miss latency
system.l27.demand_avg_miss_latency::switch_cpus7.inst 747290.558824                       # average overall miss latency
system.l27.demand_avg_miss_latency::switch_cpus7.data 502291.261624                       # average overall miss latency
system.l27.demand_avg_miss_latency::total 507938.703051                       # average overall miss latency
system.l27.overall_avg_miss_latency::switch_cpus7.inst 747290.558824                       # average overall miss latency
system.l27.overall_avg_miss_latency::switch_cpus7.data 502291.261624                       # average overall miss latency
system.l27.overall_avg_miss_latency::total 507938.703051                       # average overall miss latency
system.l27.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l27.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l27.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l27.blocked::no_targets                      0                       # number of cycles access was blocked
system.l27.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l27.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l27.fast_writes                              0                       # number of fast writes performed
system.l27.cache_copies                             0                       # number of cache copies performed
system.l27.writebacks::writebacks                 928                       # number of writebacks
system.l27.writebacks::total                      928                       # number of writebacks
system.l27.ReadReq_mshr_misses::switch_cpus7.inst           34                       # number of ReadReq MSHR misses
system.l27.ReadReq_mshr_misses::switch_cpus7.data         1439                       # number of ReadReq MSHR misses
system.l27.ReadReq_mshr_misses::total            1473                       # number of ReadReq MSHR misses
system.l27.ReadExReq_mshr_misses::switch_cpus7.data            2                       # number of ReadExReq MSHR misses
system.l27.ReadExReq_mshr_misses::total             2                       # number of ReadExReq MSHR misses
system.l27.demand_mshr_misses::switch_cpus7.inst           34                       # number of demand (read+write) MSHR misses
system.l27.demand_mshr_misses::switch_cpus7.data         1441                       # number of demand (read+write) MSHR misses
system.l27.demand_mshr_misses::total             1475                       # number of demand (read+write) MSHR misses
system.l27.overall_mshr_misses::switch_cpus7.inst           34                       # number of overall MSHR misses
system.l27.overall_mshr_misses::switch_cpus7.data         1441                       # number of overall MSHR misses
system.l27.overall_mshr_misses::total            1475                       # number of overall MSHR misses
system.l27.ReadReq_mshr_miss_latency::switch_cpus7.inst     22965383                       # number of ReadReq MSHR miss cycles
system.l27.ReadReq_mshr_miss_latency::switch_cpus7.data    619276474                       # number of ReadReq MSHR miss cycles
system.l27.ReadReq_mshr_miss_latency::total    642241857                       # number of ReadReq MSHR miss cycles
system.l27.ReadExReq_mshr_miss_latency::switch_cpus7.data      1014285                       # number of ReadExReq MSHR miss cycles
system.l27.ReadExReq_mshr_miss_latency::total      1014285                       # number of ReadExReq MSHR miss cycles
system.l27.demand_mshr_miss_latency::switch_cpus7.inst     22965383                       # number of demand (read+write) MSHR miss cycles
system.l27.demand_mshr_miss_latency::switch_cpus7.data    620290759                       # number of demand (read+write) MSHR miss cycles
system.l27.demand_mshr_miss_latency::total    643256142                       # number of demand (read+write) MSHR miss cycles
system.l27.overall_mshr_miss_latency::switch_cpus7.inst     22965383                       # number of overall MSHR miss cycles
system.l27.overall_mshr_miss_latency::switch_cpus7.data    620290759                       # number of overall MSHR miss cycles
system.l27.overall_mshr_miss_latency::total    643256142                       # number of overall MSHR miss cycles
system.l27.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.971429                       # mshr miss rate for ReadReq accesses
system.l27.ReadReq_mshr_miss_rate::switch_cpus7.data     0.252678                       # mshr miss rate for ReadReq accesses
system.l27.ReadReq_mshr_miss_rate::total     0.257068                       # mshr miss rate for ReadReq accesses
system.l27.ReadExReq_mshr_miss_rate::switch_cpus7.data     0.117647                       # mshr miss rate for ReadExReq accesses
system.l27.ReadExReq_mshr_miss_rate::total     0.117647                       # mshr miss rate for ReadExReq accesses
system.l27.demand_mshr_miss_rate::switch_cpus7.inst     0.971429                       # mshr miss rate for demand accesses
system.l27.demand_mshr_miss_rate::switch_cpus7.data     0.252276                       # mshr miss rate for demand accesses
system.l27.demand_mshr_miss_rate::total      0.256656                       # mshr miss rate for demand accesses
system.l27.overall_mshr_miss_rate::switch_cpus7.inst     0.971429                       # mshr miss rate for overall accesses
system.l27.overall_mshr_miss_rate::switch_cpus7.data     0.252276                       # mshr miss rate for overall accesses
system.l27.overall_mshr_miss_rate::total     0.256656                       # mshr miss rate for overall accesses
system.l27.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 675452.441176                       # average ReadReq mshr miss latency
system.l27.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 430351.962474                       # average ReadReq mshr miss latency
system.l27.ReadReq_avg_mshr_miss_latency::total 436009.407332                       # average ReadReq mshr miss latency
system.l27.ReadExReq_avg_mshr_miss_latency::switch_cpus7.data 507142.500000                       # average ReadExReq mshr miss latency
system.l27.ReadExReq_avg_mshr_miss_latency::total 507142.500000                       # average ReadExReq mshr miss latency
system.l27.demand_avg_mshr_miss_latency::switch_cpus7.inst 675452.441176                       # average overall mshr miss latency
system.l27.demand_avg_mshr_miss_latency::switch_cpus7.data 430458.541985                       # average overall mshr miss latency
system.l27.demand_avg_mshr_miss_latency::total 436105.858983                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::switch_cpus7.inst 675452.441176                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::switch_cpus7.data 430458.541985                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::total 436105.858983                       # average overall mshr miss latency
system.l27.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               512.308415                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001229864                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   518                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1932876.185328                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    30.308415                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          482                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.048571                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.772436                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.821007                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1221772                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1221772                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1221772                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1221772                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1221772                       # number of overall hits
system.cpu0.icache.overall_hits::total        1221772                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           47                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           47                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           47                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            47                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           47                       # number of overall misses
system.cpu0.icache.overall_misses::total           47                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst     34974446                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     34974446                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst     34974446                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     34974446                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst     34974446                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     34974446                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1221819                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1221819                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1221819                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1221819                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1221819                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1221819                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000038                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000038                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000038                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000038                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000038                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000038                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 744137.148936                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 744137.148936                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 744137.148936                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 744137.148936                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 744137.148936                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 744137.148936                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           11                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           11                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           11                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           36                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           36                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           36                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           36                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           36                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           36                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst     29063099                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     29063099                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst     29063099                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     29063099                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst     29063099                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     29063099                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000029                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000029                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000029                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000029                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 807308.305556                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 807308.305556                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 807308.305556                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 807308.305556                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 807308.305556                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 807308.305556                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  5659                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               158373853                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  5915                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              26774.954015                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   225.355689                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    30.644311                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.880296                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.119704                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data       859801                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total         859801                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       726349                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        726349                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1773                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1773                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1670                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1670                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1586150                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1586150                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1586150                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1586150                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        19392                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        19392                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          605                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          605                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        19997                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         19997                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        19997                       # number of overall misses
system.cpu0.dcache.overall_misses::total        19997                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   4581897152                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   4581897152                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data    244746680                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total    244746680                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   4826643832                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   4826643832                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   4826643832                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   4826643832                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data       879193                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total       879193                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       726954                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       726954                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1773                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1773                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1670                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1670                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1606147                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1606147                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1606147                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1606147                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.022057                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.022057                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000832                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000832                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.012450                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.012450                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.012450                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.012450                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 236277.699670                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 236277.699670                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 404539.966942                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 404539.966942                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 241368.396860                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 241368.396860                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 241368.396860                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 241368.396860                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets      1072678                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              8                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets 134084.750000                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         2440                       # number of writebacks
system.cpu0.dcache.writebacks::total             2440                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        13750                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        13750                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          588                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          588                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        14338                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        14338                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        14338                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        14338                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         5642                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         5642                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           17                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           17                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         5659                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         5659                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         5659                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         5659                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   1002841109                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   1002841109                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data      2142892                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total      2142892                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   1004984001                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   1004984001                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   1004984001                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   1004984001                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.006417                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.006417                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000023                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000023                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.003523                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.003523                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.003523                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.003523                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 177745.676888                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 177745.676888                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 126052.470588                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 126052.470588                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 177590.387171                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 177590.387171                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 177590.387171                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 177590.387171                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     1                       # number of replacements
system.cpu1.icache.tagsinuse               547.478928                       # Cycle average of tags in use
system.cpu1.icache.total_refs               919940436                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   553                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1663545.092224                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    21.148502                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst   526.330426                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.033892                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.843478                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.877370                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1243253                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1243253                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1243253                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1243253                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1243253                       # number of overall hits
system.cpu1.icache.overall_hits::total        1243253                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           41                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           41                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           41                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            41                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           41                       # number of overall misses
system.cpu1.icache.overall_misses::total           41                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst     21604136                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     21604136                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst     21604136                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     21604136                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst     21604136                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     21604136                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1243294                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1243294                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1243294                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1243294                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1243294                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1243294                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000033                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000033                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000033                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000033                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000033                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000033                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 526930.146341                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 526930.146341                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 526930.146341                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 526930.146341                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 526930.146341                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 526930.146341                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst           15                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           15                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst           15                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           15                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst           15                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           15                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           26                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           26                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           26                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           26                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           26                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           26                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst     16333623                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     16333623                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst     16333623                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     16333623                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst     16333623                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     16333623                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000021                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000021                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000021                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000021                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000021                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000021                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 628216.269231                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 628216.269231                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 628216.269231                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 628216.269231                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 628216.269231                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 628216.269231                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  5572                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               205260888                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  5828                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              35219.781743                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   191.553082                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    64.446918                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.748254                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.251746                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      1851396                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1851396                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       338353                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        338353                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data          793                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          793                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data          792                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          792                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      2189749                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         2189749                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      2189749                       # number of overall hits
system.cpu1.dcache.overall_hits::total        2189749                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        19269                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        19269                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data           28                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total           28                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        19297                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         19297                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        19297                       # number of overall misses
system.cpu1.dcache.overall_misses::total        19297                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   4341073796                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   4341073796                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      2263569                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      2263569                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   4343337365                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   4343337365                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   4343337365                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   4343337365                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      1870665                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1870665                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       338381                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       338381                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data          793                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          793                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data          792                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          792                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      2209046                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      2209046                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      2209046                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      2209046                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.010301                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.010301                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000083                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000083                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.008735                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008735                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.008735                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008735                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 225287.964918                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 225287.964918                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 80841.750000                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 80841.750000                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 225078.373063                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 225078.373063                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 225078.373063                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 225078.373063                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          692                       # number of writebacks
system.cpu1.dcache.writebacks::total              692                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        13703                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        13703                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data           22                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total           22                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        13725                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        13725                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        13725                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        13725                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         5566                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         5566                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data            6                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total            6                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         5572                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         5572                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         5572                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         5572                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    928479417                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    928479417                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data       384600                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total       384600                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    928864017                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    928864017                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    928864017                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    928864017                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.002975                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002975                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000018                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000018                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002522                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002522                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002522                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002522                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 166812.687208                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 166812.687208                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data        64100                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total        64100                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 166702.084889                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 166702.084889                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 166702.084889                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 166702.084889                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               516.474165                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1005676648                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   525                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1915574.567619                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    26.474165                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          490                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.042427                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.785256                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.827683                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      1218603                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1218603                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      1218603                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1218603                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      1218603                       # number of overall hits
system.cpu2.icache.overall_hits::total        1218603                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           53                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           53                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           53                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            53                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           53                       # number of overall misses
system.cpu2.icache.overall_misses::total           53                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst     53577538                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     53577538                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst     53577538                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     53577538                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst     53577538                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     53577538                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      1218656                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1218656                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      1218656                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1218656                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      1218656                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1218656                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000043                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000043                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000043                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000043                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000043                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000043                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 1010896.943396                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 1010896.943396                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 1010896.943396                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 1010896.943396                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 1010896.943396                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 1010896.943396                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst           18                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           18                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst           18                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           18                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst           18                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           18                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           35                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           35                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           35                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           35                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           35                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           35                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst     33487997                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     33487997                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst     33487997                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     33487997                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst     33487997                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     33487997                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000029                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000029                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000029                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000029                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 956799.914286                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 956799.914286                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 956799.914286                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 956799.914286                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 956799.914286                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 956799.914286                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                  7179                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               167203199                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                  7435                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              22488.661601                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   227.507240                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    28.492760                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.888700                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.111300                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data       842440                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total         842440                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       697148                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        697148                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         1919                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         1919                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         1627                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         1627                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data      1539588                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         1539588                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data      1539588                       # number of overall hits
system.cpu2.dcache.overall_hits::total        1539588                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        18638                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        18638                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data           92                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total           92                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        18730                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         18730                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        18730                       # number of overall misses
system.cpu2.dcache.overall_misses::total        18730                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   4331914387                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   4331914387                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data     13562991                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total     13562991                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   4345477378                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   4345477378                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   4345477378                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   4345477378                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data       861078                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total       861078                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       697240                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       697240                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         1919                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         1919                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         1627                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         1627                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data      1558318                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      1558318                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data      1558318                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      1558318                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.021645                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.021645                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000132                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000132                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.012019                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.012019                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.012019                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.012019                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 232423.778678                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 232423.778678                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 147423.815217                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 147423.815217                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 232006.266845                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 232006.266845                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 232006.266845                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 232006.266845                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         1490                       # number of writebacks
system.cpu2.dcache.writebacks::total             1490                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        11474                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        11474                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data           77                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total           77                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        11551                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        11551                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        11551                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        11551                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data         7164                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         7164                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data           15                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total           15                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data         7179                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         7179                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data         7179                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         7179                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   1584034475                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   1584034475                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data      1699061                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total      1699061                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   1585733536                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   1585733536                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   1585733536                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   1585733536                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.008320                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.008320                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.004607                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.004607                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.004607                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.004607                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 221110.339894                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 221110.339894                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 113270.733333                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 113270.733333                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 220885.016855                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 220885.016855                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 220885.016855                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 220885.016855                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               489.719420                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1003066354                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   495                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2026396.674747                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    34.719420                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          455                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.055640                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.729167                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.784807                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst      1277396                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        1277396                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst      1277396                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         1277396                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst      1277396                       # number of overall hits
system.cpu3.icache.overall_hits::total        1277396                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           51                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           51                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           51                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            51                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           51                       # number of overall misses
system.cpu3.icache.overall_misses::total           51                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst     79443458                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     79443458                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst     79443458                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     79443458                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst     79443458                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     79443458                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst      1277447                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      1277447                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst      1277447                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      1277447                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst      1277447                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      1277447                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000040                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000040                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000040                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000040                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000040                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000040                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 1557714.862745                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 1557714.862745                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 1557714.862745                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 1557714.862745                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 1557714.862745                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 1557714.862745                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs       820798                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs       820798                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst           11                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst           11                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst           11                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           40                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           40                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           40                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           40                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           40                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           40                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst     54619567                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     54619567                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst     54619567                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     54619567                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst     54619567                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     54619567                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000031                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000031                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000031                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000031                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000031                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000031                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 1365489.175000                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 1365489.175000                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 1365489.175000                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 1365489.175000                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 1365489.175000                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 1365489.175000                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                  3883                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               148814268                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                  4139                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              35954.159942                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   220.274420                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    35.725580                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.860447                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.139553                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      1018437                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        1018437                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data       755078                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        755078                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         1958                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1958                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         1837                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1837                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data      1773515                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         1773515                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data      1773515                       # number of overall hits
system.cpu3.dcache.overall_hits::total        1773515                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data         9869                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total         9869                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data           80                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total           80                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data         9949                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total          9949                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data         9949                       # number of overall misses
system.cpu3.dcache.overall_misses::total         9949                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data   1376698030                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   1376698030                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data      6085417                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total      6085417                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data   1382783447                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   1382783447                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data   1382783447                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   1382783447                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      1028306                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      1028306                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data       755158                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       755158                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         1958                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1958                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1837                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1837                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data      1783464                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      1783464                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data      1783464                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      1783464                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.009597                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.009597                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000106                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000106                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.005578                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.005578                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.005578                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.005578                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 139497.216537                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 139497.216537                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 76067.712500                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 76067.712500                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 138987.179315                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 138987.179315                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 138987.179315                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 138987.179315                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         1030                       # number of writebacks
system.cpu3.dcache.writebacks::total             1030                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data         6002                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         6002                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data           64                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total           64                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data         6066                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         6066                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data         6066                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         6066                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         3867                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         3867                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data           16                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total           16                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data         3883                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         3883                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data         3883                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         3883                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data    534142552                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    534142552                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data      1090530                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total      1090530                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data    535233082                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    535233082                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data    535233082                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    535233082                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.003761                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.003761                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.002177                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.002177                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.002177                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.002177                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 138128.407551                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 138128.407551                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 68158.125000                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 68158.125000                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 137840.093227                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 137840.093227                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 137840.093227                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 137840.093227                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.icache.replacements                     0                       # number of replacements
system.cpu4.icache.tagsinuse               489.717242                       # Cycle average of tags in use
system.cpu4.icache.total_refs              1003066198                       # Total number of references to valid blocks.
system.cpu4.icache.sampled_refs                   495                       # Sample count of references to valid blocks.
system.cpu4.icache.avg_refs              2026396.359596                       # Average number of references to valid blocks.
system.cpu4.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.occ_blocks::switch_cpus4.inst    34.717242                       # Average occupied blocks per requestor
system.cpu4.icache.occ_blocks::cpu4.inst          455                       # Average occupied blocks per requestor
system.cpu4.icache.occ_percent::switch_cpus4.inst     0.055637                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::cpu4.inst     0.729167                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::total        0.784803                       # Average percentage of cache occupancy
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst      1277240                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total        1277240                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst      1277240                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total         1277240                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst      1277240                       # number of overall hits
system.cpu4.icache.overall_hits::total        1277240                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst           51                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total           51                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst           51                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total            51                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst           51                       # number of overall misses
system.cpu4.icache.overall_misses::total           51                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::switch_cpus4.inst     77989897                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total     77989897                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::switch_cpus4.inst     77989897                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total     77989897                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::switch_cpus4.inst     77989897                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total     77989897                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst      1277291                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total      1277291                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst      1277291                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total      1277291                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst      1277291                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total      1277291                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.000040                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000040                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.000040                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000040                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.000040                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000040                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::switch_cpus4.inst 1529213.666667                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 1529213.666667                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::switch_cpus4.inst 1529213.666667                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 1529213.666667                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::switch_cpus4.inst 1529213.666667                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 1529213.666667                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs       171831                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs       171831                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::switch_cpus4.inst           11                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::switch_cpus4.inst           11                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::switch_cpus4.inst           11                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::switch_cpus4.inst           40                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           40                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::switch_cpus4.inst           40                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           40                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::switch_cpus4.inst           40                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           40                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::switch_cpus4.inst     53471927                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total     53471927                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::switch_cpus4.inst     53471927                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total     53471927                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::switch_cpus4.inst     53471927                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total     53471927                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.000031                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000031                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::switch_cpus4.inst     0.000031                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000031                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::switch_cpus4.inst     0.000031                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000031                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 1336798.175000                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 1336798.175000                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::switch_cpus4.inst 1336798.175000                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 1336798.175000                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::switch_cpus4.inst 1336798.175000                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 1336798.175000                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.replacements                  3883                       # number of replacements
system.cpu4.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu4.dcache.total_refs               148814010                       # Total number of references to valid blocks.
system.cpu4.dcache.sampled_refs                  4139                       # Sample count of references to valid blocks.
system.cpu4.dcache.avg_refs              35954.097608                       # Average number of references to valid blocks.
system.cpu4.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.occ_blocks::switch_cpus4.data   220.254816                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_blocks::cpu4.data    35.745184                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_percent::switch_cpus4.data     0.860370                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::cpu4.data     0.139630                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data      1018291                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total        1018291                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data       754966                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total        754966                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data         1958                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total         1958                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data         1837                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total         1837                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data      1773257                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total         1773257                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data      1773257                       # number of overall hits
system.cpu4.dcache.overall_hits::total        1773257                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data         9870                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total         9870                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data           80                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total           80                       # number of WriteReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data         9950                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total          9950                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data         9950                       # number of overall misses
system.cpu4.dcache.overall_misses::total         9950                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::switch_cpus4.data   1381841736                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total   1381841736                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::switch_cpus4.data      6086366                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total      6086366                       # number of WriteReq miss cycles
system.cpu4.dcache.demand_miss_latency::switch_cpus4.data   1387928102                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total   1387928102                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::switch_cpus4.data   1387928102                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total   1387928102                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data      1028161                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total      1028161                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data       755046                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total       755046                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data         1958                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total         1958                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data         1837                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total         1837                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data      1783207                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total      1783207                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data      1783207                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total      1783207                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.009600                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.009600                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.000106                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.000106                       # miss rate for WriteReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.005580                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.005580                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.005580                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.005580                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::switch_cpus4.data 140004.228571                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 140004.228571                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::switch_cpus4.data 76079.575000                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 76079.575000                       # average WriteReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::switch_cpus4.data 139490.261508                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 139490.261508                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::switch_cpus4.data 139490.261508                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 139490.261508                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks         1030                       # number of writebacks
system.cpu4.dcache.writebacks::total             1030                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::switch_cpus4.data         6003                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total         6003                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::switch_cpus4.data           64                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total           64                       # number of WriteReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::switch_cpus4.data         6067                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total         6067                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::switch_cpus4.data         6067                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total         6067                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::switch_cpus4.data         3867                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total         3867                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::switch_cpus4.data           16                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total           16                       # number of WriteReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::switch_cpus4.data         3883                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total         3883                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::switch_cpus4.data         3883                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total         3883                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::switch_cpus4.data    537157544                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total    537157544                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::switch_cpus4.data      1090542                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total      1090542                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::switch_cpus4.data    538248086                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total    538248086                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::switch_cpus4.data    538248086                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total    538248086                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::switch_cpus4.data     0.003761                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.003761                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::switch_cpus4.data     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::switch_cpus4.data     0.002178                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.002178                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::switch_cpus4.data     0.002178                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.002178                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 138908.079648                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 138908.079648                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus4.data 68158.875000                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 68158.875000                       # average WriteReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::switch_cpus4.data 138616.555756                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 138616.555756                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::switch_cpus4.data 138616.555756                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 138616.555756                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           0                       # Percentage of idle cycles
system.cpu5.icache.replacements                     0                       # number of replacements
system.cpu5.icache.tagsinuse               509.612786                       # Cycle average of tags in use
system.cpu5.icache.total_refs               999959686                       # Total number of references to valid blocks.
system.cpu5.icache.sampled_refs                   518                       # Sample count of references to valid blocks.
system.cpu5.icache.avg_refs              1930424.104247                       # Average number of references to valid blocks.
system.cpu5.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.occ_blocks::switch_cpus5.inst    34.612786                       # Average occupied blocks per requestor
system.cpu5.icache.occ_blocks::cpu5.inst          475                       # Average occupied blocks per requestor
system.cpu5.icache.occ_percent::switch_cpus5.inst     0.055469                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::cpu5.inst     0.761218                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::total        0.816687                       # Average percentage of cache occupancy
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst      1263851                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total        1263851                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst      1263851                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total         1263851                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst      1263851                       # number of overall hits
system.cpu5.icache.overall_hits::total        1263851                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst           55                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           55                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst           55                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            55                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst           55                       # number of overall misses
system.cpu5.icache.overall_misses::total           55                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::switch_cpus5.inst     50945720                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total     50945720                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::switch_cpus5.inst     50945720                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total     50945720                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::switch_cpus5.inst     50945720                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total     50945720                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst      1263906                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total      1263906                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst      1263906                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total      1263906                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst      1263906                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total      1263906                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.000044                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000044                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.000044                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000044                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.000044                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000044                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::switch_cpus5.inst 926285.818182                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 926285.818182                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::switch_cpus5.inst 926285.818182                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 926285.818182                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::switch_cpus5.inst 926285.818182                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 926285.818182                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::switch_cpus5.inst           12                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::switch_cpus5.inst           12                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::switch_cpus5.inst           12                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::switch_cpus5.inst           43                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           43                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::switch_cpus5.inst           43                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           43                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::switch_cpus5.inst           43                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           43                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::switch_cpus5.inst     40612483                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total     40612483                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::switch_cpus5.inst     40612483                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total     40612483                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::switch_cpus5.inst     40612483                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total     40612483                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.000034                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000034                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::switch_cpus5.inst     0.000034                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000034                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::switch_cpus5.inst     0.000034                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000034                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 944476.348837                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 944476.348837                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::switch_cpus5.inst 944476.348837                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 944476.348837                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::switch_cpus5.inst 944476.348837                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 944476.348837                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.replacements                  4205                       # number of replacements
system.cpu5.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu5.dcache.total_refs               152499442                       # Total number of references to valid blocks.
system.cpu5.dcache.sampled_refs                  4461                       # Sample count of references to valid blocks.
system.cpu5.dcache.avg_refs              34185.035194                       # Average number of references to valid blocks.
system.cpu5.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.occ_blocks::switch_cpus5.data   223.468963                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_blocks::cpu5.data    32.531037                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_percent::switch_cpus5.data     0.872926                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::cpu5.data     0.127074                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data       869558                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total         869558                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data       730635                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total        730635                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data         1862                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total         1862                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data         1761                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total         1761                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data      1600193                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total         1600193                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data      1600193                       # number of overall hits
system.cpu5.dcache.overall_hits::total        1600193                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data        13405                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total        13405                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data          105                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total          105                       # number of WriteReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data        13510                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total         13510                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data        13510                       # number of overall misses
system.cpu5.dcache.overall_misses::total        13510                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::switch_cpus5.data   2476240075                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total   2476240075                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::switch_cpus5.data      8585805                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total      8585805                       # number of WriteReq miss cycles
system.cpu5.dcache.demand_miss_latency::switch_cpus5.data   2484825880                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total   2484825880                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::switch_cpus5.data   2484825880                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total   2484825880                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data       882963                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total       882963                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data       730740                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total       730740                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data         1862                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total         1862                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data         1761                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total         1761                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data      1613703                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total      1613703                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data      1613703                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total      1613703                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.015182                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.015182                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.000144                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.000144                       # miss rate for WriteReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.008372                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.008372                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.008372                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.008372                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::switch_cpus5.data 184725.108169                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 184725.108169                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::switch_cpus5.data 81769.571429                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 81769.571429                       # average WriteReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::switch_cpus5.data 183924.935603                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 183924.935603                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::switch_cpus5.data 183924.935603                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 183924.935603                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks         1021                       # number of writebacks
system.cpu5.dcache.writebacks::total             1021                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::switch_cpus5.data         9218                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total         9218                       # number of ReadReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::switch_cpus5.data           87                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total           87                       # number of WriteReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::switch_cpus5.data         9305                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total         9305                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::switch_cpus5.data         9305                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total         9305                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::switch_cpus5.data         4187                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total         4187                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::switch_cpus5.data           18                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total           18                       # number of WriteReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::switch_cpus5.data         4205                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total         4205                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::switch_cpus5.data         4205                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total         4205                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::switch_cpus5.data    630899219                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total    630899219                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::switch_cpus5.data      1169421                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total      1169421                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::switch_cpus5.data    632068640                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total    632068640                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::switch_cpus5.data    632068640                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total    632068640                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::switch_cpus5.data     0.004742                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.004742                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::switch_cpus5.data     0.000025                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.000025                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::switch_cpus5.data     0.002606                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.002606                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::switch_cpus5.data     0.002606                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.002606                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 150680.491760                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 150680.491760                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus5.data 64967.833333                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total 64967.833333                       # average WriteReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::switch_cpus5.data 150313.588585                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 150313.588585                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::switch_cpus5.data 150313.588585                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 150313.588585                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           0                       # Percentage of idle cycles
system.cpu6.icache.replacements                     0                       # number of replacements
system.cpu6.icache.tagsinuse               516.911225                       # Cycle average of tags in use
system.cpu6.icache.total_refs              1005674262                       # Total number of references to valid blocks.
system.cpu6.icache.sampled_refs                   527                       # Sample count of references to valid blocks.
system.cpu6.icache.avg_refs              1908300.307400                       # Average number of references to valid blocks.
system.cpu6.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.occ_blocks::switch_cpus6.inst    26.911225                       # Average occupied blocks per requestor
system.cpu6.icache.occ_blocks::cpu6.inst          490                       # Average occupied blocks per requestor
system.cpu6.icache.occ_percent::switch_cpus6.inst     0.043127                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::cpu6.inst     0.785256                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::total        0.828383                       # Average percentage of cache occupancy
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst      1216217                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total        1216217                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst      1216217                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total         1216217                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst      1216217                       # number of overall hits
system.cpu6.icache.overall_hits::total        1216217                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst           52                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           52                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst           52                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            52                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst           52                       # number of overall misses
system.cpu6.icache.overall_misses::total           52                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::switch_cpus6.inst     38607926                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total     38607926                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::switch_cpus6.inst     38607926                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total     38607926                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::switch_cpus6.inst     38607926                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total     38607926                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst      1216269                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total      1216269                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst      1216269                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total      1216269                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst      1216269                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total      1216269                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.000043                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000043                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.000043                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000043                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.000043                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000043                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::switch_cpus6.inst 742460.115385                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 742460.115385                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::switch_cpus6.inst 742460.115385                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 742460.115385                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::switch_cpus6.inst 742460.115385                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 742460.115385                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::switch_cpus6.inst           15                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total           15                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::switch_cpus6.inst           15                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total           15                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::switch_cpus6.inst           15                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total           15                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::switch_cpus6.inst           37                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           37                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::switch_cpus6.inst           37                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           37                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::switch_cpus6.inst           37                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           37                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::switch_cpus6.inst     30238078                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total     30238078                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::switch_cpus6.inst     30238078                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total     30238078                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::switch_cpus6.inst     30238078                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total     30238078                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000030                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::switch_cpus6.inst     0.000030                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000030                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::switch_cpus6.inst     0.000030                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000030                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 817245.351351                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 817245.351351                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::switch_cpus6.inst 817245.351351                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 817245.351351                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::switch_cpus6.inst 817245.351351                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 817245.351351                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.replacements                  7160                       # number of replacements
system.cpu6.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu6.dcache.total_refs               167199834                       # Total number of references to valid blocks.
system.cpu6.dcache.sampled_refs                  7416                       # Sample count of references to valid blocks.
system.cpu6.dcache.avg_refs              22545.824434                       # Average number of references to valid blocks.
system.cpu6.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.occ_blocks::switch_cpus6.data   227.531246                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_blocks::cpu6.data    28.468754                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_percent::switch_cpus6.data     0.888794                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::cpu6.data     0.111206                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data       840969                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total         840969                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data       695263                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total        695263                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data         1915                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total         1915                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data         1622                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total         1622                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data      1536232                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total         1536232                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data      1536232                       # number of overall hits
system.cpu6.dcache.overall_hits::total        1536232                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data        18556                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total        18556                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data           88                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total           88                       # number of WriteReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data        18644                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total         18644                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data        18644                       # number of overall misses
system.cpu6.dcache.overall_misses::total        18644                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::switch_cpus6.data   4401866762                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total   4401866762                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::switch_cpus6.data     15626302                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total     15626302                       # number of WriteReq miss cycles
system.cpu6.dcache.demand_miss_latency::switch_cpus6.data   4417493064                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total   4417493064                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::switch_cpus6.data   4417493064                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total   4417493064                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data       859525                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total       859525                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data       695351                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total       695351                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data         1915                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total         1915                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data         1622                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total         1622                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data      1554876                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total      1554876                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data      1554876                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total      1554876                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.021589                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.021589                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.000127                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.000127                       # miss rate for WriteReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.011991                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.011991                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.011991                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.011991                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::switch_cpus6.data 237220.670511                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 237220.670511                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::switch_cpus6.data 177571.613636                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 177571.613636                       # average WriteReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::switch_cpus6.data 236939.125939                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 236939.125939                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::switch_cpus6.data 236939.125939                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 236939.125939                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks         1488                       # number of writebacks
system.cpu6.dcache.writebacks::total             1488                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::switch_cpus6.data        11411                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total        11411                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::switch_cpus6.data           73                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total           73                       # number of WriteReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::switch_cpus6.data        11484                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total        11484                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::switch_cpus6.data        11484                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total        11484                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::switch_cpus6.data         7145                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total         7145                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::switch_cpus6.data           15                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total           15                       # number of WriteReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::switch_cpus6.data         7160                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total         7160                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::switch_cpus6.data         7160                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total         7160                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::switch_cpus6.data   1609985418                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total   1609985418                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::switch_cpus6.data      1937837                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total      1937837                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::switch_cpus6.data   1611923255                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total   1611923255                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::switch_cpus6.data   1611923255                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total   1611923255                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::switch_cpus6.data     0.008313                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.008313                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::switch_cpus6.data     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::switch_cpus6.data     0.004605                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.004605                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::switch_cpus6.data     0.004605                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.004605                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 225330.359412                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 225330.359412                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus6.data 129189.133333                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total 129189.133333                       # average WriteReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::switch_cpus6.data 225128.946229                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 225128.946229                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::switch_cpus6.data 225128.946229                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 225128.946229                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           0                       # Percentage of idle cycles
system.cpu7.icache.replacements                     0                       # number of replacements
system.cpu7.icache.tagsinuse               511.766212                       # Cycle average of tags in use
system.cpu7.icache.total_refs              1001229270                       # Total number of references to valid blocks.
system.cpu7.icache.sampled_refs                   517                       # Sample count of references to valid blocks.
system.cpu7.icache.avg_refs              1936613.675048                       # Average number of references to valid blocks.
system.cpu7.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.occ_blocks::switch_cpus7.inst    29.766212                       # Average occupied blocks per requestor
system.cpu7.icache.occ_blocks::cpu7.inst          482                       # Average occupied blocks per requestor
system.cpu7.icache.occ_percent::switch_cpus7.inst     0.047702                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::cpu7.inst     0.772436                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::total        0.820138                       # Average percentage of cache occupancy
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst      1221178                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total        1221178                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst      1221178                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total         1221178                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst      1221178                       # number of overall hits
system.cpu7.icache.overall_hits::total        1221178                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst           50                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           50                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst           50                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            50                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst           50                       # number of overall misses
system.cpu7.icache.overall_misses::total           50                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::switch_cpus7.inst     34806301                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total     34806301                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::switch_cpus7.inst     34806301                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total     34806301                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::switch_cpus7.inst     34806301                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total     34806301                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst      1221228                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total      1221228                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst      1221228                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total      1221228                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst      1221228                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total      1221228                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.000041                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000041                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.000041                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000041                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.000041                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000041                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::switch_cpus7.inst 696126.020000                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 696126.020000                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::switch_cpus7.inst 696126.020000                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 696126.020000                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::switch_cpus7.inst 696126.020000                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 696126.020000                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::switch_cpus7.inst           15                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total           15                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::switch_cpus7.inst           15                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total           15                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::switch_cpus7.inst           15                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total           15                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::switch_cpus7.inst           35                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           35                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::switch_cpus7.inst           35                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           35                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::switch_cpus7.inst           35                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           35                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::switch_cpus7.inst     25779783                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total     25779783                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::switch_cpus7.inst     25779783                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total     25779783                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::switch_cpus7.inst     25779783                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total     25779783                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::switch_cpus7.inst     0.000029                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000029                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::switch_cpus7.inst     0.000029                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000029                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 736565.228571                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 736565.228571                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::switch_cpus7.inst 736565.228571                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 736565.228571                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::switch_cpus7.inst 736565.228571                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 736565.228571                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.replacements                  5712                       # number of replacements
system.cpu7.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu7.dcache.total_refs               158372968                       # Total number of references to valid blocks.
system.cpu7.dcache.sampled_refs                  5968                       # Sample count of references to valid blocks.
system.cpu7.dcache.avg_refs              26537.025469                       # Average number of references to valid blocks.
system.cpu7.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.occ_blocks::switch_cpus7.data   225.373105                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_blocks::cpu7.data    30.626895                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_percent::switch_cpus7.data     0.880364                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::cpu7.data     0.119636                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data       859473                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total         859473                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data       725802                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total        725802                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data         1765                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total         1765                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data         1668                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total         1668                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data      1585275                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total         1585275                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data      1585275                       # number of overall hits
system.cpu7.dcache.overall_hits::total        1585275                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data        19501                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total        19501                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data          608                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total          608                       # number of WriteReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data        20109                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total         20109                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data        20109                       # number of overall misses
system.cpu7.dcache.overall_misses::total        20109                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::switch_cpus7.data   4621201925                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total   4621201925                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::switch_cpus7.data    239859455                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total    239859455                       # number of WriteReq miss cycles
system.cpu7.dcache.demand_miss_latency::switch_cpus7.data   4861061380                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total   4861061380                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::switch_cpus7.data   4861061380                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total   4861061380                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data       878974                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total       878974                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data       726410                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total       726410                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data         1765                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total         1765                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data         1668                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total         1668                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data      1605384                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total      1605384                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data      1605384                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total      1605384                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.022186                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.022186                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.000837                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.000837                       # miss rate for WriteReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.012526                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.012526                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.012526                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.012526                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::switch_cpus7.data 236972.561664                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 236972.561664                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::switch_cpus7.data 394505.682566                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 394505.682566                       # average WriteReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::switch_cpus7.data 241735.609926                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 241735.609926                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::switch_cpus7.data 241735.609926                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 241735.609926                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets       865466                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              9                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets 96162.888889                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks         2436                       # number of writebacks
system.cpu7.dcache.writebacks::total             2436                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::switch_cpus7.data        13806                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total        13806                       # number of ReadReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::switch_cpus7.data          591                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total          591                       # number of WriteReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::switch_cpus7.data        14397                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total        14397                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::switch_cpus7.data        14397                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total        14397                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::switch_cpus7.data         5695                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total         5695                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::switch_cpus7.data           17                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total           17                       # number of WriteReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::switch_cpus7.data         5712                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total         5712                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::switch_cpus7.data         5712                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total         5712                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::switch_cpus7.data   1014192793                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total   1014192793                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::switch_cpus7.data      2151419                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total      2151419                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::switch_cpus7.data   1016344212                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total   1016344212                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::switch_cpus7.data   1016344212                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total   1016344212                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::switch_cpus7.data     0.006479                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.006479                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::switch_cpus7.data     0.000023                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.000023                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::switch_cpus7.data     0.003558                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.003558                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::switch_cpus7.data     0.003558                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.003558                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 178084.774890                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 178084.774890                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus7.data 126554.058824                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 126554.058824                       # average WriteReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::switch_cpus7.data 177931.409664                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 177931.409664                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::switch_cpus7.data 177931.409664                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 177931.409664                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
