// Seed: 877170431
module module_0 (
    input tri id_0,
    output tri0 id_1,
    input tri id_2,
    output tri0 id_3,
    input supply1 id_4,
    input wand id_5,
    input uwire id_6,
    output supply0 id_7,
    output wire id_8,
    output wor id_9,
    input supply1 id_10,
    input tri id_11,
    output wand id_12,
    output wor id_13,
    input tri id_14,
    output wand id_15
);
endmodule
module module_1 #(
    parameter id_1 = 32'd25
) (
    input  wire id_0,
    input  wor  _id_1,
    output tri0 id_2
);
  reg id_4;
  logic [-1 : id_1] id_5;
  wire id_6;
  module_0 modCall_1 (
      id_0,
      id_2,
      id_0,
      id_2,
      id_0,
      id_0,
      id_0,
      id_2,
      id_2,
      id_2,
      id_0,
      id_0,
      id_2,
      id_2,
      id_0,
      id_2
  );
  assign modCall_1.id_12 = 0;
  initial begin : LABEL_0
    id_4 <= 1 == -1'b0;
    assert (-1'b0);
  end
endmodule
