
DW3000_op.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001e0  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000919c  080001e0  080001e0  000011e0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000058  0800937c  0800937c  0000a37c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080093d4  080093d4  0000b170  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  080093d4  080093d4  0000a3d4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080093dc  080093dc  0000b170  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080093dc  080093dc  0000a3dc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080093e0  080093e0  0000a3e0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000170  20000000  080093e4  0000b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001c08  20000170  08009554  0000b170  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20001d78  08009554  0000bd78  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000b170  2**0
                  CONTENTS, READONLY
 12 .debug_info   00013d69  00000000  00000000  0000b1a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003c29  00000000  00000000  0001ef09  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000010c0  00000000  00000000  00022b38  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000c66  00000000  00000000  00023bf8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00029d21  00000000  00000000  0002485e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00018efa  00000000  00000000  0004e57f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000e6dc7  00000000  00000000  00067479  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0014e240  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004550  00000000  00000000  0014e284  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000092  00000000  00000000  001527d4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	@ (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	@ (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	20000170 	.word	0x20000170
 80001fc:	00000000 	.word	0x00000000
 8000200:	08009364 	.word	0x08009364

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	@ (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	@ (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	@ (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	20000174 	.word	0x20000174
 800021c:	08009364 	.word	0x08009364

08000220 <__aeabi_uldivmod>:
 8000220:	b953      	cbnz	r3, 8000238 <__aeabi_uldivmod+0x18>
 8000222:	b94a      	cbnz	r2, 8000238 <__aeabi_uldivmod+0x18>
 8000224:	2900      	cmp	r1, #0
 8000226:	bf08      	it	eq
 8000228:	2800      	cmpeq	r0, #0
 800022a:	bf1c      	itt	ne
 800022c:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000230:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000234:	f000 b988 	b.w	8000548 <__aeabi_idiv0>
 8000238:	f1ad 0c08 	sub.w	ip, sp, #8
 800023c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000240:	f000 f806 	bl	8000250 <__udivmoddi4>
 8000244:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000248:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800024c:	b004      	add	sp, #16
 800024e:	4770      	bx	lr

08000250 <__udivmoddi4>:
 8000250:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000254:	9d08      	ldr	r5, [sp, #32]
 8000256:	468e      	mov	lr, r1
 8000258:	4604      	mov	r4, r0
 800025a:	4688      	mov	r8, r1
 800025c:	2b00      	cmp	r3, #0
 800025e:	d14a      	bne.n	80002f6 <__udivmoddi4+0xa6>
 8000260:	428a      	cmp	r2, r1
 8000262:	4617      	mov	r7, r2
 8000264:	d962      	bls.n	800032c <__udivmoddi4+0xdc>
 8000266:	fab2 f682 	clz	r6, r2
 800026a:	b14e      	cbz	r6, 8000280 <__udivmoddi4+0x30>
 800026c:	f1c6 0320 	rsb	r3, r6, #32
 8000270:	fa01 f806 	lsl.w	r8, r1, r6
 8000274:	fa20 f303 	lsr.w	r3, r0, r3
 8000278:	40b7      	lsls	r7, r6
 800027a:	ea43 0808 	orr.w	r8, r3, r8
 800027e:	40b4      	lsls	r4, r6
 8000280:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000284:	fa1f fc87 	uxth.w	ip, r7
 8000288:	fbb8 f1fe 	udiv	r1, r8, lr
 800028c:	0c23      	lsrs	r3, r4, #16
 800028e:	fb0e 8811 	mls	r8, lr, r1, r8
 8000292:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000296:	fb01 f20c 	mul.w	r2, r1, ip
 800029a:	429a      	cmp	r2, r3
 800029c:	d909      	bls.n	80002b2 <__udivmoddi4+0x62>
 800029e:	18fb      	adds	r3, r7, r3
 80002a0:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 80002a4:	f080 80ea 	bcs.w	800047c <__udivmoddi4+0x22c>
 80002a8:	429a      	cmp	r2, r3
 80002aa:	f240 80e7 	bls.w	800047c <__udivmoddi4+0x22c>
 80002ae:	3902      	subs	r1, #2
 80002b0:	443b      	add	r3, r7
 80002b2:	1a9a      	subs	r2, r3, r2
 80002b4:	b2a3      	uxth	r3, r4
 80002b6:	fbb2 f0fe 	udiv	r0, r2, lr
 80002ba:	fb0e 2210 	mls	r2, lr, r0, r2
 80002be:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80002c2:	fb00 fc0c 	mul.w	ip, r0, ip
 80002c6:	459c      	cmp	ip, r3
 80002c8:	d909      	bls.n	80002de <__udivmoddi4+0x8e>
 80002ca:	18fb      	adds	r3, r7, r3
 80002cc:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 80002d0:	f080 80d6 	bcs.w	8000480 <__udivmoddi4+0x230>
 80002d4:	459c      	cmp	ip, r3
 80002d6:	f240 80d3 	bls.w	8000480 <__udivmoddi4+0x230>
 80002da:	443b      	add	r3, r7
 80002dc:	3802      	subs	r0, #2
 80002de:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80002e2:	eba3 030c 	sub.w	r3, r3, ip
 80002e6:	2100      	movs	r1, #0
 80002e8:	b11d      	cbz	r5, 80002f2 <__udivmoddi4+0xa2>
 80002ea:	40f3      	lsrs	r3, r6
 80002ec:	2200      	movs	r2, #0
 80002ee:	e9c5 3200 	strd	r3, r2, [r5]
 80002f2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002f6:	428b      	cmp	r3, r1
 80002f8:	d905      	bls.n	8000306 <__udivmoddi4+0xb6>
 80002fa:	b10d      	cbz	r5, 8000300 <__udivmoddi4+0xb0>
 80002fc:	e9c5 0100 	strd	r0, r1, [r5]
 8000300:	2100      	movs	r1, #0
 8000302:	4608      	mov	r0, r1
 8000304:	e7f5      	b.n	80002f2 <__udivmoddi4+0xa2>
 8000306:	fab3 f183 	clz	r1, r3
 800030a:	2900      	cmp	r1, #0
 800030c:	d146      	bne.n	800039c <__udivmoddi4+0x14c>
 800030e:	4573      	cmp	r3, lr
 8000310:	d302      	bcc.n	8000318 <__udivmoddi4+0xc8>
 8000312:	4282      	cmp	r2, r0
 8000314:	f200 8105 	bhi.w	8000522 <__udivmoddi4+0x2d2>
 8000318:	1a84      	subs	r4, r0, r2
 800031a:	eb6e 0203 	sbc.w	r2, lr, r3
 800031e:	2001      	movs	r0, #1
 8000320:	4690      	mov	r8, r2
 8000322:	2d00      	cmp	r5, #0
 8000324:	d0e5      	beq.n	80002f2 <__udivmoddi4+0xa2>
 8000326:	e9c5 4800 	strd	r4, r8, [r5]
 800032a:	e7e2      	b.n	80002f2 <__udivmoddi4+0xa2>
 800032c:	2a00      	cmp	r2, #0
 800032e:	f000 8090 	beq.w	8000452 <__udivmoddi4+0x202>
 8000332:	fab2 f682 	clz	r6, r2
 8000336:	2e00      	cmp	r6, #0
 8000338:	f040 80a4 	bne.w	8000484 <__udivmoddi4+0x234>
 800033c:	1a8a      	subs	r2, r1, r2
 800033e:	0c03      	lsrs	r3, r0, #16
 8000340:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000344:	b280      	uxth	r0, r0
 8000346:	b2bc      	uxth	r4, r7
 8000348:	2101      	movs	r1, #1
 800034a:	fbb2 fcfe 	udiv	ip, r2, lr
 800034e:	fb0e 221c 	mls	r2, lr, ip, r2
 8000352:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000356:	fb04 f20c 	mul.w	r2, r4, ip
 800035a:	429a      	cmp	r2, r3
 800035c:	d907      	bls.n	800036e <__udivmoddi4+0x11e>
 800035e:	18fb      	adds	r3, r7, r3
 8000360:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 8000364:	d202      	bcs.n	800036c <__udivmoddi4+0x11c>
 8000366:	429a      	cmp	r2, r3
 8000368:	f200 80e0 	bhi.w	800052c <__udivmoddi4+0x2dc>
 800036c:	46c4      	mov	ip, r8
 800036e:	1a9b      	subs	r3, r3, r2
 8000370:	fbb3 f2fe 	udiv	r2, r3, lr
 8000374:	fb0e 3312 	mls	r3, lr, r2, r3
 8000378:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800037c:	fb02 f404 	mul.w	r4, r2, r4
 8000380:	429c      	cmp	r4, r3
 8000382:	d907      	bls.n	8000394 <__udivmoddi4+0x144>
 8000384:	18fb      	adds	r3, r7, r3
 8000386:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 800038a:	d202      	bcs.n	8000392 <__udivmoddi4+0x142>
 800038c:	429c      	cmp	r4, r3
 800038e:	f200 80ca 	bhi.w	8000526 <__udivmoddi4+0x2d6>
 8000392:	4602      	mov	r2, r0
 8000394:	1b1b      	subs	r3, r3, r4
 8000396:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 800039a:	e7a5      	b.n	80002e8 <__udivmoddi4+0x98>
 800039c:	f1c1 0620 	rsb	r6, r1, #32
 80003a0:	408b      	lsls	r3, r1
 80003a2:	fa22 f706 	lsr.w	r7, r2, r6
 80003a6:	431f      	orrs	r7, r3
 80003a8:	fa0e f401 	lsl.w	r4, lr, r1
 80003ac:	fa20 f306 	lsr.w	r3, r0, r6
 80003b0:	fa2e fe06 	lsr.w	lr, lr, r6
 80003b4:	ea4f 4917 	mov.w	r9, r7, lsr #16
 80003b8:	4323      	orrs	r3, r4
 80003ba:	fa00 f801 	lsl.w	r8, r0, r1
 80003be:	fa1f fc87 	uxth.w	ip, r7
 80003c2:	fbbe f0f9 	udiv	r0, lr, r9
 80003c6:	0c1c      	lsrs	r4, r3, #16
 80003c8:	fb09 ee10 	mls	lr, r9, r0, lr
 80003cc:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 80003d0:	fb00 fe0c 	mul.w	lr, r0, ip
 80003d4:	45a6      	cmp	lr, r4
 80003d6:	fa02 f201 	lsl.w	r2, r2, r1
 80003da:	d909      	bls.n	80003f0 <__udivmoddi4+0x1a0>
 80003dc:	193c      	adds	r4, r7, r4
 80003de:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 80003e2:	f080 809c 	bcs.w	800051e <__udivmoddi4+0x2ce>
 80003e6:	45a6      	cmp	lr, r4
 80003e8:	f240 8099 	bls.w	800051e <__udivmoddi4+0x2ce>
 80003ec:	3802      	subs	r0, #2
 80003ee:	443c      	add	r4, r7
 80003f0:	eba4 040e 	sub.w	r4, r4, lr
 80003f4:	fa1f fe83 	uxth.w	lr, r3
 80003f8:	fbb4 f3f9 	udiv	r3, r4, r9
 80003fc:	fb09 4413 	mls	r4, r9, r3, r4
 8000400:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000404:	fb03 fc0c 	mul.w	ip, r3, ip
 8000408:	45a4      	cmp	ip, r4
 800040a:	d908      	bls.n	800041e <__udivmoddi4+0x1ce>
 800040c:	193c      	adds	r4, r7, r4
 800040e:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 8000412:	f080 8082 	bcs.w	800051a <__udivmoddi4+0x2ca>
 8000416:	45a4      	cmp	ip, r4
 8000418:	d97f      	bls.n	800051a <__udivmoddi4+0x2ca>
 800041a:	3b02      	subs	r3, #2
 800041c:	443c      	add	r4, r7
 800041e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000422:	eba4 040c 	sub.w	r4, r4, ip
 8000426:	fba0 ec02 	umull	lr, ip, r0, r2
 800042a:	4564      	cmp	r4, ip
 800042c:	4673      	mov	r3, lr
 800042e:	46e1      	mov	r9, ip
 8000430:	d362      	bcc.n	80004f8 <__udivmoddi4+0x2a8>
 8000432:	d05f      	beq.n	80004f4 <__udivmoddi4+0x2a4>
 8000434:	b15d      	cbz	r5, 800044e <__udivmoddi4+0x1fe>
 8000436:	ebb8 0203 	subs.w	r2, r8, r3
 800043a:	eb64 0409 	sbc.w	r4, r4, r9
 800043e:	fa04 f606 	lsl.w	r6, r4, r6
 8000442:	fa22 f301 	lsr.w	r3, r2, r1
 8000446:	431e      	orrs	r6, r3
 8000448:	40cc      	lsrs	r4, r1
 800044a:	e9c5 6400 	strd	r6, r4, [r5]
 800044e:	2100      	movs	r1, #0
 8000450:	e74f      	b.n	80002f2 <__udivmoddi4+0xa2>
 8000452:	fbb1 fcf2 	udiv	ip, r1, r2
 8000456:	0c01      	lsrs	r1, r0, #16
 8000458:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 800045c:	b280      	uxth	r0, r0
 800045e:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000462:	463b      	mov	r3, r7
 8000464:	4638      	mov	r0, r7
 8000466:	463c      	mov	r4, r7
 8000468:	46b8      	mov	r8, r7
 800046a:	46be      	mov	lr, r7
 800046c:	2620      	movs	r6, #32
 800046e:	fbb1 f1f7 	udiv	r1, r1, r7
 8000472:	eba2 0208 	sub.w	r2, r2, r8
 8000476:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800047a:	e766      	b.n	800034a <__udivmoddi4+0xfa>
 800047c:	4601      	mov	r1, r0
 800047e:	e718      	b.n	80002b2 <__udivmoddi4+0x62>
 8000480:	4610      	mov	r0, r2
 8000482:	e72c      	b.n	80002de <__udivmoddi4+0x8e>
 8000484:	f1c6 0220 	rsb	r2, r6, #32
 8000488:	fa2e f302 	lsr.w	r3, lr, r2
 800048c:	40b7      	lsls	r7, r6
 800048e:	40b1      	lsls	r1, r6
 8000490:	fa20 f202 	lsr.w	r2, r0, r2
 8000494:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000498:	430a      	orrs	r2, r1
 800049a:	fbb3 f8fe 	udiv	r8, r3, lr
 800049e:	b2bc      	uxth	r4, r7
 80004a0:	fb0e 3318 	mls	r3, lr, r8, r3
 80004a4:	0c11      	lsrs	r1, r2, #16
 80004a6:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004aa:	fb08 f904 	mul.w	r9, r8, r4
 80004ae:	40b0      	lsls	r0, r6
 80004b0:	4589      	cmp	r9, r1
 80004b2:	ea4f 4310 	mov.w	r3, r0, lsr #16
 80004b6:	b280      	uxth	r0, r0
 80004b8:	d93e      	bls.n	8000538 <__udivmoddi4+0x2e8>
 80004ba:	1879      	adds	r1, r7, r1
 80004bc:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 80004c0:	d201      	bcs.n	80004c6 <__udivmoddi4+0x276>
 80004c2:	4589      	cmp	r9, r1
 80004c4:	d81f      	bhi.n	8000506 <__udivmoddi4+0x2b6>
 80004c6:	eba1 0109 	sub.w	r1, r1, r9
 80004ca:	fbb1 f9fe 	udiv	r9, r1, lr
 80004ce:	fb09 f804 	mul.w	r8, r9, r4
 80004d2:	fb0e 1119 	mls	r1, lr, r9, r1
 80004d6:	b292      	uxth	r2, r2
 80004d8:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80004dc:	4542      	cmp	r2, r8
 80004de:	d229      	bcs.n	8000534 <__udivmoddi4+0x2e4>
 80004e0:	18ba      	adds	r2, r7, r2
 80004e2:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 80004e6:	d2c4      	bcs.n	8000472 <__udivmoddi4+0x222>
 80004e8:	4542      	cmp	r2, r8
 80004ea:	d2c2      	bcs.n	8000472 <__udivmoddi4+0x222>
 80004ec:	f1a9 0102 	sub.w	r1, r9, #2
 80004f0:	443a      	add	r2, r7
 80004f2:	e7be      	b.n	8000472 <__udivmoddi4+0x222>
 80004f4:	45f0      	cmp	r8, lr
 80004f6:	d29d      	bcs.n	8000434 <__udivmoddi4+0x1e4>
 80004f8:	ebbe 0302 	subs.w	r3, lr, r2
 80004fc:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000500:	3801      	subs	r0, #1
 8000502:	46e1      	mov	r9, ip
 8000504:	e796      	b.n	8000434 <__udivmoddi4+0x1e4>
 8000506:	eba7 0909 	sub.w	r9, r7, r9
 800050a:	4449      	add	r1, r9
 800050c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000510:	fbb1 f9fe 	udiv	r9, r1, lr
 8000514:	fb09 f804 	mul.w	r8, r9, r4
 8000518:	e7db      	b.n	80004d2 <__udivmoddi4+0x282>
 800051a:	4673      	mov	r3, lr
 800051c:	e77f      	b.n	800041e <__udivmoddi4+0x1ce>
 800051e:	4650      	mov	r0, sl
 8000520:	e766      	b.n	80003f0 <__udivmoddi4+0x1a0>
 8000522:	4608      	mov	r0, r1
 8000524:	e6fd      	b.n	8000322 <__udivmoddi4+0xd2>
 8000526:	443b      	add	r3, r7
 8000528:	3a02      	subs	r2, #2
 800052a:	e733      	b.n	8000394 <__udivmoddi4+0x144>
 800052c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000530:	443b      	add	r3, r7
 8000532:	e71c      	b.n	800036e <__udivmoddi4+0x11e>
 8000534:	4649      	mov	r1, r9
 8000536:	e79c      	b.n	8000472 <__udivmoddi4+0x222>
 8000538:	eba1 0109 	sub.w	r1, r1, r9
 800053c:	46c4      	mov	ip, r8
 800053e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000542:	fb09 f804 	mul.w	r8, r9, r4
 8000546:	e7c4      	b.n	80004d2 <__udivmoddi4+0x282>

08000548 <__aeabi_idiv0>:
 8000548:	4770      	bx	lr
 800054a:	bf00      	nop

0800054c <sendBytes>:
    number >>= 1; // Right shift the number by 1 bit
  }
  return count;
}

HAL_StatusTypeDef sendBytes(uint8_t *sendb, uint16_t sendLen) {
 800054c:	b580      	push	{r7, lr}
 800054e:	b084      	sub	sp, #16
 8000550:	af00      	add	r7, sp, #0
 8000552:	6078      	str	r0, [r7, #4]
 8000554:	460b      	mov	r3, r1
 8000556:	807b      	strh	r3, [r7, #2]
  HAL_StatusTypeDef status = HAL_OK;
 8000558:	2300      	movs	r3, #0
 800055a:	73fb      	strb	r3, [r7, #15]

  status = HAL_SPI_Transmit(&UWB_SPI_HANDLE, sendb, sendLen, 1);
 800055c:	887a      	ldrh	r2, [r7, #2]
 800055e:	2301      	movs	r3, #1
 8000560:	6879      	ldr	r1, [r7, #4]
 8000562:	4805      	ldr	r0, [pc, #20]	@ (8000578 <sendBytes+0x2c>)
 8000564:	f003 fd53 	bl	800400e <HAL_SPI_Transmit>
 8000568:	4603      	mov	r3, r0
 800056a:	73fb      	strb	r3, [r7, #15]

  return status;
 800056c:	7bfb      	ldrb	r3, [r7, #15]
}
 800056e:	4618      	mov	r0, r3
 8000570:	3710      	adds	r7, #16
 8000572:	46bd      	mov	sp, r7
 8000574:	bd80      	pop	{r7, pc}
 8000576:	bf00      	nop
 8000578:	2000018c 	.word	0x2000018c

0800057c <readBytes>:

HAL_StatusTypeDef readBytes(uint8_t *recvb, uint16_t recLen) {
 800057c:	b580      	push	{r7, lr}
 800057e:	b084      	sub	sp, #16
 8000580:	af00      	add	r7, sp, #0
 8000582:	6078      	str	r0, [r7, #4]
 8000584:	460b      	mov	r3, r1
 8000586:	807b      	strh	r3, [r7, #2]
  HAL_StatusTypeDef status = HAL_OK;
 8000588:	2300      	movs	r3, #0
 800058a:	73fb      	strb	r3, [r7, #15]

  HAL_SPI_Receive(&UWB_SPI_HANDLE, recvb, recLen, 1);
 800058c:	887a      	ldrh	r2, [r7, #2]
 800058e:	2301      	movs	r3, #1
 8000590:	6879      	ldr	r1, [r7, #4]
 8000592:	4804      	ldr	r0, [pc, #16]	@ (80005a4 <readBytes+0x28>)
 8000594:	f003 feb1 	bl	80042fa <HAL_SPI_Receive>

  return status;
 8000598:	7bfb      	ldrb	r3, [r7, #15]
}
 800059a:	4618      	mov	r0, r3
 800059c:	3710      	adds	r7, #16
 800059e:	46bd      	mov	sp, r7
 80005a0:	bd80      	pop	{r7, pc}
 80005a2:	bf00      	nop
 80005a4:	2000018c 	.word	0x2000018c

080005a8 <DW3000pack_full_address>:
  b |= ((address & 0x1F) << 1);

  return b;
}

uint16_t DW3000pack_full_address(uint8_t base, uint8_t sub, uint8_t rw) {
 80005a8:	b480      	push	{r7}
 80005aa:	b085      	sub	sp, #20
 80005ac:	af00      	add	r7, sp, #0
 80005ae:	4603      	mov	r3, r0
 80005b0:	71fb      	strb	r3, [r7, #7]
 80005b2:	460b      	mov	r3, r1
 80005b4:	71bb      	strb	r3, [r7, #6]
 80005b6:	4613      	mov	r3, r2
 80005b8:	717b      	strb	r3, [r7, #5]
  uint16_t header = 0x4000;
 80005ba:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 80005be:	81fb      	strh	r3, [r7, #14]

  header |= (rw << 15);
 80005c0:	797b      	ldrb	r3, [r7, #5]
 80005c2:	b21b      	sxth	r3, r3
 80005c4:	03db      	lsls	r3, r3, #15
 80005c6:	b21a      	sxth	r2, r3
 80005c8:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80005cc:	4313      	orrs	r3, r2
 80005ce:	b21b      	sxth	r3, r3
 80005d0:	81fb      	strh	r3, [r7, #14]
  header |= ((base & 0x1F) << 9);
 80005d2:	79fb      	ldrb	r3, [r7, #7]
 80005d4:	b21b      	sxth	r3, r3
 80005d6:	025b      	lsls	r3, r3, #9
 80005d8:	b21b      	sxth	r3, r3
 80005da:	f403 5378 	and.w	r3, r3, #15872	@ 0x3e00
 80005de:	b21a      	sxth	r2, r3
 80005e0:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80005e4:	4313      	orrs	r3, r2
 80005e6:	b21b      	sxth	r3, r3
 80005e8:	81fb      	strh	r3, [r7, #14]
  header |= ((sub & 0x7F) << 2);
 80005ea:	79bb      	ldrb	r3, [r7, #6]
 80005ec:	b21b      	sxth	r3, r3
 80005ee:	009b      	lsls	r3, r3, #2
 80005f0:	b21b      	sxth	r3, r3
 80005f2:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 80005f6:	b21a      	sxth	r2, r3
 80005f8:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80005fc:	4313      	orrs	r3, r2
 80005fe:	b21b      	sxth	r3, r3
 8000600:	81fb      	strh	r3, [r7, #14]

  return header;
 8000602:	89fb      	ldrh	r3, [r7, #14]
}
 8000604:	4618      	mov	r0, r3
 8000606:	3714      	adds	r7, #20
 8000608:	46bd      	mov	sp, r7
 800060a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800060e:	4770      	bx	lr

08000610 <DW3000pack_mask_cmd_1octet>:

void DW3000pack_mask_cmd_1octet(uint32_t reg, uint8_t andmask, uint8_t ormask, uint8_t* cmd) {
 8000610:	b480      	push	{r7}
 8000612:	b087      	sub	sp, #28
 8000614:	af00      	add	r7, sp, #0
 8000616:	60f8      	str	r0, [r7, #12]
 8000618:	607b      	str	r3, [r7, #4]
 800061a:	460b      	mov	r3, r1
 800061c:	72fb      	strb	r3, [r7, #11]
 800061e:	4613      	mov	r3, r2
 8000620:	72bb      	strb	r3, [r7, #10]
  uint8_t base = reg >> 16;
 8000622:	68fb      	ldr	r3, [r7, #12]
 8000624:	0c1b      	lsrs	r3, r3, #16
 8000626:	75fb      	strb	r3, [r7, #23]
  uint8_t sub  = reg & 0xFF;
 8000628:	68fb      	ldr	r3, [r7, #12]
 800062a:	75bb      	strb	r3, [r7, #22]

  uint16_t header = 0xC001;
 800062c:	f24c 0301 	movw	r3, #49153	@ 0xc001
 8000630:	82bb      	strh	r3, [r7, #20]

  header |= ((base & 0x1F) << 9);
 8000632:	7dfb      	ldrb	r3, [r7, #23]
 8000634:	b21b      	sxth	r3, r3
 8000636:	025b      	lsls	r3, r3, #9
 8000638:	b21b      	sxth	r3, r3
 800063a:	f403 5378 	and.w	r3, r3, #15872	@ 0x3e00
 800063e:	b21a      	sxth	r2, r3
 8000640:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8000644:	4313      	orrs	r3, r2
 8000646:	b21b      	sxth	r3, r3
 8000648:	82bb      	strh	r3, [r7, #20]
  header |= ((sub & 0x7F) << 2);
 800064a:	7dbb      	ldrb	r3, [r7, #22]
 800064c:	b21b      	sxth	r3, r3
 800064e:	009b      	lsls	r3, r3, #2
 8000650:	b21b      	sxth	r3, r3
 8000652:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 8000656:	b21a      	sxth	r2, r3
 8000658:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 800065c:	4313      	orrs	r3, r2
 800065e:	b21b      	sxth	r3, r3
 8000660:	82bb      	strh	r3, [r7, #20]

  cmd[0] = header >> 8;
 8000662:	8abb      	ldrh	r3, [r7, #20]
 8000664:	0a1b      	lsrs	r3, r3, #8
 8000666:	b29b      	uxth	r3, r3
 8000668:	b2da      	uxtb	r2, r3
 800066a:	687b      	ldr	r3, [r7, #4]
 800066c:	701a      	strb	r2, [r3, #0]
  cmd[1] = header & 0xFF;
 800066e:	687b      	ldr	r3, [r7, #4]
 8000670:	3301      	adds	r3, #1
 8000672:	8aba      	ldrh	r2, [r7, #20]
 8000674:	b2d2      	uxtb	r2, r2
 8000676:	701a      	strb	r2, [r3, #0]
  cmd[2] = andmask;
 8000678:	687b      	ldr	r3, [r7, #4]
 800067a:	3302      	adds	r3, #2
 800067c:	7afa      	ldrb	r2, [r7, #11]
 800067e:	701a      	strb	r2, [r3, #0]
  cmd[3] = ormask;
 8000680:	687b      	ldr	r3, [r7, #4]
 8000682:	3303      	adds	r3, #3
 8000684:	7aba      	ldrb	r2, [r7, #10]
 8000686:	701a      	strb	r2, [r3, #0]
}
 8000688:	bf00      	nop
 800068a:	371c      	adds	r7, #28
 800068c:	46bd      	mov	sp, r7
 800068e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000692:	4770      	bx	lr

08000694 <DW3000pack_mask_cmd_2octet>:

void DW3000pack_mask_cmd_2octet(uint32_t reg, uint16_t andmask, uint16_t ormask, uint8_t* cmd) {
 8000694:	b480      	push	{r7}
 8000696:	b087      	sub	sp, #28
 8000698:	af00      	add	r7, sp, #0
 800069a:	60f8      	str	r0, [r7, #12]
 800069c:	607b      	str	r3, [r7, #4]
 800069e:	460b      	mov	r3, r1
 80006a0:	817b      	strh	r3, [r7, #10]
 80006a2:	4613      	mov	r3, r2
 80006a4:	813b      	strh	r3, [r7, #8]
  uint8_t base = reg >> 16;
 80006a6:	68fb      	ldr	r3, [r7, #12]
 80006a8:	0c1b      	lsrs	r3, r3, #16
 80006aa:	75fb      	strb	r3, [r7, #23]
  uint8_t sub  = reg & 0xFF;
 80006ac:	68fb      	ldr	r3, [r7, #12]
 80006ae:	75bb      	strb	r3, [r7, #22]

  uint16_t header = 0xC002;
 80006b0:	f24c 0302 	movw	r3, #49154	@ 0xc002
 80006b4:	82bb      	strh	r3, [r7, #20]

  header |= ((base & 0x1F) << 9);
 80006b6:	7dfb      	ldrb	r3, [r7, #23]
 80006b8:	b21b      	sxth	r3, r3
 80006ba:	025b      	lsls	r3, r3, #9
 80006bc:	b21b      	sxth	r3, r3
 80006be:	f403 5378 	and.w	r3, r3, #15872	@ 0x3e00
 80006c2:	b21a      	sxth	r2, r3
 80006c4:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 80006c8:	4313      	orrs	r3, r2
 80006ca:	b21b      	sxth	r3, r3
 80006cc:	82bb      	strh	r3, [r7, #20]
  header |= ((sub & 0x7F) << 2);
 80006ce:	7dbb      	ldrb	r3, [r7, #22]
 80006d0:	b21b      	sxth	r3, r3
 80006d2:	009b      	lsls	r3, r3, #2
 80006d4:	b21b      	sxth	r3, r3
 80006d6:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 80006da:	b21a      	sxth	r2, r3
 80006dc:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 80006e0:	4313      	orrs	r3, r2
 80006e2:	b21b      	sxth	r3, r3
 80006e4:	82bb      	strh	r3, [r7, #20]

  cmd[0] = header >> 8;
 80006e6:	8abb      	ldrh	r3, [r7, #20]
 80006e8:	0a1b      	lsrs	r3, r3, #8
 80006ea:	b29b      	uxth	r3, r3
 80006ec:	b2da      	uxtb	r2, r3
 80006ee:	687b      	ldr	r3, [r7, #4]
 80006f0:	701a      	strb	r2, [r3, #0]
  cmd[1] = header & 0xFF;
 80006f2:	687b      	ldr	r3, [r7, #4]
 80006f4:	3301      	adds	r3, #1
 80006f6:	8aba      	ldrh	r2, [r7, #20]
 80006f8:	b2d2      	uxtb	r2, r2
 80006fa:	701a      	strb	r2, [r3, #0]
  cmd[2] = andmask & 0xFF;
 80006fc:	687b      	ldr	r3, [r7, #4]
 80006fe:	3302      	adds	r3, #2
 8000700:	897a      	ldrh	r2, [r7, #10]
 8000702:	b2d2      	uxtb	r2, r2
 8000704:	701a      	strb	r2, [r3, #0]
  cmd[3] = andmask >> 8;
 8000706:	897b      	ldrh	r3, [r7, #10]
 8000708:	0a1b      	lsrs	r3, r3, #8
 800070a:	b29a      	uxth	r2, r3
 800070c:	687b      	ldr	r3, [r7, #4]
 800070e:	3303      	adds	r3, #3
 8000710:	b2d2      	uxtb	r2, r2
 8000712:	701a      	strb	r2, [r3, #0]
  cmd[4] = ormask & 0xFF;
 8000714:	687b      	ldr	r3, [r7, #4]
 8000716:	3304      	adds	r3, #4
 8000718:	893a      	ldrh	r2, [r7, #8]
 800071a:	b2d2      	uxtb	r2, r2
 800071c:	701a      	strb	r2, [r3, #0]
  cmd[5] = ormask >> 8;
 800071e:	893b      	ldrh	r3, [r7, #8]
 8000720:	0a1b      	lsrs	r3, r3, #8
 8000722:	b29a      	uxth	r2, r3
 8000724:	687b      	ldr	r3, [r7, #4]
 8000726:	3305      	adds	r3, #5
 8000728:	b2d2      	uxtb	r2, r2
 800072a:	701a      	strb	r2, [r3, #0]
}
 800072c:	bf00      	nop
 800072e:	371c      	adds	r7, #28
 8000730:	46bd      	mov	sp, r7
 8000732:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000736:	4770      	bx	lr

08000738 <DW3000pack_mask_cmd_4octet>:

void DW3000pack_mask_cmd_4octet(uint32_t reg, uint32_t andmask, uint32_t ormask, uint8_t* cmd) {
 8000738:	b480      	push	{r7}
 800073a:	b087      	sub	sp, #28
 800073c:	af00      	add	r7, sp, #0
 800073e:	60f8      	str	r0, [r7, #12]
 8000740:	60b9      	str	r1, [r7, #8]
 8000742:	607a      	str	r2, [r7, #4]
 8000744:	603b      	str	r3, [r7, #0]
  uint8_t base = reg >> 16;
 8000746:	68fb      	ldr	r3, [r7, #12]
 8000748:	0c1b      	lsrs	r3, r3, #16
 800074a:	75fb      	strb	r3, [r7, #23]
  uint8_t sub  = reg & 0xFF;
 800074c:	68fb      	ldr	r3, [r7, #12]
 800074e:	75bb      	strb	r3, [r7, #22]

  uint16_t header = 0xC003;
 8000750:	f24c 0303 	movw	r3, #49155	@ 0xc003
 8000754:	82bb      	strh	r3, [r7, #20]

  header |= ((base & 0x1F) << 9);
 8000756:	7dfb      	ldrb	r3, [r7, #23]
 8000758:	b21b      	sxth	r3, r3
 800075a:	025b      	lsls	r3, r3, #9
 800075c:	b21b      	sxth	r3, r3
 800075e:	f403 5378 	and.w	r3, r3, #15872	@ 0x3e00
 8000762:	b21a      	sxth	r2, r3
 8000764:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8000768:	4313      	orrs	r3, r2
 800076a:	b21b      	sxth	r3, r3
 800076c:	82bb      	strh	r3, [r7, #20]
  header |= ((sub & 0x7F) << 2);
 800076e:	7dbb      	ldrb	r3, [r7, #22]
 8000770:	b21b      	sxth	r3, r3
 8000772:	009b      	lsls	r3, r3, #2
 8000774:	b21b      	sxth	r3, r3
 8000776:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 800077a:	b21a      	sxth	r2, r3
 800077c:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8000780:	4313      	orrs	r3, r2
 8000782:	b21b      	sxth	r3, r3
 8000784:	82bb      	strh	r3, [r7, #20]

  cmd[0] = header >> 8;
 8000786:	8abb      	ldrh	r3, [r7, #20]
 8000788:	0a1b      	lsrs	r3, r3, #8
 800078a:	b29b      	uxth	r3, r3
 800078c:	b2da      	uxtb	r2, r3
 800078e:	683b      	ldr	r3, [r7, #0]
 8000790:	701a      	strb	r2, [r3, #0]
  cmd[1] = header & 0xFF;
 8000792:	683b      	ldr	r3, [r7, #0]
 8000794:	3301      	adds	r3, #1
 8000796:	8aba      	ldrh	r2, [r7, #20]
 8000798:	b2d2      	uxtb	r2, r2
 800079a:	701a      	strb	r2, [r3, #0]
  cmd[2] = andmask & 0xFF;
 800079c:	683b      	ldr	r3, [r7, #0]
 800079e:	3302      	adds	r3, #2
 80007a0:	68ba      	ldr	r2, [r7, #8]
 80007a2:	b2d2      	uxtb	r2, r2
 80007a4:	701a      	strb	r2, [r3, #0]
  cmd[3] = andmask >> 8;
 80007a6:	68bb      	ldr	r3, [r7, #8]
 80007a8:	0a1a      	lsrs	r2, r3, #8
 80007aa:	683b      	ldr	r3, [r7, #0]
 80007ac:	3303      	adds	r3, #3
 80007ae:	b2d2      	uxtb	r2, r2
 80007b0:	701a      	strb	r2, [r3, #0]
  cmd[4] = andmask >> 16;
 80007b2:	68bb      	ldr	r3, [r7, #8]
 80007b4:	0c1a      	lsrs	r2, r3, #16
 80007b6:	683b      	ldr	r3, [r7, #0]
 80007b8:	3304      	adds	r3, #4
 80007ba:	b2d2      	uxtb	r2, r2
 80007bc:	701a      	strb	r2, [r3, #0]
  cmd[5] = andmask >> 24;
 80007be:	68bb      	ldr	r3, [r7, #8]
 80007c0:	0e1a      	lsrs	r2, r3, #24
 80007c2:	683b      	ldr	r3, [r7, #0]
 80007c4:	3305      	adds	r3, #5
 80007c6:	b2d2      	uxtb	r2, r2
 80007c8:	701a      	strb	r2, [r3, #0]
  cmd[6] = ormask & 0xFF;
 80007ca:	683b      	ldr	r3, [r7, #0]
 80007cc:	3306      	adds	r3, #6
 80007ce:	687a      	ldr	r2, [r7, #4]
 80007d0:	b2d2      	uxtb	r2, r2
 80007d2:	701a      	strb	r2, [r3, #0]
  cmd[7] = ormask >> 8;
 80007d4:	687b      	ldr	r3, [r7, #4]
 80007d6:	0a1a      	lsrs	r2, r3, #8
 80007d8:	683b      	ldr	r3, [r7, #0]
 80007da:	3307      	adds	r3, #7
 80007dc:	b2d2      	uxtb	r2, r2
 80007de:	701a      	strb	r2, [r3, #0]
  cmd[8] = ormask >> 16;
 80007e0:	687b      	ldr	r3, [r7, #4]
 80007e2:	0c1a      	lsrs	r2, r3, #16
 80007e4:	683b      	ldr	r3, [r7, #0]
 80007e6:	3308      	adds	r3, #8
 80007e8:	b2d2      	uxtb	r2, r2
 80007ea:	701a      	strb	r2, [r3, #0]
  cmd[9] = ormask >> 24;
 80007ec:	687b      	ldr	r3, [r7, #4]
 80007ee:	0e1a      	lsrs	r2, r3, #24
 80007f0:	683b      	ldr	r3, [r7, #0]
 80007f2:	3309      	adds	r3, #9
 80007f4:	b2d2      	uxtb	r2, r2
 80007f6:	701a      	strb	r2, [r3, #0]
}
 80007f8:	bf00      	nop
 80007fa:	371c      	adds	r7, #28
 80007fc:	46bd      	mov	sp, r7
 80007fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000802:	4770      	bx	lr

08000804 <set_bits>:

void set_bits(uint32_t reg, uint32_t mask, uint8_t reg_width) {
 8000804:	b580      	push	{r7, lr}
 8000806:	b08a      	sub	sp, #40	@ 0x28
 8000808:	af00      	add	r7, sp, #0
 800080a:	60f8      	str	r0, [r7, #12]
 800080c:	60b9      	str	r1, [r7, #8]
 800080e:	4613      	mov	r3, r2
 8000810:	71fb      	strb	r3, [r7, #7]
  // longest command is 10 bytes, so allocate 10 bytes
  uint8_t cmd[10] = {0, 0, 0, 0, 0, 0, 0, 0, 0, 0};
 8000812:	f107 0314 	add.w	r3, r7, #20
 8000816:	2200      	movs	r2, #0
 8000818:	601a      	str	r2, [r3, #0]
 800081a:	605a      	str	r2, [r3, #4]
 800081c:	811a      	strh	r2, [r3, #8]
  uint32_t andmask = 0xFFFFFFFFUL;
 800081e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000822:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ormask  = mask;
 8000824:	68bb      	ldr	r3, [r7, #8]
 8000826:	623b      	str	r3, [r7, #32]

  if (reg_width == 1)      DW3000pack_mask_cmd_1octet(reg, andmask, ormask, cmd);
 8000828:	79fb      	ldrb	r3, [r7, #7]
 800082a:	2b01      	cmp	r3, #1
 800082c:	d109      	bne.n	8000842 <set_bits+0x3e>
 800082e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000830:	b2d9      	uxtb	r1, r3
 8000832:	6a3b      	ldr	r3, [r7, #32]
 8000834:	b2da      	uxtb	r2, r3
 8000836:	f107 0314 	add.w	r3, r7, #20
 800083a:	68f8      	ldr	r0, [r7, #12]
 800083c:	f7ff fee8 	bl	8000610 <DW3000pack_mask_cmd_1octet>
 8000840:	e016      	b.n	8000870 <set_bits+0x6c>
  else if (reg_width == 2) DW3000pack_mask_cmd_2octet(reg, andmask, ormask, cmd);
 8000842:	79fb      	ldrb	r3, [r7, #7]
 8000844:	2b02      	cmp	r3, #2
 8000846:	d109      	bne.n	800085c <set_bits+0x58>
 8000848:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800084a:	b299      	uxth	r1, r3
 800084c:	6a3b      	ldr	r3, [r7, #32]
 800084e:	b29a      	uxth	r2, r3
 8000850:	f107 0314 	add.w	r3, r7, #20
 8000854:	68f8      	ldr	r0, [r7, #12]
 8000856:	f7ff ff1d 	bl	8000694 <DW3000pack_mask_cmd_2octet>
 800085a:	e009      	b.n	8000870 <set_bits+0x6c>
  else if (reg_width == 4) DW3000pack_mask_cmd_4octet(reg, andmask, ormask, cmd);
 800085c:	79fb      	ldrb	r3, [r7, #7]
 800085e:	2b04      	cmp	r3, #4
 8000860:	d106      	bne.n	8000870 <set_bits+0x6c>
 8000862:	f107 0314 	add.w	r3, r7, #20
 8000866:	6a3a      	ldr	r2, [r7, #32]
 8000868:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800086a:	68f8      	ldr	r0, [r7, #12]
 800086c:	f7ff ff64 	bl	8000738 <DW3000pack_mask_cmd_4octet>

  HAL_GPIO_WritePin(UWB_CS_GPIO_Port, UWB_CS_Pin, GPIO_PIN_RESET);
 8000870:	2200      	movs	r2, #0
 8000872:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000876:	4809      	ldr	r0, [pc, #36]	@ (800089c <set_bits+0x98>)
 8000878:	f001 f80c 	bl	8001894 <HAL_GPIO_WritePin>
  sendBytes(cmd, 10);
 800087c:	f107 0314 	add.w	r3, r7, #20
 8000880:	210a      	movs	r1, #10
 8000882:	4618      	mov	r0, r3
 8000884:	f7ff fe62 	bl	800054c <sendBytes>
  HAL_GPIO_WritePin(UWB_CS_GPIO_Port, UWB_CS_Pin, GPIO_PIN_SET);
 8000888:	2201      	movs	r2, #1
 800088a:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800088e:	4803      	ldr	r0, [pc, #12]	@ (800089c <set_bits+0x98>)
 8000890:	f001 f800 	bl	8001894 <HAL_GPIO_WritePin>
}
 8000894:	bf00      	nop
 8000896:	3728      	adds	r7, #40	@ 0x28
 8000898:	46bd      	mov	sp, r7
 800089a:	bd80      	pop	{r7, pc}
 800089c:	40020800 	.word	0x40020800

080008a0 <set_SPI2lowspeed>:
/**
 * @brief Set the SPI speed to low speed (5 MHz)
 * 
 * @param hspi 
 */
void set_SPI2lowspeed(SPI_HandleTypeDef *hspi) {
 80008a0:	b580      	push	{r7, lr}
 80008a2:	b082      	sub	sp, #8
 80008a4:	af00      	add	r7, sp, #0
 80008a6:	6078      	str	r0, [r7, #4]
  // set SPI speed to 5 MHz
  hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 80008a8:	687b      	ldr	r3, [r7, #4]
 80008aa:	2218      	movs	r2, #24
 80008ac:	61da      	str	r2, [r3, #28]

  if (HAL_SPI_Init(hspi) != HAL_OK) {
 80008ae:	6878      	ldr	r0, [r7, #4]
 80008b0:	f003 fb02 	bl	8003eb8 <HAL_SPI_Init>
 80008b4:	4603      	mov	r3, r0
 80008b6:	2b00      	cmp	r3, #0
 80008b8:	d001      	beq.n	80008be <set_SPI2lowspeed+0x1e>
    Error_Handler();
 80008ba:	f000 fb45 	bl	8000f48 <Error_Handler>
  }
}
 80008be:	bf00      	nop
 80008c0:	3708      	adds	r7, #8
 80008c2:	46bd      	mov	sp, r7
 80008c4:	bd80      	pop	{r7, pc}

080008c6 <set_SPI2highspeed>:
/**
 * @brief set the SPI speed to high speed (20 MHz)
 * 
 * @param hspi 
 */
void set_SPI2highspeed(SPI_HandleTypeDef *hspi) {
 80008c6:	b580      	push	{r7, lr}
 80008c8:	b082      	sub	sp, #8
 80008ca:	af00      	add	r7, sp, #0
 80008cc:	6078      	str	r0, [r7, #4]
  // set SPI speed to 20 MHz
  hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_4;
 80008ce:	687b      	ldr	r3, [r7, #4]
 80008d0:	2208      	movs	r2, #8
 80008d2:	61da      	str	r2, [r3, #28]

  if (HAL_SPI_Init(hspi) != HAL_OK) {
 80008d4:	6878      	ldr	r0, [r7, #4]
 80008d6:	f003 faef 	bl	8003eb8 <HAL_SPI_Init>
 80008da:	4603      	mov	r3, r0
 80008dc:	2b00      	cmp	r3, #0
 80008de:	d001      	beq.n	80008e4 <set_SPI2highspeed+0x1e>
    Error_Handler();
 80008e0:	f000 fb32 	bl	8000f48 <Error_Handler>
  }
}
 80008e4:	bf00      	nop
 80008e6:	3708      	adds	r7, #8
 80008e8:	46bd      	mov	sp, r7
 80008ea:	bd80      	pop	{r7, pc}

080008ec <DW3000poweron>:

/**
 * @brief Enable on the DW3000 3.3V LDO
 * 
 */
void DW3000poweron(void) {
 80008ec:	b580      	push	{r7, lr}
 80008ee:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(UWB_PWR_EN_GPIO_Port, UWB_PWR_EN_Pin, GPIO_PIN_SET);
 80008f0:	2201      	movs	r2, #1
 80008f2:	2102      	movs	r1, #2
 80008f4:	4802      	ldr	r0, [pc, #8]	@ (8000900 <DW3000poweron+0x14>)
 80008f6:	f000 ffcd 	bl	8001894 <HAL_GPIO_WritePin>
}
 80008fa:	bf00      	nop
 80008fc:	bd80      	pop	{r7, pc}
 80008fe:	bf00      	nop
 8000900:	40020000 	.word	0x40020000

08000904 <DW3000hardReset>:
 * Host microprocessor can use this pin to reset the device instead of calling dwt_softreset() function.
 * The pin should be driven low (for 10 ns) and then left in open-drain mode.
 * RSTn pin should never be driven high.
 * 
 */
void DW3000hardReset(void) {
 8000904:	b580      	push	{r7, lr}
 8000906:	af00      	add	r7, sp, #0
  HAL_GPIO_WritePin(UWB_RST_GPIO_Port, UWB_RST_Pin, GPIO_PIN_RESET);
 8000908:	2200      	movs	r2, #0
 800090a:	2108      	movs	r1, #8
 800090c:	4806      	ldr	r0, [pc, #24]	@ (8000928 <DW3000hardReset+0x24>)
 800090e:	f000 ffc1 	bl	8001894 <HAL_GPIO_WritePin>
  HAL_Delay(10);
 8000912:	200a      	movs	r0, #10
 8000914:	f000 fcec 	bl	80012f0 <HAL_Delay>
  HAL_GPIO_WritePin(UWB_RST_GPIO_Port, UWB_RST_Pin, GPIO_PIN_SET);
 8000918:	2201      	movs	r2, #1
 800091a:	2108      	movs	r1, #8
 800091c:	4802      	ldr	r0, [pc, #8]	@ (8000928 <DW3000hardReset+0x24>)
 800091e:	f000 ffb9 	bl	8001894 <HAL_GPIO_WritePin>
}
 8000922:	bf00      	nop
 8000924:	bd80      	pop	{r7, pc}
 8000926:	bf00      	nop
 8000928:	40020000 	.word	0x40020000

0800092c <DW3000readreg>:
 * 
 * @param reg register full address (base + sub)
 * @param len length of data to read (1, 2, 4 bytes)
 * @return uint32_t data read from the register
 */
uint32_t DW3000readreg(uint32_t reg, uint8_t len) {
 800092c:	b580      	push	{r7, lr}
 800092e:	b086      	sub	sp, #24
 8000930:	af00      	add	r7, sp, #0
 8000932:	6078      	str	r0, [r7, #4]
 8000934:	460b      	mov	r3, r1
 8000936:	70fb      	strb	r3, [r7, #3]
  uint8_t base = reg >> 16;
 8000938:	687b      	ldr	r3, [r7, #4]
 800093a:	0c1b      	lsrs	r3, r3, #16
 800093c:	75fb      	strb	r3, [r7, #23]
  uint8_t sub  = reg & 0xFF;
 800093e:	687b      	ldr	r3, [r7, #4]
 8000940:	75bb      	strb	r3, [r7, #22]

  uint16_t header = DW3000pack_full_address(base, sub, 0);
 8000942:	7db9      	ldrb	r1, [r7, #22]
 8000944:	7dfb      	ldrb	r3, [r7, #23]
 8000946:	2200      	movs	r2, #0
 8000948:	4618      	mov	r0, r3
 800094a:	f7ff fe2d 	bl	80005a8 <DW3000pack_full_address>
 800094e:	4603      	mov	r3, r0
 8000950:	82bb      	strh	r3, [r7, #20]

  uint8_t regBytes[4] = {0, 0, 0, 0};
 8000952:	2300      	movs	r3, #0
 8000954:	60fb      	str	r3, [r7, #12]
  uint8_t headerBytes[2];
  headerBytes[0] = (header >> 8) & 0xFF;
 8000956:	8abb      	ldrh	r3, [r7, #20]
 8000958:	0a1b      	lsrs	r3, r3, #8
 800095a:	b29b      	uxth	r3, r3
 800095c:	b2db      	uxtb	r3, r3
 800095e:	723b      	strb	r3, [r7, #8]
  headerBytes[1] = header & 0xFF;
 8000960:	8abb      	ldrh	r3, [r7, #20]
 8000962:	b2db      	uxtb	r3, r3
 8000964:	727b      	strb	r3, [r7, #9]

  HAL_GPIO_WritePin(UWB_CS_GPIO_Port, UWB_CS_Pin, GPIO_PIN_RESET);
 8000966:	2200      	movs	r2, #0
 8000968:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800096c:	4813      	ldr	r0, [pc, #76]	@ (80009bc <DW3000readreg+0x90>)
 800096e:	f000 ff91 	bl	8001894 <HAL_GPIO_WritePin>
  sendBytes(headerBytes, 2);
 8000972:	f107 0308 	add.w	r3, r7, #8
 8000976:	2102      	movs	r1, #2
 8000978:	4618      	mov	r0, r3
 800097a:	f7ff fde7 	bl	800054c <sendBytes>
  readBytes(regBytes, len);
 800097e:	78fb      	ldrb	r3, [r7, #3]
 8000980:	b29a      	uxth	r2, r3
 8000982:	f107 030c 	add.w	r3, r7, #12
 8000986:	4611      	mov	r1, r2
 8000988:	4618      	mov	r0, r3
 800098a:	f7ff fdf7 	bl	800057c <readBytes>
  HAL_GPIO_WritePin(UWB_CS_GPIO_Port, UWB_CS_Pin, GPIO_PIN_SET);
 800098e:	2201      	movs	r2, #1
 8000990:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000994:	4809      	ldr	r0, [pc, #36]	@ (80009bc <DW3000readreg+0x90>)
 8000996:	f000 ff7d 	bl	8001894 <HAL_GPIO_WritePin>

  // Combine the 4 bytes into a single 32-bit integer
  uint32_t regValue =
  ((uint32_t)regBytes[3] << 24) |
 800099a:	7bfb      	ldrb	r3, [r7, #15]
 800099c:	061a      	lsls	r2, r3, #24
  ((uint32_t)regBytes[2] << 16) |
 800099e:	7bbb      	ldrb	r3, [r7, #14]
 80009a0:	041b      	lsls	r3, r3, #16
  ((uint32_t)regBytes[3] << 24) |
 80009a2:	431a      	orrs	r2, r3
  ((uint32_t)regBytes[1] << 8)  |
 80009a4:	7b7b      	ldrb	r3, [r7, #13]
 80009a6:	021b      	lsls	r3, r3, #8
  ((uint32_t)regBytes[2] << 16) |
 80009a8:	4313      	orrs	r3, r2
  ((uint32_t)regBytes[0]);
 80009aa:	7b3a      	ldrb	r2, [r7, #12]
  uint32_t regValue =
 80009ac:	4313      	orrs	r3, r2
 80009ae:	613b      	str	r3, [r7, #16]

  return regValue;
 80009b0:	693b      	ldr	r3, [r7, #16]
}
 80009b2:	4618      	mov	r0, r3
 80009b4:	3718      	adds	r7, #24
 80009b6:	46bd      	mov	sp, r7
 80009b8:	bd80      	pop	{r7, pc}
 80009ba:	bf00      	nop
 80009bc:	40020800 	.word	0x40020800

080009c0 <DW3000enter_IDLE_PLL>:

/**
 * @brief set the AINIT2IDLE bit in the SEQ_CTRL register to automatically enter the IDLE_PLL state
 * 
 */
void DW3000enter_IDLE_PLL(void) {
 80009c0:	b580      	push	{r7, lr}
 80009c2:	af00      	add	r7, sp, #0
  set_bits(SEQ_CTRL_ID, SEQ_CTRL_AINIT2IDLE_BIT_MASK, 4); // set the AINIT2IDLE bit
 80009c4:	2204      	movs	r2, #4
 80009c6:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80009ca:	4804      	ldr	r0, [pc, #16]	@ (80009dc <DW3000enter_IDLE_PLL+0x1c>)
 80009cc:	f7ff ff1a 	bl	8000804 <set_bits>
  Delay_us(10);
 80009d0:	200a      	movs	r0, #10
 80009d2:	f000 f866 	bl	8000aa2 <Delay_us>
}
 80009d6:	bf00      	nop
 80009d8:	bd80      	pop	{r7, pc}
 80009da:	bf00      	nop
 80009dc:	00110008 	.word	0x00110008

080009e0 <DW3000check_IDLE_RC>:
/**
 * @brief FZ stole from DecaWave API, check if the DW3000 is in the IDLE_RC state
 * 
 * @return uint8_t 
 */
uint8_t DW3000check_IDLE_RC(void) {
 80009e0:	b580      	push	{r7, lr}
 80009e2:	b082      	sub	sp, #8
 80009e4:	af00      	add	r7, sp, #0
  uint32_t reg = DW3000readreg(SYS_STATUS_ID, 4);
 80009e6:	2104      	movs	r1, #4
 80009e8:	2044      	movs	r0, #68	@ 0x44
 80009ea:	f7ff ff9f 	bl	800092c <DW3000readreg>
 80009ee:	6078      	str	r0, [r7, #4]
  return ((reg & (SYS_STATUS_RCINIT_BIT_MASK)) == (SYS_STATUS_RCINIT_BIT_MASK)) ? 1U : 0U;
 80009f0:	687b      	ldr	r3, [r7, #4]
 80009f2:	0e1b      	lsrs	r3, r3, #24
 80009f4:	b2db      	uxtb	r3, r3
 80009f6:	f003 0301 	and.w	r3, r3, #1
 80009fa:	b2db      	uxtb	r3, r3
}
 80009fc:	4618      	mov	r0, r3
 80009fe:	3708      	adds	r7, #8
 8000a00:	46bd      	mov	sp, r7
 8000a02:	bd80      	pop	{r7, pc}

08000a04 <DW3000check_IDLE_PLL>:
/**
 * @brief check if the DW3000 PLL locked, which shows the DW3000 is in the IDLE_PLL state
 * 
 * @return uint8_t 
 */
uint8_t DW3000check_IDLE_PLL(void) {
 8000a04:	b580      	push	{r7, lr}
 8000a06:	b082      	sub	sp, #8
 8000a08:	af00      	add	r7, sp, #0
  uint32_t reg = DW3000readreg(SYS_STATUS_ID, 4);
 8000a0a:	2104      	movs	r1, #4
 8000a0c:	2044      	movs	r0, #68	@ 0x44
 8000a0e:	f7ff ff8d 	bl	800092c <DW3000readreg>
 8000a12:	6078      	str	r0, [r7, #4]
  return ((reg & (SYS_STATUS_CP_LOCK_BIT_MASK)) == (SYS_STATUS_CP_LOCK_BIT_MASK)) ? 1U : 0U;
 8000a14:	687b      	ldr	r3, [r7, #4]
 8000a16:	085b      	lsrs	r3, r3, #1
 8000a18:	b2db      	uxtb	r3, r3
 8000a1a:	f003 0301 	and.w	r3, r3, #1
 8000a1e:	b2db      	uxtb	r3, r3
}
 8000a20:	4618      	mov	r0, r3
 8000a22:	3708      	adds	r7, #8
 8000a24:	46bd      	mov	sp, r7
 8000a26:	bd80      	pop	{r7, pc}

08000a28 <DW3000check_IDLE>:
/**
 * @brief check if the DW3000 is in the IDLE_PLL state
 * 
 * @return uint8_t 
 */
uint8_t DW3000check_IDLE(void) {
 8000a28:	b580      	push	{r7, lr}
 8000a2a:	b082      	sub	sp, #8
 8000a2c:	af00      	add	r7, sp, #0
  uint32_t reg = DW3000readreg(SYS_STATE_LO_ID, 4);
 8000a2e:	2104      	movs	r1, #4
 8000a30:	4808      	ldr	r0, [pc, #32]	@ (8000a54 <DW3000check_IDLE+0x2c>)
 8000a32:	f7ff ff7b 	bl	800092c <DW3000readreg>
 8000a36:	6078      	str	r0, [r7, #4]
  return (reg >> 16 & DW_SYS_STATE_IDLE) == DW_SYS_STATE_IDLE ? 1 : 0;
 8000a38:	687b      	ldr	r3, [r7, #4]
 8000a3a:	0c1b      	lsrs	r3, r3, #16
 8000a3c:	f003 0303 	and.w	r3, r3, #3
 8000a40:	2b03      	cmp	r3, #3
 8000a42:	bf0c      	ite	eq
 8000a44:	2301      	moveq	r3, #1
 8000a46:	2300      	movne	r3, #0
 8000a48:	b2db      	uxtb	r3, r3
}
 8000a4a:	4618      	mov	r0, r3
 8000a4c:	3708      	adds	r7, #8
 8000a4e:	46bd      	mov	sp, r7
 8000a50:	bd80      	pop	{r7, pc}
 8000a52:	bf00      	nop
 8000a54:	000f0030 	.word	0x000f0030

08000a58 <blink_led>:
 * 
 * @param GPIOx GPIO port
 * @param GPIO_Pin GPIO pin
 * @param interval LED on duration in ms. If 0, always on.
 */
void blink_led(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, int interval) {
 8000a58:	b580      	push	{r7, lr}
 8000a5a:	b084      	sub	sp, #16
 8000a5c:	af00      	add	r7, sp, #0
 8000a5e:	60f8      	str	r0, [r7, #12]
 8000a60:	460b      	mov	r3, r1
 8000a62:	607a      	str	r2, [r7, #4]
 8000a64:	817b      	strh	r3, [r7, #10]
    // if interval > 0, blink
	if (interval) {
 8000a66:	687b      	ldr	r3, [r7, #4]
 8000a68:	2b00      	cmp	r3, #0
 8000a6a:	d010      	beq.n	8000a8e <blink_led+0x36>
		HAL_GPIO_WritePin(GPIOx, GPIO_Pin, GPIO_PIN_SET);
 8000a6c:	897b      	ldrh	r3, [r7, #10]
 8000a6e:	2201      	movs	r2, #1
 8000a70:	4619      	mov	r1, r3
 8000a72:	68f8      	ldr	r0, [r7, #12]
 8000a74:	f000 ff0e 	bl	8001894 <HAL_GPIO_WritePin>
		HAL_Delay(interval);
 8000a78:	687b      	ldr	r3, [r7, #4]
 8000a7a:	4618      	mov	r0, r3
 8000a7c:	f000 fc38 	bl	80012f0 <HAL_Delay>
		HAL_GPIO_WritePin(GPIOx, GPIO_Pin, GPIO_PIN_RESET);
 8000a80:	897b      	ldrh	r3, [r7, #10]
 8000a82:	2200      	movs	r2, #0
 8000a84:	4619      	mov	r1, r3
 8000a86:	68f8      	ldr	r0, [r7, #12]
 8000a88:	f000 ff04 	bl	8001894 <HAL_GPIO_WritePin>
	}
	// if interval == 0, always on
	else {
		HAL_GPIO_WritePin(GPIOx, GPIO_Pin, GPIO_PIN_SET);
	}
}
 8000a8c:	e005      	b.n	8000a9a <blink_led+0x42>
		HAL_GPIO_WritePin(GPIOx, GPIO_Pin, GPIO_PIN_SET);
 8000a8e:	897b      	ldrh	r3, [r7, #10]
 8000a90:	2201      	movs	r2, #1
 8000a92:	4619      	mov	r1, r3
 8000a94:	68f8      	ldr	r0, [r7, #12]
 8000a96:	f000 fefd 	bl	8001894 <HAL_GPIO_WritePin>
}
 8000a9a:	bf00      	nop
 8000a9c:	3710      	adds	r7, #16
 8000a9e:	46bd      	mov	sp, r7
 8000aa0:	bd80      	pop	{r7, pc}

08000aa2 <Delay_us>:

void Delay_us(uint32_t us)
{
 8000aa2:	e92d 03b0 	stmdb	sp!, {r4, r5, r7, r8, r9}
 8000aa6:	b087      	sub	sp, #28
 8000aa8:	af00      	add	r7, sp, #0
 8000aaa:	6078      	str	r0, [r7, #4]
  uint64_t delayus;
	unsigned int i;

  delayus = us * 10;
 8000aac:	687a      	ldr	r2, [r7, #4]
 8000aae:	4613      	mov	r3, r2
 8000ab0:	009b      	lsls	r3, r3, #2
 8000ab2:	4413      	add	r3, r2
 8000ab4:	005b      	lsls	r3, r3, #1
 8000ab6:	461a      	mov	r2, r3
 8000ab8:	2300      	movs	r3, #0
 8000aba:	4690      	mov	r8, r2
 8000abc:	4699      	mov	r9, r3
 8000abe:	e9c7 8902 	strd	r8, r9, [r7, #8]
  for (i = 0; i < delayus; i++)
 8000ac2:	2300      	movs	r3, #0
 8000ac4:	617b      	str	r3, [r7, #20]
 8000ac6:	e003      	b.n	8000ad0 <Delay_us+0x2e>
  {
    __NOP();
 8000ac8:	bf00      	nop
  for (i = 0; i < delayus; i++)
 8000aca:	697b      	ldr	r3, [r7, #20]
 8000acc:	3301      	adds	r3, #1
 8000ace:	617b      	str	r3, [r7, #20]
 8000ad0:	697b      	ldr	r3, [r7, #20]
 8000ad2:	2200      	movs	r2, #0
 8000ad4:	461c      	mov	r4, r3
 8000ad6:	4615      	mov	r5, r2
 8000ad8:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8000adc:	4294      	cmp	r4, r2
 8000ade:	eb75 0303 	sbcs.w	r3, r5, r3
 8000ae2:	d3f1      	bcc.n	8000ac8 <Delay_us+0x26>
  }
}
 8000ae4:	bf00      	nop
 8000ae6:	bf00      	nop
 8000ae8:	371c      	adds	r7, #28
 8000aea:	46bd      	mov	sp, r7
 8000aec:	e8bd 03b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9}
 8000af0:	4770      	bx	lr
	...

08000af4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000af4:	b580      	push	{r7, lr}
 8000af6:	b082      	sub	sp, #8
 8000af8:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000afa:	f000 fb9c 	bl	8001236 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000afe:	f000 f867 	bl	8000bd0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000b02:	f000 f94f 	bl	8000da4 <MX_GPIO_Init>
  MX_SPI1_Init();
 8000b06:	f000 f8d1 	bl	8000cac <MX_SPI1_Init>
  MX_SPI2_Init();
 8000b0a:	f000 f90d 	bl	8000d28 <MX_SPI2_Init>
  MX_FATFS_Init();
 8000b0e:	f005 fcd9 	bl	80064c4 <MX_FATFS_Init>
  MX_USB_DEVICE_Init();
 8000b12:	f007 fd77 	bl	8008604 <MX_USB_DEVICE_Init>
  /* USER CODE BEGIN 2 */

  HAL_Delay(10);
 8000b16:	200a      	movs	r0, #10
 8000b18:	f000 fbea 	bl	80012f0 <HAL_Delay>

  DW3000poweron();
 8000b1c:	f7ff fee6 	bl	80008ec <DW3000poweron>
  HAL_Delay(10);     // wait for the DW3000 to power on and stabilize
 8000b20:	200a      	movs	r0, #10
 8000b22:	f000 fbe5 	bl	80012f0 <HAL_Delay>
  DW3000hardReset(); // with hard reset, no need for a softreset
 8000b26:	f7ff feed 	bl	8000904 <DW3000hardReset>
  HAL_Delay(10);     // wait for the DW3000 to wake up
 8000b2a:	200a      	movs	r0, #10
 8000b2c:	f000 fbe0 	bl	80012f0 <HAL_Delay>

  // Make sure the SPI is ready
  while(!(DW3000readreg(SYS_STATUS_ID, 4) & SYS_STATUS_SPIRDY_BIT_MASK)) {
 8000b30:	e002      	b.n	8000b38 <main+0x44>
    HAL_Delay(10);
 8000b32:	200a      	movs	r0, #10
 8000b34:	f000 fbdc 	bl	80012f0 <HAL_Delay>
  while(!(DW3000readreg(SYS_STATUS_ID, 4) & SYS_STATUS_SPIRDY_BIT_MASK)) {
 8000b38:	2104      	movs	r1, #4
 8000b3a:	2044      	movs	r0, #68	@ 0x44
 8000b3c:	f7ff fef6 	bl	800092c <DW3000readreg>
 8000b40:	4603      	mov	r3, r0
 8000b42:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8000b46:	2b00      	cmp	r3, #0
 8000b48:	d0f3      	beq.n	8000b32 <main+0x3e>
  }

  set_SPI2lowspeed(&hspi1);
 8000b4a:	481e      	ldr	r0, [pc, #120]	@ (8000bc4 <main+0xd0>)
 8000b4c:	f7ff fea8 	bl	80008a0 <set_SPI2lowspeed>

  // check if the DW3000 is present
  uint32_t dev_id = DW3000readreg(DEV_ID_ID, 4);
 8000b50:	2104      	movs	r1, #4
 8000b52:	2000      	movs	r0, #0
 8000b54:	f7ff feea 	bl	800092c <DW3000readreg>
 8000b58:	6078      	str	r0, [r7, #4]

  if (dev_id == (uint32_t)DWT_DW3000_DEV_ID) {
 8000b5a:	687b      	ldr	r3, [r7, #4]
 8000b5c:	4a1a      	ldr	r2, [pc, #104]	@ (8000bc8 <main+0xd4>)
 8000b5e:	4293      	cmp	r3, r2
 8000b60:	d10d      	bne.n	8000b7e <main+0x8a>
    blink_led(PIN_LED1_GPIO_Port, PIN_LED1_Pin, 50);
 8000b62:	2232      	movs	r2, #50	@ 0x32
 8000b64:	2101      	movs	r1, #1
 8000b66:	4819      	ldr	r0, [pc, #100]	@ (8000bcc <main+0xd8>)
 8000b68:	f7ff ff76 	bl	8000a58 <blink_led>
  }
  else {
    while (1);
  }

  HAL_Delay(10);
 8000b6c:	200a      	movs	r0, #10
 8000b6e:	f000 fbbf 	bl	80012f0 <HAL_Delay>

  if(DW3000check_IDLE_RC()) {
 8000b72:	f7ff ff35 	bl	80009e0 <DW3000check_IDLE_RC>
 8000b76:	4603      	mov	r3, r0
 8000b78:	2b00      	cmp	r3, #0
 8000b7a:	d00c      	beq.n	8000b96 <main+0xa2>
 8000b7c:	e000      	b.n	8000b80 <main+0x8c>
    while (1);
 8000b7e:	e7fe      	b.n	8000b7e <main+0x8a>
    DW3000enter_IDLE_PLL(); // enter PLL mode
 8000b80:	f7ff ff1e 	bl	80009c0 <DW3000enter_IDLE_PLL>
    HAL_Delay(10); // wait for the PLL to lock
 8000b84:	200a      	movs	r0, #10
 8000b86:	f000 fbb3 	bl	80012f0 <HAL_Delay>
    while (1);
  }

  // wait until the PLL is locked and the DW3000 is in IDLE state
  // actually this is redundant since PLL lock means IDLE_PLL state
  if(DW3000check_IDLE_PLL() && DW3000check_IDLE()) {
 8000b8a:	f7ff ff3b 	bl	8000a04 <DW3000check_IDLE_PLL>
 8000b8e:	4603      	mov	r3, r0
 8000b90:	2b00      	cmp	r3, #0
 8000b92:	d00f      	beq.n	8000bb4 <main+0xc0>
 8000b94:	e000      	b.n	8000b98 <main+0xa4>
    while (1);
 8000b96:	e7fe      	b.n	8000b96 <main+0xa2>
  if(DW3000check_IDLE_PLL() && DW3000check_IDLE()) {
 8000b98:	f7ff ff46 	bl	8000a28 <DW3000check_IDLE>
 8000b9c:	4603      	mov	r3, r0
 8000b9e:	2b00      	cmp	r3, #0
 8000ba0:	d008      	beq.n	8000bb4 <main+0xc0>
    HAL_GPIO_WritePin(PIN_LED1_GPIO_Port, PIN_LED1_Pin, GPIO_PIN_SET);
 8000ba2:	2201      	movs	r2, #1
 8000ba4:	2101      	movs	r1, #1
 8000ba6:	4809      	ldr	r0, [pc, #36]	@ (8000bcc <main+0xd8>)
 8000ba8:	f000 fe74 	bl	8001894 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(PIN_LED1_GPIO_Port, PIN_LED1_Pin, GPIO_PIN_RESET);
    while (1);
  }

  // after PLL locked, SPI can operate up to 38MHz.
  set_SPI2highspeed(&hspi1);
 8000bac:	4805      	ldr	r0, [pc, #20]	@ (8000bc4 <main+0xd0>)
 8000bae:	f7ff fe8a 	bl	80008c6 <set_SPI2highspeed>
 8000bb2:	e006      	b.n	8000bc2 <main+0xce>
    HAL_GPIO_WritePin(PIN_LED1_GPIO_Port, PIN_LED1_Pin, GPIO_PIN_RESET);
 8000bb4:	2200      	movs	r2, #0
 8000bb6:	2101      	movs	r1, #1
 8000bb8:	4804      	ldr	r0, [pc, #16]	@ (8000bcc <main+0xd8>)
 8000bba:	f000 fe6b 	bl	8001894 <HAL_GPIO_WritePin>
    while (1);
 8000bbe:	bf00      	nop
 8000bc0:	e7fd      	b.n	8000bbe <main+0xca>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1) {
 8000bc2:	e7fe      	b.n	8000bc2 <main+0xce>
 8000bc4:	2000018c 	.word	0x2000018c
 8000bc8:	deca0302 	.word	0xdeca0302
 8000bcc:	40020400 	.word	0x40020400

08000bd0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000bd0:	b580      	push	{r7, lr}
 8000bd2:	b094      	sub	sp, #80	@ 0x50
 8000bd4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000bd6:	f107 0320 	add.w	r3, r7, #32
 8000bda:	2230      	movs	r2, #48	@ 0x30
 8000bdc:	2100      	movs	r1, #0
 8000bde:	4618      	mov	r0, r3
 8000be0:	f008 fb32 	bl	8009248 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000be4:	f107 030c 	add.w	r3, r7, #12
 8000be8:	2200      	movs	r2, #0
 8000bea:	601a      	str	r2, [r3, #0]
 8000bec:	605a      	str	r2, [r3, #4]
 8000bee:	609a      	str	r2, [r3, #8]
 8000bf0:	60da      	str	r2, [r3, #12]
 8000bf2:	611a      	str	r2, [r3, #16]

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8000bf4:	f002 f916 	bl	8002e24 <HAL_PWR_EnableBkUpAccess>

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000bf8:	4b2a      	ldr	r3, [pc, #168]	@ (8000ca4 <SystemClock_Config+0xd4>)
 8000bfa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000bfc:	4a29      	ldr	r2, [pc, #164]	@ (8000ca4 <SystemClock_Config+0xd4>)
 8000bfe:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000c02:	6413      	str	r3, [r2, #64]	@ 0x40
 8000c04:	4b27      	ldr	r3, [pc, #156]	@ (8000ca4 <SystemClock_Config+0xd4>)
 8000c06:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000c08:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000c0c:	60bb      	str	r3, [r7, #8]
 8000c0e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000c10:	4b25      	ldr	r3, [pc, #148]	@ (8000ca8 <SystemClock_Config+0xd8>)
 8000c12:	681b      	ldr	r3, [r3, #0]
 8000c14:	4a24      	ldr	r2, [pc, #144]	@ (8000ca8 <SystemClock_Config+0xd8>)
 8000c16:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8000c1a:	6013      	str	r3, [r2, #0]
 8000c1c:	4b22      	ldr	r3, [pc, #136]	@ (8000ca8 <SystemClock_Config+0xd8>)
 8000c1e:	681b      	ldr	r3, [r3, #0]
 8000c20:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000c24:	607b      	str	r3, [r7, #4]
 8000c26:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000c28:	2301      	movs	r3, #1
 8000c2a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000c2c:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000c30:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000c32:	2302      	movs	r3, #2
 8000c34:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000c36:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8000c3a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8000c3c:	2308      	movs	r3, #8
 8000c3e:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 96;
 8000c40:	2360      	movs	r3, #96	@ 0x60
 8000c42:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000c44:	2302      	movs	r3, #2
 8000c46:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8000c48:	2304      	movs	r3, #4
 8000c4a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000c4c:	f107 0320 	add.w	r3, r7, #32
 8000c50:	4618      	mov	r0, r3
 8000c52:	f002 f947 	bl	8002ee4 <HAL_RCC_OscConfig>
 8000c56:	4603      	mov	r3, r0
 8000c58:	2b00      	cmp	r3, #0
 8000c5a:	d001      	beq.n	8000c60 <SystemClock_Config+0x90>
  {
    Error_Handler();
 8000c5c:	f000 f974 	bl	8000f48 <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8000c60:	f002 f8f0 	bl	8002e44 <HAL_PWREx_EnableOverDrive>
 8000c64:	4603      	mov	r3, r0
 8000c66:	2b00      	cmp	r3, #0
 8000c68:	d001      	beq.n	8000c6e <SystemClock_Config+0x9e>
  {
    Error_Handler();
 8000c6a:	f000 f96d 	bl	8000f48 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000c6e:	230f      	movs	r3, #15
 8000c70:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000c72:	2302      	movs	r3, #2
 8000c74:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000c76:	2300      	movs	r3, #0
 8000c78:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000c7a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000c7e:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000c80:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000c84:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8000c86:	f107 030c 	add.w	r3, r7, #12
 8000c8a:	2103      	movs	r1, #3
 8000c8c:	4618      	mov	r0, r3
 8000c8e:	f002 fbcd 	bl	800342c <HAL_RCC_ClockConfig>
 8000c92:	4603      	mov	r3, r0
 8000c94:	2b00      	cmp	r3, #0
 8000c96:	d001      	beq.n	8000c9c <SystemClock_Config+0xcc>
  {
    Error_Handler();
 8000c98:	f000 f956 	bl	8000f48 <Error_Handler>
  }
}
 8000c9c:	bf00      	nop
 8000c9e:	3750      	adds	r7, #80	@ 0x50
 8000ca0:	46bd      	mov	sp, r7
 8000ca2:	bd80      	pop	{r7, pc}
 8000ca4:	40023800 	.word	0x40023800
 8000ca8:	40007000 	.word	0x40007000

08000cac <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8000cac:	b580      	push	{r7, lr}
 8000cae:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8000cb0:	4b1b      	ldr	r3, [pc, #108]	@ (8000d20 <MX_SPI1_Init+0x74>)
 8000cb2:	4a1c      	ldr	r2, [pc, #112]	@ (8000d24 <MX_SPI1_Init+0x78>)
 8000cb4:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8000cb6:	4b1a      	ldr	r3, [pc, #104]	@ (8000d20 <MX_SPI1_Init+0x74>)
 8000cb8:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8000cbc:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8000cbe:	4b18      	ldr	r3, [pc, #96]	@ (8000d20 <MX_SPI1_Init+0x74>)
 8000cc0:	2200      	movs	r2, #0
 8000cc2:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8000cc4:	4b16      	ldr	r3, [pc, #88]	@ (8000d20 <MX_SPI1_Init+0x74>)
 8000cc6:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8000cca:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000ccc:	4b14      	ldr	r3, [pc, #80]	@ (8000d20 <MX_SPI1_Init+0x74>)
 8000cce:	2200      	movs	r2, #0
 8000cd0:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000cd2:	4b13      	ldr	r3, [pc, #76]	@ (8000d20 <MX_SPI1_Init+0x74>)
 8000cd4:	2200      	movs	r2, #0
 8000cd6:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8000cd8:	4b11      	ldr	r3, [pc, #68]	@ (8000d20 <MX_SPI1_Init+0x74>)
 8000cda:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000cde:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 8000ce0:	4b0f      	ldr	r3, [pc, #60]	@ (8000d20 <MX_SPI1_Init+0x74>)
 8000ce2:	2220      	movs	r2, #32
 8000ce4:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000ce6:	4b0e      	ldr	r3, [pc, #56]	@ (8000d20 <MX_SPI1_Init+0x74>)
 8000ce8:	2200      	movs	r2, #0
 8000cea:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8000cec:	4b0c      	ldr	r3, [pc, #48]	@ (8000d20 <MX_SPI1_Init+0x74>)
 8000cee:	2200      	movs	r2, #0
 8000cf0:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000cf2:	4b0b      	ldr	r3, [pc, #44]	@ (8000d20 <MX_SPI1_Init+0x74>)
 8000cf4:	2200      	movs	r2, #0
 8000cf6:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 8000cf8:	4b09      	ldr	r3, [pc, #36]	@ (8000d20 <MX_SPI1_Init+0x74>)
 8000cfa:	2207      	movs	r2, #7
 8000cfc:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8000cfe:	4b08      	ldr	r3, [pc, #32]	@ (8000d20 <MX_SPI1_Init+0x74>)
 8000d00:	2200      	movs	r2, #0
 8000d02:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000d04:	4b06      	ldr	r3, [pc, #24]	@ (8000d20 <MX_SPI1_Init+0x74>)
 8000d06:	2208      	movs	r2, #8
 8000d08:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000d0a:	4805      	ldr	r0, [pc, #20]	@ (8000d20 <MX_SPI1_Init+0x74>)
 8000d0c:	f003 f8d4 	bl	8003eb8 <HAL_SPI_Init>
 8000d10:	4603      	mov	r3, r0
 8000d12:	2b00      	cmp	r3, #0
 8000d14:	d001      	beq.n	8000d1a <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 8000d16:	f000 f917 	bl	8000f48 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8000d1a:	bf00      	nop
 8000d1c:	bd80      	pop	{r7, pc}
 8000d1e:	bf00      	nop
 8000d20:	2000018c 	.word	0x2000018c
 8000d24:	40013000 	.word	0x40013000

08000d28 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8000d28:	b580      	push	{r7, lr}
 8000d2a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8000d2c:	4b1b      	ldr	r3, [pc, #108]	@ (8000d9c <MX_SPI2_Init+0x74>)
 8000d2e:	4a1c      	ldr	r2, [pc, #112]	@ (8000da0 <MX_SPI2_Init+0x78>)
 8000d30:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8000d32:	4b1a      	ldr	r3, [pc, #104]	@ (8000d9c <MX_SPI2_Init+0x74>)
 8000d34:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8000d38:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8000d3a:	4b18      	ldr	r3, [pc, #96]	@ (8000d9c <MX_SPI2_Init+0x74>)
 8000d3c:	2200      	movs	r2, #0
 8000d3e:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8000d40:	4b16      	ldr	r3, [pc, #88]	@ (8000d9c <MX_SPI2_Init+0x74>)
 8000d42:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8000d46:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000d48:	4b14      	ldr	r3, [pc, #80]	@ (8000d9c <MX_SPI2_Init+0x74>)
 8000d4a:	2200      	movs	r2, #0
 8000d4c:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000d4e:	4b13      	ldr	r3, [pc, #76]	@ (8000d9c <MX_SPI2_Init+0x74>)
 8000d50:	2200      	movs	r2, #0
 8000d52:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8000d54:	4b11      	ldr	r3, [pc, #68]	@ (8000d9c <MX_SPI2_Init+0x74>)
 8000d56:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8000d5a:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_256;
 8000d5c:	4b0f      	ldr	r3, [pc, #60]	@ (8000d9c <MX_SPI2_Init+0x74>)
 8000d5e:	2238      	movs	r2, #56	@ 0x38
 8000d60:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000d62:	4b0e      	ldr	r3, [pc, #56]	@ (8000d9c <MX_SPI2_Init+0x74>)
 8000d64:	2200      	movs	r2, #0
 8000d66:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8000d68:	4b0c      	ldr	r3, [pc, #48]	@ (8000d9c <MX_SPI2_Init+0x74>)
 8000d6a:	2200      	movs	r2, #0
 8000d6c:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000d6e:	4b0b      	ldr	r3, [pc, #44]	@ (8000d9c <MX_SPI2_Init+0x74>)
 8000d70:	2200      	movs	r2, #0
 8000d72:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 7;
 8000d74:	4b09      	ldr	r3, [pc, #36]	@ (8000d9c <MX_SPI2_Init+0x74>)
 8000d76:	2207      	movs	r2, #7
 8000d78:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8000d7a:	4b08      	ldr	r3, [pc, #32]	@ (8000d9c <MX_SPI2_Init+0x74>)
 8000d7c:	2200      	movs	r2, #0
 8000d7e:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000d80:	4b06      	ldr	r3, [pc, #24]	@ (8000d9c <MX_SPI2_Init+0x74>)
 8000d82:	2208      	movs	r2, #8
 8000d84:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8000d86:	4805      	ldr	r0, [pc, #20]	@ (8000d9c <MX_SPI2_Init+0x74>)
 8000d88:	f003 f896 	bl	8003eb8 <HAL_SPI_Init>
 8000d8c:	4603      	mov	r3, r0
 8000d8e:	2b00      	cmp	r3, #0
 8000d90:	d001      	beq.n	8000d96 <MX_SPI2_Init+0x6e>
  {
    Error_Handler();
 8000d92:	f000 f8d9 	bl	8000f48 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8000d96:	bf00      	nop
 8000d98:	bd80      	pop	{r7, pc}
 8000d9a:	bf00      	nop
 8000d9c:	200001f0 	.word	0x200001f0
 8000da0:	40003800 	.word	0x40003800

08000da4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000da4:	b580      	push	{r7, lr}
 8000da6:	b08a      	sub	sp, #40	@ 0x28
 8000da8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000daa:	f107 0314 	add.w	r3, r7, #20
 8000dae:	2200      	movs	r2, #0
 8000db0:	601a      	str	r2, [r3, #0]
 8000db2:	605a      	str	r2, [r3, #4]
 8000db4:	609a      	str	r2, [r3, #8]
 8000db6:	60da      	str	r2, [r3, #12]
 8000db8:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000dba:	4b5f      	ldr	r3, [pc, #380]	@ (8000f38 <MX_GPIO_Init+0x194>)
 8000dbc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000dbe:	4a5e      	ldr	r2, [pc, #376]	@ (8000f38 <MX_GPIO_Init+0x194>)
 8000dc0:	f043 0304 	orr.w	r3, r3, #4
 8000dc4:	6313      	str	r3, [r2, #48]	@ 0x30
 8000dc6:	4b5c      	ldr	r3, [pc, #368]	@ (8000f38 <MX_GPIO_Init+0x194>)
 8000dc8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000dca:	f003 0304 	and.w	r3, r3, #4
 8000dce:	613b      	str	r3, [r7, #16]
 8000dd0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000dd2:	4b59      	ldr	r3, [pc, #356]	@ (8000f38 <MX_GPIO_Init+0x194>)
 8000dd4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000dd6:	4a58      	ldr	r2, [pc, #352]	@ (8000f38 <MX_GPIO_Init+0x194>)
 8000dd8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000ddc:	6313      	str	r3, [r2, #48]	@ 0x30
 8000dde:	4b56      	ldr	r3, [pc, #344]	@ (8000f38 <MX_GPIO_Init+0x194>)
 8000de0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000de2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000de6:	60fb      	str	r3, [r7, #12]
 8000de8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000dea:	4b53      	ldr	r3, [pc, #332]	@ (8000f38 <MX_GPIO_Init+0x194>)
 8000dec:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000dee:	4a52      	ldr	r2, [pc, #328]	@ (8000f38 <MX_GPIO_Init+0x194>)
 8000df0:	f043 0301 	orr.w	r3, r3, #1
 8000df4:	6313      	str	r3, [r2, #48]	@ 0x30
 8000df6:	4b50      	ldr	r3, [pc, #320]	@ (8000f38 <MX_GPIO_Init+0x194>)
 8000df8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000dfa:	f003 0301 	and.w	r3, r3, #1
 8000dfe:	60bb      	str	r3, [r7, #8]
 8000e00:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000e02:	4b4d      	ldr	r3, [pc, #308]	@ (8000f38 <MX_GPIO_Init+0x194>)
 8000e04:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e06:	4a4c      	ldr	r2, [pc, #304]	@ (8000f38 <MX_GPIO_Init+0x194>)
 8000e08:	f043 0302 	orr.w	r3, r3, #2
 8000e0c:	6313      	str	r3, [r2, #48]	@ 0x30
 8000e0e:	4b4a      	ldr	r3, [pc, #296]	@ (8000f38 <MX_GPIO_Init+0x194>)
 8000e10:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e12:	f003 0302 	and.w	r3, r3, #2
 8000e16:	607b      	str	r3, [r7, #4]
 8000e18:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, LORA_RESET_Pin|PIN_LED2_Pin|SD_CS_Pin, GPIO_PIN_RESET);
 8000e1a:	2200      	movs	r2, #0
 8000e1c:	2158      	movs	r1, #88	@ 0x58
 8000e1e:	4847      	ldr	r0, [pc, #284]	@ (8000f3c <MX_GPIO_Init+0x198>)
 8000e20:	f000 fd38 	bl	8001894 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LORA_CS_GPIO_Port, LORA_CS_Pin, GPIO_PIN_SET);
 8000e24:	2201      	movs	r2, #1
 8000e26:	2101      	movs	r1, #1
 8000e28:	4845      	ldr	r0, [pc, #276]	@ (8000f40 <MX_GPIO_Init+0x19c>)
 8000e2a:	f000 fd33 	bl	8001894 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, UWB_PWR_EN_Pin|UWB_RST_Pin, GPIO_PIN_RESET);
 8000e2e:	2200      	movs	r2, #0
 8000e30:	210a      	movs	r1, #10
 8000e32:	4843      	ldr	r0, [pc, #268]	@ (8000f40 <MX_GPIO_Init+0x19c>)
 8000e34:	f000 fd2e 	bl	8001894 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(PIN_LED1_GPIO_Port, PIN_LED1_Pin, GPIO_PIN_RESET);
 8000e38:	2200      	movs	r2, #0
 8000e3a:	2101      	movs	r1, #1
 8000e3c:	4841      	ldr	r0, [pc, #260]	@ (8000f44 <MX_GPIO_Init+0x1a0>)
 8000e3e:	f000 fd29 	bl	8001894 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(UWB_CS_GPIO_Port, UWB_CS_Pin, GPIO_PIN_SET);
 8000e42:	2201      	movs	r2, #1
 8000e44:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000e48:	483c      	ldr	r0, [pc, #240]	@ (8000f3c <MX_GPIO_Init+0x198>)
 8000e4a:	f000 fd23 	bl	8001894 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : LORA_RESET_Pin SD_CS_Pin UWB_CS_Pin */
  GPIO_InitStruct.Pin = LORA_RESET_Pin|SD_CS_Pin|UWB_CS_Pin;
 8000e4e:	f44f 7312 	mov.w	r3, #584	@ 0x248
 8000e52:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000e54:	2301      	movs	r3, #1
 8000e56:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000e58:	2301      	movs	r3, #1
 8000e5a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e5c:	2300      	movs	r3, #0
 8000e5e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000e60:	f107 0314 	add.w	r3, r7, #20
 8000e64:	4619      	mov	r1, r3
 8000e66:	4835      	ldr	r0, [pc, #212]	@ (8000f3c <MX_GPIO_Init+0x198>)
 8000e68:	f000 fb78 	bl	800155c <HAL_GPIO_Init>

  /*Configure GPIO pin : LORA_CS_Pin */
  GPIO_InitStruct.Pin = LORA_CS_Pin;
 8000e6c:	2301      	movs	r3, #1
 8000e6e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000e70:	2301      	movs	r3, #1
 8000e72:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000e74:	2301      	movs	r3, #1
 8000e76:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e78:	2300      	movs	r3, #0
 8000e7a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LORA_CS_GPIO_Port, &GPIO_InitStruct);
 8000e7c:	f107 0314 	add.w	r3, r7, #20
 8000e80:	4619      	mov	r1, r3
 8000e82:	482f      	ldr	r0, [pc, #188]	@ (8000f40 <MX_GPIO_Init+0x19c>)
 8000e84:	f000 fb6a 	bl	800155c <HAL_GPIO_Init>

  /*Configure GPIO pins : UWB_PWR_EN_Pin UWB_RST_Pin */
  GPIO_InitStruct.Pin = UWB_PWR_EN_Pin|UWB_RST_Pin;
 8000e88:	230a      	movs	r3, #10
 8000e8a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000e8c:	2301      	movs	r3, #1
 8000e8e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e90:	2300      	movs	r3, #0
 8000e92:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e94:	2300      	movs	r3, #0
 8000e96:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e98:	f107 0314 	add.w	r3, r7, #20
 8000e9c:	4619      	mov	r1, r3
 8000e9e:	4828      	ldr	r0, [pc, #160]	@ (8000f40 <MX_GPIO_Init+0x19c>)
 8000ea0:	f000 fb5c 	bl	800155c <HAL_GPIO_Init>

  /*Configure GPIO pin : UWB_IRQ_Pin */
  GPIO_InitStruct.Pin = UWB_IRQ_Pin;
 8000ea4:	2304      	movs	r3, #4
 8000ea6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000ea8:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8000eac:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000eae:	2300      	movs	r3, #0
 8000eb0:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(UWB_IRQ_GPIO_Port, &GPIO_InitStruct);
 8000eb2:	f107 0314 	add.w	r3, r7, #20
 8000eb6:	4619      	mov	r1, r3
 8000eb8:	4821      	ldr	r0, [pc, #132]	@ (8000f40 <MX_GPIO_Init+0x19c>)
 8000eba:	f000 fb4f 	bl	800155c <HAL_GPIO_Init>

  /*Configure GPIO pin : LORA_IRQ_Pin */
  GPIO_InitStruct.Pin = LORA_IRQ_Pin;
 8000ebe:	2310      	movs	r3, #16
 8000ec0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000ec2:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8000ec6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8000ec8:	2302      	movs	r3, #2
 8000eca:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LORA_IRQ_GPIO_Port, &GPIO_InitStruct);
 8000ecc:	f107 0314 	add.w	r3, r7, #20
 8000ed0:	4619      	mov	r1, r3
 8000ed2:	481b      	ldr	r0, [pc, #108]	@ (8000f40 <MX_GPIO_Init+0x19c>)
 8000ed4:	f000 fb42 	bl	800155c <HAL_GPIO_Init>

  /*Configure GPIO pin : PIN_LED2_Pin */
  GPIO_InitStruct.Pin = PIN_LED2_Pin;
 8000ed8:	2310      	movs	r3, #16
 8000eda:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000edc:	2301      	movs	r3, #1
 8000ede:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ee0:	2300      	movs	r3, #0
 8000ee2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ee4:	2300      	movs	r3, #0
 8000ee6:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(PIN_LED2_GPIO_Port, &GPIO_InitStruct);
 8000ee8:	f107 0314 	add.w	r3, r7, #20
 8000eec:	4619      	mov	r1, r3
 8000eee:	4813      	ldr	r0, [pc, #76]	@ (8000f3c <MX_GPIO_Init+0x198>)
 8000ef0:	f000 fb34 	bl	800155c <HAL_GPIO_Init>

  /*Configure GPIO pin : PIN_LED1_Pin */
  GPIO_InitStruct.Pin = PIN_LED1_Pin;
 8000ef4:	2301      	movs	r3, #1
 8000ef6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ef8:	2301      	movs	r3, #1
 8000efa:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000efc:	2300      	movs	r3, #0
 8000efe:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000f00:	2300      	movs	r3, #0
 8000f02:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(PIN_LED1_GPIO_Port, &GPIO_InitStruct);
 8000f04:	f107 0314 	add.w	r3, r7, #20
 8000f08:	4619      	mov	r1, r3
 8000f0a:	480e      	ldr	r0, [pc, #56]	@ (8000f44 <MX_GPIO_Init+0x1a0>)
 8000f0c:	f000 fb26 	bl	800155c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI2_IRQn, 0, 0);
 8000f10:	2200      	movs	r2, #0
 8000f12:	2100      	movs	r1, #0
 8000f14:	2008      	movs	r0, #8
 8000f16:	f000 faea 	bl	80014ee <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI2_IRQn);
 8000f1a:	2008      	movs	r0, #8
 8000f1c:	f000 fb03 	bl	8001526 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI4_IRQn, 0, 0);
 8000f20:	2200      	movs	r2, #0
 8000f22:	2100      	movs	r1, #0
 8000f24:	200a      	movs	r0, #10
 8000f26:	f000 fae2 	bl	80014ee <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 8000f2a:	200a      	movs	r0, #10
 8000f2c:	f000 fafb 	bl	8001526 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000f30:	bf00      	nop
 8000f32:	3728      	adds	r7, #40	@ 0x28
 8000f34:	46bd      	mov	sp, r7
 8000f36:	bd80      	pop	{r7, pc}
 8000f38:	40023800 	.word	0x40023800
 8000f3c:	40020800 	.word	0x40020800
 8000f40:	40020000 	.word	0x40020000
 8000f44:	40020400 	.word	0x40020400

08000f48 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000f48:	b480      	push	{r7}
 8000f4a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000f4c:	b672      	cpsid	i
}
 8000f4e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000f50:	bf00      	nop
 8000f52:	e7fd      	b.n	8000f50 <Error_Handler+0x8>

08000f54 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000f54:	b480      	push	{r7}
 8000f56:	b083      	sub	sp, #12
 8000f58:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8000f5a:	4b0f      	ldr	r3, [pc, #60]	@ (8000f98 <HAL_MspInit+0x44>)
 8000f5c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f5e:	4a0e      	ldr	r2, [pc, #56]	@ (8000f98 <HAL_MspInit+0x44>)
 8000f60:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000f64:	6413      	str	r3, [r2, #64]	@ 0x40
 8000f66:	4b0c      	ldr	r3, [pc, #48]	@ (8000f98 <HAL_MspInit+0x44>)
 8000f68:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f6a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000f6e:	607b      	str	r3, [r7, #4]
 8000f70:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000f72:	4b09      	ldr	r3, [pc, #36]	@ (8000f98 <HAL_MspInit+0x44>)
 8000f74:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000f76:	4a08      	ldr	r2, [pc, #32]	@ (8000f98 <HAL_MspInit+0x44>)
 8000f78:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000f7c:	6453      	str	r3, [r2, #68]	@ 0x44
 8000f7e:	4b06      	ldr	r3, [pc, #24]	@ (8000f98 <HAL_MspInit+0x44>)
 8000f80:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000f82:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000f86:	603b      	str	r3, [r7, #0]
 8000f88:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000f8a:	bf00      	nop
 8000f8c:	370c      	adds	r7, #12
 8000f8e:	46bd      	mov	sp, r7
 8000f90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f94:	4770      	bx	lr
 8000f96:	bf00      	nop
 8000f98:	40023800 	.word	0x40023800

08000f9c <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8000f9c:	b580      	push	{r7, lr}
 8000f9e:	b08c      	sub	sp, #48	@ 0x30
 8000fa0:	af00      	add	r7, sp, #0
 8000fa2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000fa4:	f107 031c 	add.w	r3, r7, #28
 8000fa8:	2200      	movs	r2, #0
 8000faa:	601a      	str	r2, [r3, #0]
 8000fac:	605a      	str	r2, [r3, #4]
 8000fae:	609a      	str	r2, [r3, #8]
 8000fb0:	60da      	str	r2, [r3, #12]
 8000fb2:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8000fb4:	687b      	ldr	r3, [r7, #4]
 8000fb6:	681b      	ldr	r3, [r3, #0]
 8000fb8:	4a3c      	ldr	r2, [pc, #240]	@ (80010ac <HAL_SPI_MspInit+0x110>)
 8000fba:	4293      	cmp	r3, r2
 8000fbc:	d128      	bne.n	8001010 <HAL_SPI_MspInit+0x74>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8000fbe:	4b3c      	ldr	r3, [pc, #240]	@ (80010b0 <HAL_SPI_MspInit+0x114>)
 8000fc0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000fc2:	4a3b      	ldr	r2, [pc, #236]	@ (80010b0 <HAL_SPI_MspInit+0x114>)
 8000fc4:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8000fc8:	6453      	str	r3, [r2, #68]	@ 0x44
 8000fca:	4b39      	ldr	r3, [pc, #228]	@ (80010b0 <HAL_SPI_MspInit+0x114>)
 8000fcc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000fce:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8000fd2:	61bb      	str	r3, [r7, #24]
 8000fd4:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000fd6:	4b36      	ldr	r3, [pc, #216]	@ (80010b0 <HAL_SPI_MspInit+0x114>)
 8000fd8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000fda:	4a35      	ldr	r2, [pc, #212]	@ (80010b0 <HAL_SPI_MspInit+0x114>)
 8000fdc:	f043 0301 	orr.w	r3, r3, #1
 8000fe0:	6313      	str	r3, [r2, #48]	@ 0x30
 8000fe2:	4b33      	ldr	r3, [pc, #204]	@ (80010b0 <HAL_SPI_MspInit+0x114>)
 8000fe4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000fe6:	f003 0301 	and.w	r3, r3, #1
 8000fea:	617b      	str	r3, [r7, #20]
 8000fec:	697b      	ldr	r3, [r7, #20]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8000fee:	23e0      	movs	r3, #224	@ 0xe0
 8000ff0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ff2:	2302      	movs	r3, #2
 8000ff4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ff6:	2300      	movs	r3, #0
 8000ff8:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000ffa:	2303      	movs	r3, #3
 8000ffc:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8000ffe:	2305      	movs	r3, #5
 8001000:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001002:	f107 031c 	add.w	r3, r7, #28
 8001006:	4619      	mov	r1, r3
 8001008:	482a      	ldr	r0, [pc, #168]	@ (80010b4 <HAL_SPI_MspInit+0x118>)
 800100a:	f000 faa7 	bl	800155c <HAL_GPIO_Init>
    /* USER CODE BEGIN SPI2_MspInit 1 */

    /* USER CODE END SPI2_MspInit 1 */
  }

}
 800100e:	e049      	b.n	80010a4 <HAL_SPI_MspInit+0x108>
  else if(hspi->Instance==SPI2)
 8001010:	687b      	ldr	r3, [r7, #4]
 8001012:	681b      	ldr	r3, [r3, #0]
 8001014:	4a28      	ldr	r2, [pc, #160]	@ (80010b8 <HAL_SPI_MspInit+0x11c>)
 8001016:	4293      	cmp	r3, r2
 8001018:	d144      	bne.n	80010a4 <HAL_SPI_MspInit+0x108>
    __HAL_RCC_SPI2_CLK_ENABLE();
 800101a:	4b25      	ldr	r3, [pc, #148]	@ (80010b0 <HAL_SPI_MspInit+0x114>)
 800101c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800101e:	4a24      	ldr	r2, [pc, #144]	@ (80010b0 <HAL_SPI_MspInit+0x114>)
 8001020:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001024:	6413      	str	r3, [r2, #64]	@ 0x40
 8001026:	4b22      	ldr	r3, [pc, #136]	@ (80010b0 <HAL_SPI_MspInit+0x114>)
 8001028:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800102a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800102e:	613b      	str	r3, [r7, #16]
 8001030:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001032:	4b1f      	ldr	r3, [pc, #124]	@ (80010b0 <HAL_SPI_MspInit+0x114>)
 8001034:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001036:	4a1e      	ldr	r2, [pc, #120]	@ (80010b0 <HAL_SPI_MspInit+0x114>)
 8001038:	f043 0304 	orr.w	r3, r3, #4
 800103c:	6313      	str	r3, [r2, #48]	@ 0x30
 800103e:	4b1c      	ldr	r3, [pc, #112]	@ (80010b0 <HAL_SPI_MspInit+0x114>)
 8001040:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001042:	f003 0304 	and.w	r3, r3, #4
 8001046:	60fb      	str	r3, [r7, #12]
 8001048:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800104a:	4b19      	ldr	r3, [pc, #100]	@ (80010b0 <HAL_SPI_MspInit+0x114>)
 800104c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800104e:	4a18      	ldr	r2, [pc, #96]	@ (80010b0 <HAL_SPI_MspInit+0x114>)
 8001050:	f043 0302 	orr.w	r3, r3, #2
 8001054:	6313      	str	r3, [r2, #48]	@ 0x30
 8001056:	4b16      	ldr	r3, [pc, #88]	@ (80010b0 <HAL_SPI_MspInit+0x114>)
 8001058:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800105a:	f003 0302 	and.w	r3, r3, #2
 800105e:	60bb      	str	r3, [r7, #8]
 8001060:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2;
 8001062:	2306      	movs	r3, #6
 8001064:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001066:	2302      	movs	r3, #2
 8001068:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800106a:	2300      	movs	r3, #0
 800106c:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800106e:	2303      	movs	r3, #3
 8001070:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001072:	2305      	movs	r3, #5
 8001074:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001076:	f107 031c 	add.w	r3, r7, #28
 800107a:	4619      	mov	r1, r3
 800107c:	480f      	ldr	r0, [pc, #60]	@ (80010bc <HAL_SPI_MspInit+0x120>)
 800107e:	f000 fa6d 	bl	800155c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001082:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001086:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001088:	2302      	movs	r3, #2
 800108a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800108c:	2300      	movs	r3, #0
 800108e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001090:	2303      	movs	r3, #3
 8001092:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8001094:	2305      	movs	r3, #5
 8001096:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001098:	f107 031c 	add.w	r3, r7, #28
 800109c:	4619      	mov	r1, r3
 800109e:	4808      	ldr	r0, [pc, #32]	@ (80010c0 <HAL_SPI_MspInit+0x124>)
 80010a0:	f000 fa5c 	bl	800155c <HAL_GPIO_Init>
}
 80010a4:	bf00      	nop
 80010a6:	3730      	adds	r7, #48	@ 0x30
 80010a8:	46bd      	mov	sp, r7
 80010aa:	bd80      	pop	{r7, pc}
 80010ac:	40013000 	.word	0x40013000
 80010b0:	40023800 	.word	0x40023800
 80010b4:	40020000 	.word	0x40020000
 80010b8:	40003800 	.word	0x40003800
 80010bc:	40020800 	.word	0x40020800
 80010c0:	40020400 	.word	0x40020400

080010c4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80010c4:	b480      	push	{r7}
 80010c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80010c8:	bf00      	nop
 80010ca:	e7fd      	b.n	80010c8 <NMI_Handler+0x4>

080010cc <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80010cc:	b480      	push	{r7}
 80010ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80010d0:	bf00      	nop
 80010d2:	e7fd      	b.n	80010d0 <HardFault_Handler+0x4>

080010d4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80010d4:	b480      	push	{r7}
 80010d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80010d8:	bf00      	nop
 80010da:	e7fd      	b.n	80010d8 <MemManage_Handler+0x4>

080010dc <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80010dc:	b480      	push	{r7}
 80010de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80010e0:	bf00      	nop
 80010e2:	e7fd      	b.n	80010e0 <BusFault_Handler+0x4>

080010e4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80010e4:	b480      	push	{r7}
 80010e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80010e8:	bf00      	nop
 80010ea:	e7fd      	b.n	80010e8 <UsageFault_Handler+0x4>

080010ec <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80010ec:	b480      	push	{r7}
 80010ee:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80010f0:	bf00      	nop
 80010f2:	46bd      	mov	sp, r7
 80010f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010f8:	4770      	bx	lr

080010fa <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80010fa:	b480      	push	{r7}
 80010fc:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80010fe:	bf00      	nop
 8001100:	46bd      	mov	sp, r7
 8001102:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001106:	4770      	bx	lr

08001108 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001108:	b480      	push	{r7}
 800110a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800110c:	bf00      	nop
 800110e:	46bd      	mov	sp, r7
 8001110:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001114:	4770      	bx	lr

08001116 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001116:	b580      	push	{r7, lr}
 8001118:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800111a:	f000 f8c9 	bl	80012b0 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800111e:	bf00      	nop
 8001120:	bd80      	pop	{r7, pc}

08001122 <EXTI2_IRQHandler>:

/**
  * @brief This function handles EXTI line2 interrupt.
  */
void EXTI2_IRQHandler(void)
{
 8001122:	b580      	push	{r7, lr}
 8001124:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI2_IRQn 0 */

  /* USER CODE END EXTI2_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(UWB_IRQ_Pin);
 8001126:	2004      	movs	r0, #4
 8001128:	f000 fbce 	bl	80018c8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI2_IRQn 1 */

  /* USER CODE END EXTI2_IRQn 1 */
}
 800112c:	bf00      	nop
 800112e:	bd80      	pop	{r7, pc}

08001130 <EXTI4_IRQHandler>:

/**
  * @brief This function handles EXTI line4 interrupt.
  */
void EXTI4_IRQHandler(void)
{
 8001130:	b580      	push	{r7, lr}
 8001132:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_IRQn 0 */

  /* USER CODE END EXTI4_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(LORA_IRQ_Pin);
 8001134:	2010      	movs	r0, #16
 8001136:	f000 fbc7 	bl	80018c8 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_IRQn 1 */

  /* USER CODE END EXTI4_IRQn 1 */
}
 800113a:	bf00      	nop
 800113c:	bd80      	pop	{r7, pc}
	...

08001140 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8001140:	b580      	push	{r7, lr}
 8001142:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8001144:	4802      	ldr	r0, [pc, #8]	@ (8001150 <OTG_FS_IRQHandler+0x10>)
 8001146:	f000 fd1a 	bl	8001b7e <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 800114a:	bf00      	nop
 800114c:	bd80      	pop	{r7, pc}
 800114e:	bf00      	nop
 8001150:	20001750 	.word	0x20001750

08001154 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001154:	b580      	push	{r7, lr}
 8001156:	b086      	sub	sp, #24
 8001158:	af00      	add	r7, sp, #0
 800115a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800115c:	4a14      	ldr	r2, [pc, #80]	@ (80011b0 <_sbrk+0x5c>)
 800115e:	4b15      	ldr	r3, [pc, #84]	@ (80011b4 <_sbrk+0x60>)
 8001160:	1ad3      	subs	r3, r2, r3
 8001162:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001164:	697b      	ldr	r3, [r7, #20]
 8001166:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001168:	4b13      	ldr	r3, [pc, #76]	@ (80011b8 <_sbrk+0x64>)
 800116a:	681b      	ldr	r3, [r3, #0]
 800116c:	2b00      	cmp	r3, #0
 800116e:	d102      	bne.n	8001176 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001170:	4b11      	ldr	r3, [pc, #68]	@ (80011b8 <_sbrk+0x64>)
 8001172:	4a12      	ldr	r2, [pc, #72]	@ (80011bc <_sbrk+0x68>)
 8001174:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001176:	4b10      	ldr	r3, [pc, #64]	@ (80011b8 <_sbrk+0x64>)
 8001178:	681a      	ldr	r2, [r3, #0]
 800117a:	687b      	ldr	r3, [r7, #4]
 800117c:	4413      	add	r3, r2
 800117e:	693a      	ldr	r2, [r7, #16]
 8001180:	429a      	cmp	r2, r3
 8001182:	d207      	bcs.n	8001194 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001184:	f008 f878 	bl	8009278 <__errno>
 8001188:	4603      	mov	r3, r0
 800118a:	220c      	movs	r2, #12
 800118c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800118e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001192:	e009      	b.n	80011a8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001194:	4b08      	ldr	r3, [pc, #32]	@ (80011b8 <_sbrk+0x64>)
 8001196:	681b      	ldr	r3, [r3, #0]
 8001198:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800119a:	4b07      	ldr	r3, [pc, #28]	@ (80011b8 <_sbrk+0x64>)
 800119c:	681a      	ldr	r2, [r3, #0]
 800119e:	687b      	ldr	r3, [r7, #4]
 80011a0:	4413      	add	r3, r2
 80011a2:	4a05      	ldr	r2, [pc, #20]	@ (80011b8 <_sbrk+0x64>)
 80011a4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80011a6:	68fb      	ldr	r3, [r7, #12]
}
 80011a8:	4618      	mov	r0, r3
 80011aa:	3718      	adds	r7, #24
 80011ac:	46bd      	mov	sp, r7
 80011ae:	bd80      	pop	{r7, pc}
 80011b0:	20040000 	.word	0x20040000
 80011b4:	00000400 	.word	0x00000400
 80011b8:	20000254 	.word	0x20000254
 80011bc:	20001d78 	.word	0x20001d78

080011c0 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80011c0:	b480      	push	{r7}
 80011c2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80011c4:	4b06      	ldr	r3, [pc, #24]	@ (80011e0 <SystemInit+0x20>)
 80011c6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80011ca:	4a05      	ldr	r2, [pc, #20]	@ (80011e0 <SystemInit+0x20>)
 80011cc:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80011d0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80011d4:	bf00      	nop
 80011d6:	46bd      	mov	sp, r7
 80011d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011dc:	4770      	bx	lr
 80011de:	bf00      	nop
 80011e0:	e000ed00 	.word	0xe000ed00

080011e4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 80011e4:	f8df d034 	ldr.w	sp, [pc, #52]	@ 800121c <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit 
 80011e8:	f7ff ffea 	bl	80011c0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80011ec:	480c      	ldr	r0, [pc, #48]	@ (8001220 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80011ee:	490d      	ldr	r1, [pc, #52]	@ (8001224 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80011f0:	4a0d      	ldr	r2, [pc, #52]	@ (8001228 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80011f2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80011f4:	e002      	b.n	80011fc <LoopCopyDataInit>

080011f6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80011f6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80011f8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80011fa:	3304      	adds	r3, #4

080011fc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80011fc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80011fe:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001200:	d3f9      	bcc.n	80011f6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001202:	4a0a      	ldr	r2, [pc, #40]	@ (800122c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001204:	4c0a      	ldr	r4, [pc, #40]	@ (8001230 <LoopFillZerobss+0x22>)
  movs r3, #0
 8001206:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001208:	e001      	b.n	800120e <LoopFillZerobss>

0800120a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800120a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800120c:	3204      	adds	r2, #4

0800120e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800120e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001210:	d3fb      	bcc.n	800120a <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001212:	f008 f837 	bl	8009284 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001216:	f7ff fc6d 	bl	8000af4 <main>
  bx  lr    
 800121a:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 800121c:	20040000 	.word	0x20040000
  ldr r0, =_sdata
 8001220:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001224:	20000170 	.word	0x20000170
  ldr r2, =_sidata
 8001228:	080093e4 	.word	0x080093e4
  ldr r2, =_sbss
 800122c:	20000170 	.word	0x20000170
  ldr r4, =_ebss
 8001230:	20001d78 	.word	0x20001d78

08001234 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001234:	e7fe      	b.n	8001234 <ADC_IRQHandler>

08001236 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001236:	b580      	push	{r7, lr}
 8001238:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800123a:	2003      	movs	r0, #3
 800123c:	f000 f94c 	bl	80014d8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001240:	200f      	movs	r0, #15
 8001242:	f000 f805 	bl	8001250 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001246:	f7ff fe85 	bl	8000f54 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800124a:	2300      	movs	r3, #0
}
 800124c:	4618      	mov	r0, r3
 800124e:	bd80      	pop	{r7, pc}

08001250 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001250:	b580      	push	{r7, lr}
 8001252:	b082      	sub	sp, #8
 8001254:	af00      	add	r7, sp, #0
 8001256:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001258:	4b12      	ldr	r3, [pc, #72]	@ (80012a4 <HAL_InitTick+0x54>)
 800125a:	681a      	ldr	r2, [r3, #0]
 800125c:	4b12      	ldr	r3, [pc, #72]	@ (80012a8 <HAL_InitTick+0x58>)
 800125e:	781b      	ldrb	r3, [r3, #0]
 8001260:	4619      	mov	r1, r3
 8001262:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001266:	fbb3 f3f1 	udiv	r3, r3, r1
 800126a:	fbb2 f3f3 	udiv	r3, r2, r3
 800126e:	4618      	mov	r0, r3
 8001270:	f000 f967 	bl	8001542 <HAL_SYSTICK_Config>
 8001274:	4603      	mov	r3, r0
 8001276:	2b00      	cmp	r3, #0
 8001278:	d001      	beq.n	800127e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800127a:	2301      	movs	r3, #1
 800127c:	e00e      	b.n	800129c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800127e:	687b      	ldr	r3, [r7, #4]
 8001280:	2b0f      	cmp	r3, #15
 8001282:	d80a      	bhi.n	800129a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001284:	2200      	movs	r2, #0
 8001286:	6879      	ldr	r1, [r7, #4]
 8001288:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800128c:	f000 f92f 	bl	80014ee <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001290:	4a06      	ldr	r2, [pc, #24]	@ (80012ac <HAL_InitTick+0x5c>)
 8001292:	687b      	ldr	r3, [r7, #4]
 8001294:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001296:	2300      	movs	r3, #0
 8001298:	e000      	b.n	800129c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800129a:	2301      	movs	r3, #1
}
 800129c:	4618      	mov	r0, r3
 800129e:	3708      	adds	r7, #8
 80012a0:	46bd      	mov	sp, r7
 80012a2:	bd80      	pop	{r7, pc}
 80012a4:	20000000 	.word	0x20000000
 80012a8:	20000008 	.word	0x20000008
 80012ac:	20000004 	.word	0x20000004

080012b0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80012b0:	b480      	push	{r7}
 80012b2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80012b4:	4b06      	ldr	r3, [pc, #24]	@ (80012d0 <HAL_IncTick+0x20>)
 80012b6:	781b      	ldrb	r3, [r3, #0]
 80012b8:	461a      	mov	r2, r3
 80012ba:	4b06      	ldr	r3, [pc, #24]	@ (80012d4 <HAL_IncTick+0x24>)
 80012bc:	681b      	ldr	r3, [r3, #0]
 80012be:	4413      	add	r3, r2
 80012c0:	4a04      	ldr	r2, [pc, #16]	@ (80012d4 <HAL_IncTick+0x24>)
 80012c2:	6013      	str	r3, [r2, #0]
}
 80012c4:	bf00      	nop
 80012c6:	46bd      	mov	sp, r7
 80012c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012cc:	4770      	bx	lr
 80012ce:	bf00      	nop
 80012d0:	20000008 	.word	0x20000008
 80012d4:	20000258 	.word	0x20000258

080012d8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80012d8:	b480      	push	{r7}
 80012da:	af00      	add	r7, sp, #0
  return uwTick;
 80012dc:	4b03      	ldr	r3, [pc, #12]	@ (80012ec <HAL_GetTick+0x14>)
 80012de:	681b      	ldr	r3, [r3, #0]
}
 80012e0:	4618      	mov	r0, r3
 80012e2:	46bd      	mov	sp, r7
 80012e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012e8:	4770      	bx	lr
 80012ea:	bf00      	nop
 80012ec:	20000258 	.word	0x20000258

080012f0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80012f0:	b580      	push	{r7, lr}
 80012f2:	b084      	sub	sp, #16
 80012f4:	af00      	add	r7, sp, #0
 80012f6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80012f8:	f7ff ffee 	bl	80012d8 <HAL_GetTick>
 80012fc:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80012fe:	687b      	ldr	r3, [r7, #4]
 8001300:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001302:	68fb      	ldr	r3, [r7, #12]
 8001304:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8001308:	d005      	beq.n	8001316 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800130a:	4b0a      	ldr	r3, [pc, #40]	@ (8001334 <HAL_Delay+0x44>)
 800130c:	781b      	ldrb	r3, [r3, #0]
 800130e:	461a      	mov	r2, r3
 8001310:	68fb      	ldr	r3, [r7, #12]
 8001312:	4413      	add	r3, r2
 8001314:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001316:	bf00      	nop
 8001318:	f7ff ffde 	bl	80012d8 <HAL_GetTick>
 800131c:	4602      	mov	r2, r0
 800131e:	68bb      	ldr	r3, [r7, #8]
 8001320:	1ad3      	subs	r3, r2, r3
 8001322:	68fa      	ldr	r2, [r7, #12]
 8001324:	429a      	cmp	r2, r3
 8001326:	d8f7      	bhi.n	8001318 <HAL_Delay+0x28>
  {
  }
}
 8001328:	bf00      	nop
 800132a:	bf00      	nop
 800132c:	3710      	adds	r7, #16
 800132e:	46bd      	mov	sp, r7
 8001330:	bd80      	pop	{r7, pc}
 8001332:	bf00      	nop
 8001334:	20000008 	.word	0x20000008

08001338 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001338:	b480      	push	{r7}
 800133a:	b085      	sub	sp, #20
 800133c:	af00      	add	r7, sp, #0
 800133e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001340:	687b      	ldr	r3, [r7, #4]
 8001342:	f003 0307 	and.w	r3, r3, #7
 8001346:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001348:	4b0b      	ldr	r3, [pc, #44]	@ (8001378 <__NVIC_SetPriorityGrouping+0x40>)
 800134a:	68db      	ldr	r3, [r3, #12]
 800134c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800134e:	68ba      	ldr	r2, [r7, #8]
 8001350:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001354:	4013      	ands	r3, r2
 8001356:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001358:	68fb      	ldr	r3, [r7, #12]
 800135a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800135c:	68bb      	ldr	r3, [r7, #8]
 800135e:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8001360:	4b06      	ldr	r3, [pc, #24]	@ (800137c <__NVIC_SetPriorityGrouping+0x44>)
 8001362:	4313      	orrs	r3, r2
 8001364:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001366:	4a04      	ldr	r2, [pc, #16]	@ (8001378 <__NVIC_SetPriorityGrouping+0x40>)
 8001368:	68bb      	ldr	r3, [r7, #8]
 800136a:	60d3      	str	r3, [r2, #12]
}
 800136c:	bf00      	nop
 800136e:	3714      	adds	r7, #20
 8001370:	46bd      	mov	sp, r7
 8001372:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001376:	4770      	bx	lr
 8001378:	e000ed00 	.word	0xe000ed00
 800137c:	05fa0000 	.word	0x05fa0000

08001380 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001380:	b480      	push	{r7}
 8001382:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001384:	4b04      	ldr	r3, [pc, #16]	@ (8001398 <__NVIC_GetPriorityGrouping+0x18>)
 8001386:	68db      	ldr	r3, [r3, #12]
 8001388:	0a1b      	lsrs	r3, r3, #8
 800138a:	f003 0307 	and.w	r3, r3, #7
}
 800138e:	4618      	mov	r0, r3
 8001390:	46bd      	mov	sp, r7
 8001392:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001396:	4770      	bx	lr
 8001398:	e000ed00 	.word	0xe000ed00

0800139c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800139c:	b480      	push	{r7}
 800139e:	b083      	sub	sp, #12
 80013a0:	af00      	add	r7, sp, #0
 80013a2:	4603      	mov	r3, r0
 80013a4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80013a6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80013aa:	2b00      	cmp	r3, #0
 80013ac:	db0b      	blt.n	80013c6 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80013ae:	79fb      	ldrb	r3, [r7, #7]
 80013b0:	f003 021f 	and.w	r2, r3, #31
 80013b4:	4907      	ldr	r1, [pc, #28]	@ (80013d4 <__NVIC_EnableIRQ+0x38>)
 80013b6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80013ba:	095b      	lsrs	r3, r3, #5
 80013bc:	2001      	movs	r0, #1
 80013be:	fa00 f202 	lsl.w	r2, r0, r2
 80013c2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80013c6:	bf00      	nop
 80013c8:	370c      	adds	r7, #12
 80013ca:	46bd      	mov	sp, r7
 80013cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013d0:	4770      	bx	lr
 80013d2:	bf00      	nop
 80013d4:	e000e100 	.word	0xe000e100

080013d8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80013d8:	b480      	push	{r7}
 80013da:	b083      	sub	sp, #12
 80013dc:	af00      	add	r7, sp, #0
 80013de:	4603      	mov	r3, r0
 80013e0:	6039      	str	r1, [r7, #0]
 80013e2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80013e4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80013e8:	2b00      	cmp	r3, #0
 80013ea:	db0a      	blt.n	8001402 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80013ec:	683b      	ldr	r3, [r7, #0]
 80013ee:	b2da      	uxtb	r2, r3
 80013f0:	490c      	ldr	r1, [pc, #48]	@ (8001424 <__NVIC_SetPriority+0x4c>)
 80013f2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80013f6:	0112      	lsls	r2, r2, #4
 80013f8:	b2d2      	uxtb	r2, r2
 80013fa:	440b      	add	r3, r1
 80013fc:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001400:	e00a      	b.n	8001418 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001402:	683b      	ldr	r3, [r7, #0]
 8001404:	b2da      	uxtb	r2, r3
 8001406:	4908      	ldr	r1, [pc, #32]	@ (8001428 <__NVIC_SetPriority+0x50>)
 8001408:	79fb      	ldrb	r3, [r7, #7]
 800140a:	f003 030f 	and.w	r3, r3, #15
 800140e:	3b04      	subs	r3, #4
 8001410:	0112      	lsls	r2, r2, #4
 8001412:	b2d2      	uxtb	r2, r2
 8001414:	440b      	add	r3, r1
 8001416:	761a      	strb	r2, [r3, #24]
}
 8001418:	bf00      	nop
 800141a:	370c      	adds	r7, #12
 800141c:	46bd      	mov	sp, r7
 800141e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001422:	4770      	bx	lr
 8001424:	e000e100 	.word	0xe000e100
 8001428:	e000ed00 	.word	0xe000ed00

0800142c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800142c:	b480      	push	{r7}
 800142e:	b089      	sub	sp, #36	@ 0x24
 8001430:	af00      	add	r7, sp, #0
 8001432:	60f8      	str	r0, [r7, #12]
 8001434:	60b9      	str	r1, [r7, #8]
 8001436:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001438:	68fb      	ldr	r3, [r7, #12]
 800143a:	f003 0307 	and.w	r3, r3, #7
 800143e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001440:	69fb      	ldr	r3, [r7, #28]
 8001442:	f1c3 0307 	rsb	r3, r3, #7
 8001446:	2b04      	cmp	r3, #4
 8001448:	bf28      	it	cs
 800144a:	2304      	movcs	r3, #4
 800144c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800144e:	69fb      	ldr	r3, [r7, #28]
 8001450:	3304      	adds	r3, #4
 8001452:	2b06      	cmp	r3, #6
 8001454:	d902      	bls.n	800145c <NVIC_EncodePriority+0x30>
 8001456:	69fb      	ldr	r3, [r7, #28]
 8001458:	3b03      	subs	r3, #3
 800145a:	e000      	b.n	800145e <NVIC_EncodePriority+0x32>
 800145c:	2300      	movs	r3, #0
 800145e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001460:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001464:	69bb      	ldr	r3, [r7, #24]
 8001466:	fa02 f303 	lsl.w	r3, r2, r3
 800146a:	43da      	mvns	r2, r3
 800146c:	68bb      	ldr	r3, [r7, #8]
 800146e:	401a      	ands	r2, r3
 8001470:	697b      	ldr	r3, [r7, #20]
 8001472:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001474:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8001478:	697b      	ldr	r3, [r7, #20]
 800147a:	fa01 f303 	lsl.w	r3, r1, r3
 800147e:	43d9      	mvns	r1, r3
 8001480:	687b      	ldr	r3, [r7, #4]
 8001482:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001484:	4313      	orrs	r3, r2
         );
}
 8001486:	4618      	mov	r0, r3
 8001488:	3724      	adds	r7, #36	@ 0x24
 800148a:	46bd      	mov	sp, r7
 800148c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001490:	4770      	bx	lr
	...

08001494 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001494:	b580      	push	{r7, lr}
 8001496:	b082      	sub	sp, #8
 8001498:	af00      	add	r7, sp, #0
 800149a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800149c:	687b      	ldr	r3, [r7, #4]
 800149e:	3b01      	subs	r3, #1
 80014a0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80014a4:	d301      	bcc.n	80014aa <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80014a6:	2301      	movs	r3, #1
 80014a8:	e00f      	b.n	80014ca <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80014aa:	4a0a      	ldr	r2, [pc, #40]	@ (80014d4 <SysTick_Config+0x40>)
 80014ac:	687b      	ldr	r3, [r7, #4]
 80014ae:	3b01      	subs	r3, #1
 80014b0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80014b2:	210f      	movs	r1, #15
 80014b4:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80014b8:	f7ff ff8e 	bl	80013d8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80014bc:	4b05      	ldr	r3, [pc, #20]	@ (80014d4 <SysTick_Config+0x40>)
 80014be:	2200      	movs	r2, #0
 80014c0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80014c2:	4b04      	ldr	r3, [pc, #16]	@ (80014d4 <SysTick_Config+0x40>)
 80014c4:	2207      	movs	r2, #7
 80014c6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80014c8:	2300      	movs	r3, #0
}
 80014ca:	4618      	mov	r0, r3
 80014cc:	3708      	adds	r7, #8
 80014ce:	46bd      	mov	sp, r7
 80014d0:	bd80      	pop	{r7, pc}
 80014d2:	bf00      	nop
 80014d4:	e000e010 	.word	0xe000e010

080014d8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80014d8:	b580      	push	{r7, lr}
 80014da:	b082      	sub	sp, #8
 80014dc:	af00      	add	r7, sp, #0
 80014de:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80014e0:	6878      	ldr	r0, [r7, #4]
 80014e2:	f7ff ff29 	bl	8001338 <__NVIC_SetPriorityGrouping>
}
 80014e6:	bf00      	nop
 80014e8:	3708      	adds	r7, #8
 80014ea:	46bd      	mov	sp, r7
 80014ec:	bd80      	pop	{r7, pc}

080014ee <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80014ee:	b580      	push	{r7, lr}
 80014f0:	b086      	sub	sp, #24
 80014f2:	af00      	add	r7, sp, #0
 80014f4:	4603      	mov	r3, r0
 80014f6:	60b9      	str	r1, [r7, #8]
 80014f8:	607a      	str	r2, [r7, #4]
 80014fa:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80014fc:	2300      	movs	r3, #0
 80014fe:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001500:	f7ff ff3e 	bl	8001380 <__NVIC_GetPriorityGrouping>
 8001504:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001506:	687a      	ldr	r2, [r7, #4]
 8001508:	68b9      	ldr	r1, [r7, #8]
 800150a:	6978      	ldr	r0, [r7, #20]
 800150c:	f7ff ff8e 	bl	800142c <NVIC_EncodePriority>
 8001510:	4602      	mov	r2, r0
 8001512:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001516:	4611      	mov	r1, r2
 8001518:	4618      	mov	r0, r3
 800151a:	f7ff ff5d 	bl	80013d8 <__NVIC_SetPriority>
}
 800151e:	bf00      	nop
 8001520:	3718      	adds	r7, #24
 8001522:	46bd      	mov	sp, r7
 8001524:	bd80      	pop	{r7, pc}

08001526 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001526:	b580      	push	{r7, lr}
 8001528:	b082      	sub	sp, #8
 800152a:	af00      	add	r7, sp, #0
 800152c:	4603      	mov	r3, r0
 800152e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001530:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001534:	4618      	mov	r0, r3
 8001536:	f7ff ff31 	bl	800139c <__NVIC_EnableIRQ>
}
 800153a:	bf00      	nop
 800153c:	3708      	adds	r7, #8
 800153e:	46bd      	mov	sp, r7
 8001540:	bd80      	pop	{r7, pc}

08001542 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001542:	b580      	push	{r7, lr}
 8001544:	b082      	sub	sp, #8
 8001546:	af00      	add	r7, sp, #0
 8001548:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800154a:	6878      	ldr	r0, [r7, #4]
 800154c:	f7ff ffa2 	bl	8001494 <SysTick_Config>
 8001550:	4603      	mov	r3, r0
}
 8001552:	4618      	mov	r0, r3
 8001554:	3708      	adds	r7, #8
 8001556:	46bd      	mov	sp, r7
 8001558:	bd80      	pop	{r7, pc}
	...

0800155c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800155c:	b480      	push	{r7}
 800155e:	b089      	sub	sp, #36	@ 0x24
 8001560:	af00      	add	r7, sp, #0
 8001562:	6078      	str	r0, [r7, #4]
 8001564:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8001566:	2300      	movs	r3, #0
 8001568:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 800156a:	2300      	movs	r3, #0
 800156c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 800156e:	2300      	movs	r3, #0
 8001570:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 8001572:	2300      	movs	r3, #0
 8001574:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for (position = 0; position < GPIO_NUMBER; position++)
 8001576:	2300      	movs	r3, #0
 8001578:	61fb      	str	r3, [r7, #28]
 800157a:	e169      	b.n	8001850 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 800157c:	2201      	movs	r2, #1
 800157e:	69fb      	ldr	r3, [r7, #28]
 8001580:	fa02 f303 	lsl.w	r3, r2, r3
 8001584:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001586:	683b      	ldr	r3, [r7, #0]
 8001588:	681b      	ldr	r3, [r3, #0]
 800158a:	697a      	ldr	r2, [r7, #20]
 800158c:	4013      	ands	r3, r2
 800158e:	613b      	str	r3, [r7, #16]

    if (iocurrent == ioposition)
 8001590:	693a      	ldr	r2, [r7, #16]
 8001592:	697b      	ldr	r3, [r7, #20]
 8001594:	429a      	cmp	r2, r3
 8001596:	f040 8158 	bne.w	800184a <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800159a:	683b      	ldr	r3, [r7, #0]
 800159c:	685b      	ldr	r3, [r3, #4]
 800159e:	f003 0303 	and.w	r3, r3, #3
 80015a2:	2b01      	cmp	r3, #1
 80015a4:	d005      	beq.n	80015b2 <HAL_GPIO_Init+0x56>
 80015a6:	683b      	ldr	r3, [r7, #0]
 80015a8:	685b      	ldr	r3, [r3, #4]
 80015aa:	f003 0303 	and.w	r3, r3, #3
 80015ae:	2b02      	cmp	r3, #2
 80015b0:	d130      	bne.n	8001614 <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80015b2:	687b      	ldr	r3, [r7, #4]
 80015b4:	689b      	ldr	r3, [r3, #8]
 80015b6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 80015b8:	69fb      	ldr	r3, [r7, #28]
 80015ba:	005b      	lsls	r3, r3, #1
 80015bc:	2203      	movs	r2, #3
 80015be:	fa02 f303 	lsl.w	r3, r2, r3
 80015c2:	43db      	mvns	r3, r3
 80015c4:	69ba      	ldr	r2, [r7, #24]
 80015c6:	4013      	ands	r3, r2
 80015c8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 80015ca:	683b      	ldr	r3, [r7, #0]
 80015cc:	68da      	ldr	r2, [r3, #12]
 80015ce:	69fb      	ldr	r3, [r7, #28]
 80015d0:	005b      	lsls	r3, r3, #1
 80015d2:	fa02 f303 	lsl.w	r3, r2, r3
 80015d6:	69ba      	ldr	r2, [r7, #24]
 80015d8:	4313      	orrs	r3, r2
 80015da:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80015dc:	687b      	ldr	r3, [r7, #4]
 80015de:	69ba      	ldr	r2, [r7, #24]
 80015e0:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80015e2:	687b      	ldr	r3, [r7, #4]
 80015e4:	685b      	ldr	r3, [r3, #4]
 80015e6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80015e8:	2201      	movs	r2, #1
 80015ea:	69fb      	ldr	r3, [r7, #28]
 80015ec:	fa02 f303 	lsl.w	r3, r2, r3
 80015f0:	43db      	mvns	r3, r3
 80015f2:	69ba      	ldr	r2, [r7, #24]
 80015f4:	4013      	ands	r3, r2
 80015f6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80015f8:	683b      	ldr	r3, [r7, #0]
 80015fa:	685b      	ldr	r3, [r3, #4]
 80015fc:	091b      	lsrs	r3, r3, #4
 80015fe:	f003 0201 	and.w	r2, r3, #1
 8001602:	69fb      	ldr	r3, [r7, #28]
 8001604:	fa02 f303 	lsl.w	r3, r2, r3
 8001608:	69ba      	ldr	r2, [r7, #24]
 800160a:	4313      	orrs	r3, r2
 800160c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800160e:	687b      	ldr	r3, [r7, #4]
 8001610:	69ba      	ldr	r2, [r7, #24]
 8001612:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001614:	683b      	ldr	r3, [r7, #0]
 8001616:	685b      	ldr	r3, [r3, #4]
 8001618:	f003 0303 	and.w	r3, r3, #3
 800161c:	2b03      	cmp	r3, #3
 800161e:	d017      	beq.n	8001650 <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001620:	687b      	ldr	r3, [r7, #4]
 8001622:	68db      	ldr	r3, [r3, #12]
 8001624:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8001626:	69fb      	ldr	r3, [r7, #28]
 8001628:	005b      	lsls	r3, r3, #1
 800162a:	2203      	movs	r2, #3
 800162c:	fa02 f303 	lsl.w	r3, r2, r3
 8001630:	43db      	mvns	r3, r3
 8001632:	69ba      	ldr	r2, [r7, #24]
 8001634:	4013      	ands	r3, r2
 8001636:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 8001638:	683b      	ldr	r3, [r7, #0]
 800163a:	689a      	ldr	r2, [r3, #8]
 800163c:	69fb      	ldr	r3, [r7, #28]
 800163e:	005b      	lsls	r3, r3, #1
 8001640:	fa02 f303 	lsl.w	r3, r2, r3
 8001644:	69ba      	ldr	r2, [r7, #24]
 8001646:	4313      	orrs	r3, r2
 8001648:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800164a:	687b      	ldr	r3, [r7, #4]
 800164c:	69ba      	ldr	r2, [r7, #24]
 800164e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001650:	683b      	ldr	r3, [r7, #0]
 8001652:	685b      	ldr	r3, [r3, #4]
 8001654:	f003 0303 	and.w	r3, r3, #3
 8001658:	2b02      	cmp	r3, #2
 800165a:	d123      	bne.n	80016a4 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 800165c:	69fb      	ldr	r3, [r7, #28]
 800165e:	08da      	lsrs	r2, r3, #3
 8001660:	687b      	ldr	r3, [r7, #4]
 8001662:	3208      	adds	r2, #8
 8001664:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001668:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 800166a:	69fb      	ldr	r3, [r7, #28]
 800166c:	f003 0307 	and.w	r3, r3, #7
 8001670:	009b      	lsls	r3, r3, #2
 8001672:	220f      	movs	r2, #15
 8001674:	fa02 f303 	lsl.w	r3, r2, r3
 8001678:	43db      	mvns	r3, r3
 800167a:	69ba      	ldr	r2, [r7, #24]
 800167c:	4013      	ands	r3, r2
 800167e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8001680:	683b      	ldr	r3, [r7, #0]
 8001682:	691a      	ldr	r2, [r3, #16]
 8001684:	69fb      	ldr	r3, [r7, #28]
 8001686:	f003 0307 	and.w	r3, r3, #7
 800168a:	009b      	lsls	r3, r3, #2
 800168c:	fa02 f303 	lsl.w	r3, r2, r3
 8001690:	69ba      	ldr	r2, [r7, #24]
 8001692:	4313      	orrs	r3, r2
 8001694:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 8001696:	69fb      	ldr	r3, [r7, #28]
 8001698:	08da      	lsrs	r2, r3, #3
 800169a:	687b      	ldr	r3, [r7, #4]
 800169c:	3208      	adds	r2, #8
 800169e:	69b9      	ldr	r1, [r7, #24]
 80016a0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80016a4:	687b      	ldr	r3, [r7, #4]
 80016a6:	681b      	ldr	r3, [r3, #0]
 80016a8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 80016aa:	69fb      	ldr	r3, [r7, #28]
 80016ac:	005b      	lsls	r3, r3, #1
 80016ae:	2203      	movs	r2, #3
 80016b0:	fa02 f303 	lsl.w	r3, r2, r3
 80016b4:	43db      	mvns	r3, r3
 80016b6:	69ba      	ldr	r2, [r7, #24]
 80016b8:	4013      	ands	r3, r2
 80016ba:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 80016bc:	683b      	ldr	r3, [r7, #0]
 80016be:	685b      	ldr	r3, [r3, #4]
 80016c0:	f003 0203 	and.w	r2, r3, #3
 80016c4:	69fb      	ldr	r3, [r7, #28]
 80016c6:	005b      	lsls	r3, r3, #1
 80016c8:	fa02 f303 	lsl.w	r3, r2, r3
 80016cc:	69ba      	ldr	r2, [r7, #24]
 80016ce:	4313      	orrs	r3, r2
 80016d0:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80016d2:	687b      	ldr	r3, [r7, #4]
 80016d4:	69ba      	ldr	r2, [r7, #24]
 80016d6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80016d8:	683b      	ldr	r3, [r7, #0]
 80016da:	685b      	ldr	r3, [r3, #4]
 80016dc:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80016e0:	2b00      	cmp	r3, #0
 80016e2:	f000 80b2 	beq.w	800184a <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80016e6:	4b60      	ldr	r3, [pc, #384]	@ (8001868 <HAL_GPIO_Init+0x30c>)
 80016e8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80016ea:	4a5f      	ldr	r2, [pc, #380]	@ (8001868 <HAL_GPIO_Init+0x30c>)
 80016ec:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80016f0:	6453      	str	r3, [r2, #68]	@ 0x44
 80016f2:	4b5d      	ldr	r3, [pc, #372]	@ (8001868 <HAL_GPIO_Init+0x30c>)
 80016f4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80016f6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80016fa:	60fb      	str	r3, [r7, #12]
 80016fc:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 80016fe:	4a5b      	ldr	r2, [pc, #364]	@ (800186c <HAL_GPIO_Init+0x310>)
 8001700:	69fb      	ldr	r3, [r7, #28]
 8001702:	089b      	lsrs	r3, r3, #2
 8001704:	3302      	adds	r3, #2
 8001706:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800170a:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 800170c:	69fb      	ldr	r3, [r7, #28]
 800170e:	f003 0303 	and.w	r3, r3, #3
 8001712:	009b      	lsls	r3, r3, #2
 8001714:	220f      	movs	r2, #15
 8001716:	fa02 f303 	lsl.w	r3, r2, r3
 800171a:	43db      	mvns	r3, r3
 800171c:	69ba      	ldr	r2, [r7, #24]
 800171e:	4013      	ands	r3, r2
 8001720:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8001722:	687b      	ldr	r3, [r7, #4]
 8001724:	4a52      	ldr	r2, [pc, #328]	@ (8001870 <HAL_GPIO_Init+0x314>)
 8001726:	4293      	cmp	r3, r2
 8001728:	d02b      	beq.n	8001782 <HAL_GPIO_Init+0x226>
 800172a:	687b      	ldr	r3, [r7, #4]
 800172c:	4a51      	ldr	r2, [pc, #324]	@ (8001874 <HAL_GPIO_Init+0x318>)
 800172e:	4293      	cmp	r3, r2
 8001730:	d025      	beq.n	800177e <HAL_GPIO_Init+0x222>
 8001732:	687b      	ldr	r3, [r7, #4]
 8001734:	4a50      	ldr	r2, [pc, #320]	@ (8001878 <HAL_GPIO_Init+0x31c>)
 8001736:	4293      	cmp	r3, r2
 8001738:	d01f      	beq.n	800177a <HAL_GPIO_Init+0x21e>
 800173a:	687b      	ldr	r3, [r7, #4]
 800173c:	4a4f      	ldr	r2, [pc, #316]	@ (800187c <HAL_GPIO_Init+0x320>)
 800173e:	4293      	cmp	r3, r2
 8001740:	d019      	beq.n	8001776 <HAL_GPIO_Init+0x21a>
 8001742:	687b      	ldr	r3, [r7, #4]
 8001744:	4a4e      	ldr	r2, [pc, #312]	@ (8001880 <HAL_GPIO_Init+0x324>)
 8001746:	4293      	cmp	r3, r2
 8001748:	d013      	beq.n	8001772 <HAL_GPIO_Init+0x216>
 800174a:	687b      	ldr	r3, [r7, #4]
 800174c:	4a4d      	ldr	r2, [pc, #308]	@ (8001884 <HAL_GPIO_Init+0x328>)
 800174e:	4293      	cmp	r3, r2
 8001750:	d00d      	beq.n	800176e <HAL_GPIO_Init+0x212>
 8001752:	687b      	ldr	r3, [r7, #4]
 8001754:	4a4c      	ldr	r2, [pc, #304]	@ (8001888 <HAL_GPIO_Init+0x32c>)
 8001756:	4293      	cmp	r3, r2
 8001758:	d007      	beq.n	800176a <HAL_GPIO_Init+0x20e>
 800175a:	687b      	ldr	r3, [r7, #4]
 800175c:	4a4b      	ldr	r2, [pc, #300]	@ (800188c <HAL_GPIO_Init+0x330>)
 800175e:	4293      	cmp	r3, r2
 8001760:	d101      	bne.n	8001766 <HAL_GPIO_Init+0x20a>
 8001762:	2307      	movs	r3, #7
 8001764:	e00e      	b.n	8001784 <HAL_GPIO_Init+0x228>
 8001766:	2308      	movs	r3, #8
 8001768:	e00c      	b.n	8001784 <HAL_GPIO_Init+0x228>
 800176a:	2306      	movs	r3, #6
 800176c:	e00a      	b.n	8001784 <HAL_GPIO_Init+0x228>
 800176e:	2305      	movs	r3, #5
 8001770:	e008      	b.n	8001784 <HAL_GPIO_Init+0x228>
 8001772:	2304      	movs	r3, #4
 8001774:	e006      	b.n	8001784 <HAL_GPIO_Init+0x228>
 8001776:	2303      	movs	r3, #3
 8001778:	e004      	b.n	8001784 <HAL_GPIO_Init+0x228>
 800177a:	2302      	movs	r3, #2
 800177c:	e002      	b.n	8001784 <HAL_GPIO_Init+0x228>
 800177e:	2301      	movs	r3, #1
 8001780:	e000      	b.n	8001784 <HAL_GPIO_Init+0x228>
 8001782:	2300      	movs	r3, #0
 8001784:	69fa      	ldr	r2, [r7, #28]
 8001786:	f002 0203 	and.w	r2, r2, #3
 800178a:	0092      	lsls	r2, r2, #2
 800178c:	4093      	lsls	r3, r2
 800178e:	69ba      	ldr	r2, [r7, #24]
 8001790:	4313      	orrs	r3, r2
 8001792:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8001794:	4935      	ldr	r1, [pc, #212]	@ (800186c <HAL_GPIO_Init+0x310>)
 8001796:	69fb      	ldr	r3, [r7, #28]
 8001798:	089b      	lsrs	r3, r3, #2
 800179a:	3302      	adds	r3, #2
 800179c:	69ba      	ldr	r2, [r7, #24]
 800179e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80017a2:	4b3b      	ldr	r3, [pc, #236]	@ (8001890 <HAL_GPIO_Init+0x334>)
 80017a4:	689b      	ldr	r3, [r3, #8]
 80017a6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80017a8:	693b      	ldr	r3, [r7, #16]
 80017aa:	43db      	mvns	r3, r3
 80017ac:	69ba      	ldr	r2, [r7, #24]
 80017ae:	4013      	ands	r3, r2
 80017b0:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80017b2:	683b      	ldr	r3, [r7, #0]
 80017b4:	685b      	ldr	r3, [r3, #4]
 80017b6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80017ba:	2b00      	cmp	r3, #0
 80017bc:	d003      	beq.n	80017c6 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 80017be:	69ba      	ldr	r2, [r7, #24]
 80017c0:	693b      	ldr	r3, [r7, #16]
 80017c2:	4313      	orrs	r3, r2
 80017c4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80017c6:	4a32      	ldr	r2, [pc, #200]	@ (8001890 <HAL_GPIO_Init+0x334>)
 80017c8:	69bb      	ldr	r3, [r7, #24]
 80017ca:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80017cc:	4b30      	ldr	r3, [pc, #192]	@ (8001890 <HAL_GPIO_Init+0x334>)
 80017ce:	68db      	ldr	r3, [r3, #12]
 80017d0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80017d2:	693b      	ldr	r3, [r7, #16]
 80017d4:	43db      	mvns	r3, r3
 80017d6:	69ba      	ldr	r2, [r7, #24]
 80017d8:	4013      	ands	r3, r2
 80017da:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80017dc:	683b      	ldr	r3, [r7, #0]
 80017de:	685b      	ldr	r3, [r3, #4]
 80017e0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80017e4:	2b00      	cmp	r3, #0
 80017e6:	d003      	beq.n	80017f0 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 80017e8:	69ba      	ldr	r2, [r7, #24]
 80017ea:	693b      	ldr	r3, [r7, #16]
 80017ec:	4313      	orrs	r3, r2
 80017ee:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80017f0:	4a27      	ldr	r2, [pc, #156]	@ (8001890 <HAL_GPIO_Init+0x334>)
 80017f2:	69bb      	ldr	r3, [r7, #24]
 80017f4:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80017f6:	4b26      	ldr	r3, [pc, #152]	@ (8001890 <HAL_GPIO_Init+0x334>)
 80017f8:	685b      	ldr	r3, [r3, #4]
 80017fa:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80017fc:	693b      	ldr	r3, [r7, #16]
 80017fe:	43db      	mvns	r3, r3
 8001800:	69ba      	ldr	r2, [r7, #24]
 8001802:	4013      	ands	r3, r2
 8001804:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001806:	683b      	ldr	r3, [r7, #0]
 8001808:	685b      	ldr	r3, [r3, #4]
 800180a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800180e:	2b00      	cmp	r3, #0
 8001810:	d003      	beq.n	800181a <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8001812:	69ba      	ldr	r2, [r7, #24]
 8001814:	693b      	ldr	r3, [r7, #16]
 8001816:	4313      	orrs	r3, r2
 8001818:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800181a:	4a1d      	ldr	r2, [pc, #116]	@ (8001890 <HAL_GPIO_Init+0x334>)
 800181c:	69bb      	ldr	r3, [r7, #24]
 800181e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001820:	4b1b      	ldr	r3, [pc, #108]	@ (8001890 <HAL_GPIO_Init+0x334>)
 8001822:	681b      	ldr	r3, [r3, #0]
 8001824:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001826:	693b      	ldr	r3, [r7, #16]
 8001828:	43db      	mvns	r3, r3
 800182a:	69ba      	ldr	r2, [r7, #24]
 800182c:	4013      	ands	r3, r2
 800182e:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001830:	683b      	ldr	r3, [r7, #0]
 8001832:	685b      	ldr	r3, [r3, #4]
 8001834:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001838:	2b00      	cmp	r3, #0
 800183a:	d003      	beq.n	8001844 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 800183c:	69ba      	ldr	r2, [r7, #24]
 800183e:	693b      	ldr	r3, [r7, #16]
 8001840:	4313      	orrs	r3, r2
 8001842:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001844:	4a12      	ldr	r2, [pc, #72]	@ (8001890 <HAL_GPIO_Init+0x334>)
 8001846:	69bb      	ldr	r3, [r7, #24]
 8001848:	6013      	str	r3, [r2, #0]
  for (position = 0; position < GPIO_NUMBER; position++)
 800184a:	69fb      	ldr	r3, [r7, #28]
 800184c:	3301      	adds	r3, #1
 800184e:	61fb      	str	r3, [r7, #28]
 8001850:	69fb      	ldr	r3, [r7, #28]
 8001852:	2b0f      	cmp	r3, #15
 8001854:	f67f ae92 	bls.w	800157c <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 8001858:	bf00      	nop
 800185a:	bf00      	nop
 800185c:	3724      	adds	r7, #36	@ 0x24
 800185e:	46bd      	mov	sp, r7
 8001860:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001864:	4770      	bx	lr
 8001866:	bf00      	nop
 8001868:	40023800 	.word	0x40023800
 800186c:	40013800 	.word	0x40013800
 8001870:	40020000 	.word	0x40020000
 8001874:	40020400 	.word	0x40020400
 8001878:	40020800 	.word	0x40020800
 800187c:	40020c00 	.word	0x40020c00
 8001880:	40021000 	.word	0x40021000
 8001884:	40021400 	.word	0x40021400
 8001888:	40021800 	.word	0x40021800
 800188c:	40021c00 	.word	0x40021c00
 8001890:	40013c00 	.word	0x40013c00

08001894 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001894:	b480      	push	{r7}
 8001896:	b083      	sub	sp, #12
 8001898:	af00      	add	r7, sp, #0
 800189a:	6078      	str	r0, [r7, #4]
 800189c:	460b      	mov	r3, r1
 800189e:	807b      	strh	r3, [r7, #2]
 80018a0:	4613      	mov	r3, r2
 80018a2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80018a4:	787b      	ldrb	r3, [r7, #1]
 80018a6:	2b00      	cmp	r3, #0
 80018a8:	d003      	beq.n	80018b2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80018aa:	887a      	ldrh	r2, [r7, #2]
 80018ac:	687b      	ldr	r3, [r7, #4]
 80018ae:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 80018b0:	e003      	b.n	80018ba <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 80018b2:	887b      	ldrh	r3, [r7, #2]
 80018b4:	041a      	lsls	r2, r3, #16
 80018b6:	687b      	ldr	r3, [r7, #4]
 80018b8:	619a      	str	r2, [r3, #24]
}
 80018ba:	bf00      	nop
 80018bc:	370c      	adds	r7, #12
 80018be:	46bd      	mov	sp, r7
 80018c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018c4:	4770      	bx	lr
	...

080018c8 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80018c8:	b580      	push	{r7, lr}
 80018ca:	b082      	sub	sp, #8
 80018cc:	af00      	add	r7, sp, #0
 80018ce:	4603      	mov	r3, r0
 80018d0:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 80018d2:	4b08      	ldr	r3, [pc, #32]	@ (80018f4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80018d4:	695a      	ldr	r2, [r3, #20]
 80018d6:	88fb      	ldrh	r3, [r7, #6]
 80018d8:	4013      	ands	r3, r2
 80018da:	2b00      	cmp	r3, #0
 80018dc:	d006      	beq.n	80018ec <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80018de:	4a05      	ldr	r2, [pc, #20]	@ (80018f4 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80018e0:	88fb      	ldrh	r3, [r7, #6]
 80018e2:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 80018e4:	88fb      	ldrh	r3, [r7, #6]
 80018e6:	4618      	mov	r0, r3
 80018e8:	f000 f806 	bl	80018f8 <HAL_GPIO_EXTI_Callback>
  }
}
 80018ec:	bf00      	nop
 80018ee:	3708      	adds	r7, #8
 80018f0:	46bd      	mov	sp, r7
 80018f2:	bd80      	pop	{r7, pc}
 80018f4:	40013c00 	.word	0x40013c00

080018f8 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80018f8:	b480      	push	{r7}
 80018fa:	b083      	sub	sp, #12
 80018fc:	af00      	add	r7, sp, #0
 80018fe:	4603      	mov	r3, r0
 8001900:	80fb      	strh	r3, [r7, #6]
  UNUSED(GPIO_Pin);

  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8001902:	bf00      	nop
 8001904:	370c      	adds	r7, #12
 8001906:	46bd      	mov	sp, r7
 8001908:	f85d 7b04 	ldr.w	r7, [sp], #4
 800190c:	4770      	bx	lr

0800190e <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 800190e:	b580      	push	{r7, lr}
 8001910:	b086      	sub	sp, #24
 8001912:	af02      	add	r7, sp, #8
 8001914:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8001916:	687b      	ldr	r3, [r7, #4]
 8001918:	2b00      	cmp	r3, #0
 800191a:	d101      	bne.n	8001920 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 800191c:	2301      	movs	r3, #1
 800191e:	e108      	b.n	8001b32 <HAL_PCD_Init+0x224>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 8001920:	687b      	ldr	r3, [r7, #4]
 8001922:	681b      	ldr	r3, [r3, #0]
 8001924:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8001926:	687b      	ldr	r3, [r7, #4]
 8001928:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 800192c:	b2db      	uxtb	r3, r3
 800192e:	2b00      	cmp	r3, #0
 8001930:	d106      	bne.n	8001940 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8001932:	687b      	ldr	r3, [r7, #4]
 8001934:	2200      	movs	r2, #0
 8001936:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 800193a:	6878      	ldr	r0, [r7, #4]
 800193c:	f007 f854 	bl	80089e8 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8001940:	687b      	ldr	r3, [r7, #4]
 8001942:	2203      	movs	r2, #3
 8001944:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 8001948:	68bb      	ldr	r3, [r7, #8]
 800194a:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800194e:	d102      	bne.n	8001956 <HAL_PCD_Init+0x48>
  {
    hpcd->Init.dma_enable = 0U;
 8001950:	687b      	ldr	r3, [r7, #4]
 8001952:	2200      	movs	r2, #0
 8001954:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8001956:	687b      	ldr	r3, [r7, #4]
 8001958:	681b      	ldr	r3, [r3, #0]
 800195a:	4618      	mov	r0, r3
 800195c:	f003 fb67 	bl	800502e <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8001960:	687b      	ldr	r3, [r7, #4]
 8001962:	6818      	ldr	r0, [r3, #0]
 8001964:	687b      	ldr	r3, [r7, #4]
 8001966:	7c1a      	ldrb	r2, [r3, #16]
 8001968:	f88d 2000 	strb.w	r2, [sp]
 800196c:	3304      	adds	r3, #4
 800196e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001970:	f003 fa1e 	bl	8004db0 <USB_CoreInit>
 8001974:	4603      	mov	r3, r0
 8001976:	2b00      	cmp	r3, #0
 8001978:	d005      	beq.n	8001986 <HAL_PCD_Init+0x78>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 800197a:	687b      	ldr	r3, [r7, #4]
 800197c:	2202      	movs	r2, #2
 800197e:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8001982:	2301      	movs	r3, #1
 8001984:	e0d5      	b.n	8001b32 <HAL_PCD_Init+0x224>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 8001986:	687b      	ldr	r3, [r7, #4]
 8001988:	681b      	ldr	r3, [r3, #0]
 800198a:	2100      	movs	r1, #0
 800198c:	4618      	mov	r0, r3
 800198e:	f003 fb5f 	bl	8005050 <USB_SetCurrentMode>
 8001992:	4603      	mov	r3, r0
 8001994:	2b00      	cmp	r3, #0
 8001996:	d005      	beq.n	80019a4 <HAL_PCD_Init+0x96>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8001998:	687b      	ldr	r3, [r7, #4]
 800199a:	2202      	movs	r2, #2
 800199c:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 80019a0:	2301      	movs	r3, #1
 80019a2:	e0c6      	b.n	8001b32 <HAL_PCD_Init+0x224>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80019a4:	2300      	movs	r3, #0
 80019a6:	73fb      	strb	r3, [r7, #15]
 80019a8:	e04a      	b.n	8001a40 <HAL_PCD_Init+0x132>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 80019aa:	7bfa      	ldrb	r2, [r7, #15]
 80019ac:	6879      	ldr	r1, [r7, #4]
 80019ae:	4613      	mov	r3, r2
 80019b0:	00db      	lsls	r3, r3, #3
 80019b2:	4413      	add	r3, r2
 80019b4:	009b      	lsls	r3, r3, #2
 80019b6:	440b      	add	r3, r1
 80019b8:	3315      	adds	r3, #21
 80019ba:	2201      	movs	r2, #1
 80019bc:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 80019be:	7bfa      	ldrb	r2, [r7, #15]
 80019c0:	6879      	ldr	r1, [r7, #4]
 80019c2:	4613      	mov	r3, r2
 80019c4:	00db      	lsls	r3, r3, #3
 80019c6:	4413      	add	r3, r2
 80019c8:	009b      	lsls	r3, r3, #2
 80019ca:	440b      	add	r3, r1
 80019cc:	3314      	adds	r3, #20
 80019ce:	7bfa      	ldrb	r2, [r7, #15]
 80019d0:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 80019d2:	7bfa      	ldrb	r2, [r7, #15]
 80019d4:	7bfb      	ldrb	r3, [r7, #15]
 80019d6:	b298      	uxth	r0, r3
 80019d8:	6879      	ldr	r1, [r7, #4]
 80019da:	4613      	mov	r3, r2
 80019dc:	00db      	lsls	r3, r3, #3
 80019de:	4413      	add	r3, r2
 80019e0:	009b      	lsls	r3, r3, #2
 80019e2:	440b      	add	r3, r1
 80019e4:	332e      	adds	r3, #46	@ 0x2e
 80019e6:	4602      	mov	r2, r0
 80019e8:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 80019ea:	7bfa      	ldrb	r2, [r7, #15]
 80019ec:	6879      	ldr	r1, [r7, #4]
 80019ee:	4613      	mov	r3, r2
 80019f0:	00db      	lsls	r3, r3, #3
 80019f2:	4413      	add	r3, r2
 80019f4:	009b      	lsls	r3, r3, #2
 80019f6:	440b      	add	r3, r1
 80019f8:	3318      	adds	r3, #24
 80019fa:	2200      	movs	r2, #0
 80019fc:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 80019fe:	7bfa      	ldrb	r2, [r7, #15]
 8001a00:	6879      	ldr	r1, [r7, #4]
 8001a02:	4613      	mov	r3, r2
 8001a04:	00db      	lsls	r3, r3, #3
 8001a06:	4413      	add	r3, r2
 8001a08:	009b      	lsls	r3, r3, #2
 8001a0a:	440b      	add	r3, r1
 8001a0c:	331c      	adds	r3, #28
 8001a0e:	2200      	movs	r2, #0
 8001a10:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8001a12:	7bfa      	ldrb	r2, [r7, #15]
 8001a14:	6879      	ldr	r1, [r7, #4]
 8001a16:	4613      	mov	r3, r2
 8001a18:	00db      	lsls	r3, r3, #3
 8001a1a:	4413      	add	r3, r2
 8001a1c:	009b      	lsls	r3, r3, #2
 8001a1e:	440b      	add	r3, r1
 8001a20:	3320      	adds	r3, #32
 8001a22:	2200      	movs	r2, #0
 8001a24:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8001a26:	7bfa      	ldrb	r2, [r7, #15]
 8001a28:	6879      	ldr	r1, [r7, #4]
 8001a2a:	4613      	mov	r3, r2
 8001a2c:	00db      	lsls	r3, r3, #3
 8001a2e:	4413      	add	r3, r2
 8001a30:	009b      	lsls	r3, r3, #2
 8001a32:	440b      	add	r3, r1
 8001a34:	3324      	adds	r3, #36	@ 0x24
 8001a36:	2200      	movs	r2, #0
 8001a38:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001a3a:	7bfb      	ldrb	r3, [r7, #15]
 8001a3c:	3301      	adds	r3, #1
 8001a3e:	73fb      	strb	r3, [r7, #15]
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	791b      	ldrb	r3, [r3, #4]
 8001a44:	7bfa      	ldrb	r2, [r7, #15]
 8001a46:	429a      	cmp	r2, r3
 8001a48:	d3af      	bcc.n	80019aa <HAL_PCD_Init+0x9c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001a4a:	2300      	movs	r3, #0
 8001a4c:	73fb      	strb	r3, [r7, #15]
 8001a4e:	e044      	b.n	8001ada <HAL_PCD_Init+0x1cc>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8001a50:	7bfa      	ldrb	r2, [r7, #15]
 8001a52:	6879      	ldr	r1, [r7, #4]
 8001a54:	4613      	mov	r3, r2
 8001a56:	00db      	lsls	r3, r3, #3
 8001a58:	4413      	add	r3, r2
 8001a5a:	009b      	lsls	r3, r3, #2
 8001a5c:	440b      	add	r3, r1
 8001a5e:	f203 2355 	addw	r3, r3, #597	@ 0x255
 8001a62:	2200      	movs	r2, #0
 8001a64:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8001a66:	7bfa      	ldrb	r2, [r7, #15]
 8001a68:	6879      	ldr	r1, [r7, #4]
 8001a6a:	4613      	mov	r3, r2
 8001a6c:	00db      	lsls	r3, r3, #3
 8001a6e:	4413      	add	r3, r2
 8001a70:	009b      	lsls	r3, r3, #2
 8001a72:	440b      	add	r3, r1
 8001a74:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 8001a78:	7bfa      	ldrb	r2, [r7, #15]
 8001a7a:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8001a7c:	7bfa      	ldrb	r2, [r7, #15]
 8001a7e:	6879      	ldr	r1, [r7, #4]
 8001a80:	4613      	mov	r3, r2
 8001a82:	00db      	lsls	r3, r3, #3
 8001a84:	4413      	add	r3, r2
 8001a86:	009b      	lsls	r3, r3, #2
 8001a88:	440b      	add	r3, r1
 8001a8a:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8001a8e:	2200      	movs	r2, #0
 8001a90:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8001a92:	7bfa      	ldrb	r2, [r7, #15]
 8001a94:	6879      	ldr	r1, [r7, #4]
 8001a96:	4613      	mov	r3, r2
 8001a98:	00db      	lsls	r3, r3, #3
 8001a9a:	4413      	add	r3, r2
 8001a9c:	009b      	lsls	r3, r3, #2
 8001a9e:	440b      	add	r3, r1
 8001aa0:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 8001aa4:	2200      	movs	r2, #0
 8001aa6:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8001aa8:	7bfa      	ldrb	r2, [r7, #15]
 8001aaa:	6879      	ldr	r1, [r7, #4]
 8001aac:	4613      	mov	r3, r2
 8001aae:	00db      	lsls	r3, r3, #3
 8001ab0:	4413      	add	r3, r2
 8001ab2:	009b      	lsls	r3, r3, #2
 8001ab4:	440b      	add	r3, r1
 8001ab6:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8001aba:	2200      	movs	r2, #0
 8001abc:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8001abe:	7bfa      	ldrb	r2, [r7, #15]
 8001ac0:	6879      	ldr	r1, [r7, #4]
 8001ac2:	4613      	mov	r3, r2
 8001ac4:	00db      	lsls	r3, r3, #3
 8001ac6:	4413      	add	r3, r2
 8001ac8:	009b      	lsls	r3, r3, #2
 8001aca:	440b      	add	r3, r1
 8001acc:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8001ad0:	2200      	movs	r2, #0
 8001ad2:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001ad4:	7bfb      	ldrb	r3, [r7, #15]
 8001ad6:	3301      	adds	r3, #1
 8001ad8:	73fb      	strb	r3, [r7, #15]
 8001ada:	687b      	ldr	r3, [r7, #4]
 8001adc:	791b      	ldrb	r3, [r3, #4]
 8001ade:	7bfa      	ldrb	r2, [r7, #15]
 8001ae0:	429a      	cmp	r2, r3
 8001ae2:	d3b5      	bcc.n	8001a50 <HAL_PCD_Init+0x142>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8001ae4:	687b      	ldr	r3, [r7, #4]
 8001ae6:	6818      	ldr	r0, [r3, #0]
 8001ae8:	687b      	ldr	r3, [r7, #4]
 8001aea:	7c1a      	ldrb	r2, [r3, #16]
 8001aec:	f88d 2000 	strb.w	r2, [sp]
 8001af0:	3304      	adds	r3, #4
 8001af2:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001af4:	f003 faf8 	bl	80050e8 <USB_DevInit>
 8001af8:	4603      	mov	r3, r0
 8001afa:	2b00      	cmp	r3, #0
 8001afc:	d005      	beq.n	8001b0a <HAL_PCD_Init+0x1fc>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8001afe:	687b      	ldr	r3, [r7, #4]
 8001b00:	2202      	movs	r2, #2
 8001b02:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8001b06:	2301      	movs	r3, #1
 8001b08:	e013      	b.n	8001b32 <HAL_PCD_Init+0x224>
  }

  hpcd->USB_Address = 0U;
 8001b0a:	687b      	ldr	r3, [r7, #4]
 8001b0c:	2200      	movs	r2, #0
 8001b0e:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 8001b10:	687b      	ldr	r3, [r7, #4]
 8001b12:	2201      	movs	r2, #1
 8001b14:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	7b1b      	ldrb	r3, [r3, #12]
 8001b1c:	2b01      	cmp	r3, #1
 8001b1e:	d102      	bne.n	8001b26 <HAL_PCD_Init+0x218>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8001b20:	6878      	ldr	r0, [r7, #4]
 8001b22:	f001 f95b 	bl	8002ddc <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 8001b26:	687b      	ldr	r3, [r7, #4]
 8001b28:	681b      	ldr	r3, [r3, #0]
 8001b2a:	4618      	mov	r0, r3
 8001b2c:	f004 fb4d 	bl	80061ca <USB_DevDisconnect>

  return HAL_OK;
 8001b30:	2300      	movs	r3, #0
}
 8001b32:	4618      	mov	r0, r3
 8001b34:	3710      	adds	r7, #16
 8001b36:	46bd      	mov	sp, r7
 8001b38:	bd80      	pop	{r7, pc}

08001b3a <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8001b3a:	b580      	push	{r7, lr}
 8001b3c:	b082      	sub	sp, #8
 8001b3e:	af00      	add	r7, sp, #0
 8001b40:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hpcd);
 8001b42:	687b      	ldr	r3, [r7, #4]
 8001b44:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8001b48:	2b01      	cmp	r3, #1
 8001b4a:	d101      	bne.n	8001b50 <HAL_PCD_Start+0x16>
 8001b4c:	2302      	movs	r3, #2
 8001b4e:	e012      	b.n	8001b76 <HAL_PCD_Start+0x3c>
 8001b50:	687b      	ldr	r3, [r7, #4]
 8001b52:	2201      	movs	r2, #1
 8001b54:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  __HAL_PCD_ENABLE(hpcd);
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	681b      	ldr	r3, [r3, #0]
 8001b5c:	4618      	mov	r0, r3
 8001b5e:	f003 fa55 	bl	800500c <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8001b62:	687b      	ldr	r3, [r7, #4]
 8001b64:	681b      	ldr	r3, [r3, #0]
 8001b66:	4618      	mov	r0, r3
 8001b68:	f004 fb0e 	bl	8006188 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8001b6c:	687b      	ldr	r3, [r7, #4]
 8001b6e:	2200      	movs	r2, #0
 8001b70:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8001b74:	2300      	movs	r3, #0
}
 8001b76:	4618      	mov	r0, r3
 8001b78:	3708      	adds	r7, #8
 8001b7a:	46bd      	mov	sp, r7
 8001b7c:	bd80      	pop	{r7, pc}

08001b7e <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8001b7e:	b590      	push	{r4, r7, lr}
 8001b80:	b08d      	sub	sp, #52	@ 0x34
 8001b82:	af00      	add	r7, sp, #0
 8001b84:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	681b      	ldr	r3, [r3, #0]
 8001b8a:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8001b8c:	6a3b      	ldr	r3, [r7, #32]
 8001b8e:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	681b      	ldr	r3, [r3, #0]
 8001b94:	4618      	mov	r0, r3
 8001b96:	f004 fbcc 	bl	8006332 <USB_GetMode>
 8001b9a:	4603      	mov	r3, r0
 8001b9c:	2b00      	cmp	r3, #0
 8001b9e:	f040 84b9 	bne.w	8002514 <HAL_PCD_IRQHandler+0x996>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 8001ba2:	687b      	ldr	r3, [r7, #4]
 8001ba4:	681b      	ldr	r3, [r3, #0]
 8001ba6:	4618      	mov	r0, r3
 8001ba8:	f004 fb30 	bl	800620c <USB_ReadInterrupts>
 8001bac:	4603      	mov	r3, r0
 8001bae:	2b00      	cmp	r3, #0
 8001bb0:	f000 84af 	beq.w	8002512 <HAL_PCD_IRQHandler+0x994>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 8001bb4:	69fb      	ldr	r3, [r7, #28]
 8001bb6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8001bba:	689b      	ldr	r3, [r3, #8]
 8001bbc:	0a1b      	lsrs	r3, r3, #8
 8001bbe:	f3c3 020d 	ubfx	r2, r3, #0, #14
 8001bc2:	687b      	ldr	r3, [r7, #4]
 8001bc4:	f8c3 24d4 	str.w	r2, [r3, #1236]	@ 0x4d4

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	681b      	ldr	r3, [r3, #0]
 8001bcc:	4618      	mov	r0, r3
 8001bce:	f004 fb1d 	bl	800620c <USB_ReadInterrupts>
 8001bd2:	4603      	mov	r3, r0
 8001bd4:	f003 0302 	and.w	r3, r3, #2
 8001bd8:	2b02      	cmp	r3, #2
 8001bda:	d107      	bne.n	8001bec <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	681b      	ldr	r3, [r3, #0]
 8001be0:	695a      	ldr	r2, [r3, #20]
 8001be2:	687b      	ldr	r3, [r7, #4]
 8001be4:	681b      	ldr	r3, [r3, #0]
 8001be6:	f002 0202 	and.w	r2, r2, #2
 8001bea:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	681b      	ldr	r3, [r3, #0]
 8001bf0:	4618      	mov	r0, r3
 8001bf2:	f004 fb0b 	bl	800620c <USB_ReadInterrupts>
 8001bf6:	4603      	mov	r3, r0
 8001bf8:	f003 0310 	and.w	r3, r3, #16
 8001bfc:	2b10      	cmp	r3, #16
 8001bfe:	d161      	bne.n	8001cc4 <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8001c00:	687b      	ldr	r3, [r7, #4]
 8001c02:	681b      	ldr	r3, [r3, #0]
 8001c04:	699a      	ldr	r2, [r3, #24]
 8001c06:	687b      	ldr	r3, [r7, #4]
 8001c08:	681b      	ldr	r3, [r3, #0]
 8001c0a:	f022 0210 	bic.w	r2, r2, #16
 8001c0e:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 8001c10:	6a3b      	ldr	r3, [r7, #32]
 8001c12:	6a1b      	ldr	r3, [r3, #32]
 8001c14:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 8001c16:	69bb      	ldr	r3, [r7, #24]
 8001c18:	f003 020f 	and.w	r2, r3, #15
 8001c1c:	4613      	mov	r3, r2
 8001c1e:	00db      	lsls	r3, r3, #3
 8001c20:	4413      	add	r3, r2
 8001c22:	009b      	lsls	r3, r3, #2
 8001c24:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8001c28:	687a      	ldr	r2, [r7, #4]
 8001c2a:	4413      	add	r3, r2
 8001c2c:	3304      	adds	r3, #4
 8001c2e:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8001c30:	69bb      	ldr	r3, [r7, #24]
 8001c32:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 8001c36:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8001c3a:	d124      	bne.n	8001c86 <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 8001c3c:	69ba      	ldr	r2, [r7, #24]
 8001c3e:	f647 73f0 	movw	r3, #32752	@ 0x7ff0
 8001c42:	4013      	ands	r3, r2
 8001c44:	2b00      	cmp	r3, #0
 8001c46:	d035      	beq.n	8001cb4 <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8001c48:	697b      	ldr	r3, [r7, #20]
 8001c4a:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 8001c4c:	69bb      	ldr	r3, [r7, #24]
 8001c4e:	091b      	lsrs	r3, r3, #4
 8001c50:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8001c52:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8001c56:	b29b      	uxth	r3, r3
 8001c58:	461a      	mov	r2, r3
 8001c5a:	6a38      	ldr	r0, [r7, #32]
 8001c5c:	f004 f942 	bl	8005ee4 <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8001c60:	697b      	ldr	r3, [r7, #20]
 8001c62:	68da      	ldr	r2, [r3, #12]
 8001c64:	69bb      	ldr	r3, [r7, #24]
 8001c66:	091b      	lsrs	r3, r3, #4
 8001c68:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8001c6c:	441a      	add	r2, r3
 8001c6e:	697b      	ldr	r3, [r7, #20]
 8001c70:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8001c72:	697b      	ldr	r3, [r7, #20]
 8001c74:	695a      	ldr	r2, [r3, #20]
 8001c76:	69bb      	ldr	r3, [r7, #24]
 8001c78:	091b      	lsrs	r3, r3, #4
 8001c7a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8001c7e:	441a      	add	r2, r3
 8001c80:	697b      	ldr	r3, [r7, #20]
 8001c82:	615a      	str	r2, [r3, #20]
 8001c84:	e016      	b.n	8001cb4 <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 8001c86:	69bb      	ldr	r3, [r7, #24]
 8001c88:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 8001c8c:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8001c90:	d110      	bne.n	8001cb4 <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 8001c92:	687b      	ldr	r3, [r7, #4]
 8001c94:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8001c98:	2208      	movs	r2, #8
 8001c9a:	4619      	mov	r1, r3
 8001c9c:	6a38      	ldr	r0, [r7, #32]
 8001c9e:	f004 f921 	bl	8005ee4 <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8001ca2:	697b      	ldr	r3, [r7, #20]
 8001ca4:	695a      	ldr	r2, [r3, #20]
 8001ca6:	69bb      	ldr	r3, [r7, #24]
 8001ca8:	091b      	lsrs	r3, r3, #4
 8001caa:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8001cae:	441a      	add	r2, r3
 8001cb0:	697b      	ldr	r3, [r7, #20]
 8001cb2:	615a      	str	r2, [r3, #20]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	681b      	ldr	r3, [r3, #0]
 8001cb8:	699a      	ldr	r2, [r3, #24]
 8001cba:	687b      	ldr	r3, [r7, #4]
 8001cbc:	681b      	ldr	r3, [r3, #0]
 8001cbe:	f042 0210 	orr.w	r2, r2, #16
 8001cc2:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	681b      	ldr	r3, [r3, #0]
 8001cc8:	4618      	mov	r0, r3
 8001cca:	f004 fa9f 	bl	800620c <USB_ReadInterrupts>
 8001cce:	4603      	mov	r3, r0
 8001cd0:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8001cd4:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8001cd8:	f040 80a7 	bne.w	8001e2a <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 8001cdc:	2300      	movs	r3, #0
 8001cde:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 8001ce0:	687b      	ldr	r3, [r7, #4]
 8001ce2:	681b      	ldr	r3, [r3, #0]
 8001ce4:	4618      	mov	r0, r3
 8001ce6:	f004 faa4 	bl	8006232 <USB_ReadDevAllOutEpInterrupt>
 8001cea:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (ep_intr != 0U)
 8001cec:	e099      	b.n	8001e22 <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 8001cee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001cf0:	f003 0301 	and.w	r3, r3, #1
 8001cf4:	2b00      	cmp	r3, #0
 8001cf6:	f000 808e 	beq.w	8001e16 <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8001cfa:	687b      	ldr	r3, [r7, #4]
 8001cfc:	681b      	ldr	r3, [r3, #0]
 8001cfe:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001d00:	b2d2      	uxtb	r2, r2
 8001d02:	4611      	mov	r1, r2
 8001d04:	4618      	mov	r0, r3
 8001d06:	f004 fac8 	bl	800629a <USB_ReadDevOutEPInterrupt>
 8001d0a:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8001d0c:	693b      	ldr	r3, [r7, #16]
 8001d0e:	f003 0301 	and.w	r3, r3, #1
 8001d12:	2b00      	cmp	r3, #0
 8001d14:	d00c      	beq.n	8001d30 <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 8001d16:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d18:	015a      	lsls	r2, r3, #5
 8001d1a:	69fb      	ldr	r3, [r7, #28]
 8001d1c:	4413      	add	r3, r2
 8001d1e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8001d22:	461a      	mov	r2, r3
 8001d24:	2301      	movs	r3, #1
 8001d26:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 8001d28:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8001d2a:	6878      	ldr	r0, [r7, #4]
 8001d2c:	f000 fed0 	bl	8002ad0 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 8001d30:	693b      	ldr	r3, [r7, #16]
 8001d32:	f003 0308 	and.w	r3, r3, #8
 8001d36:	2b00      	cmp	r3, #0
 8001d38:	d00c      	beq.n	8001d54 <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 8001d3a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d3c:	015a      	lsls	r2, r3, #5
 8001d3e:	69fb      	ldr	r3, [r7, #28]
 8001d40:	4413      	add	r3, r2
 8001d42:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8001d46:	461a      	mov	r2, r3
 8001d48:	2308      	movs	r3, #8
 8001d4a:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 8001d4c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8001d4e:	6878      	ldr	r0, [r7, #4]
 8001d50:	f000 ffa6 	bl	8002ca0 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 8001d54:	693b      	ldr	r3, [r7, #16]
 8001d56:	f003 0310 	and.w	r3, r3, #16
 8001d5a:	2b00      	cmp	r3, #0
 8001d5c:	d008      	beq.n	8001d70 <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 8001d5e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d60:	015a      	lsls	r2, r3, #5
 8001d62:	69fb      	ldr	r3, [r7, #28]
 8001d64:	4413      	add	r3, r2
 8001d66:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8001d6a:	461a      	mov	r2, r3
 8001d6c:	2310      	movs	r3, #16
 8001d6e:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 8001d70:	693b      	ldr	r3, [r7, #16]
 8001d72:	f003 0302 	and.w	r3, r3, #2
 8001d76:	2b00      	cmp	r3, #0
 8001d78:	d030      	beq.n	8001ddc <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 8001d7a:	6a3b      	ldr	r3, [r7, #32]
 8001d7c:	695b      	ldr	r3, [r3, #20]
 8001d7e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001d82:	2b80      	cmp	r3, #128	@ 0x80
 8001d84:	d109      	bne.n	8001d9a <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 8001d86:	69fb      	ldr	r3, [r7, #28]
 8001d88:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8001d8c:	685b      	ldr	r3, [r3, #4]
 8001d8e:	69fa      	ldr	r2, [r7, #28]
 8001d90:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8001d94:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001d98:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 8001d9a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001d9c:	4613      	mov	r3, r2
 8001d9e:	00db      	lsls	r3, r3, #3
 8001da0:	4413      	add	r3, r2
 8001da2:	009b      	lsls	r3, r3, #2
 8001da4:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8001da8:	687a      	ldr	r2, [r7, #4]
 8001daa:	4413      	add	r3, r2
 8001dac:	3304      	adds	r3, #4
 8001dae:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8001db0:	697b      	ldr	r3, [r7, #20]
 8001db2:	78db      	ldrb	r3, [r3, #3]
 8001db4:	2b01      	cmp	r3, #1
 8001db6:	d108      	bne.n	8001dca <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 8001db8:	697b      	ldr	r3, [r7, #20]
 8001dba:	2200      	movs	r2, #0
 8001dbc:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 8001dbe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001dc0:	b2db      	uxtb	r3, r3
 8001dc2:	4619      	mov	r1, r3
 8001dc4:	6878      	ldr	r0, [r7, #4]
 8001dc6:	f006 ff33 	bl	8008c30 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 8001dca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001dcc:	015a      	lsls	r2, r3, #5
 8001dce:	69fb      	ldr	r3, [r7, #28]
 8001dd0:	4413      	add	r3, r2
 8001dd2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8001dd6:	461a      	mov	r2, r3
 8001dd8:	2302      	movs	r3, #2
 8001dda:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8001ddc:	693b      	ldr	r3, [r7, #16]
 8001dde:	f003 0320 	and.w	r3, r3, #32
 8001de2:	2b00      	cmp	r3, #0
 8001de4:	d008      	beq.n	8001df8 <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8001de6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001de8:	015a      	lsls	r2, r3, #5
 8001dea:	69fb      	ldr	r3, [r7, #28]
 8001dec:	4413      	add	r3, r2
 8001dee:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8001df2:	461a      	mov	r2, r3
 8001df4:	2320      	movs	r3, #32
 8001df6:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 8001df8:	693b      	ldr	r3, [r7, #16]
 8001dfa:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8001dfe:	2b00      	cmp	r3, #0
 8001e00:	d009      	beq.n	8001e16 <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 8001e02:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e04:	015a      	lsls	r2, r3, #5
 8001e06:	69fb      	ldr	r3, [r7, #28]
 8001e08:	4413      	add	r3, r2
 8001e0a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8001e0e:	461a      	mov	r2, r3
 8001e10:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001e14:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 8001e16:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e18:	3301      	adds	r3, #1
 8001e1a:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 8001e1c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001e1e:	085b      	lsrs	r3, r3, #1
 8001e20:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 8001e22:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001e24:	2b00      	cmp	r3, #0
 8001e26:	f47f af62 	bne.w	8001cee <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	681b      	ldr	r3, [r3, #0]
 8001e2e:	4618      	mov	r0, r3
 8001e30:	f004 f9ec 	bl	800620c <USB_ReadInterrupts>
 8001e34:	4603      	mov	r3, r0
 8001e36:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8001e3a:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8001e3e:	f040 80db 	bne.w	8001ff8 <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 8001e42:	687b      	ldr	r3, [r7, #4]
 8001e44:	681b      	ldr	r3, [r3, #0]
 8001e46:	4618      	mov	r0, r3
 8001e48:	f004 fa0d 	bl	8006266 <USB_ReadDevAllInEpInterrupt>
 8001e4c:	62b8      	str	r0, [r7, #40]	@ 0x28

      epnum = 0U;
 8001e4e:	2300      	movs	r3, #0
 8001e50:	627b      	str	r3, [r7, #36]	@ 0x24

      while (ep_intr != 0U)
 8001e52:	e0cd      	b.n	8001ff0 <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 8001e54:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001e56:	f003 0301 	and.w	r3, r3, #1
 8001e5a:	2b00      	cmp	r3, #0
 8001e5c:	f000 80c2 	beq.w	8001fe4 <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	681b      	ldr	r3, [r3, #0]
 8001e64:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001e66:	b2d2      	uxtb	r2, r2
 8001e68:	4611      	mov	r1, r2
 8001e6a:	4618      	mov	r0, r3
 8001e6c:	f004 fa33 	bl	80062d6 <USB_ReadDevInEPInterrupt>
 8001e70:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 8001e72:	693b      	ldr	r3, [r7, #16]
 8001e74:	f003 0301 	and.w	r3, r3, #1
 8001e78:	2b00      	cmp	r3, #0
 8001e7a:	d057      	beq.n	8001f2c <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8001e7c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e7e:	f003 030f 	and.w	r3, r3, #15
 8001e82:	2201      	movs	r2, #1
 8001e84:	fa02 f303 	lsl.w	r3, r2, r3
 8001e88:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8001e8a:	69fb      	ldr	r3, [r7, #28]
 8001e8c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8001e90:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8001e92:	68fb      	ldr	r3, [r7, #12]
 8001e94:	43db      	mvns	r3, r3
 8001e96:	69f9      	ldr	r1, [r7, #28]
 8001e98:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8001e9c:	4013      	ands	r3, r2
 8001e9e:	634b      	str	r3, [r1, #52]	@ 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 8001ea0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001ea2:	015a      	lsls	r2, r3, #5
 8001ea4:	69fb      	ldr	r3, [r7, #28]
 8001ea6:	4413      	add	r3, r2
 8001ea8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8001eac:	461a      	mov	r2, r3
 8001eae:	2301      	movs	r3, #1
 8001eb0:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	799b      	ldrb	r3, [r3, #6]
 8001eb6:	2b01      	cmp	r3, #1
 8001eb8:	d132      	bne.n	8001f20 <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 8001eba:	6879      	ldr	r1, [r7, #4]
 8001ebc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001ebe:	4613      	mov	r3, r2
 8001ec0:	00db      	lsls	r3, r3, #3
 8001ec2:	4413      	add	r3, r2
 8001ec4:	009b      	lsls	r3, r3, #2
 8001ec6:	440b      	add	r3, r1
 8001ec8:	3320      	adds	r3, #32
 8001eca:	6819      	ldr	r1, [r3, #0]
 8001ecc:	6878      	ldr	r0, [r7, #4]
 8001ece:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001ed0:	4613      	mov	r3, r2
 8001ed2:	00db      	lsls	r3, r3, #3
 8001ed4:	4413      	add	r3, r2
 8001ed6:	009b      	lsls	r3, r3, #2
 8001ed8:	4403      	add	r3, r0
 8001eda:	331c      	adds	r3, #28
 8001edc:	681b      	ldr	r3, [r3, #0]
 8001ede:	4419      	add	r1, r3
 8001ee0:	6878      	ldr	r0, [r7, #4]
 8001ee2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001ee4:	4613      	mov	r3, r2
 8001ee6:	00db      	lsls	r3, r3, #3
 8001ee8:	4413      	add	r3, r2
 8001eea:	009b      	lsls	r3, r3, #2
 8001eec:	4403      	add	r3, r0
 8001eee:	3320      	adds	r3, #32
 8001ef0:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 8001ef2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001ef4:	2b00      	cmp	r3, #0
 8001ef6:	d113      	bne.n	8001f20 <HAL_PCD_IRQHandler+0x3a2>
 8001ef8:	6879      	ldr	r1, [r7, #4]
 8001efa:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001efc:	4613      	mov	r3, r2
 8001efe:	00db      	lsls	r3, r3, #3
 8001f00:	4413      	add	r3, r2
 8001f02:	009b      	lsls	r3, r3, #2
 8001f04:	440b      	add	r3, r1
 8001f06:	3324      	adds	r3, #36	@ 0x24
 8001f08:	681b      	ldr	r3, [r3, #0]
 8001f0a:	2b00      	cmp	r3, #0
 8001f0c:	d108      	bne.n	8001f20 <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	6818      	ldr	r0, [r3, #0]
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8001f18:	461a      	mov	r2, r3
 8001f1a:	2101      	movs	r1, #1
 8001f1c:	f004 fa3c 	bl	8006398 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 8001f20:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f22:	b2db      	uxtb	r3, r3
 8001f24:	4619      	mov	r1, r3
 8001f26:	6878      	ldr	r0, [r7, #4]
 8001f28:	f006 fdfd 	bl	8008b26 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 8001f2c:	693b      	ldr	r3, [r7, #16]
 8001f2e:	f003 0308 	and.w	r3, r3, #8
 8001f32:	2b00      	cmp	r3, #0
 8001f34:	d008      	beq.n	8001f48 <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 8001f36:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f38:	015a      	lsls	r2, r3, #5
 8001f3a:	69fb      	ldr	r3, [r7, #28]
 8001f3c:	4413      	add	r3, r2
 8001f3e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8001f42:	461a      	mov	r2, r3
 8001f44:	2308      	movs	r3, #8
 8001f46:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 8001f48:	693b      	ldr	r3, [r7, #16]
 8001f4a:	f003 0310 	and.w	r3, r3, #16
 8001f4e:	2b00      	cmp	r3, #0
 8001f50:	d008      	beq.n	8001f64 <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 8001f52:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f54:	015a      	lsls	r2, r3, #5
 8001f56:	69fb      	ldr	r3, [r7, #28]
 8001f58:	4413      	add	r3, r2
 8001f5a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8001f5e:	461a      	mov	r2, r3
 8001f60:	2310      	movs	r3, #16
 8001f62:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 8001f64:	693b      	ldr	r3, [r7, #16]
 8001f66:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001f6a:	2b00      	cmp	r3, #0
 8001f6c:	d008      	beq.n	8001f80 <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 8001f6e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001f70:	015a      	lsls	r2, r3, #5
 8001f72:	69fb      	ldr	r3, [r7, #28]
 8001f74:	4413      	add	r3, r2
 8001f76:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8001f7a:	461a      	mov	r2, r3
 8001f7c:	2340      	movs	r3, #64	@ 0x40
 8001f7e:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 8001f80:	693b      	ldr	r3, [r7, #16]
 8001f82:	f003 0302 	and.w	r3, r3, #2
 8001f86:	2b00      	cmp	r3, #0
 8001f88:	d023      	beq.n	8001fd2 <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 8001f8a:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8001f8c:	6a38      	ldr	r0, [r7, #32]
 8001f8e:	f003 fa1b 	bl	80053c8 <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 8001f92:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001f94:	4613      	mov	r3, r2
 8001f96:	00db      	lsls	r3, r3, #3
 8001f98:	4413      	add	r3, r2
 8001f9a:	009b      	lsls	r3, r3, #2
 8001f9c:	3310      	adds	r3, #16
 8001f9e:	687a      	ldr	r2, [r7, #4]
 8001fa0:	4413      	add	r3, r2
 8001fa2:	3304      	adds	r3, #4
 8001fa4:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8001fa6:	697b      	ldr	r3, [r7, #20]
 8001fa8:	78db      	ldrb	r3, [r3, #3]
 8001faa:	2b01      	cmp	r3, #1
 8001fac:	d108      	bne.n	8001fc0 <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 8001fae:	697b      	ldr	r3, [r7, #20]
 8001fb0:	2200      	movs	r2, #0
 8001fb2:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 8001fb4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001fb6:	b2db      	uxtb	r3, r3
 8001fb8:	4619      	mov	r1, r3
 8001fba:	6878      	ldr	r0, [r7, #4]
 8001fbc:	f006 fe4a 	bl	8008c54 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8001fc0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001fc2:	015a      	lsls	r2, r3, #5
 8001fc4:	69fb      	ldr	r3, [r7, #28]
 8001fc6:	4413      	add	r3, r2
 8001fc8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8001fcc:	461a      	mov	r2, r3
 8001fce:	2302      	movs	r3, #2
 8001fd0:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 8001fd2:	693b      	ldr	r3, [r7, #16]
 8001fd4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001fd8:	2b00      	cmp	r3, #0
 8001fda:	d003      	beq.n	8001fe4 <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 8001fdc:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8001fde:	6878      	ldr	r0, [r7, #4]
 8001fe0:	f000 fcea 	bl	80029b8 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 8001fe4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001fe6:	3301      	adds	r3, #1
 8001fe8:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 8001fea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001fec:	085b      	lsrs	r3, r3, #1
 8001fee:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 8001ff0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001ff2:	2b00      	cmp	r3, #0
 8001ff4:	f47f af2e 	bne.w	8001e54 <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	681b      	ldr	r3, [r3, #0]
 8001ffc:	4618      	mov	r0, r3
 8001ffe:	f004 f905 	bl	800620c <USB_ReadInterrupts>
 8002002:	4603      	mov	r3, r0
 8002004:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8002008:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800200c:	d122      	bne.n	8002054 <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 800200e:	69fb      	ldr	r3, [r7, #28]
 8002010:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002014:	685b      	ldr	r3, [r3, #4]
 8002016:	69fa      	ldr	r2, [r7, #28]
 8002018:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800201c:	f023 0301 	bic.w	r3, r3, #1
 8002020:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 8002028:	2b01      	cmp	r3, #1
 800202a:	d108      	bne.n	800203e <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	2200      	movs	r2, #0
 8002030:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8002034:	2100      	movs	r1, #0
 8002036:	6878      	ldr	r0, [r7, #4]
 8002038:	f006 ffc8 	bl	8008fcc <HAL_PCDEx_LPM_Callback>
 800203c:	e002      	b.n	8002044 <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 800203e:	6878      	ldr	r0, [r7, #4]
 8002040:	f006 fde8 	bl	8008c14 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	681b      	ldr	r3, [r3, #0]
 8002048:	695a      	ldr	r2, [r3, #20]
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	681b      	ldr	r3, [r3, #0]
 800204e:	f002 4200 	and.w	r2, r2, #2147483648	@ 0x80000000
 8002052:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	681b      	ldr	r3, [r3, #0]
 8002058:	4618      	mov	r0, r3
 800205a:	f004 f8d7 	bl	800620c <USB_ReadInterrupts>
 800205e:	4603      	mov	r3, r0
 8002060:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002064:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8002068:	d112      	bne.n	8002090 <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 800206a:	69fb      	ldr	r3, [r7, #28]
 800206c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002070:	689b      	ldr	r3, [r3, #8]
 8002072:	f003 0301 	and.w	r3, r3, #1
 8002076:	2b01      	cmp	r3, #1
 8002078:	d102      	bne.n	8002080 <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 800207a:	6878      	ldr	r0, [r7, #4]
 800207c:	f006 fda4 	bl	8008bc8 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	681b      	ldr	r3, [r3, #0]
 8002084:	695a      	ldr	r2, [r3, #20]
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	681b      	ldr	r3, [r3, #0]
 800208a:	f402 6200 	and.w	r2, r2, #2048	@ 0x800
 800208e:	615a      	str	r2, [r3, #20]
    }

    /* Handle LPM Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT))
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	681b      	ldr	r3, [r3, #0]
 8002094:	4618      	mov	r0, r3
 8002096:	f004 f8b9 	bl	800620c <USB_ReadInterrupts>
 800209a:	4603      	mov	r3, r0
 800209c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80020a0:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80020a4:	d121      	bne.n	80020ea <HAL_PCD_IRQHandler+0x56c>
    {
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_LPMINT);
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	681b      	ldr	r3, [r3, #0]
 80020aa:	695a      	ldr	r2, [r3, #20]
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	681b      	ldr	r3, [r3, #0]
 80020b0:	f002 6200 	and.w	r2, r2, #134217728	@ 0x8000000
 80020b4:	615a      	str	r2, [r3, #20]

      if (hpcd->LPM_State == LPM_L0)
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 80020bc:	2b00      	cmp	r3, #0
 80020be:	d111      	bne.n	80020e4 <HAL_PCD_IRQHandler+0x566>
      {
        hpcd->LPM_State = LPM_L1;
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	2201      	movs	r2, #1
 80020c4:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
        hpcd->BESL = (hpcd->Instance->GLPMCFG & USB_OTG_GLPMCFG_BESL) >> 2U;
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	681b      	ldr	r3, [r3, #0]
 80020cc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80020ce:	089b      	lsrs	r3, r3, #2
 80020d0:	f003 020f 	and.w	r2, r3, #15
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	f8c3 24d0 	str.w	r2, [r3, #1232]	@ 0x4d0

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 80020da:	2101      	movs	r1, #1
 80020dc:	6878      	ldr	r0, [r7, #4]
 80020de:	f006 ff75 	bl	8008fcc <HAL_PCDEx_LPM_Callback>
 80020e2:	e002      	b.n	80020ea <HAL_PCD_IRQHandler+0x56c>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 80020e4:	6878      	ldr	r0, [r7, #4]
 80020e6:	f006 fd6f 	bl	8008bc8 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }

    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	681b      	ldr	r3, [r3, #0]
 80020ee:	4618      	mov	r0, r3
 80020f0:	f004 f88c 	bl	800620c <USB_ReadInterrupts>
 80020f4:	4603      	mov	r3, r0
 80020f6:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80020fa:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80020fe:	f040 80b7 	bne.w	8002270 <HAL_PCD_IRQHandler+0x6f2>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8002102:	69fb      	ldr	r3, [r7, #28]
 8002104:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002108:	685b      	ldr	r3, [r3, #4]
 800210a:	69fa      	ldr	r2, [r7, #28]
 800210c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002110:	f023 0301 	bic.w	r3, r3, #1
 8002114:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8002116:	687b      	ldr	r3, [r7, #4]
 8002118:	681b      	ldr	r3, [r3, #0]
 800211a:	2110      	movs	r1, #16
 800211c:	4618      	mov	r0, r3
 800211e:	f003 f953 	bl	80053c8 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8002122:	2300      	movs	r3, #0
 8002124:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8002126:	e046      	b.n	80021b6 <HAL_PCD_IRQHandler+0x638>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8002128:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800212a:	015a      	lsls	r2, r3, #5
 800212c:	69fb      	ldr	r3, [r7, #28]
 800212e:	4413      	add	r3, r2
 8002130:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8002134:	461a      	mov	r2, r3
 8002136:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800213a:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800213c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800213e:	015a      	lsls	r2, r3, #5
 8002140:	69fb      	ldr	r3, [r7, #28]
 8002142:	4413      	add	r3, r2
 8002144:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8002148:	681b      	ldr	r3, [r3, #0]
 800214a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800214c:	0151      	lsls	r1, r2, #5
 800214e:	69fa      	ldr	r2, [r7, #28]
 8002150:	440a      	add	r2, r1
 8002152:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8002156:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800215a:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 800215c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800215e:	015a      	lsls	r2, r3, #5
 8002160:	69fb      	ldr	r3, [r7, #28]
 8002162:	4413      	add	r3, r2
 8002164:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002168:	461a      	mov	r2, r3
 800216a:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800216e:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8002170:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002172:	015a      	lsls	r2, r3, #5
 8002174:	69fb      	ldr	r3, [r7, #28]
 8002176:	4413      	add	r3, r2
 8002178:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800217c:	681b      	ldr	r3, [r3, #0]
 800217e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002180:	0151      	lsls	r1, r2, #5
 8002182:	69fa      	ldr	r2, [r7, #28]
 8002184:	440a      	add	r2, r1
 8002186:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800218a:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800218e:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8002190:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002192:	015a      	lsls	r2, r3, #5
 8002194:	69fb      	ldr	r3, [r7, #28]
 8002196:	4413      	add	r3, r2
 8002198:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800219c:	681b      	ldr	r3, [r3, #0]
 800219e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80021a0:	0151      	lsls	r1, r2, #5
 80021a2:	69fa      	ldr	r2, [r7, #28]
 80021a4:	440a      	add	r2, r1
 80021a6:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80021aa:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 80021ae:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80021b0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80021b2:	3301      	adds	r3, #1
 80021b4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	791b      	ldrb	r3, [r3, #4]
 80021ba:	461a      	mov	r2, r3
 80021bc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80021be:	4293      	cmp	r3, r2
 80021c0:	d3b2      	bcc.n	8002128 <HAL_PCD_IRQHandler+0x5aa>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 80021c2:	69fb      	ldr	r3, [r7, #28]
 80021c4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80021c8:	69db      	ldr	r3, [r3, #28]
 80021ca:	69fa      	ldr	r2, [r7, #28]
 80021cc:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80021d0:	f043 1301 	orr.w	r3, r3, #65537	@ 0x10001
 80021d4:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	7bdb      	ldrb	r3, [r3, #15]
 80021da:	2b00      	cmp	r3, #0
 80021dc:	d016      	beq.n	800220c <HAL_PCD_IRQHandler+0x68e>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 80021de:	69fb      	ldr	r3, [r7, #28]
 80021e0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80021e4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80021e8:	69fa      	ldr	r2, [r7, #28]
 80021ea:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80021ee:	f043 030b 	orr.w	r3, r3, #11
 80021f2:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 80021f6:	69fb      	ldr	r3, [r7, #28]
 80021f8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80021fc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80021fe:	69fa      	ldr	r2, [r7, #28]
 8002200:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002204:	f043 030b 	orr.w	r3, r3, #11
 8002208:	6453      	str	r3, [r2, #68]	@ 0x44
 800220a:	e015      	b.n	8002238 <HAL_PCD_IRQHandler+0x6ba>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 800220c:	69fb      	ldr	r3, [r7, #28]
 800220e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002212:	695a      	ldr	r2, [r3, #20]
 8002214:	69fb      	ldr	r3, [r7, #28]
 8002216:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800221a:	4619      	mov	r1, r3
 800221c:	f242 032b 	movw	r3, #8235	@ 0x202b
 8002220:	4313      	orrs	r3, r2
 8002222:	614b      	str	r3, [r1, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8002224:	69fb      	ldr	r3, [r7, #28]
 8002226:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800222a:	691b      	ldr	r3, [r3, #16]
 800222c:	69fa      	ldr	r2, [r7, #28]
 800222e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002232:	f043 030b 	orr.w	r3, r3, #11
 8002236:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8002238:	69fb      	ldr	r3, [r7, #28]
 800223a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800223e:	681b      	ldr	r3, [r3, #0]
 8002240:	69fa      	ldr	r2, [r7, #28]
 8002242:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8002246:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 800224a:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	6818      	ldr	r0, [r3, #0]
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	7999      	ldrb	r1, [r3, #6]
                             (uint8_t *)hpcd->Setup);
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 800225a:	461a      	mov	r2, r3
 800225c:	f004 f89c 	bl	8006398 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	681b      	ldr	r3, [r3, #0]
 8002264:	695a      	ldr	r2, [r3, #20]
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	681b      	ldr	r3, [r3, #0]
 800226a:	f402 5280 	and.w	r2, r2, #4096	@ 0x1000
 800226e:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 8002270:	687b      	ldr	r3, [r7, #4]
 8002272:	681b      	ldr	r3, [r3, #0]
 8002274:	4618      	mov	r0, r3
 8002276:	f003 ffc9 	bl	800620c <USB_ReadInterrupts>
 800227a:	4603      	mov	r3, r0
 800227c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002280:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002284:	d123      	bne.n	80022ce <HAL_PCD_IRQHandler+0x750>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	681b      	ldr	r3, [r3, #0]
 800228a:	4618      	mov	r0, r3
 800228c:	f004 f860 	bl	8006350 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	681b      	ldr	r3, [r3, #0]
 8002294:	4618      	mov	r0, r3
 8002296:	f003 f910 	bl	80054ba <USB_GetDevSpeed>
 800229a:	4603      	mov	r3, r0
 800229c:	461a      	mov	r2, r3
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	71da      	strb	r2, [r3, #7]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	681c      	ldr	r4, [r3, #0]
 80022a6:	f001 fab1 	bl	800380c <HAL_RCC_GetHCLKFreq>
 80022aa:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	79db      	ldrb	r3, [r3, #7]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 80022b0:	461a      	mov	r2, r3
 80022b2:	4620      	mov	r0, r4
 80022b4:	f002 fe08 	bl	8004ec8 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 80022b8:	6878      	ldr	r0, [r7, #4]
 80022ba:	f006 fc5c 	bl	8008b76 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	681b      	ldr	r3, [r3, #0]
 80022c2:	695a      	ldr	r2, [r3, #20]
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	681b      	ldr	r3, [r3, #0]
 80022c8:	f402 5200 	and.w	r2, r2, #8192	@ 0x2000
 80022cc:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	681b      	ldr	r3, [r3, #0]
 80022d2:	4618      	mov	r0, r3
 80022d4:	f003 ff9a 	bl	800620c <USB_ReadInterrupts>
 80022d8:	4603      	mov	r3, r0
 80022da:	f003 0308 	and.w	r3, r3, #8
 80022de:	2b08      	cmp	r3, #8
 80022e0:	d10a      	bne.n	80022f8 <HAL_PCD_IRQHandler+0x77a>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 80022e2:	6878      	ldr	r0, [r7, #4]
 80022e4:	f006 fc39 	bl	8008b5a <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	681b      	ldr	r3, [r3, #0]
 80022ec:	695a      	ldr	r2, [r3, #20]
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	681b      	ldr	r3, [r3, #0]
 80022f2:	f002 0208 	and.w	r2, r2, #8
 80022f6:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	681b      	ldr	r3, [r3, #0]
 80022fc:	4618      	mov	r0, r3
 80022fe:	f003 ff85 	bl	800620c <USB_ReadInterrupts>
 8002302:	4603      	mov	r3, r0
 8002304:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002308:	2b80      	cmp	r3, #128	@ 0x80
 800230a:	d123      	bne.n	8002354 <HAL_PCD_IRQHandler+0x7d6>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 800230c:	6a3b      	ldr	r3, [r7, #32]
 800230e:	699b      	ldr	r3, [r3, #24]
 8002310:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8002314:	6a3b      	ldr	r3, [r7, #32]
 8002316:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8002318:	2301      	movs	r3, #1
 800231a:	627b      	str	r3, [r7, #36]	@ 0x24
 800231c:	e014      	b.n	8002348 <HAL_PCD_IRQHandler+0x7ca>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 800231e:	6879      	ldr	r1, [r7, #4]
 8002320:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002322:	4613      	mov	r3, r2
 8002324:	00db      	lsls	r3, r3, #3
 8002326:	4413      	add	r3, r2
 8002328:	009b      	lsls	r3, r3, #2
 800232a:	440b      	add	r3, r1
 800232c:	f203 2357 	addw	r3, r3, #599	@ 0x257
 8002330:	781b      	ldrb	r3, [r3, #0]
 8002332:	2b01      	cmp	r3, #1
 8002334:	d105      	bne.n	8002342 <HAL_PCD_IRQHandler+0x7c4>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 8002336:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002338:	b2db      	uxtb	r3, r3
 800233a:	4619      	mov	r1, r3
 800233c:	6878      	ldr	r0, [r7, #4]
 800233e:	f000 fb0a 	bl	8002956 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8002342:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002344:	3301      	adds	r3, #1
 8002346:	627b      	str	r3, [r7, #36]	@ 0x24
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	791b      	ldrb	r3, [r3, #4]
 800234c:	461a      	mov	r2, r3
 800234e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002350:	4293      	cmp	r3, r2
 8002352:	d3e4      	bcc.n	800231e <HAL_PCD_IRQHandler+0x7a0>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	681b      	ldr	r3, [r3, #0]
 8002358:	4618      	mov	r0, r3
 800235a:	f003 ff57 	bl	800620c <USB_ReadInterrupts>
 800235e:	4603      	mov	r3, r0
 8002360:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002364:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8002368:	d13c      	bne.n	80023e4 <HAL_PCD_IRQHandler+0x866>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800236a:	2301      	movs	r3, #1
 800236c:	627b      	str	r3, [r7, #36]	@ 0x24
 800236e:	e02b      	b.n	80023c8 <HAL_PCD_IRQHandler+0x84a>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 8002370:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002372:	015a      	lsls	r2, r3, #5
 8002374:	69fb      	ldr	r3, [r7, #28]
 8002376:	4413      	add	r3, r2
 8002378:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800237c:	681b      	ldr	r3, [r3, #0]
 800237e:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8002380:	6879      	ldr	r1, [r7, #4]
 8002382:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002384:	4613      	mov	r3, r2
 8002386:	00db      	lsls	r3, r3, #3
 8002388:	4413      	add	r3, r2
 800238a:	009b      	lsls	r3, r3, #2
 800238c:	440b      	add	r3, r1
 800238e:	3318      	adds	r3, #24
 8002390:	781b      	ldrb	r3, [r3, #0]
 8002392:	2b01      	cmp	r3, #1
 8002394:	d115      	bne.n	80023c2 <HAL_PCD_IRQHandler+0x844>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 8002396:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8002398:	2b00      	cmp	r3, #0
 800239a:	da12      	bge.n	80023c2 <HAL_PCD_IRQHandler+0x844>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 800239c:	6879      	ldr	r1, [r7, #4]
 800239e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80023a0:	4613      	mov	r3, r2
 80023a2:	00db      	lsls	r3, r3, #3
 80023a4:	4413      	add	r3, r2
 80023a6:	009b      	lsls	r3, r3, #2
 80023a8:	440b      	add	r3, r1
 80023aa:	3317      	adds	r3, #23
 80023ac:	2201      	movs	r2, #1
 80023ae:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 80023b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80023b2:	b2db      	uxtb	r3, r3
 80023b4:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80023b8:	b2db      	uxtb	r3, r3
 80023ba:	4619      	mov	r1, r3
 80023bc:	6878      	ldr	r0, [r7, #4]
 80023be:	f000 faca 	bl	8002956 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80023c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80023c4:	3301      	adds	r3, #1
 80023c6:	627b      	str	r3, [r7, #36]	@ 0x24
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	791b      	ldrb	r3, [r3, #4]
 80023cc:	461a      	mov	r2, r3
 80023ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80023d0:	4293      	cmp	r3, r2
 80023d2:	d3cd      	bcc.n	8002370 <HAL_PCD_IRQHandler+0x7f2>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	681b      	ldr	r3, [r3, #0]
 80023d8:	695a      	ldr	r2, [r3, #20]
 80023da:	687b      	ldr	r3, [r7, #4]
 80023dc:	681b      	ldr	r3, [r3, #0]
 80023de:	f402 1280 	and.w	r2, r2, #1048576	@ 0x100000
 80023e2:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	681b      	ldr	r3, [r3, #0]
 80023e8:	4618      	mov	r0, r3
 80023ea:	f003 ff0f 	bl	800620c <USB_ReadInterrupts>
 80023ee:	4603      	mov	r3, r0
 80023f0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80023f4:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80023f8:	d156      	bne.n	80024a8 <HAL_PCD_IRQHandler+0x92a>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80023fa:	2301      	movs	r3, #1
 80023fc:	627b      	str	r3, [r7, #36]	@ 0x24
 80023fe:	e045      	b.n	800248c <HAL_PCD_IRQHandler+0x90e>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 8002400:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002402:	015a      	lsls	r2, r3, #5
 8002404:	69fb      	ldr	r3, [r7, #28]
 8002406:	4413      	add	r3, r2
 8002408:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800240c:	681b      	ldr	r3, [r3, #0]
 800240e:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8002410:	6879      	ldr	r1, [r7, #4]
 8002412:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002414:	4613      	mov	r3, r2
 8002416:	00db      	lsls	r3, r3, #3
 8002418:	4413      	add	r3, r2
 800241a:	009b      	lsls	r3, r3, #2
 800241c:	440b      	add	r3, r1
 800241e:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8002422:	781b      	ldrb	r3, [r3, #0]
 8002424:	2b01      	cmp	r3, #1
 8002426:	d12e      	bne.n	8002486 <HAL_PCD_IRQHandler+0x908>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8002428:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 800242a:	2b00      	cmp	r3, #0
 800242c:	da2b      	bge.n	8002486 <HAL_PCD_IRQHandler+0x908>
            (((RegVal & (0x1U << 16)) >> 16U) == (hpcd->FrameNumber & 0x1U)))
 800242e:	69bb      	ldr	r3, [r7, #24]
 8002430:	0c1a      	lsrs	r2, r3, #16
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	f8d3 34d4 	ldr.w	r3, [r3, #1236]	@ 0x4d4
 8002438:	4053      	eors	r3, r2
 800243a:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 800243e:	2b00      	cmp	r3, #0
 8002440:	d121      	bne.n	8002486 <HAL_PCD_IRQHandler+0x908>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 8002442:	6879      	ldr	r1, [r7, #4]
 8002444:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002446:	4613      	mov	r3, r2
 8002448:	00db      	lsls	r3, r3, #3
 800244a:	4413      	add	r3, r2
 800244c:	009b      	lsls	r3, r3, #2
 800244e:	440b      	add	r3, r1
 8002450:	f203 2357 	addw	r3, r3, #599	@ 0x257
 8002454:	2201      	movs	r2, #1
 8002456:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 8002458:	6a3b      	ldr	r3, [r7, #32]
 800245a:	699b      	ldr	r3, [r3, #24]
 800245c:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8002460:	6a3b      	ldr	r3, [r7, #32]
 8002462:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 8002464:	6a3b      	ldr	r3, [r7, #32]
 8002466:	695b      	ldr	r3, [r3, #20]
 8002468:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800246c:	2b00      	cmp	r3, #0
 800246e:	d10a      	bne.n	8002486 <HAL_PCD_IRQHandler+0x908>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 8002470:	69fb      	ldr	r3, [r7, #28]
 8002472:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002476:	685b      	ldr	r3, [r3, #4]
 8002478:	69fa      	ldr	r2, [r7, #28]
 800247a:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800247e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002482:	6053      	str	r3, [r2, #4]
            break;
 8002484:	e008      	b.n	8002498 <HAL_PCD_IRQHandler+0x91a>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8002486:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002488:	3301      	adds	r3, #1
 800248a:	627b      	str	r3, [r7, #36]	@ 0x24
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	791b      	ldrb	r3, [r3, #4]
 8002490:	461a      	mov	r2, r3
 8002492:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002494:	4293      	cmp	r3, r2
 8002496:	d3b3      	bcc.n	8002400 <HAL_PCD_IRQHandler+0x882>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	681b      	ldr	r3, [r3, #0]
 800249c:	695a      	ldr	r2, [r3, #20]
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	681b      	ldr	r3, [r3, #0]
 80024a2:	f402 1200 	and.w	r2, r2, #2097152	@ 0x200000
 80024a6:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	681b      	ldr	r3, [r3, #0]
 80024ac:	4618      	mov	r0, r3
 80024ae:	f003 fead 	bl	800620c <USB_ReadInterrupts>
 80024b2:	4603      	mov	r3, r0
 80024b4:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 80024b8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80024bc:	d10a      	bne.n	80024d4 <HAL_PCD_IRQHandler+0x956>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 80024be:	6878      	ldr	r0, [r7, #4]
 80024c0:	f006 fbda 	bl	8008c78 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	681b      	ldr	r3, [r3, #0]
 80024c8:	695a      	ldr	r2, [r3, #20]
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	681b      	ldr	r3, [r3, #0]
 80024ce:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 80024d2:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	681b      	ldr	r3, [r3, #0]
 80024d8:	4618      	mov	r0, r3
 80024da:	f003 fe97 	bl	800620c <USB_ReadInterrupts>
 80024de:	4603      	mov	r3, r0
 80024e0:	f003 0304 	and.w	r3, r3, #4
 80024e4:	2b04      	cmp	r3, #4
 80024e6:	d115      	bne.n	8002514 <HAL_PCD_IRQHandler+0x996>
    {
      RegVal = hpcd->Instance->GOTGINT;
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	681b      	ldr	r3, [r3, #0]
 80024ec:	685b      	ldr	r3, [r3, #4]
 80024ee:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 80024f0:	69bb      	ldr	r3, [r7, #24]
 80024f2:	f003 0304 	and.w	r3, r3, #4
 80024f6:	2b00      	cmp	r3, #0
 80024f8:	d002      	beq.n	8002500 <HAL_PCD_IRQHandler+0x982>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 80024fa:	6878      	ldr	r0, [r7, #4]
 80024fc:	f006 fbca 	bl	8008c94 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	681b      	ldr	r3, [r3, #0]
 8002504:	6859      	ldr	r1, [r3, #4]
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	681b      	ldr	r3, [r3, #0]
 800250a:	69ba      	ldr	r2, [r7, #24]
 800250c:	430a      	orrs	r2, r1
 800250e:	605a      	str	r2, [r3, #4]
 8002510:	e000      	b.n	8002514 <HAL_PCD_IRQHandler+0x996>
      return;
 8002512:	bf00      	nop
    }
  }
}
 8002514:	3734      	adds	r7, #52	@ 0x34
 8002516:	46bd      	mov	sp, r7
 8002518:	bd90      	pop	{r4, r7, pc}

0800251a <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 800251a:	b580      	push	{r7, lr}
 800251c:	b082      	sub	sp, #8
 800251e:	af00      	add	r7, sp, #0
 8002520:	6078      	str	r0, [r7, #4]
 8002522:	460b      	mov	r3, r1
 8002524:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800252c:	2b01      	cmp	r3, #1
 800252e:	d101      	bne.n	8002534 <HAL_PCD_SetAddress+0x1a>
 8002530:	2302      	movs	r3, #2
 8002532:	e012      	b.n	800255a <HAL_PCD_SetAddress+0x40>
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	2201      	movs	r2, #1
 8002538:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  hpcd->USB_Address = address;
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	78fa      	ldrb	r2, [r7, #3]
 8002540:	745a      	strb	r2, [r3, #17]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 8002542:	687b      	ldr	r3, [r7, #4]
 8002544:	681b      	ldr	r3, [r3, #0]
 8002546:	78fa      	ldrb	r2, [r7, #3]
 8002548:	4611      	mov	r1, r2
 800254a:	4618      	mov	r0, r3
 800254c:	f003 fdf6 	bl	800613c <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	2200      	movs	r2, #0
 8002554:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8002558:	2300      	movs	r3, #0
}
 800255a:	4618      	mov	r0, r3
 800255c:	3708      	adds	r7, #8
 800255e:	46bd      	mov	sp, r7
 8002560:	bd80      	pop	{r7, pc}

08002562 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8002562:	b580      	push	{r7, lr}
 8002564:	b084      	sub	sp, #16
 8002566:	af00      	add	r7, sp, #0
 8002568:	6078      	str	r0, [r7, #4]
 800256a:	4608      	mov	r0, r1
 800256c:	4611      	mov	r1, r2
 800256e:	461a      	mov	r2, r3
 8002570:	4603      	mov	r3, r0
 8002572:	70fb      	strb	r3, [r7, #3]
 8002574:	460b      	mov	r3, r1
 8002576:	803b      	strh	r3, [r7, #0]
 8002578:	4613      	mov	r3, r2
 800257a:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef ret = HAL_OK;
 800257c:	2300      	movs	r3, #0
 800257e:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8002580:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002584:	2b00      	cmp	r3, #0
 8002586:	da0f      	bge.n	80025a8 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002588:	78fb      	ldrb	r3, [r7, #3]
 800258a:	f003 020f 	and.w	r2, r3, #15
 800258e:	4613      	mov	r3, r2
 8002590:	00db      	lsls	r3, r3, #3
 8002592:	4413      	add	r3, r2
 8002594:	009b      	lsls	r3, r3, #2
 8002596:	3310      	adds	r3, #16
 8002598:	687a      	ldr	r2, [r7, #4]
 800259a:	4413      	add	r3, r2
 800259c:	3304      	adds	r3, #4
 800259e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80025a0:	68fb      	ldr	r3, [r7, #12]
 80025a2:	2201      	movs	r2, #1
 80025a4:	705a      	strb	r2, [r3, #1]
 80025a6:	e00f      	b.n	80025c8 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80025a8:	78fb      	ldrb	r3, [r7, #3]
 80025aa:	f003 020f 	and.w	r2, r3, #15
 80025ae:	4613      	mov	r3, r2
 80025b0:	00db      	lsls	r3, r3, #3
 80025b2:	4413      	add	r3, r2
 80025b4:	009b      	lsls	r3, r3, #2
 80025b6:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80025ba:	687a      	ldr	r2, [r7, #4]
 80025bc:	4413      	add	r3, r2
 80025be:	3304      	adds	r3, #4
 80025c0:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80025c2:	68fb      	ldr	r3, [r7, #12]
 80025c4:	2200      	movs	r2, #0
 80025c6:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 80025c8:	78fb      	ldrb	r3, [r7, #3]
 80025ca:	f003 030f 	and.w	r3, r3, #15
 80025ce:	b2da      	uxtb	r2, r3
 80025d0:	68fb      	ldr	r3, [r7, #12]
 80025d2:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 80025d4:	883b      	ldrh	r3, [r7, #0]
 80025d6:	f3c3 020a 	ubfx	r2, r3, #0, #11
 80025da:	68fb      	ldr	r3, [r7, #12]
 80025dc:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 80025de:	68fb      	ldr	r3, [r7, #12]
 80025e0:	78ba      	ldrb	r2, [r7, #2]
 80025e2:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 80025e4:	68fb      	ldr	r3, [r7, #12]
 80025e6:	785b      	ldrb	r3, [r3, #1]
 80025e8:	2b00      	cmp	r3, #0
 80025ea:	d004      	beq.n	80025f6 <HAL_PCD_EP_Open+0x94>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 80025ec:	68fb      	ldr	r3, [r7, #12]
 80025ee:	781b      	ldrb	r3, [r3, #0]
 80025f0:	461a      	mov	r2, r3
 80025f2:	68fb      	ldr	r3, [r7, #12]
 80025f4:	835a      	strh	r2, [r3, #26]
  }

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 80025f6:	78bb      	ldrb	r3, [r7, #2]
 80025f8:	2b02      	cmp	r3, #2
 80025fa:	d102      	bne.n	8002602 <HAL_PCD_EP_Open+0xa0>
  {
    ep->data_pid_start = 0U;
 80025fc:	68fb      	ldr	r3, [r7, #12]
 80025fe:	2200      	movs	r2, #0
 8002600:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8002608:	2b01      	cmp	r3, #1
 800260a:	d101      	bne.n	8002610 <HAL_PCD_EP_Open+0xae>
 800260c:	2302      	movs	r3, #2
 800260e:	e00e      	b.n	800262e <HAL_PCD_EP_Open+0xcc>
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	2201      	movs	r2, #1
 8002614:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8002618:	687b      	ldr	r3, [r7, #4]
 800261a:	681b      	ldr	r3, [r3, #0]
 800261c:	68f9      	ldr	r1, [r7, #12]
 800261e:	4618      	mov	r0, r3
 8002620:	f002 ff70 	bl	8005504 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	2200      	movs	r2, #0
 8002628:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return ret;
 800262c:	7afb      	ldrb	r3, [r7, #11]
}
 800262e:	4618      	mov	r0, r3
 8002630:	3710      	adds	r7, #16
 8002632:	46bd      	mov	sp, r7
 8002634:	bd80      	pop	{r7, pc}

08002636 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8002636:	b580      	push	{r7, lr}
 8002638:	b084      	sub	sp, #16
 800263a:	af00      	add	r7, sp, #0
 800263c:	6078      	str	r0, [r7, #4]
 800263e:	460b      	mov	r3, r1
 8002640:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8002642:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002646:	2b00      	cmp	r3, #0
 8002648:	da0f      	bge.n	800266a <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800264a:	78fb      	ldrb	r3, [r7, #3]
 800264c:	f003 020f 	and.w	r2, r3, #15
 8002650:	4613      	mov	r3, r2
 8002652:	00db      	lsls	r3, r3, #3
 8002654:	4413      	add	r3, r2
 8002656:	009b      	lsls	r3, r3, #2
 8002658:	3310      	adds	r3, #16
 800265a:	687a      	ldr	r2, [r7, #4]
 800265c:	4413      	add	r3, r2
 800265e:	3304      	adds	r3, #4
 8002660:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8002662:	68fb      	ldr	r3, [r7, #12]
 8002664:	2201      	movs	r2, #1
 8002666:	705a      	strb	r2, [r3, #1]
 8002668:	e00f      	b.n	800268a <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800266a:	78fb      	ldrb	r3, [r7, #3]
 800266c:	f003 020f 	and.w	r2, r3, #15
 8002670:	4613      	mov	r3, r2
 8002672:	00db      	lsls	r3, r3, #3
 8002674:	4413      	add	r3, r2
 8002676:	009b      	lsls	r3, r3, #2
 8002678:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800267c:	687a      	ldr	r2, [r7, #4]
 800267e:	4413      	add	r3, r2
 8002680:	3304      	adds	r3, #4
 8002682:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8002684:	68fb      	ldr	r3, [r7, #12]
 8002686:	2200      	movs	r2, #0
 8002688:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 800268a:	78fb      	ldrb	r3, [r7, #3]
 800268c:	f003 030f 	and.w	r3, r3, #15
 8002690:	b2da      	uxtb	r2, r3
 8002692:	68fb      	ldr	r3, [r7, #12]
 8002694:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800269c:	2b01      	cmp	r3, #1
 800269e:	d101      	bne.n	80026a4 <HAL_PCD_EP_Close+0x6e>
 80026a0:	2302      	movs	r3, #2
 80026a2:	e00e      	b.n	80026c2 <HAL_PCD_EP_Close+0x8c>
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	2201      	movs	r2, #1
 80026a8:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	681b      	ldr	r3, [r3, #0]
 80026b0:	68f9      	ldr	r1, [r7, #12]
 80026b2:	4618      	mov	r0, r3
 80026b4:	f002 ffae 	bl	8005614 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	2200      	movs	r2, #0
 80026bc:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  return HAL_OK;
 80026c0:	2300      	movs	r3, #0
}
 80026c2:	4618      	mov	r0, r3
 80026c4:	3710      	adds	r7, #16
 80026c6:	46bd      	mov	sp, r7
 80026c8:	bd80      	pop	{r7, pc}

080026ca <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80026ca:	b580      	push	{r7, lr}
 80026cc:	b086      	sub	sp, #24
 80026ce:	af00      	add	r7, sp, #0
 80026d0:	60f8      	str	r0, [r7, #12]
 80026d2:	607a      	str	r2, [r7, #4]
 80026d4:	603b      	str	r3, [r7, #0]
 80026d6:	460b      	mov	r3, r1
 80026d8:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80026da:	7afb      	ldrb	r3, [r7, #11]
 80026dc:	f003 020f 	and.w	r2, r3, #15
 80026e0:	4613      	mov	r3, r2
 80026e2:	00db      	lsls	r3, r3, #3
 80026e4:	4413      	add	r3, r2
 80026e6:	009b      	lsls	r3, r3, #2
 80026e8:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80026ec:	68fa      	ldr	r2, [r7, #12]
 80026ee:	4413      	add	r3, r2
 80026f0:	3304      	adds	r3, #4
 80026f2:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 80026f4:	697b      	ldr	r3, [r7, #20]
 80026f6:	687a      	ldr	r2, [r7, #4]
 80026f8:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 80026fa:	697b      	ldr	r3, [r7, #20]
 80026fc:	683a      	ldr	r2, [r7, #0]
 80026fe:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 8002700:	697b      	ldr	r3, [r7, #20]
 8002702:	2200      	movs	r2, #0
 8002704:	615a      	str	r2, [r3, #20]
  ep->is_in = 0U;
 8002706:	697b      	ldr	r3, [r7, #20]
 8002708:	2200      	movs	r2, #0
 800270a:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 800270c:	7afb      	ldrb	r3, [r7, #11]
 800270e:	f003 030f 	and.w	r3, r3, #15
 8002712:	b2da      	uxtb	r2, r3
 8002714:	697b      	ldr	r3, [r7, #20]
 8002716:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8002718:	68fb      	ldr	r3, [r7, #12]
 800271a:	799b      	ldrb	r3, [r3, #6]
 800271c:	2b01      	cmp	r3, #1
 800271e:	d102      	bne.n	8002726 <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8002720:	687a      	ldr	r2, [r7, #4]
 8002722:	697b      	ldr	r3, [r7, #20]
 8002724:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8002726:	68fb      	ldr	r3, [r7, #12]
 8002728:	6818      	ldr	r0, [r3, #0]
 800272a:	68fb      	ldr	r3, [r7, #12]
 800272c:	799b      	ldrb	r3, [r3, #6]
 800272e:	461a      	mov	r2, r3
 8002730:	6979      	ldr	r1, [r7, #20]
 8002732:	f003 f84b 	bl	80057cc <USB_EPStartXfer>

  return HAL_OK;
 8002736:	2300      	movs	r3, #0
}
 8002738:	4618      	mov	r0, r3
 800273a:	3718      	adds	r7, #24
 800273c:	46bd      	mov	sp, r7
 800273e:	bd80      	pop	{r7, pc}

08002740 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 8002740:	b480      	push	{r7}
 8002742:	b083      	sub	sp, #12
 8002744:	af00      	add	r7, sp, #0
 8002746:	6078      	str	r0, [r7, #4]
 8002748:	460b      	mov	r3, r1
 800274a:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 800274c:	78fb      	ldrb	r3, [r7, #3]
 800274e:	f003 020f 	and.w	r2, r3, #15
 8002752:	6879      	ldr	r1, [r7, #4]
 8002754:	4613      	mov	r3, r2
 8002756:	00db      	lsls	r3, r3, #3
 8002758:	4413      	add	r3, r2
 800275a:	009b      	lsls	r3, r3, #2
 800275c:	440b      	add	r3, r1
 800275e:	f503 731a 	add.w	r3, r3, #616	@ 0x268
 8002762:	681b      	ldr	r3, [r3, #0]
}
 8002764:	4618      	mov	r0, r3
 8002766:	370c      	adds	r7, #12
 8002768:	46bd      	mov	sp, r7
 800276a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800276e:	4770      	bx	lr

08002770 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8002770:	b580      	push	{r7, lr}
 8002772:	b086      	sub	sp, #24
 8002774:	af00      	add	r7, sp, #0
 8002776:	60f8      	str	r0, [r7, #12]
 8002778:	607a      	str	r2, [r7, #4]
 800277a:	603b      	str	r3, [r7, #0]
 800277c:	460b      	mov	r3, r1
 800277e:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002780:	7afb      	ldrb	r3, [r7, #11]
 8002782:	f003 020f 	and.w	r2, r3, #15
 8002786:	4613      	mov	r3, r2
 8002788:	00db      	lsls	r3, r3, #3
 800278a:	4413      	add	r3, r2
 800278c:	009b      	lsls	r3, r3, #2
 800278e:	3310      	adds	r3, #16
 8002790:	68fa      	ldr	r2, [r7, #12]
 8002792:	4413      	add	r3, r2
 8002794:	3304      	adds	r3, #4
 8002796:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8002798:	697b      	ldr	r3, [r7, #20]
 800279a:	687a      	ldr	r2, [r7, #4]
 800279c:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 800279e:	697b      	ldr	r3, [r7, #20]
 80027a0:	683a      	ldr	r2, [r7, #0]
 80027a2:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 80027a4:	697b      	ldr	r3, [r7, #20]
 80027a6:	2200      	movs	r2, #0
 80027a8:	615a      	str	r2, [r3, #20]
  ep->is_in = 1U;
 80027aa:	697b      	ldr	r3, [r7, #20]
 80027ac:	2201      	movs	r2, #1
 80027ae:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 80027b0:	7afb      	ldrb	r3, [r7, #11]
 80027b2:	f003 030f 	and.w	r3, r3, #15
 80027b6:	b2da      	uxtb	r2, r3
 80027b8:	697b      	ldr	r3, [r7, #20]
 80027ba:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 80027bc:	68fb      	ldr	r3, [r7, #12]
 80027be:	799b      	ldrb	r3, [r3, #6]
 80027c0:	2b01      	cmp	r3, #1
 80027c2:	d102      	bne.n	80027ca <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 80027c4:	687a      	ldr	r2, [r7, #4]
 80027c6:	697b      	ldr	r3, [r7, #20]
 80027c8:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 80027ca:	68fb      	ldr	r3, [r7, #12]
 80027cc:	6818      	ldr	r0, [r3, #0]
 80027ce:	68fb      	ldr	r3, [r7, #12]
 80027d0:	799b      	ldrb	r3, [r3, #6]
 80027d2:	461a      	mov	r2, r3
 80027d4:	6979      	ldr	r1, [r7, #20]
 80027d6:	f002 fff9 	bl	80057cc <USB_EPStartXfer>

  return HAL_OK;
 80027da:	2300      	movs	r3, #0
}
 80027dc:	4618      	mov	r0, r3
 80027de:	3718      	adds	r7, #24
 80027e0:	46bd      	mov	sp, r7
 80027e2:	bd80      	pop	{r7, pc}

080027e4 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80027e4:	b580      	push	{r7, lr}
 80027e6:	b084      	sub	sp, #16
 80027e8:	af00      	add	r7, sp, #0
 80027ea:	6078      	str	r0, [r7, #4]
 80027ec:	460b      	mov	r3, r1
 80027ee:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 80027f0:	78fb      	ldrb	r3, [r7, #3]
 80027f2:	f003 030f 	and.w	r3, r3, #15
 80027f6:	687a      	ldr	r2, [r7, #4]
 80027f8:	7912      	ldrb	r2, [r2, #4]
 80027fa:	4293      	cmp	r3, r2
 80027fc:	d901      	bls.n	8002802 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 80027fe:	2301      	movs	r3, #1
 8002800:	e04f      	b.n	80028a2 <HAL_PCD_EP_SetStall+0xbe>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8002802:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002806:	2b00      	cmp	r3, #0
 8002808:	da0f      	bge.n	800282a <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800280a:	78fb      	ldrb	r3, [r7, #3]
 800280c:	f003 020f 	and.w	r2, r3, #15
 8002810:	4613      	mov	r3, r2
 8002812:	00db      	lsls	r3, r3, #3
 8002814:	4413      	add	r3, r2
 8002816:	009b      	lsls	r3, r3, #2
 8002818:	3310      	adds	r3, #16
 800281a:	687a      	ldr	r2, [r7, #4]
 800281c:	4413      	add	r3, r2
 800281e:	3304      	adds	r3, #4
 8002820:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8002822:	68fb      	ldr	r3, [r7, #12]
 8002824:	2201      	movs	r2, #1
 8002826:	705a      	strb	r2, [r3, #1]
 8002828:	e00d      	b.n	8002846 <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 800282a:	78fa      	ldrb	r2, [r7, #3]
 800282c:	4613      	mov	r3, r2
 800282e:	00db      	lsls	r3, r3, #3
 8002830:	4413      	add	r3, r2
 8002832:	009b      	lsls	r3, r3, #2
 8002834:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8002838:	687a      	ldr	r2, [r7, #4]
 800283a:	4413      	add	r3, r2
 800283c:	3304      	adds	r3, #4
 800283e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8002840:	68fb      	ldr	r3, [r7, #12]
 8002842:	2200      	movs	r2, #0
 8002844:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8002846:	68fb      	ldr	r3, [r7, #12]
 8002848:	2201      	movs	r2, #1
 800284a:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800284c:	78fb      	ldrb	r3, [r7, #3]
 800284e:	f003 030f 	and.w	r3, r3, #15
 8002852:	b2da      	uxtb	r2, r3
 8002854:	68fb      	ldr	r3, [r7, #12]
 8002856:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800285e:	2b01      	cmp	r3, #1
 8002860:	d101      	bne.n	8002866 <HAL_PCD_EP_SetStall+0x82>
 8002862:	2302      	movs	r3, #2
 8002864:	e01d      	b.n	80028a2 <HAL_PCD_EP_SetStall+0xbe>
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	2201      	movs	r2, #1
 800286a:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  (void)USB_EPSetStall(hpcd->Instance, ep);
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	681b      	ldr	r3, [r3, #0]
 8002872:	68f9      	ldr	r1, [r7, #12]
 8002874:	4618      	mov	r0, r3
 8002876:	f003 fb8d 	bl	8005f94 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 800287a:	78fb      	ldrb	r3, [r7, #3]
 800287c:	f003 030f 	and.w	r3, r3, #15
 8002880:	2b00      	cmp	r3, #0
 8002882:	d109      	bne.n	8002898 <HAL_PCD_EP_SetStall+0xb4>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	6818      	ldr	r0, [r3, #0]
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	7999      	ldrb	r1, [r3, #6]
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8002892:	461a      	mov	r2, r3
 8002894:	f003 fd80 	bl	8006398 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	2200      	movs	r2, #0
 800289c:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 80028a0:	2300      	movs	r3, #0
}
 80028a2:	4618      	mov	r0, r3
 80028a4:	3710      	adds	r7, #16
 80028a6:	46bd      	mov	sp, r7
 80028a8:	bd80      	pop	{r7, pc}

080028aa <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80028aa:	b580      	push	{r7, lr}
 80028ac:	b084      	sub	sp, #16
 80028ae:	af00      	add	r7, sp, #0
 80028b0:	6078      	str	r0, [r7, #4]
 80028b2:	460b      	mov	r3, r1
 80028b4:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 80028b6:	78fb      	ldrb	r3, [r7, #3]
 80028b8:	f003 030f 	and.w	r3, r3, #15
 80028bc:	687a      	ldr	r2, [r7, #4]
 80028be:	7912      	ldrb	r2, [r2, #4]
 80028c0:	4293      	cmp	r3, r2
 80028c2:	d901      	bls.n	80028c8 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 80028c4:	2301      	movs	r3, #1
 80028c6:	e042      	b.n	800294e <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 80028c8:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80028cc:	2b00      	cmp	r3, #0
 80028ce:	da0f      	bge.n	80028f0 <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80028d0:	78fb      	ldrb	r3, [r7, #3]
 80028d2:	f003 020f 	and.w	r2, r3, #15
 80028d6:	4613      	mov	r3, r2
 80028d8:	00db      	lsls	r3, r3, #3
 80028da:	4413      	add	r3, r2
 80028dc:	009b      	lsls	r3, r3, #2
 80028de:	3310      	adds	r3, #16
 80028e0:	687a      	ldr	r2, [r7, #4]
 80028e2:	4413      	add	r3, r2
 80028e4:	3304      	adds	r3, #4
 80028e6:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80028e8:	68fb      	ldr	r3, [r7, #12]
 80028ea:	2201      	movs	r2, #1
 80028ec:	705a      	strb	r2, [r3, #1]
 80028ee:	e00f      	b.n	8002910 <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80028f0:	78fb      	ldrb	r3, [r7, #3]
 80028f2:	f003 020f 	and.w	r2, r3, #15
 80028f6:	4613      	mov	r3, r2
 80028f8:	00db      	lsls	r3, r3, #3
 80028fa:	4413      	add	r3, r2
 80028fc:	009b      	lsls	r3, r3, #2
 80028fe:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8002902:	687a      	ldr	r2, [r7, #4]
 8002904:	4413      	add	r3, r2
 8002906:	3304      	adds	r3, #4
 8002908:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800290a:	68fb      	ldr	r3, [r7, #12]
 800290c:	2200      	movs	r2, #0
 800290e:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8002910:	68fb      	ldr	r3, [r7, #12]
 8002912:	2200      	movs	r2, #0
 8002914:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8002916:	78fb      	ldrb	r3, [r7, #3]
 8002918:	f003 030f 	and.w	r3, r3, #15
 800291c:	b2da      	uxtb	r2, r3
 800291e:	68fb      	ldr	r3, [r7, #12]
 8002920:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8002928:	2b01      	cmp	r3, #1
 800292a:	d101      	bne.n	8002930 <HAL_PCD_EP_ClrStall+0x86>
 800292c:	2302      	movs	r3, #2
 800292e:	e00e      	b.n	800294e <HAL_PCD_EP_ClrStall+0xa4>
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	2201      	movs	r2, #1
 8002934:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	681b      	ldr	r3, [r3, #0]
 800293c:	68f9      	ldr	r1, [r7, #12]
 800293e:	4618      	mov	r0, r3
 8002940:	f003 fb96 	bl	8006070 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	2200      	movs	r2, #0
 8002948:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 800294c:	2300      	movs	r3, #0
}
 800294e:	4618      	mov	r0, r3
 8002950:	3710      	adds	r7, #16
 8002952:	46bd      	mov	sp, r7
 8002954:	bd80      	pop	{r7, pc}

08002956 <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8002956:	b580      	push	{r7, lr}
 8002958:	b084      	sub	sp, #16
 800295a:	af00      	add	r7, sp, #0
 800295c:	6078      	str	r0, [r7, #4]
 800295e:	460b      	mov	r3, r1
 8002960:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 8002962:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8002966:	2b00      	cmp	r3, #0
 8002968:	da0c      	bge.n	8002984 <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800296a:	78fb      	ldrb	r3, [r7, #3]
 800296c:	f003 020f 	and.w	r2, r3, #15
 8002970:	4613      	mov	r3, r2
 8002972:	00db      	lsls	r3, r3, #3
 8002974:	4413      	add	r3, r2
 8002976:	009b      	lsls	r3, r3, #2
 8002978:	3310      	adds	r3, #16
 800297a:	687a      	ldr	r2, [r7, #4]
 800297c:	4413      	add	r3, r2
 800297e:	3304      	adds	r3, #4
 8002980:	60fb      	str	r3, [r7, #12]
 8002982:	e00c      	b.n	800299e <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8002984:	78fb      	ldrb	r3, [r7, #3]
 8002986:	f003 020f 	and.w	r2, r3, #15
 800298a:	4613      	mov	r3, r2
 800298c:	00db      	lsls	r3, r3, #3
 800298e:	4413      	add	r3, r2
 8002990:	009b      	lsls	r3, r3, #2
 8002992:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8002996:	687a      	ldr	r2, [r7, #4]
 8002998:	4413      	add	r3, r2
 800299a:	3304      	adds	r3, #4
 800299c:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	681b      	ldr	r3, [r3, #0]
 80029a2:	68f9      	ldr	r1, [r7, #12]
 80029a4:	4618      	mov	r0, r3
 80029a6:	f003 f9b5 	bl	8005d14 <USB_EPStopXfer>
 80029aa:	4603      	mov	r3, r0
 80029ac:	72fb      	strb	r3, [r7, #11]

  return ret;
 80029ae:	7afb      	ldrb	r3, [r7, #11]
}
 80029b0:	4618      	mov	r0, r3
 80029b2:	3710      	adds	r7, #16
 80029b4:	46bd      	mov	sp, r7
 80029b6:	bd80      	pop	{r7, pc}

080029b8 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 80029b8:	b580      	push	{r7, lr}
 80029ba:	b08a      	sub	sp, #40	@ 0x28
 80029bc:	af02      	add	r7, sp, #8
 80029be:	6078      	str	r0, [r7, #4]
 80029c0:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 80029c2:	687b      	ldr	r3, [r7, #4]
 80029c4:	681b      	ldr	r3, [r3, #0]
 80029c6:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80029c8:	697b      	ldr	r3, [r7, #20]
 80029ca:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 80029cc:	683a      	ldr	r2, [r7, #0]
 80029ce:	4613      	mov	r3, r2
 80029d0:	00db      	lsls	r3, r3, #3
 80029d2:	4413      	add	r3, r2
 80029d4:	009b      	lsls	r3, r3, #2
 80029d6:	3310      	adds	r3, #16
 80029d8:	687a      	ldr	r2, [r7, #4]
 80029da:	4413      	add	r3, r2
 80029dc:	3304      	adds	r3, #4
 80029de:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 80029e0:	68fb      	ldr	r3, [r7, #12]
 80029e2:	695a      	ldr	r2, [r3, #20]
 80029e4:	68fb      	ldr	r3, [r7, #12]
 80029e6:	691b      	ldr	r3, [r3, #16]
 80029e8:	429a      	cmp	r2, r3
 80029ea:	d901      	bls.n	80029f0 <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 80029ec:	2301      	movs	r3, #1
 80029ee:	e06b      	b.n	8002ac8 <PCD_WriteEmptyTxFifo+0x110>
  }

  len = ep->xfer_len - ep->xfer_count;
 80029f0:	68fb      	ldr	r3, [r7, #12]
 80029f2:	691a      	ldr	r2, [r3, #16]
 80029f4:	68fb      	ldr	r3, [r7, #12]
 80029f6:	695b      	ldr	r3, [r3, #20]
 80029f8:	1ad3      	subs	r3, r2, r3
 80029fa:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 80029fc:	68fb      	ldr	r3, [r7, #12]
 80029fe:	689b      	ldr	r3, [r3, #8]
 8002a00:	69fa      	ldr	r2, [r7, #28]
 8002a02:	429a      	cmp	r2, r3
 8002a04:	d902      	bls.n	8002a0c <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 8002a06:	68fb      	ldr	r3, [r7, #12]
 8002a08:	689b      	ldr	r3, [r3, #8]
 8002a0a:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 8002a0c:	69fb      	ldr	r3, [r7, #28]
 8002a0e:	3303      	adds	r3, #3
 8002a10:	089b      	lsrs	r3, r3, #2
 8002a12:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8002a14:	e02a      	b.n	8002a6c <PCD_WriteEmptyTxFifo+0xb4>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 8002a16:	68fb      	ldr	r3, [r7, #12]
 8002a18:	691a      	ldr	r2, [r3, #16]
 8002a1a:	68fb      	ldr	r3, [r7, #12]
 8002a1c:	695b      	ldr	r3, [r3, #20]
 8002a1e:	1ad3      	subs	r3, r2, r3
 8002a20:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 8002a22:	68fb      	ldr	r3, [r7, #12]
 8002a24:	689b      	ldr	r3, [r3, #8]
 8002a26:	69fa      	ldr	r2, [r7, #28]
 8002a28:	429a      	cmp	r2, r3
 8002a2a:	d902      	bls.n	8002a32 <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 8002a2c:	68fb      	ldr	r3, [r7, #12]
 8002a2e:	689b      	ldr	r3, [r3, #8]
 8002a30:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 8002a32:	69fb      	ldr	r3, [r7, #28]
 8002a34:	3303      	adds	r3, #3
 8002a36:	089b      	lsrs	r3, r3, #2
 8002a38:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8002a3a:	68fb      	ldr	r3, [r7, #12]
 8002a3c:	68d9      	ldr	r1, [r3, #12]
 8002a3e:	683b      	ldr	r3, [r7, #0]
 8002a40:	b2da      	uxtb	r2, r3
 8002a42:	69fb      	ldr	r3, [r7, #28]
 8002a44:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	799b      	ldrb	r3, [r3, #6]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8002a4a:	9300      	str	r3, [sp, #0]
 8002a4c:	4603      	mov	r3, r0
 8002a4e:	6978      	ldr	r0, [r7, #20]
 8002a50:	f003 fa0a 	bl	8005e68 <USB_WritePacket>

    ep->xfer_buff  += len;
 8002a54:	68fb      	ldr	r3, [r7, #12]
 8002a56:	68da      	ldr	r2, [r3, #12]
 8002a58:	69fb      	ldr	r3, [r7, #28]
 8002a5a:	441a      	add	r2, r3
 8002a5c:	68fb      	ldr	r3, [r7, #12]
 8002a5e:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 8002a60:	68fb      	ldr	r3, [r7, #12]
 8002a62:	695a      	ldr	r2, [r3, #20]
 8002a64:	69fb      	ldr	r3, [r7, #28]
 8002a66:	441a      	add	r2, r3
 8002a68:	68fb      	ldr	r3, [r7, #12]
 8002a6a:	615a      	str	r2, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8002a6c:	683b      	ldr	r3, [r7, #0]
 8002a6e:	015a      	lsls	r2, r3, #5
 8002a70:	693b      	ldr	r3, [r7, #16]
 8002a72:	4413      	add	r3, r2
 8002a74:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8002a78:	699b      	ldr	r3, [r3, #24]
 8002a7a:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8002a7c:	69ba      	ldr	r2, [r7, #24]
 8002a7e:	429a      	cmp	r2, r3
 8002a80:	d809      	bhi.n	8002a96 <PCD_WriteEmptyTxFifo+0xde>
 8002a82:	68fb      	ldr	r3, [r7, #12]
 8002a84:	695a      	ldr	r2, [r3, #20]
 8002a86:	68fb      	ldr	r3, [r7, #12]
 8002a88:	691b      	ldr	r3, [r3, #16]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8002a8a:	429a      	cmp	r2, r3
 8002a8c:	d203      	bcs.n	8002a96 <PCD_WriteEmptyTxFifo+0xde>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8002a8e:	68fb      	ldr	r3, [r7, #12]
 8002a90:	691b      	ldr	r3, [r3, #16]
 8002a92:	2b00      	cmp	r3, #0
 8002a94:	d1bf      	bne.n	8002a16 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 8002a96:	68fb      	ldr	r3, [r7, #12]
 8002a98:	691a      	ldr	r2, [r3, #16]
 8002a9a:	68fb      	ldr	r3, [r7, #12]
 8002a9c:	695b      	ldr	r3, [r3, #20]
 8002a9e:	429a      	cmp	r2, r3
 8002aa0:	d811      	bhi.n	8002ac6 <PCD_WriteEmptyTxFifo+0x10e>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8002aa2:	683b      	ldr	r3, [r7, #0]
 8002aa4:	f003 030f 	and.w	r3, r3, #15
 8002aa8:	2201      	movs	r2, #1
 8002aaa:	fa02 f303 	lsl.w	r3, r2, r3
 8002aae:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8002ab0:	693b      	ldr	r3, [r7, #16]
 8002ab2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8002ab6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8002ab8:	68bb      	ldr	r3, [r7, #8]
 8002aba:	43db      	mvns	r3, r3
 8002abc:	6939      	ldr	r1, [r7, #16]
 8002abe:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8002ac2:	4013      	ands	r3, r2
 8002ac4:	634b      	str	r3, [r1, #52]	@ 0x34
  }

  return HAL_OK;
 8002ac6:	2300      	movs	r3, #0
}
 8002ac8:	4618      	mov	r0, r3
 8002aca:	3720      	adds	r7, #32
 8002acc:	46bd      	mov	sp, r7
 8002ace:	bd80      	pop	{r7, pc}

08002ad0 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8002ad0:	b580      	push	{r7, lr}
 8002ad2:	b088      	sub	sp, #32
 8002ad4:	af00      	add	r7, sp, #0
 8002ad6:	6078      	str	r0, [r7, #4]
 8002ad8:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	681b      	ldr	r3, [r3, #0]
 8002ade:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002ae0:	69fb      	ldr	r3, [r7, #28]
 8002ae2:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8002ae4:	69fb      	ldr	r3, [r7, #28]
 8002ae6:	333c      	adds	r3, #60	@ 0x3c
 8002ae8:	3304      	adds	r3, #4
 8002aea:	681b      	ldr	r3, [r3, #0]
 8002aec:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8002aee:	683b      	ldr	r3, [r7, #0]
 8002af0:	015a      	lsls	r2, r3, #5
 8002af2:	69bb      	ldr	r3, [r7, #24]
 8002af4:	4413      	add	r3, r2
 8002af6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002afa:	689b      	ldr	r3, [r3, #8]
 8002afc:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	799b      	ldrb	r3, [r3, #6]
 8002b02:	2b01      	cmp	r3, #1
 8002b04:	d17b      	bne.n	8002bfe <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 8002b06:	693b      	ldr	r3, [r7, #16]
 8002b08:	f003 0308 	and.w	r3, r3, #8
 8002b0c:	2b00      	cmp	r3, #0
 8002b0e:	d015      	beq.n	8002b3c <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8002b10:	697b      	ldr	r3, [r7, #20]
 8002b12:	4a61      	ldr	r2, [pc, #388]	@ (8002c98 <PCD_EP_OutXfrComplete_int+0x1c8>)
 8002b14:	4293      	cmp	r3, r2
 8002b16:	f240 80b9 	bls.w	8002c8c <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8002b1a:	693b      	ldr	r3, [r7, #16]
 8002b1c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8002b20:	2b00      	cmp	r3, #0
 8002b22:	f000 80b3 	beq.w	8002c8c <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8002b26:	683b      	ldr	r3, [r7, #0]
 8002b28:	015a      	lsls	r2, r3, #5
 8002b2a:	69bb      	ldr	r3, [r7, #24]
 8002b2c:	4413      	add	r3, r2
 8002b2e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002b32:	461a      	mov	r2, r3
 8002b34:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002b38:	6093      	str	r3, [r2, #8]
 8002b3a:	e0a7      	b.n	8002c8c <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 8002b3c:	693b      	ldr	r3, [r7, #16]
 8002b3e:	f003 0320 	and.w	r3, r3, #32
 8002b42:	2b00      	cmp	r3, #0
 8002b44:	d009      	beq.n	8002b5a <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8002b46:	683b      	ldr	r3, [r7, #0]
 8002b48:	015a      	lsls	r2, r3, #5
 8002b4a:	69bb      	ldr	r3, [r7, #24]
 8002b4c:	4413      	add	r3, r2
 8002b4e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002b52:	461a      	mov	r2, r3
 8002b54:	2320      	movs	r3, #32
 8002b56:	6093      	str	r3, [r2, #8]
 8002b58:	e098      	b.n	8002c8c <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 8002b5a:	693b      	ldr	r3, [r7, #16]
 8002b5c:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8002b60:	2b00      	cmp	r3, #0
 8002b62:	f040 8093 	bne.w	8002c8c <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8002b66:	697b      	ldr	r3, [r7, #20]
 8002b68:	4a4b      	ldr	r2, [pc, #300]	@ (8002c98 <PCD_EP_OutXfrComplete_int+0x1c8>)
 8002b6a:	4293      	cmp	r3, r2
 8002b6c:	d90f      	bls.n	8002b8e <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8002b6e:	693b      	ldr	r3, [r7, #16]
 8002b70:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8002b74:	2b00      	cmp	r3, #0
 8002b76:	d00a      	beq.n	8002b8e <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8002b78:	683b      	ldr	r3, [r7, #0]
 8002b7a:	015a      	lsls	r2, r3, #5
 8002b7c:	69bb      	ldr	r3, [r7, #24]
 8002b7e:	4413      	add	r3, r2
 8002b80:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002b84:	461a      	mov	r2, r3
 8002b86:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002b8a:	6093      	str	r3, [r2, #8]
 8002b8c:	e07e      	b.n	8002c8c <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 8002b8e:	683a      	ldr	r2, [r7, #0]
 8002b90:	4613      	mov	r3, r2
 8002b92:	00db      	lsls	r3, r3, #3
 8002b94:	4413      	add	r3, r2
 8002b96:	009b      	lsls	r3, r3, #2
 8002b98:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8002b9c:	687a      	ldr	r2, [r7, #4]
 8002b9e:	4413      	add	r3, r2
 8002ba0:	3304      	adds	r3, #4
 8002ba2:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 8002ba4:	68fb      	ldr	r3, [r7, #12]
 8002ba6:	6a1a      	ldr	r2, [r3, #32]
 8002ba8:	683b      	ldr	r3, [r7, #0]
 8002baa:	0159      	lsls	r1, r3, #5
 8002bac:	69bb      	ldr	r3, [r7, #24]
 8002bae:	440b      	add	r3, r1
 8002bb0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002bb4:	691b      	ldr	r3, [r3, #16]
 8002bb6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8002bba:	1ad2      	subs	r2, r2, r3
 8002bbc:	68fb      	ldr	r3, [r7, #12]
 8002bbe:	615a      	str	r2, [r3, #20]

        if (epnum == 0U)
 8002bc0:	683b      	ldr	r3, [r7, #0]
 8002bc2:	2b00      	cmp	r3, #0
 8002bc4:	d114      	bne.n	8002bf0 <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 8002bc6:	68fb      	ldr	r3, [r7, #12]
 8002bc8:	691b      	ldr	r3, [r3, #16]
 8002bca:	2b00      	cmp	r3, #0
 8002bcc:	d109      	bne.n	8002be2 <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8002bce:	687b      	ldr	r3, [r7, #4]
 8002bd0:	6818      	ldr	r0, [r3, #0]
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8002bd8:	461a      	mov	r2, r3
 8002bda:	2101      	movs	r1, #1
 8002bdc:	f003 fbdc 	bl	8006398 <USB_EP0_OutStart>
 8002be0:	e006      	b.n	8002bf0 <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 8002be2:	68fb      	ldr	r3, [r7, #12]
 8002be4:	68da      	ldr	r2, [r3, #12]
 8002be6:	68fb      	ldr	r3, [r7, #12]
 8002be8:	695b      	ldr	r3, [r3, #20]
 8002bea:	441a      	add	r2, r3
 8002bec:	68fb      	ldr	r3, [r7, #12]
 8002bee:	60da      	str	r2, [r3, #12]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8002bf0:	683b      	ldr	r3, [r7, #0]
 8002bf2:	b2db      	uxtb	r3, r3
 8002bf4:	4619      	mov	r1, r3
 8002bf6:	6878      	ldr	r0, [r7, #4]
 8002bf8:	f005 ff7a 	bl	8008af0 <HAL_PCD_DataOutStageCallback>
 8002bfc:	e046      	b.n	8002c8c <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 8002bfe:	697b      	ldr	r3, [r7, #20]
 8002c00:	4a26      	ldr	r2, [pc, #152]	@ (8002c9c <PCD_EP_OutXfrComplete_int+0x1cc>)
 8002c02:	4293      	cmp	r3, r2
 8002c04:	d124      	bne.n	8002c50 <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 8002c06:	693b      	ldr	r3, [r7, #16]
 8002c08:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002c0c:	2b00      	cmp	r3, #0
 8002c0e:	d00a      	beq.n	8002c26 <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8002c10:	683b      	ldr	r3, [r7, #0]
 8002c12:	015a      	lsls	r2, r3, #5
 8002c14:	69bb      	ldr	r3, [r7, #24]
 8002c16:	4413      	add	r3, r2
 8002c18:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002c1c:	461a      	mov	r2, r3
 8002c1e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002c22:	6093      	str	r3, [r2, #8]
 8002c24:	e032      	b.n	8002c8c <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8002c26:	693b      	ldr	r3, [r7, #16]
 8002c28:	f003 0320 	and.w	r3, r3, #32
 8002c2c:	2b00      	cmp	r3, #0
 8002c2e:	d008      	beq.n	8002c42 <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8002c30:	683b      	ldr	r3, [r7, #0]
 8002c32:	015a      	lsls	r2, r3, #5
 8002c34:	69bb      	ldr	r3, [r7, #24]
 8002c36:	4413      	add	r3, r2
 8002c38:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002c3c:	461a      	mov	r2, r3
 8002c3e:	2320      	movs	r3, #32
 8002c40:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8002c42:	683b      	ldr	r3, [r7, #0]
 8002c44:	b2db      	uxtb	r3, r3
 8002c46:	4619      	mov	r1, r3
 8002c48:	6878      	ldr	r0, [r7, #4]
 8002c4a:	f005 ff51 	bl	8008af0 <HAL_PCD_DataOutStageCallback>
 8002c4e:	e01d      	b.n	8002c8c <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8002c50:	683b      	ldr	r3, [r7, #0]
 8002c52:	2b00      	cmp	r3, #0
 8002c54:	d114      	bne.n	8002c80 <PCD_EP_OutXfrComplete_int+0x1b0>
 8002c56:	6879      	ldr	r1, [r7, #4]
 8002c58:	683a      	ldr	r2, [r7, #0]
 8002c5a:	4613      	mov	r3, r2
 8002c5c:	00db      	lsls	r3, r3, #3
 8002c5e:	4413      	add	r3, r2
 8002c60:	009b      	lsls	r3, r3, #2
 8002c62:	440b      	add	r3, r1
 8002c64:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8002c68:	681b      	ldr	r3, [r3, #0]
 8002c6a:	2b00      	cmp	r3, #0
 8002c6c:	d108      	bne.n	8002c80 <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	6818      	ldr	r0, [r3, #0]
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8002c78:	461a      	mov	r2, r3
 8002c7a:	2100      	movs	r1, #0
 8002c7c:	f003 fb8c 	bl	8006398 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8002c80:	683b      	ldr	r3, [r7, #0]
 8002c82:	b2db      	uxtb	r3, r3
 8002c84:	4619      	mov	r1, r3
 8002c86:	6878      	ldr	r0, [r7, #4]
 8002c88:	f005 ff32 	bl	8008af0 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 8002c8c:	2300      	movs	r3, #0
}
 8002c8e:	4618      	mov	r0, r3
 8002c90:	3720      	adds	r7, #32
 8002c92:	46bd      	mov	sp, r7
 8002c94:	bd80      	pop	{r7, pc}
 8002c96:	bf00      	nop
 8002c98:	4f54300a 	.word	0x4f54300a
 8002c9c:	4f54310a 	.word	0x4f54310a

08002ca0 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8002ca0:	b580      	push	{r7, lr}
 8002ca2:	b086      	sub	sp, #24
 8002ca4:	af00      	add	r7, sp, #0
 8002ca6:	6078      	str	r0, [r7, #4]
 8002ca8:	6039      	str	r1, [r7, #0]
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8002caa:	687b      	ldr	r3, [r7, #4]
 8002cac:	681b      	ldr	r3, [r3, #0]
 8002cae:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8002cb0:	697b      	ldr	r3, [r7, #20]
 8002cb2:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8002cb4:	697b      	ldr	r3, [r7, #20]
 8002cb6:	333c      	adds	r3, #60	@ 0x3c
 8002cb8:	3304      	adds	r3, #4
 8002cba:	681b      	ldr	r3, [r3, #0]
 8002cbc:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8002cbe:	683b      	ldr	r3, [r7, #0]
 8002cc0:	015a      	lsls	r2, r3, #5
 8002cc2:	693b      	ldr	r3, [r7, #16]
 8002cc4:	4413      	add	r3, r2
 8002cc6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002cca:	689b      	ldr	r3, [r3, #8]
 8002ccc:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8002cce:	68fb      	ldr	r3, [r7, #12]
 8002cd0:	4a15      	ldr	r2, [pc, #84]	@ (8002d28 <PCD_EP_OutSetupPacket_int+0x88>)
 8002cd2:	4293      	cmp	r3, r2
 8002cd4:	d90e      	bls.n	8002cf4 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8002cd6:	68bb      	ldr	r3, [r7, #8]
 8002cd8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8002cdc:	2b00      	cmp	r3, #0
 8002cde:	d009      	beq.n	8002cf4 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8002ce0:	683b      	ldr	r3, [r7, #0]
 8002ce2:	015a      	lsls	r2, r3, #5
 8002ce4:	693b      	ldr	r3, [r7, #16]
 8002ce6:	4413      	add	r3, r2
 8002ce8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8002cec:	461a      	mov	r2, r3
 8002cee:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002cf2:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 8002cf4:	6878      	ldr	r0, [r7, #4]
 8002cf6:	f005 fee9 	bl	8008acc <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 8002cfa:	68fb      	ldr	r3, [r7, #12]
 8002cfc:	4a0a      	ldr	r2, [pc, #40]	@ (8002d28 <PCD_EP_OutSetupPacket_int+0x88>)
 8002cfe:	4293      	cmp	r3, r2
 8002d00:	d90c      	bls.n	8002d1c <PCD_EP_OutSetupPacket_int+0x7c>
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	799b      	ldrb	r3, [r3, #6]
 8002d06:	2b01      	cmp	r3, #1
 8002d08:	d108      	bne.n	8002d1c <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	6818      	ldr	r0, [r3, #0]
 8002d0e:	687b      	ldr	r3, [r7, #4]
 8002d10:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8002d14:	461a      	mov	r2, r3
 8002d16:	2101      	movs	r1, #1
 8002d18:	f003 fb3e 	bl	8006398 <USB_EP0_OutStart>
  }

  return HAL_OK;
 8002d1c:	2300      	movs	r3, #0
}
 8002d1e:	4618      	mov	r0, r3
 8002d20:	3718      	adds	r7, #24
 8002d22:	46bd      	mov	sp, r7
 8002d24:	bd80      	pop	{r7, pc}
 8002d26:	bf00      	nop
 8002d28:	4f54300a 	.word	0x4f54300a

08002d2c <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 8002d2c:	b480      	push	{r7}
 8002d2e:	b085      	sub	sp, #20
 8002d30:	af00      	add	r7, sp, #0
 8002d32:	6078      	str	r0, [r7, #4]
 8002d34:	460b      	mov	r3, r1
 8002d36:	70fb      	strb	r3, [r7, #3]
 8002d38:	4613      	mov	r3, r2
 8002d3a:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	681b      	ldr	r3, [r3, #0]
 8002d40:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002d42:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 8002d44:	78fb      	ldrb	r3, [r7, #3]
 8002d46:	2b00      	cmp	r3, #0
 8002d48:	d107      	bne.n	8002d5a <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 8002d4a:	883b      	ldrh	r3, [r7, #0]
 8002d4c:	0419      	lsls	r1, r3, #16
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	681b      	ldr	r3, [r3, #0]
 8002d52:	68ba      	ldr	r2, [r7, #8]
 8002d54:	430a      	orrs	r2, r1
 8002d56:	629a      	str	r2, [r3, #40]	@ 0x28
 8002d58:	e028      	b.n	8002dac <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	681b      	ldr	r3, [r3, #0]
 8002d5e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002d60:	0c1b      	lsrs	r3, r3, #16
 8002d62:	68ba      	ldr	r2, [r7, #8]
 8002d64:	4413      	add	r3, r2
 8002d66:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8002d68:	2300      	movs	r3, #0
 8002d6a:	73fb      	strb	r3, [r7, #15]
 8002d6c:	e00d      	b.n	8002d8a <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	681a      	ldr	r2, [r3, #0]
 8002d72:	7bfb      	ldrb	r3, [r7, #15]
 8002d74:	3340      	adds	r3, #64	@ 0x40
 8002d76:	009b      	lsls	r3, r3, #2
 8002d78:	4413      	add	r3, r2
 8002d7a:	685b      	ldr	r3, [r3, #4]
 8002d7c:	0c1b      	lsrs	r3, r3, #16
 8002d7e:	68ba      	ldr	r2, [r7, #8]
 8002d80:	4413      	add	r3, r2
 8002d82:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8002d84:	7bfb      	ldrb	r3, [r7, #15]
 8002d86:	3301      	adds	r3, #1
 8002d88:	73fb      	strb	r3, [r7, #15]
 8002d8a:	7bfa      	ldrb	r2, [r7, #15]
 8002d8c:	78fb      	ldrb	r3, [r7, #3]
 8002d8e:	3b01      	subs	r3, #1
 8002d90:	429a      	cmp	r2, r3
 8002d92:	d3ec      	bcc.n	8002d6e <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 8002d94:	883b      	ldrh	r3, [r7, #0]
 8002d96:	0418      	lsls	r0, r3, #16
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	6819      	ldr	r1, [r3, #0]
 8002d9c:	78fb      	ldrb	r3, [r7, #3]
 8002d9e:	3b01      	subs	r3, #1
 8002da0:	68ba      	ldr	r2, [r7, #8]
 8002da2:	4302      	orrs	r2, r0
 8002da4:	3340      	adds	r3, #64	@ 0x40
 8002da6:	009b      	lsls	r3, r3, #2
 8002da8:	440b      	add	r3, r1
 8002daa:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 8002dac:	2300      	movs	r3, #0
}
 8002dae:	4618      	mov	r0, r3
 8002db0:	3714      	adds	r7, #20
 8002db2:	46bd      	mov	sp, r7
 8002db4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002db8:	4770      	bx	lr

08002dba <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 8002dba:	b480      	push	{r7}
 8002dbc:	b083      	sub	sp, #12
 8002dbe:	af00      	add	r7, sp, #0
 8002dc0:	6078      	str	r0, [r7, #4]
 8002dc2:	460b      	mov	r3, r1
 8002dc4:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	681b      	ldr	r3, [r3, #0]
 8002dca:	887a      	ldrh	r2, [r7, #2]
 8002dcc:	625a      	str	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8002dce:	2300      	movs	r3, #0
}
 8002dd0:	4618      	mov	r0, r3
 8002dd2:	370c      	adds	r7, #12
 8002dd4:	46bd      	mov	sp, r7
 8002dd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dda:	4770      	bx	lr

08002ddc <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 8002ddc:	b480      	push	{r7}
 8002dde:	b085      	sub	sp, #20
 8002de0:	af00      	add	r7, sp, #0
 8002de2:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	681b      	ldr	r3, [r3, #0]
 8002de8:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	2201      	movs	r2, #1
 8002dee:	f8c3 24d8 	str.w	r2, [r3, #1240]	@ 0x4d8
  hpcd->LPM_State = LPM_L0;
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	2200      	movs	r2, #0
 8002df6:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 8002dfa:	68fb      	ldr	r3, [r7, #12]
 8002dfc:	699b      	ldr	r3, [r3, #24]
 8002dfe:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 8002e02:	68fb      	ldr	r3, [r7, #12]
 8002e04:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 8002e06:	68fb      	ldr	r3, [r7, #12]
 8002e08:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8002e0a:	4b05      	ldr	r3, [pc, #20]	@ (8002e20 <HAL_PCDEx_ActivateLPM+0x44>)
 8002e0c:	4313      	orrs	r3, r2
 8002e0e:	68fa      	ldr	r2, [r7, #12]
 8002e10:	6553      	str	r3, [r2, #84]	@ 0x54

  return HAL_OK;
 8002e12:	2300      	movs	r3, #0
}
 8002e14:	4618      	mov	r0, r3
 8002e16:	3714      	adds	r7, #20
 8002e18:	46bd      	mov	sp, r7
 8002e1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e1e:	4770      	bx	lr
 8002e20:	10000003 	.word	0x10000003

08002e24 <HAL_PWR_EnableBkUpAccess>:
  * @note If the HSE divided by 2, 3, ..31 is used as the RTC clock, the 
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8002e24:	b480      	push	{r7}
 8002e26:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002e28:	4b05      	ldr	r3, [pc, #20]	@ (8002e40 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	4a04      	ldr	r2, [pc, #16]	@ (8002e40 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8002e2e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002e32:	6013      	str	r3, [r2, #0]
}
 8002e34:	bf00      	nop
 8002e36:	46bd      	mov	sp, r7
 8002e38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e3c:	4770      	bx	lr
 8002e3e:	bf00      	nop
 8002e40:	40007000 	.word	0x40007000

08002e44 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8002e44:	b580      	push	{r7, lr}
 8002e46:	b082      	sub	sp, #8
 8002e48:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 8002e4a:	2300      	movs	r3, #0
 8002e4c:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8002e4e:	4b23      	ldr	r3, [pc, #140]	@ (8002edc <HAL_PWREx_EnableOverDrive+0x98>)
 8002e50:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e52:	4a22      	ldr	r2, [pc, #136]	@ (8002edc <HAL_PWREx_EnableOverDrive+0x98>)
 8002e54:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002e58:	6413      	str	r3, [r2, #64]	@ 0x40
 8002e5a:	4b20      	ldr	r3, [pc, #128]	@ (8002edc <HAL_PWREx_EnableOverDrive+0x98>)
 8002e5c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e5e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002e62:	603b      	str	r3, [r7, #0]
 8002e64:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8002e66:	4b1e      	ldr	r3, [pc, #120]	@ (8002ee0 <HAL_PWREx_EnableOverDrive+0x9c>)
 8002e68:	681b      	ldr	r3, [r3, #0]
 8002e6a:	4a1d      	ldr	r2, [pc, #116]	@ (8002ee0 <HAL_PWREx_EnableOverDrive+0x9c>)
 8002e6c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002e70:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002e72:	f7fe fa31 	bl	80012d8 <HAL_GetTick>
 8002e76:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8002e78:	e009      	b.n	8002e8e <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8002e7a:	f7fe fa2d 	bl	80012d8 <HAL_GetTick>
 8002e7e:	4602      	mov	r2, r0
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	1ad3      	subs	r3, r2, r3
 8002e84:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8002e88:	d901      	bls.n	8002e8e <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 8002e8a:	2303      	movs	r3, #3
 8002e8c:	e022      	b.n	8002ed4 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8002e8e:	4b14      	ldr	r3, [pc, #80]	@ (8002ee0 <HAL_PWREx_EnableOverDrive+0x9c>)
 8002e90:	685b      	ldr	r3, [r3, #4]
 8002e92:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002e96:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002e9a:	d1ee      	bne.n	8002e7a <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8002e9c:	4b10      	ldr	r3, [pc, #64]	@ (8002ee0 <HAL_PWREx_EnableOverDrive+0x9c>)
 8002e9e:	681b      	ldr	r3, [r3, #0]
 8002ea0:	4a0f      	ldr	r2, [pc, #60]	@ (8002ee0 <HAL_PWREx_EnableOverDrive+0x9c>)
 8002ea2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002ea6:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002ea8:	f7fe fa16 	bl	80012d8 <HAL_GetTick>
 8002eac:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8002eae:	e009      	b.n	8002ec4 <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8002eb0:	f7fe fa12 	bl	80012d8 <HAL_GetTick>
 8002eb4:	4602      	mov	r2, r0
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	1ad3      	subs	r3, r2, r3
 8002eba:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8002ebe:	d901      	bls.n	8002ec4 <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 8002ec0:	2303      	movs	r3, #3
 8002ec2:	e007      	b.n	8002ed4 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8002ec4:	4b06      	ldr	r3, [pc, #24]	@ (8002ee0 <HAL_PWREx_EnableOverDrive+0x9c>)
 8002ec6:	685b      	ldr	r3, [r3, #4]
 8002ec8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002ecc:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8002ed0:	d1ee      	bne.n	8002eb0 <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 8002ed2:	2300      	movs	r3, #0
}
 8002ed4:	4618      	mov	r0, r3
 8002ed6:	3708      	adds	r7, #8
 8002ed8:	46bd      	mov	sp, r7
 8002eda:	bd80      	pop	{r7, pc}
 8002edc:	40023800 	.word	0x40023800
 8002ee0:	40007000 	.word	0x40007000

08002ee4 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002ee4:	b580      	push	{r7, lr}
 8002ee6:	b086      	sub	sp, #24
 8002ee8:	af00      	add	r7, sp, #0
 8002eea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 8002eec:	2300      	movs	r3, #0
 8002eee:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	2b00      	cmp	r3, #0
 8002ef4:	d101      	bne.n	8002efa <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 8002ef6:	2301      	movs	r3, #1
 8002ef8:	e291      	b.n	800341e <HAL_RCC_OscConfig+0x53a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	681b      	ldr	r3, [r3, #0]
 8002efe:	f003 0301 	and.w	r3, r3, #1
 8002f02:	2b00      	cmp	r3, #0
 8002f04:	f000 8087 	beq.w	8003016 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002f08:	4b96      	ldr	r3, [pc, #600]	@ (8003164 <HAL_RCC_OscConfig+0x280>)
 8002f0a:	689b      	ldr	r3, [r3, #8]
 8002f0c:	f003 030c 	and.w	r3, r3, #12
 8002f10:	2b04      	cmp	r3, #4
 8002f12:	d00c      	beq.n	8002f2e <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002f14:	4b93      	ldr	r3, [pc, #588]	@ (8003164 <HAL_RCC_OscConfig+0x280>)
 8002f16:	689b      	ldr	r3, [r3, #8]
 8002f18:	f003 030c 	and.w	r3, r3, #12
 8002f1c:	2b08      	cmp	r3, #8
 8002f1e:	d112      	bne.n	8002f46 <HAL_RCC_OscConfig+0x62>
 8002f20:	4b90      	ldr	r3, [pc, #576]	@ (8003164 <HAL_RCC_OscConfig+0x280>)
 8002f22:	685b      	ldr	r3, [r3, #4]
 8002f24:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002f28:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002f2c:	d10b      	bne.n	8002f46 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002f2e:	4b8d      	ldr	r3, [pc, #564]	@ (8003164 <HAL_RCC_OscConfig+0x280>)
 8002f30:	681b      	ldr	r3, [r3, #0]
 8002f32:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002f36:	2b00      	cmp	r3, #0
 8002f38:	d06c      	beq.n	8003014 <HAL_RCC_OscConfig+0x130>
 8002f3a:	687b      	ldr	r3, [r7, #4]
 8002f3c:	685b      	ldr	r3, [r3, #4]
 8002f3e:	2b00      	cmp	r3, #0
 8002f40:	d168      	bne.n	8003014 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 8002f42:	2301      	movs	r3, #1
 8002f44:	e26b      	b.n	800341e <HAL_RCC_OscConfig+0x53a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	685b      	ldr	r3, [r3, #4]
 8002f4a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002f4e:	d106      	bne.n	8002f5e <HAL_RCC_OscConfig+0x7a>
 8002f50:	4b84      	ldr	r3, [pc, #528]	@ (8003164 <HAL_RCC_OscConfig+0x280>)
 8002f52:	681b      	ldr	r3, [r3, #0]
 8002f54:	4a83      	ldr	r2, [pc, #524]	@ (8003164 <HAL_RCC_OscConfig+0x280>)
 8002f56:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002f5a:	6013      	str	r3, [r2, #0]
 8002f5c:	e02e      	b.n	8002fbc <HAL_RCC_OscConfig+0xd8>
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	685b      	ldr	r3, [r3, #4]
 8002f62:	2b00      	cmp	r3, #0
 8002f64:	d10c      	bne.n	8002f80 <HAL_RCC_OscConfig+0x9c>
 8002f66:	4b7f      	ldr	r3, [pc, #508]	@ (8003164 <HAL_RCC_OscConfig+0x280>)
 8002f68:	681b      	ldr	r3, [r3, #0]
 8002f6a:	4a7e      	ldr	r2, [pc, #504]	@ (8003164 <HAL_RCC_OscConfig+0x280>)
 8002f6c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002f70:	6013      	str	r3, [r2, #0]
 8002f72:	4b7c      	ldr	r3, [pc, #496]	@ (8003164 <HAL_RCC_OscConfig+0x280>)
 8002f74:	681b      	ldr	r3, [r3, #0]
 8002f76:	4a7b      	ldr	r2, [pc, #492]	@ (8003164 <HAL_RCC_OscConfig+0x280>)
 8002f78:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002f7c:	6013      	str	r3, [r2, #0]
 8002f7e:	e01d      	b.n	8002fbc <HAL_RCC_OscConfig+0xd8>
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	685b      	ldr	r3, [r3, #4]
 8002f84:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002f88:	d10c      	bne.n	8002fa4 <HAL_RCC_OscConfig+0xc0>
 8002f8a:	4b76      	ldr	r3, [pc, #472]	@ (8003164 <HAL_RCC_OscConfig+0x280>)
 8002f8c:	681b      	ldr	r3, [r3, #0]
 8002f8e:	4a75      	ldr	r2, [pc, #468]	@ (8003164 <HAL_RCC_OscConfig+0x280>)
 8002f90:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002f94:	6013      	str	r3, [r2, #0]
 8002f96:	4b73      	ldr	r3, [pc, #460]	@ (8003164 <HAL_RCC_OscConfig+0x280>)
 8002f98:	681b      	ldr	r3, [r3, #0]
 8002f9a:	4a72      	ldr	r2, [pc, #456]	@ (8003164 <HAL_RCC_OscConfig+0x280>)
 8002f9c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002fa0:	6013      	str	r3, [r2, #0]
 8002fa2:	e00b      	b.n	8002fbc <HAL_RCC_OscConfig+0xd8>
 8002fa4:	4b6f      	ldr	r3, [pc, #444]	@ (8003164 <HAL_RCC_OscConfig+0x280>)
 8002fa6:	681b      	ldr	r3, [r3, #0]
 8002fa8:	4a6e      	ldr	r2, [pc, #440]	@ (8003164 <HAL_RCC_OscConfig+0x280>)
 8002faa:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002fae:	6013      	str	r3, [r2, #0]
 8002fb0:	4b6c      	ldr	r3, [pc, #432]	@ (8003164 <HAL_RCC_OscConfig+0x280>)
 8002fb2:	681b      	ldr	r3, [r3, #0]
 8002fb4:	4a6b      	ldr	r2, [pc, #428]	@ (8003164 <HAL_RCC_OscConfig+0x280>)
 8002fb6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002fba:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	685b      	ldr	r3, [r3, #4]
 8002fc0:	2b00      	cmp	r3, #0
 8002fc2:	d013      	beq.n	8002fec <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002fc4:	f7fe f988 	bl	80012d8 <HAL_GetTick>
 8002fc8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002fca:	e008      	b.n	8002fde <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002fcc:	f7fe f984 	bl	80012d8 <HAL_GetTick>
 8002fd0:	4602      	mov	r2, r0
 8002fd2:	693b      	ldr	r3, [r7, #16]
 8002fd4:	1ad3      	subs	r3, r2, r3
 8002fd6:	2b64      	cmp	r3, #100	@ 0x64
 8002fd8:	d901      	bls.n	8002fde <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002fda:	2303      	movs	r3, #3
 8002fdc:	e21f      	b.n	800341e <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002fde:	4b61      	ldr	r3, [pc, #388]	@ (8003164 <HAL_RCC_OscConfig+0x280>)
 8002fe0:	681b      	ldr	r3, [r3, #0]
 8002fe2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002fe6:	2b00      	cmp	r3, #0
 8002fe8:	d0f0      	beq.n	8002fcc <HAL_RCC_OscConfig+0xe8>
 8002fea:	e014      	b.n	8003016 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002fec:	f7fe f974 	bl	80012d8 <HAL_GetTick>
 8002ff0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002ff2:	e008      	b.n	8003006 <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002ff4:	f7fe f970 	bl	80012d8 <HAL_GetTick>
 8002ff8:	4602      	mov	r2, r0
 8002ffa:	693b      	ldr	r3, [r7, #16]
 8002ffc:	1ad3      	subs	r3, r2, r3
 8002ffe:	2b64      	cmp	r3, #100	@ 0x64
 8003000:	d901      	bls.n	8003006 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8003002:	2303      	movs	r3, #3
 8003004:	e20b      	b.n	800341e <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003006:	4b57      	ldr	r3, [pc, #348]	@ (8003164 <HAL_RCC_OscConfig+0x280>)
 8003008:	681b      	ldr	r3, [r3, #0]
 800300a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800300e:	2b00      	cmp	r3, #0
 8003010:	d1f0      	bne.n	8002ff4 <HAL_RCC_OscConfig+0x110>
 8003012:	e000      	b.n	8003016 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003014:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003016:	687b      	ldr	r3, [r7, #4]
 8003018:	681b      	ldr	r3, [r3, #0]
 800301a:	f003 0302 	and.w	r3, r3, #2
 800301e:	2b00      	cmp	r3, #0
 8003020:	d069      	beq.n	80030f6 <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003022:	4b50      	ldr	r3, [pc, #320]	@ (8003164 <HAL_RCC_OscConfig+0x280>)
 8003024:	689b      	ldr	r3, [r3, #8]
 8003026:	f003 030c 	and.w	r3, r3, #12
 800302a:	2b00      	cmp	r3, #0
 800302c:	d00b      	beq.n	8003046 <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800302e:	4b4d      	ldr	r3, [pc, #308]	@ (8003164 <HAL_RCC_OscConfig+0x280>)
 8003030:	689b      	ldr	r3, [r3, #8]
 8003032:	f003 030c 	and.w	r3, r3, #12
 8003036:	2b08      	cmp	r3, #8
 8003038:	d11c      	bne.n	8003074 <HAL_RCC_OscConfig+0x190>
 800303a:	4b4a      	ldr	r3, [pc, #296]	@ (8003164 <HAL_RCC_OscConfig+0x280>)
 800303c:	685b      	ldr	r3, [r3, #4]
 800303e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003042:	2b00      	cmp	r3, #0
 8003044:	d116      	bne.n	8003074 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003046:	4b47      	ldr	r3, [pc, #284]	@ (8003164 <HAL_RCC_OscConfig+0x280>)
 8003048:	681b      	ldr	r3, [r3, #0]
 800304a:	f003 0302 	and.w	r3, r3, #2
 800304e:	2b00      	cmp	r3, #0
 8003050:	d005      	beq.n	800305e <HAL_RCC_OscConfig+0x17a>
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	68db      	ldr	r3, [r3, #12]
 8003056:	2b01      	cmp	r3, #1
 8003058:	d001      	beq.n	800305e <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 800305a:	2301      	movs	r3, #1
 800305c:	e1df      	b.n	800341e <HAL_RCC_OscConfig+0x53a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800305e:	4b41      	ldr	r3, [pc, #260]	@ (8003164 <HAL_RCC_OscConfig+0x280>)
 8003060:	681b      	ldr	r3, [r3, #0]
 8003062:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003066:	687b      	ldr	r3, [r7, #4]
 8003068:	691b      	ldr	r3, [r3, #16]
 800306a:	00db      	lsls	r3, r3, #3
 800306c:	493d      	ldr	r1, [pc, #244]	@ (8003164 <HAL_RCC_OscConfig+0x280>)
 800306e:	4313      	orrs	r3, r2
 8003070:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003072:	e040      	b.n	80030f6 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	68db      	ldr	r3, [r3, #12]
 8003078:	2b00      	cmp	r3, #0
 800307a:	d023      	beq.n	80030c4 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800307c:	4b39      	ldr	r3, [pc, #228]	@ (8003164 <HAL_RCC_OscConfig+0x280>)
 800307e:	681b      	ldr	r3, [r3, #0]
 8003080:	4a38      	ldr	r2, [pc, #224]	@ (8003164 <HAL_RCC_OscConfig+0x280>)
 8003082:	f043 0301 	orr.w	r3, r3, #1
 8003086:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003088:	f7fe f926 	bl	80012d8 <HAL_GetTick>
 800308c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800308e:	e008      	b.n	80030a2 <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003090:	f7fe f922 	bl	80012d8 <HAL_GetTick>
 8003094:	4602      	mov	r2, r0
 8003096:	693b      	ldr	r3, [r7, #16]
 8003098:	1ad3      	subs	r3, r2, r3
 800309a:	2b02      	cmp	r3, #2
 800309c:	d901      	bls.n	80030a2 <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 800309e:	2303      	movs	r3, #3
 80030a0:	e1bd      	b.n	800341e <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80030a2:	4b30      	ldr	r3, [pc, #192]	@ (8003164 <HAL_RCC_OscConfig+0x280>)
 80030a4:	681b      	ldr	r3, [r3, #0]
 80030a6:	f003 0302 	and.w	r3, r3, #2
 80030aa:	2b00      	cmp	r3, #0
 80030ac:	d0f0      	beq.n	8003090 <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80030ae:	4b2d      	ldr	r3, [pc, #180]	@ (8003164 <HAL_RCC_OscConfig+0x280>)
 80030b0:	681b      	ldr	r3, [r3, #0]
 80030b2:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	691b      	ldr	r3, [r3, #16]
 80030ba:	00db      	lsls	r3, r3, #3
 80030bc:	4929      	ldr	r1, [pc, #164]	@ (8003164 <HAL_RCC_OscConfig+0x280>)
 80030be:	4313      	orrs	r3, r2
 80030c0:	600b      	str	r3, [r1, #0]
 80030c2:	e018      	b.n	80030f6 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80030c4:	4b27      	ldr	r3, [pc, #156]	@ (8003164 <HAL_RCC_OscConfig+0x280>)
 80030c6:	681b      	ldr	r3, [r3, #0]
 80030c8:	4a26      	ldr	r2, [pc, #152]	@ (8003164 <HAL_RCC_OscConfig+0x280>)
 80030ca:	f023 0301 	bic.w	r3, r3, #1
 80030ce:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80030d0:	f7fe f902 	bl	80012d8 <HAL_GetTick>
 80030d4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80030d6:	e008      	b.n	80030ea <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80030d8:	f7fe f8fe 	bl	80012d8 <HAL_GetTick>
 80030dc:	4602      	mov	r2, r0
 80030de:	693b      	ldr	r3, [r7, #16]
 80030e0:	1ad3      	subs	r3, r2, r3
 80030e2:	2b02      	cmp	r3, #2
 80030e4:	d901      	bls.n	80030ea <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 80030e6:	2303      	movs	r3, #3
 80030e8:	e199      	b.n	800341e <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80030ea:	4b1e      	ldr	r3, [pc, #120]	@ (8003164 <HAL_RCC_OscConfig+0x280>)
 80030ec:	681b      	ldr	r3, [r3, #0]
 80030ee:	f003 0302 	and.w	r3, r3, #2
 80030f2:	2b00      	cmp	r3, #0
 80030f4:	d1f0      	bne.n	80030d8 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	681b      	ldr	r3, [r3, #0]
 80030fa:	f003 0308 	and.w	r3, r3, #8
 80030fe:	2b00      	cmp	r3, #0
 8003100:	d038      	beq.n	8003174 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	695b      	ldr	r3, [r3, #20]
 8003106:	2b00      	cmp	r3, #0
 8003108:	d019      	beq.n	800313e <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800310a:	4b16      	ldr	r3, [pc, #88]	@ (8003164 <HAL_RCC_OscConfig+0x280>)
 800310c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800310e:	4a15      	ldr	r2, [pc, #84]	@ (8003164 <HAL_RCC_OscConfig+0x280>)
 8003110:	f043 0301 	orr.w	r3, r3, #1
 8003114:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003116:	f7fe f8df 	bl	80012d8 <HAL_GetTick>
 800311a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800311c:	e008      	b.n	8003130 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800311e:	f7fe f8db 	bl	80012d8 <HAL_GetTick>
 8003122:	4602      	mov	r2, r0
 8003124:	693b      	ldr	r3, [r7, #16]
 8003126:	1ad3      	subs	r3, r2, r3
 8003128:	2b02      	cmp	r3, #2
 800312a:	d901      	bls.n	8003130 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 800312c:	2303      	movs	r3, #3
 800312e:	e176      	b.n	800341e <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003130:	4b0c      	ldr	r3, [pc, #48]	@ (8003164 <HAL_RCC_OscConfig+0x280>)
 8003132:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003134:	f003 0302 	and.w	r3, r3, #2
 8003138:	2b00      	cmp	r3, #0
 800313a:	d0f0      	beq.n	800311e <HAL_RCC_OscConfig+0x23a>
 800313c:	e01a      	b.n	8003174 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800313e:	4b09      	ldr	r3, [pc, #36]	@ (8003164 <HAL_RCC_OscConfig+0x280>)
 8003140:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003142:	4a08      	ldr	r2, [pc, #32]	@ (8003164 <HAL_RCC_OscConfig+0x280>)
 8003144:	f023 0301 	bic.w	r3, r3, #1
 8003148:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800314a:	f7fe f8c5 	bl	80012d8 <HAL_GetTick>
 800314e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003150:	e00a      	b.n	8003168 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003152:	f7fe f8c1 	bl	80012d8 <HAL_GetTick>
 8003156:	4602      	mov	r2, r0
 8003158:	693b      	ldr	r3, [r7, #16]
 800315a:	1ad3      	subs	r3, r2, r3
 800315c:	2b02      	cmp	r3, #2
 800315e:	d903      	bls.n	8003168 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8003160:	2303      	movs	r3, #3
 8003162:	e15c      	b.n	800341e <HAL_RCC_OscConfig+0x53a>
 8003164:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003168:	4b91      	ldr	r3, [pc, #580]	@ (80033b0 <HAL_RCC_OscConfig+0x4cc>)
 800316a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800316c:	f003 0302 	and.w	r3, r3, #2
 8003170:	2b00      	cmp	r3, #0
 8003172:	d1ee      	bne.n	8003152 <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	681b      	ldr	r3, [r3, #0]
 8003178:	f003 0304 	and.w	r3, r3, #4
 800317c:	2b00      	cmp	r3, #0
 800317e:	f000 80a4 	beq.w	80032ca <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003182:	4b8b      	ldr	r3, [pc, #556]	@ (80033b0 <HAL_RCC_OscConfig+0x4cc>)
 8003184:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003186:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800318a:	2b00      	cmp	r3, #0
 800318c:	d10d      	bne.n	80031aa <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 800318e:	4b88      	ldr	r3, [pc, #544]	@ (80033b0 <HAL_RCC_OscConfig+0x4cc>)
 8003190:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003192:	4a87      	ldr	r2, [pc, #540]	@ (80033b0 <HAL_RCC_OscConfig+0x4cc>)
 8003194:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003198:	6413      	str	r3, [r2, #64]	@ 0x40
 800319a:	4b85      	ldr	r3, [pc, #532]	@ (80033b0 <HAL_RCC_OscConfig+0x4cc>)
 800319c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800319e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80031a2:	60bb      	str	r3, [r7, #8]
 80031a4:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80031a6:	2301      	movs	r3, #1
 80031a8:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80031aa:	4b82      	ldr	r3, [pc, #520]	@ (80033b4 <HAL_RCC_OscConfig+0x4d0>)
 80031ac:	681b      	ldr	r3, [r3, #0]
 80031ae:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80031b2:	2b00      	cmp	r3, #0
 80031b4:	d118      	bne.n	80031e8 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 80031b6:	4b7f      	ldr	r3, [pc, #508]	@ (80033b4 <HAL_RCC_OscConfig+0x4d0>)
 80031b8:	681b      	ldr	r3, [r3, #0]
 80031ba:	4a7e      	ldr	r2, [pc, #504]	@ (80033b4 <HAL_RCC_OscConfig+0x4d0>)
 80031bc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80031c0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80031c2:	f7fe f889 	bl	80012d8 <HAL_GetTick>
 80031c6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80031c8:	e008      	b.n	80031dc <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80031ca:	f7fe f885 	bl	80012d8 <HAL_GetTick>
 80031ce:	4602      	mov	r2, r0
 80031d0:	693b      	ldr	r3, [r7, #16]
 80031d2:	1ad3      	subs	r3, r2, r3
 80031d4:	2b64      	cmp	r3, #100	@ 0x64
 80031d6:	d901      	bls.n	80031dc <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 80031d8:	2303      	movs	r3, #3
 80031da:	e120      	b.n	800341e <HAL_RCC_OscConfig+0x53a>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80031dc:	4b75      	ldr	r3, [pc, #468]	@ (80033b4 <HAL_RCC_OscConfig+0x4d0>)
 80031de:	681b      	ldr	r3, [r3, #0]
 80031e0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80031e4:	2b00      	cmp	r3, #0
 80031e6:	d0f0      	beq.n	80031ca <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	689b      	ldr	r3, [r3, #8]
 80031ec:	2b01      	cmp	r3, #1
 80031ee:	d106      	bne.n	80031fe <HAL_RCC_OscConfig+0x31a>
 80031f0:	4b6f      	ldr	r3, [pc, #444]	@ (80033b0 <HAL_RCC_OscConfig+0x4cc>)
 80031f2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80031f4:	4a6e      	ldr	r2, [pc, #440]	@ (80033b0 <HAL_RCC_OscConfig+0x4cc>)
 80031f6:	f043 0301 	orr.w	r3, r3, #1
 80031fa:	6713      	str	r3, [r2, #112]	@ 0x70
 80031fc:	e02d      	b.n	800325a <HAL_RCC_OscConfig+0x376>
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	689b      	ldr	r3, [r3, #8]
 8003202:	2b00      	cmp	r3, #0
 8003204:	d10c      	bne.n	8003220 <HAL_RCC_OscConfig+0x33c>
 8003206:	4b6a      	ldr	r3, [pc, #424]	@ (80033b0 <HAL_RCC_OscConfig+0x4cc>)
 8003208:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800320a:	4a69      	ldr	r2, [pc, #420]	@ (80033b0 <HAL_RCC_OscConfig+0x4cc>)
 800320c:	f023 0301 	bic.w	r3, r3, #1
 8003210:	6713      	str	r3, [r2, #112]	@ 0x70
 8003212:	4b67      	ldr	r3, [pc, #412]	@ (80033b0 <HAL_RCC_OscConfig+0x4cc>)
 8003214:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003216:	4a66      	ldr	r2, [pc, #408]	@ (80033b0 <HAL_RCC_OscConfig+0x4cc>)
 8003218:	f023 0304 	bic.w	r3, r3, #4
 800321c:	6713      	str	r3, [r2, #112]	@ 0x70
 800321e:	e01c      	b.n	800325a <HAL_RCC_OscConfig+0x376>
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	689b      	ldr	r3, [r3, #8]
 8003224:	2b05      	cmp	r3, #5
 8003226:	d10c      	bne.n	8003242 <HAL_RCC_OscConfig+0x35e>
 8003228:	4b61      	ldr	r3, [pc, #388]	@ (80033b0 <HAL_RCC_OscConfig+0x4cc>)
 800322a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800322c:	4a60      	ldr	r2, [pc, #384]	@ (80033b0 <HAL_RCC_OscConfig+0x4cc>)
 800322e:	f043 0304 	orr.w	r3, r3, #4
 8003232:	6713      	str	r3, [r2, #112]	@ 0x70
 8003234:	4b5e      	ldr	r3, [pc, #376]	@ (80033b0 <HAL_RCC_OscConfig+0x4cc>)
 8003236:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003238:	4a5d      	ldr	r2, [pc, #372]	@ (80033b0 <HAL_RCC_OscConfig+0x4cc>)
 800323a:	f043 0301 	orr.w	r3, r3, #1
 800323e:	6713      	str	r3, [r2, #112]	@ 0x70
 8003240:	e00b      	b.n	800325a <HAL_RCC_OscConfig+0x376>
 8003242:	4b5b      	ldr	r3, [pc, #364]	@ (80033b0 <HAL_RCC_OscConfig+0x4cc>)
 8003244:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003246:	4a5a      	ldr	r2, [pc, #360]	@ (80033b0 <HAL_RCC_OscConfig+0x4cc>)
 8003248:	f023 0301 	bic.w	r3, r3, #1
 800324c:	6713      	str	r3, [r2, #112]	@ 0x70
 800324e:	4b58      	ldr	r3, [pc, #352]	@ (80033b0 <HAL_RCC_OscConfig+0x4cc>)
 8003250:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003252:	4a57      	ldr	r2, [pc, #348]	@ (80033b0 <HAL_RCC_OscConfig+0x4cc>)
 8003254:	f023 0304 	bic.w	r3, r3, #4
 8003258:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	689b      	ldr	r3, [r3, #8]
 800325e:	2b00      	cmp	r3, #0
 8003260:	d015      	beq.n	800328e <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003262:	f7fe f839 	bl	80012d8 <HAL_GetTick>
 8003266:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003268:	e00a      	b.n	8003280 <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800326a:	f7fe f835 	bl	80012d8 <HAL_GetTick>
 800326e:	4602      	mov	r2, r0
 8003270:	693b      	ldr	r3, [r7, #16]
 8003272:	1ad3      	subs	r3, r2, r3
 8003274:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003278:	4293      	cmp	r3, r2
 800327a:	d901      	bls.n	8003280 <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 800327c:	2303      	movs	r3, #3
 800327e:	e0ce      	b.n	800341e <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003280:	4b4b      	ldr	r3, [pc, #300]	@ (80033b0 <HAL_RCC_OscConfig+0x4cc>)
 8003282:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003284:	f003 0302 	and.w	r3, r3, #2
 8003288:	2b00      	cmp	r3, #0
 800328a:	d0ee      	beq.n	800326a <HAL_RCC_OscConfig+0x386>
 800328c:	e014      	b.n	80032b8 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800328e:	f7fe f823 	bl	80012d8 <HAL_GetTick>
 8003292:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003294:	e00a      	b.n	80032ac <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003296:	f7fe f81f 	bl	80012d8 <HAL_GetTick>
 800329a:	4602      	mov	r2, r0
 800329c:	693b      	ldr	r3, [r7, #16]
 800329e:	1ad3      	subs	r3, r2, r3
 80032a0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80032a4:	4293      	cmp	r3, r2
 80032a6:	d901      	bls.n	80032ac <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 80032a8:	2303      	movs	r3, #3
 80032aa:	e0b8      	b.n	800341e <HAL_RCC_OscConfig+0x53a>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80032ac:	4b40      	ldr	r3, [pc, #256]	@ (80033b0 <HAL_RCC_OscConfig+0x4cc>)
 80032ae:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80032b0:	f003 0302 	and.w	r3, r3, #2
 80032b4:	2b00      	cmp	r3, #0
 80032b6:	d1ee      	bne.n	8003296 <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80032b8:	7dfb      	ldrb	r3, [r7, #23]
 80032ba:	2b01      	cmp	r3, #1
 80032bc:	d105      	bne.n	80032ca <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80032be:	4b3c      	ldr	r3, [pc, #240]	@ (80033b0 <HAL_RCC_OscConfig+0x4cc>)
 80032c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80032c2:	4a3b      	ldr	r2, [pc, #236]	@ (80033b0 <HAL_RCC_OscConfig+0x4cc>)
 80032c4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80032c8:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	699b      	ldr	r3, [r3, #24]
 80032ce:	2b00      	cmp	r3, #0
 80032d0:	f000 80a4 	beq.w	800341c <HAL_RCC_OscConfig+0x538>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80032d4:	4b36      	ldr	r3, [pc, #216]	@ (80033b0 <HAL_RCC_OscConfig+0x4cc>)
 80032d6:	689b      	ldr	r3, [r3, #8]
 80032d8:	f003 030c 	and.w	r3, r3, #12
 80032dc:	2b08      	cmp	r3, #8
 80032de:	d06b      	beq.n	80033b8 <HAL_RCC_OscConfig+0x4d4>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	699b      	ldr	r3, [r3, #24]
 80032e4:	2b02      	cmp	r3, #2
 80032e6:	d149      	bne.n	800337c <HAL_RCC_OscConfig+0x498>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80032e8:	4b31      	ldr	r3, [pc, #196]	@ (80033b0 <HAL_RCC_OscConfig+0x4cc>)
 80032ea:	681b      	ldr	r3, [r3, #0]
 80032ec:	4a30      	ldr	r2, [pc, #192]	@ (80033b0 <HAL_RCC_OscConfig+0x4cc>)
 80032ee:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80032f2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80032f4:	f7fd fff0 	bl	80012d8 <HAL_GetTick>
 80032f8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80032fa:	e008      	b.n	800330e <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80032fc:	f7fd ffec 	bl	80012d8 <HAL_GetTick>
 8003300:	4602      	mov	r2, r0
 8003302:	693b      	ldr	r3, [r7, #16]
 8003304:	1ad3      	subs	r3, r2, r3
 8003306:	2b02      	cmp	r3, #2
 8003308:	d901      	bls.n	800330e <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 800330a:	2303      	movs	r3, #3
 800330c:	e087      	b.n	800341e <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800330e:	4b28      	ldr	r3, [pc, #160]	@ (80033b0 <HAL_RCC_OscConfig+0x4cc>)
 8003310:	681b      	ldr	r3, [r3, #0]
 8003312:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003316:	2b00      	cmp	r3, #0
 8003318:	d1f0      	bne.n	80032fc <HAL_RCC_OscConfig+0x418>
                             RCC_OscInitStruct->PLL.PLLN,
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);
#else
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	69da      	ldr	r2, [r3, #28]
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	6a1b      	ldr	r3, [r3, #32]
 8003322:	431a      	orrs	r2, r3
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003328:	019b      	lsls	r3, r3, #6
 800332a:	431a      	orrs	r2, r3
 800332c:	687b      	ldr	r3, [r7, #4]
 800332e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003330:	085b      	lsrs	r3, r3, #1
 8003332:	3b01      	subs	r3, #1
 8003334:	041b      	lsls	r3, r3, #16
 8003336:	431a      	orrs	r2, r3
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800333c:	061b      	lsls	r3, r3, #24
 800333e:	4313      	orrs	r3, r2
 8003340:	4a1b      	ldr	r2, [pc, #108]	@ (80033b0 <HAL_RCC_OscConfig+0x4cc>)
 8003342:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8003346:	6053      	str	r3, [r2, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003348:	4b19      	ldr	r3, [pc, #100]	@ (80033b0 <HAL_RCC_OscConfig+0x4cc>)
 800334a:	681b      	ldr	r3, [r3, #0]
 800334c:	4a18      	ldr	r2, [pc, #96]	@ (80033b0 <HAL_RCC_OscConfig+0x4cc>)
 800334e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003352:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003354:	f7fd ffc0 	bl	80012d8 <HAL_GetTick>
 8003358:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800335a:	e008      	b.n	800336e <HAL_RCC_OscConfig+0x48a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800335c:	f7fd ffbc 	bl	80012d8 <HAL_GetTick>
 8003360:	4602      	mov	r2, r0
 8003362:	693b      	ldr	r3, [r7, #16]
 8003364:	1ad3      	subs	r3, r2, r3
 8003366:	2b02      	cmp	r3, #2
 8003368:	d901      	bls.n	800336e <HAL_RCC_OscConfig+0x48a>
          {
            return HAL_TIMEOUT;
 800336a:	2303      	movs	r3, #3
 800336c:	e057      	b.n	800341e <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800336e:	4b10      	ldr	r3, [pc, #64]	@ (80033b0 <HAL_RCC_OscConfig+0x4cc>)
 8003370:	681b      	ldr	r3, [r3, #0]
 8003372:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003376:	2b00      	cmp	r3, #0
 8003378:	d0f0      	beq.n	800335c <HAL_RCC_OscConfig+0x478>
 800337a:	e04f      	b.n	800341c <HAL_RCC_OscConfig+0x538>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800337c:	4b0c      	ldr	r3, [pc, #48]	@ (80033b0 <HAL_RCC_OscConfig+0x4cc>)
 800337e:	681b      	ldr	r3, [r3, #0]
 8003380:	4a0b      	ldr	r2, [pc, #44]	@ (80033b0 <HAL_RCC_OscConfig+0x4cc>)
 8003382:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003386:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003388:	f7fd ffa6 	bl	80012d8 <HAL_GetTick>
 800338c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800338e:	e008      	b.n	80033a2 <HAL_RCC_OscConfig+0x4be>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003390:	f7fd ffa2 	bl	80012d8 <HAL_GetTick>
 8003394:	4602      	mov	r2, r0
 8003396:	693b      	ldr	r3, [r7, #16]
 8003398:	1ad3      	subs	r3, r2, r3
 800339a:	2b02      	cmp	r3, #2
 800339c:	d901      	bls.n	80033a2 <HAL_RCC_OscConfig+0x4be>
          {
            return HAL_TIMEOUT;
 800339e:	2303      	movs	r3, #3
 80033a0:	e03d      	b.n	800341e <HAL_RCC_OscConfig+0x53a>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80033a2:	4b03      	ldr	r3, [pc, #12]	@ (80033b0 <HAL_RCC_OscConfig+0x4cc>)
 80033a4:	681b      	ldr	r3, [r3, #0]
 80033a6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80033aa:	2b00      	cmp	r3, #0
 80033ac:	d1f0      	bne.n	8003390 <HAL_RCC_OscConfig+0x4ac>
 80033ae:	e035      	b.n	800341c <HAL_RCC_OscConfig+0x538>
 80033b0:	40023800 	.word	0x40023800
 80033b4:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 80033b8:	4b1b      	ldr	r3, [pc, #108]	@ (8003428 <HAL_RCC_OscConfig+0x544>)
 80033ba:	685b      	ldr	r3, [r3, #4]
 80033bc:	60fb      	str	r3, [r7, #12]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	699b      	ldr	r3, [r3, #24]
 80033c2:	2b01      	cmp	r3, #1
 80033c4:	d028      	beq.n	8003418 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80033c6:	68fb      	ldr	r3, [r7, #12]
 80033c8:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80033d0:	429a      	cmp	r2, r3
 80033d2:	d121      	bne.n	8003418 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80033d4:	68fb      	ldr	r3, [r7, #12]
 80033d6:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80033de:	429a      	cmp	r2, r3
 80033e0:	d11a      	bne.n	8003418 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80033e2:	68fa      	ldr	r2, [r7, #12]
 80033e4:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 80033e8:	4013      	ands	r3, r2
 80033ea:	687a      	ldr	r2, [r7, #4]
 80033ec:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80033ee:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80033f0:	4293      	cmp	r3, r2
 80033f2:	d111      	bne.n	8003418 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 80033f4:	68fb      	ldr	r3, [r7, #12]
 80033f6:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80033fe:	085b      	lsrs	r3, r3, #1
 8003400:	3b01      	subs	r3, #1
 8003402:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003404:	429a      	cmp	r2, r3
 8003406:	d107      	bne.n	8003418 <HAL_RCC_OscConfig+0x534>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8003408:	68fb      	ldr	r3, [r7, #12]
 800340a:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003412:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8003414:	429a      	cmp	r2, r3
 8003416:	d001      	beq.n	800341c <HAL_RCC_OscConfig+0x538>
#endif
      {
        return HAL_ERROR;
 8003418:	2301      	movs	r3, #1
 800341a:	e000      	b.n	800341e <HAL_RCC_OscConfig+0x53a>
      }
    }
  }
  return HAL_OK;
 800341c:	2300      	movs	r3, #0
}
 800341e:	4618      	mov	r0, r3
 8003420:	3718      	adds	r7, #24
 8003422:	46bd      	mov	sp, r7
 8003424:	bd80      	pop	{r7, pc}
 8003426:	bf00      	nop
 8003428:	40023800 	.word	0x40023800

0800342c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800342c:	b580      	push	{r7, lr}
 800342e:	b084      	sub	sp, #16
 8003430:	af00      	add	r7, sp, #0
 8003432:	6078      	str	r0, [r7, #4]
 8003434:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8003436:	2300      	movs	r3, #0
 8003438:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	2b00      	cmp	r3, #0
 800343e:	d101      	bne.n	8003444 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8003440:	2301      	movs	r3, #1
 8003442:	e0d0      	b.n	80035e6 <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003444:	4b6a      	ldr	r3, [pc, #424]	@ (80035f0 <HAL_RCC_ClockConfig+0x1c4>)
 8003446:	681b      	ldr	r3, [r3, #0]
 8003448:	f003 030f 	and.w	r3, r3, #15
 800344c:	683a      	ldr	r2, [r7, #0]
 800344e:	429a      	cmp	r2, r3
 8003450:	d910      	bls.n	8003474 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003452:	4b67      	ldr	r3, [pc, #412]	@ (80035f0 <HAL_RCC_ClockConfig+0x1c4>)
 8003454:	681b      	ldr	r3, [r3, #0]
 8003456:	f023 020f 	bic.w	r2, r3, #15
 800345a:	4965      	ldr	r1, [pc, #404]	@ (80035f0 <HAL_RCC_ClockConfig+0x1c4>)
 800345c:	683b      	ldr	r3, [r7, #0]
 800345e:	4313      	orrs	r3, r2
 8003460:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003462:	4b63      	ldr	r3, [pc, #396]	@ (80035f0 <HAL_RCC_ClockConfig+0x1c4>)
 8003464:	681b      	ldr	r3, [r3, #0]
 8003466:	f003 030f 	and.w	r3, r3, #15
 800346a:	683a      	ldr	r2, [r7, #0]
 800346c:	429a      	cmp	r2, r3
 800346e:	d001      	beq.n	8003474 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8003470:	2301      	movs	r3, #1
 8003472:	e0b8      	b.n	80035e6 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003474:	687b      	ldr	r3, [r7, #4]
 8003476:	681b      	ldr	r3, [r3, #0]
 8003478:	f003 0302 	and.w	r3, r3, #2
 800347c:	2b00      	cmp	r3, #0
 800347e:	d020      	beq.n	80034c2 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	681b      	ldr	r3, [r3, #0]
 8003484:	f003 0304 	and.w	r3, r3, #4
 8003488:	2b00      	cmp	r3, #0
 800348a:	d005      	beq.n	8003498 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800348c:	4b59      	ldr	r3, [pc, #356]	@ (80035f4 <HAL_RCC_ClockConfig+0x1c8>)
 800348e:	689b      	ldr	r3, [r3, #8]
 8003490:	4a58      	ldr	r2, [pc, #352]	@ (80035f4 <HAL_RCC_ClockConfig+0x1c8>)
 8003492:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8003496:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003498:	687b      	ldr	r3, [r7, #4]
 800349a:	681b      	ldr	r3, [r3, #0]
 800349c:	f003 0308 	and.w	r3, r3, #8
 80034a0:	2b00      	cmp	r3, #0
 80034a2:	d005      	beq.n	80034b0 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80034a4:	4b53      	ldr	r3, [pc, #332]	@ (80035f4 <HAL_RCC_ClockConfig+0x1c8>)
 80034a6:	689b      	ldr	r3, [r3, #8]
 80034a8:	4a52      	ldr	r2, [pc, #328]	@ (80035f4 <HAL_RCC_ClockConfig+0x1c8>)
 80034aa:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80034ae:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80034b0:	4b50      	ldr	r3, [pc, #320]	@ (80035f4 <HAL_RCC_ClockConfig+0x1c8>)
 80034b2:	689b      	ldr	r3, [r3, #8]
 80034b4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	689b      	ldr	r3, [r3, #8]
 80034bc:	494d      	ldr	r1, [pc, #308]	@ (80035f4 <HAL_RCC_ClockConfig+0x1c8>)
 80034be:	4313      	orrs	r3, r2
 80034c0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	681b      	ldr	r3, [r3, #0]
 80034c6:	f003 0301 	and.w	r3, r3, #1
 80034ca:	2b00      	cmp	r3, #0
 80034cc:	d040      	beq.n	8003550 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	685b      	ldr	r3, [r3, #4]
 80034d2:	2b01      	cmp	r3, #1
 80034d4:	d107      	bne.n	80034e6 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80034d6:	4b47      	ldr	r3, [pc, #284]	@ (80035f4 <HAL_RCC_ClockConfig+0x1c8>)
 80034d8:	681b      	ldr	r3, [r3, #0]
 80034da:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80034de:	2b00      	cmp	r3, #0
 80034e0:	d115      	bne.n	800350e <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80034e2:	2301      	movs	r3, #1
 80034e4:	e07f      	b.n	80035e6 <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	685b      	ldr	r3, [r3, #4]
 80034ea:	2b02      	cmp	r3, #2
 80034ec:	d107      	bne.n	80034fe <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80034ee:	4b41      	ldr	r3, [pc, #260]	@ (80035f4 <HAL_RCC_ClockConfig+0x1c8>)
 80034f0:	681b      	ldr	r3, [r3, #0]
 80034f2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80034f6:	2b00      	cmp	r3, #0
 80034f8:	d109      	bne.n	800350e <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 80034fa:	2301      	movs	r3, #1
 80034fc:	e073      	b.n	80035e6 <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80034fe:	4b3d      	ldr	r3, [pc, #244]	@ (80035f4 <HAL_RCC_ClockConfig+0x1c8>)
 8003500:	681b      	ldr	r3, [r3, #0]
 8003502:	f003 0302 	and.w	r3, r3, #2
 8003506:	2b00      	cmp	r3, #0
 8003508:	d101      	bne.n	800350e <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 800350a:	2301      	movs	r3, #1
 800350c:	e06b      	b.n	80035e6 <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800350e:	4b39      	ldr	r3, [pc, #228]	@ (80035f4 <HAL_RCC_ClockConfig+0x1c8>)
 8003510:	689b      	ldr	r3, [r3, #8]
 8003512:	f023 0203 	bic.w	r2, r3, #3
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	685b      	ldr	r3, [r3, #4]
 800351a:	4936      	ldr	r1, [pc, #216]	@ (80035f4 <HAL_RCC_ClockConfig+0x1c8>)
 800351c:	4313      	orrs	r3, r2
 800351e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003520:	f7fd feda 	bl	80012d8 <HAL_GetTick>
 8003524:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003526:	e00a      	b.n	800353e <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003528:	f7fd fed6 	bl	80012d8 <HAL_GetTick>
 800352c:	4602      	mov	r2, r0
 800352e:	68fb      	ldr	r3, [r7, #12]
 8003530:	1ad3      	subs	r3, r2, r3
 8003532:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003536:	4293      	cmp	r3, r2
 8003538:	d901      	bls.n	800353e <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 800353a:	2303      	movs	r3, #3
 800353c:	e053      	b.n	80035e6 <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800353e:	4b2d      	ldr	r3, [pc, #180]	@ (80035f4 <HAL_RCC_ClockConfig+0x1c8>)
 8003540:	689b      	ldr	r3, [r3, #8]
 8003542:	f003 020c 	and.w	r2, r3, #12
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	685b      	ldr	r3, [r3, #4]
 800354a:	009b      	lsls	r3, r3, #2
 800354c:	429a      	cmp	r2, r3
 800354e:	d1eb      	bne.n	8003528 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003550:	4b27      	ldr	r3, [pc, #156]	@ (80035f0 <HAL_RCC_ClockConfig+0x1c4>)
 8003552:	681b      	ldr	r3, [r3, #0]
 8003554:	f003 030f 	and.w	r3, r3, #15
 8003558:	683a      	ldr	r2, [r7, #0]
 800355a:	429a      	cmp	r2, r3
 800355c:	d210      	bcs.n	8003580 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800355e:	4b24      	ldr	r3, [pc, #144]	@ (80035f0 <HAL_RCC_ClockConfig+0x1c4>)
 8003560:	681b      	ldr	r3, [r3, #0]
 8003562:	f023 020f 	bic.w	r2, r3, #15
 8003566:	4922      	ldr	r1, [pc, #136]	@ (80035f0 <HAL_RCC_ClockConfig+0x1c4>)
 8003568:	683b      	ldr	r3, [r7, #0]
 800356a:	4313      	orrs	r3, r2
 800356c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800356e:	4b20      	ldr	r3, [pc, #128]	@ (80035f0 <HAL_RCC_ClockConfig+0x1c4>)
 8003570:	681b      	ldr	r3, [r3, #0]
 8003572:	f003 030f 	and.w	r3, r3, #15
 8003576:	683a      	ldr	r2, [r7, #0]
 8003578:	429a      	cmp	r2, r3
 800357a:	d001      	beq.n	8003580 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 800357c:	2301      	movs	r3, #1
 800357e:	e032      	b.n	80035e6 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	681b      	ldr	r3, [r3, #0]
 8003584:	f003 0304 	and.w	r3, r3, #4
 8003588:	2b00      	cmp	r3, #0
 800358a:	d008      	beq.n	800359e <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800358c:	4b19      	ldr	r3, [pc, #100]	@ (80035f4 <HAL_RCC_ClockConfig+0x1c8>)
 800358e:	689b      	ldr	r3, [r3, #8]
 8003590:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	68db      	ldr	r3, [r3, #12]
 8003598:	4916      	ldr	r1, [pc, #88]	@ (80035f4 <HAL_RCC_ClockConfig+0x1c8>)
 800359a:	4313      	orrs	r3, r2
 800359c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	681b      	ldr	r3, [r3, #0]
 80035a2:	f003 0308 	and.w	r3, r3, #8
 80035a6:	2b00      	cmp	r3, #0
 80035a8:	d009      	beq.n	80035be <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80035aa:	4b12      	ldr	r3, [pc, #72]	@ (80035f4 <HAL_RCC_ClockConfig+0x1c8>)
 80035ac:	689b      	ldr	r3, [r3, #8]
 80035ae:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	691b      	ldr	r3, [r3, #16]
 80035b6:	00db      	lsls	r3, r3, #3
 80035b8:	490e      	ldr	r1, [pc, #56]	@ (80035f4 <HAL_RCC_ClockConfig+0x1c8>)
 80035ba:	4313      	orrs	r3, r2
 80035bc:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80035be:	f000 f821 	bl	8003604 <HAL_RCC_GetSysClockFreq>
 80035c2:	4602      	mov	r2, r0
 80035c4:	4b0b      	ldr	r3, [pc, #44]	@ (80035f4 <HAL_RCC_ClockConfig+0x1c8>)
 80035c6:	689b      	ldr	r3, [r3, #8]
 80035c8:	091b      	lsrs	r3, r3, #4
 80035ca:	f003 030f 	and.w	r3, r3, #15
 80035ce:	490a      	ldr	r1, [pc, #40]	@ (80035f8 <HAL_RCC_ClockConfig+0x1cc>)
 80035d0:	5ccb      	ldrb	r3, [r1, r3]
 80035d2:	fa22 f303 	lsr.w	r3, r2, r3
 80035d6:	4a09      	ldr	r2, [pc, #36]	@ (80035fc <HAL_RCC_ClockConfig+0x1d0>)
 80035d8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80035da:	4b09      	ldr	r3, [pc, #36]	@ (8003600 <HAL_RCC_ClockConfig+0x1d4>)
 80035dc:	681b      	ldr	r3, [r3, #0]
 80035de:	4618      	mov	r0, r3
 80035e0:	f7fd fe36 	bl	8001250 <HAL_InitTick>

  return HAL_OK;
 80035e4:	2300      	movs	r3, #0
}
 80035e6:	4618      	mov	r0, r3
 80035e8:	3710      	adds	r7, #16
 80035ea:	46bd      	mov	sp, r7
 80035ec:	bd80      	pop	{r7, pc}
 80035ee:	bf00      	nop
 80035f0:	40023c00 	.word	0x40023c00
 80035f4:	40023800 	.word	0x40023800
 80035f8:	080093c4 	.word	0x080093c4
 80035fc:	20000000 	.word	0x20000000
 8003600:	20000004 	.word	0x20000004

08003604 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003604:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003608:	b094      	sub	sp, #80	@ 0x50
 800360a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 800360c:	2300      	movs	r3, #0
 800360e:	647b      	str	r3, [r7, #68]	@ 0x44
 8003610:	2300      	movs	r3, #0
 8003612:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003614:	2300      	movs	r3, #0
 8003616:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0;
 8003618:	2300      	movs	r3, #0
 800361a:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800361c:	4b79      	ldr	r3, [pc, #484]	@ (8003804 <HAL_RCC_GetSysClockFreq+0x200>)
 800361e:	689b      	ldr	r3, [r3, #8]
 8003620:	f003 030c 	and.w	r3, r3, #12
 8003624:	2b08      	cmp	r3, #8
 8003626:	d00d      	beq.n	8003644 <HAL_RCC_GetSysClockFreq+0x40>
 8003628:	2b08      	cmp	r3, #8
 800362a:	f200 80e1 	bhi.w	80037f0 <HAL_RCC_GetSysClockFreq+0x1ec>
 800362e:	2b00      	cmp	r3, #0
 8003630:	d002      	beq.n	8003638 <HAL_RCC_GetSysClockFreq+0x34>
 8003632:	2b04      	cmp	r3, #4
 8003634:	d003      	beq.n	800363e <HAL_RCC_GetSysClockFreq+0x3a>
 8003636:	e0db      	b.n	80037f0 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003638:	4b73      	ldr	r3, [pc, #460]	@ (8003808 <HAL_RCC_GetSysClockFreq+0x204>)
 800363a:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800363c:	e0db      	b.n	80037f6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800363e:	4b72      	ldr	r3, [pc, #456]	@ (8003808 <HAL_RCC_GetSysClockFreq+0x204>)
 8003640:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8003642:	e0d8      	b.n	80037f6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003644:	4b6f      	ldr	r3, [pc, #444]	@ (8003804 <HAL_RCC_GetSysClockFreq+0x200>)
 8003646:	685b      	ldr	r3, [r3, #4]
 8003648:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800364c:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 800364e:	4b6d      	ldr	r3, [pc, #436]	@ (8003804 <HAL_RCC_GetSysClockFreq+0x200>)
 8003650:	685b      	ldr	r3, [r3, #4]
 8003652:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003656:	2b00      	cmp	r3, #0
 8003658:	d063      	beq.n	8003722 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800365a:	4b6a      	ldr	r3, [pc, #424]	@ (8003804 <HAL_RCC_GetSysClockFreq+0x200>)
 800365c:	685b      	ldr	r3, [r3, #4]
 800365e:	099b      	lsrs	r3, r3, #6
 8003660:	2200      	movs	r2, #0
 8003662:	63bb      	str	r3, [r7, #56]	@ 0x38
 8003664:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8003666:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003668:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800366c:	633b      	str	r3, [r7, #48]	@ 0x30
 800366e:	2300      	movs	r3, #0
 8003670:	637b      	str	r3, [r7, #52]	@ 0x34
 8003672:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8003676:	4622      	mov	r2, r4
 8003678:	462b      	mov	r3, r5
 800367a:	f04f 0000 	mov.w	r0, #0
 800367e:	f04f 0100 	mov.w	r1, #0
 8003682:	0159      	lsls	r1, r3, #5
 8003684:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003688:	0150      	lsls	r0, r2, #5
 800368a:	4602      	mov	r2, r0
 800368c:	460b      	mov	r3, r1
 800368e:	4621      	mov	r1, r4
 8003690:	1a51      	subs	r1, r2, r1
 8003692:	6139      	str	r1, [r7, #16]
 8003694:	4629      	mov	r1, r5
 8003696:	eb63 0301 	sbc.w	r3, r3, r1
 800369a:	617b      	str	r3, [r7, #20]
 800369c:	f04f 0200 	mov.w	r2, #0
 80036a0:	f04f 0300 	mov.w	r3, #0
 80036a4:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80036a8:	4659      	mov	r1, fp
 80036aa:	018b      	lsls	r3, r1, #6
 80036ac:	4651      	mov	r1, sl
 80036ae:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80036b2:	4651      	mov	r1, sl
 80036b4:	018a      	lsls	r2, r1, #6
 80036b6:	4651      	mov	r1, sl
 80036b8:	ebb2 0801 	subs.w	r8, r2, r1
 80036bc:	4659      	mov	r1, fp
 80036be:	eb63 0901 	sbc.w	r9, r3, r1
 80036c2:	f04f 0200 	mov.w	r2, #0
 80036c6:	f04f 0300 	mov.w	r3, #0
 80036ca:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80036ce:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80036d2:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80036d6:	4690      	mov	r8, r2
 80036d8:	4699      	mov	r9, r3
 80036da:	4623      	mov	r3, r4
 80036dc:	eb18 0303 	adds.w	r3, r8, r3
 80036e0:	60bb      	str	r3, [r7, #8]
 80036e2:	462b      	mov	r3, r5
 80036e4:	eb49 0303 	adc.w	r3, r9, r3
 80036e8:	60fb      	str	r3, [r7, #12]
 80036ea:	f04f 0200 	mov.w	r2, #0
 80036ee:	f04f 0300 	mov.w	r3, #0
 80036f2:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80036f6:	4629      	mov	r1, r5
 80036f8:	028b      	lsls	r3, r1, #10
 80036fa:	4621      	mov	r1, r4
 80036fc:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003700:	4621      	mov	r1, r4
 8003702:	028a      	lsls	r2, r1, #10
 8003704:	4610      	mov	r0, r2
 8003706:	4619      	mov	r1, r3
 8003708:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800370a:	2200      	movs	r2, #0
 800370c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800370e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003710:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8003714:	f7fc fd84 	bl	8000220 <__aeabi_uldivmod>
 8003718:	4602      	mov	r2, r0
 800371a:	460b      	mov	r3, r1
 800371c:	4613      	mov	r3, r2
 800371e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003720:	e058      	b.n	80037d4 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003722:	4b38      	ldr	r3, [pc, #224]	@ (8003804 <HAL_RCC_GetSysClockFreq+0x200>)
 8003724:	685b      	ldr	r3, [r3, #4]
 8003726:	099b      	lsrs	r3, r3, #6
 8003728:	2200      	movs	r2, #0
 800372a:	4618      	mov	r0, r3
 800372c:	4611      	mov	r1, r2
 800372e:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8003732:	623b      	str	r3, [r7, #32]
 8003734:	2300      	movs	r3, #0
 8003736:	627b      	str	r3, [r7, #36]	@ 0x24
 8003738:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 800373c:	4642      	mov	r2, r8
 800373e:	464b      	mov	r3, r9
 8003740:	f04f 0000 	mov.w	r0, #0
 8003744:	f04f 0100 	mov.w	r1, #0
 8003748:	0159      	lsls	r1, r3, #5
 800374a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800374e:	0150      	lsls	r0, r2, #5
 8003750:	4602      	mov	r2, r0
 8003752:	460b      	mov	r3, r1
 8003754:	4641      	mov	r1, r8
 8003756:	ebb2 0a01 	subs.w	sl, r2, r1
 800375a:	4649      	mov	r1, r9
 800375c:	eb63 0b01 	sbc.w	fp, r3, r1
 8003760:	f04f 0200 	mov.w	r2, #0
 8003764:	f04f 0300 	mov.w	r3, #0
 8003768:	ea4f 138b 	mov.w	r3, fp, lsl #6
 800376c:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8003770:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8003774:	ebb2 040a 	subs.w	r4, r2, sl
 8003778:	eb63 050b 	sbc.w	r5, r3, fp
 800377c:	f04f 0200 	mov.w	r2, #0
 8003780:	f04f 0300 	mov.w	r3, #0
 8003784:	00eb      	lsls	r3, r5, #3
 8003786:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800378a:	00e2      	lsls	r2, r4, #3
 800378c:	4614      	mov	r4, r2
 800378e:	461d      	mov	r5, r3
 8003790:	4643      	mov	r3, r8
 8003792:	18e3      	adds	r3, r4, r3
 8003794:	603b      	str	r3, [r7, #0]
 8003796:	464b      	mov	r3, r9
 8003798:	eb45 0303 	adc.w	r3, r5, r3
 800379c:	607b      	str	r3, [r7, #4]
 800379e:	f04f 0200 	mov.w	r2, #0
 80037a2:	f04f 0300 	mov.w	r3, #0
 80037a6:	e9d7 4500 	ldrd	r4, r5, [r7]
 80037aa:	4629      	mov	r1, r5
 80037ac:	028b      	lsls	r3, r1, #10
 80037ae:	4621      	mov	r1, r4
 80037b0:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80037b4:	4621      	mov	r1, r4
 80037b6:	028a      	lsls	r2, r1, #10
 80037b8:	4610      	mov	r0, r2
 80037ba:	4619      	mov	r1, r3
 80037bc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80037be:	2200      	movs	r2, #0
 80037c0:	61bb      	str	r3, [r7, #24]
 80037c2:	61fa      	str	r2, [r7, #28]
 80037c4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80037c8:	f7fc fd2a 	bl	8000220 <__aeabi_uldivmod>
 80037cc:	4602      	mov	r2, r0
 80037ce:	460b      	mov	r3, r1
 80037d0:	4613      	mov	r3, r2
 80037d2:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 80037d4:	4b0b      	ldr	r3, [pc, #44]	@ (8003804 <HAL_RCC_GetSysClockFreq+0x200>)
 80037d6:	685b      	ldr	r3, [r3, #4]
 80037d8:	0c1b      	lsrs	r3, r3, #16
 80037da:	f003 0303 	and.w	r3, r3, #3
 80037de:	3301      	adds	r3, #1
 80037e0:	005b      	lsls	r3, r3, #1
 80037e2:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 80037e4:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80037e6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80037e8:	fbb2 f3f3 	udiv	r3, r2, r3
 80037ec:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80037ee:	e002      	b.n	80037f6 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80037f0:	4b05      	ldr	r3, [pc, #20]	@ (8003808 <HAL_RCC_GetSysClockFreq+0x204>)
 80037f2:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80037f4:	bf00      	nop
    }
  }
  return sysclockfreq;
 80037f6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 80037f8:	4618      	mov	r0, r3
 80037fa:	3750      	adds	r7, #80	@ 0x50
 80037fc:	46bd      	mov	sp, r7
 80037fe:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003802:	bf00      	nop
 8003804:	40023800 	.word	0x40023800
 8003808:	00f42400 	.word	0x00f42400

0800380c <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800380c:	b480      	push	{r7}
 800380e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003810:	4b03      	ldr	r3, [pc, #12]	@ (8003820 <HAL_RCC_GetHCLKFreq+0x14>)
 8003812:	681b      	ldr	r3, [r3, #0]
}
 8003814:	4618      	mov	r0, r3
 8003816:	46bd      	mov	sp, r7
 8003818:	f85d 7b04 	ldr.w	r7, [sp], #4
 800381c:	4770      	bx	lr
 800381e:	bf00      	nop
 8003820:	20000000 	.word	0x20000000

08003824 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003824:	b580      	push	{r7, lr}
 8003826:	b088      	sub	sp, #32
 8003828:	af00      	add	r7, sp, #0
 800382a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 800382c:	2300      	movs	r3, #0
 800382e:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 8003830:	2300      	movs	r3, #0
 8003832:	613b      	str	r3, [r7, #16]
  uint32_t plli2sused = 0;
 8003834:	2300      	movs	r3, #0
 8003836:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 8003838:	2300      	movs	r3, #0
 800383a:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	681b      	ldr	r3, [r3, #0]
 8003840:	f003 0301 	and.w	r3, r3, #1
 8003844:	2b00      	cmp	r3, #0
 8003846:	d012      	beq.n	800386e <HAL_RCCEx_PeriphCLKConfig+0x4a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8003848:	4b65      	ldr	r3, [pc, #404]	@ (80039e0 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800384a:	689b      	ldr	r3, [r3, #8]
 800384c:	4a64      	ldr	r2, [pc, #400]	@ (80039e0 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800384e:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8003852:	6093      	str	r3, [r2, #8]
 8003854:	4b62      	ldr	r3, [pc, #392]	@ (80039e0 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8003856:	689a      	ldr	r2, [r3, #8]
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800385c:	4960      	ldr	r1, [pc, #384]	@ (80039e0 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800385e:	4313      	orrs	r3, r2
 8003860:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003866:	2b00      	cmp	r3, #0
 8003868:	d101      	bne.n	800386e <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      plli2sused = 1;
 800386a:	2301      	movs	r3, #1
 800386c:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	681b      	ldr	r3, [r3, #0]
 8003872:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003876:	2b00      	cmp	r3, #0
 8003878:	d017      	beq.n	80038aa <HAL_RCCEx_PeriphCLKConfig+0x86>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800387a:	4b59      	ldr	r3, [pc, #356]	@ (80039e0 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800387c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003880:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003888:	4955      	ldr	r1, [pc, #340]	@ (80039e0 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800388a:	4313      	orrs	r3, r2
 800388c:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003894:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003898:	d101      	bne.n	800389e <HAL_RCCEx_PeriphCLKConfig+0x7a>
    {
      plli2sused = 1;
 800389a:	2301      	movs	r3, #1
 800389c:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80038a2:	2b00      	cmp	r3, #0
 80038a4:	d101      	bne.n	80038aa <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      pllsaiused = 1;
 80038a6:	2301      	movs	r3, #1
 80038a8:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 80038aa:	687b      	ldr	r3, [r7, #4]
 80038ac:	681b      	ldr	r3, [r3, #0]
 80038ae:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80038b2:	2b00      	cmp	r3, #0
 80038b4:	d017      	beq.n	80038e6 <HAL_RCCEx_PeriphCLKConfig+0xc2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80038b6:	4b4a      	ldr	r3, [pc, #296]	@ (80039e0 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80038b8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80038bc:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80038c4:	4946      	ldr	r1, [pc, #280]	@ (80039e0 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80038c6:	4313      	orrs	r3, r2
 80038c8:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80038d0:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80038d4:	d101      	bne.n	80038da <HAL_RCCEx_PeriphCLKConfig+0xb6>
    {
      plli2sused = 1;
 80038d6:	2301      	movs	r3, #1
 80038d8:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80038de:	2b00      	cmp	r3, #0
 80038e0:	d101      	bne.n	80038e6 <HAL_RCCEx_PeriphCLKConfig+0xc2>
    {
      pllsaiused = 1;
 80038e2:	2301      	movs	r3, #1
 80038e4:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	681b      	ldr	r3, [r3, #0]
 80038ea:	f003 0320 	and.w	r3, r3, #32
 80038ee:	2b00      	cmp	r3, #0
 80038f0:	f000 808b 	beq.w	8003a0a <HAL_RCCEx_PeriphCLKConfig+0x1e6>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 80038f4:	4b3a      	ldr	r3, [pc, #232]	@ (80039e0 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80038f6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80038f8:	4a39      	ldr	r2, [pc, #228]	@ (80039e0 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80038fa:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80038fe:	6413      	str	r3, [r2, #64]	@ 0x40
 8003900:	4b37      	ldr	r3, [pc, #220]	@ (80039e0 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8003902:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003904:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003908:	60fb      	str	r3, [r7, #12]
 800390a:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 800390c:	4b35      	ldr	r3, [pc, #212]	@ (80039e4 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 800390e:	681b      	ldr	r3, [r3, #0]
 8003910:	4a34      	ldr	r2, [pc, #208]	@ (80039e4 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8003912:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003916:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003918:	f7fd fcde 	bl	80012d8 <HAL_GetTick>
 800391c:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 800391e:	e008      	b.n	8003932 <HAL_RCCEx_PeriphCLKConfig+0x10e>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003920:	f7fd fcda 	bl	80012d8 <HAL_GetTick>
 8003924:	4602      	mov	r2, r0
 8003926:	697b      	ldr	r3, [r7, #20]
 8003928:	1ad3      	subs	r3, r2, r3
 800392a:	2b64      	cmp	r3, #100	@ 0x64
 800392c:	d901      	bls.n	8003932 <HAL_RCCEx_PeriphCLKConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800392e:	2303      	movs	r3, #3
 8003930:	e2bc      	b.n	8003eac <HAL_RCCEx_PeriphCLKConfig+0x688>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8003932:	4b2c      	ldr	r3, [pc, #176]	@ (80039e4 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8003934:	681b      	ldr	r3, [r3, #0]
 8003936:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800393a:	2b00      	cmp	r3, #0
 800393c:	d0f0      	beq.n	8003920 <HAL_RCCEx_PeriphCLKConfig+0xfc>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800393e:	4b28      	ldr	r3, [pc, #160]	@ (80039e0 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8003940:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003942:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003946:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8003948:	693b      	ldr	r3, [r7, #16]
 800394a:	2b00      	cmp	r3, #0
 800394c:	d035      	beq.n	80039ba <HAL_RCCEx_PeriphCLKConfig+0x196>
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003952:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003956:	693a      	ldr	r2, [r7, #16]
 8003958:	429a      	cmp	r2, r3
 800395a:	d02e      	beq.n	80039ba <HAL_RCCEx_PeriphCLKConfig+0x196>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800395c:	4b20      	ldr	r3, [pc, #128]	@ (80039e0 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800395e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003960:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003964:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8003966:	4b1e      	ldr	r3, [pc, #120]	@ (80039e0 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8003968:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800396a:	4a1d      	ldr	r2, [pc, #116]	@ (80039e0 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 800396c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003970:	6713      	str	r3, [r2, #112]	@ 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 8003972:	4b1b      	ldr	r3, [pc, #108]	@ (80039e0 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8003974:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003976:	4a1a      	ldr	r2, [pc, #104]	@ (80039e0 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8003978:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800397c:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 800397e:	4a18      	ldr	r2, [pc, #96]	@ (80039e0 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8003980:	693b      	ldr	r3, [r7, #16]
 8003982:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8003984:	4b16      	ldr	r3, [pc, #88]	@ (80039e0 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8003986:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003988:	f003 0301 	and.w	r3, r3, #1
 800398c:	2b01      	cmp	r3, #1
 800398e:	d114      	bne.n	80039ba <HAL_RCCEx_PeriphCLKConfig+0x196>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003990:	f7fd fca2 	bl	80012d8 <HAL_GetTick>
 8003994:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003996:	e00a      	b.n	80039ae <HAL_RCCEx_PeriphCLKConfig+0x18a>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003998:	f7fd fc9e 	bl	80012d8 <HAL_GetTick>
 800399c:	4602      	mov	r2, r0
 800399e:	697b      	ldr	r3, [r7, #20]
 80039a0:	1ad3      	subs	r3, r2, r3
 80039a2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80039a6:	4293      	cmp	r3, r2
 80039a8:	d901      	bls.n	80039ae <HAL_RCCEx_PeriphCLKConfig+0x18a>
          {
            return HAL_TIMEOUT;
 80039aa:	2303      	movs	r3, #3
 80039ac:	e27e      	b.n	8003eac <HAL_RCCEx_PeriphCLKConfig+0x688>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80039ae:	4b0c      	ldr	r3, [pc, #48]	@ (80039e0 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80039b0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80039b2:	f003 0302 	and.w	r3, r3, #2
 80039b6:	2b00      	cmp	r3, #0
 80039b8:	d0ee      	beq.n	8003998 <HAL_RCCEx_PeriphCLKConfig+0x174>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80039be:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80039c2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80039c6:	d111      	bne.n	80039ec <HAL_RCCEx_PeriphCLKConfig+0x1c8>
 80039c8:	4b05      	ldr	r3, [pc, #20]	@ (80039e0 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80039ca:	689b      	ldr	r3, [r3, #8]
 80039cc:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	6a99      	ldr	r1, [r3, #40]	@ 0x28
 80039d4:	4b04      	ldr	r3, [pc, #16]	@ (80039e8 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 80039d6:	400b      	ands	r3, r1
 80039d8:	4901      	ldr	r1, [pc, #4]	@ (80039e0 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 80039da:	4313      	orrs	r3, r2
 80039dc:	608b      	str	r3, [r1, #8]
 80039de:	e00b      	b.n	80039f8 <HAL_RCCEx_PeriphCLKConfig+0x1d4>
 80039e0:	40023800 	.word	0x40023800
 80039e4:	40007000 	.word	0x40007000
 80039e8:	0ffffcff 	.word	0x0ffffcff
 80039ec:	4ba4      	ldr	r3, [pc, #656]	@ (8003c80 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 80039ee:	689b      	ldr	r3, [r3, #8]
 80039f0:	4aa3      	ldr	r2, [pc, #652]	@ (8003c80 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 80039f2:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 80039f6:	6093      	str	r3, [r2, #8]
 80039f8:	4ba1      	ldr	r3, [pc, #644]	@ (8003c80 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 80039fa:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003a00:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003a04:	499e      	ldr	r1, [pc, #632]	@ (8003c80 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003a06:	4313      	orrs	r3, r2
 8003a08:	670b      	str	r3, [r1, #112]	@ 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	681b      	ldr	r3, [r3, #0]
 8003a0e:	f003 0310 	and.w	r3, r3, #16
 8003a12:	2b00      	cmp	r3, #0
 8003a14:	d010      	beq.n	8003a38 <HAL_RCCEx_PeriphCLKConfig+0x214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8003a16:	4b9a      	ldr	r3, [pc, #616]	@ (8003c80 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003a18:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003a1c:	4a98      	ldr	r2, [pc, #608]	@ (8003c80 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003a1e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003a22:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8003a26:	4b96      	ldr	r3, [pc, #600]	@ (8003c80 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003a28:	f8d3 208c 	ldr.w	r2, [r3, #140]	@ 0x8c
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003a30:	4993      	ldr	r1, [pc, #588]	@ (8003c80 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003a32:	4313      	orrs	r3, r2
 8003a34:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	681b      	ldr	r3, [r3, #0]
 8003a3c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003a40:	2b00      	cmp	r3, #0
 8003a42:	d00a      	beq.n	8003a5a <HAL_RCCEx_PeriphCLKConfig+0x236>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003a44:	4b8e      	ldr	r3, [pc, #568]	@ (8003c80 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003a46:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003a4a:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003a52:	498b      	ldr	r1, [pc, #556]	@ (8003c80 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003a54:	4313      	orrs	r3, r2
 8003a56:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003a5a:	687b      	ldr	r3, [r7, #4]
 8003a5c:	681b      	ldr	r3, [r3, #0]
 8003a5e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003a62:	2b00      	cmp	r3, #0
 8003a64:	d00a      	beq.n	8003a7c <HAL_RCCEx_PeriphCLKConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8003a66:	4b86      	ldr	r3, [pc, #536]	@ (8003c80 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003a68:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003a6c:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003a74:	4982      	ldr	r1, [pc, #520]	@ (8003c80 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003a76:	4313      	orrs	r3, r2
 8003a78:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	681b      	ldr	r3, [r3, #0]
 8003a80:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003a84:	2b00      	cmp	r3, #0
 8003a86:	d00a      	beq.n	8003a9e <HAL_RCCEx_PeriphCLKConfig+0x27a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8003a88:	4b7d      	ldr	r3, [pc, #500]	@ (8003c80 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003a8a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003a8e:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003a96:	497a      	ldr	r1, [pc, #488]	@ (8003c80 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003a98:	4313      	orrs	r3, r2
 8003a9a:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	681b      	ldr	r3, [r3, #0]
 8003aa2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003aa6:	2b00      	cmp	r3, #0
 8003aa8:	d00a      	beq.n	8003ac0 <HAL_RCCEx_PeriphCLKConfig+0x29c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003aaa:	4b75      	ldr	r3, [pc, #468]	@ (8003c80 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003aac:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003ab0:	f023 0203 	bic.w	r2, r3, #3
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003ab8:	4971      	ldr	r1, [pc, #452]	@ (8003c80 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003aba:	4313      	orrs	r3, r2
 8003abc:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	681b      	ldr	r3, [r3, #0]
 8003ac4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003ac8:	2b00      	cmp	r3, #0
 8003aca:	d00a      	beq.n	8003ae2 <HAL_RCCEx_PeriphCLKConfig+0x2be>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003acc:	4b6c      	ldr	r3, [pc, #432]	@ (8003c80 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003ace:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003ad2:	f023 020c 	bic.w	r2, r3, #12
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ada:	4969      	ldr	r1, [pc, #420]	@ (8003c80 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003adc:	4313      	orrs	r3, r2
 8003ade:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	681b      	ldr	r3, [r3, #0]
 8003ae6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003aea:	2b00      	cmp	r3, #0
 8003aec:	d00a      	beq.n	8003b04 <HAL_RCCEx_PeriphCLKConfig+0x2e0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8003aee:	4b64      	ldr	r3, [pc, #400]	@ (8003c80 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003af0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003af4:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003afc:	4960      	ldr	r1, [pc, #384]	@ (8003c80 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003afe:	4313      	orrs	r3, r2
 8003b00:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	681b      	ldr	r3, [r3, #0]
 8003b08:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003b0c:	2b00      	cmp	r3, #0
 8003b0e:	d00a      	beq.n	8003b26 <HAL_RCCEx_PeriphCLKConfig+0x302>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8003b10:	4b5b      	ldr	r3, [pc, #364]	@ (8003c80 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003b12:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003b16:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003b1e:	4958      	ldr	r1, [pc, #352]	@ (8003c80 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003b20:	4313      	orrs	r3, r2
 8003b22:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	681b      	ldr	r3, [r3, #0]
 8003b2a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003b2e:	2b00      	cmp	r3, #0
 8003b30:	d00a      	beq.n	8003b48 <HAL_RCCEx_PeriphCLKConfig+0x324>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8003b32:	4b53      	ldr	r3, [pc, #332]	@ (8003c80 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003b34:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003b38:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003b40:	494f      	ldr	r1, [pc, #316]	@ (8003c80 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003b42:	4313      	orrs	r3, r2
 8003b44:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	681b      	ldr	r3, [r3, #0]
 8003b4c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003b50:	2b00      	cmp	r3, #0
 8003b52:	d00a      	beq.n	8003b6a <HAL_RCCEx_PeriphCLKConfig+0x346>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 8003b54:	4b4a      	ldr	r3, [pc, #296]	@ (8003c80 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003b56:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003b5a:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003b62:	4947      	ldr	r1, [pc, #284]	@ (8003c80 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003b64:	4313      	orrs	r3, r2
 8003b66:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	681b      	ldr	r3, [r3, #0]
 8003b6e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003b72:	2b00      	cmp	r3, #0
 8003b74:	d00a      	beq.n	8003b8c <HAL_RCCEx_PeriphCLKConfig+0x368>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 8003b76:	4b42      	ldr	r3, [pc, #264]	@ (8003c80 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003b78:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003b7c:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003b84:	493e      	ldr	r1, [pc, #248]	@ (8003c80 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003b86:	4313      	orrs	r3, r2
 8003b88:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	681b      	ldr	r3, [r3, #0]
 8003b90:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003b94:	2b00      	cmp	r3, #0
 8003b96:	d00a      	beq.n	8003bae <HAL_RCCEx_PeriphCLKConfig+0x38a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 8003b98:	4b39      	ldr	r3, [pc, #228]	@ (8003c80 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003b9a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003b9e:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003ba6:	4936      	ldr	r1, [pc, #216]	@ (8003c80 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003ba8:	4313      	orrs	r3, r2
 8003baa:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8003bae:	687b      	ldr	r3, [r7, #4]
 8003bb0:	681b      	ldr	r3, [r3, #0]
 8003bb2:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003bb6:	2b00      	cmp	r3, #0
 8003bb8:	d011      	beq.n	8003bde <HAL_RCCEx_PeriphCLKConfig+0x3ba>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8003bba:	4b31      	ldr	r3, [pc, #196]	@ (8003c80 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003bbc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003bc0:	f023 6200 	bic.w	r2, r3, #134217728	@ 0x8000000
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003bc8:	492d      	ldr	r1, [pc, #180]	@ (8003c80 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003bca:	4313      	orrs	r3, r2
 8003bcc:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003bd4:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003bd8:	d101      	bne.n	8003bde <HAL_RCCEx_PeriphCLKConfig+0x3ba>
    {
      pllsaiused = 1;
 8003bda:	2301      	movs	r3, #1
 8003bdc:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	681b      	ldr	r3, [r3, #0]
 8003be2:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003be6:	2b00      	cmp	r3, #0
 8003be8:	d00a      	beq.n	8003c00 <HAL_RCCEx_PeriphCLKConfig+0x3dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8003bea:	4b25      	ldr	r3, [pc, #148]	@ (8003c80 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003bec:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003bf0:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8003bf4:	687b      	ldr	r3, [r7, #4]
 8003bf6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003bf8:	4921      	ldr	r1, [pc, #132]	@ (8003c80 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003bfa:	4313      	orrs	r3, r2
 8003bfc:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	681b      	ldr	r3, [r3, #0]
 8003c04:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8003c08:	2b00      	cmp	r3, #0
 8003c0a:	d00a      	beq.n	8003c22 <HAL_RCCEx_PeriphCLKConfig+0x3fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8003c0c:	4b1c      	ldr	r3, [pc, #112]	@ (8003c80 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003c0e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003c12:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8003c1a:	4919      	ldr	r1, [pc, #100]	@ (8003c80 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003c1c:	4313      	orrs	r3, r2
 8003c1e:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*------------------------------------- SDMMC2 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	681b      	ldr	r3, [r3, #0]
 8003c26:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8003c2a:	2b00      	cmp	r3, #0
 8003c2c:	d00a      	beq.n	8003c44 <HAL_RCCEx_PeriphCLKConfig+0x420>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(PeriphClkInit->Sdmmc2ClockSelection));

    /* Configure the SDMMC2 clock source */
    __HAL_RCC_SDMMC2_CONFIG(PeriphClkInit->Sdmmc2ClockSelection);
 8003c2e:	4b14      	ldr	r3, [pc, #80]	@ (8003c80 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003c30:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003c34:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003c3c:	4910      	ldr	r1, [pc, #64]	@ (8003c80 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003c3e:	4313      	orrs	r3, r2
 8003c40:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2 or I2S */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8003c44:	69fb      	ldr	r3, [r7, #28]
 8003c46:	2b01      	cmp	r3, #1
 8003c48:	d006      	beq.n	8003c58 <HAL_RCCEx_PeriphCLKConfig+0x434>
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	681b      	ldr	r3, [r3, #0]
 8003c4e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003c52:	2b00      	cmp	r3, #0
 8003c54:	f000 809d 	beq.w	8003d92 <HAL_RCCEx_PeriphCLKConfig+0x56e>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8003c58:	4b09      	ldr	r3, [pc, #36]	@ (8003c80 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003c5a:	681b      	ldr	r3, [r3, #0]
 8003c5c:	4a08      	ldr	r2, [pc, #32]	@ (8003c80 <HAL_RCCEx_PeriphCLKConfig+0x45c>)
 8003c5e:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8003c62:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003c64:	f7fd fb38 	bl	80012d8 <HAL_GetTick>
 8003c68:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8003c6a:	e00b      	b.n	8003c84 <HAL_RCCEx_PeriphCLKConfig+0x460>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8003c6c:	f7fd fb34 	bl	80012d8 <HAL_GetTick>
 8003c70:	4602      	mov	r2, r0
 8003c72:	697b      	ldr	r3, [r7, #20]
 8003c74:	1ad3      	subs	r3, r2, r3
 8003c76:	2b64      	cmp	r3, #100	@ 0x64
 8003c78:	d904      	bls.n	8003c84 <HAL_RCCEx_PeriphCLKConfig+0x460>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003c7a:	2303      	movs	r3, #3
 8003c7c:	e116      	b.n	8003eac <HAL_RCCEx_PeriphCLKConfig+0x688>
 8003c7e:	bf00      	nop
 8003c80:	40023800 	.word	0x40023800
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8003c84:	4b8b      	ldr	r3, [pc, #556]	@ (8003eb4 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8003c86:	681b      	ldr	r3, [r3, #0]
 8003c88:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003c8c:	2b00      	cmp	r3, #0
 8003c8e:	d1ed      	bne.n	8003c6c <HAL_RCCEx_PeriphCLKConfig+0x448>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	681b      	ldr	r3, [r3, #0]
 8003c94:	f003 0301 	and.w	r3, r3, #1
 8003c98:	2b00      	cmp	r3, #0
 8003c9a:	d017      	beq.n	8003ccc <HAL_RCCEx_PeriphCLKConfig+0x4a8>
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003ca0:	2b00      	cmp	r3, #0
 8003ca2:	d113      	bne.n	8003ccc <HAL_RCCEx_PeriphCLKConfig+0x4a8>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8003ca4:	4b83      	ldr	r3, [pc, #524]	@ (8003eb4 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8003ca6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003caa:	0e1b      	lsrs	r3, r3, #24
 8003cac:	f003 030f 	and.w	r3, r3, #15
 8003cb0:	613b      	str	r3, [r7, #16]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, PeriphClkInit->PLLI2S.PLLI2SR);
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	685b      	ldr	r3, [r3, #4]
 8003cb6:	019a      	lsls	r2, r3, #6
 8003cb8:	693b      	ldr	r3, [r7, #16]
 8003cba:	061b      	lsls	r3, r3, #24
 8003cbc:	431a      	orrs	r2, r3
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	689b      	ldr	r3, [r3, #8]
 8003cc2:	071b      	lsls	r3, r3, #28
 8003cc4:	497b      	ldr	r1, [pc, #492]	@ (8003eb4 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8003cc6:	4313      	orrs	r3, r2
 8003cc8:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	681b      	ldr	r3, [r3, #0]
 8003cd0:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003cd4:	2b00      	cmp	r3, #0
 8003cd6:	d004      	beq.n	8003ce2 <HAL_RCCEx_PeriphCLKConfig+0x4be>
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003cdc:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003ce0:	d00a      	beq.n	8003cf8 <HAL_RCCEx_PeriphCLKConfig+0x4d4>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	681b      	ldr	r3, [r3, #0]
 8003ce6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8003cea:	2b00      	cmp	r3, #0
 8003cec:	d024      	beq.n	8003d38 <HAL_RCCEx_PeriphCLKConfig+0x514>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003cf2:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003cf6:	d11f      	bne.n	8003d38 <HAL_RCCEx_PeriphCLKConfig+0x514>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8003cf8:	4b6e      	ldr	r3, [pc, #440]	@ (8003eb4 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8003cfa:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8003cfe:	0f1b      	lsrs	r3, r3, #28
 8003d00:	f003 0307 	and.w	r3, r3, #7
 8003d04:	613b      	str	r3, [r7, #16]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg0);
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	685b      	ldr	r3, [r3, #4]
 8003d0a:	019a      	lsls	r2, r3, #6
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	68db      	ldr	r3, [r3, #12]
 8003d10:	061b      	lsls	r3, r3, #24
 8003d12:	431a      	orrs	r2, r3
 8003d14:	693b      	ldr	r3, [r7, #16]
 8003d16:	071b      	lsls	r3, r3, #28
 8003d18:	4966      	ldr	r1, [pc, #408]	@ (8003eb4 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8003d1a:	4313      	orrs	r3, r2
 8003d1c:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8003d20:	4b64      	ldr	r3, [pc, #400]	@ (8003eb4 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8003d22:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003d26:	f023 021f 	bic.w	r2, r3, #31
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	69db      	ldr	r3, [r3, #28]
 8003d2e:	3b01      	subs	r3, #1
 8003d30:	4960      	ldr	r1, [pc, #384]	@ (8003eb4 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8003d32:	4313      	orrs	r3, r2
 8003d34:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	681b      	ldr	r3, [r3, #0]
 8003d3c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003d40:	2b00      	cmp	r3, #0
 8003d42:	d00d      	beq.n	8003d60 <HAL_RCCEx_PeriphCLKConfig+0x53c>
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	685b      	ldr	r3, [r3, #4]
 8003d48:	019a      	lsls	r2, r3, #6
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	68db      	ldr	r3, [r3, #12]
 8003d4e:	061b      	lsls	r3, r3, #24
 8003d50:	431a      	orrs	r2, r3
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	689b      	ldr	r3, [r3, #8]
 8003d56:	071b      	lsls	r3, r3, #28
 8003d58:	4956      	ldr	r1, [pc, #344]	@ (8003eb4 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8003d5a:	4313      	orrs	r3, r2
 8003d5c:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8003d60:	4b54      	ldr	r3, [pc, #336]	@ (8003eb4 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8003d62:	681b      	ldr	r3, [r3, #0]
 8003d64:	4a53      	ldr	r2, [pc, #332]	@ (8003eb4 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8003d66:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8003d6a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003d6c:	f7fd fab4 	bl	80012d8 <HAL_GetTick>
 8003d70:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8003d72:	e008      	b.n	8003d86 <HAL_RCCEx_PeriphCLKConfig+0x562>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8003d74:	f7fd fab0 	bl	80012d8 <HAL_GetTick>
 8003d78:	4602      	mov	r2, r0
 8003d7a:	697b      	ldr	r3, [r7, #20]
 8003d7c:	1ad3      	subs	r3, r2, r3
 8003d7e:	2b64      	cmp	r3, #100	@ 0x64
 8003d80:	d901      	bls.n	8003d86 <HAL_RCCEx_PeriphCLKConfig+0x562>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003d82:	2303      	movs	r3, #3
 8003d84:	e092      	b.n	8003eac <HAL_RCCEx_PeriphCLKConfig+0x688>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8003d86:	4b4b      	ldr	r3, [pc, #300]	@ (8003eb4 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8003d88:	681b      	ldr	r3, [r3, #0]
 8003d8a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8003d8e:	2b00      	cmp	r3, #0
 8003d90:	d0f0      	beq.n	8003d74 <HAL_RCCEx_PeriphCLKConfig+0x550>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 8003d92:	69bb      	ldr	r3, [r7, #24]
 8003d94:	2b01      	cmp	r3, #1
 8003d96:	f040 8088 	bne.w	8003eaa <HAL_RCCEx_PeriphCLKConfig+0x686>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8003d9a:	4b46      	ldr	r3, [pc, #280]	@ (8003eb4 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8003d9c:	681b      	ldr	r3, [r3, #0]
 8003d9e:	4a45      	ldr	r2, [pc, #276]	@ (8003eb4 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8003da0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003da4:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003da6:	f7fd fa97 	bl	80012d8 <HAL_GetTick>
 8003daa:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8003dac:	e008      	b.n	8003dc0 <HAL_RCCEx_PeriphCLKConfig+0x59c>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8003dae:	f7fd fa93 	bl	80012d8 <HAL_GetTick>
 8003db2:	4602      	mov	r2, r0
 8003db4:	697b      	ldr	r3, [r7, #20]
 8003db6:	1ad3      	subs	r3, r2, r3
 8003db8:	2b64      	cmp	r3, #100	@ 0x64
 8003dba:	d901      	bls.n	8003dc0 <HAL_RCCEx_PeriphCLKConfig+0x59c>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003dbc:	2303      	movs	r3, #3
 8003dbe:	e075      	b.n	8003eac <HAL_RCCEx_PeriphCLKConfig+0x688>
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8003dc0:	4b3c      	ldr	r3, [pc, #240]	@ (8003eb4 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8003dc2:	681b      	ldr	r3, [r3, #0]
 8003dc4:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8003dc8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003dcc:	d0ef      	beq.n	8003dae <HAL_RCCEx_PeriphCLKConfig+0x58a>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	681b      	ldr	r3, [r3, #0]
 8003dd2:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003dd6:	2b00      	cmp	r3, #0
 8003dd8:	d003      	beq.n	8003de2 <HAL_RCCEx_PeriphCLKConfig+0x5be>
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003dde:	2b00      	cmp	r3, #0
 8003de0:	d009      	beq.n	8003df6 <HAL_RCCEx_PeriphCLKConfig+0x5d2>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8003de2:	687b      	ldr	r3, [r7, #4]
 8003de4:	681b      	ldr	r3, [r3, #0]
 8003de6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8003dea:	2b00      	cmp	r3, #0
 8003dec:	d024      	beq.n	8003e38 <HAL_RCCEx_PeriphCLKConfig+0x614>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8003dee:	687b      	ldr	r3, [r7, #4]
 8003df0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003df2:	2b00      	cmp	r3, #0
 8003df4:	d120      	bne.n	8003e38 <HAL_RCCEx_PeriphCLKConfig+0x614>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8003df6:	4b2f      	ldr	r3, [pc, #188]	@ (8003eb4 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8003df8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003dfc:	0c1b      	lsrs	r3, r3, #16
 8003dfe:	f003 0303 	and.w	r3, r3, #3
 8003e02:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ);
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	691b      	ldr	r3, [r3, #16]
 8003e08:	019a      	lsls	r2, r3, #6
 8003e0a:	693b      	ldr	r3, [r7, #16]
 8003e0c:	041b      	lsls	r3, r3, #16
 8003e0e:	431a      	orrs	r2, r3
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	695b      	ldr	r3, [r3, #20]
 8003e14:	061b      	lsls	r3, r3, #24
 8003e16:	4927      	ldr	r1, [pc, #156]	@ (8003eb4 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8003e18:	4313      	orrs	r3, r2
 8003e1a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 8003e1e:	4b25      	ldr	r3, [pc, #148]	@ (8003eb4 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8003e20:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003e24:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	6a1b      	ldr	r3, [r3, #32]
 8003e2c:	3b01      	subs	r3, #1
 8003e2e:	021b      	lsls	r3, r3, #8
 8003e30:	4920      	ldr	r1, [pc, #128]	@ (8003eb4 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8003e32:	4313      	orrs	r3, r2
 8003e34:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	681b      	ldr	r3, [r3, #0]
 8003e3c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003e40:	2b00      	cmp	r3, #0
 8003e42:	d018      	beq.n	8003e76 <HAL_RCCEx_PeriphCLKConfig+0x652>
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003e48:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003e4c:	d113      	bne.n	8003e76 <HAL_RCCEx_PeriphCLKConfig+0x652>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8003e4e:	4b19      	ldr	r3, [pc, #100]	@ (8003eb4 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8003e50:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003e54:	0e1b      	lsrs	r3, r3, #24
 8003e56:	f003 030f 	and.w	r3, r3, #15
 8003e5a:	613b      	str	r3, [r7, #16]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0);
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	691b      	ldr	r3, [r3, #16]
 8003e60:	019a      	lsls	r2, r3, #6
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	699b      	ldr	r3, [r3, #24]
 8003e66:	041b      	lsls	r3, r3, #16
 8003e68:	431a      	orrs	r2, r3
 8003e6a:	693b      	ldr	r3, [r7, #16]
 8003e6c:	061b      	lsls	r3, r3, #24
 8003e6e:	4911      	ldr	r1, [pc, #68]	@ (8003eb4 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8003e70:	4313      	orrs	r3, r2
 8003e72:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8003e76:	4b0f      	ldr	r3, [pc, #60]	@ (8003eb4 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8003e78:	681b      	ldr	r3, [r3, #0]
 8003e7a:	4a0e      	ldr	r2, [pc, #56]	@ (8003eb4 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8003e7c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003e80:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003e82:	f7fd fa29 	bl	80012d8 <HAL_GetTick>
 8003e86:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8003e88:	e008      	b.n	8003e9c <HAL_RCCEx_PeriphCLKConfig+0x678>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8003e8a:	f7fd fa25 	bl	80012d8 <HAL_GetTick>
 8003e8e:	4602      	mov	r2, r0
 8003e90:	697b      	ldr	r3, [r7, #20]
 8003e92:	1ad3      	subs	r3, r2, r3
 8003e94:	2b64      	cmp	r3, #100	@ 0x64
 8003e96:	d901      	bls.n	8003e9c <HAL_RCCEx_PeriphCLKConfig+0x678>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003e98:	2303      	movs	r3, #3
 8003e9a:	e007      	b.n	8003eac <HAL_RCCEx_PeriphCLKConfig+0x688>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8003e9c:	4b05      	ldr	r3, [pc, #20]	@ (8003eb4 <HAL_RCCEx_PeriphCLKConfig+0x690>)
 8003e9e:	681b      	ldr	r3, [r3, #0]
 8003ea0:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8003ea4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003ea8:	d1ef      	bne.n	8003e8a <HAL_RCCEx_PeriphCLKConfig+0x666>
      }
    }
  }
  return HAL_OK;
 8003eaa:	2300      	movs	r3, #0
}
 8003eac:	4618      	mov	r0, r3
 8003eae:	3720      	adds	r7, #32
 8003eb0:	46bd      	mov	sp, r7
 8003eb2:	bd80      	pop	{r7, pc}
 8003eb4:	40023800 	.word	0x40023800

08003eb8 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8003eb8:	b580      	push	{r7, lr}
 8003eba:	b084      	sub	sp, #16
 8003ebc:	af00      	add	r7, sp, #0
 8003ebe:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8003ec0:	687b      	ldr	r3, [r7, #4]
 8003ec2:	2b00      	cmp	r3, #0
 8003ec4:	d101      	bne.n	8003eca <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8003ec6:	2301      	movs	r3, #1
 8003ec8:	e09d      	b.n	8004006 <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ece:	2b00      	cmp	r3, #0
 8003ed0:	d108      	bne.n	8003ee4 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	685b      	ldr	r3, [r3, #4]
 8003ed6:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8003eda:	d009      	beq.n	8003ef0 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	2200      	movs	r2, #0
 8003ee0:	61da      	str	r2, [r3, #28]
 8003ee2:	e005      	b.n	8003ef0 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	2200      	movs	r2, #0
 8003ee8:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	2200      	movs	r2, #0
 8003eee:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003ef0:	687b      	ldr	r3, [r7, #4]
 8003ef2:	2200      	movs	r2, #0
 8003ef4:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8003ef6:	687b      	ldr	r3, [r7, #4]
 8003ef8:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8003efc:	b2db      	uxtb	r3, r3
 8003efe:	2b00      	cmp	r3, #0
 8003f00:	d106      	bne.n	8003f10 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	2200      	movs	r2, #0
 8003f06:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8003f0a:	6878      	ldr	r0, [r7, #4]
 8003f0c:	f7fd f846 	bl	8000f9c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	2202      	movs	r2, #2
 8003f14:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	681b      	ldr	r3, [r3, #0]
 8003f1c:	681a      	ldr	r2, [r3, #0]
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	681b      	ldr	r3, [r3, #0]
 8003f22:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8003f26:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	68db      	ldr	r3, [r3, #12]
 8003f2c:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8003f30:	d902      	bls.n	8003f38 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8003f32:	2300      	movs	r3, #0
 8003f34:	60fb      	str	r3, [r7, #12]
 8003f36:	e002      	b.n	8003f3e <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8003f38:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8003f3c:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8003f3e:	687b      	ldr	r3, [r7, #4]
 8003f40:	68db      	ldr	r3, [r3, #12]
 8003f42:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 8003f46:	d007      	beq.n	8003f58 <HAL_SPI_Init+0xa0>
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	68db      	ldr	r3, [r3, #12]
 8003f4c:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8003f50:	d002      	beq.n	8003f58 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	2200      	movs	r2, #0
 8003f56:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	685b      	ldr	r3, [r3, #4]
 8003f5c:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	689b      	ldr	r3, [r3, #8]
 8003f64:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8003f68:	431a      	orrs	r2, r3
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	691b      	ldr	r3, [r3, #16]
 8003f6e:	f003 0302 	and.w	r3, r3, #2
 8003f72:	431a      	orrs	r2, r3
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	695b      	ldr	r3, [r3, #20]
 8003f78:	f003 0301 	and.w	r3, r3, #1
 8003f7c:	431a      	orrs	r2, r3
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	699b      	ldr	r3, [r3, #24]
 8003f82:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003f86:	431a      	orrs	r2, r3
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	69db      	ldr	r3, [r3, #28]
 8003f8c:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8003f90:	431a      	orrs	r2, r3
 8003f92:	687b      	ldr	r3, [r7, #4]
 8003f94:	6a1b      	ldr	r3, [r3, #32]
 8003f96:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003f9a:	ea42 0103 	orr.w	r1, r2, r3
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003fa2:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	681b      	ldr	r3, [r3, #0]
 8003faa:	430a      	orrs	r2, r1
 8003fac:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	699b      	ldr	r3, [r3, #24]
 8003fb2:	0c1b      	lsrs	r3, r3, #16
 8003fb4:	f003 0204 	and.w	r2, r3, #4
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003fbc:	f003 0310 	and.w	r3, r3, #16
 8003fc0:	431a      	orrs	r2, r3
 8003fc2:	687b      	ldr	r3, [r7, #4]
 8003fc4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003fc6:	f003 0308 	and.w	r3, r3, #8
 8003fca:	431a      	orrs	r2, r3
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	68db      	ldr	r3, [r3, #12]
 8003fd0:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8003fd4:	ea42 0103 	orr.w	r1, r2, r3
 8003fd8:	68fb      	ldr	r3, [r7, #12]
 8003fda:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	681b      	ldr	r3, [r3, #0]
 8003fe2:	430a      	orrs	r2, r1
 8003fe4:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	681b      	ldr	r3, [r3, #0]
 8003fea:	69da      	ldr	r2, [r3, #28]
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	681b      	ldr	r3, [r3, #0]
 8003ff0:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003ff4:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	2200      	movs	r2, #0
 8003ffa:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	2201      	movs	r2, #1
 8004000:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 8004004:	2300      	movs	r3, #0
}
 8004006:	4618      	mov	r0, r3
 8004008:	3710      	adds	r7, #16
 800400a:	46bd      	mov	sp, r7
 800400c:	bd80      	pop	{r7, pc}

0800400e <HAL_SPI_Transmit>:
  * @param  Size amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800400e:	b580      	push	{r7, lr}
 8004010:	b088      	sub	sp, #32
 8004012:	af00      	add	r7, sp, #0
 8004014:	60f8      	str	r0, [r7, #12]
 8004016:	60b9      	str	r1, [r7, #8]
 8004018:	603b      	str	r3, [r7, #0]
 800401a:	4613      	mov	r3, r2
 800401c:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800401e:	f7fd f95b 	bl	80012d8 <HAL_GetTick>
 8004022:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8004024:	88fb      	ldrh	r3, [r7, #6]
 8004026:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8004028:	68fb      	ldr	r3, [r7, #12]
 800402a:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800402e:	b2db      	uxtb	r3, r3
 8004030:	2b01      	cmp	r3, #1
 8004032:	d001      	beq.n	8004038 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8004034:	2302      	movs	r3, #2
 8004036:	e15c      	b.n	80042f2 <HAL_SPI_Transmit+0x2e4>
  }

  if ((pData == NULL) || (Size == 0U))
 8004038:	68bb      	ldr	r3, [r7, #8]
 800403a:	2b00      	cmp	r3, #0
 800403c:	d002      	beq.n	8004044 <HAL_SPI_Transmit+0x36>
 800403e:	88fb      	ldrh	r3, [r7, #6]
 8004040:	2b00      	cmp	r3, #0
 8004042:	d101      	bne.n	8004048 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8004044:	2301      	movs	r3, #1
 8004046:	e154      	b.n	80042f2 <HAL_SPI_Transmit+0x2e4>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004048:	68fb      	ldr	r3, [r7, #12]
 800404a:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800404e:	2b01      	cmp	r3, #1
 8004050:	d101      	bne.n	8004056 <HAL_SPI_Transmit+0x48>
 8004052:	2302      	movs	r3, #2
 8004054:	e14d      	b.n	80042f2 <HAL_SPI_Transmit+0x2e4>
 8004056:	68fb      	ldr	r3, [r7, #12]
 8004058:	2201      	movs	r2, #1
 800405a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800405e:	68fb      	ldr	r3, [r7, #12]
 8004060:	2203      	movs	r2, #3
 8004062:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004066:	68fb      	ldr	r3, [r7, #12]
 8004068:	2200      	movs	r2, #0
 800406a:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 800406c:	68fb      	ldr	r3, [r7, #12]
 800406e:	68ba      	ldr	r2, [r7, #8]
 8004070:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 8004072:	68fb      	ldr	r3, [r7, #12]
 8004074:	88fa      	ldrh	r2, [r7, #6]
 8004076:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 8004078:	68fb      	ldr	r3, [r7, #12]
 800407a:	88fa      	ldrh	r2, [r7, #6]
 800407c:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800407e:	68fb      	ldr	r3, [r7, #12]
 8004080:	2200      	movs	r2, #0
 8004082:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 8004084:	68fb      	ldr	r3, [r7, #12]
 8004086:	2200      	movs	r2, #0
 8004088:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 800408c:	68fb      	ldr	r3, [r7, #12]
 800408e:	2200      	movs	r2, #0
 8004090:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxISR       = NULL;
 8004094:	68fb      	ldr	r3, [r7, #12]
 8004096:	2200      	movs	r2, #0
 8004098:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 800409a:	68fb      	ldr	r3, [r7, #12]
 800409c:	2200      	movs	r2, #0
 800409e:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80040a0:	68fb      	ldr	r3, [r7, #12]
 80040a2:	689b      	ldr	r3, [r3, #8]
 80040a4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80040a8:	d10f      	bne.n	80040ca <HAL_SPI_Transmit+0xbc>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80040aa:	68fb      	ldr	r3, [r7, #12]
 80040ac:	681b      	ldr	r3, [r3, #0]
 80040ae:	681a      	ldr	r2, [r3, #0]
 80040b0:	68fb      	ldr	r3, [r7, #12]
 80040b2:	681b      	ldr	r3, [r3, #0]
 80040b4:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80040b8:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 80040ba:	68fb      	ldr	r3, [r7, #12]
 80040bc:	681b      	ldr	r3, [r3, #0]
 80040be:	681a      	ldr	r2, [r3, #0]
 80040c0:	68fb      	ldr	r3, [r7, #12]
 80040c2:	681b      	ldr	r3, [r3, #0]
 80040c4:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80040c8:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80040ca:	68fb      	ldr	r3, [r7, #12]
 80040cc:	681b      	ldr	r3, [r3, #0]
 80040ce:	681b      	ldr	r3, [r3, #0]
 80040d0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80040d4:	2b40      	cmp	r3, #64	@ 0x40
 80040d6:	d007      	beq.n	80040e8 <HAL_SPI_Transmit+0xda>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80040d8:	68fb      	ldr	r3, [r7, #12]
 80040da:	681b      	ldr	r3, [r3, #0]
 80040dc:	681a      	ldr	r2, [r3, #0]
 80040de:	68fb      	ldr	r3, [r7, #12]
 80040e0:	681b      	ldr	r3, [r3, #0]
 80040e2:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80040e6:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80040e8:	68fb      	ldr	r3, [r7, #12]
 80040ea:	68db      	ldr	r3, [r3, #12]
 80040ec:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80040f0:	d952      	bls.n	8004198 <HAL_SPI_Transmit+0x18a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80040f2:	68fb      	ldr	r3, [r7, #12]
 80040f4:	685b      	ldr	r3, [r3, #4]
 80040f6:	2b00      	cmp	r3, #0
 80040f8:	d002      	beq.n	8004100 <HAL_SPI_Transmit+0xf2>
 80040fa:	8b7b      	ldrh	r3, [r7, #26]
 80040fc:	2b01      	cmp	r3, #1
 80040fe:	d145      	bne.n	800418c <HAL_SPI_Transmit+0x17e>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004100:	68fb      	ldr	r3, [r7, #12]
 8004102:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004104:	881a      	ldrh	r2, [r3, #0]
 8004106:	68fb      	ldr	r3, [r7, #12]
 8004108:	681b      	ldr	r3, [r3, #0]
 800410a:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800410c:	68fb      	ldr	r3, [r7, #12]
 800410e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004110:	1c9a      	adds	r2, r3, #2
 8004112:	68fb      	ldr	r3, [r7, #12]
 8004114:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8004116:	68fb      	ldr	r3, [r7, #12]
 8004118:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800411a:	b29b      	uxth	r3, r3
 800411c:	3b01      	subs	r3, #1
 800411e:	b29a      	uxth	r2, r3
 8004120:	68fb      	ldr	r3, [r7, #12]
 8004122:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8004124:	e032      	b.n	800418c <HAL_SPI_Transmit+0x17e>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004126:	68fb      	ldr	r3, [r7, #12]
 8004128:	681b      	ldr	r3, [r3, #0]
 800412a:	689b      	ldr	r3, [r3, #8]
 800412c:	f003 0302 	and.w	r3, r3, #2
 8004130:	2b02      	cmp	r3, #2
 8004132:	d112      	bne.n	800415a <HAL_SPI_Transmit+0x14c>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004134:	68fb      	ldr	r3, [r7, #12]
 8004136:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004138:	881a      	ldrh	r2, [r3, #0]
 800413a:	68fb      	ldr	r3, [r7, #12]
 800413c:	681b      	ldr	r3, [r3, #0]
 800413e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004140:	68fb      	ldr	r3, [r7, #12]
 8004142:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004144:	1c9a      	adds	r2, r3, #2
 8004146:	68fb      	ldr	r3, [r7, #12]
 8004148:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800414a:	68fb      	ldr	r3, [r7, #12]
 800414c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800414e:	b29b      	uxth	r3, r3
 8004150:	3b01      	subs	r3, #1
 8004152:	b29a      	uxth	r2, r3
 8004154:	68fb      	ldr	r3, [r7, #12]
 8004156:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8004158:	e018      	b.n	800418c <HAL_SPI_Transmit+0x17e>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800415a:	f7fd f8bd 	bl	80012d8 <HAL_GetTick>
 800415e:	4602      	mov	r2, r0
 8004160:	69fb      	ldr	r3, [r7, #28]
 8004162:	1ad3      	subs	r3, r2, r3
 8004164:	683a      	ldr	r2, [r7, #0]
 8004166:	429a      	cmp	r2, r3
 8004168:	d803      	bhi.n	8004172 <HAL_SPI_Transmit+0x164>
 800416a:	683b      	ldr	r3, [r7, #0]
 800416c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004170:	d102      	bne.n	8004178 <HAL_SPI_Transmit+0x16a>
 8004172:	683b      	ldr	r3, [r7, #0]
 8004174:	2b00      	cmp	r3, #0
 8004176:	d109      	bne.n	800418c <HAL_SPI_Transmit+0x17e>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8004178:	68fb      	ldr	r3, [r7, #12]
 800417a:	2201      	movs	r2, #1
 800417c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8004180:	68fb      	ldr	r3, [r7, #12]
 8004182:	2200      	movs	r2, #0
 8004184:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8004188:	2303      	movs	r3, #3
 800418a:	e0b2      	b.n	80042f2 <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 800418c:	68fb      	ldr	r3, [r7, #12]
 800418e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004190:	b29b      	uxth	r3, r3
 8004192:	2b00      	cmp	r3, #0
 8004194:	d1c7      	bne.n	8004126 <HAL_SPI_Transmit+0x118>
 8004196:	e083      	b.n	80042a0 <HAL_SPI_Transmit+0x292>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004198:	68fb      	ldr	r3, [r7, #12]
 800419a:	685b      	ldr	r3, [r3, #4]
 800419c:	2b00      	cmp	r3, #0
 800419e:	d002      	beq.n	80041a6 <HAL_SPI_Transmit+0x198>
 80041a0:	8b7b      	ldrh	r3, [r7, #26]
 80041a2:	2b01      	cmp	r3, #1
 80041a4:	d177      	bne.n	8004296 <HAL_SPI_Transmit+0x288>
    {
      if (hspi->TxXferCount > 1U)
 80041a6:	68fb      	ldr	r3, [r7, #12]
 80041a8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80041aa:	b29b      	uxth	r3, r3
 80041ac:	2b01      	cmp	r3, #1
 80041ae:	d912      	bls.n	80041d6 <HAL_SPI_Transmit+0x1c8>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80041b0:	68fb      	ldr	r3, [r7, #12]
 80041b2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80041b4:	881a      	ldrh	r2, [r3, #0]
 80041b6:	68fb      	ldr	r3, [r7, #12]
 80041b8:	681b      	ldr	r3, [r3, #0]
 80041ba:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80041bc:	68fb      	ldr	r3, [r7, #12]
 80041be:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80041c0:	1c9a      	adds	r2, r3, #2
 80041c2:	68fb      	ldr	r3, [r7, #12]
 80041c4:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 80041c6:	68fb      	ldr	r3, [r7, #12]
 80041c8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80041ca:	b29b      	uxth	r3, r3
 80041cc:	3b02      	subs	r3, #2
 80041ce:	b29a      	uxth	r2, r3
 80041d0:	68fb      	ldr	r3, [r7, #12]
 80041d2:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80041d4:	e05f      	b.n	8004296 <HAL_SPI_Transmit+0x288>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80041d6:	68fb      	ldr	r3, [r7, #12]
 80041d8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80041da:	68fb      	ldr	r3, [r7, #12]
 80041dc:	681b      	ldr	r3, [r3, #0]
 80041de:	330c      	adds	r3, #12
 80041e0:	7812      	ldrb	r2, [r2, #0]
 80041e2:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 80041e4:	68fb      	ldr	r3, [r7, #12]
 80041e6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80041e8:	1c5a      	adds	r2, r3, #1
 80041ea:	68fb      	ldr	r3, [r7, #12]
 80041ec:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 80041ee:	68fb      	ldr	r3, [r7, #12]
 80041f0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80041f2:	b29b      	uxth	r3, r3
 80041f4:	3b01      	subs	r3, #1
 80041f6:	b29a      	uxth	r2, r3
 80041f8:	68fb      	ldr	r3, [r7, #12]
 80041fa:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 80041fc:	e04b      	b.n	8004296 <HAL_SPI_Transmit+0x288>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80041fe:	68fb      	ldr	r3, [r7, #12]
 8004200:	681b      	ldr	r3, [r3, #0]
 8004202:	689b      	ldr	r3, [r3, #8]
 8004204:	f003 0302 	and.w	r3, r3, #2
 8004208:	2b02      	cmp	r3, #2
 800420a:	d12b      	bne.n	8004264 <HAL_SPI_Transmit+0x256>
      {
        if (hspi->TxXferCount > 1U)
 800420c:	68fb      	ldr	r3, [r7, #12]
 800420e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004210:	b29b      	uxth	r3, r3
 8004212:	2b01      	cmp	r3, #1
 8004214:	d912      	bls.n	800423c <HAL_SPI_Transmit+0x22e>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004216:	68fb      	ldr	r3, [r7, #12]
 8004218:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800421a:	881a      	ldrh	r2, [r3, #0]
 800421c:	68fb      	ldr	r3, [r7, #12]
 800421e:	681b      	ldr	r3, [r3, #0]
 8004220:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8004222:	68fb      	ldr	r3, [r7, #12]
 8004224:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004226:	1c9a      	adds	r2, r3, #2
 8004228:	68fb      	ldr	r3, [r7, #12]
 800422a:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 800422c:	68fb      	ldr	r3, [r7, #12]
 800422e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004230:	b29b      	uxth	r3, r3
 8004232:	3b02      	subs	r3, #2
 8004234:	b29a      	uxth	r2, r3
 8004236:	68fb      	ldr	r3, [r7, #12]
 8004238:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800423a:	e02c      	b.n	8004296 <HAL_SPI_Transmit+0x288>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800423c:	68fb      	ldr	r3, [r7, #12]
 800423e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004240:	68fb      	ldr	r3, [r7, #12]
 8004242:	681b      	ldr	r3, [r3, #0]
 8004244:	330c      	adds	r3, #12
 8004246:	7812      	ldrb	r2, [r2, #0]
 8004248:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 800424a:	68fb      	ldr	r3, [r7, #12]
 800424c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800424e:	1c5a      	adds	r2, r3, #1
 8004250:	68fb      	ldr	r3, [r7, #12]
 8004252:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8004254:	68fb      	ldr	r3, [r7, #12]
 8004256:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004258:	b29b      	uxth	r3, r3
 800425a:	3b01      	subs	r3, #1
 800425c:	b29a      	uxth	r2, r3
 800425e:	68fb      	ldr	r3, [r7, #12]
 8004260:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8004262:	e018      	b.n	8004296 <HAL_SPI_Transmit+0x288>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004264:	f7fd f838 	bl	80012d8 <HAL_GetTick>
 8004268:	4602      	mov	r2, r0
 800426a:	69fb      	ldr	r3, [r7, #28]
 800426c:	1ad3      	subs	r3, r2, r3
 800426e:	683a      	ldr	r2, [r7, #0]
 8004270:	429a      	cmp	r2, r3
 8004272:	d803      	bhi.n	800427c <HAL_SPI_Transmit+0x26e>
 8004274:	683b      	ldr	r3, [r7, #0]
 8004276:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800427a:	d102      	bne.n	8004282 <HAL_SPI_Transmit+0x274>
 800427c:	683b      	ldr	r3, [r7, #0]
 800427e:	2b00      	cmp	r3, #0
 8004280:	d109      	bne.n	8004296 <HAL_SPI_Transmit+0x288>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8004282:	68fb      	ldr	r3, [r7, #12]
 8004284:	2201      	movs	r2, #1
 8004286:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 800428a:	68fb      	ldr	r3, [r7, #12]
 800428c:	2200      	movs	r2, #0
 800428e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 8004292:	2303      	movs	r3, #3
 8004294:	e02d      	b.n	80042f2 <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 8004296:	68fb      	ldr	r3, [r7, #12]
 8004298:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800429a:	b29b      	uxth	r3, r3
 800429c:	2b00      	cmp	r3, #0
 800429e:	d1ae      	bne.n	80041fe <HAL_SPI_Transmit+0x1f0>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80042a0:	69fa      	ldr	r2, [r7, #28]
 80042a2:	6839      	ldr	r1, [r7, #0]
 80042a4:	68f8      	ldr	r0, [r7, #12]
 80042a6:	f000 fd19 	bl	8004cdc <SPI_EndRxTxTransaction>
 80042aa:	4603      	mov	r3, r0
 80042ac:	2b00      	cmp	r3, #0
 80042ae:	d002      	beq.n	80042b6 <HAL_SPI_Transmit+0x2a8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80042b0:	68fb      	ldr	r3, [r7, #12]
 80042b2:	2220      	movs	r2, #32
 80042b4:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80042b6:	68fb      	ldr	r3, [r7, #12]
 80042b8:	689b      	ldr	r3, [r3, #8]
 80042ba:	2b00      	cmp	r3, #0
 80042bc:	d10a      	bne.n	80042d4 <HAL_SPI_Transmit+0x2c6>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80042be:	2300      	movs	r3, #0
 80042c0:	617b      	str	r3, [r7, #20]
 80042c2:	68fb      	ldr	r3, [r7, #12]
 80042c4:	681b      	ldr	r3, [r3, #0]
 80042c6:	68db      	ldr	r3, [r3, #12]
 80042c8:	617b      	str	r3, [r7, #20]
 80042ca:	68fb      	ldr	r3, [r7, #12]
 80042cc:	681b      	ldr	r3, [r3, #0]
 80042ce:	689b      	ldr	r3, [r3, #8]
 80042d0:	617b      	str	r3, [r7, #20]
 80042d2:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 80042d4:	68fb      	ldr	r3, [r7, #12]
 80042d6:	2201      	movs	r2, #1
 80042d8:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80042dc:	68fb      	ldr	r3, [r7, #12]
 80042de:	2200      	movs	r2, #0
 80042e0:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80042e4:	68fb      	ldr	r3, [r7, #12]
 80042e6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80042e8:	2b00      	cmp	r3, #0
 80042ea:	d001      	beq.n	80042f0 <HAL_SPI_Transmit+0x2e2>
  {
    return HAL_ERROR;
 80042ec:	2301      	movs	r3, #1
 80042ee:	e000      	b.n	80042f2 <HAL_SPI_Transmit+0x2e4>
  }
  else
  {
    return HAL_OK;
 80042f0:	2300      	movs	r3, #0
  }
}
 80042f2:	4618      	mov	r0, r3
 80042f4:	3720      	adds	r7, #32
 80042f6:	46bd      	mov	sp, r7
 80042f8:	bd80      	pop	{r7, pc}

080042fa <HAL_SPI_Receive>:
  * @note   In master mode, if the direction is set to SPI_DIRECTION_2LINES
  *         the receive buffer is written to data register (DR) to generate
  *         clock pulses and receive data
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80042fa:	b580      	push	{r7, lr}
 80042fc:	b088      	sub	sp, #32
 80042fe:	af02      	add	r7, sp, #8
 8004300:	60f8      	str	r0, [r7, #12]
 8004302:	60b9      	str	r1, [r7, #8]
 8004304:	603b      	str	r3, [r7, #0]
 8004306:	4613      	mov	r3, r2
 8004308:	80fb      	strh	r3, [r7, #6]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;

  if (hspi->State != HAL_SPI_STATE_READY)
 800430a:	68fb      	ldr	r3, [r7, #12]
 800430c:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8004310:	b2db      	uxtb	r3, r3
 8004312:	2b01      	cmp	r3, #1
 8004314:	d001      	beq.n	800431a <HAL_SPI_Receive+0x20>
  {
    return HAL_BUSY;
 8004316:	2302      	movs	r3, #2
 8004318:	e123      	b.n	8004562 <HAL_SPI_Receive+0x268>
  }

  if ((pData == NULL) || (Size == 0U))
 800431a:	68bb      	ldr	r3, [r7, #8]
 800431c:	2b00      	cmp	r3, #0
 800431e:	d002      	beq.n	8004326 <HAL_SPI_Receive+0x2c>
 8004320:	88fb      	ldrh	r3, [r7, #6]
 8004322:	2b00      	cmp	r3, #0
 8004324:	d101      	bne.n	800432a <HAL_SPI_Receive+0x30>
  {
    return HAL_ERROR;
 8004326:	2301      	movs	r3, #1
 8004328:	e11b      	b.n	8004562 <HAL_SPI_Receive+0x268>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 800432a:	68fb      	ldr	r3, [r7, #12]
 800432c:	685b      	ldr	r3, [r3, #4]
 800432e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004332:	d112      	bne.n	800435a <HAL_SPI_Receive+0x60>
 8004334:	68fb      	ldr	r3, [r7, #12]
 8004336:	689b      	ldr	r3, [r3, #8]
 8004338:	2b00      	cmp	r3, #0
 800433a:	d10e      	bne.n	800435a <HAL_SPI_Receive+0x60>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 800433c:	68fb      	ldr	r3, [r7, #12]
 800433e:	2204      	movs	r2, #4
 8004340:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8004344:	88fa      	ldrh	r2, [r7, #6]
 8004346:	683b      	ldr	r3, [r7, #0]
 8004348:	9300      	str	r3, [sp, #0]
 800434a:	4613      	mov	r3, r2
 800434c:	68ba      	ldr	r2, [r7, #8]
 800434e:	68b9      	ldr	r1, [r7, #8]
 8004350:	68f8      	ldr	r0, [r7, #12]
 8004352:	f000 f90a 	bl	800456a <HAL_SPI_TransmitReceive>
 8004356:	4603      	mov	r3, r0
 8004358:	e103      	b.n	8004562 <HAL_SPI_Receive+0x268>
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800435a:	f7fc ffbd 	bl	80012d8 <HAL_GetTick>
 800435e:	6178      	str	r0, [r7, #20]

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004360:	68fb      	ldr	r3, [r7, #12]
 8004362:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8004366:	2b01      	cmp	r3, #1
 8004368:	d101      	bne.n	800436e <HAL_SPI_Receive+0x74>
 800436a:	2302      	movs	r3, #2
 800436c:	e0f9      	b.n	8004562 <HAL_SPI_Receive+0x268>
 800436e:	68fb      	ldr	r3, [r7, #12]
 8004370:	2201      	movs	r2, #1
 8004372:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8004376:	68fb      	ldr	r3, [r7, #12]
 8004378:	2204      	movs	r2, #4
 800437a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800437e:	68fb      	ldr	r3, [r7, #12]
 8004380:	2200      	movs	r2, #0
 8004382:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8004384:	68fb      	ldr	r3, [r7, #12]
 8004386:	68ba      	ldr	r2, [r7, #8]
 8004388:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = Size;
 800438a:	68fb      	ldr	r3, [r7, #12]
 800438c:	88fa      	ldrh	r2, [r7, #6]
 800438e:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = Size;
 8004392:	68fb      	ldr	r3, [r7, #12]
 8004394:	88fa      	ldrh	r2, [r7, #6]
 8004396:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 800439a:	68fb      	ldr	r3, [r7, #12]
 800439c:	2200      	movs	r2, #0
 800439e:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = 0U;
 80043a0:	68fb      	ldr	r3, [r7, #12]
 80043a2:	2200      	movs	r2, #0
 80043a4:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = 0U;
 80043a6:	68fb      	ldr	r3, [r7, #12]
 80043a8:	2200      	movs	r2, #0
 80043aa:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxISR       = NULL;
 80043ac:	68fb      	ldr	r3, [r7, #12]
 80043ae:	2200      	movs	r2, #0
 80043b0:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 80043b2:	68fb      	ldr	r3, [r7, #12]
 80043b4:	2200      	movs	r2, #0
 80043b6:	651a      	str	r2, [r3, #80]	@ 0x50
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80043b8:	68fb      	ldr	r3, [r7, #12]
 80043ba:	68db      	ldr	r3, [r3, #12]
 80043bc:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80043c0:	d908      	bls.n	80043d4 <HAL_SPI_Receive+0xda>
  {
    /* Set RX Fifo threshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80043c2:	68fb      	ldr	r3, [r7, #12]
 80043c4:	681b      	ldr	r3, [r3, #0]
 80043c6:	685a      	ldr	r2, [r3, #4]
 80043c8:	68fb      	ldr	r3, [r7, #12]
 80043ca:	681b      	ldr	r3, [r3, #0]
 80043cc:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80043d0:	605a      	str	r2, [r3, #4]
 80043d2:	e007      	b.n	80043e4 <HAL_SPI_Receive+0xea>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80043d4:	68fb      	ldr	r3, [r7, #12]
 80043d6:	681b      	ldr	r3, [r3, #0]
 80043d8:	685a      	ldr	r2, [r3, #4]
 80043da:	68fb      	ldr	r3, [r7, #12]
 80043dc:	681b      	ldr	r3, [r3, #0]
 80043de:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80043e2:	605a      	str	r2, [r3, #4]
  }

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80043e4:	68fb      	ldr	r3, [r7, #12]
 80043e6:	689b      	ldr	r3, [r3, #8]
 80043e8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80043ec:	d10f      	bne.n	800440e <HAL_SPI_Receive+0x114>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 80043ee:	68fb      	ldr	r3, [r7, #12]
 80043f0:	681b      	ldr	r3, [r3, #0]
 80043f2:	681a      	ldr	r2, [r3, #0]
 80043f4:	68fb      	ldr	r3, [r7, #12]
 80043f6:	681b      	ldr	r3, [r3, #0]
 80043f8:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80043fc:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 80043fe:	68fb      	ldr	r3, [r7, #12]
 8004400:	681b      	ldr	r3, [r3, #0]
 8004402:	681a      	ldr	r2, [r3, #0]
 8004404:	68fb      	ldr	r3, [r7, #12]
 8004406:	681b      	ldr	r3, [r3, #0]
 8004408:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800440c:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800440e:	68fb      	ldr	r3, [r7, #12]
 8004410:	681b      	ldr	r3, [r3, #0]
 8004412:	681b      	ldr	r3, [r3, #0]
 8004414:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004418:	2b40      	cmp	r3, #64	@ 0x40
 800441a:	d007      	beq.n	800442c <HAL_SPI_Receive+0x132>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800441c:	68fb      	ldr	r3, [r7, #12]
 800441e:	681b      	ldr	r3, [r3, #0]
 8004420:	681a      	ldr	r2, [r3, #0]
 8004422:	68fb      	ldr	r3, [r7, #12]
 8004424:	681b      	ldr	r3, [r3, #0]
 8004426:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800442a:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 800442c:	68fb      	ldr	r3, [r7, #12]
 800442e:	68db      	ldr	r3, [r3, #12]
 8004430:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8004434:	d875      	bhi.n	8004522 <HAL_SPI_Receive+0x228>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8004436:	e037      	b.n	80044a8 <HAL_SPI_Receive+0x1ae>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8004438:	68fb      	ldr	r3, [r7, #12]
 800443a:	681b      	ldr	r3, [r3, #0]
 800443c:	689b      	ldr	r3, [r3, #8]
 800443e:	f003 0301 	and.w	r3, r3, #1
 8004442:	2b01      	cmp	r3, #1
 8004444:	d117      	bne.n	8004476 <HAL_SPI_Receive+0x17c>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8004446:	68fb      	ldr	r3, [r7, #12]
 8004448:	681b      	ldr	r3, [r3, #0]
 800444a:	f103 020c 	add.w	r2, r3, #12
 800444e:	68fb      	ldr	r3, [r7, #12]
 8004450:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004452:	7812      	ldrb	r2, [r2, #0]
 8004454:	b2d2      	uxtb	r2, r2
 8004456:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8004458:	68fb      	ldr	r3, [r7, #12]
 800445a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800445c:	1c5a      	adds	r2, r3, #1
 800445e:	68fb      	ldr	r3, [r7, #12]
 8004460:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 8004462:	68fb      	ldr	r3, [r7, #12]
 8004464:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8004468:	b29b      	uxth	r3, r3
 800446a:	3b01      	subs	r3, #1
 800446c:	b29a      	uxth	r2, r3
 800446e:	68fb      	ldr	r3, [r7, #12]
 8004470:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
 8004474:	e018      	b.n	80044a8 <HAL_SPI_Receive+0x1ae>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004476:	f7fc ff2f 	bl	80012d8 <HAL_GetTick>
 800447a:	4602      	mov	r2, r0
 800447c:	697b      	ldr	r3, [r7, #20]
 800447e:	1ad3      	subs	r3, r2, r3
 8004480:	683a      	ldr	r2, [r7, #0]
 8004482:	429a      	cmp	r2, r3
 8004484:	d803      	bhi.n	800448e <HAL_SPI_Receive+0x194>
 8004486:	683b      	ldr	r3, [r7, #0]
 8004488:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800448c:	d102      	bne.n	8004494 <HAL_SPI_Receive+0x19a>
 800448e:	683b      	ldr	r3, [r7, #0]
 8004490:	2b00      	cmp	r3, #0
 8004492:	d109      	bne.n	80044a8 <HAL_SPI_Receive+0x1ae>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8004494:	68fb      	ldr	r3, [r7, #12]
 8004496:	2201      	movs	r2, #1
 8004498:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 800449c:	68fb      	ldr	r3, [r7, #12]
 800449e:	2200      	movs	r2, #0
 80044a0:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 80044a4:	2303      	movs	r3, #3
 80044a6:	e05c      	b.n	8004562 <HAL_SPI_Receive+0x268>
    while (hspi->RxXferCount > 0U)
 80044a8:	68fb      	ldr	r3, [r7, #12]
 80044aa:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80044ae:	b29b      	uxth	r3, r3
 80044b0:	2b00      	cmp	r3, #0
 80044b2:	d1c1      	bne.n	8004438 <HAL_SPI_Receive+0x13e>
 80044b4:	e03b      	b.n	800452e <HAL_SPI_Receive+0x234>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80044b6:	68fb      	ldr	r3, [r7, #12]
 80044b8:	681b      	ldr	r3, [r3, #0]
 80044ba:	689b      	ldr	r3, [r3, #8]
 80044bc:	f003 0301 	and.w	r3, r3, #1
 80044c0:	2b01      	cmp	r3, #1
 80044c2:	d115      	bne.n	80044f0 <HAL_SPI_Receive+0x1f6>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80044c4:	68fb      	ldr	r3, [r7, #12]
 80044c6:	681b      	ldr	r3, [r3, #0]
 80044c8:	68da      	ldr	r2, [r3, #12]
 80044ca:	68fb      	ldr	r3, [r7, #12]
 80044cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80044ce:	b292      	uxth	r2, r2
 80044d0:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80044d2:	68fb      	ldr	r3, [r7, #12]
 80044d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80044d6:	1c9a      	adds	r2, r3, #2
 80044d8:	68fb      	ldr	r3, [r7, #12]
 80044da:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 80044dc:	68fb      	ldr	r3, [r7, #12]
 80044de:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80044e2:	b29b      	uxth	r3, r3
 80044e4:	3b01      	subs	r3, #1
 80044e6:	b29a      	uxth	r2, r3
 80044e8:	68fb      	ldr	r3, [r7, #12]
 80044ea:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
 80044ee:	e018      	b.n	8004522 <HAL_SPI_Receive+0x228>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80044f0:	f7fc fef2 	bl	80012d8 <HAL_GetTick>
 80044f4:	4602      	mov	r2, r0
 80044f6:	697b      	ldr	r3, [r7, #20]
 80044f8:	1ad3      	subs	r3, r2, r3
 80044fa:	683a      	ldr	r2, [r7, #0]
 80044fc:	429a      	cmp	r2, r3
 80044fe:	d803      	bhi.n	8004508 <HAL_SPI_Receive+0x20e>
 8004500:	683b      	ldr	r3, [r7, #0]
 8004502:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004506:	d102      	bne.n	800450e <HAL_SPI_Receive+0x214>
 8004508:	683b      	ldr	r3, [r7, #0]
 800450a:	2b00      	cmp	r3, #0
 800450c:	d109      	bne.n	8004522 <HAL_SPI_Receive+0x228>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800450e:	68fb      	ldr	r3, [r7, #12]
 8004510:	2201      	movs	r2, #1
 8004512:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 8004516:	68fb      	ldr	r3, [r7, #12]
 8004518:	2200      	movs	r2, #0
 800451a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 800451e:	2303      	movs	r3, #3
 8004520:	e01f      	b.n	8004562 <HAL_SPI_Receive+0x268>
    while (hspi->RxXferCount > 0U)
 8004522:	68fb      	ldr	r3, [r7, #12]
 8004524:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8004528:	b29b      	uxth	r3, r3
 800452a:	2b00      	cmp	r3, #0
 800452c:	d1c3      	bne.n	80044b6 <HAL_SPI_Receive+0x1bc>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800452e:	697a      	ldr	r2, [r7, #20]
 8004530:	6839      	ldr	r1, [r7, #0]
 8004532:	68f8      	ldr	r0, [r7, #12]
 8004534:	f000 fb56 	bl	8004be4 <SPI_EndRxTransaction>
 8004538:	4603      	mov	r3, r0
 800453a:	2b00      	cmp	r3, #0
 800453c:	d002      	beq.n	8004544 <HAL_SPI_Receive+0x24a>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800453e:	68fb      	ldr	r3, [r7, #12]
 8004540:	2220      	movs	r2, #32
 8004542:	661a      	str	r2, [r3, #96]	@ 0x60
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  hspi->State = HAL_SPI_STATE_READY;
 8004544:	68fb      	ldr	r3, [r7, #12]
 8004546:	2201      	movs	r2, #1
 8004548:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800454c:	68fb      	ldr	r3, [r7, #12]
 800454e:	2200      	movs	r2, #0
 8004550:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004554:	68fb      	ldr	r3, [r7, #12]
 8004556:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004558:	2b00      	cmp	r3, #0
 800455a:	d001      	beq.n	8004560 <HAL_SPI_Receive+0x266>
  {
    return HAL_ERROR;
 800455c:	2301      	movs	r3, #1
 800455e:	e000      	b.n	8004562 <HAL_SPI_Receive+0x268>
  }
  else
  {
    return HAL_OK;
 8004560:	2300      	movs	r3, #0
  }
}
 8004562:	4618      	mov	r0, r3
 8004564:	3718      	adds	r7, #24
 8004566:	46bd      	mov	sp, r7
 8004568:	bd80      	pop	{r7, pc}

0800456a <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 800456a:	b580      	push	{r7, lr}
 800456c:	b08a      	sub	sp, #40	@ 0x28
 800456e:	af00      	add	r7, sp, #0
 8004570:	60f8      	str	r0, [r7, #12]
 8004572:	60b9      	str	r1, [r7, #8]
 8004574:	607a      	str	r2, [r7, #4]
 8004576:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8004578:	2301      	movs	r3, #1
 800457a:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800457c:	f7fc feac 	bl	80012d8 <HAL_GetTick>
 8004580:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8004582:	68fb      	ldr	r3, [r7, #12]
 8004584:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8004588:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 800458a:	68fb      	ldr	r3, [r7, #12]
 800458c:	685b      	ldr	r3, [r3, #4]
 800458e:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8004590:	887b      	ldrh	r3, [r7, #2]
 8004592:	82fb      	strh	r3, [r7, #22]
  initial_RxXferCount = Size;
 8004594:	887b      	ldrh	r3, [r7, #2]
 8004596:	82bb      	strh	r3, [r7, #20]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8004598:	7ffb      	ldrb	r3, [r7, #31]
 800459a:	2b01      	cmp	r3, #1
 800459c:	d00c      	beq.n	80045b8 <HAL_SPI_TransmitReceive+0x4e>
 800459e:	69bb      	ldr	r3, [r7, #24]
 80045a0:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80045a4:	d106      	bne.n	80045b4 <HAL_SPI_TransmitReceive+0x4a>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 80045a6:	68fb      	ldr	r3, [r7, #12]
 80045a8:	689b      	ldr	r3, [r3, #8]
 80045aa:	2b00      	cmp	r3, #0
 80045ac:	d102      	bne.n	80045b4 <HAL_SPI_TransmitReceive+0x4a>
 80045ae:	7ffb      	ldrb	r3, [r7, #31]
 80045b0:	2b04      	cmp	r3, #4
 80045b2:	d001      	beq.n	80045b8 <HAL_SPI_TransmitReceive+0x4e>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 80045b4:	2302      	movs	r3, #2
 80045b6:	e1f3      	b.n	80049a0 <HAL_SPI_TransmitReceive+0x436>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80045b8:	68bb      	ldr	r3, [r7, #8]
 80045ba:	2b00      	cmp	r3, #0
 80045bc:	d005      	beq.n	80045ca <HAL_SPI_TransmitReceive+0x60>
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	2b00      	cmp	r3, #0
 80045c2:	d002      	beq.n	80045ca <HAL_SPI_TransmitReceive+0x60>
 80045c4:	887b      	ldrh	r3, [r7, #2]
 80045c6:	2b00      	cmp	r3, #0
 80045c8:	d101      	bne.n	80045ce <HAL_SPI_TransmitReceive+0x64>
  {
    return HAL_ERROR;
 80045ca:	2301      	movs	r3, #1
 80045cc:	e1e8      	b.n	80049a0 <HAL_SPI_TransmitReceive+0x436>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80045ce:	68fb      	ldr	r3, [r7, #12]
 80045d0:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 80045d4:	2b01      	cmp	r3, #1
 80045d6:	d101      	bne.n	80045dc <HAL_SPI_TransmitReceive+0x72>
 80045d8:	2302      	movs	r3, #2
 80045da:	e1e1      	b.n	80049a0 <HAL_SPI_TransmitReceive+0x436>
 80045dc:	68fb      	ldr	r3, [r7, #12]
 80045de:	2201      	movs	r2, #1
 80045e0:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80045e4:	68fb      	ldr	r3, [r7, #12]
 80045e6:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80045ea:	b2db      	uxtb	r3, r3
 80045ec:	2b04      	cmp	r3, #4
 80045ee:	d003      	beq.n	80045f8 <HAL_SPI_TransmitReceive+0x8e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80045f0:	68fb      	ldr	r3, [r7, #12]
 80045f2:	2205      	movs	r2, #5
 80045f4:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80045f8:	68fb      	ldr	r3, [r7, #12]
 80045fa:	2200      	movs	r2, #0
 80045fc:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80045fe:	68fb      	ldr	r3, [r7, #12]
 8004600:	687a      	ldr	r2, [r7, #4]
 8004602:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 8004604:	68fb      	ldr	r3, [r7, #12]
 8004606:	887a      	ldrh	r2, [r7, #2]
 8004608:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->RxXferSize  = Size;
 800460c:	68fb      	ldr	r3, [r7, #12]
 800460e:	887a      	ldrh	r2, [r7, #2]
 8004610:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8004614:	68fb      	ldr	r3, [r7, #12]
 8004616:	68ba      	ldr	r2, [r7, #8]
 8004618:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 800461a:	68fb      	ldr	r3, [r7, #12]
 800461c:	887a      	ldrh	r2, [r7, #2]
 800461e:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 8004620:	68fb      	ldr	r3, [r7, #12]
 8004622:	887a      	ldrh	r2, [r7, #2]
 8004624:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8004626:	68fb      	ldr	r3, [r7, #12]
 8004628:	2200      	movs	r2, #0
 800462a:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 800462c:	68fb      	ldr	r3, [r7, #12]
 800462e:	2200      	movs	r2, #0
 8004630:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8004632:	68fb      	ldr	r3, [r7, #12]
 8004634:	68db      	ldr	r3, [r3, #12]
 8004636:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800463a:	d802      	bhi.n	8004642 <HAL_SPI_TransmitReceive+0xd8>
 800463c:	8abb      	ldrh	r3, [r7, #20]
 800463e:	2b01      	cmp	r3, #1
 8004640:	d908      	bls.n	8004654 <HAL_SPI_TransmitReceive+0xea>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8004642:	68fb      	ldr	r3, [r7, #12]
 8004644:	681b      	ldr	r3, [r3, #0]
 8004646:	685a      	ldr	r2, [r3, #4]
 8004648:	68fb      	ldr	r3, [r7, #12]
 800464a:	681b      	ldr	r3, [r3, #0]
 800464c:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8004650:	605a      	str	r2, [r3, #4]
 8004652:	e007      	b.n	8004664 <HAL_SPI_TransmitReceive+0xfa>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8004654:	68fb      	ldr	r3, [r7, #12]
 8004656:	681b      	ldr	r3, [r3, #0]
 8004658:	685a      	ldr	r2, [r3, #4]
 800465a:	68fb      	ldr	r3, [r7, #12]
 800465c:	681b      	ldr	r3, [r3, #0]
 800465e:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8004662:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004664:	68fb      	ldr	r3, [r7, #12]
 8004666:	681b      	ldr	r3, [r3, #0]
 8004668:	681b      	ldr	r3, [r3, #0]
 800466a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800466e:	2b40      	cmp	r3, #64	@ 0x40
 8004670:	d007      	beq.n	8004682 <HAL_SPI_TransmitReceive+0x118>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004672:	68fb      	ldr	r3, [r7, #12]
 8004674:	681b      	ldr	r3, [r3, #0]
 8004676:	681a      	ldr	r2, [r3, #0]
 8004678:	68fb      	ldr	r3, [r7, #12]
 800467a:	681b      	ldr	r3, [r3, #0]
 800467c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004680:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8004682:	68fb      	ldr	r3, [r7, #12]
 8004684:	68db      	ldr	r3, [r3, #12]
 8004686:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800468a:	f240 8083 	bls.w	8004794 <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800468e:	68fb      	ldr	r3, [r7, #12]
 8004690:	685b      	ldr	r3, [r3, #4]
 8004692:	2b00      	cmp	r3, #0
 8004694:	d002      	beq.n	800469c <HAL_SPI_TransmitReceive+0x132>
 8004696:	8afb      	ldrh	r3, [r7, #22]
 8004698:	2b01      	cmp	r3, #1
 800469a:	d16f      	bne.n	800477c <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800469c:	68fb      	ldr	r3, [r7, #12]
 800469e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80046a0:	881a      	ldrh	r2, [r3, #0]
 80046a2:	68fb      	ldr	r3, [r7, #12]
 80046a4:	681b      	ldr	r3, [r3, #0]
 80046a6:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80046a8:	68fb      	ldr	r3, [r7, #12]
 80046aa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80046ac:	1c9a      	adds	r2, r3, #2
 80046ae:	68fb      	ldr	r3, [r7, #12]
 80046b0:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 80046b2:	68fb      	ldr	r3, [r7, #12]
 80046b4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80046b6:	b29b      	uxth	r3, r3
 80046b8:	3b01      	subs	r3, #1
 80046ba:	b29a      	uxth	r2, r3
 80046bc:	68fb      	ldr	r3, [r7, #12]
 80046be:	87da      	strh	r2, [r3, #62]	@ 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80046c0:	e05c      	b.n	800477c <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80046c2:	68fb      	ldr	r3, [r7, #12]
 80046c4:	681b      	ldr	r3, [r3, #0]
 80046c6:	689b      	ldr	r3, [r3, #8]
 80046c8:	f003 0302 	and.w	r3, r3, #2
 80046cc:	2b02      	cmp	r3, #2
 80046ce:	d11b      	bne.n	8004708 <HAL_SPI_TransmitReceive+0x19e>
 80046d0:	68fb      	ldr	r3, [r7, #12]
 80046d2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80046d4:	b29b      	uxth	r3, r3
 80046d6:	2b00      	cmp	r3, #0
 80046d8:	d016      	beq.n	8004708 <HAL_SPI_TransmitReceive+0x19e>
 80046da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80046dc:	2b01      	cmp	r3, #1
 80046de:	d113      	bne.n	8004708 <HAL_SPI_TransmitReceive+0x19e>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80046e0:	68fb      	ldr	r3, [r7, #12]
 80046e2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80046e4:	881a      	ldrh	r2, [r3, #0]
 80046e6:	68fb      	ldr	r3, [r7, #12]
 80046e8:	681b      	ldr	r3, [r3, #0]
 80046ea:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80046ec:	68fb      	ldr	r3, [r7, #12]
 80046ee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80046f0:	1c9a      	adds	r2, r3, #2
 80046f2:	68fb      	ldr	r3, [r7, #12]
 80046f4:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 80046f6:	68fb      	ldr	r3, [r7, #12]
 80046f8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80046fa:	b29b      	uxth	r3, r3
 80046fc:	3b01      	subs	r3, #1
 80046fe:	b29a      	uxth	r2, r3
 8004700:	68fb      	ldr	r3, [r7, #12]
 8004702:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8004704:	2300      	movs	r3, #0
 8004706:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8004708:	68fb      	ldr	r3, [r7, #12]
 800470a:	681b      	ldr	r3, [r3, #0]
 800470c:	689b      	ldr	r3, [r3, #8]
 800470e:	f003 0301 	and.w	r3, r3, #1
 8004712:	2b01      	cmp	r3, #1
 8004714:	d11c      	bne.n	8004750 <HAL_SPI_TransmitReceive+0x1e6>
 8004716:	68fb      	ldr	r3, [r7, #12]
 8004718:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800471c:	b29b      	uxth	r3, r3
 800471e:	2b00      	cmp	r3, #0
 8004720:	d016      	beq.n	8004750 <HAL_SPI_TransmitReceive+0x1e6>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8004722:	68fb      	ldr	r3, [r7, #12]
 8004724:	681b      	ldr	r3, [r3, #0]
 8004726:	68da      	ldr	r2, [r3, #12]
 8004728:	68fb      	ldr	r3, [r7, #12]
 800472a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800472c:	b292      	uxth	r2, r2
 800472e:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8004730:	68fb      	ldr	r3, [r7, #12]
 8004732:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004734:	1c9a      	adds	r2, r3, #2
 8004736:	68fb      	ldr	r3, [r7, #12]
 8004738:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 800473a:	68fb      	ldr	r3, [r7, #12]
 800473c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8004740:	b29b      	uxth	r3, r3
 8004742:	3b01      	subs	r3, #1
 8004744:	b29a      	uxth	r2, r3
 8004746:	68fb      	ldr	r3, [r7, #12]
 8004748:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800474c:	2301      	movs	r3, #1
 800474e:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8004750:	f7fc fdc2 	bl	80012d8 <HAL_GetTick>
 8004754:	4602      	mov	r2, r0
 8004756:	6a3b      	ldr	r3, [r7, #32]
 8004758:	1ad3      	subs	r3, r2, r3
 800475a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800475c:	429a      	cmp	r2, r3
 800475e:	d80d      	bhi.n	800477c <HAL_SPI_TransmitReceive+0x212>
 8004760:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004762:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004766:	d009      	beq.n	800477c <HAL_SPI_TransmitReceive+0x212>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8004768:	68fb      	ldr	r3, [r7, #12]
 800476a:	2201      	movs	r2, #1
 800476c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 8004770:	68fb      	ldr	r3, [r7, #12]
 8004772:	2200      	movs	r2, #0
 8004774:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 8004778:	2303      	movs	r3, #3
 800477a:	e111      	b.n	80049a0 <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800477c:	68fb      	ldr	r3, [r7, #12]
 800477e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004780:	b29b      	uxth	r3, r3
 8004782:	2b00      	cmp	r3, #0
 8004784:	d19d      	bne.n	80046c2 <HAL_SPI_TransmitReceive+0x158>
 8004786:	68fb      	ldr	r3, [r7, #12]
 8004788:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800478c:	b29b      	uxth	r3, r3
 800478e:	2b00      	cmp	r3, #0
 8004790:	d197      	bne.n	80046c2 <HAL_SPI_TransmitReceive+0x158>
 8004792:	e0e5      	b.n	8004960 <HAL_SPI_TransmitReceive+0x3f6>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004794:	68fb      	ldr	r3, [r7, #12]
 8004796:	685b      	ldr	r3, [r3, #4]
 8004798:	2b00      	cmp	r3, #0
 800479a:	d003      	beq.n	80047a4 <HAL_SPI_TransmitReceive+0x23a>
 800479c:	8afb      	ldrh	r3, [r7, #22]
 800479e:	2b01      	cmp	r3, #1
 80047a0:	f040 80d1 	bne.w	8004946 <HAL_SPI_TransmitReceive+0x3dc>
    {
      if (hspi->TxXferCount > 1U)
 80047a4:	68fb      	ldr	r3, [r7, #12]
 80047a6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80047a8:	b29b      	uxth	r3, r3
 80047aa:	2b01      	cmp	r3, #1
 80047ac:	d912      	bls.n	80047d4 <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80047ae:	68fb      	ldr	r3, [r7, #12]
 80047b0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80047b2:	881a      	ldrh	r2, [r3, #0]
 80047b4:	68fb      	ldr	r3, [r7, #12]
 80047b6:	681b      	ldr	r3, [r3, #0]
 80047b8:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80047ba:	68fb      	ldr	r3, [r7, #12]
 80047bc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80047be:	1c9a      	adds	r2, r3, #2
 80047c0:	68fb      	ldr	r3, [r7, #12]
 80047c2:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 80047c4:	68fb      	ldr	r3, [r7, #12]
 80047c6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80047c8:	b29b      	uxth	r3, r3
 80047ca:	3b02      	subs	r3, #2
 80047cc:	b29a      	uxth	r2, r3
 80047ce:	68fb      	ldr	r3, [r7, #12]
 80047d0:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80047d2:	e0b8      	b.n	8004946 <HAL_SPI_TransmitReceive+0x3dc>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 80047d4:	68fb      	ldr	r3, [r7, #12]
 80047d6:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80047d8:	68fb      	ldr	r3, [r7, #12]
 80047da:	681b      	ldr	r3, [r3, #0]
 80047dc:	330c      	adds	r3, #12
 80047de:	7812      	ldrb	r2, [r2, #0]
 80047e0:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 80047e2:	68fb      	ldr	r3, [r7, #12]
 80047e4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80047e6:	1c5a      	adds	r2, r3, #1
 80047e8:	68fb      	ldr	r3, [r7, #12]
 80047ea:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 80047ec:	68fb      	ldr	r3, [r7, #12]
 80047ee:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80047f0:	b29b      	uxth	r3, r3
 80047f2:	3b01      	subs	r3, #1
 80047f4:	b29a      	uxth	r2, r3
 80047f6:	68fb      	ldr	r3, [r7, #12]
 80047f8:	87da      	strh	r2, [r3, #62]	@ 0x3e
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
        }
#endif /* USE_SPI_CRC */
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80047fa:	e0a4      	b.n	8004946 <HAL_SPI_TransmitReceive+0x3dc>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80047fc:	68fb      	ldr	r3, [r7, #12]
 80047fe:	681b      	ldr	r3, [r3, #0]
 8004800:	689b      	ldr	r3, [r3, #8]
 8004802:	f003 0302 	and.w	r3, r3, #2
 8004806:	2b02      	cmp	r3, #2
 8004808:	d134      	bne.n	8004874 <HAL_SPI_TransmitReceive+0x30a>
 800480a:	68fb      	ldr	r3, [r7, #12]
 800480c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800480e:	b29b      	uxth	r3, r3
 8004810:	2b00      	cmp	r3, #0
 8004812:	d02f      	beq.n	8004874 <HAL_SPI_TransmitReceive+0x30a>
 8004814:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004816:	2b01      	cmp	r3, #1
 8004818:	d12c      	bne.n	8004874 <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 800481a:	68fb      	ldr	r3, [r7, #12]
 800481c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800481e:	b29b      	uxth	r3, r3
 8004820:	2b01      	cmp	r3, #1
 8004822:	d912      	bls.n	800484a <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004824:	68fb      	ldr	r3, [r7, #12]
 8004826:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004828:	881a      	ldrh	r2, [r3, #0]
 800482a:	68fb      	ldr	r3, [r7, #12]
 800482c:	681b      	ldr	r3, [r3, #0]
 800482e:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8004830:	68fb      	ldr	r3, [r7, #12]
 8004832:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004834:	1c9a      	adds	r2, r3, #2
 8004836:	68fb      	ldr	r3, [r7, #12]
 8004838:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 800483a:	68fb      	ldr	r3, [r7, #12]
 800483c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800483e:	b29b      	uxth	r3, r3
 8004840:	3b02      	subs	r3, #2
 8004842:	b29a      	uxth	r2, r3
 8004844:	68fb      	ldr	r3, [r7, #12]
 8004846:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8004848:	e012      	b.n	8004870 <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 800484a:	68fb      	ldr	r3, [r7, #12]
 800484c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800484e:	68fb      	ldr	r3, [r7, #12]
 8004850:	681b      	ldr	r3, [r3, #0]
 8004852:	330c      	adds	r3, #12
 8004854:	7812      	ldrb	r2, [r2, #0]
 8004856:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 8004858:	68fb      	ldr	r3, [r7, #12]
 800485a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800485c:	1c5a      	adds	r2, r3, #1
 800485e:	68fb      	ldr	r3, [r7, #12]
 8004860:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8004862:	68fb      	ldr	r3, [r7, #12]
 8004864:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8004866:	b29b      	uxth	r3, r3
 8004868:	3b01      	subs	r3, #1
 800486a:	b29a      	uxth	r2, r3
 800486c:	68fb      	ldr	r3, [r7, #12]
 800486e:	87da      	strh	r2, [r3, #62]	@ 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8004870:	2300      	movs	r3, #0
 8004872:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8004874:	68fb      	ldr	r3, [r7, #12]
 8004876:	681b      	ldr	r3, [r3, #0]
 8004878:	689b      	ldr	r3, [r3, #8]
 800487a:	f003 0301 	and.w	r3, r3, #1
 800487e:	2b01      	cmp	r3, #1
 8004880:	d148      	bne.n	8004914 <HAL_SPI_TransmitReceive+0x3aa>
 8004882:	68fb      	ldr	r3, [r7, #12]
 8004884:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8004888:	b29b      	uxth	r3, r3
 800488a:	2b00      	cmp	r3, #0
 800488c:	d042      	beq.n	8004914 <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 800488e:	68fb      	ldr	r3, [r7, #12]
 8004890:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8004894:	b29b      	uxth	r3, r3
 8004896:	2b01      	cmp	r3, #1
 8004898:	d923      	bls.n	80048e2 <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800489a:	68fb      	ldr	r3, [r7, #12]
 800489c:	681b      	ldr	r3, [r3, #0]
 800489e:	68da      	ldr	r2, [r3, #12]
 80048a0:	68fb      	ldr	r3, [r7, #12]
 80048a2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80048a4:	b292      	uxth	r2, r2
 80048a6:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 80048a8:	68fb      	ldr	r3, [r7, #12]
 80048aa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80048ac:	1c9a      	adds	r2, r3, #2
 80048ae:	68fb      	ldr	r3, [r7, #12]
 80048b0:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount -= 2U;
 80048b2:	68fb      	ldr	r3, [r7, #12]
 80048b4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80048b8:	b29b      	uxth	r3, r3
 80048ba:	3b02      	subs	r3, #2
 80048bc:	b29a      	uxth	r2, r3
 80048be:	68fb      	ldr	r3, [r7, #12]
 80048c0:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
          if (hspi->RxXferCount <= 1U)
 80048c4:	68fb      	ldr	r3, [r7, #12]
 80048c6:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80048ca:	b29b      	uxth	r3, r3
 80048cc:	2b01      	cmp	r3, #1
 80048ce:	d81f      	bhi.n	8004910 <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80048d0:	68fb      	ldr	r3, [r7, #12]
 80048d2:	681b      	ldr	r3, [r3, #0]
 80048d4:	685a      	ldr	r2, [r3, #4]
 80048d6:	68fb      	ldr	r3, [r7, #12]
 80048d8:	681b      	ldr	r3, [r3, #0]
 80048da:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80048de:	605a      	str	r2, [r3, #4]
 80048e0:	e016      	b.n	8004910 <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 80048e2:	68fb      	ldr	r3, [r7, #12]
 80048e4:	681b      	ldr	r3, [r3, #0]
 80048e6:	f103 020c 	add.w	r2, r3, #12
 80048ea:	68fb      	ldr	r3, [r7, #12]
 80048ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80048ee:	7812      	ldrb	r2, [r2, #0]
 80048f0:	b2d2      	uxtb	r2, r2
 80048f2:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 80048f4:	68fb      	ldr	r3, [r7, #12]
 80048f6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80048f8:	1c5a      	adds	r2, r3, #1
 80048fa:	68fb      	ldr	r3, [r7, #12]
 80048fc:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount--;
 80048fe:	68fb      	ldr	r3, [r7, #12]
 8004900:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8004904:	b29b      	uxth	r3, r3
 8004906:	3b01      	subs	r3, #1
 8004908:	b29a      	uxth	r2, r3
 800490a:	68fb      	ldr	r3, [r7, #12]
 800490c:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8004910:	2301      	movs	r3, #1
 8004912:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8004914:	f7fc fce0 	bl	80012d8 <HAL_GetTick>
 8004918:	4602      	mov	r2, r0
 800491a:	6a3b      	ldr	r3, [r7, #32]
 800491c:	1ad3      	subs	r3, r2, r3
 800491e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004920:	429a      	cmp	r2, r3
 8004922:	d803      	bhi.n	800492c <HAL_SPI_TransmitReceive+0x3c2>
 8004924:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004926:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800492a:	d102      	bne.n	8004932 <HAL_SPI_TransmitReceive+0x3c8>
 800492c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800492e:	2b00      	cmp	r3, #0
 8004930:	d109      	bne.n	8004946 <HAL_SPI_TransmitReceive+0x3dc>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8004932:	68fb      	ldr	r3, [r7, #12]
 8004934:	2201      	movs	r2, #1
 8004936:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 800493a:	68fb      	ldr	r3, [r7, #12]
 800493c:	2200      	movs	r2, #0
 800493e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 8004942:	2303      	movs	r3, #3
 8004944:	e02c      	b.n	80049a0 <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004946:	68fb      	ldr	r3, [r7, #12]
 8004948:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800494a:	b29b      	uxth	r3, r3
 800494c:	2b00      	cmp	r3, #0
 800494e:	f47f af55 	bne.w	80047fc <HAL_SPI_TransmitReceive+0x292>
 8004952:	68fb      	ldr	r3, [r7, #12]
 8004954:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8004958:	b29b      	uxth	r3, r3
 800495a:	2b00      	cmp	r3, #0
 800495c:	f47f af4e 	bne.w	80047fc <HAL_SPI_TransmitReceive+0x292>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004960:	6a3a      	ldr	r2, [r7, #32]
 8004962:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8004964:	68f8      	ldr	r0, [r7, #12]
 8004966:	f000 f9b9 	bl	8004cdc <SPI_EndRxTxTransaction>
 800496a:	4603      	mov	r3, r0
 800496c:	2b00      	cmp	r3, #0
 800496e:	d008      	beq.n	8004982 <HAL_SPI_TransmitReceive+0x418>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004970:	68fb      	ldr	r3, [r7, #12]
 8004972:	2220      	movs	r2, #32
 8004974:	661a      	str	r2, [r3, #96]	@ 0x60
    __HAL_UNLOCK(hspi);
 8004976:	68fb      	ldr	r3, [r7, #12]
 8004978:	2200      	movs	r2, #0
 800497a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    return HAL_ERROR;
 800497e:	2301      	movs	r3, #1
 8004980:	e00e      	b.n	80049a0 <HAL_SPI_TransmitReceive+0x436>
  }


  hspi->State = HAL_SPI_STATE_READY;
 8004982:	68fb      	ldr	r3, [r7, #12]
 8004984:	2201      	movs	r2, #1
 8004986:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800498a:	68fb      	ldr	r3, [r7, #12]
 800498c:	2200      	movs	r2, #0
 800498e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004992:	68fb      	ldr	r3, [r7, #12]
 8004994:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004996:	2b00      	cmp	r3, #0
 8004998:	d001      	beq.n	800499e <HAL_SPI_TransmitReceive+0x434>
  {
    return HAL_ERROR;
 800499a:	2301      	movs	r3, #1
 800499c:	e000      	b.n	80049a0 <HAL_SPI_TransmitReceive+0x436>
  }
  else
  {
    return HAL_OK;
 800499e:	2300      	movs	r3, #0
  }
}
 80049a0:	4618      	mov	r0, r3
 80049a2:	3728      	adds	r7, #40	@ 0x28
 80049a4:	46bd      	mov	sp, r7
 80049a6:	bd80      	pop	{r7, pc}

080049a8 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 80049a8:	b580      	push	{r7, lr}
 80049aa:	b088      	sub	sp, #32
 80049ac:	af00      	add	r7, sp, #0
 80049ae:	60f8      	str	r0, [r7, #12]
 80049b0:	60b9      	str	r1, [r7, #8]
 80049b2:	603b      	str	r3, [r7, #0]
 80049b4:	4613      	mov	r3, r2
 80049b6:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80049b8:	f7fc fc8e 	bl	80012d8 <HAL_GetTick>
 80049bc:	4602      	mov	r2, r0
 80049be:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80049c0:	1a9b      	subs	r3, r3, r2
 80049c2:	683a      	ldr	r2, [r7, #0]
 80049c4:	4413      	add	r3, r2
 80049c6:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80049c8:	f7fc fc86 	bl	80012d8 <HAL_GetTick>
 80049cc:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80049ce:	4b39      	ldr	r3, [pc, #228]	@ (8004ab4 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80049d0:	681b      	ldr	r3, [r3, #0]
 80049d2:	015b      	lsls	r3, r3, #5
 80049d4:	0d1b      	lsrs	r3, r3, #20
 80049d6:	69fa      	ldr	r2, [r7, #28]
 80049d8:	fb02 f303 	mul.w	r3, r2, r3
 80049dc:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80049de:	e055      	b.n	8004a8c <SPI_WaitFlagStateUntilTimeout+0xe4>
  {
    if (Timeout != HAL_MAX_DELAY)
 80049e0:	683b      	ldr	r3, [r7, #0]
 80049e2:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80049e6:	d051      	beq.n	8004a8c <SPI_WaitFlagStateUntilTimeout+0xe4>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80049e8:	f7fc fc76 	bl	80012d8 <HAL_GetTick>
 80049ec:	4602      	mov	r2, r0
 80049ee:	69bb      	ldr	r3, [r7, #24]
 80049f0:	1ad3      	subs	r3, r2, r3
 80049f2:	69fa      	ldr	r2, [r7, #28]
 80049f4:	429a      	cmp	r2, r3
 80049f6:	d902      	bls.n	80049fe <SPI_WaitFlagStateUntilTimeout+0x56>
 80049f8:	69fb      	ldr	r3, [r7, #28]
 80049fa:	2b00      	cmp	r3, #0
 80049fc:	d13d      	bne.n	8004a7a <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80049fe:	68fb      	ldr	r3, [r7, #12]
 8004a00:	681b      	ldr	r3, [r3, #0]
 8004a02:	685a      	ldr	r2, [r3, #4]
 8004a04:	68fb      	ldr	r3, [r7, #12]
 8004a06:	681b      	ldr	r3, [r3, #0]
 8004a08:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8004a0c:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004a0e:	68fb      	ldr	r3, [r7, #12]
 8004a10:	685b      	ldr	r3, [r3, #4]
 8004a12:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004a16:	d111      	bne.n	8004a3c <SPI_WaitFlagStateUntilTimeout+0x94>
 8004a18:	68fb      	ldr	r3, [r7, #12]
 8004a1a:	689b      	ldr	r3, [r3, #8]
 8004a1c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004a20:	d004      	beq.n	8004a2c <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004a22:	68fb      	ldr	r3, [r7, #12]
 8004a24:	689b      	ldr	r3, [r3, #8]
 8004a26:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004a2a:	d107      	bne.n	8004a3c <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004a2c:	68fb      	ldr	r3, [r7, #12]
 8004a2e:	681b      	ldr	r3, [r3, #0]
 8004a30:	681a      	ldr	r2, [r3, #0]
 8004a32:	68fb      	ldr	r3, [r7, #12]
 8004a34:	681b      	ldr	r3, [r3, #0]
 8004a36:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004a3a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004a3c:	68fb      	ldr	r3, [r7, #12]
 8004a3e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004a40:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004a44:	d10f      	bne.n	8004a66 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8004a46:	68fb      	ldr	r3, [r7, #12]
 8004a48:	681b      	ldr	r3, [r3, #0]
 8004a4a:	681a      	ldr	r2, [r3, #0]
 8004a4c:	68fb      	ldr	r3, [r7, #12]
 8004a4e:	681b      	ldr	r3, [r3, #0]
 8004a50:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004a54:	601a      	str	r2, [r3, #0]
 8004a56:	68fb      	ldr	r3, [r7, #12]
 8004a58:	681b      	ldr	r3, [r3, #0]
 8004a5a:	681a      	ldr	r2, [r3, #0]
 8004a5c:	68fb      	ldr	r3, [r7, #12]
 8004a5e:	681b      	ldr	r3, [r3, #0]
 8004a60:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004a64:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8004a66:	68fb      	ldr	r3, [r7, #12]
 8004a68:	2201      	movs	r2, #1
 8004a6a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004a6e:	68fb      	ldr	r3, [r7, #12]
 8004a70:	2200      	movs	r2, #0
 8004a72:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8004a76:	2303      	movs	r3, #3
 8004a78:	e018      	b.n	8004aac <SPI_WaitFlagStateUntilTimeout+0x104>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8004a7a:	697b      	ldr	r3, [r7, #20]
 8004a7c:	2b00      	cmp	r3, #0
 8004a7e:	d102      	bne.n	8004a86 <SPI_WaitFlagStateUntilTimeout+0xde>
      {
        tmp_timeout = 0U;
 8004a80:	2300      	movs	r3, #0
 8004a82:	61fb      	str	r3, [r7, #28]
 8004a84:	e002      	b.n	8004a8c <SPI_WaitFlagStateUntilTimeout+0xe4>
      }
      else
      {
        count--;
 8004a86:	697b      	ldr	r3, [r7, #20]
 8004a88:	3b01      	subs	r3, #1
 8004a8a:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004a8c:	68fb      	ldr	r3, [r7, #12]
 8004a8e:	681b      	ldr	r3, [r3, #0]
 8004a90:	689a      	ldr	r2, [r3, #8]
 8004a92:	68bb      	ldr	r3, [r7, #8]
 8004a94:	4013      	ands	r3, r2
 8004a96:	68ba      	ldr	r2, [r7, #8]
 8004a98:	429a      	cmp	r2, r3
 8004a9a:	bf0c      	ite	eq
 8004a9c:	2301      	moveq	r3, #1
 8004a9e:	2300      	movne	r3, #0
 8004aa0:	b2db      	uxtb	r3, r3
 8004aa2:	461a      	mov	r2, r3
 8004aa4:	79fb      	ldrb	r3, [r7, #7]
 8004aa6:	429a      	cmp	r2, r3
 8004aa8:	d19a      	bne.n	80049e0 <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 8004aaa:	2300      	movs	r3, #0
}
 8004aac:	4618      	mov	r0, r3
 8004aae:	3720      	adds	r7, #32
 8004ab0:	46bd      	mov	sp, r7
 8004ab2:	bd80      	pop	{r7, pc}
 8004ab4:	20000000 	.word	0x20000000

08004ab8 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004ab8:	b580      	push	{r7, lr}
 8004aba:	b08a      	sub	sp, #40	@ 0x28
 8004abc:	af00      	add	r7, sp, #0
 8004abe:	60f8      	str	r0, [r7, #12]
 8004ac0:	60b9      	str	r1, [r7, #8]
 8004ac2:	607a      	str	r2, [r7, #4]
 8004ac4:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 8004ac6:	2300      	movs	r3, #0
 8004ac8:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8004aca:	f7fc fc05 	bl	80012d8 <HAL_GetTick>
 8004ace:	4602      	mov	r2, r0
 8004ad0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004ad2:	1a9b      	subs	r3, r3, r2
 8004ad4:	683a      	ldr	r2, [r7, #0]
 8004ad6:	4413      	add	r3, r2
 8004ad8:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 8004ada:	f7fc fbfd 	bl	80012d8 <HAL_GetTick>
 8004ade:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 8004ae0:	68fb      	ldr	r3, [r7, #12]
 8004ae2:	681b      	ldr	r3, [r3, #0]
 8004ae4:	330c      	adds	r3, #12
 8004ae6:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 8004ae8:	4b3d      	ldr	r3, [pc, #244]	@ (8004be0 <SPI_WaitFifoStateUntilTimeout+0x128>)
 8004aea:	681a      	ldr	r2, [r3, #0]
 8004aec:	4613      	mov	r3, r2
 8004aee:	009b      	lsls	r3, r3, #2
 8004af0:	4413      	add	r3, r2
 8004af2:	00da      	lsls	r2, r3, #3
 8004af4:	1ad3      	subs	r3, r2, r3
 8004af6:	0d1b      	lsrs	r3, r3, #20
 8004af8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004afa:	fb02 f303 	mul.w	r3, r2, r3
 8004afe:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 8004b00:	e061      	b.n	8004bc6 <SPI_WaitFifoStateUntilTimeout+0x10e>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 8004b02:	68bb      	ldr	r3, [r7, #8]
 8004b04:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 8004b08:	d107      	bne.n	8004b1a <SPI_WaitFifoStateUntilTimeout+0x62>
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	2b00      	cmp	r3, #0
 8004b0e:	d104      	bne.n	8004b1a <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 8004b10:	69fb      	ldr	r3, [r7, #28]
 8004b12:	781b      	ldrb	r3, [r3, #0]
 8004b14:	b2db      	uxtb	r3, r3
 8004b16:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 8004b18:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 8004b1a:	683b      	ldr	r3, [r7, #0]
 8004b1c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004b20:	d051      	beq.n	8004bc6 <SPI_WaitFifoStateUntilTimeout+0x10e>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8004b22:	f7fc fbd9 	bl	80012d8 <HAL_GetTick>
 8004b26:	4602      	mov	r2, r0
 8004b28:	6a3b      	ldr	r3, [r7, #32]
 8004b2a:	1ad3      	subs	r3, r2, r3
 8004b2c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004b2e:	429a      	cmp	r2, r3
 8004b30:	d902      	bls.n	8004b38 <SPI_WaitFifoStateUntilTimeout+0x80>
 8004b32:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b34:	2b00      	cmp	r3, #0
 8004b36:	d13d      	bne.n	8004bb4 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004b38:	68fb      	ldr	r3, [r7, #12]
 8004b3a:	681b      	ldr	r3, [r3, #0]
 8004b3c:	685a      	ldr	r2, [r3, #4]
 8004b3e:	68fb      	ldr	r3, [r7, #12]
 8004b40:	681b      	ldr	r3, [r3, #0]
 8004b42:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8004b46:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004b48:	68fb      	ldr	r3, [r7, #12]
 8004b4a:	685b      	ldr	r3, [r3, #4]
 8004b4c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004b50:	d111      	bne.n	8004b76 <SPI_WaitFifoStateUntilTimeout+0xbe>
 8004b52:	68fb      	ldr	r3, [r7, #12]
 8004b54:	689b      	ldr	r3, [r3, #8]
 8004b56:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004b5a:	d004      	beq.n	8004b66 <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004b5c:	68fb      	ldr	r3, [r7, #12]
 8004b5e:	689b      	ldr	r3, [r3, #8]
 8004b60:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004b64:	d107      	bne.n	8004b76 <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004b66:	68fb      	ldr	r3, [r7, #12]
 8004b68:	681b      	ldr	r3, [r3, #0]
 8004b6a:	681a      	ldr	r2, [r3, #0]
 8004b6c:	68fb      	ldr	r3, [r7, #12]
 8004b6e:	681b      	ldr	r3, [r3, #0]
 8004b70:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004b74:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004b76:	68fb      	ldr	r3, [r7, #12]
 8004b78:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004b7a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004b7e:	d10f      	bne.n	8004ba0 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8004b80:	68fb      	ldr	r3, [r7, #12]
 8004b82:	681b      	ldr	r3, [r3, #0]
 8004b84:	681a      	ldr	r2, [r3, #0]
 8004b86:	68fb      	ldr	r3, [r7, #12]
 8004b88:	681b      	ldr	r3, [r3, #0]
 8004b8a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004b8e:	601a      	str	r2, [r3, #0]
 8004b90:	68fb      	ldr	r3, [r7, #12]
 8004b92:	681b      	ldr	r3, [r3, #0]
 8004b94:	681a      	ldr	r2, [r3, #0]
 8004b96:	68fb      	ldr	r3, [r7, #12]
 8004b98:	681b      	ldr	r3, [r3, #0]
 8004b9a:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004b9e:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8004ba0:	68fb      	ldr	r3, [r7, #12]
 8004ba2:	2201      	movs	r2, #1
 8004ba4:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004ba8:	68fb      	ldr	r3, [r7, #12]
 8004baa:	2200      	movs	r2, #0
 8004bac:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8004bb0:	2303      	movs	r3, #3
 8004bb2:	e011      	b.n	8004bd8 <SPI_WaitFifoStateUntilTimeout+0x120>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8004bb4:	69bb      	ldr	r3, [r7, #24]
 8004bb6:	2b00      	cmp	r3, #0
 8004bb8:	d102      	bne.n	8004bc0 <SPI_WaitFifoStateUntilTimeout+0x108>
      {
        tmp_timeout = 0U;
 8004bba:	2300      	movs	r3, #0
 8004bbc:	627b      	str	r3, [r7, #36]	@ 0x24
 8004bbe:	e002      	b.n	8004bc6 <SPI_WaitFifoStateUntilTimeout+0x10e>
      }
      else
      {
        count--;
 8004bc0:	69bb      	ldr	r3, [r7, #24]
 8004bc2:	3b01      	subs	r3, #1
 8004bc4:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8004bc6:	68fb      	ldr	r3, [r7, #12]
 8004bc8:	681b      	ldr	r3, [r3, #0]
 8004bca:	689a      	ldr	r2, [r3, #8]
 8004bcc:	68bb      	ldr	r3, [r7, #8]
 8004bce:	4013      	ands	r3, r2
 8004bd0:	687a      	ldr	r2, [r7, #4]
 8004bd2:	429a      	cmp	r2, r3
 8004bd4:	d195      	bne.n	8004b02 <SPI_WaitFifoStateUntilTimeout+0x4a>
      }
    }
  }

  return HAL_OK;
 8004bd6:	2300      	movs	r3, #0
}
 8004bd8:	4618      	mov	r0, r3
 8004bda:	3728      	adds	r7, #40	@ 0x28
 8004bdc:	46bd      	mov	sp, r7
 8004bde:	bd80      	pop	{r7, pc}
 8004be0:	20000000 	.word	0x20000000

08004be4 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8004be4:	b580      	push	{r7, lr}
 8004be6:	b088      	sub	sp, #32
 8004be8:	af02      	add	r7, sp, #8
 8004bea:	60f8      	str	r0, [r7, #12]
 8004bec:	60b9      	str	r1, [r7, #8]
 8004bee:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004bf0:	68fb      	ldr	r3, [r7, #12]
 8004bf2:	685b      	ldr	r3, [r3, #4]
 8004bf4:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004bf8:	d111      	bne.n	8004c1e <SPI_EndRxTransaction+0x3a>
 8004bfa:	68fb      	ldr	r3, [r7, #12]
 8004bfc:	689b      	ldr	r3, [r3, #8]
 8004bfe:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004c02:	d004      	beq.n	8004c0e <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004c04:	68fb      	ldr	r3, [r7, #12]
 8004c06:	689b      	ldr	r3, [r3, #8]
 8004c08:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004c0c:	d107      	bne.n	8004c1e <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8004c0e:	68fb      	ldr	r3, [r7, #12]
 8004c10:	681b      	ldr	r3, [r3, #0]
 8004c12:	681a      	ldr	r2, [r3, #0]
 8004c14:	68fb      	ldr	r3, [r7, #12]
 8004c16:	681b      	ldr	r3, [r3, #0]
 8004c18:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004c1c:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004c1e:	68fb      	ldr	r3, [r7, #12]
 8004c20:	685b      	ldr	r3, [r3, #4]
 8004c22:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004c26:	d112      	bne.n	8004c4e <SPI_EndRxTransaction+0x6a>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	9300      	str	r3, [sp, #0]
 8004c2c:	68bb      	ldr	r3, [r7, #8]
 8004c2e:	2200      	movs	r2, #0
 8004c30:	2180      	movs	r1, #128	@ 0x80
 8004c32:	68f8      	ldr	r0, [r7, #12]
 8004c34:	f7ff feb8 	bl	80049a8 <SPI_WaitFlagStateUntilTimeout>
 8004c38:	4603      	mov	r3, r0
 8004c3a:	2b00      	cmp	r3, #0
 8004c3c:	d021      	beq.n	8004c82 <SPI_EndRxTransaction+0x9e>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004c3e:	68fb      	ldr	r3, [r7, #12]
 8004c40:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004c42:	f043 0220 	orr.w	r2, r3, #32
 8004c46:	68fb      	ldr	r3, [r7, #12]
 8004c48:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_TIMEOUT;
 8004c4a:	2303      	movs	r3, #3
 8004c4c:	e03d      	b.n	8004cca <SPI_EndRxTransaction+0xe6>
    }
  }
  else /* SPI_MODE_SLAVE */
  {
    /* Timeout in us */
    count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8004c4e:	4b21      	ldr	r3, [pc, #132]	@ (8004cd4 <SPI_EndRxTransaction+0xf0>)
 8004c50:	681b      	ldr	r3, [r3, #0]
 8004c52:	4a21      	ldr	r2, [pc, #132]	@ (8004cd8 <SPI_EndRxTransaction+0xf4>)
 8004c54:	fba2 2303 	umull	r2, r3, r2, r3
 8004c58:	0d5b      	lsrs	r3, r3, #21
 8004c5a:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8004c5e:	fb02 f303 	mul.w	r3, r2, r3
 8004c62:	617b      	str	r3, [r7, #20]
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8004c64:	697b      	ldr	r3, [r7, #20]
 8004c66:	2b00      	cmp	r3, #0
 8004c68:	d00a      	beq.n	8004c80 <SPI_EndRxTransaction+0x9c>
      {
        break;
      }
      count--;
 8004c6a:	697b      	ldr	r3, [r7, #20]
 8004c6c:	3b01      	subs	r3, #1
 8004c6e:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8004c70:	68fb      	ldr	r3, [r7, #12]
 8004c72:	681b      	ldr	r3, [r3, #0]
 8004c74:	689b      	ldr	r3, [r3, #8]
 8004c76:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004c7a:	2b80      	cmp	r3, #128	@ 0x80
 8004c7c:	d0f2      	beq.n	8004c64 <SPI_EndRxTransaction+0x80>
 8004c7e:	e000      	b.n	8004c82 <SPI_EndRxTransaction+0x9e>
        break;
 8004c80:	bf00      	nop
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004c82:	68fb      	ldr	r3, [r7, #12]
 8004c84:	685b      	ldr	r3, [r3, #4]
 8004c86:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004c8a:	d11d      	bne.n	8004cc8 <SPI_EndRxTransaction+0xe4>
 8004c8c:	68fb      	ldr	r3, [r7, #12]
 8004c8e:	689b      	ldr	r3, [r3, #8]
 8004c90:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004c94:	d004      	beq.n	8004ca0 <SPI_EndRxTransaction+0xbc>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004c96:	68fb      	ldr	r3, [r7, #12]
 8004c98:	689b      	ldr	r3, [r3, #8]
 8004c9a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004c9e:	d113      	bne.n	8004cc8 <SPI_EndRxTransaction+0xe4>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	9300      	str	r3, [sp, #0]
 8004ca4:	68bb      	ldr	r3, [r7, #8]
 8004ca6:	2200      	movs	r2, #0
 8004ca8:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8004cac:	68f8      	ldr	r0, [r7, #12]
 8004cae:	f7ff ff03 	bl	8004ab8 <SPI_WaitFifoStateUntilTimeout>
 8004cb2:	4603      	mov	r3, r0
 8004cb4:	2b00      	cmp	r3, #0
 8004cb6:	d007      	beq.n	8004cc8 <SPI_EndRxTransaction+0xe4>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004cb8:	68fb      	ldr	r3, [r7, #12]
 8004cba:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004cbc:	f043 0220 	orr.w	r2, r3, #32
 8004cc0:	68fb      	ldr	r3, [r7, #12]
 8004cc2:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_TIMEOUT;
 8004cc4:	2303      	movs	r3, #3
 8004cc6:	e000      	b.n	8004cca <SPI_EndRxTransaction+0xe6>
    }
  }
  return HAL_OK;
 8004cc8:	2300      	movs	r3, #0
}
 8004cca:	4618      	mov	r0, r3
 8004ccc:	3718      	adds	r7, #24
 8004cce:	46bd      	mov	sp, r7
 8004cd0:	bd80      	pop	{r7, pc}
 8004cd2:	bf00      	nop
 8004cd4:	20000000 	.word	0x20000000
 8004cd8:	165e9f81 	.word	0x165e9f81

08004cdc <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8004cdc:	b580      	push	{r7, lr}
 8004cde:	b088      	sub	sp, #32
 8004ce0:	af02      	add	r7, sp, #8
 8004ce2:	60f8      	str	r0, [r7, #12]
 8004ce4:	60b9      	str	r1, [r7, #8]
 8004ce6:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8004ce8:	687b      	ldr	r3, [r7, #4]
 8004cea:	9300      	str	r3, [sp, #0]
 8004cec:	68bb      	ldr	r3, [r7, #8]
 8004cee:	2200      	movs	r2, #0
 8004cf0:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 8004cf4:	68f8      	ldr	r0, [r7, #12]
 8004cf6:	f7ff fedf 	bl	8004ab8 <SPI_WaitFifoStateUntilTimeout>
 8004cfa:	4603      	mov	r3, r0
 8004cfc:	2b00      	cmp	r3, #0
 8004cfe:	d007      	beq.n	8004d10 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004d00:	68fb      	ldr	r3, [r7, #12]
 8004d02:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004d04:	f043 0220 	orr.w	r2, r3, #32
 8004d08:	68fb      	ldr	r3, [r7, #12]
 8004d0a:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8004d0c:	2303      	movs	r3, #3
 8004d0e:	e046      	b.n	8004d9e <SPI_EndRxTxTransaction+0xc2>
  }

  /* Timeout in us */
  count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8004d10:	4b25      	ldr	r3, [pc, #148]	@ (8004da8 <SPI_EndRxTxTransaction+0xcc>)
 8004d12:	681b      	ldr	r3, [r3, #0]
 8004d14:	4a25      	ldr	r2, [pc, #148]	@ (8004dac <SPI_EndRxTxTransaction+0xd0>)
 8004d16:	fba2 2303 	umull	r2, r3, r2, r3
 8004d1a:	0d5b      	lsrs	r3, r3, #21
 8004d1c:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8004d20:	fb02 f303 	mul.w	r3, r2, r3
 8004d24:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004d26:	68fb      	ldr	r3, [r7, #12]
 8004d28:	685b      	ldr	r3, [r3, #4]
 8004d2a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004d2e:	d112      	bne.n	8004d56 <SPI_EndRxTxTransaction+0x7a>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	9300      	str	r3, [sp, #0]
 8004d34:	68bb      	ldr	r3, [r7, #8]
 8004d36:	2200      	movs	r2, #0
 8004d38:	2180      	movs	r1, #128	@ 0x80
 8004d3a:	68f8      	ldr	r0, [r7, #12]
 8004d3c:	f7ff fe34 	bl	80049a8 <SPI_WaitFlagStateUntilTimeout>
 8004d40:	4603      	mov	r3, r0
 8004d42:	2b00      	cmp	r3, #0
 8004d44:	d016      	beq.n	8004d74 <SPI_EndRxTxTransaction+0x98>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004d46:	68fb      	ldr	r3, [r7, #12]
 8004d48:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004d4a:	f043 0220 	orr.w	r2, r3, #32
 8004d4e:	68fb      	ldr	r3, [r7, #12]
 8004d50:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_TIMEOUT;
 8004d52:	2303      	movs	r3, #3
 8004d54:	e023      	b.n	8004d9e <SPI_EndRxTxTransaction+0xc2>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8004d56:	697b      	ldr	r3, [r7, #20]
 8004d58:	2b00      	cmp	r3, #0
 8004d5a:	d00a      	beq.n	8004d72 <SPI_EndRxTxTransaction+0x96>
      {
        break;
      }
      count--;
 8004d5c:	697b      	ldr	r3, [r7, #20]
 8004d5e:	3b01      	subs	r3, #1
 8004d60:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8004d62:	68fb      	ldr	r3, [r7, #12]
 8004d64:	681b      	ldr	r3, [r3, #0]
 8004d66:	689b      	ldr	r3, [r3, #8]
 8004d68:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004d6c:	2b80      	cmp	r3, #128	@ 0x80
 8004d6e:	d0f2      	beq.n	8004d56 <SPI_EndRxTxTransaction+0x7a>
 8004d70:	e000      	b.n	8004d74 <SPI_EndRxTxTransaction+0x98>
        break;
 8004d72:	bf00      	nop
  }


  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	9300      	str	r3, [sp, #0]
 8004d78:	68bb      	ldr	r3, [r7, #8]
 8004d7a:	2200      	movs	r2, #0
 8004d7c:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8004d80:	68f8      	ldr	r0, [r7, #12]
 8004d82:	f7ff fe99 	bl	8004ab8 <SPI_WaitFifoStateUntilTimeout>
 8004d86:	4603      	mov	r3, r0
 8004d88:	2b00      	cmp	r3, #0
 8004d8a:	d007      	beq.n	8004d9c <SPI_EndRxTxTransaction+0xc0>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004d8c:	68fb      	ldr	r3, [r7, #12]
 8004d8e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004d90:	f043 0220 	orr.w	r2, r3, #32
 8004d94:	68fb      	ldr	r3, [r7, #12]
 8004d96:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8004d98:	2303      	movs	r3, #3
 8004d9a:	e000      	b.n	8004d9e <SPI_EndRxTxTransaction+0xc2>
  }

  return HAL_OK;
 8004d9c:	2300      	movs	r3, #0
}
 8004d9e:	4618      	mov	r0, r3
 8004da0:	3718      	adds	r7, #24
 8004da2:	46bd      	mov	sp, r7
 8004da4:	bd80      	pop	{r7, pc}
 8004da6:	bf00      	nop
 8004da8:	20000000 	.word	0x20000000
 8004dac:	165e9f81 	.word	0x165e9f81

08004db0 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8004db0:	b084      	sub	sp, #16
 8004db2:	b580      	push	{r7, lr}
 8004db4:	b084      	sub	sp, #16
 8004db6:	af00      	add	r7, sp, #0
 8004db8:	6078      	str	r0, [r7, #4]
 8004dba:	f107 001c 	add.w	r0, r7, #28
 8004dbe:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8004dc2:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8004dc6:	2b01      	cmp	r3, #1
 8004dc8:	d127      	bne.n	8004e1a <USB_CoreInit+0x6a>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004dce:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	68da      	ldr	r2, [r3, #12]
 8004dda:	4b3a      	ldr	r3, [pc, #232]	@ (8004ec4 <USB_CoreInit+0x114>)
 8004ddc:	4013      	ands	r3, r2
 8004dde:	687a      	ldr	r2, [r7, #4]
 8004de0:	60d3      	str	r3, [r2, #12]

#if defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) \
 || defined(STM32F732xx) || defined(STM32F733xx)
    /* Select ULPI Interface */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPI_UTMI_SEL;
 8004de2:	687b      	ldr	r3, [r7, #4]
 8004de4:	68db      	ldr	r3, [r3, #12]
 8004de6:	f043 0210 	orr.w	r2, r3, #16
 8004dea:	687b      	ldr	r3, [r7, #4]
 8004dec:	60da      	str	r2, [r3, #12]
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) ||
          defined(STM32F732xx) || defined(STM32F733xx) */

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	68db      	ldr	r3, [r3, #12]
 8004df2:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8004df6:	687b      	ldr	r3, [r7, #4]
 8004df8:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8004dfa:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8004dfe:	2b01      	cmp	r3, #1
 8004e00:	d105      	bne.n	8004e0e <USB_CoreInit+0x5e>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	68db      	ldr	r3, [r3, #12]
 8004e06:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8004e0a:	687b      	ldr	r3, [r7, #4]
 8004e0c:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8004e0e:	6878      	ldr	r0, [r7, #4]
 8004e10:	f001 fb20 	bl	8006454 <USB_CoreReset>
 8004e14:	4603      	mov	r3, r0
 8004e16:	73fb      	strb	r3, [r7, #15]
 8004e18:	e03c      	b.n	8004e94 <USB_CoreInit+0xe4>
  }
#if defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) \
 || defined(STM32F732xx) || defined(STM32F733xx)
  else if (cfg.phy_itface == USB_OTG_HS_EMBEDDED_PHY)
 8004e1a:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8004e1e:	2b03      	cmp	r3, #3
 8004e20:	d127      	bne.n	8004e72 <USB_CoreInit+0xc2>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004e26:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8004e2a:	687b      	ldr	r3, [r7, #4]
 8004e2c:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The UTMI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8004e2e:	687b      	ldr	r3, [r7, #4]
 8004e30:	68da      	ldr	r2, [r3, #12]
 8004e32:	4b24      	ldr	r3, [pc, #144]	@ (8004ec4 <USB_CoreInit+0x114>)
 8004e34:	4013      	ands	r3, r2
 8004e36:	687a      	ldr	r2, [r7, #4]
 8004e38:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	68db      	ldr	r3, [r3, #12]
 8004e3e:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	60da      	str	r2, [r3, #12]

    /* Select UTMI Interface */
    USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_ULPI_UTMI_SEL;
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	68db      	ldr	r3, [r3, #12]
 8004e4a:	f023 0210 	bic.w	r2, r3, #16
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	60da      	str	r2, [r3, #12]
    {
      return HAL_ERROR;
    }
#endif /* USBPHYC */

    if (cfg.use_external_vbus == 1U)
 8004e52:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8004e56:	2b01      	cmp	r3, #1
 8004e58:	d105      	bne.n	8004e66 <USB_CoreInit+0xb6>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	68db      	ldr	r3, [r3, #12]
 8004e5e:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8004e62:	687b      	ldr	r3, [r7, #4]
 8004e64:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8004e66:	6878      	ldr	r0, [r7, #4]
 8004e68:	f001 faf4 	bl	8006454 <USB_CoreReset>
 8004e6c:	4603      	mov	r3, r0
 8004e6e:	73fb      	strb	r3, [r7, #15]
 8004e70:	e010      	b.n	8004e94 <USB_CoreInit+0xe4>
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) ||
          defined(STM32F732xx) || defined(STM32F733xx) */
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	68db      	ldr	r3, [r3, #12]
 8004e76:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8004e7e:	6878      	ldr	r0, [r7, #4]
 8004e80:	f001 fae8 	bl	8006454 <USB_CoreReset>
 8004e84:	4603      	mov	r3, r0
 8004e86:	73fb      	strb	r3, [r7, #15]

    /* Activate the USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004e8c:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  if (cfg.dma_enable == 1U)
 8004e94:	7fbb      	ldrb	r3, [r7, #30]
 8004e96:	2b01      	cmp	r3, #1
 8004e98:	d10b      	bne.n	8004eb2 <USB_CoreInit+0x102>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	689b      	ldr	r3, [r3, #8]
 8004e9e:	f043 0206 	orr.w	r2, r3, #6
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8004ea6:	687b      	ldr	r3, [r7, #4]
 8004ea8:	689b      	ldr	r3, [r3, #8]
 8004eaa:	f043 0220 	orr.w	r2, r3, #32
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8004eb2:	7bfb      	ldrb	r3, [r7, #15]
}
 8004eb4:	4618      	mov	r0, r3
 8004eb6:	3710      	adds	r7, #16
 8004eb8:	46bd      	mov	sp, r7
 8004eba:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8004ebe:	b004      	add	sp, #16
 8004ec0:	4770      	bx	lr
 8004ec2:	bf00      	nop
 8004ec4:	ffbdffbf 	.word	0xffbdffbf

08004ec8 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 8004ec8:	b480      	push	{r7}
 8004eca:	b087      	sub	sp, #28
 8004ecc:	af00      	add	r7, sp, #0
 8004ece:	60f8      	str	r0, [r7, #12]
 8004ed0:	60b9      	str	r1, [r7, #8]
 8004ed2:	4613      	mov	r3, r2
 8004ed4:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 8004ed6:	79fb      	ldrb	r3, [r7, #7]
 8004ed8:	2b02      	cmp	r3, #2
 8004eda:	d165      	bne.n	8004fa8 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 8004edc:	68bb      	ldr	r3, [r7, #8]
 8004ede:	4a41      	ldr	r2, [pc, #260]	@ (8004fe4 <USB_SetTurnaroundTime+0x11c>)
 8004ee0:	4293      	cmp	r3, r2
 8004ee2:	d906      	bls.n	8004ef2 <USB_SetTurnaroundTime+0x2a>
 8004ee4:	68bb      	ldr	r3, [r7, #8]
 8004ee6:	4a40      	ldr	r2, [pc, #256]	@ (8004fe8 <USB_SetTurnaroundTime+0x120>)
 8004ee8:	4293      	cmp	r3, r2
 8004eea:	d202      	bcs.n	8004ef2 <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 8004eec:	230f      	movs	r3, #15
 8004eee:	617b      	str	r3, [r7, #20]
 8004ef0:	e062      	b.n	8004fb8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 8004ef2:	68bb      	ldr	r3, [r7, #8]
 8004ef4:	4a3c      	ldr	r2, [pc, #240]	@ (8004fe8 <USB_SetTurnaroundTime+0x120>)
 8004ef6:	4293      	cmp	r3, r2
 8004ef8:	d306      	bcc.n	8004f08 <USB_SetTurnaroundTime+0x40>
 8004efa:	68bb      	ldr	r3, [r7, #8]
 8004efc:	4a3b      	ldr	r2, [pc, #236]	@ (8004fec <USB_SetTurnaroundTime+0x124>)
 8004efe:	4293      	cmp	r3, r2
 8004f00:	d202      	bcs.n	8004f08 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 8004f02:	230e      	movs	r3, #14
 8004f04:	617b      	str	r3, [r7, #20]
 8004f06:	e057      	b.n	8004fb8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 8004f08:	68bb      	ldr	r3, [r7, #8]
 8004f0a:	4a38      	ldr	r2, [pc, #224]	@ (8004fec <USB_SetTurnaroundTime+0x124>)
 8004f0c:	4293      	cmp	r3, r2
 8004f0e:	d306      	bcc.n	8004f1e <USB_SetTurnaroundTime+0x56>
 8004f10:	68bb      	ldr	r3, [r7, #8]
 8004f12:	4a37      	ldr	r2, [pc, #220]	@ (8004ff0 <USB_SetTurnaroundTime+0x128>)
 8004f14:	4293      	cmp	r3, r2
 8004f16:	d202      	bcs.n	8004f1e <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 8004f18:	230d      	movs	r3, #13
 8004f1a:	617b      	str	r3, [r7, #20]
 8004f1c:	e04c      	b.n	8004fb8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 8004f1e:	68bb      	ldr	r3, [r7, #8]
 8004f20:	4a33      	ldr	r2, [pc, #204]	@ (8004ff0 <USB_SetTurnaroundTime+0x128>)
 8004f22:	4293      	cmp	r3, r2
 8004f24:	d306      	bcc.n	8004f34 <USB_SetTurnaroundTime+0x6c>
 8004f26:	68bb      	ldr	r3, [r7, #8]
 8004f28:	4a32      	ldr	r2, [pc, #200]	@ (8004ff4 <USB_SetTurnaroundTime+0x12c>)
 8004f2a:	4293      	cmp	r3, r2
 8004f2c:	d802      	bhi.n	8004f34 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 8004f2e:	230c      	movs	r3, #12
 8004f30:	617b      	str	r3, [r7, #20]
 8004f32:	e041      	b.n	8004fb8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 8004f34:	68bb      	ldr	r3, [r7, #8]
 8004f36:	4a2f      	ldr	r2, [pc, #188]	@ (8004ff4 <USB_SetTurnaroundTime+0x12c>)
 8004f38:	4293      	cmp	r3, r2
 8004f3a:	d906      	bls.n	8004f4a <USB_SetTurnaroundTime+0x82>
 8004f3c:	68bb      	ldr	r3, [r7, #8]
 8004f3e:	4a2e      	ldr	r2, [pc, #184]	@ (8004ff8 <USB_SetTurnaroundTime+0x130>)
 8004f40:	4293      	cmp	r3, r2
 8004f42:	d802      	bhi.n	8004f4a <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 8004f44:	230b      	movs	r3, #11
 8004f46:	617b      	str	r3, [r7, #20]
 8004f48:	e036      	b.n	8004fb8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 8004f4a:	68bb      	ldr	r3, [r7, #8]
 8004f4c:	4a2a      	ldr	r2, [pc, #168]	@ (8004ff8 <USB_SetTurnaroundTime+0x130>)
 8004f4e:	4293      	cmp	r3, r2
 8004f50:	d906      	bls.n	8004f60 <USB_SetTurnaroundTime+0x98>
 8004f52:	68bb      	ldr	r3, [r7, #8]
 8004f54:	4a29      	ldr	r2, [pc, #164]	@ (8004ffc <USB_SetTurnaroundTime+0x134>)
 8004f56:	4293      	cmp	r3, r2
 8004f58:	d802      	bhi.n	8004f60 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 8004f5a:	230a      	movs	r3, #10
 8004f5c:	617b      	str	r3, [r7, #20]
 8004f5e:	e02b      	b.n	8004fb8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 8004f60:	68bb      	ldr	r3, [r7, #8]
 8004f62:	4a26      	ldr	r2, [pc, #152]	@ (8004ffc <USB_SetTurnaroundTime+0x134>)
 8004f64:	4293      	cmp	r3, r2
 8004f66:	d906      	bls.n	8004f76 <USB_SetTurnaroundTime+0xae>
 8004f68:	68bb      	ldr	r3, [r7, #8]
 8004f6a:	4a25      	ldr	r2, [pc, #148]	@ (8005000 <USB_SetTurnaroundTime+0x138>)
 8004f6c:	4293      	cmp	r3, r2
 8004f6e:	d202      	bcs.n	8004f76 <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 8004f70:	2309      	movs	r3, #9
 8004f72:	617b      	str	r3, [r7, #20]
 8004f74:	e020      	b.n	8004fb8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 8004f76:	68bb      	ldr	r3, [r7, #8]
 8004f78:	4a21      	ldr	r2, [pc, #132]	@ (8005000 <USB_SetTurnaroundTime+0x138>)
 8004f7a:	4293      	cmp	r3, r2
 8004f7c:	d306      	bcc.n	8004f8c <USB_SetTurnaroundTime+0xc4>
 8004f7e:	68bb      	ldr	r3, [r7, #8]
 8004f80:	4a20      	ldr	r2, [pc, #128]	@ (8005004 <USB_SetTurnaroundTime+0x13c>)
 8004f82:	4293      	cmp	r3, r2
 8004f84:	d802      	bhi.n	8004f8c <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 8004f86:	2308      	movs	r3, #8
 8004f88:	617b      	str	r3, [r7, #20]
 8004f8a:	e015      	b.n	8004fb8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 8004f8c:	68bb      	ldr	r3, [r7, #8]
 8004f8e:	4a1d      	ldr	r2, [pc, #116]	@ (8005004 <USB_SetTurnaroundTime+0x13c>)
 8004f90:	4293      	cmp	r3, r2
 8004f92:	d906      	bls.n	8004fa2 <USB_SetTurnaroundTime+0xda>
 8004f94:	68bb      	ldr	r3, [r7, #8]
 8004f96:	4a1c      	ldr	r2, [pc, #112]	@ (8005008 <USB_SetTurnaroundTime+0x140>)
 8004f98:	4293      	cmp	r3, r2
 8004f9a:	d202      	bcs.n	8004fa2 <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 8004f9c:	2307      	movs	r3, #7
 8004f9e:	617b      	str	r3, [r7, #20]
 8004fa0:	e00a      	b.n	8004fb8 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 8004fa2:	2306      	movs	r3, #6
 8004fa4:	617b      	str	r3, [r7, #20]
 8004fa6:	e007      	b.n	8004fb8 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 8004fa8:	79fb      	ldrb	r3, [r7, #7]
 8004faa:	2b00      	cmp	r3, #0
 8004fac:	d102      	bne.n	8004fb4 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 8004fae:	2309      	movs	r3, #9
 8004fb0:	617b      	str	r3, [r7, #20]
 8004fb2:	e001      	b.n	8004fb8 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 8004fb4:	2309      	movs	r3, #9
 8004fb6:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 8004fb8:	68fb      	ldr	r3, [r7, #12]
 8004fba:	68db      	ldr	r3, [r3, #12]
 8004fbc:	f423 5270 	bic.w	r2, r3, #15360	@ 0x3c00
 8004fc0:	68fb      	ldr	r3, [r7, #12]
 8004fc2:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 8004fc4:	68fb      	ldr	r3, [r7, #12]
 8004fc6:	68da      	ldr	r2, [r3, #12]
 8004fc8:	697b      	ldr	r3, [r7, #20]
 8004fca:	029b      	lsls	r3, r3, #10
 8004fcc:	f403 5370 	and.w	r3, r3, #15360	@ 0x3c00
 8004fd0:	431a      	orrs	r2, r3
 8004fd2:	68fb      	ldr	r3, [r7, #12]
 8004fd4:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8004fd6:	2300      	movs	r3, #0
}
 8004fd8:	4618      	mov	r0, r3
 8004fda:	371c      	adds	r7, #28
 8004fdc:	46bd      	mov	sp, r7
 8004fde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fe2:	4770      	bx	lr
 8004fe4:	00d8acbf 	.word	0x00d8acbf
 8004fe8:	00e4e1c0 	.word	0x00e4e1c0
 8004fec:	00f42400 	.word	0x00f42400
 8004ff0:	01067380 	.word	0x01067380
 8004ff4:	011a499f 	.word	0x011a499f
 8004ff8:	01312cff 	.word	0x01312cff
 8004ffc:	014ca43f 	.word	0x014ca43f
 8005000:	016e3600 	.word	0x016e3600
 8005004:	01a6ab1f 	.word	0x01a6ab1f
 8005008:	01e84800 	.word	0x01e84800

0800500c <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800500c:	b480      	push	{r7}
 800500e:	b083      	sub	sp, #12
 8005010:	af00      	add	r7, sp, #0
 8005012:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8005014:	687b      	ldr	r3, [r7, #4]
 8005016:	689b      	ldr	r3, [r3, #8]
 8005018:	f043 0201 	orr.w	r2, r3, #1
 800501c:	687b      	ldr	r3, [r7, #4]
 800501e:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8005020:	2300      	movs	r3, #0
}
 8005022:	4618      	mov	r0, r3
 8005024:	370c      	adds	r7, #12
 8005026:	46bd      	mov	sp, r7
 8005028:	f85d 7b04 	ldr.w	r7, [sp], #4
 800502c:	4770      	bx	lr

0800502e <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800502e:	b480      	push	{r7}
 8005030:	b083      	sub	sp, #12
 8005032:	af00      	add	r7, sp, #0
 8005034:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	689b      	ldr	r3, [r3, #8]
 800503a:	f023 0201 	bic.w	r2, r3, #1
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8005042:	2300      	movs	r3, #0
}
 8005044:	4618      	mov	r0, r3
 8005046:	370c      	adds	r7, #12
 8005048:	46bd      	mov	sp, r7
 800504a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800504e:	4770      	bx	lr

08005050 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8005050:	b580      	push	{r7, lr}
 8005052:	b084      	sub	sp, #16
 8005054:	af00      	add	r7, sp, #0
 8005056:	6078      	str	r0, [r7, #4]
 8005058:	460b      	mov	r3, r1
 800505a:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 800505c:	2300      	movs	r3, #0
 800505e:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8005060:	687b      	ldr	r3, [r7, #4]
 8005062:	68db      	ldr	r3, [r3, #12]
 8005064:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 800506c:	78fb      	ldrb	r3, [r7, #3]
 800506e:	2b01      	cmp	r3, #1
 8005070:	d115      	bne.n	800509e <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8005072:	687b      	ldr	r3, [r7, #4]
 8005074:	68db      	ldr	r3, [r3, #12]
 8005076:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 800507e:	200a      	movs	r0, #10
 8005080:	f7fc f936 	bl	80012f0 <HAL_Delay>
      ms += 10U;
 8005084:	68fb      	ldr	r3, [r7, #12]
 8005086:	330a      	adds	r3, #10
 8005088:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 800508a:	6878      	ldr	r0, [r7, #4]
 800508c:	f001 f951 	bl	8006332 <USB_GetMode>
 8005090:	4603      	mov	r3, r0
 8005092:	2b01      	cmp	r3, #1
 8005094:	d01e      	beq.n	80050d4 <USB_SetCurrentMode+0x84>
 8005096:	68fb      	ldr	r3, [r7, #12]
 8005098:	2bc7      	cmp	r3, #199	@ 0xc7
 800509a:	d9f0      	bls.n	800507e <USB_SetCurrentMode+0x2e>
 800509c:	e01a      	b.n	80050d4 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 800509e:	78fb      	ldrb	r3, [r7, #3]
 80050a0:	2b00      	cmp	r3, #0
 80050a2:	d115      	bne.n	80050d0 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	68db      	ldr	r3, [r3, #12]
 80050a8:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 80050b0:	200a      	movs	r0, #10
 80050b2:	f7fc f91d 	bl	80012f0 <HAL_Delay>
      ms += 10U;
 80050b6:	68fb      	ldr	r3, [r7, #12]
 80050b8:	330a      	adds	r3, #10
 80050ba:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 80050bc:	6878      	ldr	r0, [r7, #4]
 80050be:	f001 f938 	bl	8006332 <USB_GetMode>
 80050c2:	4603      	mov	r3, r0
 80050c4:	2b00      	cmp	r3, #0
 80050c6:	d005      	beq.n	80050d4 <USB_SetCurrentMode+0x84>
 80050c8:	68fb      	ldr	r3, [r7, #12]
 80050ca:	2bc7      	cmp	r3, #199	@ 0xc7
 80050cc:	d9f0      	bls.n	80050b0 <USB_SetCurrentMode+0x60>
 80050ce:	e001      	b.n	80050d4 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 80050d0:	2301      	movs	r3, #1
 80050d2:	e005      	b.n	80050e0 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 80050d4:	68fb      	ldr	r3, [r7, #12]
 80050d6:	2bc8      	cmp	r3, #200	@ 0xc8
 80050d8:	d101      	bne.n	80050de <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 80050da:	2301      	movs	r3, #1
 80050dc:	e000      	b.n	80050e0 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 80050de:	2300      	movs	r3, #0
}
 80050e0:	4618      	mov	r0, r3
 80050e2:	3710      	adds	r7, #16
 80050e4:	46bd      	mov	sp, r7
 80050e6:	bd80      	pop	{r7, pc}

080050e8 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80050e8:	b084      	sub	sp, #16
 80050ea:	b580      	push	{r7, lr}
 80050ec:	b086      	sub	sp, #24
 80050ee:	af00      	add	r7, sp, #0
 80050f0:	6078      	str	r0, [r7, #4]
 80050f2:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 80050f6:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 80050fa:	2300      	movs	r3, #0
 80050fc:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8005102:	2300      	movs	r3, #0
 8005104:	613b      	str	r3, [r7, #16]
 8005106:	e009      	b.n	800511c <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8005108:	687a      	ldr	r2, [r7, #4]
 800510a:	693b      	ldr	r3, [r7, #16]
 800510c:	3340      	adds	r3, #64	@ 0x40
 800510e:	009b      	lsls	r3, r3, #2
 8005110:	4413      	add	r3, r2
 8005112:	2200      	movs	r2, #0
 8005114:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8005116:	693b      	ldr	r3, [r7, #16]
 8005118:	3301      	adds	r3, #1
 800511a:	613b      	str	r3, [r7, #16]
 800511c:	693b      	ldr	r3, [r7, #16]
 800511e:	2b0e      	cmp	r3, #14
 8005120:	d9f2      	bls.n	8005108 <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8005122:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8005126:	2b00      	cmp	r3, #0
 8005128:	d11c      	bne.n	8005164 <USB_DevInit+0x7c>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800512a:	68fb      	ldr	r3, [r7, #12]
 800512c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005130:	685b      	ldr	r3, [r3, #4]
 8005132:	68fa      	ldr	r2, [r7, #12]
 8005134:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005138:	f043 0302 	orr.w	r3, r3, #2
 800513c:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005142:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	639a      	str	r2, [r3, #56]	@ 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 800514a:	687b      	ldr	r3, [r7, #4]
 800514c:	681b      	ldr	r3, [r3, #0]
 800514e:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 8005156:	687b      	ldr	r3, [r7, #4]
 8005158:	681b      	ldr	r3, [r3, #0]
 800515a:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 800515e:	687b      	ldr	r3, [r7, #4]
 8005160:	601a      	str	r2, [r3, #0]
 8005162:	e005      	b.n	8005170 <USB_DevInit+0x88>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005168:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 800516c:	687b      	ldr	r3, [r7, #4]
 800516e:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8005170:	68fb      	ldr	r3, [r7, #12]
 8005172:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8005176:	461a      	mov	r2, r3
 8005178:	2300      	movs	r3, #0
 800517a:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 800517c:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8005180:	2b01      	cmp	r3, #1
 8005182:	d10d      	bne.n	80051a0 <USB_DevInit+0xb8>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8005184:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8005188:	2b00      	cmp	r3, #0
 800518a:	d104      	bne.n	8005196 <USB_DevInit+0xae>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 800518c:	2100      	movs	r1, #0
 800518e:	6878      	ldr	r0, [r7, #4]
 8005190:	f000 f97a 	bl	8005488 <USB_SetDevSpeed>
 8005194:	e01a      	b.n	80051cc <USB_DevInit+0xe4>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8005196:	2101      	movs	r1, #1
 8005198:	6878      	ldr	r0, [r7, #4]
 800519a:	f000 f975 	bl	8005488 <USB_SetDevSpeed>
 800519e:	e015      	b.n	80051cc <USB_DevInit+0xe4>
    }
  }
#if defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) \
 || defined(STM32F732xx) || defined(STM32F733xx)
  else if (cfg.phy_itface == USB_OTG_HS_EMBEDDED_PHY)
 80051a0:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 80051a4:	2b03      	cmp	r3, #3
 80051a6:	d10d      	bne.n	80051c4 <USB_DevInit+0xdc>
  {
    if (cfg.speed == USBD_HS_SPEED)
 80051a8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80051ac:	2b00      	cmp	r3, #0
 80051ae:	d104      	bne.n	80051ba <USB_DevInit+0xd2>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 80051b0:	2100      	movs	r1, #0
 80051b2:	6878      	ldr	r0, [r7, #4]
 80051b4:	f000 f968 	bl	8005488 <USB_SetDevSpeed>
 80051b8:	e008      	b.n	80051cc <USB_DevInit+0xe4>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 80051ba:	2101      	movs	r1, #1
 80051bc:	6878      	ldr	r0, [r7, #4]
 80051be:	f000 f963 	bl	8005488 <USB_SetDevSpeed>
 80051c2:	e003      	b.n	80051cc <USB_DevInit+0xe4>
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) ||
          defined(STM32F732xx) || defined(STM32F733xx) */
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 80051c4:	2103      	movs	r1, #3
 80051c6:	6878      	ldr	r0, [r7, #4]
 80051c8:	f000 f95e 	bl	8005488 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 80051cc:	2110      	movs	r1, #16
 80051ce:	6878      	ldr	r0, [r7, #4]
 80051d0:	f000 f8fa 	bl	80053c8 <USB_FlushTxFifo>
 80051d4:	4603      	mov	r3, r0
 80051d6:	2b00      	cmp	r3, #0
 80051d8:	d001      	beq.n	80051de <USB_DevInit+0xf6>
  {
    ret = HAL_ERROR;
 80051da:	2301      	movs	r3, #1
 80051dc:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 80051de:	6878      	ldr	r0, [r7, #4]
 80051e0:	f000 f924 	bl	800542c <USB_FlushRxFifo>
 80051e4:	4603      	mov	r3, r0
 80051e6:	2b00      	cmp	r3, #0
 80051e8:	d001      	beq.n	80051ee <USB_DevInit+0x106>
  {
    ret = HAL_ERROR;
 80051ea:	2301      	movs	r3, #1
 80051ec:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 80051ee:	68fb      	ldr	r3, [r7, #12]
 80051f0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80051f4:	461a      	mov	r2, r3
 80051f6:	2300      	movs	r3, #0
 80051f8:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 80051fa:	68fb      	ldr	r3, [r7, #12]
 80051fc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005200:	461a      	mov	r2, r3
 8005202:	2300      	movs	r3, #0
 8005204:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8005206:	68fb      	ldr	r3, [r7, #12]
 8005208:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800520c:	461a      	mov	r2, r3
 800520e:	2300      	movs	r3, #0
 8005210:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8005212:	2300      	movs	r3, #0
 8005214:	613b      	str	r3, [r7, #16]
 8005216:	e043      	b.n	80052a0 <USB_DevInit+0x1b8>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8005218:	693b      	ldr	r3, [r7, #16]
 800521a:	015a      	lsls	r2, r3, #5
 800521c:	68fb      	ldr	r3, [r7, #12]
 800521e:	4413      	add	r3, r2
 8005220:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005224:	681b      	ldr	r3, [r3, #0]
 8005226:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800522a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800522e:	d118      	bne.n	8005262 <USB_DevInit+0x17a>
    {
      if (i == 0U)
 8005230:	693b      	ldr	r3, [r7, #16]
 8005232:	2b00      	cmp	r3, #0
 8005234:	d10a      	bne.n	800524c <USB_DevInit+0x164>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8005236:	693b      	ldr	r3, [r7, #16]
 8005238:	015a      	lsls	r2, r3, #5
 800523a:	68fb      	ldr	r3, [r7, #12]
 800523c:	4413      	add	r3, r2
 800523e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005242:	461a      	mov	r2, r3
 8005244:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8005248:	6013      	str	r3, [r2, #0]
 800524a:	e013      	b.n	8005274 <USB_DevInit+0x18c>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 800524c:	693b      	ldr	r3, [r7, #16]
 800524e:	015a      	lsls	r2, r3, #5
 8005250:	68fb      	ldr	r3, [r7, #12]
 8005252:	4413      	add	r3, r2
 8005254:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005258:	461a      	mov	r2, r3
 800525a:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 800525e:	6013      	str	r3, [r2, #0]
 8005260:	e008      	b.n	8005274 <USB_DevInit+0x18c>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8005262:	693b      	ldr	r3, [r7, #16]
 8005264:	015a      	lsls	r2, r3, #5
 8005266:	68fb      	ldr	r3, [r7, #12]
 8005268:	4413      	add	r3, r2
 800526a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800526e:	461a      	mov	r2, r3
 8005270:	2300      	movs	r3, #0
 8005272:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8005274:	693b      	ldr	r3, [r7, #16]
 8005276:	015a      	lsls	r2, r3, #5
 8005278:	68fb      	ldr	r3, [r7, #12]
 800527a:	4413      	add	r3, r2
 800527c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005280:	461a      	mov	r2, r3
 8005282:	2300      	movs	r3, #0
 8005284:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8005286:	693b      	ldr	r3, [r7, #16]
 8005288:	015a      	lsls	r2, r3, #5
 800528a:	68fb      	ldr	r3, [r7, #12]
 800528c:	4413      	add	r3, r2
 800528e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005292:	461a      	mov	r2, r3
 8005294:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8005298:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800529a:	693b      	ldr	r3, [r7, #16]
 800529c:	3301      	adds	r3, #1
 800529e:	613b      	str	r3, [r7, #16]
 80052a0:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80052a4:	461a      	mov	r2, r3
 80052a6:	693b      	ldr	r3, [r7, #16]
 80052a8:	4293      	cmp	r3, r2
 80052aa:	d3b5      	bcc.n	8005218 <USB_DevInit+0x130>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 80052ac:	2300      	movs	r3, #0
 80052ae:	613b      	str	r3, [r7, #16]
 80052b0:	e043      	b.n	800533a <USB_DevInit+0x252>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80052b2:	693b      	ldr	r3, [r7, #16]
 80052b4:	015a      	lsls	r2, r3, #5
 80052b6:	68fb      	ldr	r3, [r7, #12]
 80052b8:	4413      	add	r3, r2
 80052ba:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80052be:	681b      	ldr	r3, [r3, #0]
 80052c0:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80052c4:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80052c8:	d118      	bne.n	80052fc <USB_DevInit+0x214>
    {
      if (i == 0U)
 80052ca:	693b      	ldr	r3, [r7, #16]
 80052cc:	2b00      	cmp	r3, #0
 80052ce:	d10a      	bne.n	80052e6 <USB_DevInit+0x1fe>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 80052d0:	693b      	ldr	r3, [r7, #16]
 80052d2:	015a      	lsls	r2, r3, #5
 80052d4:	68fb      	ldr	r3, [r7, #12]
 80052d6:	4413      	add	r3, r2
 80052d8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80052dc:	461a      	mov	r2, r3
 80052de:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 80052e2:	6013      	str	r3, [r2, #0]
 80052e4:	e013      	b.n	800530e <USB_DevInit+0x226>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 80052e6:	693b      	ldr	r3, [r7, #16]
 80052e8:	015a      	lsls	r2, r3, #5
 80052ea:	68fb      	ldr	r3, [r7, #12]
 80052ec:	4413      	add	r3, r2
 80052ee:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80052f2:	461a      	mov	r2, r3
 80052f4:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 80052f8:	6013      	str	r3, [r2, #0]
 80052fa:	e008      	b.n	800530e <USB_DevInit+0x226>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 80052fc:	693b      	ldr	r3, [r7, #16]
 80052fe:	015a      	lsls	r2, r3, #5
 8005300:	68fb      	ldr	r3, [r7, #12]
 8005302:	4413      	add	r3, r2
 8005304:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005308:	461a      	mov	r2, r3
 800530a:	2300      	movs	r3, #0
 800530c:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 800530e:	693b      	ldr	r3, [r7, #16]
 8005310:	015a      	lsls	r2, r3, #5
 8005312:	68fb      	ldr	r3, [r7, #12]
 8005314:	4413      	add	r3, r2
 8005316:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800531a:	461a      	mov	r2, r3
 800531c:	2300      	movs	r3, #0
 800531e:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8005320:	693b      	ldr	r3, [r7, #16]
 8005322:	015a      	lsls	r2, r3, #5
 8005324:	68fb      	ldr	r3, [r7, #12]
 8005326:	4413      	add	r3, r2
 8005328:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800532c:	461a      	mov	r2, r3
 800532e:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8005332:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8005334:	693b      	ldr	r3, [r7, #16]
 8005336:	3301      	adds	r3, #1
 8005338:	613b      	str	r3, [r7, #16]
 800533a:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800533e:	461a      	mov	r2, r3
 8005340:	693b      	ldr	r3, [r7, #16]
 8005342:	4293      	cmp	r3, r2
 8005344:	d3b5      	bcc.n	80052b2 <USB_DevInit+0x1ca>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8005346:	68fb      	ldr	r3, [r7, #12]
 8005348:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800534c:	691b      	ldr	r3, [r3, #16]
 800534e:	68fa      	ldr	r2, [r7, #12]
 8005350:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005354:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005358:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800535a:	687b      	ldr	r3, [r7, #4]
 800535c:	2200      	movs	r2, #0
 800535e:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 8005366:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8005368:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800536c:	2b00      	cmp	r3, #0
 800536e:	d105      	bne.n	800537c <USB_DevInit+0x294>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	699b      	ldr	r3, [r3, #24]
 8005374:	f043 0210 	orr.w	r2, r3, #16
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	699a      	ldr	r2, [r3, #24]
 8005380:	4b0f      	ldr	r3, [pc, #60]	@ (80053c0 <USB_DevInit+0x2d8>)
 8005382:	4313      	orrs	r3, r2
 8005384:	687a      	ldr	r2, [r7, #4]
 8005386:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8005388:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 800538c:	2b00      	cmp	r3, #0
 800538e:	d005      	beq.n	800539c <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8005390:	687b      	ldr	r3, [r7, #4]
 8005392:	699b      	ldr	r3, [r3, #24]
 8005394:	f043 0208 	orr.w	r2, r3, #8
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 800539c:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80053a0:	2b01      	cmp	r3, #1
 80053a2:	d105      	bne.n	80053b0 <USB_DevInit+0x2c8>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 80053a4:	687b      	ldr	r3, [r7, #4]
 80053a6:	699a      	ldr	r2, [r3, #24]
 80053a8:	4b06      	ldr	r3, [pc, #24]	@ (80053c4 <USB_DevInit+0x2dc>)
 80053aa:	4313      	orrs	r3, r2
 80053ac:	687a      	ldr	r2, [r7, #4]
 80053ae:	6193      	str	r3, [r2, #24]
  }

  return ret;
 80053b0:	7dfb      	ldrb	r3, [r7, #23]
}
 80053b2:	4618      	mov	r0, r3
 80053b4:	3718      	adds	r7, #24
 80053b6:	46bd      	mov	sp, r7
 80053b8:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80053bc:	b004      	add	sp, #16
 80053be:	4770      	bx	lr
 80053c0:	803c3800 	.word	0x803c3800
 80053c4:	40000004 	.word	0x40000004

080053c8 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 80053c8:	b480      	push	{r7}
 80053ca:	b085      	sub	sp, #20
 80053cc:	af00      	add	r7, sp, #0
 80053ce:	6078      	str	r0, [r7, #4]
 80053d0:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 80053d2:	2300      	movs	r3, #0
 80053d4:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80053d6:	68fb      	ldr	r3, [r7, #12]
 80053d8:	3301      	adds	r3, #1
 80053da:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80053dc:	68fb      	ldr	r3, [r7, #12]
 80053de:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80053e2:	d901      	bls.n	80053e8 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 80053e4:	2303      	movs	r3, #3
 80053e6:	e01b      	b.n	8005420 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	691b      	ldr	r3, [r3, #16]
 80053ec:	2b00      	cmp	r3, #0
 80053ee:	daf2      	bge.n	80053d6 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 80053f0:	2300      	movs	r3, #0
 80053f2:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 80053f4:	683b      	ldr	r3, [r7, #0]
 80053f6:	019b      	lsls	r3, r3, #6
 80053f8:	f043 0220 	orr.w	r2, r3, #32
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8005400:	68fb      	ldr	r3, [r7, #12]
 8005402:	3301      	adds	r3, #1
 8005404:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8005406:	68fb      	ldr	r3, [r7, #12]
 8005408:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800540c:	d901      	bls.n	8005412 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 800540e:	2303      	movs	r3, #3
 8005410:	e006      	b.n	8005420 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8005412:	687b      	ldr	r3, [r7, #4]
 8005414:	691b      	ldr	r3, [r3, #16]
 8005416:	f003 0320 	and.w	r3, r3, #32
 800541a:	2b20      	cmp	r3, #32
 800541c:	d0f0      	beq.n	8005400 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 800541e:	2300      	movs	r3, #0
}
 8005420:	4618      	mov	r0, r3
 8005422:	3714      	adds	r7, #20
 8005424:	46bd      	mov	sp, r7
 8005426:	f85d 7b04 	ldr.w	r7, [sp], #4
 800542a:	4770      	bx	lr

0800542c <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 800542c:	b480      	push	{r7}
 800542e:	b085      	sub	sp, #20
 8005430:	af00      	add	r7, sp, #0
 8005432:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8005434:	2300      	movs	r3, #0
 8005436:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8005438:	68fb      	ldr	r3, [r7, #12]
 800543a:	3301      	adds	r3, #1
 800543c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800543e:	68fb      	ldr	r3, [r7, #12]
 8005440:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8005444:	d901      	bls.n	800544a <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8005446:	2303      	movs	r3, #3
 8005448:	e018      	b.n	800547c <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800544a:	687b      	ldr	r3, [r7, #4]
 800544c:	691b      	ldr	r3, [r3, #16]
 800544e:	2b00      	cmp	r3, #0
 8005450:	daf2      	bge.n	8005438 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8005452:	2300      	movs	r3, #0
 8005454:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8005456:	687b      	ldr	r3, [r7, #4]
 8005458:	2210      	movs	r2, #16
 800545a:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800545c:	68fb      	ldr	r3, [r7, #12]
 800545e:	3301      	adds	r3, #1
 8005460:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8005462:	68fb      	ldr	r3, [r7, #12]
 8005464:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8005468:	d901      	bls.n	800546e <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 800546a:	2303      	movs	r3, #3
 800546c:	e006      	b.n	800547c <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	691b      	ldr	r3, [r3, #16]
 8005472:	f003 0310 	and.w	r3, r3, #16
 8005476:	2b10      	cmp	r3, #16
 8005478:	d0f0      	beq.n	800545c <USB_FlushRxFifo+0x30>

  return HAL_OK;
 800547a:	2300      	movs	r3, #0
}
 800547c:	4618      	mov	r0, r3
 800547e:	3714      	adds	r7, #20
 8005480:	46bd      	mov	sp, r7
 8005482:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005486:	4770      	bx	lr

08005488 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8005488:	b480      	push	{r7}
 800548a:	b085      	sub	sp, #20
 800548c:	af00      	add	r7, sp, #0
 800548e:	6078      	str	r0, [r7, #4]
 8005490:	460b      	mov	r3, r1
 8005492:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005494:	687b      	ldr	r3, [r7, #4]
 8005496:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8005498:	68fb      	ldr	r3, [r7, #12]
 800549a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800549e:	681a      	ldr	r2, [r3, #0]
 80054a0:	78fb      	ldrb	r3, [r7, #3]
 80054a2:	68f9      	ldr	r1, [r7, #12]
 80054a4:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80054a8:	4313      	orrs	r3, r2
 80054aa:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 80054ac:	2300      	movs	r3, #0
}
 80054ae:	4618      	mov	r0, r3
 80054b0:	3714      	adds	r7, #20
 80054b2:	46bd      	mov	sp, r7
 80054b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054b8:	4770      	bx	lr

080054ba <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(const USB_OTG_GlobalTypeDef *USBx)
{
 80054ba:	b480      	push	{r7}
 80054bc:	b087      	sub	sp, #28
 80054be:	af00      	add	r7, sp, #0
 80054c0:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80054c2:	687b      	ldr	r3, [r7, #4]
 80054c4:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 80054c6:	693b      	ldr	r3, [r7, #16]
 80054c8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80054cc:	689b      	ldr	r3, [r3, #8]
 80054ce:	f003 0306 	and.w	r3, r3, #6
 80054d2:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 80054d4:	68fb      	ldr	r3, [r7, #12]
 80054d6:	2b00      	cmp	r3, #0
 80054d8:	d102      	bne.n	80054e0 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 80054da:	2300      	movs	r3, #0
 80054dc:	75fb      	strb	r3, [r7, #23]
 80054de:	e00a      	b.n	80054f6 <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 80054e0:	68fb      	ldr	r3, [r7, #12]
 80054e2:	2b02      	cmp	r3, #2
 80054e4:	d002      	beq.n	80054ec <USB_GetDevSpeed+0x32>
 80054e6:	68fb      	ldr	r3, [r7, #12]
 80054e8:	2b06      	cmp	r3, #6
 80054ea:	d102      	bne.n	80054f2 <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 80054ec:	2302      	movs	r3, #2
 80054ee:	75fb      	strb	r3, [r7, #23]
 80054f0:	e001      	b.n	80054f6 <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 80054f2:	230f      	movs	r3, #15
 80054f4:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 80054f6:	7dfb      	ldrb	r3, [r7, #23]
}
 80054f8:	4618      	mov	r0, r3
 80054fa:	371c      	adds	r7, #28
 80054fc:	46bd      	mov	sp, r7
 80054fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005502:	4770      	bx	lr

08005504 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8005504:	b480      	push	{r7}
 8005506:	b085      	sub	sp, #20
 8005508:	af00      	add	r7, sp, #0
 800550a:	6078      	str	r0, [r7, #4]
 800550c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8005512:	683b      	ldr	r3, [r7, #0]
 8005514:	781b      	ldrb	r3, [r3, #0]
 8005516:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8005518:	683b      	ldr	r3, [r7, #0]
 800551a:	785b      	ldrb	r3, [r3, #1]
 800551c:	2b01      	cmp	r3, #1
 800551e:	d139      	bne.n	8005594 <USB_ActivateEndpoint+0x90>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 8005520:	68fb      	ldr	r3, [r7, #12]
 8005522:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005526:	69da      	ldr	r2, [r3, #28]
 8005528:	683b      	ldr	r3, [r7, #0]
 800552a:	781b      	ldrb	r3, [r3, #0]
 800552c:	f003 030f 	and.w	r3, r3, #15
 8005530:	2101      	movs	r1, #1
 8005532:	fa01 f303 	lsl.w	r3, r1, r3
 8005536:	b29b      	uxth	r3, r3
 8005538:	68f9      	ldr	r1, [r7, #12]
 800553a:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800553e:	4313      	orrs	r3, r2
 8005540:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 8005542:	68bb      	ldr	r3, [r7, #8]
 8005544:	015a      	lsls	r2, r3, #5
 8005546:	68fb      	ldr	r3, [r7, #12]
 8005548:	4413      	add	r3, r2
 800554a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800554e:	681b      	ldr	r3, [r3, #0]
 8005550:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8005554:	2b00      	cmp	r3, #0
 8005556:	d153      	bne.n	8005600 <USB_ActivateEndpoint+0xfc>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8005558:	68bb      	ldr	r3, [r7, #8]
 800555a:	015a      	lsls	r2, r3, #5
 800555c:	68fb      	ldr	r3, [r7, #12]
 800555e:	4413      	add	r3, r2
 8005560:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005564:	681a      	ldr	r2, [r3, #0]
 8005566:	683b      	ldr	r3, [r7, #0]
 8005568:	689b      	ldr	r3, [r3, #8]
 800556a:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800556e:	683b      	ldr	r3, [r7, #0]
 8005570:	791b      	ldrb	r3, [r3, #4]
 8005572:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8005574:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8005576:	68bb      	ldr	r3, [r7, #8]
 8005578:	059b      	lsls	r3, r3, #22
 800557a:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800557c:	431a      	orrs	r2, r3
 800557e:	68bb      	ldr	r3, [r7, #8]
 8005580:	0159      	lsls	r1, r3, #5
 8005582:	68fb      	ldr	r3, [r7, #12]
 8005584:	440b      	add	r3, r1
 8005586:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800558a:	4619      	mov	r1, r3
 800558c:	4b20      	ldr	r3, [pc, #128]	@ (8005610 <USB_ActivateEndpoint+0x10c>)
 800558e:	4313      	orrs	r3, r2
 8005590:	600b      	str	r3, [r1, #0]
 8005592:	e035      	b.n	8005600 <USB_ActivateEndpoint+0xfc>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 8005594:	68fb      	ldr	r3, [r7, #12]
 8005596:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800559a:	69da      	ldr	r2, [r3, #28]
 800559c:	683b      	ldr	r3, [r7, #0]
 800559e:	781b      	ldrb	r3, [r3, #0]
 80055a0:	f003 030f 	and.w	r3, r3, #15
 80055a4:	2101      	movs	r1, #1
 80055a6:	fa01 f303 	lsl.w	r3, r1, r3
 80055aa:	041b      	lsls	r3, r3, #16
 80055ac:	68f9      	ldr	r1, [r7, #12]
 80055ae:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80055b2:	4313      	orrs	r3, r2
 80055b4:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 80055b6:	68bb      	ldr	r3, [r7, #8]
 80055b8:	015a      	lsls	r2, r3, #5
 80055ba:	68fb      	ldr	r3, [r7, #12]
 80055bc:	4413      	add	r3, r2
 80055be:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80055c2:	681b      	ldr	r3, [r3, #0]
 80055c4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80055c8:	2b00      	cmp	r3, #0
 80055ca:	d119      	bne.n	8005600 <USB_ActivateEndpoint+0xfc>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 80055cc:	68bb      	ldr	r3, [r7, #8]
 80055ce:	015a      	lsls	r2, r3, #5
 80055d0:	68fb      	ldr	r3, [r7, #12]
 80055d2:	4413      	add	r3, r2
 80055d4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80055d8:	681a      	ldr	r2, [r3, #0]
 80055da:	683b      	ldr	r3, [r7, #0]
 80055dc:	689b      	ldr	r3, [r3, #8]
 80055de:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 80055e2:	683b      	ldr	r3, [r7, #0]
 80055e4:	791b      	ldrb	r3, [r3, #4]
 80055e6:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 80055e8:	430b      	orrs	r3, r1
 80055ea:	431a      	orrs	r2, r3
 80055ec:	68bb      	ldr	r3, [r7, #8]
 80055ee:	0159      	lsls	r1, r3, #5
 80055f0:	68fb      	ldr	r3, [r7, #12]
 80055f2:	440b      	add	r3, r1
 80055f4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80055f8:	4619      	mov	r1, r3
 80055fa:	4b05      	ldr	r3, [pc, #20]	@ (8005610 <USB_ActivateEndpoint+0x10c>)
 80055fc:	4313      	orrs	r3, r2
 80055fe:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 8005600:	2300      	movs	r3, #0
}
 8005602:	4618      	mov	r0, r3
 8005604:	3714      	adds	r7, #20
 8005606:	46bd      	mov	sp, r7
 8005608:	f85d 7b04 	ldr.w	r7, [sp], #4
 800560c:	4770      	bx	lr
 800560e:	bf00      	nop
 8005610:	10008000 	.word	0x10008000

08005614 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8005614:	b480      	push	{r7}
 8005616:	b085      	sub	sp, #20
 8005618:	af00      	add	r7, sp, #0
 800561a:	6078      	str	r0, [r7, #4]
 800561c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800561e:	687b      	ldr	r3, [r7, #4]
 8005620:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8005622:	683b      	ldr	r3, [r7, #0]
 8005624:	781b      	ldrb	r3, [r3, #0]
 8005626:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 8005628:	683b      	ldr	r3, [r7, #0]
 800562a:	785b      	ldrb	r3, [r3, #1]
 800562c:	2b01      	cmp	r3, #1
 800562e:	d161      	bne.n	80056f4 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8005630:	68bb      	ldr	r3, [r7, #8]
 8005632:	015a      	lsls	r2, r3, #5
 8005634:	68fb      	ldr	r3, [r7, #12]
 8005636:	4413      	add	r3, r2
 8005638:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800563c:	681b      	ldr	r3, [r3, #0]
 800563e:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8005642:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005646:	d11f      	bne.n	8005688 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 8005648:	68bb      	ldr	r3, [r7, #8]
 800564a:	015a      	lsls	r2, r3, #5
 800564c:	68fb      	ldr	r3, [r7, #12]
 800564e:	4413      	add	r3, r2
 8005650:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005654:	681b      	ldr	r3, [r3, #0]
 8005656:	68ba      	ldr	r2, [r7, #8]
 8005658:	0151      	lsls	r1, r2, #5
 800565a:	68fa      	ldr	r2, [r7, #12]
 800565c:	440a      	add	r2, r1
 800565e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005662:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8005666:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 8005668:	68bb      	ldr	r3, [r7, #8]
 800566a:	015a      	lsls	r2, r3, #5
 800566c:	68fb      	ldr	r3, [r7, #12]
 800566e:	4413      	add	r3, r2
 8005670:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005674:	681b      	ldr	r3, [r3, #0]
 8005676:	68ba      	ldr	r2, [r7, #8]
 8005678:	0151      	lsls	r1, r2, #5
 800567a:	68fa      	ldr	r2, [r7, #12]
 800567c:	440a      	add	r2, r1
 800567e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005682:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8005686:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8005688:	68fb      	ldr	r3, [r7, #12]
 800568a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800568e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8005690:	683b      	ldr	r3, [r7, #0]
 8005692:	781b      	ldrb	r3, [r3, #0]
 8005694:	f003 030f 	and.w	r3, r3, #15
 8005698:	2101      	movs	r1, #1
 800569a:	fa01 f303 	lsl.w	r3, r1, r3
 800569e:	b29b      	uxth	r3, r3
 80056a0:	43db      	mvns	r3, r3
 80056a2:	68f9      	ldr	r1, [r7, #12]
 80056a4:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80056a8:	4013      	ands	r3, r2
 80056aa:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 80056ac:	68fb      	ldr	r3, [r7, #12]
 80056ae:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80056b2:	69da      	ldr	r2, [r3, #28]
 80056b4:	683b      	ldr	r3, [r7, #0]
 80056b6:	781b      	ldrb	r3, [r3, #0]
 80056b8:	f003 030f 	and.w	r3, r3, #15
 80056bc:	2101      	movs	r1, #1
 80056be:	fa01 f303 	lsl.w	r3, r1, r3
 80056c2:	b29b      	uxth	r3, r3
 80056c4:	43db      	mvns	r3, r3
 80056c6:	68f9      	ldr	r1, [r7, #12]
 80056c8:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80056cc:	4013      	ands	r3, r2
 80056ce:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 80056d0:	68bb      	ldr	r3, [r7, #8]
 80056d2:	015a      	lsls	r2, r3, #5
 80056d4:	68fb      	ldr	r3, [r7, #12]
 80056d6:	4413      	add	r3, r2
 80056d8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80056dc:	681a      	ldr	r2, [r3, #0]
 80056de:	68bb      	ldr	r3, [r7, #8]
 80056e0:	0159      	lsls	r1, r3, #5
 80056e2:	68fb      	ldr	r3, [r7, #12]
 80056e4:	440b      	add	r3, r1
 80056e6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80056ea:	4619      	mov	r1, r3
 80056ec:	4b35      	ldr	r3, [pc, #212]	@ (80057c4 <USB_DeactivateEndpoint+0x1b0>)
 80056ee:	4013      	ands	r3, r2
 80056f0:	600b      	str	r3, [r1, #0]
 80056f2:	e060      	b.n	80057b6 <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80056f4:	68bb      	ldr	r3, [r7, #8]
 80056f6:	015a      	lsls	r2, r3, #5
 80056f8:	68fb      	ldr	r3, [r7, #12]
 80056fa:	4413      	add	r3, r2
 80056fc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005700:	681b      	ldr	r3, [r3, #0]
 8005702:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8005706:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800570a:	d11f      	bne.n	800574c <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 800570c:	68bb      	ldr	r3, [r7, #8]
 800570e:	015a      	lsls	r2, r3, #5
 8005710:	68fb      	ldr	r3, [r7, #12]
 8005712:	4413      	add	r3, r2
 8005714:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005718:	681b      	ldr	r3, [r3, #0]
 800571a:	68ba      	ldr	r2, [r7, #8]
 800571c:	0151      	lsls	r1, r2, #5
 800571e:	68fa      	ldr	r2, [r7, #12]
 8005720:	440a      	add	r2, r1
 8005722:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005726:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800572a:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 800572c:	68bb      	ldr	r3, [r7, #8]
 800572e:	015a      	lsls	r2, r3, #5
 8005730:	68fb      	ldr	r3, [r7, #12]
 8005732:	4413      	add	r3, r2
 8005734:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005738:	681b      	ldr	r3, [r3, #0]
 800573a:	68ba      	ldr	r2, [r7, #8]
 800573c:	0151      	lsls	r1, r2, #5
 800573e:	68fa      	ldr	r2, [r7, #12]
 8005740:	440a      	add	r2, r1
 8005742:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005746:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800574a:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800574c:	68fb      	ldr	r3, [r7, #12]
 800574e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005752:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8005754:	683b      	ldr	r3, [r7, #0]
 8005756:	781b      	ldrb	r3, [r3, #0]
 8005758:	f003 030f 	and.w	r3, r3, #15
 800575c:	2101      	movs	r1, #1
 800575e:	fa01 f303 	lsl.w	r3, r1, r3
 8005762:	041b      	lsls	r3, r3, #16
 8005764:	43db      	mvns	r3, r3
 8005766:	68f9      	ldr	r1, [r7, #12]
 8005768:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800576c:	4013      	ands	r3, r2
 800576e:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8005770:	68fb      	ldr	r3, [r7, #12]
 8005772:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005776:	69da      	ldr	r2, [r3, #28]
 8005778:	683b      	ldr	r3, [r7, #0]
 800577a:	781b      	ldrb	r3, [r3, #0]
 800577c:	f003 030f 	and.w	r3, r3, #15
 8005780:	2101      	movs	r1, #1
 8005782:	fa01 f303 	lsl.w	r3, r1, r3
 8005786:	041b      	lsls	r3, r3, #16
 8005788:	43db      	mvns	r3, r3
 800578a:	68f9      	ldr	r1, [r7, #12]
 800578c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8005790:	4013      	ands	r3, r2
 8005792:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 8005794:	68bb      	ldr	r3, [r7, #8]
 8005796:	015a      	lsls	r2, r3, #5
 8005798:	68fb      	ldr	r3, [r7, #12]
 800579a:	4413      	add	r3, r2
 800579c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80057a0:	681a      	ldr	r2, [r3, #0]
 80057a2:	68bb      	ldr	r3, [r7, #8]
 80057a4:	0159      	lsls	r1, r3, #5
 80057a6:	68fb      	ldr	r3, [r7, #12]
 80057a8:	440b      	add	r3, r1
 80057aa:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80057ae:	4619      	mov	r1, r3
 80057b0:	4b05      	ldr	r3, [pc, #20]	@ (80057c8 <USB_DeactivateEndpoint+0x1b4>)
 80057b2:	4013      	ands	r3, r2
 80057b4:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 80057b6:	2300      	movs	r3, #0
}
 80057b8:	4618      	mov	r0, r3
 80057ba:	3714      	adds	r7, #20
 80057bc:	46bd      	mov	sp, r7
 80057be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057c2:	4770      	bx	lr
 80057c4:	ec337800 	.word	0xec337800
 80057c8:	eff37800 	.word	0xeff37800

080057cc <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 80057cc:	b580      	push	{r7, lr}
 80057ce:	b08a      	sub	sp, #40	@ 0x28
 80057d0:	af02      	add	r7, sp, #8
 80057d2:	60f8      	str	r0, [r7, #12]
 80057d4:	60b9      	str	r1, [r7, #8]
 80057d6:	4613      	mov	r3, r2
 80057d8:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80057da:	68fb      	ldr	r3, [r7, #12]
 80057dc:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 80057de:	68bb      	ldr	r3, [r7, #8]
 80057e0:	781b      	ldrb	r3, [r3, #0]
 80057e2:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 80057e4:	68bb      	ldr	r3, [r7, #8]
 80057e6:	785b      	ldrb	r3, [r3, #1]
 80057e8:	2b01      	cmp	r3, #1
 80057ea:	f040 8185 	bne.w	8005af8 <USB_EPStartXfer+0x32c>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 80057ee:	68bb      	ldr	r3, [r7, #8]
 80057f0:	691b      	ldr	r3, [r3, #16]
 80057f2:	2b00      	cmp	r3, #0
 80057f4:	d132      	bne.n	800585c <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 80057f6:	69bb      	ldr	r3, [r7, #24]
 80057f8:	015a      	lsls	r2, r3, #5
 80057fa:	69fb      	ldr	r3, [r7, #28]
 80057fc:	4413      	add	r3, r2
 80057fe:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005802:	691a      	ldr	r2, [r3, #16]
 8005804:	69bb      	ldr	r3, [r7, #24]
 8005806:	0159      	lsls	r1, r3, #5
 8005808:	69fb      	ldr	r3, [r7, #28]
 800580a:	440b      	add	r3, r1
 800580c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005810:	4619      	mov	r1, r3
 8005812:	4ba7      	ldr	r3, [pc, #668]	@ (8005ab0 <USB_EPStartXfer+0x2e4>)
 8005814:	4013      	ands	r3, r2
 8005816:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8005818:	69bb      	ldr	r3, [r7, #24]
 800581a:	015a      	lsls	r2, r3, #5
 800581c:	69fb      	ldr	r3, [r7, #28]
 800581e:	4413      	add	r3, r2
 8005820:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005824:	691b      	ldr	r3, [r3, #16]
 8005826:	69ba      	ldr	r2, [r7, #24]
 8005828:	0151      	lsls	r1, r2, #5
 800582a:	69fa      	ldr	r2, [r7, #28]
 800582c:	440a      	add	r2, r1
 800582e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005832:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8005836:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8005838:	69bb      	ldr	r3, [r7, #24]
 800583a:	015a      	lsls	r2, r3, #5
 800583c:	69fb      	ldr	r3, [r7, #28]
 800583e:	4413      	add	r3, r2
 8005840:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005844:	691a      	ldr	r2, [r3, #16]
 8005846:	69bb      	ldr	r3, [r7, #24]
 8005848:	0159      	lsls	r1, r3, #5
 800584a:	69fb      	ldr	r3, [r7, #28]
 800584c:	440b      	add	r3, r1
 800584e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005852:	4619      	mov	r1, r3
 8005854:	4b97      	ldr	r3, [pc, #604]	@ (8005ab4 <USB_EPStartXfer+0x2e8>)
 8005856:	4013      	ands	r3, r2
 8005858:	610b      	str	r3, [r1, #16]
 800585a:	e097      	b.n	800598c <USB_EPStartXfer+0x1c0>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800585c:	69bb      	ldr	r3, [r7, #24]
 800585e:	015a      	lsls	r2, r3, #5
 8005860:	69fb      	ldr	r3, [r7, #28]
 8005862:	4413      	add	r3, r2
 8005864:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005868:	691a      	ldr	r2, [r3, #16]
 800586a:	69bb      	ldr	r3, [r7, #24]
 800586c:	0159      	lsls	r1, r3, #5
 800586e:	69fb      	ldr	r3, [r7, #28]
 8005870:	440b      	add	r3, r1
 8005872:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005876:	4619      	mov	r1, r3
 8005878:	4b8e      	ldr	r3, [pc, #568]	@ (8005ab4 <USB_EPStartXfer+0x2e8>)
 800587a:	4013      	ands	r3, r2
 800587c:	610b      	str	r3, [r1, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800587e:	69bb      	ldr	r3, [r7, #24]
 8005880:	015a      	lsls	r2, r3, #5
 8005882:	69fb      	ldr	r3, [r7, #28]
 8005884:	4413      	add	r3, r2
 8005886:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800588a:	691a      	ldr	r2, [r3, #16]
 800588c:	69bb      	ldr	r3, [r7, #24]
 800588e:	0159      	lsls	r1, r3, #5
 8005890:	69fb      	ldr	r3, [r7, #28]
 8005892:	440b      	add	r3, r1
 8005894:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005898:	4619      	mov	r1, r3
 800589a:	4b85      	ldr	r3, [pc, #532]	@ (8005ab0 <USB_EPStartXfer+0x2e4>)
 800589c:	4013      	ands	r3, r2
 800589e:	610b      	str	r3, [r1, #16]

      if (epnum == 0U)
 80058a0:	69bb      	ldr	r3, [r7, #24]
 80058a2:	2b00      	cmp	r3, #0
 80058a4:	d11a      	bne.n	80058dc <USB_EPStartXfer+0x110>
      {
        if (ep->xfer_len > ep->maxpacket)
 80058a6:	68bb      	ldr	r3, [r7, #8]
 80058a8:	691a      	ldr	r2, [r3, #16]
 80058aa:	68bb      	ldr	r3, [r7, #8]
 80058ac:	689b      	ldr	r3, [r3, #8]
 80058ae:	429a      	cmp	r2, r3
 80058b0:	d903      	bls.n	80058ba <USB_EPStartXfer+0xee>
        {
          ep->xfer_len = ep->maxpacket;
 80058b2:	68bb      	ldr	r3, [r7, #8]
 80058b4:	689a      	ldr	r2, [r3, #8]
 80058b6:	68bb      	ldr	r3, [r7, #8]
 80058b8:	611a      	str	r2, [r3, #16]
        }

        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 80058ba:	69bb      	ldr	r3, [r7, #24]
 80058bc:	015a      	lsls	r2, r3, #5
 80058be:	69fb      	ldr	r3, [r7, #28]
 80058c0:	4413      	add	r3, r2
 80058c2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80058c6:	691b      	ldr	r3, [r3, #16]
 80058c8:	69ba      	ldr	r2, [r7, #24]
 80058ca:	0151      	lsls	r1, r2, #5
 80058cc:	69fa      	ldr	r2, [r7, #28]
 80058ce:	440a      	add	r2, r1
 80058d0:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80058d4:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80058d8:	6113      	str	r3, [r2, #16]
 80058da:	e044      	b.n	8005966 <USB_EPStartXfer+0x19a>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 80058dc:	68bb      	ldr	r3, [r7, #8]
 80058de:	691a      	ldr	r2, [r3, #16]
 80058e0:	68bb      	ldr	r3, [r7, #8]
 80058e2:	689b      	ldr	r3, [r3, #8]
 80058e4:	4413      	add	r3, r2
 80058e6:	1e5a      	subs	r2, r3, #1
 80058e8:	68bb      	ldr	r3, [r7, #8]
 80058ea:	689b      	ldr	r3, [r3, #8]
 80058ec:	fbb2 f3f3 	udiv	r3, r2, r3
 80058f0:	82fb      	strh	r3, [r7, #22]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19));
 80058f2:	69bb      	ldr	r3, [r7, #24]
 80058f4:	015a      	lsls	r2, r3, #5
 80058f6:	69fb      	ldr	r3, [r7, #28]
 80058f8:	4413      	add	r3, r2
 80058fa:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80058fe:	691a      	ldr	r2, [r3, #16]
 8005900:	8afb      	ldrh	r3, [r7, #22]
 8005902:	04d9      	lsls	r1, r3, #19
 8005904:	4b6c      	ldr	r3, [pc, #432]	@ (8005ab8 <USB_EPStartXfer+0x2ec>)
 8005906:	400b      	ands	r3, r1
 8005908:	69b9      	ldr	r1, [r7, #24]
 800590a:	0148      	lsls	r0, r1, #5
 800590c:	69f9      	ldr	r1, [r7, #28]
 800590e:	4401      	add	r1, r0
 8005910:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8005914:	4313      	orrs	r3, r2
 8005916:	610b      	str	r3, [r1, #16]

        if (ep->type == EP_TYPE_ISOC)
 8005918:	68bb      	ldr	r3, [r7, #8]
 800591a:	791b      	ldrb	r3, [r3, #4]
 800591c:	2b01      	cmp	r3, #1
 800591e:	d122      	bne.n	8005966 <USB_EPStartXfer+0x19a>
        {
          USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 8005920:	69bb      	ldr	r3, [r7, #24]
 8005922:	015a      	lsls	r2, r3, #5
 8005924:	69fb      	ldr	r3, [r7, #28]
 8005926:	4413      	add	r3, r2
 8005928:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800592c:	691b      	ldr	r3, [r3, #16]
 800592e:	69ba      	ldr	r2, [r7, #24]
 8005930:	0151      	lsls	r1, r2, #5
 8005932:	69fa      	ldr	r2, [r7, #28]
 8005934:	440a      	add	r2, r1
 8005936:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800593a:	f023 43c0 	bic.w	r3, r3, #1610612736	@ 0x60000000
 800593e:	6113      	str	r3, [r2, #16]
          USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & ((uint32_t)pktcnt << 29));
 8005940:	69bb      	ldr	r3, [r7, #24]
 8005942:	015a      	lsls	r2, r3, #5
 8005944:	69fb      	ldr	r3, [r7, #28]
 8005946:	4413      	add	r3, r2
 8005948:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800594c:	691a      	ldr	r2, [r3, #16]
 800594e:	8afb      	ldrh	r3, [r7, #22]
 8005950:	075b      	lsls	r3, r3, #29
 8005952:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
 8005956:	69b9      	ldr	r1, [r7, #24]
 8005958:	0148      	lsls	r0, r1, #5
 800595a:	69f9      	ldr	r1, [r7, #28]
 800595c:	4401      	add	r1, r0
 800595e:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8005962:	4313      	orrs	r3, r2
 8005964:	610b      	str	r3, [r1, #16]
        }
      }

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8005966:	69bb      	ldr	r3, [r7, #24]
 8005968:	015a      	lsls	r2, r3, #5
 800596a:	69fb      	ldr	r3, [r7, #28]
 800596c:	4413      	add	r3, r2
 800596e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005972:	691a      	ldr	r2, [r3, #16]
 8005974:	68bb      	ldr	r3, [r7, #8]
 8005976:	691b      	ldr	r3, [r3, #16]
 8005978:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800597c:	69b9      	ldr	r1, [r7, #24]
 800597e:	0148      	lsls	r0, r1, #5
 8005980:	69f9      	ldr	r1, [r7, #28]
 8005982:	4401      	add	r1, r0
 8005984:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8005988:	4313      	orrs	r3, r2
 800598a:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 800598c:	79fb      	ldrb	r3, [r7, #7]
 800598e:	2b01      	cmp	r3, #1
 8005990:	d14b      	bne.n	8005a2a <USB_EPStartXfer+0x25e>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 8005992:	68bb      	ldr	r3, [r7, #8]
 8005994:	69db      	ldr	r3, [r3, #28]
 8005996:	2b00      	cmp	r3, #0
 8005998:	d009      	beq.n	80059ae <USB_EPStartXfer+0x1e2>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 800599a:	69bb      	ldr	r3, [r7, #24]
 800599c:	015a      	lsls	r2, r3, #5
 800599e:	69fb      	ldr	r3, [r7, #28]
 80059a0:	4413      	add	r3, r2
 80059a2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80059a6:	461a      	mov	r2, r3
 80059a8:	68bb      	ldr	r3, [r7, #8]
 80059aa:	69db      	ldr	r3, [r3, #28]
 80059ac:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 80059ae:	68bb      	ldr	r3, [r7, #8]
 80059b0:	791b      	ldrb	r3, [r3, #4]
 80059b2:	2b01      	cmp	r3, #1
 80059b4:	d128      	bne.n	8005a08 <USB_EPStartXfer+0x23c>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 80059b6:	69fb      	ldr	r3, [r7, #28]
 80059b8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80059bc:	689b      	ldr	r3, [r3, #8]
 80059be:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80059c2:	2b00      	cmp	r3, #0
 80059c4:	d110      	bne.n	80059e8 <USB_EPStartXfer+0x21c>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 80059c6:	69bb      	ldr	r3, [r7, #24]
 80059c8:	015a      	lsls	r2, r3, #5
 80059ca:	69fb      	ldr	r3, [r7, #28]
 80059cc:	4413      	add	r3, r2
 80059ce:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80059d2:	681b      	ldr	r3, [r3, #0]
 80059d4:	69ba      	ldr	r2, [r7, #24]
 80059d6:	0151      	lsls	r1, r2, #5
 80059d8:	69fa      	ldr	r2, [r7, #28]
 80059da:	440a      	add	r2, r1
 80059dc:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80059e0:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 80059e4:	6013      	str	r3, [r2, #0]
 80059e6:	e00f      	b.n	8005a08 <USB_EPStartXfer+0x23c>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 80059e8:	69bb      	ldr	r3, [r7, #24]
 80059ea:	015a      	lsls	r2, r3, #5
 80059ec:	69fb      	ldr	r3, [r7, #28]
 80059ee:	4413      	add	r3, r2
 80059f0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80059f4:	681b      	ldr	r3, [r3, #0]
 80059f6:	69ba      	ldr	r2, [r7, #24]
 80059f8:	0151      	lsls	r1, r2, #5
 80059fa:	69fa      	ldr	r2, [r7, #28]
 80059fc:	440a      	add	r2, r1
 80059fe:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005a02:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005a06:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8005a08:	69bb      	ldr	r3, [r7, #24]
 8005a0a:	015a      	lsls	r2, r3, #5
 8005a0c:	69fb      	ldr	r3, [r7, #28]
 8005a0e:	4413      	add	r3, r2
 8005a10:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005a14:	681b      	ldr	r3, [r3, #0]
 8005a16:	69ba      	ldr	r2, [r7, #24]
 8005a18:	0151      	lsls	r1, r2, #5
 8005a1a:	69fa      	ldr	r2, [r7, #28]
 8005a1c:	440a      	add	r2, r1
 8005a1e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005a22:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8005a26:	6013      	str	r3, [r2, #0]
 8005a28:	e169      	b.n	8005cfe <USB_EPStartXfer+0x532>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8005a2a:	69bb      	ldr	r3, [r7, #24]
 8005a2c:	015a      	lsls	r2, r3, #5
 8005a2e:	69fb      	ldr	r3, [r7, #28]
 8005a30:	4413      	add	r3, r2
 8005a32:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005a36:	681b      	ldr	r3, [r3, #0]
 8005a38:	69ba      	ldr	r2, [r7, #24]
 8005a3a:	0151      	lsls	r1, r2, #5
 8005a3c:	69fa      	ldr	r2, [r7, #28]
 8005a3e:	440a      	add	r2, r1
 8005a40:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005a44:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8005a48:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8005a4a:	68bb      	ldr	r3, [r7, #8]
 8005a4c:	791b      	ldrb	r3, [r3, #4]
 8005a4e:	2b01      	cmp	r3, #1
 8005a50:	d015      	beq.n	8005a7e <USB_EPStartXfer+0x2b2>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 8005a52:	68bb      	ldr	r3, [r7, #8]
 8005a54:	691b      	ldr	r3, [r3, #16]
 8005a56:	2b00      	cmp	r3, #0
 8005a58:	f000 8151 	beq.w	8005cfe <USB_EPStartXfer+0x532>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8005a5c:	69fb      	ldr	r3, [r7, #28]
 8005a5e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005a62:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005a64:	68bb      	ldr	r3, [r7, #8]
 8005a66:	781b      	ldrb	r3, [r3, #0]
 8005a68:	f003 030f 	and.w	r3, r3, #15
 8005a6c:	2101      	movs	r1, #1
 8005a6e:	fa01 f303 	lsl.w	r3, r1, r3
 8005a72:	69f9      	ldr	r1, [r7, #28]
 8005a74:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8005a78:	4313      	orrs	r3, r2
 8005a7a:	634b      	str	r3, [r1, #52]	@ 0x34
 8005a7c:	e13f      	b.n	8005cfe <USB_EPStartXfer+0x532>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8005a7e:	69fb      	ldr	r3, [r7, #28]
 8005a80:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005a84:	689b      	ldr	r3, [r3, #8]
 8005a86:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005a8a:	2b00      	cmp	r3, #0
 8005a8c:	d116      	bne.n	8005abc <USB_EPStartXfer+0x2f0>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8005a8e:	69bb      	ldr	r3, [r7, #24]
 8005a90:	015a      	lsls	r2, r3, #5
 8005a92:	69fb      	ldr	r3, [r7, #28]
 8005a94:	4413      	add	r3, r2
 8005a96:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005a9a:	681b      	ldr	r3, [r3, #0]
 8005a9c:	69ba      	ldr	r2, [r7, #24]
 8005a9e:	0151      	lsls	r1, r2, #5
 8005aa0:	69fa      	ldr	r2, [r7, #28]
 8005aa2:	440a      	add	r2, r1
 8005aa4:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005aa8:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8005aac:	6013      	str	r3, [r2, #0]
 8005aae:	e015      	b.n	8005adc <USB_EPStartXfer+0x310>
 8005ab0:	e007ffff 	.word	0xe007ffff
 8005ab4:	fff80000 	.word	0xfff80000
 8005ab8:	1ff80000 	.word	0x1ff80000
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8005abc:	69bb      	ldr	r3, [r7, #24]
 8005abe:	015a      	lsls	r2, r3, #5
 8005ac0:	69fb      	ldr	r3, [r7, #28]
 8005ac2:	4413      	add	r3, r2
 8005ac4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005ac8:	681b      	ldr	r3, [r3, #0]
 8005aca:	69ba      	ldr	r2, [r7, #24]
 8005acc:	0151      	lsls	r1, r2, #5
 8005ace:	69fa      	ldr	r2, [r7, #28]
 8005ad0:	440a      	add	r2, r1
 8005ad2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005ad6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005ada:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 8005adc:	68bb      	ldr	r3, [r7, #8]
 8005ade:	68d9      	ldr	r1, [r3, #12]
 8005ae0:	68bb      	ldr	r3, [r7, #8]
 8005ae2:	781a      	ldrb	r2, [r3, #0]
 8005ae4:	68bb      	ldr	r3, [r7, #8]
 8005ae6:	691b      	ldr	r3, [r3, #16]
 8005ae8:	b298      	uxth	r0, r3
 8005aea:	79fb      	ldrb	r3, [r7, #7]
 8005aec:	9300      	str	r3, [sp, #0]
 8005aee:	4603      	mov	r3, r0
 8005af0:	68f8      	ldr	r0, [r7, #12]
 8005af2:	f000 f9b9 	bl	8005e68 <USB_WritePacket>
 8005af6:	e102      	b.n	8005cfe <USB_EPStartXfer+0x532>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8005af8:	69bb      	ldr	r3, [r7, #24]
 8005afa:	015a      	lsls	r2, r3, #5
 8005afc:	69fb      	ldr	r3, [r7, #28]
 8005afe:	4413      	add	r3, r2
 8005b00:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005b04:	691a      	ldr	r2, [r3, #16]
 8005b06:	69bb      	ldr	r3, [r7, #24]
 8005b08:	0159      	lsls	r1, r3, #5
 8005b0a:	69fb      	ldr	r3, [r7, #28]
 8005b0c:	440b      	add	r3, r1
 8005b0e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005b12:	4619      	mov	r1, r3
 8005b14:	4b7c      	ldr	r3, [pc, #496]	@ (8005d08 <USB_EPStartXfer+0x53c>)
 8005b16:	4013      	ands	r3, r2
 8005b18:	610b      	str	r3, [r1, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8005b1a:	69bb      	ldr	r3, [r7, #24]
 8005b1c:	015a      	lsls	r2, r3, #5
 8005b1e:	69fb      	ldr	r3, [r7, #28]
 8005b20:	4413      	add	r3, r2
 8005b22:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005b26:	691a      	ldr	r2, [r3, #16]
 8005b28:	69bb      	ldr	r3, [r7, #24]
 8005b2a:	0159      	lsls	r1, r3, #5
 8005b2c:	69fb      	ldr	r3, [r7, #28]
 8005b2e:	440b      	add	r3, r1
 8005b30:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005b34:	4619      	mov	r1, r3
 8005b36:	4b75      	ldr	r3, [pc, #468]	@ (8005d0c <USB_EPStartXfer+0x540>)
 8005b38:	4013      	ands	r3, r2
 8005b3a:	610b      	str	r3, [r1, #16]

    if (epnum == 0U)
 8005b3c:	69bb      	ldr	r3, [r7, #24]
 8005b3e:	2b00      	cmp	r3, #0
 8005b40:	d12f      	bne.n	8005ba2 <USB_EPStartXfer+0x3d6>
    {
      if (ep->xfer_len > 0U)
 8005b42:	68bb      	ldr	r3, [r7, #8]
 8005b44:	691b      	ldr	r3, [r3, #16]
 8005b46:	2b00      	cmp	r3, #0
 8005b48:	d003      	beq.n	8005b52 <USB_EPStartXfer+0x386>
      {
        ep->xfer_len = ep->maxpacket;
 8005b4a:	68bb      	ldr	r3, [r7, #8]
 8005b4c:	689a      	ldr	r2, [r3, #8]
 8005b4e:	68bb      	ldr	r3, [r7, #8]
 8005b50:	611a      	str	r2, [r3, #16]
      }

      /* Store transfer size, for EP0 this is equal to endpoint max packet size */
      ep->xfer_size = ep->maxpacket;
 8005b52:	68bb      	ldr	r3, [r7, #8]
 8005b54:	689a      	ldr	r2, [r3, #8]
 8005b56:	68bb      	ldr	r3, [r7, #8]
 8005b58:	621a      	str	r2, [r3, #32]

      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 8005b5a:	69bb      	ldr	r3, [r7, #24]
 8005b5c:	015a      	lsls	r2, r3, #5
 8005b5e:	69fb      	ldr	r3, [r7, #28]
 8005b60:	4413      	add	r3, r2
 8005b62:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005b66:	691a      	ldr	r2, [r3, #16]
 8005b68:	68bb      	ldr	r3, [r7, #8]
 8005b6a:	6a1b      	ldr	r3, [r3, #32]
 8005b6c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005b70:	69b9      	ldr	r1, [r7, #24]
 8005b72:	0148      	lsls	r0, r1, #5
 8005b74:	69f9      	ldr	r1, [r7, #28]
 8005b76:	4401      	add	r1, r0
 8005b78:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8005b7c:	4313      	orrs	r3, r2
 8005b7e:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8005b80:	69bb      	ldr	r3, [r7, #24]
 8005b82:	015a      	lsls	r2, r3, #5
 8005b84:	69fb      	ldr	r3, [r7, #28]
 8005b86:	4413      	add	r3, r2
 8005b88:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005b8c:	691b      	ldr	r3, [r3, #16]
 8005b8e:	69ba      	ldr	r2, [r7, #24]
 8005b90:	0151      	lsls	r1, r2, #5
 8005b92:	69fa      	ldr	r2, [r7, #28]
 8005b94:	440a      	add	r2, r1
 8005b96:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005b9a:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8005b9e:	6113      	str	r3, [r2, #16]
 8005ba0:	e05f      	b.n	8005c62 <USB_EPStartXfer+0x496>
    }
    else
    {
      if (ep->xfer_len == 0U)
 8005ba2:	68bb      	ldr	r3, [r7, #8]
 8005ba4:	691b      	ldr	r3, [r3, #16]
 8005ba6:	2b00      	cmp	r3, #0
 8005ba8:	d123      	bne.n	8005bf2 <USB_EPStartXfer+0x426>
      {
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 8005baa:	69bb      	ldr	r3, [r7, #24]
 8005bac:	015a      	lsls	r2, r3, #5
 8005bae:	69fb      	ldr	r3, [r7, #28]
 8005bb0:	4413      	add	r3, r2
 8005bb2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005bb6:	691a      	ldr	r2, [r3, #16]
 8005bb8:	68bb      	ldr	r3, [r7, #8]
 8005bba:	689b      	ldr	r3, [r3, #8]
 8005bbc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005bc0:	69b9      	ldr	r1, [r7, #24]
 8005bc2:	0148      	lsls	r0, r1, #5
 8005bc4:	69f9      	ldr	r1, [r7, #28]
 8005bc6:	4401      	add	r1, r0
 8005bc8:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8005bcc:	4313      	orrs	r3, r2
 8005bce:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8005bd0:	69bb      	ldr	r3, [r7, #24]
 8005bd2:	015a      	lsls	r2, r3, #5
 8005bd4:	69fb      	ldr	r3, [r7, #28]
 8005bd6:	4413      	add	r3, r2
 8005bd8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005bdc:	691b      	ldr	r3, [r3, #16]
 8005bde:	69ba      	ldr	r2, [r7, #24]
 8005be0:	0151      	lsls	r1, r2, #5
 8005be2:	69fa      	ldr	r2, [r7, #28]
 8005be4:	440a      	add	r2, r1
 8005be6:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005bea:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8005bee:	6113      	str	r3, [r2, #16]
 8005bf0:	e037      	b.n	8005c62 <USB_EPStartXfer+0x496>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8005bf2:	68bb      	ldr	r3, [r7, #8]
 8005bf4:	691a      	ldr	r2, [r3, #16]
 8005bf6:	68bb      	ldr	r3, [r7, #8]
 8005bf8:	689b      	ldr	r3, [r3, #8]
 8005bfa:	4413      	add	r3, r2
 8005bfc:	1e5a      	subs	r2, r3, #1
 8005bfe:	68bb      	ldr	r3, [r7, #8]
 8005c00:	689b      	ldr	r3, [r3, #8]
 8005c02:	fbb2 f3f3 	udiv	r3, r2, r3
 8005c06:	82fb      	strh	r3, [r7, #22]
        ep->xfer_size = ep->maxpacket * pktcnt;
 8005c08:	68bb      	ldr	r3, [r7, #8]
 8005c0a:	689b      	ldr	r3, [r3, #8]
 8005c0c:	8afa      	ldrh	r2, [r7, #22]
 8005c0e:	fb03 f202 	mul.w	r2, r3, r2
 8005c12:	68bb      	ldr	r3, [r7, #8]
 8005c14:	621a      	str	r2, [r3, #32]

        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 8005c16:	69bb      	ldr	r3, [r7, #24]
 8005c18:	015a      	lsls	r2, r3, #5
 8005c1a:	69fb      	ldr	r3, [r7, #28]
 8005c1c:	4413      	add	r3, r2
 8005c1e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005c22:	691a      	ldr	r2, [r3, #16]
 8005c24:	8afb      	ldrh	r3, [r7, #22]
 8005c26:	04d9      	lsls	r1, r3, #19
 8005c28:	4b39      	ldr	r3, [pc, #228]	@ (8005d10 <USB_EPStartXfer+0x544>)
 8005c2a:	400b      	ands	r3, r1
 8005c2c:	69b9      	ldr	r1, [r7, #24]
 8005c2e:	0148      	lsls	r0, r1, #5
 8005c30:	69f9      	ldr	r1, [r7, #28]
 8005c32:	4401      	add	r1, r0
 8005c34:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8005c38:	4313      	orrs	r3, r2
 8005c3a:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 8005c3c:	69bb      	ldr	r3, [r7, #24]
 8005c3e:	015a      	lsls	r2, r3, #5
 8005c40:	69fb      	ldr	r3, [r7, #28]
 8005c42:	4413      	add	r3, r2
 8005c44:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005c48:	691a      	ldr	r2, [r3, #16]
 8005c4a:	68bb      	ldr	r3, [r7, #8]
 8005c4c:	6a1b      	ldr	r3, [r3, #32]
 8005c4e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005c52:	69b9      	ldr	r1, [r7, #24]
 8005c54:	0148      	lsls	r0, r1, #5
 8005c56:	69f9      	ldr	r1, [r7, #28]
 8005c58:	4401      	add	r1, r0
 8005c5a:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8005c5e:	4313      	orrs	r3, r2
 8005c60:	610b      	str	r3, [r1, #16]
      }
    }

    if (dma == 1U)
 8005c62:	79fb      	ldrb	r3, [r7, #7]
 8005c64:	2b01      	cmp	r3, #1
 8005c66:	d10d      	bne.n	8005c84 <USB_EPStartXfer+0x4b8>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 8005c68:	68bb      	ldr	r3, [r7, #8]
 8005c6a:	68db      	ldr	r3, [r3, #12]
 8005c6c:	2b00      	cmp	r3, #0
 8005c6e:	d009      	beq.n	8005c84 <USB_EPStartXfer+0x4b8>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 8005c70:	68bb      	ldr	r3, [r7, #8]
 8005c72:	68d9      	ldr	r1, [r3, #12]
 8005c74:	69bb      	ldr	r3, [r7, #24]
 8005c76:	015a      	lsls	r2, r3, #5
 8005c78:	69fb      	ldr	r3, [r7, #28]
 8005c7a:	4413      	add	r3, r2
 8005c7c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005c80:	460a      	mov	r2, r1
 8005c82:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 8005c84:	68bb      	ldr	r3, [r7, #8]
 8005c86:	791b      	ldrb	r3, [r3, #4]
 8005c88:	2b01      	cmp	r3, #1
 8005c8a:	d128      	bne.n	8005cde <USB_EPStartXfer+0x512>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8005c8c:	69fb      	ldr	r3, [r7, #28]
 8005c8e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005c92:	689b      	ldr	r3, [r3, #8]
 8005c94:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005c98:	2b00      	cmp	r3, #0
 8005c9a:	d110      	bne.n	8005cbe <USB_EPStartXfer+0x4f2>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 8005c9c:	69bb      	ldr	r3, [r7, #24]
 8005c9e:	015a      	lsls	r2, r3, #5
 8005ca0:	69fb      	ldr	r3, [r7, #28]
 8005ca2:	4413      	add	r3, r2
 8005ca4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005ca8:	681b      	ldr	r3, [r3, #0]
 8005caa:	69ba      	ldr	r2, [r7, #24]
 8005cac:	0151      	lsls	r1, r2, #5
 8005cae:	69fa      	ldr	r2, [r7, #28]
 8005cb0:	440a      	add	r2, r1
 8005cb2:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005cb6:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8005cba:	6013      	str	r3, [r2, #0]
 8005cbc:	e00f      	b.n	8005cde <USB_EPStartXfer+0x512>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 8005cbe:	69bb      	ldr	r3, [r7, #24]
 8005cc0:	015a      	lsls	r2, r3, #5
 8005cc2:	69fb      	ldr	r3, [r7, #28]
 8005cc4:	4413      	add	r3, r2
 8005cc6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005cca:	681b      	ldr	r3, [r3, #0]
 8005ccc:	69ba      	ldr	r2, [r7, #24]
 8005cce:	0151      	lsls	r1, r2, #5
 8005cd0:	69fa      	ldr	r2, [r7, #28]
 8005cd2:	440a      	add	r2, r1
 8005cd4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005cd8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005cdc:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8005cde:	69bb      	ldr	r3, [r7, #24]
 8005ce0:	015a      	lsls	r2, r3, #5
 8005ce2:	69fb      	ldr	r3, [r7, #28]
 8005ce4:	4413      	add	r3, r2
 8005ce6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005cea:	681b      	ldr	r3, [r3, #0]
 8005cec:	69ba      	ldr	r2, [r7, #24]
 8005cee:	0151      	lsls	r1, r2, #5
 8005cf0:	69fa      	ldr	r2, [r7, #28]
 8005cf2:	440a      	add	r2, r1
 8005cf4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005cf8:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8005cfc:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8005cfe:	2300      	movs	r3, #0
}
 8005d00:	4618      	mov	r0, r3
 8005d02:	3720      	adds	r7, #32
 8005d04:	46bd      	mov	sp, r7
 8005d06:	bd80      	pop	{r7, pc}
 8005d08:	fff80000 	.word	0xfff80000
 8005d0c:	e007ffff 	.word	0xe007ffff
 8005d10:	1ff80000 	.word	0x1ff80000

08005d14 <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(const USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8005d14:	b480      	push	{r7}
 8005d16:	b087      	sub	sp, #28
 8005d18:	af00      	add	r7, sp, #0
 8005d1a:	6078      	str	r0, [r7, #4]
 8005d1c:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8005d1e:	2300      	movs	r3, #0
 8005d20:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 8005d22:	2300      	movs	r3, #0
 8005d24:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005d26:	687b      	ldr	r3, [r7, #4]
 8005d28:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 8005d2a:	683b      	ldr	r3, [r7, #0]
 8005d2c:	785b      	ldrb	r3, [r3, #1]
 8005d2e:	2b01      	cmp	r3, #1
 8005d30:	d14a      	bne.n	8005dc8 <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8005d32:	683b      	ldr	r3, [r7, #0]
 8005d34:	781b      	ldrb	r3, [r3, #0]
 8005d36:	015a      	lsls	r2, r3, #5
 8005d38:	693b      	ldr	r3, [r7, #16]
 8005d3a:	4413      	add	r3, r2
 8005d3c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005d40:	681b      	ldr	r3, [r3, #0]
 8005d42:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8005d46:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005d4a:	f040 8086 	bne.w	8005e5a <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 8005d4e:	683b      	ldr	r3, [r7, #0]
 8005d50:	781b      	ldrb	r3, [r3, #0]
 8005d52:	015a      	lsls	r2, r3, #5
 8005d54:	693b      	ldr	r3, [r7, #16]
 8005d56:	4413      	add	r3, r2
 8005d58:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005d5c:	681b      	ldr	r3, [r3, #0]
 8005d5e:	683a      	ldr	r2, [r7, #0]
 8005d60:	7812      	ldrb	r2, [r2, #0]
 8005d62:	0151      	lsls	r1, r2, #5
 8005d64:	693a      	ldr	r2, [r7, #16]
 8005d66:	440a      	add	r2, r1
 8005d68:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005d6c:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8005d70:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 8005d72:	683b      	ldr	r3, [r7, #0]
 8005d74:	781b      	ldrb	r3, [r3, #0]
 8005d76:	015a      	lsls	r2, r3, #5
 8005d78:	693b      	ldr	r3, [r7, #16]
 8005d7a:	4413      	add	r3, r2
 8005d7c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005d80:	681b      	ldr	r3, [r3, #0]
 8005d82:	683a      	ldr	r2, [r7, #0]
 8005d84:	7812      	ldrb	r2, [r2, #0]
 8005d86:	0151      	lsls	r1, r2, #5
 8005d88:	693a      	ldr	r2, [r7, #16]
 8005d8a:	440a      	add	r2, r1
 8005d8c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005d90:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8005d94:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8005d96:	68fb      	ldr	r3, [r7, #12]
 8005d98:	3301      	adds	r3, #1
 8005d9a:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8005d9c:	68fb      	ldr	r3, [r7, #12]
 8005d9e:	f242 7210 	movw	r2, #10000	@ 0x2710
 8005da2:	4293      	cmp	r3, r2
 8005da4:	d902      	bls.n	8005dac <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 8005da6:	2301      	movs	r3, #1
 8005da8:	75fb      	strb	r3, [r7, #23]
          break;
 8005daa:	e056      	b.n	8005e5a <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 8005dac:	683b      	ldr	r3, [r7, #0]
 8005dae:	781b      	ldrb	r3, [r3, #0]
 8005db0:	015a      	lsls	r2, r3, #5
 8005db2:	693b      	ldr	r3, [r7, #16]
 8005db4:	4413      	add	r3, r2
 8005db6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005dba:	681b      	ldr	r3, [r3, #0]
 8005dbc:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8005dc0:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005dc4:	d0e7      	beq.n	8005d96 <USB_EPStopXfer+0x82>
 8005dc6:	e048      	b.n	8005e5a <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8005dc8:	683b      	ldr	r3, [r7, #0]
 8005dca:	781b      	ldrb	r3, [r3, #0]
 8005dcc:	015a      	lsls	r2, r3, #5
 8005dce:	693b      	ldr	r3, [r7, #16]
 8005dd0:	4413      	add	r3, r2
 8005dd2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005dd6:	681b      	ldr	r3, [r3, #0]
 8005dd8:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8005ddc:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005de0:	d13b      	bne.n	8005e5a <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 8005de2:	683b      	ldr	r3, [r7, #0]
 8005de4:	781b      	ldrb	r3, [r3, #0]
 8005de6:	015a      	lsls	r2, r3, #5
 8005de8:	693b      	ldr	r3, [r7, #16]
 8005dea:	4413      	add	r3, r2
 8005dec:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005df0:	681b      	ldr	r3, [r3, #0]
 8005df2:	683a      	ldr	r2, [r7, #0]
 8005df4:	7812      	ldrb	r2, [r2, #0]
 8005df6:	0151      	lsls	r1, r2, #5
 8005df8:	693a      	ldr	r2, [r7, #16]
 8005dfa:	440a      	add	r2, r1
 8005dfc:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005e00:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8005e04:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 8005e06:	683b      	ldr	r3, [r7, #0]
 8005e08:	781b      	ldrb	r3, [r3, #0]
 8005e0a:	015a      	lsls	r2, r3, #5
 8005e0c:	693b      	ldr	r3, [r7, #16]
 8005e0e:	4413      	add	r3, r2
 8005e10:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005e14:	681b      	ldr	r3, [r3, #0]
 8005e16:	683a      	ldr	r2, [r7, #0]
 8005e18:	7812      	ldrb	r2, [r2, #0]
 8005e1a:	0151      	lsls	r1, r2, #5
 8005e1c:	693a      	ldr	r2, [r7, #16]
 8005e1e:	440a      	add	r2, r1
 8005e20:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005e24:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8005e28:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8005e2a:	68fb      	ldr	r3, [r7, #12]
 8005e2c:	3301      	adds	r3, #1
 8005e2e:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8005e30:	68fb      	ldr	r3, [r7, #12]
 8005e32:	f242 7210 	movw	r2, #10000	@ 0x2710
 8005e36:	4293      	cmp	r3, r2
 8005e38:	d902      	bls.n	8005e40 <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 8005e3a:	2301      	movs	r3, #1
 8005e3c:	75fb      	strb	r3, [r7, #23]
          break;
 8005e3e:	e00c      	b.n	8005e5a <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 8005e40:	683b      	ldr	r3, [r7, #0]
 8005e42:	781b      	ldrb	r3, [r3, #0]
 8005e44:	015a      	lsls	r2, r3, #5
 8005e46:	693b      	ldr	r3, [r7, #16]
 8005e48:	4413      	add	r3, r2
 8005e4a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005e4e:	681b      	ldr	r3, [r3, #0]
 8005e50:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8005e54:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005e58:	d0e7      	beq.n	8005e2a <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 8005e5a:	7dfb      	ldrb	r3, [r7, #23]
}
 8005e5c:	4618      	mov	r0, r3
 8005e5e:	371c      	adds	r7, #28
 8005e60:	46bd      	mov	sp, r7
 8005e62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e66:	4770      	bx	lr

08005e68 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8005e68:	b480      	push	{r7}
 8005e6a:	b089      	sub	sp, #36	@ 0x24
 8005e6c:	af00      	add	r7, sp, #0
 8005e6e:	60f8      	str	r0, [r7, #12]
 8005e70:	60b9      	str	r1, [r7, #8]
 8005e72:	4611      	mov	r1, r2
 8005e74:	461a      	mov	r2, r3
 8005e76:	460b      	mov	r3, r1
 8005e78:	71fb      	strb	r3, [r7, #7]
 8005e7a:	4613      	mov	r3, r2
 8005e7c:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005e7e:	68fb      	ldr	r3, [r7, #12]
 8005e80:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 8005e82:	68bb      	ldr	r3, [r7, #8]
 8005e84:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 8005e86:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8005e8a:	2b00      	cmp	r3, #0
 8005e8c:	d123      	bne.n	8005ed6 <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 8005e8e:	88bb      	ldrh	r3, [r7, #4]
 8005e90:	3303      	adds	r3, #3
 8005e92:	089b      	lsrs	r3, r3, #2
 8005e94:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 8005e96:	2300      	movs	r3, #0
 8005e98:	61bb      	str	r3, [r7, #24]
 8005e9a:	e018      	b.n	8005ece <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8005e9c:	79fb      	ldrb	r3, [r7, #7]
 8005e9e:	031a      	lsls	r2, r3, #12
 8005ea0:	697b      	ldr	r3, [r7, #20]
 8005ea2:	4413      	add	r3, r2
 8005ea4:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8005ea8:	461a      	mov	r2, r3
 8005eaa:	69fb      	ldr	r3, [r7, #28]
 8005eac:	681b      	ldr	r3, [r3, #0]
 8005eae:	6013      	str	r3, [r2, #0]
      pSrc++;
 8005eb0:	69fb      	ldr	r3, [r7, #28]
 8005eb2:	3301      	adds	r3, #1
 8005eb4:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8005eb6:	69fb      	ldr	r3, [r7, #28]
 8005eb8:	3301      	adds	r3, #1
 8005eba:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8005ebc:	69fb      	ldr	r3, [r7, #28]
 8005ebe:	3301      	adds	r3, #1
 8005ec0:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8005ec2:	69fb      	ldr	r3, [r7, #28]
 8005ec4:	3301      	adds	r3, #1
 8005ec6:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 8005ec8:	69bb      	ldr	r3, [r7, #24]
 8005eca:	3301      	adds	r3, #1
 8005ecc:	61bb      	str	r3, [r7, #24]
 8005ece:	69ba      	ldr	r2, [r7, #24]
 8005ed0:	693b      	ldr	r3, [r7, #16]
 8005ed2:	429a      	cmp	r2, r3
 8005ed4:	d3e2      	bcc.n	8005e9c <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 8005ed6:	2300      	movs	r3, #0
}
 8005ed8:	4618      	mov	r0, r3
 8005eda:	3724      	adds	r7, #36	@ 0x24
 8005edc:	46bd      	mov	sp, r7
 8005ede:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ee2:	4770      	bx	lr

08005ee4 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8005ee4:	b480      	push	{r7}
 8005ee6:	b08b      	sub	sp, #44	@ 0x2c
 8005ee8:	af00      	add	r7, sp, #0
 8005eea:	60f8      	str	r0, [r7, #12]
 8005eec:	60b9      	str	r1, [r7, #8]
 8005eee:	4613      	mov	r3, r2
 8005ef0:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005ef2:	68fb      	ldr	r3, [r7, #12]
 8005ef4:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 8005ef6:	68bb      	ldr	r3, [r7, #8]
 8005ef8:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 8005efa:	88fb      	ldrh	r3, [r7, #6]
 8005efc:	089b      	lsrs	r3, r3, #2
 8005efe:	b29b      	uxth	r3, r3
 8005f00:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 8005f02:	88fb      	ldrh	r3, [r7, #6]
 8005f04:	f003 0303 	and.w	r3, r3, #3
 8005f08:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 8005f0a:	2300      	movs	r3, #0
 8005f0c:	623b      	str	r3, [r7, #32]
 8005f0e:	e014      	b.n	8005f3a <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8005f10:	69bb      	ldr	r3, [r7, #24]
 8005f12:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8005f16:	681a      	ldr	r2, [r3, #0]
 8005f18:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f1a:	601a      	str	r2, [r3, #0]
    pDest++;
 8005f1c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f1e:	3301      	adds	r3, #1
 8005f20:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8005f22:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f24:	3301      	adds	r3, #1
 8005f26:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8005f28:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f2a:	3301      	adds	r3, #1
 8005f2c:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8005f2e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f30:	3301      	adds	r3, #1
 8005f32:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 8005f34:	6a3b      	ldr	r3, [r7, #32]
 8005f36:	3301      	adds	r3, #1
 8005f38:	623b      	str	r3, [r7, #32]
 8005f3a:	6a3a      	ldr	r2, [r7, #32]
 8005f3c:	697b      	ldr	r3, [r7, #20]
 8005f3e:	429a      	cmp	r2, r3
 8005f40:	d3e6      	bcc.n	8005f10 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 8005f42:	8bfb      	ldrh	r3, [r7, #30]
 8005f44:	2b00      	cmp	r3, #0
 8005f46:	d01e      	beq.n	8005f86 <USB_ReadPacket+0xa2>
  {
    i = 0U;
 8005f48:	2300      	movs	r3, #0
 8005f4a:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8005f4c:	69bb      	ldr	r3, [r7, #24]
 8005f4e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8005f52:	461a      	mov	r2, r3
 8005f54:	f107 0310 	add.w	r3, r7, #16
 8005f58:	6812      	ldr	r2, [r2, #0]
 8005f5a:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8005f5c:	693a      	ldr	r2, [r7, #16]
 8005f5e:	6a3b      	ldr	r3, [r7, #32]
 8005f60:	b2db      	uxtb	r3, r3
 8005f62:	00db      	lsls	r3, r3, #3
 8005f64:	fa22 f303 	lsr.w	r3, r2, r3
 8005f68:	b2da      	uxtb	r2, r3
 8005f6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f6c:	701a      	strb	r2, [r3, #0]
      i++;
 8005f6e:	6a3b      	ldr	r3, [r7, #32]
 8005f70:	3301      	adds	r3, #1
 8005f72:	623b      	str	r3, [r7, #32]
      pDest++;
 8005f74:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005f76:	3301      	adds	r3, #1
 8005f78:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 8005f7a:	8bfb      	ldrh	r3, [r7, #30]
 8005f7c:	3b01      	subs	r3, #1
 8005f7e:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 8005f80:	8bfb      	ldrh	r3, [r7, #30]
 8005f82:	2b00      	cmp	r3, #0
 8005f84:	d1ea      	bne.n	8005f5c <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 8005f86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8005f88:	4618      	mov	r0, r3
 8005f8a:	372c      	adds	r7, #44	@ 0x2c
 8005f8c:	46bd      	mov	sp, r7
 8005f8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f92:	4770      	bx	lr

08005f94 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8005f94:	b480      	push	{r7}
 8005f96:	b085      	sub	sp, #20
 8005f98:	af00      	add	r7, sp, #0
 8005f9a:	6078      	str	r0, [r7, #4]
 8005f9c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005f9e:	687b      	ldr	r3, [r7, #4]
 8005fa0:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8005fa2:	683b      	ldr	r3, [r7, #0]
 8005fa4:	781b      	ldrb	r3, [r3, #0]
 8005fa6:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8005fa8:	683b      	ldr	r3, [r7, #0]
 8005faa:	785b      	ldrb	r3, [r3, #1]
 8005fac:	2b01      	cmp	r3, #1
 8005fae:	d12c      	bne.n	800600a <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 8005fb0:	68bb      	ldr	r3, [r7, #8]
 8005fb2:	015a      	lsls	r2, r3, #5
 8005fb4:	68fb      	ldr	r3, [r7, #12]
 8005fb6:	4413      	add	r3, r2
 8005fb8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005fbc:	681b      	ldr	r3, [r3, #0]
 8005fbe:	2b00      	cmp	r3, #0
 8005fc0:	db12      	blt.n	8005fe8 <USB_EPSetStall+0x54>
 8005fc2:	68bb      	ldr	r3, [r7, #8]
 8005fc4:	2b00      	cmp	r3, #0
 8005fc6:	d00f      	beq.n	8005fe8 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 8005fc8:	68bb      	ldr	r3, [r7, #8]
 8005fca:	015a      	lsls	r2, r3, #5
 8005fcc:	68fb      	ldr	r3, [r7, #12]
 8005fce:	4413      	add	r3, r2
 8005fd0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005fd4:	681b      	ldr	r3, [r3, #0]
 8005fd6:	68ba      	ldr	r2, [r7, #8]
 8005fd8:	0151      	lsls	r1, r2, #5
 8005fda:	68fa      	ldr	r2, [r7, #12]
 8005fdc:	440a      	add	r2, r1
 8005fde:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8005fe2:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8005fe6:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 8005fe8:	68bb      	ldr	r3, [r7, #8]
 8005fea:	015a      	lsls	r2, r3, #5
 8005fec:	68fb      	ldr	r3, [r7, #12]
 8005fee:	4413      	add	r3, r2
 8005ff0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005ff4:	681b      	ldr	r3, [r3, #0]
 8005ff6:	68ba      	ldr	r2, [r7, #8]
 8005ff8:	0151      	lsls	r1, r2, #5
 8005ffa:	68fa      	ldr	r2, [r7, #12]
 8005ffc:	440a      	add	r2, r1
 8005ffe:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8006002:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8006006:	6013      	str	r3, [r2, #0]
 8006008:	e02b      	b.n	8006062 <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 800600a:	68bb      	ldr	r3, [r7, #8]
 800600c:	015a      	lsls	r2, r3, #5
 800600e:	68fb      	ldr	r3, [r7, #12]
 8006010:	4413      	add	r3, r2
 8006012:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006016:	681b      	ldr	r3, [r3, #0]
 8006018:	2b00      	cmp	r3, #0
 800601a:	db12      	blt.n	8006042 <USB_EPSetStall+0xae>
 800601c:	68bb      	ldr	r3, [r7, #8]
 800601e:	2b00      	cmp	r3, #0
 8006020:	d00f      	beq.n	8006042 <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 8006022:	68bb      	ldr	r3, [r7, #8]
 8006024:	015a      	lsls	r2, r3, #5
 8006026:	68fb      	ldr	r3, [r7, #12]
 8006028:	4413      	add	r3, r2
 800602a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800602e:	681b      	ldr	r3, [r3, #0]
 8006030:	68ba      	ldr	r2, [r7, #8]
 8006032:	0151      	lsls	r1, r2, #5
 8006034:	68fa      	ldr	r2, [r7, #12]
 8006036:	440a      	add	r2, r1
 8006038:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800603c:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8006040:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 8006042:	68bb      	ldr	r3, [r7, #8]
 8006044:	015a      	lsls	r2, r3, #5
 8006046:	68fb      	ldr	r3, [r7, #12]
 8006048:	4413      	add	r3, r2
 800604a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800604e:	681b      	ldr	r3, [r3, #0]
 8006050:	68ba      	ldr	r2, [r7, #8]
 8006052:	0151      	lsls	r1, r2, #5
 8006054:	68fa      	ldr	r2, [r7, #12]
 8006056:	440a      	add	r2, r1
 8006058:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800605c:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8006060:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8006062:	2300      	movs	r3, #0
}
 8006064:	4618      	mov	r0, r3
 8006066:	3714      	adds	r7, #20
 8006068:	46bd      	mov	sp, r7
 800606a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800606e:	4770      	bx	lr

08006070 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8006070:	b480      	push	{r7}
 8006072:	b085      	sub	sp, #20
 8006074:	af00      	add	r7, sp, #0
 8006076:	6078      	str	r0, [r7, #4]
 8006078:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800607a:	687b      	ldr	r3, [r7, #4]
 800607c:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800607e:	683b      	ldr	r3, [r7, #0]
 8006080:	781b      	ldrb	r3, [r3, #0]
 8006082:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8006084:	683b      	ldr	r3, [r7, #0]
 8006086:	785b      	ldrb	r3, [r3, #1]
 8006088:	2b01      	cmp	r3, #1
 800608a:	d128      	bne.n	80060de <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800608c:	68bb      	ldr	r3, [r7, #8]
 800608e:	015a      	lsls	r2, r3, #5
 8006090:	68fb      	ldr	r3, [r7, #12]
 8006092:	4413      	add	r3, r2
 8006094:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006098:	681b      	ldr	r3, [r3, #0]
 800609a:	68ba      	ldr	r2, [r7, #8]
 800609c:	0151      	lsls	r1, r2, #5
 800609e:	68fa      	ldr	r2, [r7, #12]
 80060a0:	440a      	add	r2, r1
 80060a2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80060a6:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80060aa:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 80060ac:	683b      	ldr	r3, [r7, #0]
 80060ae:	791b      	ldrb	r3, [r3, #4]
 80060b0:	2b03      	cmp	r3, #3
 80060b2:	d003      	beq.n	80060bc <USB_EPClearStall+0x4c>
 80060b4:	683b      	ldr	r3, [r7, #0]
 80060b6:	791b      	ldrb	r3, [r3, #4]
 80060b8:	2b02      	cmp	r3, #2
 80060ba:	d138      	bne.n	800612e <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 80060bc:	68bb      	ldr	r3, [r7, #8]
 80060be:	015a      	lsls	r2, r3, #5
 80060c0:	68fb      	ldr	r3, [r7, #12]
 80060c2:	4413      	add	r3, r2
 80060c4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80060c8:	681b      	ldr	r3, [r3, #0]
 80060ca:	68ba      	ldr	r2, [r7, #8]
 80060cc:	0151      	lsls	r1, r2, #5
 80060ce:	68fa      	ldr	r2, [r7, #12]
 80060d0:	440a      	add	r2, r1
 80060d2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80060d6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80060da:	6013      	str	r3, [r2, #0]
 80060dc:	e027      	b.n	800612e <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 80060de:	68bb      	ldr	r3, [r7, #8]
 80060e0:	015a      	lsls	r2, r3, #5
 80060e2:	68fb      	ldr	r3, [r7, #12]
 80060e4:	4413      	add	r3, r2
 80060e6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80060ea:	681b      	ldr	r3, [r3, #0]
 80060ec:	68ba      	ldr	r2, [r7, #8]
 80060ee:	0151      	lsls	r1, r2, #5
 80060f0:	68fa      	ldr	r2, [r7, #12]
 80060f2:	440a      	add	r2, r1
 80060f4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80060f8:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80060fc:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 80060fe:	683b      	ldr	r3, [r7, #0]
 8006100:	791b      	ldrb	r3, [r3, #4]
 8006102:	2b03      	cmp	r3, #3
 8006104:	d003      	beq.n	800610e <USB_EPClearStall+0x9e>
 8006106:	683b      	ldr	r3, [r7, #0]
 8006108:	791b      	ldrb	r3, [r3, #4]
 800610a:	2b02      	cmp	r3, #2
 800610c:	d10f      	bne.n	800612e <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800610e:	68bb      	ldr	r3, [r7, #8]
 8006110:	015a      	lsls	r2, r3, #5
 8006112:	68fb      	ldr	r3, [r7, #12]
 8006114:	4413      	add	r3, r2
 8006116:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800611a:	681b      	ldr	r3, [r3, #0]
 800611c:	68ba      	ldr	r2, [r7, #8]
 800611e:	0151      	lsls	r1, r2, #5
 8006120:	68fa      	ldr	r2, [r7, #12]
 8006122:	440a      	add	r2, r1
 8006124:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006128:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800612c:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 800612e:	2300      	movs	r3, #0
}
 8006130:	4618      	mov	r0, r3
 8006132:	3714      	adds	r7, #20
 8006134:	46bd      	mov	sp, r7
 8006136:	f85d 7b04 	ldr.w	r7, [sp], #4
 800613a:	4770      	bx	lr

0800613c <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetDevAddress(const USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 800613c:	b480      	push	{r7}
 800613e:	b085      	sub	sp, #20
 8006140:	af00      	add	r7, sp, #0
 8006142:	6078      	str	r0, [r7, #4]
 8006144:	460b      	mov	r3, r1
 8006146:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006148:	687b      	ldr	r3, [r7, #4]
 800614a:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 800614c:	68fb      	ldr	r3, [r7, #12]
 800614e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006152:	681b      	ldr	r3, [r3, #0]
 8006154:	68fa      	ldr	r2, [r7, #12]
 8006156:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800615a:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 800615e:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 8006160:	68fb      	ldr	r3, [r7, #12]
 8006162:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006166:	681a      	ldr	r2, [r3, #0]
 8006168:	78fb      	ldrb	r3, [r7, #3]
 800616a:	011b      	lsls	r3, r3, #4
 800616c:	f403 63fe 	and.w	r3, r3, #2032	@ 0x7f0
 8006170:	68f9      	ldr	r1, [r7, #12]
 8006172:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8006176:	4313      	orrs	r3, r2
 8006178:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 800617a:	2300      	movs	r3, #0
}
 800617c:	4618      	mov	r0, r3
 800617e:	3714      	adds	r7, #20
 8006180:	46bd      	mov	sp, r7
 8006182:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006186:	4770      	bx	lr

08006188 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevConnect(const USB_OTG_GlobalTypeDef *USBx)
{
 8006188:	b480      	push	{r7}
 800618a:	b085      	sub	sp, #20
 800618c:	af00      	add	r7, sp, #0
 800618e:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006190:	687b      	ldr	r3, [r7, #4]
 8006192:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8006194:	68fb      	ldr	r3, [r7, #12]
 8006196:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800619a:	681b      	ldr	r3, [r3, #0]
 800619c:	68fa      	ldr	r2, [r7, #12]
 800619e:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 80061a2:	f023 0303 	bic.w	r3, r3, #3
 80061a6:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 80061a8:	68fb      	ldr	r3, [r7, #12]
 80061aa:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80061ae:	685b      	ldr	r3, [r3, #4]
 80061b0:	68fa      	ldr	r2, [r7, #12]
 80061b2:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80061b6:	f023 0302 	bic.w	r3, r3, #2
 80061ba:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 80061bc:	2300      	movs	r3, #0
}
 80061be:	4618      	mov	r0, r3
 80061c0:	3714      	adds	r7, #20
 80061c2:	46bd      	mov	sp, r7
 80061c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061c8:	4770      	bx	lr

080061ca <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 80061ca:	b480      	push	{r7}
 80061cc:	b085      	sub	sp, #20
 80061ce:	af00      	add	r7, sp, #0
 80061d0:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80061d2:	687b      	ldr	r3, [r7, #4]
 80061d4:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 80061d6:	68fb      	ldr	r3, [r7, #12]
 80061d8:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 80061dc:	681b      	ldr	r3, [r3, #0]
 80061de:	68fa      	ldr	r2, [r7, #12]
 80061e0:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 80061e4:	f023 0303 	bic.w	r3, r3, #3
 80061e8:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 80061ea:	68fb      	ldr	r3, [r7, #12]
 80061ec:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80061f0:	685b      	ldr	r3, [r3, #4]
 80061f2:	68fa      	ldr	r2, [r7, #12]
 80061f4:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80061f8:	f043 0302 	orr.w	r3, r3, #2
 80061fc:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 80061fe:	2300      	movs	r3, #0
}
 8006200:	4618      	mov	r0, r3
 8006202:	3714      	adds	r7, #20
 8006204:	46bd      	mov	sp, r7
 8006206:	f85d 7b04 	ldr.w	r7, [sp], #4
 800620a:	4770      	bx	lr

0800620c <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 800620c:	b480      	push	{r7}
 800620e:	b085      	sub	sp, #20
 8006210:	af00      	add	r7, sp, #0
 8006212:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8006214:	687b      	ldr	r3, [r7, #4]
 8006216:	695b      	ldr	r3, [r3, #20]
 8006218:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 800621a:	687b      	ldr	r3, [r7, #4]
 800621c:	699b      	ldr	r3, [r3, #24]
 800621e:	68fa      	ldr	r2, [r7, #12]
 8006220:	4013      	ands	r3, r2
 8006222:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8006224:	68fb      	ldr	r3, [r7, #12]
}
 8006226:	4618      	mov	r0, r3
 8006228:	3714      	adds	r7, #20
 800622a:	46bd      	mov	sp, r7
 800622c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006230:	4770      	bx	lr

08006232 <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device OUT EP interrupt status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 8006232:	b480      	push	{r7}
 8006234:	b085      	sub	sp, #20
 8006236:	af00      	add	r7, sp, #0
 8006238:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800623a:	687b      	ldr	r3, [r7, #4]
 800623c:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800623e:	68fb      	ldr	r3, [r7, #12]
 8006240:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006244:	699b      	ldr	r3, [r3, #24]
 8006246:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8006248:	68fb      	ldr	r3, [r7, #12]
 800624a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800624e:	69db      	ldr	r3, [r3, #28]
 8006250:	68ba      	ldr	r2, [r7, #8]
 8006252:	4013      	ands	r3, r2
 8006254:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 8006256:	68bb      	ldr	r3, [r7, #8]
 8006258:	0c1b      	lsrs	r3, r3, #16
}
 800625a:	4618      	mov	r0, r3
 800625c:	3714      	adds	r7, #20
 800625e:	46bd      	mov	sp, r7
 8006260:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006264:	4770      	bx	lr

08006266 <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device IN EP interrupt status
  */
uint32_t USB_ReadDevAllInEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 8006266:	b480      	push	{r7}
 8006268:	b085      	sub	sp, #20
 800626a:	af00      	add	r7, sp, #0
 800626c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800626e:	687b      	ldr	r3, [r7, #4]
 8006270:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8006272:	68fb      	ldr	r3, [r7, #12]
 8006274:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006278:	699b      	ldr	r3, [r3, #24]
 800627a:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800627c:	68fb      	ldr	r3, [r7, #12]
 800627e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006282:	69db      	ldr	r3, [r3, #28]
 8006284:	68ba      	ldr	r2, [r7, #8]
 8006286:	4013      	ands	r3, r2
 8006288:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 800628a:	68bb      	ldr	r3, [r7, #8]
 800628c:	b29b      	uxth	r3, r3
}
 800628e:	4618      	mov	r0, r3
 8006290:	3714      	adds	r7, #20
 8006292:	46bd      	mov	sp, r7
 8006294:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006298:	4770      	bx	lr

0800629a <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800629a:	b480      	push	{r7}
 800629c:	b085      	sub	sp, #20
 800629e:	af00      	add	r7, sp, #0
 80062a0:	6078      	str	r0, [r7, #4]
 80062a2:	460b      	mov	r3, r1
 80062a4:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80062a6:	687b      	ldr	r3, [r7, #4]
 80062a8:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 80062aa:	78fb      	ldrb	r3, [r7, #3]
 80062ac:	015a      	lsls	r2, r3, #5
 80062ae:	68fb      	ldr	r3, [r7, #12]
 80062b0:	4413      	add	r3, r2
 80062b2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80062b6:	689b      	ldr	r3, [r3, #8]
 80062b8:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 80062ba:	68fb      	ldr	r3, [r7, #12]
 80062bc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80062c0:	695b      	ldr	r3, [r3, #20]
 80062c2:	68ba      	ldr	r2, [r7, #8]
 80062c4:	4013      	ands	r3, r2
 80062c6:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 80062c8:	68bb      	ldr	r3, [r7, #8]
}
 80062ca:	4618      	mov	r0, r3
 80062cc:	3714      	adds	r7, #20
 80062ce:	46bd      	mov	sp, r7
 80062d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062d4:	4770      	bx	lr

080062d6 <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 80062d6:	b480      	push	{r7}
 80062d8:	b087      	sub	sp, #28
 80062da:	af00      	add	r7, sp, #0
 80062dc:	6078      	str	r0, [r7, #4]
 80062de:	460b      	mov	r3, r1
 80062e0:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80062e2:	687b      	ldr	r3, [r7, #4]
 80062e4:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 80062e6:	697b      	ldr	r3, [r7, #20]
 80062e8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80062ec:	691b      	ldr	r3, [r3, #16]
 80062ee:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 80062f0:	697b      	ldr	r3, [r7, #20]
 80062f2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80062f6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80062f8:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 80062fa:	78fb      	ldrb	r3, [r7, #3]
 80062fc:	f003 030f 	and.w	r3, r3, #15
 8006300:	68fa      	ldr	r2, [r7, #12]
 8006302:	fa22 f303 	lsr.w	r3, r2, r3
 8006306:	01db      	lsls	r3, r3, #7
 8006308:	b2db      	uxtb	r3, r3
 800630a:	693a      	ldr	r2, [r7, #16]
 800630c:	4313      	orrs	r3, r2
 800630e:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 8006310:	78fb      	ldrb	r3, [r7, #3]
 8006312:	015a      	lsls	r2, r3, #5
 8006314:	697b      	ldr	r3, [r7, #20]
 8006316:	4413      	add	r3, r2
 8006318:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800631c:	689b      	ldr	r3, [r3, #8]
 800631e:	693a      	ldr	r2, [r7, #16]
 8006320:	4013      	ands	r3, r2
 8006322:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8006324:	68bb      	ldr	r3, [r7, #8]
}
 8006326:	4618      	mov	r0, r3
 8006328:	371c      	adds	r7, #28
 800632a:	46bd      	mov	sp, r7
 800632c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006330:	4770      	bx	lr

08006332 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 8006332:	b480      	push	{r7}
 8006334:	b083      	sub	sp, #12
 8006336:	af00      	add	r7, sp, #0
 8006338:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800633a:	687b      	ldr	r3, [r7, #4]
 800633c:	695b      	ldr	r3, [r3, #20]
 800633e:	f003 0301 	and.w	r3, r3, #1
}
 8006342:	4618      	mov	r0, r3
 8006344:	370c      	adds	r7, #12
 8006346:	46bd      	mov	sp, r7
 8006348:	f85d 7b04 	ldr.w	r7, [sp], #4
 800634c:	4770      	bx	lr
	...

08006350 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateSetup(const USB_OTG_GlobalTypeDef *USBx)
{
 8006350:	b480      	push	{r7}
 8006352:	b085      	sub	sp, #20
 8006354:	af00      	add	r7, sp, #0
 8006356:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006358:	687b      	ldr	r3, [r7, #4]
 800635a:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 800635c:	68fb      	ldr	r3, [r7, #12]
 800635e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006362:	681a      	ldr	r2, [r3, #0]
 8006364:	68fb      	ldr	r3, [r7, #12]
 8006366:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800636a:	4619      	mov	r1, r3
 800636c:	4b09      	ldr	r3, [pc, #36]	@ (8006394 <USB_ActivateSetup+0x44>)
 800636e:	4013      	ands	r3, r2
 8006370:	600b      	str	r3, [r1, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 8006372:	68fb      	ldr	r3, [r7, #12]
 8006374:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006378:	685b      	ldr	r3, [r3, #4]
 800637a:	68fa      	ldr	r2, [r7, #12]
 800637c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006380:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006384:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8006386:	2300      	movs	r3, #0
}
 8006388:	4618      	mov	r0, r3
 800638a:	3714      	adds	r7, #20
 800638c:	46bd      	mov	sp, r7
 800638e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006392:	4770      	bx	lr
 8006394:	fffff800 	.word	0xfffff800

08006398 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(const USB_OTG_GlobalTypeDef *USBx, uint8_t dma, const uint8_t *psetup)
{
 8006398:	b480      	push	{r7}
 800639a:	b087      	sub	sp, #28
 800639c:	af00      	add	r7, sp, #0
 800639e:	60f8      	str	r0, [r7, #12]
 80063a0:	460b      	mov	r3, r1
 80063a2:	607a      	str	r2, [r7, #4]
 80063a4:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80063a6:	68fb      	ldr	r3, [r7, #12]
 80063a8:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 80063aa:	68fb      	ldr	r3, [r7, #12]
 80063ac:	333c      	adds	r3, #60	@ 0x3c
 80063ae:	3304      	adds	r3, #4
 80063b0:	681b      	ldr	r3, [r3, #0]
 80063b2:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 80063b4:	693b      	ldr	r3, [r7, #16]
 80063b6:	4a26      	ldr	r2, [pc, #152]	@ (8006450 <USB_EP0_OutStart+0xb8>)
 80063b8:	4293      	cmp	r3, r2
 80063ba:	d90a      	bls.n	80063d2 <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80063bc:	697b      	ldr	r3, [r7, #20]
 80063be:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80063c2:	681b      	ldr	r3, [r3, #0]
 80063c4:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80063c8:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80063cc:	d101      	bne.n	80063d2 <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 80063ce:	2300      	movs	r3, #0
 80063d0:	e037      	b.n	8006442 <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 80063d2:	697b      	ldr	r3, [r7, #20]
 80063d4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80063d8:	461a      	mov	r2, r3
 80063da:	2300      	movs	r3, #0
 80063dc:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 80063de:	697b      	ldr	r3, [r7, #20]
 80063e0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80063e4:	691b      	ldr	r3, [r3, #16]
 80063e6:	697a      	ldr	r2, [r7, #20]
 80063e8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80063ec:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80063f0:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 80063f2:	697b      	ldr	r3, [r7, #20]
 80063f4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80063f8:	691b      	ldr	r3, [r3, #16]
 80063fa:	697a      	ldr	r2, [r7, #20]
 80063fc:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006400:	f043 0318 	orr.w	r3, r3, #24
 8006404:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 8006406:	697b      	ldr	r3, [r7, #20]
 8006408:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800640c:	691b      	ldr	r3, [r3, #16]
 800640e:	697a      	ldr	r2, [r7, #20]
 8006410:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8006414:	f043 43c0 	orr.w	r3, r3, #1610612736	@ 0x60000000
 8006418:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 800641a:	7afb      	ldrb	r3, [r7, #11]
 800641c:	2b01      	cmp	r3, #1
 800641e:	d10f      	bne.n	8006440 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 8006420:	697b      	ldr	r3, [r7, #20]
 8006422:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006426:	461a      	mov	r2, r3
 8006428:	687b      	ldr	r3, [r7, #4]
 800642a:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 800642c:	697b      	ldr	r3, [r7, #20]
 800642e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006432:	681b      	ldr	r3, [r3, #0]
 8006434:	697a      	ldr	r2, [r7, #20]
 8006436:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800643a:	f043 2380 	orr.w	r3, r3, #2147516416	@ 0x80008000
 800643e:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8006440:	2300      	movs	r3, #0
}
 8006442:	4618      	mov	r0, r3
 8006444:	371c      	adds	r7, #28
 8006446:	46bd      	mov	sp, r7
 8006448:	f85d 7b04 	ldr.w	r7, [sp], #4
 800644c:	4770      	bx	lr
 800644e:	bf00      	nop
 8006450:	4f54300a 	.word	0x4f54300a

08006454 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8006454:	b480      	push	{r7}
 8006456:	b085      	sub	sp, #20
 8006458:	af00      	add	r7, sp, #0
 800645a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800645c:	2300      	movs	r3, #0
 800645e:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8006460:	68fb      	ldr	r3, [r7, #12]
 8006462:	3301      	adds	r3, #1
 8006464:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8006466:	68fb      	ldr	r3, [r7, #12]
 8006468:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800646c:	d901      	bls.n	8006472 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800646e:	2303      	movs	r3, #3
 8006470:	e022      	b.n	80064b8 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8006472:	687b      	ldr	r3, [r7, #4]
 8006474:	691b      	ldr	r3, [r3, #16]
 8006476:	2b00      	cmp	r3, #0
 8006478:	daf2      	bge.n	8006460 <USB_CoreReset+0xc>

  count = 10U;
 800647a:	230a      	movs	r3, #10
 800647c:	60fb      	str	r3, [r7, #12]

  /* few cycles before setting core reset */
  while (count > 0U)
 800647e:	e002      	b.n	8006486 <USB_CoreReset+0x32>
  {
    count--;
 8006480:	68fb      	ldr	r3, [r7, #12]
 8006482:	3b01      	subs	r3, #1
 8006484:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 8006486:	68fb      	ldr	r3, [r7, #12]
 8006488:	2b00      	cmp	r3, #0
 800648a:	d1f9      	bne.n	8006480 <USB_CoreReset+0x2c>
  }

  /* Core Soft Reset */
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800648c:	687b      	ldr	r3, [r7, #4]
 800648e:	691b      	ldr	r3, [r3, #16]
 8006490:	f043 0201 	orr.w	r2, r3, #1
 8006494:	687b      	ldr	r3, [r7, #4]
 8006496:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8006498:	68fb      	ldr	r3, [r7, #12]
 800649a:	3301      	adds	r3, #1
 800649c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800649e:	68fb      	ldr	r3, [r7, #12]
 80064a0:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80064a4:	d901      	bls.n	80064aa <USB_CoreReset+0x56>
    {
      return HAL_TIMEOUT;
 80064a6:	2303      	movs	r3, #3
 80064a8:	e006      	b.n	80064b8 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 80064aa:	687b      	ldr	r3, [r7, #4]
 80064ac:	691b      	ldr	r3, [r3, #16]
 80064ae:	f003 0301 	and.w	r3, r3, #1
 80064b2:	2b01      	cmp	r3, #1
 80064b4:	d0f0      	beq.n	8006498 <USB_CoreReset+0x44>

  return HAL_OK;
 80064b6:	2300      	movs	r3, #0
}
 80064b8:	4618      	mov	r0, r3
 80064ba:	3714      	adds	r7, #20
 80064bc:	46bd      	mov	sp, r7
 80064be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064c2:	4770      	bx	lr

080064c4 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 80064c4:	b580      	push	{r7, lr}
 80064c6:	af00      	add	r7, sp, #0
  /*## FatFS: Link the USER driver ###########################*/
  retUSER = FATFS_LinkDriver(&USER_Driver, USERPath);
 80064c8:	4904      	ldr	r1, [pc, #16]	@ (80064dc <MX_FATFS_Init+0x18>)
 80064ca:	4805      	ldr	r0, [pc, #20]	@ (80064e0 <MX_FATFS_Init+0x1c>)
 80064cc:	f000 f8b0 	bl	8006630 <FATFS_LinkDriver>
 80064d0:	4603      	mov	r3, r0
 80064d2:	461a      	mov	r2, r3
 80064d4:	4b03      	ldr	r3, [pc, #12]	@ (80064e4 <MX_FATFS_Init+0x20>)
 80064d6:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 80064d8:	bf00      	nop
 80064da:	bd80      	pop	{r7, pc}
 80064dc:	20000260 	.word	0x20000260
 80064e0:	2000000c 	.word	0x2000000c
 80064e4:	2000025c 	.word	0x2000025c

080064e8 <USER_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_initialize (
	BYTE pdrv           /* Physical drive nmuber to identify the drive */
)
{
 80064e8:	b480      	push	{r7}
 80064ea:	b083      	sub	sp, #12
 80064ec:	af00      	add	r7, sp, #0
 80064ee:	4603      	mov	r3, r0
 80064f0:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN INIT */
    Stat = STA_NOINIT;
 80064f2:	4b06      	ldr	r3, [pc, #24]	@ (800650c <USER_initialize+0x24>)
 80064f4:	2201      	movs	r2, #1
 80064f6:	701a      	strb	r2, [r3, #0]
    return Stat;
 80064f8:	4b04      	ldr	r3, [pc, #16]	@ (800650c <USER_initialize+0x24>)
 80064fa:	781b      	ldrb	r3, [r3, #0]
 80064fc:	b2db      	uxtb	r3, r3
  /* USER CODE END INIT */
}
 80064fe:	4618      	mov	r0, r3
 8006500:	370c      	adds	r7, #12
 8006502:	46bd      	mov	sp, r7
 8006504:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006508:	4770      	bx	lr
 800650a:	bf00      	nop
 800650c:	20000009 	.word	0x20000009

08006510 <USER_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_status (
	BYTE pdrv       /* Physical drive number to identify the drive */
)
{
 8006510:	b480      	push	{r7}
 8006512:	b083      	sub	sp, #12
 8006514:	af00      	add	r7, sp, #0
 8006516:	4603      	mov	r3, r0
 8006518:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN STATUS */
    Stat = STA_NOINIT;
 800651a:	4b06      	ldr	r3, [pc, #24]	@ (8006534 <USER_status+0x24>)
 800651c:	2201      	movs	r2, #1
 800651e:	701a      	strb	r2, [r3, #0]
    return Stat;
 8006520:	4b04      	ldr	r3, [pc, #16]	@ (8006534 <USER_status+0x24>)
 8006522:	781b      	ldrb	r3, [r3, #0]
 8006524:	b2db      	uxtb	r3, r3
  /* USER CODE END STATUS */
}
 8006526:	4618      	mov	r0, r3
 8006528:	370c      	adds	r7, #12
 800652a:	46bd      	mov	sp, r7
 800652c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006530:	4770      	bx	lr
 8006532:	bf00      	nop
 8006534:	20000009 	.word	0x20000009

08006538 <USER_read>:
	BYTE pdrv,      /* Physical drive nmuber to identify the drive */
	BYTE *buff,     /* Data buffer to store read data */
	DWORD sector,   /* Sector address in LBA */
	UINT count      /* Number of sectors to read */
)
{
 8006538:	b480      	push	{r7}
 800653a:	b085      	sub	sp, #20
 800653c:	af00      	add	r7, sp, #0
 800653e:	60b9      	str	r1, [r7, #8]
 8006540:	607a      	str	r2, [r7, #4]
 8006542:	603b      	str	r3, [r7, #0]
 8006544:	4603      	mov	r3, r0
 8006546:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN READ */
    return RES_OK;
 8006548:	2300      	movs	r3, #0
  /* USER CODE END READ */
}
 800654a:	4618      	mov	r0, r3
 800654c:	3714      	adds	r7, #20
 800654e:	46bd      	mov	sp, r7
 8006550:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006554:	4770      	bx	lr

08006556 <USER_write>:
	BYTE pdrv,          /* Physical drive nmuber to identify the drive */
	const BYTE *buff,   /* Data to be written */
	DWORD sector,       /* Sector address in LBA */
	UINT count          /* Number of sectors to write */
)
{
 8006556:	b480      	push	{r7}
 8006558:	b085      	sub	sp, #20
 800655a:	af00      	add	r7, sp, #0
 800655c:	60b9      	str	r1, [r7, #8]
 800655e:	607a      	str	r2, [r7, #4]
 8006560:	603b      	str	r3, [r7, #0]
 8006562:	4603      	mov	r3, r0
 8006564:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN WRITE */
  /* USER CODE HERE */
    return RES_OK;
 8006566:	2300      	movs	r3, #0
  /* USER CODE END WRITE */
}
 8006568:	4618      	mov	r0, r3
 800656a:	3714      	adds	r7, #20
 800656c:	46bd      	mov	sp, r7
 800656e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006572:	4770      	bx	lr

08006574 <USER_ioctl>:
DRESULT USER_ioctl (
	BYTE pdrv,      /* Physical drive nmuber (0..) */
	BYTE cmd,       /* Control code */
	void *buff      /* Buffer to send/receive control data */
)
{
 8006574:	b480      	push	{r7}
 8006576:	b085      	sub	sp, #20
 8006578:	af00      	add	r7, sp, #0
 800657a:	4603      	mov	r3, r0
 800657c:	603a      	str	r2, [r7, #0]
 800657e:	71fb      	strb	r3, [r7, #7]
 8006580:	460b      	mov	r3, r1
 8006582:	71bb      	strb	r3, [r7, #6]
  /* USER CODE BEGIN IOCTL */
    DRESULT res = RES_ERROR;
 8006584:	2301      	movs	r3, #1
 8006586:	73fb      	strb	r3, [r7, #15]
    return res;
 8006588:	7bfb      	ldrb	r3, [r7, #15]
  /* USER CODE END IOCTL */
}
 800658a:	4618      	mov	r0, r3
 800658c:	3714      	adds	r7, #20
 800658e:	46bd      	mov	sp, r7
 8006590:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006594:	4770      	bx	lr
	...

08006598 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 8006598:	b480      	push	{r7}
 800659a:	b087      	sub	sp, #28
 800659c:	af00      	add	r7, sp, #0
 800659e:	60f8      	str	r0, [r7, #12]
 80065a0:	60b9      	str	r1, [r7, #8]
 80065a2:	4613      	mov	r3, r2
 80065a4:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 80065a6:	2301      	movs	r3, #1
 80065a8:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 80065aa:	2300      	movs	r3, #0
 80065ac:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 80065ae:	4b1f      	ldr	r3, [pc, #124]	@ (800662c <FATFS_LinkDriverEx+0x94>)
 80065b0:	7a5b      	ldrb	r3, [r3, #9]
 80065b2:	b2db      	uxtb	r3, r3
 80065b4:	2b00      	cmp	r3, #0
 80065b6:	d131      	bne.n	800661c <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 80065b8:	4b1c      	ldr	r3, [pc, #112]	@ (800662c <FATFS_LinkDriverEx+0x94>)
 80065ba:	7a5b      	ldrb	r3, [r3, #9]
 80065bc:	b2db      	uxtb	r3, r3
 80065be:	461a      	mov	r2, r3
 80065c0:	4b1a      	ldr	r3, [pc, #104]	@ (800662c <FATFS_LinkDriverEx+0x94>)
 80065c2:	2100      	movs	r1, #0
 80065c4:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 80065c6:	4b19      	ldr	r3, [pc, #100]	@ (800662c <FATFS_LinkDriverEx+0x94>)
 80065c8:	7a5b      	ldrb	r3, [r3, #9]
 80065ca:	b2db      	uxtb	r3, r3
 80065cc:	4a17      	ldr	r2, [pc, #92]	@ (800662c <FATFS_LinkDriverEx+0x94>)
 80065ce:	009b      	lsls	r3, r3, #2
 80065d0:	4413      	add	r3, r2
 80065d2:	68fa      	ldr	r2, [r7, #12]
 80065d4:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 80065d6:	4b15      	ldr	r3, [pc, #84]	@ (800662c <FATFS_LinkDriverEx+0x94>)
 80065d8:	7a5b      	ldrb	r3, [r3, #9]
 80065da:	b2db      	uxtb	r3, r3
 80065dc:	461a      	mov	r2, r3
 80065de:	4b13      	ldr	r3, [pc, #76]	@ (800662c <FATFS_LinkDriverEx+0x94>)
 80065e0:	4413      	add	r3, r2
 80065e2:	79fa      	ldrb	r2, [r7, #7]
 80065e4:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 80065e6:	4b11      	ldr	r3, [pc, #68]	@ (800662c <FATFS_LinkDriverEx+0x94>)
 80065e8:	7a5b      	ldrb	r3, [r3, #9]
 80065ea:	b2db      	uxtb	r3, r3
 80065ec:	1c5a      	adds	r2, r3, #1
 80065ee:	b2d1      	uxtb	r1, r2
 80065f0:	4a0e      	ldr	r2, [pc, #56]	@ (800662c <FATFS_LinkDriverEx+0x94>)
 80065f2:	7251      	strb	r1, [r2, #9]
 80065f4:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 80065f6:	7dbb      	ldrb	r3, [r7, #22]
 80065f8:	3330      	adds	r3, #48	@ 0x30
 80065fa:	b2da      	uxtb	r2, r3
 80065fc:	68bb      	ldr	r3, [r7, #8]
 80065fe:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 8006600:	68bb      	ldr	r3, [r7, #8]
 8006602:	3301      	adds	r3, #1
 8006604:	223a      	movs	r2, #58	@ 0x3a
 8006606:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 8006608:	68bb      	ldr	r3, [r7, #8]
 800660a:	3302      	adds	r3, #2
 800660c:	222f      	movs	r2, #47	@ 0x2f
 800660e:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 8006610:	68bb      	ldr	r3, [r7, #8]
 8006612:	3303      	adds	r3, #3
 8006614:	2200      	movs	r2, #0
 8006616:	701a      	strb	r2, [r3, #0]
    ret = 0;
 8006618:	2300      	movs	r3, #0
 800661a:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 800661c:	7dfb      	ldrb	r3, [r7, #23]
}
 800661e:	4618      	mov	r0, r3
 8006620:	371c      	adds	r7, #28
 8006622:	46bd      	mov	sp, r7
 8006624:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006628:	4770      	bx	lr
 800662a:	bf00      	nop
 800662c:	20000264 	.word	0x20000264

08006630 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 8006630:	b580      	push	{r7, lr}
 8006632:	b082      	sub	sp, #8
 8006634:	af00      	add	r7, sp, #0
 8006636:	6078      	str	r0, [r7, #4]
 8006638:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 800663a:	2200      	movs	r2, #0
 800663c:	6839      	ldr	r1, [r7, #0]
 800663e:	6878      	ldr	r0, [r7, #4]
 8006640:	f7ff ffaa 	bl	8006598 <FATFS_LinkDriverEx>
 8006644:	4603      	mov	r3, r0
}
 8006646:	4618      	mov	r0, r3
 8006648:	3708      	adds	r7, #8
 800664a:	46bd      	mov	sp, r7
 800664c:	bd80      	pop	{r7, pc}
	...

08006650 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8006650:	b580      	push	{r7, lr}
 8006652:	b084      	sub	sp, #16
 8006654:	af00      	add	r7, sp, #0
 8006656:	6078      	str	r0, [r7, #4]
 8006658:	460b      	mov	r3, r1
 800665a:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = (USBD_CDC_HandleTypeDef *)USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 800665c:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 8006660:	f002 fd34 	bl	80090cc <malloc>
 8006664:	4603      	mov	r3, r0
 8006666:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8006668:	68fb      	ldr	r3, [r7, #12]
 800666a:	2b00      	cmp	r3, #0
 800666c:	d109      	bne.n	8006682 <USBD_CDC_Init+0x32>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 800666e:	687b      	ldr	r3, [r7, #4]
 8006670:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006674:	687b      	ldr	r3, [r7, #4]
 8006676:	32b0      	adds	r2, #176	@ 0xb0
 8006678:	2100      	movs	r1, #0
 800667a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 800667e:	2302      	movs	r3, #2
 8006680:	e0d4      	b.n	800682c <USBD_CDC_Init+0x1dc>
  }

  (void)USBD_memset(hcdc, 0, sizeof(USBD_CDC_HandleTypeDef));
 8006682:	f44f 7207 	mov.w	r2, #540	@ 0x21c
 8006686:	2100      	movs	r1, #0
 8006688:	68f8      	ldr	r0, [r7, #12]
 800668a:	f002 fddd 	bl	8009248 <memset>

  pdev->pClassDataCmsit[pdev->classId] = (void *)hcdc;
 800668e:	687b      	ldr	r3, [r7, #4]
 8006690:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006694:	687b      	ldr	r3, [r7, #4]
 8006696:	32b0      	adds	r2, #176	@ 0xb0
 8006698:	68f9      	ldr	r1, [r7, #12]
 800669a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 800669e:	687b      	ldr	r3, [r7, #4]
 80066a0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80066a4:	687b      	ldr	r3, [r7, #4]
 80066a6:	32b0      	adds	r2, #176	@ 0xb0
 80066a8:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 80066ac:	687b      	ldr	r3, [r7, #4]
 80066ae:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 80066b2:	687b      	ldr	r3, [r7, #4]
 80066b4:	7c1b      	ldrb	r3, [r3, #16]
 80066b6:	2b00      	cmp	r3, #0
 80066b8:	d138      	bne.n	800672c <USBD_CDC_Init+0xdc>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 80066ba:	4b5e      	ldr	r3, [pc, #376]	@ (8006834 <USBD_CDC_Init+0x1e4>)
 80066bc:	7819      	ldrb	r1, [r3, #0]
 80066be:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80066c2:	2202      	movs	r2, #2
 80066c4:	6878      	ldr	r0, [r7, #4]
 80066c6:	f002 fb5e 	bl	8008d86 <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 80066ca:	4b5a      	ldr	r3, [pc, #360]	@ (8006834 <USBD_CDC_Init+0x1e4>)
 80066cc:	781b      	ldrb	r3, [r3, #0]
 80066ce:	f003 020f 	and.w	r2, r3, #15
 80066d2:	6879      	ldr	r1, [r7, #4]
 80066d4:	4613      	mov	r3, r2
 80066d6:	009b      	lsls	r3, r3, #2
 80066d8:	4413      	add	r3, r2
 80066da:	009b      	lsls	r3, r3, #2
 80066dc:	440b      	add	r3, r1
 80066de:	3323      	adds	r3, #35	@ 0x23
 80066e0:	2201      	movs	r2, #1
 80066e2:	701a      	strb	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 80066e4:	4b54      	ldr	r3, [pc, #336]	@ (8006838 <USBD_CDC_Init+0x1e8>)
 80066e6:	7819      	ldrb	r1, [r3, #0]
 80066e8:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80066ec:	2202      	movs	r2, #2
 80066ee:	6878      	ldr	r0, [r7, #4]
 80066f0:	f002 fb49 	bl	8008d86 <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 80066f4:	4b50      	ldr	r3, [pc, #320]	@ (8006838 <USBD_CDC_Init+0x1e8>)
 80066f6:	781b      	ldrb	r3, [r3, #0]
 80066f8:	f003 020f 	and.w	r2, r3, #15
 80066fc:	6879      	ldr	r1, [r7, #4]
 80066fe:	4613      	mov	r3, r2
 8006700:	009b      	lsls	r3, r3, #2
 8006702:	4413      	add	r3, r2
 8006704:	009b      	lsls	r3, r3, #2
 8006706:	440b      	add	r3, r1
 8006708:	f203 1363 	addw	r3, r3, #355	@ 0x163
 800670c:	2201      	movs	r2, #1
 800670e:	701a      	strb	r2, [r3, #0]

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_HS_BINTERVAL;
 8006710:	4b4a      	ldr	r3, [pc, #296]	@ (800683c <USBD_CDC_Init+0x1ec>)
 8006712:	781b      	ldrb	r3, [r3, #0]
 8006714:	f003 020f 	and.w	r2, r3, #15
 8006718:	6879      	ldr	r1, [r7, #4]
 800671a:	4613      	mov	r3, r2
 800671c:	009b      	lsls	r3, r3, #2
 800671e:	4413      	add	r3, r2
 8006720:	009b      	lsls	r3, r3, #2
 8006722:	440b      	add	r3, r1
 8006724:	331c      	adds	r3, #28
 8006726:	2210      	movs	r2, #16
 8006728:	601a      	str	r2, [r3, #0]
 800672a:	e035      	b.n	8006798 <USBD_CDC_Init+0x148>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 800672c:	4b41      	ldr	r3, [pc, #260]	@ (8006834 <USBD_CDC_Init+0x1e4>)
 800672e:	7819      	ldrb	r1, [r3, #0]
 8006730:	2340      	movs	r3, #64	@ 0x40
 8006732:	2202      	movs	r2, #2
 8006734:	6878      	ldr	r0, [r7, #4]
 8006736:	f002 fb26 	bl	8008d86 <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 800673a:	4b3e      	ldr	r3, [pc, #248]	@ (8006834 <USBD_CDC_Init+0x1e4>)
 800673c:	781b      	ldrb	r3, [r3, #0]
 800673e:	f003 020f 	and.w	r2, r3, #15
 8006742:	6879      	ldr	r1, [r7, #4]
 8006744:	4613      	mov	r3, r2
 8006746:	009b      	lsls	r3, r3, #2
 8006748:	4413      	add	r3, r2
 800674a:	009b      	lsls	r3, r3, #2
 800674c:	440b      	add	r3, r1
 800674e:	3323      	adds	r3, #35	@ 0x23
 8006750:	2201      	movs	r2, #1
 8006752:	701a      	strb	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 8006754:	4b38      	ldr	r3, [pc, #224]	@ (8006838 <USBD_CDC_Init+0x1e8>)
 8006756:	7819      	ldrb	r1, [r3, #0]
 8006758:	2340      	movs	r3, #64	@ 0x40
 800675a:	2202      	movs	r2, #2
 800675c:	6878      	ldr	r0, [r7, #4]
 800675e:	f002 fb12 	bl	8008d86 <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 8006762:	4b35      	ldr	r3, [pc, #212]	@ (8006838 <USBD_CDC_Init+0x1e8>)
 8006764:	781b      	ldrb	r3, [r3, #0]
 8006766:	f003 020f 	and.w	r2, r3, #15
 800676a:	6879      	ldr	r1, [r7, #4]
 800676c:	4613      	mov	r3, r2
 800676e:	009b      	lsls	r3, r3, #2
 8006770:	4413      	add	r3, r2
 8006772:	009b      	lsls	r3, r3, #2
 8006774:	440b      	add	r3, r1
 8006776:	f203 1363 	addw	r3, r3, #355	@ 0x163
 800677a:	2201      	movs	r2, #1
 800677c:	701a      	strb	r2, [r3, #0]

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_FS_BINTERVAL;
 800677e:	4b2f      	ldr	r3, [pc, #188]	@ (800683c <USBD_CDC_Init+0x1ec>)
 8006780:	781b      	ldrb	r3, [r3, #0]
 8006782:	f003 020f 	and.w	r2, r3, #15
 8006786:	6879      	ldr	r1, [r7, #4]
 8006788:	4613      	mov	r3, r2
 800678a:	009b      	lsls	r3, r3, #2
 800678c:	4413      	add	r3, r2
 800678e:	009b      	lsls	r3, r3, #2
 8006790:	440b      	add	r3, r1
 8006792:	331c      	adds	r3, #28
 8006794:	2210      	movs	r2, #16
 8006796:	601a      	str	r2, [r3, #0]
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDCCmdEpAdd, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 8006798:	4b28      	ldr	r3, [pc, #160]	@ (800683c <USBD_CDC_Init+0x1ec>)
 800679a:	7819      	ldrb	r1, [r3, #0]
 800679c:	2308      	movs	r3, #8
 800679e:	2203      	movs	r2, #3
 80067a0:	6878      	ldr	r0, [r7, #4]
 80067a2:	f002 faf0 	bl	8008d86 <USBD_LL_OpenEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 1U;
 80067a6:	4b25      	ldr	r3, [pc, #148]	@ (800683c <USBD_CDC_Init+0x1ec>)
 80067a8:	781b      	ldrb	r3, [r3, #0]
 80067aa:	f003 020f 	and.w	r2, r3, #15
 80067ae:	6879      	ldr	r1, [r7, #4]
 80067b0:	4613      	mov	r3, r2
 80067b2:	009b      	lsls	r3, r3, #2
 80067b4:	4413      	add	r3, r2
 80067b6:	009b      	lsls	r3, r3, #2
 80067b8:	440b      	add	r3, r1
 80067ba:	3323      	adds	r3, #35	@ 0x23
 80067bc:	2201      	movs	r2, #1
 80067be:	701a      	strb	r2, [r3, #0]

  hcdc->RxBuffer = NULL;
 80067c0:	68fb      	ldr	r3, [r7, #12]
 80067c2:	2200      	movs	r2, #0
 80067c4:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
 80067c8:	687b      	ldr	r3, [r7, #4]
 80067ca:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80067ce:	687a      	ldr	r2, [r7, #4]
 80067d0:	33b0      	adds	r3, #176	@ 0xb0
 80067d2:	009b      	lsls	r3, r3, #2
 80067d4:	4413      	add	r3, r2
 80067d6:	685b      	ldr	r3, [r3, #4]
 80067d8:	681b      	ldr	r3, [r3, #0]
 80067da:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 80067dc:	68fb      	ldr	r3, [r7, #12]
 80067de:	2200      	movs	r2, #0
 80067e0:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
  hcdc->RxState = 0U;
 80067e4:	68fb      	ldr	r3, [r7, #12]
 80067e6:	2200      	movs	r2, #0
 80067e8:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

  if (hcdc->RxBuffer == NULL)
 80067ec:	68fb      	ldr	r3, [r7, #12]
 80067ee:	f8d3 3204 	ldr.w	r3, [r3, #516]	@ 0x204
 80067f2:	2b00      	cmp	r3, #0
 80067f4:	d101      	bne.n	80067fa <USBD_CDC_Init+0x1aa>
  {
    return (uint8_t)USBD_EMEM;
 80067f6:	2302      	movs	r3, #2
 80067f8:	e018      	b.n	800682c <USBD_CDC_Init+0x1dc>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 80067fa:	687b      	ldr	r3, [r7, #4]
 80067fc:	7c1b      	ldrb	r3, [r3, #16]
 80067fe:	2b00      	cmp	r3, #0
 8006800:	d10a      	bne.n	8006818 <USBD_CDC_Init+0x1c8>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8006802:	4b0d      	ldr	r3, [pc, #52]	@ (8006838 <USBD_CDC_Init+0x1e8>)
 8006804:	7819      	ldrb	r1, [r3, #0]
 8006806:	68fb      	ldr	r3, [r7, #12]
 8006808:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800680c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8006810:	6878      	ldr	r0, [r7, #4]
 8006812:	f002 fba7 	bl	8008f64 <USBD_LL_PrepareReceive>
 8006816:	e008      	b.n	800682a <USBD_CDC_Init+0x1da>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8006818:	4b07      	ldr	r3, [pc, #28]	@ (8006838 <USBD_CDC_Init+0x1e8>)
 800681a:	7819      	ldrb	r1, [r3, #0]
 800681c:	68fb      	ldr	r3, [r7, #12]
 800681e:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8006822:	2340      	movs	r3, #64	@ 0x40
 8006824:	6878      	ldr	r0, [r7, #4]
 8006826:	f002 fb9d 	bl	8008f64 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800682a:	2300      	movs	r3, #0
}
 800682c:	4618      	mov	r0, r3
 800682e:	3710      	adds	r7, #16
 8006830:	46bd      	mov	sp, r7
 8006832:	bd80      	pop	{r7, pc}
 8006834:	200000a7 	.word	0x200000a7
 8006838:	200000a8 	.word	0x200000a8
 800683c:	200000a9 	.word	0x200000a9

08006840 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8006840:	b580      	push	{r7, lr}
 8006842:	b082      	sub	sp, #8
 8006844:	af00      	add	r7, sp, #0
 8006846:	6078      	str	r0, [r7, #4]
 8006848:	460b      	mov	r3, r1
 800684a:	70fb      	strb	r3, [r7, #3]
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDCInEpAdd);
 800684c:	4b3a      	ldr	r3, [pc, #232]	@ (8006938 <USBD_CDC_DeInit+0xf8>)
 800684e:	781b      	ldrb	r3, [r3, #0]
 8006850:	4619      	mov	r1, r3
 8006852:	6878      	ldr	r0, [r7, #4]
 8006854:	f002 fabd 	bl	8008dd2 <USBD_LL_CloseEP>
  pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 0U;
 8006858:	4b37      	ldr	r3, [pc, #220]	@ (8006938 <USBD_CDC_DeInit+0xf8>)
 800685a:	781b      	ldrb	r3, [r3, #0]
 800685c:	f003 020f 	and.w	r2, r3, #15
 8006860:	6879      	ldr	r1, [r7, #4]
 8006862:	4613      	mov	r3, r2
 8006864:	009b      	lsls	r3, r3, #2
 8006866:	4413      	add	r3, r2
 8006868:	009b      	lsls	r3, r3, #2
 800686a:	440b      	add	r3, r1
 800686c:	3323      	adds	r3, #35	@ 0x23
 800686e:	2200      	movs	r2, #0
 8006870:	701a      	strb	r2, [r3, #0]

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDCOutEpAdd);
 8006872:	4b32      	ldr	r3, [pc, #200]	@ (800693c <USBD_CDC_DeInit+0xfc>)
 8006874:	781b      	ldrb	r3, [r3, #0]
 8006876:	4619      	mov	r1, r3
 8006878:	6878      	ldr	r0, [r7, #4]
 800687a:	f002 faaa 	bl	8008dd2 <USBD_LL_CloseEP>
  pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 0U;
 800687e:	4b2f      	ldr	r3, [pc, #188]	@ (800693c <USBD_CDC_DeInit+0xfc>)
 8006880:	781b      	ldrb	r3, [r3, #0]
 8006882:	f003 020f 	and.w	r2, r3, #15
 8006886:	6879      	ldr	r1, [r7, #4]
 8006888:	4613      	mov	r3, r2
 800688a:	009b      	lsls	r3, r3, #2
 800688c:	4413      	add	r3, r2
 800688e:	009b      	lsls	r3, r3, #2
 8006890:	440b      	add	r3, r1
 8006892:	f203 1363 	addw	r3, r3, #355	@ 0x163
 8006896:	2200      	movs	r2, #0
 8006898:	701a      	strb	r2, [r3, #0]

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDCCmdEpAdd);
 800689a:	4b29      	ldr	r3, [pc, #164]	@ (8006940 <USBD_CDC_DeInit+0x100>)
 800689c:	781b      	ldrb	r3, [r3, #0]
 800689e:	4619      	mov	r1, r3
 80068a0:	6878      	ldr	r0, [r7, #4]
 80068a2:	f002 fa96 	bl	8008dd2 <USBD_LL_CloseEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 0U;
 80068a6:	4b26      	ldr	r3, [pc, #152]	@ (8006940 <USBD_CDC_DeInit+0x100>)
 80068a8:	781b      	ldrb	r3, [r3, #0]
 80068aa:	f003 020f 	and.w	r2, r3, #15
 80068ae:	6879      	ldr	r1, [r7, #4]
 80068b0:	4613      	mov	r3, r2
 80068b2:	009b      	lsls	r3, r3, #2
 80068b4:	4413      	add	r3, r2
 80068b6:	009b      	lsls	r3, r3, #2
 80068b8:	440b      	add	r3, r1
 80068ba:	3323      	adds	r3, #35	@ 0x23
 80068bc:	2200      	movs	r2, #0
 80068be:	701a      	strb	r2, [r3, #0]
  pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = 0U;
 80068c0:	4b1f      	ldr	r3, [pc, #124]	@ (8006940 <USBD_CDC_DeInit+0x100>)
 80068c2:	781b      	ldrb	r3, [r3, #0]
 80068c4:	f003 020f 	and.w	r2, r3, #15
 80068c8:	6879      	ldr	r1, [r7, #4]
 80068ca:	4613      	mov	r3, r2
 80068cc:	009b      	lsls	r3, r3, #2
 80068ce:	4413      	add	r3, r2
 80068d0:	009b      	lsls	r3, r3, #2
 80068d2:	440b      	add	r3, r1
 80068d4:	331c      	adds	r3, #28
 80068d6:	2200      	movs	r2, #0
 80068d8:	601a      	str	r2, [r3, #0]

  /* DeInit  physical Interface components */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 80068da:	687b      	ldr	r3, [r7, #4]
 80068dc:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80068e0:	687b      	ldr	r3, [r7, #4]
 80068e2:	32b0      	adds	r2, #176	@ 0xb0
 80068e4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80068e8:	2b00      	cmp	r3, #0
 80068ea:	d01f      	beq.n	800692c <USBD_CDC_DeInit+0xec>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit();
 80068ec:	687b      	ldr	r3, [r7, #4]
 80068ee:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80068f2:	687a      	ldr	r2, [r7, #4]
 80068f4:	33b0      	adds	r3, #176	@ 0xb0
 80068f6:	009b      	lsls	r3, r3, #2
 80068f8:	4413      	add	r3, r2
 80068fa:	685b      	ldr	r3, [r3, #4]
 80068fc:	685b      	ldr	r3, [r3, #4]
 80068fe:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 8006900:	687b      	ldr	r3, [r7, #4]
 8006902:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006906:	687b      	ldr	r3, [r7, #4]
 8006908:	32b0      	adds	r2, #176	@ 0xb0
 800690a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800690e:	4618      	mov	r0, r3
 8006910:	f002 fbe4 	bl	80090dc <free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8006914:	687b      	ldr	r3, [r7, #4]
 8006916:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800691a:	687b      	ldr	r3, [r7, #4]
 800691c:	32b0      	adds	r2, #176	@ 0xb0
 800691e:	2100      	movs	r1, #0
 8006920:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 8006924:	687b      	ldr	r3, [r7, #4]
 8006926:	2200      	movs	r2, #0
 8006928:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  }

  return (uint8_t)USBD_OK;
 800692c:	2300      	movs	r3, #0
}
 800692e:	4618      	mov	r0, r3
 8006930:	3708      	adds	r7, #8
 8006932:	46bd      	mov	sp, r7
 8006934:	bd80      	pop	{r7, pc}
 8006936:	bf00      	nop
 8006938:	200000a7 	.word	0x200000a7
 800693c:	200000a8 	.word	0x200000a8
 8006940:	200000a9 	.word	0x200000a9

08006944 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 8006944:	b580      	push	{r7, lr}
 8006946:	b086      	sub	sp, #24
 8006948:	af00      	add	r7, sp, #0
 800694a:	6078      	str	r0, [r7, #4]
 800694c:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800694e:	687b      	ldr	r3, [r7, #4]
 8006950:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006954:	687b      	ldr	r3, [r7, #4]
 8006956:	32b0      	adds	r2, #176	@ 0xb0
 8006958:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800695c:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 800695e:	2300      	movs	r3, #0
 8006960:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 8006962:	2300      	movs	r3, #0
 8006964:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 8006966:	2300      	movs	r3, #0
 8006968:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 800696a:	693b      	ldr	r3, [r7, #16]
 800696c:	2b00      	cmp	r3, #0
 800696e:	d101      	bne.n	8006974 <USBD_CDC_Setup+0x30>
  {
    return (uint8_t)USBD_FAIL;
 8006970:	2303      	movs	r3, #3
 8006972:	e0bf      	b.n	8006af4 <USBD_CDC_Setup+0x1b0>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8006974:	683b      	ldr	r3, [r7, #0]
 8006976:	781b      	ldrb	r3, [r3, #0]
 8006978:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800697c:	2b00      	cmp	r3, #0
 800697e:	d050      	beq.n	8006a22 <USBD_CDC_Setup+0xde>
 8006980:	2b20      	cmp	r3, #32
 8006982:	f040 80af 	bne.w	8006ae4 <USBD_CDC_Setup+0x1a0>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 8006986:	683b      	ldr	r3, [r7, #0]
 8006988:	88db      	ldrh	r3, [r3, #6]
 800698a:	2b00      	cmp	r3, #0
 800698c:	d03a      	beq.n	8006a04 <USBD_CDC_Setup+0xc0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 800698e:	683b      	ldr	r3, [r7, #0]
 8006990:	781b      	ldrb	r3, [r3, #0]
 8006992:	b25b      	sxtb	r3, r3
 8006994:	2b00      	cmp	r3, #0
 8006996:	da1b      	bge.n	80069d0 <USBD_CDC_Setup+0x8c>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8006998:	687b      	ldr	r3, [r7, #4]
 800699a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800699e:	687a      	ldr	r2, [r7, #4]
 80069a0:	33b0      	adds	r3, #176	@ 0xb0
 80069a2:	009b      	lsls	r3, r3, #2
 80069a4:	4413      	add	r3, r2
 80069a6:	685b      	ldr	r3, [r3, #4]
 80069a8:	689b      	ldr	r3, [r3, #8]
 80069aa:	683a      	ldr	r2, [r7, #0]
 80069ac:	7850      	ldrb	r0, [r2, #1]
                                                                           (uint8_t *)hcdc->data,
 80069ae:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 80069b0:	683a      	ldr	r2, [r7, #0]
 80069b2:	88d2      	ldrh	r2, [r2, #6]
 80069b4:	4798      	blx	r3
                                                                           req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 80069b6:	683b      	ldr	r3, [r7, #0]
 80069b8:	88db      	ldrh	r3, [r3, #6]
 80069ba:	2b07      	cmp	r3, #7
 80069bc:	bf28      	it	cs
 80069be:	2307      	movcs	r3, #7
 80069c0:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 80069c2:	693b      	ldr	r3, [r7, #16]
 80069c4:	89fa      	ldrh	r2, [r7, #14]
 80069c6:	4619      	mov	r1, r3
 80069c8:	6878      	ldr	r0, [r7, #4]
 80069ca:	f001 fd93 	bl	80084f4 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
                                                                         (uint8_t *)req, 0U);
      }
      break;
 80069ce:	e090      	b.n	8006af2 <USBD_CDC_Setup+0x1ae>
          hcdc->CmdOpCode = req->bRequest;
 80069d0:	683b      	ldr	r3, [r7, #0]
 80069d2:	785a      	ldrb	r2, [r3, #1]
 80069d4:	693b      	ldr	r3, [r7, #16]
 80069d6:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);
 80069da:	683b      	ldr	r3, [r7, #0]
 80069dc:	88db      	ldrh	r3, [r3, #6]
 80069de:	2b3f      	cmp	r3, #63	@ 0x3f
 80069e0:	d803      	bhi.n	80069ea <USBD_CDC_Setup+0xa6>
 80069e2:	683b      	ldr	r3, [r7, #0]
 80069e4:	88db      	ldrh	r3, [r3, #6]
 80069e6:	b2da      	uxtb	r2, r3
 80069e8:	e000      	b.n	80069ec <USBD_CDC_Setup+0xa8>
 80069ea:	2240      	movs	r2, #64	@ 0x40
 80069ec:	693b      	ldr	r3, [r7, #16]
 80069ee:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, hcdc->CmdLength);
 80069f2:	6939      	ldr	r1, [r7, #16]
 80069f4:	693b      	ldr	r3, [r7, #16]
 80069f6:	f893 3201 	ldrb.w	r3, [r3, #513]	@ 0x201
 80069fa:	461a      	mov	r2, r3
 80069fc:	6878      	ldr	r0, [r7, #4]
 80069fe:	f001 fda8 	bl	8008552 <USBD_CtlPrepareRx>
      break;
 8006a02:	e076      	b.n	8006af2 <USBD_CDC_Setup+0x1ae>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8006a04:	687b      	ldr	r3, [r7, #4]
 8006a06:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8006a0a:	687a      	ldr	r2, [r7, #4]
 8006a0c:	33b0      	adds	r3, #176	@ 0xb0
 8006a0e:	009b      	lsls	r3, r3, #2
 8006a10:	4413      	add	r3, r2
 8006a12:	685b      	ldr	r3, [r3, #4]
 8006a14:	689b      	ldr	r3, [r3, #8]
 8006a16:	683a      	ldr	r2, [r7, #0]
 8006a18:	7850      	ldrb	r0, [r2, #1]
 8006a1a:	2200      	movs	r2, #0
 8006a1c:	6839      	ldr	r1, [r7, #0]
 8006a1e:	4798      	blx	r3
      break;
 8006a20:	e067      	b.n	8006af2 <USBD_CDC_Setup+0x1ae>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8006a22:	683b      	ldr	r3, [r7, #0]
 8006a24:	785b      	ldrb	r3, [r3, #1]
 8006a26:	2b0b      	cmp	r3, #11
 8006a28:	d851      	bhi.n	8006ace <USBD_CDC_Setup+0x18a>
 8006a2a:	a201      	add	r2, pc, #4	@ (adr r2, 8006a30 <USBD_CDC_Setup+0xec>)
 8006a2c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006a30:	08006a61 	.word	0x08006a61
 8006a34:	08006add 	.word	0x08006add
 8006a38:	08006acf 	.word	0x08006acf
 8006a3c:	08006acf 	.word	0x08006acf
 8006a40:	08006acf 	.word	0x08006acf
 8006a44:	08006acf 	.word	0x08006acf
 8006a48:	08006acf 	.word	0x08006acf
 8006a4c:	08006acf 	.word	0x08006acf
 8006a50:	08006acf 	.word	0x08006acf
 8006a54:	08006acf 	.word	0x08006acf
 8006a58:	08006a8b 	.word	0x08006a8b
 8006a5c:	08006ab5 	.word	0x08006ab5
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006a60:	687b      	ldr	r3, [r7, #4]
 8006a62:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8006a66:	b2db      	uxtb	r3, r3
 8006a68:	2b03      	cmp	r3, #3
 8006a6a:	d107      	bne.n	8006a7c <USBD_CDC_Setup+0x138>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 8006a6c:	f107 030a 	add.w	r3, r7, #10
 8006a70:	2202      	movs	r2, #2
 8006a72:	4619      	mov	r1, r3
 8006a74:	6878      	ldr	r0, [r7, #4]
 8006a76:	f001 fd3d 	bl	80084f4 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8006a7a:	e032      	b.n	8006ae2 <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 8006a7c:	6839      	ldr	r1, [r7, #0]
 8006a7e:	6878      	ldr	r0, [r7, #4]
 8006a80:	f001 fcbb 	bl	80083fa <USBD_CtlError>
            ret = USBD_FAIL;
 8006a84:	2303      	movs	r3, #3
 8006a86:	75fb      	strb	r3, [r7, #23]
          break;
 8006a88:	e02b      	b.n	8006ae2 <USBD_CDC_Setup+0x19e>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8006a8a:	687b      	ldr	r3, [r7, #4]
 8006a8c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8006a90:	b2db      	uxtb	r3, r3
 8006a92:	2b03      	cmp	r3, #3
 8006a94:	d107      	bne.n	8006aa6 <USBD_CDC_Setup+0x162>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 8006a96:	f107 030d 	add.w	r3, r7, #13
 8006a9a:	2201      	movs	r2, #1
 8006a9c:	4619      	mov	r1, r3
 8006a9e:	6878      	ldr	r0, [r7, #4]
 8006aa0:	f001 fd28 	bl	80084f4 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8006aa4:	e01d      	b.n	8006ae2 <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 8006aa6:	6839      	ldr	r1, [r7, #0]
 8006aa8:	6878      	ldr	r0, [r7, #4]
 8006aaa:	f001 fca6 	bl	80083fa <USBD_CtlError>
            ret = USBD_FAIL;
 8006aae:	2303      	movs	r3, #3
 8006ab0:	75fb      	strb	r3, [r7, #23]
          break;
 8006ab2:	e016      	b.n	8006ae2 <USBD_CDC_Setup+0x19e>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 8006ab4:	687b      	ldr	r3, [r7, #4]
 8006ab6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8006aba:	b2db      	uxtb	r3, r3
 8006abc:	2b03      	cmp	r3, #3
 8006abe:	d00f      	beq.n	8006ae0 <USBD_CDC_Setup+0x19c>
          {
            USBD_CtlError(pdev, req);
 8006ac0:	6839      	ldr	r1, [r7, #0]
 8006ac2:	6878      	ldr	r0, [r7, #4]
 8006ac4:	f001 fc99 	bl	80083fa <USBD_CtlError>
            ret = USBD_FAIL;
 8006ac8:	2303      	movs	r3, #3
 8006aca:	75fb      	strb	r3, [r7, #23]
          }
          break;
 8006acc:	e008      	b.n	8006ae0 <USBD_CDC_Setup+0x19c>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 8006ace:	6839      	ldr	r1, [r7, #0]
 8006ad0:	6878      	ldr	r0, [r7, #4]
 8006ad2:	f001 fc92 	bl	80083fa <USBD_CtlError>
          ret = USBD_FAIL;
 8006ad6:	2303      	movs	r3, #3
 8006ad8:	75fb      	strb	r3, [r7, #23]
          break;
 8006ada:	e002      	b.n	8006ae2 <USBD_CDC_Setup+0x19e>
          break;
 8006adc:	bf00      	nop
 8006ade:	e008      	b.n	8006af2 <USBD_CDC_Setup+0x1ae>
          break;
 8006ae0:	bf00      	nop
      }
      break;
 8006ae2:	e006      	b.n	8006af2 <USBD_CDC_Setup+0x1ae>

    default:
      USBD_CtlError(pdev, req);
 8006ae4:	6839      	ldr	r1, [r7, #0]
 8006ae6:	6878      	ldr	r0, [r7, #4]
 8006ae8:	f001 fc87 	bl	80083fa <USBD_CtlError>
      ret = USBD_FAIL;
 8006aec:	2303      	movs	r3, #3
 8006aee:	75fb      	strb	r3, [r7, #23]
      break;
 8006af0:	bf00      	nop
  }

  return (uint8_t)ret;
 8006af2:	7dfb      	ldrb	r3, [r7, #23]
}
 8006af4:	4618      	mov	r0, r3
 8006af6:	3718      	adds	r7, #24
 8006af8:	46bd      	mov	sp, r7
 8006afa:	bd80      	pop	{r7, pc}

08006afc <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8006afc:	b580      	push	{r7, lr}
 8006afe:	b084      	sub	sp, #16
 8006b00:	af00      	add	r7, sp, #0
 8006b02:	6078      	str	r0, [r7, #4]
 8006b04:	460b      	mov	r3, r1
 8006b06:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef *)pdev->pData;
 8006b08:	687b      	ldr	r3, [r7, #4]
 8006b0a:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8006b0e:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8006b10:	687b      	ldr	r3, [r7, #4]
 8006b12:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006b16:	687b      	ldr	r3, [r7, #4]
 8006b18:	32b0      	adds	r2, #176	@ 0xb0
 8006b1a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006b1e:	2b00      	cmp	r3, #0
 8006b20:	d101      	bne.n	8006b26 <USBD_CDC_DataIn+0x2a>
  {
    return (uint8_t)USBD_FAIL;
 8006b22:	2303      	movs	r3, #3
 8006b24:	e065      	b.n	8006bf2 <USBD_CDC_DataIn+0xf6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8006b26:	687b      	ldr	r3, [r7, #4]
 8006b28:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006b2c:	687b      	ldr	r3, [r7, #4]
 8006b2e:	32b0      	adds	r2, #176	@ 0xb0
 8006b30:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006b34:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 8006b36:	78fb      	ldrb	r3, [r7, #3]
 8006b38:	f003 020f 	and.w	r2, r3, #15
 8006b3c:	6879      	ldr	r1, [r7, #4]
 8006b3e:	4613      	mov	r3, r2
 8006b40:	009b      	lsls	r3, r3, #2
 8006b42:	4413      	add	r3, r2
 8006b44:	009b      	lsls	r3, r3, #2
 8006b46:	440b      	add	r3, r1
 8006b48:	3314      	adds	r3, #20
 8006b4a:	681b      	ldr	r3, [r3, #0]
 8006b4c:	2b00      	cmp	r3, #0
 8006b4e:	d02f      	beq.n	8006bb0 <USBD_CDC_DataIn+0xb4>
      ((pdev->ep_in[epnum & 0xFU].total_length % hpcd->IN_ep[epnum & 0xFU].maxpacket) == 0U))
 8006b50:	78fb      	ldrb	r3, [r7, #3]
 8006b52:	f003 020f 	and.w	r2, r3, #15
 8006b56:	6879      	ldr	r1, [r7, #4]
 8006b58:	4613      	mov	r3, r2
 8006b5a:	009b      	lsls	r3, r3, #2
 8006b5c:	4413      	add	r3, r2
 8006b5e:	009b      	lsls	r3, r3, #2
 8006b60:	440b      	add	r3, r1
 8006b62:	3314      	adds	r3, #20
 8006b64:	681a      	ldr	r2, [r3, #0]
 8006b66:	78fb      	ldrb	r3, [r7, #3]
 8006b68:	f003 010f 	and.w	r1, r3, #15
 8006b6c:	68f8      	ldr	r0, [r7, #12]
 8006b6e:	460b      	mov	r3, r1
 8006b70:	00db      	lsls	r3, r3, #3
 8006b72:	440b      	add	r3, r1
 8006b74:	009b      	lsls	r3, r3, #2
 8006b76:	4403      	add	r3, r0
 8006b78:	331c      	adds	r3, #28
 8006b7a:	681b      	ldr	r3, [r3, #0]
 8006b7c:	fbb2 f1f3 	udiv	r1, r2, r3
 8006b80:	fb01 f303 	mul.w	r3, r1, r3
 8006b84:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 8006b86:	2b00      	cmp	r3, #0
 8006b88:	d112      	bne.n	8006bb0 <USBD_CDC_DataIn+0xb4>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum & 0xFU].total_length = 0U;
 8006b8a:	78fb      	ldrb	r3, [r7, #3]
 8006b8c:	f003 020f 	and.w	r2, r3, #15
 8006b90:	6879      	ldr	r1, [r7, #4]
 8006b92:	4613      	mov	r3, r2
 8006b94:	009b      	lsls	r3, r3, #2
 8006b96:	4413      	add	r3, r2
 8006b98:	009b      	lsls	r3, r3, #2
 8006b9a:	440b      	add	r3, r1
 8006b9c:	3314      	adds	r3, #20
 8006b9e:	2200      	movs	r2, #0
 8006ba0:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 8006ba2:	78f9      	ldrb	r1, [r7, #3]
 8006ba4:	2300      	movs	r3, #0
 8006ba6:	2200      	movs	r2, #0
 8006ba8:	6878      	ldr	r0, [r7, #4]
 8006baa:	f002 f9ba 	bl	8008f22 <USBD_LL_Transmit>
 8006bae:	e01f      	b.n	8006bf0 <USBD_CDC_DataIn+0xf4>
  }
  else
  {
    hcdc->TxState = 0U;
 8006bb0:	68bb      	ldr	r3, [r7, #8]
 8006bb2:	2200      	movs	r2, #0
 8006bb4:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt != NULL)
 8006bb8:	687b      	ldr	r3, [r7, #4]
 8006bba:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8006bbe:	687a      	ldr	r2, [r7, #4]
 8006bc0:	33b0      	adds	r3, #176	@ 0xb0
 8006bc2:	009b      	lsls	r3, r3, #2
 8006bc4:	4413      	add	r3, r2
 8006bc6:	685b      	ldr	r3, [r3, #4]
 8006bc8:	691b      	ldr	r3, [r3, #16]
 8006bca:	2b00      	cmp	r3, #0
 8006bcc:	d010      	beq.n	8006bf0 <USBD_CDC_DataIn+0xf4>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 8006bce:	687b      	ldr	r3, [r7, #4]
 8006bd0:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8006bd4:	687a      	ldr	r2, [r7, #4]
 8006bd6:	33b0      	adds	r3, #176	@ 0xb0
 8006bd8:	009b      	lsls	r3, r3, #2
 8006bda:	4413      	add	r3, r2
 8006bdc:	685b      	ldr	r3, [r3, #4]
 8006bde:	691b      	ldr	r3, [r3, #16]
 8006be0:	68ba      	ldr	r2, [r7, #8]
 8006be2:	f8d2 0208 	ldr.w	r0, [r2, #520]	@ 0x208
 8006be6:	68ba      	ldr	r2, [r7, #8]
 8006be8:	f502 7104 	add.w	r1, r2, #528	@ 0x210
 8006bec:	78fa      	ldrb	r2, [r7, #3]
 8006bee:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 8006bf0:	2300      	movs	r3, #0
}
 8006bf2:	4618      	mov	r0, r3
 8006bf4:	3710      	adds	r7, #16
 8006bf6:	46bd      	mov	sp, r7
 8006bf8:	bd80      	pop	{r7, pc}

08006bfa <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8006bfa:	b580      	push	{r7, lr}
 8006bfc:	b084      	sub	sp, #16
 8006bfe:	af00      	add	r7, sp, #0
 8006c00:	6078      	str	r0, [r7, #4]
 8006c02:	460b      	mov	r3, r1
 8006c04:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8006c06:	687b      	ldr	r3, [r7, #4]
 8006c08:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006c0c:	687b      	ldr	r3, [r7, #4]
 8006c0e:	32b0      	adds	r2, #176	@ 0xb0
 8006c10:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006c14:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8006c16:	687b      	ldr	r3, [r7, #4]
 8006c18:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006c1c:	687b      	ldr	r3, [r7, #4]
 8006c1e:	32b0      	adds	r2, #176	@ 0xb0
 8006c20:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006c24:	2b00      	cmp	r3, #0
 8006c26:	d101      	bne.n	8006c2c <USBD_CDC_DataOut+0x32>
  {
    return (uint8_t)USBD_FAIL;
 8006c28:	2303      	movs	r3, #3
 8006c2a:	e01a      	b.n	8006c62 <USBD_CDC_DataOut+0x68>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 8006c2c:	78fb      	ldrb	r3, [r7, #3]
 8006c2e:	4619      	mov	r1, r3
 8006c30:	6878      	ldr	r0, [r7, #4]
 8006c32:	f002 f9b8 	bl	8008fa6 <USBD_LL_GetRxDataSize>
 8006c36:	4602      	mov	r2, r0
 8006c38:	68fb      	ldr	r3, [r7, #12]
 8006c3a:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 8006c3e:	687b      	ldr	r3, [r7, #4]
 8006c40:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8006c44:	687a      	ldr	r2, [r7, #4]
 8006c46:	33b0      	adds	r3, #176	@ 0xb0
 8006c48:	009b      	lsls	r3, r3, #2
 8006c4a:	4413      	add	r3, r2
 8006c4c:	685b      	ldr	r3, [r3, #4]
 8006c4e:	68db      	ldr	r3, [r3, #12]
 8006c50:	68fa      	ldr	r2, [r7, #12]
 8006c52:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 8006c56:	68fa      	ldr	r2, [r7, #12]
 8006c58:	f502 7203 	add.w	r2, r2, #524	@ 0x20c
 8006c5c:	4611      	mov	r1, r2
 8006c5e:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 8006c60:	2300      	movs	r3, #0
}
 8006c62:	4618      	mov	r0, r3
 8006c64:	3710      	adds	r7, #16
 8006c66:	46bd      	mov	sp, r7
 8006c68:	bd80      	pop	{r7, pc}

08006c6a <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 8006c6a:	b580      	push	{r7, lr}
 8006c6c:	b084      	sub	sp, #16
 8006c6e:	af00      	add	r7, sp, #0
 8006c70:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8006c72:	687b      	ldr	r3, [r7, #4]
 8006c74:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006c78:	687b      	ldr	r3, [r7, #4]
 8006c7a:	32b0      	adds	r2, #176	@ 0xb0
 8006c7c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006c80:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8006c82:	68fb      	ldr	r3, [r7, #12]
 8006c84:	2b00      	cmp	r3, #0
 8006c86:	d101      	bne.n	8006c8c <USBD_CDC_EP0_RxReady+0x22>
  {
    return (uint8_t)USBD_FAIL;
 8006c88:	2303      	movs	r3, #3
 8006c8a:	e024      	b.n	8006cd6 <USBD_CDC_EP0_RxReady+0x6c>
  }

  if ((pdev->pUserData[pdev->classId] != NULL) && (hcdc->CmdOpCode != 0xFFU))
 8006c8c:	687b      	ldr	r3, [r7, #4]
 8006c8e:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8006c92:	687a      	ldr	r2, [r7, #4]
 8006c94:	33b0      	adds	r3, #176	@ 0xb0
 8006c96:	009b      	lsls	r3, r3, #2
 8006c98:	4413      	add	r3, r2
 8006c9a:	685b      	ldr	r3, [r3, #4]
 8006c9c:	2b00      	cmp	r3, #0
 8006c9e:	d019      	beq.n	8006cd4 <USBD_CDC_EP0_RxReady+0x6a>
 8006ca0:	68fb      	ldr	r3, [r7, #12]
 8006ca2:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 8006ca6:	2bff      	cmp	r3, #255	@ 0xff
 8006ca8:	d014      	beq.n	8006cd4 <USBD_CDC_EP0_RxReady+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 8006caa:	687b      	ldr	r3, [r7, #4]
 8006cac:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8006cb0:	687a      	ldr	r2, [r7, #4]
 8006cb2:	33b0      	adds	r3, #176	@ 0xb0
 8006cb4:	009b      	lsls	r3, r3, #2
 8006cb6:	4413      	add	r3, r2
 8006cb8:	685b      	ldr	r3, [r3, #4]
 8006cba:	689b      	ldr	r3, [r3, #8]
 8006cbc:	68fa      	ldr	r2, [r7, #12]
 8006cbe:	f892 0200 	ldrb.w	r0, [r2, #512]	@ 0x200
                                                                     (uint8_t *)hcdc->data,
 8006cc2:	68f9      	ldr	r1, [r7, #12]
                                                                     (uint16_t)hcdc->CmdLength);
 8006cc4:	68fa      	ldr	r2, [r7, #12]
 8006cc6:	f892 2201 	ldrb.w	r2, [r2, #513]	@ 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 8006cca:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 8006ccc:	68fb      	ldr	r3, [r7, #12]
 8006cce:	22ff      	movs	r2, #255	@ 0xff
 8006cd0:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
  }

  return (uint8_t)USBD_OK;
 8006cd4:	2300      	movs	r3, #0
}
 8006cd6:	4618      	mov	r0, r3
 8006cd8:	3710      	adds	r7, #16
 8006cda:	46bd      	mov	sp, r7
 8006cdc:	bd80      	pop	{r7, pc}
	...

08006ce0 <USBD_CDC_GetFSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 8006ce0:	b580      	push	{r7, lr}
 8006ce2:	b086      	sub	sp, #24
 8006ce4:	af00      	add	r7, sp, #0
 8006ce6:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8006ce8:	2182      	movs	r1, #130	@ 0x82
 8006cea:	4818      	ldr	r0, [pc, #96]	@ (8006d4c <USBD_CDC_GetFSCfgDesc+0x6c>)
 8006cec:	f000 fd22 	bl	8007734 <USBD_GetEpDesc>
 8006cf0:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8006cf2:	2101      	movs	r1, #1
 8006cf4:	4815      	ldr	r0, [pc, #84]	@ (8006d4c <USBD_CDC_GetFSCfgDesc+0x6c>)
 8006cf6:	f000 fd1d 	bl	8007734 <USBD_GetEpDesc>
 8006cfa:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8006cfc:	2181      	movs	r1, #129	@ 0x81
 8006cfe:	4813      	ldr	r0, [pc, #76]	@ (8006d4c <USBD_CDC_GetFSCfgDesc+0x6c>)
 8006d00:	f000 fd18 	bl	8007734 <USBD_GetEpDesc>
 8006d04:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8006d06:	697b      	ldr	r3, [r7, #20]
 8006d08:	2b00      	cmp	r3, #0
 8006d0a:	d002      	beq.n	8006d12 <USBD_CDC_GetFSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 8006d0c:	697b      	ldr	r3, [r7, #20]
 8006d0e:	2210      	movs	r2, #16
 8006d10:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8006d12:	693b      	ldr	r3, [r7, #16]
 8006d14:	2b00      	cmp	r3, #0
 8006d16:	d006      	beq.n	8006d26 <USBD_CDC_GetFSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8006d18:	693b      	ldr	r3, [r7, #16]
 8006d1a:	2200      	movs	r2, #0
 8006d1c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006d20:	711a      	strb	r2, [r3, #4]
 8006d22:	2200      	movs	r2, #0
 8006d24:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8006d26:	68fb      	ldr	r3, [r7, #12]
 8006d28:	2b00      	cmp	r3, #0
 8006d2a:	d006      	beq.n	8006d3a <USBD_CDC_GetFSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8006d2c:	68fb      	ldr	r3, [r7, #12]
 8006d2e:	2200      	movs	r2, #0
 8006d30:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006d34:	711a      	strb	r2, [r3, #4]
 8006d36:	2200      	movs	r2, #0
 8006d38:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8006d3a:	687b      	ldr	r3, [r7, #4]
 8006d3c:	2243      	movs	r2, #67	@ 0x43
 8006d3e:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8006d40:	4b02      	ldr	r3, [pc, #8]	@ (8006d4c <USBD_CDC_GetFSCfgDesc+0x6c>)
}
 8006d42:	4618      	mov	r0, r3
 8006d44:	3718      	adds	r7, #24
 8006d46:	46bd      	mov	sp, r7
 8006d48:	bd80      	pop	{r7, pc}
 8006d4a:	bf00      	nop
 8006d4c:	20000064 	.word	0x20000064

08006d50 <USBD_CDC_GetHSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 8006d50:	b580      	push	{r7, lr}
 8006d52:	b086      	sub	sp, #24
 8006d54:	af00      	add	r7, sp, #0
 8006d56:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8006d58:	2182      	movs	r1, #130	@ 0x82
 8006d5a:	4818      	ldr	r0, [pc, #96]	@ (8006dbc <USBD_CDC_GetHSCfgDesc+0x6c>)
 8006d5c:	f000 fcea 	bl	8007734 <USBD_GetEpDesc>
 8006d60:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8006d62:	2101      	movs	r1, #1
 8006d64:	4815      	ldr	r0, [pc, #84]	@ (8006dbc <USBD_CDC_GetHSCfgDesc+0x6c>)
 8006d66:	f000 fce5 	bl	8007734 <USBD_GetEpDesc>
 8006d6a:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8006d6c:	2181      	movs	r1, #129	@ 0x81
 8006d6e:	4813      	ldr	r0, [pc, #76]	@ (8006dbc <USBD_CDC_GetHSCfgDesc+0x6c>)
 8006d70:	f000 fce0 	bl	8007734 <USBD_GetEpDesc>
 8006d74:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8006d76:	697b      	ldr	r3, [r7, #20]
 8006d78:	2b00      	cmp	r3, #0
 8006d7a:	d002      	beq.n	8006d82 <USBD_CDC_GetHSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_HS_BINTERVAL;
 8006d7c:	697b      	ldr	r3, [r7, #20]
 8006d7e:	2210      	movs	r2, #16
 8006d80:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8006d82:	693b      	ldr	r3, [r7, #16]
 8006d84:	2b00      	cmp	r3, #0
 8006d86:	d006      	beq.n	8006d96 <USBD_CDC_GetHSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 8006d88:	693b      	ldr	r3, [r7, #16]
 8006d8a:	2200      	movs	r2, #0
 8006d8c:	711a      	strb	r2, [r3, #4]
 8006d8e:	2200      	movs	r2, #0
 8006d90:	f042 0202 	orr.w	r2, r2, #2
 8006d94:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8006d96:	68fb      	ldr	r3, [r7, #12]
 8006d98:	2b00      	cmp	r3, #0
 8006d9a:	d006      	beq.n	8006daa <USBD_CDC_GetHSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 8006d9c:	68fb      	ldr	r3, [r7, #12]
 8006d9e:	2200      	movs	r2, #0
 8006da0:	711a      	strb	r2, [r3, #4]
 8006da2:	2200      	movs	r2, #0
 8006da4:	f042 0202 	orr.w	r2, r2, #2
 8006da8:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8006daa:	687b      	ldr	r3, [r7, #4]
 8006dac:	2243      	movs	r2, #67	@ 0x43
 8006dae:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8006db0:	4b02      	ldr	r3, [pc, #8]	@ (8006dbc <USBD_CDC_GetHSCfgDesc+0x6c>)
}
 8006db2:	4618      	mov	r0, r3
 8006db4:	3718      	adds	r7, #24
 8006db6:	46bd      	mov	sp, r7
 8006db8:	bd80      	pop	{r7, pc}
 8006dba:	bf00      	nop
 8006dbc:	20000064 	.word	0x20000064

08006dc0 <USBD_CDC_GetOtherSpeedCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 8006dc0:	b580      	push	{r7, lr}
 8006dc2:	b086      	sub	sp, #24
 8006dc4:	af00      	add	r7, sp, #0
 8006dc6:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 8006dc8:	2182      	movs	r1, #130	@ 0x82
 8006dca:	4818      	ldr	r0, [pc, #96]	@ (8006e2c <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8006dcc:	f000 fcb2 	bl	8007734 <USBD_GetEpDesc>
 8006dd0:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8006dd2:	2101      	movs	r1, #1
 8006dd4:	4815      	ldr	r0, [pc, #84]	@ (8006e2c <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8006dd6:	f000 fcad 	bl	8007734 <USBD_GetEpDesc>
 8006dda:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8006ddc:	2181      	movs	r1, #129	@ 0x81
 8006dde:	4813      	ldr	r0, [pc, #76]	@ (8006e2c <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8006de0:	f000 fca8 	bl	8007734 <USBD_GetEpDesc>
 8006de4:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 8006de6:	697b      	ldr	r3, [r7, #20]
 8006de8:	2b00      	cmp	r3, #0
 8006dea:	d002      	beq.n	8006df2 <USBD_CDC_GetOtherSpeedCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 8006dec:	697b      	ldr	r3, [r7, #20]
 8006dee:	2210      	movs	r2, #16
 8006df0:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8006df2:	693b      	ldr	r3, [r7, #16]
 8006df4:	2b00      	cmp	r3, #0
 8006df6:	d006      	beq.n	8006e06 <USBD_CDC_GetOtherSpeedCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8006df8:	693b      	ldr	r3, [r7, #16]
 8006dfa:	2200      	movs	r2, #0
 8006dfc:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006e00:	711a      	strb	r2, [r3, #4]
 8006e02:	2200      	movs	r2, #0
 8006e04:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 8006e06:	68fb      	ldr	r3, [r7, #12]
 8006e08:	2b00      	cmp	r3, #0
 8006e0a:	d006      	beq.n	8006e1a <USBD_CDC_GetOtherSpeedCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8006e0c:	68fb      	ldr	r3, [r7, #12]
 8006e0e:	2200      	movs	r2, #0
 8006e10:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006e14:	711a      	strb	r2, [r3, #4]
 8006e16:	2200      	movs	r2, #0
 8006e18:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 8006e1a:	687b      	ldr	r3, [r7, #4]
 8006e1c:	2243      	movs	r2, #67	@ 0x43
 8006e1e:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8006e20:	4b02      	ldr	r3, [pc, #8]	@ (8006e2c <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
}
 8006e22:	4618      	mov	r0, r3
 8006e24:	3718      	adds	r7, #24
 8006e26:	46bd      	mov	sp, r7
 8006e28:	bd80      	pop	{r7, pc}
 8006e2a:	bf00      	nop
 8006e2c:	20000064 	.word	0x20000064

08006e30 <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 8006e30:	b480      	push	{r7}
 8006e32:	b083      	sub	sp, #12
 8006e34:	af00      	add	r7, sp, #0
 8006e36:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 8006e38:	687b      	ldr	r3, [r7, #4]
 8006e3a:	220a      	movs	r2, #10
 8006e3c:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 8006e3e:	4b03      	ldr	r3, [pc, #12]	@ (8006e4c <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 8006e40:	4618      	mov	r0, r3
 8006e42:	370c      	adds	r7, #12
 8006e44:	46bd      	mov	sp, r7
 8006e46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e4a:	4770      	bx	lr
 8006e4c:	20000020 	.word	0x20000020

08006e50 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 8006e50:	b480      	push	{r7}
 8006e52:	b083      	sub	sp, #12
 8006e54:	af00      	add	r7, sp, #0
 8006e56:	6078      	str	r0, [r7, #4]
 8006e58:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 8006e5a:	683b      	ldr	r3, [r7, #0]
 8006e5c:	2b00      	cmp	r3, #0
 8006e5e:	d101      	bne.n	8006e64 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 8006e60:	2303      	movs	r3, #3
 8006e62:	e009      	b.n	8006e78 <USBD_CDC_RegisterInterface+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 8006e64:	687b      	ldr	r3, [r7, #4]
 8006e66:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8006e6a:	687a      	ldr	r2, [r7, #4]
 8006e6c:	33b0      	adds	r3, #176	@ 0xb0
 8006e6e:	009b      	lsls	r3, r3, #2
 8006e70:	4413      	add	r3, r2
 8006e72:	683a      	ldr	r2, [r7, #0]
 8006e74:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 8006e76:	2300      	movs	r3, #0
}
 8006e78:	4618      	mov	r0, r3
 8006e7a:	370c      	adds	r7, #12
 8006e7c:	46bd      	mov	sp, r7
 8006e7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e82:	4770      	bx	lr

08006e84 <USBD_CDC_SetTxBuffer>:
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 8006e84:	b480      	push	{r7}
 8006e86:	b087      	sub	sp, #28
 8006e88:	af00      	add	r7, sp, #0
 8006e8a:	60f8      	str	r0, [r7, #12]
 8006e8c:	60b9      	str	r1, [r7, #8]
 8006e8e:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8006e90:	68fb      	ldr	r3, [r7, #12]
 8006e92:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006e96:	68fb      	ldr	r3, [r7, #12]
 8006e98:	32b0      	adds	r2, #176	@ 0xb0
 8006e9a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006e9e:	617b      	str	r3, [r7, #20]
#endif /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 8006ea0:	697b      	ldr	r3, [r7, #20]
 8006ea2:	2b00      	cmp	r3, #0
 8006ea4:	d101      	bne.n	8006eaa <USBD_CDC_SetTxBuffer+0x26>
  {
    return (uint8_t)USBD_FAIL;
 8006ea6:	2303      	movs	r3, #3
 8006ea8:	e008      	b.n	8006ebc <USBD_CDC_SetTxBuffer+0x38>
  }

  hcdc->TxBuffer = pbuff;
 8006eaa:	697b      	ldr	r3, [r7, #20]
 8006eac:	68ba      	ldr	r2, [r7, #8]
 8006eae:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 8006eb2:	697b      	ldr	r3, [r7, #20]
 8006eb4:	687a      	ldr	r2, [r7, #4]
 8006eb6:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return (uint8_t)USBD_OK;
 8006eba:	2300      	movs	r3, #0
}
 8006ebc:	4618      	mov	r0, r3
 8006ebe:	371c      	adds	r7, #28
 8006ec0:	46bd      	mov	sp, r7
 8006ec2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ec6:	4770      	bx	lr

08006ec8 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 8006ec8:	b480      	push	{r7}
 8006eca:	b085      	sub	sp, #20
 8006ecc:	af00      	add	r7, sp, #0
 8006ece:	6078      	str	r0, [r7, #4]
 8006ed0:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8006ed2:	687b      	ldr	r3, [r7, #4]
 8006ed4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006ed8:	687b      	ldr	r3, [r7, #4]
 8006eda:	32b0      	adds	r2, #176	@ 0xb0
 8006edc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006ee0:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8006ee2:	68fb      	ldr	r3, [r7, #12]
 8006ee4:	2b00      	cmp	r3, #0
 8006ee6:	d101      	bne.n	8006eec <USBD_CDC_SetRxBuffer+0x24>
  {
    return (uint8_t)USBD_FAIL;
 8006ee8:	2303      	movs	r3, #3
 8006eea:	e004      	b.n	8006ef6 <USBD_CDC_SetRxBuffer+0x2e>
  }

  hcdc->RxBuffer = pbuff;
 8006eec:	68fb      	ldr	r3, [r7, #12]
 8006eee:	683a      	ldr	r2, [r7, #0]
 8006ef0:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  return (uint8_t)USBD_OK;
 8006ef4:	2300      	movs	r3, #0
}
 8006ef6:	4618      	mov	r0, r3
 8006ef8:	3714      	adds	r7, #20
 8006efa:	46bd      	mov	sp, r7
 8006efc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f00:	4770      	bx	lr
	...

08006f04 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 8006f04:	b580      	push	{r7, lr}
 8006f06:	b084      	sub	sp, #16
 8006f08:	af00      	add	r7, sp, #0
 8006f0a:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8006f0c:	687b      	ldr	r3, [r7, #4]
 8006f0e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006f12:	687b      	ldr	r3, [r7, #4]
 8006f14:	32b0      	adds	r2, #176	@ 0xb0
 8006f16:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006f1a:	60fb      	str	r3, [r7, #12]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8006f1c:	687b      	ldr	r3, [r7, #4]
 8006f1e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006f22:	687b      	ldr	r3, [r7, #4]
 8006f24:	32b0      	adds	r2, #176	@ 0xb0
 8006f26:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006f2a:	2b00      	cmp	r3, #0
 8006f2c:	d101      	bne.n	8006f32 <USBD_CDC_ReceivePacket+0x2e>
  {
    return (uint8_t)USBD_FAIL;
 8006f2e:	2303      	movs	r3, #3
 8006f30:	e018      	b.n	8006f64 <USBD_CDC_ReceivePacket+0x60>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8006f32:	687b      	ldr	r3, [r7, #4]
 8006f34:	7c1b      	ldrb	r3, [r3, #16]
 8006f36:	2b00      	cmp	r3, #0
 8006f38:	d10a      	bne.n	8006f50 <USBD_CDC_ReceivePacket+0x4c>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8006f3a:	4b0c      	ldr	r3, [pc, #48]	@ (8006f6c <USBD_CDC_ReceivePacket+0x68>)
 8006f3c:	7819      	ldrb	r1, [r3, #0]
 8006f3e:	68fb      	ldr	r3, [r7, #12]
 8006f40:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8006f44:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8006f48:	6878      	ldr	r0, [r7, #4]
 8006f4a:	f002 f80b 	bl	8008f64 <USBD_LL_PrepareReceive>
 8006f4e:	e008      	b.n	8006f62 <USBD_CDC_ReceivePacket+0x5e>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8006f50:	4b06      	ldr	r3, [pc, #24]	@ (8006f6c <USBD_CDC_ReceivePacket+0x68>)
 8006f52:	7819      	ldrb	r1, [r3, #0]
 8006f54:	68fb      	ldr	r3, [r7, #12]
 8006f56:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8006f5a:	2340      	movs	r3, #64	@ 0x40
 8006f5c:	6878      	ldr	r0, [r7, #4]
 8006f5e:	f002 f801 	bl	8008f64 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8006f62:	2300      	movs	r3, #0
}
 8006f64:	4618      	mov	r0, r3
 8006f66:	3710      	adds	r7, #16
 8006f68:	46bd      	mov	sp, r7
 8006f6a:	bd80      	pop	{r7, pc}
 8006f6c:	200000a8 	.word	0x200000a8

08006f70 <USBD_Init>:
  * @param  id: Low level core index
  * @retval status: USBD Status
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8006f70:	b580      	push	{r7, lr}
 8006f72:	b086      	sub	sp, #24
 8006f74:	af00      	add	r7, sp, #0
 8006f76:	60f8      	str	r0, [r7, #12]
 8006f78:	60b9      	str	r1, [r7, #8]
 8006f7a:	4613      	mov	r3, r2
 8006f7c:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 8006f7e:	68fb      	ldr	r3, [r7, #12]
 8006f80:	2b00      	cmp	r3, #0
 8006f82:	d101      	bne.n	8006f88 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 8006f84:	2303      	movs	r3, #3
 8006f86:	e01f      	b.n	8006fc8 <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 8006f88:	68fb      	ldr	r3, [r7, #12]
 8006f8a:	2200      	movs	r2, #0
 8006f8c:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData[0] = NULL;
 8006f90:	68fb      	ldr	r3, [r7, #12]
 8006f92:	2200      	movs	r2, #0
 8006f94:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 8006f98:	68fb      	ldr	r3, [r7, #12]
 8006f9a:	2200      	movs	r2, #0
 8006f9c:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 8006fa0:	68bb      	ldr	r3, [r7, #8]
 8006fa2:	2b00      	cmp	r3, #0
 8006fa4:	d003      	beq.n	8006fae <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 8006fa6:	68fb      	ldr	r3, [r7, #12]
 8006fa8:	68ba      	ldr	r2, [r7, #8]
 8006faa:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8006fae:	68fb      	ldr	r3, [r7, #12]
 8006fb0:	2201      	movs	r2, #1
 8006fb2:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 8006fb6:	68fb      	ldr	r3, [r7, #12]
 8006fb8:	79fa      	ldrb	r2, [r7, #7]
 8006fba:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 8006fbc:	68f8      	ldr	r0, [r7, #12]
 8006fbe:	f001 fe77 	bl	8008cb0 <USBD_LL_Init>
 8006fc2:	4603      	mov	r3, r0
 8006fc4:	75fb      	strb	r3, [r7, #23]

  return ret;
 8006fc6:	7dfb      	ldrb	r3, [r7, #23]
}
 8006fc8:	4618      	mov	r0, r3
 8006fca:	3718      	adds	r7, #24
 8006fcc:	46bd      	mov	sp, r7
 8006fce:	bd80      	pop	{r7, pc}

08006fd0 <USBD_RegisterClass>:
  * @param  pdev: Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 8006fd0:	b580      	push	{r7, lr}
 8006fd2:	b084      	sub	sp, #16
 8006fd4:	af00      	add	r7, sp, #0
 8006fd6:	6078      	str	r0, [r7, #4]
 8006fd8:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8006fda:	2300      	movs	r3, #0
 8006fdc:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 8006fde:	683b      	ldr	r3, [r7, #0]
 8006fe0:	2b00      	cmp	r3, #0
 8006fe2:	d101      	bne.n	8006fe8 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 8006fe4:	2303      	movs	r3, #3
 8006fe6:	e025      	b.n	8007034 <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 8006fe8:	687b      	ldr	r3, [r7, #4]
 8006fea:	683a      	ldr	r2, [r7, #0]
 8006fec:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 8006ff0:	687b      	ldr	r3, [r7, #4]
 8006ff2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8006ff6:	687b      	ldr	r3, [r7, #4]
 8006ff8:	32ae      	adds	r2, #174	@ 0xae
 8006ffa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006ffe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007000:	2b00      	cmp	r3, #0
 8007002:	d00f      	beq.n	8007024 <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 8007004:	687b      	ldr	r3, [r7, #4]
 8007006:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800700a:	687b      	ldr	r3, [r7, #4]
 800700c:	32ae      	adds	r2, #174	@ 0xae
 800700e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007012:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007014:	f107 020e 	add.w	r2, r7, #14
 8007018:	4610      	mov	r0, r2
 800701a:	4798      	blx	r3
 800701c:	4602      	mov	r2, r0
 800701e:	687b      	ldr	r3, [r7, #4]
 8007020:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses++;
 8007024:	687b      	ldr	r3, [r7, #4]
 8007026:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800702a:	1c5a      	adds	r2, r3, #1
 800702c:	687b      	ldr	r3, [r7, #4]
 800702e:	f8c3 22d8 	str.w	r2, [r3, #728]	@ 0x2d8

  return USBD_OK;
 8007032:	2300      	movs	r3, #0
}
 8007034:	4618      	mov	r0, r3
 8007036:	3710      	adds	r7, #16
 8007038:	46bd      	mov	sp, r7
 800703a:	bd80      	pop	{r7, pc}

0800703c <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 800703c:	b580      	push	{r7, lr}
 800703e:	b082      	sub	sp, #8
 8007040:	af00      	add	r7, sp, #0
 8007042:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 8007044:	6878      	ldr	r0, [r7, #4]
 8007046:	f001 fe83 	bl	8008d50 <USBD_LL_Start>
 800704a:	4603      	mov	r3, r0
}
 800704c:	4618      	mov	r0, r3
 800704e:	3708      	adds	r7, #8
 8007050:	46bd      	mov	sp, r7
 8007052:	bd80      	pop	{r7, pc}

08007054 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 8007054:	b480      	push	{r7}
 8007056:	b083      	sub	sp, #12
 8007058:	af00      	add	r7, sp, #0
 800705a:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800705c:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 800705e:	4618      	mov	r0, r3
 8007060:	370c      	adds	r7, #12
 8007062:	46bd      	mov	sp, r7
 8007064:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007068:	4770      	bx	lr

0800706a <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800706a:	b580      	push	{r7, lr}
 800706c:	b084      	sub	sp, #16
 800706e:	af00      	add	r7, sp, #0
 8007070:	6078      	str	r0, [r7, #4]
 8007072:	460b      	mov	r3, r1
 8007074:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 8007076:	2300      	movs	r3, #0
 8007078:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 800707a:	687b      	ldr	r3, [r7, #4]
 800707c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007080:	2b00      	cmp	r3, #0
 8007082:	d009      	beq.n	8007098 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 8007084:	687b      	ldr	r3, [r7, #4]
 8007086:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800708a:	681b      	ldr	r3, [r3, #0]
 800708c:	78fa      	ldrb	r2, [r7, #3]
 800708e:	4611      	mov	r1, r2
 8007090:	6878      	ldr	r0, [r7, #4]
 8007092:	4798      	blx	r3
 8007094:	4603      	mov	r3, r0
 8007096:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8007098:	7bfb      	ldrb	r3, [r7, #15]
}
 800709a:	4618      	mov	r0, r3
 800709c:	3710      	adds	r7, #16
 800709e:	46bd      	mov	sp, r7
 80070a0:	bd80      	pop	{r7, pc}

080070a2 <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80070a2:	b580      	push	{r7, lr}
 80070a4:	b084      	sub	sp, #16
 80070a6:	af00      	add	r7, sp, #0
 80070a8:	6078      	str	r0, [r7, #4]
 80070aa:	460b      	mov	r3, r1
 80070ac:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 80070ae:	2300      	movs	r3, #0
 80070b0:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 80070b2:	687b      	ldr	r3, [r7, #4]
 80070b4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80070b8:	685b      	ldr	r3, [r3, #4]
 80070ba:	78fa      	ldrb	r2, [r7, #3]
 80070bc:	4611      	mov	r1, r2
 80070be:	6878      	ldr	r0, [r7, #4]
 80070c0:	4798      	blx	r3
 80070c2:	4603      	mov	r3, r0
 80070c4:	2b00      	cmp	r3, #0
 80070c6:	d001      	beq.n	80070cc <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 80070c8:	2303      	movs	r3, #3
 80070ca:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 80070cc:	7bfb      	ldrb	r3, [r7, #15]
}
 80070ce:	4618      	mov	r0, r3
 80070d0:	3710      	adds	r7, #16
 80070d2:	46bd      	mov	sp, r7
 80070d4:	bd80      	pop	{r7, pc}

080070d6 <USBD_LL_SetupStage>:
  * @param  pdev: device instance
  * @param  psetup: setup packet buffer pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 80070d6:	b580      	push	{r7, lr}
 80070d8:	b084      	sub	sp, #16
 80070da:	af00      	add	r7, sp, #0
 80070dc:	6078      	str	r0, [r7, #4]
 80070de:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 80070e0:	687b      	ldr	r3, [r7, #4]
 80070e2:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 80070e6:	6839      	ldr	r1, [r7, #0]
 80070e8:	4618      	mov	r0, r3
 80070ea:	f001 f94c 	bl	8008386 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 80070ee:	687b      	ldr	r3, [r7, #4]
 80070f0:	2201      	movs	r2, #1
 80070f2:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 80070f6:	687b      	ldr	r3, [r7, #4]
 80070f8:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 80070fc:	461a      	mov	r2, r3
 80070fe:	687b      	ldr	r3, [r7, #4]
 8007100:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 8007104:	687b      	ldr	r3, [r7, #4]
 8007106:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800710a:	f003 031f 	and.w	r3, r3, #31
 800710e:	2b02      	cmp	r3, #2
 8007110:	d01a      	beq.n	8007148 <USBD_LL_SetupStage+0x72>
 8007112:	2b02      	cmp	r3, #2
 8007114:	d822      	bhi.n	800715c <USBD_LL_SetupStage+0x86>
 8007116:	2b00      	cmp	r3, #0
 8007118:	d002      	beq.n	8007120 <USBD_LL_SetupStage+0x4a>
 800711a:	2b01      	cmp	r3, #1
 800711c:	d00a      	beq.n	8007134 <USBD_LL_SetupStage+0x5e>
 800711e:	e01d      	b.n	800715c <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 8007120:	687b      	ldr	r3, [r7, #4]
 8007122:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8007126:	4619      	mov	r1, r3
 8007128:	6878      	ldr	r0, [r7, #4]
 800712a:	f000 fb77 	bl	800781c <USBD_StdDevReq>
 800712e:	4603      	mov	r3, r0
 8007130:	73fb      	strb	r3, [r7, #15]
      break;
 8007132:	e020      	b.n	8007176 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 8007134:	687b      	ldr	r3, [r7, #4]
 8007136:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800713a:	4619      	mov	r1, r3
 800713c:	6878      	ldr	r0, [r7, #4]
 800713e:	f000 fbdf 	bl	8007900 <USBD_StdItfReq>
 8007142:	4603      	mov	r3, r0
 8007144:	73fb      	strb	r3, [r7, #15]
      break;
 8007146:	e016      	b.n	8007176 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 8007148:	687b      	ldr	r3, [r7, #4]
 800714a:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800714e:	4619      	mov	r1, r3
 8007150:	6878      	ldr	r0, [r7, #4]
 8007152:	f000 fc41 	bl	80079d8 <USBD_StdEPReq>
 8007156:	4603      	mov	r3, r0
 8007158:	73fb      	strb	r3, [r7, #15]
      break;
 800715a:	e00c      	b.n	8007176 <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800715c:	687b      	ldr	r3, [r7, #4]
 800715e:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8007162:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8007166:	b2db      	uxtb	r3, r3
 8007168:	4619      	mov	r1, r3
 800716a:	6878      	ldr	r0, [r7, #4]
 800716c:	f001 fe50 	bl	8008e10 <USBD_LL_StallEP>
 8007170:	4603      	mov	r3, r0
 8007172:	73fb      	strb	r3, [r7, #15]
      break;
 8007174:	bf00      	nop
  }

  return ret;
 8007176:	7bfb      	ldrb	r3, [r7, #15]
}
 8007178:	4618      	mov	r0, r3
 800717a:	3710      	adds	r7, #16
 800717c:	46bd      	mov	sp, r7
 800717e:	bd80      	pop	{r7, pc}

08007180 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 8007180:	b580      	push	{r7, lr}
 8007182:	b086      	sub	sp, #24
 8007184:	af00      	add	r7, sp, #0
 8007186:	60f8      	str	r0, [r7, #12]
 8007188:	460b      	mov	r3, r1
 800718a:	607a      	str	r2, [r7, #4]
 800718c:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 800718e:	2300      	movs	r3, #0
 8007190:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  UNUSED(pdata);

  if (epnum == 0U)
 8007192:	7afb      	ldrb	r3, [r7, #11]
 8007194:	2b00      	cmp	r3, #0
 8007196:	d177      	bne.n	8007288 <USBD_LL_DataOutStage+0x108>
  {
    pep = &pdev->ep_out[0];
 8007198:	68fb      	ldr	r3, [r7, #12]
 800719a:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 800719e:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 80071a0:	68fb      	ldr	r3, [r7, #12]
 80071a2:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 80071a6:	2b03      	cmp	r3, #3
 80071a8:	f040 80a1 	bne.w	80072ee <USBD_LL_DataOutStage+0x16e>
    {
      if (pep->rem_length > pep->maxpacket)
 80071ac:	693b      	ldr	r3, [r7, #16]
 80071ae:	685b      	ldr	r3, [r3, #4]
 80071b0:	693a      	ldr	r2, [r7, #16]
 80071b2:	8992      	ldrh	r2, [r2, #12]
 80071b4:	4293      	cmp	r3, r2
 80071b6:	d91c      	bls.n	80071f2 <USBD_LL_DataOutStage+0x72>
      {
        pep->rem_length -= pep->maxpacket;
 80071b8:	693b      	ldr	r3, [r7, #16]
 80071ba:	685b      	ldr	r3, [r3, #4]
 80071bc:	693a      	ldr	r2, [r7, #16]
 80071be:	8992      	ldrh	r2, [r2, #12]
 80071c0:	1a9a      	subs	r2, r3, r2
 80071c2:	693b      	ldr	r3, [r7, #16]
 80071c4:	605a      	str	r2, [r3, #4]
        pep->pbuffer += pep->maxpacket;
 80071c6:	693b      	ldr	r3, [r7, #16]
 80071c8:	691b      	ldr	r3, [r3, #16]
 80071ca:	693a      	ldr	r2, [r7, #16]
 80071cc:	8992      	ldrh	r2, [r2, #12]
 80071ce:	441a      	add	r2, r3
 80071d0:	693b      	ldr	r3, [r7, #16]
 80071d2:	611a      	str	r2, [r3, #16]

        (void)USBD_CtlContinueRx(pdev, pep->pbuffer, MAX(pep->rem_length, pep->maxpacket));
 80071d4:	693b      	ldr	r3, [r7, #16]
 80071d6:	6919      	ldr	r1, [r3, #16]
 80071d8:	693b      	ldr	r3, [r7, #16]
 80071da:	899b      	ldrh	r3, [r3, #12]
 80071dc:	461a      	mov	r2, r3
 80071de:	693b      	ldr	r3, [r7, #16]
 80071e0:	685b      	ldr	r3, [r3, #4]
 80071e2:	4293      	cmp	r3, r2
 80071e4:	bf38      	it	cc
 80071e6:	4613      	movcc	r3, r2
 80071e8:	461a      	mov	r2, r3
 80071ea:	68f8      	ldr	r0, [r7, #12]
 80071ec:	f001 f9d2 	bl	8008594 <USBD_CtlContinueRx>
 80071f0:	e07d      	b.n	80072ee <USBD_LL_DataOutStage+0x16e>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 80071f2:	68fb      	ldr	r3, [r7, #12]
 80071f4:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 80071f8:	f003 031f 	and.w	r3, r3, #31
 80071fc:	2b02      	cmp	r3, #2
 80071fe:	d014      	beq.n	800722a <USBD_LL_DataOutStage+0xaa>
 8007200:	2b02      	cmp	r3, #2
 8007202:	d81d      	bhi.n	8007240 <USBD_LL_DataOutStage+0xc0>
 8007204:	2b00      	cmp	r3, #0
 8007206:	d002      	beq.n	800720e <USBD_LL_DataOutStage+0x8e>
 8007208:	2b01      	cmp	r3, #1
 800720a:	d003      	beq.n	8007214 <USBD_LL_DataOutStage+0x94>
 800720c:	e018      	b.n	8007240 <USBD_LL_DataOutStage+0xc0>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 800720e:	2300      	movs	r3, #0
 8007210:	75bb      	strb	r3, [r7, #22]
            break;
 8007212:	e018      	b.n	8007246 <USBD_LL_DataOutStage+0xc6>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 8007214:	68fb      	ldr	r3, [r7, #12]
 8007216:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 800721a:	b2db      	uxtb	r3, r3
 800721c:	4619      	mov	r1, r3
 800721e:	68f8      	ldr	r0, [r7, #12]
 8007220:	f000 fa6e 	bl	8007700 <USBD_CoreFindIF>
 8007224:	4603      	mov	r3, r0
 8007226:	75bb      	strb	r3, [r7, #22]
            break;
 8007228:	e00d      	b.n	8007246 <USBD_LL_DataOutStage+0xc6>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 800722a:	68fb      	ldr	r3, [r7, #12]
 800722c:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 8007230:	b2db      	uxtb	r3, r3
 8007232:	4619      	mov	r1, r3
 8007234:	68f8      	ldr	r0, [r7, #12]
 8007236:	f000 fa70 	bl	800771a <USBD_CoreFindEP>
 800723a:	4603      	mov	r3, r0
 800723c:	75bb      	strb	r3, [r7, #22]
            break;
 800723e:	e002      	b.n	8007246 <USBD_LL_DataOutStage+0xc6>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 8007240:	2300      	movs	r3, #0
 8007242:	75bb      	strb	r3, [r7, #22]
            break;
 8007244:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 8007246:	7dbb      	ldrb	r3, [r7, #22]
 8007248:	2b00      	cmp	r3, #0
 800724a:	d119      	bne.n	8007280 <USBD_LL_DataOutStage+0x100>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800724c:	68fb      	ldr	r3, [r7, #12]
 800724e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007252:	b2db      	uxtb	r3, r3
 8007254:	2b03      	cmp	r3, #3
 8007256:	d113      	bne.n	8007280 <USBD_LL_DataOutStage+0x100>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 8007258:	7dba      	ldrb	r2, [r7, #22]
 800725a:	68fb      	ldr	r3, [r7, #12]
 800725c:	32ae      	adds	r2, #174	@ 0xae
 800725e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007262:	691b      	ldr	r3, [r3, #16]
 8007264:	2b00      	cmp	r3, #0
 8007266:	d00b      	beq.n	8007280 <USBD_LL_DataOutStage+0x100>
            {
              pdev->classId = idx;
 8007268:	7dba      	ldrb	r2, [r7, #22]
 800726a:	68fb      	ldr	r3, [r7, #12]
 800726c:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 8007270:	7dba      	ldrb	r2, [r7, #22]
 8007272:	68fb      	ldr	r3, [r7, #12]
 8007274:	32ae      	adds	r2, #174	@ 0xae
 8007276:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800727a:	691b      	ldr	r3, [r3, #16]
 800727c:	68f8      	ldr	r0, [r7, #12]
 800727e:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 8007280:	68f8      	ldr	r0, [r7, #12]
 8007282:	f001 f998 	bl	80085b6 <USBD_CtlSendStatus>
 8007286:	e032      	b.n	80072ee <USBD_LL_DataOutStage+0x16e>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 8007288:	7afb      	ldrb	r3, [r7, #11]
 800728a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800728e:	b2db      	uxtb	r3, r3
 8007290:	4619      	mov	r1, r3
 8007292:	68f8      	ldr	r0, [r7, #12]
 8007294:	f000 fa41 	bl	800771a <USBD_CoreFindEP>
 8007298:	4603      	mov	r3, r0
 800729a:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800729c:	7dbb      	ldrb	r3, [r7, #22]
 800729e:	2bff      	cmp	r3, #255	@ 0xff
 80072a0:	d025      	beq.n	80072ee <USBD_LL_DataOutStage+0x16e>
 80072a2:	7dbb      	ldrb	r3, [r7, #22]
 80072a4:	2b00      	cmp	r3, #0
 80072a6:	d122      	bne.n	80072ee <USBD_LL_DataOutStage+0x16e>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80072a8:	68fb      	ldr	r3, [r7, #12]
 80072aa:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80072ae:	b2db      	uxtb	r3, r3
 80072b0:	2b03      	cmp	r3, #3
 80072b2:	d117      	bne.n	80072e4 <USBD_LL_DataOutStage+0x164>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 80072b4:	7dba      	ldrb	r2, [r7, #22]
 80072b6:	68fb      	ldr	r3, [r7, #12]
 80072b8:	32ae      	adds	r2, #174	@ 0xae
 80072ba:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80072be:	699b      	ldr	r3, [r3, #24]
 80072c0:	2b00      	cmp	r3, #0
 80072c2:	d00f      	beq.n	80072e4 <USBD_LL_DataOutStage+0x164>
        {
          pdev->classId = idx;
 80072c4:	7dba      	ldrb	r2, [r7, #22]
 80072c6:	68fb      	ldr	r3, [r7, #12]
 80072c8:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 80072cc:	7dba      	ldrb	r2, [r7, #22]
 80072ce:	68fb      	ldr	r3, [r7, #12]
 80072d0:	32ae      	adds	r2, #174	@ 0xae
 80072d2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80072d6:	699b      	ldr	r3, [r3, #24]
 80072d8:	7afa      	ldrb	r2, [r7, #11]
 80072da:	4611      	mov	r1, r2
 80072dc:	68f8      	ldr	r0, [r7, #12]
 80072de:	4798      	blx	r3
 80072e0:	4603      	mov	r3, r0
 80072e2:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 80072e4:	7dfb      	ldrb	r3, [r7, #23]
 80072e6:	2b00      	cmp	r3, #0
 80072e8:	d001      	beq.n	80072ee <USBD_LL_DataOutStage+0x16e>
      {
        return ret;
 80072ea:	7dfb      	ldrb	r3, [r7, #23]
 80072ec:	e000      	b.n	80072f0 <USBD_LL_DataOutStage+0x170>
      }
    }
  }

  return USBD_OK;
 80072ee:	2300      	movs	r3, #0
}
 80072f0:	4618      	mov	r0, r3
 80072f2:	3718      	adds	r7, #24
 80072f4:	46bd      	mov	sp, r7
 80072f6:	bd80      	pop	{r7, pc}

080072f8 <USBD_LL_DataInStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 80072f8:	b580      	push	{r7, lr}
 80072fa:	b086      	sub	sp, #24
 80072fc:	af00      	add	r7, sp, #0
 80072fe:	60f8      	str	r0, [r7, #12]
 8007300:	460b      	mov	r3, r1
 8007302:	607a      	str	r2, [r7, #4]
 8007304:	72fb      	strb	r3, [r7, #11]
  USBD_StatusTypeDef ret;
  uint8_t idx;

  UNUSED(pdata);

  if (epnum == 0U)
 8007306:	7afb      	ldrb	r3, [r7, #11]
 8007308:	2b00      	cmp	r3, #0
 800730a:	d178      	bne.n	80073fe <USBD_LL_DataInStage+0x106>
  {
    pep = &pdev->ep_in[0];
 800730c:	68fb      	ldr	r3, [r7, #12]
 800730e:	3314      	adds	r3, #20
 8007310:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 8007312:	68fb      	ldr	r3, [r7, #12]
 8007314:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8007318:	2b02      	cmp	r3, #2
 800731a:	d163      	bne.n	80073e4 <USBD_LL_DataInStage+0xec>
    {
      if (pep->rem_length > pep->maxpacket)
 800731c:	693b      	ldr	r3, [r7, #16]
 800731e:	685b      	ldr	r3, [r3, #4]
 8007320:	693a      	ldr	r2, [r7, #16]
 8007322:	8992      	ldrh	r2, [r2, #12]
 8007324:	4293      	cmp	r3, r2
 8007326:	d91c      	bls.n	8007362 <USBD_LL_DataInStage+0x6a>
      {
        pep->rem_length -= pep->maxpacket;
 8007328:	693b      	ldr	r3, [r7, #16]
 800732a:	685b      	ldr	r3, [r3, #4]
 800732c:	693a      	ldr	r2, [r7, #16]
 800732e:	8992      	ldrh	r2, [r2, #12]
 8007330:	1a9a      	subs	r2, r3, r2
 8007332:	693b      	ldr	r3, [r7, #16]
 8007334:	605a      	str	r2, [r3, #4]
        pep->pbuffer += pep->maxpacket;
 8007336:	693b      	ldr	r3, [r7, #16]
 8007338:	691b      	ldr	r3, [r3, #16]
 800733a:	693a      	ldr	r2, [r7, #16]
 800733c:	8992      	ldrh	r2, [r2, #12]
 800733e:	441a      	add	r2, r3
 8007340:	693b      	ldr	r3, [r7, #16]
 8007342:	611a      	str	r2, [r3, #16]

        (void)USBD_CtlContinueSendData(pdev, pep->pbuffer, pep->rem_length);
 8007344:	693b      	ldr	r3, [r7, #16]
 8007346:	6919      	ldr	r1, [r3, #16]
 8007348:	693b      	ldr	r3, [r7, #16]
 800734a:	685b      	ldr	r3, [r3, #4]
 800734c:	461a      	mov	r2, r3
 800734e:	68f8      	ldr	r0, [r7, #12]
 8007350:	f001 f8ee 	bl	8008530 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8007354:	2300      	movs	r3, #0
 8007356:	2200      	movs	r2, #0
 8007358:	2100      	movs	r1, #0
 800735a:	68f8      	ldr	r0, [r7, #12]
 800735c:	f001 fe02 	bl	8008f64 <USBD_LL_PrepareReceive>
 8007360:	e040      	b.n	80073e4 <USBD_LL_DataInStage+0xec>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 8007362:	693b      	ldr	r3, [r7, #16]
 8007364:	899b      	ldrh	r3, [r3, #12]
 8007366:	461a      	mov	r2, r3
 8007368:	693b      	ldr	r3, [r7, #16]
 800736a:	685b      	ldr	r3, [r3, #4]
 800736c:	429a      	cmp	r2, r3
 800736e:	d11c      	bne.n	80073aa <USBD_LL_DataInStage+0xb2>
            (pep->total_length >= pep->maxpacket) &&
 8007370:	693b      	ldr	r3, [r7, #16]
 8007372:	681b      	ldr	r3, [r3, #0]
 8007374:	693a      	ldr	r2, [r7, #16]
 8007376:	8992      	ldrh	r2, [r2, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 8007378:	4293      	cmp	r3, r2
 800737a:	d316      	bcc.n	80073aa <USBD_LL_DataInStage+0xb2>
            (pep->total_length < pdev->ep0_data_len))
 800737c:	693b      	ldr	r3, [r7, #16]
 800737e:	681a      	ldr	r2, [r3, #0]
 8007380:	68fb      	ldr	r3, [r7, #12]
 8007382:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 8007386:	429a      	cmp	r2, r3
 8007388:	d20f      	bcs.n	80073aa <USBD_LL_DataInStage+0xb2>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 800738a:	2200      	movs	r2, #0
 800738c:	2100      	movs	r1, #0
 800738e:	68f8      	ldr	r0, [r7, #12]
 8007390:	f001 f8ce 	bl	8008530 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 8007394:	68fb      	ldr	r3, [r7, #12]
 8007396:	2200      	movs	r2, #0
 8007398:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800739c:	2300      	movs	r3, #0
 800739e:	2200      	movs	r2, #0
 80073a0:	2100      	movs	r1, #0
 80073a2:	68f8      	ldr	r0, [r7, #12]
 80073a4:	f001 fdde 	bl	8008f64 <USBD_LL_PrepareReceive>
 80073a8:	e01c      	b.n	80073e4 <USBD_LL_DataInStage+0xec>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80073aa:	68fb      	ldr	r3, [r7, #12]
 80073ac:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80073b0:	b2db      	uxtb	r3, r3
 80073b2:	2b03      	cmp	r3, #3
 80073b4:	d10f      	bne.n	80073d6 <USBD_LL_DataInStage+0xde>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 80073b6:	68fb      	ldr	r3, [r7, #12]
 80073b8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80073bc:	68db      	ldr	r3, [r3, #12]
 80073be:	2b00      	cmp	r3, #0
 80073c0:	d009      	beq.n	80073d6 <USBD_LL_DataInStage+0xde>
            {
              pdev->classId = 0U;
 80073c2:	68fb      	ldr	r3, [r7, #12]
 80073c4:	2200      	movs	r2, #0
 80073c6:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 80073ca:	68fb      	ldr	r3, [r7, #12]
 80073cc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80073d0:	68db      	ldr	r3, [r3, #12]
 80073d2:	68f8      	ldr	r0, [r7, #12]
 80073d4:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 80073d6:	2180      	movs	r1, #128	@ 0x80
 80073d8:	68f8      	ldr	r0, [r7, #12]
 80073da:	f001 fd19 	bl	8008e10 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 80073de:	68f8      	ldr	r0, [r7, #12]
 80073e0:	f001 f8fc 	bl	80085dc <USBD_CtlReceiveStatus>
        }
      }
    }

    if (pdev->dev_test_mode != 0U)
 80073e4:	68fb      	ldr	r3, [r7, #12]
 80073e6:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 80073ea:	2b00      	cmp	r3, #0
 80073ec:	d03a      	beq.n	8007464 <USBD_LL_DataInStage+0x16c>
    {
      (void)USBD_RunTestMode(pdev);
 80073ee:	68f8      	ldr	r0, [r7, #12]
 80073f0:	f7ff fe30 	bl	8007054 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 80073f4:	68fb      	ldr	r3, [r7, #12]
 80073f6:	2200      	movs	r2, #0
 80073f8:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 80073fc:	e032      	b.n	8007464 <USBD_LL_DataInStage+0x16c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 80073fe:	7afb      	ldrb	r3, [r7, #11]
 8007400:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8007404:	b2db      	uxtb	r3, r3
 8007406:	4619      	mov	r1, r3
 8007408:	68f8      	ldr	r0, [r7, #12]
 800740a:	f000 f986 	bl	800771a <USBD_CoreFindEP>
 800740e:	4603      	mov	r3, r0
 8007410:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8007412:	7dfb      	ldrb	r3, [r7, #23]
 8007414:	2bff      	cmp	r3, #255	@ 0xff
 8007416:	d025      	beq.n	8007464 <USBD_LL_DataInStage+0x16c>
 8007418:	7dfb      	ldrb	r3, [r7, #23]
 800741a:	2b00      	cmp	r3, #0
 800741c:	d122      	bne.n	8007464 <USBD_LL_DataInStage+0x16c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800741e:	68fb      	ldr	r3, [r7, #12]
 8007420:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007424:	b2db      	uxtb	r3, r3
 8007426:	2b03      	cmp	r3, #3
 8007428:	d11c      	bne.n	8007464 <USBD_LL_DataInStage+0x16c>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 800742a:	7dfa      	ldrb	r2, [r7, #23]
 800742c:	68fb      	ldr	r3, [r7, #12]
 800742e:	32ae      	adds	r2, #174	@ 0xae
 8007430:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007434:	695b      	ldr	r3, [r3, #20]
 8007436:	2b00      	cmp	r3, #0
 8007438:	d014      	beq.n	8007464 <USBD_LL_DataInStage+0x16c>
        {
          pdev->classId = idx;
 800743a:	7dfa      	ldrb	r2, [r7, #23]
 800743c:	68fb      	ldr	r3, [r7, #12]
 800743e:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 8007442:	7dfa      	ldrb	r2, [r7, #23]
 8007444:	68fb      	ldr	r3, [r7, #12]
 8007446:	32ae      	adds	r2, #174	@ 0xae
 8007448:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800744c:	695b      	ldr	r3, [r3, #20]
 800744e:	7afa      	ldrb	r2, [r7, #11]
 8007450:	4611      	mov	r1, r2
 8007452:	68f8      	ldr	r0, [r7, #12]
 8007454:	4798      	blx	r3
 8007456:	4603      	mov	r3, r0
 8007458:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 800745a:	7dbb      	ldrb	r3, [r7, #22]
 800745c:	2b00      	cmp	r3, #0
 800745e:	d001      	beq.n	8007464 <USBD_LL_DataInStage+0x16c>
          {
            return ret;
 8007460:	7dbb      	ldrb	r3, [r7, #22]
 8007462:	e000      	b.n	8007466 <USBD_LL_DataInStage+0x16e>
        }
      }
    }
  }

  return USBD_OK;
 8007464:	2300      	movs	r3, #0
}
 8007466:	4618      	mov	r0, r3
 8007468:	3718      	adds	r7, #24
 800746a:	46bd      	mov	sp, r7
 800746c:	bd80      	pop	{r7, pc}

0800746e <USBD_LL_Reset>:
  *         Handle Reset event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 800746e:	b580      	push	{r7, lr}
 8007470:	b084      	sub	sp, #16
 8007472:	af00      	add	r7, sp, #0
 8007474:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 8007476:	2300      	movs	r3, #0
 8007478:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800747a:	687b      	ldr	r3, [r7, #4]
 800747c:	2201      	movs	r2, #1
 800747e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 8007482:	687b      	ldr	r3, [r7, #4]
 8007484:	2200      	movs	r2, #0
 8007486:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 800748a:	687b      	ldr	r3, [r7, #4]
 800748c:	2200      	movs	r2, #0
 800748e:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 8007490:	687b      	ldr	r3, [r7, #4]
 8007492:	2200      	movs	r2, #0
 8007494:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
  pdev->dev_test_mode = 0U;
 8007498:	687b      	ldr	r3, [r7, #4]
 800749a:	2200      	movs	r2, #0
 800749c:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 80074a0:	687b      	ldr	r3, [r7, #4]
 80074a2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80074a6:	2b00      	cmp	r3, #0
 80074a8:	d014      	beq.n	80074d4 <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 80074aa:	687b      	ldr	r3, [r7, #4]
 80074ac:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80074b0:	685b      	ldr	r3, [r3, #4]
 80074b2:	2b00      	cmp	r3, #0
 80074b4:	d00e      	beq.n	80074d4 <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 80074b6:	687b      	ldr	r3, [r7, #4]
 80074b8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80074bc:	685b      	ldr	r3, [r3, #4]
 80074be:	687a      	ldr	r2, [r7, #4]
 80074c0:	6852      	ldr	r2, [r2, #4]
 80074c2:	b2d2      	uxtb	r2, r2
 80074c4:	4611      	mov	r1, r2
 80074c6:	6878      	ldr	r0, [r7, #4]
 80074c8:	4798      	blx	r3
 80074ca:	4603      	mov	r3, r0
 80074cc:	2b00      	cmp	r3, #0
 80074ce:	d001      	beq.n	80074d4 <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 80074d0:	2303      	movs	r3, #3
 80074d2:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 80074d4:	2340      	movs	r3, #64	@ 0x40
 80074d6:	2200      	movs	r2, #0
 80074d8:	2100      	movs	r1, #0
 80074da:	6878      	ldr	r0, [r7, #4]
 80074dc:	f001 fc53 	bl	8008d86 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 80074e0:	687b      	ldr	r3, [r7, #4]
 80074e2:	2201      	movs	r2, #1
 80074e4:	f883 2163 	strb.w	r2, [r3, #355]	@ 0x163

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 80074e8:	687b      	ldr	r3, [r7, #4]
 80074ea:	2240      	movs	r2, #64	@ 0x40
 80074ec:	f8a3 2160 	strh.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 80074f0:	2340      	movs	r3, #64	@ 0x40
 80074f2:	2200      	movs	r2, #0
 80074f4:	2180      	movs	r1, #128	@ 0x80
 80074f6:	6878      	ldr	r0, [r7, #4]
 80074f8:	f001 fc45 	bl	8008d86 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 80074fc:	687b      	ldr	r3, [r7, #4]
 80074fe:	2201      	movs	r2, #1
 8007500:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8007504:	687b      	ldr	r3, [r7, #4]
 8007506:	2240      	movs	r2, #64	@ 0x40
 8007508:	841a      	strh	r2, [r3, #32]

  return ret;
 800750a:	7bfb      	ldrb	r3, [r7, #15]
}
 800750c:	4618      	mov	r0, r3
 800750e:	3710      	adds	r7, #16
 8007510:	46bd      	mov	sp, r7
 8007512:	bd80      	pop	{r7, pc}

08007514 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 8007514:	b480      	push	{r7}
 8007516:	b083      	sub	sp, #12
 8007518:	af00      	add	r7, sp, #0
 800751a:	6078      	str	r0, [r7, #4]
 800751c:	460b      	mov	r3, r1
 800751e:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 8007520:	687b      	ldr	r3, [r7, #4]
 8007522:	78fa      	ldrb	r2, [r7, #3]
 8007524:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 8007526:	2300      	movs	r3, #0
}
 8007528:	4618      	mov	r0, r3
 800752a:	370c      	adds	r7, #12
 800752c:	46bd      	mov	sp, r7
 800752e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007532:	4770      	bx	lr

08007534 <USBD_LL_Suspend>:
  *         Handle Suspend event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 8007534:	b480      	push	{r7}
 8007536:	b083      	sub	sp, #12
 8007538:	af00      	add	r7, sp, #0
 800753a:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state != USBD_STATE_SUSPENDED)
 800753c:	687b      	ldr	r3, [r7, #4]
 800753e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007542:	b2db      	uxtb	r3, r3
 8007544:	2b04      	cmp	r3, #4
 8007546:	d006      	beq.n	8007556 <USBD_LL_Suspend+0x22>
  {
    pdev->dev_old_state = pdev->dev_state;
 8007548:	687b      	ldr	r3, [r7, #4]
 800754a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800754e:	b2da      	uxtb	r2, r3
 8007550:	687b      	ldr	r3, [r7, #4]
 8007552:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  }

  pdev->dev_state = USBD_STATE_SUSPENDED;
 8007556:	687b      	ldr	r3, [r7, #4]
 8007558:	2204      	movs	r2, #4
 800755a:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 800755e:	2300      	movs	r3, #0
}
 8007560:	4618      	mov	r0, r3
 8007562:	370c      	adds	r7, #12
 8007564:	46bd      	mov	sp, r7
 8007566:	f85d 7b04 	ldr.w	r7, [sp], #4
 800756a:	4770      	bx	lr

0800756c <USBD_LL_Resume>:
  *         Handle Resume event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 800756c:	b480      	push	{r7}
 800756e:	b083      	sub	sp, #12
 8007570:	af00      	add	r7, sp, #0
 8007572:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 8007574:	687b      	ldr	r3, [r7, #4]
 8007576:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800757a:	b2db      	uxtb	r3, r3
 800757c:	2b04      	cmp	r3, #4
 800757e:	d106      	bne.n	800758e <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 8007580:	687b      	ldr	r3, [r7, #4]
 8007582:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 8007586:	b2da      	uxtb	r2, r3
 8007588:	687b      	ldr	r3, [r7, #4]
 800758a:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 800758e:	2300      	movs	r3, #0
}
 8007590:	4618      	mov	r0, r3
 8007592:	370c      	adds	r7, #12
 8007594:	46bd      	mov	sp, r7
 8007596:	f85d 7b04 	ldr.w	r7, [sp], #4
 800759a:	4770      	bx	lr

0800759c <USBD_LL_SOF>:
  *         Handle SOF event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 800759c:	b580      	push	{r7, lr}
 800759e:	b082      	sub	sp, #8
 80075a0:	af00      	add	r7, sp, #0
 80075a2:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80075a4:	687b      	ldr	r3, [r7, #4]
 80075a6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80075aa:	b2db      	uxtb	r3, r3
 80075ac:	2b03      	cmp	r3, #3
 80075ae:	d110      	bne.n	80075d2 <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 80075b0:	687b      	ldr	r3, [r7, #4]
 80075b2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80075b6:	2b00      	cmp	r3, #0
 80075b8:	d00b      	beq.n	80075d2 <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 80075ba:	687b      	ldr	r3, [r7, #4]
 80075bc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80075c0:	69db      	ldr	r3, [r3, #28]
 80075c2:	2b00      	cmp	r3, #0
 80075c4:	d005      	beq.n	80075d2 <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 80075c6:	687b      	ldr	r3, [r7, #4]
 80075c8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80075cc:	69db      	ldr	r3, [r3, #28]
 80075ce:	6878      	ldr	r0, [r7, #4]
 80075d0:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 80075d2:	2300      	movs	r3, #0
}
 80075d4:	4618      	mov	r0, r3
 80075d6:	3708      	adds	r7, #8
 80075d8:	46bd      	mov	sp, r7
 80075da:	bd80      	pop	{r7, pc}

080075dc <USBD_LL_IsoINIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 80075dc:	b580      	push	{r7, lr}
 80075de:	b082      	sub	sp, #8
 80075e0:	af00      	add	r7, sp, #0
 80075e2:	6078      	str	r0, [r7, #4]
 80075e4:	460b      	mov	r3, r1
 80075e6:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 80075e8:	687b      	ldr	r3, [r7, #4]
 80075ea:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80075ee:	687b      	ldr	r3, [r7, #4]
 80075f0:	32ae      	adds	r2, #174	@ 0xae
 80075f2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80075f6:	2b00      	cmp	r3, #0
 80075f8:	d101      	bne.n	80075fe <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 80075fa:	2303      	movs	r3, #3
 80075fc:	e01c      	b.n	8007638 <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80075fe:	687b      	ldr	r3, [r7, #4]
 8007600:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007604:	b2db      	uxtb	r3, r3
 8007606:	2b03      	cmp	r3, #3
 8007608:	d115      	bne.n	8007636 <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 800760a:	687b      	ldr	r3, [r7, #4]
 800760c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007610:	687b      	ldr	r3, [r7, #4]
 8007612:	32ae      	adds	r2, #174	@ 0xae
 8007614:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007618:	6a1b      	ldr	r3, [r3, #32]
 800761a:	2b00      	cmp	r3, #0
 800761c:	d00b      	beq.n	8007636 <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 800761e:	687b      	ldr	r3, [r7, #4]
 8007620:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007624:	687b      	ldr	r3, [r7, #4]
 8007626:	32ae      	adds	r2, #174	@ 0xae
 8007628:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800762c:	6a1b      	ldr	r3, [r3, #32]
 800762e:	78fa      	ldrb	r2, [r7, #3]
 8007630:	4611      	mov	r1, r2
 8007632:	6878      	ldr	r0, [r7, #4]
 8007634:	4798      	blx	r3
    }
  }

  return USBD_OK;
 8007636:	2300      	movs	r3, #0
}
 8007638:	4618      	mov	r0, r3
 800763a:	3708      	adds	r7, #8
 800763c:	46bd      	mov	sp, r7
 800763e:	bd80      	pop	{r7, pc}

08007640 <USBD_LL_IsoOUTIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 8007640:	b580      	push	{r7, lr}
 8007642:	b082      	sub	sp, #8
 8007644:	af00      	add	r7, sp, #0
 8007646:	6078      	str	r0, [r7, #4]
 8007648:	460b      	mov	r3, r1
 800764a:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 800764c:	687b      	ldr	r3, [r7, #4]
 800764e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007652:	687b      	ldr	r3, [r7, #4]
 8007654:	32ae      	adds	r2, #174	@ 0xae
 8007656:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800765a:	2b00      	cmp	r3, #0
 800765c:	d101      	bne.n	8007662 <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 800765e:	2303      	movs	r3, #3
 8007660:	e01c      	b.n	800769c <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8007662:	687b      	ldr	r3, [r7, #4]
 8007664:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007668:	b2db      	uxtb	r3, r3
 800766a:	2b03      	cmp	r3, #3
 800766c:	d115      	bne.n	800769a <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 800766e:	687b      	ldr	r3, [r7, #4]
 8007670:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007674:	687b      	ldr	r3, [r7, #4]
 8007676:	32ae      	adds	r2, #174	@ 0xae
 8007678:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800767c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800767e:	2b00      	cmp	r3, #0
 8007680:	d00b      	beq.n	800769a <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 8007682:	687b      	ldr	r3, [r7, #4]
 8007684:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007688:	687b      	ldr	r3, [r7, #4]
 800768a:	32ae      	adds	r2, #174	@ 0xae
 800768c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007690:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007692:	78fa      	ldrb	r2, [r7, #3]
 8007694:	4611      	mov	r1, r2
 8007696:	6878      	ldr	r0, [r7, #4]
 8007698:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800769a:	2300      	movs	r3, #0
}
 800769c:	4618      	mov	r0, r3
 800769e:	3708      	adds	r7, #8
 80076a0:	46bd      	mov	sp, r7
 80076a2:	bd80      	pop	{r7, pc}

080076a4 <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 80076a4:	b480      	push	{r7}
 80076a6:	b083      	sub	sp, #12
 80076a8:	af00      	add	r7, sp, #0
 80076aa:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 80076ac:	2300      	movs	r3, #0
}
 80076ae:	4618      	mov	r0, r3
 80076b0:	370c      	adds	r7, #12
 80076b2:	46bd      	mov	sp, r7
 80076b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076b8:	4770      	bx	lr

080076ba <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 80076ba:	b580      	push	{r7, lr}
 80076bc:	b084      	sub	sp, #16
 80076be:	af00      	add	r7, sp, #0
 80076c0:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 80076c2:	2300      	movs	r3, #0
 80076c4:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 80076c6:	687b      	ldr	r3, [r7, #4]
 80076c8:	2201      	movs	r2, #1
 80076ca:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 80076ce:	687b      	ldr	r3, [r7, #4]
 80076d0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80076d4:	2b00      	cmp	r3, #0
 80076d6:	d00e      	beq.n	80076f6 <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 80076d8:	687b      	ldr	r3, [r7, #4]
 80076da:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80076de:	685b      	ldr	r3, [r3, #4]
 80076e0:	687a      	ldr	r2, [r7, #4]
 80076e2:	6852      	ldr	r2, [r2, #4]
 80076e4:	b2d2      	uxtb	r2, r2
 80076e6:	4611      	mov	r1, r2
 80076e8:	6878      	ldr	r0, [r7, #4]
 80076ea:	4798      	blx	r3
 80076ec:	4603      	mov	r3, r0
 80076ee:	2b00      	cmp	r3, #0
 80076f0:	d001      	beq.n	80076f6 <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 80076f2:	2303      	movs	r3, #3
 80076f4:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 80076f6:	7bfb      	ldrb	r3, [r7, #15]
}
 80076f8:	4618      	mov	r0, r3
 80076fa:	3710      	adds	r7, #16
 80076fc:	46bd      	mov	sp, r7
 80076fe:	bd80      	pop	{r7, pc}

08007700 <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 8007700:	b480      	push	{r7}
 8007702:	b083      	sub	sp, #12
 8007704:	af00      	add	r7, sp, #0
 8007706:	6078      	str	r0, [r7, #4]
 8007708:	460b      	mov	r3, r1
 800770a:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 800770c:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 800770e:	4618      	mov	r0, r3
 8007710:	370c      	adds	r7, #12
 8007712:	46bd      	mov	sp, r7
 8007714:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007718:	4770      	bx	lr

0800771a <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 800771a:	b480      	push	{r7}
 800771c:	b083      	sub	sp, #12
 800771e:	af00      	add	r7, sp, #0
 8007720:	6078      	str	r0, [r7, #4]
 8007722:	460b      	mov	r3, r1
 8007724:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 8007726:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 8007728:	4618      	mov	r0, r3
 800772a:	370c      	adds	r7, #12
 800772c:	46bd      	mov	sp, r7
 800772e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007732:	4770      	bx	lr

08007734 <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 8007734:	b580      	push	{r7, lr}
 8007736:	b086      	sub	sp, #24
 8007738:	af00      	add	r7, sp, #0
 800773a:	6078      	str	r0, [r7, #4]
 800773c:	460b      	mov	r3, r1
 800773e:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 8007740:	687b      	ldr	r3, [r7, #4]
 8007742:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 8007744:	687b      	ldr	r3, [r7, #4]
 8007746:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 8007748:	2300      	movs	r3, #0
 800774a:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 800774c:	68fb      	ldr	r3, [r7, #12]
 800774e:	885b      	ldrh	r3, [r3, #2]
 8007750:	b29b      	uxth	r3, r3
 8007752:	68fa      	ldr	r2, [r7, #12]
 8007754:	7812      	ldrb	r2, [r2, #0]
 8007756:	4293      	cmp	r3, r2
 8007758:	d91f      	bls.n	800779a <USBD_GetEpDesc+0x66>
  {
    ptr = desc->bLength;
 800775a:	68fb      	ldr	r3, [r7, #12]
 800775c:	781b      	ldrb	r3, [r3, #0]
 800775e:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 8007760:	e013      	b.n	800778a <USBD_GetEpDesc+0x56>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 8007762:	f107 030a 	add.w	r3, r7, #10
 8007766:	4619      	mov	r1, r3
 8007768:	6978      	ldr	r0, [r7, #20]
 800776a:	f000 f81b 	bl	80077a4 <USBD_GetNextDesc>
 800776e:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 8007770:	697b      	ldr	r3, [r7, #20]
 8007772:	785b      	ldrb	r3, [r3, #1]
 8007774:	2b05      	cmp	r3, #5
 8007776:	d108      	bne.n	800778a <USBD_GetEpDesc+0x56>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 8007778:	697b      	ldr	r3, [r7, #20]
 800777a:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 800777c:	693b      	ldr	r3, [r7, #16]
 800777e:	789b      	ldrb	r3, [r3, #2]
 8007780:	78fa      	ldrb	r2, [r7, #3]
 8007782:	429a      	cmp	r2, r3
 8007784:	d008      	beq.n	8007798 <USBD_GetEpDesc+0x64>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 8007786:	2300      	movs	r3, #0
 8007788:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 800778a:	68fb      	ldr	r3, [r7, #12]
 800778c:	885b      	ldrh	r3, [r3, #2]
 800778e:	b29a      	uxth	r2, r3
 8007790:	897b      	ldrh	r3, [r7, #10]
 8007792:	429a      	cmp	r2, r3
 8007794:	d8e5      	bhi.n	8007762 <USBD_GetEpDesc+0x2e>
 8007796:	e000      	b.n	800779a <USBD_GetEpDesc+0x66>
          break;
 8007798:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 800779a:	693b      	ldr	r3, [r7, #16]
}
 800779c:	4618      	mov	r0, r3
 800779e:	3718      	adds	r7, #24
 80077a0:	46bd      	mov	sp, r7
 80077a2:	bd80      	pop	{r7, pc}

080077a4 <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 80077a4:	b480      	push	{r7}
 80077a6:	b085      	sub	sp, #20
 80077a8:	af00      	add	r7, sp, #0
 80077aa:	6078      	str	r0, [r7, #4]
 80077ac:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 80077ae:	687b      	ldr	r3, [r7, #4]
 80077b0:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 80077b2:	683b      	ldr	r3, [r7, #0]
 80077b4:	881b      	ldrh	r3, [r3, #0]
 80077b6:	68fa      	ldr	r2, [r7, #12]
 80077b8:	7812      	ldrb	r2, [r2, #0]
 80077ba:	4413      	add	r3, r2
 80077bc:	b29a      	uxth	r2, r3
 80077be:	683b      	ldr	r3, [r7, #0]
 80077c0:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 80077c2:	68fb      	ldr	r3, [r7, #12]
 80077c4:	781b      	ldrb	r3, [r3, #0]
 80077c6:	461a      	mov	r2, r3
 80077c8:	687b      	ldr	r3, [r7, #4]
 80077ca:	4413      	add	r3, r2
 80077cc:	60fb      	str	r3, [r7, #12]

  return (pnext);
 80077ce:	68fb      	ldr	r3, [r7, #12]
}
 80077d0:	4618      	mov	r0, r3
 80077d2:	3714      	adds	r7, #20
 80077d4:	46bd      	mov	sp, r7
 80077d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077da:	4770      	bx	lr

080077dc <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 80077dc:	b480      	push	{r7}
 80077de:	b087      	sub	sp, #28
 80077e0:	af00      	add	r7, sp, #0
 80077e2:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal;
  uint16_t _Byte1;
  uint16_t _Byte2;
  uint8_t *_pbuff = addr;
 80077e4:	687b      	ldr	r3, [r7, #4]
 80077e6:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 80077e8:	697b      	ldr	r3, [r7, #20]
 80077ea:	781b      	ldrb	r3, [r3, #0]
 80077ec:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 80077ee:	697b      	ldr	r3, [r7, #20]
 80077f0:	3301      	adds	r3, #1
 80077f2:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 80077f4:	697b      	ldr	r3, [r7, #20]
 80077f6:	781b      	ldrb	r3, [r3, #0]
 80077f8:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 80077fa:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 80077fe:	021b      	lsls	r3, r3, #8
 8007800:	b21a      	sxth	r2, r3
 8007802:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8007806:	4313      	orrs	r3, r2
 8007808:	b21b      	sxth	r3, r3
 800780a:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 800780c:	89fb      	ldrh	r3, [r7, #14]
}
 800780e:	4618      	mov	r0, r3
 8007810:	371c      	adds	r7, #28
 8007812:	46bd      	mov	sp, r7
 8007814:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007818:	4770      	bx	lr
	...

0800781c <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800781c:	b580      	push	{r7, lr}
 800781e:	b084      	sub	sp, #16
 8007820:	af00      	add	r7, sp, #0
 8007822:	6078      	str	r0, [r7, #4]
 8007824:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8007826:	2300      	movs	r3, #0
 8007828:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800782a:	683b      	ldr	r3, [r7, #0]
 800782c:	781b      	ldrb	r3, [r3, #0]
 800782e:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8007832:	2b40      	cmp	r3, #64	@ 0x40
 8007834:	d005      	beq.n	8007842 <USBD_StdDevReq+0x26>
 8007836:	2b40      	cmp	r3, #64	@ 0x40
 8007838:	d857      	bhi.n	80078ea <USBD_StdDevReq+0xce>
 800783a:	2b00      	cmp	r3, #0
 800783c:	d00f      	beq.n	800785e <USBD_StdDevReq+0x42>
 800783e:	2b20      	cmp	r3, #32
 8007840:	d153      	bne.n	80078ea <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 8007842:	687b      	ldr	r3, [r7, #4]
 8007844:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8007848:	687b      	ldr	r3, [r7, #4]
 800784a:	32ae      	adds	r2, #174	@ 0xae
 800784c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007850:	689b      	ldr	r3, [r3, #8]
 8007852:	6839      	ldr	r1, [r7, #0]
 8007854:	6878      	ldr	r0, [r7, #4]
 8007856:	4798      	blx	r3
 8007858:	4603      	mov	r3, r0
 800785a:	73fb      	strb	r3, [r7, #15]
      break;
 800785c:	e04a      	b.n	80078f4 <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800785e:	683b      	ldr	r3, [r7, #0]
 8007860:	785b      	ldrb	r3, [r3, #1]
 8007862:	2b09      	cmp	r3, #9
 8007864:	d83b      	bhi.n	80078de <USBD_StdDevReq+0xc2>
 8007866:	a201      	add	r2, pc, #4	@ (adr r2, 800786c <USBD_StdDevReq+0x50>)
 8007868:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800786c:	080078c1 	.word	0x080078c1
 8007870:	080078d5 	.word	0x080078d5
 8007874:	080078df 	.word	0x080078df
 8007878:	080078cb 	.word	0x080078cb
 800787c:	080078df 	.word	0x080078df
 8007880:	0800789f 	.word	0x0800789f
 8007884:	08007895 	.word	0x08007895
 8007888:	080078df 	.word	0x080078df
 800788c:	080078b7 	.word	0x080078b7
 8007890:	080078a9 	.word	0x080078a9
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 8007894:	6839      	ldr	r1, [r7, #0]
 8007896:	6878      	ldr	r0, [r7, #4]
 8007898:	f000 fa3e 	bl	8007d18 <USBD_GetDescriptor>
          break;
 800789c:	e024      	b.n	80078e8 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 800789e:	6839      	ldr	r1, [r7, #0]
 80078a0:	6878      	ldr	r0, [r7, #4]
 80078a2:	f000 fbcd 	bl	8008040 <USBD_SetAddress>
          break;
 80078a6:	e01f      	b.n	80078e8 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 80078a8:	6839      	ldr	r1, [r7, #0]
 80078aa:	6878      	ldr	r0, [r7, #4]
 80078ac:	f000 fc0c 	bl	80080c8 <USBD_SetConfig>
 80078b0:	4603      	mov	r3, r0
 80078b2:	73fb      	strb	r3, [r7, #15]
          break;
 80078b4:	e018      	b.n	80078e8 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 80078b6:	6839      	ldr	r1, [r7, #0]
 80078b8:	6878      	ldr	r0, [r7, #4]
 80078ba:	f000 fcaf 	bl	800821c <USBD_GetConfig>
          break;
 80078be:	e013      	b.n	80078e8 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 80078c0:	6839      	ldr	r1, [r7, #0]
 80078c2:	6878      	ldr	r0, [r7, #4]
 80078c4:	f000 fce0 	bl	8008288 <USBD_GetStatus>
          break;
 80078c8:	e00e      	b.n	80078e8 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 80078ca:	6839      	ldr	r1, [r7, #0]
 80078cc:	6878      	ldr	r0, [r7, #4]
 80078ce:	f000 fd0f 	bl	80082f0 <USBD_SetFeature>
          break;
 80078d2:	e009      	b.n	80078e8 <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 80078d4:	6839      	ldr	r1, [r7, #0]
 80078d6:	6878      	ldr	r0, [r7, #4]
 80078d8:	f000 fd33 	bl	8008342 <USBD_ClrFeature>
          break;
 80078dc:	e004      	b.n	80078e8 <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 80078de:	6839      	ldr	r1, [r7, #0]
 80078e0:	6878      	ldr	r0, [r7, #4]
 80078e2:	f000 fd8a 	bl	80083fa <USBD_CtlError>
          break;
 80078e6:	bf00      	nop
      }
      break;
 80078e8:	e004      	b.n	80078f4 <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 80078ea:	6839      	ldr	r1, [r7, #0]
 80078ec:	6878      	ldr	r0, [r7, #4]
 80078ee:	f000 fd84 	bl	80083fa <USBD_CtlError>
      break;
 80078f2:	bf00      	nop
  }

  return ret;
 80078f4:	7bfb      	ldrb	r3, [r7, #15]
}
 80078f6:	4618      	mov	r0, r3
 80078f8:	3710      	adds	r7, #16
 80078fa:	46bd      	mov	sp, r7
 80078fc:	bd80      	pop	{r7, pc}
 80078fe:	bf00      	nop

08007900 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007900:	b580      	push	{r7, lr}
 8007902:	b084      	sub	sp, #16
 8007904:	af00      	add	r7, sp, #0
 8007906:	6078      	str	r0, [r7, #4]
 8007908:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800790a:	2300      	movs	r3, #0
 800790c:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800790e:	683b      	ldr	r3, [r7, #0]
 8007910:	781b      	ldrb	r3, [r3, #0]
 8007912:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8007916:	2b40      	cmp	r3, #64	@ 0x40
 8007918:	d005      	beq.n	8007926 <USBD_StdItfReq+0x26>
 800791a:	2b40      	cmp	r3, #64	@ 0x40
 800791c:	d852      	bhi.n	80079c4 <USBD_StdItfReq+0xc4>
 800791e:	2b00      	cmp	r3, #0
 8007920:	d001      	beq.n	8007926 <USBD_StdItfReq+0x26>
 8007922:	2b20      	cmp	r3, #32
 8007924:	d14e      	bne.n	80079c4 <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 8007926:	687b      	ldr	r3, [r7, #4]
 8007928:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800792c:	b2db      	uxtb	r3, r3
 800792e:	3b01      	subs	r3, #1
 8007930:	2b02      	cmp	r3, #2
 8007932:	d840      	bhi.n	80079b6 <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 8007934:	683b      	ldr	r3, [r7, #0]
 8007936:	889b      	ldrh	r3, [r3, #4]
 8007938:	b2db      	uxtb	r3, r3
 800793a:	2b01      	cmp	r3, #1
 800793c:	d836      	bhi.n	80079ac <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 800793e:	683b      	ldr	r3, [r7, #0]
 8007940:	889b      	ldrh	r3, [r3, #4]
 8007942:	b2db      	uxtb	r3, r3
 8007944:	4619      	mov	r1, r3
 8007946:	6878      	ldr	r0, [r7, #4]
 8007948:	f7ff feda 	bl	8007700 <USBD_CoreFindIF>
 800794c:	4603      	mov	r3, r0
 800794e:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8007950:	7bbb      	ldrb	r3, [r7, #14]
 8007952:	2bff      	cmp	r3, #255	@ 0xff
 8007954:	d01d      	beq.n	8007992 <USBD_StdItfReq+0x92>
 8007956:	7bbb      	ldrb	r3, [r7, #14]
 8007958:	2b00      	cmp	r3, #0
 800795a:	d11a      	bne.n	8007992 <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 800795c:	7bba      	ldrb	r2, [r7, #14]
 800795e:	687b      	ldr	r3, [r7, #4]
 8007960:	32ae      	adds	r2, #174	@ 0xae
 8007962:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007966:	689b      	ldr	r3, [r3, #8]
 8007968:	2b00      	cmp	r3, #0
 800796a:	d00f      	beq.n	800798c <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 800796c:	7bba      	ldrb	r2, [r7, #14]
 800796e:	687b      	ldr	r3, [r7, #4]
 8007970:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 8007974:	7bba      	ldrb	r2, [r7, #14]
 8007976:	687b      	ldr	r3, [r7, #4]
 8007978:	32ae      	adds	r2, #174	@ 0xae
 800797a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800797e:	689b      	ldr	r3, [r3, #8]
 8007980:	6839      	ldr	r1, [r7, #0]
 8007982:	6878      	ldr	r0, [r7, #4]
 8007984:	4798      	blx	r3
 8007986:	4603      	mov	r3, r0
 8007988:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 800798a:	e004      	b.n	8007996 <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 800798c:	2303      	movs	r3, #3
 800798e:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 8007990:	e001      	b.n	8007996 <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 8007992:	2303      	movs	r3, #3
 8007994:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 8007996:	683b      	ldr	r3, [r7, #0]
 8007998:	88db      	ldrh	r3, [r3, #6]
 800799a:	2b00      	cmp	r3, #0
 800799c:	d110      	bne.n	80079c0 <USBD_StdItfReq+0xc0>
 800799e:	7bfb      	ldrb	r3, [r7, #15]
 80079a0:	2b00      	cmp	r3, #0
 80079a2:	d10d      	bne.n	80079c0 <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 80079a4:	6878      	ldr	r0, [r7, #4]
 80079a6:	f000 fe06 	bl	80085b6 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 80079aa:	e009      	b.n	80079c0 <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 80079ac:	6839      	ldr	r1, [r7, #0]
 80079ae:	6878      	ldr	r0, [r7, #4]
 80079b0:	f000 fd23 	bl	80083fa <USBD_CtlError>
          break;
 80079b4:	e004      	b.n	80079c0 <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 80079b6:	6839      	ldr	r1, [r7, #0]
 80079b8:	6878      	ldr	r0, [r7, #4]
 80079ba:	f000 fd1e 	bl	80083fa <USBD_CtlError>
          break;
 80079be:	e000      	b.n	80079c2 <USBD_StdItfReq+0xc2>
          break;
 80079c0:	bf00      	nop
      }
      break;
 80079c2:	e004      	b.n	80079ce <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 80079c4:	6839      	ldr	r1, [r7, #0]
 80079c6:	6878      	ldr	r0, [r7, #4]
 80079c8:	f000 fd17 	bl	80083fa <USBD_CtlError>
      break;
 80079cc:	bf00      	nop
  }

  return ret;
 80079ce:	7bfb      	ldrb	r3, [r7, #15]
}
 80079d0:	4618      	mov	r0, r3
 80079d2:	3710      	adds	r7, #16
 80079d4:	46bd      	mov	sp, r7
 80079d6:	bd80      	pop	{r7, pc}

080079d8 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80079d8:	b580      	push	{r7, lr}
 80079da:	b084      	sub	sp, #16
 80079dc:	af00      	add	r7, sp, #0
 80079de:	6078      	str	r0, [r7, #4]
 80079e0:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 80079e2:	2300      	movs	r3, #0
 80079e4:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 80079e6:	683b      	ldr	r3, [r7, #0]
 80079e8:	889b      	ldrh	r3, [r3, #4]
 80079ea:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80079ec:	683b      	ldr	r3, [r7, #0]
 80079ee:	781b      	ldrb	r3, [r3, #0]
 80079f0:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 80079f4:	2b40      	cmp	r3, #64	@ 0x40
 80079f6:	d007      	beq.n	8007a08 <USBD_StdEPReq+0x30>
 80079f8:	2b40      	cmp	r3, #64	@ 0x40
 80079fa:	f200 8181 	bhi.w	8007d00 <USBD_StdEPReq+0x328>
 80079fe:	2b00      	cmp	r3, #0
 8007a00:	d02a      	beq.n	8007a58 <USBD_StdEPReq+0x80>
 8007a02:	2b20      	cmp	r3, #32
 8007a04:	f040 817c 	bne.w	8007d00 <USBD_StdEPReq+0x328>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 8007a08:	7bbb      	ldrb	r3, [r7, #14]
 8007a0a:	4619      	mov	r1, r3
 8007a0c:	6878      	ldr	r0, [r7, #4]
 8007a0e:	f7ff fe84 	bl	800771a <USBD_CoreFindEP>
 8007a12:	4603      	mov	r3, r0
 8007a14:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8007a16:	7b7b      	ldrb	r3, [r7, #13]
 8007a18:	2bff      	cmp	r3, #255	@ 0xff
 8007a1a:	f000 8176 	beq.w	8007d0a <USBD_StdEPReq+0x332>
 8007a1e:	7b7b      	ldrb	r3, [r7, #13]
 8007a20:	2b00      	cmp	r3, #0
 8007a22:	f040 8172 	bne.w	8007d0a <USBD_StdEPReq+0x332>
      {
        pdev->classId = idx;
 8007a26:	7b7a      	ldrb	r2, [r7, #13]
 8007a28:	687b      	ldr	r3, [r7, #4]
 8007a2a:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 8007a2e:	7b7a      	ldrb	r2, [r7, #13]
 8007a30:	687b      	ldr	r3, [r7, #4]
 8007a32:	32ae      	adds	r2, #174	@ 0xae
 8007a34:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007a38:	689b      	ldr	r3, [r3, #8]
 8007a3a:	2b00      	cmp	r3, #0
 8007a3c:	f000 8165 	beq.w	8007d0a <USBD_StdEPReq+0x332>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 8007a40:	7b7a      	ldrb	r2, [r7, #13]
 8007a42:	687b      	ldr	r3, [r7, #4]
 8007a44:	32ae      	adds	r2, #174	@ 0xae
 8007a46:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007a4a:	689b      	ldr	r3, [r3, #8]
 8007a4c:	6839      	ldr	r1, [r7, #0]
 8007a4e:	6878      	ldr	r0, [r7, #4]
 8007a50:	4798      	blx	r3
 8007a52:	4603      	mov	r3, r0
 8007a54:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8007a56:	e158      	b.n	8007d0a <USBD_StdEPReq+0x332>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8007a58:	683b      	ldr	r3, [r7, #0]
 8007a5a:	785b      	ldrb	r3, [r3, #1]
 8007a5c:	2b03      	cmp	r3, #3
 8007a5e:	d008      	beq.n	8007a72 <USBD_StdEPReq+0x9a>
 8007a60:	2b03      	cmp	r3, #3
 8007a62:	f300 8147 	bgt.w	8007cf4 <USBD_StdEPReq+0x31c>
 8007a66:	2b00      	cmp	r3, #0
 8007a68:	f000 809b 	beq.w	8007ba2 <USBD_StdEPReq+0x1ca>
 8007a6c:	2b01      	cmp	r3, #1
 8007a6e:	d03c      	beq.n	8007aea <USBD_StdEPReq+0x112>
 8007a70:	e140      	b.n	8007cf4 <USBD_StdEPReq+0x31c>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 8007a72:	687b      	ldr	r3, [r7, #4]
 8007a74:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007a78:	b2db      	uxtb	r3, r3
 8007a7a:	2b02      	cmp	r3, #2
 8007a7c:	d002      	beq.n	8007a84 <USBD_StdEPReq+0xac>
 8007a7e:	2b03      	cmp	r3, #3
 8007a80:	d016      	beq.n	8007ab0 <USBD_StdEPReq+0xd8>
 8007a82:	e02c      	b.n	8007ade <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8007a84:	7bbb      	ldrb	r3, [r7, #14]
 8007a86:	2b00      	cmp	r3, #0
 8007a88:	d00d      	beq.n	8007aa6 <USBD_StdEPReq+0xce>
 8007a8a:	7bbb      	ldrb	r3, [r7, #14]
 8007a8c:	2b80      	cmp	r3, #128	@ 0x80
 8007a8e:	d00a      	beq.n	8007aa6 <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8007a90:	7bbb      	ldrb	r3, [r7, #14]
 8007a92:	4619      	mov	r1, r3
 8007a94:	6878      	ldr	r0, [r7, #4]
 8007a96:	f001 f9bb 	bl	8008e10 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8007a9a:	2180      	movs	r1, #128	@ 0x80
 8007a9c:	6878      	ldr	r0, [r7, #4]
 8007a9e:	f001 f9b7 	bl	8008e10 <USBD_LL_StallEP>
 8007aa2:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8007aa4:	e020      	b.n	8007ae8 <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 8007aa6:	6839      	ldr	r1, [r7, #0]
 8007aa8:	6878      	ldr	r0, [r7, #4]
 8007aaa:	f000 fca6 	bl	80083fa <USBD_CtlError>
              break;
 8007aae:	e01b      	b.n	8007ae8 <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8007ab0:	683b      	ldr	r3, [r7, #0]
 8007ab2:	885b      	ldrh	r3, [r3, #2]
 8007ab4:	2b00      	cmp	r3, #0
 8007ab6:	d10e      	bne.n	8007ad6 <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 8007ab8:	7bbb      	ldrb	r3, [r7, #14]
 8007aba:	2b00      	cmp	r3, #0
 8007abc:	d00b      	beq.n	8007ad6 <USBD_StdEPReq+0xfe>
 8007abe:	7bbb      	ldrb	r3, [r7, #14]
 8007ac0:	2b80      	cmp	r3, #128	@ 0x80
 8007ac2:	d008      	beq.n	8007ad6 <USBD_StdEPReq+0xfe>
 8007ac4:	683b      	ldr	r3, [r7, #0]
 8007ac6:	88db      	ldrh	r3, [r3, #6]
 8007ac8:	2b00      	cmp	r3, #0
 8007aca:	d104      	bne.n	8007ad6 <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 8007acc:	7bbb      	ldrb	r3, [r7, #14]
 8007ace:	4619      	mov	r1, r3
 8007ad0:	6878      	ldr	r0, [r7, #4]
 8007ad2:	f001 f99d 	bl	8008e10 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 8007ad6:	6878      	ldr	r0, [r7, #4]
 8007ad8:	f000 fd6d 	bl	80085b6 <USBD_CtlSendStatus>

              break;
 8007adc:	e004      	b.n	8007ae8 <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 8007ade:	6839      	ldr	r1, [r7, #0]
 8007ae0:	6878      	ldr	r0, [r7, #4]
 8007ae2:	f000 fc8a 	bl	80083fa <USBD_CtlError>
              break;
 8007ae6:	bf00      	nop
          }
          break;
 8007ae8:	e109      	b.n	8007cfe <USBD_StdEPReq+0x326>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 8007aea:	687b      	ldr	r3, [r7, #4]
 8007aec:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007af0:	b2db      	uxtb	r3, r3
 8007af2:	2b02      	cmp	r3, #2
 8007af4:	d002      	beq.n	8007afc <USBD_StdEPReq+0x124>
 8007af6:	2b03      	cmp	r3, #3
 8007af8:	d016      	beq.n	8007b28 <USBD_StdEPReq+0x150>
 8007afa:	e04b      	b.n	8007b94 <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8007afc:	7bbb      	ldrb	r3, [r7, #14]
 8007afe:	2b00      	cmp	r3, #0
 8007b00:	d00d      	beq.n	8007b1e <USBD_StdEPReq+0x146>
 8007b02:	7bbb      	ldrb	r3, [r7, #14]
 8007b04:	2b80      	cmp	r3, #128	@ 0x80
 8007b06:	d00a      	beq.n	8007b1e <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8007b08:	7bbb      	ldrb	r3, [r7, #14]
 8007b0a:	4619      	mov	r1, r3
 8007b0c:	6878      	ldr	r0, [r7, #4]
 8007b0e:	f001 f97f 	bl	8008e10 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 8007b12:	2180      	movs	r1, #128	@ 0x80
 8007b14:	6878      	ldr	r0, [r7, #4]
 8007b16:	f001 f97b 	bl	8008e10 <USBD_LL_StallEP>
 8007b1a:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8007b1c:	e040      	b.n	8007ba0 <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 8007b1e:	6839      	ldr	r1, [r7, #0]
 8007b20:	6878      	ldr	r0, [r7, #4]
 8007b22:	f000 fc6a 	bl	80083fa <USBD_CtlError>
              break;
 8007b26:	e03b      	b.n	8007ba0 <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8007b28:	683b      	ldr	r3, [r7, #0]
 8007b2a:	885b      	ldrh	r3, [r3, #2]
 8007b2c:	2b00      	cmp	r3, #0
 8007b2e:	d136      	bne.n	8007b9e <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 8007b30:	7bbb      	ldrb	r3, [r7, #14]
 8007b32:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007b36:	2b00      	cmp	r3, #0
 8007b38:	d004      	beq.n	8007b44 <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 8007b3a:	7bbb      	ldrb	r3, [r7, #14]
 8007b3c:	4619      	mov	r1, r3
 8007b3e:	6878      	ldr	r0, [r7, #4]
 8007b40:	f001 f985 	bl	8008e4e <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 8007b44:	6878      	ldr	r0, [r7, #4]
 8007b46:	f000 fd36 	bl	80085b6 <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 8007b4a:	7bbb      	ldrb	r3, [r7, #14]
 8007b4c:	4619      	mov	r1, r3
 8007b4e:	6878      	ldr	r0, [r7, #4]
 8007b50:	f7ff fde3 	bl	800771a <USBD_CoreFindEP>
 8007b54:	4603      	mov	r3, r0
 8007b56:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8007b58:	7b7b      	ldrb	r3, [r7, #13]
 8007b5a:	2bff      	cmp	r3, #255	@ 0xff
 8007b5c:	d01f      	beq.n	8007b9e <USBD_StdEPReq+0x1c6>
 8007b5e:	7b7b      	ldrb	r3, [r7, #13]
 8007b60:	2b00      	cmp	r3, #0
 8007b62:	d11c      	bne.n	8007b9e <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 8007b64:	7b7a      	ldrb	r2, [r7, #13]
 8007b66:	687b      	ldr	r3, [r7, #4]
 8007b68:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 8007b6c:	7b7a      	ldrb	r2, [r7, #13]
 8007b6e:	687b      	ldr	r3, [r7, #4]
 8007b70:	32ae      	adds	r2, #174	@ 0xae
 8007b72:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007b76:	689b      	ldr	r3, [r3, #8]
 8007b78:	2b00      	cmp	r3, #0
 8007b7a:	d010      	beq.n	8007b9e <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 8007b7c:	7b7a      	ldrb	r2, [r7, #13]
 8007b7e:	687b      	ldr	r3, [r7, #4]
 8007b80:	32ae      	adds	r2, #174	@ 0xae
 8007b82:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007b86:	689b      	ldr	r3, [r3, #8]
 8007b88:	6839      	ldr	r1, [r7, #0]
 8007b8a:	6878      	ldr	r0, [r7, #4]
 8007b8c:	4798      	blx	r3
 8007b8e:	4603      	mov	r3, r0
 8007b90:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 8007b92:	e004      	b.n	8007b9e <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 8007b94:	6839      	ldr	r1, [r7, #0]
 8007b96:	6878      	ldr	r0, [r7, #4]
 8007b98:	f000 fc2f 	bl	80083fa <USBD_CtlError>
              break;
 8007b9c:	e000      	b.n	8007ba0 <USBD_StdEPReq+0x1c8>
              break;
 8007b9e:	bf00      	nop
          }
          break;
 8007ba0:	e0ad      	b.n	8007cfe <USBD_StdEPReq+0x326>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 8007ba2:	687b      	ldr	r3, [r7, #4]
 8007ba4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8007ba8:	b2db      	uxtb	r3, r3
 8007baa:	2b02      	cmp	r3, #2
 8007bac:	d002      	beq.n	8007bb4 <USBD_StdEPReq+0x1dc>
 8007bae:	2b03      	cmp	r3, #3
 8007bb0:	d033      	beq.n	8007c1a <USBD_StdEPReq+0x242>
 8007bb2:	e099      	b.n	8007ce8 <USBD_StdEPReq+0x310>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8007bb4:	7bbb      	ldrb	r3, [r7, #14]
 8007bb6:	2b00      	cmp	r3, #0
 8007bb8:	d007      	beq.n	8007bca <USBD_StdEPReq+0x1f2>
 8007bba:	7bbb      	ldrb	r3, [r7, #14]
 8007bbc:	2b80      	cmp	r3, #128	@ 0x80
 8007bbe:	d004      	beq.n	8007bca <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 8007bc0:	6839      	ldr	r1, [r7, #0]
 8007bc2:	6878      	ldr	r0, [r7, #4]
 8007bc4:	f000 fc19 	bl	80083fa <USBD_CtlError>
                break;
 8007bc8:	e093      	b.n	8007cf2 <USBD_StdEPReq+0x31a>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8007bca:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8007bce:	2b00      	cmp	r3, #0
 8007bd0:	da0b      	bge.n	8007bea <USBD_StdEPReq+0x212>
 8007bd2:	7bbb      	ldrb	r3, [r7, #14]
 8007bd4:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8007bd8:	4613      	mov	r3, r2
 8007bda:	009b      	lsls	r3, r3, #2
 8007bdc:	4413      	add	r3, r2
 8007bde:	009b      	lsls	r3, r3, #2
 8007be0:	3310      	adds	r3, #16
 8007be2:	687a      	ldr	r2, [r7, #4]
 8007be4:	4413      	add	r3, r2
 8007be6:	3304      	adds	r3, #4
 8007be8:	e00b      	b.n	8007c02 <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8007bea:	7bbb      	ldrb	r3, [r7, #14]
 8007bec:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8007bf0:	4613      	mov	r3, r2
 8007bf2:	009b      	lsls	r3, r3, #2
 8007bf4:	4413      	add	r3, r2
 8007bf6:	009b      	lsls	r3, r3, #2
 8007bf8:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8007bfc:	687a      	ldr	r2, [r7, #4]
 8007bfe:	4413      	add	r3, r2
 8007c00:	3304      	adds	r3, #4
 8007c02:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 8007c04:	68bb      	ldr	r3, [r7, #8]
 8007c06:	2200      	movs	r2, #0
 8007c08:	739a      	strb	r2, [r3, #14]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8007c0a:	68bb      	ldr	r3, [r7, #8]
 8007c0c:	330e      	adds	r3, #14
 8007c0e:	2202      	movs	r2, #2
 8007c10:	4619      	mov	r1, r3
 8007c12:	6878      	ldr	r0, [r7, #4]
 8007c14:	f000 fc6e 	bl	80084f4 <USBD_CtlSendData>
              break;
 8007c18:	e06b      	b.n	8007cf2 <USBD_StdEPReq+0x31a>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 8007c1a:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8007c1e:	2b00      	cmp	r3, #0
 8007c20:	da11      	bge.n	8007c46 <USBD_StdEPReq+0x26e>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 8007c22:	7bbb      	ldrb	r3, [r7, #14]
 8007c24:	f003 020f 	and.w	r2, r3, #15
 8007c28:	6879      	ldr	r1, [r7, #4]
 8007c2a:	4613      	mov	r3, r2
 8007c2c:	009b      	lsls	r3, r3, #2
 8007c2e:	4413      	add	r3, r2
 8007c30:	009b      	lsls	r3, r3, #2
 8007c32:	440b      	add	r3, r1
 8007c34:	3323      	adds	r3, #35	@ 0x23
 8007c36:	781b      	ldrb	r3, [r3, #0]
 8007c38:	2b00      	cmp	r3, #0
 8007c3a:	d117      	bne.n	8007c6c <USBD_StdEPReq+0x294>
                {
                  USBD_CtlError(pdev, req);
 8007c3c:	6839      	ldr	r1, [r7, #0]
 8007c3e:	6878      	ldr	r0, [r7, #4]
 8007c40:	f000 fbdb 	bl	80083fa <USBD_CtlError>
                  break;
 8007c44:	e055      	b.n	8007cf2 <USBD_StdEPReq+0x31a>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 8007c46:	7bbb      	ldrb	r3, [r7, #14]
 8007c48:	f003 020f 	and.w	r2, r3, #15
 8007c4c:	6879      	ldr	r1, [r7, #4]
 8007c4e:	4613      	mov	r3, r2
 8007c50:	009b      	lsls	r3, r3, #2
 8007c52:	4413      	add	r3, r2
 8007c54:	009b      	lsls	r3, r3, #2
 8007c56:	440b      	add	r3, r1
 8007c58:	f203 1363 	addw	r3, r3, #355	@ 0x163
 8007c5c:	781b      	ldrb	r3, [r3, #0]
 8007c5e:	2b00      	cmp	r3, #0
 8007c60:	d104      	bne.n	8007c6c <USBD_StdEPReq+0x294>
                {
                  USBD_CtlError(pdev, req);
 8007c62:	6839      	ldr	r1, [r7, #0]
 8007c64:	6878      	ldr	r0, [r7, #4]
 8007c66:	f000 fbc8 	bl	80083fa <USBD_CtlError>
                  break;
 8007c6a:	e042      	b.n	8007cf2 <USBD_StdEPReq+0x31a>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8007c6c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8007c70:	2b00      	cmp	r3, #0
 8007c72:	da0b      	bge.n	8007c8c <USBD_StdEPReq+0x2b4>
 8007c74:	7bbb      	ldrb	r3, [r7, #14]
 8007c76:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8007c7a:	4613      	mov	r3, r2
 8007c7c:	009b      	lsls	r3, r3, #2
 8007c7e:	4413      	add	r3, r2
 8007c80:	009b      	lsls	r3, r3, #2
 8007c82:	3310      	adds	r3, #16
 8007c84:	687a      	ldr	r2, [r7, #4]
 8007c86:	4413      	add	r3, r2
 8007c88:	3304      	adds	r3, #4
 8007c8a:	e00b      	b.n	8007ca4 <USBD_StdEPReq+0x2cc>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8007c8c:	7bbb      	ldrb	r3, [r7, #14]
 8007c8e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8007c92:	4613      	mov	r3, r2
 8007c94:	009b      	lsls	r3, r3, #2
 8007c96:	4413      	add	r3, r2
 8007c98:	009b      	lsls	r3, r3, #2
 8007c9a:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8007c9e:	687a      	ldr	r2, [r7, #4]
 8007ca0:	4413      	add	r3, r2
 8007ca2:	3304      	adds	r3, #4
 8007ca4:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 8007ca6:	7bbb      	ldrb	r3, [r7, #14]
 8007ca8:	2b00      	cmp	r3, #0
 8007caa:	d002      	beq.n	8007cb2 <USBD_StdEPReq+0x2da>
 8007cac:	7bbb      	ldrb	r3, [r7, #14]
 8007cae:	2b80      	cmp	r3, #128	@ 0x80
 8007cb0:	d103      	bne.n	8007cba <USBD_StdEPReq+0x2e2>
              {
                pep->status = 0x0000U;
 8007cb2:	68bb      	ldr	r3, [r7, #8]
 8007cb4:	2200      	movs	r2, #0
 8007cb6:	739a      	strb	r2, [r3, #14]
 8007cb8:	e00e      	b.n	8007cd8 <USBD_StdEPReq+0x300>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 8007cba:	7bbb      	ldrb	r3, [r7, #14]
 8007cbc:	4619      	mov	r1, r3
 8007cbe:	6878      	ldr	r0, [r7, #4]
 8007cc0:	f001 f8e4 	bl	8008e8c <USBD_LL_IsStallEP>
 8007cc4:	4603      	mov	r3, r0
 8007cc6:	2b00      	cmp	r3, #0
 8007cc8:	d003      	beq.n	8007cd2 <USBD_StdEPReq+0x2fa>
              {
                pep->status = 0x0001U;
 8007cca:	68bb      	ldr	r3, [r7, #8]
 8007ccc:	2201      	movs	r2, #1
 8007cce:	739a      	strb	r2, [r3, #14]
 8007cd0:	e002      	b.n	8007cd8 <USBD_StdEPReq+0x300>
              }
              else
              {
                pep->status = 0x0000U;
 8007cd2:	68bb      	ldr	r3, [r7, #8]
 8007cd4:	2200      	movs	r2, #0
 8007cd6:	739a      	strb	r2, [r3, #14]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 8007cd8:	68bb      	ldr	r3, [r7, #8]
 8007cda:	330e      	adds	r3, #14
 8007cdc:	2202      	movs	r2, #2
 8007cde:	4619      	mov	r1, r3
 8007ce0:	6878      	ldr	r0, [r7, #4]
 8007ce2:	f000 fc07 	bl	80084f4 <USBD_CtlSendData>
              break;
 8007ce6:	e004      	b.n	8007cf2 <USBD_StdEPReq+0x31a>

            default:
              USBD_CtlError(pdev, req);
 8007ce8:	6839      	ldr	r1, [r7, #0]
 8007cea:	6878      	ldr	r0, [r7, #4]
 8007cec:	f000 fb85 	bl	80083fa <USBD_CtlError>
              break;
 8007cf0:	bf00      	nop
          }
          break;
 8007cf2:	e004      	b.n	8007cfe <USBD_StdEPReq+0x326>

        default:
          USBD_CtlError(pdev, req);
 8007cf4:	6839      	ldr	r1, [r7, #0]
 8007cf6:	6878      	ldr	r0, [r7, #4]
 8007cf8:	f000 fb7f 	bl	80083fa <USBD_CtlError>
          break;
 8007cfc:	bf00      	nop
      }
      break;
 8007cfe:	e005      	b.n	8007d0c <USBD_StdEPReq+0x334>

    default:
      USBD_CtlError(pdev, req);
 8007d00:	6839      	ldr	r1, [r7, #0]
 8007d02:	6878      	ldr	r0, [r7, #4]
 8007d04:	f000 fb79 	bl	80083fa <USBD_CtlError>
      break;
 8007d08:	e000      	b.n	8007d0c <USBD_StdEPReq+0x334>
      break;
 8007d0a:	bf00      	nop
  }

  return ret;
 8007d0c:	7bfb      	ldrb	r3, [r7, #15]
}
 8007d0e:	4618      	mov	r0, r3
 8007d10:	3710      	adds	r7, #16
 8007d12:	46bd      	mov	sp, r7
 8007d14:	bd80      	pop	{r7, pc}
	...

08007d18 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8007d18:	b580      	push	{r7, lr}
 8007d1a:	b084      	sub	sp, #16
 8007d1c:	af00      	add	r7, sp, #0
 8007d1e:	6078      	str	r0, [r7, #4]
 8007d20:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8007d22:	2300      	movs	r3, #0
 8007d24:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 8007d26:	2300      	movs	r3, #0
 8007d28:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 8007d2a:	2300      	movs	r3, #0
 8007d2c:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 8007d2e:	683b      	ldr	r3, [r7, #0]
 8007d30:	885b      	ldrh	r3, [r3, #2]
 8007d32:	0a1b      	lsrs	r3, r3, #8
 8007d34:	b29b      	uxth	r3, r3
 8007d36:	3b01      	subs	r3, #1
 8007d38:	2b0e      	cmp	r3, #14
 8007d3a:	f200 8152 	bhi.w	8007fe2 <USBD_GetDescriptor+0x2ca>
 8007d3e:	a201      	add	r2, pc, #4	@ (adr r2, 8007d44 <USBD_GetDescriptor+0x2c>)
 8007d40:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007d44:	08007db5 	.word	0x08007db5
 8007d48:	08007dcd 	.word	0x08007dcd
 8007d4c:	08007e0d 	.word	0x08007e0d
 8007d50:	08007fe3 	.word	0x08007fe3
 8007d54:	08007fe3 	.word	0x08007fe3
 8007d58:	08007f83 	.word	0x08007f83
 8007d5c:	08007faf 	.word	0x08007faf
 8007d60:	08007fe3 	.word	0x08007fe3
 8007d64:	08007fe3 	.word	0x08007fe3
 8007d68:	08007fe3 	.word	0x08007fe3
 8007d6c:	08007fe3 	.word	0x08007fe3
 8007d70:	08007fe3 	.word	0x08007fe3
 8007d74:	08007fe3 	.word	0x08007fe3
 8007d78:	08007fe3 	.word	0x08007fe3
 8007d7c:	08007d81 	.word	0x08007d81
  {
#if ((USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U))
    case USB_DESC_TYPE_BOS:
      if (pdev->pDesc->GetBOSDescriptor != NULL)
 8007d80:	687b      	ldr	r3, [r7, #4]
 8007d82:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007d86:	69db      	ldr	r3, [r3, #28]
 8007d88:	2b00      	cmp	r3, #0
 8007d8a:	d00b      	beq.n	8007da4 <USBD_GetDescriptor+0x8c>
      {
        pbuf = pdev->pDesc->GetBOSDescriptor(pdev->dev_speed, &len);
 8007d8c:	687b      	ldr	r3, [r7, #4]
 8007d8e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007d92:	69db      	ldr	r3, [r3, #28]
 8007d94:	687a      	ldr	r2, [r7, #4]
 8007d96:	7c12      	ldrb	r2, [r2, #16]
 8007d98:	f107 0108 	add.w	r1, r7, #8
 8007d9c:	4610      	mov	r0, r2
 8007d9e:	4798      	blx	r3
 8007da0:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8007da2:	e126      	b.n	8007ff2 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 8007da4:	6839      	ldr	r1, [r7, #0]
 8007da6:	6878      	ldr	r0, [r7, #4]
 8007da8:	f000 fb27 	bl	80083fa <USBD_CtlError>
        err++;
 8007dac:	7afb      	ldrb	r3, [r7, #11]
 8007dae:	3301      	adds	r3, #1
 8007db0:	72fb      	strb	r3, [r7, #11]
      break;
 8007db2:	e11e      	b.n	8007ff2 <USBD_GetDescriptor+0x2da>
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8007db4:	687b      	ldr	r3, [r7, #4]
 8007db6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007dba:	681b      	ldr	r3, [r3, #0]
 8007dbc:	687a      	ldr	r2, [r7, #4]
 8007dbe:	7c12      	ldrb	r2, [r2, #16]
 8007dc0:	f107 0108 	add.w	r1, r7, #8
 8007dc4:	4610      	mov	r0, r2
 8007dc6:	4798      	blx	r3
 8007dc8:	60f8      	str	r0, [r7, #12]
      break;
 8007dca:	e112      	b.n	8007ff2 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8007dcc:	687b      	ldr	r3, [r7, #4]
 8007dce:	7c1b      	ldrb	r3, [r3, #16]
 8007dd0:	2b00      	cmp	r3, #0
 8007dd2:	d10d      	bne.n	8007df0 <USBD_GetDescriptor+0xd8>
          pbuf = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 8007dd4:	687b      	ldr	r3, [r7, #4]
 8007dd6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007dda:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007ddc:	f107 0208 	add.w	r2, r7, #8
 8007de0:	4610      	mov	r0, r2
 8007de2:	4798      	blx	r3
 8007de4:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8007de6:	68fb      	ldr	r3, [r7, #12]
 8007de8:	3301      	adds	r3, #1
 8007dea:	2202      	movs	r2, #2
 8007dec:	701a      	strb	r2, [r3, #0]
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 8007dee:	e100      	b.n	8007ff2 <USBD_GetDescriptor+0x2da>
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 8007df0:	687b      	ldr	r3, [r7, #4]
 8007df2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007df6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007df8:	f107 0208 	add.w	r2, r7, #8
 8007dfc:	4610      	mov	r0, r2
 8007dfe:	4798      	blx	r3
 8007e00:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8007e02:	68fb      	ldr	r3, [r7, #12]
 8007e04:	3301      	adds	r3, #1
 8007e06:	2202      	movs	r2, #2
 8007e08:	701a      	strb	r2, [r3, #0]
      break;
 8007e0a:	e0f2      	b.n	8007ff2 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 8007e0c:	683b      	ldr	r3, [r7, #0]
 8007e0e:	885b      	ldrh	r3, [r3, #2]
 8007e10:	b2db      	uxtb	r3, r3
 8007e12:	2b05      	cmp	r3, #5
 8007e14:	f200 80ac 	bhi.w	8007f70 <USBD_GetDescriptor+0x258>
 8007e18:	a201      	add	r2, pc, #4	@ (adr r2, 8007e20 <USBD_GetDescriptor+0x108>)
 8007e1a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007e1e:	bf00      	nop
 8007e20:	08007e39 	.word	0x08007e39
 8007e24:	08007e6d 	.word	0x08007e6d
 8007e28:	08007ea1 	.word	0x08007ea1
 8007e2c:	08007ed5 	.word	0x08007ed5
 8007e30:	08007f09 	.word	0x08007f09
 8007e34:	08007f3d 	.word	0x08007f3d
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 8007e38:	687b      	ldr	r3, [r7, #4]
 8007e3a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007e3e:	685b      	ldr	r3, [r3, #4]
 8007e40:	2b00      	cmp	r3, #0
 8007e42:	d00b      	beq.n	8007e5c <USBD_GetDescriptor+0x144>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 8007e44:	687b      	ldr	r3, [r7, #4]
 8007e46:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007e4a:	685b      	ldr	r3, [r3, #4]
 8007e4c:	687a      	ldr	r2, [r7, #4]
 8007e4e:	7c12      	ldrb	r2, [r2, #16]
 8007e50:	f107 0108 	add.w	r1, r7, #8
 8007e54:	4610      	mov	r0, r2
 8007e56:	4798      	blx	r3
 8007e58:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8007e5a:	e091      	b.n	8007f80 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8007e5c:	6839      	ldr	r1, [r7, #0]
 8007e5e:	6878      	ldr	r0, [r7, #4]
 8007e60:	f000 facb 	bl	80083fa <USBD_CtlError>
            err++;
 8007e64:	7afb      	ldrb	r3, [r7, #11]
 8007e66:	3301      	adds	r3, #1
 8007e68:	72fb      	strb	r3, [r7, #11]
          break;
 8007e6a:	e089      	b.n	8007f80 <USBD_GetDescriptor+0x268>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 8007e6c:	687b      	ldr	r3, [r7, #4]
 8007e6e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007e72:	689b      	ldr	r3, [r3, #8]
 8007e74:	2b00      	cmp	r3, #0
 8007e76:	d00b      	beq.n	8007e90 <USBD_GetDescriptor+0x178>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 8007e78:	687b      	ldr	r3, [r7, #4]
 8007e7a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007e7e:	689b      	ldr	r3, [r3, #8]
 8007e80:	687a      	ldr	r2, [r7, #4]
 8007e82:	7c12      	ldrb	r2, [r2, #16]
 8007e84:	f107 0108 	add.w	r1, r7, #8
 8007e88:	4610      	mov	r0, r2
 8007e8a:	4798      	blx	r3
 8007e8c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8007e8e:	e077      	b.n	8007f80 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8007e90:	6839      	ldr	r1, [r7, #0]
 8007e92:	6878      	ldr	r0, [r7, #4]
 8007e94:	f000 fab1 	bl	80083fa <USBD_CtlError>
            err++;
 8007e98:	7afb      	ldrb	r3, [r7, #11]
 8007e9a:	3301      	adds	r3, #1
 8007e9c:	72fb      	strb	r3, [r7, #11]
          break;
 8007e9e:	e06f      	b.n	8007f80 <USBD_GetDescriptor+0x268>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 8007ea0:	687b      	ldr	r3, [r7, #4]
 8007ea2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007ea6:	68db      	ldr	r3, [r3, #12]
 8007ea8:	2b00      	cmp	r3, #0
 8007eaa:	d00b      	beq.n	8007ec4 <USBD_GetDescriptor+0x1ac>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8007eac:	687b      	ldr	r3, [r7, #4]
 8007eae:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007eb2:	68db      	ldr	r3, [r3, #12]
 8007eb4:	687a      	ldr	r2, [r7, #4]
 8007eb6:	7c12      	ldrb	r2, [r2, #16]
 8007eb8:	f107 0108 	add.w	r1, r7, #8
 8007ebc:	4610      	mov	r0, r2
 8007ebe:	4798      	blx	r3
 8007ec0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8007ec2:	e05d      	b.n	8007f80 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8007ec4:	6839      	ldr	r1, [r7, #0]
 8007ec6:	6878      	ldr	r0, [r7, #4]
 8007ec8:	f000 fa97 	bl	80083fa <USBD_CtlError>
            err++;
 8007ecc:	7afb      	ldrb	r3, [r7, #11]
 8007ece:	3301      	adds	r3, #1
 8007ed0:	72fb      	strb	r3, [r7, #11]
          break;
 8007ed2:	e055      	b.n	8007f80 <USBD_GetDescriptor+0x268>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 8007ed4:	687b      	ldr	r3, [r7, #4]
 8007ed6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007eda:	691b      	ldr	r3, [r3, #16]
 8007edc:	2b00      	cmp	r3, #0
 8007ede:	d00b      	beq.n	8007ef8 <USBD_GetDescriptor+0x1e0>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8007ee0:	687b      	ldr	r3, [r7, #4]
 8007ee2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007ee6:	691b      	ldr	r3, [r3, #16]
 8007ee8:	687a      	ldr	r2, [r7, #4]
 8007eea:	7c12      	ldrb	r2, [r2, #16]
 8007eec:	f107 0108 	add.w	r1, r7, #8
 8007ef0:	4610      	mov	r0, r2
 8007ef2:	4798      	blx	r3
 8007ef4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8007ef6:	e043      	b.n	8007f80 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8007ef8:	6839      	ldr	r1, [r7, #0]
 8007efa:	6878      	ldr	r0, [r7, #4]
 8007efc:	f000 fa7d 	bl	80083fa <USBD_CtlError>
            err++;
 8007f00:	7afb      	ldrb	r3, [r7, #11]
 8007f02:	3301      	adds	r3, #1
 8007f04:	72fb      	strb	r3, [r7, #11]
          break;
 8007f06:	e03b      	b.n	8007f80 <USBD_GetDescriptor+0x268>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 8007f08:	687b      	ldr	r3, [r7, #4]
 8007f0a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007f0e:	695b      	ldr	r3, [r3, #20]
 8007f10:	2b00      	cmp	r3, #0
 8007f12:	d00b      	beq.n	8007f2c <USBD_GetDescriptor+0x214>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8007f14:	687b      	ldr	r3, [r7, #4]
 8007f16:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007f1a:	695b      	ldr	r3, [r3, #20]
 8007f1c:	687a      	ldr	r2, [r7, #4]
 8007f1e:	7c12      	ldrb	r2, [r2, #16]
 8007f20:	f107 0108 	add.w	r1, r7, #8
 8007f24:	4610      	mov	r0, r2
 8007f26:	4798      	blx	r3
 8007f28:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8007f2a:	e029      	b.n	8007f80 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8007f2c:	6839      	ldr	r1, [r7, #0]
 8007f2e:	6878      	ldr	r0, [r7, #4]
 8007f30:	f000 fa63 	bl	80083fa <USBD_CtlError>
            err++;
 8007f34:	7afb      	ldrb	r3, [r7, #11]
 8007f36:	3301      	adds	r3, #1
 8007f38:	72fb      	strb	r3, [r7, #11]
          break;
 8007f3a:	e021      	b.n	8007f80 <USBD_GetDescriptor+0x268>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 8007f3c:	687b      	ldr	r3, [r7, #4]
 8007f3e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007f42:	699b      	ldr	r3, [r3, #24]
 8007f44:	2b00      	cmp	r3, #0
 8007f46:	d00b      	beq.n	8007f60 <USBD_GetDescriptor+0x248>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8007f48:	687b      	ldr	r3, [r7, #4]
 8007f4a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8007f4e:	699b      	ldr	r3, [r3, #24]
 8007f50:	687a      	ldr	r2, [r7, #4]
 8007f52:	7c12      	ldrb	r2, [r2, #16]
 8007f54:	f107 0108 	add.w	r1, r7, #8
 8007f58:	4610      	mov	r0, r2
 8007f5a:	4798      	blx	r3
 8007f5c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8007f5e:	e00f      	b.n	8007f80 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8007f60:	6839      	ldr	r1, [r7, #0]
 8007f62:	6878      	ldr	r0, [r7, #4]
 8007f64:	f000 fa49 	bl	80083fa <USBD_CtlError>
            err++;
 8007f68:	7afb      	ldrb	r3, [r7, #11]
 8007f6a:	3301      	adds	r3, #1
 8007f6c:	72fb      	strb	r3, [r7, #11]
          break;
 8007f6e:	e007      	b.n	8007f80 <USBD_GetDescriptor+0x268>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 8007f70:	6839      	ldr	r1, [r7, #0]
 8007f72:	6878      	ldr	r0, [r7, #4]
 8007f74:	f000 fa41 	bl	80083fa <USBD_CtlError>
          err++;
 8007f78:	7afb      	ldrb	r3, [r7, #11]
 8007f7a:	3301      	adds	r3, #1
 8007f7c:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 8007f7e:	bf00      	nop
      }
      break;
 8007f80:	e037      	b.n	8007ff2 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8007f82:	687b      	ldr	r3, [r7, #4]
 8007f84:	7c1b      	ldrb	r3, [r3, #16]
 8007f86:	2b00      	cmp	r3, #0
 8007f88:	d109      	bne.n	8007f9e <USBD_GetDescriptor+0x286>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 8007f8a:	687b      	ldr	r3, [r7, #4]
 8007f8c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007f90:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007f92:	f107 0208 	add.w	r2, r7, #8
 8007f96:	4610      	mov	r0, r2
 8007f98:	4798      	blx	r3
 8007f9a:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8007f9c:	e029      	b.n	8007ff2 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 8007f9e:	6839      	ldr	r1, [r7, #0]
 8007fa0:	6878      	ldr	r0, [r7, #4]
 8007fa2:	f000 fa2a 	bl	80083fa <USBD_CtlError>
        err++;
 8007fa6:	7afb      	ldrb	r3, [r7, #11]
 8007fa8:	3301      	adds	r3, #1
 8007faa:	72fb      	strb	r3, [r7, #11]
      break;
 8007fac:	e021      	b.n	8007ff2 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8007fae:	687b      	ldr	r3, [r7, #4]
 8007fb0:	7c1b      	ldrb	r3, [r3, #16]
 8007fb2:	2b00      	cmp	r3, #0
 8007fb4:	d10d      	bne.n	8007fd2 <USBD_GetDescriptor+0x2ba>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 8007fb6:	687b      	ldr	r3, [r7, #4]
 8007fb8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8007fbc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007fbe:	f107 0208 	add.w	r2, r7, #8
 8007fc2:	4610      	mov	r0, r2
 8007fc4:	4798      	blx	r3
 8007fc6:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8007fc8:	68fb      	ldr	r3, [r7, #12]
 8007fca:	3301      	adds	r3, #1
 8007fcc:	2207      	movs	r2, #7
 8007fce:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8007fd0:	e00f      	b.n	8007ff2 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 8007fd2:	6839      	ldr	r1, [r7, #0]
 8007fd4:	6878      	ldr	r0, [r7, #4]
 8007fd6:	f000 fa10 	bl	80083fa <USBD_CtlError>
        err++;
 8007fda:	7afb      	ldrb	r3, [r7, #11]
 8007fdc:	3301      	adds	r3, #1
 8007fde:	72fb      	strb	r3, [r7, #11]
      break;
 8007fe0:	e007      	b.n	8007ff2 <USBD_GetDescriptor+0x2da>

    default:
      USBD_CtlError(pdev, req);
 8007fe2:	6839      	ldr	r1, [r7, #0]
 8007fe4:	6878      	ldr	r0, [r7, #4]
 8007fe6:	f000 fa08 	bl	80083fa <USBD_CtlError>
      err++;
 8007fea:	7afb      	ldrb	r3, [r7, #11]
 8007fec:	3301      	adds	r3, #1
 8007fee:	72fb      	strb	r3, [r7, #11]
      break;
 8007ff0:	bf00      	nop
  }

  if (err != 0U)
 8007ff2:	7afb      	ldrb	r3, [r7, #11]
 8007ff4:	2b00      	cmp	r3, #0
 8007ff6:	d11e      	bne.n	8008036 <USBD_GetDescriptor+0x31e>
  {
    return;
  }

  if (req->wLength != 0U)
 8007ff8:	683b      	ldr	r3, [r7, #0]
 8007ffa:	88db      	ldrh	r3, [r3, #6]
 8007ffc:	2b00      	cmp	r3, #0
 8007ffe:	d016      	beq.n	800802e <USBD_GetDescriptor+0x316>
  {
    if (len != 0U)
 8008000:	893b      	ldrh	r3, [r7, #8]
 8008002:	2b00      	cmp	r3, #0
 8008004:	d00e      	beq.n	8008024 <USBD_GetDescriptor+0x30c>
    {
      len = MIN(len, req->wLength);
 8008006:	683b      	ldr	r3, [r7, #0]
 8008008:	88da      	ldrh	r2, [r3, #6]
 800800a:	893b      	ldrh	r3, [r7, #8]
 800800c:	4293      	cmp	r3, r2
 800800e:	bf28      	it	cs
 8008010:	4613      	movcs	r3, r2
 8008012:	b29b      	uxth	r3, r3
 8008014:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 8008016:	893b      	ldrh	r3, [r7, #8]
 8008018:	461a      	mov	r2, r3
 800801a:	68f9      	ldr	r1, [r7, #12]
 800801c:	6878      	ldr	r0, [r7, #4]
 800801e:	f000 fa69 	bl	80084f4 <USBD_CtlSendData>
 8008022:	e009      	b.n	8008038 <USBD_GetDescriptor+0x320>
    }
    else
    {
      USBD_CtlError(pdev, req);
 8008024:	6839      	ldr	r1, [r7, #0]
 8008026:	6878      	ldr	r0, [r7, #4]
 8008028:	f000 f9e7 	bl	80083fa <USBD_CtlError>
 800802c:	e004      	b.n	8008038 <USBD_GetDescriptor+0x320>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 800802e:	6878      	ldr	r0, [r7, #4]
 8008030:	f000 fac1 	bl	80085b6 <USBD_CtlSendStatus>
 8008034:	e000      	b.n	8008038 <USBD_GetDescriptor+0x320>
    return;
 8008036:	bf00      	nop
  }
}
 8008038:	3710      	adds	r7, #16
 800803a:	46bd      	mov	sp, r7
 800803c:	bd80      	pop	{r7, pc}
 800803e:	bf00      	nop

08008040 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008040:	b580      	push	{r7, lr}
 8008042:	b084      	sub	sp, #16
 8008044:	af00      	add	r7, sp, #0
 8008046:	6078      	str	r0, [r7, #4]
 8008048:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800804a:	683b      	ldr	r3, [r7, #0]
 800804c:	889b      	ldrh	r3, [r3, #4]
 800804e:	2b00      	cmp	r3, #0
 8008050:	d131      	bne.n	80080b6 <USBD_SetAddress+0x76>
 8008052:	683b      	ldr	r3, [r7, #0]
 8008054:	88db      	ldrh	r3, [r3, #6]
 8008056:	2b00      	cmp	r3, #0
 8008058:	d12d      	bne.n	80080b6 <USBD_SetAddress+0x76>
 800805a:	683b      	ldr	r3, [r7, #0]
 800805c:	885b      	ldrh	r3, [r3, #2]
 800805e:	2b7f      	cmp	r3, #127	@ 0x7f
 8008060:	d829      	bhi.n	80080b6 <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 8008062:	683b      	ldr	r3, [r7, #0]
 8008064:	885b      	ldrh	r3, [r3, #2]
 8008066:	b2db      	uxtb	r3, r3
 8008068:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800806c:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800806e:	687b      	ldr	r3, [r7, #4]
 8008070:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008074:	b2db      	uxtb	r3, r3
 8008076:	2b03      	cmp	r3, #3
 8008078:	d104      	bne.n	8008084 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 800807a:	6839      	ldr	r1, [r7, #0]
 800807c:	6878      	ldr	r0, [r7, #4]
 800807e:	f000 f9bc 	bl	80083fa <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008082:	e01d      	b.n	80080c0 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 8008084:	687b      	ldr	r3, [r7, #4]
 8008086:	7bfa      	ldrb	r2, [r7, #15]
 8008088:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 800808c:	7bfb      	ldrb	r3, [r7, #15]
 800808e:	4619      	mov	r1, r3
 8008090:	6878      	ldr	r0, [r7, #4]
 8008092:	f000 ff27 	bl	8008ee4 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 8008096:	6878      	ldr	r0, [r7, #4]
 8008098:	f000 fa8d 	bl	80085b6 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800809c:	7bfb      	ldrb	r3, [r7, #15]
 800809e:	2b00      	cmp	r3, #0
 80080a0:	d004      	beq.n	80080ac <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 80080a2:	687b      	ldr	r3, [r7, #4]
 80080a4:	2202      	movs	r2, #2
 80080a6:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80080aa:	e009      	b.n	80080c0 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 80080ac:	687b      	ldr	r3, [r7, #4]
 80080ae:	2201      	movs	r2, #1
 80080b0:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80080b4:	e004      	b.n	80080c0 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 80080b6:	6839      	ldr	r1, [r7, #0]
 80080b8:	6878      	ldr	r0, [r7, #4]
 80080ba:	f000 f99e 	bl	80083fa <USBD_CtlError>
  }
}
 80080be:	bf00      	nop
 80080c0:	bf00      	nop
 80080c2:	3710      	adds	r7, #16
 80080c4:	46bd      	mov	sp, r7
 80080c6:	bd80      	pop	{r7, pc}

080080c8 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80080c8:	b580      	push	{r7, lr}
 80080ca:	b084      	sub	sp, #16
 80080cc:	af00      	add	r7, sp, #0
 80080ce:	6078      	str	r0, [r7, #4]
 80080d0:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 80080d2:	2300      	movs	r3, #0
 80080d4:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 80080d6:	683b      	ldr	r3, [r7, #0]
 80080d8:	885b      	ldrh	r3, [r3, #2]
 80080da:	b2da      	uxtb	r2, r3
 80080dc:	4b4e      	ldr	r3, [pc, #312]	@ (8008218 <USBD_SetConfig+0x150>)
 80080de:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 80080e0:	4b4d      	ldr	r3, [pc, #308]	@ (8008218 <USBD_SetConfig+0x150>)
 80080e2:	781b      	ldrb	r3, [r3, #0]
 80080e4:	2b01      	cmp	r3, #1
 80080e6:	d905      	bls.n	80080f4 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 80080e8:	6839      	ldr	r1, [r7, #0]
 80080ea:	6878      	ldr	r0, [r7, #4]
 80080ec:	f000 f985 	bl	80083fa <USBD_CtlError>
    return USBD_FAIL;
 80080f0:	2303      	movs	r3, #3
 80080f2:	e08c      	b.n	800820e <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 80080f4:	687b      	ldr	r3, [r7, #4]
 80080f6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80080fa:	b2db      	uxtb	r3, r3
 80080fc:	2b02      	cmp	r3, #2
 80080fe:	d002      	beq.n	8008106 <USBD_SetConfig+0x3e>
 8008100:	2b03      	cmp	r3, #3
 8008102:	d029      	beq.n	8008158 <USBD_SetConfig+0x90>
 8008104:	e075      	b.n	80081f2 <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 8008106:	4b44      	ldr	r3, [pc, #272]	@ (8008218 <USBD_SetConfig+0x150>)
 8008108:	781b      	ldrb	r3, [r3, #0]
 800810a:	2b00      	cmp	r3, #0
 800810c:	d020      	beq.n	8008150 <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 800810e:	4b42      	ldr	r3, [pc, #264]	@ (8008218 <USBD_SetConfig+0x150>)
 8008110:	781b      	ldrb	r3, [r3, #0]
 8008112:	461a      	mov	r2, r3
 8008114:	687b      	ldr	r3, [r7, #4]
 8008116:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 8008118:	4b3f      	ldr	r3, [pc, #252]	@ (8008218 <USBD_SetConfig+0x150>)
 800811a:	781b      	ldrb	r3, [r3, #0]
 800811c:	4619      	mov	r1, r3
 800811e:	6878      	ldr	r0, [r7, #4]
 8008120:	f7fe ffa3 	bl	800706a <USBD_SetClassConfig>
 8008124:	4603      	mov	r3, r0
 8008126:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 8008128:	7bfb      	ldrb	r3, [r7, #15]
 800812a:	2b00      	cmp	r3, #0
 800812c:	d008      	beq.n	8008140 <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 800812e:	6839      	ldr	r1, [r7, #0]
 8008130:	6878      	ldr	r0, [r7, #4]
 8008132:	f000 f962 	bl	80083fa <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8008136:	687b      	ldr	r3, [r7, #4]
 8008138:	2202      	movs	r2, #2
 800813a:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800813e:	e065      	b.n	800820c <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 8008140:	6878      	ldr	r0, [r7, #4]
 8008142:	f000 fa38 	bl	80085b6 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 8008146:	687b      	ldr	r3, [r7, #4]
 8008148:	2203      	movs	r2, #3
 800814a:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800814e:	e05d      	b.n	800820c <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 8008150:	6878      	ldr	r0, [r7, #4]
 8008152:	f000 fa30 	bl	80085b6 <USBD_CtlSendStatus>
      break;
 8008156:	e059      	b.n	800820c <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 8008158:	4b2f      	ldr	r3, [pc, #188]	@ (8008218 <USBD_SetConfig+0x150>)
 800815a:	781b      	ldrb	r3, [r3, #0]
 800815c:	2b00      	cmp	r3, #0
 800815e:	d112      	bne.n	8008186 <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8008160:	687b      	ldr	r3, [r7, #4]
 8008162:	2202      	movs	r2, #2
 8008164:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 8008168:	4b2b      	ldr	r3, [pc, #172]	@ (8008218 <USBD_SetConfig+0x150>)
 800816a:	781b      	ldrb	r3, [r3, #0]
 800816c:	461a      	mov	r2, r3
 800816e:	687b      	ldr	r3, [r7, #4]
 8008170:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 8008172:	4b29      	ldr	r3, [pc, #164]	@ (8008218 <USBD_SetConfig+0x150>)
 8008174:	781b      	ldrb	r3, [r3, #0]
 8008176:	4619      	mov	r1, r3
 8008178:	6878      	ldr	r0, [r7, #4]
 800817a:	f7fe ff92 	bl	80070a2 <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 800817e:	6878      	ldr	r0, [r7, #4]
 8008180:	f000 fa19 	bl	80085b6 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8008184:	e042      	b.n	800820c <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 8008186:	4b24      	ldr	r3, [pc, #144]	@ (8008218 <USBD_SetConfig+0x150>)
 8008188:	781b      	ldrb	r3, [r3, #0]
 800818a:	461a      	mov	r2, r3
 800818c:	687b      	ldr	r3, [r7, #4]
 800818e:	685b      	ldr	r3, [r3, #4]
 8008190:	429a      	cmp	r2, r3
 8008192:	d02a      	beq.n	80081ea <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8008194:	687b      	ldr	r3, [r7, #4]
 8008196:	685b      	ldr	r3, [r3, #4]
 8008198:	b2db      	uxtb	r3, r3
 800819a:	4619      	mov	r1, r3
 800819c:	6878      	ldr	r0, [r7, #4]
 800819e:	f7fe ff80 	bl	80070a2 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 80081a2:	4b1d      	ldr	r3, [pc, #116]	@ (8008218 <USBD_SetConfig+0x150>)
 80081a4:	781b      	ldrb	r3, [r3, #0]
 80081a6:	461a      	mov	r2, r3
 80081a8:	687b      	ldr	r3, [r7, #4]
 80081aa:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 80081ac:	4b1a      	ldr	r3, [pc, #104]	@ (8008218 <USBD_SetConfig+0x150>)
 80081ae:	781b      	ldrb	r3, [r3, #0]
 80081b0:	4619      	mov	r1, r3
 80081b2:	6878      	ldr	r0, [r7, #4]
 80081b4:	f7fe ff59 	bl	800706a <USBD_SetClassConfig>
 80081b8:	4603      	mov	r3, r0
 80081ba:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 80081bc:	7bfb      	ldrb	r3, [r7, #15]
 80081be:	2b00      	cmp	r3, #0
 80081c0:	d00f      	beq.n	80081e2 <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 80081c2:	6839      	ldr	r1, [r7, #0]
 80081c4:	6878      	ldr	r0, [r7, #4]
 80081c6:	f000 f918 	bl	80083fa <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 80081ca:	687b      	ldr	r3, [r7, #4]
 80081cc:	685b      	ldr	r3, [r3, #4]
 80081ce:	b2db      	uxtb	r3, r3
 80081d0:	4619      	mov	r1, r3
 80081d2:	6878      	ldr	r0, [r7, #4]
 80081d4:	f7fe ff65 	bl	80070a2 <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 80081d8:	687b      	ldr	r3, [r7, #4]
 80081da:	2202      	movs	r2, #2
 80081dc:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 80081e0:	e014      	b.n	800820c <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 80081e2:	6878      	ldr	r0, [r7, #4]
 80081e4:	f000 f9e7 	bl	80085b6 <USBD_CtlSendStatus>
      break;
 80081e8:	e010      	b.n	800820c <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 80081ea:	6878      	ldr	r0, [r7, #4]
 80081ec:	f000 f9e3 	bl	80085b6 <USBD_CtlSendStatus>
      break;
 80081f0:	e00c      	b.n	800820c <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 80081f2:	6839      	ldr	r1, [r7, #0]
 80081f4:	6878      	ldr	r0, [r7, #4]
 80081f6:	f000 f900 	bl	80083fa <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 80081fa:	4b07      	ldr	r3, [pc, #28]	@ (8008218 <USBD_SetConfig+0x150>)
 80081fc:	781b      	ldrb	r3, [r3, #0]
 80081fe:	4619      	mov	r1, r3
 8008200:	6878      	ldr	r0, [r7, #4]
 8008202:	f7fe ff4e 	bl	80070a2 <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 8008206:	2303      	movs	r3, #3
 8008208:	73fb      	strb	r3, [r7, #15]
      break;
 800820a:	bf00      	nop
  }

  return ret;
 800820c:	7bfb      	ldrb	r3, [r7, #15]
}
 800820e:	4618      	mov	r0, r3
 8008210:	3710      	adds	r7, #16
 8008212:	46bd      	mov	sp, r7
 8008214:	bd80      	pop	{r7, pc}
 8008216:	bf00      	nop
 8008218:	20000270 	.word	0x20000270

0800821c <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800821c:	b580      	push	{r7, lr}
 800821e:	b082      	sub	sp, #8
 8008220:	af00      	add	r7, sp, #0
 8008222:	6078      	str	r0, [r7, #4]
 8008224:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 8008226:	683b      	ldr	r3, [r7, #0]
 8008228:	88db      	ldrh	r3, [r3, #6]
 800822a:	2b01      	cmp	r3, #1
 800822c:	d004      	beq.n	8008238 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800822e:	6839      	ldr	r1, [r7, #0]
 8008230:	6878      	ldr	r0, [r7, #4]
 8008232:	f000 f8e2 	bl	80083fa <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 8008236:	e023      	b.n	8008280 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 8008238:	687b      	ldr	r3, [r7, #4]
 800823a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800823e:	b2db      	uxtb	r3, r3
 8008240:	2b02      	cmp	r3, #2
 8008242:	dc02      	bgt.n	800824a <USBD_GetConfig+0x2e>
 8008244:	2b00      	cmp	r3, #0
 8008246:	dc03      	bgt.n	8008250 <USBD_GetConfig+0x34>
 8008248:	e015      	b.n	8008276 <USBD_GetConfig+0x5a>
 800824a:	2b03      	cmp	r3, #3
 800824c:	d00b      	beq.n	8008266 <USBD_GetConfig+0x4a>
 800824e:	e012      	b.n	8008276 <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 8008250:	687b      	ldr	r3, [r7, #4]
 8008252:	2200      	movs	r2, #0
 8008254:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 8008256:	687b      	ldr	r3, [r7, #4]
 8008258:	3308      	adds	r3, #8
 800825a:	2201      	movs	r2, #1
 800825c:	4619      	mov	r1, r3
 800825e:	6878      	ldr	r0, [r7, #4]
 8008260:	f000 f948 	bl	80084f4 <USBD_CtlSendData>
        break;
 8008264:	e00c      	b.n	8008280 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 8008266:	687b      	ldr	r3, [r7, #4]
 8008268:	3304      	adds	r3, #4
 800826a:	2201      	movs	r2, #1
 800826c:	4619      	mov	r1, r3
 800826e:	6878      	ldr	r0, [r7, #4]
 8008270:	f000 f940 	bl	80084f4 <USBD_CtlSendData>
        break;
 8008274:	e004      	b.n	8008280 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 8008276:	6839      	ldr	r1, [r7, #0]
 8008278:	6878      	ldr	r0, [r7, #4]
 800827a:	f000 f8be 	bl	80083fa <USBD_CtlError>
        break;
 800827e:	bf00      	nop
}
 8008280:	bf00      	nop
 8008282:	3708      	adds	r7, #8
 8008284:	46bd      	mov	sp, r7
 8008286:	bd80      	pop	{r7, pc}

08008288 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008288:	b580      	push	{r7, lr}
 800828a:	b082      	sub	sp, #8
 800828c:	af00      	add	r7, sp, #0
 800828e:	6078      	str	r0, [r7, #4]
 8008290:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8008292:	687b      	ldr	r3, [r7, #4]
 8008294:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008298:	b2db      	uxtb	r3, r3
 800829a:	3b01      	subs	r3, #1
 800829c:	2b02      	cmp	r3, #2
 800829e:	d81e      	bhi.n	80082de <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 80082a0:	683b      	ldr	r3, [r7, #0]
 80082a2:	88db      	ldrh	r3, [r3, #6]
 80082a4:	2b02      	cmp	r3, #2
 80082a6:	d004      	beq.n	80082b2 <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 80082a8:	6839      	ldr	r1, [r7, #0]
 80082aa:	6878      	ldr	r0, [r7, #4]
 80082ac:	f000 f8a5 	bl	80083fa <USBD_CtlError>
        break;
 80082b0:	e01a      	b.n	80082e8 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 80082b2:	687b      	ldr	r3, [r7, #4]
 80082b4:	2201      	movs	r2, #1
 80082b6:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 80082b8:	687b      	ldr	r3, [r7, #4]
 80082ba:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 80082be:	2b00      	cmp	r3, #0
 80082c0:	d005      	beq.n	80082ce <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 80082c2:	687b      	ldr	r3, [r7, #4]
 80082c4:	68db      	ldr	r3, [r3, #12]
 80082c6:	f043 0202 	orr.w	r2, r3, #2
 80082ca:	687b      	ldr	r3, [r7, #4]
 80082cc:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 80082ce:	687b      	ldr	r3, [r7, #4]
 80082d0:	330c      	adds	r3, #12
 80082d2:	2202      	movs	r2, #2
 80082d4:	4619      	mov	r1, r3
 80082d6:	6878      	ldr	r0, [r7, #4]
 80082d8:	f000 f90c 	bl	80084f4 <USBD_CtlSendData>
      break;
 80082dc:	e004      	b.n	80082e8 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 80082de:	6839      	ldr	r1, [r7, #0]
 80082e0:	6878      	ldr	r0, [r7, #4]
 80082e2:	f000 f88a 	bl	80083fa <USBD_CtlError>
      break;
 80082e6:	bf00      	nop
  }
}
 80082e8:	bf00      	nop
 80082ea:	3708      	adds	r7, #8
 80082ec:	46bd      	mov	sp, r7
 80082ee:	bd80      	pop	{r7, pc}

080082f0 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80082f0:	b580      	push	{r7, lr}
 80082f2:	b082      	sub	sp, #8
 80082f4:	af00      	add	r7, sp, #0
 80082f6:	6078      	str	r0, [r7, #4]
 80082f8:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 80082fa:	683b      	ldr	r3, [r7, #0]
 80082fc:	885b      	ldrh	r3, [r3, #2]
 80082fe:	2b01      	cmp	r3, #1
 8008300:	d107      	bne.n	8008312 <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 8008302:	687b      	ldr	r3, [r7, #4]
 8008304:	2201      	movs	r2, #1
 8008306:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 800830a:	6878      	ldr	r0, [r7, #4]
 800830c:	f000 f953 	bl	80085b6 <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 8008310:	e013      	b.n	800833a <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 8008312:	683b      	ldr	r3, [r7, #0]
 8008314:	885b      	ldrh	r3, [r3, #2]
 8008316:	2b02      	cmp	r3, #2
 8008318:	d10b      	bne.n	8008332 <USBD_SetFeature+0x42>
    pdev->dev_test_mode = (uint8_t)(req->wIndex >> 8);
 800831a:	683b      	ldr	r3, [r7, #0]
 800831c:	889b      	ldrh	r3, [r3, #4]
 800831e:	0a1b      	lsrs	r3, r3, #8
 8008320:	b29b      	uxth	r3, r3
 8008322:	b2da      	uxtb	r2, r3
 8008324:	687b      	ldr	r3, [r7, #4]
 8008326:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 800832a:	6878      	ldr	r0, [r7, #4]
 800832c:	f000 f943 	bl	80085b6 <USBD_CtlSendStatus>
}
 8008330:	e003      	b.n	800833a <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 8008332:	6839      	ldr	r1, [r7, #0]
 8008334:	6878      	ldr	r0, [r7, #4]
 8008336:	f000 f860 	bl	80083fa <USBD_CtlError>
}
 800833a:	bf00      	nop
 800833c:	3708      	adds	r7, #8
 800833e:	46bd      	mov	sp, r7
 8008340:	bd80      	pop	{r7, pc}

08008342 <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8008342:	b580      	push	{r7, lr}
 8008344:	b082      	sub	sp, #8
 8008346:	af00      	add	r7, sp, #0
 8008348:	6078      	str	r0, [r7, #4]
 800834a:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800834c:	687b      	ldr	r3, [r7, #4]
 800834e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008352:	b2db      	uxtb	r3, r3
 8008354:	3b01      	subs	r3, #1
 8008356:	2b02      	cmp	r3, #2
 8008358:	d80b      	bhi.n	8008372 <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800835a:	683b      	ldr	r3, [r7, #0]
 800835c:	885b      	ldrh	r3, [r3, #2]
 800835e:	2b01      	cmp	r3, #1
 8008360:	d10c      	bne.n	800837c <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 8008362:	687b      	ldr	r3, [r7, #4]
 8008364:	2200      	movs	r2, #0
 8008366:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 800836a:	6878      	ldr	r0, [r7, #4]
 800836c:	f000 f923 	bl	80085b6 <USBD_CtlSendStatus>
      }
      break;
 8008370:	e004      	b.n	800837c <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 8008372:	6839      	ldr	r1, [r7, #0]
 8008374:	6878      	ldr	r0, [r7, #4]
 8008376:	f000 f840 	bl	80083fa <USBD_CtlError>
      break;
 800837a:	e000      	b.n	800837e <USBD_ClrFeature+0x3c>
      break;
 800837c:	bf00      	nop
  }
}
 800837e:	bf00      	nop
 8008380:	3708      	adds	r7, #8
 8008382:	46bd      	mov	sp, r7
 8008384:	bd80      	pop	{r7, pc}

08008386 <USBD_ParseSetupRequest>:
  * @param  req: usb request
  * @param  pdata: setup data pointer
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 8008386:	b580      	push	{r7, lr}
 8008388:	b084      	sub	sp, #16
 800838a:	af00      	add	r7, sp, #0
 800838c:	6078      	str	r0, [r7, #4]
 800838e:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 8008390:	683b      	ldr	r3, [r7, #0]
 8008392:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 8008394:	68fb      	ldr	r3, [r7, #12]
 8008396:	781a      	ldrb	r2, [r3, #0]
 8008398:	687b      	ldr	r3, [r7, #4]
 800839a:	701a      	strb	r2, [r3, #0]

  pbuff++;
 800839c:	68fb      	ldr	r3, [r7, #12]
 800839e:	3301      	adds	r3, #1
 80083a0:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 80083a2:	68fb      	ldr	r3, [r7, #12]
 80083a4:	781a      	ldrb	r2, [r3, #0]
 80083a6:	687b      	ldr	r3, [r7, #4]
 80083a8:	705a      	strb	r2, [r3, #1]

  pbuff++;
 80083aa:	68fb      	ldr	r3, [r7, #12]
 80083ac:	3301      	adds	r3, #1
 80083ae:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 80083b0:	68f8      	ldr	r0, [r7, #12]
 80083b2:	f7ff fa13 	bl	80077dc <SWAPBYTE>
 80083b6:	4603      	mov	r3, r0
 80083b8:	461a      	mov	r2, r3
 80083ba:	687b      	ldr	r3, [r7, #4]
 80083bc:	805a      	strh	r2, [r3, #2]

  pbuff++;
 80083be:	68fb      	ldr	r3, [r7, #12]
 80083c0:	3301      	adds	r3, #1
 80083c2:	60fb      	str	r3, [r7, #12]
  pbuff++;
 80083c4:	68fb      	ldr	r3, [r7, #12]
 80083c6:	3301      	adds	r3, #1
 80083c8:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 80083ca:	68f8      	ldr	r0, [r7, #12]
 80083cc:	f7ff fa06 	bl	80077dc <SWAPBYTE>
 80083d0:	4603      	mov	r3, r0
 80083d2:	461a      	mov	r2, r3
 80083d4:	687b      	ldr	r3, [r7, #4]
 80083d6:	809a      	strh	r2, [r3, #4]

  pbuff++;
 80083d8:	68fb      	ldr	r3, [r7, #12]
 80083da:	3301      	adds	r3, #1
 80083dc:	60fb      	str	r3, [r7, #12]
  pbuff++;
 80083de:	68fb      	ldr	r3, [r7, #12]
 80083e0:	3301      	adds	r3, #1
 80083e2:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 80083e4:	68f8      	ldr	r0, [r7, #12]
 80083e6:	f7ff f9f9 	bl	80077dc <SWAPBYTE>
 80083ea:	4603      	mov	r3, r0
 80083ec:	461a      	mov	r2, r3
 80083ee:	687b      	ldr	r3, [r7, #4]
 80083f0:	80da      	strh	r2, [r3, #6]
}
 80083f2:	bf00      	nop
 80083f4:	3710      	adds	r7, #16
 80083f6:	46bd      	mov	sp, r7
 80083f8:	bd80      	pop	{r7, pc}

080083fa <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80083fa:	b580      	push	{r7, lr}
 80083fc:	b082      	sub	sp, #8
 80083fe:	af00      	add	r7, sp, #0
 8008400:	6078      	str	r0, [r7, #4]
 8008402:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 8008404:	2180      	movs	r1, #128	@ 0x80
 8008406:	6878      	ldr	r0, [r7, #4]
 8008408:	f000 fd02 	bl	8008e10 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800840c:	2100      	movs	r1, #0
 800840e:	6878      	ldr	r0, [r7, #4]
 8008410:	f000 fcfe 	bl	8008e10 <USBD_LL_StallEP>
}
 8008414:	bf00      	nop
 8008416:	3708      	adds	r7, #8
 8008418:	46bd      	mov	sp, r7
 800841a:	bd80      	pop	{r7, pc}

0800841c <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800841c:	b580      	push	{r7, lr}
 800841e:	b086      	sub	sp, #24
 8008420:	af00      	add	r7, sp, #0
 8008422:	60f8      	str	r0, [r7, #12]
 8008424:	60b9      	str	r1, [r7, #8]
 8008426:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 8008428:	2300      	movs	r3, #0
 800842a:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 800842c:	68fb      	ldr	r3, [r7, #12]
 800842e:	2b00      	cmp	r3, #0
 8008430:	d042      	beq.n	80084b8 <USBD_GetString+0x9c>
  {
    return;
  }

  pdesc = desc;
 8008432:	68fb      	ldr	r3, [r7, #12]
 8008434:	613b      	str	r3, [r7, #16]
  *len = MIN(USBD_MAX_STR_DESC_SIZ, ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U);
 8008436:	6938      	ldr	r0, [r7, #16]
 8008438:	f000 f842 	bl	80084c0 <USBD_GetLen>
 800843c:	4603      	mov	r3, r0
 800843e:	3301      	adds	r3, #1
 8008440:	005b      	lsls	r3, r3, #1
 8008442:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008446:	d808      	bhi.n	800845a <USBD_GetString+0x3e>
 8008448:	6938      	ldr	r0, [r7, #16]
 800844a:	f000 f839 	bl	80084c0 <USBD_GetLen>
 800844e:	4603      	mov	r3, r0
 8008450:	3301      	adds	r3, #1
 8008452:	b29b      	uxth	r3, r3
 8008454:	005b      	lsls	r3, r3, #1
 8008456:	b29a      	uxth	r2, r3
 8008458:	e001      	b.n	800845e <USBD_GetString+0x42>
 800845a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800845e:	687b      	ldr	r3, [r7, #4]
 8008460:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 8008462:	7dfb      	ldrb	r3, [r7, #23]
 8008464:	68ba      	ldr	r2, [r7, #8]
 8008466:	4413      	add	r3, r2
 8008468:	687a      	ldr	r2, [r7, #4]
 800846a:	7812      	ldrb	r2, [r2, #0]
 800846c:	701a      	strb	r2, [r3, #0]
  idx++;
 800846e:	7dfb      	ldrb	r3, [r7, #23]
 8008470:	3301      	adds	r3, #1
 8008472:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 8008474:	7dfb      	ldrb	r3, [r7, #23]
 8008476:	68ba      	ldr	r2, [r7, #8]
 8008478:	4413      	add	r3, r2
 800847a:	2203      	movs	r2, #3
 800847c:	701a      	strb	r2, [r3, #0]
  idx++;
 800847e:	7dfb      	ldrb	r3, [r7, #23]
 8008480:	3301      	adds	r3, #1
 8008482:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 8008484:	e013      	b.n	80084ae <USBD_GetString+0x92>
  {
    unicode[idx] = *pdesc;
 8008486:	7dfb      	ldrb	r3, [r7, #23]
 8008488:	68ba      	ldr	r2, [r7, #8]
 800848a:	4413      	add	r3, r2
 800848c:	693a      	ldr	r2, [r7, #16]
 800848e:	7812      	ldrb	r2, [r2, #0]
 8008490:	701a      	strb	r2, [r3, #0]
    pdesc++;
 8008492:	693b      	ldr	r3, [r7, #16]
 8008494:	3301      	adds	r3, #1
 8008496:	613b      	str	r3, [r7, #16]
    idx++;
 8008498:	7dfb      	ldrb	r3, [r7, #23]
 800849a:	3301      	adds	r3, #1
 800849c:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 800849e:	7dfb      	ldrb	r3, [r7, #23]
 80084a0:	68ba      	ldr	r2, [r7, #8]
 80084a2:	4413      	add	r3, r2
 80084a4:	2200      	movs	r2, #0
 80084a6:	701a      	strb	r2, [r3, #0]
    idx++;
 80084a8:	7dfb      	ldrb	r3, [r7, #23]
 80084aa:	3301      	adds	r3, #1
 80084ac:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 80084ae:	693b      	ldr	r3, [r7, #16]
 80084b0:	781b      	ldrb	r3, [r3, #0]
 80084b2:	2b00      	cmp	r3, #0
 80084b4:	d1e7      	bne.n	8008486 <USBD_GetString+0x6a>
 80084b6:	e000      	b.n	80084ba <USBD_GetString+0x9e>
    return;
 80084b8:	bf00      	nop
  }
}
 80084ba:	3718      	adds	r7, #24
 80084bc:	46bd      	mov	sp, r7
 80084be:	bd80      	pop	{r7, pc}

080084c0 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 80084c0:	b480      	push	{r7}
 80084c2:	b085      	sub	sp, #20
 80084c4:	af00      	add	r7, sp, #0
 80084c6:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 80084c8:	2300      	movs	r3, #0
 80084ca:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 80084cc:	687b      	ldr	r3, [r7, #4]
 80084ce:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 80084d0:	e005      	b.n	80084de <USBD_GetLen+0x1e>
  {
    len++;
 80084d2:	7bfb      	ldrb	r3, [r7, #15]
 80084d4:	3301      	adds	r3, #1
 80084d6:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 80084d8:	68bb      	ldr	r3, [r7, #8]
 80084da:	3301      	adds	r3, #1
 80084dc:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 80084de:	68bb      	ldr	r3, [r7, #8]
 80084e0:	781b      	ldrb	r3, [r3, #0]
 80084e2:	2b00      	cmp	r3, #0
 80084e4:	d1f5      	bne.n	80084d2 <USBD_GetLen+0x12>
  }

  return len;
 80084e6:	7bfb      	ldrb	r3, [r7, #15]
}
 80084e8:	4618      	mov	r0, r3
 80084ea:	3714      	adds	r7, #20
 80084ec:	46bd      	mov	sp, r7
 80084ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084f2:	4770      	bx	lr

080084f4 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 80084f4:	b580      	push	{r7, lr}
 80084f6:	b084      	sub	sp, #16
 80084f8:	af00      	add	r7, sp, #0
 80084fa:	60f8      	str	r0, [r7, #12]
 80084fc:	60b9      	str	r1, [r7, #8]
 80084fe:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 8008500:	68fb      	ldr	r3, [r7, #12]
 8008502:	2202      	movs	r2, #2
 8008504:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 8008508:	68fb      	ldr	r3, [r7, #12]
 800850a:	687a      	ldr	r2, [r7, #4]
 800850c:	615a      	str	r2, [r3, #20]
  pdev->ep_in[0].pbuffer = pbuf;
 800850e:	68fb      	ldr	r3, [r7, #12]
 8008510:	68ba      	ldr	r2, [r7, #8]
 8008512:	625a      	str	r2, [r3, #36]	@ 0x24

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 8008514:	68fb      	ldr	r3, [r7, #12]
 8008516:	687a      	ldr	r2, [r7, #4]
 8008518:	619a      	str	r2, [r3, #24]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800851a:	687b      	ldr	r3, [r7, #4]
 800851c:	68ba      	ldr	r2, [r7, #8]
 800851e:	2100      	movs	r1, #0
 8008520:	68f8      	ldr	r0, [r7, #12]
 8008522:	f000 fcfe 	bl	8008f22 <USBD_LL_Transmit>

  return USBD_OK;
 8008526:	2300      	movs	r3, #0
}
 8008528:	4618      	mov	r0, r3
 800852a:	3710      	adds	r7, #16
 800852c:	46bd      	mov	sp, r7
 800852e:	bd80      	pop	{r7, pc}

08008530 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 8008530:	b580      	push	{r7, lr}
 8008532:	b084      	sub	sp, #16
 8008534:	af00      	add	r7, sp, #0
 8008536:	60f8      	str	r0, [r7, #12]
 8008538:	60b9      	str	r1, [r7, #8]
 800853a:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800853c:	687b      	ldr	r3, [r7, #4]
 800853e:	68ba      	ldr	r2, [r7, #8]
 8008540:	2100      	movs	r1, #0
 8008542:	68f8      	ldr	r0, [r7, #12]
 8008544:	f000 fced 	bl	8008f22 <USBD_LL_Transmit>

  return USBD_OK;
 8008548:	2300      	movs	r3, #0
}
 800854a:	4618      	mov	r0, r3
 800854c:	3710      	adds	r7, #16
 800854e:	46bd      	mov	sp, r7
 8008550:	bd80      	pop	{r7, pc}

08008552 <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 8008552:	b580      	push	{r7, lr}
 8008554:	b084      	sub	sp, #16
 8008556:	af00      	add	r7, sp, #0
 8008558:	60f8      	str	r0, [r7, #12]
 800855a:	60b9      	str	r1, [r7, #8]
 800855c:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800855e:	68fb      	ldr	r3, [r7, #12]
 8008560:	2203      	movs	r2, #3
 8008562:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 8008566:	68fb      	ldr	r3, [r7, #12]
 8008568:	687a      	ldr	r2, [r7, #4]
 800856a:	f8c3 2154 	str.w	r2, [r3, #340]	@ 0x154
  pdev->ep_out[0].pbuffer = pbuf;
 800856e:	68fb      	ldr	r3, [r7, #12]
 8008570:	68ba      	ldr	r2, [r7, #8]
 8008572:	f8c3 2164 	str.w	r2, [r3, #356]	@ 0x164

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 8008576:	68fb      	ldr	r3, [r7, #12]
 8008578:	687a      	ldr	r2, [r7, #4]
 800857a:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800857e:	687b      	ldr	r3, [r7, #4]
 8008580:	68ba      	ldr	r2, [r7, #8]
 8008582:	2100      	movs	r1, #0
 8008584:	68f8      	ldr	r0, [r7, #12]
 8008586:	f000 fced 	bl	8008f64 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800858a:	2300      	movs	r3, #0
}
 800858c:	4618      	mov	r0, r3
 800858e:	3710      	adds	r7, #16
 8008590:	46bd      	mov	sp, r7
 8008592:	bd80      	pop	{r7, pc}

08008594 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 8008594:	b580      	push	{r7, lr}
 8008596:	b084      	sub	sp, #16
 8008598:	af00      	add	r7, sp, #0
 800859a:	60f8      	str	r0, [r7, #12]
 800859c:	60b9      	str	r1, [r7, #8]
 800859e:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 80085a0:	687b      	ldr	r3, [r7, #4]
 80085a2:	68ba      	ldr	r2, [r7, #8]
 80085a4:	2100      	movs	r1, #0
 80085a6:	68f8      	ldr	r0, [r7, #12]
 80085a8:	f000 fcdc 	bl	8008f64 <USBD_LL_PrepareReceive>

  return USBD_OK;
 80085ac:	2300      	movs	r3, #0
}
 80085ae:	4618      	mov	r0, r3
 80085b0:	3710      	adds	r7, #16
 80085b2:	46bd      	mov	sp, r7
 80085b4:	bd80      	pop	{r7, pc}

080085b6 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 80085b6:	b580      	push	{r7, lr}
 80085b8:	b082      	sub	sp, #8
 80085ba:	af00      	add	r7, sp, #0
 80085bc:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 80085be:	687b      	ldr	r3, [r7, #4]
 80085c0:	2204      	movs	r2, #4
 80085c2:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 80085c6:	2300      	movs	r3, #0
 80085c8:	2200      	movs	r2, #0
 80085ca:	2100      	movs	r1, #0
 80085cc:	6878      	ldr	r0, [r7, #4]
 80085ce:	f000 fca8 	bl	8008f22 <USBD_LL_Transmit>

  return USBD_OK;
 80085d2:	2300      	movs	r3, #0
}
 80085d4:	4618      	mov	r0, r3
 80085d6:	3708      	adds	r7, #8
 80085d8:	46bd      	mov	sp, r7
 80085da:	bd80      	pop	{r7, pc}

080085dc <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 80085dc:	b580      	push	{r7, lr}
 80085de:	b082      	sub	sp, #8
 80085e0:	af00      	add	r7, sp, #0
 80085e2:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 80085e4:	687b      	ldr	r3, [r7, #4]
 80085e6:	2205      	movs	r2, #5
 80085e8:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 80085ec:	2300      	movs	r3, #0
 80085ee:	2200      	movs	r2, #0
 80085f0:	2100      	movs	r1, #0
 80085f2:	6878      	ldr	r0, [r7, #4]
 80085f4:	f000 fcb6 	bl	8008f64 <USBD_LL_PrepareReceive>

  return USBD_OK;
 80085f8:	2300      	movs	r3, #0
}
 80085fa:	4618      	mov	r0, r3
 80085fc:	3708      	adds	r7, #8
 80085fe:	46bd      	mov	sp, r7
 8008600:	bd80      	pop	{r7, pc}
	...

08008604 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 8008604:	b580      	push	{r7, lr}
 8008606:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 8008608:	2200      	movs	r2, #0
 800860a:	4912      	ldr	r1, [pc, #72]	@ (8008654 <MX_USB_DEVICE_Init+0x50>)
 800860c:	4812      	ldr	r0, [pc, #72]	@ (8008658 <MX_USB_DEVICE_Init+0x54>)
 800860e:	f7fe fcaf 	bl	8006f70 <USBD_Init>
 8008612:	4603      	mov	r3, r0
 8008614:	2b00      	cmp	r3, #0
 8008616:	d001      	beq.n	800861c <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 8008618:	f7f8 fc96 	bl	8000f48 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 800861c:	490f      	ldr	r1, [pc, #60]	@ (800865c <MX_USB_DEVICE_Init+0x58>)
 800861e:	480e      	ldr	r0, [pc, #56]	@ (8008658 <MX_USB_DEVICE_Init+0x54>)
 8008620:	f7fe fcd6 	bl	8006fd0 <USBD_RegisterClass>
 8008624:	4603      	mov	r3, r0
 8008626:	2b00      	cmp	r3, #0
 8008628:	d001      	beq.n	800862e <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 800862a:	f7f8 fc8d 	bl	8000f48 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 800862e:	490c      	ldr	r1, [pc, #48]	@ (8008660 <MX_USB_DEVICE_Init+0x5c>)
 8008630:	4809      	ldr	r0, [pc, #36]	@ (8008658 <MX_USB_DEVICE_Init+0x54>)
 8008632:	f7fe fc0d 	bl	8006e50 <USBD_CDC_RegisterInterface>
 8008636:	4603      	mov	r3, r0
 8008638:	2b00      	cmp	r3, #0
 800863a:	d001      	beq.n	8008640 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 800863c:	f7f8 fc84 	bl	8000f48 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 8008640:	4805      	ldr	r0, [pc, #20]	@ (8008658 <MX_USB_DEVICE_Init+0x54>)
 8008642:	f7fe fcfb 	bl	800703c <USBD_Start>
 8008646:	4603      	mov	r3, r0
 8008648:	2b00      	cmp	r3, #0
 800864a:	d001      	beq.n	8008650 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 800864c:	f7f8 fc7c 	bl	8000f48 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 8008650:	bf00      	nop
 8008652:	bd80      	pop	{r7, pc}
 8008654:	200000c0 	.word	0x200000c0
 8008658:	20000274 	.word	0x20000274
 800865c:	2000002c 	.word	0x2000002c
 8008660:	200000ac 	.word	0x200000ac

08008664 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 8008664:	b580      	push	{r7, lr}
 8008666:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 8008668:	2200      	movs	r2, #0
 800866a:	4905      	ldr	r1, [pc, #20]	@ (8008680 <CDC_Init_FS+0x1c>)
 800866c:	4805      	ldr	r0, [pc, #20]	@ (8008684 <CDC_Init_FS+0x20>)
 800866e:	f7fe fc09 	bl	8006e84 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 8008672:	4905      	ldr	r1, [pc, #20]	@ (8008688 <CDC_Init_FS+0x24>)
 8008674:	4803      	ldr	r0, [pc, #12]	@ (8008684 <CDC_Init_FS+0x20>)
 8008676:	f7fe fc27 	bl	8006ec8 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 800867a:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 800867c:	4618      	mov	r0, r3
 800867e:	bd80      	pop	{r7, pc}
 8008680:	20000d50 	.word	0x20000d50
 8008684:	20000274 	.word	0x20000274
 8008688:	20000550 	.word	0x20000550

0800868c <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 800868c:	b480      	push	{r7}
 800868e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 8008690:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 8008692:	4618      	mov	r0, r3
 8008694:	46bd      	mov	sp, r7
 8008696:	f85d 7b04 	ldr.w	r7, [sp], #4
 800869a:	4770      	bx	lr

0800869c <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 800869c:	b480      	push	{r7}
 800869e:	b083      	sub	sp, #12
 80086a0:	af00      	add	r7, sp, #0
 80086a2:	4603      	mov	r3, r0
 80086a4:	6039      	str	r1, [r7, #0]
 80086a6:	71fb      	strb	r3, [r7, #7]
 80086a8:	4613      	mov	r3, r2
 80086aa:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 80086ac:	79fb      	ldrb	r3, [r7, #7]
 80086ae:	2b23      	cmp	r3, #35	@ 0x23
 80086b0:	d84a      	bhi.n	8008748 <CDC_Control_FS+0xac>
 80086b2:	a201      	add	r2, pc, #4	@ (adr r2, 80086b8 <CDC_Control_FS+0x1c>)
 80086b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80086b8:	08008749 	.word	0x08008749
 80086bc:	08008749 	.word	0x08008749
 80086c0:	08008749 	.word	0x08008749
 80086c4:	08008749 	.word	0x08008749
 80086c8:	08008749 	.word	0x08008749
 80086cc:	08008749 	.word	0x08008749
 80086d0:	08008749 	.word	0x08008749
 80086d4:	08008749 	.word	0x08008749
 80086d8:	08008749 	.word	0x08008749
 80086dc:	08008749 	.word	0x08008749
 80086e0:	08008749 	.word	0x08008749
 80086e4:	08008749 	.word	0x08008749
 80086e8:	08008749 	.word	0x08008749
 80086ec:	08008749 	.word	0x08008749
 80086f0:	08008749 	.word	0x08008749
 80086f4:	08008749 	.word	0x08008749
 80086f8:	08008749 	.word	0x08008749
 80086fc:	08008749 	.word	0x08008749
 8008700:	08008749 	.word	0x08008749
 8008704:	08008749 	.word	0x08008749
 8008708:	08008749 	.word	0x08008749
 800870c:	08008749 	.word	0x08008749
 8008710:	08008749 	.word	0x08008749
 8008714:	08008749 	.word	0x08008749
 8008718:	08008749 	.word	0x08008749
 800871c:	08008749 	.word	0x08008749
 8008720:	08008749 	.word	0x08008749
 8008724:	08008749 	.word	0x08008749
 8008728:	08008749 	.word	0x08008749
 800872c:	08008749 	.word	0x08008749
 8008730:	08008749 	.word	0x08008749
 8008734:	08008749 	.word	0x08008749
 8008738:	08008749 	.word	0x08008749
 800873c:	08008749 	.word	0x08008749
 8008740:	08008749 	.word	0x08008749
 8008744:	08008749 	.word	0x08008749
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 8008748:	bf00      	nop
  }

  return (USBD_OK);
 800874a:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 800874c:	4618      	mov	r0, r3
 800874e:	370c      	adds	r7, #12
 8008750:	46bd      	mov	sp, r7
 8008752:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008756:	4770      	bx	lr

08008758 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 8008758:	b580      	push	{r7, lr}
 800875a:	b082      	sub	sp, #8
 800875c:	af00      	add	r7, sp, #0
 800875e:	6078      	str	r0, [r7, #4]
 8008760:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 8008762:	6879      	ldr	r1, [r7, #4]
 8008764:	4805      	ldr	r0, [pc, #20]	@ (800877c <CDC_Receive_FS+0x24>)
 8008766:	f7fe fbaf 	bl	8006ec8 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800876a:	4804      	ldr	r0, [pc, #16]	@ (800877c <CDC_Receive_FS+0x24>)
 800876c:	f7fe fbca 	bl	8006f04 <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 8008770:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 8008772:	4618      	mov	r0, r3
 8008774:	3708      	adds	r7, #8
 8008776:	46bd      	mov	sp, r7
 8008778:	bd80      	pop	{r7, pc}
 800877a:	bf00      	nop
 800877c:	20000274 	.word	0x20000274

08008780 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 8008780:	b480      	push	{r7}
 8008782:	b087      	sub	sp, #28
 8008784:	af00      	add	r7, sp, #0
 8008786:	60f8      	str	r0, [r7, #12]
 8008788:	60b9      	str	r1, [r7, #8]
 800878a:	4613      	mov	r3, r2
 800878c:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 800878e:	2300      	movs	r3, #0
 8008790:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 8008792:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8008796:	4618      	mov	r0, r3
 8008798:	371c      	adds	r7, #28
 800879a:	46bd      	mov	sp, r7
 800879c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087a0:	4770      	bx	lr
	...

080087a4 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80087a4:	b480      	push	{r7}
 80087a6:	b083      	sub	sp, #12
 80087a8:	af00      	add	r7, sp, #0
 80087aa:	4603      	mov	r3, r0
 80087ac:	6039      	str	r1, [r7, #0]
 80087ae:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 80087b0:	683b      	ldr	r3, [r7, #0]
 80087b2:	2212      	movs	r2, #18
 80087b4:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 80087b6:	4b03      	ldr	r3, [pc, #12]	@ (80087c4 <USBD_FS_DeviceDescriptor+0x20>)
}
 80087b8:	4618      	mov	r0, r3
 80087ba:	370c      	adds	r7, #12
 80087bc:	46bd      	mov	sp, r7
 80087be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087c2:	4770      	bx	lr
 80087c4:	200000e0 	.word	0x200000e0

080087c8 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80087c8:	b480      	push	{r7}
 80087ca:	b083      	sub	sp, #12
 80087cc:	af00      	add	r7, sp, #0
 80087ce:	4603      	mov	r3, r0
 80087d0:	6039      	str	r1, [r7, #0]
 80087d2:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 80087d4:	683b      	ldr	r3, [r7, #0]
 80087d6:	2204      	movs	r2, #4
 80087d8:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 80087da:	4b03      	ldr	r3, [pc, #12]	@ (80087e8 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 80087dc:	4618      	mov	r0, r3
 80087de:	370c      	adds	r7, #12
 80087e0:	46bd      	mov	sp, r7
 80087e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087e6:	4770      	bx	lr
 80087e8:	20000100 	.word	0x20000100

080087ec <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80087ec:	b580      	push	{r7, lr}
 80087ee:	b082      	sub	sp, #8
 80087f0:	af00      	add	r7, sp, #0
 80087f2:	4603      	mov	r3, r0
 80087f4:	6039      	str	r1, [r7, #0]
 80087f6:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 80087f8:	79fb      	ldrb	r3, [r7, #7]
 80087fa:	2b00      	cmp	r3, #0
 80087fc:	d105      	bne.n	800880a <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 80087fe:	683a      	ldr	r2, [r7, #0]
 8008800:	4907      	ldr	r1, [pc, #28]	@ (8008820 <USBD_FS_ProductStrDescriptor+0x34>)
 8008802:	4808      	ldr	r0, [pc, #32]	@ (8008824 <USBD_FS_ProductStrDescriptor+0x38>)
 8008804:	f7ff fe0a 	bl	800841c <USBD_GetString>
 8008808:	e004      	b.n	8008814 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800880a:	683a      	ldr	r2, [r7, #0]
 800880c:	4904      	ldr	r1, [pc, #16]	@ (8008820 <USBD_FS_ProductStrDescriptor+0x34>)
 800880e:	4805      	ldr	r0, [pc, #20]	@ (8008824 <USBD_FS_ProductStrDescriptor+0x38>)
 8008810:	f7ff fe04 	bl	800841c <USBD_GetString>
  }
  return USBD_StrDesc;
 8008814:	4b02      	ldr	r3, [pc, #8]	@ (8008820 <USBD_FS_ProductStrDescriptor+0x34>)
}
 8008816:	4618      	mov	r0, r3
 8008818:	3708      	adds	r7, #8
 800881a:	46bd      	mov	sp, r7
 800881c:	bd80      	pop	{r7, pc}
 800881e:	bf00      	nop
 8008820:	20001550 	.word	0x20001550
 8008824:	0800937c 	.word	0x0800937c

08008828 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8008828:	b580      	push	{r7, lr}
 800882a:	b082      	sub	sp, #8
 800882c:	af00      	add	r7, sp, #0
 800882e:	4603      	mov	r3, r0
 8008830:	6039      	str	r1, [r7, #0]
 8008832:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 8008834:	683a      	ldr	r2, [r7, #0]
 8008836:	4904      	ldr	r1, [pc, #16]	@ (8008848 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 8008838:	4804      	ldr	r0, [pc, #16]	@ (800884c <USBD_FS_ManufacturerStrDescriptor+0x24>)
 800883a:	f7ff fdef 	bl	800841c <USBD_GetString>
  return USBD_StrDesc;
 800883e:	4b02      	ldr	r3, [pc, #8]	@ (8008848 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 8008840:	4618      	mov	r0, r3
 8008842:	3708      	adds	r7, #8
 8008844:	46bd      	mov	sp, r7
 8008846:	bd80      	pop	{r7, pc}
 8008848:	20001550 	.word	0x20001550
 800884c:	08009394 	.word	0x08009394

08008850 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8008850:	b580      	push	{r7, lr}
 8008852:	b082      	sub	sp, #8
 8008854:	af00      	add	r7, sp, #0
 8008856:	4603      	mov	r3, r0
 8008858:	6039      	str	r1, [r7, #0]
 800885a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800885c:	683b      	ldr	r3, [r7, #0]
 800885e:	221a      	movs	r2, #26
 8008860:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 8008862:	f000 f855 	bl	8008910 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 8008866:	4b02      	ldr	r3, [pc, #8]	@ (8008870 <USBD_FS_SerialStrDescriptor+0x20>)
}
 8008868:	4618      	mov	r0, r3
 800886a:	3708      	adds	r7, #8
 800886c:	46bd      	mov	sp, r7
 800886e:	bd80      	pop	{r7, pc}
 8008870:	20000104 	.word	0x20000104

08008874 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8008874:	b580      	push	{r7, lr}
 8008876:	b082      	sub	sp, #8
 8008878:	af00      	add	r7, sp, #0
 800887a:	4603      	mov	r3, r0
 800887c:	6039      	str	r1, [r7, #0]
 800887e:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 8008880:	79fb      	ldrb	r3, [r7, #7]
 8008882:	2b00      	cmp	r3, #0
 8008884:	d105      	bne.n	8008892 <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8008886:	683a      	ldr	r2, [r7, #0]
 8008888:	4907      	ldr	r1, [pc, #28]	@ (80088a8 <USBD_FS_ConfigStrDescriptor+0x34>)
 800888a:	4808      	ldr	r0, [pc, #32]	@ (80088ac <USBD_FS_ConfigStrDescriptor+0x38>)
 800888c:	f7ff fdc6 	bl	800841c <USBD_GetString>
 8008890:	e004      	b.n	800889c <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 8008892:	683a      	ldr	r2, [r7, #0]
 8008894:	4904      	ldr	r1, [pc, #16]	@ (80088a8 <USBD_FS_ConfigStrDescriptor+0x34>)
 8008896:	4805      	ldr	r0, [pc, #20]	@ (80088ac <USBD_FS_ConfigStrDescriptor+0x38>)
 8008898:	f7ff fdc0 	bl	800841c <USBD_GetString>
  }
  return USBD_StrDesc;
 800889c:	4b02      	ldr	r3, [pc, #8]	@ (80088a8 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 800889e:	4618      	mov	r0, r3
 80088a0:	3708      	adds	r7, #8
 80088a2:	46bd      	mov	sp, r7
 80088a4:	bd80      	pop	{r7, pc}
 80088a6:	bf00      	nop
 80088a8:	20001550 	.word	0x20001550
 80088ac:	080093a8 	.word	0x080093a8

080088b0 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80088b0:	b580      	push	{r7, lr}
 80088b2:	b082      	sub	sp, #8
 80088b4:	af00      	add	r7, sp, #0
 80088b6:	4603      	mov	r3, r0
 80088b8:	6039      	str	r1, [r7, #0]
 80088ba:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 80088bc:	79fb      	ldrb	r3, [r7, #7]
 80088be:	2b00      	cmp	r3, #0
 80088c0:	d105      	bne.n	80088ce <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 80088c2:	683a      	ldr	r2, [r7, #0]
 80088c4:	4907      	ldr	r1, [pc, #28]	@ (80088e4 <USBD_FS_InterfaceStrDescriptor+0x34>)
 80088c6:	4808      	ldr	r0, [pc, #32]	@ (80088e8 <USBD_FS_InterfaceStrDescriptor+0x38>)
 80088c8:	f7ff fda8 	bl	800841c <USBD_GetString>
 80088cc:	e004      	b.n	80088d8 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 80088ce:	683a      	ldr	r2, [r7, #0]
 80088d0:	4904      	ldr	r1, [pc, #16]	@ (80088e4 <USBD_FS_InterfaceStrDescriptor+0x34>)
 80088d2:	4805      	ldr	r0, [pc, #20]	@ (80088e8 <USBD_FS_InterfaceStrDescriptor+0x38>)
 80088d4:	f7ff fda2 	bl	800841c <USBD_GetString>
  }
  return USBD_StrDesc;
 80088d8:	4b02      	ldr	r3, [pc, #8]	@ (80088e4 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 80088da:	4618      	mov	r0, r3
 80088dc:	3708      	adds	r7, #8
 80088de:	46bd      	mov	sp, r7
 80088e0:	bd80      	pop	{r7, pc}
 80088e2:	bf00      	nop
 80088e4:	20001550 	.word	0x20001550
 80088e8:	080093b4 	.word	0x080093b4

080088ec <USBD_FS_USR_BOSDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_USR_BOSDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80088ec:	b480      	push	{r7}
 80088ee:	b083      	sub	sp, #12
 80088f0:	af00      	add	r7, sp, #0
 80088f2:	4603      	mov	r3, r0
 80088f4:	6039      	str	r1, [r7, #0]
 80088f6:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_BOSDesc);
 80088f8:	683b      	ldr	r3, [r7, #0]
 80088fa:	220c      	movs	r2, #12
 80088fc:	801a      	strh	r2, [r3, #0]
  return (uint8_t*)USBD_FS_BOSDesc;
 80088fe:	4b03      	ldr	r3, [pc, #12]	@ (800890c <USBD_FS_USR_BOSDescriptor+0x20>)
}
 8008900:	4618      	mov	r0, r3
 8008902:	370c      	adds	r7, #12
 8008904:	46bd      	mov	sp, r7
 8008906:	f85d 7b04 	ldr.w	r7, [sp], #4
 800890a:	4770      	bx	lr
 800890c:	200000f4 	.word	0x200000f4

08008910 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 8008910:	b580      	push	{r7, lr}
 8008912:	b084      	sub	sp, #16
 8008914:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 8008916:	4b0f      	ldr	r3, [pc, #60]	@ (8008954 <Get_SerialNum+0x44>)
 8008918:	681b      	ldr	r3, [r3, #0]
 800891a:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800891c:	4b0e      	ldr	r3, [pc, #56]	@ (8008958 <Get_SerialNum+0x48>)
 800891e:	681b      	ldr	r3, [r3, #0]
 8008920:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 8008922:	4b0e      	ldr	r3, [pc, #56]	@ (800895c <Get_SerialNum+0x4c>)
 8008924:	681b      	ldr	r3, [r3, #0]
 8008926:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 8008928:	68fa      	ldr	r2, [r7, #12]
 800892a:	687b      	ldr	r3, [r7, #4]
 800892c:	4413      	add	r3, r2
 800892e:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 8008930:	68fb      	ldr	r3, [r7, #12]
 8008932:	2b00      	cmp	r3, #0
 8008934:	d009      	beq.n	800894a <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 8008936:	2208      	movs	r2, #8
 8008938:	4909      	ldr	r1, [pc, #36]	@ (8008960 <Get_SerialNum+0x50>)
 800893a:	68f8      	ldr	r0, [r7, #12]
 800893c:	f000 f814 	bl	8008968 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 8008940:	2204      	movs	r2, #4
 8008942:	4908      	ldr	r1, [pc, #32]	@ (8008964 <Get_SerialNum+0x54>)
 8008944:	68b8      	ldr	r0, [r7, #8]
 8008946:	f000 f80f 	bl	8008968 <IntToUnicode>
  }
}
 800894a:	bf00      	nop
 800894c:	3710      	adds	r7, #16
 800894e:	46bd      	mov	sp, r7
 8008950:	bd80      	pop	{r7, pc}
 8008952:	bf00      	nop
 8008954:	1ff07a10 	.word	0x1ff07a10
 8008958:	1ff07a14 	.word	0x1ff07a14
 800895c:	1ff07a18 	.word	0x1ff07a18
 8008960:	20000106 	.word	0x20000106
 8008964:	20000116 	.word	0x20000116

08008968 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 8008968:	b480      	push	{r7}
 800896a:	b087      	sub	sp, #28
 800896c:	af00      	add	r7, sp, #0
 800896e:	60f8      	str	r0, [r7, #12]
 8008970:	60b9      	str	r1, [r7, #8]
 8008972:	4613      	mov	r3, r2
 8008974:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 8008976:	2300      	movs	r3, #0
 8008978:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800897a:	2300      	movs	r3, #0
 800897c:	75fb      	strb	r3, [r7, #23]
 800897e:	e027      	b.n	80089d0 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 8008980:	68fb      	ldr	r3, [r7, #12]
 8008982:	0f1b      	lsrs	r3, r3, #28
 8008984:	2b09      	cmp	r3, #9
 8008986:	d80b      	bhi.n	80089a0 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 8008988:	68fb      	ldr	r3, [r7, #12]
 800898a:	0f1b      	lsrs	r3, r3, #28
 800898c:	b2da      	uxtb	r2, r3
 800898e:	7dfb      	ldrb	r3, [r7, #23]
 8008990:	005b      	lsls	r3, r3, #1
 8008992:	4619      	mov	r1, r3
 8008994:	68bb      	ldr	r3, [r7, #8]
 8008996:	440b      	add	r3, r1
 8008998:	3230      	adds	r2, #48	@ 0x30
 800899a:	b2d2      	uxtb	r2, r2
 800899c:	701a      	strb	r2, [r3, #0]
 800899e:	e00a      	b.n	80089b6 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 80089a0:	68fb      	ldr	r3, [r7, #12]
 80089a2:	0f1b      	lsrs	r3, r3, #28
 80089a4:	b2da      	uxtb	r2, r3
 80089a6:	7dfb      	ldrb	r3, [r7, #23]
 80089a8:	005b      	lsls	r3, r3, #1
 80089aa:	4619      	mov	r1, r3
 80089ac:	68bb      	ldr	r3, [r7, #8]
 80089ae:	440b      	add	r3, r1
 80089b0:	3237      	adds	r2, #55	@ 0x37
 80089b2:	b2d2      	uxtb	r2, r2
 80089b4:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 80089b6:	68fb      	ldr	r3, [r7, #12]
 80089b8:	011b      	lsls	r3, r3, #4
 80089ba:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 80089bc:	7dfb      	ldrb	r3, [r7, #23]
 80089be:	005b      	lsls	r3, r3, #1
 80089c0:	3301      	adds	r3, #1
 80089c2:	68ba      	ldr	r2, [r7, #8]
 80089c4:	4413      	add	r3, r2
 80089c6:	2200      	movs	r2, #0
 80089c8:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 80089ca:	7dfb      	ldrb	r3, [r7, #23]
 80089cc:	3301      	adds	r3, #1
 80089ce:	75fb      	strb	r3, [r7, #23]
 80089d0:	7dfa      	ldrb	r2, [r7, #23]
 80089d2:	79fb      	ldrb	r3, [r7, #7]
 80089d4:	429a      	cmp	r2, r3
 80089d6:	d3d3      	bcc.n	8008980 <IntToUnicode+0x18>
  }
}
 80089d8:	bf00      	nop
 80089da:	bf00      	nop
 80089dc:	371c      	adds	r7, #28
 80089de:	46bd      	mov	sp, r7
 80089e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089e4:	4770      	bx	lr
	...

080089e8 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 80089e8:	b580      	push	{r7, lr}
 80089ea:	b0aa      	sub	sp, #168	@ 0xa8
 80089ec:	af00      	add	r7, sp, #0
 80089ee:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80089f0:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 80089f4:	2200      	movs	r2, #0
 80089f6:	601a      	str	r2, [r3, #0]
 80089f8:	605a      	str	r2, [r3, #4]
 80089fa:	609a      	str	r2, [r3, #8]
 80089fc:	60da      	str	r2, [r3, #12]
 80089fe:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8008a00:	f107 0314 	add.w	r3, r7, #20
 8008a04:	2280      	movs	r2, #128	@ 0x80
 8008a06:	2100      	movs	r1, #0
 8008a08:	4618      	mov	r0, r3
 8008a0a:	f000 fc1d 	bl	8009248 <memset>
  if(pcdHandle->Instance==USB_OTG_FS)
 8008a0e:	687b      	ldr	r3, [r7, #4]
 8008a10:	681b      	ldr	r3, [r3, #0]
 8008a12:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8008a16:	d151      	bne.n	8008abc <HAL_PCD_MspInit+0xd4>

  /* USER CODE END USB_OTG_FS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_CLK48;
 8008a18:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8008a1c:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48SOURCE_PLL;
 8008a1e:	2300      	movs	r3, #0
 8008a20:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8008a24:	f107 0314 	add.w	r3, r7, #20
 8008a28:	4618      	mov	r0, r3
 8008a2a:	f7fa fefb 	bl	8003824 <HAL_RCCEx_PeriphCLKConfig>
 8008a2e:	4603      	mov	r3, r0
 8008a30:	2b00      	cmp	r3, #0
 8008a32:	d001      	beq.n	8008a38 <HAL_PCD_MspInit+0x50>
    {
      Error_Handler();
 8008a34:	f7f8 fa88 	bl	8000f48 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8008a38:	4b22      	ldr	r3, [pc, #136]	@ (8008ac4 <HAL_PCD_MspInit+0xdc>)
 8008a3a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008a3c:	4a21      	ldr	r2, [pc, #132]	@ (8008ac4 <HAL_PCD_MspInit+0xdc>)
 8008a3e:	f043 0301 	orr.w	r3, r3, #1
 8008a42:	6313      	str	r3, [r2, #48]	@ 0x30
 8008a44:	4b1f      	ldr	r3, [pc, #124]	@ (8008ac4 <HAL_PCD_MspInit+0xdc>)
 8008a46:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008a48:	f003 0301 	and.w	r3, r3, #1
 8008a4c:	613b      	str	r3, [r7, #16]
 8008a4e:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8008a50:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8008a54:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8008a58:	2302      	movs	r3, #2
 8008a5a:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8008a5e:	2300      	movs	r3, #0
 8008a60:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8008a64:	2303      	movs	r3, #3
 8008a66:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8008a6a:	230a      	movs	r3, #10
 8008a6c:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8008a70:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 8008a74:	4619      	mov	r1, r3
 8008a76:	4814      	ldr	r0, [pc, #80]	@ (8008ac8 <HAL_PCD_MspInit+0xe0>)
 8008a78:	f7f8 fd70 	bl	800155c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 8008a7c:	4b11      	ldr	r3, [pc, #68]	@ (8008ac4 <HAL_PCD_MspInit+0xdc>)
 8008a7e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008a80:	4a10      	ldr	r2, [pc, #64]	@ (8008ac4 <HAL_PCD_MspInit+0xdc>)
 8008a82:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008a86:	6353      	str	r3, [r2, #52]	@ 0x34
 8008a88:	4b0e      	ldr	r3, [pc, #56]	@ (8008ac4 <HAL_PCD_MspInit+0xdc>)
 8008a8a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008a8c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008a90:	60fb      	str	r3, [r7, #12]
 8008a92:	68fb      	ldr	r3, [r7, #12]
 8008a94:	4b0b      	ldr	r3, [pc, #44]	@ (8008ac4 <HAL_PCD_MspInit+0xdc>)
 8008a96:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008a98:	4a0a      	ldr	r2, [pc, #40]	@ (8008ac4 <HAL_PCD_MspInit+0xdc>)
 8008a9a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8008a9e:	6453      	str	r3, [r2, #68]	@ 0x44
 8008aa0:	4b08      	ldr	r3, [pc, #32]	@ (8008ac4 <HAL_PCD_MspInit+0xdc>)
 8008aa2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008aa4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8008aa8:	60bb      	str	r3, [r7, #8]
 8008aaa:	68bb      	ldr	r3, [r7, #8]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 8008aac:	2200      	movs	r2, #0
 8008aae:	2100      	movs	r1, #0
 8008ab0:	2043      	movs	r0, #67	@ 0x43
 8008ab2:	f7f8 fd1c 	bl	80014ee <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 8008ab6:	2043      	movs	r0, #67	@ 0x43
 8008ab8:	f7f8 fd35 	bl	8001526 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 8008abc:	bf00      	nop
 8008abe:	37a8      	adds	r7, #168	@ 0xa8
 8008ac0:	46bd      	mov	sp, r7
 8008ac2:	bd80      	pop	{r7, pc}
 8008ac4:	40023800 	.word	0x40023800
 8008ac8:	40020000 	.word	0x40020000

08008acc <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008acc:	b580      	push	{r7, lr}
 8008ace:	b082      	sub	sp, #8
 8008ad0:	af00      	add	r7, sp, #0
 8008ad2:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 8008ad4:	687b      	ldr	r3, [r7, #4]
 8008ad6:	f8d3 24dc 	ldr.w	r2, [r3, #1244]	@ 0x4dc
 8008ada:	687b      	ldr	r3, [r7, #4]
 8008adc:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8008ae0:	4619      	mov	r1, r3
 8008ae2:	4610      	mov	r0, r2
 8008ae4:	f7fe faf7 	bl	80070d6 <USBD_LL_SetupStage>
}
 8008ae8:	bf00      	nop
 8008aea:	3708      	adds	r7, #8
 8008aec:	46bd      	mov	sp, r7
 8008aee:	bd80      	pop	{r7, pc}

08008af0 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008af0:	b580      	push	{r7, lr}
 8008af2:	b082      	sub	sp, #8
 8008af4:	af00      	add	r7, sp, #0
 8008af6:	6078      	str	r0, [r7, #4]
 8008af8:	460b      	mov	r3, r1
 8008afa:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 8008afc:	687b      	ldr	r3, [r7, #4]
 8008afe:	f8d3 04dc 	ldr.w	r0, [r3, #1244]	@ 0x4dc
 8008b02:	78fa      	ldrb	r2, [r7, #3]
 8008b04:	6879      	ldr	r1, [r7, #4]
 8008b06:	4613      	mov	r3, r2
 8008b08:	00db      	lsls	r3, r3, #3
 8008b0a:	4413      	add	r3, r2
 8008b0c:	009b      	lsls	r3, r3, #2
 8008b0e:	440b      	add	r3, r1
 8008b10:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8008b14:	681a      	ldr	r2, [r3, #0]
 8008b16:	78fb      	ldrb	r3, [r7, #3]
 8008b18:	4619      	mov	r1, r3
 8008b1a:	f7fe fb31 	bl	8007180 <USBD_LL_DataOutStage>
}
 8008b1e:	bf00      	nop
 8008b20:	3708      	adds	r7, #8
 8008b22:	46bd      	mov	sp, r7
 8008b24:	bd80      	pop	{r7, pc}

08008b26 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008b26:	b580      	push	{r7, lr}
 8008b28:	b082      	sub	sp, #8
 8008b2a:	af00      	add	r7, sp, #0
 8008b2c:	6078      	str	r0, [r7, #4]
 8008b2e:	460b      	mov	r3, r1
 8008b30:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 8008b32:	687b      	ldr	r3, [r7, #4]
 8008b34:	f8d3 04dc 	ldr.w	r0, [r3, #1244]	@ 0x4dc
 8008b38:	78fa      	ldrb	r2, [r7, #3]
 8008b3a:	6879      	ldr	r1, [r7, #4]
 8008b3c:	4613      	mov	r3, r2
 8008b3e:	00db      	lsls	r3, r3, #3
 8008b40:	4413      	add	r3, r2
 8008b42:	009b      	lsls	r3, r3, #2
 8008b44:	440b      	add	r3, r1
 8008b46:	3320      	adds	r3, #32
 8008b48:	681a      	ldr	r2, [r3, #0]
 8008b4a:	78fb      	ldrb	r3, [r7, #3]
 8008b4c:	4619      	mov	r1, r3
 8008b4e:	f7fe fbd3 	bl	80072f8 <USBD_LL_DataInStage>
}
 8008b52:	bf00      	nop
 8008b54:	3708      	adds	r7, #8
 8008b56:	46bd      	mov	sp, r7
 8008b58:	bd80      	pop	{r7, pc}

08008b5a <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008b5a:	b580      	push	{r7, lr}
 8008b5c:	b082      	sub	sp, #8
 8008b5e:	af00      	add	r7, sp, #0
 8008b60:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 8008b62:	687b      	ldr	r3, [r7, #4]
 8008b64:	f8d3 34dc 	ldr.w	r3, [r3, #1244]	@ 0x4dc
 8008b68:	4618      	mov	r0, r3
 8008b6a:	f7fe fd17 	bl	800759c <USBD_LL_SOF>
}
 8008b6e:	bf00      	nop
 8008b70:	3708      	adds	r7, #8
 8008b72:	46bd      	mov	sp, r7
 8008b74:	bd80      	pop	{r7, pc}

08008b76 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008b76:	b580      	push	{r7, lr}
 8008b78:	b084      	sub	sp, #16
 8008b7a:	af00      	add	r7, sp, #0
 8008b7c:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 8008b7e:	2301      	movs	r3, #1
 8008b80:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 8008b82:	687b      	ldr	r3, [r7, #4]
 8008b84:	79db      	ldrb	r3, [r3, #7]
 8008b86:	2b00      	cmp	r3, #0
 8008b88:	d102      	bne.n	8008b90 <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 8008b8a:	2300      	movs	r3, #0
 8008b8c:	73fb      	strb	r3, [r7, #15]
 8008b8e:	e008      	b.n	8008ba2 <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 8008b90:	687b      	ldr	r3, [r7, #4]
 8008b92:	79db      	ldrb	r3, [r3, #7]
 8008b94:	2b02      	cmp	r3, #2
 8008b96:	d102      	bne.n	8008b9e <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 8008b98:	2301      	movs	r3, #1
 8008b9a:	73fb      	strb	r3, [r7, #15]
 8008b9c:	e001      	b.n	8008ba2 <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 8008b9e:	f7f8 f9d3 	bl	8000f48 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 8008ba2:	687b      	ldr	r3, [r7, #4]
 8008ba4:	f8d3 34dc 	ldr.w	r3, [r3, #1244]	@ 0x4dc
 8008ba8:	7bfa      	ldrb	r2, [r7, #15]
 8008baa:	4611      	mov	r1, r2
 8008bac:	4618      	mov	r0, r3
 8008bae:	f7fe fcb1 	bl	8007514 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 8008bb2:	687b      	ldr	r3, [r7, #4]
 8008bb4:	f8d3 34dc 	ldr.w	r3, [r3, #1244]	@ 0x4dc
 8008bb8:	4618      	mov	r0, r3
 8008bba:	f7fe fc58 	bl	800746e <USBD_LL_Reset>
}
 8008bbe:	bf00      	nop
 8008bc0:	3710      	adds	r7, #16
 8008bc2:	46bd      	mov	sp, r7
 8008bc4:	bd80      	pop	{r7, pc}
	...

08008bc8 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008bc8:	b580      	push	{r7, lr}
 8008bca:	b082      	sub	sp, #8
 8008bcc:	af00      	add	r7, sp, #0
 8008bce:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 8008bd0:	687b      	ldr	r3, [r7, #4]
 8008bd2:	f8d3 34dc 	ldr.w	r3, [r3, #1244]	@ 0x4dc
 8008bd6:	4618      	mov	r0, r3
 8008bd8:	f7fe fcac 	bl	8007534 <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 8008bdc:	687b      	ldr	r3, [r7, #4]
 8008bde:	681b      	ldr	r3, [r3, #0]
 8008be0:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8008be4:	681b      	ldr	r3, [r3, #0]
 8008be6:	687a      	ldr	r2, [r7, #4]
 8008be8:	6812      	ldr	r2, [r2, #0]
 8008bea:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8008bee:	f043 0301 	orr.w	r3, r3, #1
 8008bf2:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 8008bf4:	687b      	ldr	r3, [r7, #4]
 8008bf6:	7adb      	ldrb	r3, [r3, #11]
 8008bf8:	2b00      	cmp	r3, #0
 8008bfa:	d005      	beq.n	8008c08 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8008bfc:	4b04      	ldr	r3, [pc, #16]	@ (8008c10 <HAL_PCD_SuspendCallback+0x48>)
 8008bfe:	691b      	ldr	r3, [r3, #16]
 8008c00:	4a03      	ldr	r2, [pc, #12]	@ (8008c10 <HAL_PCD_SuspendCallback+0x48>)
 8008c02:	f043 0306 	orr.w	r3, r3, #6
 8008c06:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 8008c08:	bf00      	nop
 8008c0a:	3708      	adds	r7, #8
 8008c0c:	46bd      	mov	sp, r7
 8008c0e:	bd80      	pop	{r7, pc}
 8008c10:	e000ed00 	.word	0xe000ed00

08008c14 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008c14:	b580      	push	{r7, lr}
 8008c16:	b082      	sub	sp, #8
 8008c18:	af00      	add	r7, sp, #0
 8008c1a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 8008c1c:	687b      	ldr	r3, [r7, #4]
 8008c1e:	f8d3 34dc 	ldr.w	r3, [r3, #1244]	@ 0x4dc
 8008c22:	4618      	mov	r0, r3
 8008c24:	f7fe fca2 	bl	800756c <USBD_LL_Resume>
}
 8008c28:	bf00      	nop
 8008c2a:	3708      	adds	r7, #8
 8008c2c:	46bd      	mov	sp, r7
 8008c2e:	bd80      	pop	{r7, pc}

08008c30 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008c30:	b580      	push	{r7, lr}
 8008c32:	b082      	sub	sp, #8
 8008c34:	af00      	add	r7, sp, #0
 8008c36:	6078      	str	r0, [r7, #4]
 8008c38:	460b      	mov	r3, r1
 8008c3a:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8008c3c:	687b      	ldr	r3, [r7, #4]
 8008c3e:	f8d3 34dc 	ldr.w	r3, [r3, #1244]	@ 0x4dc
 8008c42:	78fa      	ldrb	r2, [r7, #3]
 8008c44:	4611      	mov	r1, r2
 8008c46:	4618      	mov	r0, r3
 8008c48:	f7fe fcfa 	bl	8007640 <USBD_LL_IsoOUTIncomplete>
}
 8008c4c:	bf00      	nop
 8008c4e:	3708      	adds	r7, #8
 8008c50:	46bd      	mov	sp, r7
 8008c52:	bd80      	pop	{r7, pc}

08008c54 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008c54:	b580      	push	{r7, lr}
 8008c56:	b082      	sub	sp, #8
 8008c58:	af00      	add	r7, sp, #0
 8008c5a:	6078      	str	r0, [r7, #4]
 8008c5c:	460b      	mov	r3, r1
 8008c5e:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 8008c60:	687b      	ldr	r3, [r7, #4]
 8008c62:	f8d3 34dc 	ldr.w	r3, [r3, #1244]	@ 0x4dc
 8008c66:	78fa      	ldrb	r2, [r7, #3]
 8008c68:	4611      	mov	r1, r2
 8008c6a:	4618      	mov	r0, r3
 8008c6c:	f7fe fcb6 	bl	80075dc <USBD_LL_IsoINIncomplete>
}
 8008c70:	bf00      	nop
 8008c72:	3708      	adds	r7, #8
 8008c74:	46bd      	mov	sp, r7
 8008c76:	bd80      	pop	{r7, pc}

08008c78 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008c78:	b580      	push	{r7, lr}
 8008c7a:	b082      	sub	sp, #8
 8008c7c:	af00      	add	r7, sp, #0
 8008c7e:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 8008c80:	687b      	ldr	r3, [r7, #4]
 8008c82:	f8d3 34dc 	ldr.w	r3, [r3, #1244]	@ 0x4dc
 8008c86:	4618      	mov	r0, r3
 8008c88:	f7fe fd0c 	bl	80076a4 <USBD_LL_DevConnected>
}
 8008c8c:	bf00      	nop
 8008c8e:	3708      	adds	r7, #8
 8008c90:	46bd      	mov	sp, r7
 8008c92:	bd80      	pop	{r7, pc}

08008c94 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8008c94:	b580      	push	{r7, lr}
 8008c96:	b082      	sub	sp, #8
 8008c98:	af00      	add	r7, sp, #0
 8008c9a:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 8008c9c:	687b      	ldr	r3, [r7, #4]
 8008c9e:	f8d3 34dc 	ldr.w	r3, [r3, #1244]	@ 0x4dc
 8008ca2:	4618      	mov	r0, r3
 8008ca4:	f7fe fd09 	bl	80076ba <USBD_LL_DevDisconnected>
}
 8008ca8:	bf00      	nop
 8008caa:	3708      	adds	r7, #8
 8008cac:	46bd      	mov	sp, r7
 8008cae:	bd80      	pop	{r7, pc}

08008cb0 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 8008cb0:	b580      	push	{r7, lr}
 8008cb2:	b082      	sub	sp, #8
 8008cb4:	af00      	add	r7, sp, #0
 8008cb6:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 8008cb8:	687b      	ldr	r3, [r7, #4]
 8008cba:	781b      	ldrb	r3, [r3, #0]
 8008cbc:	2b00      	cmp	r3, #0
 8008cbe:	d13f      	bne.n	8008d40 <USBD_LL_Init+0x90>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 8008cc0:	4a22      	ldr	r2, [pc, #136]	@ (8008d4c <USBD_LL_Init+0x9c>)
 8008cc2:	687b      	ldr	r3, [r7, #4]
 8008cc4:	f8c2 34dc 	str.w	r3, [r2, #1244]	@ 0x4dc
  pdev->pData = &hpcd_USB_OTG_FS;
 8008cc8:	687b      	ldr	r3, [r7, #4]
 8008cca:	4a20      	ldr	r2, [pc, #128]	@ (8008d4c <USBD_LL_Init+0x9c>)
 8008ccc:	f8c3 22c8 	str.w	r2, [r3, #712]	@ 0x2c8

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8008cd0:	4b1e      	ldr	r3, [pc, #120]	@ (8008d4c <USBD_LL_Init+0x9c>)
 8008cd2:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8008cd6:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 8008cd8:	4b1c      	ldr	r3, [pc, #112]	@ (8008d4c <USBD_LL_Init+0x9c>)
 8008cda:	2206      	movs	r2, #6
 8008cdc:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 8008cde:	4b1b      	ldr	r3, [pc, #108]	@ (8008d4c <USBD_LL_Init+0x9c>)
 8008ce0:	2202      	movs	r2, #2
 8008ce2:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8008ce4:	4b19      	ldr	r3, [pc, #100]	@ (8008d4c <USBD_LL_Init+0x9c>)
 8008ce6:	2200      	movs	r2, #0
 8008ce8:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8008cea:	4b18      	ldr	r3, [pc, #96]	@ (8008d4c <USBD_LL_Init+0x9c>)
 8008cec:	2202      	movs	r2, #2
 8008cee:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 8008cf0:	4b16      	ldr	r3, [pc, #88]	@ (8008d4c <USBD_LL_Init+0x9c>)
 8008cf2:	2200      	movs	r2, #0
 8008cf4:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8008cf6:	4b15      	ldr	r3, [pc, #84]	@ (8008d4c <USBD_LL_Init+0x9c>)
 8008cf8:	2200      	movs	r2, #0
 8008cfa:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 8008cfc:	4b13      	ldr	r3, [pc, #76]	@ (8008d4c <USBD_LL_Init+0x9c>)
 8008cfe:	2200      	movs	r2, #0
 8008d00:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.battery_charging_enable = DISABLE;
 8008d02:	4b12      	ldr	r3, [pc, #72]	@ (8008d4c <USBD_LL_Init+0x9c>)
 8008d04:	2200      	movs	r2, #0
 8008d06:	735a      	strb	r2, [r3, #13]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 8008d08:	4b10      	ldr	r3, [pc, #64]	@ (8008d4c <USBD_LL_Init+0x9c>)
 8008d0a:	2200      	movs	r2, #0
 8008d0c:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8008d0e:	4b0f      	ldr	r3, [pc, #60]	@ (8008d4c <USBD_LL_Init+0x9c>)
 8008d10:	2200      	movs	r2, #0
 8008d12:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 8008d14:	480d      	ldr	r0, [pc, #52]	@ (8008d4c <USBD_LL_Init+0x9c>)
 8008d16:	f7f8 fdfa 	bl	800190e <HAL_PCD_Init>
 8008d1a:	4603      	mov	r3, r0
 8008d1c:	2b00      	cmp	r3, #0
 8008d1e:	d001      	beq.n	8008d24 <USBD_LL_Init+0x74>
  {
    Error_Handler( );
 8008d20:	f7f8 f912 	bl	8000f48 <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 8008d24:	2180      	movs	r1, #128	@ 0x80
 8008d26:	4809      	ldr	r0, [pc, #36]	@ (8008d4c <USBD_LL_Init+0x9c>)
 8008d28:	f7fa f847 	bl	8002dba <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 8008d2c:	2240      	movs	r2, #64	@ 0x40
 8008d2e:	2100      	movs	r1, #0
 8008d30:	4806      	ldr	r0, [pc, #24]	@ (8008d4c <USBD_LL_Init+0x9c>)
 8008d32:	f7f9 fffb 	bl	8002d2c <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 8008d36:	2280      	movs	r2, #128	@ 0x80
 8008d38:	2101      	movs	r1, #1
 8008d3a:	4804      	ldr	r0, [pc, #16]	@ (8008d4c <USBD_LL_Init+0x9c>)
 8008d3c:	f7f9 fff6 	bl	8002d2c <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 8008d40:	2300      	movs	r3, #0
}
 8008d42:	4618      	mov	r0, r3
 8008d44:	3708      	adds	r7, #8
 8008d46:	46bd      	mov	sp, r7
 8008d48:	bd80      	pop	{r7, pc}
 8008d4a:	bf00      	nop
 8008d4c:	20001750 	.word	0x20001750

08008d50 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 8008d50:	b580      	push	{r7, lr}
 8008d52:	b084      	sub	sp, #16
 8008d54:	af00      	add	r7, sp, #0
 8008d56:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008d58:	2300      	movs	r3, #0
 8008d5a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008d5c:	2300      	movs	r3, #0
 8008d5e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 8008d60:	687b      	ldr	r3, [r7, #4]
 8008d62:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8008d66:	4618      	mov	r0, r3
 8008d68:	f7f8 fee7 	bl	8001b3a <HAL_PCD_Start>
 8008d6c:	4603      	mov	r3, r0
 8008d6e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8008d70:	7bfb      	ldrb	r3, [r7, #15]
 8008d72:	4618      	mov	r0, r3
 8008d74:	f000 f97e 	bl	8009074 <USBD_Get_USB_Status>
 8008d78:	4603      	mov	r3, r0
 8008d7a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8008d7c:	7bbb      	ldrb	r3, [r7, #14]
}
 8008d7e:	4618      	mov	r0, r3
 8008d80:	3710      	adds	r7, #16
 8008d82:	46bd      	mov	sp, r7
 8008d84:	bd80      	pop	{r7, pc}

08008d86 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 8008d86:	b580      	push	{r7, lr}
 8008d88:	b084      	sub	sp, #16
 8008d8a:	af00      	add	r7, sp, #0
 8008d8c:	6078      	str	r0, [r7, #4]
 8008d8e:	4608      	mov	r0, r1
 8008d90:	4611      	mov	r1, r2
 8008d92:	461a      	mov	r2, r3
 8008d94:	4603      	mov	r3, r0
 8008d96:	70fb      	strb	r3, [r7, #3]
 8008d98:	460b      	mov	r3, r1
 8008d9a:	70bb      	strb	r3, [r7, #2]
 8008d9c:	4613      	mov	r3, r2
 8008d9e:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008da0:	2300      	movs	r3, #0
 8008da2:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008da4:	2300      	movs	r3, #0
 8008da6:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 8008da8:	687b      	ldr	r3, [r7, #4]
 8008daa:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 8008dae:	78bb      	ldrb	r3, [r7, #2]
 8008db0:	883a      	ldrh	r2, [r7, #0]
 8008db2:	78f9      	ldrb	r1, [r7, #3]
 8008db4:	f7f9 fbd5 	bl	8002562 <HAL_PCD_EP_Open>
 8008db8:	4603      	mov	r3, r0
 8008dba:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8008dbc:	7bfb      	ldrb	r3, [r7, #15]
 8008dbe:	4618      	mov	r0, r3
 8008dc0:	f000 f958 	bl	8009074 <USBD_Get_USB_Status>
 8008dc4:	4603      	mov	r3, r0
 8008dc6:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8008dc8:	7bbb      	ldrb	r3, [r7, #14]
}
 8008dca:	4618      	mov	r0, r3
 8008dcc:	3710      	adds	r7, #16
 8008dce:	46bd      	mov	sp, r7
 8008dd0:	bd80      	pop	{r7, pc}

08008dd2 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8008dd2:	b580      	push	{r7, lr}
 8008dd4:	b084      	sub	sp, #16
 8008dd6:	af00      	add	r7, sp, #0
 8008dd8:	6078      	str	r0, [r7, #4]
 8008dda:	460b      	mov	r3, r1
 8008ddc:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008dde:	2300      	movs	r3, #0
 8008de0:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008de2:	2300      	movs	r3, #0
 8008de4:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 8008de6:	687b      	ldr	r3, [r7, #4]
 8008de8:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8008dec:	78fa      	ldrb	r2, [r7, #3]
 8008dee:	4611      	mov	r1, r2
 8008df0:	4618      	mov	r0, r3
 8008df2:	f7f9 fc20 	bl	8002636 <HAL_PCD_EP_Close>
 8008df6:	4603      	mov	r3, r0
 8008df8:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8008dfa:	7bfb      	ldrb	r3, [r7, #15]
 8008dfc:	4618      	mov	r0, r3
 8008dfe:	f000 f939 	bl	8009074 <USBD_Get_USB_Status>
 8008e02:	4603      	mov	r3, r0
 8008e04:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8008e06:	7bbb      	ldrb	r3, [r7, #14]
}
 8008e08:	4618      	mov	r0, r3
 8008e0a:	3710      	adds	r7, #16
 8008e0c:	46bd      	mov	sp, r7
 8008e0e:	bd80      	pop	{r7, pc}

08008e10 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8008e10:	b580      	push	{r7, lr}
 8008e12:	b084      	sub	sp, #16
 8008e14:	af00      	add	r7, sp, #0
 8008e16:	6078      	str	r0, [r7, #4]
 8008e18:	460b      	mov	r3, r1
 8008e1a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008e1c:	2300      	movs	r3, #0
 8008e1e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008e20:	2300      	movs	r3, #0
 8008e22:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 8008e24:	687b      	ldr	r3, [r7, #4]
 8008e26:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8008e2a:	78fa      	ldrb	r2, [r7, #3]
 8008e2c:	4611      	mov	r1, r2
 8008e2e:	4618      	mov	r0, r3
 8008e30:	f7f9 fcd8 	bl	80027e4 <HAL_PCD_EP_SetStall>
 8008e34:	4603      	mov	r3, r0
 8008e36:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8008e38:	7bfb      	ldrb	r3, [r7, #15]
 8008e3a:	4618      	mov	r0, r3
 8008e3c:	f000 f91a 	bl	8009074 <USBD_Get_USB_Status>
 8008e40:	4603      	mov	r3, r0
 8008e42:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8008e44:	7bbb      	ldrb	r3, [r7, #14]
}
 8008e46:	4618      	mov	r0, r3
 8008e48:	3710      	adds	r7, #16
 8008e4a:	46bd      	mov	sp, r7
 8008e4c:	bd80      	pop	{r7, pc}

08008e4e <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8008e4e:	b580      	push	{r7, lr}
 8008e50:	b084      	sub	sp, #16
 8008e52:	af00      	add	r7, sp, #0
 8008e54:	6078      	str	r0, [r7, #4]
 8008e56:	460b      	mov	r3, r1
 8008e58:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008e5a:	2300      	movs	r3, #0
 8008e5c:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008e5e:	2300      	movs	r3, #0
 8008e60:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 8008e62:	687b      	ldr	r3, [r7, #4]
 8008e64:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8008e68:	78fa      	ldrb	r2, [r7, #3]
 8008e6a:	4611      	mov	r1, r2
 8008e6c:	4618      	mov	r0, r3
 8008e6e:	f7f9 fd1c 	bl	80028aa <HAL_PCD_EP_ClrStall>
 8008e72:	4603      	mov	r3, r0
 8008e74:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8008e76:	7bfb      	ldrb	r3, [r7, #15]
 8008e78:	4618      	mov	r0, r3
 8008e7a:	f000 f8fb 	bl	8009074 <USBD_Get_USB_Status>
 8008e7e:	4603      	mov	r3, r0
 8008e80:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8008e82:	7bbb      	ldrb	r3, [r7, #14]
}
 8008e84:	4618      	mov	r0, r3
 8008e86:	3710      	adds	r7, #16
 8008e88:	46bd      	mov	sp, r7
 8008e8a:	bd80      	pop	{r7, pc}

08008e8c <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8008e8c:	b480      	push	{r7}
 8008e8e:	b085      	sub	sp, #20
 8008e90:	af00      	add	r7, sp, #0
 8008e92:	6078      	str	r0, [r7, #4]
 8008e94:	460b      	mov	r3, r1
 8008e96:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 8008e98:	687b      	ldr	r3, [r7, #4]
 8008e9a:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8008e9e:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 8008ea0:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8008ea4:	2b00      	cmp	r3, #0
 8008ea6:	da0b      	bge.n	8008ec0 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 8008ea8:	78fb      	ldrb	r3, [r7, #3]
 8008eaa:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8008eae:	68f9      	ldr	r1, [r7, #12]
 8008eb0:	4613      	mov	r3, r2
 8008eb2:	00db      	lsls	r3, r3, #3
 8008eb4:	4413      	add	r3, r2
 8008eb6:	009b      	lsls	r3, r3, #2
 8008eb8:	440b      	add	r3, r1
 8008eba:	3316      	adds	r3, #22
 8008ebc:	781b      	ldrb	r3, [r3, #0]
 8008ebe:	e00b      	b.n	8008ed8 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 8008ec0:	78fb      	ldrb	r3, [r7, #3]
 8008ec2:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8008ec6:	68f9      	ldr	r1, [r7, #12]
 8008ec8:	4613      	mov	r3, r2
 8008eca:	00db      	lsls	r3, r3, #3
 8008ecc:	4413      	add	r3, r2
 8008ece:	009b      	lsls	r3, r3, #2
 8008ed0:	440b      	add	r3, r1
 8008ed2:	f203 2356 	addw	r3, r3, #598	@ 0x256
 8008ed6:	781b      	ldrb	r3, [r3, #0]
  }
}
 8008ed8:	4618      	mov	r0, r3
 8008eda:	3714      	adds	r7, #20
 8008edc:	46bd      	mov	sp, r7
 8008ede:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ee2:	4770      	bx	lr

08008ee4 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 8008ee4:	b580      	push	{r7, lr}
 8008ee6:	b084      	sub	sp, #16
 8008ee8:	af00      	add	r7, sp, #0
 8008eea:	6078      	str	r0, [r7, #4]
 8008eec:	460b      	mov	r3, r1
 8008eee:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008ef0:	2300      	movs	r3, #0
 8008ef2:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008ef4:	2300      	movs	r3, #0
 8008ef6:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 8008ef8:	687b      	ldr	r3, [r7, #4]
 8008efa:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8008efe:	78fa      	ldrb	r2, [r7, #3]
 8008f00:	4611      	mov	r1, r2
 8008f02:	4618      	mov	r0, r3
 8008f04:	f7f9 fb09 	bl	800251a <HAL_PCD_SetAddress>
 8008f08:	4603      	mov	r3, r0
 8008f0a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8008f0c:	7bfb      	ldrb	r3, [r7, #15]
 8008f0e:	4618      	mov	r0, r3
 8008f10:	f000 f8b0 	bl	8009074 <USBD_Get_USB_Status>
 8008f14:	4603      	mov	r3, r0
 8008f16:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8008f18:	7bbb      	ldrb	r3, [r7, #14]
}
 8008f1a:	4618      	mov	r0, r3
 8008f1c:	3710      	adds	r7, #16
 8008f1e:	46bd      	mov	sp, r7
 8008f20:	bd80      	pop	{r7, pc}

08008f22 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8008f22:	b580      	push	{r7, lr}
 8008f24:	b086      	sub	sp, #24
 8008f26:	af00      	add	r7, sp, #0
 8008f28:	60f8      	str	r0, [r7, #12]
 8008f2a:	607a      	str	r2, [r7, #4]
 8008f2c:	603b      	str	r3, [r7, #0]
 8008f2e:	460b      	mov	r3, r1
 8008f30:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008f32:	2300      	movs	r3, #0
 8008f34:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008f36:	2300      	movs	r3, #0
 8008f38:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 8008f3a:	68fb      	ldr	r3, [r7, #12]
 8008f3c:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 8008f40:	7af9      	ldrb	r1, [r7, #11]
 8008f42:	683b      	ldr	r3, [r7, #0]
 8008f44:	687a      	ldr	r2, [r7, #4]
 8008f46:	f7f9 fc13 	bl	8002770 <HAL_PCD_EP_Transmit>
 8008f4a:	4603      	mov	r3, r0
 8008f4c:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8008f4e:	7dfb      	ldrb	r3, [r7, #23]
 8008f50:	4618      	mov	r0, r3
 8008f52:	f000 f88f 	bl	8009074 <USBD_Get_USB_Status>
 8008f56:	4603      	mov	r3, r0
 8008f58:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8008f5a:	7dbb      	ldrb	r3, [r7, #22]
}
 8008f5c:	4618      	mov	r0, r3
 8008f5e:	3718      	adds	r7, #24
 8008f60:	46bd      	mov	sp, r7
 8008f62:	bd80      	pop	{r7, pc}

08008f64 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8008f64:	b580      	push	{r7, lr}
 8008f66:	b086      	sub	sp, #24
 8008f68:	af00      	add	r7, sp, #0
 8008f6a:	60f8      	str	r0, [r7, #12]
 8008f6c:	607a      	str	r2, [r7, #4]
 8008f6e:	603b      	str	r3, [r7, #0]
 8008f70:	460b      	mov	r3, r1
 8008f72:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8008f74:	2300      	movs	r3, #0
 8008f76:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8008f78:	2300      	movs	r3, #0
 8008f7a:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 8008f7c:	68fb      	ldr	r3, [r7, #12]
 8008f7e:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 8008f82:	7af9      	ldrb	r1, [r7, #11]
 8008f84:	683b      	ldr	r3, [r7, #0]
 8008f86:	687a      	ldr	r2, [r7, #4]
 8008f88:	f7f9 fb9f 	bl	80026ca <HAL_PCD_EP_Receive>
 8008f8c:	4603      	mov	r3, r0
 8008f8e:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8008f90:	7dfb      	ldrb	r3, [r7, #23]
 8008f92:	4618      	mov	r0, r3
 8008f94:	f000 f86e 	bl	8009074 <USBD_Get_USB_Status>
 8008f98:	4603      	mov	r3, r0
 8008f9a:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8008f9c:	7dbb      	ldrb	r3, [r7, #22]
}
 8008f9e:	4618      	mov	r0, r3
 8008fa0:	3718      	adds	r7, #24
 8008fa2:	46bd      	mov	sp, r7
 8008fa4:	bd80      	pop	{r7, pc}

08008fa6 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8008fa6:	b580      	push	{r7, lr}
 8008fa8:	b082      	sub	sp, #8
 8008faa:	af00      	add	r7, sp, #0
 8008fac:	6078      	str	r0, [r7, #4]
 8008fae:	460b      	mov	r3, r1
 8008fb0:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 8008fb2:	687b      	ldr	r3, [r7, #4]
 8008fb4:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8008fb8:	78fa      	ldrb	r2, [r7, #3]
 8008fba:	4611      	mov	r1, r2
 8008fbc:	4618      	mov	r0, r3
 8008fbe:	f7f9 fbbf 	bl	8002740 <HAL_PCD_EP_GetRxCount>
 8008fc2:	4603      	mov	r3, r0
}
 8008fc4:	4618      	mov	r0, r3
 8008fc6:	3708      	adds	r7, #8
 8008fc8:	46bd      	mov	sp, r7
 8008fca:	bd80      	pop	{r7, pc}

08008fcc <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd: PCD handle
  * @param  msg: LPM message
  * @retval None
  */
void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 8008fcc:	b580      	push	{r7, lr}
 8008fce:	b082      	sub	sp, #8
 8008fd0:	af00      	add	r7, sp, #0
 8008fd2:	6078      	str	r0, [r7, #4]
 8008fd4:	460b      	mov	r3, r1
 8008fd6:	70fb      	strb	r3, [r7, #3]
  switch (msg)
 8008fd8:	78fb      	ldrb	r3, [r7, #3]
 8008fda:	2b00      	cmp	r3, #0
 8008fdc:	d002      	beq.n	8008fe4 <HAL_PCDEx_LPM_Callback+0x18>
 8008fde:	2b01      	cmp	r3, #1
 8008fe0:	d01f      	beq.n	8009022 <HAL_PCDEx_LPM_Callback+0x56>
      /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
    }
    break;
  }
}
 8008fe2:	e03b      	b.n	800905c <HAL_PCDEx_LPM_Callback+0x90>
    if (hpcd->Init.low_power_enable)
 8008fe4:	687b      	ldr	r3, [r7, #4]
 8008fe6:	7adb      	ldrb	r3, [r3, #11]
 8008fe8:	2b00      	cmp	r3, #0
 8008fea:	d007      	beq.n	8008ffc <HAL_PCDEx_LPM_Callback+0x30>
      SystemClockConfig_Resume();
 8008fec:	f000 f83c 	bl	8009068 <SystemClockConfig_Resume>
      SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8008ff0:	4b1c      	ldr	r3, [pc, #112]	@ (8009064 <HAL_PCDEx_LPM_Callback+0x98>)
 8008ff2:	691b      	ldr	r3, [r3, #16]
 8008ff4:	4a1b      	ldr	r2, [pc, #108]	@ (8009064 <HAL_PCDEx_LPM_Callback+0x98>)
 8008ff6:	f023 0306 	bic.w	r3, r3, #6
 8008ffa:	6113      	str	r3, [r2, #16]
    __HAL_PCD_UNGATE_PHYCLOCK(hpcd);
 8008ffc:	687b      	ldr	r3, [r7, #4]
 8008ffe:	681b      	ldr	r3, [r3, #0]
 8009000:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8009004:	681b      	ldr	r3, [r3, #0]
 8009006:	687a      	ldr	r2, [r7, #4]
 8009008:	6812      	ldr	r2, [r2, #0]
 800900a:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800900e:	f023 0301 	bic.w	r3, r3, #1
 8009012:	6013      	str	r3, [r2, #0]
    USBD_LL_Resume(hpcd->pData);
 8009014:	687b      	ldr	r3, [r7, #4]
 8009016:	f8d3 34dc 	ldr.w	r3, [r3, #1244]	@ 0x4dc
 800901a:	4618      	mov	r0, r3
 800901c:	f7fe faa6 	bl	800756c <USBD_LL_Resume>
    break;
 8009020:	e01c      	b.n	800905c <HAL_PCDEx_LPM_Callback+0x90>
    __HAL_PCD_GATE_PHYCLOCK(hpcd);
 8009022:	687b      	ldr	r3, [r7, #4]
 8009024:	681b      	ldr	r3, [r3, #0]
 8009026:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800902a:	681b      	ldr	r3, [r3, #0]
 800902c:	687a      	ldr	r2, [r7, #4]
 800902e:	6812      	ldr	r2, [r2, #0]
 8009030:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8009034:	f043 0301 	orr.w	r3, r3, #1
 8009038:	6013      	str	r3, [r2, #0]
    USBD_LL_Suspend(hpcd->pData);
 800903a:	687b      	ldr	r3, [r7, #4]
 800903c:	f8d3 34dc 	ldr.w	r3, [r3, #1244]	@ 0x4dc
 8009040:	4618      	mov	r0, r3
 8009042:	f7fe fa77 	bl	8007534 <USBD_LL_Suspend>
    if (hpcd->Init.low_power_enable)
 8009046:	687b      	ldr	r3, [r7, #4]
 8009048:	7adb      	ldrb	r3, [r3, #11]
 800904a:	2b00      	cmp	r3, #0
 800904c:	d005      	beq.n	800905a <HAL_PCDEx_LPM_Callback+0x8e>
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800904e:	4b05      	ldr	r3, [pc, #20]	@ (8009064 <HAL_PCDEx_LPM_Callback+0x98>)
 8009050:	691b      	ldr	r3, [r3, #16]
 8009052:	4a04      	ldr	r2, [pc, #16]	@ (8009064 <HAL_PCDEx_LPM_Callback+0x98>)
 8009054:	f043 0306 	orr.w	r3, r3, #6
 8009058:	6113      	str	r3, [r2, #16]
    break;
 800905a:	bf00      	nop
}
 800905c:	bf00      	nop
 800905e:	3708      	adds	r7, #8
 8009060:	46bd      	mov	sp, r7
 8009062:	bd80      	pop	{r7, pc}
 8009064:	e000ed00 	.word	0xe000ed00

08009068 <SystemClockConfig_Resume>:
  * @brief  Configures system clock after wake-up from USB resume callBack:
  *         enable HSI, PLL and select PLL as system clock source.
  * @retval None
  */
static void SystemClockConfig_Resume(void)
{
 8009068:	b580      	push	{r7, lr}
 800906a:	af00      	add	r7, sp, #0
  SystemClock_Config();
 800906c:	f7f7 fdb0 	bl	8000bd0 <SystemClock_Config>
}
 8009070:	bf00      	nop
 8009072:	bd80      	pop	{r7, pc}

08009074 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 8009074:	b480      	push	{r7}
 8009076:	b085      	sub	sp, #20
 8009078:	af00      	add	r7, sp, #0
 800907a:	4603      	mov	r3, r0
 800907c:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800907e:	2300      	movs	r3, #0
 8009080:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 8009082:	79fb      	ldrb	r3, [r7, #7]
 8009084:	2b03      	cmp	r3, #3
 8009086:	d817      	bhi.n	80090b8 <USBD_Get_USB_Status+0x44>
 8009088:	a201      	add	r2, pc, #4	@ (adr r2, 8009090 <USBD_Get_USB_Status+0x1c>)
 800908a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800908e:	bf00      	nop
 8009090:	080090a1 	.word	0x080090a1
 8009094:	080090a7 	.word	0x080090a7
 8009098:	080090ad 	.word	0x080090ad
 800909c:	080090b3 	.word	0x080090b3
  {
    case HAL_OK :
      usb_status = USBD_OK;
 80090a0:	2300      	movs	r3, #0
 80090a2:	73fb      	strb	r3, [r7, #15]
    break;
 80090a4:	e00b      	b.n	80090be <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 80090a6:	2303      	movs	r3, #3
 80090a8:	73fb      	strb	r3, [r7, #15]
    break;
 80090aa:	e008      	b.n	80090be <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 80090ac:	2301      	movs	r3, #1
 80090ae:	73fb      	strb	r3, [r7, #15]
    break;
 80090b0:	e005      	b.n	80090be <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 80090b2:	2303      	movs	r3, #3
 80090b4:	73fb      	strb	r3, [r7, #15]
    break;
 80090b6:	e002      	b.n	80090be <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 80090b8:	2303      	movs	r3, #3
 80090ba:	73fb      	strb	r3, [r7, #15]
    break;
 80090bc:	bf00      	nop
  }
  return usb_status;
 80090be:	7bfb      	ldrb	r3, [r7, #15]
}
 80090c0:	4618      	mov	r0, r3
 80090c2:	3714      	adds	r7, #20
 80090c4:	46bd      	mov	sp, r7
 80090c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80090ca:	4770      	bx	lr

080090cc <malloc>:
 80090cc:	4b02      	ldr	r3, [pc, #8]	@ (80090d8 <malloc+0xc>)
 80090ce:	4601      	mov	r1, r0
 80090d0:	6818      	ldr	r0, [r3, #0]
 80090d2:	f000 b82d 	b.w	8009130 <_malloc_r>
 80090d6:	bf00      	nop
 80090d8:	20000120 	.word	0x20000120

080090dc <free>:
 80090dc:	4b02      	ldr	r3, [pc, #8]	@ (80090e8 <free+0xc>)
 80090de:	4601      	mov	r1, r0
 80090e0:	6818      	ldr	r0, [r3, #0]
 80090e2:	f000 b8f5 	b.w	80092d0 <_free_r>
 80090e6:	bf00      	nop
 80090e8:	20000120 	.word	0x20000120

080090ec <sbrk_aligned>:
 80090ec:	b570      	push	{r4, r5, r6, lr}
 80090ee:	4e0f      	ldr	r6, [pc, #60]	@ (800912c <sbrk_aligned+0x40>)
 80090f0:	460c      	mov	r4, r1
 80090f2:	6831      	ldr	r1, [r6, #0]
 80090f4:	4605      	mov	r5, r0
 80090f6:	b911      	cbnz	r1, 80090fe <sbrk_aligned+0x12>
 80090f8:	f000 f8ae 	bl	8009258 <_sbrk_r>
 80090fc:	6030      	str	r0, [r6, #0]
 80090fe:	4621      	mov	r1, r4
 8009100:	4628      	mov	r0, r5
 8009102:	f000 f8a9 	bl	8009258 <_sbrk_r>
 8009106:	1c43      	adds	r3, r0, #1
 8009108:	d103      	bne.n	8009112 <sbrk_aligned+0x26>
 800910a:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 800910e:	4620      	mov	r0, r4
 8009110:	bd70      	pop	{r4, r5, r6, pc}
 8009112:	1cc4      	adds	r4, r0, #3
 8009114:	f024 0403 	bic.w	r4, r4, #3
 8009118:	42a0      	cmp	r0, r4
 800911a:	d0f8      	beq.n	800910e <sbrk_aligned+0x22>
 800911c:	1a21      	subs	r1, r4, r0
 800911e:	4628      	mov	r0, r5
 8009120:	f000 f89a 	bl	8009258 <_sbrk_r>
 8009124:	3001      	adds	r0, #1
 8009126:	d1f2      	bne.n	800910e <sbrk_aligned+0x22>
 8009128:	e7ef      	b.n	800910a <sbrk_aligned+0x1e>
 800912a:	bf00      	nop
 800912c:	20001c30 	.word	0x20001c30

08009130 <_malloc_r>:
 8009130:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009134:	1ccd      	adds	r5, r1, #3
 8009136:	f025 0503 	bic.w	r5, r5, #3
 800913a:	3508      	adds	r5, #8
 800913c:	2d0c      	cmp	r5, #12
 800913e:	bf38      	it	cc
 8009140:	250c      	movcc	r5, #12
 8009142:	2d00      	cmp	r5, #0
 8009144:	4606      	mov	r6, r0
 8009146:	db01      	blt.n	800914c <_malloc_r+0x1c>
 8009148:	42a9      	cmp	r1, r5
 800914a:	d904      	bls.n	8009156 <_malloc_r+0x26>
 800914c:	230c      	movs	r3, #12
 800914e:	6033      	str	r3, [r6, #0]
 8009150:	2000      	movs	r0, #0
 8009152:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009156:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800922c <_malloc_r+0xfc>
 800915a:	f000 f869 	bl	8009230 <__malloc_lock>
 800915e:	f8d8 3000 	ldr.w	r3, [r8]
 8009162:	461c      	mov	r4, r3
 8009164:	bb44      	cbnz	r4, 80091b8 <_malloc_r+0x88>
 8009166:	4629      	mov	r1, r5
 8009168:	4630      	mov	r0, r6
 800916a:	f7ff ffbf 	bl	80090ec <sbrk_aligned>
 800916e:	1c43      	adds	r3, r0, #1
 8009170:	4604      	mov	r4, r0
 8009172:	d158      	bne.n	8009226 <_malloc_r+0xf6>
 8009174:	f8d8 4000 	ldr.w	r4, [r8]
 8009178:	4627      	mov	r7, r4
 800917a:	2f00      	cmp	r7, #0
 800917c:	d143      	bne.n	8009206 <_malloc_r+0xd6>
 800917e:	2c00      	cmp	r4, #0
 8009180:	d04b      	beq.n	800921a <_malloc_r+0xea>
 8009182:	6823      	ldr	r3, [r4, #0]
 8009184:	4639      	mov	r1, r7
 8009186:	4630      	mov	r0, r6
 8009188:	eb04 0903 	add.w	r9, r4, r3
 800918c:	f000 f864 	bl	8009258 <_sbrk_r>
 8009190:	4581      	cmp	r9, r0
 8009192:	d142      	bne.n	800921a <_malloc_r+0xea>
 8009194:	6821      	ldr	r1, [r4, #0]
 8009196:	1a6d      	subs	r5, r5, r1
 8009198:	4629      	mov	r1, r5
 800919a:	4630      	mov	r0, r6
 800919c:	f7ff ffa6 	bl	80090ec <sbrk_aligned>
 80091a0:	3001      	adds	r0, #1
 80091a2:	d03a      	beq.n	800921a <_malloc_r+0xea>
 80091a4:	6823      	ldr	r3, [r4, #0]
 80091a6:	442b      	add	r3, r5
 80091a8:	6023      	str	r3, [r4, #0]
 80091aa:	f8d8 3000 	ldr.w	r3, [r8]
 80091ae:	685a      	ldr	r2, [r3, #4]
 80091b0:	bb62      	cbnz	r2, 800920c <_malloc_r+0xdc>
 80091b2:	f8c8 7000 	str.w	r7, [r8]
 80091b6:	e00f      	b.n	80091d8 <_malloc_r+0xa8>
 80091b8:	6822      	ldr	r2, [r4, #0]
 80091ba:	1b52      	subs	r2, r2, r5
 80091bc:	d420      	bmi.n	8009200 <_malloc_r+0xd0>
 80091be:	2a0b      	cmp	r2, #11
 80091c0:	d917      	bls.n	80091f2 <_malloc_r+0xc2>
 80091c2:	1961      	adds	r1, r4, r5
 80091c4:	42a3      	cmp	r3, r4
 80091c6:	6025      	str	r5, [r4, #0]
 80091c8:	bf18      	it	ne
 80091ca:	6059      	strne	r1, [r3, #4]
 80091cc:	6863      	ldr	r3, [r4, #4]
 80091ce:	bf08      	it	eq
 80091d0:	f8c8 1000 	streq.w	r1, [r8]
 80091d4:	5162      	str	r2, [r4, r5]
 80091d6:	604b      	str	r3, [r1, #4]
 80091d8:	4630      	mov	r0, r6
 80091da:	f000 f82f 	bl	800923c <__malloc_unlock>
 80091de:	f104 000b 	add.w	r0, r4, #11
 80091e2:	1d23      	adds	r3, r4, #4
 80091e4:	f020 0007 	bic.w	r0, r0, #7
 80091e8:	1ac2      	subs	r2, r0, r3
 80091ea:	bf1c      	itt	ne
 80091ec:	1a1b      	subne	r3, r3, r0
 80091ee:	50a3      	strne	r3, [r4, r2]
 80091f0:	e7af      	b.n	8009152 <_malloc_r+0x22>
 80091f2:	6862      	ldr	r2, [r4, #4]
 80091f4:	42a3      	cmp	r3, r4
 80091f6:	bf0c      	ite	eq
 80091f8:	f8c8 2000 	streq.w	r2, [r8]
 80091fc:	605a      	strne	r2, [r3, #4]
 80091fe:	e7eb      	b.n	80091d8 <_malloc_r+0xa8>
 8009200:	4623      	mov	r3, r4
 8009202:	6864      	ldr	r4, [r4, #4]
 8009204:	e7ae      	b.n	8009164 <_malloc_r+0x34>
 8009206:	463c      	mov	r4, r7
 8009208:	687f      	ldr	r7, [r7, #4]
 800920a:	e7b6      	b.n	800917a <_malloc_r+0x4a>
 800920c:	461a      	mov	r2, r3
 800920e:	685b      	ldr	r3, [r3, #4]
 8009210:	42a3      	cmp	r3, r4
 8009212:	d1fb      	bne.n	800920c <_malloc_r+0xdc>
 8009214:	2300      	movs	r3, #0
 8009216:	6053      	str	r3, [r2, #4]
 8009218:	e7de      	b.n	80091d8 <_malloc_r+0xa8>
 800921a:	230c      	movs	r3, #12
 800921c:	6033      	str	r3, [r6, #0]
 800921e:	4630      	mov	r0, r6
 8009220:	f000 f80c 	bl	800923c <__malloc_unlock>
 8009224:	e794      	b.n	8009150 <_malloc_r+0x20>
 8009226:	6005      	str	r5, [r0, #0]
 8009228:	e7d6      	b.n	80091d8 <_malloc_r+0xa8>
 800922a:	bf00      	nop
 800922c:	20001c34 	.word	0x20001c34

08009230 <__malloc_lock>:
 8009230:	4801      	ldr	r0, [pc, #4]	@ (8009238 <__malloc_lock+0x8>)
 8009232:	f000 b84b 	b.w	80092cc <__retarget_lock_acquire_recursive>
 8009236:	bf00      	nop
 8009238:	20001d70 	.word	0x20001d70

0800923c <__malloc_unlock>:
 800923c:	4801      	ldr	r0, [pc, #4]	@ (8009244 <__malloc_unlock+0x8>)
 800923e:	f000 b846 	b.w	80092ce <__retarget_lock_release_recursive>
 8009242:	bf00      	nop
 8009244:	20001d70 	.word	0x20001d70

08009248 <memset>:
 8009248:	4402      	add	r2, r0
 800924a:	4603      	mov	r3, r0
 800924c:	4293      	cmp	r3, r2
 800924e:	d100      	bne.n	8009252 <memset+0xa>
 8009250:	4770      	bx	lr
 8009252:	f803 1b01 	strb.w	r1, [r3], #1
 8009256:	e7f9      	b.n	800924c <memset+0x4>

08009258 <_sbrk_r>:
 8009258:	b538      	push	{r3, r4, r5, lr}
 800925a:	4d06      	ldr	r5, [pc, #24]	@ (8009274 <_sbrk_r+0x1c>)
 800925c:	2300      	movs	r3, #0
 800925e:	4604      	mov	r4, r0
 8009260:	4608      	mov	r0, r1
 8009262:	602b      	str	r3, [r5, #0]
 8009264:	f7f7 ff76 	bl	8001154 <_sbrk>
 8009268:	1c43      	adds	r3, r0, #1
 800926a:	d102      	bne.n	8009272 <_sbrk_r+0x1a>
 800926c:	682b      	ldr	r3, [r5, #0]
 800926e:	b103      	cbz	r3, 8009272 <_sbrk_r+0x1a>
 8009270:	6023      	str	r3, [r4, #0]
 8009272:	bd38      	pop	{r3, r4, r5, pc}
 8009274:	20001d74 	.word	0x20001d74

08009278 <__errno>:
 8009278:	4b01      	ldr	r3, [pc, #4]	@ (8009280 <__errno+0x8>)
 800927a:	6818      	ldr	r0, [r3, #0]
 800927c:	4770      	bx	lr
 800927e:	bf00      	nop
 8009280:	20000120 	.word	0x20000120

08009284 <__libc_init_array>:
 8009284:	b570      	push	{r4, r5, r6, lr}
 8009286:	4d0d      	ldr	r5, [pc, #52]	@ (80092bc <__libc_init_array+0x38>)
 8009288:	4c0d      	ldr	r4, [pc, #52]	@ (80092c0 <__libc_init_array+0x3c>)
 800928a:	1b64      	subs	r4, r4, r5
 800928c:	10a4      	asrs	r4, r4, #2
 800928e:	2600      	movs	r6, #0
 8009290:	42a6      	cmp	r6, r4
 8009292:	d109      	bne.n	80092a8 <__libc_init_array+0x24>
 8009294:	4d0b      	ldr	r5, [pc, #44]	@ (80092c4 <__libc_init_array+0x40>)
 8009296:	4c0c      	ldr	r4, [pc, #48]	@ (80092c8 <__libc_init_array+0x44>)
 8009298:	f000 f864 	bl	8009364 <_init>
 800929c:	1b64      	subs	r4, r4, r5
 800929e:	10a4      	asrs	r4, r4, #2
 80092a0:	2600      	movs	r6, #0
 80092a2:	42a6      	cmp	r6, r4
 80092a4:	d105      	bne.n	80092b2 <__libc_init_array+0x2e>
 80092a6:	bd70      	pop	{r4, r5, r6, pc}
 80092a8:	f855 3b04 	ldr.w	r3, [r5], #4
 80092ac:	4798      	blx	r3
 80092ae:	3601      	adds	r6, #1
 80092b0:	e7ee      	b.n	8009290 <__libc_init_array+0xc>
 80092b2:	f855 3b04 	ldr.w	r3, [r5], #4
 80092b6:	4798      	blx	r3
 80092b8:	3601      	adds	r6, #1
 80092ba:	e7f2      	b.n	80092a2 <__libc_init_array+0x1e>
 80092bc:	080093dc 	.word	0x080093dc
 80092c0:	080093dc 	.word	0x080093dc
 80092c4:	080093dc 	.word	0x080093dc
 80092c8:	080093e0 	.word	0x080093e0

080092cc <__retarget_lock_acquire_recursive>:
 80092cc:	4770      	bx	lr

080092ce <__retarget_lock_release_recursive>:
 80092ce:	4770      	bx	lr

080092d0 <_free_r>:
 80092d0:	b538      	push	{r3, r4, r5, lr}
 80092d2:	4605      	mov	r5, r0
 80092d4:	2900      	cmp	r1, #0
 80092d6:	d041      	beq.n	800935c <_free_r+0x8c>
 80092d8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80092dc:	1f0c      	subs	r4, r1, #4
 80092de:	2b00      	cmp	r3, #0
 80092e0:	bfb8      	it	lt
 80092e2:	18e4      	addlt	r4, r4, r3
 80092e4:	f7ff ffa4 	bl	8009230 <__malloc_lock>
 80092e8:	4a1d      	ldr	r2, [pc, #116]	@ (8009360 <_free_r+0x90>)
 80092ea:	6813      	ldr	r3, [r2, #0]
 80092ec:	b933      	cbnz	r3, 80092fc <_free_r+0x2c>
 80092ee:	6063      	str	r3, [r4, #4]
 80092f0:	6014      	str	r4, [r2, #0]
 80092f2:	4628      	mov	r0, r5
 80092f4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80092f8:	f7ff bfa0 	b.w	800923c <__malloc_unlock>
 80092fc:	42a3      	cmp	r3, r4
 80092fe:	d908      	bls.n	8009312 <_free_r+0x42>
 8009300:	6820      	ldr	r0, [r4, #0]
 8009302:	1821      	adds	r1, r4, r0
 8009304:	428b      	cmp	r3, r1
 8009306:	bf01      	itttt	eq
 8009308:	6819      	ldreq	r1, [r3, #0]
 800930a:	685b      	ldreq	r3, [r3, #4]
 800930c:	1809      	addeq	r1, r1, r0
 800930e:	6021      	streq	r1, [r4, #0]
 8009310:	e7ed      	b.n	80092ee <_free_r+0x1e>
 8009312:	461a      	mov	r2, r3
 8009314:	685b      	ldr	r3, [r3, #4]
 8009316:	b10b      	cbz	r3, 800931c <_free_r+0x4c>
 8009318:	42a3      	cmp	r3, r4
 800931a:	d9fa      	bls.n	8009312 <_free_r+0x42>
 800931c:	6811      	ldr	r1, [r2, #0]
 800931e:	1850      	adds	r0, r2, r1
 8009320:	42a0      	cmp	r0, r4
 8009322:	d10b      	bne.n	800933c <_free_r+0x6c>
 8009324:	6820      	ldr	r0, [r4, #0]
 8009326:	4401      	add	r1, r0
 8009328:	1850      	adds	r0, r2, r1
 800932a:	4283      	cmp	r3, r0
 800932c:	6011      	str	r1, [r2, #0]
 800932e:	d1e0      	bne.n	80092f2 <_free_r+0x22>
 8009330:	6818      	ldr	r0, [r3, #0]
 8009332:	685b      	ldr	r3, [r3, #4]
 8009334:	6053      	str	r3, [r2, #4]
 8009336:	4408      	add	r0, r1
 8009338:	6010      	str	r0, [r2, #0]
 800933a:	e7da      	b.n	80092f2 <_free_r+0x22>
 800933c:	d902      	bls.n	8009344 <_free_r+0x74>
 800933e:	230c      	movs	r3, #12
 8009340:	602b      	str	r3, [r5, #0]
 8009342:	e7d6      	b.n	80092f2 <_free_r+0x22>
 8009344:	6820      	ldr	r0, [r4, #0]
 8009346:	1821      	adds	r1, r4, r0
 8009348:	428b      	cmp	r3, r1
 800934a:	bf04      	itt	eq
 800934c:	6819      	ldreq	r1, [r3, #0]
 800934e:	685b      	ldreq	r3, [r3, #4]
 8009350:	6063      	str	r3, [r4, #4]
 8009352:	bf04      	itt	eq
 8009354:	1809      	addeq	r1, r1, r0
 8009356:	6021      	streq	r1, [r4, #0]
 8009358:	6054      	str	r4, [r2, #4]
 800935a:	e7ca      	b.n	80092f2 <_free_r+0x22>
 800935c:	bd38      	pop	{r3, r4, r5, pc}
 800935e:	bf00      	nop
 8009360:	20001c34 	.word	0x20001c34

08009364 <_init>:
 8009364:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009366:	bf00      	nop
 8009368:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800936a:	bc08      	pop	{r3}
 800936c:	469e      	mov	lr, r3
 800936e:	4770      	bx	lr

08009370 <_fini>:
 8009370:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009372:	bf00      	nop
 8009374:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009376:	bc08      	pop	{r3}
 8009378:	469e      	mov	lr, r3
 800937a:	4770      	bx	lr
