/* Generated by Yosys 0.45+139 (git sha1 8e1e2b9a3, g++ 12.2.0-14 -fPIC -O3) */

module NR_1_1(IN1, IN2, Out);
  input IN1;
  wire IN1;
  input IN2;
  wire IN2;
  output Out;
  wire Out;
  AND _0_ (
    .A(IN2),
    .B(IN1),
    .Y(Out)
  );
endmodule
