# MIPS_CPU_Single_Cycle
An implementation of Single Cycle written in VHDL. 

Each unit used once per clock cycle. 

Instruction memory →register file →ALU →data memory →register file Three adders /ALUs and two memories.
