// Seed: 1221997721
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  always @(posedge -1) id_3 = id_1;
  parameter id_5 = 1;
  assign id_4 = 1;
  id_6(
      .id_0(1'd0),
      .id_1(1),
      .id_2((-1)),
      .id_3(id_2 - id_2 == id_1),
      .id_4(-1),
      .id_5(1 >= 1),
      .id_6(-1),
      .id_7(1'b0),
      .id_8(id_1),
      .id_9(id_1)
  );
  wire id_7, id_8;
  id_9(
      -1'b0, 1
  );
endmodule
module module_1 ();
  parameter id_2 = 1;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_2,
      id_2
  );
  assign id_1 = id_1;
endmodule
