// Seed: 1558122359
module module_0 (
    input logic id_0,
    output id_1
);
  always @(posedge id_0) id_1 <= 1;
  logic id_2;
  reg   id_3;
  type_9 id_4 (
      .id_0(id_2),
      .id_1(1),
      .id_2(id_2)
  );
  supply1 id_5;
  always @(negedge id_2 or negedge 1) begin
    id_3 <= 1'd0;
  end
  assign id_5[1] = 1 - 1;
endmodule
