#-----------------------------------------------------------
# Vivado v2017.3 (64-bit)
# SW Build 2018833 on Wed Oct  4 19:58:22 MDT 2017
# IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
# Start of session at: Thu Mar 15 11:42:30 2018
# Process ID: 10724
# Current directory: C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10060 C:\Users\jfa49\180315_INTEGRATEwithoutVGAupdated\180315_INTEGRATEwithoutVGAupdated.xpr
# Log file: C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/vivado.log
# Journal file: C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/jfa49/Downloads/Audio003'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.3/data/ip'.
WARNING: [IP_Flow 19-3664] IP 'dma_design_1_xbar_0' generated file not found 'c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ip/dma_design_1_xbar_0/stats.txt'. Please regenerate to continue.
open_project: Time (s): cpu = 00:00:21 ; elapsed = 00:00:19 . Memory (MB): peak = 937.000 ; gain = 125.094
update_compile_order -fileset sources_1
open_bd_design {C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/dma_design_1.bd}
Adding cell -- xilinx.com:ip:smartconnect:1.0 - axi_smc
Adding cell -- xilinx.com:ip:axi_vdma:6.3 - axi_vdma_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_0
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_100M
Adding cell -- xilinx.com:ip:v_axi4s_vid_out:4.0 - v_axi4s_vid_out_0
Adding cell -- xilinx.com:ip:v_tc:6.1 - v_tc_0
Adding cell -- xilinx.com:module_ref:vga_logic:1.0 - vga_logic_0
Adding cell -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding cell -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_1
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_2
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_3
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_4
Adding cell -- xilinx.com:module_ref:LSFR:1.0 - LSFR_0
Adding cell -- xilinx.com:module_ref:Debounce:1.0 - Debounce_0
Adding cell -- sfu.ca:user:audio_testbench:1.1 - audio_testbench_0
WARNING: [BD 41-1731] Type mismatch between connected pins: /processing_system7_0/FCLK_CLK0(clk) and /audio_testbench_0/clk_100(undef)
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <dma_design_1> from BD file <C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/dma_design_1.bd>
open_bd_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 979.148 ; gain = 33.313
create_bd_cell -type module -reference try_vga try_vga_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'interface_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4753] Inferred signal 'reset' from port 'aresetn' as interface 'aresetn'.
INFO: [IP_Flow 19-4728] Bus Interface 'aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
WARNING: [IP_Flow 19-3158] Bus Interface 'interface_axis': FREQ_HZ bus parameter missing from AXI interface when interface is not associated to a clock.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/jfa49/Downloads/Audio003'.
delete_bd_objs [get_bd_nets v_axi4s_vid_out_0_vid_active_video] [get_bd_nets v_axi4s_vid_out_0_vid_vsync] [get_bd_nets v_axi4s_vid_out_0_vid_hsync] [get_bd_nets v_axi4s_vid_out_0_vid_data] [get_bd_intf_nets axi_vdma_0_M_AXIS_MM2S] [get_bd_intf_nets v_tc_0_vtiming_out] [get_bd_cells v_axi4s_vid_out_0]
undo
INFO: [Common 17-17] undo 'delete_bd_objs [get_bd_nets v_axi4s_vid_out_0_vid_active_video] [get_bd_nets v_axi4s_vid_out_0_vid_vsync] [get_bd_nets v_axi4s_vid_out_0_vid_hsync] [get_bd_nets v_axi4s_vid_out_0_vid_data] [get_bd_intf_nets axi_vdma_0_M_AXIS_MM2S] [get_bd_intf_nets v_tc_0_vtiming_out] [get_bd_cells v_axi4s_vid_out_0]'
delete_bd_objs [get_bd_nets v_axi4s_vid_out_0_vid_data] [get_bd_nets v_axi4s_vid_out_0_vid_active_video] [get_bd_nets vga_logic_0_r] [get_bd_nets vga_logic_0_g] [get_bd_nets vga_logic_0_b] [get_bd_cells vga_logic_0]
delete_bd_objs [get_bd_nets v_axi4s_vid_out_0_vid_vsync] [get_bd_nets v_axi4s_vid_out_0_vid_hsync] [get_bd_intf_nets axi_vdma_0_M_AXIS_MM2S] [get_bd_intf_nets v_tc_0_vtiming_out] [get_bd_cells v_axi4s_vid_out_0]
delete_bd_objs [get_bd_nets xlconstant_0_dout] [get_bd_nets proc_sys_reset_0_peripheral_aresetn] [get_bd_cells v_tc_0]
delete_bd_objs [get_bd_cells xlconstant_0]
update_compile_order -fileset sources_1
delete_bd_objs [get_bd_ports vga_green] [get_bd_ports vga_blue] [get_bd_ports vga_hsync] [get_bd_ports vga_vsync] [get_bd_ports vga_red]
set_property location {6 2088 1027} [get_bd_cells try_vga_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:fifo_generator:13.2 fifo_generator_0
INFO: [xilinx.com:ip:fifo_generator:13.2-5968] /fifo_generator_0Executing the post_config_ip from bd
endgroup
set_property location {4 1248 1150} [get_bd_cells fifo_generator_0]
set_property location {5 1840 1165} [get_bd_cells try_vga_0]
set_property -dict [list CONFIG.INTERFACE_TYPE {AXI_STREAM} CONFIG.Reset_Type {Asynchronous_Reset} CONFIG.Full_Flags_Reset_Value {1} CONFIG.Clock_Type_AXI {Independent_Clock} CONFIG.TDATA_NUM_BYTES {4} CONFIG.TUSER_WIDTH {0} CONFIG.TSTRB_WIDTH {4} CONFIG.TKEEP_WIDTH {4} CONFIG.FIFO_Implementation_wach {Independent_Clocks_Distributed_RAM} CONFIG.Full_Threshold_Assert_Value_wach {15} CONFIG.Empty_Threshold_Assert_Value_wach {13} CONFIG.FIFO_Implementation_wdch {Independent_Clocks_Block_RAM} CONFIG.Empty_Threshold_Assert_Value_wdch {1021} CONFIG.FIFO_Implementation_wrch {Independent_Clocks_Distributed_RAM} CONFIG.Full_Threshold_Assert_Value_wrch {15} CONFIG.Empty_Threshold_Assert_Value_wrch {13} CONFIG.FIFO_Implementation_rach {Independent_Clocks_Distributed_RAM} CONFIG.Full_Threshold_Assert_Value_rach {15} CONFIG.Empty_Threshold_Assert_Value_rach {13} CONFIG.FIFO_Implementation_rdch {Independent_Clocks_Block_RAM} CONFIG.Empty_Threshold_Assert_Value_rdch {1021} CONFIG.FIFO_Implementation_axis {Independent_Clocks_Block_RAM} CONFIG.Empty_Threshold_Assert_Value_axis {1021} CONFIG.Enable_Safety_Circuit {true}] [get_bd_cells fifo_generator_0]
INFO: [xilinx.com:ip:fifo_generator:13.2-5968] /fifo_generator_0Executing the post_config_ip from bd
startgroup
make_bd_pins_external  [get_bd_pins try_vga_0/hsync]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins try_vga_0/vsync]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins try_vga_0/red]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins try_vga_0/green]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins try_vga_0/blue]
endgroup
connect_bd_net [get_bd_pins try_vga_0/fsync_outp] [get_bd_pins proc_sys_reset_0/aux_reset_in]
WARNING: [BD 41-1731] Type mismatch between connected pins: /try_vga_0/fsync_outp(undef) and /proc_sys_reset_0/aux_reset_in(rst)
delete_bd_objs [get_bd_nets try_vga_0_fsync_outp]
startgroup
set_property -dict [list CONFIG.c_use_mm2s_fsync {1}] [get_bd_cells axi_vdma_0]
endgroup
connect_bd_net [get_bd_pins try_vga_0/fsync_outp] [get_bd_pins axi_vdma_0/mm2s_fsync]
connect_bd_net [get_bd_pins fifo_generator_0/m_axis_tdata] [get_bd_pins try_vga_0/pixel_data]
WARNING: [BD 41-1306] The connection to interface pin /fifo_generator_0/m_axis_tdata is being overridden by the user. This pin will not be connected as a part of interface connection M_AXIS
connect_bd_net [get_bd_pins fifo_generator_0/m_axis_tready] [get_bd_pins try_vga_0/tready]
WARNING: [BD 41-1306] The connection to interface pin /fifo_generator_0/m_axis_tready is being overridden by the user. This pin will not be connected as a part of interface connection M_AXIS
WARNING: [BD 41-1306] The connection to interface pin /try_vga_0/tready is being overridden by the user. This pin will not be connected as a part of interface connection interface_axis
connect_bd_net [get_bd_pins fifo_generator_0/m_axis_tvalid] [get_bd_pins try_vga_0/tvalid]
WARNING: [BD 41-1306] The connection to interface pin /fifo_generator_0/m_axis_tvalid is being overridden by the user. This pin will not be connected as a part of interface connection M_AXIS
WARNING: [BD 41-1306] The connection to interface pin /try_vga_0/tvalid is being overridden by the user. This pin will not be connected as a part of interface connection interface_axis
connect_bd_intf_net [get_bd_intf_pins axi_vdma_0/M_AXIS_MM2S] [get_bd_intf_pins fifo_generator_0/S_AXIS]
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
startgroup
set_property -dict [list CONFIG.PCW_FPGA1_PERIPHERAL_FREQMHZ {25.175}] [get_bd_cells processing_system7_0]
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config {Clk "/processing_system7_0/FCLK_CLK0 (100 MHz)" }  [get_bd_pins fifo_generator_0/s_aclk]
connect_bd_net [get_bd_pins fifo_generator_0/m_aclk] [get_bd_pins try_vga_0/clk25]
connect_bd_net [get_bd_pins try_vga_0/clk25] [get_bd_pins processing_system7_0/FCLK_CLK1]
WARNING: [BD 41-1731] Type mismatch between connected pins: /processing_system7_0/FCLK_CLK1(clk) and /try_vga_0/clk25(undef)
delete_bd_objs [get_bd_nets processing_system7_0_FCLK_CLK1]
connect_bd_net [get_bd_pins proc_sys_reset_0/slowest_sync_clk] [get_bd_pins fifo_generator_0/m_aclk]
connect_bd_net [get_bd_pins fifo_generator_0/m_aclk] [get_bd_pins try_vga_0/clk25]
connect_bd_net [get_bd_pins try_vga_0/clk25] [get_bd_pins processing_system7_0/FCLK_CLK1]
WARNING: [BD 41-1731] Type mismatch between connected pins: /try_vga_0/clk25(undef) and /processing_system7_0/FCLK_CLK1(clk)
connect_bd_net [get_bd_pins axi_vdma_0/m_axis_mm2s_aclk] [get_bd_pins processing_system7_0/FCLK_CLK0]
save_bd_design
Wrote  : <C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/dma_design_1.bd> 
Wrote  : <C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ui/bd_f986eb17.ui> 
regenerate_bd_layout
update_compile_order -fileset sources_1
connect_bd_net [get_bd_pins try_vga_0/aresetn] [get_bd_pins proc_sys_reset_0/peripheral_aresetn]
save_bd_design
Wrote  : <C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/dma_design_1.bd> 
Wrote  : <C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ui/bd_f986eb17.ui> 
reset_run dma_design_1_processing_system7_0_0_synth_1
launch_runs dma_design_1_processing_system7_0_0_synth_1
[Thu Mar 15 11:54:05 2018] Launched dma_design_1_processing_system7_0_0_synth_1...
Run output will be captured here: C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.runs/dma_design_1_processing_system7_0_0_synth_1/runme.log
launch_runs: Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 1163.453 ; gain = 10.828
wait_on_run dma_design_1_processing_system7_0_0_synth_1
[Thu Mar 15 11:54:05 2018] Waiting for dma_design_1_processing_system7_0_0_synth_1 to finish...
[Thu Mar 15 11:54:11 2018] Waiting for dma_design_1_processing_system7_0_0_synth_1 to finish...
[Thu Mar 15 11:54:16 2018] Waiting for dma_design_1_processing_system7_0_0_synth_1 to finish...
[Thu Mar 15 11:54:21 2018] Waiting for dma_design_1_processing_system7_0_0_synth_1 to finish...
[Thu Mar 15 11:54:31 2018] Waiting for dma_design_1_processing_system7_0_0_synth_1 to finish...
[Thu Mar 15 11:54:41 2018] Waiting for dma_design_1_processing_system7_0_0_synth_1 to finish...
[Thu Mar 15 11:54:52 2018] Waiting for dma_design_1_processing_system7_0_0_synth_1 to finish...

*** Running vivado
    with args -log dma_design_1_processing_system7_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source dma_design_1_processing_system7_0_0.tcl


****** Vivado v2017.3 (64-bit)
  **** SW Build 2018833 on Wed Oct  4 19:58:22 MDT 2017
  **** IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source dma_design_1_processing_system7_0_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 416.094 ; gain = 97.188
INFO: [Synth 8-638] synthesizing module 'dma_design_1_processing_system7_0_0' [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ip/dma_design_1_processing_system7_0_0/synth/dma_design_1_processing_system7_0_0.v:60]
INFO: [Synth 8-638] synthesizing module 'processing_system7_v5_5_processing_system7' [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ip/dma_design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:162]
INFO: [Synth 8-638] synthesizing module 'BUFG' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (1#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-638] synthesizing module 'BIBUF' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:268]
INFO: [Synth 8-256] done synthesizing module 'BIBUF' (2#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:268]
INFO: [Synth 8-638] synthesizing module 'PS7' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:40559]
INFO: [Synth 8-256] done synthesizing module 'PS7' (3#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:40559]
INFO: [Synth 8-256] done synthesizing module 'processing_system7_v5_5_processing_system7' (4#1) [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ip/dma_design_1_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:162]
INFO: [Synth 8-256] done synthesizing module 'dma_design_1_processing_system7_0_0' (5#1) [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ip/dma_design_1_processing_system7_0_0/synth/dma_design_1_processing_system7_0_0.v:60]
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 459.180 ; gain = 140.273
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 459.180 ; gain = 140.273
INFO: [Device 21-403] Loading part xc7z020clg484-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.038 . Memory (MB): peak = 712.117 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 712.117 ; gain = 393.211
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 712.117 ; gain = 393.211
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 712.117 ; gain = 393.211
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 712.117 ; gain = 393.211
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:21 . Memory (MB): peak = 712.117 ; gain = 393.211
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 921.094 ; gain = 602.188
Finished Timing Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 938.191 ; gain = 619.285
Finished Technology Mapping : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 940.254 ; gain = 621.348
Finished IO Insertion : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 940.254 ; gain = 621.348
Finished Renaming Generated Instances : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 940.254 ; gain = 621.348
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 940.254 ; gain = 621.348
Finished Renaming Generated Ports : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 940.254 ; gain = 621.348
Finished Handling Custom Attributes : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 940.254 ; gain = 621.348
Finished Renaming Generated Nets : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 940.254 ; gain = 621.348

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |BIBUF |   130|
|2     |BUFG  |     1|
|3     |LUT1  |   112|
|4     |PS7   |     1|
+------+------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 940.254 ; gain = 621.348
synth_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:36 . Memory (MB): peak = 954.785 ; gain = 644.148
[Thu Mar 15 11:54:57 2018] dma_design_1_processing_system7_0_0_synth_1 finished
wait_on_run: Time (s): cpu = 00:00:04 ; elapsed = 00:00:51 . Memory (MB): peak = 1163.453 ; gain = 0.000
reset_run dma_design_1_axi_vdma_0_0_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.runs/dma_design_1_axi_vdma_0_0_synth_1

launch_runs dma_design_1_axi_vdma_0_0_synth_1
[Thu Mar 15 11:54:58 2018] Launched dma_design_1_axi_vdma_0_0_synth_1...
Run output will be captured here: C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.runs/dma_design_1_axi_vdma_0_0_synth_1/runme.log
wait_on_run dma_design_1_axi_vdma_0_0_synth_1
[Thu Mar 15 11:54:58 2018] Waiting for dma_design_1_axi_vdma_0_0_synth_1 to finish...
[Thu Mar 15 11:55:04 2018] Waiting for dma_design_1_axi_vdma_0_0_synth_1 to finish...
[Thu Mar 15 11:55:09 2018] Waiting for dma_design_1_axi_vdma_0_0_synth_1 to finish...
[Thu Mar 15 11:55:14 2018] Waiting for dma_design_1_axi_vdma_0_0_synth_1 to finish...
[Thu Mar 15 11:55:24 2018] Waiting for dma_design_1_axi_vdma_0_0_synth_1 to finish...
[Thu Mar 15 11:55:34 2018] Waiting for dma_design_1_axi_vdma_0_0_synth_1 to finish...
[Thu Mar 15 11:55:44 2018] Waiting for dma_design_1_axi_vdma_0_0_synth_1 to finish...
[Thu Mar 15 11:55:55 2018] Waiting for dma_design_1_axi_vdma_0_0_synth_1 to finish...
[Thu Mar 15 11:56:15 2018] Waiting for dma_design_1_axi_vdma_0_0_synth_1 to finish...
[Thu Mar 15 11:56:36 2018] Waiting for dma_design_1_axi_vdma_0_0_synth_1 to finish...
[Thu Mar 15 11:56:56 2018] Waiting for dma_design_1_axi_vdma_0_0_synth_1 to finish...
[Thu Mar 15 11:57:16 2018] Waiting for dma_design_1_axi_vdma_0_0_synth_1 to finish...
[Thu Mar 15 11:57:57 2018] Waiting for dma_design_1_axi_vdma_0_0_synth_1 to finish...
[Thu Mar 15 11:58:38 2018] Waiting for dma_design_1_axi_vdma_0_0_synth_1 to finish...

*** Running vivado
    with args -log dma_design_1_axi_vdma_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source dma_design_1_axi_vdma_0_0.tcl


****** Vivado v2017.3 (64-bit)
  **** SW Build 2018833 on Wed Oct  4 19:58:22 MDT 2017
  **** IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source dma_design_1_axi_vdma_0_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 416.027 ; gain = 98.305
INFO: [Synth 8-638] synthesizing module 'dma_design_1_axi_vdma_0_0' [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ip/dma_design_1_axi_vdma_0_0/synth/dma_design_1_axi_vdma_0_0.vhd:107]
INFO: [Synth 8-638] synthesizing module 'axi_vdma' [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ipshared/8f70/hdl/axi_vdma_v6_3_rfs.vhd:69846]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_rst_module' [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ipshared/8f70/hdl/axi_vdma_v6_3_rfs.vhd:16461]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_reset' [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ipshared/8f70/hdl/axi_vdma_v6_3_rfs.vhd:14866]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (1#1) [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized0' [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized0' (1#1) [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_reset' (2#1) [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ipshared/8f70/hdl/axi_vdma_v6_3_rfs.vhd:14866]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_rst_module' (3#1) [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ipshared/8f70/hdl/axi_vdma_v6_3_rfs.vhd:16461]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_reg_if' [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ipshared/8f70/hdl/axi_vdma_v6_3_rfs.vhd:39914]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_lite_if' [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ipshared/8f70/hdl/axi_vdma_v6_3_rfs.vhd:16956]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized1' [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized1' (3#1) [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_lite_if' (4#1) [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ipshared/8f70/hdl/axi_vdma_v6_3_rfs.vhd:16956]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized2' [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized2' (4#1) [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_reg_if' (5#1) [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ipshared/8f70/hdl/axi_vdma_v6_3_rfs.vhd:39914]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_intrpt' [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ipshared/8f70/hdl/axi_vdma_v6_3_rfs.vhd:40640]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_intrpt' (6#1) [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ipshared/8f70/hdl/axi_vdma_v6_3_rfs.vhd:40640]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_reg_module' [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ipshared/8f70/hdl/axi_vdma_v6_3_rfs.vhd:39068]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_register' [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ipshared/8f70/hdl/axi_vdma_v6_3_rfs.vhd:18716]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_register' (7#1) [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ipshared/8f70/hdl/axi_vdma_v6_3_rfs.vhd:18716]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_regdirect' [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ipshared/8f70/hdl/axi_vdma_v6_3_rfs.vhd:20530]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_regdirect' (8#1) [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ipshared/8f70/hdl/axi_vdma_v6_3_rfs.vhd:20530]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_reg_mux' [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ipshared/8f70/hdl/axi_vdma_v6_3_rfs.vhd:29593]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_reg_mux' (9#1) [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ipshared/8f70/hdl/axi_vdma_v6_3_rfs.vhd:29593]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_reg_module' (10#1) [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ipshared/8f70/hdl/axi_vdma_v6_3_rfs.vhd:39068]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_mngr' [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ipshared/8f70/hdl/axi_vdma_v6_3_rfs.vhd:64170]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_sm' [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ipshared/8f70/hdl/axi_vdma_v6_3_rfs.vhd:61831]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_sm' (11#1) [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ipshared/8f70/hdl/axi_vdma_v6_3_rfs.vhd:61831]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_cmdsts_if' [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ipshared/8f70/hdl/axi_vdma_v6_3_rfs.vhd:63047]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_cmdsts_if' (12#1) [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ipshared/8f70/hdl/axi_vdma_v6_3_rfs.vhd:63047]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_sts_mngr' [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ipshared/8f70/hdl/axi_vdma_v6_3_rfs.vhd:63554]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_sts_mngr' (13#1) [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ipshared/8f70/hdl/axi_vdma_v6_3_rfs.vhd:63554]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_vidreg_module' [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ipshared/8f70/hdl/axi_vdma_v6_3_rfs.vhd:56009]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_vregister' [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ipshared/8f70/hdl/axi_vdma_v6_3_rfs.vhd:53895]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_vregister' (14#1) [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ipshared/8f70/hdl/axi_vdma_v6_3_rfs.vhd:53895]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_vaddrreg_mux' [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ipshared/8f70/hdl/axi_vdma_v6_3_rfs.vhd:55486]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_vaddrreg_mux' (15#1) [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ipshared/8f70/hdl/axi_vdma_v6_3_rfs.vhd:55486]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_vidreg_module' (16#1) [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ipshared/8f70/hdl/axi_vdma_v6_3_rfs.vhd:56009]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_genlock_mngr' [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ipshared/8f70/hdl/axi_vdma_v6_3_rfs.vhd:58552]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_genlock_mux' [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ipshared/8f70/hdl/axi_vdma_v6_3_rfs.vhd:57290]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_genlock_mux' (17#1) [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ipshared/8f70/hdl/axi_vdma_v6_3_rfs.vhd:57290]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_greycoder' [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ipshared/8f70/hdl/axi_vdma_v6_3_rfs.vhd:58265]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_greycoder' (18#1) [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ipshared/8f70/hdl/axi_vdma_v6_3_rfs.vhd:58265]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_greycoder__parameterized0' [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ipshared/8f70/hdl/axi_vdma_v6_3_rfs.vhd:58265]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_greycoder__parameterized0' (18#1) [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ipshared/8f70/hdl/axi_vdma_v6_3_rfs.vhd:58265]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_genlock_mngr' (19#1) [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ipshared/8f70/hdl/axi_vdma_v6_3_rfs.vhd:58552]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_mngr' (20#1) [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ipshared/8f70/hdl/axi_vdma_v6_3_rfs.vhd:64170]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_fsync_gen' [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ipshared/8f70/hdl/axi_vdma_v6_3_rfs.vhd:53024]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_fsync_gen' (21#1) [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ipshared/8f70/hdl/axi_vdma_v6_3_rfs.vhd:53024]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_vid_cdc' [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ipshared/8f70/hdl/axi_vdma_v6_3_rfs.vhd:13253]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_vid_cdc' (22#1) [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ipshared/8f70/hdl/axi_vdma_v6_3_rfs.vhd:13253]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_sof_gen' [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ipshared/8f70/hdl/axi_vdma_v6_3_rfs.vhd:41250]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_sof_gen' (23#1) [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ipshared/8f70/hdl/axi_vdma_v6_3_rfs.vhd:41250]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_mm2s_linebuf' [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ipshared/8f70/hdl/axi_vdma_v6_3_rfs.vhd:46218]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_afifo_builtin' [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ipshared/8f70/hdl/axi_vdma_v6_3_rfs.vhd:43507]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_afifo_builtin' (34#1) [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ipshared/8f70/hdl/axi_vdma_v6_3_rfs.vhd:43507]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_skid_buf' [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ipshared/8f70/hdl/axi_vdma_v6_3_rfs.vhd:41497]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_skid_buf' (35#1) [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ipshared/8f70/hdl/axi_vdma_v6_3_rfs.vhd:41497]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized3' [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized3' (35#1) [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_mm2s_linebuf' (36#1) [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ipshared/8f70/hdl/axi_vdma_v6_3_rfs.vhd:46218]
INFO: [Synth 8-638] synthesizing module 'axi_datamover' [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ipshared/0377/hdl/axi_datamover_v5_1_vh_rfs.vhd:55429]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_mm2s_full_wrap' [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ipshared/0377/hdl/axi_datamover_v5_1_vh_rfs.vhd:53565]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_reset' [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ipshared/0377/hdl/axi_datamover_v5_1_vh_rfs.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_reset' (37#1) [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ipshared/0377/hdl/axi_datamover_v5_1_vh_rfs.vhd:153]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_cmd_status' [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ipshared/0377/hdl/axi_datamover_v5_1_vh_rfs.vhd:2698]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo' [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ipshared/0377/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f' [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f' [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-638] synthesizing module 'cntr_incr_decr_addn_f' [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:143]
INFO: [Synth 8-256] done synthesizing module 'cntr_incr_decr_addn_f' (38#1) [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:143]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f' [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f' (39#1) [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f' (40#1) [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f' (41#1) [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo' (42#1) [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ipshared/0377/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized0' [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ipshared/0377/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized0' [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized0' [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized0' [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized0' (42#1) [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized0' (42#1) [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized0' (42#1) [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized0' (42#1) [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ipshared/0377/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_cmd_status' (43#1) [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ipshared/0377/hdl/axi_datamover_v5_1_vh_rfs.vhd:2698]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_rd_status_cntl' [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ipshared/0377/hdl/axi_datamover_v5_1_vh_rfs.vhd:13746]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_rd_status_cntl' (44#1) [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ipshared/0377/hdl/axi_datamover_v5_1_vh_rfs.vhd:13746]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_pcc' [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ipshared/0377/hdl/axi_datamover_v5_1_vh_rfs.vhd:7416]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_strb_gen2' [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ipshared/0377/hdl/axi_datamover_v5_1_vh_rfs.vhd:4342]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_strb_gen2' (45#1) [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ipshared/0377/hdl/axi_datamover_v5_1_vh_rfs.vhd:4342]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_strb_gen2__parameterized0' [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ipshared/0377/hdl/axi_datamover_v5_1_vh_rfs.vhd:4342]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_strb_gen2__parameterized0' (45#1) [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ipshared/0377/hdl/axi_datamover_v5_1_vh_rfs.vhd:4342]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_pcc' (46#1) [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ipshared/0377/hdl/axi_datamover_v5_1_vh_rfs.vhd:7416]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_addr_cntl' [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ipshared/0377/hdl/axi_datamover_v5_1_vh_rfs.vhd:10000]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized1' [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ipshared/0377/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized1' [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized1' [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized1' [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized1' (46#1) [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized1' (46#1) [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized1' (46#1) [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized1' (46#1) [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ipshared/0377/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_addr_cntl' (47#1) [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ipshared/0377/hdl/axi_datamover_v5_1_vh_rfs.vhd:10000]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_rddata_cntl' [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ipshared/0377/hdl/axi_datamover_v5_1_vh_rfs.vhd:12185]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_rdmux' [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ipshared/0377/hdl/axi_datamover_v5_1_vh_rfs.vhd:10681]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_rdmux' (48#1) [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ipshared/0377/hdl/axi_datamover_v5_1_vh_rfs.vhd:10681]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized2' [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ipshared/0377/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized2' [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized2' [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized2' [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized2' (48#1) [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized2' (48#1) [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized2' (48#1) [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized2' (48#1) [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ipshared/0377/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_rddata_cntl' (49#1) [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ipshared/0377/hdl/axi_datamover_v5_1_vh_rfs.vhd:12185]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_rd_sf' [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ipshared/0377/hdl/axi_datamover_v5_1_vh_rfs.vhd:20206]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_sfifo_autord' [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ipshared/0377/hdl/axi_datamover_v5_1_vh_rfs.vhd:1295]
INFO: [Synth 8-638] synthesizing module 'sync_fifo_fg' [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ipshared/462e/hdl/lib_fifo_v1_0_rfs.vhd:2246]
INFO: [Synth 8-638] synthesizing module 'xpm_fifo_sync' [C:/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1845]
INFO: [Synth 8-638] synthesizing module 'xpm_fifo_base' [C:/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
INFO: [Synth 8-638] synthesizing module 'xpm_counter_updn' [C:/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1752]
INFO: [Synth 8-256] done synthesizing module 'xpm_counter_updn' (50#1) [C:/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1752]
INFO: [Synth 8-638] synthesizing module 'xpm_counter_updn__parameterized0' [C:/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1752]
INFO: [Synth 8-256] done synthesizing module 'xpm_counter_updn__parameterized0' (50#1) [C:/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1752]
INFO: [Synth 8-638] synthesizing module 'xpm_memory_base' [C:/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_base' (51#1) [C:/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-638] synthesizing module 'xpm_fifo_reg_bit' [C:/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1800]
INFO: [Synth 8-256] done synthesizing module 'xpm_fifo_reg_bit' (52#1) [C:/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1800]
INFO: [Synth 8-638] synthesizing module 'xpm_counter_updn__parameterized1' [C:/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1752]
INFO: [Synth 8-256] done synthesizing module 'xpm_counter_updn__parameterized1' (52#1) [C:/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1752]
INFO: [Synth 8-638] synthesizing module 'xpm_fifo_rst' [C:/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1609]
INFO: [Synth 8-256] done synthesizing module 'xpm_fifo_rst' (53#1) [C:/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1609]
INFO: [Synth 8-638] synthesizing module 'xpm_counter_updn__parameterized2' [C:/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1752]
INFO: [Synth 8-256] done synthesizing module 'xpm_counter_updn__parameterized2' (53#1) [C:/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1752]
INFO: [Synth 8-638] synthesizing module 'xpm_counter_updn__parameterized3' [C:/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1752]
INFO: [Synth 8-256] done synthesizing module 'xpm_counter_updn__parameterized3' (53#1) [C:/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1752]
INFO: [Synth 8-256] done synthesizing module 'xpm_fifo_base' (54#1) [C:/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
INFO: [Synth 8-256] done synthesizing module 'xpm_fifo_sync' (55#1) [C:/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1845]
INFO: [Synth 8-256] done synthesizing module 'sync_fifo_fg' (56#1) [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ipshared/462e/hdl/lib_fifo_v1_0_rfs.vhd:2246]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_sfifo_autord' (57#1) [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ipshared/0377/hdl/axi_datamover_v5_1_vh_rfs.vhd:1295]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_rd_sf' (58#1) [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ipshared/0377/hdl/axi_datamover_v5_1_vh_rfs.vhd:20206]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_mm2s_full_wrap' (59#1) [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ipshared/0377/hdl/axi_datamover_v5_1_vh_rfs.vhd:53565]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_s2mm_omit_wrap' [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ipshared/0377/hdl/axi_datamover_v5_1_vh_rfs.vhd:49597]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_s2mm_omit_wrap' (60#1) [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ipshared/0377/hdl/axi_datamover_v5_1_vh_rfs.vhd:49597]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover' (61#1) [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ipshared/0377/hdl/axi_datamover_v5_1_vh_rfs.vhd:55429]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma' (62#1) [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ipshared/8f70/hdl/axi_vdma_v6_3_rfs.vhd:69846]
INFO: [Synth 8-256] done synthesizing module 'dma_design_1_axi_vdma_0_0' (63#1) [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ip/dma_design_1_axi_vdma_0_0/synth/dma_design_1_axi_vdma_0_0.vhd:107]
Finished RTL Elaboration : Time (s): cpu = 00:03:13 ; elapsed = 00:03:14 . Memory (MB): peak = 587.125 ; gain = 269.402
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:03:13 ; elapsed = 00:03:15 . Memory (MB): peak = 587.125 ; gain = 269.402
INFO: [Device 21-403] Loading part xc7z020clg484-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.044 . Memory (MB): peak = 828.637 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:03:26 ; elapsed = 00:03:27 . Memory (MB): peak = 828.637 ; gain = 510.914
Finished Loading Part and Timing Information : Time (s): cpu = 00:03:26 ; elapsed = 00:03:27 . Memory (MB): peak = 828.637 ; gain = 510.914
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:03:26 ; elapsed = 00:03:28 . Memory (MB): peak = 828.637 ; gain = 510.914
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:03:28 ; elapsed = 00:03:30 . Memory (MB): peak = 828.637 ; gain = 510.914
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:03:33 ; elapsed = 00:03:36 . Memory (MB): peak = 828.637 ; gain = 510.914
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+-----------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name      | RTL Object                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-----------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|xpm_memory_base: | gen_wr_a.gen_word_narrow.mem_reg | 128 x 67(NO_CHANGE)    | W |   | 128 x 67(NO_CHANGE)    |   | R | Port A and B     | 0      | 1      | 
+-----------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The tale above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:03:43 ; elapsed = 00:03:45 . Memory (MB): peak = 828.637 ; gain = 510.914
Finished Timing Optimization : Time (s): cpu = 00:03:46 ; elapsed = 00:03:49 . Memory (MB): peak = 873.109 ; gain = 555.387
Finished Technology Mapping : Time (s): cpu = 00:03:47 ; elapsed = 00:03:50 . Memory (MB): peak = 873.109 ; gain = 555.387
Finished IO Insertion : Time (s): cpu = 00:03:48 ; elapsed = 00:03:51 . Memory (MB): peak = 873.109 ; gain = 555.387
Finished Renaming Generated Instances : Time (s): cpu = 00:03:48 ; elapsed = 00:03:51 . Memory (MB): peak = 873.109 ; gain = 555.387
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:03:48 ; elapsed = 00:03:51 . Memory (MB): peak = 873.109 ; gain = 555.387
Finished Renaming Generated Ports : Time (s): cpu = 00:03:48 ; elapsed = 00:03:51 . Memory (MB): peak = 873.109 ; gain = 555.387
Finished Handling Custom Attributes : Time (s): cpu = 00:03:48 ; elapsed = 00:03:51 . Memory (MB): peak = 873.109 ; gain = 555.387
Finished Renaming Generated Nets : Time (s): cpu = 00:03:48 ; elapsed = 00:03:51 . Memory (MB): peak = 873.109 ; gain = 555.387

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |CARRY4     |    35|
|2     |FIFO36E1   |     1|
|3     |LUT1       |   194|
|4     |LUT2       |   168|
|5     |LUT3       |   187|
|6     |LUT4       |   170|
|7     |LUT5       |   158|
|8     |LUT6       |   266|
|9     |RAMB36E1_1 |     1|
|10    |SRL16E     |   103|
|11    |FDPE       |     5|
|12    |FDR        |   174|
|13    |FDRE       |  1263|
|14    |FDSE       |    45|
+------+-----------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:03:48 ; elapsed = 00:03:51 . Memory (MB): peak = 873.109 ; gain = 555.387
synth_design: Time (s): cpu = 00:03:50 ; elapsed = 00:03:54 . Memory (MB): peak = 873.109 ; gain = 567.910
[Thu Mar 15 11:59:09 2018] dma_design_1_axi_vdma_0_0_synth_1 finished
wait_on_run: Time (s): cpu = 00:00:09 ; elapsed = 00:04:10 . Memory (MB): peak = 1163.453 ; gain = 0.000
generate_target all [get_files C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/dma_design_1.bd]
CRITICAL WARNING: [BD 41-967] AXI interface pin /try_vga_0/interface_axis is not associated to any clock pin. It may not work correctly.
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
Wrote  : <C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/dma_design_1.bd> 
VHDL Output written to : C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/synth/dma_design_1.vhd
VHDL Output written to : C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/sim/dma_design_1.vhd
VHDL Output written to : C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/hdl/dma_design_1_wrapper.vhd
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/jfa49/Downloads/Audio003'.
Exporting to file c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ip/dma_design_1_axi_smc_0/bd_0/hw_handoff/dma_design_1_axi_smc_0.hwh
Generated Block Design Tcl file c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ip/dma_design_1_axi_smc_0/bd_0/hw_handoff/dma_design_1_axi_smc_0_bd.tcl
Generated Hardware Definition File c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ip/dma_design_1_axi_smc_0/bd_0/synth/dma_design_1_axi_smc_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_vdma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block LSFR_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_4 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Debounce_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block audio_testbench_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block try_vga_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block fifo_generator_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ip/dma_design_1_auto_pc_0/dma_design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/hw_handoff/dma_design_1.hwh
Generated Block Design Tcl file C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/hw_handoff/dma_design_1_bd.tcl
Generated Hardware Definition File C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/synth/dma_design_1.hwdef
generate_target: Time (s): cpu = 00:00:19 ; elapsed = 00:00:26 . Memory (MB): peak = 1341.012 ; gain = 177.559
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/dma_design_1.bd]
launch_runs dma_design_1_proc_sys_reset_0_0_synth_1
[Thu Mar 15 11:59:37 2018] Launched dma_design_1_proc_sys_reset_0_0_synth_1...
Run output will be captured here: C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.runs/dma_design_1_proc_sys_reset_0_0_synth_1/runme.log
wait_on_run dma_design_1_proc_sys_reset_0_0_synth_1
[Thu Mar 15 11:59:37 2018] Waiting for dma_design_1_proc_sys_reset_0_0_synth_1 to finish...
[Thu Mar 15 11:59:42 2018] Waiting for dma_design_1_proc_sys_reset_0_0_synth_1 to finish...
[Thu Mar 15 11:59:47 2018] Waiting for dma_design_1_proc_sys_reset_0_0_synth_1 to finish...
[Thu Mar 15 11:59:52 2018] Waiting for dma_design_1_proc_sys_reset_0_0_synth_1 to finish...
[Thu Mar 15 12:00:02 2018] Waiting for dma_design_1_proc_sys_reset_0_0_synth_1 to finish...
[Thu Mar 15 12:00:13 2018] Waiting for dma_design_1_proc_sys_reset_0_0_synth_1 to finish...
[Thu Mar 15 12:00:23 2018] Waiting for dma_design_1_proc_sys_reset_0_0_synth_1 to finish...

*** Running vivado
    with args -log dma_design_1_proc_sys_reset_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source dma_design_1_proc_sys_reset_0_0.tcl


****** Vivado v2017.3 (64-bit)
  **** SW Build 2018833 on Wed Oct  4 19:58:22 MDT 2017
  **** IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source dma_design_1_proc_sys_reset_0_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 406.289 ; gain = 95.570
INFO: [Synth 8-638] synthesizing module 'dma_design_1_proc_sys_reset_0_0' [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ip/dma_design_1_proc_sys_reset_0_0/synth/dma_design_1_proc_sys_reset_0_0.vhd:74]
INFO: [Synth 8-638] synthesizing module 'proc_sys_reset' [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-638] synthesizing module 'lpf' [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-638] synthesizing module 'SRL16' [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:50689]
INFO: [Synth 8-256] done synthesizing module 'SRL16' (1#1) [C:/Xilinx/Vivado/2017.3/scripts/rt/data/unisim_comp.v:50689]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (2#1) [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'lpf' (3#1) [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:816]
INFO: [Synth 8-638] synthesizing module 'sequence_psr' [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-638] synthesizing module 'upcnt_n' [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'upcnt_n' (4#1) [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:125]
INFO: [Synth 8-256] done synthesizing module 'sequence_psr' (5#1) [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:301]
INFO: [Synth 8-256] done synthesizing module 'proc_sys_reset' (6#1) [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ipshared/f86a/hdl/proc_sys_reset_v5_0_vh_rfs.vhd:1323]
INFO: [Synth 8-256] done synthesizing module 'dma_design_1_proc_sys_reset_0_0' (7#1) [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ip/dma_design_1_proc_sys_reset_0_0/synth/dma_design_1_proc_sys_reset_0_0.vhd:74]
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 449.375 ; gain = 138.656
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 449.375 ; gain = 138.656
INFO: [Device 21-403] Loading part xc7z020clg484-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 781.086 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 781.086 ; gain = 470.367
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 781.086 ; gain = 470.367
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 781.086 ; gain = 470.367
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 781.086 ; gain = 470.367
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 781.086 ; gain = 470.367
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 781.086 ; gain = 470.367
Finished Timing Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 781.086 ; gain = 470.367
Finished Technology Mapping : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 781.086 ; gain = 470.367
Finished IO Insertion : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 781.086 ; gain = 470.367
Finished Renaming Generated Instances : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 781.086 ; gain = 470.367
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 781.086 ; gain = 470.367
Finished Renaming Generated Ports : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 781.086 ; gain = 470.367
Finished Handling Custom Attributes : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 781.086 ; gain = 470.367
Finished Renaming Generated Nets : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 781.086 ; gain = 470.367

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |LUT1  |     5|
|2     |LUT2  |     9|
|3     |LUT3  |     1|
|4     |LUT4  |     6|
|5     |LUT5  |     3|
|6     |LUT6  |     1|
|7     |SRL16 |     1|
|8     |FDR   |     8|
|9     |FDRE  |    28|
|10    |FDSE  |     4|
+------+------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 781.086 ; gain = 470.367
synth_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 781.086 ; gain = 477.766
[Thu Mar 15 12:00:23 2018] dma_design_1_proc_sys_reset_0_0_synth_1 finished
wait_on_run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:46 . Memory (MB): peak = 1354.793 ; gain = 0.000
launch_runs dma_design_1_axi_vdma_0_0_synth_1
[Thu Mar 15 12:00:23 2018] Launched dma_design_1_axi_vdma_0_0_synth_1...
Run output will be captured here: C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.runs/dma_design_1_axi_vdma_0_0_synth_1/runme.log
wait_on_run dma_design_1_axi_vdma_0_0_synth_1
[Thu Mar 15 12:00:23 2018] Waiting for dma_design_1_axi_vdma_0_0_synth_1 to finish...
[Thu Mar 15 12:00:29 2018] Waiting for dma_design_1_axi_vdma_0_0_synth_1 to finish...
[Thu Mar 15 12:00:34 2018] Waiting for dma_design_1_axi_vdma_0_0_synth_1 to finish...
[Thu Mar 15 12:00:39 2018] Waiting for dma_design_1_axi_vdma_0_0_synth_1 to finish...
[Thu Mar 15 12:00:49 2018] Waiting for dma_design_1_axi_vdma_0_0_synth_1 to finish...
[Thu Mar 15 12:00:59 2018] Waiting for dma_design_1_axi_vdma_0_0_synth_1 to finish...
[Thu Mar 15 12:01:09 2018] Waiting for dma_design_1_axi_vdma_0_0_synth_1 to finish...
[Thu Mar 15 12:01:20 2018] Waiting for dma_design_1_axi_vdma_0_0_synth_1 to finish...
[Thu Mar 15 12:01:40 2018] Waiting for dma_design_1_axi_vdma_0_0_synth_1 to finish...
[Thu Mar 15 12:02:01 2018] Waiting for dma_design_1_axi_vdma_0_0_synth_1 to finish...
[Thu Mar 15 12:02:21 2018] Waiting for dma_design_1_axi_vdma_0_0_synth_1 to finish...
[Thu Mar 15 12:02:42 2018] Waiting for dma_design_1_axi_vdma_0_0_synth_1 to finish...
[Thu Mar 15 12:03:22 2018] Waiting for dma_design_1_axi_vdma_0_0_synth_1 to finish...
[Thu Mar 15 12:04:03 2018] Waiting for dma_design_1_axi_vdma_0_0_synth_1 to finish...
[Thu Mar 15 12:04:44 2018] Waiting for dma_design_1_axi_vdma_0_0_synth_1 to finish...
[Thu Mar 15 12:05:25 2018] Waiting for dma_design_1_axi_vdma_0_0_synth_1 to finish...

*** Running vivado
    with args -log dma_design_1_axi_vdma_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source dma_design_1_axi_vdma_0_0.tcl


****** Vivado v2017.3 (64-bit)
  **** SW Build 2018833 on Wed Oct  4 19:58:22 MDT 2017
  **** IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source dma_design_1_axi_vdma_0_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 416.051 ; gain = 98.324
INFO: [Synth 8-638] synthesizing module 'dma_design_1_axi_vdma_0_0' [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ip/dma_design_1_axi_vdma_0_0/synth/dma_design_1_axi_vdma_0_0.vhd:107]
INFO: [Synth 8-638] synthesizing module 'axi_vdma' [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ipshared/8f70/hdl/axi_vdma_v6_3_rfs.vhd:69846]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_rst_module' [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ipshared/8f70/hdl/axi_vdma_v6_3_rfs.vhd:16461]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_reset' [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ipshared/8f70/hdl/axi_vdma_v6_3_rfs.vhd:14866]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (1#1) [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized0' [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized0' (1#1) [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_reset' (2#1) [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ipshared/8f70/hdl/axi_vdma_v6_3_rfs.vhd:14866]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_rst_module' (3#1) [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ipshared/8f70/hdl/axi_vdma_v6_3_rfs.vhd:16461]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_reg_if' [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ipshared/8f70/hdl/axi_vdma_v6_3_rfs.vhd:39914]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_lite_if' [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ipshared/8f70/hdl/axi_vdma_v6_3_rfs.vhd:16956]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized1' [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized1' (3#1) [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_lite_if' (4#1) [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ipshared/8f70/hdl/axi_vdma_v6_3_rfs.vhd:16956]
INFO: [Synth 8-638] synthesizing module 'cdc_sync__parameterized2' [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync__parameterized2' (4#1) [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_reg_if' (5#1) [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ipshared/8f70/hdl/axi_vdma_v6_3_rfs.vhd:39914]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_intrpt' [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ipshared/8f70/hdl/axi_vdma_v6_3_rfs.vhd:40640]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_intrpt' (6#1) [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ipshared/8f70/hdl/axi_vdma_v6_3_rfs.vhd:40640]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_reg_module' [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ipshared/8f70/hdl/axi_vdma_v6_3_rfs.vhd:39068]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_register' [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ipshared/8f70/hdl/axi_vdma_v6_3_rfs.vhd:18716]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_register' (7#1) [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ipshared/8f70/hdl/axi_vdma_v6_3_rfs.vhd:18716]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_regdirect' [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ipshared/8f70/hdl/axi_vdma_v6_3_rfs.vhd:20530]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_regdirect' (8#1) [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ipshared/8f70/hdl/axi_vdma_v6_3_rfs.vhd:20530]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_reg_mux' [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ipshared/8f70/hdl/axi_vdma_v6_3_rfs.vhd:29593]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_reg_mux' (9#1) [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ipshared/8f70/hdl/axi_vdma_v6_3_rfs.vhd:29593]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_reg_module' (10#1) [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ipshared/8f70/hdl/axi_vdma_v6_3_rfs.vhd:39068]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_mngr' [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ipshared/8f70/hdl/axi_vdma_v6_3_rfs.vhd:64170]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_sm' [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ipshared/8f70/hdl/axi_vdma_v6_3_rfs.vhd:61831]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_sm' (11#1) [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ipshared/8f70/hdl/axi_vdma_v6_3_rfs.vhd:61831]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_cmdsts_if' [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ipshared/8f70/hdl/axi_vdma_v6_3_rfs.vhd:63047]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_cmdsts_if' (12#1) [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ipshared/8f70/hdl/axi_vdma_v6_3_rfs.vhd:63047]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_sts_mngr' [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ipshared/8f70/hdl/axi_vdma_v6_3_rfs.vhd:63554]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_sts_mngr' (13#1) [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ipshared/8f70/hdl/axi_vdma_v6_3_rfs.vhd:63554]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_vidreg_module' [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ipshared/8f70/hdl/axi_vdma_v6_3_rfs.vhd:56009]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_vregister' [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ipshared/8f70/hdl/axi_vdma_v6_3_rfs.vhd:53895]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_vregister' (14#1) [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ipshared/8f70/hdl/axi_vdma_v6_3_rfs.vhd:53895]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_vaddrreg_mux' [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ipshared/8f70/hdl/axi_vdma_v6_3_rfs.vhd:55486]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_vaddrreg_mux' (15#1) [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ipshared/8f70/hdl/axi_vdma_v6_3_rfs.vhd:55486]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_vidreg_module' (16#1) [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ipshared/8f70/hdl/axi_vdma_v6_3_rfs.vhd:56009]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_genlock_mngr' [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ipshared/8f70/hdl/axi_vdma_v6_3_rfs.vhd:58552]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_genlock_mux' [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ipshared/8f70/hdl/axi_vdma_v6_3_rfs.vhd:57290]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_genlock_mux' (17#1) [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ipshared/8f70/hdl/axi_vdma_v6_3_rfs.vhd:57290]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_greycoder' [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ipshared/8f70/hdl/axi_vdma_v6_3_rfs.vhd:58265]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_greycoder' (18#1) [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ipshared/8f70/hdl/axi_vdma_v6_3_rfs.vhd:58265]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_greycoder__parameterized0' [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ipshared/8f70/hdl/axi_vdma_v6_3_rfs.vhd:58265]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_greycoder__parameterized0' (18#1) [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ipshared/8f70/hdl/axi_vdma_v6_3_rfs.vhd:58265]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_genlock_mngr' (19#1) [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ipshared/8f70/hdl/axi_vdma_v6_3_rfs.vhd:58552]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_mngr' (20#1) [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ipshared/8f70/hdl/axi_vdma_v6_3_rfs.vhd:64170]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_fsync_gen' [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ipshared/8f70/hdl/axi_vdma_v6_3_rfs.vhd:53024]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_fsync_gen' (21#1) [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ipshared/8f70/hdl/axi_vdma_v6_3_rfs.vhd:53024]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_vid_cdc' [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ipshared/8f70/hdl/axi_vdma_v6_3_rfs.vhd:13253]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_vid_cdc' (22#1) [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ipshared/8f70/hdl/axi_vdma_v6_3_rfs.vhd:13253]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_sof_gen' [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ipshared/8f70/hdl/axi_vdma_v6_3_rfs.vhd:41250]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_sof_gen' (23#1) [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ipshared/8f70/hdl/axi_vdma_v6_3_rfs.vhd:41250]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_mm2s_linebuf' [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ipshared/8f70/hdl/axi_vdma_v6_3_rfs.vhd:46218]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_sfifo' [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ipshared/8f70/hdl/axi_vdma_v6_3_rfs.vhd:42052]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_sfifo' (50#1) [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ipshared/8f70/hdl/axi_vdma_v6_3_rfs.vhd:42052]
INFO: [Synth 8-638] synthesizing module 'axi_vdma_skid_buf' [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ipshared/8f70/hdl/axi_vdma_v6_3_rfs.vhd:41497]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_skid_buf' (51#1) [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ipshared/8f70/hdl/axi_vdma_v6_3_rfs.vhd:41497]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma_mm2s_linebuf' (52#1) [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ipshared/8f70/hdl/axi_vdma_v6_3_rfs.vhd:46218]
INFO: [Synth 8-638] synthesizing module 'axi_datamover' [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ipshared/0377/hdl/axi_datamover_v5_1_vh_rfs.vhd:55429]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_mm2s_full_wrap' [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ipshared/0377/hdl/axi_datamover_v5_1_vh_rfs.vhd:53565]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_reset' [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ipshared/0377/hdl/axi_datamover_v5_1_vh_rfs.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_reset' (53#1) [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ipshared/0377/hdl/axi_datamover_v5_1_vh_rfs.vhd:153]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_cmd_status' [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ipshared/0377/hdl/axi_datamover_v5_1_vh_rfs.vhd:2698]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo' [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ipshared/0377/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f' [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f' [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-638] synthesizing module 'cntr_incr_decr_addn_f' [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:143]
INFO: [Synth 8-256] done synthesizing module 'cntr_incr_decr_addn_f' (54#1) [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:143]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f' [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f' (55#1) [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f' (56#1) [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f' (57#1) [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo' (58#1) [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ipshared/0377/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized0' [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ipshared/0377/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized0' [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized0' [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized0' [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized0' (58#1) [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized0' (58#1) [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized0' (58#1) [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized0' (58#1) [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ipshared/0377/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_cmd_status' (59#1) [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ipshared/0377/hdl/axi_datamover_v5_1_vh_rfs.vhd:2698]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_rd_status_cntl' [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ipshared/0377/hdl/axi_datamover_v5_1_vh_rfs.vhd:13746]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_rd_status_cntl' (60#1) [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ipshared/0377/hdl/axi_datamover_v5_1_vh_rfs.vhd:13746]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_pcc' [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ipshared/0377/hdl/axi_datamover_v5_1_vh_rfs.vhd:7416]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_strb_gen2' [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ipshared/0377/hdl/axi_datamover_v5_1_vh_rfs.vhd:4342]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_strb_gen2' (61#1) [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ipshared/0377/hdl/axi_datamover_v5_1_vh_rfs.vhd:4342]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_strb_gen2__parameterized0' [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ipshared/0377/hdl/axi_datamover_v5_1_vh_rfs.vhd:4342]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_strb_gen2__parameterized0' (61#1) [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ipshared/0377/hdl/axi_datamover_v5_1_vh_rfs.vhd:4342]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_pcc' (62#1) [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ipshared/0377/hdl/axi_datamover_v5_1_vh_rfs.vhd:7416]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_addr_cntl' [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ipshared/0377/hdl/axi_datamover_v5_1_vh_rfs.vhd:10000]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized1' [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ipshared/0377/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized1' [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized1' [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized1' [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized1' (62#1) [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized1' (62#1) [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized1' (62#1) [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized1' (62#1) [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ipshared/0377/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_addr_cntl' (63#1) [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ipshared/0377/hdl/axi_datamover_v5_1_vh_rfs.vhd:10000]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_rddata_cntl' [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ipshared/0377/hdl/axi_datamover_v5_1_vh_rfs.vhd:12185]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_rdmux' [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ipshared/0377/hdl/axi_datamover_v5_1_vh_rfs.vhd:10681]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_rdmux' (64#1) [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ipshared/0377/hdl/axi_datamover_v5_1_vh_rfs.vhd:10681]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_fifo__parameterized2' [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ipshared/0377/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_f__parameterized2' [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-638] synthesizing module 'srl_fifo_rbu_f__parameterized2' [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-638] synthesizing module 'dynshreg_f__parameterized2' [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'dynshreg_f__parameterized2' (64#1) [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:397]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_rbu_f__parameterized2' (64#1) [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:697]
INFO: [Synth 8-256] done synthesizing module 'srl_fifo_f__parameterized2' (64#1) [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ipshared/51ce/hdl/lib_srl_fifo_v1_0_rfs.vhd:1000]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_fifo__parameterized2' (64#1) [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ipshared/0377/hdl/axi_datamover_v5_1_vh_rfs.vhd:1886]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_rddata_cntl' (65#1) [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ipshared/0377/hdl/axi_datamover_v5_1_vh_rfs.vhd:12185]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_rd_sf' [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ipshared/0377/hdl/axi_datamover_v5_1_vh_rfs.vhd:20206]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_sfifo_autord' [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ipshared/0377/hdl/axi_datamover_v5_1_vh_rfs.vhd:1295]
INFO: [Synth 8-638] synthesizing module 'sync_fifo_fg' [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ipshared/462e/hdl/lib_fifo_v1_0_rfs.vhd:2246]
INFO: [Synth 8-638] synthesizing module 'xpm_fifo_sync' [C:/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1845]
INFO: [Synth 8-638] synthesizing module 'xpm_fifo_base' [C:/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
INFO: [Synth 8-638] synthesizing module 'xpm_counter_updn' [C:/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1752]
INFO: [Synth 8-256] done synthesizing module 'xpm_counter_updn' (66#1) [C:/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1752]
INFO: [Synth 8-638] synthesizing module 'xpm_counter_updn__parameterized0' [C:/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1752]
INFO: [Synth 8-256] done synthesizing module 'xpm_counter_updn__parameterized0' (66#1) [C:/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1752]
INFO: [Synth 8-638] synthesizing module 'xpm_memory_base' [C:/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-256] done synthesizing module 'xpm_memory_base' (67#1) [C:/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_memory/hdl/xpm_memory.sv:57]
INFO: [Synth 8-638] synthesizing module 'xpm_fifo_reg_bit' [C:/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1800]
INFO: [Synth 8-256] done synthesizing module 'xpm_fifo_reg_bit' (68#1) [C:/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1800]
INFO: [Synth 8-638] synthesizing module 'xpm_counter_updn__parameterized1' [C:/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1752]
INFO: [Synth 8-256] done synthesizing module 'xpm_counter_updn__parameterized1' (68#1) [C:/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1752]
INFO: [Synth 8-638] synthesizing module 'xpm_fifo_rst' [C:/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1609]
INFO: [Synth 8-256] done synthesizing module 'xpm_fifo_rst' (69#1) [C:/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1609]
INFO: [Synth 8-638] synthesizing module 'xpm_counter_updn__parameterized2' [C:/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1752]
INFO: [Synth 8-256] done synthesizing module 'xpm_counter_updn__parameterized2' (69#1) [C:/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1752]
INFO: [Synth 8-638] synthesizing module 'xpm_counter_updn__parameterized3' [C:/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1752]
INFO: [Synth 8-256] done synthesizing module 'xpm_counter_updn__parameterized3' (69#1) [C:/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1752]
INFO: [Synth 8-256] done synthesizing module 'xpm_fifo_base' (70#1) [C:/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:56]
INFO: [Synth 8-256] done synthesizing module 'xpm_fifo_sync' (71#1) [C:/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_fifo/hdl/xpm_fifo.sv:1845]
INFO: [Synth 8-256] done synthesizing module 'sync_fifo_fg' (72#1) [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ipshared/462e/hdl/lib_fifo_v1_0_rfs.vhd:2246]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_sfifo_autord' (73#1) [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ipshared/0377/hdl/axi_datamover_v5_1_vh_rfs.vhd:1295]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_rd_sf' (74#1) [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ipshared/0377/hdl/axi_datamover_v5_1_vh_rfs.vhd:20206]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_mm2s_full_wrap' (75#1) [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ipshared/0377/hdl/axi_datamover_v5_1_vh_rfs.vhd:53565]
INFO: [Synth 8-638] synthesizing module 'axi_datamover_s2mm_omit_wrap' [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ipshared/0377/hdl/axi_datamover_v5_1_vh_rfs.vhd:49597]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover_s2mm_omit_wrap' (76#1) [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ipshared/0377/hdl/axi_datamover_v5_1_vh_rfs.vhd:49597]
INFO: [Synth 8-256] done synthesizing module 'axi_datamover' (77#1) [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ipshared/0377/hdl/axi_datamover_v5_1_vh_rfs.vhd:55429]
INFO: [Synth 8-256] done synthesizing module 'axi_vdma' (78#1) [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ipshared/8f70/hdl/axi_vdma_v6_3_rfs.vhd:69846]
INFO: [Synth 8-256] done synthesizing module 'dma_design_1_axi_vdma_0_0' (79#1) [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ip/dma_design_1_axi_vdma_0_0/synth/dma_design_1_axi_vdma_0_0.vhd:107]
Finished RTL Elaboration : Time (s): cpu = 00:04:07 ; elapsed = 00:04:09 . Memory (MB): peak = 676.809 ; gain = 359.082
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:04:08 ; elapsed = 00:04:10 . Memory (MB): peak = 676.809 ; gain = 359.082
INFO: [Device 21-403] Loading part xc7z020clg484-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.046 . Memory (MB): peak = 839.750 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:04:21 ; elapsed = 00:04:24 . Memory (MB): peak = 839.750 ; gain = 522.023
Finished Loading Part and Timing Information : Time (s): cpu = 00:04:21 ; elapsed = 00:04:24 . Memory (MB): peak = 839.750 ; gain = 522.023
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:04:21 ; elapsed = 00:04:24 . Memory (MB): peak = 839.750 ; gain = 522.023
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:04:24 ; elapsed = 00:04:27 . Memory (MB): peak = 839.750 ; gain = 522.023
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:04:29 ; elapsed = 00:04:32 . Memory (MB): peak = 839.750 ; gain = 522.023
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+-----------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name      | RTL Object                       | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+-----------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|xpm_memory_base: | gen_wr_a.gen_word_narrow.mem_reg | 128 x 67(NO_CHANGE)    | W |   | 128 x 67(NO_CHANGE)    |   | R | Port A and B     | 0      | 1      | 
+-----------------+----------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The tale above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:04:38 ; elapsed = 00:04:42 . Memory (MB): peak = 839.750 ; gain = 522.023
Finished Timing Optimization : Time (s): cpu = 00:04:41 ; elapsed = 00:04:45 . Memory (MB): peak = 878.027 ; gain = 560.301
Finished Technology Mapping : Time (s): cpu = 00:04:42 ; elapsed = 00:04:46 . Memory (MB): peak = 878.027 ; gain = 560.301
Finished IO Insertion : Time (s): cpu = 00:04:43 ; elapsed = 00:04:47 . Memory (MB): peak = 878.027 ; gain = 560.301
Finished Renaming Generated Instances : Time (s): cpu = 00:04:43 ; elapsed = 00:04:47 . Memory (MB): peak = 878.027 ; gain = 560.301
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:04:44 ; elapsed = 00:04:48 . Memory (MB): peak = 878.027 ; gain = 560.301
Finished Renaming Generated Ports : Time (s): cpu = 00:04:44 ; elapsed = 00:04:48 . Memory (MB): peak = 878.027 ; gain = 560.301
Finished Handling Custom Attributes : Time (s): cpu = 00:04:44 ; elapsed = 00:04:48 . Memory (MB): peak = 878.027 ; gain = 560.301
Finished Renaming Generated Nets : Time (s): cpu = 00:04:44 ; elapsed = 00:04:48 . Memory (MB): peak = 878.027 ; gain = 560.301

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |CARRY4     |    35|
|2     |LUT1       |   258|
|3     |LUT2       |   170|
|4     |LUT3       |   185|
|5     |LUT4       |   184|
|6     |LUT5       |   164|
|7     |LUT6       |   283|
|8     |MUXCY      |    20|
|9     |RAMB18E1   |     1|
|10    |RAMB36E1_1 |     1|
|11    |SRL16E     |   102|
|12    |FDR        |    94|
|13    |FDRE       |  1213|
|14    |FDSE       |    53|
+------+-----------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:04:44 ; elapsed = 00:04:48 . Memory (MB): peak = 878.027 ; gain = 560.301
synth_design: Time (s): cpu = 00:04:46 ; elapsed = 00:04:51 . Memory (MB): peak = 878.027 ; gain = 572.820
[Thu Mar 15 12:05:30 2018] dma_design_1_axi_vdma_0_0_synth_1 finished
wait_on_run: Time (s): cpu = 00:00:07 ; elapsed = 00:05:07 . Memory (MB): peak = 1354.793 ; gain = 0.000
launch_runs dma_design_1_try_vga_0_0_synth_1
[Thu Mar 15 12:05:32 2018] Launched dma_design_1_try_vga_0_0_synth_1...
Run output will be captured here: C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.runs/dma_design_1_try_vga_0_0_synth_1/runme.log
wait_on_run dma_design_1_try_vga_0_0_synth_1
[Thu Mar 15 12:05:32 2018] Waiting for dma_design_1_try_vga_0_0_synth_1 to finish...
[Thu Mar 15 12:05:37 2018] Waiting for dma_design_1_try_vga_0_0_synth_1 to finish...
[Thu Mar 15 12:05:42 2018] Waiting for dma_design_1_try_vga_0_0_synth_1 to finish...
[Thu Mar 15 12:05:47 2018] Waiting for dma_design_1_try_vga_0_0_synth_1 to finish...
[Thu Mar 15 12:05:58 2018] Waiting for dma_design_1_try_vga_0_0_synth_1 to finish...
[Thu Mar 15 12:06:08 2018] Waiting for dma_design_1_try_vga_0_0_synth_1 to finish...
[Thu Mar 15 12:06:18 2018] Waiting for dma_design_1_try_vga_0_0_synth_1 to finish...

*** Running vivado
    with args -log dma_design_1_try_vga_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source dma_design_1_try_vga_0_0.tcl


****** Vivado v2017.3 (64-bit)
  **** SW Build 2018833 on Wed Oct  4 19:58:22 MDT 2017
  **** IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source dma_design_1_try_vga_0_0.tcl -notrace
Command: synth_design -top dma_design_1_try_vga_0_0 -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 12324 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 406.590 ; gain = 97.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'dma_design_1_try_vga_0_0' [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ip/dma_design_1_try_vga_0_0/synth/dma_design_1_try_vga_0_0.vhd:72]
INFO: [Synth 8-3491] module 'try_vga' declared at 'C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/new/try_vga.vhd:8' bound to instance 'U0' of component 'try_vga' [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ip/dma_design_1_try_vga_0_0/synth/dma_design_1_try_vga_0_0.vhd:104]
INFO: [Synth 8-638] synthesizing module 'try_vga' [C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/new/try_vga.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'try_vga' (1#1) [C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/new/try_vga.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'dma_design_1_try_vga_0_0' (2#1) [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ip/dma_design_1_try_vga_0_0/synth/dma_design_1_try_vga_0_0.vhd:72]
WARNING: [Synth 8-3331] design try_vga has unconnected port pixel_data[27]
WARNING: [Synth 8-3331] design try_vga has unconnected port pixel_data[26]
WARNING: [Synth 8-3331] design try_vga has unconnected port pixel_data[25]
WARNING: [Synth 8-3331] design try_vga has unconnected port pixel_data[24]
WARNING: [Synth 8-3331] design try_vga has unconnected port pixel_data[19]
WARNING: [Synth 8-3331] design try_vga has unconnected port pixel_data[18]
WARNING: [Synth 8-3331] design try_vga has unconnected port pixel_data[17]
WARNING: [Synth 8-3331] design try_vga has unconnected port pixel_data[16]
WARNING: [Synth 8-3331] design try_vga has unconnected port pixel_data[11]
WARNING: [Synth 8-3331] design try_vga has unconnected port pixel_data[10]
WARNING: [Synth 8-3331] design try_vga has unconnected port pixel_data[9]
WARNING: [Synth 8-3331] design try_vga has unconnected port pixel_data[8]
WARNING: [Synth 8-3331] design try_vga has unconnected port pixel_data[7]
WARNING: [Synth 8-3331] design try_vga has unconnected port pixel_data[6]
WARNING: [Synth 8-3331] design try_vga has unconnected port pixel_data[5]
WARNING: [Synth 8-3331] design try_vga has unconnected port pixel_data[4]
WARNING: [Synth 8-3331] design try_vga has unconnected port pixel_data[3]
WARNING: [Synth 8-3331] design try_vga has unconnected port pixel_data[2]
WARNING: [Synth 8-3331] design try_vga has unconnected port pixel_data[1]
WARNING: [Synth 8-3331] design try_vga has unconnected port pixel_data[0]
WARNING: [Synth 8-3331] design try_vga has unconnected port tvalid
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 448.672 ; gain = 139.082
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 448.672 ; gain = 139.082
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 764.117 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 764.117 ; gain = 454.527
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 764.117 ; gain = 454.527
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 764.117 ; gain = 454.527
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'vsync_reg' into 'vsync_inter_reg' [C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/new/try_vga.vhd:57]
WARNING: [Synth 8-6014] Unused sequential element vsync_reg was removed.  [C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/new/try_vga.vhd:57]
INFO: [Synth 8-5546] ROM "hsync" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "counter_line_sig" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 764.117 ; gain = 454.527
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 2     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module try_vga 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               10 Bit    Registers := 2     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "p_0_out" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "U0/hsync" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "U0/counter_line_sig" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3331] design dma_design_1_try_vga_0_0 has unconnected port pixel_data[27]
WARNING: [Synth 8-3331] design dma_design_1_try_vga_0_0 has unconnected port pixel_data[26]
WARNING: [Synth 8-3331] design dma_design_1_try_vga_0_0 has unconnected port pixel_data[25]
WARNING: [Synth 8-3331] design dma_design_1_try_vga_0_0 has unconnected port pixel_data[24]
WARNING: [Synth 8-3331] design dma_design_1_try_vga_0_0 has unconnected port pixel_data[19]
WARNING: [Synth 8-3331] design dma_design_1_try_vga_0_0 has unconnected port pixel_data[18]
WARNING: [Synth 8-3331] design dma_design_1_try_vga_0_0 has unconnected port pixel_data[17]
WARNING: [Synth 8-3331] design dma_design_1_try_vga_0_0 has unconnected port pixel_data[16]
WARNING: [Synth 8-3331] design dma_design_1_try_vga_0_0 has unconnected port pixel_data[11]
WARNING: [Synth 8-3331] design dma_design_1_try_vga_0_0 has unconnected port pixel_data[10]
WARNING: [Synth 8-3331] design dma_design_1_try_vga_0_0 has unconnected port pixel_data[9]
WARNING: [Synth 8-3331] design dma_design_1_try_vga_0_0 has unconnected port pixel_data[8]
WARNING: [Synth 8-3331] design dma_design_1_try_vga_0_0 has unconnected port pixel_data[7]
WARNING: [Synth 8-3331] design dma_design_1_try_vga_0_0 has unconnected port pixel_data[6]
WARNING: [Synth 8-3331] design dma_design_1_try_vga_0_0 has unconnected port pixel_data[5]
WARNING: [Synth 8-3331] design dma_design_1_try_vga_0_0 has unconnected port pixel_data[4]
WARNING: [Synth 8-3331] design dma_design_1_try_vga_0_0 has unconnected port pixel_data[3]
WARNING: [Synth 8-3331] design dma_design_1_try_vga_0_0 has unconnected port pixel_data[2]
WARNING: [Synth 8-3331] design dma_design_1_try_vga_0_0 has unconnected port pixel_data[1]
WARNING: [Synth 8-3331] design dma_design_1_try_vga_0_0 has unconnected port pixel_data[0]
WARNING: [Synth 8-3331] design dma_design_1_try_vga_0_0 has unconnected port tvalid
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 764.117 ; gain = 454.527
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 764.117 ; gain = 454.527
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 764.117 ; gain = 454.527
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 764.117 ; gain = 454.527
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 764.117 ; gain = 454.527
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 764.117 ; gain = 454.527
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 764.117 ; gain = 454.527
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 764.117 ; gain = 454.527
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 764.117 ; gain = 454.527
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 764.117 ; gain = 454.527
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     2|
|2     |LUT2 |     3|
|3     |LUT3 |     4|
|4     |LUT4 |     9|
|5     |LUT5 |     9|
|6     |LUT6 |    23|
|7     |FDCE |    26|
|8     |FDPE |     1|
|9     |FDRE |    10|
+------+-----+------+

Report Instance Areas: 
+------+---------+--------+------+
|      |Instance |Module  |Cells |
+------+---------+--------+------+
|1     |top      |        |    87|
|2     |  U0     |try_vga |    87|
+------+---------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 764.117 ; gain = 454.527
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 22 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:23 . Memory (MB): peak = 764.117 ; gain = 139.082
Synthesis Optimization Complete : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 764.117 ; gain = 454.527
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
20 Infos, 43 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 766.777 ; gain = 462.578
INFO: [Common 17-1381] The checkpoint 'C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.runs/dma_design_1_try_vga_0_0_synth_1/dma_design_1_try_vga_0_0.dcp' has been generated.
INFO: [Common 17-1381] The checkpoint 'C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.runs/dma_design_1_try_vga_0_0_synth_1/dma_design_1_try_vga_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file dma_design_1_try_vga_0_0_utilization_synth.rpt -pb dma_design_1_try_vga_0_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.037 . Memory (MB): peak = 766.777 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Mar 15 12:06:18 2018...
[Thu Mar 15 12:06:23 2018] dma_design_1_try_vga_0_0_synth_1 finished
wait_on_run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:51 . Memory (MB): peak = 1373.305 ; gain = 18.512
launch_runs dma_design_1_fifo_generator_0_0_synth_1
[Thu Mar 15 12:06:24 2018] Launched dma_design_1_fifo_generator_0_0_synth_1...
Run output will be captured here: C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.runs/dma_design_1_fifo_generator_0_0_synth_1/runme.log
wait_on_run dma_design_1_fifo_generator_0_0_synth_1
[Thu Mar 15 12:06:24 2018] Waiting for dma_design_1_fifo_generator_0_0_synth_1 to finish...
[Thu Mar 15 12:06:29 2018] Waiting for dma_design_1_fifo_generator_0_0_synth_1 to finish...
[Thu Mar 15 12:06:34 2018] Waiting for dma_design_1_fifo_generator_0_0_synth_1 to finish...
[Thu Mar 15 12:06:39 2018] Waiting for dma_design_1_fifo_generator_0_0_synth_1 to finish...
[Thu Mar 15 12:06:49 2018] Waiting for dma_design_1_fifo_generator_0_0_synth_1 to finish...
[Thu Mar 15 12:07:00 2018] Waiting for dma_design_1_fifo_generator_0_0_synth_1 to finish...
[Thu Mar 15 12:07:10 2018] Waiting for dma_design_1_fifo_generator_0_0_synth_1 to finish...
[Thu Mar 15 12:07:20 2018] Waiting for dma_design_1_fifo_generator_0_0_synth_1 to finish...
[Thu Mar 15 12:07:41 2018] Waiting for dma_design_1_fifo_generator_0_0_synth_1 to finish...
[Thu Mar 15 12:08:01 2018] Waiting for dma_design_1_fifo_generator_0_0_synth_1 to finish...

*** Running vivado
    with args -log dma_design_1_fifo_generator_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source dma_design_1_fifo_generator_0_0.tcl


****** Vivado v2017.3 (64-bit)
  **** SW Build 2018833 on Wed Oct  4 19:58:22 MDT 2017
  **** IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source dma_design_1_fifo_generator_0_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 410.301 ; gain = 97.098
INFO: [Synth 8-638] synthesizing module 'dma_design_1_fifo_generator_0_0' [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ip/dma_design_1_fifo_generator_0_0/synth/dma_design_1_fifo_generator_0_0.vhd:75]
INFO: [Synth 8-638] synthesizing module 'xpm_cdc_sync_rst' [C:/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1045]
INFO: [Synth 8-256] done synthesizing module 'xpm_cdc_sync_rst' (1#1) [C:/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:1045]
INFO: [Synth 8-638] synthesizing module 'xpm_cdc_single' [C:/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:153]
INFO: [Synth 8-256] done synthesizing module 'xpm_cdc_single' (2#1) [C:/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:153]
INFO: [Synth 8-638] synthesizing module 'xpm_cdc_gray' [C:/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:300]
INFO: [Synth 8-256] done synthesizing module 'xpm_cdc_gray' (14#1) [C:/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:300]
INFO: [Synth 8-256] done synthesizing module 'dma_design_1_fifo_generator_0_0' (29#1) [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ip/dma_design_1_fifo_generator_0_0/synth/dma_design_1_fifo_generator_0_0.vhd:75]
Finished RTL Elaboration : Time (s): cpu = 00:01:07 ; elapsed = 00:01:08 . Memory (MB): peak = 631.043 ; gain = 317.840
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:07 ; elapsed = 00:01:08 . Memory (MB): peak = 631.043 ; gain = 317.840
INFO: [Device 21-403] Loading part xc7z020clg484-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 747.242 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:01:18 ; elapsed = 00:01:20 . Memory (MB): peak = 747.242 ; gain = 434.039
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:18 ; elapsed = 00:01:20 . Memory (MB): peak = 747.242 ; gain = 434.039
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:18 ; elapsed = 00:01:20 . Memory (MB): peak = 747.242 ; gain = 434.039
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:19 ; elapsed = 00:01:20 . Memory (MB): peak = 747.242 ; gain = 434.039
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:20 ; elapsed = 00:01:22 . Memory (MB): peak = 747.242 ; gain = 434.039
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:29 ; elapsed = 00:01:31 . Memory (MB): peak = 755.891 ; gain = 442.688
Finished Timing Optimization : Time (s): cpu = 00:01:29 ; elapsed = 00:01:31 . Memory (MB): peak = 765.035 ; gain = 451.832
Finished Technology Mapping : Time (s): cpu = 00:01:29 ; elapsed = 00:01:31 . Memory (MB): peak = 775.180 ; gain = 461.977
Finished IO Insertion : Time (s): cpu = 00:01:30 ; elapsed = 00:01:32 . Memory (MB): peak = 775.180 ; gain = 461.977
Finished Renaming Generated Instances : Time (s): cpu = 00:01:30 ; elapsed = 00:01:32 . Memory (MB): peak = 775.180 ; gain = 461.977
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:30 ; elapsed = 00:01:32 . Memory (MB): peak = 775.180 ; gain = 461.977
Finished Renaming Generated Ports : Time (s): cpu = 00:01:30 ; elapsed = 00:01:32 . Memory (MB): peak = 775.180 ; gain = 461.977
Finished Handling Custom Attributes : Time (s): cpu = 00:01:30 ; elapsed = 00:01:32 . Memory (MB): peak = 775.180 ; gain = 461.977
Finished Renaming Generated Nets : Time (s): cpu = 00:01:30 ; elapsed = 00:01:32 . Memory (MB): peak = 775.180 ; gain = 461.977

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |LUT1     |     5|
|2     |LUT2     |    29|
|3     |LUT3     |     9|
|4     |LUT4     |    34|
|5     |LUT5     |     8|
|6     |LUT6     |    17|
|7     |MUXCY    |    20|
|8     |RAMB36E1 |     1|
|9     |SRL16E   |     2|
|10    |FDRE     |   203|
|11    |FDSE     |    13|
+------+---------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:01:30 ; elapsed = 00:01:32 . Memory (MB): peak = 775.180 ; gain = 461.977
synth_design: Time (s): cpu = 00:01:33 ; elapsed = 00:01:36 . Memory (MB): peak = 1169.102 ; gain = 864.918
[Thu Mar 15 12:08:16 2018] dma_design_1_fifo_generator_0_0_synth_1 finished
wait_on_run: Time (s): cpu = 00:00:03 ; elapsed = 00:01:53 . Memory (MB): peak = 1373.305 ; gain = 0.000
launch_runs dma_design_1_auto_pc_0_synth_1
[Thu Mar 15 12:08:17 2018] Launched dma_design_1_auto_pc_0_synth_1...
Run output will be captured here: C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.runs/dma_design_1_auto_pc_0_synth_1/runme.log
wait_on_run dma_design_1_auto_pc_0_synth_1
[Thu Mar 15 12:08:17 2018] Waiting for dma_design_1_auto_pc_0_synth_1 to finish...
[Thu Mar 15 12:08:22 2018] Waiting for dma_design_1_auto_pc_0_synth_1 to finish...
[Thu Mar 15 12:08:27 2018] Waiting for dma_design_1_auto_pc_0_synth_1 to finish...
[Thu Mar 15 12:08:33 2018] Waiting for dma_design_1_auto_pc_0_synth_1 to finish...
[Thu Mar 15 12:08:43 2018] Waiting for dma_design_1_auto_pc_0_synth_1 to finish...
[Thu Mar 15 12:08:53 2018] Waiting for dma_design_1_auto_pc_0_synth_1 to finish...
[Thu Mar 15 12:09:03 2018] Waiting for dma_design_1_auto_pc_0_synth_1 to finish...
[Thu Mar 15 12:09:14 2018] Waiting for dma_design_1_auto_pc_0_synth_1 to finish...
[Thu Mar 15 12:09:34 2018] Waiting for dma_design_1_auto_pc_0_synth_1 to finish...

*** Running vivado
    with args -log dma_design_1_auto_pc_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source dma_design_1_auto_pc_0.tcl


****** Vivado v2017.3 (64-bit)
  **** SW Build 2018833 on Wed Oct  4 19:58:22 MDT 2017
  **** IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source dma_design_1_auto_pc_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 412.902 ; gain = 99.512
INFO: [Synth 8-638] synthesizing module 'dma_design_1_auto_pc_0' [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ip/dma_design_1_auto_pc_0/synth/dma_design_1_auto_pc_0.v:58]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_14_axi_protocol_converter' [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ipshared/33cc/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4811]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_14_b2s' [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ipshared/33cc/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4229]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_14_b2s_aw_channel' [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ipshared/33cc/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3974]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_14_b2s_cmd_translator' [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ipshared/33cc/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3467]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_14_b2s_incr_cmd' [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ipshared/33cc/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3093]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_14_b2s_incr_cmd' (1#1) [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ipshared/33cc/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3093]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_14_b2s_wrap_cmd' [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ipshared/33cc/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2903]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_14_b2s_wrap_cmd' (2#1) [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ipshared/33cc/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2903]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_14_b2s_cmd_translator' (3#1) [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ipshared/33cc/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3467]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_14_b2s_wr_cmd_fsm' [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ipshared/33cc/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3225]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_14_b2s_wr_cmd_fsm' (4#1) [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ipshared/33cc/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3225]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_14_b2s_aw_channel' (5#1) [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ipshared/33cc/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3974]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_14_b2s_b_channel' [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ipshared/33cc/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3609]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_14_b2s_simple_fifo' [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ipshared/33cc/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_14_b2s_simple_fifo' (6#1) [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ipshared/33cc/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_14_b2s_simple_fifo__parameterized0' [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ipshared/33cc/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_14_b2s_simple_fifo__parameterized0' (6#1) [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ipshared/33cc/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_14_b2s_b_channel' (7#1) [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ipshared/33cc/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3609]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_14_b2s_ar_channel' [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ipshared/33cc/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4085]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_14_b2s_rd_cmd_fsm' [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ipshared/33cc/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3336]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_14_b2s_rd_cmd_fsm' (8#1) [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ipshared/33cc/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3336]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_14_b2s_ar_channel' (9#1) [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ipshared/33cc/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4085]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_14_b2s_r_channel' [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ipshared/33cc/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3814]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_14_b2s_simple_fifo__parameterized1' [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ipshared/33cc/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_14_b2s_simple_fifo__parameterized1' (9#1) [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ipshared/33cc/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-638] synthesizing module 'axi_protocol_converter_v2_1_14_b2s_simple_fifo__parameterized2' [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ipshared/33cc/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_14_b2s_simple_fifo__parameterized2' (9#1) [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ipshared/33cc/hdl/axi_protocol_converter_v2_1_vl_rfs.v:2816]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_14_b2s_r_channel' (10#1) [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ipshared/33cc/hdl/axi_protocol_converter_v2_1_vl_rfs.v:3814]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_14_axi_register_slice' [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ipshared/a259/hdl/axi_register_slice_v2_1_vl_rfs.v:1284]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_14_axic_register_slice' [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ipshared/a259/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_14_axic_register_slice' (11#1) [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ipshared/a259/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_14_axic_register_slice__parameterized0' [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ipshared/a259/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_14_axic_register_slice__parameterized0' (11#1) [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ipshared/a259/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_14_axic_register_slice__parameterized1' [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ipshared/a259/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_14_axic_register_slice__parameterized1' (11#1) [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ipshared/a259/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_14_axic_register_slice__parameterized2' [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ipshared/a259/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_14_axic_register_slice__parameterized2' (11#1) [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ipshared/a259/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector' (12#1) [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi' (13#1) [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_14_axi_register_slice' (14#1) [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ipshared/a259/hdl/axi_register_slice_v2_1_vl_rfs.v:1284]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_14_axi_register_slice__parameterized0' [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ipshared/a259/hdl/axi_register_slice_v2_1_vl_rfs.v:1284]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_14_axic_register_slice__parameterized3' [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ipshared/a259/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_14_axic_register_slice__parameterized3' (14#1) [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ipshared/a259/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_14_axic_register_slice__parameterized4' [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ipshared/a259/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_14_axic_register_slice__parameterized4' (14#1) [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ipshared/a259/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_14_axic_register_slice__parameterized5' [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ipshared/a259/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_14_axic_register_slice__parameterized5' (14#1) [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ipshared/a259/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-638] synthesizing module 'axi_register_slice_v2_1_14_axic_register_slice__parameterized6' [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ipshared/a259/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_14_axic_register_slice__parameterized6' (14#1) [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ipshared/a259/hdl/axi_register_slice_v2_1_vl_rfs.v:189]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_axi2vector__parameterized0' (14#1) [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:60]
INFO: [Synth 8-638] synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-256] done synthesizing module 'axi_infrastructure_v1_1_0_vector2axi__parameterized0' (14#1) [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ipshared/ec67/hdl/axi_infrastructure_v1_1_vl_rfs.v:474]
INFO: [Synth 8-256] done synthesizing module 'axi_register_slice_v2_1_14_axi_register_slice__parameterized0' (14#1) [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ipshared/a259/hdl/axi_register_slice_v2_1_vl_rfs.v:1284]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_14_b2s' (15#1) [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ipshared/33cc/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4229]
INFO: [Synth 8-256] done synthesizing module 'axi_protocol_converter_v2_1_14_axi_protocol_converter' (16#1) [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ipshared/33cc/hdl/axi_protocol_converter_v2_1_vl_rfs.v:4811]
INFO: [Synth 8-256] done synthesizing module 'dma_design_1_auto_pc_0' (17#1) [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ip/dma_design_1_auto_pc_0/synth/dma_design_1_auto_pc_0.v:58]
Finished RTL Elaboration : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 536.273 ; gain = 222.883
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 536.273 ; gain = 222.883
INFO: [Device 21-403] Loading part xc7z020clg484-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.054 . Memory (MB): peak = 798.254 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:00:45 ; elapsed = 00:00:47 . Memory (MB): peak = 798.254 ; gain = 484.863
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:45 ; elapsed = 00:00:47 . Memory (MB): peak = 798.254 ; gain = 484.863
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:45 ; elapsed = 00:00:47 . Memory (MB): peak = 798.254 ; gain = 484.863
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:46 ; elapsed = 00:00:47 . Memory (MB): peak = 798.254 ; gain = 484.863
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:47 ; elapsed = 00:00:49 . Memory (MB): peak = 798.254 ; gain = 484.863
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:57 ; elapsed = 00:00:58 . Memory (MB): peak = 798.254 ; gain = 484.863
Finished Timing Optimization : Time (s): cpu = 00:00:58 ; elapsed = 00:01:00 . Memory (MB): peak = 818.680 ; gain = 505.289
Finished Technology Mapping : Time (s): cpu = 00:00:58 ; elapsed = 00:01:00 . Memory (MB): peak = 818.680 ; gain = 505.289
Finished IO Insertion : Time (s): cpu = 00:00:59 ; elapsed = 00:01:01 . Memory (MB): peak = 818.680 ; gain = 505.289
Finished Renaming Generated Instances : Time (s): cpu = 00:00:59 ; elapsed = 00:01:01 . Memory (MB): peak = 818.680 ; gain = 505.289
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:59 ; elapsed = 00:01:01 . Memory (MB): peak = 818.680 ; gain = 505.289
Finished Renaming Generated Ports : Time (s): cpu = 00:00:59 ; elapsed = 00:01:01 . Memory (MB): peak = 818.680 ; gain = 505.289
Finished Handling Custom Attributes : Time (s): cpu = 00:00:59 ; elapsed = 00:01:01 . Memory (MB): peak = 818.680 ; gain = 505.289
Finished Renaming Generated Nets : Time (s): cpu = 00:00:59 ; elapsed = 00:01:01 . Memory (MB): peak = 818.680 ; gain = 505.289

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |CARRY4  |    18|
|2     |LUT1    |     6|
|3     |LUT2    |    19|
|4     |LUT3    |   243|
|5     |LUT4    |    47|
|6     |LUT5    |    66|
|7     |LUT6    |   104|
|8     |SRL16E  |    18|
|9     |SRLC32E |    47|
|10    |FDRE    |   552|
|11    |FDSE    |    49|
+------+--------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:00:59 ; elapsed = 00:01:01 . Memory (MB): peak = 818.680 ; gain = 505.289
synth_design: Time (s): cpu = 00:01:02 ; elapsed = 00:01:03 . Memory (MB): peak = 818.680 ; gain = 514.684
[Thu Mar 15 12:09:39 2018] dma_design_1_auto_pc_0_synth_1 finished
wait_on_run: Time (s): cpu = 00:00:02 ; elapsed = 00:01:22 . Memory (MB): peak = 1373.305 ; gain = 0.000
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7z020clg484-1
Top: dma_design_1_wrapper
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1437.289 ; gain = 63.984
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'dma_design_1_wrapper' [C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/hdl/dma_design_1_wrapper.vhd:55]
INFO: [Synth 8-3491] module 'dma_design_1' declared at 'C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/synth/dma_design_1.vhd:2011' bound to instance 'dma_design_1_i' of component 'dma_design_1' [C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/hdl/dma_design_1_wrapper.vhd:97]
INFO: [Synth 8-638] synthesizing module 'dma_design_1' [C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/synth/dma_design_1.vhd:2056]
INFO: [Synth 8-3491] module 'dma_design_1_Debounce_0_0' declared at 'C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/.Xil/Vivado-10724-ensc-pit-07/realtime/dma_design_1_Debounce_0_0_stub.vhdl:5' bound to instance 'Debounce_0' of component 'dma_design_1_Debounce_0_0' [C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/synth/dma_design_1.vhd:2768]
INFO: [Synth 8-638] synthesizing module 'dma_design_1_Debounce_0_0' [C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/.Xil/Vivado-10724-ensc-pit-07/realtime/dma_design_1_Debounce_0_0_stub.vhdl:14]
INFO: [Synth 8-3491] module 'dma_design_1_LSFR_0_0' declared at 'C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/.Xil/Vivado-10724-ensc-pit-07/realtime/dma_design_1_LSFR_0_0_stub.vhdl:5' bound to instance 'LSFR_0' of component 'dma_design_1_LSFR_0_0' [C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/synth/dma_design_1.vhd:2774]
INFO: [Synth 8-638] synthesizing module 'dma_design_1_LSFR_0_0' [C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/.Xil/Vivado-10724-ensc-pit-07/realtime/dma_design_1_LSFR_0_0_stub.vhdl:15]
INFO: [Synth 8-3491] module 'dma_design_1_audio_testbench_0_1' declared at 'C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/.Xil/Vivado-10724-ensc-pit-07/realtime/dma_design_1_audio_testbench_0_1_stub.vhdl:5' bound to instance 'audio_testbench_0' of component 'dma_design_1_audio_testbench_0_1' [C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/synth/dma_design_1.vhd:2781]
INFO: [Synth 8-638] synthesizing module 'dma_design_1_audio_testbench_0_1' [C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/.Xil/Vivado-10724-ensc-pit-07/realtime/dma_design_1_audio_testbench_0_1_stub.vhdl:23]
INFO: [Synth 8-3491] module 'dma_design_1_axi_gpio_0_0' declared at 'C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/.Xil/Vivado-10724-ensc-pit-07/realtime/dma_design_1_axi_gpio_0_0_stub.vhdl:5' bound to instance 'axi_gpio_0' of component 'dma_design_1_axi_gpio_0_0' [C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/synth/dma_design_1.vhd:2796]
INFO: [Synth 8-638] synthesizing module 'dma_design_1_axi_gpio_0_0' [C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/.Xil/Vivado-10724-ensc-pit-07/realtime/dma_design_1_axi_gpio_0_0_stub.vhdl:32]
INFO: [Synth 8-3491] module 'dma_design_1_axi_gpio_1_0' declared at 'C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/.Xil/Vivado-10724-ensc-pit-07/realtime/dma_design_1_axi_gpio_1_0_stub.vhdl:5' bound to instance 'axi_gpio_1' of component 'dma_design_1_axi_gpio_1_0' [C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/synth/dma_design_1.vhd:2820]
INFO: [Synth 8-638] synthesizing module 'dma_design_1_axi_gpio_1_0' [C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/.Xil/Vivado-10724-ensc-pit-07/realtime/dma_design_1_axi_gpio_1_0_stub.vhdl:31]
INFO: [Synth 8-3491] module 'dma_design_1_axi_gpio_2_3' declared at 'C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/.Xil/Vivado-10724-ensc-pit-07/realtime/dma_design_1_axi_gpio_2_3_stub.vhdl:5' bound to instance 'axi_gpio_2' of component 'dma_design_1_axi_gpio_2_3' [C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/synth/dma_design_1.vhd:2843]
INFO: [Synth 8-638] synthesizing module 'dma_design_1_axi_gpio_2_3' [C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/.Xil/Vivado-10724-ensc-pit-07/realtime/dma_design_1_axi_gpio_2_3_stub.vhdl:31]
INFO: [Synth 8-3491] module 'dma_design_1_axi_gpio_3_0' declared at 'C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/.Xil/Vivado-10724-ensc-pit-07/realtime/dma_design_1_axi_gpio_3_0_stub.vhdl:5' bound to instance 'axi_gpio_3' of component 'dma_design_1_axi_gpio_3_0' [C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/synth/dma_design_1.vhd:2866]
INFO: [Synth 8-638] synthesizing module 'dma_design_1_axi_gpio_3_0' [C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/.Xil/Vivado-10724-ensc-pit-07/realtime/dma_design_1_axi_gpio_3_0_stub.vhdl:31]
INFO: [Synth 8-3491] module 'dma_design_1_axi_gpio_4_0' declared at 'C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/.Xil/Vivado-10724-ensc-pit-07/realtime/dma_design_1_axi_gpio_4_0_stub.vhdl:5' bound to instance 'axi_gpio_4' of component 'dma_design_1_axi_gpio_4_0' [C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/synth/dma_design_1.vhd:2889]
INFO: [Synth 8-638] synthesizing module 'dma_design_1_axi_gpio_4_0' [C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/.Xil/Vivado-10724-ensc-pit-07/realtime/dma_design_1_axi_gpio_4_0_stub.vhdl:31]
INFO: [Synth 8-3491] module 'dma_design_1_axi_smc_0' declared at 'C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/.Xil/Vivado-10724-ensc-pit-07/realtime/dma_design_1_axi_smc_0_stub.vhdl:5' bound to instance 'axi_smc' of component 'dma_design_1_axi_smc_0' [C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/synth/dma_design_1.vhd:2912]
INFO: [Synth 8-638] synthesizing module 'dma_design_1_axi_smc_0' [C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/.Xil/Vivado-10724-ensc-pit-07/realtime/dma_design_1_axi_smc_0_stub.vhdl:43]
INFO: [Synth 8-3491] module 'dma_design_1_axi_vdma_0_0' declared at 'C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/.Xil/Vivado-10724-ensc-pit-07/realtime/dma_design_1_axi_vdma_0_0_stub.vhdl:5' bound to instance 'axi_vdma_0' of component 'dma_design_1_axi_vdma_0_0' [C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/synth/dma_design_1.vhd:2947]
INFO: [Synth 8-638] synthesizing module 'dma_design_1_axi_vdma_0_0' [C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/.Xil/Vivado-10724-ensc-pit-07/realtime/dma_design_1_axi_vdma_0_0_stub.vhdl:54]
INFO: [Synth 8-3491] module 'dma_design_1_fifo_generator_0_0' declared at 'C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/.Xil/Vivado-10724-ensc-pit-07/realtime/dma_design_1_fifo_generator_0_0_stub.vhdl:5' bound to instance 'fifo_generator_0' of component 'dma_design_1_fifo_generator_0_0' [C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/synth/dma_design_1.vhd:2993]
INFO: [Synth 8-638] synthesizing module 'dma_design_1_fifo_generator_0_0' [C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/.Xil/Vivado-10724-ensc-pit-07/realtime/dma_design_1_fifo_generator_0_0_stub.vhdl:22]
INFO: [Synth 8-3491] module 'dma_design_1_proc_sys_reset_0_0' declared at 'C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/.Xil/Vivado-10724-ensc-pit-07/realtime/dma_design_1_proc_sys_reset_0_0_stub.vhdl:5' bound to instance 'proc_sys_reset_0' of component 'dma_design_1_proc_sys_reset_0_0' [C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/synth/dma_design_1.vhd:3007]
INFO: [Synth 8-638] synthesizing module 'dma_design_1_proc_sys_reset_0_0' [C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/.Xil/Vivado-10724-ensc-pit-07/realtime/dma_design_1_proc_sys_reset_0_0_stub.vhdl:21]
INFO: [Synth 8-3491] module 'dma_design_1_processing_system7_0_0' declared at 'C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/.Xil/Vivado-10724-ensc-pit-07/realtime/dma_design_1_processing_system7_0_0_stub.vhdl:5' bound to instance 'processing_system7_0' of component 'dma_design_1_processing_system7_0_0' [C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/synth/dma_design_1.vhd:3020]
INFO: [Synth 8-638] synthesizing module 'dma_design_1_processing_system7_0_0' [C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/.Xil/Vivado-10724-ensc-pit-07/realtime/dma_design_1_processing_system7_0_0_stub.vhdl:126]
INFO: [Synth 8-638] synthesizing module 'dma_design_1_ps7_0_axi_periph_0' [C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/synth/dma_design_1.vhd:1091]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_OT91KD' [C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/synth/dma_design_1.vhd:55]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_OT91KD' (1#1) [C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/synth/dma_design_1.vhd:55]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_LPTTYL' [C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/synth/dma_design_1.vhd:153]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_LPTTYL' (2#1) [C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/synth/dma_design_1.vhd:153]
INFO: [Synth 8-638] synthesizing module 'm02_couplers_imp_X32G19' [C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/synth/dma_design_1.vhd:254]
INFO: [Synth 8-256] done synthesizing module 'm02_couplers_imp_X32G19' (3#1) [C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/synth/dma_design_1.vhd:254]
INFO: [Synth 8-638] synthesizing module 'm03_couplers_imp_QNRECT' [C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/synth/dma_design_1.vhd:355]
INFO: [Synth 8-256] done synthesizing module 'm03_couplers_imp_QNRECT' (4#1) [C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/synth/dma_design_1.vhd:355]
INFO: [Synth 8-638] synthesizing module 'm04_couplers_imp_1LXE0D' [C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/synth/dma_design_1.vhd:456]
INFO: [Synth 8-256] done synthesizing module 'm04_couplers_imp_1LXE0D' (5#1) [C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/synth/dma_design_1.vhd:456]
INFO: [Synth 8-638] synthesizing module 'm05_couplers_imp_58QBXP' [C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/synth/dma_design_1.vhd:557]
INFO: [Synth 8-256] done synthesizing module 'm05_couplers_imp_58QBXP' (6#1) [C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/synth/dma_design_1.vhd:557]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_IXCEF2' [C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/synth/dma_design_1.vhd:681]
INFO: [Synth 8-3491] module 'dma_design_1_auto_pc_0' declared at 'C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/.Xil/Vivado-10724-ensc-pit-07/realtime/dma_design_1_auto_pc_0_stub.vhdl:5' bound to instance 'auto_pc' of component 'dma_design_1_auto_pc_0' [C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/synth/dma_design_1.vhd:864]
INFO: [Synth 8-638] synthesizing module 'dma_design_1_auto_pc_0' [C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/.Xil/Vivado-10724-ensc-pit-07/realtime/dma_design_1_auto_pc_0_stub.vhdl:70]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_IXCEF2' (7#1) [C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/synth/dma_design_1.vhd:681]
INFO: [Synth 8-3491] module 'dma_design_1_xbar_0' declared at 'C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/.Xil/Vivado-10724-ensc-pit-07/realtime/dma_design_1_xbar_0_stub.vhdl:5' bound to instance 'xbar' of component 'dma_design_1_xbar_0' [C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/synth/dma_design_1.vhd:1878]
INFO: [Synth 8-638] synthesizing module 'dma_design_1_xbar_0' [C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/.Xil/Vivado-10724-ensc-pit-07/realtime/dma_design_1_xbar_0_stub.vhdl:51]
INFO: [Synth 8-256] done synthesizing module 'dma_design_1_ps7_0_axi_periph_0' (8#1) [C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/synth/dma_design_1.vhd:1091]
INFO: [Synth 8-3491] module 'dma_design_1_rst_ps7_0_100M_0' declared at 'C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/.Xil/Vivado-10724-ensc-pit-07/realtime/dma_design_1_rst_ps7_0_100M_0_stub.vhdl:5' bound to instance 'rst_ps7_0_100M' of component 'dma_design_1_rst_ps7_0_100M_0' [C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/synth/dma_design_1.vhd:3296]
INFO: [Synth 8-638] synthesizing module 'dma_design_1_rst_ps7_0_100M_0' [C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/.Xil/Vivado-10724-ensc-pit-07/realtime/dma_design_1_rst_ps7_0_100M_0_stub.vhdl:21]
INFO: [Synth 8-3491] module 'dma_design_1_try_vga_0_0' declared at 'C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/.Xil/Vivado-10724-ensc-pit-07/realtime/dma_design_1_try_vga_0_0_stub.vhdl:5' bound to instance 'try_vga_0' of component 'dma_design_1_try_vga_0_0' [C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/synth/dma_design_1.vhd:3309]
INFO: [Synth 8-638] synthesizing module 'dma_design_1_try_vga_0_0' [C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/.Xil/Vivado-10724-ensc-pit-07/realtime/dma_design_1_try_vga_0_0_stub.vhdl:22]
INFO: [Synth 8-3491] module 'dma_design_1_xlconcat_0_0' declared at 'C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/.Xil/Vivado-10724-ensc-pit-07/realtime/dma_design_1_xlconcat_0_0_stub.vhdl:5' bound to instance 'xlconcat_0' of component 'dma_design_1_xlconcat_0_0' [C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/synth/dma_design_1.vhd:3323]
INFO: [Synth 8-638] synthesizing module 'dma_design_1_xlconcat_0_0' [C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/.Xil/Vivado-10724-ensc-pit-07/realtime/dma_design_1_xlconcat_0_0_stub.vhdl:14]
INFO: [Synth 8-256] done synthesizing module 'dma_design_1' (9#1) [C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/synth/dma_design_1.vhd:2056]
INFO: [Synth 8-256] done synthesizing module 'dma_design_1_wrapper' (10#1) [C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/hdl/dma_design_1_wrapper.vhd:55]
WARNING: [Synth 8-3331] design s00_couplers_imp_IXCEF2 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_IXCEF2 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m05_couplers_imp_58QBXP has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m05_couplers_imp_58QBXP has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m05_couplers_imp_58QBXP has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m05_couplers_imp_58QBXP has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m04_couplers_imp_1LXE0D has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m04_couplers_imp_1LXE0D has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m04_couplers_imp_1LXE0D has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m04_couplers_imp_1LXE0D has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m03_couplers_imp_QNRECT has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m03_couplers_imp_QNRECT has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m03_couplers_imp_QNRECT has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m03_couplers_imp_QNRECT has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m02_couplers_imp_X32G19 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m02_couplers_imp_X32G19 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m02_couplers_imp_X32G19 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m02_couplers_imp_X32G19 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_LPTTYL has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_LPTTYL has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_LPTTYL has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_LPTTYL has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_OT91KD has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_OT91KD has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_OT91KD has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_OT91KD has unconnected port S_ARESETN
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1475.363 ; gain = 102.059
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1475.363 ; gain = 102.059
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ip/dma_design_1_Debounce_0_0/dma_design_1_Debounce_0_0.dcp' for cell 'dma_design_1_i/Debounce_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ip/dma_design_1_LSFR_0_0/dma_design_1_LSFR_0_0.dcp' for cell 'dma_design_1_i/LSFR_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ip/dma_design_1_audio_testbench_0_1/dma_design_1_audio_testbench_0_1.dcp' for cell 'dma_design_1_i/audio_testbench_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ip/dma_design_1_axi_gpio_0_0/dma_design_1_axi_gpio_0_0.dcp' for cell 'dma_design_1_i/axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ip/dma_design_1_axi_gpio_1_0/dma_design_1_axi_gpio_1_0.dcp' for cell 'dma_design_1_i/axi_gpio_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ip/dma_design_1_axi_gpio_2_3/dma_design_1_axi_gpio_2_3.dcp' for cell 'dma_design_1_i/axi_gpio_2'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ip/dma_design_1_axi_gpio_3_0/dma_design_1_axi_gpio_3_0.dcp' for cell 'dma_design_1_i/axi_gpio_3'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ip/dma_design_1_axi_gpio_4_0/dma_design_1_axi_gpio_4_0.dcp' for cell 'dma_design_1_i/axi_gpio_4'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ip/dma_design_1_axi_smc_0/dma_design_1_axi_smc_0.dcp' for cell 'dma_design_1_i/axi_smc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ip/dma_design_1_axi_vdma_0_0/dma_design_1_axi_vdma_0_0.dcp' for cell 'dma_design_1_i/axi_vdma_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ip/dma_design_1_fifo_generator_0_0/dma_design_1_fifo_generator_0_0.dcp' for cell 'dma_design_1_i/fifo_generator_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ip/dma_design_1_proc_sys_reset_0_0/dma_design_1_proc_sys_reset_0_0.dcp' for cell 'dma_design_1_i/proc_sys_reset_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ip/dma_design_1_processing_system7_0_0/dma_design_1_processing_system7_0_0.dcp' for cell 'dma_design_1_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ip/dma_design_1_rst_ps7_0_100M_0/dma_design_1_rst_ps7_0_100M_0.dcp' for cell 'dma_design_1_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ip/dma_design_1_try_vga_0_0/dma_design_1_try_vga_0_0.dcp' for cell 'dma_design_1_i/try_vga_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ip/dma_design_1_xlconcat_0_0/dma_design_1_xlconcat_0_0.dcp' for cell 'dma_design_1_i/xlconcat_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ip/dma_design_1_xbar_0/dma_design_1_xbar_0.dcp' for cell 'dma_design_1_i/ps7_0_axi_periph/xbar'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ip/dma_design_1_auto_pc_0/dma_design_1_auto_pc_0.dcp' for cell 'dma_design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc'
INFO: [Netlist 29-17] Analyzing 186 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.3
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ip/dma_design_1_axi_smc_0/bd_0/ip/ip_1/bd_a967_psr_aclk_0_board.xdc] for cell 'dma_design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ip/dma_design_1_axi_smc_0/bd_0/ip/ip_1/bd_a967_psr_aclk_0_board.xdc] for cell 'dma_design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ip/dma_design_1_axi_smc_0/bd_0/ip/ip_1/bd_a967_psr_aclk_0.xdc] for cell 'dma_design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ip/dma_design_1_axi_smc_0/bd_0/ip/ip_1/bd_a967_psr_aclk_0.xdc] for cell 'dma_design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ip/dma_design_1_axi_vdma_0_0/dma_design_1_axi_vdma_0_0.xdc] for cell 'dma_design_1_i/axi_vdma_0/U0'
Finished Parsing XDC File [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ip/dma_design_1_axi_vdma_0_0/dma_design_1_axi_vdma_0_0.xdc] for cell 'dma_design_1_i/axi_vdma_0/U0'
Parsing XDC File [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ip/dma_design_1_proc_sys_reset_0_0/dma_design_1_proc_sys_reset_0_0_board.xdc] for cell 'dma_design_1_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ip/dma_design_1_proc_sys_reset_0_0/dma_design_1_proc_sys_reset_0_0_board.xdc] for cell 'dma_design_1_i/proc_sys_reset_0/U0'
Parsing XDC File [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ip/dma_design_1_proc_sys_reset_0_0/dma_design_1_proc_sys_reset_0_0.xdc] for cell 'dma_design_1_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ip/dma_design_1_proc_sys_reset_0_0/dma_design_1_proc_sys_reset_0_0.xdc] for cell 'dma_design_1_i/proc_sys_reset_0/U0'
Parsing XDC File [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ip/dma_design_1_processing_system7_0_0/dma_design_1_processing_system7_0_0.xdc] for cell 'dma_design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ip/dma_design_1_processing_system7_0_0/dma_design_1_processing_system7_0_0.xdc] for cell 'dma_design_1_i/processing_system7_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ip/dma_design_1_processing_system7_0_0/dma_design_1_processing_system7_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/dma_design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/dma_design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ip/dma_design_1_rst_ps7_0_100M_0/dma_design_1_rst_ps7_0_100M_0_board.xdc] for cell 'dma_design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ip/dma_design_1_rst_ps7_0_100M_0/dma_design_1_rst_ps7_0_100M_0_board.xdc] for cell 'dma_design_1_i/rst_ps7_0_100M/U0'
Parsing XDC File [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ip/dma_design_1_rst_ps7_0_100M_0/dma_design_1_rst_ps7_0_100M_0.xdc] for cell 'dma_design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ip/dma_design_1_rst_ps7_0_100M_0/dma_design_1_rst_ps7_0_100M_0.xdc] for cell 'dma_design_1_i/rst_ps7_0_100M/U0'
Parsing XDC File [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ip/dma_design_1_axi_gpio_0_0/dma_design_1_axi_gpio_0_0_board.xdc] for cell 'dma_design_1_i/axi_gpio_0/U0'
Finished Parsing XDC File [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ip/dma_design_1_axi_gpio_0_0/dma_design_1_axi_gpio_0_0_board.xdc] for cell 'dma_design_1_i/axi_gpio_0/U0'
Parsing XDC File [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ip/dma_design_1_axi_gpio_0_0/dma_design_1_axi_gpio_0_0.xdc] for cell 'dma_design_1_i/axi_gpio_0/U0'
Finished Parsing XDC File [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ip/dma_design_1_axi_gpio_0_0/dma_design_1_axi_gpio_0_0.xdc] for cell 'dma_design_1_i/axi_gpio_0/U0'
Parsing XDC File [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ip/dma_design_1_axi_gpio_1_0/dma_design_1_axi_gpio_1_0_board.xdc] for cell 'dma_design_1_i/axi_gpio_1/U0'
Finished Parsing XDC File [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ip/dma_design_1_axi_gpio_1_0/dma_design_1_axi_gpio_1_0_board.xdc] for cell 'dma_design_1_i/axi_gpio_1/U0'
Parsing XDC File [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ip/dma_design_1_axi_gpio_1_0/dma_design_1_axi_gpio_1_0.xdc] for cell 'dma_design_1_i/axi_gpio_1/U0'
Finished Parsing XDC File [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ip/dma_design_1_axi_gpio_1_0/dma_design_1_axi_gpio_1_0.xdc] for cell 'dma_design_1_i/axi_gpio_1/U0'
Parsing XDC File [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ip/dma_design_1_axi_gpio_2_3/dma_design_1_axi_gpio_2_3_board.xdc] for cell 'dma_design_1_i/axi_gpio_2/U0'
Finished Parsing XDC File [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ip/dma_design_1_axi_gpio_2_3/dma_design_1_axi_gpio_2_3_board.xdc] for cell 'dma_design_1_i/axi_gpio_2/U0'
Parsing XDC File [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ip/dma_design_1_axi_gpio_2_3/dma_design_1_axi_gpio_2_3.xdc] for cell 'dma_design_1_i/axi_gpio_2/U0'
Finished Parsing XDC File [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ip/dma_design_1_axi_gpio_2_3/dma_design_1_axi_gpio_2_3.xdc] for cell 'dma_design_1_i/axi_gpio_2/U0'
Parsing XDC File [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ip/dma_design_1_axi_gpio_3_0/dma_design_1_axi_gpio_3_0_board.xdc] for cell 'dma_design_1_i/axi_gpio_3/U0'
Finished Parsing XDC File [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ip/dma_design_1_axi_gpio_3_0/dma_design_1_axi_gpio_3_0_board.xdc] for cell 'dma_design_1_i/axi_gpio_3/U0'
Parsing XDC File [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ip/dma_design_1_axi_gpio_3_0/dma_design_1_axi_gpio_3_0.xdc] for cell 'dma_design_1_i/axi_gpio_3/U0'
Finished Parsing XDC File [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ip/dma_design_1_axi_gpio_3_0/dma_design_1_axi_gpio_3_0.xdc] for cell 'dma_design_1_i/axi_gpio_3/U0'
Parsing XDC File [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ip/dma_design_1_axi_gpio_4_0/dma_design_1_axi_gpio_4_0_board.xdc] for cell 'dma_design_1_i/axi_gpio_4/U0'
Finished Parsing XDC File [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ip/dma_design_1_axi_gpio_4_0/dma_design_1_axi_gpio_4_0_board.xdc] for cell 'dma_design_1_i/axi_gpio_4/U0'
Parsing XDC File [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ip/dma_design_1_axi_gpio_4_0/dma_design_1_axi_gpio_4_0.xdc] for cell 'dma_design_1_i/axi_gpio_4/U0'
Finished Parsing XDC File [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ip/dma_design_1_axi_gpio_4_0/dma_design_1_axi_gpio_4_0.xdc] for cell 'dma_design_1_i/axi_gpio_4/U0'
Parsing XDC File [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ip/dma_design_1_fifo_generator_0_0/dma_design_1_fifo_generator_0_0.xdc] for cell 'dma_design_1_i/fifo_generator_0/U0'
Finished Parsing XDC File [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ip/dma_design_1_fifo_generator_0_0/dma_design_1_fifo_generator_0_0.xdc] for cell 'dma_design_1_i/fifo_generator_0/U0'
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc]
WARNING: [Vivado 12-584] No ports matched 'vga_blue[0]'. [C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:189]
WARNING: [Vivado 12-584] No ports matched 'vga_blue[1]'. [C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:190]
WARNING: [Vivado 12-584] No ports matched 'vga_blue[2]'. [C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:191]
WARNING: [Vivado 12-584] No ports matched 'vga_blue[3]'. [C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:192]
WARNING: [Vivado 12-584] No ports matched 'vga_green[0]'. [C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:193]
WARNING: [Vivado 12-584] No ports matched 'vga_green[1]'. [C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:194]
WARNING: [Vivado 12-584] No ports matched 'vga_green[2]'. [C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:195]
WARNING: [Vivado 12-584] No ports matched 'vga_green[3]'. [C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:196]
WARNING: [Vivado 12-584] No ports matched 'vga_hsync'. [C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:197]
WARNING: [Vivado 12-584] No ports matched 'vga_red[0]'. [C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:198]
WARNING: [Vivado 12-584] No ports matched 'vga_red[1]'. [C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:199]
WARNING: [Vivado 12-584] No ports matched 'vga_red[2]'. [C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:200]
WARNING: [Vivado 12-584] No ports matched 'vga_red[3]'. [C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:201]
WARNING: [Vivado 12-584] No ports matched 'vga_vsync'. [C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:202]
WARNING: [Vivado 12-584] No ports matched 'FMC_CLK0_N'. [C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:270]
WARNING: [Vivado 12-584] No ports matched 'FMC_CLK0_P'. [C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:271]
WARNING: [Vivado 12-584] No ports matched 'FMC_LA00_CC_N'. [C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:272]
WARNING: [Vivado 12-584] No ports matched 'FMC_LA00_CC_P'. [C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:273]
WARNING: [Vivado 12-584] No ports matched 'FMC_LA01_CC_N'. [C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:274]
WARNING: [Vivado 12-584] No ports matched 'FMC_LA01_CC_P'. [C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:275]
WARNING: [Vivado 12-584] No ports matched 'FMC_LA02_N'. [C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:276]
WARNING: [Vivado 12-584] No ports matched 'FMC_LA02_P'. [C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:277]
WARNING: [Vivado 12-584] No ports matched 'FMC_LA03_N'. [C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:278]
WARNING: [Vivado 12-584] No ports matched 'FMC_LA03_P'. [C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:279]
WARNING: [Vivado 12-584] No ports matched 'FMC_LA04_N'. [C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:280]
WARNING: [Vivado 12-584] No ports matched 'FMC_LA04_P'. [C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:281]
WARNING: [Vivado 12-584] No ports matched 'FMC_LA05_N'. [C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:282]
WARNING: [Vivado 12-584] No ports matched 'FMC_LA05_P'. [C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:283]
WARNING: [Vivado 12-584] No ports matched 'FMC_LA06_N'. [C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:284]
WARNING: [Vivado 12-584] No ports matched 'FMC_LA06_P'. [C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:285]
WARNING: [Vivado 12-584] No ports matched 'FMC_LA07_N'. [C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:286]
WARNING: [Vivado 12-584] No ports matched 'FMC_LA07_P'. [C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:287]
WARNING: [Vivado 12-584] No ports matched 'FMC_LA08_N'. [C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:288]
WARNING: [Vivado 12-584] No ports matched 'FMC_LA08_P'. [C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:289]
WARNING: [Vivado 12-584] No ports matched 'FMC_LA09_N'. [C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:290]
WARNING: [Vivado 12-584] No ports matched 'FMC_LA09_P'. [C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:291]
WARNING: [Vivado 12-584] No ports matched 'FMC_LA10_N'. [C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:292]
WARNING: [Vivado 12-584] No ports matched 'FMC_LA10_P'. [C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:293]
WARNING: [Vivado 12-584] No ports matched 'FMC_LA11_N'. [C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:294]
WARNING: [Vivado 12-584] No ports matched 'FMC_LA11_P'. [C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:295]
WARNING: [Vivado 12-584] No ports matched 'FMC_LA12_N'. [C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:296]
WARNING: [Vivado 12-584] No ports matched 'FMC_LA12_P'. [C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:297]
WARNING: [Vivado 12-584] No ports matched 'FMC_LA13_N'. [C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:298]
WARNING: [Vivado 12-584] No ports matched 'FMC_LA13_P'. [C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:299]
WARNING: [Vivado 12-584] No ports matched 'FMC_LA14_N'. [C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:300]
WARNING: [Vivado 12-584] No ports matched 'FMC_LA14_P'. [C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:301]
WARNING: [Vivado 12-584] No ports matched 'FMC_LA15_N'. [C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:302]
WARNING: [Vivado 12-584] No ports matched 'FMC_LA15_P'. [C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:303]
WARNING: [Vivado 12-584] No ports matched 'FMC_LA16_N'. [C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:304]
WARNING: [Vivado 12-584] No ports matched 'FMC_LA16_P'. [C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:305]
WARNING: [Vivado 12-584] No ports matched 'FMC_CLK1_N'. [C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:310]
WARNING: [Vivado 12-584] No ports matched 'FMC_CLK1_P'. [C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:311]
WARNING: [Vivado 12-584] No ports matched 'FMC_LA17_CC_N'. [C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:312]
WARNING: [Vivado 12-584] No ports matched 'FMC_LA17_CC_P'. [C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:313]
WARNING: [Vivado 12-584] No ports matched 'FMC_LA18_CC_N'. [C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:314]
WARNING: [Vivado 12-584] No ports matched 'FMC_LA18_CC_P'. [C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:315]
WARNING: [Vivado 12-584] No ports matched 'FMC_LA19_N'. [C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:316]
WARNING: [Vivado 12-584] No ports matched 'FMC_LA19_P'. [C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:317]
WARNING: [Vivado 12-584] No ports matched 'FMC_LA20_N'. [C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:318]
WARNING: [Vivado 12-584] No ports matched 'FMC_LA20_P'. [C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:319]
WARNING: [Vivado 12-584] No ports matched 'FMC_LA21_N'. [C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:320]
WARNING: [Vivado 12-584] No ports matched 'FMC_LA21_P'. [C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:321]
WARNING: [Vivado 12-584] No ports matched 'FMC_LA22_N'. [C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:322]
WARNING: [Vivado 12-584] No ports matched 'FMC_LA22_P'. [C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:323]
WARNING: [Vivado 12-584] No ports matched 'FMC_LA23_N'. [C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:324]
WARNING: [Vivado 12-584] No ports matched 'FMC_LA23_P'. [C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:325]
WARNING: [Vivado 12-584] No ports matched 'FMC_LA24_N'. [C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:326]
WARNING: [Vivado 12-584] No ports matched 'FMC_LA24_P'. [C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:327]
WARNING: [Vivado 12-584] No ports matched 'FMC_LA25_N'. [C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:328]
WARNING: [Vivado 12-584] No ports matched 'FMC_LA25_P'. [C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:329]
WARNING: [Vivado 12-584] No ports matched 'FMC_LA26_N'. [C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:330]
WARNING: [Vivado 12-584] No ports matched 'FMC_LA26_P'. [C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:331]
WARNING: [Vivado 12-584] No ports matched 'FMC_LA27_N'. [C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:332]
WARNING: [Vivado 12-584] No ports matched 'FMC_LA27_P'. [C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:333]
WARNING: [Vivado 12-584] No ports matched 'FMC_LA28_N'. [C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:334]
WARNING: [Vivado 12-584] No ports matched 'FMC_LA28_P'. [C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:335]
WARNING: [Vivado 12-584] No ports matched 'FMC_LA29_N'. [C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:336]
WARNING: [Vivado 12-584] No ports matched 'FMC_LA29_P'. [C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:337]
WARNING: [Vivado 12-584] No ports matched 'FMC_LA30_N'. [C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:338]
WARNING: [Vivado 12-584] No ports matched 'FMC_LA30_P'. [C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:339]
WARNING: [Vivado 12-584] No ports matched 'FMC_LA31_N'. [C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:340]
WARNING: [Vivado 12-584] No ports matched 'FMC_LA31_P'. [C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:341]
WARNING: [Vivado 12-584] No ports matched 'FMC_LA32_N'. [C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:342]
WARNING: [Vivado 12-584] No ports matched 'FMC_LA32_P'. [C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:343]
WARNING: [Vivado 12-584] No ports matched 'FMC_LA33_N'. [C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:344]
WARNING: [Vivado 12-584] No ports matched 'FMC_LA33_P'. [C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:345]
WARNING: [Vivado 12-584] No ports matched '[get_ports -of_objects [get_iobanks 33]]'. [C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:364]
WARNING: [Vivado 12-584] No ports matched '[get_ports -of_objects [get_iobanks 35]]'. [C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:374]
Finished Parsing XDC File [C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/dma_design_1_wrapper_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/dma_design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/dma_design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ip/dma_design_1_axi_vdma_0_0/dma_design_1_axi_vdma_0_0_clocks.xdc] for cell 'dma_design_1_i/axi_vdma_0/U0'
Finished Parsing XDC File [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ip/dma_design_1_axi_vdma_0_0/dma_design_1_axi_vdma_0_0_clocks.xdc] for cell 'dma_design_1_i/axi_vdma_0/U0'
Parsing XDC File [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ip/dma_design_1_fifo_generator_0_0/dma_design_1_fifo_generator_0_0_clocks.xdc] for cell 'dma_design_1_i/fifo_generator_0/U0'
Finished Parsing XDC File [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ip/dma_design_1_fifo_generator_0_0/dma_design_1_fifo_generator_0_0_clocks.xdc] for cell 'dma_design_1_i/fifo_generator_0/U0'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'dma_design_1_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'dma_design_1_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'dma_design_1_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'dma_design_1_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/dma_design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/dma_design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [C:/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dma_design_1_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dma_design_1_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dma_design_1_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dma_design_1_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/dma_design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/dma_design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [C:/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'dma_design_1_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'dma_design_1_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'dma_design_1_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'dma_design_1_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'dma_design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'dma_design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/dma_design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/dma_design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Opt 31-140] Inserted 8 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 19 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 24 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 1 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 23 instances

RTL Elaboration Complete:  : Time (s): cpu = 00:00:28 ; elapsed = 00:00:23 . Memory (MB): peak = 1813.219 ; gain = 439.914
90 Infos, 115 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:26 . Memory (MB): peak = 1813.219 ; gain = 439.914
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/dma_design_1.bd]
refresh_design
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ip/dma_design_1_axi_smc_0/bd_0/ip/ip_1/bd_a967_psr_aclk_0_board.xdc] for cell 'dma_design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ip/dma_design_1_axi_smc_0/bd_0/ip/ip_1/bd_a967_psr_aclk_0_board.xdc] for cell 'dma_design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ip/dma_design_1_axi_smc_0/bd_0/ip/ip_1/bd_a967_psr_aclk_0.xdc] for cell 'dma_design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ip/dma_design_1_axi_smc_0/bd_0/ip/ip_1/bd_a967_psr_aclk_0.xdc] for cell 'dma_design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ip/dma_design_1_axi_vdma_0_0/dma_design_1_axi_vdma_0_0.xdc] for cell 'dma_design_1_i/axi_vdma_0/U0'
Finished Parsing XDC File [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ip/dma_design_1_axi_vdma_0_0/dma_design_1_axi_vdma_0_0.xdc] for cell 'dma_design_1_i/axi_vdma_0/U0'
Parsing XDC File [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ip/dma_design_1_proc_sys_reset_0_0/dma_design_1_proc_sys_reset_0_0_board.xdc] for cell 'dma_design_1_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ip/dma_design_1_proc_sys_reset_0_0/dma_design_1_proc_sys_reset_0_0_board.xdc] for cell 'dma_design_1_i/proc_sys_reset_0/U0'
Parsing XDC File [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ip/dma_design_1_proc_sys_reset_0_0/dma_design_1_proc_sys_reset_0_0.xdc] for cell 'dma_design_1_i/proc_sys_reset_0/U0'
Finished Parsing XDC File [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ip/dma_design_1_proc_sys_reset_0_0/dma_design_1_proc_sys_reset_0_0.xdc] for cell 'dma_design_1_i/proc_sys_reset_0/U0'
Parsing XDC File [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ip/dma_design_1_processing_system7_0_0/dma_design_1_processing_system7_0_0.xdc] for cell 'dma_design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ip/dma_design_1_processing_system7_0_0/dma_design_1_processing_system7_0_0.xdc] for cell 'dma_design_1_i/processing_system7_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ip/dma_design_1_processing_system7_0_0/dma_design_1_processing_system7_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/dma_design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/dma_design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ip/dma_design_1_rst_ps7_0_100M_0/dma_design_1_rst_ps7_0_100M_0_board.xdc] for cell 'dma_design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ip/dma_design_1_rst_ps7_0_100M_0/dma_design_1_rst_ps7_0_100M_0_board.xdc] for cell 'dma_design_1_i/rst_ps7_0_100M/U0'
Parsing XDC File [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ip/dma_design_1_rst_ps7_0_100M_0/dma_design_1_rst_ps7_0_100M_0.xdc] for cell 'dma_design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ip/dma_design_1_rst_ps7_0_100M_0/dma_design_1_rst_ps7_0_100M_0.xdc] for cell 'dma_design_1_i/rst_ps7_0_100M/U0'
Parsing XDC File [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ip/dma_design_1_axi_gpio_0_0/dma_design_1_axi_gpio_0_0_board.xdc] for cell 'dma_design_1_i/axi_gpio_0/U0'
Finished Parsing XDC File [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ip/dma_design_1_axi_gpio_0_0/dma_design_1_axi_gpio_0_0_board.xdc] for cell 'dma_design_1_i/axi_gpio_0/U0'
Parsing XDC File [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ip/dma_design_1_axi_gpio_0_0/dma_design_1_axi_gpio_0_0.xdc] for cell 'dma_design_1_i/axi_gpio_0/U0'
Finished Parsing XDC File [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ip/dma_design_1_axi_gpio_0_0/dma_design_1_axi_gpio_0_0.xdc] for cell 'dma_design_1_i/axi_gpio_0/U0'
Parsing XDC File [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ip/dma_design_1_axi_gpio_1_0/dma_design_1_axi_gpio_1_0_board.xdc] for cell 'dma_design_1_i/axi_gpio_1/U0'
Finished Parsing XDC File [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ip/dma_design_1_axi_gpio_1_0/dma_design_1_axi_gpio_1_0_board.xdc] for cell 'dma_design_1_i/axi_gpio_1/U0'
Parsing XDC File [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ip/dma_design_1_axi_gpio_1_0/dma_design_1_axi_gpio_1_0.xdc] for cell 'dma_design_1_i/axi_gpio_1/U0'
Finished Parsing XDC File [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ip/dma_design_1_axi_gpio_1_0/dma_design_1_axi_gpio_1_0.xdc] for cell 'dma_design_1_i/axi_gpio_1/U0'
Parsing XDC File [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ip/dma_design_1_axi_gpio_2_3/dma_design_1_axi_gpio_2_3_board.xdc] for cell 'dma_design_1_i/axi_gpio_2/U0'
Finished Parsing XDC File [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ip/dma_design_1_axi_gpio_2_3/dma_design_1_axi_gpio_2_3_board.xdc] for cell 'dma_design_1_i/axi_gpio_2/U0'
Parsing XDC File [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ip/dma_design_1_axi_gpio_2_3/dma_design_1_axi_gpio_2_3.xdc] for cell 'dma_design_1_i/axi_gpio_2/U0'
Finished Parsing XDC File [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ip/dma_design_1_axi_gpio_2_3/dma_design_1_axi_gpio_2_3.xdc] for cell 'dma_design_1_i/axi_gpio_2/U0'
Parsing XDC File [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ip/dma_design_1_axi_gpio_3_0/dma_design_1_axi_gpio_3_0_board.xdc] for cell 'dma_design_1_i/axi_gpio_3/U0'
Finished Parsing XDC File [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ip/dma_design_1_axi_gpio_3_0/dma_design_1_axi_gpio_3_0_board.xdc] for cell 'dma_design_1_i/axi_gpio_3/U0'
Parsing XDC File [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ip/dma_design_1_axi_gpio_3_0/dma_design_1_axi_gpio_3_0.xdc] for cell 'dma_design_1_i/axi_gpio_3/U0'
Finished Parsing XDC File [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ip/dma_design_1_axi_gpio_3_0/dma_design_1_axi_gpio_3_0.xdc] for cell 'dma_design_1_i/axi_gpio_3/U0'
Parsing XDC File [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ip/dma_design_1_axi_gpio_4_0/dma_design_1_axi_gpio_4_0_board.xdc] for cell 'dma_design_1_i/axi_gpio_4/U0'
Finished Parsing XDC File [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ip/dma_design_1_axi_gpio_4_0/dma_design_1_axi_gpio_4_0_board.xdc] for cell 'dma_design_1_i/axi_gpio_4/U0'
Parsing XDC File [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ip/dma_design_1_axi_gpio_4_0/dma_design_1_axi_gpio_4_0.xdc] for cell 'dma_design_1_i/axi_gpio_4/U0'
Finished Parsing XDC File [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ip/dma_design_1_axi_gpio_4_0/dma_design_1_axi_gpio_4_0.xdc] for cell 'dma_design_1_i/axi_gpio_4/U0'
Parsing XDC File [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ip/dma_design_1_fifo_generator_0_0/dma_design_1_fifo_generator_0_0.xdc] for cell 'dma_design_1_i/fifo_generator_0/U0'
Finished Parsing XDC File [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ip/dma_design_1_fifo_generator_0_0/dma_design_1_fifo_generator_0_0.xdc] for cell 'dma_design_1_i/fifo_generator_0/U0'
INFO: [Timing 38-2] Deriving generated clocks
Parsing XDC File [C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc]
WARNING: [Vivado 12-584] No ports matched 'FMC_CLK0_N'. [C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:270]
WARNING: [Vivado 12-584] No ports matched 'FMC_CLK0_P'. [C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:271]
WARNING: [Vivado 12-584] No ports matched 'FMC_LA00_CC_N'. [C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:272]
WARNING: [Vivado 12-584] No ports matched 'FMC_LA00_CC_P'. [C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:273]
WARNING: [Vivado 12-584] No ports matched 'FMC_LA01_CC_N'. [C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:274]
WARNING: [Vivado 12-584] No ports matched 'FMC_LA01_CC_P'. [C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:275]
WARNING: [Vivado 12-584] No ports matched 'FMC_LA02_N'. [C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:276]
WARNING: [Vivado 12-584] No ports matched 'FMC_LA02_P'. [C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:277]
WARNING: [Vivado 12-584] No ports matched 'FMC_LA03_N'. [C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:278]
WARNING: [Vivado 12-584] No ports matched 'FMC_LA03_P'. [C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:279]
WARNING: [Vivado 12-584] No ports matched 'FMC_LA04_N'. [C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:280]
WARNING: [Vivado 12-584] No ports matched 'FMC_LA04_P'. [C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:281]
WARNING: [Vivado 12-584] No ports matched 'FMC_LA05_N'. [C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:282]
WARNING: [Vivado 12-584] No ports matched 'FMC_LA05_P'. [C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:283]
WARNING: [Vivado 12-584] No ports matched 'FMC_LA06_N'. [C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:284]
WARNING: [Vivado 12-584] No ports matched 'FMC_LA06_P'. [C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:285]
WARNING: [Vivado 12-584] No ports matched 'FMC_LA07_N'. [C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:286]
WARNING: [Vivado 12-584] No ports matched 'FMC_LA07_P'. [C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:287]
WARNING: [Vivado 12-584] No ports matched 'FMC_LA08_N'. [C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:288]
WARNING: [Vivado 12-584] No ports matched 'FMC_LA08_P'. [C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:289]
WARNING: [Vivado 12-584] No ports matched 'FMC_LA09_N'. [C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:290]
WARNING: [Vivado 12-584] No ports matched 'FMC_LA09_P'. [C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:291]
WARNING: [Vivado 12-584] No ports matched 'FMC_LA10_N'. [C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:292]
WARNING: [Vivado 12-584] No ports matched 'FMC_LA10_P'. [C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:293]
WARNING: [Vivado 12-584] No ports matched 'FMC_LA11_N'. [C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:294]
WARNING: [Vivado 12-584] No ports matched 'FMC_LA11_P'. [C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:295]
WARNING: [Vivado 12-584] No ports matched 'FMC_LA12_N'. [C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:296]
WARNING: [Vivado 12-584] No ports matched 'FMC_LA12_P'. [C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:297]
WARNING: [Vivado 12-584] No ports matched 'FMC_LA13_N'. [C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:298]
WARNING: [Vivado 12-584] No ports matched 'FMC_LA13_P'. [C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:299]
WARNING: [Vivado 12-584] No ports matched 'FMC_LA14_N'. [C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:300]
WARNING: [Vivado 12-584] No ports matched 'FMC_LA14_P'. [C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:301]
WARNING: [Vivado 12-584] No ports matched 'FMC_LA15_N'. [C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:302]
WARNING: [Vivado 12-584] No ports matched 'FMC_LA15_P'. [C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:303]
WARNING: [Vivado 12-584] No ports matched 'FMC_LA16_N'. [C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:304]
WARNING: [Vivado 12-584] No ports matched 'FMC_LA16_P'. [C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:305]
WARNING: [Vivado 12-584] No ports matched 'FMC_CLK1_N'. [C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:310]
WARNING: [Vivado 12-584] No ports matched 'FMC_CLK1_P'. [C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:311]
WARNING: [Vivado 12-584] No ports matched 'FMC_LA17_CC_N'. [C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:312]
WARNING: [Vivado 12-584] No ports matched 'FMC_LA17_CC_P'. [C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:313]
WARNING: [Vivado 12-584] No ports matched 'FMC_LA18_CC_N'. [C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:314]
WARNING: [Vivado 12-584] No ports matched 'FMC_LA18_CC_P'. [C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:315]
WARNING: [Vivado 12-584] No ports matched 'FMC_LA19_N'. [C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:316]
WARNING: [Vivado 12-584] No ports matched 'FMC_LA19_P'. [C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:317]
WARNING: [Vivado 12-584] No ports matched 'FMC_LA20_N'. [C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:318]
WARNING: [Vivado 12-584] No ports matched 'FMC_LA20_P'. [C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:319]
WARNING: [Vivado 12-584] No ports matched 'FMC_LA21_N'. [C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:320]
WARNING: [Vivado 12-584] No ports matched 'FMC_LA21_P'. [C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:321]
WARNING: [Vivado 12-584] No ports matched 'FMC_LA22_N'. [C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:322]
WARNING: [Vivado 12-584] No ports matched 'FMC_LA22_P'. [C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:323]
WARNING: [Vivado 12-584] No ports matched 'FMC_LA23_N'. [C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:324]
WARNING: [Vivado 12-584] No ports matched 'FMC_LA23_P'. [C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:325]
WARNING: [Vivado 12-584] No ports matched 'FMC_LA24_N'. [C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:326]
WARNING: [Vivado 12-584] No ports matched 'FMC_LA24_P'. [C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:327]
WARNING: [Vivado 12-584] No ports matched 'FMC_LA25_N'. [C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:328]
WARNING: [Vivado 12-584] No ports matched 'FMC_LA25_P'. [C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:329]
WARNING: [Vivado 12-584] No ports matched 'FMC_LA26_N'. [C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:330]
WARNING: [Vivado 12-584] No ports matched 'FMC_LA26_P'. [C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:331]
WARNING: [Vivado 12-584] No ports matched 'FMC_LA27_N'. [C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:332]
WARNING: [Vivado 12-584] No ports matched 'FMC_LA27_P'. [C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:333]
WARNING: [Vivado 12-584] No ports matched 'FMC_LA28_N'. [C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:334]
WARNING: [Vivado 12-584] No ports matched 'FMC_LA28_P'. [C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:335]
WARNING: [Vivado 12-584] No ports matched 'FMC_LA29_N'. [C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:336]
WARNING: [Vivado 12-584] No ports matched 'FMC_LA29_P'. [C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:337]
WARNING: [Vivado 12-584] No ports matched 'FMC_LA30_N'. [C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:338]
WARNING: [Vivado 12-584] No ports matched 'FMC_LA30_P'. [C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:339]
WARNING: [Vivado 12-584] No ports matched 'FMC_LA31_N'. [C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:340]
WARNING: [Vivado 12-584] No ports matched 'FMC_LA31_P'. [C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:341]
WARNING: [Vivado 12-584] No ports matched 'FMC_LA32_N'. [C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:342]
WARNING: [Vivado 12-584] No ports matched 'FMC_LA32_P'. [C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:343]
WARNING: [Vivado 12-584] No ports matched 'FMC_LA33_N'. [C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:344]
WARNING: [Vivado 12-584] No ports matched 'FMC_LA33_P'. [C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:345]
WARNING: [Vivado 12-584] No ports matched '[get_ports -of_objects [get_iobanks 35]]'. [C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc:374]
Finished Parsing XDC File [C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/dma_design_1_wrapper_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/constrs_1/imports/scripts/zedboard_master_XDC_RevC_D_v3.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/dma_design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/dma_design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ip/dma_design_1_axi_vdma_0_0/dma_design_1_axi_vdma_0_0_clocks.xdc] for cell 'dma_design_1_i/axi_vdma_0/U0'
Finished Parsing XDC File [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ip/dma_design_1_axi_vdma_0_0/dma_design_1_axi_vdma_0_0_clocks.xdc] for cell 'dma_design_1_i/axi_vdma_0/U0'
Parsing XDC File [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ip/dma_design_1_fifo_generator_0_0/dma_design_1_fifo_generator_0_0_clocks.xdc] for cell 'dma_design_1_i/fifo_generator_0/U0'
Finished Parsing XDC File [c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ip/dma_design_1_fifo_generator_0_0/dma_design_1_fifo_generator_0_0_clocks.xdc] for cell 'dma_design_1_i/fifo_generator_0/U0'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'dma_design_1_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'dma_design_1_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'dma_design_1_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'dma_design_1_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/dma_design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/dma_design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [C:/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dma_design_1_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dma_design_1_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dma_design_1_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'dma_design_1_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/dma_design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/dma_design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Sourcing Tcl File [C:/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'dma_design_1_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'dma_design_1_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'dma_design_1_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'dma_design_1_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [C:/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'dma_design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'dma_design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Xilinx/Vivado/2017.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/dma_design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/dma_design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 2112.082 ; gain = 60.000
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu Mar 15 13:02:02 2018] Launched synth_1...
Run output will be captured here: C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.runs/synth_1/runme.log
[Thu Mar 15 13:02:03 2018] Launched impl_1...
Run output will be captured here: C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.runs/impl_1/runme.log
file copy -force C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.runs/impl_1/dma_design_1_wrapper.sysdef C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.sdk/dma_design_1_wrapper.hdf

launch_sdk -workspace C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.sdk -hwspec C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.sdk/dma_design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.sdk -hwspec C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.sdk/dma_design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
open_bd_design {C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/dma_design_1.bd}
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.061 . PS DDR interfaces might fail when entering negative DQS skew values. 
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.061 . PS DDR interfaces might fail when entering negative DQS skew values. 
startgroup
set_property -dict [list CONFIG.PCW_FPGA1_PERIPHERAL_FREQMHZ {40}] [get_bd_cells processing_system7_0]
CRITICAL WARNING: [PSU-1]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_2 has negative value -0.009 . PS DDR interfaces might fail when entering negative DQS skew values. 
CRITICAL WARNING: [PSU-2]  Parameter : PCW_UIPARAM_DDR_DQS_TO_CLK_DELAY_3 has negative value -0.061 . PS DDR interfaces might fail when entering negative DQS skew values. 
endgroup
update_module_reference dma_design_1_try_vga_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'interface_axis' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4753] Inferred signal 'reset' from port 'aresetn' as interface 'aresetn'.
INFO: [IP_Flow 19-4728] Bus Interface 'aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/jfa49/Downloads/Audio003'.
Upgrading 'C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/dma_design_1.bd'
INFO: [IP_Flow 19-1972] Upgraded dma_design_1_try_vga_0_0 from try_vga_v1_0 1.0 to try_vga_v1_0 1.0
WARNING: [BD 41-1731] Type mismatch between connected pins: /processing_system7_0/FCLK_CLK1(clk) and /try_vga_0_upgraded_ipi/clk25(undef)
Wrote  : <C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/dma_design_1.bd> 
reset_run synth_1
reset_run dma_design_1_processing_system7_0_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
CRITICAL WARNING: [BD 41-967] AXI interface pin /try_vga_0/interface_axis is not associated to any clock pin. It may not work correctly.
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
Wrote  : <C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/dma_design_1.bd> 
VHDL Output written to : C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/synth/dma_design_1.vhd
VHDL Output written to : C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/sim/dma_design_1.vhd
VHDL Output written to : C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/hdl/dma_design_1_wrapper.vhd
Exporting to file c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ip/dma_design_1_axi_smc_0/bd_0/hw_handoff/dma_design_1_axi_smc_0.hwh
Generated Block Design Tcl file c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ip/dma_design_1_axi_smc_0/bd_0/hw_handoff/dma_design_1_axi_smc_0_bd.tcl
Generated Hardware Definition File c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ip/dma_design_1_axi_smc_0/bd_0/synth/dma_design_1_axi_smc_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_smc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_vdma_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block LSFR_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_4 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Debounce_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block audio_testbench_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block try_vga_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block fifo_generator_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ip/dma_design_1_auto_pc_0/dma_design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/hw_handoff/dma_design_1.hwh
Generated Block Design Tcl file C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/hw_handoff/dma_design_1_bd.tcl
Generated Hardware Definition File C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/synth/dma_design_1.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP dma_design_1_auto_pc_0, cache-ID = 6ad8981a62bd9ad5; cache size = 9.294 MB.
[Thu Mar 15 13:21:50 2018] Launched dma_design_1_processing_system7_0_0_synth_1, dma_design_1_proc_sys_reset_0_0_synth_1, dma_design_1_fifo_generator_0_0_synth_1, dma_design_1_try_vga_0_0_synth_1, synth_1...
Run output will be captured here:
dma_design_1_processing_system7_0_0_synth_1: C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.runs/dma_design_1_processing_system7_0_0_synth_1/runme.log
dma_design_1_proc_sys_reset_0_0_synth_1: C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.runs/dma_design_1_proc_sys_reset_0_0_synth_1/runme.log
dma_design_1_fifo_generator_0_0_synth_1: C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.runs/dma_design_1_fifo_generator_0_0_synth_1/runme.log
dma_design_1_try_vga_0_0_synth_1: C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.runs/dma_design_1_try_vga_0_0_synth_1/runme.log
synth_1: C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.runs/synth_1/runme.log
[Thu Mar 15 13:21:51 2018] Launched impl_1...
Run output will be captured here: C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:41 ; elapsed = 00:01:05 . Memory (MB): peak = 2168.844 ; gain = 56.762
file copy -force C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.runs/impl_1/dma_design_1_wrapper.sysdef C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.sdk/dma_design_1_wrapper.hdf

launch_sdk -workspace C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.sdk -hwspec C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.sdk/dma_design_1_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.sdk -hwspec C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.sdk/dma_design_1_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
startgroup
set_property -dict [list CONFIG.C_ALL_INPUTS {0}] [get_bd_cells axi_gpio_2]
endgroup
startgroup
set_property -dict [list CONFIG.C_ALL_INPUTS {1}] [get_bd_cells axi_gpio_2]
endgroup
save_bd_design
Wrote  : <C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/dma_design_1.bd> 
Wrote  : <C:/Users/jfa49/180315_INTEGRATEwithoutVGAupdated/180315_INTEGRATEwithoutVGAupdated.srcs/sources_1/bd/dma_design_1/ui/bd_f986eb17.ui> 
exit
INFO: [Common 17-206] Exiting Vivado at Thu Mar 15 14:17:26 2018...
