{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1559694913125 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1559694913125 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun 05 00:35:13 2019 " "Processing started: Wed Jun 05 00:35:13 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1559694913125 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559694913125 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DemoFinal -c DemoFinal " "Command: quartus_map --read_settings_files=on --write_settings_files=off DemoFinal -c DemoFinal" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559694913125 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1559694913469 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1559694913469 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter4bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter4bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Counter4Bits-RTL " "Found design unit 1: Counter4Bits-RTL" {  } { { "Counter4Bits.vhd" "" { Text "D:/LSD/projeto_final/Fase3/Counter4Bits.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559694921269 ""} { "Info" "ISGN_ENTITY_NAME" "1 Counter4Bits " "Found entity 1: Counter4Bits" {  } { { "Counter4Bits.vhd" "" { Text "D:/LSD/projeto_final/Fase3/Counter4Bits.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559694921269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559694921269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "en_gen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file en_gen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 en_gen-beh " "Found design unit 1: en_gen-beh" {  } { { "en_gen.vhd" "" { Text "D:/LSD/projeto_final/Fase3/en_gen.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559694921269 ""} { "Info" "ISGN_ENTITY_NAME" "1 en_gen " "Found entity 1: en_gen" {  } { { "en_gen.vhd" "" { Text "D:/LSD/projeto_final/Fase3/en_gen.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559694921269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559694921269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bin7segdecoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bin7segdecoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Bin7SegDecoder-Behavioral " "Found design unit 1: Bin7SegDecoder-Behavioral" {  } { { "Bin7SegDecoder.vhd" "" { Text "D:/LSD/projeto_final/Fase3/Bin7SegDecoder.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559694921269 ""} { "Info" "ISGN_ENTITY_NAME" "1 Bin7SegDecoder " "Found entity 1: Bin7SegDecoder" {  } { { "Bin7SegDecoder.vhd" "" { Text "D:/LSD/projeto_final/Fase3/Bin7SegDecoder.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559694921269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559694921269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demofinal.vhd 2 1 " "Found 2 design units, including 1 entities, in source file demofinal.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DemoFinal-shell " "Found design unit 1: DemoFinal-shell" {  } { { "DemoFinal.vhd" "" { Text "D:/LSD/projeto_final/Fase3/DemoFinal.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559694921284 ""} { "Info" "ISGN_ENTITY_NAME" "1 DemoFinal " "Found entity 1: DemoFinal" {  } { { "DemoFinal.vhd" "" { Text "D:/LSD/projeto_final/Fase3/DemoFinal.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559694921284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559694921284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/clk_pulse_seconds.vhd 2 1 " "Found 2 design units, including 1 entities, in source file output_files/clk_pulse_seconds.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clk_pulse_seconds-RTL " "Found design unit 1: clk_pulse_seconds-RTL" {  } { { "output_files/clk_pulse_seconds.vhd" "" { Text "D:/LSD/projeto_final/Fase3/output_files/clk_pulse_seconds.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559694921284 ""} { "Info" "ISGN_ENTITY_NAME" "1 clk_pulse_seconds " "Found entity 1: clk_pulse_seconds" {  } { { "output_files/clk_pulse_seconds.vhd" "" { Text "D:/LSD/projeto_final/Fase3/output_files/clk_pulse_seconds.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559694921284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559694921284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/lsd/mini-projeto/parte2/output_files/debounceunit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /lsd/mini-projeto/parte2/output_files/debounceunit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DebounceUnit-Behavioral " "Found design unit 1: DebounceUnit-Behavioral" {  } { { "../../mini-projeto/Parte2/output_files/DebounceUnit.vhd" "" { Text "D:/LSD/mini-projeto/Parte2/output_files/DebounceUnit.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559694921284 ""} { "Info" "ISGN_ENTITY_NAME" "1 DebounceUnit " "Found entity 1: DebounceUnit" {  } { { "../../mini-projeto/Parte2/output_files/DebounceUnit.vhd" "" { Text "D:/LSD/mini-projeto/Parte2/output_files/DebounceUnit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559694921284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559694921284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ctr_maquina.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ctr_maquina.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Ctr_Maquina-Behav " "Found design unit 1: Ctr_Maquina-Behav" {  } { { "Ctr_Maquina.vhd" "" { Text "D:/LSD/projeto_final/Fase3/Ctr_Maquina.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559694921284 ""} { "Info" "ISGN_ENTITY_NAME" "1 Ctr_Maquina " "Found entity 1: Ctr_Maquina" {  } { { "Ctr_Maquina.vhd" "" { Text "D:/LSD/projeto_final/Fase3/Ctr_Maquina.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559694921284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559694921284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux2_1-Behavioural " "Found design unit 1: Mux2_1-Behavioural" {  } { { "Mux2_1.vhd" "" { Text "D:/LSD/projeto_final/Fase3/Mux2_1.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559694921284 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux2_1 " "Found entity 1: Mux2_1" {  } { { "Mux2_1.vhd" "" { Text "D:/LSD/projeto_final/Fase3/Mux2_1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559694921284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559694921284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Register4-behav " "Found design unit 1: Register4-behav" {  } { { "Register4.vhd" "" { Text "D:/LSD/projeto_final/Fase3/Register4.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559694921284 ""} { "Info" "ISGN_ENTITY_NAME" "1 Register4 " "Found entity 1: Register4" {  } { { "Register4.vhd" "" { Text "D:/LSD/projeto_final/Fase3/Register4.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1559694921284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559694921284 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DemoFinal " "Elaborating entity \"DemoFinal\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1559694921316 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_led DemoFinal.vhd(23) " "Verilog HDL or VHDL warning at DemoFinal.vhd(23): object \"s_led\" assigned a value but never read" {  } { { "DemoFinal.vhd" "" { Text "D:/LSD/projeto_final/Fase3/DemoFinal.vhd" 23 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1559694921316 "|DemoFinal"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_44 DemoFinal.vhd(34) " "Verilog HDL or VHDL warning at DemoFinal.vhd(34): object \"s_44\" assigned a value but never read" {  } { { "DemoFinal.vhd" "" { Text "D:/LSD/projeto_final/Fase3/DemoFinal.vhd" 34 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1559694921316 "|DemoFinal"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s_rco3 DemoFinal.vhd(43) " "Verilog HDL or VHDL warning at DemoFinal.vhd(43): object \"s_rco3\" assigned a value but never read" {  } { { "DemoFinal.vhd" "" { Text "D:/LSD/projeto_final/Fase3/DemoFinal.vhd" 43 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1559694921316 "|DemoFinal"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "LEDG\[7\] DemoFinal.vhd(8) " "Using initial value X (don't care) for net \"LEDG\[7\]\" at DemoFinal.vhd(8)" {  } { { "DemoFinal.vhd" "" { Text "D:/LSD/projeto_final/Fase3/DemoFinal.vhd" 8 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559694921316 "|DemoFinal"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "LEDG\[5..0\] DemoFinal.vhd(8) " "Using initial value X (don't care) for net \"LEDG\[5..0\]\" at DemoFinal.vhd(8)" {  } { { "DemoFinal.vhd" "" { Text "D:/LSD/projeto_final/Fase3/DemoFinal.vhd" 8 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559694921316 "|DemoFinal"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "LEDR\[8\] DemoFinal.vhd(9) " "Using initial value X (don't care) for net \"LEDR\[8\]\" at DemoFinal.vhd(9)" {  } { { "DemoFinal.vhd" "" { Text "D:/LSD/projeto_final/Fase3/DemoFinal.vhd" 9 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559694921316 "|DemoFinal"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "LEDR\[5..0\] DemoFinal.vhd(9) " "Using initial value X (don't care) for net \"LEDR\[5..0\]\" at DemoFinal.vhd(9)" {  } { { "DemoFinal.vhd" "" { Text "D:/LSD/projeto_final/Fase3/DemoFinal.vhd" 9 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559694921316 "|DemoFinal"}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "LEDR\[12\] DemoFinal.vhd(159) " "Can't resolve multiple constant drivers for net \"LEDR\[12\]\" at DemoFinal.vhd(159)" {  } { { "DemoFinal.vhd" "" { Text "D:/LSD/projeto_final/Fase3/DemoFinal.vhd" 159 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559694921316 ""}
{ "Error" "EVRFX_VDB_NET_ANOTHER_DRIVER" "DemoFinal.vhd(261) " "Constant driver at DemoFinal.vhd(261)" {  } { { "DemoFinal.vhd" "" { Text "D:/LSD/projeto_final/Fase3/DemoFinal.vhd" 261 0 0 } }  } 0 10029 "Constant driver at %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559694921316 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "LEDR\[10\] DemoFinal.vhd(159) " "Can't resolve multiple constant drivers for net \"LEDR\[10\]\" at DemoFinal.vhd(159)" {  } { { "DemoFinal.vhd" "" { Text "D:/LSD/projeto_final/Fase3/DemoFinal.vhd" 159 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559694921316 ""}
{ "Error" "EVRFX_VDB_NET_ANOTHER_DRIVER" "DemoFinal.vhd(263) " "Constant driver at DemoFinal.vhd(263)" {  } { { "DemoFinal.vhd" "" { Text "D:/LSD/projeto_final/Fase3/DemoFinal.vhd" 263 0 0 } }  } 0 10029 "Constant driver at %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559694921316 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "LEDR\[9\] DemoFinal.vhd(159) " "Can't resolve multiple constant drivers for net \"LEDR\[9\]\" at DemoFinal.vhd(159)" {  } { { "DemoFinal.vhd" "" { Text "D:/LSD/projeto_final/Fase3/DemoFinal.vhd" 159 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1559694921316 ""}
{ "Error" "EVRFX_VDB_NET_ANOTHER_DRIVER" "DemoFinal.vhd(264) " "Constant driver at DemoFinal.vhd(264)" {  } { { "DemoFinal.vhd" "" { Text "D:/LSD/projeto_final/Fase3/DemoFinal.vhd" 264 0 0 } }  } 0 10029 "Constant driver at %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1559694921316 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1559694921316 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 7 s 8 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 7 errors, 8 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4805 " "Peak virtual memory: 4805 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1559694921409 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Jun 05 00:35:21 2019 " "Processing ended: Wed Jun 05 00:35:21 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1559694921409 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1559694921409 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1559694921409 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1559694921409 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 9 s 8 s " "Quartus Prime Full Compilation was unsuccessful. 9 errors, 8 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1559694922034 ""}
