\hypertarget{struct_s_p_i___init_type_def}{}\doxysection{Referencia de la Estructura S\+P\+I\+\_\+\+Init\+Type\+Def}
\label{struct_s_p_i___init_type_def}\index{SPI\_InitTypeDef@{SPI\_InitTypeDef}}


S\+PI Configuration Structure definition.  




{\ttfamily \#include $<$stm32f4xx\+\_\+hal\+\_\+spi.\+h$>$}

\doxysubsection*{Campos de datos}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_s_p_i___init_type_def_a0ffc93ec511ed9cf1663f6939bd3e839}{Mode}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_s_p_i___init_type_def_ab94410c1333b512e271b1c135fe50916}{Direction}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_s_p_i___init_type_def_a98999b0cd6e4c94f05b61b2554ee0371}{Data\+Size}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_s_p_i___init_type_def_a83f278c9d173d3cd021644692bf3c435}{C\+L\+K\+Polarity}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_s_p_i___init_type_def_aba7183911cbc41063270dab182de768f}{C\+L\+K\+Phase}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_s_p_i___init_type_def_ae4a064e48fd5945eda7210d515fed69c}{N\+SS}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_s_p_i___init_type_def_a2fa72ad4f27606fffa2ec9456bcb0a56}{Baud\+Rate\+Prescaler}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_s_p_i___init_type_def_a9740c535f073c87bb06668385ce96002}{First\+Bit}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_s_p_i___init_type_def_a3db685adbdc6f7bfc7ad0191ba5ab277}{T\+I\+Mode}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_s_p_i___init_type_def_a9d334a47c34b01cbfa55ff66cfc1e0ce}{C\+R\+C\+Calculation}}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_s_p_i___init_type_def_a48aef59cfd7bf0262b1ad993fef2fc7b}{C\+R\+C\+Polynomial}}
\end{DoxyCompactItemize}


\doxysubsection{Descripción detallada}
S\+PI Configuration Structure definition. 

\doxysubsection{Documentación de los campos}
\mbox{\Hypertarget{struct_s_p_i___init_type_def_a2fa72ad4f27606fffa2ec9456bcb0a56}\label{struct_s_p_i___init_type_def_a2fa72ad4f27606fffa2ec9456bcb0a56}} 
\index{SPI\_InitTypeDef@{SPI\_InitTypeDef}!BaudRatePrescaler@{BaudRatePrescaler}}
\index{BaudRatePrescaler@{BaudRatePrescaler}!SPI\_InitTypeDef@{SPI\_InitTypeDef}}
\doxysubsubsection{\texorpdfstring{BaudRatePrescaler}{BaudRatePrescaler}}
{\footnotesize\ttfamily uint32\+\_\+t Baud\+Rate\+Prescaler}

Specifies the Baud Rate prescaler value which will be used to configure the transmit and receive S\+CK clock. This parameter can be a value of \mbox{\hyperlink{group___s_p_i___baud_rate___prescaler}{S\+PI Baud\+Rate Prescaler}} \begin{DoxyNote}{Nota}
The communication clock is derived from the master clock. The slave clock does not need to be set. 
\end{DoxyNote}
\mbox{\Hypertarget{struct_s_p_i___init_type_def_aba7183911cbc41063270dab182de768f}\label{struct_s_p_i___init_type_def_aba7183911cbc41063270dab182de768f}} 
\index{SPI\_InitTypeDef@{SPI\_InitTypeDef}!CLKPhase@{CLKPhase}}
\index{CLKPhase@{CLKPhase}!SPI\_InitTypeDef@{SPI\_InitTypeDef}}
\doxysubsubsection{\texorpdfstring{CLKPhase}{CLKPhase}}
{\footnotesize\ttfamily uint32\+\_\+t C\+L\+K\+Phase}

Specifies the clock active edge for the bit capture. This parameter can be a value of \mbox{\hyperlink{group___s_p_i___clock___phase}{S\+PI Clock Phase}} \mbox{\Hypertarget{struct_s_p_i___init_type_def_a83f278c9d173d3cd021644692bf3c435}\label{struct_s_p_i___init_type_def_a83f278c9d173d3cd021644692bf3c435}} 
\index{SPI\_InitTypeDef@{SPI\_InitTypeDef}!CLKPolarity@{CLKPolarity}}
\index{CLKPolarity@{CLKPolarity}!SPI\_InitTypeDef@{SPI\_InitTypeDef}}
\doxysubsubsection{\texorpdfstring{CLKPolarity}{CLKPolarity}}
{\footnotesize\ttfamily uint32\+\_\+t C\+L\+K\+Polarity}

Specifies the serial clock steady state. This parameter can be a value of \mbox{\hyperlink{group___s_p_i___clock___polarity}{S\+PI Clock Polarity}} \mbox{\Hypertarget{struct_s_p_i___init_type_def_a9d334a47c34b01cbfa55ff66cfc1e0ce}\label{struct_s_p_i___init_type_def_a9d334a47c34b01cbfa55ff66cfc1e0ce}} 
\index{SPI\_InitTypeDef@{SPI\_InitTypeDef}!CRCCalculation@{CRCCalculation}}
\index{CRCCalculation@{CRCCalculation}!SPI\_InitTypeDef@{SPI\_InitTypeDef}}
\doxysubsubsection{\texorpdfstring{CRCCalculation}{CRCCalculation}}
{\footnotesize\ttfamily uint32\+\_\+t C\+R\+C\+Calculation}

Specifies if the C\+RC calculation is enabled or not. This parameter can be a value of \mbox{\hyperlink{group___s_p_i___c_r_c___calculation}{S\+PI C\+RC Calculation}} \mbox{\Hypertarget{struct_s_p_i___init_type_def_a48aef59cfd7bf0262b1ad993fef2fc7b}\label{struct_s_p_i___init_type_def_a48aef59cfd7bf0262b1ad993fef2fc7b}} 
\index{SPI\_InitTypeDef@{SPI\_InitTypeDef}!CRCPolynomial@{CRCPolynomial}}
\index{CRCPolynomial@{CRCPolynomial}!SPI\_InitTypeDef@{SPI\_InitTypeDef}}
\doxysubsubsection{\texorpdfstring{CRCPolynomial}{CRCPolynomial}}
{\footnotesize\ttfamily uint32\+\_\+t C\+R\+C\+Polynomial}

Specifies the polynomial used for the C\+RC calculation. This parameter must be an odd number between Min\+\_\+\+Data = 1 and Max\+\_\+\+Data = 65535 \mbox{\Hypertarget{struct_s_p_i___init_type_def_a98999b0cd6e4c94f05b61b2554ee0371}\label{struct_s_p_i___init_type_def_a98999b0cd6e4c94f05b61b2554ee0371}} 
\index{SPI\_InitTypeDef@{SPI\_InitTypeDef}!DataSize@{DataSize}}
\index{DataSize@{DataSize}!SPI\_InitTypeDef@{SPI\_InitTypeDef}}
\doxysubsubsection{\texorpdfstring{DataSize}{DataSize}}
{\footnotesize\ttfamily uint32\+\_\+t Data\+Size}

Specifies the S\+PI data size. This parameter can be a value of \mbox{\hyperlink{group___s_p_i___data___size}{S\+PI Data Size}} \mbox{\Hypertarget{struct_s_p_i___init_type_def_ab94410c1333b512e271b1c135fe50916}\label{struct_s_p_i___init_type_def_ab94410c1333b512e271b1c135fe50916}} 
\index{SPI\_InitTypeDef@{SPI\_InitTypeDef}!Direction@{Direction}}
\index{Direction@{Direction}!SPI\_InitTypeDef@{SPI\_InitTypeDef}}
\doxysubsubsection{\texorpdfstring{Direction}{Direction}}
{\footnotesize\ttfamily uint32\+\_\+t Direction}

Specifies the S\+PI bidirectional mode state. This parameter can be a value of \mbox{\hyperlink{group___s_p_i___direction}{S\+PI Direction Mode}} \mbox{\Hypertarget{struct_s_p_i___init_type_def_a9740c535f073c87bb06668385ce96002}\label{struct_s_p_i___init_type_def_a9740c535f073c87bb06668385ce96002}} 
\index{SPI\_InitTypeDef@{SPI\_InitTypeDef}!FirstBit@{FirstBit}}
\index{FirstBit@{FirstBit}!SPI\_InitTypeDef@{SPI\_InitTypeDef}}
\doxysubsubsection{\texorpdfstring{FirstBit}{FirstBit}}
{\footnotesize\ttfamily uint32\+\_\+t First\+Bit}

Specifies whether data transfers start from M\+SB or L\+SB bit. This parameter can be a value of \mbox{\hyperlink{group___s_p_i___m_s_b___l_s_b__transmission}{S\+PI M\+SB L\+SB Transmission}} \mbox{\Hypertarget{struct_s_p_i___init_type_def_a0ffc93ec511ed9cf1663f6939bd3e839}\label{struct_s_p_i___init_type_def_a0ffc93ec511ed9cf1663f6939bd3e839}} 
\index{SPI\_InitTypeDef@{SPI\_InitTypeDef}!Mode@{Mode}}
\index{Mode@{Mode}!SPI\_InitTypeDef@{SPI\_InitTypeDef}}
\doxysubsubsection{\texorpdfstring{Mode}{Mode}}
{\footnotesize\ttfamily uint32\+\_\+t Mode}

Specifies the S\+PI operating mode. This parameter can be a value of \mbox{\hyperlink{group___s_p_i___mode}{S\+PI Mode}} \mbox{\Hypertarget{struct_s_p_i___init_type_def_ae4a064e48fd5945eda7210d515fed69c}\label{struct_s_p_i___init_type_def_ae4a064e48fd5945eda7210d515fed69c}} 
\index{SPI\_InitTypeDef@{SPI\_InitTypeDef}!NSS@{NSS}}
\index{NSS@{NSS}!SPI\_InitTypeDef@{SPI\_InitTypeDef}}
\doxysubsubsection{\texorpdfstring{NSS}{NSS}}
{\footnotesize\ttfamily uint32\+\_\+t N\+SS}

Specifies whether the N\+SS signal is managed by hardware (N\+SS pin) or by software using the S\+SI bit. This parameter can be a value of \mbox{\hyperlink{group___s_p_i___slave___select__management}{S\+PI Slave Select Management}} \mbox{\Hypertarget{struct_s_p_i___init_type_def_a3db685adbdc6f7bfc7ad0191ba5ab277}\label{struct_s_p_i___init_type_def_a3db685adbdc6f7bfc7ad0191ba5ab277}} 
\index{SPI\_InitTypeDef@{SPI\_InitTypeDef}!TIMode@{TIMode}}
\index{TIMode@{TIMode}!SPI\_InitTypeDef@{SPI\_InitTypeDef}}
\doxysubsubsection{\texorpdfstring{TIMode}{TIMode}}
{\footnotesize\ttfamily uint32\+\_\+t T\+I\+Mode}

Specifies if the TI mode is enabled or not. This parameter can be a value of \mbox{\hyperlink{group___s_p_i___t_i__mode}{S\+PI TI Mode}} 

La documentación para esta estructura fue generada a partir del siguiente fichero\+:\begin{DoxyCompactItemize}
\item 
Drivers/\+S\+T\+M32\+F4xx\+\_\+\+H\+A\+L\+\_\+\+Driver/\+Inc/\mbox{\hyperlink{stm32f4xx__hal__spi_8h}{stm32f4xx\+\_\+hal\+\_\+spi.\+h}}\end{DoxyCompactItemize}
