# xilinx-csi-subsystem-loopback-test
this project is based on xilinx dphy loopback repository, I will focus on how the controller interact with DPHY lane module and PPI protocol 
