Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto d14ed4f3f7ad4c6aa4109836b4c15bd4 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot syncUpTB_behav xil_defaultlib.syncUpTB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.TFlipFlop
Compiling module xil_defaultlib.syncUp
Compiling module xil_defaultlib.syncUpTB
Compiling module xil_defaultlib.glbl
Built simulation snapshot syncUpTB_behav
