// Seed: 1586728637
module module_0;
  nmos (1, 1);
endmodule
module module_1 (
    input supply0 id_0,
    input supply0 id_1,
    input wor id_2,
    input wand id_3,
    input wor id_4,
    inout supply0 id_5
);
  id_7 :
  assert property (@(posedge 1) id_2)
  else $unsigned(62);
  ;
  module_0 modCall_1 ();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  input wire id_10;
  input wire id_9;
  inout wire id_8;
  output wire id_7;
  input wire id_6;
  output wire id_5;
  output wire id_4;
  module_0 modCall_1 ();
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_11;
endmodule
