{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1608010494421 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1608010494421 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 15 13:34:54 2020 " "Processing started: Tue Dec 15 13:34:54 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1608010494421 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608010494421 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Piano -c Piano " "Command: quartus_map --read_settings_files=on --write_settings_files=off Piano -c Piano" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608010494421 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1608010496835 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1608010496835 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Piano.v(345) " "Verilog HDL information at Piano.v(345): always construct contains both blocking and non-blocking assignments" {  } { { "Piano.v" "" { Text "D:/QuartusProjects/Experiment3/Piano.v" 345 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1608010505116 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Piano.v(446) " "Verilog HDL information at Piano.v(446): always construct contains both blocking and non-blocking assignments" {  } { { "Piano.v" "" { Text "D:/QuartusProjects/Experiment3/Piano.v" 446 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1608010505116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "piano.v 6 6 " "Found 6 design units, including 6 entities, in source file piano.v" { { "Info" "ISGN_ENTITY_NAME" "1 Piano " "Found entity 1: Piano" {  } { { "Piano.v" "" { Text "D:/QuartusProjects/Experiment3/Piano.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608010505117 ""} { "Info" "ISGN_ENTITY_NAME" "2 Mod8Counter " "Found entity 2: Mod8Counter" {  } { { "Piano.v" "" { Text "D:/QuartusProjects/Experiment3/Piano.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608010505117 ""} { "Info" "ISGN_ENTITY_NAME" "3 ARKPrinter " "Found entity 3: ARKPrinter" {  } { { "Piano.v" "" { Text "D:/QuartusProjects/Experiment3/Piano.v" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608010505117 ""} { "Info" "ISGN_ENTITY_NAME" "4 Beeper " "Found entity 4: Beeper" {  } { { "Piano.v" "" { Text "D:/QuartusProjects/Experiment3/Piano.v" 328 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608010505117 ""} { "Info" "ISGN_ENTITY_NAME" "5 SEGPrinter " "Found entity 5: SEGPrinter" {  } { { "Piano.v" "" { Text "D:/QuartusProjects/Experiment3/Piano.v" 409 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608010505117 ""} { "Info" "ISGN_ENTITY_NAME" "6 AutoMode " "Found entity 6: AutoMode" {  } { { "Piano.v" "" { Text "D:/QuartusProjects/Experiment3/Piano.v" 432 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608010505117 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608010505117 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_piano.v 1 1 " "Found 1 design units, including 1 entities, in source file testbench_piano.v" { { "Info" "ISGN_ENTITY_NAME" "1 PianoTest " "Found entity 1: PianoTest" {  } { { "Testbench_Piano.v" "" { Text "D:/QuartusProjects/Experiment3/Testbench_Piano.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1608010505119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608010505119 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Piano " "Elaborating entity \"Piano\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1608010505162 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AutoMode AutoMode:m1 " "Elaborating entity \"AutoMode\" for hierarchy \"AutoMode:m1\"" {  } { { "Piano.v" "m1" { Text "D:/QuartusProjects/Experiment3/Piano.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608010505164 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "KeyState Piano.v(464) " "Verilog HDL Always Construct warning at Piano.v(464): inferring latch(es) for variable \"KeyState\", which holds its previous value in one or more paths through the always construct" {  } { { "Piano.v" "" { Text "D:/QuartusProjects/Experiment3/Piano.v" 464 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1608010505164 "|Piano|AutoMode:m1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "KeyState\[0\] Piano.v(464) " "Inferred latch for \"KeyState\[0\]\" at Piano.v(464)" {  } { { "Piano.v" "" { Text "D:/QuartusProjects/Experiment3/Piano.v" 464 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608010505164 "|Piano|AutoMode:m1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "KeyState\[1\] Piano.v(464) " "Inferred latch for \"KeyState\[1\]\" at Piano.v(464)" {  } { { "Piano.v" "" { Text "D:/QuartusProjects/Experiment3/Piano.v" 464 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608010505164 "|Piano|AutoMode:m1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "KeyState\[2\] Piano.v(464) " "Inferred latch for \"KeyState\[2\]\" at Piano.v(464)" {  } { { "Piano.v" "" { Text "D:/QuartusProjects/Experiment3/Piano.v" 464 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608010505164 "|Piano|AutoMode:m1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "KeyState\[3\] Piano.v(464) " "Inferred latch for \"KeyState\[3\]\" at Piano.v(464)" {  } { { "Piano.v" "" { Text "D:/QuartusProjects/Experiment3/Piano.v" 464 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608010505164 "|Piano|AutoMode:m1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "KeyState\[4\] Piano.v(464) " "Inferred latch for \"KeyState\[4\]\" at Piano.v(464)" {  } { { "Piano.v" "" { Text "D:/QuartusProjects/Experiment3/Piano.v" 464 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608010505164 "|Piano|AutoMode:m1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "KeyState\[5\] Piano.v(464) " "Inferred latch for \"KeyState\[5\]\" at Piano.v(464)" {  } { { "Piano.v" "" { Text "D:/QuartusProjects/Experiment3/Piano.v" 464 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608010505164 "|Piano|AutoMode:m1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "KeyState\[6\] Piano.v(464) " "Inferred latch for \"KeyState\[6\]\" at Piano.v(464)" {  } { { "Piano.v" "" { Text "D:/QuartusProjects/Experiment3/Piano.v" 464 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1608010505165 "|Piano|AutoMode:m1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mod8Counter Mod8Counter:m2 " "Elaborating entity \"Mod8Counter\" for hierarchy \"Mod8Counter:m2\"" {  } { { "Piano.v" "m2" { Text "D:/QuartusProjects/Experiment3/Piano.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608010505165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ARKPrinter ARKPrinter:m3 " "Elaborating entity \"ARKPrinter\" for hierarchy \"ARKPrinter:m3\"" {  } { { "Piano.v" "m3" { Text "D:/QuartusProjects/Experiment3/Piano.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608010505165 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Switch Piano.v(272) " "Verilog HDL Always Construct warning at Piano.v(272): variable \"Switch\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Piano.v" "" { Text "D:/QuartusProjects/Experiment3/Piano.v" 272 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1608010505166 "|Piano|ARKPrinter:m3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Switch Piano.v(285) " "Verilog HDL Always Construct warning at Piano.v(285): variable \"Switch\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Piano.v" "" { Text "D:/QuartusProjects/Experiment3/Piano.v" 285 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1608010505166 "|Piano|ARKPrinter:m3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ZeroBits Piano.v(287) " "Verilog HDL Always Construct warning at Piano.v(287): variable \"ZeroBits\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Piano.v" "" { Text "D:/QuartusProjects/Experiment3/Piano.v" 287 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1608010505166 "|Piano|ARKPrinter:m3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ZeroBits Piano.v(288) " "Verilog HDL Always Construct warning at Piano.v(288): variable \"ZeroBits\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Piano.v" "" { Text "D:/QuartusProjects/Experiment3/Piano.v" 288 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1608010505166 "|Piano|ARKPrinter:m3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ZeroBits Piano.v(289) " "Verilog HDL Always Construct warning at Piano.v(289): variable \"ZeroBits\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Piano.v" "" { Text "D:/QuartusProjects/Experiment3/Piano.v" 289 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1608010505166 "|Piano|ARKPrinter:m3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ZeroBits Piano.v(290) " "Verilog HDL Always Construct warning at Piano.v(290): variable \"ZeroBits\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Piano.v" "" { Text "D:/QuartusProjects/Experiment3/Piano.v" 290 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1608010505166 "|Piano|ARKPrinter:m3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ZeroBits Piano.v(291) " "Verilog HDL Always Construct warning at Piano.v(291): variable \"ZeroBits\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Piano.v" "" { Text "D:/QuartusProjects/Experiment3/Piano.v" 291 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1608010505166 "|Piano|ARKPrinter:m3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ZeroBits Piano.v(292) " "Verilog HDL Always Construct warning at Piano.v(292): variable \"ZeroBits\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Piano.v" "" { Text "D:/QuartusProjects/Experiment3/Piano.v" 292 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1608010505166 "|Piano|ARKPrinter:m3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ZeroBits Piano.v(293) " "Verilog HDL Always Construct warning at Piano.v(293): variable \"ZeroBits\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Piano.v" "" { Text "D:/QuartusProjects/Experiment3/Piano.v" 293 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1608010505166 "|Piano|ARKPrinter:m3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ZeroBits Piano.v(294) " "Verilog HDL Always Construct warning at Piano.v(294): variable \"ZeroBits\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Piano.v" "" { Text "D:/QuartusProjects/Experiment3/Piano.v" 294 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1608010505166 "|Piano|ARKPrinter:m3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "Switch Piano.v(298) " "Verilog HDL Always Construct warning at Piano.v(298): variable \"Switch\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Piano.v" "" { Text "D:/QuartusProjects/Experiment3/Piano.v" 298 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1608010505166 "|Piano|ARKPrinter:m3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ZeroBits Piano.v(300) " "Verilog HDL Always Construct warning at Piano.v(300): variable \"ZeroBits\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Piano.v" "" { Text "D:/QuartusProjects/Experiment3/Piano.v" 300 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1608010505166 "|Piano|ARKPrinter:m3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ZeroBits Piano.v(301) " "Verilog HDL Always Construct warning at Piano.v(301): variable \"ZeroBits\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Piano.v" "" { Text "D:/QuartusProjects/Experiment3/Piano.v" 301 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1608010505167 "|Piano|ARKPrinter:m3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ZeroBits Piano.v(302) " "Verilog HDL Always Construct warning at Piano.v(302): variable \"ZeroBits\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Piano.v" "" { Text "D:/QuartusProjects/Experiment3/Piano.v" 302 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1608010505167 "|Piano|ARKPrinter:m3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ZeroBits Piano.v(303) " "Verilog HDL Always Construct warning at Piano.v(303): variable \"ZeroBits\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Piano.v" "" { Text "D:/QuartusProjects/Experiment3/Piano.v" 303 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1608010505167 "|Piano|ARKPrinter:m3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ZeroBits Piano.v(304) " "Verilog HDL Always Construct warning at Piano.v(304): variable \"ZeroBits\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Piano.v" "" { Text "D:/QuartusProjects/Experiment3/Piano.v" 304 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1608010505167 "|Piano|ARKPrinter:m3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ZeroBits Piano.v(305) " "Verilog HDL Always Construct warning at Piano.v(305): variable \"ZeroBits\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Piano.v" "" { Text "D:/QuartusProjects/Experiment3/Piano.v" 305 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1608010505167 "|Piano|ARKPrinter:m3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ZeroBits Piano.v(306) " "Verilog HDL Always Construct warning at Piano.v(306): variable \"ZeroBits\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Piano.v" "" { Text "D:/QuartusProjects/Experiment3/Piano.v" 306 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1608010505167 "|Piano|ARKPrinter:m3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ZeroBits Piano.v(307) " "Verilog HDL Always Construct warning at Piano.v(307): variable \"ZeroBits\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Piano.v" "" { Text "D:/QuartusProjects/Experiment3/Piano.v" 307 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1608010505167 "|Piano|ARKPrinter:m3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ZeroBits Piano.v(313) " "Verilog HDL Always Construct warning at Piano.v(313): variable \"ZeroBits\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Piano.v" "" { Text "D:/QuartusProjects/Experiment3/Piano.v" 313 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1608010505167 "|Piano|ARKPrinter:m3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ZeroBits Piano.v(314) " "Verilog HDL Always Construct warning at Piano.v(314): variable \"ZeroBits\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Piano.v" "" { Text "D:/QuartusProjects/Experiment3/Piano.v" 314 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1608010505167 "|Piano|ARKPrinter:m3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ZeroBits Piano.v(315) " "Verilog HDL Always Construct warning at Piano.v(315): variable \"ZeroBits\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Piano.v" "" { Text "D:/QuartusProjects/Experiment3/Piano.v" 315 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1608010505167 "|Piano|ARKPrinter:m3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ZeroBits Piano.v(316) " "Verilog HDL Always Construct warning at Piano.v(316): variable \"ZeroBits\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Piano.v" "" { Text "D:/QuartusProjects/Experiment3/Piano.v" 316 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1608010505167 "|Piano|ARKPrinter:m3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ZeroBits Piano.v(317) " "Verilog HDL Always Construct warning at Piano.v(317): variable \"ZeroBits\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Piano.v" "" { Text "D:/QuartusProjects/Experiment3/Piano.v" 317 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1608010505167 "|Piano|ARKPrinter:m3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ZeroBits Piano.v(318) " "Verilog HDL Always Construct warning at Piano.v(318): variable \"ZeroBits\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Piano.v" "" { Text "D:/QuartusProjects/Experiment3/Piano.v" 318 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1608010505167 "|Piano|ARKPrinter:m3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ZeroBits Piano.v(319) " "Verilog HDL Always Construct warning at Piano.v(319): variable \"ZeroBits\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Piano.v" "" { Text "D:/QuartusProjects/Experiment3/Piano.v" 319 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1608010505167 "|Piano|ARKPrinter:m3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ZeroBits Piano.v(320) " "Verilog HDL Always Construct warning at Piano.v(320): variable \"ZeroBits\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "Piano.v" "" { Text "D:/QuartusProjects/Experiment3/Piano.v" 320 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1608010505167 "|Piano|ARKPrinter:m3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Beeper Beeper:m4 " "Elaborating entity \"Beeper\" for hierarchy \"Beeper:m4\"" {  } { { "Piano.v" "m4" { Text "D:/QuartusProjects/Experiment3/Piano.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608010505167 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "Piano.v(365) " "Verilog HDL Case Statement information at Piano.v(365): all case item expressions in this case statement are onehot" {  } { { "Piano.v" "" { Text "D:/QuartusProjects/Experiment3/Piano.v" 365 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1608010505168 "|Piano|Beeper:m4"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "Piano.v(378) " "Verilog HDL Case Statement information at Piano.v(378): all case item expressions in this case statement are onehot" {  } { { "Piano.v" "" { Text "D:/QuartusProjects/Experiment3/Piano.v" 378 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1608010505168 "|Piano|Beeper:m4"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "Piano.v(391) " "Verilog HDL Case Statement information at Piano.v(391): all case item expressions in this case statement are onehot" {  } { { "Piano.v" "" { Text "D:/QuartusProjects/Experiment3/Piano.v" 391 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1608010505168 "|Piano|Beeper:m4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEGPrinter SEGPrinter:m5 " "Elaborating entity \"SEGPrinter\" for hierarchy \"SEGPrinter:m5\"" {  } { { "Piano.v" "m5" { Text "D:/QuartusProjects/Experiment3/Piano.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1608010505168 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "Piano.v(416) " "Verilog HDL Case Statement information at Piano.v(416): all case item expressions in this case statement are onehot" {  } { { "Piano.v" "" { Text "D:/QuartusProjects/Experiment3/Piano.v" 416 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1608010505169 "|Piano|SEGPrinter:m5"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "COL_RED\[7\] GND " "Pin \"COL_RED\[7\]\" is stuck at GND" {  } { { "Piano.v" "" { Text "D:/QuartusProjects/Experiment3/Piano.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1608010505569 "|Piano|COL_RED[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "COL_GREEN\[7\] GND " "Pin \"COL_GREEN\[7\]\" is stuck at GND" {  } { { "Piano.v" "" { Text "D:/QuartusProjects/Experiment3/Piano.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1608010505569 "|Piano|COL_GREEN[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEG_Neg\[0\] VCC " "Pin \"SEG_Neg\[0\]\" is stuck at VCC" {  } { { "Piano.v" "" { Text "D:/QuartusProjects/Experiment3/Piano.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1608010505569 "|Piano|SEG_Neg[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEG_Neg\[1\] VCC " "Pin \"SEG_Neg\[1\]\" is stuck at VCC" {  } { { "Piano.v" "" { Text "D:/QuartusProjects/Experiment3/Piano.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1608010505569 "|Piano|SEG_Neg[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEG_Neg\[2\] VCC " "Pin \"SEG_Neg\[2\]\" is stuck at VCC" {  } { { "Piano.v" "" { Text "D:/QuartusProjects/Experiment3/Piano.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1608010505569 "|Piano|SEG_Neg[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEG_Neg\[3\] VCC " "Pin \"SEG_Neg\[3\]\" is stuck at VCC" {  } { { "Piano.v" "" { Text "D:/QuartusProjects/Experiment3/Piano.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1608010505569 "|Piano|SEG_Neg[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEG_Neg\[4\] VCC " "Pin \"SEG_Neg\[4\]\" is stuck at VCC" {  } { { "Piano.v" "" { Text "D:/QuartusProjects/Experiment3/Piano.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1608010505569 "|Piano|SEG_Neg[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEG_Neg\[5\] VCC " "Pin \"SEG_Neg\[5\]\" is stuck at VCC" {  } { { "Piano.v" "" { Text "D:/QuartusProjects/Experiment3/Piano.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1608010505569 "|Piano|SEG_Neg[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEG_Neg\[6\] VCC " "Pin \"SEG_Neg\[6\]\" is stuck at VCC" {  } { { "Piano.v" "" { Text "D:/QuartusProjects/Experiment3/Piano.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1608010505569 "|Piano|SEG_Neg[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SEG_Neg\[7\] GND " "Pin \"SEG_Neg\[7\]\" is stuck at GND" {  } { { "Piano.v" "" { Text "D:/QuartusProjects/Experiment3/Piano.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1608010505569 "|Piano|SEG_Neg[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1608010505569 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "315 " "Implemented 315 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1608010505672 ""} { "Info" "ICUT_CUT_TM_OPINS" "40 " "Implemented 40 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1608010505672 ""} { "Info" "ICUT_CUT_TM_LCELLS" "263 " "Implemented 263 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1608010505672 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1608010505672 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/QuartusProjects/Experiment3/output_files/Piano.map.smsg " "Generated suppressed messages file D:/QuartusProjects/Experiment3/output_files/Piano.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1608010505708 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 40 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 40 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4733 " "Peak virtual memory: 4733 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1608010505722 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 15 13:35:05 2020 " "Processing ended: Tue Dec 15 13:35:05 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1608010505722 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1608010505722 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1608010505722 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1608010505722 ""}
