ENTITY CircuitoCompleto IS
  port (Au: in bit_vector(3 downto 0);
        clk, Cle, Ebl, UpDown, LD: in bit;
        Cu: out bit_vector(3 downto 0));
end CircuitoCompleto;

architecture ckt of CircuitoCompleto is
  
component ContadorUpDown_4bits IS
  port (A_in: in bit_vector(3 downto 0);
        clk_ud, UD: in bit;
        c_ud: in bit_vector(1 downto 0);
        S: out bit_vector(3 downto 0));
end component;
signal Clear_1, Clear_2, resultLD_1: bit;
signal saida_1, CP: bit_vector(3 downto 0);
begin 
    
    Clear_1 <= (NOT (UpDown AND saida_1(3) AND (NOT saida_1(2)) AND saida_1(1) AND (NOT saida_1(0)))) AND Cle;
    Clear_2 <= (NOT (UpDown AND saida_1(3) AND  saida_1(2) AND saida_1(1) AND saida_1(0))) AND Cle;
    CP(0) <= Au(0) NAND Ebl; 
    CP(1) <= Au(1) NAND Ebl;
    CP(2) <= Au(2) NAND Ebl;
    CP(3) <= Au(3) NAND Ebl;
    
    
    ContUni: ContadorUpDown_4bits port map(
      A_in => CP,
      clk_ud => clk,
      c_ud(0) => Clear_1,
      c_ud(1) => Clear_2,
      UD => UpDown,
      S => saida_1);
      
    Cu <= saida_1;
end ckt;