#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x269c460 .scope module, "compare" "compare" 2 8;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1"
    .port_info 1 /INPUT 32 "in2"
    .port_info 2 /INPUT 3 "op"
    .port_info 3 /OUTPUT 1 "out"
o0x7fdcac3d8018 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x26a6fd0_0 .net "in1", 31 0, o0x7fdcac3d8018;  0 drivers
o0x7fdcac3d8048 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x26c3590_0 .net "in2", 31 0, o0x7fdcac3d8048;  0 drivers
o0x7fdcac3d8078 .functor BUFZ 3, C4<zzz>; HiZ drive
v0x26c3670_0 .net "op", 2 0, o0x7fdcac3d8078;  0 drivers
v0x26c3760_0 .var "out", 0 0;
E_0x26962c0 .event edge, v0x26c3670_0, v0x26a6fd0_0, v0x26c3590_0;
S_0x26950a0 .scope module, "rv32_soc_TB" "rv32_soc_TB" 3 12;
 .timescale -9 -12;
v0x26ca180_0 .var "clock", 0 0;
v0x26ca220_0 .var "reset", 0 0;
S_0x26c38d0 .scope module, "uut" "rv32_soc" 3 35, 4 13 0, S_0x26950a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
v0x26c9a60_0 .net "PC", 31 0, v0x26c8970_0;  1 drivers
v0x26c9b90_0 .net "clk", 0 0, v0x26ca180_0;  1 drivers
v0x26c9ce0_0 .net "i_data", 31 0, v0x26c9730_0;  1 drivers
v0x26c9d80_0 .net "mem_rd", 0 0, v0x26c8790_0;  1 drivers
v0x26c9e70_0 .net "mem_wr", 0 0, v0x26c8830_0;  1 drivers
v0x26c9fb0_0 .net "o_data", 31 0, v0x26c88d0_0;  1 drivers
v0x26ca0a0_0 .net "reset", 0 0, v0x26ca220_0;  1 drivers
S_0x26c3b20 .scope module, "core" "rv32" 4 33, 5 15 0, S_0x26c38d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 32 "in_data"
    .port_info 3 /OUTPUT 32 "out_data"
    .port_info 4 /OUTPUT 32 "out_mem_addr"
    .port_info 5 /OUTPUT 1 "mem_wr"
    .port_info 6 /OUTPUT 1 "mem_rd"
P_0x26c3d10 .param/l "ADDR_WIDTH" 0 5 27, +C4<00000000000000000000000000100000>;
L_0x26db0e0 .functor BUFZ 1, v0x26c5d50_0, C4<0>, C4<0>, C4<0>;
v0x26c7840_0 .var "PC", 31 0;
v0x26c7940_0 .net "PCplus4", 31 0, L_0x26da340;  1 drivers
v0x26c7a20_0 .net "RegId1", 4 0, L_0x26da540;  1 drivers
v0x26c7af0_0 .net "RegId2", 4 0, L_0x26da5e0;  1 drivers
L_0x7fdcac38f018 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x26c7c00_0 .net/2u *"_s0", 31 0, L_0x7fdcac38f018;  1 drivers
v0x26c7d30_0 .var "aluIn1", 31 0;
v0x26c7df0_0 .var "aluIn2", 31 0;
v0x26c7e90_0 .net "aluout", 31 0, v0x26c4690_0;  1 drivers
v0x26c7f30_0 .net "alusel1", 0 0, v0x26c5380_0;  1 drivers
v0x26c8090_0 .net "alusel2", 0 0, v0x26c54d0_0;  1 drivers
v0x26c8160_0 .net "clk", 0 0, v0x26ca180_0;  alias, 1 drivers
v0x26c8200_0 .net "func3", 2 0, L_0x26da710;  1 drivers
v0x26c82f0_0 .net "funcQual", 0 0, v0x26c5650_0;  1 drivers
v0x26c83e0_0 .net "imm", 31 0, v0x26c57c0_0;  1 drivers
v0x26c8480_0 .net "in_data", 31 0, v0x26c9730_0;  alias, 1 drivers
v0x26c8520_0 .var "instr", 31 0;
v0x26c85e0_0 .net "isALU", 0 0, v0x26c5960_0;  1 drivers
v0x26c8790_0 .var "mem_rd", 0 0;
v0x26c8830_0 .var "mem_wr", 0 0;
v0x26c88d0_0 .var "out_data", 31 0;
v0x26c8970_0 .var "out_mem_addr", 31 0;
v0x26c8a10_0 .net "regOut1", 31 0, L_0x26db410;  1 drivers
v0x26c8b00_0 .net "regOut2", 31 0, L_0x26db790;  1 drivers
v0x26c8bd0_0 .net "reset", 0 0, v0x26ca220_0;  alias, 1 drivers
v0x26c8c70_0 .var "state", 5 0;
v0x26c8d50_0 .net "writeBack", 0 0, L_0x26db0e0;  1 drivers
v0x26c8e20_0 .var "writeBackData", 31 0;
v0x26c8ef0_0 .net "writeBackEn", 0 0, v0x26c5d50_0;  1 drivers
v0x26c8fc0_0 .net "writeBackRegId", 4 0, L_0x26da450;  1 drivers
L_0x26da340 .arith/sum 32, v0x26c7840_0, L_0x7fdcac38f018;
S_0x26c3ea0 .scope module, "ALU" "alu" 5 109, 6 7 0, S_0x26c3b20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 32 "in1"
    .port_info 2 /INPUT 32 "in2"
    .port_info 3 /INPUT 3 "func3"
    .port_info 4 /INPUT 1 "opequal"
    .port_info 5 /OUTPUT 32 "out"
v0x26c41f0_0 .net "clk", 0 0, v0x26ca180_0;  alias, 1 drivers
v0x26c42d0_0 .net "func3", 2 0, L_0x26da710;  alias, 1 drivers
v0x26c43b0_0 .net "in1", 31 0, v0x26c7d30_0;  1 drivers
v0x26c44a0_0 .net "in2", 31 0, v0x26c7df0_0;  1 drivers
v0x26c4580_0 .net "opequal", 0 0, v0x26c5650_0;  alias, 1 drivers
v0x26c4690_0 .var "out", 31 0;
E_0x26c4170 .event posedge, v0x26c41f0_0;
S_0x26c4870 .scope module, "decoder" "mini_decoder" 5 58, 7 9 0, S_0x26c3b20;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "instr"
    .port_info 1 /OUTPUT 1 "writeBackEn"
    .port_info 2 /OUTPUT 5 "rd"
    .port_info 3 /OUTPUT 5 "rs1"
    .port_info 4 /OUTPUT 5 "rs2"
    .port_info 5 /OUTPUT 3 "func3"
    .port_info 6 /OUTPUT 1 "funcQual"
    .port_info 7 /OUTPUT 1 "alusel1"
    .port_info 8 /OUTPUT 1 "alusel2"
    .port_info 9 /OUTPUT 1 "isALU"
    .port_info 10 /OUTPUT 32 "imm"
L_0x26da3e0 .functor OR 1, L_0x26dadb0, L_0x26daf10, C4<0>, C4<0>;
v0x26c4c70_0 .net "Iimm", 31 0, L_0x26daa50;  1 drivers
v0x26c4d70_0 .net *"_s10", 20 0, L_0x26da850;  1 drivers
v0x26c4e50_0 .net *"_s13", 10 0, L_0x26da9b0;  1 drivers
L_0x7fdcac38f060 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x26c4f10_0 .net/2u *"_s16", 2 0, L_0x7fdcac38f060;  1 drivers
v0x26c4ff0_0 .net *"_s18", 0 0, L_0x26dadb0;  1 drivers
L_0x7fdcac38f0a8 .functor BUFT 1, C4<101>, C4<0>, C4<0>, C4<0>;
v0x26c5100_0 .net/2u *"_s20", 2 0, L_0x7fdcac38f0a8;  1 drivers
v0x26c51e0_0 .net *"_s22", 0 0, L_0x26daf10;  1 drivers
v0x26c52a0_0 .net *"_s9", 0 0, L_0x26da7b0;  1 drivers
v0x26c5380_0 .var "alusel1", 0 0;
v0x26c54d0_0 .var "alusel2", 0 0;
v0x26c5590_0 .net "func3", 2 0, L_0x26da710;  alias, 1 drivers
v0x26c5650_0 .var "funcQual", 0 0;
v0x26c5720_0 .net "funcisshift", 0 0, L_0x26da3e0;  1 drivers
v0x26c57c0_0 .var "imm", 31 0;
v0x26c5880_0 .net "instr", 31 0, v0x26c8520_0;  1 drivers
v0x26c5960_0 .var "isALU", 0 0;
v0x26c5a20_0 .net "rd", 4 0, L_0x26da450;  alias, 1 drivers
v0x26c5bd0_0 .net "rs1", 4 0, L_0x26da540;  alias, 1 drivers
v0x26c5c70_0 .net "rs2", 4 0, L_0x26da5e0;  alias, 1 drivers
v0x26c5d50_0 .var "writeBackEn", 0 0;
E_0x26c4090/0 .event edge, v0x26c5880_0, v0x26c5a20_0, v0x26c5bd0_0, v0x26c5c70_0;
E_0x26c4090/1 .event edge, v0x26c42d0_0, v0x26c57c0_0;
E_0x26c4090 .event/or E_0x26c4090/0, E_0x26c4090/1;
E_0x26c4c10 .event edge, v0x26c5880_0, v0x26c5720_0, v0x26c4c70_0;
L_0x26da450 .part v0x26c8520_0, 7, 5;
L_0x26da540 .part v0x26c8520_0, 15, 5;
L_0x26da5e0 .part v0x26c8520_0, 20, 5;
L_0x26da710 .part v0x26c8520_0, 12, 3;
L_0x26da7b0 .part v0x26c8520_0, 31, 1;
LS_0x26da850_0_0 .concat [ 1 1 1 1], L_0x26da7b0, L_0x26da7b0, L_0x26da7b0, L_0x26da7b0;
LS_0x26da850_0_4 .concat [ 1 1 1 1], L_0x26da7b0, L_0x26da7b0, L_0x26da7b0, L_0x26da7b0;
LS_0x26da850_0_8 .concat [ 1 1 1 1], L_0x26da7b0, L_0x26da7b0, L_0x26da7b0, L_0x26da7b0;
LS_0x26da850_0_12 .concat [ 1 1 1 1], L_0x26da7b0, L_0x26da7b0, L_0x26da7b0, L_0x26da7b0;
LS_0x26da850_0_16 .concat [ 1 1 1 1], L_0x26da7b0, L_0x26da7b0, L_0x26da7b0, L_0x26da7b0;
LS_0x26da850_0_20 .concat [ 1 0 0 0], L_0x26da7b0;
LS_0x26da850_1_0 .concat [ 4 4 4 4], LS_0x26da850_0_0, LS_0x26da850_0_4, LS_0x26da850_0_8, LS_0x26da850_0_12;
LS_0x26da850_1_4 .concat [ 4 1 0 0], LS_0x26da850_0_16, LS_0x26da850_0_20;
L_0x26da850 .concat [ 16 5 0 0], LS_0x26da850_1_0, LS_0x26da850_1_4;
L_0x26da9b0 .part v0x26c8520_0, 20, 11;
L_0x26daa50 .concat [ 11 21 0 0], L_0x26da9b0, L_0x26da850;
L_0x26dadb0 .cmp/eq 3, L_0x26da710, L_0x7fdcac38f060;
L_0x26daf10 .cmp/eq 3, L_0x26da710, L_0x7fdcac38f0a8;
S_0x26c5fd0 .scope module, "regs" "register_file" 5 89, 8 9 0, S_0x26c3b20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clock"
    .port_info 1 /INPUT 5 "read1"
    .port_info 2 /INPUT 5 "read2"
    .port_info 3 /INPUT 5 "writereg"
    .port_info 4 /INPUT 32 "writedata"
    .port_info 5 /INPUT 1 "inEn"
    .port_info 6 /OUTPUT 32 "data1"
    .port_info 7 /OUTPUT 32 "data2"
L_0x26db410 .functor BUFZ 32, L_0x26db1f0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x26db790 .functor BUFZ 32, L_0x26db520, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x26c6400 .array "RF", 0 31, 31 0;
v0x26c69f0_0 .net *"_s0", 31 0, L_0x26db1f0;  1 drivers
v0x26c6ad0_0 .net *"_s10", 6 0, L_0x26db5c0;  1 drivers
L_0x7fdcac38f138 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x26c6bc0_0 .net *"_s13", 1 0, L_0x7fdcac38f138;  1 drivers
v0x26c6ca0_0 .net *"_s2", 6 0, L_0x26db290;  1 drivers
L_0x7fdcac38f0f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x26c6dd0_0 .net *"_s5", 1 0, L_0x7fdcac38f0f0;  1 drivers
v0x26c6eb0_0 .net *"_s8", 31 0, L_0x26db520;  1 drivers
v0x26c6f90_0 .net "clock", 0 0, v0x26ca180_0;  alias, 1 drivers
v0x26c7030_0 .net "data1", 31 0, L_0x26db410;  alias, 1 drivers
v0x26c7180_0 .net "data2", 31 0, L_0x26db790;  alias, 1 drivers
v0x26c7260_0 .var/i "i", 31 0;
v0x26c7340_0 .net "inEn", 0 0, L_0x26db0e0;  alias, 1 drivers
v0x26c7400_0 .net "read1", 4 0, L_0x26da540;  alias, 1 drivers
v0x26c74f0_0 .net "read2", 4 0, L_0x26da5e0;  alias, 1 drivers
v0x26c75b0_0 .net "writedata", 31 0, v0x26c8e20_0;  1 drivers
v0x26c7670_0 .net "writereg", 4 0, L_0x26da450;  alias, 1 drivers
v0x26c6400_0 .array/port v0x26c6400, 0;
E_0x26c62a0/0 .event edge, v0x26c75b0_0, v0x26c5a20_0, v0x26c7260_0, v0x26c6400_0;
v0x26c6400_1 .array/port v0x26c6400, 1;
v0x26c6400_2 .array/port v0x26c6400, 2;
v0x26c6400_3 .array/port v0x26c6400, 3;
v0x26c6400_4 .array/port v0x26c6400, 4;
E_0x26c62a0/1 .event edge, v0x26c6400_1, v0x26c6400_2, v0x26c6400_3, v0x26c6400_4;
v0x26c6400_5 .array/port v0x26c6400, 5;
v0x26c6400_6 .array/port v0x26c6400, 6;
v0x26c6400_7 .array/port v0x26c6400, 7;
v0x26c6400_8 .array/port v0x26c6400, 8;
E_0x26c62a0/2 .event edge, v0x26c6400_5, v0x26c6400_6, v0x26c6400_7, v0x26c6400_8;
v0x26c6400_9 .array/port v0x26c6400, 9;
v0x26c6400_10 .array/port v0x26c6400, 10;
v0x26c6400_11 .array/port v0x26c6400, 11;
v0x26c6400_12 .array/port v0x26c6400, 12;
E_0x26c62a0/3 .event edge, v0x26c6400_9, v0x26c6400_10, v0x26c6400_11, v0x26c6400_12;
v0x26c6400_13 .array/port v0x26c6400, 13;
v0x26c6400_14 .array/port v0x26c6400, 14;
v0x26c6400_15 .array/port v0x26c6400, 15;
v0x26c6400_16 .array/port v0x26c6400, 16;
E_0x26c62a0/4 .event edge, v0x26c6400_13, v0x26c6400_14, v0x26c6400_15, v0x26c6400_16;
v0x26c6400_17 .array/port v0x26c6400, 17;
v0x26c6400_18 .array/port v0x26c6400, 18;
v0x26c6400_19 .array/port v0x26c6400, 19;
v0x26c6400_20 .array/port v0x26c6400, 20;
E_0x26c62a0/5 .event edge, v0x26c6400_17, v0x26c6400_18, v0x26c6400_19, v0x26c6400_20;
v0x26c6400_21 .array/port v0x26c6400, 21;
v0x26c6400_22 .array/port v0x26c6400, 22;
v0x26c6400_23 .array/port v0x26c6400, 23;
v0x26c6400_24 .array/port v0x26c6400, 24;
E_0x26c62a0/6 .event edge, v0x26c6400_21, v0x26c6400_22, v0x26c6400_23, v0x26c6400_24;
v0x26c6400_25 .array/port v0x26c6400, 25;
v0x26c6400_26 .array/port v0x26c6400, 26;
v0x26c6400_27 .array/port v0x26c6400, 27;
v0x26c6400_28 .array/port v0x26c6400, 28;
E_0x26c62a0/7 .event edge, v0x26c6400_25, v0x26c6400_26, v0x26c6400_27, v0x26c6400_28;
v0x26c6400_29 .array/port v0x26c6400, 29;
v0x26c6400_30 .array/port v0x26c6400, 30;
v0x26c6400_31 .array/port v0x26c6400, 31;
E_0x26c62a0/8 .event edge, v0x26c6400_29, v0x26c6400_30, v0x26c6400_31;
E_0x26c62a0 .event/or E_0x26c62a0/0, E_0x26c62a0/1, E_0x26c62a0/2, E_0x26c62a0/3, E_0x26c62a0/4, E_0x26c62a0/5, E_0x26c62a0/6, E_0x26c62a0/7, E_0x26c62a0/8;
L_0x26db1f0 .array/port v0x26c6400, L_0x26db290;
L_0x26db290 .concat [ 5 2 0 0], L_0x26da540, L_0x7fdcac38f0f0;
L_0x26db520 .array/port v0x26c6400, L_0x26db5c0;
L_0x26db5c0 .concat [ 5 2 0 0], L_0x26da5e0, L_0x7fdcac38f138;
S_0x26c91b0 .scope module, "ram" "memory" 4 23, 9 8 0, S_0x26c38d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 32 "PC"
    .port_info 2 /INPUT 1 "rd"
    .port_info 3 /INPUT 1 "wr"
    .port_info 4 /INPUT 32 "i_data"
    .port_info 5 /OUTPUT 32 "o_data"
v0x26c9440_0 .net "PC", 31 0, v0x26c8970_0;  alias, 1 drivers
v0x26c9500_0 .net "clk", 0 0, v0x26ca180_0;  alias, 1 drivers
v0x26c95c0_0 .net "i_data", 31 0, v0x26c88d0_0;  alias, 1 drivers
v0x26c9690 .array "memory", 0 15, 31 0;
v0x26c9730_0 .var "o_data", 31 0;
v0x26c9820_0 .net "rd", 0 0, v0x26c8790_0;  alias, 1 drivers
v0x26c98f0_0 .net "wr", 0 0, v0x26c8830_0;  alias, 1 drivers
    .scope S_0x269c460;
T_0 ;
    %wait E_0x26962c0;
    %load/vec4 v0x26c3670_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x26c3760_0, 0, 1;
    %jmp T_0.7;
T_0.0 ;
    %load/vec4 v0x26a6fd0_0;
    %load/vec4 v0x26c3590_0;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x26c3760_0, 0, 1;
    %jmp T_0.7;
T_0.1 ;
    %load/vec4 v0x26a6fd0_0;
    %load/vec4 v0x26c3590_0;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %store/vec4 v0x26c3760_0, 0, 1;
    %jmp T_0.7;
T_0.2 ;
    %load/vec4 v0x26a6fd0_0;
    %load/vec4 v0x26c3590_0;
    %cmp/s;
    %flag_get/vec4 5;
    %store/vec4 v0x26c3760_0, 0, 1;
    %jmp T_0.7;
T_0.3 ;
    %load/vec4 v0x26c3590_0;
    %load/vec4 v0x26a6fd0_0;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %store/vec4 v0x26c3760_0, 0, 1;
    %jmp T_0.7;
T_0.4 ;
    %load/vec4 v0x26a6fd0_0;
    %load/vec4 v0x26c3590_0;
    %cmp/u;
    %flag_get/vec4 5;
    %store/vec4 v0x26c3760_0, 0, 1;
    %jmp T_0.7;
T_0.5 ;
    %load/vec4 v0x26c3590_0;
    %load/vec4 v0x26a6fd0_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %store/vec4 v0x26c3760_0, 0, 1;
    %jmp T_0.7;
T_0.7 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x26c91b0;
T_1 ;
    %wait E_0x26c4170;
    %load/vec4 v0x26c98f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x26c95c0_0;
    %ix/getv 3, v0x26c9440_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x26c9690, 0, 4;
T_1.0 ;
    %load/vec4 v0x26c9820_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %ix/getv 4, v0x26c9440_0;
    %load/vec4a v0x26c9690, 4;
    %assign/vec4 v0x26c9730_0, 0;
T_1.2 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x26c91b0;
T_2 ;
    %pushi/vec4 1717666323, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x26c9690, 4, 0;
    %pushi/vec4 1717674515, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x26c9690, 4, 0;
    %pushi/vec4 1717678611, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x26c9690, 4, 0;
    %pushi/vec4 1717682707, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x26c9690, 4, 0;
    %pushi/vec4 1717690899, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x26c9690, 4, 0;
    %pushi/vec4 1717694995, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x26c9690, 4, 0;
    %pushi/vec4 6394387, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x26c9690, 4, 0;
    %pushi/vec4 6410771, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x26c9690, 4, 0;
    %pushi/vec4 1080152595, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x26c9690, 4, 0;
    %end;
    .thread T_2;
    .scope S_0x26c4870;
T_3 ;
    %wait E_0x26c4c10;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26c5960_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26c5650_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x26c5380_0, 0, 1;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x26c54d0_0, 0, 1;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v0x26c57c0_0, 0, 32;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v0x26c5d50_0, 0, 1;
    %load/vec4 v0x26c5880_0;
    %parti/s 5, 2, 3;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 5;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %jmp T_3.2;
T_3.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x26c5d50_0, 0, 1;
    %load/vec4 v0x26c5720_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.3, 8;
    %load/vec4 v0x26c5880_0;
    %parti/s 1, 30, 6;
    %jmp/1 T_3.4, 8;
T_3.3 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_3.4, 8;
 ; End of false expr.
    %blend;
T_3.4;
    %store/vec4 v0x26c5650_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x26c5960_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26c5380_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x26c54d0_0, 0, 1;
    %load/vec4 v0x26c4c70_0;
    %store/vec4 v0x26c57c0_0, 0, 32;
    %jmp T_3.2;
T_3.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x26c5d50_0, 0, 1;
    %load/vec4 v0x26c5880_0;
    %parti/s 1, 30, 6;
    %store/vec4 v0x26c5650_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x26c5960_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26c5380_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26c54d0_0, 0, 1;
    %jmp T_3.2;
T_3.2 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x26c4870;
T_4 ;
    %wait E_0x26c4090;
    %vpi_call 7 101 "$display", "instr: %b", v0x26c5880_0 {0 0 0};
    %vpi_call 7 102 "$display", "Destination Register:%b", v0x26c5a20_0 {0 0 0};
    %vpi_call 7 103 "$display", "Source Register: %b", v0x26c5bd0_0 {0 0 0};
    %vpi_call 7 104 "$display", "Source Register: %b", v0x26c5c70_0 {0 0 0};
    %vpi_call 7 105 "$display", "Func3 : %b", v0x26c5590_0 {0 0 0};
    %vpi_call 7 106 "$display", "imm : %b", v0x26c57c0_0 {0 0 0};
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x26c5fd0;
T_5 ;
    %wait E_0x26c4170;
    %load/vec4 v0x26c7340_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0x26c7670_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_5.2, 4;
    %load/vec4 v0x26c75b0_0;
    %load/vec4 v0x26c7670_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x26c6400, 0, 4;
T_5.2 ;
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x26c5fd0;
T_6 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x26c6400, 0, 4;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x26c6400, 0, 4;
    %pushi/vec4 3, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x26c6400, 0, 4;
    %end;
    .thread T_6;
    .scope S_0x26c5fd0;
T_7 ;
    %wait E_0x26c62a0;
    %vpi_call 8 47 "$display", "\000" {0 0 0};
    %vpi_call 8 48 "$display", "\000" {0 0 0};
    %vpi_call 8 49 "$display", "Write Data: %d", v0x26c75b0_0 {0 0 0};
    %vpi_call 8 50 "$display", "Write reg:  %d", v0x26c7670_0 {0 0 0};
    %vpi_call 8 51 "$display", "REGISTER FILE:" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x26c7260_0, 0, 32;
T_7.0 ;
    %load/vec4 v0x26c7260_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_7.1, 5;
    %vpi_call 8 53 "$display", "R[%d]     ::      %d", v0x26c7260_0, &A<v0x26c6400, v0x26c7260_0 > {0 0 0};
    %load/vec4 v0x26c7260_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0x26c7260_0, 0, 32;
    %jmp T_7.0;
T_7.1 ;
    %vpi_call 8 55 "$display", "\012\012" {0 0 0};
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x26c3ea0;
T_8 ;
    %wait E_0x26c4170;
    %load/vec4 v0x26c42d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %jmp T_8.8;
T_8.0 ;
    %load/vec4 v0x26c4580_0;
    %flag_set/vec4 8;
    %jmp/0 T_8.9, 8;
    %load/vec4 v0x26c43b0_0;
    %load/vec4 v0x26c44a0_0;
    %sub;
    %jmp/1 T_8.10, 8;
T_8.9 ; End of true expr.
    %load/vec4 v0x26c43b0_0;
    %load/vec4 v0x26c44a0_0;
    %add;
    %jmp/0 T_8.10, 8;
 ; End of false expr.
    %blend;
T_8.10;
    %store/vec4 v0x26c4690_0, 0, 32;
    %jmp T_8.8;
T_8.1 ;
    %load/vec4 v0x26c43b0_0;
    %load/vec4 v0x26c44a0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_8.11, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_8.12, 8;
T_8.11 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_8.12, 8;
 ; End of false expr.
    %blend;
T_8.12;
    %store/vec4 v0x26c4690_0, 0, 32;
    %jmp T_8.8;
T_8.2 ;
    %load/vec4 v0x26c43b0_0;
    %load/vec4 v0x26c44a0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_8.13, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_8.14, 8;
T_8.13 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_8.14, 8;
 ; End of false expr.
    %blend;
T_8.14;
    %store/vec4 v0x26c4690_0, 0, 32;
    %jmp T_8.8;
T_8.3 ;
    %load/vec4 v0x26c43b0_0;
    %load/vec4 v0x26c44a0_0;
    %xor;
    %store/vec4 v0x26c4690_0, 0, 32;
    %jmp T_8.8;
T_8.4 ;
    %load/vec4 v0x26c43b0_0;
    %load/vec4 v0x26c44a0_0;
    %or;
    %store/vec4 v0x26c4690_0, 0, 32;
    %jmp T_8.8;
T_8.5 ;
    %load/vec4 v0x26c43b0_0;
    %load/vec4 v0x26c44a0_0;
    %and;
    %store/vec4 v0x26c4690_0, 0, 32;
    %jmp T_8.8;
T_8.6 ;
    %load/vec4 v0x26c43b0_0;
    %load/vec4 v0x26c44a0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x26c4690_0, 0, 32;
    %jmp T_8.8;
T_8.7 ;
    %load/vec4 v0x26c4580_0;
    %flag_set/vec4 8;
    %jmp/0 T_8.15, 8;
    %load/vec4 v0x26c43b0_0;
    %parti/s 1, 31, 6;
    %jmp/1 T_8.16, 8;
T_8.15 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_8.16, 8;
 ; End of false expr.
    %blend;
T_8.16;
    %load/vec4 v0x26c43b0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x26c44a0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %pad/s 32;
    %store/vec4 v0x26c4690_0, 0, 32;
    %jmp T_8.8;
T_8.8 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8;
    .scope S_0x26c3b20;
T_9 ;
    %wait E_0x26c4170;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0x26c8c70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x26c8830_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x26c8790_0, 0;
    %load/vec4 v0x26c8bd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x26c8c70_0, 4, 5;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x26c7840_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %pushi/vec4 1, 0, 1;
    %dup/vec4;
    %load/vec4 v0x26c8c70_0;
    %parti/s 1, 0, 2;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %load/vec4 v0x26c8c70_0;
    %parti/s 1, 1, 2;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %load/vec4 v0x26c8c70_0;
    %parti/s 1, 2, 3;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %dup/vec4;
    %load/vec4 v0x26c8c70_0;
    %parti/s 1, 3, 3;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %dup/vec4;
    %load/vec4 v0x26c8c70_0;
    %parti/s 1, 4, 4;
    %cmp/u;
    %jmp/1 T_9.6, 6;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x26c8c70_0, 4, 5;
    %jmp T_9.8;
T_9.2 ;
    %load/vec4 v0x26c7840_0;
    %assign/vec4 v0x26c8970_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x26c8790_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 1, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x26c8c70_0, 4, 5;
    %jmp T_9.8;
T_9.3 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 2, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x26c8c70_0, 4, 5;
    %jmp T_9.8;
T_9.4 ;
    %load/vec4 v0x26c8480_0;
    %assign/vec4 v0x26c8520_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 3, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x26c8c70_0, 4, 5;
    %jmp T_9.8;
T_9.5 ;
    %load/vec4 v0x26c7f30_0;
    %flag_set/vec4 8;
    %jmp/0 T_9.9, 8;
    %load/vec4 v0x26c7840_0;
    %jmp/1 T_9.10, 8;
T_9.9 ; End of true expr.
    %load/vec4 v0x26c8a10_0;
    %jmp/0 T_9.10, 8;
 ; End of false expr.
    %blend;
T_9.10;
    %assign/vec4 v0x26c7d30_0, 0;
    %load/vec4 v0x26c8090_0;
    %flag_set/vec4 8;
    %jmp/0 T_9.11, 8;
    %load/vec4 v0x26c83e0_0;
    %jmp/1 T_9.12, 8;
T_9.11 ; End of true expr.
    %load/vec4 v0x26c8b00_0;
    %jmp/0 T_9.12, 8;
 ; End of false expr.
    %blend;
T_9.12;
    %assign/vec4 v0x26c7df0_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 4, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x26c8c70_0, 4, 5;
    %jmp T_9.8;
T_9.6 ;
    %load/vec4 v0x26c7940_0;
    %assign/vec4 v0x26c7840_0, 0;
    %load/vec4 v0x26c7e90_0;
    %assign/vec4 v0x26c8e20_0, 0;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0x26c8c70_0, 4, 5;
    %jmp T_9.8;
T_9.8 ;
    %pop/vec4 1;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x26950a0;
T_10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26ca180_0, 0, 1;
T_10.0 ;
    %delay 5000, 0;
    %load/vec4 v0x26ca180_0;
    %inv;
    %store/vec4 v0x26ca180_0, 0, 1;
    %jmp T_10.0;
    %jmp T_10;
    .thread T_10;
    .scope S_0x26950a0;
T_11 ;
    %delay 5000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x26ca220_0, 0, 1;
    %delay 5000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26ca220_0, 0, 1;
    %delay 1000000, 0;
    %vpi_call 3 25 "$finish" {0 0 0};
    %end;
    .thread T_11;
    .scope S_0x26950a0;
T_12 ;
    %vpi_call 3 30 "$dumpfile", "rv32_soc_TB.vcd" {0 0 0};
    %vpi_call 3 31 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x26950a0 {0 0 0};
    %end;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 10;
    "N/A";
    "<interactive>";
    "./compare.v";
    "rv32_soc_TB.v";
    "./rv32_soc.v";
    "./rv32.v";
    "./alu.v";
    "./mini_decoder.v";
    "./register_file.v";
    "./memory.v";
