/run/media/bahaa/CMP/projects/VLSI20/modules/verilog/ram.v {2 {vlog -work work -stats=none /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/ram.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module DMA
** Warning: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/ram.v(40): (vlog-2283) Extra semicolon in $unit (global) scope.
** Warning: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/ram.v(43): (vlog-2284) Empty $unit scope found.
-- Compiling package ram_v_unit

Top level modules:
	DMA

} {} {}} /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/cpu.v {2 {vlog -work work -stats=none /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/cpu.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module coordinator
** Warning: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/cpu.v(50): (vlog-2283) Extra semicolon in $unit (global) scope.
** Warning: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/cpu.v(50): (vlog-2284) Empty $unit scope found.
-- Compiling package cpu_v_unit

Top level modules:
	coordinator

} {} {}} /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/decompress.v {2 {vlog -work work -stats=none /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/decompress.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module decompress
** Warning: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/decompress.v(50): (vlog-2283) Extra semicolon in $unit (global) scope.
** Warning: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/decompress.v(53): (vlog-2284) Empty $unit scope found.
-- Compiling package decompress_v_unit

Top level modules:
	decompress

} {} {}} /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/file_handler.v {2 {vlog -work work -stats=none /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/file_handler.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module file_handler
** Warning: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/file_handler.v(26): (vlog-2283) Extra semicolon in $unit (global) scope.
** Warning: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/file_handler.v(26): (vlog-2284) Empty $unit scope found.
-- Compiling package file_handler_v_unit

Top level modules:
	file_handler

} {} {}} /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/one_bit_mux.v {2 {vlog -work work -stats=none /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/one_bit_mux.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module One_Bit_MUX
** Warning: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/one_bit_mux.v(45): (vlog-2283) Extra semicolon in $unit (global) scope.
** Warning: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/one_bit_mux.v(45): (vlog-2284) Empty $unit scope found.
-- Compiling package one_bit_mux_v_unit

Top level modules:
	One_Bit_MUX

} {} {}} /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/decompress_handler.v {2 {vlog -work work -stats=none /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/decompress_handler.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module decompress_handler
** Warning: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/decompress_handler.v(114): (vlog-2283) Extra semicolon in $unit (global) scope.
** Warning: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/decompress_handler.v(116): (vlog-2284) Empty $unit scope found.
-- Compiling package decompress_handler_v_unit

Top level modules:
	decompress_handler

} {} {}} /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/mux.v {2 {vlog -work work -stats=none /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/mux.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module MUX
** Warning: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/mux.v(47): (vlog-2283) Extra semicolon in $unit (global) scope.
** Warning: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/mux.v(47): (vlog-2284) Empty $unit scope found.
-- Compiling package mux_v_unit

Top level modules:
	MUX

} {} {}} /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/16_bit_mux.v {2 {vlog -work work -stats=none /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/16_bit_mux.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module ST_Bit_MUX
** Warning: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/16_bit_mux.v(48): (vlog-2283) Extra semicolon in $unit (global) scope.
** Warning: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/16_bit_mux.v(48): (vlog-2284) Empty $unit scope found.
-- Compiling package _16_bit_mux_v_unit

Top level modules:
	ST_Bit_MUX

} {} {}} /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v {2 {vlog -work work -stats=none /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module test_bench
** Warning: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v(216): (vlog-2283) Extra semicolon in $unit (global) scope.
** Warning: /run/media/bahaa/CMP/projects/VLSI20/modules/verilog/test_bench.v(217): (vlog-2284) Empty $unit scope found.
-- Compiling package test_bench_v_unit

Top level modules:
	test_bench

} {} {}}
