<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.6"/>
<title>Badge v1: include/decadriver/deca_regs.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td style="padding-left: 0.5em;">
   <div id="projectname">Badge v1
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.6 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>File&#160;Members</span></a></li>
    </ul>
  </div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Classes</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&#160;</span>Macros</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&#160;</span>Groups</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&#160;</span>Pages</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_d44c64559bbebec7f509842c48db8b23.html">include</a></li><li class="navelem"><a class="el" href="dir_09ccd9389a24bde2e0d3c7b4bc850cac.html">decadriver</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">deca_regs.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">

<p>DW1000 Register Definitions This file supports assembler and C development for DW1000 enabled devices.  
<a href="#details">More...</a></p>
<div class="textblock"><code>#include &quot;<a class="el" href="deca__version_8h_source.html">deca_version.h</a>&quot;</code><br/>
</div>
<p><a href="deca__regs_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:adde0bdec35fb5f74129979b580d1b6ec"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="adde0bdec35fb5f74129979b580d1b6ec"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="deca__regs_8h.html#adde0bdec35fb5f74129979b580d1b6ec">DEV_ID_ID</a>&#160;&#160;&#160;0x00            /* Device ID register, includes revision info (0xDECA0130) */</td></tr>
<tr class="memdesc:adde0bdec35fb5f74129979b580d1b6ec"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit definitions for register DEV_ID. <br/></td></tr>
<tr class="separator:adde0bdec35fb5f74129979b580d1b6ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a88ba9044299b033fb9049456ef46f745"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a88ba9044299b033fb9049456ef46f745"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DEV_ID_LEN</b>&#160;&#160;&#160;(4)</td></tr>
<tr class="separator:a88ba9044299b033fb9049456ef46f745"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a450563eea76c5fb89c6f7fff6b6246af"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a450563eea76c5fb89c6f7fff6b6246af"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DEV_ID_REV_MASK</b>&#160;&#160;&#160;0x0000000FUL    /* Revision */</td></tr>
<tr class="separator:a450563eea76c5fb89c6f7fff6b6246af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad2116e027f77e7268e5756cee266f7c1"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad2116e027f77e7268e5756cee266f7c1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DEV_ID_VER_MASK</b>&#160;&#160;&#160;0x000000F0UL    /* Version */</td></tr>
<tr class="separator:ad2116e027f77e7268e5756cee266f7c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a716fe0e6c9a9bee84ff309452917203e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a716fe0e6c9a9bee84ff309452917203e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DEV_ID_MODEL_MASK</b>&#160;&#160;&#160;0x0000FF00UL    /* The MODEL identifies the device. The DW1000 is device type 0x01 */</td></tr>
<tr class="separator:a716fe0e6c9a9bee84ff309452917203e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aef64e743e85739fe9496a2335277b893"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aef64e743e85739fe9496a2335277b893"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DEV_ID_RIDTAG_MASK</b>&#160;&#160;&#160;0xFFFF0000UL    /* Register Identification Tag 0XDECA */</td></tr>
<tr class="separator:aef64e743e85739fe9496a2335277b893"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6311bbf884dcfdfbdc3574fb3f731f95"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6311bbf884dcfdfbdc3574fb3f731f95"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="deca__regs_8h.html#a6311bbf884dcfdfbdc3574fb3f731f95">EUI_64_ID</a>&#160;&#160;&#160;0x01            /* IEEE Extended Unique Identifier (63:0) */</td></tr>
<tr class="memdesc:a6311bbf884dcfdfbdc3574fb3f731f95"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit definitions for register EUI_64. <br/></td></tr>
<tr class="separator:a6311bbf884dcfdfbdc3574fb3f731f95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac4eb89f8b178d7cac9c924c7c695c35b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac4eb89f8b178d7cac9c924c7c695c35b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EUI_64_LEN</b>&#160;&#160;&#160;(8)</td></tr>
<tr class="separator:ac4eb89f8b178d7cac9c924c7c695c35b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6f8f662a31326c024f62b720671615c6"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6f8f662a31326c024f62b720671615c6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="deca__regs_8h.html#a6f8f662a31326c024f62b720671615c6">PANADR_ID</a>&#160;&#160;&#160;0x03            /* PAN ID (31:16) and Short Address (15:0) */</td></tr>
<tr class="memdesc:a6f8f662a31326c024f62b720671615c6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit definitions for register PANADR. <br/></td></tr>
<tr class="separator:a6f8f662a31326c024f62b720671615c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8f8999fba519747beabb10cac02e324b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8f8999fba519747beabb10cac02e324b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PANADR_LEN</b>&#160;&#160;&#160;(4)</td></tr>
<tr class="separator:a8f8999fba519747beabb10cac02e324b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abe8700dcbedf6da698979f7999ddb359"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="abe8700dcbedf6da698979f7999ddb359"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PANADR_SHORT_ADDR_MASK</b>&#160;&#160;&#160;0x0000FFFFUL    /* Short Address */</td></tr>
<tr class="separator:abe8700dcbedf6da698979f7999ddb359"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a10703c73ec45e331f51f18baab307697"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a10703c73ec45e331f51f18baab307697"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PANADR_PAN_ID_MASK</b>&#160;&#160;&#160;0xFFFF00F0UL    /* PAN Identifier */</td></tr>
<tr class="separator:a10703c73ec45e331f51f18baab307697"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaa9e654f7d5aa738e025fc57ad53cd18"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aaa9e654f7d5aa738e025fc57ad53cd18"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="deca__regs_8h.html#aaa9e654f7d5aa738e025fc57ad53cd18">REG_05_ID_RESERVED</a>&#160;&#160;&#160;0x05</td></tr>
<tr class="memdesc:aaa9e654f7d5aa738e025fc57ad53cd18"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit definitions for register 0x05. <br/></td></tr>
<tr class="separator:aaa9e654f7d5aa738e025fc57ad53cd18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a555961045b2585a4f224aecb367f0f6c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a555961045b2585a4f224aecb367f0f6c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="deca__regs_8h.html#a555961045b2585a4f224aecb367f0f6c">SYS_CFG_ID</a>&#160;&#160;&#160;0x04            /* System Configuration (31:0) */</td></tr>
<tr class="memdesc:a555961045b2585a4f224aecb367f0f6c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit definitions for register SYS_CFG. <br/></td></tr>
<tr class="separator:a555961045b2585a4f224aecb367f0f6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa0d21ad8baff29fa4d4deb46a327e65f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa0d21ad8baff29fa4d4deb46a327e65f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SYS_CFG_LEN</b>&#160;&#160;&#160;(4)</td></tr>
<tr class="separator:aa0d21ad8baff29fa4d4deb46a327e65f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a08683df73319873d0600d45756cea8e2"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a08683df73319873d0600d45756cea8e2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SYS_CFG_MASK</b>&#160;&#160;&#160;0xF047FFFFUL    /* access mask to SYS_CFG_ID */</td></tr>
<tr class="separator:a08683df73319873d0600d45756cea8e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a124738b7fdd7abfe5a653a61338bbbf9"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a124738b7fdd7abfe5a653a61338bbbf9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SYS_CFG_FF_ALL_EN</b>&#160;&#160;&#160;0x000001FEUL    /* Frame filtering options all frames allowed */</td></tr>
<tr class="separator:a124738b7fdd7abfe5a653a61338bbbf9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e2e0c8317e28c6ecae0475562d45aac"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3e2e0c8317e28c6ecae0475562d45aac"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SYS_CFG_FFE</b>&#160;&#160;&#160;0x00000001UL    /* Frame Filtering Enable. This bit enables the frame filtering functionality */</td></tr>
<tr class="separator:a3e2e0c8317e28c6ecae0475562d45aac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a18a07054775ffd62764cfd3726d11575"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a18a07054775ffd62764cfd3726d11575"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SYS_CFG_FFBC</b>&#160;&#160;&#160;0x00000002UL    /* Frame Filtering Behave as a Co-ordinator */</td></tr>
<tr class="separator:a18a07054775ffd62764cfd3726d11575"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa499b71ebe382dfba20d4712cdd32aac"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa499b71ebe382dfba20d4712cdd32aac"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SYS_CFG_FFAB</b>&#160;&#160;&#160;0x00000004UL    /* Frame Filtering Allow Beacon frame reception */</td></tr>
<tr class="separator:aa499b71ebe382dfba20d4712cdd32aac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acba24fd5bec0154ea21465dac93ac580"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="acba24fd5bec0154ea21465dac93ac580"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SYS_CFG_FFAD</b>&#160;&#160;&#160;0x00000008UL    /* Frame Filtering Allow Data frame reception */</td></tr>
<tr class="separator:acba24fd5bec0154ea21465dac93ac580"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a975d5936ee08ac31ec2a8d0cdc60fdd3"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a975d5936ee08ac31ec2a8d0cdc60fdd3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SYS_CFG_FFAA</b>&#160;&#160;&#160;0x00000010UL    /* Frame Filtering Allow Acknowledgment frame reception */</td></tr>
<tr class="separator:a975d5936ee08ac31ec2a8d0cdc60fdd3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9195a831795ce38fe1dbf980b2425802"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9195a831795ce38fe1dbf980b2425802"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SYS_CFG_FFAM</b>&#160;&#160;&#160;0x00000020UL    /* Frame Filtering Allow MAC command frame reception */</td></tr>
<tr class="separator:a9195a831795ce38fe1dbf980b2425802"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad5163df57b1b48c68578164cf35ea00a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad5163df57b1b48c68578164cf35ea00a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SYS_CFG_FFAR</b>&#160;&#160;&#160;0x00000040UL    /* Frame Filtering Allow Reserved frame types */</td></tr>
<tr class="separator:ad5163df57b1b48c68578164cf35ea00a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a39261b8d6fc91f70c6ed21027340e92e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a39261b8d6fc91f70c6ed21027340e92e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SYS_CFG_FFA4</b>&#160;&#160;&#160;0x00000080UL    /* Frame Filtering Allow frames with frame type field of 4, (binary 100) */</td></tr>
<tr class="separator:a39261b8d6fc91f70c6ed21027340e92e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1fbf57a0ded54feae19ac79ef2c13f73"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1fbf57a0ded54feae19ac79ef2c13f73"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SYS_CFG_FFA5</b>&#160;&#160;&#160;0x00000100UL    /* Frame Filtering Allow frames with frame type field of 5, (binary 101) */</td></tr>
<tr class="separator:a1fbf57a0ded54feae19ac79ef2c13f73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abd2f79f673e2cbfdd9ae6b6e7ae3e64a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="abd2f79f673e2cbfdd9ae6b6e7ae3e64a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SYS_CFG_HIRQ_POL</b>&#160;&#160;&#160;0x00000200UL    /* Host interrupt polarity */</td></tr>
<tr class="separator:abd2f79f673e2cbfdd9ae6b6e7ae3e64a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7ff6c62951b0f43e3a96be76283804a8"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7ff6c62951b0f43e3a96be76283804a8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SYS_CFG_SPI_EDGE</b>&#160;&#160;&#160;0x00000400UL    /* SPI data launch edge */</td></tr>
<tr class="separator:a7ff6c62951b0f43e3a96be76283804a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abbe2b6c29fb73145cd8cb9f2dca7b354"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="abbe2b6c29fb73145cd8cb9f2dca7b354"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SYS_CFG_DIS_FCE</b>&#160;&#160;&#160;0x00000800UL    /* Disable frame check error handling */</td></tr>
<tr class="separator:abbe2b6c29fb73145cd8cb9f2dca7b354"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6d24b4ae981b5b1d6197a9720a45c18e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6d24b4ae981b5b1d6197a9720a45c18e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SYS_CFG_DIS_DRXB</b>&#160;&#160;&#160;0x00001000UL    /* Disable Double RX Buffer */</td></tr>
<tr class="separator:a6d24b4ae981b5b1d6197a9720a45c18e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a77a580b5955a8886e7eb062611581ffe"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a77a580b5955a8886e7eb062611581ffe"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SYS_CFG_DIS_PHE</b>&#160;&#160;&#160;0x00002000UL    /* Disable receiver abort on PHR error */</td></tr>
<tr class="separator:a77a580b5955a8886e7eb062611581ffe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af2cc6f4bbd8812fe9959bbe2b0c85390"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af2cc6f4bbd8812fe9959bbe2b0c85390"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SYS_CFG_DIS_RSDE</b>&#160;&#160;&#160;0x00004000UL    /* Disable Receiver Abort on RSD error */</td></tr>
<tr class="separator:af2cc6f4bbd8812fe9959bbe2b0c85390"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a73441338a7070eba5f43b768aa4f3df3"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a73441338a7070eba5f43b768aa4f3df3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SYS_CFG_FCS_INIT2F</b>&#160;&#160;&#160;0x00008000UL    /* initial seed value for the FCS generation and checking function */</td></tr>
<tr class="separator:a73441338a7070eba5f43b768aa4f3df3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2c8233562eb7c5abb8202d701fe4cf31"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2c8233562eb7c5abb8202d701fe4cf31"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SYS_CFG_PHR_MODE_00</b>&#160;&#160;&#160;0x00000000UL    /* Standard Frame mode */</td></tr>
<tr class="separator:a2c8233562eb7c5abb8202d701fe4cf31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3ef15aab95f803dbb0b90fed17f9d274"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3ef15aab95f803dbb0b90fed17f9d274"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SYS_CFG_PHR_MODE_11</b>&#160;&#160;&#160;0x00030000UL    /* Long Frames mode */</td></tr>
<tr class="separator:a3ef15aab95f803dbb0b90fed17f9d274"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaf07b88c1b2932a520dc48edd32ff1f8"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aaf07b88c1b2932a520dc48edd32ff1f8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SYS_CFG_DIS_STXP</b>&#160;&#160;&#160;0x00040000UL    /* Disable Smart TX Power control */</td></tr>
<tr class="separator:aaf07b88c1b2932a520dc48edd32ff1f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a51c56b6d87f24649ecb30691ca3c0d81"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a51c56b6d87f24649ecb30691ca3c0d81"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SYS_CFG_RXM110K</b>&#160;&#160;&#160;0x00400000UL    /* Receiver Mode 110 kbps data rate */</td></tr>
<tr class="separator:a51c56b6d87f24649ecb30691ca3c0d81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a12d23c48aad2b676422d345ca0c9b439"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a12d23c48aad2b676422d345ca0c9b439"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SYS_CFG_RXWTOE</b>&#160;&#160;&#160;0x10000000UL    /* Receive Wait Timeout Enable. */</td></tr>
<tr class="separator:a12d23c48aad2b676422d345ca0c9b439"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa1b9caf35632d030926d6650d0dc94ce"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa1b9caf35632d030926d6650d0dc94ce"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SYS_CFG_RXAUTR</b>&#160;&#160;&#160;0x20000000UL    /* Receiver Auto-Re-enable. This bit is used to cause the receiver to re-enable automatically */</td></tr>
<tr class="separator:aa1b9caf35632d030926d6650d0dc94ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad2ebb676841b8a577fedad861deb4e34"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad2ebb676841b8a577fedad861deb4e34"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SYS_CFG_AUTOACK</b>&#160;&#160;&#160;0x40000000UL    /* Automatic Acknowledgement Enable */</td></tr>
<tr class="separator:ad2ebb676841b8a577fedad861deb4e34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6de62cc531d5500f0f88bfa001aaae2a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6de62cc531d5500f0f88bfa001aaae2a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SYS_CFG_AACKPEND</b>&#160;&#160;&#160;0x80000000UL    /* Automatic Acknowledgement Pending bit control */</td></tr>
<tr class="separator:a6de62cc531d5500f0f88bfa001aaae2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a31270e00443e51812405a091c488a9d2"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a31270e00443e51812405a091c488a9d2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="deca__regs_8h.html#a31270e00443e51812405a091c488a9d2">SYS_TIME_ID</a>&#160;&#160;&#160;0x06            /* System Time Counter (40-bit) */</td></tr>
<tr class="memdesc:a31270e00443e51812405a091c488a9d2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit definitions for register SYS_TIME. <br/></td></tr>
<tr class="separator:a31270e00443e51812405a091c488a9d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3cb6a9407c6cc79639bade535de9021b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3cb6a9407c6cc79639bade535de9021b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SYS_TIME_LEN</b>&#160;&#160;&#160;(5)             /* Note 40 bit register */</td></tr>
<tr class="separator:a3cb6a9407c6cc79639bade535de9021b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a92342a9155f87d0eebb58f8875d357bd"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a92342a9155f87d0eebb58f8875d357bd"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="deca__regs_8h.html#a92342a9155f87d0eebb58f8875d357bd">REG_07_ID_RESERVED</a>&#160;&#160;&#160;0x07</td></tr>
<tr class="memdesc:a92342a9155f87d0eebb58f8875d357bd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit definitions for register 0x07. <br/></td></tr>
<tr class="separator:a92342a9155f87d0eebb58f8875d357bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a87799b56a05b9ace7c7f77577e4ef564"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a87799b56a05b9ace7c7f77577e4ef564"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="deca__regs_8h.html#a87799b56a05b9ace7c7f77577e4ef564">TX_FCTRL_ID</a>&#160;&#160;&#160;0x08            /* Transmit Frame Control */</td></tr>
<tr class="memdesc:a87799b56a05b9ace7c7f77577e4ef564"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit definitions for register TX_FCTRL. <br/></td></tr>
<tr class="separator:a87799b56a05b9ace7c7f77577e4ef564"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2a006754b675cd59d76aa71cd6cfe8e8"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2a006754b675cd59d76aa71cd6cfe8e8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TX_FCTRL_LEN</b>&#160;&#160;&#160;(5)             /* Note 40 bit register */</td></tr>
<tr class="separator:a2a006754b675cd59d76aa71cd6cfe8e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a37cd35c0bd564ca871dc00fd81256cda"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a37cd35c0bd564ca871dc00fd81256cda"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TX_FCTRL_TFLEN_MASK</b>&#160;&#160;&#160;0x0000007FUL    /* bit mask to access Transmit Frame Length */</td></tr>
<tr class="separator:a37cd35c0bd564ca871dc00fd81256cda"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa9344aa9e30a199e7fb2d2bbdea6a3d5"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa9344aa9e30a199e7fb2d2bbdea6a3d5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TX_FCTRL_TFLE_MASK</b>&#160;&#160;&#160;0x00000380UL    /* bit mask to access Transmit Frame Length Extension */</td></tr>
<tr class="separator:aa9344aa9e30a199e7fb2d2bbdea6a3d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af8ffd44862d96ed77ae7803da6a0e3cc"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af8ffd44862d96ed77ae7803da6a0e3cc"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TX_FCTRL_FLE_MASK</b>&#160;&#160;&#160;0x000003FFUL    /* bit mask to access Frame Length field */</td></tr>
<tr class="separator:af8ffd44862d96ed77ae7803da6a0e3cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a844c6ebaf942345f3697b019d2d376c9"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a844c6ebaf942345f3697b019d2d376c9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TX_FCTRL_TXBR_MASK</b>&#160;&#160;&#160;0x00006000UL    /* bit mask to access Transmit Bit Rate */</td></tr>
<tr class="separator:a844c6ebaf942345f3697b019d2d376c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5a38dea61070337b863c6445917d7e3b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5a38dea61070337b863c6445917d7e3b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TX_FCTRL_TXPRF_MASK</b>&#160;&#160;&#160;0x00030000UL    /* bit mask to access Transmit Pulse Repetition Frequency */</td></tr>
<tr class="separator:a5a38dea61070337b863c6445917d7e3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0c28a21b49d6516952df38d86c41320b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0c28a21b49d6516952df38d86c41320b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TX_FCTRL_TXPSR_MASK</b>&#160;&#160;&#160;0x000C0000UL    /* bit mask to access Transmit Preamble Symbol Repetitions (PSR). */</td></tr>
<tr class="separator:a0c28a21b49d6516952df38d86c41320b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae87d700df40eb1c776dab3a545e0bf5a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae87d700df40eb1c776dab3a545e0bf5a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TX_FCTRL_PE_MASK</b>&#160;&#160;&#160;0x00300000UL    /* bit mask to access Preamble Extension */</td></tr>
<tr class="separator:ae87d700df40eb1c776dab3a545e0bf5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab16982a898971e288a5a46b0b03d1437"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab16982a898971e288a5a46b0b03d1437"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TX_FCTRL_TXPSR_PE_MASK</b>&#160;&#160;&#160;0x003C0000UL    /* bit mask to access Transmit Preamble Symbol Repetitions (PSR). */</td></tr>
<tr class="separator:ab16982a898971e288a5a46b0b03d1437"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7656157ca7ed0af8a02804399373b7c8"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7656157ca7ed0af8a02804399373b7c8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TX_FCTRL_SAFE_MASK_32</b>&#160;&#160;&#160;0xFFFFE3FFUL    /* FSCTRL has fields which should always be writen zero */</td></tr>
<tr class="separator:a7656157ca7ed0af8a02804399373b7c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9a509541466121e473983a9b27470fd8"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9a509541466121e473983a9b27470fd8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TX_FCTRL_TXBR_110k</b>&#160;&#160;&#160;0x00000000UL    /* Transmit Bit Rate = 110k */</td></tr>
<tr class="separator:a9a509541466121e473983a9b27470fd8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6742d9d81f8ce3adc982873ee090ac44"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6742d9d81f8ce3adc982873ee090ac44"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TX_FCTRL_TXBR_850k</b>&#160;&#160;&#160;0x00002000UL    /* Transmit Bit Rate = 850k */</td></tr>
<tr class="separator:a6742d9d81f8ce3adc982873ee090ac44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3f11098f5a338267de710decc87123f8"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3f11098f5a338267de710decc87123f8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TX_FCTRL_TXBR_6M</b>&#160;&#160;&#160;0x00004000UL    /* Transmit Bit Rate = 6.8M */</td></tr>
<tr class="separator:a3f11098f5a338267de710decc87123f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6a548e476fb519ac7f723d797abdcc78"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6a548e476fb519ac7f723d797abdcc78"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TX_FCTRL_TXBR_SHFT</b>&#160;&#160;&#160;(13)            /* shift to access Data Rate field */</td></tr>
<tr class="separator:a6a548e476fb519ac7f723d797abdcc78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae0192e1232c2ab0c8902aec26a0a4352"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae0192e1232c2ab0c8902aec26a0a4352"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TX_FCTRL_TR</b>&#160;&#160;&#160;0x00008000UL    /* Transmit Ranging enable */</td></tr>
<tr class="separator:ae0192e1232c2ab0c8902aec26a0a4352"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae39a60cbfa7ade7e0dc10f4794421f09"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae39a60cbfa7ade7e0dc10f4794421f09"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TX_FCTRL_TR_SHFT</b>&#160;&#160;&#160;(15)            /* shift to access Ranging bit */</td></tr>
<tr class="separator:ae39a60cbfa7ade7e0dc10f4794421f09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa5ed9d2993937e4dc7356eb9a3f7f5e1"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa5ed9d2993937e4dc7356eb9a3f7f5e1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TX_FCTRL_TXPRF_SHFT</b>&#160;&#160;&#160;(16)            /* shift to access Pulse Repetition Frequency field */</td></tr>
<tr class="separator:aa5ed9d2993937e4dc7356eb9a3f7f5e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a79bca5deafb60e863cb488ae8483bda5"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a79bca5deafb60e863cb488ae8483bda5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TX_FCTRL_TXPRF_4M</b>&#160;&#160;&#160;0x00000000UL    /* Transmit Pulse Repetition Frequency = 4 Mhz */</td></tr>
<tr class="separator:a79bca5deafb60e863cb488ae8483bda5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a470c03136291b1e66d7bf21093ab88fd"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a470c03136291b1e66d7bf21093ab88fd"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TX_FCTRL_TXPRF_16M</b>&#160;&#160;&#160;0x00010000UL    /* Transmit Pulse Repetition Frequency = 16 Mhz */</td></tr>
<tr class="separator:a470c03136291b1e66d7bf21093ab88fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0832d312f701f2f2633535d1328593c1"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0832d312f701f2f2633535d1328593c1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TX_FCTRL_TXPRF_64M</b>&#160;&#160;&#160;0x00020000UL    /* Transmit Pulse Repetition Frequency = 64 Mhz */</td></tr>
<tr class="separator:a0832d312f701f2f2633535d1328593c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a514d7a9b25b901e91b4bfedcb11011cd"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a514d7a9b25b901e91b4bfedcb11011cd"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TX_FCTRL_TXPSR_SHFT</b>&#160;&#160;&#160;(18)            /* shift to access Preamble Symbol Repetitions field */</td></tr>
<tr class="separator:a514d7a9b25b901e91b4bfedcb11011cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac5515163b316f584a2e34bd4597e3d4f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac5515163b316f584a2e34bd4597e3d4f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TX_FCTRL_PE_SHFT</b>&#160;&#160;&#160;(20)            /* shift to access Preamble length Extension to allow specification of non-standard values */</td></tr>
<tr class="separator:ac5515163b316f584a2e34bd4597e3d4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a979f797e10c64560a3c6c105e99ee8ed"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a979f797e10c64560a3c6c105e99ee8ed"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TX_FCTRL_TXPSR_PE_16</b>&#160;&#160;&#160;0x00000000UL    /* bit mask to access Preamble Extension = 16 */</td></tr>
<tr class="separator:a979f797e10c64560a3c6c105e99ee8ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6ae7a3d3b3532d478f837a389e47dd32"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6ae7a3d3b3532d478f837a389e47dd32"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TX_FCTRL_TXPSR_PE_64</b>&#160;&#160;&#160;0x00040000UL    /* bit mask to access Preamble Extension = 64 */</td></tr>
<tr class="separator:a6ae7a3d3b3532d478f837a389e47dd32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a93ff8bb9ad872f813485fa11cd77b721"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a93ff8bb9ad872f813485fa11cd77b721"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TX_FCTRL_TXPSR_PE_128</b>&#160;&#160;&#160;0x00140000UL    /* bit mask to access Preamble Extension = 128 */</td></tr>
<tr class="separator:a93ff8bb9ad872f813485fa11cd77b721"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab075f587e42b193b7216d92dcea38b9a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab075f587e42b193b7216d92dcea38b9a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TX_FCTRL_TXPSR_PE_256</b>&#160;&#160;&#160;0x00240000UL    /* bit mask to access Preamble Extension = 256 */</td></tr>
<tr class="separator:ab075f587e42b193b7216d92dcea38b9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaa15bfe48719ad3ff845393ddd51a3da"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aaa15bfe48719ad3ff845393ddd51a3da"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TX_FCTRL_TXPSR_PE_512</b>&#160;&#160;&#160;0x00340000UL    /* bit mask to access Preamble Extension = 512 */</td></tr>
<tr class="separator:aaa15bfe48719ad3ff845393ddd51a3da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1c629606e23ee161c98f078f05fa0359"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1c629606e23ee161c98f078f05fa0359"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TX_FCTRL_TXPSR_PE_1024</b>&#160;&#160;&#160;0x00080000UL    /* bit mask to access Preamble Extension = 1024 */</td></tr>
<tr class="separator:a1c629606e23ee161c98f078f05fa0359"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a471fdd0f63989fdae665a38c4965e9f4"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a471fdd0f63989fdae665a38c4965e9f4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TX_FCTRL_TXPSR_PE_1536</b>&#160;&#160;&#160;0x00180000UL    /* bit mask to access Preamble Extension = 1536 */</td></tr>
<tr class="separator:a471fdd0f63989fdae665a38c4965e9f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e50ee58714e9bc3099bc38909c37df8"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3e50ee58714e9bc3099bc38909c37df8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TX_FCTRL_TXPSR_PE_2048</b>&#160;&#160;&#160;0x00280000UL    /* bit mask to access Preamble Extension = 2048 */</td></tr>
<tr class="separator:a3e50ee58714e9bc3099bc38909c37df8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abaf64f81e3e1efe3a4a404ca8aca6fdd"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="abaf64f81e3e1efe3a4a404ca8aca6fdd"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TX_FCTRL_TXPSR_PE_4096</b>&#160;&#160;&#160;0x000C0000UL    /* bit mask to access Preamble Extension = 4096 */</td></tr>
<tr class="separator:abaf64f81e3e1efe3a4a404ca8aca6fdd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a47275578ec0fe7010d39eeba30e26ebc"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a47275578ec0fe7010d39eeba30e26ebc"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TX_FCTRL_TXBOFFS_MASK</b>&#160;&#160;&#160;0xFF000000UL    /* bit mask to access Transmit buffer index offset 10-bit field */</td></tr>
<tr class="separator:a47275578ec0fe7010d39eeba30e26ebc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaf3154418d2d4340f9d8cb38372ad270"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aaf3154418d2d4340f9d8cb38372ad270"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TX_FCTRL_IFSDELAY_MASK</b>&#160;&#160;&#160;0xFF00000000ULL /* bit mask to access Inter-Frame Spacing field */</td></tr>
<tr class="separator:aaf3154418d2d4340f9d8cb38372ad270"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac64fce881fe6b4930810091163b48438"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac64fce881fe6b4930810091163b48438"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="deca__regs_8h.html#ac64fce881fe6b4930810091163b48438">TX_BUFFER_ID</a>&#160;&#160;&#160;0x09            /* Transmit Data Buffer */</td></tr>
<tr class="memdesc:ac64fce881fe6b4930810091163b48438"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit definitions for register TX_BUFFER. <br/></td></tr>
<tr class="separator:ac64fce881fe6b4930810091163b48438"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a06269539d15795f2dd4bb6cd474823e7"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a06269539d15795f2dd4bb6cd474823e7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TX_BUFFER_LEN</b>&#160;&#160;&#160;(1024)</td></tr>
<tr class="separator:a06269539d15795f2dd4bb6cd474823e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa85e1173814848419e1d71b15ba059f9"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa85e1173814848419e1d71b15ba059f9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="deca__regs_8h.html#aa85e1173814848419e1d71b15ba059f9">DX_TIME_ID</a>&#160;&#160;&#160;0x0A            /* Delayed Send or Receive Time (40-bit) */</td></tr>
<tr class="memdesc:aa85e1173814848419e1d71b15ba059f9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit definitions for register DX_TIME. <br/></td></tr>
<tr class="separator:aa85e1173814848419e1d71b15ba059f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a345d206d0d1b936f01f24847c9257810"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a345d206d0d1b936f01f24847c9257810"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DX_TIME_LEN</b>&#160;&#160;&#160;(5)</td></tr>
<tr class="separator:a345d206d0d1b936f01f24847c9257810"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a86095112e860ddbc2097efad01787ad4"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a86095112e860ddbc2097efad01787ad4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="deca__regs_8h.html#a86095112e860ddbc2097efad01787ad4">REG_0B_ID_RESERVED</a>&#160;&#160;&#160;0x0B</td></tr>
<tr class="memdesc:a86095112e860ddbc2097efad01787ad4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit definitions for register 0x08. <br/></td></tr>
<tr class="separator:a86095112e860ddbc2097efad01787ad4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1fa3de4549ef0405c0ef6ab9f0b4f2a4"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1fa3de4549ef0405c0ef6ab9f0b4f2a4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="deca__regs_8h.html#a1fa3de4549ef0405c0ef6ab9f0b4f2a4">RX_FWTO_ID</a>&#160;&#160;&#160;0x0C            /* Receive Frame Wait Timeout Period */</td></tr>
<tr class="memdesc:a1fa3de4549ef0405c0ef6ab9f0b4f2a4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit definitions for register RX_FWTO. <br/></td></tr>
<tr class="separator:a1fa3de4549ef0405c0ef6ab9f0b4f2a4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a87c3423fe0ade424ef2c6df0c3392bd5"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a87c3423fe0ade424ef2c6df0c3392bd5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RX_FWTO_LEN</b>&#160;&#160;&#160;(2)             /* doc bug*/</td></tr>
<tr class="separator:a87c3423fe0ade424ef2c6df0c3392bd5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a02adc95245e632355466a06e4b4d5d6a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a02adc95245e632355466a06e4b4d5d6a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RX_FWTO_MASK</b>&#160;&#160;&#160;0xFFFF</td></tr>
<tr class="separator:a02adc95245e632355466a06e4b4d5d6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa5ee6a88c4cfd57e9f2805d304ec5300"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa5ee6a88c4cfd57e9f2805d304ec5300"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="deca__regs_8h.html#aa5ee6a88c4cfd57e9f2805d304ec5300">SYS_CTRL_ID</a>&#160;&#160;&#160;0x0D            /* System Control Register */</td></tr>
<tr class="memdesc:aa5ee6a88c4cfd57e9f2805d304ec5300"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit definitions for register SYS_CTRL. <br/></td></tr>
<tr class="separator:aa5ee6a88c4cfd57e9f2805d304ec5300"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a09bfd8fd089d07d307629cb1d887b55b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a09bfd8fd089d07d307629cb1d887b55b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SYS_CTRL_LEN</b>&#160;&#160;&#160;(4)</td></tr>
<tr class="separator:a09bfd8fd089d07d307629cb1d887b55b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac45697b9932dd8008dbe24a2e7574b8b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac45697b9932dd8008dbe24a2e7574b8b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SYS_CTRL_MASK_32</b>&#160;&#160;&#160;0x010003CFUL    /* System Control Register access mask (all unused fields should always be writen as zero) */</td></tr>
<tr class="separator:ac45697b9932dd8008dbe24a2e7574b8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa49e9530b7b602b725887aad83bd77e2"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa49e9530b7b602b725887aad83bd77e2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SYS_CTRL_SFCST</b>&#160;&#160;&#160;0x00000001UL    /* Suppress Auto-FCS Transmission (on this frame) */</td></tr>
<tr class="separator:aa49e9530b7b602b725887aad83bd77e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6a499cd8d9feb8321bfaa8331d5a6835"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6a499cd8d9feb8321bfaa8331d5a6835"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SYS_CTRL_TXSTRT</b>&#160;&#160;&#160;0x00000002UL    /* Start Transmitting Now */</td></tr>
<tr class="separator:a6a499cd8d9feb8321bfaa8331d5a6835"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acb2f2e2169a5dc7671dda4f23988aef8"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="acb2f2e2169a5dc7671dda4f23988aef8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SYS_CTRL_TXDLYS</b>&#160;&#160;&#160;0x00000004UL    /* Transmitter Delayed Sending (initiates sending when SYS_TIME == TXD_TIME */</td></tr>
<tr class="separator:acb2f2e2169a5dc7671dda4f23988aef8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aef721ee831b24d6a0923e648d5ef8b92"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aef721ee831b24d6a0923e648d5ef8b92"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SYS_CTRL_CANSFCS</b>&#160;&#160;&#160;0x00000008UL    /* Cancel Suppression of auto-FCS transmission (on the current frame) */</td></tr>
<tr class="separator:aef721ee831b24d6a0923e648d5ef8b92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a284b21755138af73364c30a680909d80"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a284b21755138af73364c30a680909d80"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SYS_CTRL_TRXOFF</b>&#160;&#160;&#160;0x00000040UL    /* Transceiver Off. Force Transciever OFF abort TX or RX immediately */</td></tr>
<tr class="separator:a284b21755138af73364c30a680909d80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a152469a538ed2e284828d0d35f9202b2"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a152469a538ed2e284828d0d35f9202b2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SYS_CTRL_WAIT4RESP</b>&#160;&#160;&#160;0x00000080UL    /* Wait for Response */</td></tr>
<tr class="separator:a152469a538ed2e284828d0d35f9202b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a22c2a85161d7b229e98a219f110cb280"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a22c2a85161d7b229e98a219f110cb280"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SYS_CTRL_RXENAB</b>&#160;&#160;&#160;0x00000100UL    /* Enable Receiver Now */</td></tr>
<tr class="separator:a22c2a85161d7b229e98a219f110cb280"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aee7e7dfdde39f79bd9ad7e291046ff19"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aee7e7dfdde39f79bd9ad7e291046ff19"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SYS_CTRL_RXDLYE</b>&#160;&#160;&#160;0x00000200UL    /* Receiver Delayed Enable (Enables Receiver when SY_TIME[0x??] == RXD_TIME[0x??] CHECK comment*/</td></tr>
<tr class="separator:aee7e7dfdde39f79bd9ad7e291046ff19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad4b9d0e57a1bb41b1a0982979e76e59a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad4b9d0e57a1bb41b1a0982979e76e59a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SYS_CTRL_HSRBTOGGLE</b>&#160;&#160;&#160;0x01000000UL    /* Host side receiver buffer pointer toggle - toggles 0/1 host side data set pointer */</td></tr>
<tr class="separator:ad4b9d0e57a1bb41b1a0982979e76e59a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acf574e2458246105de5250b3b8a7f8f7"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="acf574e2458246105de5250b3b8a7f8f7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SYS_CTRL_HRBT</b>&#160;&#160;&#160;(SYS_CTRL_HSRBTOGGLE)</td></tr>
<tr class="separator:acf574e2458246105de5250b3b8a7f8f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeb3669eeaadb76019385b31e1a249479"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aeb3669eeaadb76019385b31e1a249479"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SYS_CTRL_HRBT_OFFSET</b>&#160;&#160;&#160;(3)</td></tr>
<tr class="separator:aeb3669eeaadb76019385b31e1a249479"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a219b5ba03d254ecf2079fb93cf0890c7"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a219b5ba03d254ecf2079fb93cf0890c7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="deca__regs_8h.html#a219b5ba03d254ecf2079fb93cf0890c7">SYS_MASK_ID</a>&#160;&#160;&#160;0x0E            /* System Event Mask Register */</td></tr>
<tr class="memdesc:a219b5ba03d254ecf2079fb93cf0890c7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit definitions for register SYS_MASK. <br/></td></tr>
<tr class="separator:a219b5ba03d254ecf2079fb93cf0890c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2e600b92a30be52c22571116af7d5c1c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2e600b92a30be52c22571116af7d5c1c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SYS_MASK_LEN</b>&#160;&#160;&#160;(4)</td></tr>
<tr class="separator:a2e600b92a30be52c22571116af7d5c1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad7464e238d48836c3c1158a234adfa55"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad7464e238d48836c3c1158a234adfa55"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SYS_MASK_MASK_32</b>&#160;&#160;&#160;0x3FF7FFFEUL    /* System Event Mask Register access mask (all unused fields should always be writen as zero) */</td></tr>
<tr class="separator:ad7464e238d48836c3c1158a234adfa55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaf3f094259985db763135ecda49f82cc"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aaf3f094259985db763135ecda49f82cc"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SYS_MASK_MCPLOCK</b>&#160;&#160;&#160;0x00000002UL    /* Mask clock PLL lock event    */</td></tr>
<tr class="separator:aaf3f094259985db763135ecda49f82cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e8f69187b4d94db0a42bb0e96d49281"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3e8f69187b4d94db0a42bb0e96d49281"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SYS_MASK_MESYNCR</b>&#160;&#160;&#160;0x00000004UL    /* Mask clock PLL lock event    */</td></tr>
<tr class="separator:a3e8f69187b4d94db0a42bb0e96d49281"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a20b1d1510b46ef3ca6d6ab58e9c709af"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a20b1d1510b46ef3ca6d6ab58e9c709af"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SYS_MASK_MAAT</b>&#160;&#160;&#160;0x00000008UL    /* Mask automatic acknowledge trigger event */</td></tr>
<tr class="separator:a20b1d1510b46ef3ca6d6ab58e9c709af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a22e149a3630da734b6017e09ad7c9d94"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a22e149a3630da734b6017e09ad7c9d94"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SYS_MASK_MTXFRB</b>&#160;&#160;&#160;0x00000010UL    /* Mask transmit frame begins event */</td></tr>
<tr class="separator:a22e149a3630da734b6017e09ad7c9d94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab183ec2f96c25d76dfd0c44f3519018c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab183ec2f96c25d76dfd0c44f3519018c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SYS_MASK_MTXPRS</b>&#160;&#160;&#160;0x00000020UL    /* Mask transmit preamble sent event    */</td></tr>
<tr class="separator:ab183ec2f96c25d76dfd0c44f3519018c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adab36aa16f16894a688dab4b81c2032c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="adab36aa16f16894a688dab4b81c2032c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SYS_MASK_MTXPHS</b>&#160;&#160;&#160;0x00000040UL    /* Mask transmit PHY Header Sent event  */</td></tr>
<tr class="separator:adab36aa16f16894a688dab4b81c2032c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae1ac29b1d694eea6787f312483bdcb95"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae1ac29b1d694eea6787f312483bdcb95"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SYS_MASK_MTXFRS</b>&#160;&#160;&#160;0x00000080UL    /* Mask transmit frame sent event   */</td></tr>
<tr class="separator:ae1ac29b1d694eea6787f312483bdcb95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9f7fb9a34dd48fb94febcc35a9f51c7c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9f7fb9a34dd48fb94febcc35a9f51c7c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SYS_MASK_MRXPRD</b>&#160;&#160;&#160;0x00000100UL    /* Mask receiver preamble detected event    */</td></tr>
<tr class="separator:a9f7fb9a34dd48fb94febcc35a9f51c7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a47864d690c9c7d00c84e406c38e1be64"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a47864d690c9c7d00c84e406c38e1be64"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SYS_MASK_MRXSFDD</b>&#160;&#160;&#160;0x00000200UL    /* Mask receiver SFD detected event */</td></tr>
<tr class="separator:a47864d690c9c7d00c84e406c38e1be64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad859240cf24abc4a61c6a484aed2d0b5"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad859240cf24abc4a61c6a484aed2d0b5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SYS_MASK_MLDEDONE</b>&#160;&#160;&#160;0x00000400UL    /* Mask LDE processing done event   */</td></tr>
<tr class="separator:ad859240cf24abc4a61c6a484aed2d0b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a90b5ec85c09c5fe1219a193ec927c424"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a90b5ec85c09c5fe1219a193ec927c424"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SYS_MASK_MRXPHD</b>&#160;&#160;&#160;0x00000800UL    /* Mask receiver PHY header detect event    */</td></tr>
<tr class="separator:a90b5ec85c09c5fe1219a193ec927c424"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a172be7a87ce7eaf55909478ceaf7ab6c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a172be7a87ce7eaf55909478ceaf7ab6c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SYS_MASK_MRXPHE</b>&#160;&#160;&#160;0x00001000UL    /* Mask receiver PHY header error event */</td></tr>
<tr class="separator:a172be7a87ce7eaf55909478ceaf7ab6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa9ed30ad442284e2533832975f7a7c99"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa9ed30ad442284e2533832975f7a7c99"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SYS_MASK_MRXDFR</b>&#160;&#160;&#160;0x00002000UL    /* Mask receiver data frame ready event */</td></tr>
<tr class="separator:aa9ed30ad442284e2533832975f7a7c99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a71bf88ce6954edaa110fdbcc002b6c4a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a71bf88ce6954edaa110fdbcc002b6c4a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SYS_MASK_MRXFCG</b>&#160;&#160;&#160;0x00004000UL    /* Mask receiver FCS good event */</td></tr>
<tr class="separator:a71bf88ce6954edaa110fdbcc002b6c4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa978f4525eada98829d5f14ca2be727c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa978f4525eada98829d5f14ca2be727c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SYS_MASK_MRXFCE</b>&#160;&#160;&#160;0x00008000UL    /* Mask receiver FCS error event    */</td></tr>
<tr class="separator:aa978f4525eada98829d5f14ca2be727c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae21209f6244038b9161b81dc9e610945"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae21209f6244038b9161b81dc9e610945"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SYS_MASK_MRXRFSL</b>&#160;&#160;&#160;0x00010000UL    /* Mask receiver Reed Solomon Frame Sync Loss event */</td></tr>
<tr class="separator:ae21209f6244038b9161b81dc9e610945"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abd6ace1ba636a5a2fa455654f5fc10a6"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="abd6ace1ba636a5a2fa455654f5fc10a6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SYS_MASK_MRXRFTO</b>&#160;&#160;&#160;0x00020000UL    /* Mask Receive Frame Wait Timeout event    */</td></tr>
<tr class="separator:abd6ace1ba636a5a2fa455654f5fc10a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a23aff814e4d440e1a914e4da86d4dfe9"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a23aff814e4d440e1a914e4da86d4dfe9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SYS_MASK_MLDEERR</b>&#160;&#160;&#160;0x00040000UL    /* Mask leading edge detection processing error event   */</td></tr>
<tr class="separator:a23aff814e4d440e1a914e4da86d4dfe9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7c8482506cb7963ba7b7fbe647c6ad15"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7c8482506cb7963ba7b7fbe647c6ad15"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SYS_MASK_MRXOVRR</b>&#160;&#160;&#160;0x00100000UL    /* Mask Receiver Overrun event  */</td></tr>
<tr class="separator:a7c8482506cb7963ba7b7fbe647c6ad15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac0ed4e112cd6359db64c1f4048b1cde9"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac0ed4e112cd6359db64c1f4048b1cde9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SYS_MASK_MRXPTO</b>&#160;&#160;&#160;0x00200000UL    /* Mask Preamble detection timeout event    */</td></tr>
<tr class="separator:ac0ed4e112cd6359db64c1f4048b1cde9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad013eee0bd1c4973b9792a89babf8acc"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad013eee0bd1c4973b9792a89babf8acc"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SYS_MASK_MGPIOIRQ</b>&#160;&#160;&#160;0x00400000UL    /* Mask GPIO interrupt event    */</td></tr>
<tr class="separator:ad013eee0bd1c4973b9792a89babf8acc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a68aa8236cf02a79220d2378510efbe4c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a68aa8236cf02a79220d2378510efbe4c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SYS_MASK_MSLP2INIT</b>&#160;&#160;&#160;0x00800000UL    /* Mask SLEEP to INIT event */</td></tr>
<tr class="separator:a68aa8236cf02a79220d2378510efbe4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3497b4fae97470362fbcccda30e732e2"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3497b4fae97470362fbcccda30e732e2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SYS_MASK_MRFPLLLL</b>&#160;&#160;&#160;0x01000000UL    /* Mask RF PLL Loosing Lock warning event   */</td></tr>
<tr class="separator:a3497b4fae97470362fbcccda30e732e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a97f22847489e6e2b62dbe6366fecdda7"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a97f22847489e6e2b62dbe6366fecdda7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SYS_MASK_MCPLLLL</b>&#160;&#160;&#160;0x02000000UL    /* Mask Clock PLL Loosing Lock warning event    */</td></tr>
<tr class="separator:a97f22847489e6e2b62dbe6366fecdda7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa3cafc5844c392bce8c0d8cd2a5d253e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa3cafc5844c392bce8c0d8cd2a5d253e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SYS_MASK_MRXSFDTO</b>&#160;&#160;&#160;0x04000000UL    /* Mask Receive SFD timeout event   */</td></tr>
<tr class="separator:aa3cafc5844c392bce8c0d8cd2a5d253e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a54b92b3f1f7f88fa347af203e3418216"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a54b92b3f1f7f88fa347af203e3418216"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SYS_MASK_MHPDWARN</b>&#160;&#160;&#160;0x08000000UL    /* Mask Half Period Delay Warning event */</td></tr>
<tr class="separator:a54b92b3f1f7f88fa347af203e3418216"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad05a235170eed693d1053c9bf5d459ff"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad05a235170eed693d1053c9bf5d459ff"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SYS_MASK_MTXBERR</b>&#160;&#160;&#160;0x10000000UL    /* Mask Transmit Buffer Error event */</td></tr>
<tr class="separator:ad05a235170eed693d1053c9bf5d459ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab733c33bc5b08e56f7aafeeef7301e26"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab733c33bc5b08e56f7aafeeef7301e26"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SYS_MASK_MAFFREJ</b>&#160;&#160;&#160;0x20000000UL    /* Mask Automatic Frame Filtering rejection event   */</td></tr>
<tr class="separator:ab733c33bc5b08e56f7aafeeef7301e26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adeeac09a1435acb863b0cd44ccf4643e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="adeeac09a1435acb863b0cd44ccf4643e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="deca__regs_8h.html#adeeac09a1435acb863b0cd44ccf4643e">SYS_STATUS_ID</a>&#160;&#160;&#160;0x0F            /* System event Status Register */</td></tr>
<tr class="memdesc:adeeac09a1435acb863b0cd44ccf4643e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit definitions for register SYS_STATUS. <br/></td></tr>
<tr class="separator:adeeac09a1435acb863b0cd44ccf4643e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a544f308cdc8de9db9cfcede83bb883e2"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a544f308cdc8de9db9cfcede83bb883e2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SYS_STATUS_LEN</b>&#160;&#160;&#160;(5)             /* Note 40 bit register */</td></tr>
<tr class="separator:a544f308cdc8de9db9cfcede83bb883e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a55cee6a5e05ae67eb91a709afdf23041"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a55cee6a5e05ae67eb91a709afdf23041"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SYS_STATUS_MASK_32</b>&#160;&#160;&#160;0xFFF7FFFFUL    /* System event Status Register access mask (all unused fields should always be writen as zero) */</td></tr>
<tr class="separator:a55cee6a5e05ae67eb91a709afdf23041"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8cf33acb1eada232b4c03c90f3eb51d6"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8cf33acb1eada232b4c03c90f3eb51d6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SYS_STATUS_IRQS</b>&#160;&#160;&#160;0x00000001UL    /* Interrupt Request Status READ ONLY */</td></tr>
<tr class="separator:a8cf33acb1eada232b4c03c90f3eb51d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2ac4f4a9893d93445dbaf697ec0ba76c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2ac4f4a9893d93445dbaf697ec0ba76c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SYS_STATUS_CPLOCK</b>&#160;&#160;&#160;0x00000002UL    /* Clock PLL Lock */</td></tr>
<tr class="separator:a2ac4f4a9893d93445dbaf697ec0ba76c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac680e5ac619235287160945cac77666a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac680e5ac619235287160945cac77666a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SYS_STATUS_ESYNCR</b>&#160;&#160;&#160;0x00000004UL    /* External Sync Clock Reset */</td></tr>
<tr class="separator:ac680e5ac619235287160945cac77666a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7dda0978b03da373d6c0fd61d67eff43"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7dda0978b03da373d6c0fd61d67eff43"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SYS_STATUS_AAT</b>&#160;&#160;&#160;0x00000008UL    /* Automatic Acknowledge Trigger */</td></tr>
<tr class="separator:a7dda0978b03da373d6c0fd61d67eff43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a22c420d91ef571d486205c01ecf3bd89"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a22c420d91ef571d486205c01ecf3bd89"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SYS_STATUS_TXFRB</b>&#160;&#160;&#160;0x00000010UL    /* Transmit Frame Begins */</td></tr>
<tr class="separator:a22c420d91ef571d486205c01ecf3bd89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae0a39895392e9dc99b28fc7bb669ca27"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae0a39895392e9dc99b28fc7bb669ca27"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SYS_STATUS_TXPRS</b>&#160;&#160;&#160;0x00000020UL    /* Transmit Preamble Sent */</td></tr>
<tr class="separator:ae0a39895392e9dc99b28fc7bb669ca27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5f2401ac28ed578e14d5bc300acc14e9"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5f2401ac28ed578e14d5bc300acc14e9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SYS_STATUS_TXPHS</b>&#160;&#160;&#160;0x00000040UL    /* Transmit PHY Header Sent */</td></tr>
<tr class="separator:a5f2401ac28ed578e14d5bc300acc14e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a52acd338ad5b409cf37eb741ff48c012"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a52acd338ad5b409cf37eb741ff48c012"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SYS_STATUS_TXFRS</b>&#160;&#160;&#160;0x00000080UL    /* Transmit Frame Sent: This is set when the transmitter has completed the sending of a frame */</td></tr>
<tr class="separator:a52acd338ad5b409cf37eb741ff48c012"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab4fd1c78d5f09fb5559c4f48a26a4245"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab4fd1c78d5f09fb5559c4f48a26a4245"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SYS_STATUS_RXPRD</b>&#160;&#160;&#160;0x00000100UL    /* Receiver Preamble Detected status */</td></tr>
<tr class="separator:ab4fd1c78d5f09fb5559c4f48a26a4245"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8cf4e6745aff6f5fd90c0a3ac3faf861"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8cf4e6745aff6f5fd90c0a3ac3faf861"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SYS_STATUS_RXSFDD</b>&#160;&#160;&#160;0x00000200UL    /* Receiver Start Frame Delimiter Detected. */</td></tr>
<tr class="separator:a8cf4e6745aff6f5fd90c0a3ac3faf861"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a70b544d858c4690fe470f161c01b1268"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a70b544d858c4690fe470f161c01b1268"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SYS_STATUS_LDEDONE</b>&#160;&#160;&#160;0x00000400UL    /* LDE processing done */</td></tr>
<tr class="separator:a70b544d858c4690fe470f161c01b1268"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afaba7d9ecbab0d415786401508f3f32b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="afaba7d9ecbab0d415786401508f3f32b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SYS_STATUS_RXPHD</b>&#160;&#160;&#160;0x00000800UL    /* Receiver PHY Header Detect */</td></tr>
<tr class="separator:afaba7d9ecbab0d415786401508f3f32b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab22cd81ecf063bed0870875c16c368e4"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab22cd81ecf063bed0870875c16c368e4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SYS_STATUS_RXPHE</b>&#160;&#160;&#160;0x00001000UL    /* Receiver PHY Header Error */</td></tr>
<tr class="separator:ab22cd81ecf063bed0870875c16c368e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8d863c1facd288b683c9593b5bb16f13"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8d863c1facd288b683c9593b5bb16f13"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SYS_STATUS_RXDFR</b>&#160;&#160;&#160;0x00002000UL    /* Receiver Data Frame Ready */</td></tr>
<tr class="separator:a8d863c1facd288b683c9593b5bb16f13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a87448e3ba3e8ed00210836e730fc3018"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a87448e3ba3e8ed00210836e730fc3018"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SYS_STATUS_RXFCG</b>&#160;&#160;&#160;0x00004000UL    /* Receiver FCS Good */</td></tr>
<tr class="separator:a87448e3ba3e8ed00210836e730fc3018"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4fd3dd0109e04c895eed63dae6ba5b8f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4fd3dd0109e04c895eed63dae6ba5b8f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SYS_STATUS_RXFCE</b>&#160;&#160;&#160;0x00008000UL    /* Receiver FCS Error */</td></tr>
<tr class="separator:a4fd3dd0109e04c895eed63dae6ba5b8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6c1bfd6270ab6fab0cb93d95103f3bef"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6c1bfd6270ab6fab0cb93d95103f3bef"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SYS_STATUS_RXRFSL</b>&#160;&#160;&#160;0x00010000UL    /* Receiver Reed Solomon Frame Sync Loss */</td></tr>
<tr class="separator:a6c1bfd6270ab6fab0cb93d95103f3bef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae9f0e5dfa940b236fd41d1bea2ae1522"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae9f0e5dfa940b236fd41d1bea2ae1522"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SYS_STATUS_RXRFTO</b>&#160;&#160;&#160;0x00020000UL    /* Receive Frame Wait Timeout */</td></tr>
<tr class="separator:ae9f0e5dfa940b236fd41d1bea2ae1522"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad623901bc5c639bb502865040e464448"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad623901bc5c639bb502865040e464448"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SYS_STATUS_LDEERR</b>&#160;&#160;&#160;0x00040000UL    /* Leading edge detection processing error */</td></tr>
<tr class="separator:ad623901bc5c639bb502865040e464448"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab0cf7f56b0802d8d707219deca94e8af"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab0cf7f56b0802d8d707219deca94e8af"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SYS_STATUS_reserved</b>&#160;&#160;&#160;0x00080000UL    /* bit19 reserved */</td></tr>
<tr class="separator:ab0cf7f56b0802d8d707219deca94e8af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abd513723e610f0420d17bea6f7969a61"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="abd513723e610f0420d17bea6f7969a61"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SYS_STATUS_RXOVRR</b>&#160;&#160;&#160;0x00100000UL    /* Receiver Overrun */</td></tr>
<tr class="separator:abd513723e610f0420d17bea6f7969a61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2b75469680e446c4158dcf03afec9f27"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2b75469680e446c4158dcf03afec9f27"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SYS_STATUS_RXPTO</b>&#160;&#160;&#160;0x00200000UL    /* Preamble detection timeout */</td></tr>
<tr class="separator:a2b75469680e446c4158dcf03afec9f27"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a46598eab6c8c489e1d696ac7cf428b4c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a46598eab6c8c489e1d696ac7cf428b4c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SYS_STATUS_GPIOIRQ</b>&#160;&#160;&#160;0x00400000UL    /* GPIO interrupt */</td></tr>
<tr class="separator:a46598eab6c8c489e1d696ac7cf428b4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8fe6e454513146c9ebabd493c85cf7fa"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8fe6e454513146c9ebabd493c85cf7fa"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SYS_STATUS_SLP2INIT</b>&#160;&#160;&#160;0x00800000UL    /* SLEEP to INIT */</td></tr>
<tr class="separator:a8fe6e454513146c9ebabd493c85cf7fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9ab2a73cec3750d74ee0cd23410054bd"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9ab2a73cec3750d74ee0cd23410054bd"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SYS_STATUS_RFPLL_LL</b>&#160;&#160;&#160;0x01000000UL    /* RF PLL Losing Lock */</td></tr>
<tr class="separator:a9ab2a73cec3750d74ee0cd23410054bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac645974f563aa3f1ce303df8fe794481"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac645974f563aa3f1ce303df8fe794481"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SYS_STATUS_CLKPLL_LL</b>&#160;&#160;&#160;0x02000000UL    /* Clock PLL Losing Lock */</td></tr>
<tr class="separator:ac645974f563aa3f1ce303df8fe794481"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a59fba4244424c2f085ff3c722b53e549"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a59fba4244424c2f085ff3c722b53e549"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SYS_STATUS_RXSFDTO</b>&#160;&#160;&#160;0x04000000UL    /* Receive SFD timeout */</td></tr>
<tr class="separator:a59fba4244424c2f085ff3c722b53e549"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4efda718ca2e1f6ea38e02ef1e1a8e11"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4efda718ca2e1f6ea38e02ef1e1a8e11"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SYS_STATUS_HPDWARN</b>&#160;&#160;&#160;0x08000000UL    /* Half Period Delay Warning */</td></tr>
<tr class="separator:a4efda718ca2e1f6ea38e02ef1e1a8e11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abeb1fc19e2983d4145d0437e501a147a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="abeb1fc19e2983d4145d0437e501a147a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SYS_STATUS_TXBERR</b>&#160;&#160;&#160;0x10000000UL    /* Transmit Buffer Error */</td></tr>
<tr class="separator:abeb1fc19e2983d4145d0437e501a147a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a73cd97a383d4213f3db2b2efb372ac34"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a73cd97a383d4213f3db2b2efb372ac34"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SYS_STATUS_AFFREJ</b>&#160;&#160;&#160;0x20000000UL    /* Automatic Frame Filtering rejection */</td></tr>
<tr class="separator:a73cd97a383d4213f3db2b2efb372ac34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad0ce511b6a007842cf18cd9dd6142305"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad0ce511b6a007842cf18cd9dd6142305"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SYS_STATUS_HSRBP</b>&#160;&#160;&#160;0x40000000UL    /* Host Side Receive Buffer Pointer */</td></tr>
<tr class="separator:ad0ce511b6a007842cf18cd9dd6142305"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acd935ee553caaf570893a4f94375f877"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="acd935ee553caaf570893a4f94375f877"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SYS_STATUS_ICRBP</b>&#160;&#160;&#160;0x80000000UL    /* IC side Receive Buffer Pointer READ ONLY */</td></tr>
<tr class="separator:acd935ee553caaf570893a4f94375f877"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a763dfb7f25616c5199e77fa6f242b8d4"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a763dfb7f25616c5199e77fa6f242b8d4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SYS_STATUS_RXRSCS</b>&#160;&#160;&#160;0x0100000000ULL /* Receiver Reed-Solomon Correction Status */</td></tr>
<tr class="separator:a763dfb7f25616c5199e77fa6f242b8d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a703ca097769c98fc0d4c6e7e11eb0275"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a703ca097769c98fc0d4c6e7e11eb0275"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SYS_STATUS_RXPREJ</b>&#160;&#160;&#160;0x0200000000ULL /* Receiver Preamble Rejection */</td></tr>
<tr class="separator:a703ca097769c98fc0d4c6e7e11eb0275"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae09ba358b9a66188f434dba2fe1f0526"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae09ba358b9a66188f434dba2fe1f0526"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SYS_STATUS_TXPUTE</b>&#160;&#160;&#160;0x0400000000ULL /* Transmit power up time error */</td></tr>
<tr class="separator:ae09ba358b9a66188f434dba2fe1f0526"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6e8706c8b1102e6a43fd0a3873b5726c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6e8706c8b1102e6a43fd0a3873b5726c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SYS_STATUS_TXERR</b>&#160;&#160;&#160;(0x0408)		/* These bits are the 16 high bits of status register TXPUTE and HPDWARN flags */</td></tr>
<tr class="separator:a6e8706c8b1102e6a43fd0a3873b5726c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aca7e764e5539c10a4f06692e0eef2921"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><b>CLEAR_ALLRXGOOD_EVENTS</b></td></tr>
<tr class="separator:aca7e764e5539c10a4f06692e0eef2921"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaa2d1a1171af97ea7c1e995fdecd7ede"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aaa2d1a1171af97ea7c1e995fdecd7ede"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CLEAR_DBLBUFF_EVENTS</b>&#160;&#160;&#160;(SYS_STATUS_RXDFR | SYS_STATUS_RXFCG)</td></tr>
<tr class="separator:aaa2d1a1171af97ea7c1e995fdecd7ede"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa92f33f5e885c9b027aa981257a7cda6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><b>CLEAR_ALLRXERROR_EVENTS</b></td></tr>
<tr class="separator:aa92f33f5e885c9b027aa981257a7cda6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ade323f926df2c969ab7a86c32611991f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><b>CLEAR_ALLTX_EVENTS</b></td></tr>
<tr class="separator:ade323f926df2c969ab7a86c32611991f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af7a34f290dbabd0881b1c140ae3a3152"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af7a34f290dbabd0881b1c140ae3a3152"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="deca__regs_8h.html#af7a34f290dbabd0881b1c140ae3a3152">RX_FINFO_ID</a>&#160;&#160;&#160;0x10            /* RX Frame Information (in double buffer set) */</td></tr>
<tr class="memdesc:af7a34f290dbabd0881b1c140ae3a3152"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit definitions for register RX_FINFO. <br/></td></tr>
<tr class="separator:af7a34f290dbabd0881b1c140ae3a3152"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a47d624719a85942b31bfe032e59e3d00"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a47d624719a85942b31bfe032e59e3d00"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RX_FINFO_LEN</b>&#160;&#160;&#160;(4)</td></tr>
<tr class="separator:a47d624719a85942b31bfe032e59e3d00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2e3fee8000a7c8edafa87c1094f490fe"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2e3fee8000a7c8edafa87c1094f490fe"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RX_FINFO_MASK_32</b>&#160;&#160;&#160;0xFFFFFBFFUL    /* System event Status Register access mask (all unused fields should always be writen as zero) */</td></tr>
<tr class="separator:a2e3fee8000a7c8edafa87c1094f490fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad0230b7e7ba767094703b436c9c3e621"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad0230b7e7ba767094703b436c9c3e621"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RX_FINFO_RXFLEN_MASK</b>&#160;&#160;&#160;0x0000007FUL    /* Receive Frame Length (0 to 127) */</td></tr>
<tr class="separator:ad0230b7e7ba767094703b436c9c3e621"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a00384c4f9351cca5c4ba39c31acf91f5"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a00384c4f9351cca5c4ba39c31acf91f5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RX_FINFO_RXFLE_MASK</b>&#160;&#160;&#160;0x00000380UL    /* Receive Frame Length Extension (0 to 7)&lt;&lt;7 */</td></tr>
<tr class="separator:a00384c4f9351cca5c4ba39c31acf91f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6f41453f0ddf2d22c3ad6b999028848b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6f41453f0ddf2d22c3ad6b999028848b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RX_FINFO_RXFL_MASK_1023</b>&#160;&#160;&#160;0x000003FFUL    /* Receive Frame Length Extension (0 to 1023) */</td></tr>
<tr class="separator:a6f41453f0ddf2d22c3ad6b999028848b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a83f9318c2d9e69d014d3633e3ef2fe71"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a83f9318c2d9e69d014d3633e3ef2fe71"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RX_FINFO_RXNSPL_MASK</b>&#160;&#160;&#160;0x00001800UL    /* Receive Non-Standard Preamble Length */</td></tr>
<tr class="separator:a83f9318c2d9e69d014d3633e3ef2fe71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af0203f9e82ab6881c466ee985098f040"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af0203f9e82ab6881c466ee985098f040"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RX_FINFO_RXPSR_MASK</b>&#160;&#160;&#160;0x000C0000UL    /* RX Preamble Repetition. 00 = 16 symbols, 01 = 64 symbols, 10 = 1024 symbols, 11 = 4096 symbols */</td></tr>
<tr class="separator:af0203f9e82ab6881c466ee985098f040"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a49cf4d366f36a9dd9fc053639776c7fe"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a49cf4d366f36a9dd9fc053639776c7fe"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RX_FINFO_RXPEL_MASK</b>&#160;&#160;&#160;0x000C1800UL    /* Receive Preamble Length = RXPSR+RXNSPL */</td></tr>
<tr class="separator:a49cf4d366f36a9dd9fc053639776c7fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae9d6a5e305b9352e88bec59517545567"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae9d6a5e305b9352e88bec59517545567"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RX_FINFO_RXPEL_64</b>&#160;&#160;&#160;0x00040000UL    /* Receive Preamble length = 64 */</td></tr>
<tr class="separator:ae9d6a5e305b9352e88bec59517545567"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae5ed2a571a42b9c916d8832e83ea4603"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae5ed2a571a42b9c916d8832e83ea4603"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RX_FINFO_RXPEL_128</b>&#160;&#160;&#160;0x00040800UL    /* Receive Preamble length = 128 */</td></tr>
<tr class="separator:ae5ed2a571a42b9c916d8832e83ea4603"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0f28de9732b217b6f2f427b3d74c0d28"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0f28de9732b217b6f2f427b3d74c0d28"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RX_FINFO_RXPEL_256</b>&#160;&#160;&#160;0x00041000UL    /* Receive Preamble length = 256 */</td></tr>
<tr class="separator:a0f28de9732b217b6f2f427b3d74c0d28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab379eb05bf1fbd947fca6d780900c464"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab379eb05bf1fbd947fca6d780900c464"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RX_FINFO_RXPEL_512</b>&#160;&#160;&#160;0x00041800UL    /* Receive Preamble length = 512 */</td></tr>
<tr class="separator:ab379eb05bf1fbd947fca6d780900c464"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa81b34c9dcaaf535e89fa758d979fbe4"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa81b34c9dcaaf535e89fa758d979fbe4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RX_FINFO_RXPEL_1024</b>&#160;&#160;&#160;0x00080000UL    /* Receive Preamble length = 1024 */</td></tr>
<tr class="separator:aa81b34c9dcaaf535e89fa758d979fbe4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaa5dfb9366476d05809b7837c8484a47"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aaa5dfb9366476d05809b7837c8484a47"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RX_FINFO_RXPEL_1536</b>&#160;&#160;&#160;0x00080800UL    /* Receive Preamble length = 1536 */</td></tr>
<tr class="separator:aaa5dfb9366476d05809b7837c8484a47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a504c5508ac6db9b3d94cbac6ec6ca5d3"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a504c5508ac6db9b3d94cbac6ec6ca5d3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RX_FINFO_RXPEL_2048</b>&#160;&#160;&#160;0x00081000UL    /* Receive Preamble length = 2048 */</td></tr>
<tr class="separator:a504c5508ac6db9b3d94cbac6ec6ca5d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aef2420881d3903a3d5521fbb57124136"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aef2420881d3903a3d5521fbb57124136"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RX_FINFO_RXPEL_4096</b>&#160;&#160;&#160;0x000C0000UL    /* Receive Preamble length = 4096 */</td></tr>
<tr class="separator:aef2420881d3903a3d5521fbb57124136"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a53646ebb549ed98e2f623e00df503fcc"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a53646ebb549ed98e2f623e00df503fcc"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RX_FINFO_RXBR_MASK</b>&#160;&#160;&#160;0x00006000UL    /* Receive Bit Rate report. This field reports the received bit rate */</td></tr>
<tr class="separator:a53646ebb549ed98e2f623e00df503fcc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeaf3e6a22069d3d538245c970ad6f9f8"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aeaf3e6a22069d3d538245c970ad6f9f8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RX_FINFO_RXBR_110k</b>&#160;&#160;&#160;0x00000000UL    /* Received bit rate = 110 kbps */</td></tr>
<tr class="separator:aeaf3e6a22069d3d538245c970ad6f9f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7af6842f988b52037e394b327dda66c8"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7af6842f988b52037e394b327dda66c8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RX_FINFO_RXBR_850k</b>&#160;&#160;&#160;0x00002000UL    /* Received bit rate = 850 kbps */</td></tr>
<tr class="separator:a7af6842f988b52037e394b327dda66c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad9c877f958cc6458f0578fc824231f1f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad9c877f958cc6458f0578fc824231f1f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RX_FINFO_RXBR_6M</b>&#160;&#160;&#160;0x00004000UL    /* Received bit rate = 6.8 Mbps */</td></tr>
<tr class="separator:ad9c877f958cc6458f0578fc824231f1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a100792c09a4fd69af5658f6ef55a4bde"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a100792c09a4fd69af5658f6ef55a4bde"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RX_FINFO_RXBR_SHIFT</b>&#160;&#160;&#160;(13)</td></tr>
<tr class="separator:a100792c09a4fd69af5658f6ef55a4bde"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a441fdecbb85ffb41329615a227738c4c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a441fdecbb85ffb41329615a227738c4c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RX_FINFO_RNG</b>&#160;&#160;&#160;0x00008000UL    /* Receiver Ranging. Ranging bit in the received PHY header identifying the frame as a ranging packet. */</td></tr>
<tr class="separator:a441fdecbb85ffb41329615a227738c4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2116c8877e179dad4f88dea46930980b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2116c8877e179dad4f88dea46930980b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RX_FINFO_RNG_SHIFT</b>&#160;&#160;&#160;(15)</td></tr>
<tr class="separator:a2116c8877e179dad4f88dea46930980b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a086befa3f708b6ecc36506c6c7432d31"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a086befa3f708b6ecc36506c6c7432d31"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RX_FINFO_RXPRF_MASK</b>&#160;&#160;&#160;0x00030000UL    /* RX Pulse Repetition Rate report */</td></tr>
<tr class="separator:a086befa3f708b6ecc36506c6c7432d31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3dd9aff441d650464410585620dcf9ee"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3dd9aff441d650464410585620dcf9ee"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RX_FINFO_RXPRF_16M</b>&#160;&#160;&#160;0x00010000UL    /* PRF being employed in the receiver = 16M */</td></tr>
<tr class="separator:a3dd9aff441d650464410585620dcf9ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad6383255bd5ff6fd587ae16e0d1fa52c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad6383255bd5ff6fd587ae16e0d1fa52c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RX_FINFO_RXPRF_64M</b>&#160;&#160;&#160;0x00020000UL    /* PRF being employed in the receiver = 64M */</td></tr>
<tr class="separator:ad6383255bd5ff6fd587ae16e0d1fa52c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa823cc4422fae85b0e9c31f34ae4e7d4"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa823cc4422fae85b0e9c31f34ae4e7d4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RX_FINFO_RXPRF_SHIFT</b>&#160;&#160;&#160;(16)</td></tr>
<tr class="separator:aa823cc4422fae85b0e9c31f34ae4e7d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a69e25249ff2c759040ae614953fd75d6"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a69e25249ff2c759040ae614953fd75d6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RX_FINFO_RXPACC_MASK</b>&#160;&#160;&#160;0xFFF00000UL    /* Preamble Accumulation Count */</td></tr>
<tr class="separator:a69e25249ff2c759040ae614953fd75d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1c8bd713f3bced4169f76a487d0f59b1"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1c8bd713f3bced4169f76a487d0f59b1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RX_FINFO_RXPACC_SHIFT</b>&#160;&#160;&#160;(20)</td></tr>
<tr class="separator:a1c8bd713f3bced4169f76a487d0f59b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4083cd58f0401dfa3f7e047fad4d61f5"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4083cd58f0401dfa3f7e047fad4d61f5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="deca__regs_8h.html#a4083cd58f0401dfa3f7e047fad4d61f5">RX_BUFFER_ID</a>&#160;&#160;&#160;0x11            /* Receive Data Buffer (in double buffer set) */</td></tr>
<tr class="memdesc:a4083cd58f0401dfa3f7e047fad4d61f5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit definitions for register RX_BUFFER. <br/></td></tr>
<tr class="separator:a4083cd58f0401dfa3f7e047fad4d61f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a02af5673dcad8e0c27e9a81089f6595b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a02af5673dcad8e0c27e9a81089f6595b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RX_BUFFER_LEN</b>&#160;&#160;&#160;(1024)</td></tr>
<tr class="separator:a02af5673dcad8e0c27e9a81089f6595b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa1438373974087885c44cf9c6a100ca8"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa1438373974087885c44cf9c6a100ca8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="deca__regs_8h.html#aa1438373974087885c44cf9c6a100ca8">RX_FQUAL_ID</a>&#160;&#160;&#160;0x12            /* Rx Frame Quality information (in double buffer set) */</td></tr>
<tr class="memdesc:aa1438373974087885c44cf9c6a100ca8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit definitions for register RX_FQUAL. <br/></td></tr>
<tr class="separator:aa1438373974087885c44cf9c6a100ca8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a618d35b2c1b37102708fbc5cd8427be0"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a618d35b2c1b37102708fbc5cd8427be0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RX_FQUAL_LEN</b>&#160;&#160;&#160;(8)             /* note 64 bit register*/</td></tr>
<tr class="separator:a618d35b2c1b37102708fbc5cd8427be0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaee1366e28a09c0e921e668d408a2624"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aaee1366e28a09c0e921e668d408a2624"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RX_EQUAL_STD_NOISE_MASK</b>&#160;&#160;&#160;0x0000FFFFULL   /* Standard Deviation of Noise */</td></tr>
<tr class="separator:aaee1366e28a09c0e921e668d408a2624"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a74d5eb64176f506ad0dfdc0ba04417d5"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a74d5eb64176f506ad0dfdc0ba04417d5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RX_EQUAL_STD_NOISE_SHIFT</b>&#160;&#160;&#160;(0)</td></tr>
<tr class="separator:a74d5eb64176f506ad0dfdc0ba04417d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af652ff68c3484f607ac90a0ed2f3fc97"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af652ff68c3484f607ac90a0ed2f3fc97"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STD_NOISE_MASK</b>&#160;&#160;&#160;RX_EQUAL_STD_NOISE_MASK</td></tr>
<tr class="separator:af652ff68c3484f607ac90a0ed2f3fc97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae89380117176b3ec684b83025474dde6"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae89380117176b3ec684b83025474dde6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>STD_NOISE_SHIFT</b>&#160;&#160;&#160;RX_EQUAL_STD_NOISE_SHIFT</td></tr>
<tr class="separator:ae89380117176b3ec684b83025474dde6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aca409567e0cd50ee9a2cb6244cb5069e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aca409567e0cd50ee9a2cb6244cb5069e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RX_EQUAL_FP_AMPL2_MASK</b>&#160;&#160;&#160;0xFFFF0000ULL   /* First Path Amplitude point 2 */</td></tr>
<tr class="separator:aca409567e0cd50ee9a2cb6244cb5069e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a60cd0337c1ae0b2a7cbe4baf1936661f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a60cd0337c1ae0b2a7cbe4baf1936661f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RX_EQUAL_FP_AMPL2_SHIFT</b>&#160;&#160;&#160;(16)</td></tr>
<tr class="separator:a60cd0337c1ae0b2a7cbe4baf1936661f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae3fb1f90daa44802a59ca17c6d01dfb6"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae3fb1f90daa44802a59ca17c6d01dfb6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FP_AMPL2_MASK</b>&#160;&#160;&#160;RX_EQUAL_FP_AMPL2_MASK</td></tr>
<tr class="separator:ae3fb1f90daa44802a59ca17c6d01dfb6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ada5980b81b328a3c9a7a02969145a21c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ada5980b81b328a3c9a7a02969145a21c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FP_AMPL2_SHIFT</b>&#160;&#160;&#160;RX_EQUAL_FP_AMPL2_SHIFT</td></tr>
<tr class="separator:ada5980b81b328a3c9a7a02969145a21c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7271e99fd9b4e78de5c705804cc21670"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7271e99fd9b4e78de5c705804cc21670"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RX_EQUAL_PP_AMPL3_MASK</b>&#160;&#160;&#160;0x0000FFFF00000000ULL   /* First Path Amplitude point 3 */</td></tr>
<tr class="separator:a7271e99fd9b4e78de5c705804cc21670"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9c26e1a22060d88702228def2c40ad14"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9c26e1a22060d88702228def2c40ad14"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RX_EQUAL_PP_AMPL3_SHIFT</b>&#160;&#160;&#160;(32)</td></tr>
<tr class="separator:a9c26e1a22060d88702228def2c40ad14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a51bb3e55359e6ecabc64400b5301711b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a51bb3e55359e6ecabc64400b5301711b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PP_AMPL3_MASK</b>&#160;&#160;&#160;RX_EQUAL_PP_AMPL3_MASK</td></tr>
<tr class="separator:a51bb3e55359e6ecabc64400b5301711b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4c9b5b6a1a7e0bdb1e73bc7a4d5b3780"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4c9b5b6a1a7e0bdb1e73bc7a4d5b3780"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PP_AMPL3_SHIFT</b>&#160;&#160;&#160;RX_EQUAL_PP_AMPL3_SHIFT</td></tr>
<tr class="separator:a4c9b5b6a1a7e0bdb1e73bc7a4d5b3780"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aff69b2bc8efbe47473e2c1892e71c5f9"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aff69b2bc8efbe47473e2c1892e71c5f9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RX_EQUAL_CIR_MXG_MASK</b>&#160;&#160;&#160;0xFFFF000000000000ULL   /* Channel Impulse Response Max Growth */</td></tr>
<tr class="separator:aff69b2bc8efbe47473e2c1892e71c5f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5400f1a48aadb19c1738d82bec88d41c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5400f1a48aadb19c1738d82bec88d41c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RX_EQUAL_CIR_MXG_SHIFT</b>&#160;&#160;&#160;(48)</td></tr>
<tr class="separator:a5400f1a48aadb19c1738d82bec88d41c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab3f179ac04e0b35ebe909f67b0e294ab"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab3f179ac04e0b35ebe909f67b0e294ab"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CIR_MXG_MASK</b>&#160;&#160;&#160;RX_EQUAL_CIR_MXG_MASK</td></tr>
<tr class="separator:ab3f179ac04e0b35ebe909f67b0e294ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adfb450c2a2bc3aaa20d2e19ffed4f8d7"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="adfb450c2a2bc3aaa20d2e19ffed4f8d7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CIR_MXG_SHIFT</b>&#160;&#160;&#160;RX_EQUAL_CIR_MXG_SHIFT</td></tr>
<tr class="separator:adfb450c2a2bc3aaa20d2e19ffed4f8d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0ddac39358a872ee845cf042c7ef8976"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0ddac39358a872ee845cf042c7ef8976"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="deca__regs_8h.html#a0ddac39358a872ee845cf042c7ef8976">RX_TTCKI_ID</a>&#160;&#160;&#160;0x13            /* Receiver Time Tracking Interval (in double buffer set) */</td></tr>
<tr class="memdesc:a0ddac39358a872ee845cf042c7ef8976"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit definitions for register RX_TTCKI The value here is the interval over which the timing offset reported in the RXTOFS field of Register file: 0x14  RX_TTCKO is measured. The clock offset is calculated by dividing RXTTCKI by RXTOFS. The value in RXTTCKI will take just one of two values depending on the PRF: 0x01F00000 @ 16 MHz PRF, and 0x01FC0000 @ 64 MHz PRF. <br/></td></tr>
<tr class="separator:a0ddac39358a872ee845cf042c7ef8976"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abcc2e9e591400d6f835ed2565a950991"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="abcc2e9e591400d6f835ed2565a950991"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RX_TTCKI_LEN</b>&#160;&#160;&#160;(4)</td></tr>
<tr class="separator:abcc2e9e591400d6f835ed2565a950991"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af154a15497231accc6230781d41ffefc"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af154a15497231accc6230781d41ffefc"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="deca__regs_8h.html#af154a15497231accc6230781d41ffefc">RX_TTCKO_ID</a>&#160;&#160;&#160;0x14            /* Receiver Time Tracking Offset (in double buffer set) */</td></tr>
<tr class="memdesc:af154a15497231accc6230781d41ffefc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit definitions for register RX_TTCKO. <br/></td></tr>
<tr class="separator:af154a15497231accc6230781d41ffefc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aada255abe61dc9c8dae8d5affcfe52f2"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aada255abe61dc9c8dae8d5affcfe52f2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RX_TTCKO_LEN</b>&#160;&#160;&#160;(5)             /* Note 40 bit register */</td></tr>
<tr class="separator:aada255abe61dc9c8dae8d5affcfe52f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a83f8e195c3c585bfe143f8440065c90f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a83f8e195c3c585bfe143f8440065c90f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RX_TTCKO_MASK_32</b>&#160;&#160;&#160;0xFF07FFFFUL    /* Receiver Time Tracking Offset access mask (all unused fields should always be writen as zero) */</td></tr>
<tr class="separator:a83f8e195c3c585bfe143f8440065c90f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae65fdc038f699ccc83b2503543af1fbf"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae65fdc038f699ccc83b2503543af1fbf"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RX_TTCKO_RXTOFS_MASK</b>&#160;&#160;&#160;0x0007FFFFUL    /* RX time tracking offset. This RXTOFS value is a 19-bit signed quantity*/</td></tr>
<tr class="separator:ae65fdc038f699ccc83b2503543af1fbf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4d2ab0a23d00f5842d964003682cf1d2"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4d2ab0a23d00f5842d964003682cf1d2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RX_TTCKO_RSMPDEL_MASK</b>&#160;&#160;&#160;0xFF000000UL    /* This 8-bit field reports an internal re-sampler delay value */</td></tr>
<tr class="separator:a4d2ab0a23d00f5842d964003682cf1d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac1db1201cde7291b8c4d6ee5a9f7fa4e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac1db1201cde7291b8c4d6ee5a9f7fa4e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RX_TTCKO_RCPHASE_MASK</b>&#160;&#160;&#160;0x7F0000000000ULL   /* This 7-bit field reports the receive carrier phase adjustment at time the ranging timestamp is made. */</td></tr>
<tr class="separator:ac1db1201cde7291b8c4d6ee5a9f7fa4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afc2bced2e42d756919f0d9587a7a8413"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="afc2bced2e42d756919f0d9587a7a8413"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="deca__regs_8h.html#afc2bced2e42d756919f0d9587a7a8413">RX_TIME_ID</a>&#160;&#160;&#160;0x15            /* Receive Message Time of Arrival (in double buffer set) */</td></tr>
<tr class="memdesc:afc2bced2e42d756919f0d9587a7a8413"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit definitions for register RX_TIME. <br/></td></tr>
<tr class="separator:afc2bced2e42d756919f0d9587a7a8413"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4099eb53fd6e02f0ba067b9b19d8a7eb"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4099eb53fd6e02f0ba067b9b19d8a7eb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RX_TIME_LLEN</b>&#160;&#160;&#160;(14)</td></tr>
<tr class="separator:a4099eb53fd6e02f0ba067b9b19d8a7eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a551d3ed51b343f474f9176bde513276e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a551d3ed51b343f474f9176bde513276e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RX_TIME_RX_STAMP_LEN</b>&#160;&#160;&#160;(5)             /* read only 5 bytes (the adjusted timestamp (40:0)) */</td></tr>
<tr class="separator:a551d3ed51b343f474f9176bde513276e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7d9dcc856a11771b377dd836a939d3a2"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7d9dcc856a11771b377dd836a939d3a2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RX_STAMP_LEN</b>&#160;&#160;&#160;RX_TIME_RX_STAMP_LEN</td></tr>
<tr class="separator:a7d9dcc856a11771b377dd836a939d3a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae574e9f9b625ae16c92b7e985fe58f84"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae574e9f9b625ae16c92b7e985fe58f84"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RX_TIME_RX_STAMP_OFFSET</b>&#160;&#160;&#160;(0) /* byte 0..4 40 bit Reports the fully adjusted time of reception. */</td></tr>
<tr class="separator:ae574e9f9b625ae16c92b7e985fe58f84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3be97f98f0c06b83625a23f8adb2765c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3be97f98f0c06b83625a23f8adb2765c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RX_TIME_FP_INDEX_OFFSET</b>&#160;&#160;&#160;(5)    /* byte 5..6 16 bit First path index. */</td></tr>
<tr class="separator:a3be97f98f0c06b83625a23f8adb2765c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afe7095389292ae780e77e1ba1c27e465"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="afe7095389292ae780e77e1ba1c27e465"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RX_TIME_FP_AMPL1_OFFSET</b>&#160;&#160;&#160;(7)    /* byte 7..8 16 bit First Path Amplitude point 1 */   /* doc bug */</td></tr>
<tr class="separator:afe7095389292ae780e77e1ba1c27e465"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a527d88c80b733a1ad1ae0cd39a8c79d2"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a527d88c80b733a1ad1ae0cd39a8c79d2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RX_TIME_FP_RAWST_OFFSET</b>&#160;&#160;&#160;(9)    /* byte 9..13 40 bit Raw Timestamp for the frame */</td></tr>
<tr class="separator:a527d88c80b733a1ad1ae0cd39a8c79d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad0c6467e6050cb01dd28c5db1b7bc821"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad0c6467e6050cb01dd28c5db1b7bc821"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="deca__regs_8h.html#ad0c6467e6050cb01dd28c5db1b7bc821">REG_16_ID_RESERVED</a>&#160;&#160;&#160;0x16</td></tr>
<tr class="memdesc:ad0c6467e6050cb01dd28c5db1b7bc821"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit definitions for register. <br/></td></tr>
<tr class="separator:ad0c6467e6050cb01dd28c5db1b7bc821"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad389596ece63a326843e9f4d817491da"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad389596ece63a326843e9f4d817491da"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="deca__regs_8h.html#ad389596ece63a326843e9f4d817491da">TX_TIME_ID</a>&#160;&#160;&#160;0x17            /* Transmit Message Time of Sending */</td></tr>
<tr class="memdesc:ad389596ece63a326843e9f4d817491da"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit definitions for register. <br/></td></tr>
<tr class="separator:ad389596ece63a326843e9f4d817491da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af7a7c86d4e41800b758180433cd2833c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af7a7c86d4e41800b758180433cd2833c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TX_TIME_LLEN</b>&#160;&#160;&#160;(10)</td></tr>
<tr class="separator:af7a7c86d4e41800b758180433cd2833c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a35c04105b687e8ef607dd0104240c07a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a35c04105b687e8ef607dd0104240c07a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TX_TIME_TX_STAMP_LEN</b>&#160;&#160;&#160;(5)             /* 40-bits = 5 bytes */</td></tr>
<tr class="separator:a35c04105b687e8ef607dd0104240c07a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a718a5aa4af9de5d999ac263c3435725f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a718a5aa4af9de5d999ac263c3435725f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TX_STAMP_LEN</b>&#160;&#160;&#160;TX_TIME_TX_STAMP_LEN</td></tr>
<tr class="separator:a718a5aa4af9de5d999ac263c3435725f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac0be4797ca1071ab8f785703d779ce48"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac0be4797ca1071ab8f785703d779ce48"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TX_TIME_TX_STAMP_OFFSET</b>&#160;&#160;&#160;(0) /* byte 0..4 40 bit Reports the fully adjusted time of transmission */</td></tr>
<tr class="separator:ac0be4797ca1071ab8f785703d779ce48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a653c8141391113e05406026159fc7855"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a653c8141391113e05406026159fc7855"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TX_TIME_TX_RAWST_OFFSET</b>&#160;&#160;&#160;(5) /* byte 5..9 40 bit Raw Timestamp for the frame */</td></tr>
<tr class="separator:a653c8141391113e05406026159fc7855"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9c50e04bd027ec4263bba9b68c9e3c9a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9c50e04bd027ec4263bba9b68c9e3c9a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="deca__regs_8h.html#a9c50e04bd027ec4263bba9b68c9e3c9a">TX_ANTD_ID</a>&#160;&#160;&#160;0x18            /* 16-bit Delay from Transmit to Antenna */</td></tr>
<tr class="memdesc:a9c50e04bd027ec4263bba9b68c9e3c9a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit definitions for register TX_ANTD. <br/></td></tr>
<tr class="separator:a9c50e04bd027ec4263bba9b68c9e3c9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4dfbe787a6ebe9fc07b231b9018d56c1"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4dfbe787a6ebe9fc07b231b9018d56c1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TX_ANTD_LEN</b>&#160;&#160;&#160;(2)             /* doc bug */</td></tr>
<tr class="separator:a4dfbe787a6ebe9fc07b231b9018d56c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a634bb23bbe821aa3993d59d24c56c9ba"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a634bb23bbe821aa3993d59d24c56c9ba"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="deca__regs_8h.html#a634bb23bbe821aa3993d59d24c56c9ba">SYS_STATE_ID</a>&#160;&#160;&#160;0x19            /* System State information READ ONLY */</td></tr>
<tr class="memdesc:a634bb23bbe821aa3993d59d24c56c9ba"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit definitions for register SYS_STATES Register map register file 0x19 is reserved. <br/></td></tr>
<tr class="separator:a634bb23bbe821aa3993d59d24c56c9ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae1c087770af22243c3d2373215448c8f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae1c087770af22243c3d2373215448c8f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SYS_STATE_LEN</b>&#160;&#160;&#160;(5)</td></tr>
<tr class="separator:ae1c087770af22243c3d2373215448c8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a83578ad2176080283f41c70a467fd899"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a83578ad2176080283f41c70a467fd899"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="deca__regs_8h.html#a83578ad2176080283f41c70a467fd899">ACK_RESP_T_ID</a>&#160;&#160;&#160;0x1A            /* Acknowledgement Time and Response Time */</td></tr>
<tr class="memdesc:a83578ad2176080283f41c70a467fd899"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit definitions for register ACK_RESP_T. <br/></td></tr>
<tr class="separator:a83578ad2176080283f41c70a467fd899"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a27ec12552bef40f4424025faa0b55326"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a27ec12552bef40f4424025faa0b55326"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ACK_RESP_T_LEN</b>&#160;&#160;&#160;(4)</td></tr>
<tr class="separator:a27ec12552bef40f4424025faa0b55326"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9fc87d68983f223cd220d27993c0a944"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9fc87d68983f223cd220d27993c0a944"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ACK_RESP_T_MASK</b>&#160;&#160;&#160;0xFF0FFFFFUL    /* Acknowledgement Time and Response access mask */</td></tr>
<tr class="separator:a9fc87d68983f223cd220d27993c0a944"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad8f994a2ff2e5aa3ed84f58e7bec72f7"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad8f994a2ff2e5aa3ed84f58e7bec72f7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ACK_RESP_T_W4R_TIM_MASK</b>&#160;&#160;&#160;0x000FFFFFUL    /* Wait-for-Response turn-around Time 20 bit field */</td></tr>
<tr class="separator:ad8f994a2ff2e5aa3ed84f58e7bec72f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a844ed833bb0123afe27039903ec61d79"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a844ed833bb0123afe27039903ec61d79"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>W4R_TIM_MASK</b>&#160;&#160;&#160;ACK_RESP_T_W4R_TIM_MASK</td></tr>
<tr class="separator:a844ed833bb0123afe27039903ec61d79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0212af5b0a9409bd8d93028a58acb3cb"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0212af5b0a9409bd8d93028a58acb3cb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ACK_RESP_T_ACK_TIM_MASK</b>&#160;&#160;&#160;0xFF000000UL    /* Auto-Acknowledgement turn-around Time */</td></tr>
<tr class="separator:a0212af5b0a9409bd8d93028a58acb3cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5febbbdaf1106b4221789092221343f7"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5febbbdaf1106b4221789092221343f7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ACK_TIM_MASK</b>&#160;&#160;&#160;ACK_RESP_T_ACK_TIM_MASK</td></tr>
<tr class="separator:a5febbbdaf1106b4221789092221343f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:affbf04600eb9912eefadb1c617d9eada"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="affbf04600eb9912eefadb1c617d9eada"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="deca__regs_8h.html#affbf04600eb9912eefadb1c617d9eada">REG_1B_ID_RESERVED</a>&#160;&#160;&#160;0x1B</td></tr>
<tr class="memdesc:affbf04600eb9912eefadb1c617d9eada"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit definitions for register 0x1B 0x1C. <br/></td></tr>
<tr class="separator:affbf04600eb9912eefadb1c617d9eada"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a293a084955ea827a03f39ca0294310ff"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a293a084955ea827a03f39ca0294310ff"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_1C_ID_RESERVED</b>&#160;&#160;&#160;0x1C</td></tr>
<tr class="separator:a293a084955ea827a03f39ca0294310ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5422bbd6f1e33f216e8a12decb29a6c9"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5422bbd6f1e33f216e8a12decb29a6c9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="deca__regs_8h.html#a5422bbd6f1e33f216e8a12decb29a6c9">RX_SNIFF_ID</a>&#160;&#160;&#160;0x1D            /* Sniff Mode Configuration */</td></tr>
<tr class="memdesc:a5422bbd6f1e33f216e8a12decb29a6c9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit definitions for register RX_SNIFF Sniff Mode Configuration or Pulsed Preamble Reception Configuration. <br/></td></tr>
<tr class="separator:a5422bbd6f1e33f216e8a12decb29a6c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a632ea02fcb764feea95a7ebd7b0c13e4"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a632ea02fcb764feea95a7ebd7b0c13e4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RX_SNIFF_LEN</b>&#160;&#160;&#160;(4)</td></tr>
<tr class="separator:a632ea02fcb764feea95a7ebd7b0c13e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a617aa7ff1f93aa27bfc814d3cecaff86"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a617aa7ff1f93aa27bfc814d3cecaff86"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RX_SNIFF_MASK</b>&#160;&#160;&#160;0x0000FF0FUL    /*  */</td></tr>
<tr class="separator:a617aa7ff1f93aa27bfc814d3cecaff86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad6a098ba00fd1febf4f1ef0fa3a46fe8"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad6a098ba00fd1febf4f1ef0fa3a46fe8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RX_SNIFF_SNIFF_ONT_MASK</b>&#160;&#160;&#160;0x0000000FUL    /* SNIFF Mode ON time. Specified in units of PAC */</td></tr>
<tr class="separator:ad6a098ba00fd1febf4f1ef0fa3a46fe8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac2ec649a14c81d9fac277759f79ff5fd"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac2ec649a14c81d9fac277759f79ff5fd"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SNIFF_ONT_MASK</b>&#160;&#160;&#160;RX_SNIFF_SNIFF_ONT_MASK</td></tr>
<tr class="separator:ac2ec649a14c81d9fac277759f79ff5fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a94f4ac375fa4ea42a4a1374736c03ffa"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a94f4ac375fa4ea42a4a1374736c03ffa"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RX_SNIFF_SNIFF_OFFT_MASK</b>&#160;&#160;&#160;0x0000FF00UL   /* SNIFF Mode OFF time specified in units of approximately 1mkS, or 128 system clock cycles.*/</td></tr>
<tr class="separator:a94f4ac375fa4ea42a4a1374736c03ffa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab11fcce49b1e2ca1c3834cf21caf7012"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab11fcce49b1e2ca1c3834cf21caf7012"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SNIFF_OFFT_MASK</b>&#160;&#160;&#160;RX_SNIFF_SNIFF_OFFT_MASK</td></tr>
<tr class="separator:ab11fcce49b1e2ca1c3834cf21caf7012"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3f992abd9cb2eaad23c06346a750839e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3f992abd9cb2eaad23c06346a750839e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="deca__regs_8h.html#a3f992abd9cb2eaad23c06346a750839e">TX_POWER_ID</a>&#160;&#160;&#160;0x1E            /* TX Power Control */</td></tr>
<tr class="memdesc:a3f992abd9cb2eaad23c06346a750839e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit definitions for register TX_POWER. <br/></td></tr>
<tr class="separator:a3f992abd9cb2eaad23c06346a750839e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a105dc46a40110578851a5d7546cefe3d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a105dc46a40110578851a5d7546cefe3d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TX_POWER_LEN</b>&#160;&#160;&#160;(4)</td></tr>
<tr class="separator:a105dc46a40110578851a5d7546cefe3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeab14c62869352356cb3473fe463c013"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aeab14c62869352356cb3473fe463c013"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TX_POWER_BOOSTNORM_MASK</b>&#160;&#160;&#160;0x00000000UL    /* This is the normal power setting used for frames that do not fall */</td></tr>
<tr class="separator:aeab14c62869352356cb3473fe463c013"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad95a63eb647f5a2cad80d983f0da2b7d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad95a63eb647f5a2cad80d983f0da2b7d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>BOOSTNORM_MASK</b>&#160;&#160;&#160;TX_POWER_BOOSTNORM_MASK</td></tr>
<tr class="separator:ad95a63eb647f5a2cad80d983f0da2b7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac27254f340b18039d79d808e4818b1a7"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac27254f340b18039d79d808e4818b1a7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TX_POWER_BOOSTNORM_SHIFT</b>&#160;&#160;&#160;(0)</td></tr>
<tr class="separator:ac27254f340b18039d79d808e4818b1a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a66a77e8398c77b86a86498fbd89204a3"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a66a77e8398c77b86a86498fbd89204a3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TX_POWER_BOOSTP500_MASK</b>&#160;&#160;&#160;0x00000000UL    /* This value sets the power applied during transmission at the 6.8 Mbps data rate frames that are less than 0.5 ms duration */</td></tr>
<tr class="separator:a66a77e8398c77b86a86498fbd89204a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4a73722c0e0456602799ff1aa89efeec"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4a73722c0e0456602799ff1aa89efeec"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>BOOSTP500_MASK</b>&#160;&#160;&#160;TX_POWER_BOOSTP500_MASK</td></tr>
<tr class="separator:a4a73722c0e0456602799ff1aa89efeec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a72dfacbf3447853b2736e7d569090810"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a72dfacbf3447853b2736e7d569090810"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TX_POWER_BOOSTP500_SHIFT</b>&#160;&#160;&#160;(8)</td></tr>
<tr class="separator:a72dfacbf3447853b2736e7d569090810"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaa5a5759faec86e0e9c53c0ed7bcafd5"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aaa5a5759faec86e0e9c53c0ed7bcafd5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TX_POWER_BOOSTP250_MASK</b>&#160;&#160;&#160;0x00000000UL    /* This value sets the power applied during transmission at the 6.8 Mbps data rate frames that are less than 0.25 ms duration */</td></tr>
<tr class="separator:aaa5a5759faec86e0e9c53c0ed7bcafd5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7682877a033b199bc97482628417262b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7682877a033b199bc97482628417262b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>BOOSTP250_MASK</b>&#160;&#160;&#160;TX_POWER_BOOSTP250_MASK</td></tr>
<tr class="separator:a7682877a033b199bc97482628417262b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac437286c05a03e23d2fbeee236ce94a3"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac437286c05a03e23d2fbeee236ce94a3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TX_POWER_BOOSTP250_SHIFT</b>&#160;&#160;&#160;(16)</td></tr>
<tr class="separator:ac437286c05a03e23d2fbeee236ce94a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a41a9923a9e640039cb3ac17f9ec4430d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a41a9923a9e640039cb3ac17f9ec4430d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TX_POWER_BOOSTP125_MASK</b>&#160;&#160;&#160;0x00000000UL    /* This value sets the power applied during transmission at the 6.8 Mbps data rate frames that are less than 0.125 ms */</td></tr>
<tr class="separator:a41a9923a9e640039cb3ac17f9ec4430d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af15ede5bd01ba16e0525ef3aad052f39"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af15ede5bd01ba16e0525ef3aad052f39"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>BOOSTP125_MASK</b>&#160;&#160;&#160;TX_POWER_BOOSTP125_MASK</td></tr>
<tr class="separator:af15ede5bd01ba16e0525ef3aad052f39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afd06e08eca9c38ed9a062ccc249da64e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="afd06e08eca9c38ed9a062ccc249da64e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TX_POWER_BOOSTP125_SHIFT</b>&#160;&#160;&#160;(24)</td></tr>
<tr class="separator:afd06e08eca9c38ed9a062ccc249da64e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeb5aef3ee9223f5d5762468810cbf1f3"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aeb5aef3ee9223f5d5762468810cbf1f3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TX_POWER_MAN_DEFAULT</b>&#160;&#160;&#160;0x0E080222UL</td></tr>
<tr class="separator:aeb5aef3ee9223f5d5762468810cbf1f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac2f76f4c0a8634e62591a9276eb8da5c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac2f76f4c0a8634e62591a9276eb8da5c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TX_POWER_TXPOWPHR_MASK</b>&#160;&#160;&#160;0x0000FF00UL    /* This power setting is applied during the transmission of the PHY header (PHR) portion of the frame. */</td></tr>
<tr class="separator:ac2f76f4c0a8634e62591a9276eb8da5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8a6a016650576a730827fb5c1f5c6433"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8a6a016650576a730827fb5c1f5c6433"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TX_POWER_TXPOWSD_MASK</b>&#160;&#160;&#160;0x00FF0000UL    /* This power setting is applied during the transmission of the synchronisation header (SHR) and data portions of the frame. */</td></tr>
<tr class="separator:a8a6a016650576a730827fb5c1f5c6433"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a659796dad40972afb8d683ef325873bf"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a659796dad40972afb8d683ef325873bf"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="deca__regs_8h.html#a659796dad40972afb8d683ef325873bf">CHAN_CTRL_ID</a>&#160;&#160;&#160;0x1F            /* Channel Control */</td></tr>
<tr class="memdesc:a659796dad40972afb8d683ef325873bf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit definitions for register CHAN_CTRL. <br/></td></tr>
<tr class="separator:a659796dad40972afb8d683ef325873bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a887f6e0d2a3c37f0ddc8535270a9954e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a887f6e0d2a3c37f0ddc8535270a9954e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CHAN_CTRL_LEN</b>&#160;&#160;&#160;(4)</td></tr>
<tr class="separator:a887f6e0d2a3c37f0ddc8535270a9954e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5f7df4fc1885f5599d993b72929397e9"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5f7df4fc1885f5599d993b72929397e9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CHAN_CTRL_MASK</b>&#160;&#160;&#160;0xFFFF00FFUL    /* Channel Control Register access mask */</td></tr>
<tr class="separator:a5f7df4fc1885f5599d993b72929397e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6e5c161278f26a1500644b28715dd515"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6e5c161278f26a1500644b28715dd515"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CHAN_CTRL_TX_CHAN_MASK</b>&#160;&#160;&#160;0x0000000FUL    /* Supported channels are 1, 2, 3, 4, 5, and 7.*/</td></tr>
<tr class="separator:a6e5c161278f26a1500644b28715dd515"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae8b6e63a26f78e4657dda1ddbb8dcbe2"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae8b6e63a26f78e4657dda1ddbb8dcbe2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CHAN_CTRL_TX_CHAN_SHIFT</b>&#160;&#160;&#160;(0)             /* Bits 0..3        TX channel number 0-15 selection */</td></tr>
<tr class="separator:ae8b6e63a26f78e4657dda1ddbb8dcbe2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad311918bbc43e0bfe6aa3041c9c8c05a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad311918bbc43e0bfe6aa3041c9c8c05a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CHAN_CTRL_RX_CHAN_MASK</b>&#160;&#160;&#160;0x000000F0UL</td></tr>
<tr class="separator:ad311918bbc43e0bfe6aa3041c9c8c05a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab31fbfba6deddc3b066c976cb061fe58"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab31fbfba6deddc3b066c976cb061fe58"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CHAN_CTRL_RX_CHAN_SHIFT</b>&#160;&#160;&#160;(4)             /* Bits 4..7        RX channel number 0-15 selection */</td></tr>
<tr class="separator:ab31fbfba6deddc3b066c976cb061fe58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1f8203d66e71f8f925e37f870eee3cef"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1f8203d66e71f8f925e37f870eee3cef"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CHAN_CTRL_RXFPRF_MASK</b>&#160;&#160;&#160;0x000C0000UL    /* Bits 18..19      Specify (Force) RX Pulse Repetition Rate: 00 = 4 MHz, 01 = 16 MHz, 10 = 64MHz. */</td></tr>
<tr class="separator:a1f8203d66e71f8f925e37f870eee3cef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4d8cecc5c652174a0e72e1887a40718a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4d8cecc5c652174a0e72e1887a40718a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CHAN_CTRL_RXFPRF_SHIFT</b>&#160;&#160;&#160;(18)</td></tr>
<tr class="separator:a4d8cecc5c652174a0e72e1887a40718a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2d40c19d0274ed221518b9b9faf7d419"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2d40c19d0274ed221518b9b9faf7d419"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CHAN_CTRL_RXFPRF_4</b>&#160;&#160;&#160;0x00000000UL    /* Specify (Force) RX Pulse Repetition Rate: 00 = 4 MHz, 01 = 16 MHz, 10 = 64MHz. */</td></tr>
<tr class="separator:a2d40c19d0274ed221518b9b9faf7d419"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a48ee1111fb4783b00468848d0f8ac265"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a48ee1111fb4783b00468848d0f8ac265"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CHAN_CTRL_RXFPRF_16</b>&#160;&#160;&#160;0x00040000UL    /* Specify (Force) RX Pulse Repetition Rate: 00 = 4 MHz, 01 = 16 MHz, 10 = 64MHz. */</td></tr>
<tr class="separator:a48ee1111fb4783b00468848d0f8ac265"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aba94964a1316b970a83f9d58b75a0736"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aba94964a1316b970a83f9d58b75a0736"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CHAN_CTRL_RXFPRF_64</b>&#160;&#160;&#160;0x00080000UL    /* Specify (Force) RX Pulse Repetition Rate: 00 = 4 MHz, 01 = 16 MHz, 10 = 64MHz. */</td></tr>
<tr class="separator:aba94964a1316b970a83f9d58b75a0736"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adde65805e955073b30b2cfa69dd5f81f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="adde65805e955073b30b2cfa69dd5f81f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CHAN_CTRL_TX_PCOD_MASK</b>&#160;&#160;&#160;0x07C00000UL    /* Bits 22..26      TX Preamble Code selection, 1 to 24. */</td></tr>
<tr class="separator:adde65805e955073b30b2cfa69dd5f81f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7c23de45958fae1715023e3bd96f30c2"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7c23de45958fae1715023e3bd96f30c2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CHAN_CTRL_TX_PCOD_SHIFT</b>&#160;&#160;&#160;(22)</td></tr>
<tr class="separator:a7c23de45958fae1715023e3bd96f30c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a33b18f2b522f5b474e59d0f633debd8f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a33b18f2b522f5b474e59d0f633debd8f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CHAN_CTRL_RX_PCOD_MASK</b>&#160;&#160;&#160;0xF8000000UL    /* Bits 27..31      RX Preamble Code selection, 1 to 24. */</td></tr>
<tr class="separator:a33b18f2b522f5b474e59d0f633debd8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa2be3fbb26192809a2582881b0fc2f71"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa2be3fbb26192809a2582881b0fc2f71"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CHAN_CTRL_RX_PCOD_SHIFT</b>&#160;&#160;&#160;(27)</td></tr>
<tr class="separator:aa2be3fbb26192809a2582881b0fc2f71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b3c15de4ef4cd357ab27395fddb1334"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5b3c15de4ef4cd357ab27395fddb1334"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CHAN_CTRL_DWSFD</b>&#160;&#160;&#160;0x00020000UL    /* Bit 17 This bit enables a non-standard DecaWave proprietary SFD sequence. */</td></tr>
<tr class="separator:a5b3c15de4ef4cd357ab27395fddb1334"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afd4f07bd1926872d31ddbdcc4e6c4eae"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="afd4f07bd1926872d31ddbdcc4e6c4eae"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CHAN_CTRL_DWSFD_SHIFT</b>&#160;&#160;&#160;(17)</td></tr>
<tr class="separator:afd4f07bd1926872d31ddbdcc4e6c4eae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af95e8a27d2d64e9d76efde5faea194f2"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af95e8a27d2d64e9d76efde5faea194f2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CHAN_CTRL_TNSSFD</b>&#160;&#160;&#160;0x00100000UL    /* Bit 20 Non-standard SFD in the transmitter */</td></tr>
<tr class="separator:af95e8a27d2d64e9d76efde5faea194f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a28e0bd26789e64f72cb904b72264676b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a28e0bd26789e64f72cb904b72264676b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CHAN_CTRL_TNSSFD_SHIFT</b>&#160;&#160;&#160;(20)</td></tr>
<tr class="separator:a28e0bd26789e64f72cb904b72264676b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab60fff0e718c8d3b8d9cef5255651cb9"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab60fff0e718c8d3b8d9cef5255651cb9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CHAN_CTRL_RNSSFD</b>&#160;&#160;&#160;0x00200000UL    /* Bit 21 Non-standard SFD in the receiver */</td></tr>
<tr class="separator:ab60fff0e718c8d3b8d9cef5255651cb9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab9912f826f42b2bc25b3ffc3b867a133"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab9912f826f42b2bc25b3ffc3b867a133"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CHAN_CTRL_RNSSFD_SHIFT</b>&#160;&#160;&#160;(21)</td></tr>
<tr class="separator:ab9912f826f42b2bc25b3ffc3b867a133"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a95ebe5a762ac24f66af7fdec5cd71a5b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a95ebe5a762ac24f66af7fdec5cd71a5b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="deca__regs_8h.html#a95ebe5a762ac24f66af7fdec5cd71a5b">REG_20_ID_RESERVED</a>&#160;&#160;&#160;0x20</td></tr>
<tr class="memdesc:a95ebe5a762ac24f66af7fdec5cd71a5b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit definitions for register 0x20. <br/></td></tr>
<tr class="separator:a95ebe5a762ac24f66af7fdec5cd71a5b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae565af3d75091a4594000082f94972d8"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae565af3d75091a4594000082f94972d8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="deca__regs_8h.html#ae565af3d75091a4594000082f94972d8">USR_SFD_ID</a>&#160;&#160;&#160;0x21            /* User-specified short/long TX/RX SFD sequences */</td></tr>
<tr class="memdesc:ae565af3d75091a4594000082f94972d8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit definitions for register USR_SFD Please read User Manual : User defined SFD sequence. <br/></td></tr>
<tr class="separator:ae565af3d75091a4594000082f94972d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5197776cdba370be6f72f80ab24d45b4"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5197776cdba370be6f72f80ab24d45b4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>USR_SFD_LEN</b>&#160;&#160;&#160;(41)</td></tr>
<tr class="separator:a5197776cdba370be6f72f80ab24d45b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3942e619c6a960e7edddc52de0ea1822"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3942e619c6a960e7edddc52de0ea1822"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="deca__regs_8h.html#a3942e619c6a960e7edddc52de0ea1822">REG_22_ID_RESERVED</a>&#160;&#160;&#160;0x22</td></tr>
<tr class="memdesc:a3942e619c6a960e7edddc52de0ea1822"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit definitions for register. <br/></td></tr>
<tr class="separator:a3942e619c6a960e7edddc52de0ea1822"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adc13b30d26e4a593ff6e095456bf1f1f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="adc13b30d26e4a593ff6e095456bf1f1f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="deca__regs_8h.html#adc13b30d26e4a593ff6e095456bf1f1f">AGC_CTRL_ID</a>&#160;&#160;&#160;0x23            /* Automatic Gain Control configuration */</td></tr>
<tr class="memdesc:adc13b30d26e4a593ff6e095456bf1f1f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit definitions for register AGC_CTRL Please take care to write to this register as doing so may cause the DW1000 to malfunction. <br/></td></tr>
<tr class="separator:adc13b30d26e4a593ff6e095456bf1f1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a52e40b7c0fcddf03805efe89c8665c25"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a52e40b7c0fcddf03805efe89c8665c25"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AGC_CTRL_LEN</b>&#160;&#160;&#160;(32)</td></tr>
<tr class="separator:a52e40b7c0fcddf03805efe89c8665c25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abdb79f7c7d23a8bb38cce35fdaf300b1"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="abdb79f7c7d23a8bb38cce35fdaf300b1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AGC_CFG_STS_ID</b>&#160;&#160;&#160;<a class="el" href="deca__regs_8h.html#adc13b30d26e4a593ff6e095456bf1f1f">AGC_CTRL_ID</a></td></tr>
<tr class="separator:abdb79f7c7d23a8bb38cce35fdaf300b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a79be47137b7c4658044ccffeb48416c3"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a79be47137b7c4658044ccffeb48416c3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AGC_CTRL1_OFFSET</b>&#160;&#160;&#160;(0x02)</td></tr>
<tr class="separator:a79be47137b7c4658044ccffeb48416c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a360162316fb5455111499d19f4f28783"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a360162316fb5455111499d19f4f28783"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AGC_CTRL1_LEN</b>&#160;&#160;&#160;(2)</td></tr>
<tr class="separator:a360162316fb5455111499d19f4f28783"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad29f839a7beb766775ec2972e03ba9f0"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad29f839a7beb766775ec2972e03ba9f0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AGC_CTRL1_MASK</b>&#160;&#160;&#160;0x0001          /* access mask to AGC configuration and control register */</td></tr>
<tr class="separator:ad29f839a7beb766775ec2972e03ba9f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa029d724b9e14b221d26551eaf70c1f2"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa029d724b9e14b221d26551eaf70c1f2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AGC_CTRL1_DIS_AM</b>&#160;&#160;&#160;0x0001          /* Disable AGC Measurement. The DIS_AM bit is set by default. */</td></tr>
<tr class="separator:aa029d724b9e14b221d26551eaf70c1f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a53fb544ae97c1681df165517fd9509fa"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a53fb544ae97c1681df165517fd9509fa"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AGC_TUNE1_OFFSET</b>&#160;&#160;&#160;(0x04)</td></tr>
<tr class="separator:a53fb544ae97c1681df165517fd9509fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae706dca2b7ceeb205bf162515fa266eb"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae706dca2b7ceeb205bf162515fa266eb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AGC_TUNE1_LEN</b>&#160;&#160;&#160;(2)</td></tr>
<tr class="separator:ae706dca2b7ceeb205bf162515fa266eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5a544379e0dfaa239640ed1053c48393"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5a544379e0dfaa239640ed1053c48393"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AGC_TUNE1_MASK</b>&#160;&#160;&#160;0xFFFF          /* It is a 16-bit tuning register for the AGC. */</td></tr>
<tr class="separator:a5a544379e0dfaa239640ed1053c48393"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a66f62811af74f309594595c1b6ba2993"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a66f62811af74f309594595c1b6ba2993"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AGC_TUNE1_16M</b>&#160;&#160;&#160;0x8870</td></tr>
<tr class="separator:a66f62811af74f309594595c1b6ba2993"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af953c0c10fbe0428f29f037666a21128"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af953c0c10fbe0428f29f037666a21128"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AGC_TUNE1_64M</b>&#160;&#160;&#160;0x889B</td></tr>
<tr class="separator:af953c0c10fbe0428f29f037666a21128"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af1377f7cc8b55a125b196d44e7a06c00"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af1377f7cc8b55a125b196d44e7a06c00"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AGC_TUNE2_OFFSET</b>&#160;&#160;&#160;(0x0C)</td></tr>
<tr class="separator:af1377f7cc8b55a125b196d44e7a06c00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a71d0c6a9bbc22acb52df28ba3d83e06a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a71d0c6a9bbc22acb52df28ba3d83e06a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AGC_TUNE2_LEN</b>&#160;&#160;&#160;(4)</td></tr>
<tr class="separator:a71d0c6a9bbc22acb52df28ba3d83e06a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac5ed4d9fae03e7a4518f3efc1cb945d6"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac5ed4d9fae03e7a4518f3efc1cb945d6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AGC_TUNE2_MASK</b>&#160;&#160;&#160;0xFFFFFFFFUL</td></tr>
<tr class="separator:ac5ed4d9fae03e7a4518f3efc1cb945d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a67ae31369241e086d5f37000e8e1baaf"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a67ae31369241e086d5f37000e8e1baaf"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AGC_TUNE2_VAL</b>&#160;&#160;&#160;0X2502A907UL</td></tr>
<tr class="separator:a67ae31369241e086d5f37000e8e1baaf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af173ebe2ec472c031a6626267ca657a1"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af173ebe2ec472c031a6626267ca657a1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AGC_TUNE3_OFFSET</b>&#160;&#160;&#160;(0x12)</td></tr>
<tr class="separator:af173ebe2ec472c031a6626267ca657a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acc2f0574b4df48e43f43ecfe0495c0ac"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="acc2f0574b4df48e43f43ecfe0495c0ac"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AGC_TUNE3_LEN</b>&#160;&#160;&#160;(2)</td></tr>
<tr class="separator:acc2f0574b4df48e43f43ecfe0495c0ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aecded8a6981d2582fe4d51d9df005239"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aecded8a6981d2582fe4d51d9df005239"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AGC_TUNE3_MASK</b>&#160;&#160;&#160;0xFFFF</td></tr>
<tr class="separator:aecded8a6981d2582fe4d51d9df005239"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a85e71404a9a6fcb6fd3a703a1384e60e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a85e71404a9a6fcb6fd3a703a1384e60e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AGC_TUNE3_VAL</b>&#160;&#160;&#160;0X0055</td></tr>
<tr class="separator:a85e71404a9a6fcb6fd3a703a1384e60e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0c33b5ff976992c271e303c5c815ca74"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0c33b5ff976992c271e303c5c815ca74"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AGC_STAT1_OFFSET</b>&#160;&#160;&#160;(0x1E)</td></tr>
<tr class="separator:a0c33b5ff976992c271e303c5c815ca74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa059625223f1c93e7a8f3e0a2efdc519"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa059625223f1c93e7a8f3e0a2efdc519"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AGC_STAT1_LEN</b>&#160;&#160;&#160;(3)</td></tr>
<tr class="separator:aa059625223f1c93e7a8f3e0a2efdc519"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa5b256aac9fcf0dd4165ce32d1b66f1a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa5b256aac9fcf0dd4165ce32d1b66f1a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AGC_STAT1_MASK</b>&#160;&#160;&#160;0x0FFFFF</td></tr>
<tr class="separator:aa5b256aac9fcf0dd4165ce32d1b66f1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afc8d16853a3bfd51f4e7397b3367ba92"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="afc8d16853a3bfd51f4e7397b3367ba92"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AGC_STAT1_EDG1_MASK</b>&#160;&#160;&#160;0x0007C0        /* This 5-bit gain value relates to input noise power measurement. */</td></tr>
<tr class="separator:afc8d16853a3bfd51f4e7397b3367ba92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae2a4cedf1d7834c6f54a7471cbac9a39"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae2a4cedf1d7834c6f54a7471cbac9a39"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AGC_STAT1_EDG2_MASK</b>&#160;&#160;&#160;0x0FF800        /* This 9-bit value relates to the input noise power measurement. */</td></tr>
<tr class="separator:ae2a4cedf1d7834c6f54a7471cbac9a39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a64622dd183f6b30f00b672e307637fc5"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a64622dd183f6b30f00b672e307637fc5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="deca__regs_8h.html#a64622dd183f6b30f00b672e307637fc5">EXT_SYNC_ID</a>&#160;&#160;&#160;0x24            /* External synchronisation control */</td></tr>
<tr class="memdesc:a64622dd183f6b30f00b672e307637fc5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit definitions for register EXT_SYNC. <br/></td></tr>
<tr class="separator:a64622dd183f6b30f00b672e307637fc5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9de7821aaab38e7dc5c59b511cb06f04"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9de7821aaab38e7dc5c59b511cb06f04"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EXT_SYNC_LEN</b>&#160;&#160;&#160;(12)</td></tr>
<tr class="separator:a9de7821aaab38e7dc5c59b511cb06f04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae387a95682925af3d85811debb9a9deb"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae387a95682925af3d85811debb9a9deb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EC_CTRL_OFFSET</b>&#160;&#160;&#160;(0x00)</td></tr>
<tr class="separator:ae387a95682925af3d85811debb9a9deb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a51c1b66351b1b1d837675a39ce69f3cf"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a51c1b66351b1b1d837675a39ce69f3cf"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EC_CTRL_LEN</b>&#160;&#160;&#160;(4)</td></tr>
<tr class="separator:a51c1b66351b1b1d837675a39ce69f3cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac4c125dba3af551a53f99fdead682ce3"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac4c125dba3af551a53f99fdead682ce3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EC_CTRL_MASK</b>&#160;&#160;&#160;0x00000FFBUL    /* sub-register 0x00 is the External clock synchronisation counter configuration register */</td></tr>
<tr class="separator:ac4c125dba3af551a53f99fdead682ce3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab10edc82f84aa9b8e606fd28cbc814b0"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab10edc82f84aa9b8e606fd28cbc814b0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EC_CTRL_OSTSM</b>&#160;&#160;&#160;0x00000001UL    /* External transmit synchronisation mode enable */</td></tr>
<tr class="separator:ab10edc82f84aa9b8e606fd28cbc814b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae5ef98ccb4256ca95dd1d82969c2ce32"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae5ef98ccb4256ca95dd1d82969c2ce32"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EC_CTRL_OSRSM</b>&#160;&#160;&#160;0x00000002UL    /* External receive synchronisation mode enable */</td></tr>
<tr class="separator:ae5ef98ccb4256ca95dd1d82969c2ce32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a63b90d34bff80c53f7fb9a9c0d853416"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a63b90d34bff80c53f7fb9a9c0d853416"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EC_CTRL_PLLLCK</b>&#160;&#160;&#160;0x04            /* PLL lock detect enable */</td></tr>
<tr class="separator:a63b90d34bff80c53f7fb9a9c0d853416"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad3e34bdba4efe80254f2c76eb0e64ea0"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad3e34bdba4efe80254f2c76eb0e64ea0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EC_CTRL_OSTRM</b>&#160;&#160;&#160;0x00000800UL    /* External timebase reset mode enable */</td></tr>
<tr class="separator:ad3e34bdba4efe80254f2c76eb0e64ea0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aee56ce64ac9c1bdf797722746bcb363a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aee56ce64ac9c1bdf797722746bcb363a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EC_CTRL_WAIT_MASK</b>&#160;&#160;&#160;0x000007F8UL    /* Wait counter used for external transmit synchronisation and external timebase reset */</td></tr>
<tr class="separator:aee56ce64ac9c1bdf797722746bcb363a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a944fcba8fad02674572defcfcab42de2"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a944fcba8fad02674572defcfcab42de2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EC_RXTC_OFFSET</b>&#160;&#160;&#160;(0x04)</td></tr>
<tr class="separator:a944fcba8fad02674572defcfcab42de2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af99c72e0f1a569dc609f3051ec718cd4"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af99c72e0f1a569dc609f3051ec718cd4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EC_RXTC_LEN</b>&#160;&#160;&#160;(4)</td></tr>
<tr class="separator:af99c72e0f1a569dc609f3051ec718cd4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6f9c3307f0b17446bdd0e66b7c369610"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6f9c3307f0b17446bdd0e66b7c369610"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EC_RXTC_MASK</b>&#160;&#160;&#160;0xFFFFFFFFUL    /* External clock synchronisation counter captured on RMARKER */</td></tr>
<tr class="separator:a6f9c3307f0b17446bdd0e66b7c369610"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a061d9fc7cbde9cbd52605052cdacbb83"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a061d9fc7cbde9cbd52605052cdacbb83"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EC_GOLP</b>&#160;&#160;&#160;(0x08)</td></tr>
<tr class="separator:a061d9fc7cbde9cbd52605052cdacbb83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8cd3c5aaf495b636ad67f0123de3b3d5"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8cd3c5aaf495b636ad67f0123de3b3d5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EC_GOLP_LEN</b>&#160;&#160;&#160;(4)</td></tr>
<tr class="separator:a8cd3c5aaf495b636ad67f0123de3b3d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0b31072a8e5b1437a97311d65d95d689"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0b31072a8e5b1437a97311d65d95d689"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EC_GOLP_MASK</b>&#160;&#160;&#160;0x0000003FUL    /* sub-register 0x08 is the External clock offset to first path 1 GHz counter, EC_GOLP */</td></tr>
<tr class="separator:a0b31072a8e5b1437a97311d65d95d689"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab6ded3470d4c16ea332eaf61988393be"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab6ded3470d4c16ea332eaf61988393be"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EC_GOLP_OFFSET_EXT_MASK</b>&#160;&#160;&#160;0x0000003FUL    /* This register contains the 1 GHz count from the arrival of the RMARKER and the next edge of the external clock. */</td></tr>
<tr class="separator:ab6ded3470d4c16ea332eaf61988393be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab1c85fa05050ad44ea5051eb88761595"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab1c85fa05050ad44ea5051eb88761595"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="deca__regs_8h.html#ab1c85fa05050ad44ea5051eb88761595">ACC_MEM_ID</a>&#160;&#160;&#160;0x25            /* Read access to accumulator data */</td></tr>
<tr class="memdesc:ab1c85fa05050ad44ea5051eb88761595"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit definitions for register ACC_MEM. <br/></td></tr>
<tr class="separator:ab1c85fa05050ad44ea5051eb88761595"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1efb43e72e48328820488d31ab1047a0"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1efb43e72e48328820488d31ab1047a0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ACC_MEM_LEN</b>&#160;&#160;&#160;(4064)</td></tr>
<tr class="separator:a1efb43e72e48328820488d31ab1047a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a88bfc74e04ac481875698053022132ea"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a88bfc74e04ac481875698053022132ea"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="deca__regs_8h.html#a88bfc74e04ac481875698053022132ea">GPIO_CTRL_ID</a>&#160;&#160;&#160;0x26            /* Peripheral register bus 1 access - GPIO control */</td></tr>
<tr class="memdesc:a88bfc74e04ac481875698053022132ea"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit definitions for register GPIO_CTRL. <br/></td></tr>
<tr class="separator:a88bfc74e04ac481875698053022132ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acab18443904f4bff506c0578473cb235"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="acab18443904f4bff506c0578473cb235"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_CTRL_LEN</b>&#160;&#160;&#160;(44)</td></tr>
<tr class="separator:acab18443904f4bff506c0578473cb235"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa2a5bbbcb74757aecf837db663892f63"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa2a5bbbcb74757aecf837db663892f63"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_MODE_OFFSET</b>&#160;&#160;&#160;0x00            /* sub-register 0x00 is the GPIO Mode Control Register */</td></tr>
<tr class="separator:aa2a5bbbcb74757aecf837db663892f63"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a286f8631b54316de0b5b2ee2c1786828"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a286f8631b54316de0b5b2ee2c1786828"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_MODE_LEN</b>&#160;&#160;&#160;(4)</td></tr>
<tr class="separator:a286f8631b54316de0b5b2ee2c1786828"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a60078f74d184e10418a0e1d074d6dd43"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a60078f74d184e10418a0e1d074d6dd43"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_MODE_MASK</b>&#160;&#160;&#160;0x00FFFFC0UL</td></tr>
<tr class="separator:a60078f74d184e10418a0e1d074d6dd43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2d355ec017c23e02d5d5c7d4456e0083"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2d355ec017c23e02d5d5c7d4456e0083"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_MSGP0_MASK</b>&#160;&#160;&#160;0x000000C0UL    /* Mode Selection for GPIO0/RXOKLED */</td></tr>
<tr class="separator:a2d355ec017c23e02d5d5c7d4456e0083"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a81b170f3d18b4f7ab8b4f9d8b8f2551b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a81b170f3d18b4f7ab8b4f9d8b8f2551b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_MSGP1_MASK</b>&#160;&#160;&#160;0x00000300UL    /* Mode Selection for GPIO1/SFDLED */</td></tr>
<tr class="separator:a81b170f3d18b4f7ab8b4f9d8b8f2551b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9a942472d1babb156c35768e01c91a50"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9a942472d1babb156c35768e01c91a50"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_MSGP2_MASK</b>&#160;&#160;&#160;0x00000C00UL    /* Mode Selection for GPIO2/RXLED */</td></tr>
<tr class="separator:a9a942472d1babb156c35768e01c91a50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a492dea1906ecabf34d3ce69e56df58d6"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a492dea1906ecabf34d3ce69e56df58d6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_MSGP3_MASK</b>&#160;&#160;&#160;0x00003000UL    /* Mode Selection for GPIO3/TXLED */</td></tr>
<tr class="separator:a492dea1906ecabf34d3ce69e56df58d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeb51891ef95d9080a55e628bceba7552"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aeb51891ef95d9080a55e628bceba7552"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_MSGP4_MASK</b>&#160;&#160;&#160;0x0000C000UL    /* Mode Selection for GPIO4/EXTPA */</td></tr>
<tr class="separator:aeb51891ef95d9080a55e628bceba7552"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abc3be4e39f325bdc3ec43549fe871131"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="abc3be4e39f325bdc3ec43549fe871131"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_MSGP5_MASK</b>&#160;&#160;&#160;0x00030000UL    /* Mode Selection for GPIO5/EXTTXE */</td></tr>
<tr class="separator:abc3be4e39f325bdc3ec43549fe871131"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4212ab0a5860a84d1c597ebf8800eb45"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4212ab0a5860a84d1c597ebf8800eb45"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_MSGP6_MASK</b>&#160;&#160;&#160;0x000C0000UL    /* Mode Selection for GPIO6/EXTRXE */</td></tr>
<tr class="separator:a4212ab0a5860a84d1c597ebf8800eb45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a52313189e523a949daf25ea94b61fa1f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a52313189e523a949daf25ea94b61fa1f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_MSGP7_MASK</b>&#160;&#160;&#160;0x00300000UL    /* Mode Selection for SYNC/GPIO7 */</td></tr>
<tr class="separator:a52313189e523a949daf25ea94b61fa1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afed0a8eda4af2308942bd5f0c7db2b6e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="afed0a8eda4af2308942bd5f0c7db2b6e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_MSGP8_MASK</b>&#160;&#160;&#160;0x00C00000UL    /* Mode Selection for IRQ/GPIO8 */</td></tr>
<tr class="separator:afed0a8eda4af2308942bd5f0c7db2b6e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6509c1dc3519db97830cbc7a8f616050"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6509c1dc3519db97830cbc7a8f616050"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_PIN5_EXTTXE</b>&#160;&#160;&#160;0x00010000UL	/* The pin operates as the EXTTXE output */</td></tr>
<tr class="separator:a6509c1dc3519db97830cbc7a8f616050"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a17a35a731224321ead189645b6d4bbc6"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a17a35a731224321ead189645b6d4bbc6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_PIN6_EXTRXE</b>&#160;&#160;&#160;0x00040000UL	/* The pin operates as the EXTRXE output */</td></tr>
<tr class="separator:a17a35a731224321ead189645b6d4bbc6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab6274b5574f6bad17120789c3797383b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab6274b5574f6bad17120789c3797383b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_LNA_byte_no</b>&#160;&#160;&#160;(2)				/* byte offset for LNA drive */</td></tr>
<tr class="separator:ab6274b5574f6bad17120789c3797383b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adb609995a7c8abe5daca5d463dfb1862"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="adb609995a7c8abe5daca5d463dfb1862"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_PIN5_EXTTXE_8</b>&#160;&#160;&#160;0x01			/* The pin operates as the EXTTXE output. byte */</td></tr>
<tr class="separator:adb609995a7c8abe5daca5d463dfb1862"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a77353b21876b56439ed438b10896286b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a77353b21876b56439ed438b10896286b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_PIN6_EXTRXE_8</b>&#160;&#160;&#160;0x04			/* The pin operates as the EXTRXE output. byte */</td></tr>
<tr class="separator:a77353b21876b56439ed438b10896286b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4ed8ddd4e8f61e0f566c4a1a13c52148"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4ed8ddd4e8f61e0f566c4a1a13c52148"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_DIR_OFFSET</b>&#160;&#160;&#160;0x08            /* sub-register 0x08 is the GPIO Direction Control Register */</td></tr>
<tr class="separator:a4ed8ddd4e8f61e0f566c4a1a13c52148"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a481b2d8e32283f3f315cf714d1cb1e3b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a481b2d8e32283f3f315cf714d1cb1e3b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_DIR_LEN</b>&#160;&#160;&#160;(3)</td></tr>
<tr class="separator:a481b2d8e32283f3f315cf714d1cb1e3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a36129b624680f3e1eb6002daa3eda61d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a36129b624680f3e1eb6002daa3eda61d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_DIR_MASK</b>&#160;&#160;&#160;0x0011FFFFUL</td></tr>
<tr class="separator:a36129b624680f3e1eb6002daa3eda61d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a69b8b5dfbb848f64cffeb005670efe6c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a69b8b5dfbb848f64cffeb005670efe6c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GxP0</b>&#160;&#160;&#160;0x00000001UL    /* GPIO0 Only changed if the GxM0 mask bit has a value of 1 for the write operation*/</td></tr>
<tr class="separator:a69b8b5dfbb848f64cffeb005670efe6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab39d1ba5d69de4526508705086a82be1"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab39d1ba5d69de4526508705086a82be1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GxP1</b>&#160;&#160;&#160;0x00000002UL    /* GPIO1. (See GDP0). */</td></tr>
<tr class="separator:ab39d1ba5d69de4526508705086a82be1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a84bfc25766d505bab9d23ad61acaed9c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a84bfc25766d505bab9d23ad61acaed9c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GxP2</b>&#160;&#160;&#160;0x00000004UL    /* GPIO2. (See GDP0). */</td></tr>
<tr class="separator:a84bfc25766d505bab9d23ad61acaed9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5cca787431e300f7dfefdbea014a1bed"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5cca787431e300f7dfefdbea014a1bed"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GxP3</b>&#160;&#160;&#160;0x00000008UL    /* GPIO3. (See GDP0). */</td></tr>
<tr class="separator:a5cca787431e300f7dfefdbea014a1bed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afdb56f95b62986996764d0313c0c4ba0"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="afdb56f95b62986996764d0313c0c4ba0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GxP4</b>&#160;&#160;&#160;0x00000100UL    /* GPIO4. (See GDP0). */</td></tr>
<tr class="separator:afdb56f95b62986996764d0313c0c4ba0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5da6b0490a7227244c817546cdd7d9e3"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5da6b0490a7227244c817546cdd7d9e3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GxP5</b>&#160;&#160;&#160;0x00000200UL    /* GPIO5. (See GDP0). */</td></tr>
<tr class="separator:a5da6b0490a7227244c817546cdd7d9e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a222c3167602df3782fd630d65888697b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a222c3167602df3782fd630d65888697b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GxP6</b>&#160;&#160;&#160;0x00000400UL    /* GPIO6. (See GDP0). */</td></tr>
<tr class="separator:a222c3167602df3782fd630d65888697b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a196e9fec399df8d774159e29688ef28a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a196e9fec399df8d774159e29688ef28a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GxP7</b>&#160;&#160;&#160;0x00000800UL    /* GPIO7. (See GDP0). */</td></tr>
<tr class="separator:a196e9fec399df8d774159e29688ef28a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad9f25b11f702811ca028c81517c8ad09"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad9f25b11f702811ca028c81517c8ad09"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GxP8</b>&#160;&#160;&#160;0x00010000UL    /* GPIO8 */</td></tr>
<tr class="separator:ad9f25b11f702811ca028c81517c8ad09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a189cf791e21a5e9018c10e23a5c4ba19"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a189cf791e21a5e9018c10e23a5c4ba19"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GxM0</b>&#160;&#160;&#160;0x00000010UL    /* Mask for GPIO0 */</td></tr>
<tr class="separator:a189cf791e21a5e9018c10e23a5c4ba19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a66e2dc2d0b12299a5aa2cc9e7c4d5c64"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a66e2dc2d0b12299a5aa2cc9e7c4d5c64"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GxM1</b>&#160;&#160;&#160;0x00000020UL    /* Mask for GPIO1. (See GDM0). */</td></tr>
<tr class="separator:a66e2dc2d0b12299a5aa2cc9e7c4d5c64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a35441d471b7966fec90a42cda5cc995c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a35441d471b7966fec90a42cda5cc995c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GxM2</b>&#160;&#160;&#160;0x00000040UL    /* Mask for GPIO2. (See GDM0). */</td></tr>
<tr class="separator:a35441d471b7966fec90a42cda5cc995c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a40250b7e0083b06a1bb10022d8c7ddb8"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a40250b7e0083b06a1bb10022d8c7ddb8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GxM3</b>&#160;&#160;&#160;0x00000080UL    /* Mask for GPIO3. (See GDM0). */</td></tr>
<tr class="separator:a40250b7e0083b06a1bb10022d8c7ddb8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3af8e2ca18874d7bfa16d02b4fa9c568"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3af8e2ca18874d7bfa16d02b4fa9c568"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GxM4</b>&#160;&#160;&#160;0x00001000UL    /* Mask for GPIO4. (See GDM0). */</td></tr>
<tr class="separator:a3af8e2ca18874d7bfa16d02b4fa9c568"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acb85bd8b19159946d8486e35c55222b5"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="acb85bd8b19159946d8486e35c55222b5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GxM5</b>&#160;&#160;&#160;0x00002000UL    /* Mask for GPIO5. (See GDM0). */</td></tr>
<tr class="separator:acb85bd8b19159946d8486e35c55222b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a278f57a5992323e6b1419d8e97039164"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a278f57a5992323e6b1419d8e97039164"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GxM6</b>&#160;&#160;&#160;0x00004000UL    /* Mask for GPIO6. (See GDM0). */</td></tr>
<tr class="separator:a278f57a5992323e6b1419d8e97039164"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a37a58f7ffcc26405b5ebb3b0e56e26d0"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a37a58f7ffcc26405b5ebb3b0e56e26d0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GxM7</b>&#160;&#160;&#160;0x00008000UL    /* Mask for GPIO7. (See GDM0). */</td></tr>
<tr class="separator:a37a58f7ffcc26405b5ebb3b0e56e26d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afa2388a5181811ca5426c41b1bfda9fd"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="afa2388a5181811ca5426c41b1bfda9fd"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GxM8</b>&#160;&#160;&#160;0x00100000UL    /* Mask for GPIO8. (See GDM0). */</td></tr>
<tr class="separator:afa2388a5181811ca5426c41b1bfda9fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae7cbc79764041951078b3b433ba0bcf0"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae7cbc79764041951078b3b433ba0bcf0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GDP0</b>&#160;&#160;&#160;GxP0    /* Direction Selection for GPIO0. 1 = input, 0 = output. Only changed if the GDM0 mask bit has a value of 1 for the write operation*/</td></tr>
<tr class="separator:ae7cbc79764041951078b3b433ba0bcf0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7505f411cd955292419483bb7741fa6a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7505f411cd955292419483bb7741fa6a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GDP1</b>&#160;&#160;&#160;GxP1    /* Direction Selection for GPIO1. (See GDP0). */</td></tr>
<tr class="separator:a7505f411cd955292419483bb7741fa6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa1ce5567d83ab2803dffb22105198f86"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa1ce5567d83ab2803dffb22105198f86"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GDP2</b>&#160;&#160;&#160;GxP2    /* Direction Selection for GPIO2. (See GDP0). */</td></tr>
<tr class="separator:aa1ce5567d83ab2803dffb22105198f86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3dbe7adb39f3a94917b5f5c73c6ee112"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3dbe7adb39f3a94917b5f5c73c6ee112"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GDP3</b>&#160;&#160;&#160;GxP3    /* Direction Selection for GPIO3. (See GDP0). */</td></tr>
<tr class="separator:a3dbe7adb39f3a94917b5f5c73c6ee112"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa277f3ad18263637ba05c90f65d9bb66"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa277f3ad18263637ba05c90f65d9bb66"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GDP4</b>&#160;&#160;&#160;GxP4    /* Direction Selection for GPIO4. (See GDP0). */</td></tr>
<tr class="separator:aa277f3ad18263637ba05c90f65d9bb66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a222de5d6321efe0b4cf64426eb766de9"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a222de5d6321efe0b4cf64426eb766de9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GDP5</b>&#160;&#160;&#160;GxP5    /* Direction Selection for GPIO5. (See GDP0). */</td></tr>
<tr class="separator:a222de5d6321efe0b4cf64426eb766de9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad400a5127d238b8aa00dca9aae507f72"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad400a5127d238b8aa00dca9aae507f72"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GDP6</b>&#160;&#160;&#160;GxP6    /* Direction Selection for GPIO6. (See GDP0). */</td></tr>
<tr class="separator:ad400a5127d238b8aa00dca9aae507f72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5ad292cf8686dc0ffab762e99989bfd4"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5ad292cf8686dc0ffab762e99989bfd4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GDP7</b>&#160;&#160;&#160;GxP7    /* Direction Selection for GPIO7. (See GDP0). */</td></tr>
<tr class="separator:a5ad292cf8686dc0ffab762e99989bfd4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a08696a16977a53c26615cec37bca2b61"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a08696a16977a53c26615cec37bca2b61"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GDP8</b>&#160;&#160;&#160;GxP8    /* Direction Selection for GPIO8 */</td></tr>
<tr class="separator:a08696a16977a53c26615cec37bca2b61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aad92849c77c882448049b005b4107edb"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aad92849c77c882448049b005b4107edb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GDM0</b>&#160;&#160;&#160;GxM0    /* Mask for setting the direction of GPIO0 */</td></tr>
<tr class="separator:aad92849c77c882448049b005b4107edb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6753f40f60f7630b5db24071b0273e1d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6753f40f60f7630b5db24071b0273e1d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GDM1</b>&#160;&#160;&#160;GxM1    /* Mask for setting the direction of GPIO1. (See GDM0). */</td></tr>
<tr class="separator:a6753f40f60f7630b5db24071b0273e1d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a60e12617aba3430891a06fe0fdd1a3f7"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a60e12617aba3430891a06fe0fdd1a3f7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GDM2</b>&#160;&#160;&#160;GxM2    /* Mask for setting the direction of GPIO2. (See GDM0). */</td></tr>
<tr class="separator:a60e12617aba3430891a06fe0fdd1a3f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9b352770636360165384516edfd395bb"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9b352770636360165384516edfd395bb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GDM3</b>&#160;&#160;&#160;GxM3    /* Mask for setting the direction of GPIO3. (See GDM0). */</td></tr>
<tr class="separator:a9b352770636360165384516edfd395bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8f3aede758d1af8d99c69cb9bff4a5bd"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8f3aede758d1af8d99c69cb9bff4a5bd"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GDM4</b>&#160;&#160;&#160;GxM4    /* Mask for setting the direction of GPIO4. (See GDM0). */</td></tr>
<tr class="separator:a8f3aede758d1af8d99c69cb9bff4a5bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a91e81bb4a8ad96adebc55bd532477899"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a91e81bb4a8ad96adebc55bd532477899"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GDM5</b>&#160;&#160;&#160;GxM5    /* Mask for setting the direction of GPIO5. (See GDM0). */</td></tr>
<tr class="separator:a91e81bb4a8ad96adebc55bd532477899"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7009bc97cea75aa7febd8bb758eee408"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7009bc97cea75aa7febd8bb758eee408"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GDM6</b>&#160;&#160;&#160;GxM6    /* Mask for setting the direction of GPIO6. (See GDM0). */</td></tr>
<tr class="separator:a7009bc97cea75aa7febd8bb758eee408"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac7d9b437ab1a0eb6f2a42dbe82eefdf4"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac7d9b437ab1a0eb6f2a42dbe82eefdf4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GDM7</b>&#160;&#160;&#160;GxM7    /* Mask for setting the direction of GPIO7. (See GDM0). */</td></tr>
<tr class="separator:ac7d9b437ab1a0eb6f2a42dbe82eefdf4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab9de9a77e71d3bbd09903be3819b7ae3"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab9de9a77e71d3bbd09903be3819b7ae3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GDM8</b>&#160;&#160;&#160;GxM8    /* Mask for setting the direction of GPIO8. (See GDM0). */</td></tr>
<tr class="separator:ab9de9a77e71d3bbd09903be3819b7ae3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2c825f11ac92175acb6245bbb9803e00"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2c825f11ac92175acb6245bbb9803e00"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_DOUT_OFFSET</b>&#160;&#160;&#160;0x0C            /* sub-register 0x0C is the GPIO data output register. */</td></tr>
<tr class="separator:a2c825f11ac92175acb6245bbb9803e00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa1274d2c19e0b67a33f8aa7d6f560397"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa1274d2c19e0b67a33f8aa7d6f560397"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_DOUT_LEN</b>&#160;&#160;&#160;(3)</td></tr>
<tr class="separator:aa1274d2c19e0b67a33f8aa7d6f560397"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a80cc2a32f391e75dbfe3a925b6ce6e92"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a80cc2a32f391e75dbfe3a925b6ce6e92"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_DOUT_MASK</b>&#160;&#160;&#160;GPIO_DIR_MASK</td></tr>
<tr class="separator:a80cc2a32f391e75dbfe3a925b6ce6e92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab4c5dea172d30c303df5c9ad2b42dfab"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab4c5dea172d30c303df5c9ad2b42dfab"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_IRQE_OFFSET</b>&#160;&#160;&#160;0x10            /* sub-register 0x10 is the GPIO interrupt enable register */</td></tr>
<tr class="separator:ab4c5dea172d30c303df5c9ad2b42dfab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6220c5d7cb9e3c4fd03c5537f3daaa5a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6220c5d7cb9e3c4fd03c5537f3daaa5a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_IRQE_LEN</b>&#160;&#160;&#160;(4)</td></tr>
<tr class="separator:a6220c5d7cb9e3c4fd03c5537f3daaa5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a16ccbc6b3eb8a213df3b004375cf3e4e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a16ccbc6b3eb8a213df3b004375cf3e4e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_IRQE_MASK</b>&#160;&#160;&#160;0x000001FFUL</td></tr>
<tr class="separator:a16ccbc6b3eb8a213df3b004375cf3e4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7ee3ab4b925defc7f1ea811c8eba85cc"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7ee3ab4b925defc7f1ea811c8eba85cc"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GIRQx0</b>&#160;&#160;&#160;0x00000001UL    /* IRQ bit0 */</td></tr>
<tr class="separator:a7ee3ab4b925defc7f1ea811c8eba85cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a80a473527dfeb47e90b38b06cb41254e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a80a473527dfeb47e90b38b06cb41254e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GIRQx1</b>&#160;&#160;&#160;0x00000002UL    /* IRQ bit1 */</td></tr>
<tr class="separator:a80a473527dfeb47e90b38b06cb41254e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a97052f5b97670a11ec6b49424efb01b9"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a97052f5b97670a11ec6b49424efb01b9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GIRQx2</b>&#160;&#160;&#160;0x00000004UL    /* IRQ bit2 */</td></tr>
<tr class="separator:a97052f5b97670a11ec6b49424efb01b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2719b23fd0157c80df9be9fe8eb7e6e2"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2719b23fd0157c80df9be9fe8eb7e6e2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GIRQx3</b>&#160;&#160;&#160;0x00000008UL    /* IRQ bit3 */</td></tr>
<tr class="separator:a2719b23fd0157c80df9be9fe8eb7e6e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad55183d049649a9aa76b05db32fa7b37"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad55183d049649a9aa76b05db32fa7b37"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GIRQx4</b>&#160;&#160;&#160;0x00000010UL    /* IRQ bit4 */</td></tr>
<tr class="separator:ad55183d049649a9aa76b05db32fa7b37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0e984be8ba0d02be4a4bd153d7f4a377"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0e984be8ba0d02be4a4bd153d7f4a377"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GIRQx5</b>&#160;&#160;&#160;0x00000020UL    /* IRQ bit5 */</td></tr>
<tr class="separator:a0e984be8ba0d02be4a4bd153d7f4a377"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2b4a6e52079fea6f76dab36e0efe3b16"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2b4a6e52079fea6f76dab36e0efe3b16"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GIRQx6</b>&#160;&#160;&#160;0x00000040UL    /* IRQ bit6 */</td></tr>
<tr class="separator:a2b4a6e52079fea6f76dab36e0efe3b16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae9054c974088c3f03c3a5bbf84b5666a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae9054c974088c3f03c3a5bbf84b5666a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GIRQx7</b>&#160;&#160;&#160;0x00000080UL    /* IRQ bit7 */</td></tr>
<tr class="separator:ae9054c974088c3f03c3a5bbf84b5666a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaf480fc9bd24f6b8bb202eca2903d9af"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aaf480fc9bd24f6b8bb202eca2903d9af"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GIRQx8</b>&#160;&#160;&#160;0x00000100UL    /* IRQ bit8 */</td></tr>
<tr class="separator:aaf480fc9bd24f6b8bb202eca2903d9af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0b56f982471e6cf2c34ae542f76deebf"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0b56f982471e6cf2c34ae542f76deebf"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GIRQE0</b>&#160;&#160;&#160;GIRQx0  /* GPIO IRQ Enable for GPIO0 input. Value 1 = enable, 0 = disable*/</td></tr>
<tr class="separator:a0b56f982471e6cf2c34ae542f76deebf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae78e3e4cac4027ac46a1a3dbfa852d95"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae78e3e4cac4027ac46a1a3dbfa852d95"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GIRQE1</b>&#160;&#160;&#160;GIRQx1  /*  */</td></tr>
<tr class="separator:ae78e3e4cac4027ac46a1a3dbfa852d95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9ff792a73ebb18326023a192171b73e4"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9ff792a73ebb18326023a192171b73e4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GIRQE2</b>&#160;&#160;&#160;GIRQx2  /*  */</td></tr>
<tr class="separator:a9ff792a73ebb18326023a192171b73e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa8f7aaffbfe42726757a7a24d06eb616"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa8f7aaffbfe42726757a7a24d06eb616"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GIRQE3</b>&#160;&#160;&#160;GIRQx3  /*  */</td></tr>
<tr class="separator:aa8f7aaffbfe42726757a7a24d06eb616"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab2b0ddc2a70e336976b32c28c527df1c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab2b0ddc2a70e336976b32c28c527df1c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GIRQE4</b>&#160;&#160;&#160;GIRQx4  /*  */</td></tr>
<tr class="separator:ab2b0ddc2a70e336976b32c28c527df1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5d7eb3e5c482bb72e1a60bf2b677cfff"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5d7eb3e5c482bb72e1a60bf2b677cfff"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GIRQE5</b>&#160;&#160;&#160;GIRQx5  /*  */</td></tr>
<tr class="separator:a5d7eb3e5c482bb72e1a60bf2b677cfff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abaab850535a3341e5faefe0fd2c79cc9"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="abaab850535a3341e5faefe0fd2c79cc9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GIRQE6</b>&#160;&#160;&#160;GIRQx6  /*  */</td></tr>
<tr class="separator:abaab850535a3341e5faefe0fd2c79cc9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a734dee82f92f181e5a2799a2c375abe3"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a734dee82f92f181e5a2799a2c375abe3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GIRQE7</b>&#160;&#160;&#160;GIRQx7  /*  */</td></tr>
<tr class="separator:a734dee82f92f181e5a2799a2c375abe3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a092d9d7697a52c4c07680305bc1592e2"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a092d9d7697a52c4c07680305bc1592e2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GIRQE8</b>&#160;&#160;&#160;GIRQx8  /* Value 1 = enable, 0 = disable */</td></tr>
<tr class="separator:a092d9d7697a52c4c07680305bc1592e2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acb79f4731d60f9f00adfc8bfb384625b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="acb79f4731d60f9f00adfc8bfb384625b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_ISEN_OFFSET</b>&#160;&#160;&#160;0x14    /* sub-register 0x14 is the GPIO interrupt sense selection register */</td></tr>
<tr class="separator:acb79f4731d60f9f00adfc8bfb384625b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad6cd17b2278a8d164472362707633c75"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad6cd17b2278a8d164472362707633c75"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_ISEN_LEN</b>&#160;&#160;&#160;(4)</td></tr>
<tr class="separator:ad6cd17b2278a8d164472362707633c75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a41e977ba0ed1e006147ef9dc7b06a082"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a41e977ba0ed1e006147ef9dc7b06a082"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_ISEN_MASK</b>&#160;&#160;&#160;GPIO_IRQE_MASK</td></tr>
<tr class="separator:a41e977ba0ed1e006147ef9dc7b06a082"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa42a0a2ebed2d7a5e942d7b7fb7040be"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa42a0a2ebed2d7a5e942d7b7fb7040be"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GISEN0</b>&#160;&#160;&#160;GIRQx0  /* GPIO IRQ Sense selection GPIO0 input. Value 0 = High or Rising-Edge, 1 = Low or falling-edge.*/</td></tr>
<tr class="separator:aa42a0a2ebed2d7a5e942d7b7fb7040be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ade2e2d03570ecd64f5ed044049976bfc"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ade2e2d03570ecd64f5ed044049976bfc"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GISEN1</b>&#160;&#160;&#160;GIRQx1  /*  */</td></tr>
<tr class="separator:ade2e2d03570ecd64f5ed044049976bfc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a13c6f5036b8ec9c74f6f3fec1066a2ad"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a13c6f5036b8ec9c74f6f3fec1066a2ad"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GISEN2</b>&#160;&#160;&#160;GIRQx2  /*  */</td></tr>
<tr class="separator:a13c6f5036b8ec9c74f6f3fec1066a2ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3eaee1d61e52963a69de830457595aa8"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3eaee1d61e52963a69de830457595aa8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GISEN3</b>&#160;&#160;&#160;GIRQx3  /*  */</td></tr>
<tr class="separator:a3eaee1d61e52963a69de830457595aa8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acab063db845ce493acf82f87f2392075"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="acab063db845ce493acf82f87f2392075"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GISEN4</b>&#160;&#160;&#160;GIRQx4  /*  */</td></tr>
<tr class="separator:acab063db845ce493acf82f87f2392075"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a998dfdeab43b365229410c5ba921dfb0"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a998dfdeab43b365229410c5ba921dfb0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GISEN5</b>&#160;&#160;&#160;GIRQx5  /*  */</td></tr>
<tr class="separator:a998dfdeab43b365229410c5ba921dfb0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa50b37233916e1ba40a1b5730ddb494c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa50b37233916e1ba40a1b5730ddb494c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GISEN6</b>&#160;&#160;&#160;GIRQx6  /*  */</td></tr>
<tr class="separator:aa50b37233916e1ba40a1b5730ddb494c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a79964e7e6f5bd1eea57a90e0ffe17597"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a79964e7e6f5bd1eea57a90e0ffe17597"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GISEN7</b>&#160;&#160;&#160;GIRQx7  /*  */</td></tr>
<tr class="separator:a79964e7e6f5bd1eea57a90e0ffe17597"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5bda37c08f4205fd05fe4dff2ed7f152"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5bda37c08f4205fd05fe4dff2ed7f152"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GISEN8</b>&#160;&#160;&#160;GIRQx8  /* Value 0 = High or Rising-Edge, 1 = Low or falling-edge */</td></tr>
<tr class="separator:a5bda37c08f4205fd05fe4dff2ed7f152"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af3d3d47d2f04ad175c06b9577cf1b1bc"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af3d3d47d2f04ad175c06b9577cf1b1bc"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_IMODE_OFFSET</b>&#160;&#160;&#160;0x18    /* sub-register 0x18 is the GPIO interrupt mode selection register */</td></tr>
<tr class="separator:af3d3d47d2f04ad175c06b9577cf1b1bc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad77c688981d380e621ac57efe7b59289"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad77c688981d380e621ac57efe7b59289"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_IMODE_LEN</b>&#160;&#160;&#160;(4)</td></tr>
<tr class="separator:ad77c688981d380e621ac57efe7b59289"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4f1774f33d120ecc113789ef11b179be"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4f1774f33d120ecc113789ef11b179be"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_IMODE_MASK</b>&#160;&#160;&#160;GPIO_IRQE_MASK</td></tr>
<tr class="separator:a4f1774f33d120ecc113789ef11b179be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a55ada8949d4585743e7d2c4ed29000e7"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a55ada8949d4585743e7d2c4ed29000e7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GIMOD0</b>&#160;&#160;&#160;GIRQx0  /* GPIO IRQ Mode selection for GPIO0 input. Value 0 = Level sensitive interrupt. Value 1 = Edge triggered interrupt */</td></tr>
<tr class="separator:a55ada8949d4585743e7d2c4ed29000e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7bda3bc258fc89d30ab827e651a9b8a0"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7bda3bc258fc89d30ab827e651a9b8a0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GIMOD1</b>&#160;&#160;&#160;GIRQx1  /*  */</td></tr>
<tr class="separator:a7bda3bc258fc89d30ab827e651a9b8a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a167ba7f139d8b64588d1d1c86ba6b9c4"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a167ba7f139d8b64588d1d1c86ba6b9c4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GIMOD2</b>&#160;&#160;&#160;GIRQx2  /*  */</td></tr>
<tr class="separator:a167ba7f139d8b64588d1d1c86ba6b9c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a58d269c07ca77aead525af7f40a5b57e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a58d269c07ca77aead525af7f40a5b57e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GIMOD3</b>&#160;&#160;&#160;GIRQx3  /*  */</td></tr>
<tr class="separator:a58d269c07ca77aead525af7f40a5b57e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3d004c8345718b693d3454b7d2629970"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3d004c8345718b693d3454b7d2629970"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GIMOD4</b>&#160;&#160;&#160;GIRQx4  /*  */</td></tr>
<tr class="separator:a3d004c8345718b693d3454b7d2629970"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa5bc6b3b243c0bf0967a45a550add874"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa5bc6b3b243c0bf0967a45a550add874"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GIMOD5</b>&#160;&#160;&#160;GIRQx5  /*  */</td></tr>
<tr class="separator:aa5bc6b3b243c0bf0967a45a550add874"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9880a548da59e8f190887d86c0e77644"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9880a548da59e8f190887d86c0e77644"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GIMOD6</b>&#160;&#160;&#160;GIRQx6  /*  */</td></tr>
<tr class="separator:a9880a548da59e8f190887d86c0e77644"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeef3544b29d9b68fb65c18aaf3d391ef"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aeef3544b29d9b68fb65c18aaf3d391ef"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GIMOD7</b>&#160;&#160;&#160;GIRQx7  /*  */</td></tr>
<tr class="separator:aeef3544b29d9b68fb65c18aaf3d391ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a29fa08458dee185b1314ba3c2379a0e3"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a29fa08458dee185b1314ba3c2379a0e3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GIMOD8</b>&#160;&#160;&#160;GIRQx8  /* Value 0 = Level, 1 = Edge. */</td></tr>
<tr class="separator:a29fa08458dee185b1314ba3c2379a0e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a12bce6d758436bcc082bf835b3b1059d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a12bce6d758436bcc082bf835b3b1059d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_IBES_OFFSET</b>&#160;&#160;&#160;0x1C    /* sub-register 0x1C is the GPIO interrupt Both Edge selection register */</td></tr>
<tr class="separator:a12bce6d758436bcc082bf835b3b1059d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a745136ef4d2b181c94dcd7f8293db697"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a745136ef4d2b181c94dcd7f8293db697"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_IBES_LEN</b>&#160;&#160;&#160;(4)</td></tr>
<tr class="separator:a745136ef4d2b181c94dcd7f8293db697"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a95c9ca7ca818bcf72ee0611b11b63d07"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a95c9ca7ca818bcf72ee0611b11b63d07"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_IBES_MASK</b>&#160;&#160;&#160;GPIO_IRQE_MASK  /*  */</td></tr>
<tr class="separator:a95c9ca7ca818bcf72ee0611b11b63d07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0b879187dc96feeaedc278b82f3060ce"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0b879187dc96feeaedc278b82f3060ce"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GIBES0</b>&#160;&#160;&#160;GIRQx0  /* GPIO IRQ Both Edge selection for GPIO0 input. Value 0 = GPIO_IMODE register selects the edge. Value 1 = Both edges trigger the interrupt. */</td></tr>
<tr class="separator:a0b879187dc96feeaedc278b82f3060ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae40b58c3694b23734370d0fdc243b5a3"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae40b58c3694b23734370d0fdc243b5a3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GIBES1</b>&#160;&#160;&#160;GIRQx1  /*  */</td></tr>
<tr class="separator:ae40b58c3694b23734370d0fdc243b5a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7220d2bdf786c2752ce45f42e1b1951c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7220d2bdf786c2752ce45f42e1b1951c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GIBES2</b>&#160;&#160;&#160;GIRQx2  /*  */</td></tr>
<tr class="separator:a7220d2bdf786c2752ce45f42e1b1951c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4335952244373363e2f89637da7c16a2"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4335952244373363e2f89637da7c16a2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GIBES3</b>&#160;&#160;&#160;GIRQx3  /*  */</td></tr>
<tr class="separator:a4335952244373363e2f89637da7c16a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acd6b02b8d05cdf86af1e38ad56c93859"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="acd6b02b8d05cdf86af1e38ad56c93859"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GIBES4</b>&#160;&#160;&#160;GIRQx4  /*  */</td></tr>
<tr class="separator:acd6b02b8d05cdf86af1e38ad56c93859"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acec1a8947fd17142102b746e1432d656"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="acec1a8947fd17142102b746e1432d656"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GIBES5</b>&#160;&#160;&#160;GIRQx5  /*  */</td></tr>
<tr class="separator:acec1a8947fd17142102b746e1432d656"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afab38fb3600cf64e6e824ffbb29c7264"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="afab38fb3600cf64e6e824ffbb29c7264"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GIBES6</b>&#160;&#160;&#160;GIRQx6  /*  */</td></tr>
<tr class="separator:afab38fb3600cf64e6e824ffbb29c7264"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abb53647ebff5e14911202c4e591b1067"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="abb53647ebff5e14911202c4e591b1067"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GIBES7</b>&#160;&#160;&#160;GIRQx7  /*  */</td></tr>
<tr class="separator:abb53647ebff5e14911202c4e591b1067"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af1ce726b76152df8a07842af052a1adc"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af1ce726b76152df8a07842af052a1adc"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GIBES8</b>&#160;&#160;&#160;GIRQx8  /* Value 0 = use GPIO_IMODE, 1 = Both Edges */</td></tr>
<tr class="separator:af1ce726b76152df8a07842af052a1adc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab2fb49c9f755e4bffa5808b78b972191"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab2fb49c9f755e4bffa5808b78b972191"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_ICLR_OFFSET</b>&#160;&#160;&#160;0x20    /* sub-register 0x20 is the GPIO interrupt clear register */</td></tr>
<tr class="separator:ab2fb49c9f755e4bffa5808b78b972191"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8dd8c43f714dced6f3de3d13161a2276"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8dd8c43f714dced6f3de3d13161a2276"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_ICLR_LEN</b>&#160;&#160;&#160;(4)</td></tr>
<tr class="separator:a8dd8c43f714dced6f3de3d13161a2276"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aca65810a6ca2abc496ac9099503ff16b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aca65810a6ca2abc496ac9099503ff16b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_ICLR_MASK</b>&#160;&#160;&#160;GPIO_IRQE_MASK  /*  */</td></tr>
<tr class="separator:aca65810a6ca2abc496ac9099503ff16b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a03c7ddd76b70cc79d6dbbba0316f6c04"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a03c7ddd76b70cc79d6dbbba0316f6c04"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GICLR0</b>&#160;&#160;&#160;GIRQx0  /* GPIO IRQ latch clear for GPIO0 input. Write 1 to clear the GPIO0 interrupt latch. Writing 0 has no effect. Reading returns zero */</td></tr>
<tr class="separator:a03c7ddd76b70cc79d6dbbba0316f6c04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5496d0ae7b83a3de6cc6e40878d6e58e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5496d0ae7b83a3de6cc6e40878d6e58e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GICLR1</b>&#160;&#160;&#160;GIRQx1  /*  */</td></tr>
<tr class="separator:a5496d0ae7b83a3de6cc6e40878d6e58e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a56f121299c6b13468758384c410d54db"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a56f121299c6b13468758384c410d54db"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GICLR2</b>&#160;&#160;&#160;GIRQx2  /*  */</td></tr>
<tr class="separator:a56f121299c6b13468758384c410d54db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac37beda338733cba16e7f748b1e9569c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac37beda338733cba16e7f748b1e9569c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GICLR3</b>&#160;&#160;&#160;GIRQx3  /*  */</td></tr>
<tr class="separator:ac37beda338733cba16e7f748b1e9569c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a87964048dbbe14955d20d6c055d7dafe"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a87964048dbbe14955d20d6c055d7dafe"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GICLR4</b>&#160;&#160;&#160;GIRQx4  /*  */</td></tr>
<tr class="separator:a87964048dbbe14955d20d6c055d7dafe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aacc9b0fb3be70e2bb4d3fa8bda40672b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aacc9b0fb3be70e2bb4d3fa8bda40672b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GICLR5</b>&#160;&#160;&#160;GIRQx5  /*  */</td></tr>
<tr class="separator:aacc9b0fb3be70e2bb4d3fa8bda40672b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a52a46d66b6d80875633118b730a57b6e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a52a46d66b6d80875633118b730a57b6e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GICLR6</b>&#160;&#160;&#160;GIRQx6  /*  */</td></tr>
<tr class="separator:a52a46d66b6d80875633118b730a57b6e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab1e09056664afe35e148642fd95fb83f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab1e09056664afe35e148642fd95fb83f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GICLR7</b>&#160;&#160;&#160;GIRQx7  /*  */</td></tr>
<tr class="separator:ab1e09056664afe35e148642fd95fb83f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aef2a8bc4e0c33fc8fd8ac78c5a2bb0d7"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aef2a8bc4e0c33fc8fd8ac78c5a2bb0d7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GICLR8</b>&#160;&#160;&#160;GIRQx8  /* Write 1 to clear the interrupt latch */</td></tr>
<tr class="separator:aef2a8bc4e0c33fc8fd8ac78c5a2bb0d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a781e269c4f8d412d0eb43844716a153c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a781e269c4f8d412d0eb43844716a153c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_IDBE_OFFSET</b>&#160;&#160;&#160;0x24    /* sub-register 0x24 is the GPIO interrupt de-bounce enable register */</td></tr>
<tr class="separator:a781e269c4f8d412d0eb43844716a153c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2414e93f2395f1c1045bc39741256ec9"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2414e93f2395f1c1045bc39741256ec9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_IDBE_LEN</b>&#160;&#160;&#160;(4)</td></tr>
<tr class="separator:a2414e93f2395f1c1045bc39741256ec9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9a5c26837dfc45287fca5aad8b85a1d3"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9a5c26837dfc45287fca5aad8b85a1d3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_IDBE_MASK</b>&#160;&#160;&#160;GPIO_IRQE_MASK</td></tr>
<tr class="separator:a9a5c26837dfc45287fca5aad8b85a1d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa2963aaa50180873b9cdb328ad65b7a8"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa2963aaa50180873b9cdb328ad65b7a8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GIDBE0</b>&#160;&#160;&#160;GIRQx0  /* GPIO IRQ de-bounce enable for GPIO0. Value 1 = de-bounce enabled. Value 0 = de-bounce disabled */</td></tr>
<tr class="separator:aa2963aaa50180873b9cdb328ad65b7a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3d5623f259f571e9c3350e8b189383d0"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3d5623f259f571e9c3350e8b189383d0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GIDBE1</b>&#160;&#160;&#160;GIRQx1  /*  */</td></tr>
<tr class="separator:a3d5623f259f571e9c3350e8b189383d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7417a63812043cdc98cdff45af335fe9"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7417a63812043cdc98cdff45af335fe9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GIDBE2</b>&#160;&#160;&#160;GIRQx2  /*  */</td></tr>
<tr class="separator:a7417a63812043cdc98cdff45af335fe9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1e3a8c17ae140da8fbf26a8e2769c070"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1e3a8c17ae140da8fbf26a8e2769c070"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GIDBE3</b>&#160;&#160;&#160;GIRQx3  /*  */</td></tr>
<tr class="separator:a1e3a8c17ae140da8fbf26a8e2769c070"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6e64ac5b79dd224dc3e19506d6e7986e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6e64ac5b79dd224dc3e19506d6e7986e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GIDBE4</b>&#160;&#160;&#160;GIRQx4  /*  */</td></tr>
<tr class="separator:a6e64ac5b79dd224dc3e19506d6e7986e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a102ead8d64326ca62e6c3f300ed8f56d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a102ead8d64326ca62e6c3f300ed8f56d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GIDBE5</b>&#160;&#160;&#160;GIRQx5  /*  */</td></tr>
<tr class="separator:a102ead8d64326ca62e6c3f300ed8f56d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9f14556c514a911f4617e526d0bbbdfa"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9f14556c514a911f4617e526d0bbbdfa"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GIDBE6</b>&#160;&#160;&#160;GIRQx6  /*  */</td></tr>
<tr class="separator:a9f14556c514a911f4617e526d0bbbdfa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0693cb57f60d4e252bc6c2b8d900fa0b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0693cb57f60d4e252bc6c2b8d900fa0b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GIDBE7</b>&#160;&#160;&#160;GIRQx7  /*  */</td></tr>
<tr class="separator:a0693cb57f60d4e252bc6c2b8d900fa0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a024b585dc4197b164f84c1890546bfdc"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a024b585dc4197b164f84c1890546bfdc"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GIDBE8</b>&#160;&#160;&#160;GIRQx8  /* Value 1 = de-bounce enabled, 0 = de-bounce disabled */</td></tr>
<tr class="separator:a024b585dc4197b164f84c1890546bfdc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5fa5663018b8174eaea0d611e05a7337"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5fa5663018b8174eaea0d611e05a7337"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_RAW_OFFSET</b>&#160;&#160;&#160;0x28    /* sub-register 0x28 allows the raw state of the GPIO pin to be read. */</td></tr>
<tr class="separator:a5fa5663018b8174eaea0d611e05a7337"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa74bc87f8dfcbed92bcb7cd3af3e2374"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa74bc87f8dfcbed92bcb7cd3af3e2374"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_RAW_LEN</b>&#160;&#160;&#160;(4)</td></tr>
<tr class="separator:aa74bc87f8dfcbed92bcb7cd3af3e2374"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a52983e75bc8b59480d8dadd090903ff6"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a52983e75bc8b59480d8dadd090903ff6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_RAW_MASK</b>&#160;&#160;&#160;GPIO_IRQE_MASK</td></tr>
<tr class="separator:a52983e75bc8b59480d8dadd090903ff6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a020e2cc3494fe03d729a6ee2bd689732"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a020e2cc3494fe03d729a6ee2bd689732"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GRAWP0</b>&#160;&#160;&#160;GIRQx0  /* This bit reflects the raw state of GPIO0 */</td></tr>
<tr class="separator:a020e2cc3494fe03d729a6ee2bd689732"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaa42c326f8a5b3e05d83bda3d4179dee"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aaa42c326f8a5b3e05d83bda3d4179dee"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GRAWP1</b>&#160;&#160;&#160;GIRQx1  /*  */</td></tr>
<tr class="separator:aaa42c326f8a5b3e05d83bda3d4179dee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a31ac287e96e0193baffb3f6b55508533"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a31ac287e96e0193baffb3f6b55508533"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GRAWP2</b>&#160;&#160;&#160;GIRQx2  /*  */</td></tr>
<tr class="separator:a31ac287e96e0193baffb3f6b55508533"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afddd6808be7445e637563ab343ef9182"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="afddd6808be7445e637563ab343ef9182"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GRAWP3</b>&#160;&#160;&#160;GIRQx3  /*  */</td></tr>
<tr class="separator:afddd6808be7445e637563ab343ef9182"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a79e76490187539f3c2ddd6208fad4792"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a79e76490187539f3c2ddd6208fad4792"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GRAWP4</b>&#160;&#160;&#160;GIRQx4  /*  */</td></tr>
<tr class="separator:a79e76490187539f3c2ddd6208fad4792"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a24d6b83077cba553decde11c74c2627c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a24d6b83077cba553decde11c74c2627c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GRAWP5</b>&#160;&#160;&#160;GIRQx5  /*  */</td></tr>
<tr class="separator:a24d6b83077cba553decde11c74c2627c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6a8a715cd3715971e7fc030df7d38a89"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6a8a715cd3715971e7fc030df7d38a89"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GRAWP6</b>&#160;&#160;&#160;GIRQx6  /*  */</td></tr>
<tr class="separator:a6a8a715cd3715971e7fc030df7d38a89"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acce885e52855878cfab8b2695e5580dd"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="acce885e52855878cfab8b2695e5580dd"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GRAWP7</b>&#160;&#160;&#160;GIRQx7  /*  */</td></tr>
<tr class="separator:acce885e52855878cfab8b2695e5580dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6bf73d9bf3663001adf2402d7a9617c1"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6bf73d9bf3663001adf2402d7a9617c1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GRAWP8</b>&#160;&#160;&#160;GIRQx8  /* This bit reflects the raw state of GPIO8 */</td></tr>
<tr class="separator:a6bf73d9bf3663001adf2402d7a9617c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeeb032f790064644a9a069bbc44ad1df"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aeeb032f790064644a9a069bbc44ad1df"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="deca__regs_8h.html#aeeb032f790064644a9a069bbc44ad1df">DRX_CONF_ID</a>&#160;&#160;&#160;0x27            /* Digital Receiver configuration */</td></tr>
<tr class="memdesc:aeeb032f790064644a9a069bbc44ad1df"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit definitions for register DRX_CONF Digital Receiver configuration block. <br/></td></tr>
<tr class="separator:aeeb032f790064644a9a069bbc44ad1df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa1cad283cfb9abccb852ef00051d90be"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa1cad283cfb9abccb852ef00051d90be"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DRX_CONF_LEN</b>&#160;&#160;&#160;(44)</td></tr>
<tr class="separator:aa1cad283cfb9abccb852ef00051d90be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a262206be802e66852d5b5453bf79c934"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a262206be802e66852d5b5453bf79c934"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DRX_TUNE0b_OFFSET</b>&#160;&#160;&#160;(0x02)  /* sub-register 0x02 is a 16-bit tuning register. */</td></tr>
<tr class="separator:a262206be802e66852d5b5453bf79c934"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a12fa4ca184c4e66e62fcd47eac2f80de"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a12fa4ca184c4e66e62fcd47eac2f80de"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DRX_TUNE0b_LEN</b>&#160;&#160;&#160;(2)</td></tr>
<tr class="separator:a12fa4ca184c4e66e62fcd47eac2f80de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab85b466ce6d153bf0a4575cdc9f7a75e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab85b466ce6d153bf0a4575cdc9f7a75e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DRX_TUNE0b_MASK</b>&#160;&#160;&#160;0xFFFF  /* 7.2.40.2 Sub-Register 0x27:02  DRX_TUNE0b */</td></tr>
<tr class="separator:ab85b466ce6d153bf0a4575cdc9f7a75e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a580c67ce447ed4030c723641cbf96906"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a580c67ce447ed4030c723641cbf96906"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DRX_TUNE1a_OFFSET</b>&#160;&#160;&#160;0x04    /* 7.2.40.3 Sub-Register 0x27:04  DRX_TUNE1a */</td></tr>
<tr class="separator:a580c67ce447ed4030c723641cbf96906"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa7ed280de4615c861be1e58807185bb7"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa7ed280de4615c861be1e58807185bb7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DRX_TUNE1a_LEN</b>&#160;&#160;&#160;(2)</td></tr>
<tr class="separator:aa7ed280de4615c861be1e58807185bb7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af2033013ec49679f9cf55b4a1a0b0b17"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af2033013ec49679f9cf55b4a1a0b0b17"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DRX_TUNE1a_MASK</b>&#160;&#160;&#160;0xFFFF</td></tr>
<tr class="separator:af2033013ec49679f9cf55b4a1a0b0b17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a734c93492e12a41e47a35706ac399d85"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a734c93492e12a41e47a35706ac399d85"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DRX_TUNE1b_OFFSET</b>&#160;&#160;&#160;0x06    /* 7.2.40.4 Sub-Register 0x27:06  DRX_TUNE1b */</td></tr>
<tr class="separator:a734c93492e12a41e47a35706ac399d85"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3f0d2ea8d693edc0eed5b0b9c90c6577"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3f0d2ea8d693edc0eed5b0b9c90c6577"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DRX_TUNE1b_LEN</b>&#160;&#160;&#160;(2)</td></tr>
<tr class="separator:a3f0d2ea8d693edc0eed5b0b9c90c6577"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4cb5d8c43625fb5205b4910947b1bec2"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4cb5d8c43625fb5205b4910947b1bec2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DRX_TUNE1b_MASK</b>&#160;&#160;&#160;0xFFFF</td></tr>
<tr class="separator:a4cb5d8c43625fb5205b4910947b1bec2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad5c2d9596a9d0382fb795561be1ac8ed"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad5c2d9596a9d0382fb795561be1ac8ed"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DRX_TUNE2_OFFSET</b>&#160;&#160;&#160;0x08    /* 7.2.40.5 Sub-Register 0x27:08  DRX_TUNE2 */</td></tr>
<tr class="separator:ad5c2d9596a9d0382fb795561be1ac8ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3298d77ea3d410d6a06c134a4d038fea"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3298d77ea3d410d6a06c134a4d038fea"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DRX_TUNE2_LEN</b>&#160;&#160;&#160;(4)</td></tr>
<tr class="separator:a3298d77ea3d410d6a06c134a4d038fea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1250f7086e1ba934db5df4bd19acc647"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1250f7086e1ba934db5df4bd19acc647"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DRX_TUNE2_MASK</b>&#160;&#160;&#160;0xFFFFFFFFUL</td></tr>
<tr class="separator:a1250f7086e1ba934db5df4bd19acc647"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2afc5244fc9f25f9d06acffb1ab8fa72"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2afc5244fc9f25f9d06acffb1ab8fa72"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DRX_SFDTOC_OFFSET</b>&#160;&#160;&#160;0x20    /* 7.2.40.7 Sub-Register 0x27:20  DRX_SFDTOC */</td></tr>
<tr class="separator:a2afc5244fc9f25f9d06acffb1ab8fa72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a576952cc6c1843e124511dfe8a4fe1c4"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a576952cc6c1843e124511dfe8a4fe1c4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DRX_SFDTOC_LEN</b>&#160;&#160;&#160;(2)</td></tr>
<tr class="separator:a576952cc6c1843e124511dfe8a4fe1c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a01ca3a89240a45927903227b15b4dc06"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a01ca3a89240a45927903227b15b4dc06"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DRX_SFDTOC_MASK</b>&#160;&#160;&#160;0xFFFF</td></tr>
<tr class="separator:a01ca3a89240a45927903227b15b4dc06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8bf334a35563c11450e282f83d11fe1a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8bf334a35563c11450e282f83d11fe1a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DRX_PRETOC_OFFSET</b>&#160;&#160;&#160;0x24    /* 7.2.40.9 Sub-Register 0x27:24  DRX_PRETOC */</td></tr>
<tr class="separator:a8bf334a35563c11450e282f83d11fe1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a36b3910db34febdb56300155e1ae92a0"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a36b3910db34febdb56300155e1ae92a0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DRX_PRETOC_LEN</b>&#160;&#160;&#160;(2)</td></tr>
<tr class="separator:a36b3910db34febdb56300155e1ae92a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2adabc65df1b354a948d286c7c600608"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2adabc65df1b354a948d286c7c600608"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DRX_PRETOC_MASK</b>&#160;&#160;&#160;0xFFFF</td></tr>
<tr class="separator:a2adabc65df1b354a948d286c7c600608"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3600de1032eaa8222d4d1eadd6a849ce"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3600de1032eaa8222d4d1eadd6a849ce"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DRX_DRX_TUNE4HOFFSET</b>&#160;&#160;&#160;0x26    /* 7.2.40.10 Sub-Register 0x27:26  DRX_TUNE4H */</td></tr>
<tr class="separator:a3600de1032eaa8222d4d1eadd6a849ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3d2d45182fc03e8bd4d2a29ecea4ff78"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3d2d45182fc03e8bd4d2a29ecea4ff78"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DRX_DRX_TUNE4H_LEN</b>&#160;&#160;&#160;(2)</td></tr>
<tr class="separator:a3d2d45182fc03e8bd4d2a29ecea4ff78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab91e384996af45e0598dd06b10f8df68"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab91e384996af45e0598dd06b10f8df68"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DRX_DRX_TUNE4H_MASK</b>&#160;&#160;&#160;0xFFFF</td></tr>
<tr class="separator:ab91e384996af45e0598dd06b10f8df68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a42e4039f1140cedf72ffa58cd9bc7f7a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a42e4039f1140cedf72ffa58cd9bc7f7a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="deca__regs_8h.html#a42e4039f1140cedf72ffa58cd9bc7f7a">RF_CONF_ID</a>&#160;&#160;&#160;0x28            /* Analog RF Configuration */</td></tr>
<tr class="memdesc:a42e4039f1140cedf72ffa58cd9bc7f7a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit definitions for register RF_CONF Analog RF Configuration block Refer to section 7.2.41 Register file: 0x28  Analog RF configuration block. <br/></td></tr>
<tr class="separator:a42e4039f1140cedf72ffa58cd9bc7f7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a03d3dcf6e13f7a5883cc39d9cfe9d353"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a03d3dcf6e13f7a5883cc39d9cfe9d353"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RF_CONF_LEN</b>&#160;&#160;&#160;(58)</td></tr>
<tr class="separator:a03d3dcf6e13f7a5883cc39d9cfe9d353"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a029b96848e11722aba89c0f3282b62a9"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a029b96848e11722aba89c0f3282b62a9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RF_CONF_TXEN_MASK</b>&#160;&#160;&#160;0x00400000UL   /* TX enable */</td></tr>
<tr class="separator:a029b96848e11722aba89c0f3282b62a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad3d5b27653356ab2f7a5c25ca85e06f0"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad3d5b27653356ab2f7a5c25ca85e06f0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RF_CONF_RXEN_MASK</b>&#160;&#160;&#160;0x00200000UL   /* RX enable */</td></tr>
<tr class="separator:ad3d5b27653356ab2f7a5c25ca85e06f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a041089cc9f0c4a2e19861cf98ab7d432"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a041089cc9f0c4a2e19861cf98ab7d432"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RF_CONF_TXPOW_MASK</b>&#160;&#160;&#160;0x001F0000UL   /* turn on power all LDOs */</td></tr>
<tr class="separator:a041089cc9f0c4a2e19861cf98ab7d432"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae6893ea320f8816697e503a09ae38c47"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae6893ea320f8816697e503a09ae38c47"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RF_CONF_PLLEN_MASK</b>&#160;&#160;&#160;0x0000E000UL   /* enable PLLs */</td></tr>
<tr class="separator:ae6893ea320f8816697e503a09ae38c47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a592ab461fcb3e27f7b6f2b8930e37f9b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a592ab461fcb3e27f7b6f2b8930e37f9b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RF_CONF_TXBLOCKSEN_MASK</b>&#160;&#160;&#160;0x00001F00UL   /* enable TX blocks */</td></tr>
<tr class="separator:a592ab461fcb3e27f7b6f2b8930e37f9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a70905716f7ceaffa505d76fcd4c14fce"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a70905716f7ceaffa505d76fcd4c14fce"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RF_CONF_TXPLLPOWEN_MASK</b>&#160;&#160;&#160;(RF_CONF_PLLEN_MASK | RF_CONF_TXPOW_MASK)</td></tr>
<tr class="separator:a70905716f7ceaffa505d76fcd4c14fce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a71665da5b84eb915da7f52b8779640fc"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a71665da5b84eb915da7f52b8779640fc"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RF_CONF_TXALLEN_MASK</b>&#160;&#160;&#160;(RF_CONF_TXEN_MASK | RF_CONF_TXPOW_MASK | RF_CONF_PLLEN_MASK | RF_CONF_TXBLOCKSEN_MASK)</td></tr>
<tr class="separator:a71665da5b84eb915da7f52b8779640fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac83cc134209f5b84356886520498240b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac83cc134209f5b84356886520498240b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RF_RXCTRLH_OFFSET</b>&#160;&#160;&#160;0x0B    /*  */</td></tr>
<tr class="separator:ac83cc134209f5b84356886520498240b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5d84324a65eb6070ba8b05321b8e0b4c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5d84324a65eb6070ba8b05321b8e0b4c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RF_TXCTRL_OFFSET</b>&#160;&#160;&#160;0x0C    /* Analog TX Control Register */</td></tr>
<tr class="separator:a5d84324a65eb6070ba8b05321b8e0b4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa90ffcdd48f8b042bbeedb9befb94f98"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa90ffcdd48f8b042bbeedb9befb94f98"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RF_TXCTRL_LEN</b>&#160;&#160;&#160;(4)</td></tr>
<tr class="separator:aa90ffcdd48f8b042bbeedb9befb94f98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0387f2626461315e7c437d1f34b10cfd"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0387f2626461315e7c437d1f34b10cfd"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RF_TXCTRL_TXMTUNE_MASK</b>&#160;&#160;&#160;0x000001E0UL    /* Transmit mixer tuning register */</td></tr>
<tr class="separator:a0387f2626461315e7c437d1f34b10cfd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad5a7b42fd5c47075c7d6fdf413e6c4cd"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad5a7b42fd5c47075c7d6fdf413e6c4cd"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RF_TXCTRL_TXTXMQ_MASK</b>&#160;&#160;&#160;0x00000E00UL    /* Transmit mixer Q-factor tuning register */</td></tr>
<tr class="separator:ad5a7b42fd5c47075c7d6fdf413e6c4cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a88452680b5bd942e4ca079da9037b0ac"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a88452680b5bd942e4ca079da9037b0ac"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RF_TXCTRL_CH1</b>&#160;&#160;&#160;0x00005C40UL    /* 32-bit value to program to Sub-Register 0x28:0C  RF_TXCTRL */</td></tr>
<tr class="separator:a88452680b5bd942e4ca079da9037b0ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aada88f880f1081b9b66161b7d38292b5"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aada88f880f1081b9b66161b7d38292b5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RF_TXCTRL_CH2</b>&#160;&#160;&#160;0x00045CA0UL    /* 32-bit value to program to Sub-Register 0x28:0C  RF_TXCTRL */</td></tr>
<tr class="separator:aada88f880f1081b9b66161b7d38292b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a00e7038b280f5b68fb5e84b302c7ed1b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a00e7038b280f5b68fb5e84b302c7ed1b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RF_TXCTRL_CH3</b>&#160;&#160;&#160;0x00086CC0UL    /* 32-bit value to program to Sub-Register 0x28:0C  RF_TXCTRL */</td></tr>
<tr class="separator:a00e7038b280f5b68fb5e84b302c7ed1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a661e634f27eb304d047228340b3d29d9"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a661e634f27eb304d047228340b3d29d9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RF_TXCTRL_CH4</b>&#160;&#160;&#160;0x00045C80UL    /* 32-bit value to program to Sub-Register 0x28:0C  RF_TXCTRL */</td></tr>
<tr class="separator:a661e634f27eb304d047228340b3d29d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a35330aac009e535d2dc4d57463950309"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a35330aac009e535d2dc4d57463950309"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RF_TXCTRL_CH5</b>&#160;&#160;&#160;0x001E3FE0UL    /* 32-bit value to program to Sub-Register 0x28:0C  RF_TXCTRL */</td></tr>
<tr class="separator:a35330aac009e535d2dc4d57463950309"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2b89d9f4a311946c149e7dcc4a6ea896"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2b89d9f4a311946c149e7dcc4a6ea896"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RF_TXCTRL_CH7</b>&#160;&#160;&#160;0x001E7DE0UL    /* 32-bit value to program to Sub-Register 0x28:0C  RF_TXCTRL */</td></tr>
<tr class="separator:a2b89d9f4a311946c149e7dcc4a6ea896"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad3e7ee750944d0de67d7d4200532dd58"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad3e7ee750944d0de67d7d4200532dd58"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RF_STATUS_OFFSET</b>&#160;&#160;&#160;0x2C    /*  */</td></tr>
<tr class="separator:ad3e7ee750944d0de67d7d4200532dd58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa6a051ee59146e00bf9934bc7d12e737"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa6a051ee59146e00bf9934bc7d12e737"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="deca__regs_8h.html#aa6a051ee59146e00bf9934bc7d12e737">REG_29_ID_RESERVED</a>&#160;&#160;&#160;0x29</td></tr>
<tr class="memdesc:aa6a051ee59146e00bf9934bc7d12e737"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit definitions for register. <br/></td></tr>
<tr class="separator:aa6a051ee59146e00bf9934bc7d12e737"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a715cdb8ffc7e9714e7396ae950a5942a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a715cdb8ffc7e9714e7396ae950a5942a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="deca__regs_8h.html#a715cdb8ffc7e9714e7396ae950a5942a">TX_CAL_ID</a>&#160;&#160;&#160;0x2A            /* Transmitter calibration block */</td></tr>
<tr class="memdesc:a715cdb8ffc7e9714e7396ae950a5942a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit definitions for register TX_CAL Refer to section 7.2.43 Register file: 0x2A  Transmitter Calibration block. <br/></td></tr>
<tr class="separator:a715cdb8ffc7e9714e7396ae950a5942a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9ce84979c1677a5e7843782e6945ef69"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9ce84979c1677a5e7843782e6945ef69"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TX_CAL_LEN</b>&#160;&#160;&#160;(52)</td></tr>
<tr class="separator:a9ce84979c1677a5e7843782e6945ef69"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7c0e09f46b275ca9a194f85fbfebcffd"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7c0e09f46b275ca9a194f85fbfebcffd"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TC_SARL_SAR_C</b>&#160;&#160;&#160;(0)         /* SAR control */</td></tr>
<tr class="separator:a7c0e09f46b275ca9a194f85fbfebcffd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a18dea698a012a5d4f9d09a8b3191fdb0"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a18dea698a012a5d4f9d09a8b3191fdb0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TC_SARL_SAR_LVBAT_OFFSET</b>&#160;&#160;&#160;(3)         /* Latest SAR reading for Voltage level */</td></tr>
<tr class="separator:a18dea698a012a5d4f9d09a8b3191fdb0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a434f086c9d776b33debb899a94b5eb7b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a434f086c9d776b33debb899a94b5eb7b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TC_SARL_SAR_LTEMP_OFFSET</b>&#160;&#160;&#160;(4)         /* Latest SAR reading for Temperature level */</td></tr>
<tr class="separator:a434f086c9d776b33debb899a94b5eb7b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a91a26b497dde8e4cfdded376d0d6c404"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a91a26b497dde8e4cfdded376d0d6c404"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TC_SARW_SAR_WTEMP_OFFSET</b>&#160;&#160;&#160;0x06            /* SAR reading of Temperature level taken at last wakeup event */</td></tr>
<tr class="separator:a91a26b497dde8e4cfdded376d0d6c404"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac3eb57c319438f53031ea8ea1235f8c8"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac3eb57c319438f53031ea8ea1235f8c8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TC_SARW_SAR_WVBAT_OFFSET</b>&#160;&#160;&#160;0x07            /* SAR reading of Voltage level taken at last wakeup event */</td></tr>
<tr class="separator:ac3eb57c319438f53031ea8ea1235f8c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0bad5a2c98ec1324e9a6f013dd684ce7"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0bad5a2c98ec1324e9a6f013dd684ce7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TC_PGDELAY_OFFSET</b>&#160;&#160;&#160;0x0B            /* Transmitter Calibration  Pulse Generator Delay */</td></tr>
<tr class="separator:a0bad5a2c98ec1324e9a6f013dd684ce7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1a5ee11e3dd9bc987c3726d3b0ae7c98"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1a5ee11e3dd9bc987c3726d3b0ae7c98"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TC_PGDELAY_LEN</b>&#160;&#160;&#160;(1)</td></tr>
<tr class="separator:a1a5ee11e3dd9bc987c3726d3b0ae7c98"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af1b7c7fc964050abd71b3721c00f29eb"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af1b7c7fc964050abd71b3721c00f29eb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TC_PGDELAY_CH1</b>&#160;&#160;&#160;0xC9            /* Recommended value for channel 1 */</td></tr>
<tr class="separator:af1b7c7fc964050abd71b3721c00f29eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a43664536a3b7a6431c3bf9e843a42524"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a43664536a3b7a6431c3bf9e843a42524"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TC_PGDELAY_CH2</b>&#160;&#160;&#160;0xC2            /* Recommended value for channel 2 */</td></tr>
<tr class="separator:a43664536a3b7a6431c3bf9e843a42524"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a70195d619466dbaa83b984580992b2f8"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a70195d619466dbaa83b984580992b2f8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TC_PGDELAY_CH3</b>&#160;&#160;&#160;0xC5            /* Recommended value for channel 3 */</td></tr>
<tr class="separator:a70195d619466dbaa83b984580992b2f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a015446a4ddd22ce1ef22fd8ec3fc960c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a015446a4ddd22ce1ef22fd8ec3fc960c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TC_PGDELAY_CH4</b>&#160;&#160;&#160;0x95            /* Recommended value for channel 4 */</td></tr>
<tr class="separator:a015446a4ddd22ce1ef22fd8ec3fc960c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2edfcd97990408d493b0f5210eb9b533"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2edfcd97990408d493b0f5210eb9b533"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TC_PGDELAY_CH5</b>&#160;&#160;&#160;0xC0            /* Recommended value for channel 5 */</td></tr>
<tr class="separator:a2edfcd97990408d493b0f5210eb9b533"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a25a0e7f4e15412fa6db9ae38fe3a5f4d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a25a0e7f4e15412fa6db9ae38fe3a5f4d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TC_PGDELAY_CH7</b>&#160;&#160;&#160;0x93            /* Recommended value for channel 7 */</td></tr>
<tr class="separator:a25a0e7f4e15412fa6db9ae38fe3a5f4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3de09f88532f3366a9b106968315a082"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3de09f88532f3366a9b106968315a082"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TC_PGTEST_OFFSET</b>&#160;&#160;&#160;0x0C            /* Transmitter Calibration  Pulse Generator Test */</td></tr>
<tr class="separator:a3de09f88532f3366a9b106968315a082"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7294f1e7362262860aff3188f74e0afc"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7294f1e7362262860aff3188f74e0afc"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TC_PGTEST_LEN</b>&#160;&#160;&#160;(1)</td></tr>
<tr class="separator:a7294f1e7362262860aff3188f74e0afc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8fbfbd5abbdb785f23c26d1105cdf81a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8fbfbd5abbdb785f23c26d1105cdf81a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TC_PGTEST_NORMAL</b>&#160;&#160;&#160;0x00            /* Normal operation */</td></tr>
<tr class="separator:a8fbfbd5abbdb785f23c26d1105cdf81a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a518ee17d3e0b0ab17cc4d4da371f5865"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a518ee17d3e0b0ab17cc4d4da371f5865"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TC_PGTEST_CW</b>&#160;&#160;&#160;0x13            /* Continuous Wave (CW) Test Mode */</td></tr>
<tr class="separator:a518ee17d3e0b0ab17cc4d4da371f5865"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abb441eea644568b3c17e9ec8fc25a82a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="abb441eea644568b3c17e9ec8fc25a82a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="deca__regs_8h.html#abb441eea644568b3c17e9ec8fc25a82a">FS_CTRL_ID</a>&#160;&#160;&#160;0x2B            /* Frequency synthesiser control block */</td></tr>
<tr class="memdesc:abb441eea644568b3c17e9ec8fc25a82a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit definitions for register Refer to section 7.2.44 Register file: 0x2B  Frequency synthesiser control block. <br/></td></tr>
<tr class="separator:abb441eea644568b3c17e9ec8fc25a82a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a110da376c2b944971579d4c8f18fd25c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a110da376c2b944971579d4c8f18fd25c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FS_CTRL_LEN</b>&#160;&#160;&#160;(21)</td></tr>
<tr class="separator:a110da376c2b944971579d4c8f18fd25c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2a1ac100becbbbec14c843fd9b8e3c8b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2a1ac100becbbbec14c843fd9b8e3c8b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FS_RES1_OFFSET</b>&#160;&#160;&#160;0x00            /* reserved area. Please take care not to write to this area as doing so may cause the DW1000 to malfunction. */</td></tr>
<tr class="separator:a2a1ac100becbbbec14c843fd9b8e3c8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a21b432fc9a6ede6df972145797707805"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a21b432fc9a6ede6df972145797707805"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FS_RES1_LEN</b>&#160;&#160;&#160;(7)</td></tr>
<tr class="separator:a21b432fc9a6ede6df972145797707805"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a10b694f9e185f8565c0a95d33c0f4c80"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a10b694f9e185f8565c0a95d33c0f4c80"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FS_PLLCFG_OFFSET</b>&#160;&#160;&#160;0x07            /* Frequency synthesiser  PLL configuration */</td></tr>
<tr class="separator:a10b694f9e185f8565c0a95d33c0f4c80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a142a66b28d8c84a35ca997ff82a2352a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a142a66b28d8c84a35ca997ff82a2352a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FS_PLLCFG_LEN</b>&#160;&#160;&#160;(5)</td></tr>
<tr class="separator:a142a66b28d8c84a35ca997ff82a2352a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a088330614408ab21f732edc8a0186d59"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a088330614408ab21f732edc8a0186d59"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FS_PLLCFG_CH1</b>&#160;&#160;&#160;0x09000407UL    /* Operating Channel 1 */</td></tr>
<tr class="separator:a088330614408ab21f732edc8a0186d59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a418b0908ae3a4f1ffd65636cfb708efe"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a418b0908ae3a4f1ffd65636cfb708efe"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FS_PLLCFG_CH2</b>&#160;&#160;&#160;0x08400508UL    /* Operating Channel 2 (same as 4) */</td></tr>
<tr class="separator:a418b0908ae3a4f1ffd65636cfb708efe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a65fbe4a3a592fe6384f38e466a78acc6"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a65fbe4a3a592fe6384f38e466a78acc6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FS_PLLCFG_CH3</b>&#160;&#160;&#160;0x08401009UL    /* Operating Channel 3 */</td></tr>
<tr class="separator:a65fbe4a3a592fe6384f38e466a78acc6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaf00cf1545bd62f2eb43f520ba255d81"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aaf00cf1545bd62f2eb43f520ba255d81"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FS_PLLCFG_CH4</b>&#160;&#160;&#160;0x08400508UL    /* Operating Channel 4 (same as 2) */</td></tr>
<tr class="separator:aaf00cf1545bd62f2eb43f520ba255d81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af76657ff8c03b563e0722d9d25323c73"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af76657ff8c03b563e0722d9d25323c73"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FS_PLLCFG_CH5</b>&#160;&#160;&#160;0x0800041DUL    /* Operating Channel 5 (same as 7) */</td></tr>
<tr class="separator:af76657ff8c03b563e0722d9d25323c73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adec9e175879d14e844a3425b4de1d875"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="adec9e175879d14e844a3425b4de1d875"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FS_PLLCFG_CH7</b>&#160;&#160;&#160;0x0800041DUL    /* Operating Channel 7 (same as 5) */</td></tr>
<tr class="separator:adec9e175879d14e844a3425b4de1d875"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a15a51ef74429b89e88b20e29e5df2b50"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a15a51ef74429b89e88b20e29e5df2b50"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FS_PLLTUNE_OFFSET</b>&#160;&#160;&#160;0x0B            /* Frequency synthesiser  PLL Tuning */</td></tr>
<tr class="separator:a15a51ef74429b89e88b20e29e5df2b50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8c7d3e4ddba3f3750dfebed8bffc313a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8c7d3e4ddba3f3750dfebed8bffc313a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FS_PLLTUNE_LEN</b>&#160;&#160;&#160;(1)</td></tr>
<tr class="separator:a8c7d3e4ddba3f3750dfebed8bffc313a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a05c85bac535a5237c8f1812e8525abfd"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a05c85bac535a5237c8f1812e8525abfd"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FS_PLLTUNE_CH1</b>&#160;&#160;&#160;0x1E    /* Operating Channel 1 */</td></tr>
<tr class="separator:a05c85bac535a5237c8f1812e8525abfd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7fcc3ca854b72f5f56b8f1dd7e72193d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7fcc3ca854b72f5f56b8f1dd7e72193d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FS_PLLTUNE_CH2</b>&#160;&#160;&#160;0x26    /* Operating Channel 2 (same as 4) */</td></tr>
<tr class="separator:a7fcc3ca854b72f5f56b8f1dd7e72193d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a341637d312e436cde8993cbe32d4a591"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a341637d312e436cde8993cbe32d4a591"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FS_PLLTUNE_CH3</b>&#160;&#160;&#160;0x5E    /* Operating Channel 3 */</td></tr>
<tr class="separator:a341637d312e436cde8993cbe32d4a591"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6acc24a23575ea5e909a5a77f5cedc77"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6acc24a23575ea5e909a5a77f5cedc77"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FS_PLLTUNE_CH4</b>&#160;&#160;&#160;0x26    /* Operating Channel 4 (same as 2) */</td></tr>
<tr class="separator:a6acc24a23575ea5e909a5a77f5cedc77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abd10ace9db2a8e8ab8854bb8f266c94b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="abd10ace9db2a8e8ab8854bb8f266c94b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FS_PLLTUNE_CH5</b>&#160;&#160;&#160;0xA6    /* Operating Channel 5 (same as 7) */</td></tr>
<tr class="separator:abd10ace9db2a8e8ab8854bb8f266c94b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a18108ea13eb03e17933a8dd6285f122f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a18108ea13eb03e17933a8dd6285f122f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FS_PLLTUNE_CH7</b>&#160;&#160;&#160;0xA6    /* Operating Channel 7 (same as 5) */</td></tr>
<tr class="separator:a18108ea13eb03e17933a8dd6285f122f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7bb3a1778056038e5d904e4447762efd"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7bb3a1778056038e5d904e4447762efd"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FS_RES2_OFFSET</b>&#160;&#160;&#160;0x0C    /* reserved area. Please take care not to write to this area as doing so may cause the DW1000 to malfunction. */</td></tr>
<tr class="separator:a7bb3a1778056038e5d904e4447762efd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac4f066545a1883eaa48ab82fa5b5eb61"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac4f066545a1883eaa48ab82fa5b5eb61"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FS_RES2_LEN</b>&#160;&#160;&#160;(2)</td></tr>
<tr class="separator:ac4f066545a1883eaa48ab82fa5b5eb61"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8fe825c8c1e98b3cc59247afd74c3286"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8fe825c8c1e98b3cc59247afd74c3286"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FS_XTALT_OFFSET</b>&#160;&#160;&#160;0x0E    /* Frequency synthesiser  Crystal trim */</td></tr>
<tr class="separator:a8fe825c8c1e98b3cc59247afd74c3286"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7ecfe286f6cbe6f7ec951d59c9e708b4"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7ecfe286f6cbe6f7ec951d59c9e708b4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FS_XTALT_LEN</b>&#160;&#160;&#160;(1)</td></tr>
<tr class="separator:a7ecfe286f6cbe6f7ec951d59c9e708b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8da77421be588eca9972afb49d5e3892"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8da77421be588eca9972afb49d5e3892"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FS_XTALT_MASK</b>&#160;&#160;&#160;0x1F    /* Crystal Trim. Crystals may be trimmed using this register setting to tune out errors, see 8.1  IC Calibration  Crystal Oscillator Trim. */</td></tr>
<tr class="separator:a8da77421be588eca9972afb49d5e3892"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6e7aaa049676e7ad6eadcf08ba57b5ae"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6e7aaa049676e7ad6eadcf08ba57b5ae"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FS_RES3_OFFSET</b>&#160;&#160;&#160;0x0F    /* reserved area. Please take care not to write to this area as doing so may cause the DW1000 to malfunction. */</td></tr>
<tr class="separator:a6e7aaa049676e7ad6eadcf08ba57b5ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a189ff594e6b3138cc3d192ac95ebf211"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a189ff594e6b3138cc3d192ac95ebf211"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>FS_RES3_LEN</b>&#160;&#160;&#160;(6)</td></tr>
<tr class="separator:a189ff594e6b3138cc3d192ac95ebf211"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7ffeee6d9c8e85864bbe38055aeb2426"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7ffeee6d9c8e85864bbe38055aeb2426"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="deca__regs_8h.html#a7ffeee6d9c8e85864bbe38055aeb2426">AON_ID</a>&#160;&#160;&#160;0x2C            /* Always-On register set */</td></tr>
<tr class="memdesc:a7ffeee6d9c8e85864bbe38055aeb2426"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit definitions for register. <br/></td></tr>
<tr class="separator:a7ffeee6d9c8e85864bbe38055aeb2426"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7e725d6b59dfb523178e2857fb408b3c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7e725d6b59dfb523178e2857fb408b3c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AON_LEN</b>&#160;&#160;&#160;(12)</td></tr>
<tr class="separator:a7e725d6b59dfb523178e2857fb408b3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9c6d3e939a818b86a682f5036d28a949"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9c6d3e939a818b86a682f5036d28a949"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AON_WCFG_OFFSET</b>&#160;&#160;&#160;0x00    /* used to control what the DW1000 IC does as it wakes up from low-power SLEEP or DEEPSLEEPstates. */</td></tr>
<tr class="separator:a9c6d3e939a818b86a682f5036d28a949"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a28ad376343554ebc3f7a3475ccaa9564"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a28ad376343554ebc3f7a3475ccaa9564"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AON_WCFG_LEN</b>&#160;&#160;&#160;(2)</td></tr>
<tr class="separator:a28ad376343554ebc3f7a3475ccaa9564"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ace140d81d8829783460d6f345fafeaf9"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ace140d81d8829783460d6f345fafeaf9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AON_WCFG_MASK</b>&#160;&#160;&#160;0x09CB  /* access mask to AON_WCFG register*/</td></tr>
<tr class="separator:ace140d81d8829783460d6f345fafeaf9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af623a555fdac58d9d8186e0adbfaa897"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af623a555fdac58d9d8186e0adbfaa897"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AON_WCFG_ONW_RADC</b>&#160;&#160;&#160;0x0001  /* On Wake-up Run the (temperature and voltage) Analog-to-Digital Convertors */</td></tr>
<tr class="separator:af623a555fdac58d9d8186e0adbfaa897"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0f9ed45921b55cff487a42b265550e32"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0f9ed45921b55cff487a42b265550e32"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AON_WCFG_ONW_RX</b>&#160;&#160;&#160;0x0002  /* On Wake-up turn on the Receiver */</td></tr>
<tr class="separator:a0f9ed45921b55cff487a42b265550e32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a00d19e75b1f96841e86db610bd0ba854"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a00d19e75b1f96841e86db610bd0ba854"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AON_WCFG_ONW_LEUI</b>&#160;&#160;&#160;0x0008  /* On Wake-up load the EUI from OTP memory into Register file: 0x01  Extended Unique Identifier. */</td></tr>
<tr class="separator:a00d19e75b1f96841e86db610bd0ba854"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7de6678c73c5756cf0b6f79198ca2d28"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7de6678c73c5756cf0b6f79198ca2d28"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AON_WCFG_ONW_LDC</b>&#160;&#160;&#160;0x0040  /* On Wake-up load configurations from the AON memory into the host interface register set */</td></tr>
<tr class="separator:a7de6678c73c5756cf0b6f79198ca2d28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2067654c115ff4a5bcfdc46e14a82bec"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2067654c115ff4a5bcfdc46e14a82bec"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AON_WCFG_ONW_L64P</b>&#160;&#160;&#160;0x0080  /* On Wake-up load the Length64 receiver operating parameter set */</td></tr>
<tr class="separator:a2067654c115ff4a5bcfdc46e14a82bec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a805a60d37c53b0fdb15ca1ba962960cd"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a805a60d37c53b0fdb15ca1ba962960cd"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AON_WCFG_PRES_SLEEP</b>&#160;&#160;&#160;0x0100  /* Preserve Sleep. This bit determines what the DW1000 does with respect to the ARXSLP and ATXSLP sleep controls */</td></tr>
<tr class="separator:a805a60d37c53b0fdb15ca1ba962960cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a42da53b46c64a18daacccc119472d1e8"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a42da53b46c64a18daacccc119472d1e8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AON_WCFG_ONW_LLDE</b>&#160;&#160;&#160;0x0800  /* On Wake-up load the LDE microcode. */</td></tr>
<tr class="separator:a42da53b46c64a18daacccc119472d1e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abdb48465a9bee40a54a7286f9b2a6880"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="abdb48465a9bee40a54a7286f9b2a6880"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AON_CTRL_OFFSET</b>&#160;&#160;&#160;0x02    /* The bits in this register in general cause direct activity within the AON block with respect to the stored AON memory */</td></tr>
<tr class="separator:abdb48465a9bee40a54a7286f9b2a6880"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a958509a6bdb4e7187613b4861f94662f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a958509a6bdb4e7187613b4861f94662f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AON_CTRL_LEN</b>&#160;&#160;&#160;(1)</td></tr>
<tr class="separator:a958509a6bdb4e7187613b4861f94662f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a803f2fd029265728b3eb77dfc0f99c30"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a803f2fd029265728b3eb77dfc0f99c30"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AON_CTRL_MASK</b>&#160;&#160;&#160;0x8F    /* access mask to AON_CTRL register */</td></tr>
<tr class="separator:a803f2fd029265728b3eb77dfc0f99c30"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6eb7cdafc7a631bc828efe790106df02"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6eb7cdafc7a631bc828efe790106df02"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AON_CTRL_RESTORE</b>&#160;&#160;&#160;0x01    /* When this bit is set the DW1000 will copy the user configurations from the AON memory to the host interface register set. */</td></tr>
<tr class="separator:a6eb7cdafc7a631bc828efe790106df02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac02edd9b807602556bc5c2cbe1fbc2b3"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac02edd9b807602556bc5c2cbe1fbc2b3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AON_CTRL_SAVE</b>&#160;&#160;&#160;0x02    /* When this bit is set the DW1000 will copy the user configurations from the host interface register set into the AON memory */</td></tr>
<tr class="separator:ac02edd9b807602556bc5c2cbe1fbc2b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad0f0d81f95cae15b4a1e1f333574908b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad0f0d81f95cae15b4a1e1f333574908b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AON_CTRL_UPL_CFG</b>&#160;&#160;&#160;0x04    /* Upload the AON block configurations to the AON  */</td></tr>
<tr class="separator:ad0f0d81f95cae15b4a1e1f333574908b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1c7f27b95e7f38b6a3110f77734a1b3b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1c7f27b95e7f38b6a3110f77734a1b3b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AON_CTRL_DCA_READ</b>&#160;&#160;&#160;0x08    /* Direct AON memory access read */</td></tr>
<tr class="separator:a1c7f27b95e7f38b6a3110f77734a1b3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a28d2ed3153249fe8326f7ff48c61299d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a28d2ed3153249fe8326f7ff48c61299d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AON_CTRL_DCA_ENAB</b>&#160;&#160;&#160;0x80    /* Direct AON memory access enable bit */</td></tr>
<tr class="separator:a28d2ed3153249fe8326f7ff48c61299d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad342007f0b84ffdc0ea2c431e40e0e2d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad342007f0b84ffdc0ea2c431e40e0e2d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AON_RDAT_OFFSET</b>&#160;&#160;&#160;0x03    /* AON Direct Access Read Data Result */</td></tr>
<tr class="separator:ad342007f0b84ffdc0ea2c431e40e0e2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3f70d1f90bba9ac31149ad8ac3c8b474"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3f70d1f90bba9ac31149ad8ac3c8b474"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AON_RDAT_LEN</b>&#160;&#160;&#160;(1)</td></tr>
<tr class="separator:a3f70d1f90bba9ac31149ad8ac3c8b474"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6886d434f1da81ef4e5b0830ead5fe49"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6886d434f1da81ef4e5b0830ead5fe49"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AON_ADDR_OFFSET</b>&#160;&#160;&#160;0x04    /* AON Direct Access Address */</td></tr>
<tr class="separator:a6886d434f1da81ef4e5b0830ead5fe49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8dac9017117cd4a875c52f3ab19b9459"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8dac9017117cd4a875c52f3ab19b9459"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AON_ADDR_LEN</b>&#160;&#160;&#160;(1)</td></tr>
<tr class="separator:a8dac9017117cd4a875c52f3ab19b9459"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3fc76d75d4bef1c9860a39e707ea6cff"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3fc76d75d4bef1c9860a39e707ea6cff"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AON_CFG0_OFFSET</b>&#160;&#160;&#160;0x06    /* 32-bit configuration register for the always on block. */</td></tr>
<tr class="separator:a3fc76d75d4bef1c9860a39e707ea6cff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3a4a0a2690ec8308bbed731e508d78a1"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3a4a0a2690ec8308bbed731e508d78a1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AON_CFG0_LEN</b>&#160;&#160;&#160;(4)</td></tr>
<tr class="separator:a3a4a0a2690ec8308bbed731e508d78a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1ba2a11ab33d71fbc81a796ad3931544"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1ba2a11ab33d71fbc81a796ad3931544"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AON_CFG0_SLEEP_EN</b>&#160;&#160;&#160;0x00000001UL    /* This is the sleep enable configuration bit */</td></tr>
<tr class="separator:a1ba2a11ab33d71fbc81a796ad3931544"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8e8f9ee38cb656e587dc4d4436320f3d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8e8f9ee38cb656e587dc4d4436320f3d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AON_CFG0_WAKE_PIN</b>&#160;&#160;&#160;0x00000002UL    /* Wake using WAKEUP pin */</td></tr>
<tr class="separator:a8e8f9ee38cb656e587dc4d4436320f3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad18a512a9327173447033138217760a9"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad18a512a9327173447033138217760a9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AON_CFG0_WAKE_SPI</b>&#160;&#160;&#160;0x00000004UL    /* Wake using SPI access SPICSn */</td></tr>
<tr class="separator:ad18a512a9327173447033138217760a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad568dc0af2c764b5af4ea6420502a8eb"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad568dc0af2c764b5af4ea6420502a8eb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AON_CFG0_WAKE_CNT</b>&#160;&#160;&#160;0x00000008UL    /* Wake when sleep counter elapses */</td></tr>
<tr class="separator:ad568dc0af2c764b5af4ea6420502a8eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a005d59a4b943d60c55a71f2d851c8500"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a005d59a4b943d60c55a71f2d851c8500"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AON_CFG0_LPDIV_EN</b>&#160;&#160;&#160;0x00000010UL    /* Low power divider enable configuration */</td></tr>
<tr class="separator:a005d59a4b943d60c55a71f2d851c8500"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa62ac34cfbbece6c79cf3348cc127813"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa62ac34cfbbece6c79cf3348cc127813"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AON_CFG0_LPCLKDIVA_MASK</b>&#160;&#160;&#160;0x0000FFE0UL    /* divider count for dividing the raw DW1000 XTAL oscillator frequency to set an LP clock frequency */</td></tr>
<tr class="separator:aa62ac34cfbbece6c79cf3348cc127813"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa809ab8ea04431e57142201f7889c3c0"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa809ab8ea04431e57142201f7889c3c0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AON_CFG0_LPCLKDIVA_SHIFT</b>&#160;&#160;&#160;(5)</td></tr>
<tr class="separator:aa809ab8ea04431e57142201f7889c3c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aceafa0a8db0d0f88cfe2c6e8f9f3a940"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aceafa0a8db0d0f88cfe2c6e8f9f3a940"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AON_CFG0_SLEEP_TIM</b>&#160;&#160;&#160;0xFFFF0000UL    /* Sleep time. This field configures the sleep time count elapse value */</td></tr>
<tr class="separator:aceafa0a8db0d0f88cfe2c6e8f9f3a940"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a229aed932487bd1e08711368ab2a4c1b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a229aed932487bd1e08711368ab2a4c1b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AON_CFG0_SLEEP_SHIFT</b>&#160;&#160;&#160;(16)</td></tr>
<tr class="separator:a229aed932487bd1e08711368ab2a4c1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa24dfe3eb871169f8d819b42f24fd5ec"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa24dfe3eb871169f8d819b42f24fd5ec"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AON_CFG1_OFFSET</b>&#160;&#160;&#160;0x0A</td></tr>
<tr class="separator:aa24dfe3eb871169f8d819b42f24fd5ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aecf610f716a70a3b93d6df9876056189"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aecf610f716a70a3b93d6df9876056189"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AON_CFG1_LEN</b>&#160;&#160;&#160;(2)</td></tr>
<tr class="separator:aecf610f716a70a3b93d6df9876056189"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a14c0c2e95423716c37ee6f86bd7eca23"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a14c0c2e95423716c37ee6f86bd7eca23"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AON_CFG1_MASK</b>&#160;&#160;&#160;0x0007  /* aceess mask to AON_CFG1 */</td></tr>
<tr class="separator:a14c0c2e95423716c37ee6f86bd7eca23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaedf4e829178c0e532addf1d3cb569e3"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aaedf4e829178c0e532addf1d3cb569e3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AON_CFG1_SLEEP_CEN</b>&#160;&#160;&#160;0x0001  /* This bit enables the sleep counter */</td></tr>
<tr class="separator:aaedf4e829178c0e532addf1d3cb569e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa583b3e857a48c00091838025460b5f0"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa583b3e857a48c00091838025460b5f0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AON_CFG1_SMXX</b>&#160;&#160;&#160;0x0002  /* This bit needs to be set to 0 for correct operation in the SLEEP state within the DW1000 */</td></tr>
<tr class="separator:aa583b3e857a48c00091838025460b5f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae19275e73e76cbb3b6537a4aa8fadeef"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae19275e73e76cbb3b6537a4aa8fadeef"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>AON_CFG1_LPOSC_CAL</b>&#160;&#160;&#160;0x0004  /* This bit enables the calibration function that measures the period of the ICs internal low powered oscillator */</td></tr>
<tr class="separator:ae19275e73e76cbb3b6537a4aa8fadeef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1242aa69ee4749f88cb1326869966532"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1242aa69ee4749f88cb1326869966532"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="deca__regs_8h.html#a1242aa69ee4749f88cb1326869966532">OTP_IF_ID</a>&#160;&#160;&#160;0x2D            /* One Time Programmable Memory Interface */</td></tr>
<tr class="memdesc:a1242aa69ee4749f88cb1326869966532"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit definitions for register OTP_IF Refer to section 7.2.46 Register file: 0x2D  OTP Memory Interface. <br/></td></tr>
<tr class="separator:a1242aa69ee4749f88cb1326869966532"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0e97a8aa0c763a44954f83f258640dda"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0e97a8aa0c763a44954f83f258640dda"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>OTP_IF_LEN</b>&#160;&#160;&#160;(18)</td></tr>
<tr class="separator:a0e97a8aa0c763a44954f83f258640dda"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2299e67275d5a17f86136ac27541715a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2299e67275d5a17f86136ac27541715a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>OTP_WDAT</b>&#160;&#160;&#160;0x00            /* 32-bit register. The data value to be programmed into an OTP location  */</td></tr>
<tr class="separator:a2299e67275d5a17f86136ac27541715a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a51dc24d41835e14aae0d3910ec6ea958"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a51dc24d41835e14aae0d3910ec6ea958"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>OTP_WDAT_LEN</b>&#160;&#160;&#160;(4)</td></tr>
<tr class="separator:a51dc24d41835e14aae0d3910ec6ea958"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afb5a1d8b95d7981f376b5fbc2a9d2f67"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="afb5a1d8b95d7981f376b5fbc2a9d2f67"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>OTP_ADDR</b>&#160;&#160;&#160;0x04            /* 16-bit register used to select the address within the OTP memory block */</td></tr>
<tr class="separator:afb5a1d8b95d7981f376b5fbc2a9d2f67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6e8851c31fa8ddcc73870f504a3d426c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6e8851c31fa8ddcc73870f504a3d426c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>OTP_ADDR_LEN</b>&#160;&#160;&#160;(2)</td></tr>
<tr class="separator:a6e8851c31fa8ddcc73870f504a3d426c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9de38728f3ca6eb2a5a7d981ff28f92f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9de38728f3ca6eb2a5a7d981ff28f92f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>OTP_ADDR_MASK</b>&#160;&#160;&#160;0x07FF          /* This 11-bit field specifies the address within OTP memory that will be accessed read or written. */</td></tr>
<tr class="separator:a9de38728f3ca6eb2a5a7d981ff28f92f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a283097b50faac5b1aa03214048931079"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a283097b50faac5b1aa03214048931079"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>OTP_CTRL</b>&#160;&#160;&#160;0x06            /* used to control the operation of the OTP memory */</td></tr>
<tr class="separator:a283097b50faac5b1aa03214048931079"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4bd36fd244615fc208d5fc9830599efc"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4bd36fd244615fc208d5fc9830599efc"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>OTP_CTRL_LEN</b>&#160;&#160;&#160;(2)</td></tr>
<tr class="separator:a4bd36fd244615fc208d5fc9830599efc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2b7a78d46a3d8ad22f3c24d18e99a05d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2b7a78d46a3d8ad22f3c24d18e99a05d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>OTP_CTRL_MASK</b>&#160;&#160;&#160;0x8002</td></tr>
<tr class="separator:a2b7a78d46a3d8ad22f3c24d18e99a05d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aae45551250eda54d9746db689ae50688"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aae45551250eda54d9746db689ae50688"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>OTP_CTRL_OTPRDEN</b>&#160;&#160;&#160;0x0001			/* This bit forces the OTP into manual read mode */</td></tr>
<tr class="separator:aae45551250eda54d9746db689ae50688"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae03b8e629e799defe4b6a1a8f978bb99"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae03b8e629e799defe4b6a1a8f978bb99"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>OTP_CTRL_OTPREAD</b>&#160;&#160;&#160;0x0002          /* This bit commands a read operation from the address specified in the OTP_ADDR register */</td></tr>
<tr class="separator:ae03b8e629e799defe4b6a1a8f978bb99"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a70143d2e60953dcd124d3df517ced74c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a70143d2e60953dcd124d3df517ced74c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>OTP_CTRL_LDELOAD</b>&#160;&#160;&#160;0x8000          /* This bit forces a load of LDE microcode */</td></tr>
<tr class="separator:a70143d2e60953dcd124d3df517ced74c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a003284037d9aea4e24d9fb3e2d18cafd"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a003284037d9aea4e24d9fb3e2d18cafd"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>OTP_CTRL_OTPPROG</b>&#160;&#160;&#160;0x0040          /* Setting this bit will cause the contents of OTP_WDAT to be written to OTP_ADDR. */</td></tr>
<tr class="separator:a003284037d9aea4e24d9fb3e2d18cafd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab3bcf8b482c31bfe55165e206b3c195b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab3bcf8b482c31bfe55165e206b3c195b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>OTP_STAT</b>&#160;&#160;&#160;0x08</td></tr>
<tr class="separator:ab3bcf8b482c31bfe55165e206b3c195b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad7d6e14185290d72a14c3e9fb67adf73"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad7d6e14185290d72a14c3e9fb67adf73"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>OTP_STAT_LEN</b>&#160;&#160;&#160;(2)</td></tr>
<tr class="separator:ad7d6e14185290d72a14c3e9fb67adf73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a185fd86a48073f4f2841fdb081a620be"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a185fd86a48073f4f2841fdb081a620be"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>OTP_STAT_MASK</b>&#160;&#160;&#160;0x0003</td></tr>
<tr class="separator:a185fd86a48073f4f2841fdb081a620be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:accc94608ebe832500bae1434e5d18560"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="accc94608ebe832500bae1434e5d18560"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>OTP_STAT_OTPPRGD</b>&#160;&#160;&#160;0x0001          /* OTP Programming Done */</td></tr>
<tr class="separator:accc94608ebe832500bae1434e5d18560"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acbd9a65eac00a165986b93f92c2a1204"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="acbd9a65eac00a165986b93f92c2a1204"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>OTP_RDAT</b>&#160;&#160;&#160;0x0A            /* 32-bit register. The data value read from an OTP location will appear here */</td></tr>
<tr class="separator:acbd9a65eac00a165986b93f92c2a1204"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a63b2d22f9c4ab80b489dbcef50e2d352"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a63b2d22f9c4ab80b489dbcef50e2d352"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>OTP_RDAT_LEN</b>&#160;&#160;&#160;(4)</td></tr>
<tr class="separator:a63b2d22f9c4ab80b489dbcef50e2d352"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a640e5cd6604a17d6d2bcab8f9a426636"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a640e5cd6604a17d6d2bcab8f9a426636"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>OTP_SRDAT</b>&#160;&#160;&#160;0x0E            /* 32-bit register. The data value stored in the OTP SR (0x400) location will appear here after power up */</td></tr>
<tr class="separator:a640e5cd6604a17d6d2bcab8f9a426636"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae65e692f84a33bda6a9bb22e3c27938f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae65e692f84a33bda6a9bb22e3c27938f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>OTP_SRDAT_LEN</b>&#160;&#160;&#160;(4)</td></tr>
<tr class="separator:ae65e692f84a33bda6a9bb22e3c27938f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1e769cec1bd763209dcd20e33b71cd45"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1e769cec1bd763209dcd20e33b71cd45"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>OTP_SF</b>&#160;&#160;&#160;0x12            /*8-bit special function register used to select and load special receiver operational parameter */</td></tr>
<tr class="separator:a1e769cec1bd763209dcd20e33b71cd45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa26bfc484d7b50aee44b33594b4d6a64"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa26bfc484d7b50aee44b33594b4d6a64"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>OTP_SF_LEN</b>&#160;&#160;&#160;(1)</td></tr>
<tr class="separator:aa26bfc484d7b50aee44b33594b4d6a64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae5fc0e2860fc9058b3fc644452ad9511"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae5fc0e2860fc9058b3fc644452ad9511"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>OTP_SF_MASK</b>&#160;&#160;&#160;0x63</td></tr>
<tr class="separator:ae5fc0e2860fc9058b3fc644452ad9511"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5fedfae89c2f9f053b5612679cd931c7"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5fedfae89c2f9f053b5612679cd931c7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>OTP_SF_OPS_KICK</b>&#160;&#160;&#160;0x01            /* This bit when set initiates a load of the operating parameter set selected by the OPS_SEL */</td></tr>
<tr class="separator:a5fedfae89c2f9f053b5612679cd931c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aacd4a9ec5fb9e7c694f668a31d254763"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aacd4a9ec5fb9e7c694f668a31d254763"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>OTP_SF_LDO_KICK</b>&#160;&#160;&#160;0x02            /* This bit when set initiates a load of the LDO tune code */</td></tr>
<tr class="separator:aacd4a9ec5fb9e7c694f668a31d254763"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a10dc44f42a89ac0739e85c21f5ecc322"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a10dc44f42a89ac0739e85c21f5ecc322"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>OTP_SF_OPS_SEL_L64</b>&#160;&#160;&#160;0x00            /* Operating parameter set selection: Length64 */</td></tr>
<tr class="separator:a10dc44f42a89ac0739e85c21f5ecc322"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab8cabd27add454572132f5875dde971a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab8cabd27add454572132f5875dde971a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>OTP_SF_OPS_SEL_TIGHT</b>&#160;&#160;&#160;0x40            /* Operating parameter set selection: Tight */</td></tr>
<tr class="separator:ab8cabd27add454572132f5875dde971a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab6e5e6c06cf4e719d7268dd73267304a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab6e5e6c06cf4e719d7268dd73267304a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="deca__regs_8h.html#ab6e5e6c06cf4e719d7268dd73267304a">LDE_IF_ID</a>&#160;&#160;&#160;0x2E            /* Leading edge detection control block */</td></tr>
<tr class="memdesc:ab6e5e6c06cf4e719d7268dd73267304a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit definitions for register LDE_IF Refer to section 7.2.47 Register file: 0x2E  Leading Edge Detection Interface PLEASE NOTE: Other areas within the address space of Register file: 0x2E  Leading Edge Detection Interface are reserved. To ensure proper operation of the LDE algorithm (i.e. to avoid loss of performance or a malfunction), care must be taken not to write to any byte locations other than those defined in the sub-sections below. <br/></td></tr>
<tr class="separator:ab6e5e6c06cf4e719d7268dd73267304a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0bf5da7e9f14e90f50e98c36fdabeedd"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0bf5da7e9f14e90f50e98c36fdabeedd"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LDE_IF_LEN</b>&#160;&#160;&#160;(0)</td></tr>
<tr class="separator:a0bf5da7e9f14e90f50e98c36fdabeedd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a452701cb29c5ffd8f4458d5c462ce388"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a452701cb29c5ffd8f4458d5c462ce388"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LDE_THRESH_OFFSET</b>&#160;&#160;&#160;0x0000  /* 16-bit status register reporting the threshold that was used to find the first path */</td></tr>
<tr class="separator:a452701cb29c5ffd8f4458d5c462ce388"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aea7053a8d24dc9f237175ae30fe801c8"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aea7053a8d24dc9f237175ae30fe801c8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LDE_THRESH_LEN</b>&#160;&#160;&#160;(2)</td></tr>
<tr class="separator:aea7053a8d24dc9f237175ae30fe801c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7499ef85fe79d4c8d2f68fd430192944"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7499ef85fe79d4c8d2f68fd430192944"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LDE_CFG1_OFFSET</b>&#160;&#160;&#160;0x0806  /*8-bit configuration register*/</td></tr>
<tr class="separator:a7499ef85fe79d4c8d2f68fd430192944"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a24ea48d2ad77e12ddee8477142b6d8ef"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a24ea48d2ad77e12ddee8477142b6d8ef"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LDE_CFG1_LEN</b>&#160;&#160;&#160;(1)</td></tr>
<tr class="separator:a24ea48d2ad77e12ddee8477142b6d8ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4be3d80372f4ab525a176202476bdf1b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4be3d80372f4ab525a176202476bdf1b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LDE_CFG1_NSTDEV_MASK</b>&#160;&#160;&#160;0x1F    /* Number of Standard Deviations mask. */</td></tr>
<tr class="separator:a4be3d80372f4ab525a176202476bdf1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab34f0d4709ca796f9dd9812fea78bd41"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab34f0d4709ca796f9dd9812fea78bd41"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LDE_CFG1_PMULT_MASK</b>&#160;&#160;&#160;0xE0    /* Peak Multiplier mask. */</td></tr>
<tr class="separator:ab34f0d4709ca796f9dd9812fea78bd41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab03ec6b03b7b6c84a12cc1102dc5d2e1"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab03ec6b03b7b6c84a12cc1102dc5d2e1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LDE_PPINDX_OFFSET</b>&#160;&#160;&#160;0x1000  /* reporting the position within the accumulator that the LDE algorithm has determined to contain the maximum */</td></tr>
<tr class="separator:ab03ec6b03b7b6c84a12cc1102dc5d2e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae3092e694a8dd3126ce8956fc44b3486"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae3092e694a8dd3126ce8956fc44b3486"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LDE_PPINDX_LEN</b>&#160;&#160;&#160;(2)</td></tr>
<tr class="separator:ae3092e694a8dd3126ce8956fc44b3486"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa11bdbb654333005ad01fd8049ca8cce"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa11bdbb654333005ad01fd8049ca8cce"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LDE_PPAMPL_OFFSET</b>&#160;&#160;&#160;0x1002  /* reporting the magnitude of the peak signal seen in the accumulator data memory */</td></tr>
<tr class="separator:aa11bdbb654333005ad01fd8049ca8cce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5ba89aeeb75ddf06f02e0986c2efaaa9"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5ba89aeeb75ddf06f02e0986c2efaaa9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LDE_PPAMPL_LEN</b>&#160;&#160;&#160;(2)</td></tr>
<tr class="separator:a5ba89aeeb75ddf06f02e0986c2efaaa9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3711404bc938eba2820bd902e56893b5"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3711404bc938eba2820bd902e56893b5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LDE_RXANTD_OFFSET</b>&#160;&#160;&#160;0x1804  /* 16-bit configuration register for setting the receive antenna delay */</td></tr>
<tr class="separator:a3711404bc938eba2820bd902e56893b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aedbf1f67e059a96bcbe81bafd0a35e1b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aedbf1f67e059a96bcbe81bafd0a35e1b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LDE_RXANTD_LEN</b>&#160;&#160;&#160;(2)</td></tr>
<tr class="separator:aedbf1f67e059a96bcbe81bafd0a35e1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a48d3d9af1023eb17d672ca546d127e2d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a48d3d9af1023eb17d672ca546d127e2d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LDE_CFG2_OFFSET</b>&#160;&#160;&#160;0x1806  /* 16-bit LDE configuration tuning register */</td></tr>
<tr class="separator:a48d3d9af1023eb17d672ca546d127e2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac93d2f12905f50c8f39051026306ae5d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac93d2f12905f50c8f39051026306ae5d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LDE_CFG2_LEN</b>&#160;&#160;&#160;(2)</td></tr>
<tr class="separator:ac93d2f12905f50c8f39051026306ae5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3920f95006a8f4c2c1237dbae35b561e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3920f95006a8f4c2c1237dbae35b561e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LDE_REPC_OFFSET</b>&#160;&#160;&#160;0x2804  /* 16-bit configuration register for setting the replica avoidance coefficient */</td></tr>
<tr class="separator:a3920f95006a8f4c2c1237dbae35b561e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9028dfc94ccc9e5b9a114fed9dc918de"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9028dfc94ccc9e5b9a114fed9dc918de"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>LDE_REPC_LEN</b>&#160;&#160;&#160;(2)</td></tr>
<tr class="separator:a9028dfc94ccc9e5b9a114fed9dc918de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a346df097307fe29dd8bae37dd6568d47"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a346df097307fe29dd8bae37dd6568d47"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="deca__regs_8h.html#a346df097307fe29dd8bae37dd6568d47">DIG_DIAG_ID</a>&#160;&#160;&#160;0x2F        /* Digital Diagnostics Interface */</td></tr>
<tr class="memdesc:a346df097307fe29dd8bae37dd6568d47"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit definitions for register DIG_DIAG Digital Diagnostics interface. It contains a number of sub-registers that give diagnostics information. <br/></td></tr>
<tr class="separator:a346df097307fe29dd8bae37dd6568d47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:add59074874babc5dc3d415324c014411"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="add59074874babc5dc3d415324c014411"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DIG_DIAG_LEN</b>&#160;&#160;&#160;(41)</td></tr>
<tr class="separator:add59074874babc5dc3d415324c014411"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a27948e560dd4a8b83ae7c0f43ed0cfd2"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a27948e560dd4a8b83ae7c0f43ed0cfd2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EVC_CTRL_OFFSET</b>&#160;&#160;&#160;0x00        /* Event Counter Control */</td></tr>
<tr class="separator:a27948e560dd4a8b83ae7c0f43ed0cfd2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a97cdea71a5d710d8bc65f9e53bfd7314"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a97cdea71a5d710d8bc65f9e53bfd7314"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EVC_CTRL_LEN</b>&#160;&#160;&#160;(4)</td></tr>
<tr class="separator:a97cdea71a5d710d8bc65f9e53bfd7314"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa5451bfd1ea67c37dc965fe627fb0be2"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa5451bfd1ea67c37dc965fe627fb0be2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EVC_CTRL_MASK</b>&#160;&#160;&#160;0x00000003UL/* access mask to Register for bits should always be set to zero to avoid any malfunction of the device. */</td></tr>
<tr class="separator:aa5451bfd1ea67c37dc965fe627fb0be2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a68593068b7a65b192ee6796eee753a4a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a68593068b7a65b192ee6796eee753a4a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EVC_EN</b>&#160;&#160;&#160;0x00000001UL/* Event Counters Enable bit */</td></tr>
<tr class="separator:a68593068b7a65b192ee6796eee753a4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a30c37d84da279fb0eded62720670f7b1"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a30c37d84da279fb0eded62720670f7b1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EVC_CLR</b>&#160;&#160;&#160;0x00000002UL</td></tr>
<tr class="separator:a30c37d84da279fb0eded62720670f7b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9258f5f4cf7a7cd9f681d462e6b60259"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9258f5f4cf7a7cd9f681d462e6b60259"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EVC_PHE_OFFSET</b>&#160;&#160;&#160;0x04        /* PHR Error Event Counter */</td></tr>
<tr class="separator:a9258f5f4cf7a7cd9f681d462e6b60259"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a273cee3fdeebb091e0c58e19658e6c4a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a273cee3fdeebb091e0c58e19658e6c4a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EVC_PHE_LEN</b>&#160;&#160;&#160;(2)</td></tr>
<tr class="separator:a273cee3fdeebb091e0c58e19658e6c4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0a00f042b3fa0d0b4d4e9fad5efe6b80"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0a00f042b3fa0d0b4d4e9fad5efe6b80"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EVC_PHE_MASK</b>&#160;&#160;&#160;0x0FFF</td></tr>
<tr class="separator:a0a00f042b3fa0d0b4d4e9fad5efe6b80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae42bda74025cadf161f16b067a1e6a45"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae42bda74025cadf161f16b067a1e6a45"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EVC_RSE_OFFSET</b>&#160;&#160;&#160;0x06        /* Reed Solomon decoder (Frame Sync Loss) Error Event Counter */</td></tr>
<tr class="separator:ae42bda74025cadf161f16b067a1e6a45"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af4fb1478d7c35be71605e10e769a97d0"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af4fb1478d7c35be71605e10e769a97d0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EVC_RSE_LEN</b>&#160;&#160;&#160;(2)</td></tr>
<tr class="separator:af4fb1478d7c35be71605e10e769a97d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6f0382c5113331c82f90945769e79e34"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6f0382c5113331c82f90945769e79e34"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EVC_RSE_MASK</b>&#160;&#160;&#160;0x0FFF</td></tr>
<tr class="separator:a6f0382c5113331c82f90945769e79e34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae46706c2abd00be022094a51cd95e70d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae46706c2abd00be022094a51cd95e70d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EVC_FCG_OFFSET</b>&#160;&#160;&#160;0x08        /* The EVC_FCG field is a 12-bit counter of the frames received with good CRC/FCS sequence. */</td></tr>
<tr class="separator:ae46706c2abd00be022094a51cd95e70d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a722e559c5c28318f8008f5a66e1e1f21"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a722e559c5c28318f8008f5a66e1e1f21"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EVC_FCG_LEN</b>&#160;&#160;&#160;(2)</td></tr>
<tr class="separator:a722e559c5c28318f8008f5a66e1e1f21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9d1e69337ea254d7370dea72b9b80197"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9d1e69337ea254d7370dea72b9b80197"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EVC_FCG_MASK</b>&#160;&#160;&#160;0x0FFF</td></tr>
<tr class="separator:a9d1e69337ea254d7370dea72b9b80197"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8137d12c26464778d160a9ec1f89e373"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8137d12c26464778d160a9ec1f89e373"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EVC_FCE_OFFSET</b>&#160;&#160;&#160;0x0A        /* The EVC_FCE field is a 12-bit counter of the frames received with bad CRC/FCS sequence. */</td></tr>
<tr class="separator:a8137d12c26464778d160a9ec1f89e373"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeb70f238d40984c280e51775a6b81009"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aeb70f238d40984c280e51775a6b81009"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EVC_FCE_LEN</b>&#160;&#160;&#160;(2)</td></tr>
<tr class="separator:aeb70f238d40984c280e51775a6b81009"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adf6c16f44f07f4ec80581d40e41dab69"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="adf6c16f44f07f4ec80581d40e41dab69"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EVC_FCE_MASK</b>&#160;&#160;&#160;0x0FFF</td></tr>
<tr class="separator:adf6c16f44f07f4ec80581d40e41dab69"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1f9c257383773f483480b34467bb7c73"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1f9c257383773f483480b34467bb7c73"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EVC_FFR_OFFSET</b>&#160;&#160;&#160;0x0C        /* The EVC_FFR field is a 12-bit counter of the frames rejected by the receive frame filtering function. */</td></tr>
<tr class="separator:a1f9c257383773f483480b34467bb7c73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a973890cce9c99c4fa19a49e76609361a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a973890cce9c99c4fa19a49e76609361a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EVC_FFR_LEN</b>&#160;&#160;&#160;(2)</td></tr>
<tr class="separator:a973890cce9c99c4fa19a49e76609361a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a40fb9392923aa8853a2a8ebf71787f78"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a40fb9392923aa8853a2a8ebf71787f78"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EVC_FFR_MASK</b>&#160;&#160;&#160;0x0FFF</td></tr>
<tr class="separator:a40fb9392923aa8853a2a8ebf71787f78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2e4bf233997a59bcadd14c90cb4324f3"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2e4bf233997a59bcadd14c90cb4324f3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EVC_OVR_OFFSET</b>&#160;&#160;&#160;0x0E        /* The EVC_OVR field is a 12-bit counter of receive overrun events */</td></tr>
<tr class="separator:a2e4bf233997a59bcadd14c90cb4324f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:addeafaf68d2c545b595f7d2a2a98df06"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="addeafaf68d2c545b595f7d2a2a98df06"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EVC_OVR_LEN</b>&#160;&#160;&#160;(2)</td></tr>
<tr class="separator:addeafaf68d2c545b595f7d2a2a98df06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5746fa3f082b02fdf1a24b1e134e9ac4"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5746fa3f082b02fdf1a24b1e134e9ac4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EVC_OVR_MASK</b>&#160;&#160;&#160;0x0FFF</td></tr>
<tr class="separator:a5746fa3f082b02fdf1a24b1e134e9ac4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:add3ddbf02e72afe5f25b18a31625fa34"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="add3ddbf02e72afe5f25b18a31625fa34"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EVC_STO_OFFSET</b>&#160;&#160;&#160;0x10        /* The EVC_STO field is a 12-bit counter of SFD Timeout Error events */</td></tr>
<tr class="separator:add3ddbf02e72afe5f25b18a31625fa34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:addeafaf68d2c545b595f7d2a2a98df06"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="addeafaf68d2c545b595f7d2a2a98df06"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EVC_OVR_LEN</b>&#160;&#160;&#160;(2)</td></tr>
<tr class="separator:addeafaf68d2c545b595f7d2a2a98df06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5746fa3f082b02fdf1a24b1e134e9ac4"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5746fa3f082b02fdf1a24b1e134e9ac4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EVC_OVR_MASK</b>&#160;&#160;&#160;0x0FFF</td></tr>
<tr class="separator:a5746fa3f082b02fdf1a24b1e134e9ac4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a38488aa6d5c76173d202aa27c5412de4"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a38488aa6d5c76173d202aa27c5412de4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EVC_PTO_OFFSET</b>&#160;&#160;&#160;0x12        /* The EVC_PTO field is a 12-bit counter of Preamble detection Timeout events */</td></tr>
<tr class="separator:a38488aa6d5c76173d202aa27c5412de4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad2af160176a9499ad16c4a2e5e7c2f6f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad2af160176a9499ad16c4a2e5e7c2f6f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EVC_PTO_LEN</b>&#160;&#160;&#160;(2)</td></tr>
<tr class="separator:ad2af160176a9499ad16c4a2e5e7c2f6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a14850adc8b59dd13a5533cbb34b59446"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a14850adc8b59dd13a5533cbb34b59446"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EVC_PTO_MASK</b>&#160;&#160;&#160;0x0FFF</td></tr>
<tr class="separator:a14850adc8b59dd13a5533cbb34b59446"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4330130be1fda12272189e9fe44d3a46"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4330130be1fda12272189e9fe44d3a46"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EVC_FWTO_OFFSET</b>&#160;&#160;&#160;0x14        /* The EVC_FWTO field is a 12-bit counter of receive frame wait timeout events */</td></tr>
<tr class="separator:a4330130be1fda12272189e9fe44d3a46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac65684a8aa78451b75a53ffdda0b743e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac65684a8aa78451b75a53ffdda0b743e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EVC_FWTO_LEN</b>&#160;&#160;&#160;(2)</td></tr>
<tr class="separator:ac65684a8aa78451b75a53ffdda0b743e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae5a1f6d2ffc11457f2b13ed0699a9763"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae5a1f6d2ffc11457f2b13ed0699a9763"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EVC_FWTO_MASK</b>&#160;&#160;&#160;0x0FFF</td></tr>
<tr class="separator:ae5a1f6d2ffc11457f2b13ed0699a9763"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa8501837ba4b822e0f3e729375edac5c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa8501837ba4b822e0f3e729375edac5c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EVC_TXFS_OFFSET</b>&#160;&#160;&#160;0x16        /* The EVC_TXFS field is a 12-bit counter of transmit frames sent. This is incremented every time a frame is sent */</td></tr>
<tr class="separator:aa8501837ba4b822e0f3e729375edac5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af5ac1a72317e399ba3b651550907a6bd"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af5ac1a72317e399ba3b651550907a6bd"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EVC_TXFS_LEN</b>&#160;&#160;&#160;(2)</td></tr>
<tr class="separator:af5ac1a72317e399ba3b651550907a6bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a318c83274dec55665d208457bddf5569"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a318c83274dec55665d208457bddf5569"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EVC_TXFS_MASK</b>&#160;&#160;&#160;0x0FFF</td></tr>
<tr class="separator:a318c83274dec55665d208457bddf5569"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a39ddeb1d3e9878d14df100c78562fea0"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a39ddeb1d3e9878d14df100c78562fea0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EVC_HPW_OFFSET</b>&#160;&#160;&#160;0x18        /* The EVC_HPW field is a 12-bit counter of Half Period Warnings. */</td></tr>
<tr class="separator:a39ddeb1d3e9878d14df100c78562fea0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9e7abae2701267cb776b0368a809d205"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9e7abae2701267cb776b0368a809d205"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EVC_HPW_LEN</b>&#160;&#160;&#160;(2)</td></tr>
<tr class="separator:a9e7abae2701267cb776b0368a809d205"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab58e79f94928e4dcd327fa6a2d5bd887"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab58e79f94928e4dcd327fa6a2d5bd887"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EVC_HPW_MASK</b>&#160;&#160;&#160;0x0FFF</td></tr>
<tr class="separator:ab58e79f94928e4dcd327fa6a2d5bd887"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4651f62ad0521578c810fc5366811fac"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4651f62ad0521578c810fc5366811fac"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EVC_TPW_OFFSET</b>&#160;&#160;&#160;0x1A        /* The EVC_TPW field is a 12-bit counter of Transmitter Power-Up Warnings. */</td></tr>
<tr class="separator:a4651f62ad0521578c810fc5366811fac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a03c2bb096d949c5927964be80cb37033"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a03c2bb096d949c5927964be80cb37033"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EVC_TPW_LEN</b>&#160;&#160;&#160;(2)</td></tr>
<tr class="separator:a03c2bb096d949c5927964be80cb37033"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac8aa08091d826ac34891fd7e778c56f2"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac8aa08091d826ac34891fd7e778c56f2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EVC_TPW_MASK</b>&#160;&#160;&#160;0x0FFF</td></tr>
<tr class="separator:ac8aa08091d826ac34891fd7e778c56f2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a65f7cb485c8ae57ce9738532676653dc"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a65f7cb485c8ae57ce9738532676653dc"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>EVC_RES1_OFFSET</b>&#160;&#160;&#160;0x1C        /* Please take care not to write to this register as doing so may cause the DW1000 to malfunction. */</td></tr>
<tr class="separator:a65f7cb485c8ae57ce9738532676653dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aca2a54d91b9bd781fd6b093e811b996a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aca2a54d91b9bd781fd6b093e811b996a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DIAG_TMC_OFFSET</b>&#160;&#160;&#160;0x24</td></tr>
<tr class="separator:aca2a54d91b9bd781fd6b093e811b996a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a48e27e34728e1ab056c5fd97f0ccedea"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a48e27e34728e1ab056c5fd97f0ccedea"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DIAG_TMC_LEN</b>&#160;&#160;&#160;(2)</td></tr>
<tr class="separator:a48e27e34728e1ab056c5fd97f0ccedea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a699da5d1b8f0669842028cfeca49eef8"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a699da5d1b8f0669842028cfeca49eef8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DIAG_TMC_MASK</b>&#160;&#160;&#160;0x0010</td></tr>
<tr class="separator:a699da5d1b8f0669842028cfeca49eef8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1cd67a43bfd6a00112880c5aa96ce6ff"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1cd67a43bfd6a00112880c5aa96ce6ff"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DIAG_TMC_TX_PSTM</b>&#160;&#160;&#160;0x0010      /* This test mode is provided to help support regulatory approvals spectral testing. When the TX_PSTM bit is set it enables a repeating transmission of the data from the TX_BUFFER */</td></tr>
<tr class="separator:a1cd67a43bfd6a00112880c5aa96ce6ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b0e691df1d793c6a6b9f1eb4ff263e5"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a5b0e691df1d793c6a6b9f1eb4ff263e5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="deca__regs_8h.html#a5b0e691df1d793c6a6b9f1eb4ff263e5">REG_30_ID_RESERVED</a>&#160;&#160;&#160;0x30</td></tr>
<tr class="memdesc:a5b0e691df1d793c6a6b9f1eb4ff263e5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit definitions for register 0x30-0x35 Please take care not to write to these registers as doing so may cause the DW1000 to malfunction. <br/></td></tr>
<tr class="separator:a5b0e691df1d793c6a6b9f1eb4ff263e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afc61f132d5cb53bda95d3d2c93b2d172"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="afc61f132d5cb53bda95d3d2c93b2d172"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_31_ID_RESERVED</b>&#160;&#160;&#160;0x31</td></tr>
<tr class="separator:afc61f132d5cb53bda95d3d2c93b2d172"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2e81ea5c601765392539b665cf4e434d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2e81ea5c601765392539b665cf4e434d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_32_ID_RESERVED</b>&#160;&#160;&#160;0x32</td></tr>
<tr class="separator:a2e81ea5c601765392539b665cf4e434d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8bdee50fad8711e99a8ff029f2c93870"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8bdee50fad8711e99a8ff029f2c93870"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_33_ID_RESERVED</b>&#160;&#160;&#160;0x33</td></tr>
<tr class="separator:a8bdee50fad8711e99a8ff029f2c93870"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a543bee6b8dc9794cdb90fdfd9725c04b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a543bee6b8dc9794cdb90fdfd9725c04b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_34_ID_RESERVED</b>&#160;&#160;&#160;0x34</td></tr>
<tr class="separator:a543bee6b8dc9794cdb90fdfd9725c04b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7da676bcc3d0bf3e9d5a031b8462edbc"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7da676bcc3d0bf3e9d5a031b8462edbc"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_35_ID_RESERVED</b>&#160;&#160;&#160;0x35</td></tr>
<tr class="separator:a7da676bcc3d0bf3e9d5a031b8462edbc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1754d490d290ea2c1a2ad4d933edbaf1"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1754d490d290ea2c1a2ad4d933edbaf1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="deca__regs_8h.html#a1754d490d290ea2c1a2ad4d933edbaf1">PMSC_ID</a>&#160;&#160;&#160;0x36            /* Power Management System Control Block */</td></tr>
<tr class="memdesc:a1754d490d290ea2c1a2ad4d933edbaf1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit definitions for register PMSC. <br/></td></tr>
<tr class="separator:a1754d490d290ea2c1a2ad4d933edbaf1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a61ca6e2ad252d7dd219806b2f9b7870b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a61ca6e2ad252d7dd219806b2f9b7870b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMSC_LEN</b>&#160;&#160;&#160;(48)</td></tr>
<tr class="separator:a61ca6e2ad252d7dd219806b2f9b7870b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adef9d26cbeba56cbe43138649b5dd13f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="adef9d26cbeba56cbe43138649b5dd13f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMSC_CTRL0_OFFSET</b>&#160;&#160;&#160;0x00</td></tr>
<tr class="separator:adef9d26cbeba56cbe43138649b5dd13f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a47df7415153640ce91439054bdc3cd88"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a47df7415153640ce91439054bdc3cd88"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMSC_CTRL0_LEN</b>&#160;&#160;&#160;(4)</td></tr>
<tr class="separator:a47df7415153640ce91439054bdc3cd88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a23f5a5447ab6f2c709918e199ebaed24"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a23f5a5447ab6f2c709918e199ebaed24"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMSC_CTRL0_MASK</b>&#160;&#160;&#160;0xF08F847FUL    /* access mask to register PMSC_CTRL0 */</td></tr>
<tr class="separator:a23f5a5447ab6f2c709918e199ebaed24"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a69183ef51135c7c4bb8987e380ae1f8b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a69183ef51135c7c4bb8987e380ae1f8b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMSC_CTRL0_SYSCLKS_AUTO</b>&#160;&#160;&#160;0x00000000UL    /* The system clock will run off the 19.2 MHz XTI clock until the PLL is calibrated and locked, then it will switch over the 125 MHz PLL clock */</td></tr>
<tr class="separator:a69183ef51135c7c4bb8987e380ae1f8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a475bf4af9a9975ff216c945d624c8704"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a475bf4af9a9975ff216c945d624c8704"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMSC_CTRL0_SYSCLKS_19M</b>&#160;&#160;&#160;0x00000001UL    /* Force system clock to be the 19.2 MHz XTI clock. */</td></tr>
<tr class="separator:a475bf4af9a9975ff216c945d624c8704"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6ffc4d5011724024e1c1a118626e1ad0"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6ffc4d5011724024e1c1a118626e1ad0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMSC_CTRL0_SYSCLKS_125M</b>&#160;&#160;&#160;0x00000002UL    /* Force system clock to the 125 MHz PLL clock. */</td></tr>
<tr class="separator:a6ffc4d5011724024e1c1a118626e1ad0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2c15432429411493851cfa9b17716f96"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2c15432429411493851cfa9b17716f96"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMSC_CTRL0_RXCLKS_AUTO</b>&#160;&#160;&#160;0x00000000UL    /* The RX clock will be disabled until it is required for an RX operation */</td></tr>
<tr class="separator:a2c15432429411493851cfa9b17716f96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8189dcb9f9b98ae4f63e2f2e5b739111"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8189dcb9f9b98ae4f63e2f2e5b739111"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMSC_CTRL0_RXCLKS_19M</b>&#160;&#160;&#160;0x00000004UL    /* Force RX clock enable and sourced clock from the 19.2 MHz XTI clock */</td></tr>
<tr class="separator:a8189dcb9f9b98ae4f63e2f2e5b739111"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afde4276654f23382e873a9c39d1bd615"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="afde4276654f23382e873a9c39d1bd615"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMSC_CTRL0_RXCLKS_125M</b>&#160;&#160;&#160;0x00000008UL    /* Force RX clock enable and sourced from the 125 MHz PLL clock */</td></tr>
<tr class="separator:afde4276654f23382e873a9c39d1bd615"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a39254005be53232db0ca33d067092289"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a39254005be53232db0ca33d067092289"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMSC_CTRL0_RXCLKS_OFF</b>&#160;&#160;&#160;0x0000000CUL    /* Force RX clock off. */</td></tr>
<tr class="separator:a39254005be53232db0ca33d067092289"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aed34974edf75d0e2f21189b2cd4ce7a0"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aed34974edf75d0e2f21189b2cd4ce7a0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMSC_CTRL0_TXCLKS_AUTO</b>&#160;&#160;&#160;0x00000000UL    /* The TX clock will be disabled until it is required for a TX operation */</td></tr>
<tr class="separator:aed34974edf75d0e2f21189b2cd4ce7a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8c7032404fd74aae05f92cd4f76b87c4"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8c7032404fd74aae05f92cd4f76b87c4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMSC_CTRL0_TXCLKS_19M</b>&#160;&#160;&#160;0x00000010UL    /* Force TX clock enable and sourced clock from the 19.2 MHz XTI clock */</td></tr>
<tr class="separator:a8c7032404fd74aae05f92cd4f76b87c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac6fe37f9899b0396b6f8a23241f86e69"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac6fe37f9899b0396b6f8a23241f86e69"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMSC_CTRL0_TXCLKS_125M</b>&#160;&#160;&#160;0x00000020UL    /* Force TX clock enable and sourced from the 125 MHz PLL clock */</td></tr>
<tr class="separator:ac6fe37f9899b0396b6f8a23241f86e69"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a16dd484861370c3f19df801015d48069"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a16dd484861370c3f19df801015d48069"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMSC_CTRL0_TXCLKS_OFF</b>&#160;&#160;&#160;0x00000030UL    /* Force TX clock off */</td></tr>
<tr class="separator:a16dd484861370c3f19df801015d48069"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afb452cac229c2075baa5502cdbb17d9e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="afb452cac229c2075baa5502cdbb17d9e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMSC_CTRL0_FACE</b>&#160;&#160;&#160;0x00000040UL    /* Force Accumulator Clock Enable */</td></tr>
<tr class="separator:afb452cac229c2075baa5502cdbb17d9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a206f9d67a93e9b452f2a5695e46a8dc1"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a206f9d67a93e9b452f2a5695e46a8dc1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMSC_CTRL1_OFFSET</b>&#160;&#160;&#160;0x04</td></tr>
<tr class="separator:a206f9d67a93e9b452f2a5695e46a8dc1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3ac6ad7718c6b10af49d6f020b13a0c7"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3ac6ad7718c6b10af49d6f020b13a0c7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMSC_CTRL1_LEN</b>&#160;&#160;&#160;(4)</td></tr>
<tr class="separator:a3ac6ad7718c6b10af49d6f020b13a0c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af7235ff20bae12218a1cf8d4da870d74"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="af7235ff20bae12218a1cf8d4da870d74"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMSC_CTRL1_MASK</b>&#160;&#160;&#160;0xFC02F802UL    /* access mask to register PMSC_CTRL1 */</td></tr>
<tr class="separator:af7235ff20bae12218a1cf8d4da870d74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a732c94846902ba961f1fef14ec463982"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a732c94846902ba961f1fef14ec463982"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMSC_CTRL1_ARX2INIT</b>&#160;&#160;&#160;0x00000002UL    /* Automatic transition from receive mode into the INIT state */</td></tr>
<tr class="separator:a732c94846902ba961f1fef14ec463982"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2743654604f937f66bf998ed77c5311a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2743654604f937f66bf998ed77c5311a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMSC_CTRL1_ATXSLP</b>&#160;&#160;&#160;0x00000800UL    /* If this bit is set then the DW1000 will automatically transition into SLEEP or DEEPSLEEP mode after transmission of a frame */</td></tr>
<tr class="separator:a2743654604f937f66bf998ed77c5311a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a117c385e7a4d2c458ea64ec4b810077b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a117c385e7a4d2c458ea64ec4b810077b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMSC_CTRL1_ARXSLP</b>&#160;&#160;&#160;0x00001000UL    /* this bit is set then the DW1000 will automatically transition into SLEEP mode after a receive attempt */</td></tr>
<tr class="separator:a117c385e7a4d2c458ea64ec4b810077b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2a689fe40a07ed73abe17d1f84aa5cb4"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2a689fe40a07ed73abe17d1f84aa5cb4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMSC_CTRL1_SNOZE</b>&#160;&#160;&#160;0x00002000UL    /* Snooze Enable */</td></tr>
<tr class="separator:a2a689fe40a07ed73abe17d1f84aa5cb4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a82667f8ab20745178fb0d09433d5654c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a82667f8ab20745178fb0d09433d5654c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMSC_CTRL1_SNOZR</b>&#160;&#160;&#160;0x00004000UL    /* The SNOZR bit is set to allow the snooze timer to repeat twice */</td></tr>
<tr class="separator:a82667f8ab20745178fb0d09433d5654c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afe32e4ec0fe6b897a199cab9d32f73b4"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="afe32e4ec0fe6b897a199cab9d32f73b4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMSC_CTRL1_PLLSYN</b>&#160;&#160;&#160;0x00008000UL    /* This enables a special 1 GHz clock used for some external SYNC modes */</td></tr>
<tr class="separator:afe32e4ec0fe6b897a199cab9d32f73b4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a82f73b08a15dfe055e4e7fc193de0348"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a82f73b08a15dfe055e4e7fc193de0348"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMSC_CTRL1_LDERUNE</b>&#160;&#160;&#160;0x00020000UL    /* This bit enables the running of the LDE algorithm */</td></tr>
<tr class="separator:a82f73b08a15dfe055e4e7fc193de0348"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6bb840f9886b2525e8ccfc3201075faf"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6bb840f9886b2525e8ccfc3201075faf"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMSC_CTRL1_KHZCLKDIV_MASK</b>&#160;&#160;&#160;0xFC000000UL    /* Kilohertz clock divisor */</td></tr>
<tr class="separator:a6bb840f9886b2525e8ccfc3201075faf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad1a4682c7378f1f98513925510e92fa8"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad1a4682c7378f1f98513925510e92fa8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMSC_CTRL1_PKTSEQ_DISABLE</b>&#160;&#160;&#160;0x00		/* writing this to PMSC CONTROL 1 register (bits 10-3) disables PMSC control of analog RF subsystems */</td></tr>
<tr class="separator:ad1a4682c7378f1f98513925510e92fa8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aba8e4fbd1daa742c3a4770d5cce8b4d3"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aba8e4fbd1daa742c3a4770d5cce8b4d3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMSC_CTRL1_PKTSEQ_ENABLE</b>&#160;&#160;&#160;0xE7		/* writing this to PMSC CONTROL 1 register (bits 10-3) enables PMSC control of analog RF subsystems */</td></tr>
<tr class="separator:aba8e4fbd1daa742c3a4770d5cce8b4d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2f4f8ce55fa089f7a06dacf923b41cc4"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2f4f8ce55fa089f7a06dacf923b41cc4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMSC_RES1_OFFSET</b>&#160;&#160;&#160;0x08</td></tr>
<tr class="separator:a2f4f8ce55fa089f7a06dacf923b41cc4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa832661374df8856c6502bd256baf0b7"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa832661374df8856c6502bd256baf0b7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMSC_SNOZT_OFFSET</b>&#160;&#160;&#160;0x0C            /* PMSC Snooze Time Register */</td></tr>
<tr class="separator:aa832661374df8856c6502bd256baf0b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa2ee62d5c67dc342ad3f8b71107c1a15"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa2ee62d5c67dc342ad3f8b71107c1a15"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMSC_SNOZT_LEN</b>&#160;&#160;&#160;(1)</td></tr>
<tr class="separator:aa2ee62d5c67dc342ad3f8b71107c1a15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7a65c58bfe49d92dd261c77ff3c66e55"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7a65c58bfe49d92dd261c77ff3c66e55"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMSC_RES2_OFFSET</b>&#160;&#160;&#160;0x10</td></tr>
<tr class="separator:a7a65c58bfe49d92dd261c77ff3c66e55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a05ddedfac024274c902fee58f7714a0a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a05ddedfac024274c902fee58f7714a0a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMSC_RES3_OFFSET</b>&#160;&#160;&#160;0x24</td></tr>
<tr class="separator:a05ddedfac024274c902fee58f7714a0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a34c25bbff805a217fc77605cfec5a2c0"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a34c25bbff805a217fc77605cfec5a2c0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMSC_TXFINESEQ_OFFSET</b>&#160;&#160;&#160;0x26		/* Writing PMSC_TXFINESEQ_DIS_MASK disables fine grain sequencing in the transmitter*/</td></tr>
<tr class="separator:a34c25bbff805a217fc77605cfec5a2c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acb2951cc267c1c69f1a53aaafd6ce572"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="acb2951cc267c1c69f1a53aaafd6ce572"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMSC_TXFINESEQ_DIS_MASK</b>&#160;&#160;&#160;(0x0)</td></tr>
<tr class="separator:acb2951cc267c1c69f1a53aaafd6ce572"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8ff98a425e0142f46b41e027abb53dd0"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8ff98a425e0142f46b41e027abb53dd0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMSC_TXFINESEQ_EN_MASK</b>&#160;&#160;&#160;(0B74)      /* Writing PMSC_TXFINESEQ_EN_MASK enables fine grain sequencing in the transmitter*/</td></tr>
<tr class="separator:a8ff98a425e0142f46b41e027abb53dd0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4db0c211744c357c1d0301c605dad3d1"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a4db0c211744c357c1d0301c605dad3d1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMSC_LEDC_OFFSET</b>&#160;&#160;&#160;0x28</td></tr>
<tr class="separator:a4db0c211744c357c1d0301c605dad3d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a66feeadb98c9da5431b2ef7f5efbb103"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a66feeadb98c9da5431b2ef7f5efbb103"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMSC_LEDC_LEN</b>&#160;&#160;&#160;(4)</td></tr>
<tr class="separator:a66feeadb98c9da5431b2ef7f5efbb103"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab5061fa428a5372eab20cda9c0face9a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab5061fa428a5372eab20cda9c0face9a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMSC_LEDC_MASK</b>&#160;&#160;&#160;0x000001FFUL    /* 32-bit LED control register. */</td></tr>
<tr class="separator:ab5061fa428a5372eab20cda9c0face9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acd3fe6ae9b1d47826c8cad00e3c7b2e3"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="acd3fe6ae9b1d47826c8cad00e3c7b2e3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMSC_LEDC_BLINK_TIM_MASK</b>&#160;&#160;&#160;0x000000FFUL    /* This field determines how long the LEDs remain lit after an event that causes them to be set on. default 0x20 give 0x20 * 14mS = 400mS */</td></tr>
<tr class="separator:acd3fe6ae9b1d47826c8cad00e3c7b2e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a71c897168b93c43afd381f73ea5d9df2"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a71c897168b93c43afd381f73ea5d9df2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PMSC_LEDC_BLNKEN</b>&#160;&#160;&#160;0x00000100UL    /* Blink Enable. When this bit is set to 1 the LED blink feature is enabled. */</td></tr>
<tr class="separator:a71c897168b93c43afd381f73ea5d9df2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a63dc73bb021e5206c4ac9b301391ed6f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a63dc73bb021e5206c4ac9b301391ed6f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="deca__regs_8h.html#a63dc73bb021e5206c4ac9b301391ed6f">REG_37_ID_RESERVED</a>&#160;&#160;&#160;0x37</td></tr>
<tr class="memdesc:a63dc73bb021e5206c4ac9b301391ed6f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit definitions for register 0x37-0x3F Please take care not to write to these registers as doing so may cause the DW1000 to malfunction. <br/></td></tr>
<tr class="separator:a63dc73bb021e5206c4ac9b301391ed6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a84986d73b8804caa49a40ef2da4fd3a3"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a84986d73b8804caa49a40ef2da4fd3a3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_38_ID_RESERVED</b>&#160;&#160;&#160;0x38</td></tr>
<tr class="separator:a84986d73b8804caa49a40ef2da4fd3a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab47cb4f29a73f4d25e7d8f1014d3edcf"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab47cb4f29a73f4d25e7d8f1014d3edcf"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_39_ID_RESERVED</b>&#160;&#160;&#160;0x39</td></tr>
<tr class="separator:ab47cb4f29a73f4d25e7d8f1014d3edcf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa880e073b49854cb0ae4605be01c4b13"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa880e073b49854cb0ae4605be01c4b13"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_3A_ID_RESERVED</b>&#160;&#160;&#160;0x3A</td></tr>
<tr class="separator:aa880e073b49854cb0ae4605be01c4b13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a51cf4a1cccca45351fae79f66834c574"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a51cf4a1cccca45351fae79f66834c574"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_3B_ID_RESERVED</b>&#160;&#160;&#160;0x3B</td></tr>
<tr class="separator:a51cf4a1cccca45351fae79f66834c574"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae88749321a3af332f16832d850db22f9"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae88749321a3af332f16832d850db22f9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_3C_ID_RESERVED</b>&#160;&#160;&#160;0x3C</td></tr>
<tr class="separator:ae88749321a3af332f16832d850db22f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a439113304bdebc2999fce9f815e24586"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a439113304bdebc2999fce9f815e24586"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_3D_ID_RESERVED</b>&#160;&#160;&#160;0x3D</td></tr>
<tr class="separator:a439113304bdebc2999fce9f815e24586"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aad17ecde9c1e3885edbf956231ae6166"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aad17ecde9c1e3885edbf956231ae6166"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_3E_ID_RESERVED</b>&#160;&#160;&#160;0x3E</td></tr>
<tr class="separator:aad17ecde9c1e3885edbf956231ae6166"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad1b6c20bc2bb2d15dde853b46648bedc"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad1b6c20bc2bb2d15dde853b46648bedc"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>REG_3F_ID_RESERVED</b>&#160;&#160;&#160;0x3F</td></tr>
<tr class="separator:ad1b6c20bc2bb2d15dde853b46648bedc"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>DW1000 Register Definitions This file supports assembler and C development for DW1000 enabled devices. </p>
<hr/>
<dl class="section attention"><dt>Attention</dt><dd></dd></dl>
<p>Copyright 2013 (c) DecaWave Ltd, Dublin, Ireland.</p>
<p>All rights reserved. </p>
</div><h2 class="groupheader">Macro Definition Documentation</h2>
<a class="anchor" id="aa92f33f5e885c9b027aa981257a7cda6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLEAR_ALLRXERROR_EVENTS</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(SYS_STATUS_RXPHE | SYS_STATUS_RXFCE | SYS_STATUS_RXRFSL | \</div>
<div class="line">                                SYS_STATUS_RXSFDTO | SYS_STATUS_RXRFTO | SYS_STATUS_RXPTO |\</div>
<div class="line">                                SYS_STATUS_AFFREJ | SYS_STATUS_LDEERR) <span class="comment">/* Clear all RX event flags after an rx error */</span></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="aca7e764e5539c10a4f06692e0eef2921"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLEAR_ALLRXGOOD_EVENTS</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(SYS_STATUS_RXDFR | SYS_STATUS_RXFCG | SYS_STATUS_RXPRD | \</div>
<div class="line">                                SYS_STATUS_RXSFDD | SYS_STATUS_RXPHD | SYS_STATUS_LDEDONE) <span class="comment">/* Clear all RX event flags after a packet reception */</span></div>
</div><!-- fragment -->
</div>
</div>
<a class="anchor" id="ade323f926df2c969ab7a86c32611991f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define CLEAR_ALLTX_EVENTS</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">(SYS_STATUS_AAT | SYS_STATUS_TXFRB | SYS_STATUS_TXPRS | \</div>
<div class="line">                                SYS_STATUS_TXPHS | SYS_STATUS_TXFRS ) <span class="comment">/* Clear all TX event flags */</span></div>
</div><!-- fragment -->
</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon Jan 18 2016 16:07:25 for Badge v1 by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.6
</small></address>
</body>
</html>
