$comment
	File created using the following command:
		vcd file circuit_counter.msim.vcd -direction
$end
$date
	Sun Dec 27 23:05:18 2020
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module circuit_counter_vlg_vec_tst $end
$var reg 1 ! CP $end
$var wire 1 " Q [3] $end
$var wire 1 # Q [2] $end
$var wire 1 $ Q [1] $end
$var wire 1 % Q [0] $end

$scope module i1 $end
$var wire 1 & gnd $end
$var wire 1 ' vcc $end
$var wire 1 ( unknown $end
$var tri1 1 ) devclrn $end
$var tri1 1 * devpor $end
$var tri1 1 + devoe $end
$var wire 1 , CP~combout $end
$var wire 1 - Q[1]~reg0_regout $end
$var wire 1 . Q[3]~reg0_regout $end
$var wire 1 / Q[2]~reg0_regout $end
$var wire 1 0 Q[0]~reg0_regout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0%
0$
0#
0"
0&
1'
x(
1)
1*
1+
0,
0-
0.
0/
00
$end
#25000
1!
1,
10
1%
#50000
0!
0,
#75000
1!
1,
00
1-
0%
1$
#100000
0!
0,
#125000
1!
1,
1/
0-
1#
0$
#150000
0!
0,
#175000
1!
1,
0/
1.
0#
1"
#200000
0!
0,
#225000
1!
1,
10
0.
1%
0"
#250000
0!
0,
#275000
1!
1,
00
1-
0%
1$
#300000
0!
0,
#325000
1!
1,
1/
0-
1#
0$
#350000
0!
0,
#375000
1!
1,
0/
1.
0#
1"
#400000
0!
0,
#425000
1!
1,
10
0.
1%
0"
#450000
0!
0,
#475000
1!
1,
00
1-
0%
1$
#500000
0!
0,
#525000
1!
1,
1/
0-
1#
0$
#550000
0!
0,
#575000
1!
1,
0/
1.
0#
1"
#600000
0!
0,
#625000
1!
1,
10
0.
1%
0"
#650000
0!
0,
#675000
1!
1,
00
1-
0%
1$
#700000
0!
0,
#725000
1!
1,
1/
0-
1#
0$
#750000
0!
0,
#775000
1!
1,
0/
1.
0#
1"
#800000
0!
0,
#825000
1!
1,
10
0.
1%
0"
#850000
0!
0,
#875000
1!
1,
00
1-
0%
1$
#900000
0!
0,
#925000
1!
1,
1/
0-
1#
0$
#950000
0!
0,
#975000
1!
1,
0/
1.
0#
1"
#1000000
