{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1588828892491 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1588828892498 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 07 00:21:32 2020 " "Processing started: Thu May 07 00:21:32 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1588828892498 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588828892498 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Final_Project_Frogger -c Final_Project_Frogger " "Command: quartus_map --read_settings_files=on --write_settings_files=off Final_Project_Frogger -c Final_Project_Frogger" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588828892498 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1588828894100 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1588828894100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.sv 3 3 " "Found 3 design units, including 3 entities, in source file ram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 frameRAMFrog " "Found entity 1: frameRAMFrog" {  } { { "ram.sv" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/ram.sv" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588828906270 ""} { "Info" "ISGN_ENTITY_NAME" "2 frameRAMCar " "Found entity 2: frameRAMCar" {  } { { "ram.sv" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/ram.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588828906270 ""} { "Info" "ISGN_ENTITY_NAME" "3 frameRAMLog " "Found entity 3: frameRAMLog" {  } { { "ram.sv" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/ram.sv" 64 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588828906270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588828906270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "font_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file font_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 font_rom " "Found entity 1: font_rom" {  } { { "font_rom.sv" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/font_rom.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588828906279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588828906279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "frog.sv 1 1 " "Found 1 design units, including 1 entities, in source file frog.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Frog " "Found entity 1: Frog" {  } { { "frog.sv" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/frog.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588828906286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588828906286 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "HexDriver.sv(23) " "Verilog HDL warning at HexDriver.sv(23): extended using \"x\" or \"z\"" {  } { { "HexDriver.sv" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/HexDriver.sv" 23 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1588828906290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hexdriver.sv 1 1 " "Found 1 design units, including 1 entities, in source file hexdriver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HexDriver " "Found entity 1: HexDriver" {  } { { "HexDriver.sv" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/HexDriver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588828906293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588828906293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "color_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file color_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 color_mapper " "Found entity 1: color_mapper" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/Color_Mapper.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588828906301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588828906301 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "hpi_io_intf.sv(43) " "Verilog HDL warning at hpi_io_intf.sv(43): extended using \"x\" or \"z\"" {  } { { "hpi_io_intf.sv" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/hpi_io_intf.sv" 43 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1588828906305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hpi_io_intf.sv 1 1 " "Found 1 design units, including 1 entities, in source file hpi_io_intf.sv" { { "Info" "ISGN_ENTITY_NAME" "1 hpi_io_intf " "Found entity 1: hpi_io_intf" {  } { { "hpi_io_intf.sv" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/hpi_io_intf.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588828906308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588828906308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_clk.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_clk.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_clk " "Found entity 1: vga_clk" {  } { { "vga_clk.v" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/vga_clk.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588828906315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588828906315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "frogger_qsys/synthesis/frogger_qsys.v 1 1 " "Found 1 design units, including 1 entities, in source file frogger_qsys/synthesis/frogger_qsys.v" { { "Info" "ISGN_ENTITY_NAME" "1 frogger_qsys " "Found entity 1: frogger_qsys" {  } { { "frogger_qsys/synthesis/frogger_qsys.v" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/frogger_qsys/synthesis/frogger_qsys.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588828906321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588828906321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "frogger_qsys/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file frogger_qsys/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "frogger_qsys/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/frogger_qsys/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588828906326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588828906326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "frogger_qsys/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file frogger_qsys/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "frogger_qsys/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/frogger_qsys/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588828906332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588828906332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "frogger_qsys/synthesis/submodules/frogger_qsys_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file frogger_qsys/synthesis/submodules/frogger_qsys_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 frogger_qsys_irq_mapper " "Found entity 1: frogger_qsys_irq_mapper" {  } { { "frogger_qsys/synthesis/submodules/frogger_qsys_irq_mapper.sv" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/frogger_qsys/synthesis/submodules/frogger_qsys_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588828906336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588828906336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "frogger_qsys/synthesis/submodules/frogger_qsys_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file frogger_qsys/synthesis/submodules/frogger_qsys_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 frogger_qsys_mm_interconnect_0 " "Found entity 1: frogger_qsys_mm_interconnect_0" {  } { { "frogger_qsys/synthesis/submodules/frogger_qsys_mm_interconnect_0.v" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/frogger_qsys/synthesis/submodules/frogger_qsys_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588828906351 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588828906351 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "frogger_qsys/synthesis/submodules/frogger_qsys_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file frogger_qsys/synthesis/submodules/frogger_qsys_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 frogger_qsys_mm_interconnect_0_avalon_st_adapter " "Found entity 1: frogger_qsys_mm_interconnect_0_avalon_st_adapter" {  } { { "frogger_qsys/synthesis/submodules/frogger_qsys_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/frogger_qsys/synthesis/submodules/frogger_qsys_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588828906356 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588828906356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "frogger_qsys/synthesis/submodules/frogger_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file frogger_qsys/synthesis/submodules/frogger_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 frogger_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: frogger_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "frogger_qsys/synthesis/submodules/frogger_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/frogger_qsys/synthesis/submodules/frogger_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588828906363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588828906363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "frogger_qsys/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file frogger_qsys/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "frogger_qsys/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/frogger_qsys/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588828906369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588828906369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "frogger_qsys/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file frogger_qsys/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "frogger_qsys/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/frogger_qsys/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588828906375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588828906375 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "frogger_qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file frogger_qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "frogger_qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/frogger_qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588828906381 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588828906381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "frogger_qsys/synthesis/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file frogger_qsys/synthesis/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "frogger_qsys/synthesis/submodules/altera_std_synchronizer_nocut.v" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/frogger_qsys/synthesis/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588828906386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588828906386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "frogger_qsys/synthesis/submodules/frogger_qsys_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file frogger_qsys/synthesis/submodules/frogger_qsys_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 frogger_qsys_mm_interconnect_0_rsp_mux_001 " "Found entity 1: frogger_qsys_mm_interconnect_0_rsp_mux_001" {  } { { "frogger_qsys/synthesis/submodules/frogger_qsys_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/frogger_qsys/synthesis/submodules/frogger_qsys_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588828906391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588828906391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "frogger_qsys/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file frogger_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "frogger_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/frogger_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588828906398 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "frogger_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/frogger_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588828906398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588828906398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "frogger_qsys/synthesis/submodules/frogger_qsys_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file frogger_qsys/synthesis/submodules/frogger_qsys_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 frogger_qsys_mm_interconnect_0_rsp_mux " "Found entity 1: frogger_qsys_mm_interconnect_0_rsp_mux" {  } { { "frogger_qsys/synthesis/submodules/frogger_qsys_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/frogger_qsys/synthesis/submodules/frogger_qsys_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588828906404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588828906404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "frogger_qsys/synthesis/submodules/frogger_qsys_mm_interconnect_0_rsp_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file frogger_qsys/synthesis/submodules/frogger_qsys_mm_interconnect_0_rsp_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 frogger_qsys_mm_interconnect_0_rsp_demux_001 " "Found entity 1: frogger_qsys_mm_interconnect_0_rsp_demux_001" {  } { { "frogger_qsys/synthesis/submodules/frogger_qsys_mm_interconnect_0_rsp_demux_001.sv" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/frogger_qsys/synthesis/submodules/frogger_qsys_mm_interconnect_0_rsp_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588828906410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588828906410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "frogger_qsys/synthesis/submodules/frogger_qsys_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file frogger_qsys/synthesis/submodules/frogger_qsys_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 frogger_qsys_mm_interconnect_0_rsp_demux " "Found entity 1: frogger_qsys_mm_interconnect_0_rsp_demux" {  } { { "frogger_qsys/synthesis/submodules/frogger_qsys_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/frogger_qsys/synthesis/submodules/frogger_qsys_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588828906417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588828906417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "frogger_qsys/synthesis/submodules/frogger_qsys_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file frogger_qsys/synthesis/submodules/frogger_qsys_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 frogger_qsys_mm_interconnect_0_cmd_mux_001 " "Found entity 1: frogger_qsys_mm_interconnect_0_cmd_mux_001" {  } { { "frogger_qsys/synthesis/submodules/frogger_qsys_mm_interconnect_0_cmd_mux_001.sv" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/frogger_qsys/synthesis/submodules/frogger_qsys_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588828906422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588828906422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "frogger_qsys/synthesis/submodules/frogger_qsys_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file frogger_qsys/synthesis/submodules/frogger_qsys_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 frogger_qsys_mm_interconnect_0_cmd_mux " "Found entity 1: frogger_qsys_mm_interconnect_0_cmd_mux" {  } { { "frogger_qsys/synthesis/submodules/frogger_qsys_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/frogger_qsys/synthesis/submodules/frogger_qsys_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588828906427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588828906427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "frogger_qsys/synthesis/submodules/frogger_qsys_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file frogger_qsys/synthesis/submodules/frogger_qsys_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 frogger_qsys_mm_interconnect_0_cmd_demux_001 " "Found entity 1: frogger_qsys_mm_interconnect_0_cmd_demux_001" {  } { { "frogger_qsys/synthesis/submodules/frogger_qsys_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/frogger_qsys/synthesis/submodules/frogger_qsys_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588828906433 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588828906433 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "frogger_qsys/synthesis/submodules/frogger_qsys_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file frogger_qsys/synthesis/submodules/frogger_qsys_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 frogger_qsys_mm_interconnect_0_cmd_demux " "Found entity 1: frogger_qsys_mm_interconnect_0_cmd_demux" {  } { { "frogger_qsys/synthesis/submodules/frogger_qsys_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/frogger_qsys/synthesis/submodules/frogger_qsys_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588828906438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588828906438 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel frogger_qsys_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at frogger_qsys_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "frogger_qsys/synthesis/submodules/frogger_qsys_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/frogger_qsys/synthesis/submodules/frogger_qsys_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1588828906441 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel frogger_qsys_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at frogger_qsys_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "frogger_qsys/synthesis/submodules/frogger_qsys_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/frogger_qsys/synthesis/submodules/frogger_qsys_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1588828906442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "frogger_qsys/synthesis/submodules/frogger_qsys_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file frogger_qsys/synthesis/submodules/frogger_qsys_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 frogger_qsys_mm_interconnect_0_router_003_default_decode " "Found entity 1: frogger_qsys_mm_interconnect_0_router_003_default_decode" {  } { { "frogger_qsys/synthesis/submodules/frogger_qsys_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/frogger_qsys/synthesis/submodules/frogger_qsys_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588828906445 ""} { "Info" "ISGN_ENTITY_NAME" "2 frogger_qsys_mm_interconnect_0_router_003 " "Found entity 2: frogger_qsys_mm_interconnect_0_router_003" {  } { { "frogger_qsys/synthesis/submodules/frogger_qsys_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/frogger_qsys/synthesis/submodules/frogger_qsys_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588828906445 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588828906445 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel frogger_qsys_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at frogger_qsys_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "frogger_qsys/synthesis/submodules/frogger_qsys_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/frogger_qsys/synthesis/submodules/frogger_qsys_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1588828906450 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel frogger_qsys_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at frogger_qsys_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "frogger_qsys/synthesis/submodules/frogger_qsys_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/frogger_qsys/synthesis/submodules/frogger_qsys_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1588828906450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "frogger_qsys/synthesis/submodules/frogger_qsys_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file frogger_qsys/synthesis/submodules/frogger_qsys_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 frogger_qsys_mm_interconnect_0_router_002_default_decode " "Found entity 1: frogger_qsys_mm_interconnect_0_router_002_default_decode" {  } { { "frogger_qsys/synthesis/submodules/frogger_qsys_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/frogger_qsys/synthesis/submodules/frogger_qsys_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588828906453 ""} { "Info" "ISGN_ENTITY_NAME" "2 frogger_qsys_mm_interconnect_0_router_002 " "Found entity 2: frogger_qsys_mm_interconnect_0_router_002" {  } { { "frogger_qsys/synthesis/submodules/frogger_qsys_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/frogger_qsys/synthesis/submodules/frogger_qsys_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588828906453 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588828906453 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel frogger_qsys_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at frogger_qsys_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "frogger_qsys/synthesis/submodules/frogger_qsys_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/frogger_qsys/synthesis/submodules/frogger_qsys_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1588828906456 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel frogger_qsys_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at frogger_qsys_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "frogger_qsys/synthesis/submodules/frogger_qsys_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/frogger_qsys/synthesis/submodules/frogger_qsys_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1588828906456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "frogger_qsys/synthesis/submodules/frogger_qsys_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file frogger_qsys/synthesis/submodules/frogger_qsys_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 frogger_qsys_mm_interconnect_0_router_001_default_decode " "Found entity 1: frogger_qsys_mm_interconnect_0_router_001_default_decode" {  } { { "frogger_qsys/synthesis/submodules/frogger_qsys_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/frogger_qsys/synthesis/submodules/frogger_qsys_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588828906459 ""} { "Info" "ISGN_ENTITY_NAME" "2 frogger_qsys_mm_interconnect_0_router_001 " "Found entity 2: frogger_qsys_mm_interconnect_0_router_001" {  } { { "frogger_qsys/synthesis/submodules/frogger_qsys_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/frogger_qsys/synthesis/submodules/frogger_qsys_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588828906459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588828906459 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel frogger_qsys_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at frogger_qsys_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "frogger_qsys/synthesis/submodules/frogger_qsys_mm_interconnect_0_router.sv" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/frogger_qsys/synthesis/submodules/frogger_qsys_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1588828906463 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel frogger_qsys_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at frogger_qsys_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "frogger_qsys/synthesis/submodules/frogger_qsys_mm_interconnect_0_router.sv" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/frogger_qsys/synthesis/submodules/frogger_qsys_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1588828906464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "frogger_qsys/synthesis/submodules/frogger_qsys_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file frogger_qsys/synthesis/submodules/frogger_qsys_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 frogger_qsys_mm_interconnect_0_router_default_decode " "Found entity 1: frogger_qsys_mm_interconnect_0_router_default_decode" {  } { { "frogger_qsys/synthesis/submodules/frogger_qsys_mm_interconnect_0_router.sv" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/frogger_qsys/synthesis/submodules/frogger_qsys_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588828906467 ""} { "Info" "ISGN_ENTITY_NAME" "2 frogger_qsys_mm_interconnect_0_router " "Found entity 2: frogger_qsys_mm_interconnect_0_router" {  } { { "frogger_qsys/synthesis/submodules/frogger_qsys_mm_interconnect_0_router.sv" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/frogger_qsys/synthesis/submodules/frogger_qsys_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588828906467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588828906467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "frogger_qsys/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file frogger_qsys/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "frogger_qsys/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/frogger_qsys/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588828906474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588828906474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "frogger_qsys/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file frogger_qsys/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "frogger_qsys/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/frogger_qsys/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588828906482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588828906482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "frogger_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file frogger_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "frogger_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/frogger_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588828906487 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588828906487 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "frogger_qsys/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file frogger_qsys/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "frogger_qsys/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/frogger_qsys/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588828906493 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588828906493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "frogger_qsys/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file frogger_qsys/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "frogger_qsys/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/frogger_qsys/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588828906499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588828906499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "frogger_qsys/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file frogger_qsys/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "frogger_qsys/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/frogger_qsys/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588828906505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588828906505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "frogger_qsys/synthesis/submodules/frogger_qsys_sysid_qsys_0.v 1 1 " "Found 1 design units, including 1 entities, in source file frogger_qsys/synthesis/submodules/frogger_qsys_sysid_qsys_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 frogger_qsys_sysid_qsys_0 " "Found entity 1: frogger_qsys_sysid_qsys_0" {  } { { "frogger_qsys/synthesis/submodules/frogger_qsys_sysid_qsys_0.v" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/frogger_qsys/synthesis/submodules/frogger_qsys_sysid_qsys_0.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588828906511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588828906511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "frogger_qsys/synthesis/submodules/frogger_qsys_sdram_pll.v 4 4 " "Found 4 design units, including 4 entities, in source file frogger_qsys/synthesis/submodules/frogger_qsys_sdram_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 frogger_qsys_sdram_pll_dffpipe_l2c " "Found entity 1: frogger_qsys_sdram_pll_dffpipe_l2c" {  } { { "frogger_qsys/synthesis/submodules/frogger_qsys_sdram_pll.v" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/frogger_qsys/synthesis/submodules/frogger_qsys_sdram_pll.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588828906523 ""} { "Info" "ISGN_ENTITY_NAME" "2 frogger_qsys_sdram_pll_stdsync_sv6 " "Found entity 2: frogger_qsys_sdram_pll_stdsync_sv6" {  } { { "frogger_qsys/synthesis/submodules/frogger_qsys_sdram_pll.v" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/frogger_qsys/synthesis/submodules/frogger_qsys_sdram_pll.v" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588828906523 ""} { "Info" "ISGN_ENTITY_NAME" "3 frogger_qsys_sdram_pll_altpll_lqa2 " "Found entity 3: frogger_qsys_sdram_pll_altpll_lqa2" {  } { { "frogger_qsys/synthesis/submodules/frogger_qsys_sdram_pll.v" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/frogger_qsys/synthesis/submodules/frogger_qsys_sdram_pll.v" 130 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588828906523 ""} { "Info" "ISGN_ENTITY_NAME" "4 frogger_qsys_sdram_pll " "Found entity 4: frogger_qsys_sdram_pll" {  } { { "frogger_qsys/synthesis/submodules/frogger_qsys_sdram_pll.v" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/frogger_qsys/synthesis/submodules/frogger_qsys_sdram_pll.v" 217 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588828906523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588828906523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "frogger_qsys/synthesis/submodules/frogger_qsys_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file frogger_qsys/synthesis/submodules/frogger_qsys_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 frogger_qsys_sdram_input_efifo_module " "Found entity 1: frogger_qsys_sdram_input_efifo_module" {  } { { "frogger_qsys/synthesis/submodules/frogger_qsys_sdram.v" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/frogger_qsys/synthesis/submodules/frogger_qsys_sdram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588828906532 ""} { "Info" "ISGN_ENTITY_NAME" "2 frogger_qsys_sdram " "Found entity 2: frogger_qsys_sdram" {  } { { "frogger_qsys/synthesis/submodules/frogger_qsys_sdram.v" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/frogger_qsys/synthesis/submodules/frogger_qsys_sdram.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588828906532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588828906532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "frogger_qsys/synthesis/submodules/frogger_qsys_otg_hpi_data.v 1 1 " "Found 1 design units, including 1 entities, in source file frogger_qsys/synthesis/submodules/frogger_qsys_otg_hpi_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 frogger_qsys_otg_hpi_data " "Found entity 1: frogger_qsys_otg_hpi_data" {  } { { "frogger_qsys/synthesis/submodules/frogger_qsys_otg_hpi_data.v" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/frogger_qsys/synthesis/submodules/frogger_qsys_otg_hpi_data.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588828906539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588828906539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "frogger_qsys/synthesis/submodules/frogger_qsys_otg_hpi_cs.v 1 1 " "Found 1 design units, including 1 entities, in source file frogger_qsys/synthesis/submodules/frogger_qsys_otg_hpi_cs.v" { { "Info" "ISGN_ENTITY_NAME" "1 frogger_qsys_otg_hpi_cs " "Found entity 1: frogger_qsys_otg_hpi_cs" {  } { { "frogger_qsys/synthesis/submodules/frogger_qsys_otg_hpi_cs.v" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/frogger_qsys/synthesis/submodules/frogger_qsys_otg_hpi_cs.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588828906545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588828906545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "frogger_qsys/synthesis/submodules/frogger_qsys_otg_hpi_address.v 1 1 " "Found 1 design units, including 1 entities, in source file frogger_qsys/synthesis/submodules/frogger_qsys_otg_hpi_address.v" { { "Info" "ISGN_ENTITY_NAME" "1 frogger_qsys_otg_hpi_address " "Found entity 1: frogger_qsys_otg_hpi_address" {  } { { "frogger_qsys/synthesis/submodules/frogger_qsys_otg_hpi_address.v" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/frogger_qsys/synthesis/submodules/frogger_qsys_otg_hpi_address.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588828906553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588828906553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "frogger_qsys/synthesis/submodules/frogger_qsys_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file frogger_qsys/synthesis/submodules/frogger_qsys_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 frogger_qsys_onchip_memory2_0 " "Found entity 1: frogger_qsys_onchip_memory2_0" {  } { { "frogger_qsys/synthesis/submodules/frogger_qsys_onchip_memory2_0.v" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/frogger_qsys/synthesis/submodules/frogger_qsys_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588828906559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588828906559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "frogger_qsys/synthesis/submodules/frogger_qsys_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file frogger_qsys/synthesis/submodules/frogger_qsys_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 frogger_qsys_nios2_gen2_0 " "Found entity 1: frogger_qsys_nios2_gen2_0" {  } { { "frogger_qsys/synthesis/submodules/frogger_qsys_nios2_gen2_0.v" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/frogger_qsys/synthesis/submodules/frogger_qsys_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588828906566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588828906566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "frogger_qsys/synthesis/submodules/frogger_qsys_nios2_gen2_0_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file frogger_qsys/synthesis/submodules/frogger_qsys_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 frogger_qsys_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 1: frogger_qsys_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "frogger_qsys/synthesis/submodules/frogger_qsys_nios2_gen2_0_cpu.v" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/frogger_qsys/synthesis/submodules/frogger_qsys_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588828906618 ""} { "Info" "ISGN_ENTITY_NAME" "2 frogger_qsys_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 2: frogger_qsys_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "frogger_qsys/synthesis/submodules/frogger_qsys_nios2_gen2_0_cpu.v" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/frogger_qsys/synthesis/submodules/frogger_qsys_nios2_gen2_0_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588828906618 ""} { "Info" "ISGN_ENTITY_NAME" "3 frogger_qsys_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 3: frogger_qsys_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "frogger_qsys/synthesis/submodules/frogger_qsys_nios2_gen2_0_cpu.v" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/frogger_qsys/synthesis/submodules/frogger_qsys_nios2_gen2_0_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588828906618 ""} { "Info" "ISGN_ENTITY_NAME" "4 frogger_qsys_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 4: frogger_qsys_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "frogger_qsys/synthesis/submodules/frogger_qsys_nios2_gen2_0_cpu.v" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/frogger_qsys/synthesis/submodules/frogger_qsys_nios2_gen2_0_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588828906618 ""} { "Info" "ISGN_ENTITY_NAME" "5 frogger_qsys_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 5: frogger_qsys_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "frogger_qsys/synthesis/submodules/frogger_qsys_nios2_gen2_0_cpu.v" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/frogger_qsys/synthesis/submodules/frogger_qsys_nios2_gen2_0_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588828906618 ""} { "Info" "ISGN_ENTITY_NAME" "6 frogger_qsys_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 6: frogger_qsys_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "frogger_qsys/synthesis/submodules/frogger_qsys_nios2_gen2_0_cpu.v" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/frogger_qsys/synthesis/submodules/frogger_qsys_nios2_gen2_0_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588828906618 ""} { "Info" "ISGN_ENTITY_NAME" "7 frogger_qsys_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 7: frogger_qsys_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "frogger_qsys/synthesis/submodules/frogger_qsys_nios2_gen2_0_cpu.v" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/frogger_qsys/synthesis/submodules/frogger_qsys_nios2_gen2_0_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588828906618 ""} { "Info" "ISGN_ENTITY_NAME" "8 frogger_qsys_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 8: frogger_qsys_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "frogger_qsys/synthesis/submodules/frogger_qsys_nios2_gen2_0_cpu.v" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/frogger_qsys/synthesis/submodules/frogger_qsys_nios2_gen2_0_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588828906618 ""} { "Info" "ISGN_ENTITY_NAME" "9 frogger_qsys_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 9: frogger_qsys_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "frogger_qsys/synthesis/submodules/frogger_qsys_nios2_gen2_0_cpu.v" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/frogger_qsys/synthesis/submodules/frogger_qsys_nios2_gen2_0_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588828906618 ""} { "Info" "ISGN_ENTITY_NAME" "10 frogger_qsys_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: frogger_qsys_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "frogger_qsys/synthesis/submodules/frogger_qsys_nios2_gen2_0_cpu.v" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/frogger_qsys/synthesis/submodules/frogger_qsys_nios2_gen2_0_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588828906618 ""} { "Info" "ISGN_ENTITY_NAME" "11 frogger_qsys_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: frogger_qsys_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "frogger_qsys/synthesis/submodules/frogger_qsys_nios2_gen2_0_cpu.v" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/frogger_qsys/synthesis/submodules/frogger_qsys_nios2_gen2_0_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588828906618 ""} { "Info" "ISGN_ENTITY_NAME" "12 frogger_qsys_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: frogger_qsys_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "frogger_qsys/synthesis/submodules/frogger_qsys_nios2_gen2_0_cpu.v" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/frogger_qsys/synthesis/submodules/frogger_qsys_nios2_gen2_0_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588828906618 ""} { "Info" "ISGN_ENTITY_NAME" "13 frogger_qsys_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 13: frogger_qsys_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "frogger_qsys/synthesis/submodules/frogger_qsys_nios2_gen2_0_cpu.v" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/frogger_qsys/synthesis/submodules/frogger_qsys_nios2_gen2_0_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588828906618 ""} { "Info" "ISGN_ENTITY_NAME" "14 frogger_qsys_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 14: frogger_qsys_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "frogger_qsys/synthesis/submodules/frogger_qsys_nios2_gen2_0_cpu.v" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/frogger_qsys/synthesis/submodules/frogger_qsys_nios2_gen2_0_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588828906618 ""} { "Info" "ISGN_ENTITY_NAME" "15 frogger_qsys_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 15: frogger_qsys_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "frogger_qsys/synthesis/submodules/frogger_qsys_nios2_gen2_0_cpu.v" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/frogger_qsys/synthesis/submodules/frogger_qsys_nios2_gen2_0_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588828906618 ""} { "Info" "ISGN_ENTITY_NAME" "16 frogger_qsys_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 16: frogger_qsys_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "frogger_qsys/synthesis/submodules/frogger_qsys_nios2_gen2_0_cpu.v" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/frogger_qsys/synthesis/submodules/frogger_qsys_nios2_gen2_0_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588828906618 ""} { "Info" "ISGN_ENTITY_NAME" "17 frogger_qsys_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 17: frogger_qsys_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "frogger_qsys/synthesis/submodules/frogger_qsys_nios2_gen2_0_cpu.v" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/frogger_qsys/synthesis/submodules/frogger_qsys_nios2_gen2_0_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588828906618 ""} { "Info" "ISGN_ENTITY_NAME" "18 frogger_qsys_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 18: frogger_qsys_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "frogger_qsys/synthesis/submodules/frogger_qsys_nios2_gen2_0_cpu.v" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/frogger_qsys/synthesis/submodules/frogger_qsys_nios2_gen2_0_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588828906618 ""} { "Info" "ISGN_ENTITY_NAME" "19 frogger_qsys_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 19: frogger_qsys_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "frogger_qsys/synthesis/submodules/frogger_qsys_nios2_gen2_0_cpu.v" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/frogger_qsys/synthesis/submodules/frogger_qsys_nios2_gen2_0_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588828906618 ""} { "Info" "ISGN_ENTITY_NAME" "20 frogger_qsys_nios2_gen2_0_cpu_nios2_oci " "Found entity 20: frogger_qsys_nios2_gen2_0_cpu_nios2_oci" {  } { { "frogger_qsys/synthesis/submodules/frogger_qsys_nios2_gen2_0_cpu.v" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/frogger_qsys/synthesis/submodules/frogger_qsys_nios2_gen2_0_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588828906618 ""} { "Info" "ISGN_ENTITY_NAME" "21 frogger_qsys_nios2_gen2_0_cpu " "Found entity 21: frogger_qsys_nios2_gen2_0_cpu" {  } { { "frogger_qsys/synthesis/submodules/frogger_qsys_nios2_gen2_0_cpu.v" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/frogger_qsys/synthesis/submodules/frogger_qsys_nios2_gen2_0_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588828906618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588828906618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "frogger_qsys/synthesis/submodules/frogger_qsys_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file frogger_qsys/synthesis/submodules/frogger_qsys_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 frogger_qsys_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: frogger_qsys_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "frogger_qsys/synthesis/submodules/frogger_qsys_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/frogger_qsys/synthesis/submodules/frogger_qsys_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588828906626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588828906626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "frogger_qsys/synthesis/submodules/frogger_qsys_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file frogger_qsys/synthesis/submodules/frogger_qsys_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 frogger_qsys_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: frogger_qsys_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "frogger_qsys/synthesis/submodules/frogger_qsys_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/frogger_qsys/synthesis/submodules/frogger_qsys_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588828906634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588828906634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "frogger_qsys/synthesis/submodules/frogger_qsys_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file frogger_qsys/synthesis/submodules/frogger_qsys_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 frogger_qsys_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: frogger_qsys_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "frogger_qsys/synthesis/submodules/frogger_qsys_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/frogger_qsys/synthesis/submodules/frogger_qsys_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588828906640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588828906640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "frogger_qsys/synthesis/submodules/frogger_qsys_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file frogger_qsys/synthesis/submodules/frogger_qsys_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 frogger_qsys_nios2_gen2_0_cpu_test_bench " "Found entity 1: frogger_qsys_nios2_gen2_0_cpu_test_bench" {  } { { "frogger_qsys/synthesis/submodules/frogger_qsys_nios2_gen2_0_cpu_test_bench.v" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/frogger_qsys/synthesis/submodules/frogger_qsys_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588828906649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588828906649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "frogger_qsys/synthesis/submodules/frogger_qsys_keycode.v 1 1 " "Found 1 design units, including 1 entities, in source file frogger_qsys/synthesis/submodules/frogger_qsys_keycode.v" { { "Info" "ISGN_ENTITY_NAME" "1 frogger_qsys_keycode " "Found entity 1: frogger_qsys_keycode" {  } { { "frogger_qsys/synthesis/submodules/frogger_qsys_keycode.v" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/frogger_qsys/synthesis/submodules/frogger_qsys_keycode.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588828906656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588828906656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "frogger_qsys/synthesis/submodules/frogger_qsys_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file frogger_qsys/synthesis/submodules/frogger_qsys_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 frogger_qsys_jtag_uart_0_sim_scfifo_w " "Found entity 1: frogger_qsys_jtag_uart_0_sim_scfifo_w" {  } { { "frogger_qsys/synthesis/submodules/frogger_qsys_jtag_uart_0.v" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/frogger_qsys/synthesis/submodules/frogger_qsys_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588828906673 ""} { "Info" "ISGN_ENTITY_NAME" "2 frogger_qsys_jtag_uart_0_scfifo_w " "Found entity 2: frogger_qsys_jtag_uart_0_scfifo_w" {  } { { "frogger_qsys/synthesis/submodules/frogger_qsys_jtag_uart_0.v" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/frogger_qsys/synthesis/submodules/frogger_qsys_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588828906673 ""} { "Info" "ISGN_ENTITY_NAME" "3 frogger_qsys_jtag_uart_0_sim_scfifo_r " "Found entity 3: frogger_qsys_jtag_uart_0_sim_scfifo_r" {  } { { "frogger_qsys/synthesis/submodules/frogger_qsys_jtag_uart_0.v" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/frogger_qsys/synthesis/submodules/frogger_qsys_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588828906673 ""} { "Info" "ISGN_ENTITY_NAME" "4 frogger_qsys_jtag_uart_0_scfifo_r " "Found entity 4: frogger_qsys_jtag_uart_0_scfifo_r" {  } { { "frogger_qsys/synthesis/submodules/frogger_qsys_jtag_uart_0.v" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/frogger_qsys/synthesis/submodules/frogger_qsys_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588828906673 ""} { "Info" "ISGN_ENTITY_NAME" "5 frogger_qsys_jtag_uart_0 " "Found entity 5: frogger_qsys_jtag_uart_0" {  } { { "frogger_qsys/synthesis/submodules/frogger_qsys_jtag_uart_0.v" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/frogger_qsys/synthesis/submodules/frogger_qsys_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588828906673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588828906673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "frogger_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file frogger_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Frogger_Top " "Found entity 1: Frogger_Top" {  } { { "Frogger_Top.sv" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/Frogger_Top.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588828906682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588828906682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 VGA_controller " "Found entity 1: VGA_controller" {  } { { "VGA_controller.sv" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/VGA_controller.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588828906690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588828906690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "car.sv 2 2 " "Found 2 design units, including 2 entities, in source file car.sv" { { "Info" "ISGN_ENTITY_NAME" "1 CarRow " "Found entity 1: CarRow" {  } { { "Car.sv" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/Car.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588828906704 ""} { "Info" "ISGN_ENTITY_NAME" "2 Car " "Found entity 2: Car" {  } { { "Car.sv" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/Car.sv" 193 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588828906704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588828906704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hitdetection.sv 1 1 " "Found 1 design units, including 1 entities, in source file hitdetection.sv" { { "Info" "ISGN_ENTITY_NAME" "1 HitDetection " "Found entity 1: HitDetection" {  } { { "HitDetection.sv" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/HitDetection.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588828906713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588828906713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "log.sv 2 2 " "Found 2 design units, including 2 entities, in source file log.sv" { { "Info" "ISGN_ENTITY_NAME" "1 LogRow " "Found entity 1: LogRow" {  } { { "Log.sv" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/Log.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588828906726 ""} { "Info" "ISGN_ENTITY_NAME" "2 Log " "Found entity 2: Log" {  } { { "Log.sv" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/Log.sv" 198 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588828906726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588828906726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finish_line.sv 1 1 " "Found 1 design units, including 1 entities, in source file finish_line.sv" { { "Info" "ISGN_ENTITY_NAME" "1 FinishLine " "Found entity 1: FinishLine" {  } { { "Finish_Line.sv" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/Finish_Line.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588828906736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588828906736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "game.sv 1 1 " "Found 1 design units, including 1 entities, in source file game.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Game " "Found entity 1: Game" {  } { { "Game.sv" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/Game.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588828906743 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588828906743 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "level.sv 1 1 " "Found 1 design units, including 1 entities, in source file level.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Level " "Found entity 1: Level" {  } { { "Level.sv" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/Level.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588828906753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588828906753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timer.sv 1 1 " "Found 1 design units, including 1 entities, in source file timer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Timer " "Found entity 1: Timer" {  } { { "Timer.sv" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/Timer.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588828906761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588828906761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "font_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file font_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 font_controller " "Found entity 1: font_controller" {  } { { "font_controller.sv" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/font_controller.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588828906770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588828906770 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "frogger_qsys_sdram.v(318) " "Verilog HDL or VHDL warning at frogger_qsys_sdram.v(318): conditional expression evaluates to a constant" {  } { { "frogger_qsys/synthesis/submodules/frogger_qsys_sdram.v" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/frogger_qsys/synthesis/submodules/frogger_qsys_sdram.v" 318 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1588828906815 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "frogger_qsys_sdram.v(328) " "Verilog HDL or VHDL warning at frogger_qsys_sdram.v(328): conditional expression evaluates to a constant" {  } { { "frogger_qsys/synthesis/submodules/frogger_qsys_sdram.v" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/frogger_qsys/synthesis/submodules/frogger_qsys_sdram.v" 328 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1588828906815 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "frogger_qsys_sdram.v(338) " "Verilog HDL or VHDL warning at frogger_qsys_sdram.v(338): conditional expression evaluates to a constant" {  } { { "frogger_qsys/synthesis/submodules/frogger_qsys_sdram.v" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/frogger_qsys/synthesis/submodules/frogger_qsys_sdram.v" 338 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1588828906815 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "frogger_qsys_sdram.v(682) " "Verilog HDL or VHDL warning at frogger_qsys_sdram.v(682): conditional expression evaluates to a constant" {  } { { "frogger_qsys/synthesis/submodules/frogger_qsys_sdram.v" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/frogger_qsys/synthesis/submodules/frogger_qsys_sdram.v" 682 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Analysis & Synthesis" 0 -1 1588828906817 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Frogger_Top " "Elaborating entity \"Frogger_Top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1588828907659 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "car_data_out " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"car_data_out\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1588828907687 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "log_data_out " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"log_data_out\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1588828907687 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hpi_io_intf hpi_io_intf:hpi_io_inst " "Elaborating entity \"hpi_io_intf\" for hierarchy \"hpi_io_intf:hpi_io_inst\"" {  } { { "Frogger_Top.sv" "hpi_io_inst" { Text "C:/Users/cehef/Documents/ece_385/final_project/Frogger_Top.sv" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588828907738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frogger_qsys frogger_qsys:nois_system " "Elaborating entity \"frogger_qsys\" for hierarchy \"frogger_qsys:nois_system\"" {  } { { "Frogger_Top.sv" "nois_system" { Text "C:/Users/cehef/Documents/ece_385/final_project/Frogger_Top.sv" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588828907762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frogger_qsys_jtag_uart_0 frogger_qsys:nois_system\|frogger_qsys_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"frogger_qsys_jtag_uart_0\" for hierarchy \"frogger_qsys:nois_system\|frogger_qsys_jtag_uart_0:jtag_uart_0\"" {  } { { "frogger_qsys/synthesis/frogger_qsys.v" "jtag_uart_0" { Text "C:/Users/cehef/Documents/ece_385/final_project/frogger_qsys/synthesis/frogger_qsys.v" 135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588828907851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frogger_qsys_jtag_uart_0_scfifo_w frogger_qsys:nois_system\|frogger_qsys_jtag_uart_0:jtag_uart_0\|frogger_qsys_jtag_uart_0_scfifo_w:the_frogger_qsys_jtag_uart_0_scfifo_w " "Elaborating entity \"frogger_qsys_jtag_uart_0_scfifo_w\" for hierarchy \"frogger_qsys:nois_system\|frogger_qsys_jtag_uart_0:jtag_uart_0\|frogger_qsys_jtag_uart_0_scfifo_w:the_frogger_qsys_jtag_uart_0_scfifo_w\"" {  } { { "frogger_qsys/synthesis/submodules/frogger_qsys_jtag_uart_0.v" "the_frogger_qsys_jtag_uart_0_scfifo_w" { Text "C:/Users/cehef/Documents/ece_385/final_project/frogger_qsys/synthesis/submodules/frogger_qsys_jtag_uart_0.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588828907880 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo frogger_qsys:nois_system\|frogger_qsys_jtag_uart_0:jtag_uart_0\|frogger_qsys_jtag_uart_0_scfifo_w:the_frogger_qsys_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"frogger_qsys:nois_system\|frogger_qsys_jtag_uart_0:jtag_uart_0\|frogger_qsys_jtag_uart_0_scfifo_w:the_frogger_qsys_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "frogger_qsys/synthesis/submodules/frogger_qsys_jtag_uart_0.v" "wfifo" { Text "C:/Users/cehef/Documents/ece_385/final_project/frogger_qsys/synthesis/submodules/frogger_qsys_jtag_uart_0.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588828908149 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "frogger_qsys:nois_system\|frogger_qsys_jtag_uart_0:jtag_uart_0\|frogger_qsys_jtag_uart_0_scfifo_w:the_frogger_qsys_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"frogger_qsys:nois_system\|frogger_qsys_jtag_uart_0:jtag_uart_0\|frogger_qsys_jtag_uart_0_scfifo_w:the_frogger_qsys_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "frogger_qsys/synthesis/submodules/frogger_qsys_jtag_uart_0.v" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/frogger_qsys/synthesis/submodules/frogger_qsys_jtag_uart_0.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588828908735 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "frogger_qsys:nois_system\|frogger_qsys_jtag_uart_0:jtag_uart_0\|frogger_qsys_jtag_uart_0_scfifo_w:the_frogger_qsys_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"frogger_qsys:nois_system\|frogger_qsys_jtag_uart_0:jtag_uart_0\|frogger_qsys_jtag_uart_0_scfifo_w:the_frogger_qsys_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588828908735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588828908735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588828908735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588828908735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588828908735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588828908735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588828908735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588828908735 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588828908735 ""}  } { { "frogger_qsys/synthesis/submodules/frogger_qsys_jtag_uart_0.v" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/frogger_qsys/synthesis/submodules/frogger_qsys_jtag_uart_0.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1588828908735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_jr21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_jr21 " "Found entity 1: scfifo_jr21" {  } { { "db/scfifo_jr21.tdf" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/db/scfifo_jr21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588828908817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588828908817 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_jr21 frogger_qsys:nois_system\|frogger_qsys_jtag_uart_0:jtag_uart_0\|frogger_qsys_jtag_uart_0_scfifo_w:the_frogger_qsys_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated " "Elaborating entity \"scfifo_jr21\" for hierarchy \"frogger_qsys:nois_system\|frogger_qsys_jtag_uart_0:jtag_uart_0\|frogger_qsys_jtag_uart_0_scfifo_w:the_frogger_qsys_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/scfifo.tdf" 299 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588828908824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_l011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_l011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_l011 " "Found entity 1: a_dpfifo_l011" {  } { { "db/a_dpfifo_l011.tdf" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/db/a_dpfifo_l011.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588828908866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588828908866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_l011 frogger_qsys:nois_system\|frogger_qsys_jtag_uart_0:jtag_uart_0\|frogger_qsys_jtag_uart_0_scfifo_w:the_frogger_qsys_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo " "Elaborating entity \"a_dpfifo_l011\" for hierarchy \"frogger_qsys:nois_system\|frogger_qsys_jtag_uart_0:jtag_uart_0\|frogger_qsys_jtag_uart_0_scfifo_w:the_frogger_qsys_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\"" {  } { { "db/scfifo_jr21.tdf" "dpfifo" { Text "C:/Users/cehef/Documents/ece_385/final_project/db/scfifo_jr21.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588828908874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588828908916 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588828908916 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf frogger_qsys:nois_system\|frogger_qsys_jtag_uart_0:jtag_uart_0\|frogger_qsys_jtag_uart_0_scfifo_w:the_frogger_qsys_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"frogger_qsys:nois_system\|frogger_qsys_jtag_uart_0:jtag_uart_0\|frogger_qsys_jtag_uart_0_scfifo_w:the_frogger_qsys_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_l011.tdf" "fifo_state" { Text "C:/Users/cehef/Documents/ece_385/final_project/db/a_dpfifo_l011.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588828908924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_do7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_do7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_do7 " "Found entity 1: cntr_do7" {  } { { "db/cntr_do7.tdf" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/db/cntr_do7.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588828908997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588828908997 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_do7 frogger_qsys:nois_system\|frogger_qsys_jtag_uart_0:jtag_uart_0\|frogger_qsys_jtag_uart_0_scfifo_w:the_frogger_qsys_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw " "Elaborating entity \"cntr_do7\" for hierarchy \"frogger_qsys:nois_system\|frogger_qsys_jtag_uart_0:jtag_uart_0\|frogger_qsys_jtag_uart_0_scfifo_w:the_frogger_qsys_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_do7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/Users/cehef/Documents/ece_385/final_project/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588828909008 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nio1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nio1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nio1 " "Found entity 1: altsyncram_nio1" {  } { { "db/altsyncram_nio1.tdf" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/db/altsyncram_nio1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588828909084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588828909084 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nio1 frogger_qsys:nois_system\|frogger_qsys_jtag_uart_0:jtag_uart_0\|frogger_qsys_jtag_uart_0_scfifo_w:the_frogger_qsys_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram " "Elaborating entity \"altsyncram_nio1\" for hierarchy \"frogger_qsys:nois_system\|frogger_qsys_jtag_uart_0:jtag_uart_0\|frogger_qsys_jtag_uart_0_scfifo_w:the_frogger_qsys_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram\"" {  } { { "db/a_dpfifo_l011.tdf" "FIFOram" { Text "C:/Users/cehef/Documents/ece_385/final_project/db/a_dpfifo_l011.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588828909093 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ob " "Found entity 1: cntr_1ob" {  } { { "db/cntr_1ob.tdf" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/db/cntr_1ob.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588828909166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588828909166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ob frogger_qsys:nois_system\|frogger_qsys_jtag_uart_0:jtag_uart_0\|frogger_qsys_jtag_uart_0_scfifo_w:the_frogger_qsys_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count " "Elaborating entity \"cntr_1ob\" for hierarchy \"frogger_qsys:nois_system\|frogger_qsys_jtag_uart_0:jtag_uart_0\|frogger_qsys_jtag_uart_0_scfifo_w:the_frogger_qsys_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_l011.tdf" "rd_ptr_count" { Text "C:/Users/cehef/Documents/ece_385/final_project/db/a_dpfifo_l011.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588828909175 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frogger_qsys_jtag_uart_0_scfifo_r frogger_qsys:nois_system\|frogger_qsys_jtag_uart_0:jtag_uart_0\|frogger_qsys_jtag_uart_0_scfifo_r:the_frogger_qsys_jtag_uart_0_scfifo_r " "Elaborating entity \"frogger_qsys_jtag_uart_0_scfifo_r\" for hierarchy \"frogger_qsys:nois_system\|frogger_qsys_jtag_uart_0:jtag_uart_0\|frogger_qsys_jtag_uart_0_scfifo_r:the_frogger_qsys_jtag_uart_0_scfifo_r\"" {  } { { "frogger_qsys/synthesis/submodules/frogger_qsys_jtag_uart_0.v" "the_frogger_qsys_jtag_uart_0_scfifo_r" { Text "C:/Users/cehef/Documents/ece_385/final_project/frogger_qsys/synthesis/submodules/frogger_qsys_jtag_uart_0.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588828909229 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic frogger_qsys:nois_system\|frogger_qsys_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:frogger_qsys_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"frogger_qsys:nois_system\|frogger_qsys_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:frogger_qsys_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "frogger_qsys/synthesis/submodules/frogger_qsys_jtag_uart_0.v" "frogger_qsys_jtag_uart_0_alt_jtag_atlantic" { Text "C:/Users/cehef/Documents/ece_385/final_project/frogger_qsys/synthesis/submodules/frogger_qsys_jtag_uart_0.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588828909638 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "frogger_qsys:nois_system\|frogger_qsys_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:frogger_qsys_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"frogger_qsys:nois_system\|frogger_qsys_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:frogger_qsys_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "frogger_qsys/synthesis/submodules/frogger_qsys_jtag_uart_0.v" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/frogger_qsys/synthesis/submodules/frogger_qsys_jtag_uart_0.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588828910103 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "frogger_qsys:nois_system\|frogger_qsys_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:frogger_qsys_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"frogger_qsys:nois_system\|frogger_qsys_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:frogger_qsys_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588828910103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588828910103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588828910103 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588828910103 ""}  } { { "frogger_qsys/synthesis/submodules/frogger_qsys_jtag_uart_0.v" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/frogger_qsys/synthesis/submodules/frogger_qsys_jtag_uart_0.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1588828910103 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter frogger_qsys:nois_system\|frogger_qsys_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:frogger_qsys_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"frogger_qsys:nois_system\|frogger_qsys_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:frogger_qsys_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588828910724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl frogger_qsys:nois_system\|frogger_qsys_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:frogger_qsys_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"frogger_qsys:nois_system\|frogger_qsys_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:frogger_qsys_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588828911013 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frogger_qsys_keycode frogger_qsys:nois_system\|frogger_qsys_keycode:keycode " "Elaborating entity \"frogger_qsys_keycode\" for hierarchy \"frogger_qsys:nois_system\|frogger_qsys_keycode:keycode\"" {  } { { "frogger_qsys/synthesis/frogger_qsys.v" "keycode" { Text "C:/Users/cehef/Documents/ece_385/final_project/frogger_qsys/synthesis/frogger_qsys.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588828911075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frogger_qsys_nios2_gen2_0 frogger_qsys:nois_system\|frogger_qsys_nios2_gen2_0:nios2_gen2_0 " "Elaborating entity \"frogger_qsys_nios2_gen2_0\" for hierarchy \"frogger_qsys:nois_system\|frogger_qsys_nios2_gen2_0:nios2_gen2_0\"" {  } { { "frogger_qsys/synthesis/frogger_qsys.v" "nios2_gen2_0" { Text "C:/Users/cehef/Documents/ece_385/final_project/frogger_qsys/synthesis/frogger_qsys.v" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588828911102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frogger_qsys_nios2_gen2_0_cpu frogger_qsys:nois_system\|frogger_qsys_nios2_gen2_0:nios2_gen2_0\|frogger_qsys_nios2_gen2_0_cpu:cpu " "Elaborating entity \"frogger_qsys_nios2_gen2_0_cpu\" for hierarchy \"frogger_qsys:nois_system\|frogger_qsys_nios2_gen2_0:nios2_gen2_0\|frogger_qsys_nios2_gen2_0_cpu:cpu\"" {  } { { "frogger_qsys/synthesis/submodules/frogger_qsys_nios2_gen2_0.v" "cpu" { Text "C:/Users/cehef/Documents/ece_385/final_project/frogger_qsys/synthesis/submodules/frogger_qsys_nios2_gen2_0.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588828911126 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frogger_qsys_nios2_gen2_0_cpu_test_bench frogger_qsys:nois_system\|frogger_qsys_nios2_gen2_0:nios2_gen2_0\|frogger_qsys_nios2_gen2_0_cpu:cpu\|frogger_qsys_nios2_gen2_0_cpu_test_bench:the_frogger_qsys_nios2_gen2_0_cpu_test_bench " "Elaborating entity \"frogger_qsys_nios2_gen2_0_cpu_test_bench\" for hierarchy \"frogger_qsys:nois_system\|frogger_qsys_nios2_gen2_0:nios2_gen2_0\|frogger_qsys_nios2_gen2_0_cpu:cpu\|frogger_qsys_nios2_gen2_0_cpu_test_bench:the_frogger_qsys_nios2_gen2_0_cpu_test_bench\"" {  } { { "frogger_qsys/synthesis/submodules/frogger_qsys_nios2_gen2_0_cpu.v" "the_frogger_qsys_nios2_gen2_0_cpu_test_bench" { Text "C:/Users/cehef/Documents/ece_385/final_project/frogger_qsys/synthesis/submodules/frogger_qsys_nios2_gen2_0_cpu.v" 3546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588828911260 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frogger_qsys_nios2_gen2_0_cpu_register_bank_a_module frogger_qsys:nois_system\|frogger_qsys_nios2_gen2_0:nios2_gen2_0\|frogger_qsys_nios2_gen2_0_cpu:cpu\|frogger_qsys_nios2_gen2_0_cpu_register_bank_a_module:frogger_qsys_nios2_gen2_0_cpu_register_bank_a " "Elaborating entity \"frogger_qsys_nios2_gen2_0_cpu_register_bank_a_module\" for hierarchy \"frogger_qsys:nois_system\|frogger_qsys_nios2_gen2_0:nios2_gen2_0\|frogger_qsys_nios2_gen2_0_cpu:cpu\|frogger_qsys_nios2_gen2_0_cpu_register_bank_a_module:frogger_qsys_nios2_gen2_0_cpu_register_bank_a\"" {  } { { "frogger_qsys/synthesis/submodules/frogger_qsys_nios2_gen2_0_cpu.v" "frogger_qsys_nios2_gen2_0_cpu_register_bank_a" { Text "C:/Users/cehef/Documents/ece_385/final_project/frogger_qsys/synthesis/submodules/frogger_qsys_nios2_gen2_0_cpu.v" 4063 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588828911293 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram frogger_qsys:nois_system\|frogger_qsys_nios2_gen2_0:nios2_gen2_0\|frogger_qsys_nios2_gen2_0_cpu:cpu\|frogger_qsys_nios2_gen2_0_cpu_register_bank_a_module:frogger_qsys_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"frogger_qsys:nois_system\|frogger_qsys_nios2_gen2_0:nios2_gen2_0\|frogger_qsys_nios2_gen2_0_cpu:cpu\|frogger_qsys_nios2_gen2_0_cpu_register_bank_a_module:frogger_qsys_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "frogger_qsys/synthesis/submodules/frogger_qsys_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/cehef/Documents/ece_385/final_project/frogger_qsys/synthesis/submodules/frogger_qsys_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588828911443 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "frogger_qsys:nois_system\|frogger_qsys_nios2_gen2_0:nios2_gen2_0\|frogger_qsys_nios2_gen2_0_cpu:cpu\|frogger_qsys_nios2_gen2_0_cpu_register_bank_a_module:frogger_qsys_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"frogger_qsys:nois_system\|frogger_qsys_nios2_gen2_0:nios2_gen2_0\|frogger_qsys_nios2_gen2_0_cpu:cpu\|frogger_qsys_nios2_gen2_0_cpu_register_bank_a_module:frogger_qsys_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "frogger_qsys/synthesis/submodules/frogger_qsys_nios2_gen2_0_cpu.v" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/frogger_qsys/synthesis/submodules/frogger_qsys_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588828911464 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "frogger_qsys:nois_system\|frogger_qsys_nios2_gen2_0:nios2_gen2_0\|frogger_qsys_nios2_gen2_0_cpu:cpu\|frogger_qsys_nios2_gen2_0_cpu_register_bank_a_module:frogger_qsys_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"frogger_qsys:nois_system\|frogger_qsys_nios2_gen2_0:nios2_gen2_0\|frogger_qsys_nios2_gen2_0_cpu:cpu\|frogger_qsys_nios2_gen2_0_cpu_register_bank_a_module:frogger_qsys_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588828911464 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588828911464 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588828911464 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588828911464 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588828911464 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588828911464 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588828911464 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588828911464 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588828911464 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588828911464 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588828911464 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588828911464 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588828911464 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588828911464 ""}  } { { "frogger_qsys/synthesis/submodules/frogger_qsys_nios2_gen2_0_cpu.v" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/frogger_qsys/synthesis/submodules/frogger_qsys_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1588828911464 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6mc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6mc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6mc1 " "Found entity 1: altsyncram_6mc1" {  } { { "db/altsyncram_6mc1.tdf" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/db/altsyncram_6mc1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588828911542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588828911542 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6mc1 frogger_qsys:nois_system\|frogger_qsys_nios2_gen2_0:nios2_gen2_0\|frogger_qsys_nios2_gen2_0_cpu:cpu\|frogger_qsys_nios2_gen2_0_cpu_register_bank_a_module:frogger_qsys_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated " "Elaborating entity \"altsyncram_6mc1\" for hierarchy \"frogger_qsys:nois_system\|frogger_qsys_nios2_gen2_0:nios2_gen2_0\|frogger_qsys_nios2_gen2_0_cpu:cpu\|frogger_qsys_nios2_gen2_0_cpu_register_bank_a_module:frogger_qsys_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588828911549 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frogger_qsys_nios2_gen2_0_cpu_register_bank_b_module frogger_qsys:nois_system\|frogger_qsys_nios2_gen2_0:nios2_gen2_0\|frogger_qsys_nios2_gen2_0_cpu:cpu\|frogger_qsys_nios2_gen2_0_cpu_register_bank_b_module:frogger_qsys_nios2_gen2_0_cpu_register_bank_b " "Elaborating entity \"frogger_qsys_nios2_gen2_0_cpu_register_bank_b_module\" for hierarchy \"frogger_qsys:nois_system\|frogger_qsys_nios2_gen2_0:nios2_gen2_0\|frogger_qsys_nios2_gen2_0_cpu:cpu\|frogger_qsys_nios2_gen2_0_cpu_register_bank_b_module:frogger_qsys_nios2_gen2_0_cpu_register_bank_b\"" {  } { { "frogger_qsys/synthesis/submodules/frogger_qsys_nios2_gen2_0_cpu.v" "frogger_qsys_nios2_gen2_0_cpu_register_bank_b" { Text "C:/Users/cehef/Documents/ece_385/final_project/frogger_qsys/synthesis/submodules/frogger_qsys_nios2_gen2_0_cpu.v" 4081 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588828911601 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frogger_qsys_nios2_gen2_0_cpu_nios2_oci frogger_qsys:nois_system\|frogger_qsys_nios2_gen2_0:nios2_gen2_0\|frogger_qsys_nios2_gen2_0_cpu:cpu\|frogger_qsys_nios2_gen2_0_cpu_nios2_oci:the_frogger_qsys_nios2_gen2_0_cpu_nios2_oci " "Elaborating entity \"frogger_qsys_nios2_gen2_0_cpu_nios2_oci\" for hierarchy \"frogger_qsys:nois_system\|frogger_qsys_nios2_gen2_0:nios2_gen2_0\|frogger_qsys_nios2_gen2_0_cpu:cpu\|frogger_qsys_nios2_gen2_0_cpu_nios2_oci:the_frogger_qsys_nios2_gen2_0_cpu_nios2_oci\"" {  } { { "frogger_qsys/synthesis/submodules/frogger_qsys_nios2_gen2_0_cpu.v" "the_frogger_qsys_nios2_gen2_0_cpu_nios2_oci" { Text "C:/Users/cehef/Documents/ece_385/final_project/frogger_qsys/synthesis/submodules/frogger_qsys_nios2_gen2_0_cpu.v" 4577 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588828911665 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frogger_qsys_nios2_gen2_0_cpu_nios2_oci_debug frogger_qsys:nois_system\|frogger_qsys_nios2_gen2_0:nios2_gen2_0\|frogger_qsys_nios2_gen2_0_cpu:cpu\|frogger_qsys_nios2_gen2_0_cpu_nios2_oci:the_frogger_qsys_nios2_gen2_0_cpu_nios2_oci\|frogger_qsys_nios2_gen2_0_cpu_nios2_oci_debug:the_frogger_qsys_nios2_gen2_0_cpu_nios2_oci_debug " "Elaborating entity \"frogger_qsys_nios2_gen2_0_cpu_nios2_oci_debug\" for hierarchy \"frogger_qsys:nois_system\|frogger_qsys_nios2_gen2_0:nios2_gen2_0\|frogger_qsys_nios2_gen2_0_cpu:cpu\|frogger_qsys_nios2_gen2_0_cpu_nios2_oci:the_frogger_qsys_nios2_gen2_0_cpu_nios2_oci\|frogger_qsys_nios2_gen2_0_cpu_nios2_oci_debug:the_frogger_qsys_nios2_gen2_0_cpu_nios2_oci_debug\"" {  } { { "frogger_qsys/synthesis/submodules/frogger_qsys_nios2_gen2_0_cpu.v" "the_frogger_qsys_nios2_gen2_0_cpu_nios2_oci_debug" { Text "C:/Users/cehef/Documents/ece_385/final_project/frogger_qsys/synthesis/submodules/frogger_qsys_nios2_gen2_0_cpu.v" 2531 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588828911718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer frogger_qsys:nois_system\|frogger_qsys_nios2_gen2_0:nios2_gen2_0\|frogger_qsys_nios2_gen2_0_cpu:cpu\|frogger_qsys_nios2_gen2_0_cpu_nios2_oci:the_frogger_qsys_nios2_gen2_0_cpu_nios2_oci\|frogger_qsys_nios2_gen2_0_cpu_nios2_oci_debug:the_frogger_qsys_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"frogger_qsys:nois_system\|frogger_qsys_nios2_gen2_0:nios2_gen2_0\|frogger_qsys_nios2_gen2_0_cpu:cpu\|frogger_qsys_nios2_gen2_0_cpu_nios2_oci:the_frogger_qsys_nios2_gen2_0_cpu_nios2_oci\|frogger_qsys_nios2_gen2_0_cpu_nios2_oci_debug:the_frogger_qsys_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "frogger_qsys/synthesis/submodules/frogger_qsys_nios2_gen2_0_cpu.v" "the_altera_std_synchronizer" { Text "C:/Users/cehef/Documents/ece_385/final_project/frogger_qsys/synthesis/submodules/frogger_qsys_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588828911778 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "frogger_qsys:nois_system\|frogger_qsys_nios2_gen2_0:nios2_gen2_0\|frogger_qsys_nios2_gen2_0_cpu:cpu\|frogger_qsys_nios2_gen2_0_cpu_nios2_oci:the_frogger_qsys_nios2_gen2_0_cpu_nios2_oci\|frogger_qsys_nios2_gen2_0_cpu_nios2_oci_debug:the_frogger_qsys_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"frogger_qsys:nois_system\|frogger_qsys_nios2_gen2_0:nios2_gen2_0\|frogger_qsys_nios2_gen2_0_cpu:cpu\|frogger_qsys_nios2_gen2_0_cpu_nios2_oci:the_frogger_qsys_nios2_gen2_0_cpu_nios2_oci\|frogger_qsys_nios2_gen2_0_cpu_nios2_oci_debug:the_frogger_qsys_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "frogger_qsys/synthesis/submodules/frogger_qsys_nios2_gen2_0_cpu.v" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/frogger_qsys/synthesis/submodules/frogger_qsys_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588828911788 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "frogger_qsys:nois_system\|frogger_qsys_nios2_gen2_0:nios2_gen2_0\|frogger_qsys_nios2_gen2_0_cpu:cpu\|frogger_qsys_nios2_gen2_0_cpu_nios2_oci:the_frogger_qsys_nios2_gen2_0_cpu_nios2_oci\|frogger_qsys_nios2_gen2_0_cpu_nios2_oci_debug:the_frogger_qsys_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"frogger_qsys:nois_system\|frogger_qsys_nios2_gen2_0:nios2_gen2_0\|frogger_qsys_nios2_gen2_0_cpu:cpu\|frogger_qsys_nios2_gen2_0_cpu_nios2_oci:the_frogger_qsys_nios2_gen2_0_cpu_nios2_oci\|frogger_qsys_nios2_gen2_0_cpu_nios2_oci_debug:the_frogger_qsys_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588828911788 ""}  } { { "frogger_qsys/synthesis/submodules/frogger_qsys_nios2_gen2_0_cpu.v" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/frogger_qsys/synthesis/submodules/frogger_qsys_nios2_gen2_0_cpu.v" 220 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1588828911788 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frogger_qsys_nios2_gen2_0_cpu_nios2_oci_break frogger_qsys:nois_system\|frogger_qsys_nios2_gen2_0:nios2_gen2_0\|frogger_qsys_nios2_gen2_0_cpu:cpu\|frogger_qsys_nios2_gen2_0_cpu_nios2_oci:the_frogger_qsys_nios2_gen2_0_cpu_nios2_oci\|frogger_qsys_nios2_gen2_0_cpu_nios2_oci_break:the_frogger_qsys_nios2_gen2_0_cpu_nios2_oci_break " "Elaborating entity \"frogger_qsys_nios2_gen2_0_cpu_nios2_oci_break\" for hierarchy \"frogger_qsys:nois_system\|frogger_qsys_nios2_gen2_0:nios2_gen2_0\|frogger_qsys_nios2_gen2_0_cpu:cpu\|frogger_qsys_nios2_gen2_0_cpu_nios2_oci:the_frogger_qsys_nios2_gen2_0_cpu_nios2_oci\|frogger_qsys_nios2_gen2_0_cpu_nios2_oci_break:the_frogger_qsys_nios2_gen2_0_cpu_nios2_oci_break\"" {  } { { "frogger_qsys/synthesis/submodules/frogger_qsys_nios2_gen2_0_cpu.v" "the_frogger_qsys_nios2_gen2_0_cpu_nios2_oci_break" { Text "C:/Users/cehef/Documents/ece_385/final_project/frogger_qsys/synthesis/submodules/frogger_qsys_nios2_gen2_0_cpu.v" 2561 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588828911799 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frogger_qsys_nios2_gen2_0_cpu_nios2_oci_xbrk frogger_qsys:nois_system\|frogger_qsys_nios2_gen2_0:nios2_gen2_0\|frogger_qsys_nios2_gen2_0_cpu:cpu\|frogger_qsys_nios2_gen2_0_cpu_nios2_oci:the_frogger_qsys_nios2_gen2_0_cpu_nios2_oci\|frogger_qsys_nios2_gen2_0_cpu_nios2_oci_xbrk:the_frogger_qsys_nios2_gen2_0_cpu_nios2_oci_xbrk " "Elaborating entity \"frogger_qsys_nios2_gen2_0_cpu_nios2_oci_xbrk\" for hierarchy \"frogger_qsys:nois_system\|frogger_qsys_nios2_gen2_0:nios2_gen2_0\|frogger_qsys_nios2_gen2_0_cpu:cpu\|frogger_qsys_nios2_gen2_0_cpu_nios2_oci:the_frogger_qsys_nios2_gen2_0_cpu_nios2_oci\|frogger_qsys_nios2_gen2_0_cpu_nios2_oci_xbrk:the_frogger_qsys_nios2_gen2_0_cpu_nios2_oci_xbrk\"" {  } { { "frogger_qsys/synthesis/submodules/frogger_qsys_nios2_gen2_0_cpu.v" "the_frogger_qsys_nios2_gen2_0_cpu_nios2_oci_xbrk" { Text "C:/Users/cehef/Documents/ece_385/final_project/frogger_qsys/synthesis/submodules/frogger_qsys_nios2_gen2_0_cpu.v" 2582 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588828911888 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frogger_qsys_nios2_gen2_0_cpu_nios2_oci_dbrk frogger_qsys:nois_system\|frogger_qsys_nios2_gen2_0:nios2_gen2_0\|frogger_qsys_nios2_gen2_0_cpu:cpu\|frogger_qsys_nios2_gen2_0_cpu_nios2_oci:the_frogger_qsys_nios2_gen2_0_cpu_nios2_oci\|frogger_qsys_nios2_gen2_0_cpu_nios2_oci_dbrk:the_frogger_qsys_nios2_gen2_0_cpu_nios2_oci_dbrk " "Elaborating entity \"frogger_qsys_nios2_gen2_0_cpu_nios2_oci_dbrk\" for hierarchy \"frogger_qsys:nois_system\|frogger_qsys_nios2_gen2_0:nios2_gen2_0\|frogger_qsys_nios2_gen2_0_cpu:cpu\|frogger_qsys_nios2_gen2_0_cpu_nios2_oci:the_frogger_qsys_nios2_gen2_0_cpu_nios2_oci\|frogger_qsys_nios2_gen2_0_cpu_nios2_oci_dbrk:the_frogger_qsys_nios2_gen2_0_cpu_nios2_oci_dbrk\"" {  } { { "frogger_qsys/synthesis/submodules/frogger_qsys_nios2_gen2_0_cpu.v" "the_frogger_qsys_nios2_gen2_0_cpu_nios2_oci_dbrk" { Text "C:/Users/cehef/Documents/ece_385/final_project/frogger_qsys/synthesis/submodules/frogger_qsys_nios2_gen2_0_cpu.v" 2608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588828911912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frogger_qsys_nios2_gen2_0_cpu_nios2_oci_itrace frogger_qsys:nois_system\|frogger_qsys_nios2_gen2_0:nios2_gen2_0\|frogger_qsys_nios2_gen2_0_cpu:cpu\|frogger_qsys_nios2_gen2_0_cpu_nios2_oci:the_frogger_qsys_nios2_gen2_0_cpu_nios2_oci\|frogger_qsys_nios2_gen2_0_cpu_nios2_oci_itrace:the_frogger_qsys_nios2_gen2_0_cpu_nios2_oci_itrace " "Elaborating entity \"frogger_qsys_nios2_gen2_0_cpu_nios2_oci_itrace\" for hierarchy \"frogger_qsys:nois_system\|frogger_qsys_nios2_gen2_0:nios2_gen2_0\|frogger_qsys_nios2_gen2_0_cpu:cpu\|frogger_qsys_nios2_gen2_0_cpu_nios2_oci:the_frogger_qsys_nios2_gen2_0_cpu_nios2_oci\|frogger_qsys_nios2_gen2_0_cpu_nios2_oci_itrace:the_frogger_qsys_nios2_gen2_0_cpu_nios2_oci_itrace\"" {  } { { "frogger_qsys/synthesis/submodules/frogger_qsys_nios2_gen2_0_cpu.v" "the_frogger_qsys_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "C:/Users/cehef/Documents/ece_385/final_project/frogger_qsys/synthesis/submodules/frogger_qsys_nios2_gen2_0_cpu.v" 2624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588828911940 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frogger_qsys_nios2_gen2_0_cpu_nios2_oci_dtrace frogger_qsys:nois_system\|frogger_qsys_nios2_gen2_0:nios2_gen2_0\|frogger_qsys_nios2_gen2_0_cpu:cpu\|frogger_qsys_nios2_gen2_0_cpu_nios2_oci:the_frogger_qsys_nios2_gen2_0_cpu_nios2_oci\|frogger_qsys_nios2_gen2_0_cpu_nios2_oci_dtrace:the_frogger_qsys_nios2_gen2_0_cpu_nios2_oci_dtrace " "Elaborating entity \"frogger_qsys_nios2_gen2_0_cpu_nios2_oci_dtrace\" for hierarchy \"frogger_qsys:nois_system\|frogger_qsys_nios2_gen2_0:nios2_gen2_0\|frogger_qsys_nios2_gen2_0_cpu:cpu\|frogger_qsys_nios2_gen2_0_cpu_nios2_oci:the_frogger_qsys_nios2_gen2_0_cpu_nios2_oci\|frogger_qsys_nios2_gen2_0_cpu_nios2_oci_dtrace:the_frogger_qsys_nios2_gen2_0_cpu_nios2_oci_dtrace\"" {  } { { "frogger_qsys/synthesis/submodules/frogger_qsys_nios2_gen2_0_cpu.v" "the_frogger_qsys_nios2_gen2_0_cpu_nios2_oci_dtrace" { Text "C:/Users/cehef/Documents/ece_385/final_project/frogger_qsys/synthesis/submodules/frogger_qsys_nios2_gen2_0_cpu.v" 2639 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588828911964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frogger_qsys_nios2_gen2_0_cpu_nios2_oci_td_mode frogger_qsys:nois_system\|frogger_qsys_nios2_gen2_0:nios2_gen2_0\|frogger_qsys_nios2_gen2_0_cpu:cpu\|frogger_qsys_nios2_gen2_0_cpu_nios2_oci:the_frogger_qsys_nios2_gen2_0_cpu_nios2_oci\|frogger_qsys_nios2_gen2_0_cpu_nios2_oci_dtrace:the_frogger_qsys_nios2_gen2_0_cpu_nios2_oci_dtrace\|frogger_qsys_nios2_gen2_0_cpu_nios2_oci_td_mode:frogger_qsys_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"frogger_qsys_nios2_gen2_0_cpu_nios2_oci_td_mode\" for hierarchy \"frogger_qsys:nois_system\|frogger_qsys_nios2_gen2_0:nios2_gen2_0\|frogger_qsys_nios2_gen2_0_cpu:cpu\|frogger_qsys_nios2_gen2_0_cpu_nios2_oci:the_frogger_qsys_nios2_gen2_0_cpu_nios2_oci\|frogger_qsys_nios2_gen2_0_cpu_nios2_oci_dtrace:the_frogger_qsys_nios2_gen2_0_cpu_nios2_oci_dtrace\|frogger_qsys_nios2_gen2_0_cpu_nios2_oci_td_mode:frogger_qsys_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "frogger_qsys/synthesis/submodules/frogger_qsys_nios2_gen2_0_cpu.v" "frogger_qsys_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/cehef/Documents/ece_385/final_project/frogger_qsys/synthesis/submodules/frogger_qsys_nios2_gen2_0_cpu.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588828912025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frogger_qsys_nios2_gen2_0_cpu_nios2_oci_fifo frogger_qsys:nois_system\|frogger_qsys_nios2_gen2_0:nios2_gen2_0\|frogger_qsys_nios2_gen2_0_cpu:cpu\|frogger_qsys_nios2_gen2_0_cpu_nios2_oci:the_frogger_qsys_nios2_gen2_0_cpu_nios2_oci\|frogger_qsys_nios2_gen2_0_cpu_nios2_oci_fifo:the_frogger_qsys_nios2_gen2_0_cpu_nios2_oci_fifo " "Elaborating entity \"frogger_qsys_nios2_gen2_0_cpu_nios2_oci_fifo\" for hierarchy \"frogger_qsys:nois_system\|frogger_qsys_nios2_gen2_0:nios2_gen2_0\|frogger_qsys_nios2_gen2_0_cpu:cpu\|frogger_qsys_nios2_gen2_0_cpu_nios2_oci:the_frogger_qsys_nios2_gen2_0_cpu_nios2_oci\|frogger_qsys_nios2_gen2_0_cpu_nios2_oci_fifo:the_frogger_qsys_nios2_gen2_0_cpu_nios2_oci_fifo\"" {  } { { "frogger_qsys/synthesis/submodules/frogger_qsys_nios2_gen2_0_cpu.v" "the_frogger_qsys_nios2_gen2_0_cpu_nios2_oci_fifo" { Text "C:/Users/cehef/Documents/ece_385/final_project/frogger_qsys/synthesis/submodules/frogger_qsys_nios2_gen2_0_cpu.v" 2654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588828912050 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frogger_qsys_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt frogger_qsys:nois_system\|frogger_qsys_nios2_gen2_0:nios2_gen2_0\|frogger_qsys_nios2_gen2_0_cpu:cpu\|frogger_qsys_nios2_gen2_0_cpu_nios2_oci:the_frogger_qsys_nios2_gen2_0_cpu_nios2_oci\|frogger_qsys_nios2_gen2_0_cpu_nios2_oci_fifo:the_frogger_qsys_nios2_gen2_0_cpu_nios2_oci_fifo\|frogger_qsys_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_frogger_qsys_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"frogger_qsys_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"frogger_qsys:nois_system\|frogger_qsys_nios2_gen2_0:nios2_gen2_0\|frogger_qsys_nios2_gen2_0_cpu:cpu\|frogger_qsys_nios2_gen2_0_cpu_nios2_oci:the_frogger_qsys_nios2_gen2_0_cpu_nios2_oci\|frogger_qsys_nios2_gen2_0_cpu_nios2_oci_fifo:the_frogger_qsys_nios2_gen2_0_cpu_nios2_oci_fifo\|frogger_qsys_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_frogger_qsys_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "frogger_qsys/synthesis/submodules/frogger_qsys_nios2_gen2_0_cpu.v" "the_frogger_qsys_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/Users/cehef/Documents/ece_385/final_project/frogger_qsys/synthesis/submodules/frogger_qsys_nios2_gen2_0_cpu.v" 1546 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588828912103 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frogger_qsys_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc frogger_qsys:nois_system\|frogger_qsys_nios2_gen2_0:nios2_gen2_0\|frogger_qsys_nios2_gen2_0_cpu:cpu\|frogger_qsys_nios2_gen2_0_cpu_nios2_oci:the_frogger_qsys_nios2_gen2_0_cpu_nios2_oci\|frogger_qsys_nios2_gen2_0_cpu_nios2_oci_fifo:the_frogger_qsys_nios2_gen2_0_cpu_nios2_oci_fifo\|frogger_qsys_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_frogger_qsys_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"frogger_qsys_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"frogger_qsys:nois_system\|frogger_qsys_nios2_gen2_0:nios2_gen2_0\|frogger_qsys_nios2_gen2_0_cpu:cpu\|frogger_qsys_nios2_gen2_0_cpu_nios2_oci:the_frogger_qsys_nios2_gen2_0_cpu_nios2_oci\|frogger_qsys_nios2_gen2_0_cpu_nios2_oci_fifo:the_frogger_qsys_nios2_gen2_0_cpu_nios2_oci_fifo\|frogger_qsys_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_frogger_qsys_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "frogger_qsys/synthesis/submodules/frogger_qsys_nios2_gen2_0_cpu.v" "the_frogger_qsys_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/Users/cehef/Documents/ece_385/final_project/frogger_qsys/synthesis/submodules/frogger_qsys_nios2_gen2_0_cpu.v" 1555 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588828912123 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frogger_qsys_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc frogger_qsys:nois_system\|frogger_qsys_nios2_gen2_0:nios2_gen2_0\|frogger_qsys_nios2_gen2_0_cpu:cpu\|frogger_qsys_nios2_gen2_0_cpu_nios2_oci:the_frogger_qsys_nios2_gen2_0_cpu_nios2_oci\|frogger_qsys_nios2_gen2_0_cpu_nios2_oci_fifo:the_frogger_qsys_nios2_gen2_0_cpu_nios2_oci_fifo\|frogger_qsys_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_frogger_qsys_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"frogger_qsys_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"frogger_qsys:nois_system\|frogger_qsys_nios2_gen2_0:nios2_gen2_0\|frogger_qsys_nios2_gen2_0_cpu:cpu\|frogger_qsys_nios2_gen2_0_cpu_nios2_oci:the_frogger_qsys_nios2_gen2_0_cpu_nios2_oci\|frogger_qsys_nios2_gen2_0_cpu_nios2_oci_fifo:the_frogger_qsys_nios2_gen2_0_cpu_nios2_oci_fifo\|frogger_qsys_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_frogger_qsys_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "frogger_qsys/synthesis/submodules/frogger_qsys_nios2_gen2_0_cpu.v" "the_frogger_qsys_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/Users/cehef/Documents/ece_385/final_project/frogger_qsys/synthesis/submodules/frogger_qsys_nios2_gen2_0_cpu.v" 1564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588828912143 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frogger_qsys_nios2_gen2_0_cpu_nios2_oci_pib frogger_qsys:nois_system\|frogger_qsys_nios2_gen2_0:nios2_gen2_0\|frogger_qsys_nios2_gen2_0_cpu:cpu\|frogger_qsys_nios2_gen2_0_cpu_nios2_oci:the_frogger_qsys_nios2_gen2_0_cpu_nios2_oci\|frogger_qsys_nios2_gen2_0_cpu_nios2_oci_pib:the_frogger_qsys_nios2_gen2_0_cpu_nios2_oci_pib " "Elaborating entity \"frogger_qsys_nios2_gen2_0_cpu_nios2_oci_pib\" for hierarchy \"frogger_qsys:nois_system\|frogger_qsys_nios2_gen2_0:nios2_gen2_0\|frogger_qsys_nios2_gen2_0_cpu:cpu\|frogger_qsys_nios2_gen2_0_cpu_nios2_oci:the_frogger_qsys_nios2_gen2_0_cpu_nios2_oci\|frogger_qsys_nios2_gen2_0_cpu_nios2_oci_pib:the_frogger_qsys_nios2_gen2_0_cpu_nios2_oci_pib\"" {  } { { "frogger_qsys/synthesis/submodules/frogger_qsys_nios2_gen2_0_cpu.v" "the_frogger_qsys_nios2_gen2_0_cpu_nios2_oci_pib" { Text "C:/Users/cehef/Documents/ece_385/final_project/frogger_qsys/synthesis/submodules/frogger_qsys_nios2_gen2_0_cpu.v" 2659 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588828912166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frogger_qsys_nios2_gen2_0_cpu_nios2_oci_im frogger_qsys:nois_system\|frogger_qsys_nios2_gen2_0:nios2_gen2_0\|frogger_qsys_nios2_gen2_0_cpu:cpu\|frogger_qsys_nios2_gen2_0_cpu_nios2_oci:the_frogger_qsys_nios2_gen2_0_cpu_nios2_oci\|frogger_qsys_nios2_gen2_0_cpu_nios2_oci_im:the_frogger_qsys_nios2_gen2_0_cpu_nios2_oci_im " "Elaborating entity \"frogger_qsys_nios2_gen2_0_cpu_nios2_oci_im\" for hierarchy \"frogger_qsys:nois_system\|frogger_qsys_nios2_gen2_0:nios2_gen2_0\|frogger_qsys_nios2_gen2_0_cpu:cpu\|frogger_qsys_nios2_gen2_0_cpu_nios2_oci:the_frogger_qsys_nios2_gen2_0_cpu_nios2_oci\|frogger_qsys_nios2_gen2_0_cpu_nios2_oci_im:the_frogger_qsys_nios2_gen2_0_cpu_nios2_oci_im\"" {  } { { "frogger_qsys/synthesis/submodules/frogger_qsys_nios2_gen2_0_cpu.v" "the_frogger_qsys_nios2_gen2_0_cpu_nios2_oci_im" { Text "C:/Users/cehef/Documents/ece_385/final_project/frogger_qsys/synthesis/submodules/frogger_qsys_nios2_gen2_0_cpu.v" 2673 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588828912189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frogger_qsys_nios2_gen2_0_cpu_nios2_avalon_reg frogger_qsys:nois_system\|frogger_qsys_nios2_gen2_0:nios2_gen2_0\|frogger_qsys_nios2_gen2_0_cpu:cpu\|frogger_qsys_nios2_gen2_0_cpu_nios2_oci:the_frogger_qsys_nios2_gen2_0_cpu_nios2_oci\|frogger_qsys_nios2_gen2_0_cpu_nios2_avalon_reg:the_frogger_qsys_nios2_gen2_0_cpu_nios2_avalon_reg " "Elaborating entity \"frogger_qsys_nios2_gen2_0_cpu_nios2_avalon_reg\" for hierarchy \"frogger_qsys:nois_system\|frogger_qsys_nios2_gen2_0:nios2_gen2_0\|frogger_qsys_nios2_gen2_0_cpu:cpu\|frogger_qsys_nios2_gen2_0_cpu_nios2_oci:the_frogger_qsys_nios2_gen2_0_cpu_nios2_oci\|frogger_qsys_nios2_gen2_0_cpu_nios2_avalon_reg:the_frogger_qsys_nios2_gen2_0_cpu_nios2_avalon_reg\"" {  } { { "frogger_qsys/synthesis/submodules/frogger_qsys_nios2_gen2_0_cpu.v" "the_frogger_qsys_nios2_gen2_0_cpu_nios2_avalon_reg" { Text "C:/Users/cehef/Documents/ece_385/final_project/frogger_qsys/synthesis/submodules/frogger_qsys_nios2_gen2_0_cpu.v" 2692 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588828912215 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frogger_qsys_nios2_gen2_0_cpu_nios2_ocimem frogger_qsys:nois_system\|frogger_qsys_nios2_gen2_0:nios2_gen2_0\|frogger_qsys_nios2_gen2_0_cpu:cpu\|frogger_qsys_nios2_gen2_0_cpu_nios2_oci:the_frogger_qsys_nios2_gen2_0_cpu_nios2_oci\|frogger_qsys_nios2_gen2_0_cpu_nios2_ocimem:the_frogger_qsys_nios2_gen2_0_cpu_nios2_ocimem " "Elaborating entity \"frogger_qsys_nios2_gen2_0_cpu_nios2_ocimem\" for hierarchy \"frogger_qsys:nois_system\|frogger_qsys_nios2_gen2_0:nios2_gen2_0\|frogger_qsys_nios2_gen2_0_cpu:cpu\|frogger_qsys_nios2_gen2_0_cpu_nios2_oci:the_frogger_qsys_nios2_gen2_0_cpu_nios2_oci\|frogger_qsys_nios2_gen2_0_cpu_nios2_ocimem:the_frogger_qsys_nios2_gen2_0_cpu_nios2_ocimem\"" {  } { { "frogger_qsys/synthesis/submodules/frogger_qsys_nios2_gen2_0_cpu.v" "the_frogger_qsys_nios2_gen2_0_cpu_nios2_ocimem" { Text "C:/Users/cehef/Documents/ece_385/final_project/frogger_qsys/synthesis/submodules/frogger_qsys_nios2_gen2_0_cpu.v" 2712 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588828912237 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frogger_qsys_nios2_gen2_0_cpu_ociram_sp_ram_module frogger_qsys:nois_system\|frogger_qsys_nios2_gen2_0:nios2_gen2_0\|frogger_qsys_nios2_gen2_0_cpu:cpu\|frogger_qsys_nios2_gen2_0_cpu_nios2_oci:the_frogger_qsys_nios2_gen2_0_cpu_nios2_oci\|frogger_qsys_nios2_gen2_0_cpu_nios2_ocimem:the_frogger_qsys_nios2_gen2_0_cpu_nios2_ocimem\|frogger_qsys_nios2_gen2_0_cpu_ociram_sp_ram_module:frogger_qsys_nios2_gen2_0_cpu_ociram_sp_ram " "Elaborating entity \"frogger_qsys_nios2_gen2_0_cpu_ociram_sp_ram_module\" for hierarchy \"frogger_qsys:nois_system\|frogger_qsys_nios2_gen2_0:nios2_gen2_0\|frogger_qsys_nios2_gen2_0_cpu:cpu\|frogger_qsys_nios2_gen2_0_cpu_nios2_oci:the_frogger_qsys_nios2_gen2_0_cpu_nios2_oci\|frogger_qsys_nios2_gen2_0_cpu_nios2_ocimem:the_frogger_qsys_nios2_gen2_0_cpu_nios2_ocimem\|frogger_qsys_nios2_gen2_0_cpu_ociram_sp_ram_module:frogger_qsys_nios2_gen2_0_cpu_ociram_sp_ram\"" {  } { { "frogger_qsys/synthesis/submodules/frogger_qsys_nios2_gen2_0_cpu.v" "frogger_qsys_nios2_gen2_0_cpu_ociram_sp_ram" { Text "C:/Users/cehef/Documents/ece_385/final_project/frogger_qsys/synthesis/submodules/frogger_qsys_nios2_gen2_0_cpu.v" 2332 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588828912309 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram frogger_qsys:nois_system\|frogger_qsys_nios2_gen2_0:nios2_gen2_0\|frogger_qsys_nios2_gen2_0_cpu:cpu\|frogger_qsys_nios2_gen2_0_cpu_nios2_oci:the_frogger_qsys_nios2_gen2_0_cpu_nios2_oci\|frogger_qsys_nios2_gen2_0_cpu_nios2_ocimem:the_frogger_qsys_nios2_gen2_0_cpu_nios2_ocimem\|frogger_qsys_nios2_gen2_0_cpu_ociram_sp_ram_module:frogger_qsys_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"frogger_qsys:nois_system\|frogger_qsys_nios2_gen2_0:nios2_gen2_0\|frogger_qsys_nios2_gen2_0_cpu:cpu\|frogger_qsys_nios2_gen2_0_cpu_nios2_oci:the_frogger_qsys_nios2_gen2_0_cpu_nios2_oci\|frogger_qsys_nios2_gen2_0_cpu_nios2_ocimem:the_frogger_qsys_nios2_gen2_0_cpu_nios2_ocimem\|frogger_qsys_nios2_gen2_0_cpu_ociram_sp_ram_module:frogger_qsys_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "frogger_qsys/synthesis/submodules/frogger_qsys_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "C:/Users/cehef/Documents/ece_385/final_project/frogger_qsys/synthesis/submodules/frogger_qsys_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588828912346 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "frogger_qsys:nois_system\|frogger_qsys_nios2_gen2_0:nios2_gen2_0\|frogger_qsys_nios2_gen2_0_cpu:cpu\|frogger_qsys_nios2_gen2_0_cpu_nios2_oci:the_frogger_qsys_nios2_gen2_0_cpu_nios2_oci\|frogger_qsys_nios2_gen2_0_cpu_nios2_ocimem:the_frogger_qsys_nios2_gen2_0_cpu_nios2_ocimem\|frogger_qsys_nios2_gen2_0_cpu_ociram_sp_ram_module:frogger_qsys_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"frogger_qsys:nois_system\|frogger_qsys_nios2_gen2_0:nios2_gen2_0\|frogger_qsys_nios2_gen2_0_cpu:cpu\|frogger_qsys_nios2_gen2_0_cpu_nios2_oci:the_frogger_qsys_nios2_gen2_0_cpu_nios2_oci\|frogger_qsys_nios2_gen2_0_cpu_nios2_ocimem:the_frogger_qsys_nios2_gen2_0_cpu_nios2_ocimem\|frogger_qsys_nios2_gen2_0_cpu_ociram_sp_ram_module:frogger_qsys_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "frogger_qsys/synthesis/submodules/frogger_qsys_nios2_gen2_0_cpu.v" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/frogger_qsys/synthesis/submodules/frogger_qsys_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588828912392 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "frogger_qsys:nois_system\|frogger_qsys_nios2_gen2_0:nios2_gen2_0\|frogger_qsys_nios2_gen2_0_cpu:cpu\|frogger_qsys_nios2_gen2_0_cpu_nios2_oci:the_frogger_qsys_nios2_gen2_0_cpu_nios2_oci\|frogger_qsys_nios2_gen2_0_cpu_nios2_ocimem:the_frogger_qsys_nios2_gen2_0_cpu_nios2_ocimem\|frogger_qsys_nios2_gen2_0_cpu_ociram_sp_ram_module:frogger_qsys_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"frogger_qsys:nois_system\|frogger_qsys_nios2_gen2_0:nios2_gen2_0\|frogger_qsys_nios2_gen2_0_cpu:cpu\|frogger_qsys_nios2_gen2_0_cpu_nios2_oci:the_frogger_qsys_nios2_gen2_0_cpu_nios2_oci\|frogger_qsys_nios2_gen2_0_cpu_nios2_ocimem:the_frogger_qsys_nios2_gen2_0_cpu_nios2_ocimem\|frogger_qsys_nios2_gen2_0_cpu_ociram_sp_ram_module:frogger_qsys_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588828912392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588828912392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588828912392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588828912392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588828912392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588828912392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588828912392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588828912392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588828912392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588828912392 ""}  } { { "frogger_qsys/synthesis/submodules/frogger_qsys_nios2_gen2_0_cpu.v" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/frogger_qsys/synthesis/submodules/frogger_qsys_nios2_gen2_0_cpu.v" 2156 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1588828912392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ac71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ac71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ac71 " "Found entity 1: altsyncram_ac71" {  } { { "db/altsyncram_ac71.tdf" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/db/altsyncram_ac71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588828912471 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588828912471 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ac71 frogger_qsys:nois_system\|frogger_qsys_nios2_gen2_0:nios2_gen2_0\|frogger_qsys_nios2_gen2_0_cpu:cpu\|frogger_qsys_nios2_gen2_0_cpu_nios2_oci:the_frogger_qsys_nios2_gen2_0_cpu_nios2_oci\|frogger_qsys_nios2_gen2_0_cpu_nios2_ocimem:the_frogger_qsys_nios2_gen2_0_cpu_nios2_ocimem\|frogger_qsys_nios2_gen2_0_cpu_ociram_sp_ram_module:frogger_qsys_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated " "Elaborating entity \"altsyncram_ac71\" for hierarchy \"frogger_qsys:nois_system\|frogger_qsys_nios2_gen2_0:nios2_gen2_0\|frogger_qsys_nios2_gen2_0_cpu:cpu\|frogger_qsys_nios2_gen2_0_cpu_nios2_oci:the_frogger_qsys_nios2_gen2_0_cpu_nios2_oci\|frogger_qsys_nios2_gen2_0_cpu_nios2_ocimem:the_frogger_qsys_nios2_gen2_0_cpu_nios2_ocimem\|frogger_qsys_nios2_gen2_0_cpu_ociram_sp_ram_module:frogger_qsys_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588828912476 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frogger_qsys_nios2_gen2_0_cpu_debug_slave_wrapper frogger_qsys:nois_system\|frogger_qsys_nios2_gen2_0:nios2_gen2_0\|frogger_qsys_nios2_gen2_0_cpu:cpu\|frogger_qsys_nios2_gen2_0_cpu_nios2_oci:the_frogger_qsys_nios2_gen2_0_cpu_nios2_oci\|frogger_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_frogger_qsys_nios2_gen2_0_cpu_debug_slave_wrapper " "Elaborating entity \"frogger_qsys_nios2_gen2_0_cpu_debug_slave_wrapper\" for hierarchy \"frogger_qsys:nois_system\|frogger_qsys_nios2_gen2_0:nios2_gen2_0\|frogger_qsys_nios2_gen2_0_cpu:cpu\|frogger_qsys_nios2_gen2_0_cpu_nios2_oci:the_frogger_qsys_nios2_gen2_0_cpu_nios2_oci\|frogger_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_frogger_qsys_nios2_gen2_0_cpu_debug_slave_wrapper\"" {  } { { "frogger_qsys/synthesis/submodules/frogger_qsys_nios2_gen2_0_cpu.v" "the_frogger_qsys_nios2_gen2_0_cpu_debug_slave_wrapper" { Text "C:/Users/cehef/Documents/ece_385/final_project/frogger_qsys/synthesis/submodules/frogger_qsys_nios2_gen2_0_cpu.v" 2814 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588828912528 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frogger_qsys_nios2_gen2_0_cpu_debug_slave_tck frogger_qsys:nois_system\|frogger_qsys_nios2_gen2_0:nios2_gen2_0\|frogger_qsys_nios2_gen2_0_cpu:cpu\|frogger_qsys_nios2_gen2_0_cpu_nios2_oci:the_frogger_qsys_nios2_gen2_0_cpu_nios2_oci\|frogger_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_frogger_qsys_nios2_gen2_0_cpu_debug_slave_wrapper\|frogger_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_frogger_qsys_nios2_gen2_0_cpu_debug_slave_tck " "Elaborating entity \"frogger_qsys_nios2_gen2_0_cpu_debug_slave_tck\" for hierarchy \"frogger_qsys:nois_system\|frogger_qsys_nios2_gen2_0:nios2_gen2_0\|frogger_qsys_nios2_gen2_0_cpu:cpu\|frogger_qsys_nios2_gen2_0_cpu_nios2_oci:the_frogger_qsys_nios2_gen2_0_cpu_nios2_oci\|frogger_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_frogger_qsys_nios2_gen2_0_cpu_debug_slave_wrapper\|frogger_qsys_nios2_gen2_0_cpu_debug_slave_tck:the_frogger_qsys_nios2_gen2_0_cpu_debug_slave_tck\"" {  } { { "frogger_qsys/synthesis/submodules/frogger_qsys_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_frogger_qsys_nios2_gen2_0_cpu_debug_slave_tck" { Text "C:/Users/cehef/Documents/ece_385/final_project/frogger_qsys/synthesis/submodules/frogger_qsys_nios2_gen2_0_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588828912557 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frogger_qsys_nios2_gen2_0_cpu_debug_slave_sysclk frogger_qsys:nois_system\|frogger_qsys_nios2_gen2_0:nios2_gen2_0\|frogger_qsys_nios2_gen2_0_cpu:cpu\|frogger_qsys_nios2_gen2_0_cpu_nios2_oci:the_frogger_qsys_nios2_gen2_0_cpu_nios2_oci\|frogger_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_frogger_qsys_nios2_gen2_0_cpu_debug_slave_wrapper\|frogger_qsys_nios2_gen2_0_cpu_debug_slave_sysclk:the_frogger_qsys_nios2_gen2_0_cpu_debug_slave_sysclk " "Elaborating entity \"frogger_qsys_nios2_gen2_0_cpu_debug_slave_sysclk\" for hierarchy \"frogger_qsys:nois_system\|frogger_qsys_nios2_gen2_0:nios2_gen2_0\|frogger_qsys_nios2_gen2_0_cpu:cpu\|frogger_qsys_nios2_gen2_0_cpu_nios2_oci:the_frogger_qsys_nios2_gen2_0_cpu_nios2_oci\|frogger_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_frogger_qsys_nios2_gen2_0_cpu_debug_slave_wrapper\|frogger_qsys_nios2_gen2_0_cpu_debug_slave_sysclk:the_frogger_qsys_nios2_gen2_0_cpu_debug_slave_sysclk\"" {  } { { "frogger_qsys/synthesis/submodules/frogger_qsys_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_frogger_qsys_nios2_gen2_0_cpu_debug_slave_sysclk" { Text "C:/Users/cehef/Documents/ece_385/final_project/frogger_qsys/synthesis/submodules/frogger_qsys_nios2_gen2_0_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588828912631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic frogger_qsys:nois_system\|frogger_qsys_nios2_gen2_0:nios2_gen2_0\|frogger_qsys_nios2_gen2_0_cpu:cpu\|frogger_qsys_nios2_gen2_0_cpu_nios2_oci:the_frogger_qsys_nios2_gen2_0_cpu_nios2_oci\|frogger_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_frogger_qsys_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:frogger_qsys_nios2_gen2_0_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"frogger_qsys:nois_system\|frogger_qsys_nios2_gen2_0:nios2_gen2_0\|frogger_qsys_nios2_gen2_0_cpu:cpu\|frogger_qsys_nios2_gen2_0_cpu_nios2_oci:the_frogger_qsys_nios2_gen2_0_cpu_nios2_oci\|frogger_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_frogger_qsys_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:frogger_qsys_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "frogger_qsys/synthesis/submodules/frogger_qsys_nios2_gen2_0_cpu_debug_slave_wrapper.v" "frogger_qsys_nios2_gen2_0_cpu_debug_slave_phy" { Text "C:/Users/cehef/Documents/ece_385/final_project/frogger_qsys/synthesis/submodules/frogger_qsys_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588828912735 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "frogger_qsys:nois_system\|frogger_qsys_nios2_gen2_0:nios2_gen2_0\|frogger_qsys_nios2_gen2_0_cpu:cpu\|frogger_qsys_nios2_gen2_0_cpu_nios2_oci:the_frogger_qsys_nios2_gen2_0_cpu_nios2_oci\|frogger_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_frogger_qsys_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:frogger_qsys_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"frogger_qsys:nois_system\|frogger_qsys_nios2_gen2_0:nios2_gen2_0\|frogger_qsys_nios2_gen2_0_cpu:cpu\|frogger_qsys_nios2_gen2_0_cpu_nios2_oci:the_frogger_qsys_nios2_gen2_0_cpu_nios2_oci\|frogger_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_frogger_qsys_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:frogger_qsys_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "frogger_qsys/synthesis/submodules/frogger_qsys_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/frogger_qsys/synthesis/submodules/frogger_qsys_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588828912750 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "frogger_qsys:nois_system\|frogger_qsys_nios2_gen2_0:nios2_gen2_0\|frogger_qsys_nios2_gen2_0_cpu:cpu\|frogger_qsys_nios2_gen2_0_cpu_nios2_oci:the_frogger_qsys_nios2_gen2_0_cpu_nios2_oci\|frogger_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_frogger_qsys_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:frogger_qsys_nios2_gen2_0_cpu_debug_slave_phy " "Instantiated megafunction \"frogger_qsys:nois_system\|frogger_qsys_nios2_gen2_0:nios2_gen2_0\|frogger_qsys_nios2_gen2_0_cpu:cpu\|frogger_qsys_nios2_gen2_0_cpu_nios2_oci:the_frogger_qsys_nios2_gen2_0_cpu_nios2_oci\|frogger_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_frogger_qsys_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:frogger_qsys_nios2_gen2_0_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588828912750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588828912750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588828912750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588828912750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588828912750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588828912750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588828912750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588828912750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588828912750 ""}  } { { "frogger_qsys/synthesis/submodules/frogger_qsys_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/frogger_qsys/synthesis/submodules/frogger_qsys_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1588828912750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl frogger_qsys:nois_system\|frogger_qsys_nios2_gen2_0:nios2_gen2_0\|frogger_qsys_nios2_gen2_0_cpu:cpu\|frogger_qsys_nios2_gen2_0_cpu_nios2_oci:the_frogger_qsys_nios2_gen2_0_cpu_nios2_oci\|frogger_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_frogger_qsys_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:frogger_qsys_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"frogger_qsys:nois_system\|frogger_qsys_nios2_gen2_0:nios2_gen2_0\|frogger_qsys_nios2_gen2_0_cpu:cpu\|frogger_qsys_nios2_gen2_0_cpu_nios2_oci:the_frogger_qsys_nios2_gen2_0_cpu_nios2_oci\|frogger_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_frogger_qsys_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:frogger_qsys_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588828912759 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "frogger_qsys:nois_system\|frogger_qsys_nios2_gen2_0:nios2_gen2_0\|frogger_qsys_nios2_gen2_0_cpu:cpu\|frogger_qsys_nios2_gen2_0_cpu_nios2_oci:the_frogger_qsys_nios2_gen2_0_cpu_nios2_oci\|frogger_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_frogger_qsys_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:frogger_qsys_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst frogger_qsys:nois_system\|frogger_qsys_nios2_gen2_0:nios2_gen2_0\|frogger_qsys_nios2_gen2_0_cpu:cpu\|frogger_qsys_nios2_gen2_0_cpu_nios2_oci:the_frogger_qsys_nios2_gen2_0_cpu_nios2_oci\|frogger_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_frogger_qsys_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:frogger_qsys_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"frogger_qsys:nois_system\|frogger_qsys_nios2_gen2_0:nios2_gen2_0\|frogger_qsys_nios2_gen2_0_cpu:cpu\|frogger_qsys_nios2_gen2_0_cpu_nios2_oci:the_frogger_qsys_nios2_gen2_0_cpu_nios2_oci\|frogger_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_frogger_qsys_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:frogger_qsys_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"frogger_qsys:nois_system\|frogger_qsys_nios2_gen2_0:nios2_gen2_0\|frogger_qsys_nios2_gen2_0_cpu:cpu\|frogger_qsys_nios2_gen2_0_cpu_nios2_oci:the_frogger_qsys_nios2_gen2_0_cpu_nios2_oci\|frogger_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_frogger_qsys_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:frogger_qsys_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "frogger_qsys/synthesis/submodules/frogger_qsys_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/frogger_qsys/synthesis/submodules/frogger_qsys_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588828912773 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter frogger_qsys:nois_system\|frogger_qsys_nios2_gen2_0:nios2_gen2_0\|frogger_qsys_nios2_gen2_0_cpu:cpu\|frogger_qsys_nios2_gen2_0_cpu_nios2_oci:the_frogger_qsys_nios2_gen2_0_cpu_nios2_oci\|frogger_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_frogger_qsys_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:frogger_qsys_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"frogger_qsys:nois_system\|frogger_qsys_nios2_gen2_0:nios2_gen2_0\|frogger_qsys_nios2_gen2_0_cpu:cpu\|frogger_qsys_nios2_gen2_0_cpu_nios2_oci:the_frogger_qsys_nios2_gen2_0_cpu_nios2_oci\|frogger_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_frogger_qsys_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:frogger_qsys_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588828912784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl frogger_qsys:nois_system\|frogger_qsys_nios2_gen2_0:nios2_gen2_0\|frogger_qsys_nios2_gen2_0_cpu:cpu\|frogger_qsys_nios2_gen2_0_cpu_nios2_oci:the_frogger_qsys_nios2_gen2_0_cpu_nios2_oci\|frogger_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_frogger_qsys_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:frogger_qsys_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"frogger_qsys:nois_system\|frogger_qsys_nios2_gen2_0:nios2_gen2_0\|frogger_qsys_nios2_gen2_0_cpu:cpu\|frogger_qsys_nios2_gen2_0_cpu_nios2_oci:the_frogger_qsys_nios2_gen2_0_cpu_nios2_oci\|frogger_qsys_nios2_gen2_0_cpu_debug_slave_wrapper:the_frogger_qsys_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:frogger_qsys_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588828912813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frogger_qsys_onchip_memory2_0 frogger_qsys:nois_system\|frogger_qsys_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"frogger_qsys_onchip_memory2_0\" for hierarchy \"frogger_qsys:nois_system\|frogger_qsys_onchip_memory2_0:onchip_memory2_0\"" {  } { { "frogger_qsys/synthesis/frogger_qsys.v" "onchip_memory2_0" { Text "C:/Users/cehef/Documents/ece_385/final_project/frogger_qsys/synthesis/frogger_qsys.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588828912852 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram frogger_qsys:nois_system\|frogger_qsys_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"frogger_qsys:nois_system\|frogger_qsys_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "frogger_qsys/synthesis/submodules/frogger_qsys_onchip_memory2_0.v" "the_altsyncram" { Text "C:/Users/cehef/Documents/ece_385/final_project/frogger_qsys/synthesis/submodules/frogger_qsys_onchip_memory2_0.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588828912884 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "frogger_qsys:nois_system\|frogger_qsys_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"frogger_qsys:nois_system\|frogger_qsys_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "frogger_qsys/synthesis/submodules/frogger_qsys_onchip_memory2_0.v" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/frogger_qsys/synthesis/submodules/frogger_qsys_onchip_memory2_0.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588828912902 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "frogger_qsys:nois_system\|frogger_qsys_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"frogger_qsys:nois_system\|frogger_qsys_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588828912902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file frogger_qsys_onchip_memory2_0.hex " "Parameter \"init_file\" = \"frogger_qsys_onchip_memory2_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588828912902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588828912902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 4 " "Parameter \"maximum_depth\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588828912902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4 " "Parameter \"numwords_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588828912902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588828912902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588828912902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588828912902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588828912902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588828912902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588828912902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588828912902 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 2 " "Parameter \"widthad_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588828912902 ""}  } { { "frogger_qsys/synthesis/submodules/frogger_qsys_onchip_memory2_0.v" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/frogger_qsys/synthesis/submodules/frogger_qsys_onchip_memory2_0.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1588828912902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_cbh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_cbh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_cbh1 " "Found entity 1: altsyncram_cbh1" {  } { { "db/altsyncram_cbh1.tdf" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/db/altsyncram_cbh1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588828912980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588828912980 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_cbh1 frogger_qsys:nois_system\|frogger_qsys_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_cbh1:auto_generated " "Elaborating entity \"altsyncram_cbh1\" for hierarchy \"frogger_qsys:nois_system\|frogger_qsys_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_cbh1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588828912985 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frogger_qsys_otg_hpi_address frogger_qsys:nois_system\|frogger_qsys_otg_hpi_address:otg_hpi_address " "Elaborating entity \"frogger_qsys_otg_hpi_address\" for hierarchy \"frogger_qsys:nois_system\|frogger_qsys_otg_hpi_address:otg_hpi_address\"" {  } { { "frogger_qsys/synthesis/frogger_qsys.v" "otg_hpi_address" { Text "C:/Users/cehef/Documents/ece_385/final_project/frogger_qsys/synthesis/frogger_qsys.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588828913827 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frogger_qsys_otg_hpi_cs frogger_qsys:nois_system\|frogger_qsys_otg_hpi_cs:otg_hpi_cs " "Elaborating entity \"frogger_qsys_otg_hpi_cs\" for hierarchy \"frogger_qsys:nois_system\|frogger_qsys_otg_hpi_cs:otg_hpi_cs\"" {  } { { "frogger_qsys/synthesis/frogger_qsys.v" "otg_hpi_cs" { Text "C:/Users/cehef/Documents/ece_385/final_project/frogger_qsys/synthesis/frogger_qsys.v" 211 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588828913847 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frogger_qsys_otg_hpi_data frogger_qsys:nois_system\|frogger_qsys_otg_hpi_data:otg_hpi_data " "Elaborating entity \"frogger_qsys_otg_hpi_data\" for hierarchy \"frogger_qsys:nois_system\|frogger_qsys_otg_hpi_data:otg_hpi_data\"" {  } { { "frogger_qsys/synthesis/frogger_qsys.v" "otg_hpi_data" { Text "C:/Users/cehef/Documents/ece_385/final_project/frogger_qsys/synthesis/frogger_qsys.v" 223 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588828913870 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frogger_qsys_sdram frogger_qsys:nois_system\|frogger_qsys_sdram:sdram " "Elaborating entity \"frogger_qsys_sdram\" for hierarchy \"frogger_qsys:nois_system\|frogger_qsys_sdram:sdram\"" {  } { { "frogger_qsys/synthesis/frogger_qsys.v" "sdram" { Text "C:/Users/cehef/Documents/ece_385/final_project/frogger_qsys/synthesis/frogger_qsys.v" 279 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588828913914 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frogger_qsys_sdram_input_efifo_module frogger_qsys:nois_system\|frogger_qsys_sdram:sdram\|frogger_qsys_sdram_input_efifo_module:the_frogger_qsys_sdram_input_efifo_module " "Elaborating entity \"frogger_qsys_sdram_input_efifo_module\" for hierarchy \"frogger_qsys:nois_system\|frogger_qsys_sdram:sdram\|frogger_qsys_sdram_input_efifo_module:the_frogger_qsys_sdram_input_efifo_module\"" {  } { { "frogger_qsys/synthesis/submodules/frogger_qsys_sdram.v" "the_frogger_qsys_sdram_input_efifo_module" { Text "C:/Users/cehef/Documents/ece_385/final_project/frogger_qsys/synthesis/submodules/frogger_qsys_sdram.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588828914056 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frogger_qsys_sdram_pll frogger_qsys:nois_system\|frogger_qsys_sdram_pll:sdram_pll " "Elaborating entity \"frogger_qsys_sdram_pll\" for hierarchy \"frogger_qsys:nois_system\|frogger_qsys_sdram_pll:sdram_pll\"" {  } { { "frogger_qsys/synthesis/frogger_qsys.v" "sdram_pll" { Text "C:/Users/cehef/Documents/ece_385/final_project/frogger_qsys/synthesis/frogger_qsys.v" 303 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588828914093 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frogger_qsys_sdram_pll_stdsync_sv6 frogger_qsys:nois_system\|frogger_qsys_sdram_pll:sdram_pll\|frogger_qsys_sdram_pll_stdsync_sv6:stdsync2 " "Elaborating entity \"frogger_qsys_sdram_pll_stdsync_sv6\" for hierarchy \"frogger_qsys:nois_system\|frogger_qsys_sdram_pll:sdram_pll\|frogger_qsys_sdram_pll_stdsync_sv6:stdsync2\"" {  } { { "frogger_qsys/synthesis/submodules/frogger_qsys_sdram_pll.v" "stdsync2" { Text "C:/Users/cehef/Documents/ece_385/final_project/frogger_qsys/synthesis/submodules/frogger_qsys_sdram_pll.v" 282 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588828914170 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frogger_qsys_sdram_pll_dffpipe_l2c frogger_qsys:nois_system\|frogger_qsys_sdram_pll:sdram_pll\|frogger_qsys_sdram_pll_stdsync_sv6:stdsync2\|frogger_qsys_sdram_pll_dffpipe_l2c:dffpipe3 " "Elaborating entity \"frogger_qsys_sdram_pll_dffpipe_l2c\" for hierarchy \"frogger_qsys:nois_system\|frogger_qsys_sdram_pll:sdram_pll\|frogger_qsys_sdram_pll_stdsync_sv6:stdsync2\|frogger_qsys_sdram_pll_dffpipe_l2c:dffpipe3\"" {  } { { "frogger_qsys/synthesis/submodules/frogger_qsys_sdram_pll.v" "dffpipe3" { Text "C:/Users/cehef/Documents/ece_385/final_project/frogger_qsys/synthesis/submodules/frogger_qsys_sdram_pll.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588828914185 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frogger_qsys_sdram_pll_altpll_lqa2 frogger_qsys:nois_system\|frogger_qsys_sdram_pll:sdram_pll\|frogger_qsys_sdram_pll_altpll_lqa2:sd1 " "Elaborating entity \"frogger_qsys_sdram_pll_altpll_lqa2\" for hierarchy \"frogger_qsys:nois_system\|frogger_qsys_sdram_pll:sdram_pll\|frogger_qsys_sdram_pll_altpll_lqa2:sd1\"" {  } { { "frogger_qsys/synthesis/submodules/frogger_qsys_sdram_pll.v" "sd1" { Text "C:/Users/cehef/Documents/ece_385/final_project/frogger_qsys/synthesis/submodules/frogger_qsys_sdram_pll.v" 288 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588828914208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frogger_qsys_sysid_qsys_0 frogger_qsys:nois_system\|frogger_qsys_sysid_qsys_0:sysid_qsys_0 " "Elaborating entity \"frogger_qsys_sysid_qsys_0\" for hierarchy \"frogger_qsys:nois_system\|frogger_qsys_sysid_qsys_0:sysid_qsys_0\"" {  } { { "frogger_qsys/synthesis/frogger_qsys.v" "sysid_qsys_0" { Text "C:/Users/cehef/Documents/ece_385/final_project/frogger_qsys/synthesis/frogger_qsys.v" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588828914230 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frogger_qsys_mm_interconnect_0 frogger_qsys:nois_system\|frogger_qsys_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"frogger_qsys_mm_interconnect_0\" for hierarchy \"frogger_qsys:nois_system\|frogger_qsys_mm_interconnect_0:mm_interconnect_0\"" {  } { { "frogger_qsys/synthesis/frogger_qsys.v" "mm_interconnect_0" { Text "C:/Users/cehef/Documents/ece_385/final_project/frogger_qsys/synthesis/frogger_qsys.v" 403 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588828914250 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator frogger_qsys:nois_system\|frogger_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"frogger_qsys:nois_system\|frogger_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator\"" {  } { { "frogger_qsys/synthesis/submodules/frogger_qsys_mm_interconnect_0.v" "nios2_gen2_0_data_master_translator" { Text "C:/Users/cehef/Documents/ece_385/final_project/frogger_qsys/synthesis/submodules/frogger_qsys_mm_interconnect_0.v" 1045 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588828915063 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator frogger_qsys:nois_system\|frogger_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"frogger_qsys:nois_system\|frogger_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator\"" {  } { { "frogger_qsys/synthesis/submodules/frogger_qsys_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_translator" { Text "C:/Users/cehef/Documents/ece_385/final_project/frogger_qsys/synthesis/submodules/frogger_qsys_mm_interconnect_0.v" 1105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588828915090 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator frogger_qsys:nois_system\|frogger_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"frogger_qsys:nois_system\|frogger_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "frogger_qsys/synthesis/submodules/frogger_qsys_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "C:/Users/cehef/Documents/ece_385/final_project/frogger_qsys/synthesis/submodules/frogger_qsys_mm_interconnect_0.v" 1169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588828915129 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator frogger_qsys:nois_system\|frogger_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"frogger_qsys:nois_system\|frogger_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sysid_qsys_0_control_slave_translator\"" {  } { { "frogger_qsys/synthesis/submodules/frogger_qsys_mm_interconnect_0.v" "sysid_qsys_0_control_slave_translator" { Text "C:/Users/cehef/Documents/ece_385/final_project/frogger_qsys/synthesis/submodules/frogger_qsys_mm_interconnect_0.v" 1233 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588828915220 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator frogger_qsys:nois_system\|frogger_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"frogger_qsys:nois_system\|frogger_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator\"" {  } { { "frogger_qsys/synthesis/submodules/frogger_qsys_mm_interconnect_0.v" "nios2_gen2_0_debug_mem_slave_translator" { Text "C:/Users/cehef/Documents/ece_385/final_project/frogger_qsys/synthesis/submodules/frogger_qsys_mm_interconnect_0.v" 1297 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588828915254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator frogger_qsys:nois_system\|frogger_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_pll_pll_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"frogger_qsys:nois_system\|frogger_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_pll_pll_slave_translator\"" {  } { { "frogger_qsys/synthesis/submodules/frogger_qsys_mm_interconnect_0.v" "sdram_pll_pll_slave_translator" { Text "C:/Users/cehef/Documents/ece_385/final_project/frogger_qsys/synthesis/submodules/frogger_qsys_mm_interconnect_0.v" 1361 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588828915290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator frogger_qsys:nois_system\|frogger_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"frogger_qsys:nois_system\|frogger_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "frogger_qsys/synthesis/submodules/frogger_qsys_mm_interconnect_0.v" "onchip_memory2_0_s1_translator" { Text "C:/Users/cehef/Documents/ece_385/final_project/frogger_qsys/synthesis/submodules/frogger_qsys_mm_interconnect_0.v" 1425 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588828915319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator frogger_qsys:nois_system\|frogger_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"frogger_qsys:nois_system\|frogger_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:sdram_s1_translator\"" {  } { { "frogger_qsys/synthesis/submodules/frogger_qsys_mm_interconnect_0.v" "sdram_s1_translator" { Text "C:/Users/cehef/Documents/ece_385/final_project/frogger_qsys/synthesis/submodules/frogger_qsys_mm_interconnect_0.v" 1489 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588828915350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator frogger_qsys:nois_system\|frogger_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:keycode_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"frogger_qsys:nois_system\|frogger_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:keycode_s1_translator\"" {  } { { "frogger_qsys/synthesis/submodules/frogger_qsys_mm_interconnect_0.v" "keycode_s1_translator" { Text "C:/Users/cehef/Documents/ece_385/final_project/frogger_qsys/synthesis/submodules/frogger_qsys_mm_interconnect_0.v" 1553 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588828915378 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent frogger_qsys:nois_system\|frogger_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"frogger_qsys:nois_system\|frogger_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent\"" {  } { { "frogger_qsys/synthesis/submodules/frogger_qsys_mm_interconnect_0.v" "nios2_gen2_0_data_master_agent" { Text "C:/Users/cehef/Documents/ece_385/final_project/frogger_qsys/synthesis/submodules/frogger_qsys_mm_interconnect_0.v" 2018 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588828915453 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent frogger_qsys:nois_system\|frogger_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"frogger_qsys:nois_system\|frogger_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent\"" {  } { { "frogger_qsys/synthesis/submodules/frogger_qsys_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_agent" { Text "C:/Users/cehef/Documents/ece_385/final_project/frogger_qsys/synthesis/submodules/frogger_qsys_mm_interconnect_0.v" 2099 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588828915509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent frogger_qsys:nois_system\|frogger_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"frogger_qsys:nois_system\|frogger_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\"" {  } { { "frogger_qsys/synthesis/submodules/frogger_qsys_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent" { Text "C:/Users/cehef/Documents/ece_385/final_project/frogger_qsys/synthesis/submodules/frogger_qsys_mm_interconnect_0.v" 2183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588828915533 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor frogger_qsys:nois_system\|frogger_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"frogger_qsys:nois_system\|frogger_qsys_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "frogger_qsys/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/cehef/Documents/ece_385/final_project/frogger_qsys/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588828915570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo frogger_qsys:nois_system\|frogger_qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"frogger_qsys:nois_system\|frogger_qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "frogger_qsys/synthesis/submodules/frogger_qsys_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" { Text "C:/Users/cehef/Documents/ece_385/final_project/frogger_qsys/synthesis/submodules/frogger_qsys_mm_interconnect_0.v" 2224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588828915605 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo frogger_qsys:nois_system\|frogger_qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"frogger_qsys:nois_system\|frogger_qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo\"" {  } { { "frogger_qsys/synthesis/submodules/frogger_qsys_mm_interconnect_0.v" "sdram_s1_agent_rsp_fifo" { Text "C:/Users/cehef/Documents/ece_385/final_project/frogger_qsys/synthesis/submodules/frogger_qsys_mm_interconnect_0.v" 2849 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588828915748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo frogger_qsys:nois_system\|frogger_qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"frogger_qsys:nois_system\|frogger_qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\"" {  } { { "frogger_qsys/synthesis/submodules/frogger_qsys_mm_interconnect_0.v" "sdram_s1_agent_rdata_fifo" { Text "C:/Users/cehef/Documents/ece_385/final_project/frogger_qsys/synthesis/submodules/frogger_qsys_mm_interconnect_0.v" 2890 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588828916405 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frogger_qsys_mm_interconnect_0_router frogger_qsys:nois_system\|frogger_qsys_mm_interconnect_0:mm_interconnect_0\|frogger_qsys_mm_interconnect_0_router:router " "Elaborating entity \"frogger_qsys_mm_interconnect_0_router\" for hierarchy \"frogger_qsys:nois_system\|frogger_qsys_mm_interconnect_0:mm_interconnect_0\|frogger_qsys_mm_interconnect_0_router:router\"" {  } { { "frogger_qsys/synthesis/submodules/frogger_qsys_mm_interconnect_0.v" "router" { Text "C:/Users/cehef/Documents/ece_385/final_project/frogger_qsys/synthesis/submodules/frogger_qsys_mm_interconnect_0.v" 3781 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588828916592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frogger_qsys_mm_interconnect_0_router_default_decode frogger_qsys:nois_system\|frogger_qsys_mm_interconnect_0:mm_interconnect_0\|frogger_qsys_mm_interconnect_0_router:router\|frogger_qsys_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"frogger_qsys_mm_interconnect_0_router_default_decode\" for hierarchy \"frogger_qsys:nois_system\|frogger_qsys_mm_interconnect_0:mm_interconnect_0\|frogger_qsys_mm_interconnect_0_router:router\|frogger_qsys_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "frogger_qsys/synthesis/submodules/frogger_qsys_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/cehef/Documents/ece_385/final_project/frogger_qsys/synthesis/submodules/frogger_qsys_mm_interconnect_0_router.sv" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588828916636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frogger_qsys_mm_interconnect_0_router_001 frogger_qsys:nois_system\|frogger_qsys_mm_interconnect_0:mm_interconnect_0\|frogger_qsys_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"frogger_qsys_mm_interconnect_0_router_001\" for hierarchy \"frogger_qsys:nois_system\|frogger_qsys_mm_interconnect_0:mm_interconnect_0\|frogger_qsys_mm_interconnect_0_router_001:router_001\"" {  } { { "frogger_qsys/synthesis/submodules/frogger_qsys_mm_interconnect_0.v" "router_001" { Text "C:/Users/cehef/Documents/ece_385/final_project/frogger_qsys/synthesis/submodules/frogger_qsys_mm_interconnect_0.v" 3797 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588828916661 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frogger_qsys_mm_interconnect_0_router_001_default_decode frogger_qsys:nois_system\|frogger_qsys_mm_interconnect_0:mm_interconnect_0\|frogger_qsys_mm_interconnect_0_router_001:router_001\|frogger_qsys_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"frogger_qsys_mm_interconnect_0_router_001_default_decode\" for hierarchy \"frogger_qsys:nois_system\|frogger_qsys_mm_interconnect_0:mm_interconnect_0\|frogger_qsys_mm_interconnect_0_router_001:router_001\|frogger_qsys_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "frogger_qsys/synthesis/submodules/frogger_qsys_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/Users/cehef/Documents/ece_385/final_project/frogger_qsys/synthesis/submodules/frogger_qsys_mm_interconnect_0_router_001.sv" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588828916701 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frogger_qsys_mm_interconnect_0_router_002 frogger_qsys:nois_system\|frogger_qsys_mm_interconnect_0:mm_interconnect_0\|frogger_qsys_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"frogger_qsys_mm_interconnect_0_router_002\" for hierarchy \"frogger_qsys:nois_system\|frogger_qsys_mm_interconnect_0:mm_interconnect_0\|frogger_qsys_mm_interconnect_0_router_002:router_002\"" {  } { { "frogger_qsys/synthesis/submodules/frogger_qsys_mm_interconnect_0.v" "router_002" { Text "C:/Users/cehef/Documents/ece_385/final_project/frogger_qsys/synthesis/submodules/frogger_qsys_mm_interconnect_0.v" 3813 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588828916720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frogger_qsys_mm_interconnect_0_router_002_default_decode frogger_qsys:nois_system\|frogger_qsys_mm_interconnect_0:mm_interconnect_0\|frogger_qsys_mm_interconnect_0_router_002:router_002\|frogger_qsys_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"frogger_qsys_mm_interconnect_0_router_002_default_decode\" for hierarchy \"frogger_qsys:nois_system\|frogger_qsys_mm_interconnect_0:mm_interconnect_0\|frogger_qsys_mm_interconnect_0_router_002:router_002\|frogger_qsys_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "frogger_qsys/synthesis/submodules/frogger_qsys_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/Users/cehef/Documents/ece_385/final_project/frogger_qsys/synthesis/submodules/frogger_qsys_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588828916742 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frogger_qsys_mm_interconnect_0_router_003 frogger_qsys:nois_system\|frogger_qsys_mm_interconnect_0:mm_interconnect_0\|frogger_qsys_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"frogger_qsys_mm_interconnect_0_router_003\" for hierarchy \"frogger_qsys:nois_system\|frogger_qsys_mm_interconnect_0:mm_interconnect_0\|frogger_qsys_mm_interconnect_0_router_003:router_003\"" {  } { { "frogger_qsys/synthesis/submodules/frogger_qsys_mm_interconnect_0.v" "router_003" { Text "C:/Users/cehef/Documents/ece_385/final_project/frogger_qsys/synthesis/submodules/frogger_qsys_mm_interconnect_0.v" 3829 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588828916764 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frogger_qsys_mm_interconnect_0_router_003_default_decode frogger_qsys:nois_system\|frogger_qsys_mm_interconnect_0:mm_interconnect_0\|frogger_qsys_mm_interconnect_0_router_003:router_003\|frogger_qsys_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"frogger_qsys_mm_interconnect_0_router_003_default_decode\" for hierarchy \"frogger_qsys:nois_system\|frogger_qsys_mm_interconnect_0:mm_interconnect_0\|frogger_qsys_mm_interconnect_0_router_003:router_003\|frogger_qsys_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "frogger_qsys/synthesis/submodules/frogger_qsys_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "C:/Users/cehef/Documents/ece_385/final_project/frogger_qsys/synthesis/submodules/frogger_qsys_mm_interconnect_0_router_003.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588828916794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frogger_qsys_mm_interconnect_0_cmd_demux frogger_qsys:nois_system\|frogger_qsys_mm_interconnect_0:mm_interconnect_0\|frogger_qsys_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"frogger_qsys_mm_interconnect_0_cmd_demux\" for hierarchy \"frogger_qsys:nois_system\|frogger_qsys_mm_interconnect_0:mm_interconnect_0\|frogger_qsys_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "frogger_qsys/synthesis/submodules/frogger_qsys_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/cehef/Documents/ece_385/final_project/frogger_qsys/synthesis/submodules/frogger_qsys_mm_interconnect_0.v" 4094 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588828916947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frogger_qsys_mm_interconnect_0_cmd_demux_001 frogger_qsys:nois_system\|frogger_qsys_mm_interconnect_0:mm_interconnect_0\|frogger_qsys_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"frogger_qsys_mm_interconnect_0_cmd_demux_001\" for hierarchy \"frogger_qsys:nois_system\|frogger_qsys_mm_interconnect_0:mm_interconnect_0\|frogger_qsys_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "frogger_qsys/synthesis/submodules/frogger_qsys_mm_interconnect_0.v" "cmd_demux_001" { Text "C:/Users/cehef/Documents/ece_385/final_project/frogger_qsys/synthesis/submodules/frogger_qsys_mm_interconnect_0.v" 4135 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588828916996 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frogger_qsys_mm_interconnect_0_cmd_mux frogger_qsys:nois_system\|frogger_qsys_mm_interconnect_0:mm_interconnect_0\|frogger_qsys_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"frogger_qsys_mm_interconnect_0_cmd_mux\" for hierarchy \"frogger_qsys:nois_system\|frogger_qsys_mm_interconnect_0:mm_interconnect_0\|frogger_qsys_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "frogger_qsys/synthesis/submodules/frogger_qsys_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/cehef/Documents/ece_385/final_project/frogger_qsys/synthesis/submodules/frogger_qsys_mm_interconnect_0.v" 4152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588828917022 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frogger_qsys_mm_interconnect_0_cmd_mux_001 frogger_qsys:nois_system\|frogger_qsys_mm_interconnect_0:mm_interconnect_0\|frogger_qsys_mm_interconnect_0_cmd_mux_001:cmd_mux_001 " "Elaborating entity \"frogger_qsys_mm_interconnect_0_cmd_mux_001\" for hierarchy \"frogger_qsys:nois_system\|frogger_qsys_mm_interconnect_0:mm_interconnect_0\|frogger_qsys_mm_interconnect_0_cmd_mux_001:cmd_mux_001\"" {  } { { "frogger_qsys/synthesis/submodules/frogger_qsys_mm_interconnect_0.v" "cmd_mux_001" { Text "C:/Users/cehef/Documents/ece_385/final_project/frogger_qsys/synthesis/submodules/frogger_qsys_mm_interconnect_0.v" 4175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588828917042 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator frogger_qsys:nois_system\|frogger_qsys_mm_interconnect_0:mm_interconnect_0\|frogger_qsys_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"frogger_qsys:nois_system\|frogger_qsys_mm_interconnect_0:mm_interconnect_0\|frogger_qsys_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "frogger_qsys/synthesis/submodules/frogger_qsys_mm_interconnect_0_cmd_mux_001.sv" "arb" { Text "C:/Users/cehef/Documents/ece_385/final_project/frogger_qsys/synthesis/submodules/frogger_qsys_mm_interconnect_0_cmd_mux_001.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588828917075 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder frogger_qsys:nois_system\|frogger_qsys_mm_interconnect_0:mm_interconnect_0\|frogger_qsys_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"frogger_qsys:nois_system\|frogger_qsys_mm_interconnect_0:mm_interconnect_0\|frogger_qsys_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "frogger_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/cehef/Documents/ece_385/final_project/frogger_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588828917096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frogger_qsys_mm_interconnect_0_rsp_demux frogger_qsys:nois_system\|frogger_qsys_mm_interconnect_0:mm_interconnect_0\|frogger_qsys_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"frogger_qsys_mm_interconnect_0_rsp_demux\" for hierarchy \"frogger_qsys:nois_system\|frogger_qsys_mm_interconnect_0:mm_interconnect_0\|frogger_qsys_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "frogger_qsys/synthesis/submodules/frogger_qsys_mm_interconnect_0.v" "rsp_demux" { Text "C:/Users/cehef/Documents/ece_385/final_project/frogger_qsys/synthesis/submodules/frogger_qsys_mm_interconnect_0.v" 4403 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588828917238 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frogger_qsys_mm_interconnect_0_rsp_demux_001 frogger_qsys:nois_system\|frogger_qsys_mm_interconnect_0:mm_interconnect_0\|frogger_qsys_mm_interconnect_0_rsp_demux_001:rsp_demux_001 " "Elaborating entity \"frogger_qsys_mm_interconnect_0_rsp_demux_001\" for hierarchy \"frogger_qsys:nois_system\|frogger_qsys_mm_interconnect_0:mm_interconnect_0\|frogger_qsys_mm_interconnect_0_rsp_demux_001:rsp_demux_001\"" {  } { { "frogger_qsys/synthesis/submodules/frogger_qsys_mm_interconnect_0.v" "rsp_demux_001" { Text "C:/Users/cehef/Documents/ece_385/final_project/frogger_qsys/synthesis/submodules/frogger_qsys_mm_interconnect_0.v" 4426 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588828917308 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frogger_qsys_mm_interconnect_0_rsp_mux frogger_qsys:nois_system\|frogger_qsys_mm_interconnect_0:mm_interconnect_0\|frogger_qsys_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"frogger_qsys_mm_interconnect_0_rsp_mux\" for hierarchy \"frogger_qsys:nois_system\|frogger_qsys_mm_interconnect_0:mm_interconnect_0\|frogger_qsys_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "frogger_qsys/synthesis/submodules/frogger_qsys_mm_interconnect_0.v" "rsp_mux" { Text "C:/Users/cehef/Documents/ece_385/final_project/frogger_qsys/synthesis/submodules/frogger_qsys_mm_interconnect_0.v" 4726 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588828917408 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator frogger_qsys:nois_system\|frogger_qsys_mm_interconnect_0:mm_interconnect_0\|frogger_qsys_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"frogger_qsys:nois_system\|frogger_qsys_mm_interconnect_0:mm_interconnect_0\|frogger_qsys_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "frogger_qsys/synthesis/submodules/frogger_qsys_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/Users/cehef/Documents/ece_385/final_project/frogger_qsys/synthesis/submodules/frogger_qsys_mm_interconnect_0_rsp_mux.sv" 486 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588828917513 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder frogger_qsys:nois_system\|frogger_qsys_mm_interconnect_0:mm_interconnect_0\|frogger_qsys_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"frogger_qsys:nois_system\|frogger_qsys_mm_interconnect_0:mm_interconnect_0\|frogger_qsys_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "frogger_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/cehef/Documents/ece_385/final_project/frogger_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588828917530 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frogger_qsys_mm_interconnect_0_rsp_mux_001 frogger_qsys:nois_system\|frogger_qsys_mm_interconnect_0:mm_interconnect_0\|frogger_qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"frogger_qsys_mm_interconnect_0_rsp_mux_001\" for hierarchy \"frogger_qsys:nois_system\|frogger_qsys_mm_interconnect_0:mm_interconnect_0\|frogger_qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "frogger_qsys/synthesis/submodules/frogger_qsys_mm_interconnect_0.v" "rsp_mux_001" { Text "C:/Users/cehef/Documents/ece_385/final_project/frogger_qsys/synthesis/submodules/frogger_qsys_mm_interconnect_0.v" 4767 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588828917552 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator frogger_qsys:nois_system\|frogger_qsys_mm_interconnect_0:mm_interconnect_0\|frogger_qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"frogger_qsys:nois_system\|frogger_qsys_mm_interconnect_0:mm_interconnect_0\|frogger_qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "frogger_qsys/synthesis/submodules/frogger_qsys_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "C:/Users/cehef/Documents/ece_385/final_project/frogger_qsys/synthesis/submodules/frogger_qsys_mm_interconnect_0_rsp_mux_001.sv" 358 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588828917607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder frogger_qsys:nois_system\|frogger_qsys_mm_interconnect_0:mm_interconnect_0\|frogger_qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"frogger_qsys:nois_system\|frogger_qsys_mm_interconnect_0:mm_interconnect_0\|frogger_qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "frogger_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/cehef/Documents/ece_385/final_project/frogger_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588828917623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser frogger_qsys:nois_system\|frogger_qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"frogger_qsys:nois_system\|frogger_qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\"" {  } { { "frogger_qsys/synthesis/submodules/frogger_qsys_mm_interconnect_0.v" "crosser" { Text "C:/Users/cehef/Documents/ece_385/final_project/frogger_qsys/synthesis/submodules/frogger_qsys_mm_interconnect_0.v" 4801 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588828917639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser frogger_qsys:nois_system\|frogger_qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"frogger_qsys:nois_system\|frogger_qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "frogger_qsys/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "C:/Users/cehef/Documents/ece_385/final_project/frogger_qsys/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588828917668 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut frogger_qsys:nois_system\|frogger_qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"frogger_qsys:nois_system\|frogger_qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_st_handshake_clock_crosser:crosser\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer\"" {  } { { "frogger_qsys/synthesis/submodules/altera_avalon_st_clock_crosser.v" "in_to_out_synchronizer" { Text "C:/Users/cehef/Documents/ece_385/final_project/frogger_qsys/synthesis/submodules/altera_avalon_st_clock_crosser.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588828917744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frogger_qsys_mm_interconnect_0_avalon_st_adapter frogger_qsys:nois_system\|frogger_qsys_mm_interconnect_0:mm_interconnect_0\|frogger_qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"frogger_qsys_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"frogger_qsys:nois_system\|frogger_qsys_mm_interconnect_0:mm_interconnect_0\|frogger_qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "frogger_qsys/synthesis/submodules/frogger_qsys_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/Users/cehef/Documents/ece_385/final_project/frogger_qsys/synthesis/submodules/frogger_qsys_mm_interconnect_0.v" 4932 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588828917841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frogger_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0 frogger_qsys:nois_system\|frogger_qsys_mm_interconnect_0:mm_interconnect_0\|frogger_qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|frogger_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"frogger_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"frogger_qsys:nois_system\|frogger_qsys_mm_interconnect_0:mm_interconnect_0\|frogger_qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|frogger_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "frogger_qsys/synthesis/submodules/frogger_qsys_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Users/cehef/Documents/ece_385/final_project/frogger_qsys/synthesis/submodules/frogger_qsys_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588828917857 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frogger_qsys_irq_mapper frogger_qsys:nois_system\|frogger_qsys_irq_mapper:irq_mapper " "Elaborating entity \"frogger_qsys_irq_mapper\" for hierarchy \"frogger_qsys:nois_system\|frogger_qsys_irq_mapper:irq_mapper\"" {  } { { "frogger_qsys/synthesis/frogger_qsys.v" "irq_mapper" { Text "C:/Users/cehef/Documents/ece_385/final_project/frogger_qsys/synthesis/frogger_qsys.v" 410 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588828918006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller frogger_qsys:nois_system\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"frogger_qsys:nois_system\|altera_reset_controller:rst_controller\"" {  } { { "frogger_qsys/synthesis/frogger_qsys.v" "rst_controller" { Text "C:/Users/cehef/Documents/ece_385/final_project/frogger_qsys/synthesis/frogger_qsys.v" 473 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588828918021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer frogger_qsys:nois_system\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"frogger_qsys:nois_system\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "frogger_qsys/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/cehef/Documents/ece_385/final_project/frogger_qsys/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588828918047 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer frogger_qsys:nois_system\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"frogger_qsys:nois_system\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "frogger_qsys/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/cehef/Documents/ece_385/final_project/frogger_qsys/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588828918066 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller frogger_qsys:nois_system\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"frogger_qsys:nois_system\|altera_reset_controller:rst_controller_001\"" {  } { { "frogger_qsys/synthesis/frogger_qsys.v" "rst_controller_001" { Text "C:/Users/cehef/Documents/ece_385/final_project/frogger_qsys/synthesis/frogger_qsys.v" 536 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588828918086 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller frogger_qsys:nois_system\|altera_reset_controller:rst_controller_002 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"frogger_qsys:nois_system\|altera_reset_controller:rst_controller_002\"" {  } { { "frogger_qsys/synthesis/frogger_qsys.v" "rst_controller_002" { Text "C:/Users/cehef/Documents/ece_385/final_project/frogger_qsys/synthesis/frogger_qsys.v" 599 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588828918113 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_clk vga_clk:vga_clk_instance " "Elaborating entity \"vga_clk\" for hierarchy \"vga_clk:vga_clk_instance\"" {  } { { "Frogger_Top.sv" "vga_clk_instance" { Text "C:/Users/cehef/Documents/ece_385/final_project/Frogger_Top.sv" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588828918146 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll vga_clk:vga_clk_instance\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"vga_clk:vga_clk_instance\|altpll:altpll_component\"" {  } { { "vga_clk.v" "altpll_component" { Text "C:/Users/cehef/Documents/ece_385/final_project/vga_clk.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588828918255 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_clk:vga_clk_instance\|altpll:altpll_component " "Elaborated megafunction instantiation \"vga_clk:vga_clk_instance\|altpll:altpll_component\"" {  } { { "vga_clk.v" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/vga_clk.v" 91 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588828918281 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_clk:vga_clk_instance\|altpll:altpll_component " "Instantiated megafunction \"vga_clk:vga_clk_instance\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588828918282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588828918282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588828918282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588828918282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588828918282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588828918282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588828918282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588828918282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=vga_clk " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=vga_clk\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588828918282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588828918282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588828918282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588828918282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588828918282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588828918282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588828918282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588828918282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588828918282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588828918282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588828918282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588828918282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588828918282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588828918282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588828918282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588828918282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588828918282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588828918282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588828918282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588828918282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588828918282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588828918282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588828918282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588828918282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588828918282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588828918282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588828918282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588828918282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588828918282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588828918282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588828918282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588828918282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588828918282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588828918282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588828918282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588828918282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588828918282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588828918282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588828918282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588828918282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588828918282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588828918282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588828918282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588828918282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588828918282 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588828918282 ""}  } { { "vga_clk.v" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/vga_clk.v" 91 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1588828918282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/vga_clk_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/vga_clk_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_clk_altpll " "Found entity 1: vga_clk_altpll" {  } { { "db/vga_clk_altpll.v" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/db/vga_clk_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588828918372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588828918372 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_clk_altpll vga_clk:vga_clk_instance\|altpll:altpll_component\|vga_clk_altpll:auto_generated " "Elaborating entity \"vga_clk_altpll\" for hierarchy \"vga_clk:vga_clk_instance\|altpll:altpll_component\|vga_clk_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588828918378 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "VGA_controller VGA_controller:vga_controller_instance " "Elaborating entity \"VGA_controller\" for hierarchy \"VGA_controller:vga_controller_instance\"" {  } { { "Frogger_Top.sv" "vga_controller_instance" { Text "C:/Users/cehef/Documents/ece_385/final_project/Frogger_Top.sv" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588828918420 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Game Game:game_instance " "Elaborating entity \"Game\" for hierarchy \"Game:game_instance\"" {  } { { "Frogger_Top.sv" "game_instance" { Text "C:/Users/cehef/Documents/ece_385/final_project/Frogger_Top.sv" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588828918448 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "car_data_out " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"car_data_out\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1588828918469 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "log_data_out " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"log_data_out\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1588828918469 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "car_data_out " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"car_data_out\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1588828918469 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "log_data_out " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"log_data_out\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1588828918469 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Timer Game:game_instance\|Timer:timer_instance " "Elaborating entity \"Timer\" for hierarchy \"Game:game_instance\|Timer:timer_instance\"" {  } { { "Game.sv" "timer_instance" { Text "C:/Users/cehef/Documents/ece_385/final_project/Game.sv" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588828918519 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Level Game:game_instance\|Level:level_instance " "Elaborating entity \"Level\" for hierarchy \"Game:game_instance\|Level:level_instance\"" {  } { { "Game.sv" "level_instance" { Text "C:/Users/cehef/Documents/ece_385/final_project/Game.sv" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588828918578 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Frog Game:game_instance\|Frog:frog_instance " "Elaborating entity \"Frog\" for hierarchy \"Game:game_instance\|Frog:frog_instance\"" {  } { { "Game.sv" "frog_instance" { Text "C:/Users/cehef/Documents/ece_385/final_project/Game.sv" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588828918625 ""}
{ "Warning" "WVRFX_VERI_CONST_VALUE_OVERFLOW" "frog.sv(251) " "Verilog HDL error at frog.sv(251): constant value overflow" {  } { { "frog.sv" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/frog.sv" 251 0 0 } }  } 0 10259 "Verilog HDL error at %1!s!: constant value overflow" 0 0 "Analysis & Synthesis" 0 -1 1588828918628 "|Frogger_Top|Game:game_instance|Frog:frog_instance"}
{ "Warning" "WVRFX_VERI_CONST_VALUE_OVERFLOW" "frog.sv(262) " "Verilog HDL error at frog.sv(262): constant value overflow" {  } { { "frog.sv" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/frog.sv" 262 0 0 } }  } 0 10259 "Verilog HDL error at %1!s!: constant value overflow" 0 0 "Analysis & Synthesis" 0 -1 1588828918629 "|Frogger_Top|Game:game_instance|Frog:frog_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 frog.sv(290) " "Verilog HDL assignment warning at frog.sv(290): truncated value with size 32 to match size of target (19)" {  } { { "frog.sv" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/frog.sv" 290 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918630 "|Frogger_Top|Game:game_instance|Frog:frog_instance"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "data_In 0 frog.sv(284) " "Net \"data_In\" at frog.sv(284) has no driver or initial value, using a default initial value '0'" {  } { { "frog.sv" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/frog.sv" 284 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1588828918631 "|Frogger_Top|Game:game_instance|Frog:frog_instance"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "write_address 0 frog.sv(285) " "Net \"write_address\" at frog.sv(285) has no driver or initial value, using a default initial value '0'" {  } { { "frog.sv" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/frog.sv" 285 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1588828918632 "|Frogger_Top|Game:game_instance|Frog:frog_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frameRAMFrog Game:game_instance\|Frog:frog_instance\|frameRAMFrog:frog_ram " "Elaborating entity \"frameRAMFrog\" for hierarchy \"Game:game_instance\|Frog:frog_instance\|frameRAMFrog:frog_ram\"" {  } { { "frog.sv" "frog_ram" { Text "C:/Users/cehef/Documents/ece_385/final_project/frog.sv" 295 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588828918673 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 frogger.txt(149) " "Verilog HDL assignment warning at frogger.txt(149): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/frogger.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/frogger.txt" 149 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918675 "|Frogger_Top|Game:game_instance|Frog:frog_instance|frameRAMFrog:frog_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 frogger.txt(152) " "Verilog HDL assignment warning at frogger.txt(152): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/frogger.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/frogger.txt" 152 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918675 "|Frogger_Top|Game:game_instance|Frog:frog_instance|frameRAMFrog:frog_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 frogger.txt(157) " "Verilog HDL assignment warning at frogger.txt(157): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/frogger.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/frogger.txt" 157 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918675 "|Frogger_Top|Game:game_instance|Frog:frog_instance|frameRAMFrog:frog_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 frogger.txt(160) " "Verilog HDL assignment warning at frogger.txt(160): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/frogger.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/frogger.txt" 160 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918675 "|Frogger_Top|Game:game_instance|Frog:frog_instance|frameRAMFrog:frog_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 frogger.txt(176) " "Verilog HDL assignment warning at frogger.txt(176): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/frogger.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/frogger.txt" 176 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918675 "|Frogger_Top|Game:game_instance|Frog:frog_instance|frameRAMFrog:frog_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 frogger.txt(177) " "Verilog HDL assignment warning at frogger.txt(177): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/frogger.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/frogger.txt" 177 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918676 "|Frogger_Top|Game:game_instance|Frog:frog_instance|frameRAMFrog:frog_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 frogger.txt(178) " "Verilog HDL assignment warning at frogger.txt(178): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/frogger.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/frogger.txt" 178 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918676 "|Frogger_Top|Game:game_instance|Frog:frog_instance|frameRAMFrog:frog_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 frogger.txt(179) " "Verilog HDL assignment warning at frogger.txt(179): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/frogger.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/frogger.txt" 179 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918676 "|Frogger_Top|Game:game_instance|Frog:frog_instance|frameRAMFrog:frog_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 frogger.txt(180) " "Verilog HDL assignment warning at frogger.txt(180): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/frogger.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/frogger.txt" 180 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918676 "|Frogger_Top|Game:game_instance|Frog:frog_instance|frameRAMFrog:frog_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 frogger.txt(181) " "Verilog HDL assignment warning at frogger.txt(181): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/frogger.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/frogger.txt" 181 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918676 "|Frogger_Top|Game:game_instance|Frog:frog_instance|frameRAMFrog:frog_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 frogger.txt(182) " "Verilog HDL assignment warning at frogger.txt(182): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/frogger.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/frogger.txt" 182 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918676 "|Frogger_Top|Game:game_instance|Frog:frog_instance|frameRAMFrog:frog_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 frogger.txt(183) " "Verilog HDL assignment warning at frogger.txt(183): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/frogger.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/frogger.txt" 183 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918676 "|Frogger_Top|Game:game_instance|Frog:frog_instance|frameRAMFrog:frog_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 frogger.txt(184) " "Verilog HDL assignment warning at frogger.txt(184): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/frogger.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/frogger.txt" 184 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918677 "|Frogger_Top|Game:game_instance|Frog:frog_instance|frameRAMFrog:frog_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 frogger.txt(185) " "Verilog HDL assignment warning at frogger.txt(185): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/frogger.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/frogger.txt" 185 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918677 "|Frogger_Top|Game:game_instance|Frog:frog_instance|frameRAMFrog:frog_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 frogger.txt(186) " "Verilog HDL assignment warning at frogger.txt(186): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/frogger.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/frogger.txt" 186 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918677 "|Frogger_Top|Game:game_instance|Frog:frog_instance|frameRAMFrog:frog_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 frogger.txt(187) " "Verilog HDL assignment warning at frogger.txt(187): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/frogger.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/frogger.txt" 187 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918677 "|Frogger_Top|Game:game_instance|Frog:frog_instance|frameRAMFrog:frog_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 frogger.txt(188) " "Verilog HDL assignment warning at frogger.txt(188): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/frogger.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/frogger.txt" 188 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918677 "|Frogger_Top|Game:game_instance|Frog:frog_instance|frameRAMFrog:frog_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 frogger.txt(189) " "Verilog HDL assignment warning at frogger.txt(189): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/frogger.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/frogger.txt" 189 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918677 "|Frogger_Top|Game:game_instance|Frog:frog_instance|frameRAMFrog:frog_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 frogger.txt(203) " "Verilog HDL assignment warning at frogger.txt(203): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/frogger.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/frogger.txt" 203 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918677 "|Frogger_Top|Game:game_instance|Frog:frog_instance|frameRAMFrog:frog_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 frogger.txt(204) " "Verilog HDL assignment warning at frogger.txt(204): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/frogger.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/frogger.txt" 204 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918677 "|Frogger_Top|Game:game_instance|Frog:frog_instance|frameRAMFrog:frog_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 frogger.txt(205) " "Verilog HDL assignment warning at frogger.txt(205): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/frogger.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/frogger.txt" 205 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918677 "|Frogger_Top|Game:game_instance|Frog:frog_instance|frameRAMFrog:frog_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 frogger.txt(206) " "Verilog HDL assignment warning at frogger.txt(206): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/frogger.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/frogger.txt" 206 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918678 "|Frogger_Top|Game:game_instance|Frog:frog_instance|frameRAMFrog:frog_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 frogger.txt(207) " "Verilog HDL assignment warning at frogger.txt(207): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/frogger.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/frogger.txt" 207 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918678 "|Frogger_Top|Game:game_instance|Frog:frog_instance|frameRAMFrog:frog_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 frogger.txt(208) " "Verilog HDL assignment warning at frogger.txt(208): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/frogger.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/frogger.txt" 208 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918678 "|Frogger_Top|Game:game_instance|Frog:frog_instance|frameRAMFrog:frog_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 frogger.txt(209) " "Verilog HDL assignment warning at frogger.txt(209): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/frogger.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/frogger.txt" 209 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918678 "|Frogger_Top|Game:game_instance|Frog:frog_instance|frameRAMFrog:frog_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 frogger.txt(210) " "Verilog HDL assignment warning at frogger.txt(210): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/frogger.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/frogger.txt" 210 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918678 "|Frogger_Top|Game:game_instance|Frog:frog_instance|frameRAMFrog:frog_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 frogger.txt(211) " "Verilog HDL assignment warning at frogger.txt(211): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/frogger.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/frogger.txt" 211 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918678 "|Frogger_Top|Game:game_instance|Frog:frog_instance|frameRAMFrog:frog_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 frogger.txt(212) " "Verilog HDL assignment warning at frogger.txt(212): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/frogger.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/frogger.txt" 212 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918678 "|Frogger_Top|Game:game_instance|Frog:frog_instance|frameRAMFrog:frog_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 frogger.txt(213) " "Verilog HDL assignment warning at frogger.txt(213): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/frogger.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/frogger.txt" 213 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918678 "|Frogger_Top|Game:game_instance|Frog:frog_instance|frameRAMFrog:frog_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 frogger.txt(214) " "Verilog HDL assignment warning at frogger.txt(214): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/frogger.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/frogger.txt" 214 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918678 "|Frogger_Top|Game:game_instance|Frog:frog_instance|frameRAMFrog:frog_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 frogger.txt(215) " "Verilog HDL assignment warning at frogger.txt(215): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/frogger.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/frogger.txt" 215 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918678 "|Frogger_Top|Game:game_instance|Frog:frog_instance|frameRAMFrog:frog_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 frogger.txt(216) " "Verilog HDL assignment warning at frogger.txt(216): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/frogger.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/frogger.txt" 216 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918678 "|Frogger_Top|Game:game_instance|Frog:frog_instance|frameRAMFrog:frog_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 frogger.txt(217) " "Verilog HDL assignment warning at frogger.txt(217): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/frogger.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/frogger.txt" 217 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918678 "|Frogger_Top|Game:game_instance|Frog:frog_instance|frameRAMFrog:frog_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 frogger.txt(218) " "Verilog HDL assignment warning at frogger.txt(218): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/frogger.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/frogger.txt" 218 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918679 "|Frogger_Top|Game:game_instance|Frog:frog_instance|frameRAMFrog:frog_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 frogger.txt(231) " "Verilog HDL assignment warning at frogger.txt(231): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/frogger.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/frogger.txt" 231 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918679 "|Frogger_Top|Game:game_instance|Frog:frog_instance|frameRAMFrog:frog_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 frogger.txt(232) " "Verilog HDL assignment warning at frogger.txt(232): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/frogger.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/frogger.txt" 232 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918679 "|Frogger_Top|Game:game_instance|Frog:frog_instance|frameRAMFrog:frog_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 frogger.txt(233) " "Verilog HDL assignment warning at frogger.txt(233): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/frogger.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/frogger.txt" 233 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918679 "|Frogger_Top|Game:game_instance|Frog:frog_instance|frameRAMFrog:frog_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 frogger.txt(234) " "Verilog HDL assignment warning at frogger.txt(234): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/frogger.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/frogger.txt" 234 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918679 "|Frogger_Top|Game:game_instance|Frog:frog_instance|frameRAMFrog:frog_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 frogger.txt(235) " "Verilog HDL assignment warning at frogger.txt(235): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/frogger.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/frogger.txt" 235 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918679 "|Frogger_Top|Game:game_instance|Frog:frog_instance|frameRAMFrog:frog_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 frogger.txt(236) " "Verilog HDL assignment warning at frogger.txt(236): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/frogger.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/frogger.txt" 236 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918679 "|Frogger_Top|Game:game_instance|Frog:frog_instance|frameRAMFrog:frog_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 frogger.txt(237) " "Verilog HDL assignment warning at frogger.txt(237): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/frogger.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/frogger.txt" 237 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918679 "|Frogger_Top|Game:game_instance|Frog:frog_instance|frameRAMFrog:frog_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 frogger.txt(238) " "Verilog HDL assignment warning at frogger.txt(238): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/frogger.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/frogger.txt" 238 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918679 "|Frogger_Top|Game:game_instance|Frog:frog_instance|frameRAMFrog:frog_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 frogger.txt(239) " "Verilog HDL assignment warning at frogger.txt(239): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/frogger.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/frogger.txt" 239 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918679 "|Frogger_Top|Game:game_instance|Frog:frog_instance|frameRAMFrog:frog_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 frogger.txt(240) " "Verilog HDL assignment warning at frogger.txt(240): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/frogger.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/frogger.txt" 240 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918679 "|Frogger_Top|Game:game_instance|Frog:frog_instance|frameRAMFrog:frog_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 frogger.txt(241) " "Verilog HDL assignment warning at frogger.txt(241): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/frogger.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/frogger.txt" 241 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918679 "|Frogger_Top|Game:game_instance|Frog:frog_instance|frameRAMFrog:frog_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 frogger.txt(242) " "Verilog HDL assignment warning at frogger.txt(242): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/frogger.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/frogger.txt" 242 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918679 "|Frogger_Top|Game:game_instance|Frog:frog_instance|frameRAMFrog:frog_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 frogger.txt(243) " "Verilog HDL assignment warning at frogger.txt(243): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/frogger.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/frogger.txt" 243 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918679 "|Frogger_Top|Game:game_instance|Frog:frog_instance|frameRAMFrog:frog_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 frogger.txt(244) " "Verilog HDL assignment warning at frogger.txt(244): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/frogger.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/frogger.txt" 244 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918679 "|Frogger_Top|Game:game_instance|Frog:frog_instance|frameRAMFrog:frog_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 frogger.txt(245) " "Verilog HDL assignment warning at frogger.txt(245): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/frogger.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/frogger.txt" 245 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918679 "|Frogger_Top|Game:game_instance|Frog:frog_instance|frameRAMFrog:frog_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 frogger.txt(246) " "Verilog HDL assignment warning at frogger.txt(246): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/frogger.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/frogger.txt" 246 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918679 "|Frogger_Top|Game:game_instance|Frog:frog_instance|frameRAMFrog:frog_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 frogger.txt(259) " "Verilog HDL assignment warning at frogger.txt(259): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/frogger.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/frogger.txt" 259 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918679 "|Frogger_Top|Game:game_instance|Frog:frog_instance|frameRAMFrog:frog_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 frogger.txt(260) " "Verilog HDL assignment warning at frogger.txt(260): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/frogger.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/frogger.txt" 260 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918679 "|Frogger_Top|Game:game_instance|Frog:frog_instance|frameRAMFrog:frog_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 frogger.txt(261) " "Verilog HDL assignment warning at frogger.txt(261): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/frogger.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/frogger.txt" 261 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918680 "|Frogger_Top|Game:game_instance|Frog:frog_instance|frameRAMFrog:frog_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 frogger.txt(262) " "Verilog HDL assignment warning at frogger.txt(262): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/frogger.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/frogger.txt" 262 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918680 "|Frogger_Top|Game:game_instance|Frog:frog_instance|frameRAMFrog:frog_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 frogger.txt(263) " "Verilog HDL assignment warning at frogger.txt(263): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/frogger.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/frogger.txt" 263 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918680 "|Frogger_Top|Game:game_instance|Frog:frog_instance|frameRAMFrog:frog_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 frogger.txt(264) " "Verilog HDL assignment warning at frogger.txt(264): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/frogger.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/frogger.txt" 264 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918680 "|Frogger_Top|Game:game_instance|Frog:frog_instance|frameRAMFrog:frog_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 frogger.txt(265) " "Verilog HDL assignment warning at frogger.txt(265): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/frogger.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/frogger.txt" 265 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918680 "|Frogger_Top|Game:game_instance|Frog:frog_instance|frameRAMFrog:frog_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 frogger.txt(266) " "Verilog HDL assignment warning at frogger.txt(266): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/frogger.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/frogger.txt" 266 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918680 "|Frogger_Top|Game:game_instance|Frog:frog_instance|frameRAMFrog:frog_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 frogger.txt(267) " "Verilog HDL assignment warning at frogger.txt(267): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/frogger.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/frogger.txt" 267 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918680 "|Frogger_Top|Game:game_instance|Frog:frog_instance|frameRAMFrog:frog_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 frogger.txt(268) " "Verilog HDL assignment warning at frogger.txt(268): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/frogger.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/frogger.txt" 268 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918680 "|Frogger_Top|Game:game_instance|Frog:frog_instance|frameRAMFrog:frog_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 frogger.txt(269) " "Verilog HDL assignment warning at frogger.txt(269): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/frogger.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/frogger.txt" 269 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918680 "|Frogger_Top|Game:game_instance|Frog:frog_instance|frameRAMFrog:frog_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 frogger.txt(270) " "Verilog HDL assignment warning at frogger.txt(270): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/frogger.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/frogger.txt" 270 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918680 "|Frogger_Top|Game:game_instance|Frog:frog_instance|frameRAMFrog:frog_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 frogger.txt(271) " "Verilog HDL assignment warning at frogger.txt(271): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/frogger.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/frogger.txt" 271 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918680 "|Frogger_Top|Game:game_instance|Frog:frog_instance|frameRAMFrog:frog_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 frogger.txt(272) " "Verilog HDL assignment warning at frogger.txt(272): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/frogger.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/frogger.txt" 272 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918680 "|Frogger_Top|Game:game_instance|Frog:frog_instance|frameRAMFrog:frog_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 frogger.txt(273) " "Verilog HDL assignment warning at frogger.txt(273): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/frogger.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/frogger.txt" 273 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918680 "|Frogger_Top|Game:game_instance|Frog:frog_instance|frameRAMFrog:frog_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 frogger.txt(274) " "Verilog HDL assignment warning at frogger.txt(274): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/frogger.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/frogger.txt" 274 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918680 "|Frogger_Top|Game:game_instance|Frog:frog_instance|frameRAMFrog:frog_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 frogger.txt(287) " "Verilog HDL assignment warning at frogger.txt(287): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/frogger.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/frogger.txt" 287 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918680 "|Frogger_Top|Game:game_instance|Frog:frog_instance|frameRAMFrog:frog_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 frogger.txt(288) " "Verilog HDL assignment warning at frogger.txt(288): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/frogger.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/frogger.txt" 288 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918680 "|Frogger_Top|Game:game_instance|Frog:frog_instance|frameRAMFrog:frog_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 frogger.txt(289) " "Verilog HDL assignment warning at frogger.txt(289): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/frogger.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/frogger.txt" 289 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918680 "|Frogger_Top|Game:game_instance|Frog:frog_instance|frameRAMFrog:frog_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 frogger.txt(290) " "Verilog HDL assignment warning at frogger.txt(290): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/frogger.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/frogger.txt" 290 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918680 "|Frogger_Top|Game:game_instance|Frog:frog_instance|frameRAMFrog:frog_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 frogger.txt(291) " "Verilog HDL assignment warning at frogger.txt(291): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/frogger.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/frogger.txt" 291 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918680 "|Frogger_Top|Game:game_instance|Frog:frog_instance|frameRAMFrog:frog_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 frogger.txt(292) " "Verilog HDL assignment warning at frogger.txt(292): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/frogger.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/frogger.txt" 292 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918680 "|Frogger_Top|Game:game_instance|Frog:frog_instance|frameRAMFrog:frog_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 frogger.txt(293) " "Verilog HDL assignment warning at frogger.txt(293): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/frogger.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/frogger.txt" 293 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918681 "|Frogger_Top|Game:game_instance|Frog:frog_instance|frameRAMFrog:frog_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 frogger.txt(294) " "Verilog HDL assignment warning at frogger.txt(294): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/frogger.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/frogger.txt" 294 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918681 "|Frogger_Top|Game:game_instance|Frog:frog_instance|frameRAMFrog:frog_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 frogger.txt(295) " "Verilog HDL assignment warning at frogger.txt(295): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/frogger.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/frogger.txt" 295 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918681 "|Frogger_Top|Game:game_instance|Frog:frog_instance|frameRAMFrog:frog_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 frogger.txt(296) " "Verilog HDL assignment warning at frogger.txt(296): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/frogger.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/frogger.txt" 296 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918681 "|Frogger_Top|Game:game_instance|Frog:frog_instance|frameRAMFrog:frog_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 frogger.txt(297) " "Verilog HDL assignment warning at frogger.txt(297): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/frogger.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/frogger.txt" 297 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918681 "|Frogger_Top|Game:game_instance|Frog:frog_instance|frameRAMFrog:frog_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 frogger.txt(298) " "Verilog HDL assignment warning at frogger.txt(298): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/frogger.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/frogger.txt" 298 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918681 "|Frogger_Top|Game:game_instance|Frog:frog_instance|frameRAMFrog:frog_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 frogger.txt(299) " "Verilog HDL assignment warning at frogger.txt(299): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/frogger.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/frogger.txt" 299 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918681 "|Frogger_Top|Game:game_instance|Frog:frog_instance|frameRAMFrog:frog_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 frogger.txt(300) " "Verilog HDL assignment warning at frogger.txt(300): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/frogger.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/frogger.txt" 300 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918681 "|Frogger_Top|Game:game_instance|Frog:frog_instance|frameRAMFrog:frog_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 frogger.txt(301) " "Verilog HDL assignment warning at frogger.txt(301): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/frogger.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/frogger.txt" 301 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918681 "|Frogger_Top|Game:game_instance|Frog:frog_instance|frameRAMFrog:frog_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 frogger.txt(302) " "Verilog HDL assignment warning at frogger.txt(302): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/frogger.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/frogger.txt" 302 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918681 "|Frogger_Top|Game:game_instance|Frog:frog_instance|frameRAMFrog:frog_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 frogger.txt(316) " "Verilog HDL assignment warning at frogger.txt(316): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/frogger.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/frogger.txt" 316 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918681 "|Frogger_Top|Game:game_instance|Frog:frog_instance|frameRAMFrog:frog_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 frogger.txt(317) " "Verilog HDL assignment warning at frogger.txt(317): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/frogger.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/frogger.txt" 317 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918681 "|Frogger_Top|Game:game_instance|Frog:frog_instance|frameRAMFrog:frog_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 frogger.txt(318) " "Verilog HDL assignment warning at frogger.txt(318): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/frogger.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/frogger.txt" 318 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918681 "|Frogger_Top|Game:game_instance|Frog:frog_instance|frameRAMFrog:frog_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 frogger.txt(319) " "Verilog HDL assignment warning at frogger.txt(319): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/frogger.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/frogger.txt" 319 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918681 "|Frogger_Top|Game:game_instance|Frog:frog_instance|frameRAMFrog:frog_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 frogger.txt(320) " "Verilog HDL assignment warning at frogger.txt(320): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/frogger.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/frogger.txt" 320 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918681 "|Frogger_Top|Game:game_instance|Frog:frog_instance|frameRAMFrog:frog_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 frogger.txt(321) " "Verilog HDL assignment warning at frogger.txt(321): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/frogger.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/frogger.txt" 321 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918681 "|Frogger_Top|Game:game_instance|Frog:frog_instance|frameRAMFrog:frog_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 frogger.txt(322) " "Verilog HDL assignment warning at frogger.txt(322): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/frogger.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/frogger.txt" 322 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918681 "|Frogger_Top|Game:game_instance|Frog:frog_instance|frameRAMFrog:frog_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 frogger.txt(323) " "Verilog HDL assignment warning at frogger.txt(323): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/frogger.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/frogger.txt" 323 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918681 "|Frogger_Top|Game:game_instance|Frog:frog_instance|frameRAMFrog:frog_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 frogger.txt(324) " "Verilog HDL assignment warning at frogger.txt(324): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/frogger.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/frogger.txt" 324 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918681 "|Frogger_Top|Game:game_instance|Frog:frog_instance|frameRAMFrog:frog_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 frogger.txt(325) " "Verilog HDL assignment warning at frogger.txt(325): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/frogger.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/frogger.txt" 325 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918681 "|Frogger_Top|Game:game_instance|Frog:frog_instance|frameRAMFrog:frog_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 frogger.txt(326) " "Verilog HDL assignment warning at frogger.txt(326): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/frogger.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/frogger.txt" 326 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918682 "|Frogger_Top|Game:game_instance|Frog:frog_instance|frameRAMFrog:frog_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 frogger.txt(327) " "Verilog HDL assignment warning at frogger.txt(327): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/frogger.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/frogger.txt" 327 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918682 "|Frogger_Top|Game:game_instance|Frog:frog_instance|frameRAMFrog:frog_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 frogger.txt(328) " "Verilog HDL assignment warning at frogger.txt(328): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/frogger.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/frogger.txt" 328 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918682 "|Frogger_Top|Game:game_instance|Frog:frog_instance|frameRAMFrog:frog_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 frogger.txt(329) " "Verilog HDL assignment warning at frogger.txt(329): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/frogger.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/frogger.txt" 329 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918682 "|Frogger_Top|Game:game_instance|Frog:frog_instance|frameRAMFrog:frog_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 frogger.txt(345) " "Verilog HDL assignment warning at frogger.txt(345): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/frogger.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/frogger.txt" 345 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918682 "|Frogger_Top|Game:game_instance|Frog:frog_instance|frameRAMFrog:frog_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 frogger.txt(346) " "Verilog HDL assignment warning at frogger.txt(346): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/frogger.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/frogger.txt" 346 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918682 "|Frogger_Top|Game:game_instance|Frog:frog_instance|frameRAMFrog:frog_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 frogger.txt(347) " "Verilog HDL assignment warning at frogger.txt(347): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/frogger.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/frogger.txt" 347 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918682 "|Frogger_Top|Game:game_instance|Frog:frog_instance|frameRAMFrog:frog_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 frogger.txt(348) " "Verilog HDL assignment warning at frogger.txt(348): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/frogger.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/frogger.txt" 348 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918682 "|Frogger_Top|Game:game_instance|Frog:frog_instance|frameRAMFrog:frog_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 frogger.txt(349) " "Verilog HDL assignment warning at frogger.txt(349): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/frogger.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/frogger.txt" 349 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918682 "|Frogger_Top|Game:game_instance|Frog:frog_instance|frameRAMFrog:frog_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 frogger.txt(350) " "Verilog HDL assignment warning at frogger.txt(350): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/frogger.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/frogger.txt" 350 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918682 "|Frogger_Top|Game:game_instance|Frog:frog_instance|frameRAMFrog:frog_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 frogger.txt(351) " "Verilog HDL assignment warning at frogger.txt(351): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/frogger.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/frogger.txt" 351 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918682 "|Frogger_Top|Game:game_instance|Frog:frog_instance|frameRAMFrog:frog_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 frogger.txt(352) " "Verilog HDL assignment warning at frogger.txt(352): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/frogger.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/frogger.txt" 352 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918682 "|Frogger_Top|Game:game_instance|Frog:frog_instance|frameRAMFrog:frog_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 frogger.txt(353) " "Verilog HDL assignment warning at frogger.txt(353): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/frogger.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/frogger.txt" 353 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918682 "|Frogger_Top|Game:game_instance|Frog:frog_instance|frameRAMFrog:frog_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 frogger.txt(354) " "Verilog HDL assignment warning at frogger.txt(354): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/frogger.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/frogger.txt" 354 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918682 "|Frogger_Top|Game:game_instance|Frog:frog_instance|frameRAMFrog:frog_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 frogger.txt(355) " "Verilog HDL assignment warning at frogger.txt(355): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/frogger.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/frogger.txt" 355 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918682 "|Frogger_Top|Game:game_instance|Frog:frog_instance|frameRAMFrog:frog_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 frogger.txt(356) " "Verilog HDL assignment warning at frogger.txt(356): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/frogger.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/frogger.txt" 356 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918682 "|Frogger_Top|Game:game_instance|Frog:frog_instance|frameRAMFrog:frog_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 frogger.txt(357) " "Verilog HDL assignment warning at frogger.txt(357): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/frogger.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/frogger.txt" 357 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918682 "|Frogger_Top|Game:game_instance|Frog:frog_instance|frameRAMFrog:frog_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 frogger.txt(373) " "Verilog HDL assignment warning at frogger.txt(373): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/frogger.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/frogger.txt" 373 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918682 "|Frogger_Top|Game:game_instance|Frog:frog_instance|frameRAMFrog:frog_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 frogger.txt(374) " "Verilog HDL assignment warning at frogger.txt(374): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/frogger.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/frogger.txt" 374 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918682 "|Frogger_Top|Game:game_instance|Frog:frog_instance|frameRAMFrog:frog_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 frogger.txt(375) " "Verilog HDL assignment warning at frogger.txt(375): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/frogger.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/frogger.txt" 375 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918682 "|Frogger_Top|Game:game_instance|Frog:frog_instance|frameRAMFrog:frog_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 frogger.txt(376) " "Verilog HDL assignment warning at frogger.txt(376): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/frogger.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/frogger.txt" 376 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918683 "|Frogger_Top|Game:game_instance|Frog:frog_instance|frameRAMFrog:frog_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 frogger.txt(377) " "Verilog HDL assignment warning at frogger.txt(377): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/frogger.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/frogger.txt" 377 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918683 "|Frogger_Top|Game:game_instance|Frog:frog_instance|frameRAMFrog:frog_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 frogger.txt(378) " "Verilog HDL assignment warning at frogger.txt(378): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/frogger.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/frogger.txt" 378 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918683 "|Frogger_Top|Game:game_instance|Frog:frog_instance|frameRAMFrog:frog_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 frogger.txt(379) " "Verilog HDL assignment warning at frogger.txt(379): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/frogger.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/frogger.txt" 379 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918683 "|Frogger_Top|Game:game_instance|Frog:frog_instance|frameRAMFrog:frog_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 frogger.txt(380) " "Verilog HDL assignment warning at frogger.txt(380): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/frogger.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/frogger.txt" 380 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918683 "|Frogger_Top|Game:game_instance|Frog:frog_instance|frameRAMFrog:frog_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 frogger.txt(381) " "Verilog HDL assignment warning at frogger.txt(381): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/frogger.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/frogger.txt" 381 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918683 "|Frogger_Top|Game:game_instance|Frog:frog_instance|frameRAMFrog:frog_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 frogger.txt(382) " "Verilog HDL assignment warning at frogger.txt(382): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/frogger.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/frogger.txt" 382 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918683 "|Frogger_Top|Game:game_instance|Frog:frog_instance|frameRAMFrog:frog_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 frogger.txt(383) " "Verilog HDL assignment warning at frogger.txt(383): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/frogger.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/frogger.txt" 383 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918683 "|Frogger_Top|Game:game_instance|Frog:frog_instance|frameRAMFrog:frog_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 frogger.txt(384) " "Verilog HDL assignment warning at frogger.txt(384): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/frogger.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/frogger.txt" 384 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918683 "|Frogger_Top|Game:game_instance|Frog:frog_instance|frameRAMFrog:frog_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 frogger.txt(401) " "Verilog HDL assignment warning at frogger.txt(401): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/frogger.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/frogger.txt" 401 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918683 "|Frogger_Top|Game:game_instance|Frog:frog_instance|frameRAMFrog:frog_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 frogger.txt(402) " "Verilog HDL assignment warning at frogger.txt(402): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/frogger.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/frogger.txt" 402 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918683 "|Frogger_Top|Game:game_instance|Frog:frog_instance|frameRAMFrog:frog_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 frogger.txt(403) " "Verilog HDL assignment warning at frogger.txt(403): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/frogger.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/frogger.txt" 403 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918683 "|Frogger_Top|Game:game_instance|Frog:frog_instance|frameRAMFrog:frog_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 frogger.txt(404) " "Verilog HDL assignment warning at frogger.txt(404): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/frogger.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/frogger.txt" 404 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918683 "|Frogger_Top|Game:game_instance|Frog:frog_instance|frameRAMFrog:frog_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 frogger.txt(405) " "Verilog HDL assignment warning at frogger.txt(405): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/frogger.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/frogger.txt" 405 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918683 "|Frogger_Top|Game:game_instance|Frog:frog_instance|frameRAMFrog:frog_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 frogger.txt(406) " "Verilog HDL assignment warning at frogger.txt(406): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/frogger.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/frogger.txt" 406 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918683 "|Frogger_Top|Game:game_instance|Frog:frog_instance|frameRAMFrog:frog_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 frogger.txt(407) " "Verilog HDL assignment warning at frogger.txt(407): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/frogger.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/frogger.txt" 407 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918683 "|Frogger_Top|Game:game_instance|Frog:frog_instance|frameRAMFrog:frog_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 frogger.txt(408) " "Verilog HDL assignment warning at frogger.txt(408): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/frogger.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/frogger.txt" 408 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918683 "|Frogger_Top|Game:game_instance|Frog:frog_instance|frameRAMFrog:frog_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 frogger.txt(409) " "Verilog HDL assignment warning at frogger.txt(409): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/frogger.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/frogger.txt" 409 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918684 "|Frogger_Top|Game:game_instance|Frog:frog_instance|frameRAMFrog:frog_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 frogger.txt(410) " "Verilog HDL assignment warning at frogger.txt(410): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/frogger.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/frogger.txt" 410 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918684 "|Frogger_Top|Game:game_instance|Frog:frog_instance|frameRAMFrog:frog_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 frogger.txt(411) " "Verilog HDL assignment warning at frogger.txt(411): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/frogger.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/frogger.txt" 411 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918684 "|Frogger_Top|Game:game_instance|Frog:frog_instance|frameRAMFrog:frog_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 frogger.txt(412) " "Verilog HDL assignment warning at frogger.txt(412): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/frogger.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/frogger.txt" 412 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918684 "|Frogger_Top|Game:game_instance|Frog:frog_instance|frameRAMFrog:frog_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 frogger.txt(428) " "Verilog HDL assignment warning at frogger.txt(428): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/frogger.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/frogger.txt" 428 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918684 "|Frogger_Top|Game:game_instance|Frog:frog_instance|frameRAMFrog:frog_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 frogger.txt(429) " "Verilog HDL assignment warning at frogger.txt(429): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/frogger.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/frogger.txt" 429 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918684 "|Frogger_Top|Game:game_instance|Frog:frog_instance|frameRAMFrog:frog_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 frogger.txt(430) " "Verilog HDL assignment warning at frogger.txt(430): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/frogger.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/frogger.txt" 430 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918684 "|Frogger_Top|Game:game_instance|Frog:frog_instance|frameRAMFrog:frog_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 frogger.txt(431) " "Verilog HDL assignment warning at frogger.txt(431): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/frogger.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/frogger.txt" 431 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918684 "|Frogger_Top|Game:game_instance|Frog:frog_instance|frameRAMFrog:frog_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 frogger.txt(432) " "Verilog HDL assignment warning at frogger.txt(432): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/frogger.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/frogger.txt" 432 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918684 "|Frogger_Top|Game:game_instance|Frog:frog_instance|frameRAMFrog:frog_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 frogger.txt(433) " "Verilog HDL assignment warning at frogger.txt(433): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/frogger.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/frogger.txt" 433 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918684 "|Frogger_Top|Game:game_instance|Frog:frog_instance|frameRAMFrog:frog_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 frogger.txt(434) " "Verilog HDL assignment warning at frogger.txt(434): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/frogger.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/frogger.txt" 434 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918684 "|Frogger_Top|Game:game_instance|Frog:frog_instance|frameRAMFrog:frog_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 frogger.txt(435) " "Verilog HDL assignment warning at frogger.txt(435): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/frogger.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/frogger.txt" 435 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918684 "|Frogger_Top|Game:game_instance|Frog:frog_instance|frameRAMFrog:frog_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 frogger.txt(436) " "Verilog HDL assignment warning at frogger.txt(436): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/frogger.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/frogger.txt" 436 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918684 "|Frogger_Top|Game:game_instance|Frog:frog_instance|frameRAMFrog:frog_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 frogger.txt(437) " "Verilog HDL assignment warning at frogger.txt(437): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/frogger.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/frogger.txt" 437 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918684 "|Frogger_Top|Game:game_instance|Frog:frog_instance|frameRAMFrog:frog_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 frogger.txt(438) " "Verilog HDL assignment warning at frogger.txt(438): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/frogger.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/frogger.txt" 438 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918684 "|Frogger_Top|Game:game_instance|Frog:frog_instance|frameRAMFrog:frog_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 frogger.txt(439) " "Verilog HDL assignment warning at frogger.txt(439): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/frogger.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/frogger.txt" 439 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918684 "|Frogger_Top|Game:game_instance|Frog:frog_instance|frameRAMFrog:frog_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 frogger.txt(440) " "Verilog HDL assignment warning at frogger.txt(440): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/frogger.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/frogger.txt" 440 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918684 "|Frogger_Top|Game:game_instance|Frog:frog_instance|frameRAMFrog:frog_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 frogger.txt(441) " "Verilog HDL assignment warning at frogger.txt(441): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/frogger.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/frogger.txt" 441 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918684 "|Frogger_Top|Game:game_instance|Frog:frog_instance|frameRAMFrog:frog_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 frogger.txt(454) " "Verilog HDL assignment warning at frogger.txt(454): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/frogger.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/frogger.txt" 454 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918684 "|Frogger_Top|Game:game_instance|Frog:frog_instance|frameRAMFrog:frog_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 frogger.txt(455) " "Verilog HDL assignment warning at frogger.txt(455): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/frogger.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/frogger.txt" 455 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918684 "|Frogger_Top|Game:game_instance|Frog:frog_instance|frameRAMFrog:frog_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 frogger.txt(456) " "Verilog HDL assignment warning at frogger.txt(456): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/frogger.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/frogger.txt" 456 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918685 "|Frogger_Top|Game:game_instance|Frog:frog_instance|frameRAMFrog:frog_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 frogger.txt(457) " "Verilog HDL assignment warning at frogger.txt(457): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/frogger.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/frogger.txt" 457 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918685 "|Frogger_Top|Game:game_instance|Frog:frog_instance|frameRAMFrog:frog_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 frogger.txt(458) " "Verilog HDL assignment warning at frogger.txt(458): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/frogger.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/frogger.txt" 458 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918685 "|Frogger_Top|Game:game_instance|Frog:frog_instance|frameRAMFrog:frog_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 frogger.txt(459) " "Verilog HDL assignment warning at frogger.txt(459): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/frogger.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/frogger.txt" 459 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918685 "|Frogger_Top|Game:game_instance|Frog:frog_instance|frameRAMFrog:frog_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 frogger.txt(460) " "Verilog HDL assignment warning at frogger.txt(460): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/frogger.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/frogger.txt" 460 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918685 "|Frogger_Top|Game:game_instance|Frog:frog_instance|frameRAMFrog:frog_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 frogger.txt(461) " "Verilog HDL assignment warning at frogger.txt(461): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/frogger.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/frogger.txt" 461 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918685 "|Frogger_Top|Game:game_instance|Frog:frog_instance|frameRAMFrog:frog_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 frogger.txt(464) " "Verilog HDL assignment warning at frogger.txt(464): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/frogger.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/frogger.txt" 464 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918685 "|Frogger_Top|Game:game_instance|Frog:frog_instance|frameRAMFrog:frog_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 frogger.txt(465) " "Verilog HDL assignment warning at frogger.txt(465): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/frogger.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/frogger.txt" 465 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918685 "|Frogger_Top|Game:game_instance|Frog:frog_instance|frameRAMFrog:frog_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 frogger.txt(466) " "Verilog HDL assignment warning at frogger.txt(466): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/frogger.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/frogger.txt" 466 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918685 "|Frogger_Top|Game:game_instance|Frog:frog_instance|frameRAMFrog:frog_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 frogger.txt(467) " "Verilog HDL assignment warning at frogger.txt(467): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/frogger.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/frogger.txt" 467 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918685 "|Frogger_Top|Game:game_instance|Frog:frog_instance|frameRAMFrog:frog_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 frogger.txt(468) " "Verilog HDL assignment warning at frogger.txt(468): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/frogger.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/frogger.txt" 468 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918685 "|Frogger_Top|Game:game_instance|Frog:frog_instance|frameRAMFrog:frog_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 frogger.txt(469) " "Verilog HDL assignment warning at frogger.txt(469): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/frogger.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/frogger.txt" 469 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918685 "|Frogger_Top|Game:game_instance|Frog:frog_instance|frameRAMFrog:frog_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 frogger.txt(470) " "Verilog HDL assignment warning at frogger.txt(470): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/frogger.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/frogger.txt" 470 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918685 "|Frogger_Top|Game:game_instance|Frog:frog_instance|frameRAMFrog:frog_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 frogger.txt(471) " "Verilog HDL assignment warning at frogger.txt(471): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/frogger.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/frogger.txt" 471 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918685 "|Frogger_Top|Game:game_instance|Frog:frog_instance|frameRAMFrog:frog_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 frogger.txt(481) " "Verilog HDL assignment warning at frogger.txt(481): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/frogger.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/frogger.txt" 481 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918685 "|Frogger_Top|Game:game_instance|Frog:frog_instance|frameRAMFrog:frog_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 frogger.txt(482) " "Verilog HDL assignment warning at frogger.txt(482): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/frogger.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/frogger.txt" 482 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918685 "|Frogger_Top|Game:game_instance|Frog:frog_instance|frameRAMFrog:frog_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 frogger.txt(483) " "Verilog HDL assignment warning at frogger.txt(483): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/frogger.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/frogger.txt" 483 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918685 "|Frogger_Top|Game:game_instance|Frog:frog_instance|frameRAMFrog:frog_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 frogger.txt(484) " "Verilog HDL assignment warning at frogger.txt(484): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/frogger.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/frogger.txt" 484 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918685 "|Frogger_Top|Game:game_instance|Frog:frog_instance|frameRAMFrog:frog_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 frogger.txt(485) " "Verilog HDL assignment warning at frogger.txt(485): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/frogger.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/frogger.txt" 485 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918685 "|Frogger_Top|Game:game_instance|Frog:frog_instance|frameRAMFrog:frog_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 frogger.txt(486) " "Verilog HDL assignment warning at frogger.txt(486): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/frogger.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/frogger.txt" 486 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918685 "|Frogger_Top|Game:game_instance|Frog:frog_instance|frameRAMFrog:frog_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 frogger.txt(487) " "Verilog HDL assignment warning at frogger.txt(487): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/frogger.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/frogger.txt" 487 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918685 "|Frogger_Top|Game:game_instance|Frog:frog_instance|frameRAMFrog:frog_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 frogger.txt(488) " "Verilog HDL assignment warning at frogger.txt(488): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/frogger.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/frogger.txt" 488 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918686 "|Frogger_Top|Game:game_instance|Frog:frog_instance|frameRAMFrog:frog_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 frogger.txt(493) " "Verilog HDL assignment warning at frogger.txt(493): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/frogger.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/frogger.txt" 493 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918686 "|Frogger_Top|Game:game_instance|Frog:frog_instance|frameRAMFrog:frog_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 frogger.txt(494) " "Verilog HDL assignment warning at frogger.txt(494): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/frogger.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/frogger.txt" 494 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918686 "|Frogger_Top|Game:game_instance|Frog:frog_instance|frameRAMFrog:frog_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 frogger.txt(495) " "Verilog HDL assignment warning at frogger.txt(495): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/frogger.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/frogger.txt" 495 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918686 "|Frogger_Top|Game:game_instance|Frog:frog_instance|frameRAMFrog:frog_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 frogger.txt(496) " "Verilog HDL assignment warning at frogger.txt(496): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/frogger.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/frogger.txt" 496 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918686 "|Frogger_Top|Game:game_instance|Frog:frog_instance|frameRAMFrog:frog_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 frogger.txt(497) " "Verilog HDL assignment warning at frogger.txt(497): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/frogger.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/frogger.txt" 497 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918686 "|Frogger_Top|Game:game_instance|Frog:frog_instance|frameRAMFrog:frog_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 frogger.txt(498) " "Verilog HDL assignment warning at frogger.txt(498): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/frogger.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/frogger.txt" 498 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918686 "|Frogger_Top|Game:game_instance|Frog:frog_instance|frameRAMFrog:frog_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 frogger.txt(499) " "Verilog HDL assignment warning at frogger.txt(499): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/frogger.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/frogger.txt" 499 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918686 "|Frogger_Top|Game:game_instance|Frog:frog_instance|frameRAMFrog:frog_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 frogger.txt(500) " "Verilog HDL assignment warning at frogger.txt(500): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/frogger.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/frogger.txt" 500 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918686 "|Frogger_Top|Game:game_instance|Frog:frog_instance|frameRAMFrog:frog_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 frogger.txt(509) " "Verilog HDL assignment warning at frogger.txt(509): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/frogger.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/frogger.txt" 509 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918686 "|Frogger_Top|Game:game_instance|Frog:frog_instance|frameRAMFrog:frog_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 frogger.txt(510) " "Verilog HDL assignment warning at frogger.txt(510): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/frogger.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/frogger.txt" 510 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918686 "|Frogger_Top|Game:game_instance|Frog:frog_instance|frameRAMFrog:frog_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 frogger.txt(511) " "Verilog HDL assignment warning at frogger.txt(511): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/frogger.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/frogger.txt" 511 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918686 "|Frogger_Top|Game:game_instance|Frog:frog_instance|frameRAMFrog:frog_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 frogger.txt(512) " "Verilog HDL assignment warning at frogger.txt(512): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/frogger.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/frogger.txt" 512 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918686 "|Frogger_Top|Game:game_instance|Frog:frog_instance|frameRAMFrog:frog_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 frogger.txt(513) " "Verilog HDL assignment warning at frogger.txt(513): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/frogger.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/frogger.txt" 513 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918686 "|Frogger_Top|Game:game_instance|Frog:frog_instance|frameRAMFrog:frog_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 frogger.txt(514) " "Verilog HDL assignment warning at frogger.txt(514): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/frogger.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/frogger.txt" 514 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918686 "|Frogger_Top|Game:game_instance|Frog:frog_instance|frameRAMFrog:frog_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 frogger.txt(515) " "Verilog HDL assignment warning at frogger.txt(515): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/frogger.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/frogger.txt" 515 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918686 "|Frogger_Top|Game:game_instance|Frog:frog_instance|frameRAMFrog:frog_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 frogger.txt(516) " "Verilog HDL assignment warning at frogger.txt(516): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/frogger.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/frogger.txt" 516 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918686 "|Frogger_Top|Game:game_instance|Frog:frog_instance|frameRAMFrog:frog_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 frogger.txt(522) " "Verilog HDL assignment warning at frogger.txt(522): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/frogger.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/frogger.txt" 522 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918686 "|Frogger_Top|Game:game_instance|Frog:frog_instance|frameRAMFrog:frog_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 frogger.txt(523) " "Verilog HDL assignment warning at frogger.txt(523): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/frogger.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/frogger.txt" 523 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918686 "|Frogger_Top|Game:game_instance|Frog:frog_instance|frameRAMFrog:frog_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 frogger.txt(524) " "Verilog HDL assignment warning at frogger.txt(524): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/frogger.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/frogger.txt" 524 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918687 "|Frogger_Top|Game:game_instance|Frog:frog_instance|frameRAMFrog:frog_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 frogger.txt(525) " "Verilog HDL assignment warning at frogger.txt(525): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/frogger.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/frogger.txt" 525 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918687 "|Frogger_Top|Game:game_instance|Frog:frog_instance|frameRAMFrog:frog_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 frogger.txt(526) " "Verilog HDL assignment warning at frogger.txt(526): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/frogger.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/frogger.txt" 526 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918687 "|Frogger_Top|Game:game_instance|Frog:frog_instance|frameRAMFrog:frog_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 frogger.txt(527) " "Verilog HDL assignment warning at frogger.txt(527): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/frogger.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/frogger.txt" 527 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918687 "|Frogger_Top|Game:game_instance|Frog:frog_instance|frameRAMFrog:frog_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 frogger.txt(528) " "Verilog HDL assignment warning at frogger.txt(528): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/frogger.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/frogger.txt" 528 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918687 "|Frogger_Top|Game:game_instance|Frog:frog_instance|frameRAMFrog:frog_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 frogger.txt(536) " "Verilog HDL assignment warning at frogger.txt(536): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/frogger.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/frogger.txt" 536 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918687 "|Frogger_Top|Game:game_instance|Frog:frog_instance|frameRAMFrog:frog_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 frogger.txt(537) " "Verilog HDL assignment warning at frogger.txt(537): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/frogger.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/frogger.txt" 537 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918687 "|Frogger_Top|Game:game_instance|Frog:frog_instance|frameRAMFrog:frog_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 frogger.txt(538) " "Verilog HDL assignment warning at frogger.txt(538): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/frogger.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/frogger.txt" 538 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918687 "|Frogger_Top|Game:game_instance|Frog:frog_instance|frameRAMFrog:frog_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 frogger.txt(539) " "Verilog HDL assignment warning at frogger.txt(539): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/frogger.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/frogger.txt" 539 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918687 "|Frogger_Top|Game:game_instance|Frog:frog_instance|frameRAMFrog:frog_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 frogger.txt(540) " "Verilog HDL assignment warning at frogger.txt(540): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/frogger.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/frogger.txt" 540 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918687 "|Frogger_Top|Game:game_instance|Frog:frog_instance|frameRAMFrog:frog_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 frogger.txt(541) " "Verilog HDL assignment warning at frogger.txt(541): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/frogger.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/frogger.txt" 541 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918687 "|Frogger_Top|Game:game_instance|Frog:frog_instance|frameRAMFrog:frog_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 frogger.txt(542) " "Verilog HDL assignment warning at frogger.txt(542): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/frogger.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/frogger.txt" 542 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918687 "|Frogger_Top|Game:game_instance|Frog:frog_instance|frameRAMFrog:frog_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 frogger.txt(550) " "Verilog HDL assignment warning at frogger.txt(550): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/frogger.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/frogger.txt" 550 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918687 "|Frogger_Top|Game:game_instance|Frog:frog_instance|frameRAMFrog:frog_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 frogger.txt(551) " "Verilog HDL assignment warning at frogger.txt(551): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/frogger.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/frogger.txt" 551 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918687 "|Frogger_Top|Game:game_instance|Frog:frog_instance|frameRAMFrog:frog_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 frogger.txt(552) " "Verilog HDL assignment warning at frogger.txt(552): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/frogger.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/frogger.txt" 552 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918687 "|Frogger_Top|Game:game_instance|Frog:frog_instance|frameRAMFrog:frog_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 frogger.txt(553) " "Verilog HDL assignment warning at frogger.txt(553): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/frogger.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/frogger.txt" 553 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918687 "|Frogger_Top|Game:game_instance|Frog:frog_instance|frameRAMFrog:frog_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 frogger.txt(554) " "Verilog HDL assignment warning at frogger.txt(554): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/frogger.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/frogger.txt" 554 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918687 "|Frogger_Top|Game:game_instance|Frog:frog_instance|frameRAMFrog:frog_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 frogger.txt(555) " "Verilog HDL assignment warning at frogger.txt(555): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/frogger.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/frogger.txt" 555 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918687 "|Frogger_Top|Game:game_instance|Frog:frog_instance|frameRAMFrog:frog_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 frogger.txt(556) " "Verilog HDL assignment warning at frogger.txt(556): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/frogger.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/frogger.txt" 556 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918688 "|Frogger_Top|Game:game_instance|Frog:frog_instance|frameRAMFrog:frog_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 frogger.txt(557) " "Verilog HDL assignment warning at frogger.txt(557): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/frogger.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/frogger.txt" 557 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918688 "|Frogger_Top|Game:game_instance|Frog:frog_instance|frameRAMFrog:frog_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 frogger.txt(564) " "Verilog HDL assignment warning at frogger.txt(564): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/frogger.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/frogger.txt" 564 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918688 "|Frogger_Top|Game:game_instance|Frog:frog_instance|frameRAMFrog:frog_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 frogger.txt(565) " "Verilog HDL assignment warning at frogger.txt(565): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/frogger.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/frogger.txt" 565 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918688 "|Frogger_Top|Game:game_instance|Frog:frog_instance|frameRAMFrog:frog_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 frogger.txt(566) " "Verilog HDL assignment warning at frogger.txt(566): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/frogger.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/frogger.txt" 566 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918688 "|Frogger_Top|Game:game_instance|Frog:frog_instance|frameRAMFrog:frog_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 frogger.txt(567) " "Verilog HDL assignment warning at frogger.txt(567): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/frogger.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/frogger.txt" 567 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918688 "|Frogger_Top|Game:game_instance|Frog:frog_instance|frameRAMFrog:frog_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 frogger.txt(568) " "Verilog HDL assignment warning at frogger.txt(568): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/frogger.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/frogger.txt" 568 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918688 "|Frogger_Top|Game:game_instance|Frog:frog_instance|frameRAMFrog:frog_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 frogger.txt(569) " "Verilog HDL assignment warning at frogger.txt(569): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/frogger.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/frogger.txt" 569 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918688 "|Frogger_Top|Game:game_instance|Frog:frog_instance|frameRAMFrog:frog_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 frogger.txt(570) " "Verilog HDL assignment warning at frogger.txt(570): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/frogger.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/frogger.txt" 570 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918688 "|Frogger_Top|Game:game_instance|Frog:frog_instance|frameRAMFrog:frog_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 frogger.txt(579) " "Verilog HDL assignment warning at frogger.txt(579): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/frogger.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/frogger.txt" 579 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918688 "|Frogger_Top|Game:game_instance|Frog:frog_instance|frameRAMFrog:frog_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 frogger.txt(580) " "Verilog HDL assignment warning at frogger.txt(580): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/frogger.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/frogger.txt" 580 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918688 "|Frogger_Top|Game:game_instance|Frog:frog_instance|frameRAMFrog:frog_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 frogger.txt(581) " "Verilog HDL assignment warning at frogger.txt(581): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/frogger.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/frogger.txt" 581 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918688 "|Frogger_Top|Game:game_instance|Frog:frog_instance|frameRAMFrog:frog_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 frogger.txt(582) " "Verilog HDL assignment warning at frogger.txt(582): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/frogger.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/frogger.txt" 582 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918688 "|Frogger_Top|Game:game_instance|Frog:frog_instance|frameRAMFrog:frog_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 frogger.txt(583) " "Verilog HDL assignment warning at frogger.txt(583): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/frogger.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/frogger.txt" 583 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918688 "|Frogger_Top|Game:game_instance|Frog:frog_instance|frameRAMFrog:frog_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 frogger.txt(584) " "Verilog HDL assignment warning at frogger.txt(584): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/frogger.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/frogger.txt" 584 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918688 "|Frogger_Top|Game:game_instance|Frog:frog_instance|frameRAMFrog:frog_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 frogger.txt(585) " "Verilog HDL assignment warning at frogger.txt(585): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/frogger.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/frogger.txt" 585 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918688 "|Frogger_Top|Game:game_instance|Frog:frog_instance|frameRAMFrog:frog_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 frogger.txt(591) " "Verilog HDL assignment warning at frogger.txt(591): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/frogger.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/frogger.txt" 591 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918688 "|Frogger_Top|Game:game_instance|Frog:frog_instance|frameRAMFrog:frog_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 frogger.txt(592) " "Verilog HDL assignment warning at frogger.txt(592): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/frogger.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/frogger.txt" 592 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918688 "|Frogger_Top|Game:game_instance|Frog:frog_instance|frameRAMFrog:frog_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 frogger.txt(593) " "Verilog HDL assignment warning at frogger.txt(593): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/frogger.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/frogger.txt" 593 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918688 "|Frogger_Top|Game:game_instance|Frog:frog_instance|frameRAMFrog:frog_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 frogger.txt(594) " "Verilog HDL assignment warning at frogger.txt(594): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/frogger.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/frogger.txt" 594 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918688 "|Frogger_Top|Game:game_instance|Frog:frog_instance|frameRAMFrog:frog_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 frogger.txt(595) " "Verilog HDL assignment warning at frogger.txt(595): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/frogger.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/frogger.txt" 595 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918689 "|Frogger_Top|Game:game_instance|Frog:frog_instance|frameRAMFrog:frog_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 frogger.txt(596) " "Verilog HDL assignment warning at frogger.txt(596): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/frogger.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/frogger.txt" 596 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918689 "|Frogger_Top|Game:game_instance|Frog:frog_instance|frameRAMFrog:frog_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 frogger.txt(597) " "Verilog HDL assignment warning at frogger.txt(597): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/frogger.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/frogger.txt" 597 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918689 "|Frogger_Top|Game:game_instance|Frog:frog_instance|frameRAMFrog:frog_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 frogger.txt(598) " "Verilog HDL assignment warning at frogger.txt(598): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/frogger.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/frogger.txt" 598 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918689 "|Frogger_Top|Game:game_instance|Frog:frog_instance|frameRAMFrog:frog_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 frogger.txt(599) " "Verilog HDL assignment warning at frogger.txt(599): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/frogger.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/frogger.txt" 599 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918689 "|Frogger_Top|Game:game_instance|Frog:frog_instance|frameRAMFrog:frog_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 frogger.txt(606) " "Verilog HDL assignment warning at frogger.txt(606): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/frogger.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/frogger.txt" 606 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918689 "|Frogger_Top|Game:game_instance|Frog:frog_instance|frameRAMFrog:frog_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 frogger.txt(607) " "Verilog HDL assignment warning at frogger.txt(607): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/frogger.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/frogger.txt" 607 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918689 "|Frogger_Top|Game:game_instance|Frog:frog_instance|frameRAMFrog:frog_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 frogger.txt(608) " "Verilog HDL assignment warning at frogger.txt(608): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/frogger.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/frogger.txt" 608 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918689 "|Frogger_Top|Game:game_instance|Frog:frog_instance|frameRAMFrog:frog_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 frogger.txt(609) " "Verilog HDL assignment warning at frogger.txt(609): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/frogger.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/frogger.txt" 609 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918689 "|Frogger_Top|Game:game_instance|Frog:frog_instance|frameRAMFrog:frog_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 frogger.txt(610) " "Verilog HDL assignment warning at frogger.txt(610): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/frogger.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/frogger.txt" 610 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918689 "|Frogger_Top|Game:game_instance|Frog:frog_instance|frameRAMFrog:frog_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 frogger.txt(611) " "Verilog HDL assignment warning at frogger.txt(611): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/frogger.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/frogger.txt" 611 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918689 "|Frogger_Top|Game:game_instance|Frog:frog_instance|frameRAMFrog:frog_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 frogger.txt(612) " "Verilog HDL assignment warning at frogger.txt(612): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/frogger.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/frogger.txt" 612 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918689 "|Frogger_Top|Game:game_instance|Frog:frog_instance|frameRAMFrog:frog_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 frogger.txt(613) " "Verilog HDL assignment warning at frogger.txt(613): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/frogger.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/frogger.txt" 613 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918689 "|Frogger_Top|Game:game_instance|Frog:frog_instance|frameRAMFrog:frog_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 frogger.txt(614) " "Verilog HDL assignment warning at frogger.txt(614): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/frogger.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/frogger.txt" 614 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918689 "|Frogger_Top|Game:game_instance|Frog:frog_instance|frameRAMFrog:frog_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 frogger.txt(619) " "Verilog HDL assignment warning at frogger.txt(619): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/frogger.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/frogger.txt" 619 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918689 "|Frogger_Top|Game:game_instance|Frog:frog_instance|frameRAMFrog:frog_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 frogger.txt(620) " "Verilog HDL assignment warning at frogger.txt(620): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/frogger.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/frogger.txt" 620 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918689 "|Frogger_Top|Game:game_instance|Frog:frog_instance|frameRAMFrog:frog_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 frogger.txt(621) " "Verilog HDL assignment warning at frogger.txt(621): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/frogger.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/frogger.txt" 621 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918689 "|Frogger_Top|Game:game_instance|Frog:frog_instance|frameRAMFrog:frog_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 frogger.txt(622) " "Verilog HDL assignment warning at frogger.txt(622): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/frogger.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/frogger.txt" 622 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918689 "|Frogger_Top|Game:game_instance|Frog:frog_instance|frameRAMFrog:frog_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 frogger.txt(623) " "Verilog HDL assignment warning at frogger.txt(623): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/frogger.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/frogger.txt" 623 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918690 "|Frogger_Top|Game:game_instance|Frog:frog_instance|frameRAMFrog:frog_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 frogger.txt(624) " "Verilog HDL assignment warning at frogger.txt(624): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/frogger.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/frogger.txt" 624 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918690 "|Frogger_Top|Game:game_instance|Frog:frog_instance|frameRAMFrog:frog_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 frogger.txt(625) " "Verilog HDL assignment warning at frogger.txt(625): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/frogger.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/frogger.txt" 625 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918690 "|Frogger_Top|Game:game_instance|Frog:frog_instance|frameRAMFrog:frog_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 frogger.txt(626) " "Verilog HDL assignment warning at frogger.txt(626): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/frogger.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/frogger.txt" 626 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918690 "|Frogger_Top|Game:game_instance|Frog:frog_instance|frameRAMFrog:frog_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 frogger.txt(627) " "Verilog HDL assignment warning at frogger.txt(627): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/frogger.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/frogger.txt" 627 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918690 "|Frogger_Top|Game:game_instance|Frog:frog_instance|frameRAMFrog:frog_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 frogger.txt(634) " "Verilog HDL assignment warning at frogger.txt(634): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/frogger.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/frogger.txt" 634 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918690 "|Frogger_Top|Game:game_instance|Frog:frog_instance|frameRAMFrog:frog_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 frogger.txt(635) " "Verilog HDL assignment warning at frogger.txt(635): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/frogger.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/frogger.txt" 635 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918690 "|Frogger_Top|Game:game_instance|Frog:frog_instance|frameRAMFrog:frog_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 frogger.txt(636) " "Verilog HDL assignment warning at frogger.txt(636): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/frogger.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/frogger.txt" 636 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918690 "|Frogger_Top|Game:game_instance|Frog:frog_instance|frameRAMFrog:frog_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 frogger.txt(637) " "Verilog HDL assignment warning at frogger.txt(637): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/frogger.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/frogger.txt" 637 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918690 "|Frogger_Top|Game:game_instance|Frog:frog_instance|frameRAMFrog:frog_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 frogger.txt(638) " "Verilog HDL assignment warning at frogger.txt(638): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/frogger.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/frogger.txt" 638 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918690 "|Frogger_Top|Game:game_instance|Frog:frog_instance|frameRAMFrog:frog_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 frogger.txt(639) " "Verilog HDL assignment warning at frogger.txt(639): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/frogger.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/frogger.txt" 639 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918690 "|Frogger_Top|Game:game_instance|Frog:frog_instance|frameRAMFrog:frog_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 frogger.txt(640) " "Verilog HDL assignment warning at frogger.txt(640): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/frogger.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/frogger.txt" 640 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918690 "|Frogger_Top|Game:game_instance|Frog:frog_instance|frameRAMFrog:frog_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 frogger.txt(641) " "Verilog HDL assignment warning at frogger.txt(641): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/frogger.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/frogger.txt" 641 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918690 "|Frogger_Top|Game:game_instance|Frog:frog_instance|frameRAMFrog:frog_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 frogger.txt(642) " "Verilog HDL assignment warning at frogger.txt(642): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/frogger.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/frogger.txt" 642 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918690 "|Frogger_Top|Game:game_instance|Frog:frog_instance|frameRAMFrog:frog_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 frogger.txt(647) " "Verilog HDL assignment warning at frogger.txt(647): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/frogger.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/frogger.txt" 647 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918690 "|Frogger_Top|Game:game_instance|Frog:frog_instance|frameRAMFrog:frog_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 frogger.txt(648) " "Verilog HDL assignment warning at frogger.txt(648): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/frogger.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/frogger.txt" 648 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918690 "|Frogger_Top|Game:game_instance|Frog:frog_instance|frameRAMFrog:frog_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 frogger.txt(649) " "Verilog HDL assignment warning at frogger.txt(649): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/frogger.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/frogger.txt" 649 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918690 "|Frogger_Top|Game:game_instance|Frog:frog_instance|frameRAMFrog:frog_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 frogger.txt(650) " "Verilog HDL assignment warning at frogger.txt(650): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/frogger.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/frogger.txt" 650 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918690 "|Frogger_Top|Game:game_instance|Frog:frog_instance|frameRAMFrog:frog_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 frogger.txt(651) " "Verilog HDL assignment warning at frogger.txt(651): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/frogger.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/frogger.txt" 651 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918690 "|Frogger_Top|Game:game_instance|Frog:frog_instance|frameRAMFrog:frog_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 frogger.txt(652) " "Verilog HDL assignment warning at frogger.txt(652): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/frogger.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/frogger.txt" 652 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918690 "|Frogger_Top|Game:game_instance|Frog:frog_instance|frameRAMFrog:frog_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 frogger.txt(653) " "Verilog HDL assignment warning at frogger.txt(653): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/frogger.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/frogger.txt" 653 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918691 "|Frogger_Top|Game:game_instance|Frog:frog_instance|frameRAMFrog:frog_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 frogger.txt(654) " "Verilog HDL assignment warning at frogger.txt(654): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/frogger.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/frogger.txt" 654 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918691 "|Frogger_Top|Game:game_instance|Frog:frog_instance|frameRAMFrog:frog_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 frogger.txt(655) " "Verilog HDL assignment warning at frogger.txt(655): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/frogger.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/frogger.txt" 655 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918691 "|Frogger_Top|Game:game_instance|Frog:frog_instance|frameRAMFrog:frog_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 frogger.txt(656) " "Verilog HDL assignment warning at frogger.txt(656): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/frogger.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/frogger.txt" 656 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918691 "|Frogger_Top|Game:game_instance|Frog:frog_instance|frameRAMFrog:frog_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 frogger.txt(661) " "Verilog HDL assignment warning at frogger.txt(661): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/frogger.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/frogger.txt" 661 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918691 "|Frogger_Top|Game:game_instance|Frog:frog_instance|frameRAMFrog:frog_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 frogger.txt(662) " "Verilog HDL assignment warning at frogger.txt(662): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/frogger.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/frogger.txt" 662 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918691 "|Frogger_Top|Game:game_instance|Frog:frog_instance|frameRAMFrog:frog_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 frogger.txt(663) " "Verilog HDL assignment warning at frogger.txt(663): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/frogger.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/frogger.txt" 663 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918691 "|Frogger_Top|Game:game_instance|Frog:frog_instance|frameRAMFrog:frog_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 frogger.txt(664) " "Verilog HDL assignment warning at frogger.txt(664): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/frogger.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/frogger.txt" 664 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918691 "|Frogger_Top|Game:game_instance|Frog:frog_instance|frameRAMFrog:frog_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 frogger.txt(665) " "Verilog HDL assignment warning at frogger.txt(665): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/frogger.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/frogger.txt" 665 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918691 "|Frogger_Top|Game:game_instance|Frog:frog_instance|frameRAMFrog:frog_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 frogger.txt(666) " "Verilog HDL assignment warning at frogger.txt(666): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/frogger.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/frogger.txt" 666 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918691 "|Frogger_Top|Game:game_instance|Frog:frog_instance|frameRAMFrog:frog_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 frogger.txt(667) " "Verilog HDL assignment warning at frogger.txt(667): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/frogger.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/frogger.txt" 667 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918691 "|Frogger_Top|Game:game_instance|Frog:frog_instance|frameRAMFrog:frog_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 frogger.txt(668) " "Verilog HDL assignment warning at frogger.txt(668): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/frogger.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/frogger.txt" 668 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918691 "|Frogger_Top|Game:game_instance|Frog:frog_instance|frameRAMFrog:frog_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 frogger.txt(669) " "Verilog HDL assignment warning at frogger.txt(669): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/frogger.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/frogger.txt" 669 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918691 "|Frogger_Top|Game:game_instance|Frog:frog_instance|frameRAMFrog:frog_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 frogger.txt(670) " "Verilog HDL assignment warning at frogger.txt(670): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/frogger.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/frogger.txt" 670 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918691 "|Frogger_Top|Game:game_instance|Frog:frog_instance|frameRAMFrog:frog_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 frogger.txt(676) " "Verilog HDL assignment warning at frogger.txt(676): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/frogger.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/frogger.txt" 676 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918691 "|Frogger_Top|Game:game_instance|Frog:frog_instance|frameRAMFrog:frog_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 frogger.txt(677) " "Verilog HDL assignment warning at frogger.txt(677): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/frogger.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/frogger.txt" 677 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918691 "|Frogger_Top|Game:game_instance|Frog:frog_instance|frameRAMFrog:frog_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 frogger.txt(678) " "Verilog HDL assignment warning at frogger.txt(678): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/frogger.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/frogger.txt" 678 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918691 "|Frogger_Top|Game:game_instance|Frog:frog_instance|frameRAMFrog:frog_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 frogger.txt(679) " "Verilog HDL assignment warning at frogger.txt(679): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/frogger.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/frogger.txt" 679 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918691 "|Frogger_Top|Game:game_instance|Frog:frog_instance|frameRAMFrog:frog_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 frogger.txt(680) " "Verilog HDL assignment warning at frogger.txt(680): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/frogger.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/frogger.txt" 680 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918691 "|Frogger_Top|Game:game_instance|Frog:frog_instance|frameRAMFrog:frog_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 frogger.txt(681) " "Verilog HDL assignment warning at frogger.txt(681): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/frogger.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/frogger.txt" 681 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918691 "|Frogger_Top|Game:game_instance|Frog:frog_instance|frameRAMFrog:frog_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 frogger.txt(682) " "Verilog HDL assignment warning at frogger.txt(682): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/frogger.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/frogger.txt" 682 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918691 "|Frogger_Top|Game:game_instance|Frog:frog_instance|frameRAMFrog:frog_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 frogger.txt(683) " "Verilog HDL assignment warning at frogger.txt(683): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/frogger.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/frogger.txt" 683 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918692 "|Frogger_Top|Game:game_instance|Frog:frog_instance|frameRAMFrog:frog_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 frogger.txt(684) " "Verilog HDL assignment warning at frogger.txt(684): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/frogger.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/frogger.txt" 684 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918692 "|Frogger_Top|Game:game_instance|Frog:frog_instance|frameRAMFrog:frog_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 frogger.txt(685) " "Verilog HDL assignment warning at frogger.txt(685): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/frogger.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/frogger.txt" 685 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918692 "|Frogger_Top|Game:game_instance|Frog:frog_instance|frameRAMFrog:frog_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 frogger.txt(688) " "Verilog HDL assignment warning at frogger.txt(688): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/frogger.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/frogger.txt" 688 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918692 "|Frogger_Top|Game:game_instance|Frog:frog_instance|frameRAMFrog:frog_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 frogger.txt(689) " "Verilog HDL assignment warning at frogger.txt(689): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/frogger.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/frogger.txt" 689 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918692 "|Frogger_Top|Game:game_instance|Frog:frog_instance|frameRAMFrog:frog_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 frogger.txt(690) " "Verilog HDL assignment warning at frogger.txt(690): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/frogger.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/frogger.txt" 690 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918692 "|Frogger_Top|Game:game_instance|Frog:frog_instance|frameRAMFrog:frog_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 frogger.txt(691) " "Verilog HDL assignment warning at frogger.txt(691): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/frogger.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/frogger.txt" 691 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918692 "|Frogger_Top|Game:game_instance|Frog:frog_instance|frameRAMFrog:frog_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 frogger.txt(692) " "Verilog HDL assignment warning at frogger.txt(692): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/frogger.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/frogger.txt" 692 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918692 "|Frogger_Top|Game:game_instance|Frog:frog_instance|frameRAMFrog:frog_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 frogger.txt(693) " "Verilog HDL assignment warning at frogger.txt(693): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/frogger.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/frogger.txt" 693 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918692 "|Frogger_Top|Game:game_instance|Frog:frog_instance|frameRAMFrog:frog_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 frogger.txt(694) " "Verilog HDL assignment warning at frogger.txt(694): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/frogger.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/frogger.txt" 694 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918692 "|Frogger_Top|Game:game_instance|Frog:frog_instance|frameRAMFrog:frog_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 frogger.txt(695) " "Verilog HDL assignment warning at frogger.txt(695): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/frogger.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/frogger.txt" 695 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918692 "|Frogger_Top|Game:game_instance|Frog:frog_instance|frameRAMFrog:frog_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 frogger.txt(696) " "Verilog HDL assignment warning at frogger.txt(696): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/frogger.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/frogger.txt" 696 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918692 "|Frogger_Top|Game:game_instance|Frog:frog_instance|frameRAMFrog:frog_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 frogger.txt(697) " "Verilog HDL assignment warning at frogger.txt(697): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/frogger.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/frogger.txt" 697 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918692 "|Frogger_Top|Game:game_instance|Frog:frog_instance|frameRAMFrog:frog_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 frogger.txt(704) " "Verilog HDL assignment warning at frogger.txt(704): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/frogger.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/frogger.txt" 704 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918692 "|Frogger_Top|Game:game_instance|Frog:frog_instance|frameRAMFrog:frog_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 frogger.txt(705) " "Verilog HDL assignment warning at frogger.txt(705): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/frogger.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/frogger.txt" 705 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918692 "|Frogger_Top|Game:game_instance|Frog:frog_instance|frameRAMFrog:frog_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 frogger.txt(706) " "Verilog HDL assignment warning at frogger.txt(706): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/frogger.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/frogger.txt" 706 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918692 "|Frogger_Top|Game:game_instance|Frog:frog_instance|frameRAMFrog:frog_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 frogger.txt(707) " "Verilog HDL assignment warning at frogger.txt(707): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/frogger.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/frogger.txt" 707 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918693 "|Frogger_Top|Game:game_instance|Frog:frog_instance|frameRAMFrog:frog_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 frogger.txt(708) " "Verilog HDL assignment warning at frogger.txt(708): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/frogger.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/frogger.txt" 708 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918693 "|Frogger_Top|Game:game_instance|Frog:frog_instance|frameRAMFrog:frog_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 frogger.txt(709) " "Verilog HDL assignment warning at frogger.txt(709): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/frogger.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/frogger.txt" 709 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918693 "|Frogger_Top|Game:game_instance|Frog:frog_instance|frameRAMFrog:frog_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 frogger.txt(710) " "Verilog HDL assignment warning at frogger.txt(710): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/frogger.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/frogger.txt" 710 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918693 "|Frogger_Top|Game:game_instance|Frog:frog_instance|frameRAMFrog:frog_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 frogger.txt(711) " "Verilog HDL assignment warning at frogger.txt(711): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/frogger.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/frogger.txt" 711 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918693 "|Frogger_Top|Game:game_instance|Frog:frog_instance|frameRAMFrog:frog_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 frogger.txt(712) " "Verilog HDL assignment warning at frogger.txt(712): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/frogger.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/frogger.txt" 712 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918693 "|Frogger_Top|Game:game_instance|Frog:frog_instance|frameRAMFrog:frog_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 frogger.txt(713) " "Verilog HDL assignment warning at frogger.txt(713): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/frogger.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/frogger.txt" 713 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918693 "|Frogger_Top|Game:game_instance|Frog:frog_instance|frameRAMFrog:frog_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 frogger.txt(716) " "Verilog HDL assignment warning at frogger.txt(716): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/frogger.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/frogger.txt" 716 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918693 "|Frogger_Top|Game:game_instance|Frog:frog_instance|frameRAMFrog:frog_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 frogger.txt(717) " "Verilog HDL assignment warning at frogger.txt(717): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/frogger.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/frogger.txt" 717 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918693 "|Frogger_Top|Game:game_instance|Frog:frog_instance|frameRAMFrog:frog_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 frogger.txt(718) " "Verilog HDL assignment warning at frogger.txt(718): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/frogger.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/frogger.txt" 718 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918693 "|Frogger_Top|Game:game_instance|Frog:frog_instance|frameRAMFrog:frog_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 frogger.txt(719) " "Verilog HDL assignment warning at frogger.txt(719): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/frogger.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/frogger.txt" 719 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918694 "|Frogger_Top|Game:game_instance|Frog:frog_instance|frameRAMFrog:frog_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 frogger.txt(720) " "Verilog HDL assignment warning at frogger.txt(720): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/frogger.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/frogger.txt" 720 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918694 "|Frogger_Top|Game:game_instance|Frog:frog_instance|frameRAMFrog:frog_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 frogger.txt(721) " "Verilog HDL assignment warning at frogger.txt(721): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/frogger.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/frogger.txt" 721 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918694 "|Frogger_Top|Game:game_instance|Frog:frog_instance|frameRAMFrog:frog_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 frogger.txt(722) " "Verilog HDL assignment warning at frogger.txt(722): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/frogger.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/frogger.txt" 722 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918694 "|Frogger_Top|Game:game_instance|Frog:frog_instance|frameRAMFrog:frog_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 frogger.txt(723) " "Verilog HDL assignment warning at frogger.txt(723): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/frogger.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/frogger.txt" 723 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918694 "|Frogger_Top|Game:game_instance|Frog:frog_instance|frameRAMFrog:frog_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 frogger.txt(724) " "Verilog HDL assignment warning at frogger.txt(724): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/frogger.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/frogger.txt" 724 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918694 "|Frogger_Top|Game:game_instance|Frog:frog_instance|frameRAMFrog:frog_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 frogger.txt(725) " "Verilog HDL assignment warning at frogger.txt(725): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/frogger.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/frogger.txt" 725 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918694 "|Frogger_Top|Game:game_instance|Frog:frog_instance|frameRAMFrog:frog_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 frogger.txt(730) " "Verilog HDL assignment warning at frogger.txt(730): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/frogger.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/frogger.txt" 730 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918694 "|Frogger_Top|Game:game_instance|Frog:frog_instance|frameRAMFrog:frog_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 frogger.txt(731) " "Verilog HDL assignment warning at frogger.txt(731): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/frogger.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/frogger.txt" 731 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918694 "|Frogger_Top|Game:game_instance|Frog:frog_instance|frameRAMFrog:frog_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 frogger.txt(732) " "Verilog HDL assignment warning at frogger.txt(732): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/frogger.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/frogger.txt" 732 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918694 "|Frogger_Top|Game:game_instance|Frog:frog_instance|frameRAMFrog:frog_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 frogger.txt(733) " "Verilog HDL assignment warning at frogger.txt(733): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/frogger.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/frogger.txt" 733 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918695 "|Frogger_Top|Game:game_instance|Frog:frog_instance|frameRAMFrog:frog_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 frogger.txt(736) " "Verilog HDL assignment warning at frogger.txt(736): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/frogger.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/frogger.txt" 736 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918695 "|Frogger_Top|Game:game_instance|Frog:frog_instance|frameRAMFrog:frog_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 frogger.txt(737) " "Verilog HDL assignment warning at frogger.txt(737): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/frogger.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/frogger.txt" 737 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918695 "|Frogger_Top|Game:game_instance|Frog:frog_instance|frameRAMFrog:frog_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 frogger.txt(738) " "Verilog HDL assignment warning at frogger.txt(738): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/frogger.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/frogger.txt" 738 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918695 "|Frogger_Top|Game:game_instance|Frog:frog_instance|frameRAMFrog:frog_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 frogger.txt(739) " "Verilog HDL assignment warning at frogger.txt(739): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/frogger.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/frogger.txt" 739 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918695 "|Frogger_Top|Game:game_instance|Frog:frog_instance|frameRAMFrog:frog_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 frogger.txt(740) " "Verilog HDL assignment warning at frogger.txt(740): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/frogger.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/frogger.txt" 740 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918695 "|Frogger_Top|Game:game_instance|Frog:frog_instance|frameRAMFrog:frog_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 frogger.txt(741) " "Verilog HDL assignment warning at frogger.txt(741): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/frogger.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/frogger.txt" 741 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918695 "|Frogger_Top|Game:game_instance|Frog:frog_instance|frameRAMFrog:frog_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 frogger.txt(744) " "Verilog HDL assignment warning at frogger.txt(744): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/frogger.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/frogger.txt" 744 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918695 "|Frogger_Top|Game:game_instance|Frog:frog_instance|frameRAMFrog:frog_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 frogger.txt(745) " "Verilog HDL assignment warning at frogger.txt(745): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/frogger.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/frogger.txt" 745 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918695 "|Frogger_Top|Game:game_instance|Frog:frog_instance|frameRAMFrog:frog_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 frogger.txt(746) " "Verilog HDL assignment warning at frogger.txt(746): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/frogger.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/frogger.txt" 746 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918695 "|Frogger_Top|Game:game_instance|Frog:frog_instance|frameRAMFrog:frog_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 frogger.txt(747) " "Verilog HDL assignment warning at frogger.txt(747): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/frogger.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/frogger.txt" 747 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918695 "|Frogger_Top|Game:game_instance|Frog:frog_instance|frameRAMFrog:frog_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 frogger.txt(748) " "Verilog HDL assignment warning at frogger.txt(748): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/frogger.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/frogger.txt" 748 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918695 "|Frogger_Top|Game:game_instance|Frog:frog_instance|frameRAMFrog:frog_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 frogger.txt(749) " "Verilog HDL assignment warning at frogger.txt(749): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/frogger.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/frogger.txt" 749 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918695 "|Frogger_Top|Game:game_instance|Frog:frog_instance|frameRAMFrog:frog_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 frogger.txt(752) " "Verilog HDL assignment warning at frogger.txt(752): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/frogger.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/frogger.txt" 752 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918695 "|Frogger_Top|Game:game_instance|Frog:frog_instance|frameRAMFrog:frog_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 frogger.txt(753) " "Verilog HDL assignment warning at frogger.txt(753): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/frogger.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/frogger.txt" 753 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918695 "|Frogger_Top|Game:game_instance|Frog:frog_instance|frameRAMFrog:frog_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 frogger.txt(754) " "Verilog HDL assignment warning at frogger.txt(754): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/frogger.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/frogger.txt" 754 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918695 "|Frogger_Top|Game:game_instance|Frog:frog_instance|frameRAMFrog:frog_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 frogger.txt(755) " "Verilog HDL assignment warning at frogger.txt(755): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/frogger.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/frogger.txt" 755 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918695 "|Frogger_Top|Game:game_instance|Frog:frog_instance|frameRAMFrog:frog_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 frogger.txt(756) " "Verilog HDL assignment warning at frogger.txt(756): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/frogger.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/frogger.txt" 756 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918695 "|Frogger_Top|Game:game_instance|Frog:frog_instance|frameRAMFrog:frog_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 frogger.txt(757) " "Verilog HDL assignment warning at frogger.txt(757): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/frogger.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/frogger.txt" 757 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918695 "|Frogger_Top|Game:game_instance|Frog:frog_instance|frameRAMFrog:frog_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 frogger.txt(758) " "Verilog HDL assignment warning at frogger.txt(758): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/frogger.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/frogger.txt" 758 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918695 "|Frogger_Top|Game:game_instance|Frog:frog_instance|frameRAMFrog:frog_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 frogger.txt(759) " "Verilog HDL assignment warning at frogger.txt(759): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/frogger.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/frogger.txt" 759 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918696 "|Frogger_Top|Game:game_instance|Frog:frog_instance|frameRAMFrog:frog_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 frogger.txt(760) " "Verilog HDL assignment warning at frogger.txt(760): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/frogger.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/frogger.txt" 760 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918696 "|Frogger_Top|Game:game_instance|Frog:frog_instance|frameRAMFrog:frog_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 frogger.txt(761) " "Verilog HDL assignment warning at frogger.txt(761): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/frogger.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/frogger.txt" 761 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918696 "|Frogger_Top|Game:game_instance|Frog:frog_instance|frameRAMFrog:frog_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 frogger.txt(764) " "Verilog HDL assignment warning at frogger.txt(764): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/frogger.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/frogger.txt" 764 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918696 "|Frogger_Top|Game:game_instance|Frog:frog_instance|frameRAMFrog:frog_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 frogger.txt(765) " "Verilog HDL assignment warning at frogger.txt(765): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/frogger.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/frogger.txt" 765 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918696 "|Frogger_Top|Game:game_instance|Frog:frog_instance|frameRAMFrog:frog_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 frogger.txt(766) " "Verilog HDL assignment warning at frogger.txt(766): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/frogger.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/frogger.txt" 766 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918696 "|Frogger_Top|Game:game_instance|Frog:frog_instance|frameRAMFrog:frog_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 frogger.txt(767) " "Verilog HDL assignment warning at frogger.txt(767): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/frogger.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/frogger.txt" 767 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918696 "|Frogger_Top|Game:game_instance|Frog:frog_instance|frameRAMFrog:frog_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 frogger.txt(768) " "Verilog HDL assignment warning at frogger.txt(768): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/frogger.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/frogger.txt" 768 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918696 "|Frogger_Top|Game:game_instance|Frog:frog_instance|frameRAMFrog:frog_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 frogger.txt(773) " "Verilog HDL assignment warning at frogger.txt(773): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/frogger.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/frogger.txt" 773 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918696 "|Frogger_Top|Game:game_instance|Frog:frog_instance|frameRAMFrog:frog_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 frogger.txt(774) " "Verilog HDL assignment warning at frogger.txt(774): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/frogger.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/frogger.txt" 774 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918696 "|Frogger_Top|Game:game_instance|Frog:frog_instance|frameRAMFrog:frog_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 frogger.txt(775) " "Verilog HDL assignment warning at frogger.txt(775): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/frogger.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/frogger.txt" 775 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918696 "|Frogger_Top|Game:game_instance|Frog:frog_instance|frameRAMFrog:frog_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 frogger.txt(776) " "Verilog HDL assignment warning at frogger.txt(776): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/frogger.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/frogger.txt" 776 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918696 "|Frogger_Top|Game:game_instance|Frog:frog_instance|frameRAMFrog:frog_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 frogger.txt(777) " "Verilog HDL assignment warning at frogger.txt(777): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/frogger.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/frogger.txt" 777 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918696 "|Frogger_Top|Game:game_instance|Frog:frog_instance|frameRAMFrog:frog_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 frogger.txt(780) " "Verilog HDL assignment warning at frogger.txt(780): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/frogger.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/frogger.txt" 780 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918696 "|Frogger_Top|Game:game_instance|Frog:frog_instance|frameRAMFrog:frog_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 frogger.txt(781) " "Verilog HDL assignment warning at frogger.txt(781): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/frogger.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/frogger.txt" 781 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918696 "|Frogger_Top|Game:game_instance|Frog:frog_instance|frameRAMFrog:frog_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 frogger.txt(782) " "Verilog HDL assignment warning at frogger.txt(782): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/frogger.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/frogger.txt" 782 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918696 "|Frogger_Top|Game:game_instance|Frog:frog_instance|frameRAMFrog:frog_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 frogger.txt(783) " "Verilog HDL assignment warning at frogger.txt(783): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/frogger.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/frogger.txt" 783 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918696 "|Frogger_Top|Game:game_instance|Frog:frog_instance|frameRAMFrog:frog_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 frogger.txt(784) " "Verilog HDL assignment warning at frogger.txt(784): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/frogger.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/frogger.txt" 784 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918696 "|Frogger_Top|Game:game_instance|Frog:frog_instance|frameRAMFrog:frog_ram"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CarRow Game:game_instance\|CarRow:carRow_instance1 " "Elaborating entity \"CarRow\" for hierarchy \"Game:game_instance\|CarRow:carRow_instance1\"" {  } { { "Game.sv" "carRow_instance1" { Text "C:/Users/cehef/Documents/ece_385/final_project/Game.sv" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588828918746 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Car_Y_Center\[0\]\[0\] Car.sv(17) " "Inferred latch for \"Car_Y_Center\[0\]\[0\]\" at Car.sv(17)" {  } { { "Car.sv" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/Car.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588828918756 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Car_Y_Center\[0\]\[1\] Car.sv(17) " "Inferred latch for \"Car_Y_Center\[0\]\[1\]\" at Car.sv(17)" {  } { { "Car.sv" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/Car.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588828918757 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Car_Y_Center\[0\]\[2\] Car.sv(17) " "Inferred latch for \"Car_Y_Center\[0\]\[2\]\" at Car.sv(17)" {  } { { "Car.sv" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/Car.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588828918757 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Car_Y_Center\[0\]\[3\] Car.sv(17) " "Inferred latch for \"Car_Y_Center\[0\]\[3\]\" at Car.sv(17)" {  } { { "Car.sv" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/Car.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588828918757 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Car_Y_Center\[0\]\[4\] Car.sv(17) " "Inferred latch for \"Car_Y_Center\[0\]\[4\]\" at Car.sv(17)" {  } { { "Car.sv" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/Car.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588828918757 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Car_Y_Center\[0\]\[5\] Car.sv(17) " "Inferred latch for \"Car_Y_Center\[0\]\[5\]\" at Car.sv(17)" {  } { { "Car.sv" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/Car.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588828918758 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Car_Y_Center\[0\]\[6\] Car.sv(17) " "Inferred latch for \"Car_Y_Center\[0\]\[6\]\" at Car.sv(17)" {  } { { "Car.sv" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/Car.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588828918758 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Car_Y_Center\[0\]\[7\] Car.sv(17) " "Inferred latch for \"Car_Y_Center\[0\]\[7\]\" at Car.sv(17)" {  } { { "Car.sv" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/Car.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588828918759 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Car_Y_Center\[0\]\[8\] Car.sv(17) " "Inferred latch for \"Car_Y_Center\[0\]\[8\]\" at Car.sv(17)" {  } { { "Car.sv" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/Car.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588828918759 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Car_Y_Center\[0\]\[9\] Car.sv(17) " "Inferred latch for \"Car_Y_Center\[0\]\[9\]\" at Car.sv(17)" {  } { { "Car.sv" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/Car.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588828918759 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Car_Y_Center\[1\]\[0\] Car.sv(17) " "Inferred latch for \"Car_Y_Center\[1\]\[0\]\" at Car.sv(17)" {  } { { "Car.sv" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/Car.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588828918760 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Car_Y_Center\[1\]\[1\] Car.sv(17) " "Inferred latch for \"Car_Y_Center\[1\]\[1\]\" at Car.sv(17)" {  } { { "Car.sv" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/Car.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588828918760 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Car_Y_Center\[1\]\[2\] Car.sv(17) " "Inferred latch for \"Car_Y_Center\[1\]\[2\]\" at Car.sv(17)" {  } { { "Car.sv" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/Car.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588828918760 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Car_Y_Center\[1\]\[3\] Car.sv(17) " "Inferred latch for \"Car_Y_Center\[1\]\[3\]\" at Car.sv(17)" {  } { { "Car.sv" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/Car.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588828918761 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Car_Y_Center\[1\]\[4\] Car.sv(17) " "Inferred latch for \"Car_Y_Center\[1\]\[4\]\" at Car.sv(17)" {  } { { "Car.sv" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/Car.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588828918761 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Car_Y_Center\[1\]\[5\] Car.sv(17) " "Inferred latch for \"Car_Y_Center\[1\]\[5\]\" at Car.sv(17)" {  } { { "Car.sv" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/Car.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588828918761 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Car_Y_Center\[1\]\[6\] Car.sv(17) " "Inferred latch for \"Car_Y_Center\[1\]\[6\]\" at Car.sv(17)" {  } { { "Car.sv" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/Car.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588828918762 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Car_Y_Center\[1\]\[7\] Car.sv(17) " "Inferred latch for \"Car_Y_Center\[1\]\[7\]\" at Car.sv(17)" {  } { { "Car.sv" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/Car.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588828918762 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Car_Y_Center\[1\]\[8\] Car.sv(17) " "Inferred latch for \"Car_Y_Center\[1\]\[8\]\" at Car.sv(17)" {  } { { "Car.sv" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/Car.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588828918762 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Car_Y_Center\[1\]\[9\] Car.sv(17) " "Inferred latch for \"Car_Y_Center\[1\]\[9\]\" at Car.sv(17)" {  } { { "Car.sv" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/Car.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588828918763 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Car_Y_Center\[2\]\[0\] Car.sv(17) " "Inferred latch for \"Car_Y_Center\[2\]\[0\]\" at Car.sv(17)" {  } { { "Car.sv" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/Car.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588828918763 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Car_Y_Center\[2\]\[1\] Car.sv(17) " "Inferred latch for \"Car_Y_Center\[2\]\[1\]\" at Car.sv(17)" {  } { { "Car.sv" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/Car.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588828918763 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Car_Y_Center\[2\]\[2\] Car.sv(17) " "Inferred latch for \"Car_Y_Center\[2\]\[2\]\" at Car.sv(17)" {  } { { "Car.sv" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/Car.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588828918764 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Car_Y_Center\[2\]\[3\] Car.sv(17) " "Inferred latch for \"Car_Y_Center\[2\]\[3\]\" at Car.sv(17)" {  } { { "Car.sv" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/Car.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588828918764 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Car_Y_Center\[2\]\[4\] Car.sv(17) " "Inferred latch for \"Car_Y_Center\[2\]\[4\]\" at Car.sv(17)" {  } { { "Car.sv" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/Car.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588828918764 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Car_Y_Center\[2\]\[5\] Car.sv(17) " "Inferred latch for \"Car_Y_Center\[2\]\[5\]\" at Car.sv(17)" {  } { { "Car.sv" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/Car.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588828918764 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Car_Y_Center\[2\]\[6\] Car.sv(17) " "Inferred latch for \"Car_Y_Center\[2\]\[6\]\" at Car.sv(17)" {  } { { "Car.sv" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/Car.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588828918765 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Car_Y_Center\[2\]\[7\] Car.sv(17) " "Inferred latch for \"Car_Y_Center\[2\]\[7\]\" at Car.sv(17)" {  } { { "Car.sv" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/Car.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588828918765 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Car_Y_Center\[2\]\[8\] Car.sv(17) " "Inferred latch for \"Car_Y_Center\[2\]\[8\]\" at Car.sv(17)" {  } { { "Car.sv" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/Car.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588828918765 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Car_Y_Center\[2\]\[9\] Car.sv(17) " "Inferred latch for \"Car_Y_Center\[2\]\[9\]\" at Car.sv(17)" {  } { { "Car.sv" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/Car.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588828918765 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Car_Y_Center\[3\]\[0\] Car.sv(17) " "Inferred latch for \"Car_Y_Center\[3\]\[0\]\" at Car.sv(17)" {  } { { "Car.sv" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/Car.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588828918766 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Car_Y_Center\[3\]\[1\] Car.sv(17) " "Inferred latch for \"Car_Y_Center\[3\]\[1\]\" at Car.sv(17)" {  } { { "Car.sv" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/Car.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588828918766 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Car_Y_Center\[3\]\[2\] Car.sv(17) " "Inferred latch for \"Car_Y_Center\[3\]\[2\]\" at Car.sv(17)" {  } { { "Car.sv" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/Car.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588828918766 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Car_Y_Center\[3\]\[3\] Car.sv(17) " "Inferred latch for \"Car_Y_Center\[3\]\[3\]\" at Car.sv(17)" {  } { { "Car.sv" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/Car.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588828918767 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Car_Y_Center\[3\]\[4\] Car.sv(17) " "Inferred latch for \"Car_Y_Center\[3\]\[4\]\" at Car.sv(17)" {  } { { "Car.sv" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/Car.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588828918767 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Car_Y_Center\[3\]\[5\] Car.sv(17) " "Inferred latch for \"Car_Y_Center\[3\]\[5\]\" at Car.sv(17)" {  } { { "Car.sv" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/Car.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588828918767 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Car_Y_Center\[3\]\[6\] Car.sv(17) " "Inferred latch for \"Car_Y_Center\[3\]\[6\]\" at Car.sv(17)" {  } { { "Car.sv" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/Car.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588828918768 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Car_Y_Center\[3\]\[7\] Car.sv(17) " "Inferred latch for \"Car_Y_Center\[3\]\[7\]\" at Car.sv(17)" {  } { { "Car.sv" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/Car.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588828918768 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Car_Y_Center\[3\]\[8\] Car.sv(17) " "Inferred latch for \"Car_Y_Center\[3\]\[8\]\" at Car.sv(17)" {  } { { "Car.sv" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/Car.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588828918768 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Car_Y_Center\[3\]\[9\] Car.sv(17) " "Inferred latch for \"Car_Y_Center\[3\]\[9\]\" at Car.sv(17)" {  } { { "Car.sv" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/Car.sv" 17 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588828918768 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Car Game:game_instance\|CarRow:carRow_instance1\|Car:car_instance1 " "Elaborating entity \"Car\" for hierarchy \"Game:game_instance\|CarRow:carRow_instance1\|Car:car_instance1\"" {  } { { "Car.sv" "car_instance1" { Text "C:/Users/cehef/Documents/ece_385/final_project/Car.sv" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588828918801 ""}
{ "Warning" "WVRFX_VERI_CONST_VALUE_OVERFLOW" "Car.sv(265) " "Verilog HDL error at Car.sv(265): constant value overflow" {  } { { "Car.sv" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/Car.sv" 265 0 0 } }  } 0 10259 "Verilog HDL error at %1!s!: constant value overflow" 0 0 "Analysis & Synthesis" 0 -1 1588828918802 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 Car.sv(297) " "Verilog HDL assignment warning at Car.sv(297): truncated value with size 32 to match size of target (19)" {  } { { "Car.sv" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/Car.sv" 297 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918803 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 Car.sv(299) " "Verilog HDL assignment warning at Car.sv(299): truncated value with size 32 to match size of target (19)" {  } { { "Car.sv" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/Car.sv" 299 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918803 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "data_In 0 Car.sv(290) " "Net \"data_In\" at Car.sv(290) has no driver or initial value, using a default initial value '0'" {  } { { "Car.sv" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/Car.sv" 290 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1588828918804 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "write_address 0 Car.sv(291) " "Net \"write_address\" at Car.sv(291) has no driver or initial value, using a default initial value '0'" {  } { { "Car.sv" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/Car.sv" 291 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1588828918804 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frameRAMCar Game:game_instance\|CarRow:carRow_instance1\|Car:car_instance1\|frameRAMCar:car_ram " "Elaborating entity \"frameRAMCar\" for hierarchy \"Game:game_instance\|CarRow:carRow_instance1\|Car:car_instance1\|frameRAMCar:car_ram\"" {  } { { "Car.sv" "car_ram" { Text "C:/Users/cehef/Documents/ece_385/final_project/Car.sv" 304 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588828918834 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(85) " "Verilog HDL assignment warning at car.txt(85): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918837 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(86) " "Verilog HDL assignment warning at car.txt(86): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 86 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918837 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(87) " "Verilog HDL assignment warning at car.txt(87): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 87 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918837 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(88) " "Verilog HDL assignment warning at car.txt(88): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918838 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(89) " "Verilog HDL assignment warning at car.txt(89): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 89 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918838 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(90) " "Verilog HDL assignment warning at car.txt(90): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918838 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(136) " "Verilog HDL assignment warning at car.txt(136): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 136 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918838 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(137) " "Verilog HDL assignment warning at car.txt(137): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 137 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918838 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(138) " "Verilog HDL assignment warning at car.txt(138): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 138 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918838 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(139) " "Verilog HDL assignment warning at car.txt(139): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 139 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918838 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(140) " "Verilog HDL assignment warning at car.txt(140): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 140 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918838 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(147) " "Verilog HDL assignment warning at car.txt(147): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 147 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918838 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(148) " "Verilog HDL assignment warning at car.txt(148): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 148 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918838 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(149) " "Verilog HDL assignment warning at car.txt(149): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 149 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918839 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(250) " "Verilog HDL assignment warning at car.txt(250): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 250 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918839 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(251) " "Verilog HDL assignment warning at car.txt(251): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 251 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918839 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(252) " "Verilog HDL assignment warning at car.txt(252): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 252 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918839 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(253) " "Verilog HDL assignment warning at car.txt(253): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 253 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918839 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(254) " "Verilog HDL assignment warning at car.txt(254): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 254 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918839 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(255) " "Verilog HDL assignment warning at car.txt(255): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 255 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918839 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(256) " "Verilog HDL assignment warning at car.txt(256): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 256 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918839 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(257) " "Verilog HDL assignment warning at car.txt(257): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 257 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918839 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(258) " "Verilog HDL assignment warning at car.txt(258): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 258 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918840 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(263) " "Verilog HDL assignment warning at car.txt(263): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 263 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918840 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(305) " "Verilog HDL assignment warning at car.txt(305): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 305 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918840 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(306) " "Verilog HDL assignment warning at car.txt(306): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 306 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918840 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(307) " "Verilog HDL assignment warning at car.txt(307): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 307 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918840 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(308) " "Verilog HDL assignment warning at car.txt(308): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 308 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918840 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(309) " "Verilog HDL assignment warning at car.txt(309): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 309 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918840 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(310) " "Verilog HDL assignment warning at car.txt(310): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 310 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918840 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(311) " "Verilog HDL assignment warning at car.txt(311): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 311 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918840 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(312) " "Verilog HDL assignment warning at car.txt(312): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 312 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918840 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(313) " "Verilog HDL assignment warning at car.txt(313): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 313 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918841 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(314) " "Verilog HDL assignment warning at car.txt(314): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 314 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918841 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(315) " "Verilog HDL assignment warning at car.txt(315): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 315 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918841 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(316) " "Verilog HDL assignment warning at car.txt(316): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 316 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918841 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(317) " "Verilog HDL assignment warning at car.txt(317): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 317 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918841 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(319) " "Verilog HDL assignment warning at car.txt(319): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 319 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918841 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(361) " "Verilog HDL assignment warning at car.txt(361): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 361 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918841 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(362) " "Verilog HDL assignment warning at car.txt(362): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 362 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918841 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(363) " "Verilog HDL assignment warning at car.txt(363): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 363 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918841 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(364) " "Verilog HDL assignment warning at car.txt(364): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 364 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918842 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(365) " "Verilog HDL assignment warning at car.txt(365): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 365 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918842 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(366) " "Verilog HDL assignment warning at car.txt(366): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 366 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918842 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(367) " "Verilog HDL assignment warning at car.txt(367): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 367 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918842 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(368) " "Verilog HDL assignment warning at car.txt(368): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 368 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918842 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(369) " "Verilog HDL assignment warning at car.txt(369): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 369 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918842 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(370) " "Verilog HDL assignment warning at car.txt(370): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 370 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918843 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(371) " "Verilog HDL assignment warning at car.txt(371): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 371 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918843 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(372) " "Verilog HDL assignment warning at car.txt(372): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 372 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918843 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(373) " "Verilog HDL assignment warning at car.txt(373): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 373 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918843 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(375) " "Verilog HDL assignment warning at car.txt(375): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 375 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918843 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(402) " "Verilog HDL assignment warning at car.txt(402): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 402 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918843 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(403) " "Verilog HDL assignment warning at car.txt(403): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 403 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918844 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(404) " "Verilog HDL assignment warning at car.txt(404): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 404 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918844 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(405) " "Verilog HDL assignment warning at car.txt(405): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 405 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918844 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(406) " "Verilog HDL assignment warning at car.txt(406): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 406 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918844 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(417) " "Verilog HDL assignment warning at car.txt(417): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 417 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918844 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(418) " "Verilog HDL assignment warning at car.txt(418): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 418 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918844 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(419) " "Verilog HDL assignment warning at car.txt(419): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 419 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918844 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(420) " "Verilog HDL assignment warning at car.txt(420): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 420 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918844 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(421) " "Verilog HDL assignment warning at car.txt(421): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 421 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918845 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(422) " "Verilog HDL assignment warning at car.txt(422): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 422 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918845 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(423) " "Verilog HDL assignment warning at car.txt(423): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 423 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918845 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(424) " "Verilog HDL assignment warning at car.txt(424): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 424 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918845 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(425) " "Verilog HDL assignment warning at car.txt(425): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 425 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918845 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(426) " "Verilog HDL assignment warning at car.txt(426): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 426 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918845 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(427) " "Verilog HDL assignment warning at car.txt(427): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 427 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918845 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(428) " "Verilog HDL assignment warning at car.txt(428): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 428 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918845 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(429) " "Verilog HDL assignment warning at car.txt(429): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 429 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918845 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(430) " "Verilog HDL assignment warning at car.txt(430): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 430 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918845 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(431) " "Verilog HDL assignment warning at car.txt(431): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 431 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918845 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(437) " "Verilog HDL assignment warning at car.txt(437): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 437 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918845 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(438) " "Verilog HDL assignment warning at car.txt(438): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 438 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918846 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(439) " "Verilog HDL assignment warning at car.txt(439): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 439 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918846 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(440) " "Verilog HDL assignment warning at car.txt(440): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 440 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918846 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(441) " "Verilog HDL assignment warning at car.txt(441): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 441 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918846 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(442) " "Verilog HDL assignment warning at car.txt(442): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 442 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918846 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(455) " "Verilog HDL assignment warning at car.txt(455): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 455 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918846 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(457) " "Verilog HDL assignment warning at car.txt(457): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 457 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918846 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(462) " "Verilog HDL assignment warning at car.txt(462): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 462 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918846 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(472) " "Verilog HDL assignment warning at car.txt(472): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 472 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918846 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(473) " "Verilog HDL assignment warning at car.txt(473): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 473 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918846 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(474) " "Verilog HDL assignment warning at car.txt(474): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 474 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918847 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(475) " "Verilog HDL assignment warning at car.txt(475): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 475 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918847 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(493) " "Verilog HDL assignment warning at car.txt(493): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 493 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918847 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(510) " "Verilog HDL assignment warning at car.txt(510): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 510 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918847 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(517) " "Verilog HDL assignment warning at car.txt(517): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 517 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918847 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(529) " "Verilog HDL assignment warning at car.txt(529): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 529 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918847 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(530) " "Verilog HDL assignment warning at car.txt(530): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 530 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918847 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(531) " "Verilog HDL assignment warning at car.txt(531): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 531 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918847 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(549) " "Verilog HDL assignment warning at car.txt(549): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 549 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918847 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(550) " "Verilog HDL assignment warning at car.txt(550): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 550 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918847 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(564) " "Verilog HDL assignment warning at car.txt(564): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 564 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918848 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(569) " "Verilog HDL assignment warning at car.txt(569): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 569 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918848 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(570) " "Verilog HDL assignment warning at car.txt(570): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 570 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918848 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(571) " "Verilog HDL assignment warning at car.txt(571): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 571 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918848 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(572) " "Verilog HDL assignment warning at car.txt(572): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 572 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918848 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(573) " "Verilog HDL assignment warning at car.txt(573): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 573 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918848 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(583) " "Verilog HDL assignment warning at car.txt(583): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 583 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918848 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(607) " "Verilog HDL assignment warning at car.txt(607): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 607 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918848 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(608) " "Verilog HDL assignment warning at car.txt(608): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 608 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918848 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(609) " "Verilog HDL assignment warning at car.txt(609): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 609 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918848 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(613) " "Verilog HDL assignment warning at car.txt(613): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 613 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918849 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(619) " "Verilog HDL assignment warning at car.txt(619): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 619 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918849 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(622) " "Verilog HDL assignment warning at car.txt(622): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 622 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918849 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(623) " "Verilog HDL assignment warning at car.txt(623): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 623 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918849 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(624) " "Verilog HDL assignment warning at car.txt(624): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 624 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918849 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(625) " "Verilog HDL assignment warning at car.txt(625): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 625 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918849 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(626) " "Verilog HDL assignment warning at car.txt(626): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 626 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918849 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(627) " "Verilog HDL assignment warning at car.txt(627): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 627 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918849 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(628) " "Verilog HDL assignment warning at car.txt(628): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 628 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918849 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(629) " "Verilog HDL assignment warning at car.txt(629): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 629 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918849 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(638) " "Verilog HDL assignment warning at car.txt(638): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 638 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918849 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(663) " "Verilog HDL assignment warning at car.txt(663): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 663 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918849 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(664) " "Verilog HDL assignment warning at car.txt(664): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 664 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918849 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(665) " "Verilog HDL assignment warning at car.txt(665): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 665 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918850 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(666) " "Verilog HDL assignment warning at car.txt(666): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 666 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918850 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(667) " "Verilog HDL assignment warning at car.txt(667): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 667 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918850 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(668) " "Verilog HDL assignment warning at car.txt(668): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 668 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918850 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(669) " "Verilog HDL assignment warning at car.txt(669): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 669 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918850 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(670) " "Verilog HDL assignment warning at car.txt(670): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 670 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918850 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(674) " "Verilog HDL assignment warning at car.txt(674): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 674 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918850 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(676) " "Verilog HDL assignment warning at car.txt(676): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 676 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918850 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(677) " "Verilog HDL assignment warning at car.txt(677): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 677 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918850 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(678) " "Verilog HDL assignment warning at car.txt(678): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 678 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918850 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(679) " "Verilog HDL assignment warning at car.txt(679): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 679 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918850 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(680) " "Verilog HDL assignment warning at car.txt(680): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 680 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918850 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(681) " "Verilog HDL assignment warning at car.txt(681): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 681 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918850 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(682) " "Verilog HDL assignment warning at car.txt(682): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 682 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918850 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(683) " "Verilog HDL assignment warning at car.txt(683): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 683 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918851 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(684) " "Verilog HDL assignment warning at car.txt(684): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 684 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918851 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(685) " "Verilog HDL assignment warning at car.txt(685): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 685 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918851 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(692) " "Verilog HDL assignment warning at car.txt(692): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 692 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918851 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(693) " "Verilog HDL assignment warning at car.txt(693): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 693 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918851 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(694) " "Verilog HDL assignment warning at car.txt(694): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 694 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918851 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(720) " "Verilog HDL assignment warning at car.txt(720): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 720 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918851 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(721) " "Verilog HDL assignment warning at car.txt(721): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 721 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918851 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(722) " "Verilog HDL assignment warning at car.txt(722): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 722 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918851 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(723) " "Verilog HDL assignment warning at car.txt(723): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 723 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918851 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(724) " "Verilog HDL assignment warning at car.txt(724): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 724 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918851 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(725) " "Verilog HDL assignment warning at car.txt(725): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 725 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918852 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(726) " "Verilog HDL assignment warning at car.txt(726): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 726 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918852 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(732) " "Verilog HDL assignment warning at car.txt(732): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 732 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918852 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(733) " "Verilog HDL assignment warning at car.txt(733): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 733 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918852 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(734) " "Verilog HDL assignment warning at car.txt(734): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 734 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918852 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(735) " "Verilog HDL assignment warning at car.txt(735): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 735 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918852 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(736) " "Verilog HDL assignment warning at car.txt(736): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 736 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918852 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(737) " "Verilog HDL assignment warning at car.txt(737): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 737 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918852 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(738) " "Verilog HDL assignment warning at car.txt(738): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 738 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918852 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(739) " "Verilog HDL assignment warning at car.txt(739): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 739 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918852 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(740) " "Verilog HDL assignment warning at car.txt(740): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 740 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918852 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(741) " "Verilog HDL assignment warning at car.txt(741): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 741 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918852 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(742) " "Verilog HDL assignment warning at car.txt(742): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 742 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918852 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(747) " "Verilog HDL assignment warning at car.txt(747): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 747 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918853 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(748) " "Verilog HDL assignment warning at car.txt(748): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 748 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918853 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(749) " "Verilog HDL assignment warning at car.txt(749): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 749 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918853 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(776) " "Verilog HDL assignment warning at car.txt(776): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 776 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918853 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(778) " "Verilog HDL assignment warning at car.txt(778): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 778 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918853 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(779) " "Verilog HDL assignment warning at car.txt(779): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 779 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918853 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(780) " "Verilog HDL assignment warning at car.txt(780): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 780 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918853 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(781) " "Verilog HDL assignment warning at car.txt(781): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 781 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918853 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(782) " "Verilog HDL assignment warning at car.txt(782): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 782 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918853 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(786) " "Verilog HDL assignment warning at car.txt(786): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 786 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918853 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(787) " "Verilog HDL assignment warning at car.txt(787): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 787 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918853 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(788) " "Verilog HDL assignment warning at car.txt(788): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 788 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918853 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(789) " "Verilog HDL assignment warning at car.txt(789): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 789 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918853 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(790) " "Verilog HDL assignment warning at car.txt(790): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 790 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918854 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(791) " "Verilog HDL assignment warning at car.txt(791): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 791 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918854 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(792) " "Verilog HDL assignment warning at car.txt(792): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 792 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918854 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(793) " "Verilog HDL assignment warning at car.txt(793): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 793 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918854 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(794) " "Verilog HDL assignment warning at car.txt(794): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 794 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918854 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(795) " "Verilog HDL assignment warning at car.txt(795): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 795 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918854 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(796) " "Verilog HDL assignment warning at car.txt(796): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 796 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918854 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(797) " "Verilog HDL assignment warning at car.txt(797): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 797 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918854 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(798) " "Verilog HDL assignment warning at car.txt(798): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 798 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918854 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(802) " "Verilog HDL assignment warning at car.txt(802): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 802 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918854 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(803) " "Verilog HDL assignment warning at car.txt(803): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 803 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918854 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(805) " "Verilog HDL assignment warning at car.txt(805): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 805 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918854 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(833) " "Verilog HDL assignment warning at car.txt(833): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 833 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918854 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(834) " "Verilog HDL assignment warning at car.txt(834): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 834 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918855 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(835) " "Verilog HDL assignment warning at car.txt(835): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 835 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918855 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(836) " "Verilog HDL assignment warning at car.txt(836): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 836 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918855 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(842) " "Verilog HDL assignment warning at car.txt(842): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 842 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918855 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(843) " "Verilog HDL assignment warning at car.txt(843): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 843 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918855 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(844) " "Verilog HDL assignment warning at car.txt(844): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 844 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918855 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(845) " "Verilog HDL assignment warning at car.txt(845): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 845 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918855 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(846) " "Verilog HDL assignment warning at car.txt(846): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 846 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918855 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(847) " "Verilog HDL assignment warning at car.txt(847): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 847 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918855 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(848) " "Verilog HDL assignment warning at car.txt(848): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 848 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918855 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(849) " "Verilog HDL assignment warning at car.txt(849): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 849 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918855 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(850) " "Verilog HDL assignment warning at car.txt(850): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 850 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918855 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(851) " "Verilog HDL assignment warning at car.txt(851): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 851 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918855 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(852) " "Verilog HDL assignment warning at car.txt(852): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 852 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918856 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(853) " "Verilog HDL assignment warning at car.txt(853): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 853 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918856 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(854) " "Verilog HDL assignment warning at car.txt(854): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 854 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918856 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(855) " "Verilog HDL assignment warning at car.txt(855): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 855 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918856 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(857) " "Verilog HDL assignment warning at car.txt(857): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 857 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918856 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(858) " "Verilog HDL assignment warning at car.txt(858): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 858 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918856 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(882) " "Verilog HDL assignment warning at car.txt(882): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 882 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918856 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(884) " "Verilog HDL assignment warning at car.txt(884): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 884 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918856 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(889) " "Verilog HDL assignment warning at car.txt(889): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 889 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918856 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(890) " "Verilog HDL assignment warning at car.txt(890): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 890 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918857 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(891) " "Verilog HDL assignment warning at car.txt(891): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 891 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918857 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(895) " "Verilog HDL assignment warning at car.txt(895): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 895 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918857 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(898) " "Verilog HDL assignment warning at car.txt(898): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 898 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918857 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(899) " "Verilog HDL assignment warning at car.txt(899): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 899 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918857 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(900) " "Verilog HDL assignment warning at car.txt(900): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 900 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918857 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(901) " "Verilog HDL assignment warning at car.txt(901): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 901 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918858 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(902) " "Verilog HDL assignment warning at car.txt(902): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 902 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918858 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(903) " "Verilog HDL assignment warning at car.txt(903): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 903 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918858 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(904) " "Verilog HDL assignment warning at car.txt(904): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 904 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918858 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(905) " "Verilog HDL assignment warning at car.txt(905): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 905 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918858 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(906) " "Verilog HDL assignment warning at car.txt(906): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 906 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918858 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(907) " "Verilog HDL assignment warning at car.txt(907): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 907 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918858 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(908) " "Verilog HDL assignment warning at car.txt(908): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 908 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918858 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(909) " "Verilog HDL assignment warning at car.txt(909): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 909 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918858 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(910) " "Verilog HDL assignment warning at car.txt(910): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 910 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918858 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(911) " "Verilog HDL assignment warning at car.txt(911): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 911 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918858 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(912) " "Verilog HDL assignment warning at car.txt(912): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 912 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918858 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(916) " "Verilog HDL assignment warning at car.txt(916): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 916 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918859 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(918) " "Verilog HDL assignment warning at car.txt(918): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 918 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918859 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(919) " "Verilog HDL assignment warning at car.txt(919): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 919 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918859 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(920) " "Verilog HDL assignment warning at car.txt(920): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 920 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918860 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(921) " "Verilog HDL assignment warning at car.txt(921): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 921 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918860 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(922) " "Verilog HDL assignment warning at car.txt(922): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 922 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918860 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(923) " "Verilog HDL assignment warning at car.txt(923): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 923 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918860 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(924) " "Verilog HDL assignment warning at car.txt(924): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 924 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918860 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(925) " "Verilog HDL assignment warning at car.txt(925): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 925 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918860 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(926) " "Verilog HDL assignment warning at car.txt(926): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 926 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918861 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(927) " "Verilog HDL assignment warning at car.txt(927): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 927 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918861 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(930) " "Verilog HDL assignment warning at car.txt(930): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 930 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918861 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(931) " "Verilog HDL assignment warning at car.txt(931): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 931 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918861 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(932) " "Verilog HDL assignment warning at car.txt(932): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 932 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918861 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(933) " "Verilog HDL assignment warning at car.txt(933): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 933 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918861 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(934) " "Verilog HDL assignment warning at car.txt(934): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 934 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918861 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(935) " "Verilog HDL assignment warning at car.txt(935): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 935 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918861 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(936) " "Verilog HDL assignment warning at car.txt(936): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 936 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918861 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(937) " "Verilog HDL assignment warning at car.txt(937): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 937 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918861 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(939) " "Verilog HDL assignment warning at car.txt(939): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 939 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918861 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(940) " "Verilog HDL assignment warning at car.txt(940): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 940 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918861 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(941) " "Verilog HDL assignment warning at car.txt(941): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 941 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918862 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(949) " "Verilog HDL assignment warning at car.txt(949): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 949 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918862 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(950) " "Verilog HDL assignment warning at car.txt(950): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 950 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918862 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(951) " "Verilog HDL assignment warning at car.txt(951): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 951 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918862 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(955) " "Verilog HDL assignment warning at car.txt(955): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 955 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918862 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(956) " "Verilog HDL assignment warning at car.txt(956): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 956 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918862 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(957) " "Verilog HDL assignment warning at car.txt(957): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 957 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918862 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(958) " "Verilog HDL assignment warning at car.txt(958): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 958 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918862 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(959) " "Verilog HDL assignment warning at car.txt(959): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 959 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918862 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(960) " "Verilog HDL assignment warning at car.txt(960): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 960 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918862 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(961) " "Verilog HDL assignment warning at car.txt(961): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 961 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918862 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(962) " "Verilog HDL assignment warning at car.txt(962): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 962 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918862 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(963) " "Verilog HDL assignment warning at car.txt(963): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 963 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918862 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(964) " "Verilog HDL assignment warning at car.txt(964): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 964 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918862 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(965) " "Verilog HDL assignment warning at car.txt(965): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 965 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918862 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(966) " "Verilog HDL assignment warning at car.txt(966): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 966 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918862 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(967) " "Verilog HDL assignment warning at car.txt(967): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 967 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918862 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(968) " "Verilog HDL assignment warning at car.txt(968): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 968 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918862 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(969) " "Verilog HDL assignment warning at car.txt(969): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 969 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918862 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(970) " "Verilog HDL assignment warning at car.txt(970): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 970 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918862 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(972) " "Verilog HDL assignment warning at car.txt(972): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 972 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918863 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(973) " "Verilog HDL assignment warning at car.txt(973): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 973 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918863 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(998) " "Verilog HDL assignment warning at car.txt(998): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 998 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918863 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(999) " "Verilog HDL assignment warning at car.txt(999): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 999 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918863 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(1000) " "Verilog HDL assignment warning at car.txt(1000): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 1000 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918863 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(1001) " "Verilog HDL assignment warning at car.txt(1001): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 1001 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918863 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(1002) " "Verilog HDL assignment warning at car.txt(1002): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 1002 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918863 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(1003) " "Verilog HDL assignment warning at car.txt(1003): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 1003 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918863 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(1004) " "Verilog HDL assignment warning at car.txt(1004): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 1004 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918863 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(1005) " "Verilog HDL assignment warning at car.txt(1005): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 1005 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918863 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(1006) " "Verilog HDL assignment warning at car.txt(1006): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 1006 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918863 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(1007) " "Verilog HDL assignment warning at car.txt(1007): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 1007 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918863 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(1010) " "Verilog HDL assignment warning at car.txt(1010): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 1010 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918863 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(1012) " "Verilog HDL assignment warning at car.txt(1012): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 1012 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918863 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(1013) " "Verilog HDL assignment warning at car.txt(1013): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 1013 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918863 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(1014) " "Verilog HDL assignment warning at car.txt(1014): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 1014 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918863 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(1015) " "Verilog HDL assignment warning at car.txt(1015): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 1015 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918863 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(1016) " "Verilog HDL assignment warning at car.txt(1016): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 1016 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918863 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(1017) " "Verilog HDL assignment warning at car.txt(1017): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 1017 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918863 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(1018) " "Verilog HDL assignment warning at car.txt(1018): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 1018 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918863 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(1019) " "Verilog HDL assignment warning at car.txt(1019): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 1019 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918864 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(1020) " "Verilog HDL assignment warning at car.txt(1020): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 1020 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918864 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(1027) " "Verilog HDL assignment warning at car.txt(1027): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 1027 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918864 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(1030) " "Verilog HDL assignment warning at car.txt(1030): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 1030 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918864 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(1031) " "Verilog HDL assignment warning at car.txt(1031): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 1031 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918864 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(1032) " "Verilog HDL assignment warning at car.txt(1032): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 1032 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918864 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(1033) " "Verilog HDL assignment warning at car.txt(1033): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 1033 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918864 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(1034) " "Verilog HDL assignment warning at car.txt(1034): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 1034 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918864 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(1035) " "Verilog HDL assignment warning at car.txt(1035): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 1035 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918864 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(1036) " "Verilog HDL assignment warning at car.txt(1036): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 1036 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918864 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(1037) " "Verilog HDL assignment warning at car.txt(1037): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 1037 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918864 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(1038) " "Verilog HDL assignment warning at car.txt(1038): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 1038 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918864 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(1040) " "Verilog HDL assignment warning at car.txt(1040): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 1040 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918864 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(1041) " "Verilog HDL assignment warning at car.txt(1041): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 1041 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918864 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(1042) " "Verilog HDL assignment warning at car.txt(1042): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 1042 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918864 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(1043) " "Verilog HDL assignment warning at car.txt(1043): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 1043 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918864 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(1044) " "Verilog HDL assignment warning at car.txt(1044): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 1044 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918864 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(1045) " "Verilog HDL assignment warning at car.txt(1045): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 1045 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918864 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(1046) " "Verilog HDL assignment warning at car.txt(1046): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 1046 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918864 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(1047) " "Verilog HDL assignment warning at car.txt(1047): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 1047 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918865 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(1048) " "Verilog HDL assignment warning at car.txt(1048): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 1048 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918865 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(1049) " "Verilog HDL assignment warning at car.txt(1049): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 1049 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918865 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(1050) " "Verilog HDL assignment warning at car.txt(1050): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 1050 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918865 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(1052) " "Verilog HDL assignment warning at car.txt(1052): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 1052 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918865 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(1053) " "Verilog HDL assignment warning at car.txt(1053): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 1053 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918865 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(1054) " "Verilog HDL assignment warning at car.txt(1054): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 1054 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918865 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(1055) " "Verilog HDL assignment warning at car.txt(1055): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 1055 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918865 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(1056) " "Verilog HDL assignment warning at car.txt(1056): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 1056 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918865 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(1057) " "Verilog HDL assignment warning at car.txt(1057): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 1057 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918865 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(1058) " "Verilog HDL assignment warning at car.txt(1058): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 1058 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918865 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(1059) " "Verilog HDL assignment warning at car.txt(1059): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 1059 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918865 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(1060) " "Verilog HDL assignment warning at car.txt(1060): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 1060 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918865 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(1061) " "Verilog HDL assignment warning at car.txt(1061): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 1061 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918865 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(1062) " "Verilog HDL assignment warning at car.txt(1062): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 1062 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918865 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(1063) " "Verilog HDL assignment warning at car.txt(1063): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 1063 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918865 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(1066) " "Verilog HDL assignment warning at car.txt(1066): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 1066 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918865 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(1067) " "Verilog HDL assignment warning at car.txt(1067): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 1067 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918865 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(1081) " "Verilog HDL assignment warning at car.txt(1081): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 1081 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918865 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(1083) " "Verilog HDL assignment warning at car.txt(1083): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 1083 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918865 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(1084) " "Verilog HDL assignment warning at car.txt(1084): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 1084 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918866 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(1085) " "Verilog HDL assignment warning at car.txt(1085): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 1085 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918866 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(1086) " "Verilog HDL assignment warning at car.txt(1086): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 1086 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918866 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(1087) " "Verilog HDL assignment warning at car.txt(1087): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 1087 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918866 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(1088) " "Verilog HDL assignment warning at car.txt(1088): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 1088 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918866 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(1089) " "Verilog HDL assignment warning at car.txt(1089): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 1089 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918866 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(1090) " "Verilog HDL assignment warning at car.txt(1090): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 1090 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918866 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(1093) " "Verilog HDL assignment warning at car.txt(1093): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 1093 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918866 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(1096) " "Verilog HDL assignment warning at car.txt(1096): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 1096 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918866 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(1097) " "Verilog HDL assignment warning at car.txt(1097): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 1097 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918866 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(1098) " "Verilog HDL assignment warning at car.txt(1098): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 1098 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918866 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(1099) " "Verilog HDL assignment warning at car.txt(1099): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 1099 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918866 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(1100) " "Verilog HDL assignment warning at car.txt(1100): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 1100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918866 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(1101) " "Verilog HDL assignment warning at car.txt(1101): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 1101 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918866 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(1102) " "Verilog HDL assignment warning at car.txt(1102): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 1102 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918866 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(1103) " "Verilog HDL assignment warning at car.txt(1103): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 1103 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918866 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(1105) " "Verilog HDL assignment warning at car.txt(1105): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 1105 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918866 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(1106) " "Verilog HDL assignment warning at car.txt(1106): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 1106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918866 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(1108) " "Verilog HDL assignment warning at car.txt(1108): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 1108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918866 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(1109) " "Verilog HDL assignment warning at car.txt(1109): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 1109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918867 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(1110) " "Verilog HDL assignment warning at car.txt(1110): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 1110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918867 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(1111) " "Verilog HDL assignment warning at car.txt(1111): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 1111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918867 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(1112) " "Verilog HDL assignment warning at car.txt(1112): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 1112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918867 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(1113) " "Verilog HDL assignment warning at car.txt(1113): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 1113 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918867 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(1114) " "Verilog HDL assignment warning at car.txt(1114): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 1114 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918867 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(1115) " "Verilog HDL assignment warning at car.txt(1115): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 1115 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918867 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(1116) " "Verilog HDL assignment warning at car.txt(1116): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 1116 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918867 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(1117) " "Verilog HDL assignment warning at car.txt(1117): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 1117 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918867 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(1118) " "Verilog HDL assignment warning at car.txt(1118): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 1118 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918867 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(1119) " "Verilog HDL assignment warning at car.txt(1119): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 1119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918867 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(1122) " "Verilog HDL assignment warning at car.txt(1122): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 1122 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918867 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(1133) " "Verilog HDL assignment warning at car.txt(1133): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 1133 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918867 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(1134) " "Verilog HDL assignment warning at car.txt(1134): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 1134 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918867 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(1135) " "Verilog HDL assignment warning at car.txt(1135): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 1135 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918867 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(1136) " "Verilog HDL assignment warning at car.txt(1136): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 1136 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918867 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(1137) " "Verilog HDL assignment warning at car.txt(1137): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 1137 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918867 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(1139) " "Verilog HDL assignment warning at car.txt(1139): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 1139 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918868 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(1140) " "Verilog HDL assignment warning at car.txt(1140): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 1140 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918868 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(1141) " "Verilog HDL assignment warning at car.txt(1141): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 1141 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918868 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(1142) " "Verilog HDL assignment warning at car.txt(1142): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 1142 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918868 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(1143) " "Verilog HDL assignment warning at car.txt(1143): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 1143 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918868 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(1144) " "Verilog HDL assignment warning at car.txt(1144): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 1144 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918868 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(1145) " "Verilog HDL assignment warning at car.txt(1145): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 1145 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918868 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(1146) " "Verilog HDL assignment warning at car.txt(1146): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 1146 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918868 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(1149) " "Verilog HDL assignment warning at car.txt(1149): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 1149 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918868 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(1150) " "Verilog HDL assignment warning at car.txt(1150): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 1150 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918868 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(1152) " "Verilog HDL assignment warning at car.txt(1152): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 1152 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918868 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(1153) " "Verilog HDL assignment warning at car.txt(1153): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 1153 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918868 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(1154) " "Verilog HDL assignment warning at car.txt(1154): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 1154 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918868 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(1155) " "Verilog HDL assignment warning at car.txt(1155): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 1155 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918868 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(1156) " "Verilog HDL assignment warning at car.txt(1156): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 1156 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918868 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(1157) " "Verilog HDL assignment warning at car.txt(1157): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 1157 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918868 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(1158) " "Verilog HDL assignment warning at car.txt(1158): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 1158 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918869 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(1159) " "Verilog HDL assignment warning at car.txt(1159): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 1159 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918869 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(1162) " "Verilog HDL assignment warning at car.txt(1162): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 1162 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918869 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(1164) " "Verilog HDL assignment warning at car.txt(1164): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 1164 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918869 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(1165) " "Verilog HDL assignment warning at car.txt(1165): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 1165 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918869 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(1166) " "Verilog HDL assignment warning at car.txt(1166): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 1166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918869 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(1167) " "Verilog HDL assignment warning at car.txt(1167): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 1167 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918869 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(1168) " "Verilog HDL assignment warning at car.txt(1168): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 1168 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918869 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(1169) " "Verilog HDL assignment warning at car.txt(1169): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 1169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918869 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(1170) " "Verilog HDL assignment warning at car.txt(1170): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 1170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918869 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(1171) " "Verilog HDL assignment warning at car.txt(1171): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 1171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918869 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(1172) " "Verilog HDL assignment warning at car.txt(1172): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 1172 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918869 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(1173) " "Verilog HDL assignment warning at car.txt(1173): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 1173 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918869 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(1174) " "Verilog HDL assignment warning at car.txt(1174): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 1174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918869 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(1175) " "Verilog HDL assignment warning at car.txt(1175): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 1175 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918869 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(1178) " "Verilog HDL assignment warning at car.txt(1178): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 1178 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918869 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(1179) " "Verilog HDL assignment warning at car.txt(1179): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 1179 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918869 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(1180) " "Verilog HDL assignment warning at car.txt(1180): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 1180 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918869 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(1181) " "Verilog HDL assignment warning at car.txt(1181): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 1181 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918869 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(1182) " "Verilog HDL assignment warning at car.txt(1182): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 1182 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918870 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(1183) " "Verilog HDL assignment warning at car.txt(1183): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 1183 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918870 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(1184) " "Verilog HDL assignment warning at car.txt(1184): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 1184 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918870 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(1185) " "Verilog HDL assignment warning at car.txt(1185): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 1185 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918870 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(1186) " "Verilog HDL assignment warning at car.txt(1186): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 1186 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918870 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(1187) " "Verilog HDL assignment warning at car.txt(1187): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 1187 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918870 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(1188) " "Verilog HDL assignment warning at car.txt(1188): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 1188 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918870 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(1189) " "Verilog HDL assignment warning at car.txt(1189): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 1189 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918870 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(1190) " "Verilog HDL assignment warning at car.txt(1190): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 1190 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918870 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(1191) " "Verilog HDL assignment warning at car.txt(1191): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 1191 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918870 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(1192) " "Verilog HDL assignment warning at car.txt(1192): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 1192 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918870 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(1194) " "Verilog HDL assignment warning at car.txt(1194): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 1194 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918870 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(1195) " "Verilog HDL assignment warning at car.txt(1195): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 1195 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918870 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(1196) " "Verilog HDL assignment warning at car.txt(1196): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 1196 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918870 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(1197) " "Verilog HDL assignment warning at car.txt(1197): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 1197 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918870 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(1198) " "Verilog HDL assignment warning at car.txt(1198): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 1198 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918870 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(1199) " "Verilog HDL assignment warning at car.txt(1199): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 1199 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918870 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(1200) " "Verilog HDL assignment warning at car.txt(1200): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 1200 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918870 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(1201) " "Verilog HDL assignment warning at car.txt(1201): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 1201 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918871 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(1202) " "Verilog HDL assignment warning at car.txt(1202): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 1202 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918871 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(1203) " "Verilog HDL assignment warning at car.txt(1203): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 1203 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918871 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(1204) " "Verilog HDL assignment warning at car.txt(1204): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 1204 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918871 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(1205) " "Verilog HDL assignment warning at car.txt(1205): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 1205 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918871 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(1207) " "Verilog HDL assignment warning at car.txt(1207): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 1207 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918871 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(1208) " "Verilog HDL assignment warning at car.txt(1208): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 1208 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918871 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(1209) " "Verilog HDL assignment warning at car.txt(1209): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 1209 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918871 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(1210) " "Verilog HDL assignment warning at car.txt(1210): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 1210 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918871 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(1211) " "Verilog HDL assignment warning at car.txt(1211): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 1211 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918871 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(1212) " "Verilog HDL assignment warning at car.txt(1212): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 1212 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918871 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(1213) " "Verilog HDL assignment warning at car.txt(1213): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 1213 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918871 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(1214) " "Verilog HDL assignment warning at car.txt(1214): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 1214 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918871 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(1215) " "Verilog HDL assignment warning at car.txt(1215): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 1215 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918871 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(1216) " "Verilog HDL assignment warning at car.txt(1216): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 1216 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918871 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(1217) " "Verilog HDL assignment warning at car.txt(1217): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 1217 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918871 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(1218) " "Verilog HDL assignment warning at car.txt(1218): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 1218 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918871 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(1219) " "Verilog HDL assignment warning at car.txt(1219): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 1219 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918871 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(1221) " "Verilog HDL assignment warning at car.txt(1221): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 1221 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918871 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(1222) " "Verilog HDL assignment warning at car.txt(1222): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 1222 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918871 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(1223) " "Verilog HDL assignment warning at car.txt(1223): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 1223 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918872 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(1224) " "Verilog HDL assignment warning at car.txt(1224): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 1224 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918872 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(1225) " "Verilog HDL assignment warning at car.txt(1225): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 1225 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918872 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(1226) " "Verilog HDL assignment warning at car.txt(1226): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 1226 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918872 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(1227) " "Verilog HDL assignment warning at car.txt(1227): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 1227 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918872 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(1228) " "Verilog HDL assignment warning at car.txt(1228): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 1228 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918872 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(1229) " "Verilog HDL assignment warning at car.txt(1229): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 1229 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918872 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(1230) " "Verilog HDL assignment warning at car.txt(1230): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 1230 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918872 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(1235) " "Verilog HDL assignment warning at car.txt(1235): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 1235 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918872 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(1236) " "Verilog HDL assignment warning at car.txt(1236): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 1236 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918872 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(1237) " "Verilog HDL assignment warning at car.txt(1237): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 1237 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918872 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(1238) " "Verilog HDL assignment warning at car.txt(1238): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 1238 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918872 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(1246) " "Verilog HDL assignment warning at car.txt(1246): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 1246 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918872 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(1247) " "Verilog HDL assignment warning at car.txt(1247): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 1247 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918872 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(1248) " "Verilog HDL assignment warning at car.txt(1248): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 1248 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918872 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(1251) " "Verilog HDL assignment warning at car.txt(1251): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 1251 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918872 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(1252) " "Verilog HDL assignment warning at car.txt(1252): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 1252 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918872 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(1253) " "Verilog HDL assignment warning at car.txt(1253): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 1253 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918872 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(1254) " "Verilog HDL assignment warning at car.txt(1254): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 1254 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918872 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(1255) " "Verilog HDL assignment warning at car.txt(1255): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 1255 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918873 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(1256) " "Verilog HDL assignment warning at car.txt(1256): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 1256 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918873 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(1257) " "Verilog HDL assignment warning at car.txt(1257): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 1257 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918873 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(1258) " "Verilog HDL assignment warning at car.txt(1258): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 1258 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918873 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(1259) " "Verilog HDL assignment warning at car.txt(1259): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 1259 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918873 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(1260) " "Verilog HDL assignment warning at car.txt(1260): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 1260 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918873 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(1261) " "Verilog HDL assignment warning at car.txt(1261): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 1261 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918873 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(1263) " "Verilog HDL assignment warning at car.txt(1263): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 1263 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918873 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(1264) " "Verilog HDL assignment warning at car.txt(1264): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 1264 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918873 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(1265) " "Verilog HDL assignment warning at car.txt(1265): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 1265 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918873 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(1266) " "Verilog HDL assignment warning at car.txt(1266): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 1266 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918873 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(1267) " "Verilog HDL assignment warning at car.txt(1267): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 1267 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918873 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(1268) " "Verilog HDL assignment warning at car.txt(1268): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 1268 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918873 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(1269) " "Verilog HDL assignment warning at car.txt(1269): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 1269 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918873 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(1270) " "Verilog HDL assignment warning at car.txt(1270): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 1270 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918873 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(1271) " "Verilog HDL assignment warning at car.txt(1271): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 1271 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918873 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(1272) " "Verilog HDL assignment warning at car.txt(1272): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 1272 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918873 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(1273) " "Verilog HDL assignment warning at car.txt(1273): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 1273 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918873 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(1274) " "Verilog HDL assignment warning at car.txt(1274): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 1274 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918873 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(1275) " "Verilog HDL assignment warning at car.txt(1275): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 1275 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918874 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(1283) " "Verilog HDL assignment warning at car.txt(1283): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 1283 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918874 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(1284) " "Verilog HDL assignment warning at car.txt(1284): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 1284 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918874 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(1285) " "Verilog HDL assignment warning at car.txt(1285): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 1285 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918874 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(1307) " "Verilog HDL assignment warning at car.txt(1307): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 1307 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918874 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(1308) " "Verilog HDL assignment warning at car.txt(1308): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 1308 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918874 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(1309) " "Verilog HDL assignment warning at car.txt(1309): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 1309 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918874 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(1310) " "Verilog HDL assignment warning at car.txt(1310): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 1310 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918874 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(1311) " "Verilog HDL assignment warning at car.txt(1311): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 1311 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918874 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(1312) " "Verilog HDL assignment warning at car.txt(1312): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 1312 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918874 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(1313) " "Verilog HDL assignment warning at car.txt(1313): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 1313 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918874 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(1314) " "Verilog HDL assignment warning at car.txt(1314): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 1314 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918874 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(1315) " "Verilog HDL assignment warning at car.txt(1315): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 1315 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918874 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(1316) " "Verilog HDL assignment warning at car.txt(1316): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 1316 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918874 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(1317) " "Verilog HDL assignment warning at car.txt(1317): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 1317 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918874 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(1320) " "Verilog HDL assignment warning at car.txt(1320): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 1320 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918874 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(1321) " "Verilog HDL assignment warning at car.txt(1321): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 1321 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918874 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(1322) " "Verilog HDL assignment warning at car.txt(1322): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 1322 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918874 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(1323) " "Verilog HDL assignment warning at car.txt(1323): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 1323 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918874 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(1324) " "Verilog HDL assignment warning at car.txt(1324): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 1324 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918874 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(1325) " "Verilog HDL assignment warning at car.txt(1325): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 1325 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918875 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(1326) " "Verilog HDL assignment warning at car.txt(1326): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 1326 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918875 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(1327) " "Verilog HDL assignment warning at car.txt(1327): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 1327 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918875 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 car.txt(1328) " "Verilog HDL assignment warning at car.txt(1328): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/car.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/car.txt" 1328 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828918875 "|Frogger_Top|Game:game_instance|CarRow:carRow_instance1|Car:car_instance1|frameRAMCar:car_ram"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LogRow Game:game_instance\|LogRow:logRow_instance1 " "Elaborating entity \"LogRow\" for hierarchy \"Game:game_instance\|LogRow:logRow_instance1\"" {  } { { "Game.sv" "logRow_instance1" { Text "C:/Users/cehef/Documents/ece_385/final_project/Game.sv" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588828919363 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Log_Y_Center\[0\]\[0\] Log.sv(22) " "Inferred latch for \"Log_Y_Center\[0\]\[0\]\" at Log.sv(22)" {  } { { "Log.sv" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/Log.sv" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588828919373 "|Frogger_Top|Game:game_instance|LogRow:logRow_instance1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Log_Y_Center\[0\]\[1\] Log.sv(22) " "Inferred latch for \"Log_Y_Center\[0\]\[1\]\" at Log.sv(22)" {  } { { "Log.sv" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/Log.sv" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588828919373 "|Frogger_Top|Game:game_instance|LogRow:logRow_instance1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Log_Y_Center\[0\]\[2\] Log.sv(22) " "Inferred latch for \"Log_Y_Center\[0\]\[2\]\" at Log.sv(22)" {  } { { "Log.sv" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/Log.sv" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588828919373 "|Frogger_Top|Game:game_instance|LogRow:logRow_instance1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Log_Y_Center\[0\]\[3\] Log.sv(22) " "Inferred latch for \"Log_Y_Center\[0\]\[3\]\" at Log.sv(22)" {  } { { "Log.sv" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/Log.sv" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588828919374 "|Frogger_Top|Game:game_instance|LogRow:logRow_instance1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Log_Y_Center\[0\]\[4\] Log.sv(22) " "Inferred latch for \"Log_Y_Center\[0\]\[4\]\" at Log.sv(22)" {  } { { "Log.sv" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/Log.sv" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588828919374 "|Frogger_Top|Game:game_instance|LogRow:logRow_instance1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Log_Y_Center\[0\]\[5\] Log.sv(22) " "Inferred latch for \"Log_Y_Center\[0\]\[5\]\" at Log.sv(22)" {  } { { "Log.sv" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/Log.sv" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588828919374 "|Frogger_Top|Game:game_instance|LogRow:logRow_instance1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Log_Y_Center\[0\]\[6\] Log.sv(22) " "Inferred latch for \"Log_Y_Center\[0\]\[6\]\" at Log.sv(22)" {  } { { "Log.sv" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/Log.sv" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588828919374 "|Frogger_Top|Game:game_instance|LogRow:logRow_instance1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Log_Y_Center\[0\]\[7\] Log.sv(22) " "Inferred latch for \"Log_Y_Center\[0\]\[7\]\" at Log.sv(22)" {  } { { "Log.sv" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/Log.sv" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588828919374 "|Frogger_Top|Game:game_instance|LogRow:logRow_instance1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Log_Y_Center\[0\]\[8\] Log.sv(22) " "Inferred latch for \"Log_Y_Center\[0\]\[8\]\" at Log.sv(22)" {  } { { "Log.sv" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/Log.sv" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588828919374 "|Frogger_Top|Game:game_instance|LogRow:logRow_instance1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Log_Y_Center\[0\]\[9\] Log.sv(22) " "Inferred latch for \"Log_Y_Center\[0\]\[9\]\" at Log.sv(22)" {  } { { "Log.sv" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/Log.sv" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588828919375 "|Frogger_Top|Game:game_instance|LogRow:logRow_instance1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Log_Y_Center\[1\]\[0\] Log.sv(22) " "Inferred latch for \"Log_Y_Center\[1\]\[0\]\" at Log.sv(22)" {  } { { "Log.sv" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/Log.sv" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588828919375 "|Frogger_Top|Game:game_instance|LogRow:logRow_instance1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Log_Y_Center\[1\]\[1\] Log.sv(22) " "Inferred latch for \"Log_Y_Center\[1\]\[1\]\" at Log.sv(22)" {  } { { "Log.sv" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/Log.sv" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588828919375 "|Frogger_Top|Game:game_instance|LogRow:logRow_instance1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Log_Y_Center\[1\]\[2\] Log.sv(22) " "Inferred latch for \"Log_Y_Center\[1\]\[2\]\" at Log.sv(22)" {  } { { "Log.sv" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/Log.sv" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588828919376 "|Frogger_Top|Game:game_instance|LogRow:logRow_instance1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Log_Y_Center\[1\]\[3\] Log.sv(22) " "Inferred latch for \"Log_Y_Center\[1\]\[3\]\" at Log.sv(22)" {  } { { "Log.sv" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/Log.sv" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588828919376 "|Frogger_Top|Game:game_instance|LogRow:logRow_instance1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Log_Y_Center\[1\]\[4\] Log.sv(22) " "Inferred latch for \"Log_Y_Center\[1\]\[4\]\" at Log.sv(22)" {  } { { "Log.sv" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/Log.sv" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588828919377 "|Frogger_Top|Game:game_instance|LogRow:logRow_instance1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Log_Y_Center\[1\]\[5\] Log.sv(22) " "Inferred latch for \"Log_Y_Center\[1\]\[5\]\" at Log.sv(22)" {  } { { "Log.sv" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/Log.sv" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588828919377 "|Frogger_Top|Game:game_instance|LogRow:logRow_instance1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Log_Y_Center\[1\]\[6\] Log.sv(22) " "Inferred latch for \"Log_Y_Center\[1\]\[6\]\" at Log.sv(22)" {  } { { "Log.sv" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/Log.sv" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588828919377 "|Frogger_Top|Game:game_instance|LogRow:logRow_instance1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Log_Y_Center\[1\]\[7\] Log.sv(22) " "Inferred latch for \"Log_Y_Center\[1\]\[7\]\" at Log.sv(22)" {  } { { "Log.sv" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/Log.sv" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588828919378 "|Frogger_Top|Game:game_instance|LogRow:logRow_instance1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Log_Y_Center\[1\]\[8\] Log.sv(22) " "Inferred latch for \"Log_Y_Center\[1\]\[8\]\" at Log.sv(22)" {  } { { "Log.sv" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/Log.sv" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588828919378 "|Frogger_Top|Game:game_instance|LogRow:logRow_instance1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Log_Y_Center\[1\]\[9\] Log.sv(22) " "Inferred latch for \"Log_Y_Center\[1\]\[9\]\" at Log.sv(22)" {  } { { "Log.sv" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/Log.sv" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588828919378 "|Frogger_Top|Game:game_instance|LogRow:logRow_instance1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Log_Y_Center\[2\]\[0\] Log.sv(22) " "Inferred latch for \"Log_Y_Center\[2\]\[0\]\" at Log.sv(22)" {  } { { "Log.sv" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/Log.sv" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588828919378 "|Frogger_Top|Game:game_instance|LogRow:logRow_instance1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Log_Y_Center\[2\]\[1\] Log.sv(22) " "Inferred latch for \"Log_Y_Center\[2\]\[1\]\" at Log.sv(22)" {  } { { "Log.sv" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/Log.sv" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588828919378 "|Frogger_Top|Game:game_instance|LogRow:logRow_instance1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Log_Y_Center\[2\]\[2\] Log.sv(22) " "Inferred latch for \"Log_Y_Center\[2\]\[2\]\" at Log.sv(22)" {  } { { "Log.sv" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/Log.sv" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588828919379 "|Frogger_Top|Game:game_instance|LogRow:logRow_instance1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Log_Y_Center\[2\]\[3\] Log.sv(22) " "Inferred latch for \"Log_Y_Center\[2\]\[3\]\" at Log.sv(22)" {  } { { "Log.sv" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/Log.sv" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588828919379 "|Frogger_Top|Game:game_instance|LogRow:logRow_instance1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Log_Y_Center\[2\]\[4\] Log.sv(22) " "Inferred latch for \"Log_Y_Center\[2\]\[4\]\" at Log.sv(22)" {  } { { "Log.sv" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/Log.sv" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588828919379 "|Frogger_Top|Game:game_instance|LogRow:logRow_instance1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Log_Y_Center\[2\]\[5\] Log.sv(22) " "Inferred latch for \"Log_Y_Center\[2\]\[5\]\" at Log.sv(22)" {  } { { "Log.sv" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/Log.sv" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588828919379 "|Frogger_Top|Game:game_instance|LogRow:logRow_instance1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Log_Y_Center\[2\]\[6\] Log.sv(22) " "Inferred latch for \"Log_Y_Center\[2\]\[6\]\" at Log.sv(22)" {  } { { "Log.sv" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/Log.sv" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588828919379 "|Frogger_Top|Game:game_instance|LogRow:logRow_instance1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Log_Y_Center\[2\]\[7\] Log.sv(22) " "Inferred latch for \"Log_Y_Center\[2\]\[7\]\" at Log.sv(22)" {  } { { "Log.sv" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/Log.sv" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588828919380 "|Frogger_Top|Game:game_instance|LogRow:logRow_instance1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Log_Y_Center\[2\]\[8\] Log.sv(22) " "Inferred latch for \"Log_Y_Center\[2\]\[8\]\" at Log.sv(22)" {  } { { "Log.sv" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/Log.sv" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588828919380 "|Frogger_Top|Game:game_instance|LogRow:logRow_instance1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Log_Y_Center\[2\]\[9\] Log.sv(22) " "Inferred latch for \"Log_Y_Center\[2\]\[9\]\" at Log.sv(22)" {  } { { "Log.sv" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/Log.sv" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588828919380 "|Frogger_Top|Game:game_instance|LogRow:logRow_instance1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Log_Y_Center\[3\]\[0\] Log.sv(22) " "Inferred latch for \"Log_Y_Center\[3\]\[0\]\" at Log.sv(22)" {  } { { "Log.sv" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/Log.sv" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588828919380 "|Frogger_Top|Game:game_instance|LogRow:logRow_instance1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Log_Y_Center\[3\]\[1\] Log.sv(22) " "Inferred latch for \"Log_Y_Center\[3\]\[1\]\" at Log.sv(22)" {  } { { "Log.sv" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/Log.sv" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588828919380 "|Frogger_Top|Game:game_instance|LogRow:logRow_instance1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Log_Y_Center\[3\]\[2\] Log.sv(22) " "Inferred latch for \"Log_Y_Center\[3\]\[2\]\" at Log.sv(22)" {  } { { "Log.sv" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/Log.sv" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588828919380 "|Frogger_Top|Game:game_instance|LogRow:logRow_instance1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Log_Y_Center\[3\]\[3\] Log.sv(22) " "Inferred latch for \"Log_Y_Center\[3\]\[3\]\" at Log.sv(22)" {  } { { "Log.sv" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/Log.sv" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588828919381 "|Frogger_Top|Game:game_instance|LogRow:logRow_instance1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Log_Y_Center\[3\]\[4\] Log.sv(22) " "Inferred latch for \"Log_Y_Center\[3\]\[4\]\" at Log.sv(22)" {  } { { "Log.sv" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/Log.sv" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588828919381 "|Frogger_Top|Game:game_instance|LogRow:logRow_instance1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Log_Y_Center\[3\]\[5\] Log.sv(22) " "Inferred latch for \"Log_Y_Center\[3\]\[5\]\" at Log.sv(22)" {  } { { "Log.sv" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/Log.sv" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588828919381 "|Frogger_Top|Game:game_instance|LogRow:logRow_instance1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Log_Y_Center\[3\]\[6\] Log.sv(22) " "Inferred latch for \"Log_Y_Center\[3\]\[6\]\" at Log.sv(22)" {  } { { "Log.sv" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/Log.sv" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588828919381 "|Frogger_Top|Game:game_instance|LogRow:logRow_instance1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Log_Y_Center\[3\]\[7\] Log.sv(22) " "Inferred latch for \"Log_Y_Center\[3\]\[7\]\" at Log.sv(22)" {  } { { "Log.sv" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/Log.sv" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588828919381 "|Frogger_Top|Game:game_instance|LogRow:logRow_instance1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Log_Y_Center\[3\]\[8\] Log.sv(22) " "Inferred latch for \"Log_Y_Center\[3\]\[8\]\" at Log.sv(22)" {  } { { "Log.sv" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/Log.sv" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588828919381 "|Frogger_Top|Game:game_instance|LogRow:logRow_instance1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Log_Y_Center\[3\]\[9\] Log.sv(22) " "Inferred latch for \"Log_Y_Center\[3\]\[9\]\" at Log.sv(22)" {  } { { "Log.sv" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/Log.sv" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588828919382 "|Frogger_Top|Game:game_instance|LogRow:logRow_instance1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Log Game:game_instance\|LogRow:logRow_instance1\|Log:Log_instance1 " "Elaborating entity \"Log\" for hierarchy \"Game:game_instance\|LogRow:logRow_instance1\|Log:Log_instance1\"" {  } { { "Log.sv" "Log_instance1" { Text "C:/Users/cehef/Documents/ece_385/final_project/Log.sv" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588828919420 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 19 Log.sv(322) " "Verilog HDL assignment warning at Log.sv(322): truncated value with size 32 to match size of target (19)" {  } { { "Log.sv" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/Log.sv" 322 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828919422 "|Frogger_Top|Game:game_instance|LogRow:logRow_instance1|Log:Log_instance1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "data_In 0 Log.sv(316) " "Net \"data_In\" at Log.sv(316) has no driver or initial value, using a default initial value '0'" {  } { { "Log.sv" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/Log.sv" 316 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1588828919423 "|Frogger_Top|Game:game_instance|LogRow:logRow_instance1|Log:Log_instance1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "write_address 0 Log.sv(317) " "Net \"write_address\" at Log.sv(317) has no driver or initial value, using a default initial value '0'" {  } { { "Log.sv" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/Log.sv" 317 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1588828919423 "|Frogger_Top|Game:game_instance|LogRow:logRow_instance1|Log:Log_instance1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frameRAMLog Game:game_instance\|LogRow:logRow_instance1\|Log:Log_instance1\|frameRAMLog:log_ram " "Elaborating entity \"frameRAMLog\" for hierarchy \"Game:game_instance\|LogRow:logRow_instance1\|Log:Log_instance1\|frameRAMLog:log_ram\"" {  } { { "Log.sv" "log_ram" { Text "C:/Users/cehef/Documents/ece_385/final_project/Log.sv" 333 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588828919457 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "3136 0 3136 ram.sv(78) " "Verilog HDL warning at ram.sv(78): number of words (3136) in memory file does not match the number of elements in the address range \[0:3136\]" {  } { { "ram.sv" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/ram.sv" 78 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1588828919464 "|Frogger_Top|Game:game_instance|LogRow:logRow_instance1|Log:Log_instance1|frameRAMLog:log_ram"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "8 5 log.txt(2025) " "Verilog HDL assignment warning at log.txt(2025): truncated value with size 8 to match size of target (5)" {  } { { "sprite_bytes/log.txt" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/sprite_bytes/log.txt" 2025 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828919465 "|Frogger_Top|Game:game_instance|LogRow:logRow_instance1|Log:Log_instance1|frameRAMLog:log_ram"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FinishLine Game:game_instance\|FinishLine:finish_instance " "Elaborating entity \"FinishLine\" for hierarchy \"Game:game_instance\|FinishLine:finish_instance\"" {  } { { "Game.sv" "finish_instance" { Text "C:/Users/cehef/Documents/ece_385/final_project/Game.sv" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588828919938 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HitDetection Game:game_instance\|HitDetection:hit_instance " "Elaborating entity \"HitDetection\" for hierarchy \"Game:game_instance\|HitDetection:hit_instance\"" {  } { { "Game.sv" "hit_instance" { Text "C:/Users/cehef/Documents/ece_385/final_project/Game.sv" 141 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588828920273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "color_mapper color_mapper:color_instance " "Elaborating entity \"color_mapper\" for hierarchy \"color_mapper:color_instance\"" {  } { { "Frogger_Top.sv" "color_instance" { Text "C:/Users/cehef/Documents/ece_385/final_project/Frogger_Top.sv" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588828920305 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "Color_Mapper.sv(78) " "Verilog HDL Case Statement information at Color_Mapper.sv(78): all case item expressions in this case statement are onehot" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/Color_Mapper.sv" 78 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1588828920309 "|Frogger_Top|color_mapper:color_instance"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "Color_Mapper.sv(149) " "Verilog HDL Case Statement information at Color_Mapper.sv(149): all case item expressions in this case statement are onehot" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/Color_Mapper.sv" 149 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1588828920312 "|Frogger_Top|color_mapper:color_instance"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "Color_Mapper.sv(220) " "Verilog HDL Case Statement information at Color_Mapper.sv(220): all case item expressions in this case statement are onehot" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/Color_Mapper.sv" 220 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1588828920314 "|Frogger_Top|color_mapper:color_instance"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "Color_Mapper.sv(291) " "Verilog HDL Case Statement information at Color_Mapper.sv(291): all case item expressions in this case statement are onehot" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/Color_Mapper.sv" 291 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1588828920316 "|Frogger_Top|color_mapper:color_instance"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "Color_Mapper.sv(362) " "Verilog HDL Case Statement information at Color_Mapper.sv(362): all case item expressions in this case statement are onehot" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/Color_Mapper.sv" 362 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1588828920318 "|Frogger_Top|color_mapper:color_instance"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "Color_Mapper.sv(436) " "Verilog HDL Case Statement information at Color_Mapper.sv(436): all case item expressions in this case statement are onehot" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/Color_Mapper.sv" 436 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1588828920332 "|Frogger_Top|color_mapper:color_instance"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "Color_Mapper.sv(507) " "Verilog HDL Case Statement information at Color_Mapper.sv(507): all case item expressions in this case statement are onehot" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/Color_Mapper.sv" 507 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1588828920334 "|Frogger_Top|color_mapper:color_instance"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "Color_Mapper.sv(578) " "Verilog HDL Case Statement information at Color_Mapper.sv(578): all case item expressions in this case statement are onehot" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/Color_Mapper.sv" 578 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1588828920337 "|Frogger_Top|color_mapper:color_instance"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "Color_Mapper.sv(649) " "Verilog HDL Case Statement information at Color_Mapper.sv(649): all case item expressions in this case statement are onehot" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/Color_Mapper.sv" 649 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1588828920339 "|Frogger_Top|color_mapper:color_instance"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "Color_Mapper.sv(720) " "Verilog HDL Case Statement information at Color_Mapper.sv(720): all case item expressions in this case statement are onehot" {  } { { "Color_Mapper.sv" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/Color_Mapper.sv" 720 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1588828920343 "|Frogger_Top|color_mapper:color_instance"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "car_data_out " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"car_data_out\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1588828920604 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "log_data_out " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"log_data_out\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1588828920604 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "car_data_out " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"car_data_out\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1588828920604 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "log_data_out " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"log_data_out\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1588828920604 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "font_controller font_controller:font_controller_instance " "Elaborating entity \"font_controller\" for hierarchy \"font_controller:font_controller_instance\"" {  } { { "Frogger_Top.sv" "font_controller_instance" { Text "C:/Users/cehef/Documents/ece_385/final_project/Frogger_Top.sv" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588828920668 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 font_controller.sv(13) " "Verilog HDL assignment warning at font_controller.sv(13): truncated value with size 32 to match size of target (16)" {  } { { "font_controller.sv" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/font_controller.sv" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828920668 "|Frogger_Top|font_controller:font_controller_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 font_controller.sv(14) " "Verilog HDL assignment warning at font_controller.sv(14): truncated value with size 32 to match size of target (16)" {  } { { "font_controller.sv" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/font_controller.sv" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828920669 "|Frogger_Top|font_controller:font_controller_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 11 font_controller.sv(22) " "Verilog HDL assignment warning at font_controller.sv(22): truncated value with size 16 to match size of target (11)" {  } { { "font_controller.sv" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/font_controller.sv" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828920669 "|Frogger_Top|font_controller:font_controller_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 11 font_controller.sv(24) " "Verilog HDL assignment warning at font_controller.sv(24): truncated value with size 16 to match size of target (11)" {  } { { "font_controller.sv" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/font_controller.sv" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828920669 "|Frogger_Top|font_controller:font_controller_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 11 font_controller.sv(26) " "Verilog HDL assignment warning at font_controller.sv(26): truncated value with size 16 to match size of target (11)" {  } { { "font_controller.sv" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/font_controller.sv" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828920669 "|Frogger_Top|font_controller:font_controller_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 11 font_controller.sv(28) " "Verilog HDL assignment warning at font_controller.sv(28): truncated value with size 16 to match size of target (11)" {  } { { "font_controller.sv" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/font_controller.sv" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828920670 "|Frogger_Top|font_controller:font_controller_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 11 font_controller.sv(30) " "Verilog HDL assignment warning at font_controller.sv(30): truncated value with size 16 to match size of target (11)" {  } { { "font_controller.sv" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/font_controller.sv" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828920670 "|Frogger_Top|font_controller:font_controller_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 11 font_controller.sv(32) " "Verilog HDL assignment warning at font_controller.sv(32): truncated value with size 16 to match size of target (11)" {  } { { "font_controller.sv" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/font_controller.sv" 32 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828920670 "|Frogger_Top|font_controller:font_controller_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 11 font_controller.sv(34) " "Verilog HDL assignment warning at font_controller.sv(34): truncated value with size 16 to match size of target (11)" {  } { { "font_controller.sv" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/font_controller.sv" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828920670 "|Frogger_Top|font_controller:font_controller_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 11 font_controller.sv(36) " "Verilog HDL assignment warning at font_controller.sv(36): truncated value with size 16 to match size of target (11)" {  } { { "font_controller.sv" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/font_controller.sv" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828920670 "|Frogger_Top|font_controller:font_controller_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 11 font_controller.sv(38) " "Verilog HDL assignment warning at font_controller.sv(38): truncated value with size 16 to match size of target (11)" {  } { { "font_controller.sv" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/font_controller.sv" 38 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828920670 "|Frogger_Top|font_controller:font_controller_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 11 font_controller.sv(40) " "Verilog HDL assignment warning at font_controller.sv(40): truncated value with size 16 to match size of target (11)" {  } { { "font_controller.sv" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/font_controller.sv" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828920670 "|Frogger_Top|font_controller:font_controller_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 11 font_controller.sv(42) " "Verilog HDL assignment warning at font_controller.sv(42): truncated value with size 16 to match size of target (11)" {  } { { "font_controller.sv" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/font_controller.sv" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828920670 "|Frogger_Top|font_controller:font_controller_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 11 font_controller.sv(44) " "Verilog HDL assignment warning at font_controller.sv(44): truncated value with size 16 to match size of target (11)" {  } { { "font_controller.sv" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/font_controller.sv" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828920671 "|Frogger_Top|font_controller:font_controller_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 11 font_controller.sv(46) " "Verilog HDL assignment warning at font_controller.sv(46): truncated value with size 16 to match size of target (11)" {  } { { "font_controller.sv" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/font_controller.sv" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828920671 "|Frogger_Top|font_controller:font_controller_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 11 font_controller.sv(48) " "Verilog HDL assignment warning at font_controller.sv(48): truncated value with size 16 to match size of target (11)" {  } { { "font_controller.sv" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/font_controller.sv" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828920671 "|Frogger_Top|font_controller:font_controller_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 11 font_controller.sv(50) " "Verilog HDL assignment warning at font_controller.sv(50): truncated value with size 16 to match size of target (11)" {  } { { "font_controller.sv" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/font_controller.sv" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828920671 "|Frogger_Top|font_controller:font_controller_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 11 font_controller.sv(52) " "Verilog HDL assignment warning at font_controller.sv(52): truncated value with size 16 to match size of target (11)" {  } { { "font_controller.sv" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/font_controller.sv" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828920671 "|Frogger_Top|font_controller:font_controller_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 11 font_controller.sv(54) " "Verilog HDL assignment warning at font_controller.sv(54): truncated value with size 16 to match size of target (11)" {  } { { "font_controller.sv" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/font_controller.sv" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828920671 "|Frogger_Top|font_controller:font_controller_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 11 font_controller.sv(56) " "Verilog HDL assignment warning at font_controller.sv(56): truncated value with size 16 to match size of target (11)" {  } { { "font_controller.sv" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/font_controller.sv" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828920671 "|Frogger_Top|font_controller:font_controller_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 11 font_controller.sv(64) " "Verilog HDL assignment warning at font_controller.sv(64): truncated value with size 16 to match size of target (11)" {  } { { "font_controller.sv" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/font_controller.sv" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828920673 "|Frogger_Top|font_controller:font_controller_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 11 font_controller.sv(68) " "Verilog HDL assignment warning at font_controller.sv(68): truncated value with size 16 to match size of target (11)" {  } { { "font_controller.sv" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/font_controller.sv" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828920673 "|Frogger_Top|font_controller:font_controller_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 11 font_controller.sv(72) " "Verilog HDL assignment warning at font_controller.sv(72): truncated value with size 16 to match size of target (11)" {  } { { "font_controller.sv" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/font_controller.sv" 72 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828920673 "|Frogger_Top|font_controller:font_controller_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 11 font_controller.sv(76) " "Verilog HDL assignment warning at font_controller.sv(76): truncated value with size 16 to match size of target (11)" {  } { { "font_controller.sv" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/font_controller.sv" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828920673 "|Frogger_Top|font_controller:font_controller_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 11 font_controller.sv(80) " "Verilog HDL assignment warning at font_controller.sv(80): truncated value with size 16 to match size of target (11)" {  } { { "font_controller.sv" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/font_controller.sv" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828920673 "|Frogger_Top|font_controller:font_controller_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 11 font_controller.sv(84) " "Verilog HDL assignment warning at font_controller.sv(84): truncated value with size 16 to match size of target (11)" {  } { { "font_controller.sv" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/font_controller.sv" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828920673 "|Frogger_Top|font_controller:font_controller_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 11 font_controller.sv(88) " "Verilog HDL assignment warning at font_controller.sv(88): truncated value with size 16 to match size of target (11)" {  } { { "font_controller.sv" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/font_controller.sv" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828920673 "|Frogger_Top|font_controller:font_controller_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 11 font_controller.sv(92) " "Verilog HDL assignment warning at font_controller.sv(92): truncated value with size 16 to match size of target (11)" {  } { { "font_controller.sv" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/font_controller.sv" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828920674 "|Frogger_Top|font_controller:font_controller_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 11 font_controller.sv(96) " "Verilog HDL assignment warning at font_controller.sv(96): truncated value with size 16 to match size of target (11)" {  } { { "font_controller.sv" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/font_controller.sv" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828920674 "|Frogger_Top|font_controller:font_controller_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 11 font_controller.sv(100) " "Verilog HDL assignment warning at font_controller.sv(100): truncated value with size 16 to match size of target (11)" {  } { { "font_controller.sv" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/font_controller.sv" 100 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828920674 "|Frogger_Top|font_controller:font_controller_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 11 font_controller.sv(104) " "Verilog HDL assignment warning at font_controller.sv(104): truncated value with size 16 to match size of target (11)" {  } { { "font_controller.sv" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/font_controller.sv" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828920674 "|Frogger_Top|font_controller:font_controller_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 11 font_controller.sv(108) " "Verilog HDL assignment warning at font_controller.sv(108): truncated value with size 16 to match size of target (11)" {  } { { "font_controller.sv" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/font_controller.sv" 108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828920674 "|Frogger_Top|font_controller:font_controller_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 11 font_controller.sv(112) " "Verilog HDL assignment warning at font_controller.sv(112): truncated value with size 16 to match size of target (11)" {  } { { "font_controller.sv" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/font_controller.sv" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828920674 "|Frogger_Top|font_controller:font_controller_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 11 font_controller.sv(116) " "Verilog HDL assignment warning at font_controller.sv(116): truncated value with size 16 to match size of target (11)" {  } { { "font_controller.sv" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/font_controller.sv" 116 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828920674 "|Frogger_Top|font_controller:font_controller_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 11 font_controller.sv(120) " "Verilog HDL assignment warning at font_controller.sv(120): truncated value with size 16 to match size of target (11)" {  } { { "font_controller.sv" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/font_controller.sv" 120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828920675 "|Frogger_Top|font_controller:font_controller_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 11 font_controller.sv(124) " "Verilog HDL assignment warning at font_controller.sv(124): truncated value with size 16 to match size of target (11)" {  } { { "font_controller.sv" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/font_controller.sv" 124 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828920675 "|Frogger_Top|font_controller:font_controller_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 11 font_controller.sv(128) " "Verilog HDL assignment warning at font_controller.sv(128): truncated value with size 16 to match size of target (11)" {  } { { "font_controller.sv" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/font_controller.sv" 128 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828920675 "|Frogger_Top|font_controller:font_controller_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 11 font_controller.sv(132) " "Verilog HDL assignment warning at font_controller.sv(132): truncated value with size 16 to match size of target (11)" {  } { { "font_controller.sv" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/font_controller.sv" 132 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828920675 "|Frogger_Top|font_controller:font_controller_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 11 font_controller.sv(136) " "Verilog HDL assignment warning at font_controller.sv(136): truncated value with size 16 to match size of target (11)" {  } { { "font_controller.sv" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/font_controller.sv" 136 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828920675 "|Frogger_Top|font_controller:font_controller_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 11 font_controller.sv(140) " "Verilog HDL assignment warning at font_controller.sv(140): truncated value with size 16 to match size of target (11)" {  } { { "font_controller.sv" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/font_controller.sv" 140 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828920675 "|Frogger_Top|font_controller:font_controller_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 11 font_controller.sv(144) " "Verilog HDL assignment warning at font_controller.sv(144): truncated value with size 16 to match size of target (11)" {  } { { "font_controller.sv" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/font_controller.sv" 144 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828920676 "|Frogger_Top|font_controller:font_controller_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 11 font_controller.sv(148) " "Verilog HDL assignment warning at font_controller.sv(148): truncated value with size 16 to match size of target (11)" {  } { { "font_controller.sv" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/font_controller.sv" 148 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828920676 "|Frogger_Top|font_controller:font_controller_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 11 font_controller.sv(152) " "Verilog HDL assignment warning at font_controller.sv(152): truncated value with size 16 to match size of target (11)" {  } { { "font_controller.sv" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/font_controller.sv" 152 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828920676 "|Frogger_Top|font_controller:font_controller_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 11 font_controller.sv(156) " "Verilog HDL assignment warning at font_controller.sv(156): truncated value with size 16 to match size of target (11)" {  } { { "font_controller.sv" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/font_controller.sv" 156 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828920676 "|Frogger_Top|font_controller:font_controller_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 11 font_controller.sv(160) " "Verilog HDL assignment warning at font_controller.sv(160): truncated value with size 16 to match size of target (11)" {  } { { "font_controller.sv" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/font_controller.sv" 160 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828920677 "|Frogger_Top|font_controller:font_controller_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 11 font_controller.sv(164) " "Verilog HDL assignment warning at font_controller.sv(164): truncated value with size 16 to match size of target (11)" {  } { { "font_controller.sv" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/font_controller.sv" 164 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828920677 "|Frogger_Top|font_controller:font_controller_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 11 font_controller.sv(174) " "Verilog HDL assignment warning at font_controller.sv(174): truncated value with size 16 to match size of target (11)" {  } { { "font_controller.sv" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/font_controller.sv" 174 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828920679 "|Frogger_Top|font_controller:font_controller_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 11 font_controller.sv(176) " "Verilog HDL assignment warning at font_controller.sv(176): truncated value with size 16 to match size of target (11)" {  } { { "font_controller.sv" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/font_controller.sv" 176 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828920680 "|Frogger_Top|font_controller:font_controller_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 11 font_controller.sv(178) " "Verilog HDL assignment warning at font_controller.sv(178): truncated value with size 16 to match size of target (11)" {  } { { "font_controller.sv" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/font_controller.sv" 178 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828920680 "|Frogger_Top|font_controller:font_controller_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 11 font_controller.sv(180) " "Verilog HDL assignment warning at font_controller.sv(180): truncated value with size 16 to match size of target (11)" {  } { { "font_controller.sv" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/font_controller.sv" 180 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828920680 "|Frogger_Top|font_controller:font_controller_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 11 font_controller.sv(182) " "Verilog HDL assignment warning at font_controller.sv(182): truncated value with size 16 to match size of target (11)" {  } { { "font_controller.sv" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/font_controller.sv" 182 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828920680 "|Frogger_Top|font_controller:font_controller_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 11 font_controller.sv(184) " "Verilog HDL assignment warning at font_controller.sv(184): truncated value with size 16 to match size of target (11)" {  } { { "font_controller.sv" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/font_controller.sv" 184 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828920680 "|Frogger_Top|font_controller:font_controller_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 11 font_controller.sv(186) " "Verilog HDL assignment warning at font_controller.sv(186): truncated value with size 16 to match size of target (11)" {  } { { "font_controller.sv" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/font_controller.sv" 186 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828920680 "|Frogger_Top|font_controller:font_controller_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 11 font_controller.sv(188) " "Verilog HDL assignment warning at font_controller.sv(188): truncated value with size 16 to match size of target (11)" {  } { { "font_controller.sv" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/font_controller.sv" 188 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828920680 "|Frogger_Top|font_controller:font_controller_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 11 font_controller.sv(190) " "Verilog HDL assignment warning at font_controller.sv(190): truncated value with size 16 to match size of target (11)" {  } { { "font_controller.sv" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/font_controller.sv" 190 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828920681 "|Frogger_Top|font_controller:font_controller_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 11 font_controller.sv(192) " "Verilog HDL assignment warning at font_controller.sv(192): truncated value with size 16 to match size of target (11)" {  } { { "font_controller.sv" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/font_controller.sv" 192 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828920681 "|Frogger_Top|font_controller:font_controller_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 11 font_controller.sv(194) " "Verilog HDL assignment warning at font_controller.sv(194): truncated value with size 16 to match size of target (11)" {  } { { "font_controller.sv" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/font_controller.sv" 194 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828920681 "|Frogger_Top|font_controller:font_controller_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 11 font_controller.sv(196) " "Verilog HDL assignment warning at font_controller.sv(196): truncated value with size 16 to match size of target (11)" {  } { { "font_controller.sv" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/font_controller.sv" 196 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828920681 "|Frogger_Top|font_controller:font_controller_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 11 font_controller.sv(198) " "Verilog HDL assignment warning at font_controller.sv(198): truncated value with size 16 to match size of target (11)" {  } { { "font_controller.sv" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/font_controller.sv" 198 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828920681 "|Frogger_Top|font_controller:font_controller_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 11 font_controller.sv(200) " "Verilog HDL assignment warning at font_controller.sv(200): truncated value with size 16 to match size of target (11)" {  } { { "font_controller.sv" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/font_controller.sv" 200 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828920681 "|Frogger_Top|font_controller:font_controller_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 11 font_controller.sv(202) " "Verilog HDL assignment warning at font_controller.sv(202): truncated value with size 16 to match size of target (11)" {  } { { "font_controller.sv" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/font_controller.sv" 202 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828920681 "|Frogger_Top|font_controller:font_controller_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 11 font_controller.sv(204) " "Verilog HDL assignment warning at font_controller.sv(204): truncated value with size 16 to match size of target (11)" {  } { { "font_controller.sv" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/font_controller.sv" 204 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828920681 "|Frogger_Top|font_controller:font_controller_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 11 font_controller.sv(206) " "Verilog HDL assignment warning at font_controller.sv(206): truncated value with size 16 to match size of target (11)" {  } { { "font_controller.sv" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/font_controller.sv" 206 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828920682 "|Frogger_Top|font_controller:font_controller_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 11 font_controller.sv(208) " "Verilog HDL assignment warning at font_controller.sv(208): truncated value with size 16 to match size of target (11)" {  } { { "font_controller.sv" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/font_controller.sv" 208 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828920682 "|Frogger_Top|font_controller:font_controller_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 11 font_controller.sv(210) " "Verilog HDL assignment warning at font_controller.sv(210): truncated value with size 16 to match size of target (11)" {  } { { "font_controller.sv" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/font_controller.sv" 210 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828920682 "|Frogger_Top|font_controller:font_controller_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 11 font_controller.sv(212) " "Verilog HDL assignment warning at font_controller.sv(212): truncated value with size 16 to match size of target (11)" {  } { { "font_controller.sv" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/font_controller.sv" 212 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828920682 "|Frogger_Top|font_controller:font_controller_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 11 font_controller.sv(214) " "Verilog HDL assignment warning at font_controller.sv(214): truncated value with size 16 to match size of target (11)" {  } { { "font_controller.sv" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/font_controller.sv" 214 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828920682 "|Frogger_Top|font_controller:font_controller_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 11 font_controller.sv(216) " "Verilog HDL assignment warning at font_controller.sv(216): truncated value with size 16 to match size of target (11)" {  } { { "font_controller.sv" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/font_controller.sv" 216 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828920682 "|Frogger_Top|font_controller:font_controller_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 11 font_controller.sv(218) " "Verilog HDL assignment warning at font_controller.sv(218): truncated value with size 16 to match size of target (11)" {  } { { "font_controller.sv" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/font_controller.sv" 218 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828920682 "|Frogger_Top|font_controller:font_controller_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 11 font_controller.sv(220) " "Verilog HDL assignment warning at font_controller.sv(220): truncated value with size 16 to match size of target (11)" {  } { { "font_controller.sv" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/font_controller.sv" 220 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828920683 "|Frogger_Top|font_controller:font_controller_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 11 font_controller.sv(222) " "Verilog HDL assignment warning at font_controller.sv(222): truncated value with size 16 to match size of target (11)" {  } { { "font_controller.sv" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/font_controller.sv" 222 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828920683 "|Frogger_Top|font_controller:font_controller_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 11 font_controller.sv(224) " "Verilog HDL assignment warning at font_controller.sv(224): truncated value with size 16 to match size of target (11)" {  } { { "font_controller.sv" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/font_controller.sv" 224 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828920683 "|Frogger_Top|font_controller:font_controller_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 11 font_controller.sv(226) " "Verilog HDL assignment warning at font_controller.sv(226): truncated value with size 16 to match size of target (11)" {  } { { "font_controller.sv" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/font_controller.sv" 226 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828920683 "|Frogger_Top|font_controller:font_controller_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 11 font_controller.sv(228) " "Verilog HDL assignment warning at font_controller.sv(228): truncated value with size 16 to match size of target (11)" {  } { { "font_controller.sv" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/font_controller.sv" 228 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828920683 "|Frogger_Top|font_controller:font_controller_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 11 font_controller.sv(230) " "Verilog HDL assignment warning at font_controller.sv(230): truncated value with size 16 to match size of target (11)" {  } { { "font_controller.sv" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/font_controller.sv" 230 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828920683 "|Frogger_Top|font_controller:font_controller_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 11 font_controller.sv(232) " "Verilog HDL assignment warning at font_controller.sv(232): truncated value with size 16 to match size of target (11)" {  } { { "font_controller.sv" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/font_controller.sv" 232 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828920683 "|Frogger_Top|font_controller:font_controller_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 11 font_controller.sv(234) " "Verilog HDL assignment warning at font_controller.sv(234): truncated value with size 16 to match size of target (11)" {  } { { "font_controller.sv" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/font_controller.sv" 234 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828920683 "|Frogger_Top|font_controller:font_controller_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 11 font_controller.sv(236) " "Verilog HDL assignment warning at font_controller.sv(236): truncated value with size 16 to match size of target (11)" {  } { { "font_controller.sv" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/font_controller.sv" 236 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828920684 "|Frogger_Top|font_controller:font_controller_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 11 font_controller.sv(238) " "Verilog HDL assignment warning at font_controller.sv(238): truncated value with size 16 to match size of target (11)" {  } { { "font_controller.sv" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/font_controller.sv" 238 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828920684 "|Frogger_Top|font_controller:font_controller_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 11 font_controller.sv(240) " "Verilog HDL assignment warning at font_controller.sv(240): truncated value with size 16 to match size of target (11)" {  } { { "font_controller.sv" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/font_controller.sv" 240 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828920684 "|Frogger_Top|font_controller:font_controller_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "36 11 font_controller.sv(248) " "Verilog HDL assignment warning at font_controller.sv(248): truncated value with size 36 to match size of target (11)" {  } { { "font_controller.sv" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/font_controller.sv" 248 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828920690 "|Frogger_Top|font_controller:font_controller_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "36 11 font_controller.sv(249) " "Verilog HDL assignment warning at font_controller.sv(249): truncated value with size 36 to match size of target (11)" {  } { { "font_controller.sv" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/font_controller.sv" 249 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828920690 "|Frogger_Top|font_controller:font_controller_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "36 11 font_controller.sv(250) " "Verilog HDL assignment warning at font_controller.sv(250): truncated value with size 36 to match size of target (11)" {  } { { "font_controller.sv" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/font_controller.sv" 250 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828920690 "|Frogger_Top|font_controller:font_controller_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "36 11 font_controller.sv(251) " "Verilog HDL assignment warning at font_controller.sv(251): truncated value with size 36 to match size of target (11)" {  } { { "font_controller.sv" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/font_controller.sv" 251 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828920690 "|Frogger_Top|font_controller:font_controller_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "36 11 font_controller.sv(253) " "Verilog HDL assignment warning at font_controller.sv(253): truncated value with size 36 to match size of target (11)" {  } { { "font_controller.sv" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/font_controller.sv" 253 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828920691 "|Frogger_Top|font_controller:font_controller_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "36 11 font_controller.sv(254) " "Verilog HDL assignment warning at font_controller.sv(254): truncated value with size 36 to match size of target (11)" {  } { { "font_controller.sv" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/font_controller.sv" 254 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828920691 "|Frogger_Top|font_controller:font_controller_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "36 11 font_controller.sv(256) " "Verilog HDL assignment warning at font_controller.sv(256): truncated value with size 36 to match size of target (11)" {  } { { "font_controller.sv" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/font_controller.sv" 256 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828920691 "|Frogger_Top|font_controller:font_controller_instance"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "36 11 font_controller.sv(257) " "Verilog HDL assignment warning at font_controller.sv(257): truncated value with size 36 to match size of target (11)" {  } { { "font_controller.sv" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/font_controller.sv" 257 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1588828920691 "|Frogger_Top|font_controller:font_controller_instance"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "font_rom font_rom:font_instance " "Elaborating entity \"font_rom\" for hierarchy \"font_rom:font_instance\"" {  } { { "Frogger_Top.sv" "font_instance" { Text "C:/Users/cehef/Documents/ece_385/final_project/Frogger_Top.sv" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588828920739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HexDriver HexDriver:hex_inst_0 " "Elaborating entity \"HexDriver\" for hierarchy \"HexDriver:hex_inst_0\"" {  } { { "Frogger_Top.sv" "hex_inst_0" { Text "C:/Users/cehef/Documents/ece_385/final_project/Frogger_Top.sv" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588828920858 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1588828923972 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2020.05.07.00:22:09 Progress: Loading sld3a41dff8/alt_sld_fab_wrapper_hw.tcl " "2020.05.07.00:22:09 Progress: Loading sld3a41dff8/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588828929387 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588828933675 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588828933947 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588828938921 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588828939094 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588828939268 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588828939467 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588828939473 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588828939475 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1588828940209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld3a41dff8/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld3a41dff8/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld3a41dff8/alt_sld_fab.v" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/db/ip/sld3a41dff8/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588828940513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588828940513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld3a41dff8/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld3a41dff8/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld3a41dff8/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/db/ip/sld3a41dff8/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588828940630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588828940630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld3a41dff8/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld3a41dff8/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld3a41dff8/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/db/ip/sld3a41dff8/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588828940653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588828940653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld3a41dff8/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld3a41dff8/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld3a41dff8/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/db/ip/sld3a41dff8/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588828940750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588828940750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld3a41dff8/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld3a41dff8/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld3a41dff8/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/db/ip/sld3a41dff8/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588828940878 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld3a41dff8/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/db/ip/sld3a41dff8/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588828940878 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588828940878 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld3a41dff8/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld3a41dff8/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld3a41dff8/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/db/ip/sld3a41dff8/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588828940983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588828940983 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Game:game_instance\|CarRow:carRow_instance2\|Car_Y_Center\[2\]\[2\] " "LATCH primitive \"Game:game_instance\|CarRow:carRow_instance2\|Car_Y_Center\[2\]\[2\]\" is permanently enabled" {  } { { "Car.sv" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/Car.sv" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1588828946770 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Game:game_instance\|CarRow:carRow_instance2\|Car_Y_Center\[2\]\[5\] " "LATCH primitive \"Game:game_instance\|CarRow:carRow_instance2\|Car_Y_Center\[2\]\[5\]\" is permanently enabled" {  } { { "Car.sv" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/Car.sv" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1588828946770 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Game:game_instance\|CarRow:carRow_instance2\|Car_Y_Center\[2\]\[6\] " "LATCH primitive \"Game:game_instance\|CarRow:carRow_instance2\|Car_Y_Center\[2\]\[6\]\" is permanently enabled" {  } { { "Car.sv" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/Car.sv" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1588828946770 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Game:game_instance\|CarRow:carRow_instance2\|Car_Y_Center\[2\]\[8\] " "LATCH primitive \"Game:game_instance\|CarRow:carRow_instance2\|Car_Y_Center\[2\]\[8\]\" is permanently enabled" {  } { { "Car.sv" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/Car.sv" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1588828946770 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Game:game_instance\|CarRow:carRow_instance2\|Car_Y_Center\[3\]\[2\] " "LATCH primitive \"Game:game_instance\|CarRow:carRow_instance2\|Car_Y_Center\[3\]\[2\]\" is permanently enabled" {  } { { "Car.sv" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/Car.sv" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1588828946771 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Game:game_instance\|CarRow:carRow_instance2\|Car_Y_Center\[3\]\[5\] " "LATCH primitive \"Game:game_instance\|CarRow:carRow_instance2\|Car_Y_Center\[3\]\[5\]\" is permanently enabled" {  } { { "Car.sv" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/Car.sv" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1588828946771 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Game:game_instance\|CarRow:carRow_instance2\|Car_Y_Center\[3\]\[6\] " "LATCH primitive \"Game:game_instance\|CarRow:carRow_instance2\|Car_Y_Center\[3\]\[6\]\" is permanently enabled" {  } { { "Car.sv" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/Car.sv" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1588828946771 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Game:game_instance\|CarRow:carRow_instance2\|Car_Y_Center\[3\]\[8\] " "LATCH primitive \"Game:game_instance\|CarRow:carRow_instance2\|Car_Y_Center\[3\]\[8\]\" is permanently enabled" {  } { { "Car.sv" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/Car.sv" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1588828946771 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Game:game_instance\|CarRow:carRow_instance2\|Car_Y_Center\[3\]\[2\] " "LATCH primitive \"Game:game_instance\|CarRow:carRow_instance2\|Car_Y_Center\[3\]\[2\]\" is permanently enabled" {  } { { "Car.sv" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/Car.sv" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1588828947804 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Game:game_instance\|CarRow:carRow_instance2\|Car_Y_Center\[3\]\[5\] " "LATCH primitive \"Game:game_instance\|CarRow:carRow_instance2\|Car_Y_Center\[3\]\[5\]\" is permanently enabled" {  } { { "Car.sv" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/Car.sv" 17 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1588828947804 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "42 " "Found 42 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "Game:game_instance\|LogRow:logRow_instance1\|Log:Log_instance1\|frameRAMLog:log_ram\|mem " "RAM logic \"Game:game_instance\|LogRow:logRow_instance1\|Log:Log_instance1\|frameRAMLog:log_ram\|mem\" is uninferred due to asynchronous read logic" {  } { { "ram.sv" "mem" { Text "C:/Users/cehef/Documents/ece_385/final_project/ram.sv" 74 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1588828950348 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "Game:game_instance\|LogRow:logRow_instance1\|Log:Log_instance2\|frameRAMLog:log_ram\|mem " "RAM logic \"Game:game_instance\|LogRow:logRow_instance1\|Log:Log_instance2\|frameRAMLog:log_ram\|mem\" is uninferred due to asynchronous read logic" {  } { { "ram.sv" "mem" { Text "C:/Users/cehef/Documents/ece_385/final_project/ram.sv" 74 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1588828950348 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "Game:game_instance\|LogRow:logRow_instance1\|Log:Log_instance3\|frameRAMLog:log_ram\|mem " "RAM logic \"Game:game_instance\|LogRow:logRow_instance1\|Log:Log_instance3\|frameRAMLog:log_ram\|mem\" is uninferred due to asynchronous read logic" {  } { { "ram.sv" "mem" { Text "C:/Users/cehef/Documents/ece_385/final_project/ram.sv" 74 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1588828950348 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "Game:game_instance\|LogRow:logRow_instance1\|Log:Log_instance4\|frameRAMLog:log_ram\|mem " "RAM logic \"Game:game_instance\|LogRow:logRow_instance1\|Log:Log_instance4\|frameRAMLog:log_ram\|mem\" is uninferred due to asynchronous read logic" {  } { { "ram.sv" "mem" { Text "C:/Users/cehef/Documents/ece_385/final_project/ram.sv" 74 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1588828950348 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "Game:game_instance\|LogRow:logRow_instance5\|Log:Log_instance1\|frameRAMLog:log_ram\|mem " "RAM logic \"Game:game_instance\|LogRow:logRow_instance5\|Log:Log_instance1\|frameRAMLog:log_ram\|mem\" is uninferred due to asynchronous read logic" {  } { { "ram.sv" "mem" { Text "C:/Users/cehef/Documents/ece_385/final_project/ram.sv" 74 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1588828950348 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "Game:game_instance\|LogRow:logRow_instance5\|Log:Log_instance2\|frameRAMLog:log_ram\|mem " "RAM logic \"Game:game_instance\|LogRow:logRow_instance5\|Log:Log_instance2\|frameRAMLog:log_ram\|mem\" is uninferred due to asynchronous read logic" {  } { { "ram.sv" "mem" { Text "C:/Users/cehef/Documents/ece_385/final_project/ram.sv" 74 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1588828950348 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "Game:game_instance\|LogRow:logRow_instance5\|Log:Log_instance3\|frameRAMLog:log_ram\|mem " "RAM logic \"Game:game_instance\|LogRow:logRow_instance5\|Log:Log_instance3\|frameRAMLog:log_ram\|mem\" is uninferred due to asynchronous read logic" {  } { { "ram.sv" "mem" { Text "C:/Users/cehef/Documents/ece_385/final_project/ram.sv" 74 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1588828950348 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "Game:game_instance\|LogRow:logRow_instance5\|Log:Log_instance4\|frameRAMLog:log_ram\|mem " "RAM logic \"Game:game_instance\|LogRow:logRow_instance5\|Log:Log_instance4\|frameRAMLog:log_ram\|mem\" is uninferred due to asynchronous read logic" {  } { { "ram.sv" "mem" { Text "C:/Users/cehef/Documents/ece_385/final_project/ram.sv" 74 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1588828950348 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "Game:game_instance\|LogRow:logRow_instance4\|Log:Log_instance1\|frameRAMLog:log_ram\|mem " "RAM logic \"Game:game_instance\|LogRow:logRow_instance4\|Log:Log_instance1\|frameRAMLog:log_ram\|mem\" is uninferred due to asynchronous read logic" {  } { { "ram.sv" "mem" { Text "C:/Users/cehef/Documents/ece_385/final_project/ram.sv" 74 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1588828950348 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "Game:game_instance\|LogRow:logRow_instance4\|Log:Log_instance2\|frameRAMLog:log_ram\|mem " "RAM logic \"Game:game_instance\|LogRow:logRow_instance4\|Log:Log_instance2\|frameRAMLog:log_ram\|mem\" is uninferred due to asynchronous read logic" {  } { { "ram.sv" "mem" { Text "C:/Users/cehef/Documents/ece_385/final_project/ram.sv" 74 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1588828950348 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "Game:game_instance\|LogRow:logRow_instance4\|Log:Log_instance3\|frameRAMLog:log_ram\|mem " "RAM logic \"Game:game_instance\|LogRow:logRow_instance4\|Log:Log_instance3\|frameRAMLog:log_ram\|mem\" is uninferred due to asynchronous read logic" {  } { { "ram.sv" "mem" { Text "C:/Users/cehef/Documents/ece_385/final_project/ram.sv" 74 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1588828950348 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "Game:game_instance\|LogRow:logRow_instance4\|Log:Log_instance4\|frameRAMLog:log_ram\|mem " "RAM logic \"Game:game_instance\|LogRow:logRow_instance4\|Log:Log_instance4\|frameRAMLog:log_ram\|mem\" is uninferred due to asynchronous read logic" {  } { { "ram.sv" "mem" { Text "C:/Users/cehef/Documents/ece_385/final_project/ram.sv" 74 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1588828950348 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "Game:game_instance\|LogRow:logRow_instance3\|Log:Log_instance1\|frameRAMLog:log_ram\|mem " "RAM logic \"Game:game_instance\|LogRow:logRow_instance3\|Log:Log_instance1\|frameRAMLog:log_ram\|mem\" is uninferred due to asynchronous read logic" {  } { { "ram.sv" "mem" { Text "C:/Users/cehef/Documents/ece_385/final_project/ram.sv" 74 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1588828950348 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "Game:game_instance\|LogRow:logRow_instance3\|Log:Log_instance2\|frameRAMLog:log_ram\|mem " "RAM logic \"Game:game_instance\|LogRow:logRow_instance3\|Log:Log_instance2\|frameRAMLog:log_ram\|mem\" is uninferred due to asynchronous read logic" {  } { { "ram.sv" "mem" { Text "C:/Users/cehef/Documents/ece_385/final_project/ram.sv" 74 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1588828950348 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "Game:game_instance\|LogRow:logRow_instance3\|Log:Log_instance3\|frameRAMLog:log_ram\|mem " "RAM logic \"Game:game_instance\|LogRow:logRow_instance3\|Log:Log_instance3\|frameRAMLog:log_ram\|mem\" is uninferred due to asynchronous read logic" {  } { { "ram.sv" "mem" { Text "C:/Users/cehef/Documents/ece_385/final_project/ram.sv" 74 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1588828950348 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "Game:game_instance\|LogRow:logRow_instance3\|Log:Log_instance4\|frameRAMLog:log_ram\|mem " "RAM logic \"Game:game_instance\|LogRow:logRow_instance3\|Log:Log_instance4\|frameRAMLog:log_ram\|mem\" is uninferred due to asynchronous read logic" {  } { { "ram.sv" "mem" { Text "C:/Users/cehef/Documents/ece_385/final_project/ram.sv" 74 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1588828950348 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "Game:game_instance\|LogRow:logRow_instance2\|Log:Log_instance1\|frameRAMLog:log_ram\|mem " "RAM logic \"Game:game_instance\|LogRow:logRow_instance2\|Log:Log_instance1\|frameRAMLog:log_ram\|mem\" is uninferred due to asynchronous read logic" {  } { { "ram.sv" "mem" { Text "C:/Users/cehef/Documents/ece_385/final_project/ram.sv" 74 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1588828950348 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "Game:game_instance\|LogRow:logRow_instance2\|Log:Log_instance2\|frameRAMLog:log_ram\|mem " "RAM logic \"Game:game_instance\|LogRow:logRow_instance2\|Log:Log_instance2\|frameRAMLog:log_ram\|mem\" is uninferred due to asynchronous read logic" {  } { { "ram.sv" "mem" { Text "C:/Users/cehef/Documents/ece_385/final_project/ram.sv" 74 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1588828950348 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "Game:game_instance\|LogRow:logRow_instance2\|Log:Log_instance3\|frameRAMLog:log_ram\|mem " "RAM logic \"Game:game_instance\|LogRow:logRow_instance2\|Log:Log_instance3\|frameRAMLog:log_ram\|mem\" is uninferred due to asynchronous read logic" {  } { { "ram.sv" "mem" { Text "C:/Users/cehef/Documents/ece_385/final_project/ram.sv" 74 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1588828950348 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "Game:game_instance\|LogRow:logRow_instance2\|Log:Log_instance4\|frameRAMLog:log_ram\|mem " "RAM logic \"Game:game_instance\|LogRow:logRow_instance2\|Log:Log_instance4\|frameRAMLog:log_ram\|mem\" is uninferred due to asynchronous read logic" {  } { { "ram.sv" "mem" { Text "C:/Users/cehef/Documents/ece_385/final_project/ram.sv" 74 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1588828950348 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "Game:game_instance\|CarRow:carRow_instance5\|Car:car_instance1\|frameRAMCar:car_ram\|mem " "RAM logic \"Game:game_instance\|CarRow:carRow_instance5\|Car:car_instance1\|frameRAMCar:car_ram\|mem\" is uninferred due to asynchronous read logic" {  } { { "ram.sv" "mem" { Text "C:/Users/cehef/Documents/ece_385/final_project/ram.sv" 45 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1588828950348 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "Game:game_instance\|CarRow:carRow_instance5\|Car:car_instance2\|frameRAMCar:car_ram\|mem " "RAM logic \"Game:game_instance\|CarRow:carRow_instance5\|Car:car_instance2\|frameRAMCar:car_ram\|mem\" is uninferred due to asynchronous read logic" {  } { { "ram.sv" "mem" { Text "C:/Users/cehef/Documents/ece_385/final_project/ram.sv" 45 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1588828950348 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "Game:game_instance\|CarRow:carRow_instance5\|Car:car_instance3\|frameRAMCar:car_ram\|mem " "RAM logic \"Game:game_instance\|CarRow:carRow_instance5\|Car:car_instance3\|frameRAMCar:car_ram\|mem\" is uninferred due to asynchronous read logic" {  } { { "ram.sv" "mem" { Text "C:/Users/cehef/Documents/ece_385/final_project/ram.sv" 45 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1588828950348 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "Game:game_instance\|CarRow:carRow_instance5\|Car:car_instance4\|frameRAMCar:car_ram\|mem " "RAM logic \"Game:game_instance\|CarRow:carRow_instance5\|Car:car_instance4\|frameRAMCar:car_ram\|mem\" is uninferred due to asynchronous read logic" {  } { { "ram.sv" "mem" { Text "C:/Users/cehef/Documents/ece_385/final_project/ram.sv" 45 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1588828950348 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "Game:game_instance\|CarRow:carRow_instance4\|Car:car_instance1\|frameRAMCar:car_ram\|mem " "RAM logic \"Game:game_instance\|CarRow:carRow_instance4\|Car:car_instance1\|frameRAMCar:car_ram\|mem\" is uninferred due to asynchronous read logic" {  } { { "ram.sv" "mem" { Text "C:/Users/cehef/Documents/ece_385/final_project/ram.sv" 45 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1588828950348 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "Game:game_instance\|CarRow:carRow_instance4\|Car:car_instance2\|frameRAMCar:car_ram\|mem " "RAM logic \"Game:game_instance\|CarRow:carRow_instance4\|Car:car_instance2\|frameRAMCar:car_ram\|mem\" is uninferred due to asynchronous read logic" {  } { { "ram.sv" "mem" { Text "C:/Users/cehef/Documents/ece_385/final_project/ram.sv" 45 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1588828950348 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "Game:game_instance\|CarRow:carRow_instance4\|Car:car_instance3\|frameRAMCar:car_ram\|mem " "RAM logic \"Game:game_instance\|CarRow:carRow_instance4\|Car:car_instance3\|frameRAMCar:car_ram\|mem\" is uninferred due to asynchronous read logic" {  } { { "ram.sv" "mem" { Text "C:/Users/cehef/Documents/ece_385/final_project/ram.sv" 45 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1588828950348 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "Game:game_instance\|CarRow:carRow_instance4\|Car:car_instance4\|frameRAMCar:car_ram\|mem " "RAM logic \"Game:game_instance\|CarRow:carRow_instance4\|Car:car_instance4\|frameRAMCar:car_ram\|mem\" is uninferred due to asynchronous read logic" {  } { { "ram.sv" "mem" { Text "C:/Users/cehef/Documents/ece_385/final_project/ram.sv" 45 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1588828950348 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "Game:game_instance\|CarRow:carRow_instance3\|Car:car_instance1\|frameRAMCar:car_ram\|mem " "RAM logic \"Game:game_instance\|CarRow:carRow_instance3\|Car:car_instance1\|frameRAMCar:car_ram\|mem\" is uninferred due to asynchronous read logic" {  } { { "ram.sv" "mem" { Text "C:/Users/cehef/Documents/ece_385/final_project/ram.sv" 45 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1588828950348 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "Game:game_instance\|CarRow:carRow_instance3\|Car:car_instance2\|frameRAMCar:car_ram\|mem " "RAM logic \"Game:game_instance\|CarRow:carRow_instance3\|Car:car_instance2\|frameRAMCar:car_ram\|mem\" is uninferred due to asynchronous read logic" {  } { { "ram.sv" "mem" { Text "C:/Users/cehef/Documents/ece_385/final_project/ram.sv" 45 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1588828950348 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "Game:game_instance\|CarRow:carRow_instance3\|Car:car_instance3\|frameRAMCar:car_ram\|mem " "RAM logic \"Game:game_instance\|CarRow:carRow_instance3\|Car:car_instance3\|frameRAMCar:car_ram\|mem\" is uninferred due to asynchronous read logic" {  } { { "ram.sv" "mem" { Text "C:/Users/cehef/Documents/ece_385/final_project/ram.sv" 45 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1588828950348 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "Game:game_instance\|CarRow:carRow_instance3\|Car:car_instance4\|frameRAMCar:car_ram\|mem " "RAM logic \"Game:game_instance\|CarRow:carRow_instance3\|Car:car_instance4\|frameRAMCar:car_ram\|mem\" is uninferred due to asynchronous read logic" {  } { { "ram.sv" "mem" { Text "C:/Users/cehef/Documents/ece_385/final_project/ram.sv" 45 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1588828950348 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "Game:game_instance\|CarRow:carRow_instance2\|Car:car_instance1\|frameRAMCar:car_ram\|mem " "RAM logic \"Game:game_instance\|CarRow:carRow_instance2\|Car:car_instance1\|frameRAMCar:car_ram\|mem\" is uninferred due to asynchronous read logic" {  } { { "ram.sv" "mem" { Text "C:/Users/cehef/Documents/ece_385/final_project/ram.sv" 45 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1588828950348 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "Game:game_instance\|CarRow:carRow_instance2\|Car:car_instance2\|frameRAMCar:car_ram\|mem " "RAM logic \"Game:game_instance\|CarRow:carRow_instance2\|Car:car_instance2\|frameRAMCar:car_ram\|mem\" is uninferred due to asynchronous read logic" {  } { { "ram.sv" "mem" { Text "C:/Users/cehef/Documents/ece_385/final_project/ram.sv" 45 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1588828950348 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "Game:game_instance\|CarRow:carRow_instance2\|Car:car_instance3\|frameRAMCar:car_ram\|mem " "RAM logic \"Game:game_instance\|CarRow:carRow_instance2\|Car:car_instance3\|frameRAMCar:car_ram\|mem\" is uninferred due to asynchronous read logic" {  } { { "ram.sv" "mem" { Text "C:/Users/cehef/Documents/ece_385/final_project/ram.sv" 45 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1588828950348 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "Game:game_instance\|CarRow:carRow_instance2\|Car:car_instance4\|frameRAMCar:car_ram\|mem " "RAM logic \"Game:game_instance\|CarRow:carRow_instance2\|Car:car_instance4\|frameRAMCar:car_ram\|mem\" is uninferred due to asynchronous read logic" {  } { { "ram.sv" "mem" { Text "C:/Users/cehef/Documents/ece_385/final_project/ram.sv" 45 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1588828950348 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "Game:game_instance\|CarRow:carRow_instance1\|Car:car_instance1\|frameRAMCar:car_ram\|mem " "RAM logic \"Game:game_instance\|CarRow:carRow_instance1\|Car:car_instance1\|frameRAMCar:car_ram\|mem\" is uninferred due to asynchronous read logic" {  } { { "ram.sv" "mem" { Text "C:/Users/cehef/Documents/ece_385/final_project/ram.sv" 45 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1588828950348 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "Game:game_instance\|CarRow:carRow_instance1\|Car:car_instance2\|frameRAMCar:car_ram\|mem " "RAM logic \"Game:game_instance\|CarRow:carRow_instance1\|Car:car_instance2\|frameRAMCar:car_ram\|mem\" is uninferred due to asynchronous read logic" {  } { { "ram.sv" "mem" { Text "C:/Users/cehef/Documents/ece_385/final_project/ram.sv" 45 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1588828950348 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "Game:game_instance\|CarRow:carRow_instance1\|Car:car_instance3\|frameRAMCar:car_ram\|mem " "RAM logic \"Game:game_instance\|CarRow:carRow_instance1\|Car:car_instance3\|frameRAMCar:car_ram\|mem\" is uninferred due to asynchronous read logic" {  } { { "ram.sv" "mem" { Text "C:/Users/cehef/Documents/ece_385/final_project/ram.sv" 45 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1588828950348 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "Game:game_instance\|CarRow:carRow_instance1\|Car:car_instance4\|frameRAMCar:car_ram\|mem " "RAM logic \"Game:game_instance\|CarRow:carRow_instance1\|Car:car_instance4\|frameRAMCar:car_ram\|mem\" is uninferred due to asynchronous read logic" {  } { { "ram.sv" "mem" { Text "C:/Users/cehef/Documents/ece_385/final_project/ram.sv" 45 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1588828950348 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "Game:game_instance\|Frog:frog_instance\|frameRAMFrog:frog_ram\|mem " "RAM logic \"Game:game_instance\|Frog:frog_instance\|frameRAMFrog:frog_ram\|mem\" is uninferred due to asynchronous read logic" {  } { { "ram.sv" "mem" { Text "C:/Users/cehef/Documents/ece_385/final_project/ram.sv" 17 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1588828950348 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "frogger_qsys:nois_system\|frogger_qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem " "RAM logic \"frogger_qsys:nois_system\|frogger_qsys_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo\|mem\" is uninferred due to inappropriate RAM size" {  } { { "frogger_qsys/synthesis/submodules/altera_avalon_sc_fifo.v" "mem" { Text "C:/Users/cehef/Documents/ece_385/final_project/frogger_qsys/synthesis/submodules/altera_avalon_sc_fifo.v" 108 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1588828950348 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1588828950348 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "4096 3137 C:/Users/cehef/Documents/ece_385/final_project/db/Final_Project_Frogger.ram0_frameRAMLog_6cbb408e.hdl.mif " "Memory depth (4096) in the design file differs from memory depth (3137) in the Memory Initialization File \"C:/Users/cehef/Documents/ece_385/final_project/db/Final_Project_Frogger.ram0_frameRAMLog_6cbb408e.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1588828950363 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/cehef/Documents/ece_385/final_project/db/Final_Project_Frogger.ram0_frameRAMLog_6cbb408e.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/cehef/Documents/ece_385/final_project/db/Final_Project_Frogger.ram0_frameRAMLog_6cbb408e.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1588828950364 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/cehef/Documents/ece_385/final_project/db/Final_Project_Frogger.ram0_frameRAMLog_6cbb408e.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/cehef/Documents/ece_385/final_project/db/Final_Project_Frogger.ram0_frameRAMLog_6cbb408e.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1588828950367 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/cehef/Documents/ece_385/final_project/db/Final_Project_Frogger.ram0_frameRAMLog_6cbb408e.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/cehef/Documents/ece_385/final_project/db/Final_Project_Frogger.ram0_frameRAMLog_6cbb408e.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1588828950371 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/cehef/Documents/ece_385/final_project/db/Final_Project_Frogger.ram0_frameRAMLog_6cbb408e.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/cehef/Documents/ece_385/final_project/db/Final_Project_Frogger.ram0_frameRAMLog_6cbb408e.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1588828950374 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/cehef/Documents/ece_385/final_project/db/Final_Project_Frogger.ram0_frameRAMLog_6cbb408e.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/cehef/Documents/ece_385/final_project/db/Final_Project_Frogger.ram0_frameRAMLog_6cbb408e.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1588828950376 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/cehef/Documents/ece_385/final_project/db/Final_Project_Frogger.ram0_frameRAMLog_6cbb408e.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/cehef/Documents/ece_385/final_project/db/Final_Project_Frogger.ram0_frameRAMLog_6cbb408e.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1588828950379 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/cehef/Documents/ece_385/final_project/db/Final_Project_Frogger.ram0_frameRAMLog_6cbb408e.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/cehef/Documents/ece_385/final_project/db/Final_Project_Frogger.ram0_frameRAMLog_6cbb408e.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1588828950382 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/cehef/Documents/ece_385/final_project/db/Final_Project_Frogger.ram0_frameRAMLog_6cbb408e.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/cehef/Documents/ece_385/final_project/db/Final_Project_Frogger.ram0_frameRAMLog_6cbb408e.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1588828950385 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/cehef/Documents/ece_385/final_project/db/Final_Project_Frogger.ram0_frameRAMLog_6cbb408e.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/cehef/Documents/ece_385/final_project/db/Final_Project_Frogger.ram0_frameRAMLog_6cbb408e.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1588828950389 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/cehef/Documents/ece_385/final_project/db/Final_Project_Frogger.ram0_frameRAMLog_6cbb408e.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/cehef/Documents/ece_385/final_project/db/Final_Project_Frogger.ram0_frameRAMLog_6cbb408e.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1588828950392 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/cehef/Documents/ece_385/final_project/db/Final_Project_Frogger.ram0_frameRAMLog_6cbb408e.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/cehef/Documents/ece_385/final_project/db/Final_Project_Frogger.ram0_frameRAMLog_6cbb408e.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1588828950395 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/cehef/Documents/ece_385/final_project/db/Final_Project_Frogger.ram0_frameRAMLog_6cbb408e.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/cehef/Documents/ece_385/final_project/db/Final_Project_Frogger.ram0_frameRAMLog_6cbb408e.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1588828950398 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/cehef/Documents/ece_385/final_project/db/Final_Project_Frogger.ram0_frameRAMLog_6cbb408e.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/cehef/Documents/ece_385/final_project/db/Final_Project_Frogger.ram0_frameRAMLog_6cbb408e.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1588828950400 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/cehef/Documents/ece_385/final_project/db/Final_Project_Frogger.ram0_frameRAMLog_6cbb408e.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/cehef/Documents/ece_385/final_project/db/Final_Project_Frogger.ram0_frameRAMLog_6cbb408e.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1588828950404 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/cehef/Documents/ece_385/final_project/db/Final_Project_Frogger.ram0_frameRAMLog_6cbb408e.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/cehef/Documents/ece_385/final_project/db/Final_Project_Frogger.ram0_frameRAMLog_6cbb408e.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1588828950407 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/cehef/Documents/ece_385/final_project/db/Final_Project_Frogger.ram0_frameRAMLog_6cbb408e.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/cehef/Documents/ece_385/final_project/db/Final_Project_Frogger.ram0_frameRAMLog_6cbb408e.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1588828950411 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/cehef/Documents/ece_385/final_project/db/Final_Project_Frogger.ram0_frameRAMLog_6cbb408e.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/cehef/Documents/ece_385/final_project/db/Final_Project_Frogger.ram0_frameRAMLog_6cbb408e.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1588828950415 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/cehef/Documents/ece_385/final_project/db/Final_Project_Frogger.ram0_frameRAMLog_6cbb408e.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/cehef/Documents/ece_385/final_project/db/Final_Project_Frogger.ram0_frameRAMLog_6cbb408e.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1588828950419 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/cehef/Documents/ece_385/final_project/db/Final_Project_Frogger.ram0_frameRAMLog_6cbb408e.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/cehef/Documents/ece_385/final_project/db/Final_Project_Frogger.ram0_frameRAMLog_6cbb408e.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1588828950423 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/cehef/Documents/ece_385/final_project/db/Final_Project_Frogger.ram0_frameRAMLog_6cbb408e.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/cehef/Documents/ece_385/final_project/db/Final_Project_Frogger.ram0_frameRAMLog_6cbb408e.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1588828950426 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "2048 1568 C:/Users/cehef/Documents/ece_385/final_project/db/Final_Project_Frogger.ram0_frameRAMCar_6cbb5a10.hdl.mif " "Memory depth (2048) in the design file differs from memory depth (1568) in the Memory Initialization File \"C:/Users/cehef/Documents/ece_385/final_project/db/Final_Project_Frogger.ram0_frameRAMCar_6cbb5a10.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1588828950435 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "1024 784 C:/Users/cehef/Documents/ece_385/final_project/db/Final_Project_Frogger.ram0_frameRAMFrog_de22aa1c.hdl.mif " "Memory depth (1024) in the design file differs from memory depth (784) in the Memory Initialization File \"C:/Users/cehef/Documents/ece_385/final_project/db/Final_Project_Frogger.ram0_frameRAMFrog_de22aa1c.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1588828950488 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "23 " "Inferred 23 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "font_controller:font_controller_instance\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"font_controller:font_controller_instance\|Mod1\"" {  } { { "font_controller.sv" "Mod1" { Text "C:/Users/cehef/Documents/ece_385/final_project/font_controller.sv" 14 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1588828972794 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "font_controller:font_controller_instance\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"font_controller:font_controller_instance\|Mod0\"" {  } { { "font_controller.sv" "Mod0" { Text "C:/Users/cehef/Documents/ece_385/final_project/font_controller.sv" 13 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1588828972794 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Game:game_instance\|CarRow:carRow_instance1\|Car:car_instance1\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Game:game_instance\|CarRow:carRow_instance1\|Car:car_instance1\|Mult0\"" {  } { { "Car.sv" "Mult0" { Text "C:/Users/cehef/Documents/ece_385/final_project/Car.sv" 297 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1588828972794 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Game:game_instance\|CarRow:carRow_instance1\|Car:car_instance1\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Game:game_instance\|CarRow:carRow_instance1\|Car:car_instance1\|Mult1\"" {  } { { "Car.sv" "Mult1" { Text "C:/Users/cehef/Documents/ece_385/final_project/Car.sv" 299 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1588828972794 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Game:game_instance\|CarRow:carRow_instance4\|Car:car_instance1\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Game:game_instance\|CarRow:carRow_instance4\|Car:car_instance1\|Mult0\"" {  } { { "Car.sv" "Mult0" { Text "C:/Users/cehef/Documents/ece_385/final_project/Car.sv" 297 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1588828972794 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Game:game_instance\|CarRow:carRow_instance5\|Car:car_instance1\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Game:game_instance\|CarRow:carRow_instance5\|Car:car_instance1\|Mult1\"" {  } { { "Car.sv" "Mult1" { Text "C:/Users/cehef/Documents/ece_385/final_project/Car.sv" 299 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1588828972794 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Game:game_instance\|CarRow:carRow_instance3\|Car:car_instance1\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Game:game_instance\|CarRow:carRow_instance3\|Car:car_instance1\|Mult1\"" {  } { { "Car.sv" "Mult1" { Text "C:/Users/cehef/Documents/ece_385/final_project/Car.sv" 299 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1588828972794 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Game:game_instance\|CarRow:carRow_instance5\|Car:car_instance3\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Game:game_instance\|CarRow:carRow_instance5\|Car:car_instance3\|Mult1\"" {  } { { "Car.sv" "Mult1" { Text "C:/Users/cehef/Documents/ece_385/final_project/Car.sv" 299 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1588828972794 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Game:game_instance\|CarRow:carRow_instance2\|Car:car_instance1\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Game:game_instance\|CarRow:carRow_instance2\|Car:car_instance1\|Mult0\"" {  } { { "Car.sv" "Mult0" { Text "C:/Users/cehef/Documents/ece_385/final_project/Car.sv" 297 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1588828972794 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "Game:game_instance\|CarRow:carRow_instance2\|Car:car_instance3\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Game:game_instance\|CarRow:carRow_instance2\|Car:car_instance3\|Mult0\"" {  } { { "Car.sv" "Mult0" { Text "C:/Users/cehef/Documents/ece_385/final_project/Car.sv" 297 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1588828972794 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "font_controller:font_controller_instance\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"font_controller:font_controller_instance\|Div2\"" {  } { { "font_controller.sv" "Div2" { Text "C:/Users/cehef/Documents/ece_385/final_project/font_controller.sv" 251 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1588828972794 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "font_controller:font_controller_instance\|Mod5 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"font_controller:font_controller_instance\|Mod5\"" {  } { { "font_controller.sv" "Mod5" { Text "C:/Users/cehef/Documents/ece_385/final_project/font_controller.sv" 251 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1588828972794 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "font_controller:font_controller_instance\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"font_controller:font_controller_instance\|Div1\"" {  } { { "font_controller.sv" "Div1" { Text "C:/Users/cehef/Documents/ece_385/final_project/font_controller.sv" 250 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1588828972794 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "font_controller:font_controller_instance\|Mod4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"font_controller:font_controller_instance\|Mod4\"" {  } { { "font_controller.sv" "Mod4" { Text "C:/Users/cehef/Documents/ece_385/final_project/font_controller.sv" 250 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1588828972794 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "font_controller:font_controller_instance\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"font_controller:font_controller_instance\|Div0\"" {  } { { "font_controller.sv" "Div0" { Text "C:/Users/cehef/Documents/ece_385/final_project/font_controller.sv" 249 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1588828972794 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "font_controller:font_controller_instance\|Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"font_controller:font_controller_instance\|Mod3\"" {  } { { "font_controller.sv" "Mod3" { Text "C:/Users/cehef/Documents/ece_385/final_project/font_controller.sv" 249 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1588828972794 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "font_controller:font_controller_instance\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"font_controller:font_controller_instance\|Mod2\"" {  } { { "font_controller.sv" "Mod2" { Text "C:/Users/cehef/Documents/ece_385/final_project/font_controller.sv" 248 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1588828972794 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "font_controller:font_controller_instance\|Div3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"font_controller:font_controller_instance\|Div3\"" {  } { { "font_controller.sv" "Div3" { Text "C:/Users/cehef/Documents/ece_385/final_project/font_controller.sv" 254 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1588828972794 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "font_controller:font_controller_instance\|Mod7 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"font_controller:font_controller_instance\|Mod7\"" {  } { { "font_controller.sv" "Mod7" { Text "C:/Users/cehef/Documents/ece_385/final_project/font_controller.sv" 254 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1588828972794 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "font_controller:font_controller_instance\|Mod6 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"font_controller:font_controller_instance\|Mod6\"" {  } { { "font_controller.sv" "Mod6" { Text "C:/Users/cehef/Documents/ece_385/final_project/font_controller.sv" 253 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1588828972794 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "font_controller:font_controller_instance\|Div4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"font_controller:font_controller_instance\|Div4\"" {  } { { "font_controller.sv" "Div4" { Text "C:/Users/cehef/Documents/ece_385/final_project/font_controller.sv" 257 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1588828972794 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "font_controller:font_controller_instance\|Mod9 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"font_controller:font_controller_instance\|Mod9\"" {  } { { "font_controller.sv" "Mod9" { Text "C:/Users/cehef/Documents/ece_385/final_project/font_controller.sv" 257 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1588828972794 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "font_controller:font_controller_instance\|Mod8 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"font_controller:font_controller_instance\|Mod8\"" {  } { { "font_controller.sv" "Mod8" { Text "C:/Users/cehef/Documents/ece_385/final_project/font_controller.sv" 256 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1588828972794 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1588828972794 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "font_controller:font_controller_instance\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"font_controller:font_controller_instance\|lpm_divide:Mod1\"" {  } { { "font_controller.sv" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/font_controller.sv" 14 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588828972908 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "font_controller:font_controller_instance\|lpm_divide:Mod1 " "Instantiated megafunction \"font_controller:font_controller_instance\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588828972908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 5 " "Parameter \"LPM_WIDTHD\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588828972908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588828972908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588828972908 ""}  } { { "font_controller.sv" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/font_controller.sv" 14 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1588828972908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_4bm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_4bm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_4bm " "Found entity 1: lpm_divide_4bm" {  } { { "db/lpm_divide_4bm.tdf" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/db/lpm_divide_4bm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588828972980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588828972980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_plh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_plh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_plh " "Found entity 1: sign_div_unsign_plh" {  } { { "db/sign_div_unsign_plh.tdf" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/db/sign_div_unsign_plh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588828973034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588828973034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_67f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_67f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_67f " "Found entity 1: alt_u_div_67f" {  } { { "db/alt_u_div_67f.tdf" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/db/alt_u_div_67f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588828973119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588828973119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/db/add_sub_7pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588828973282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588828973282 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/db/add_sub_8pc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588828973387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588828973387 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "font_controller:font_controller_instance\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"font_controller:font_controller_instance\|lpm_divide:Mod0\"" {  } { { "font_controller.sv" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/font_controller.sv" 13 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588828973456 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "font_controller:font_controller_instance\|lpm_divide:Mod0 " "Instantiated megafunction \"font_controller:font_controller_instance\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588828973456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588828973456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588828973456 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588828973456 ""}  } { { "font_controller.sv" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/font_controller.sv" 13 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1588828973456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_5bm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_5bm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_5bm " "Found entity 1: lpm_divide_5bm" {  } { { "db/lpm_divide_5bm.tdf" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/db/lpm_divide_5bm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588828973527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588828973527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_qlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_qlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_qlh " "Found entity 1: sign_div_unsign_qlh" {  } { { "db/sign_div_unsign_qlh.tdf" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/db/sign_div_unsign_qlh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588828973592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588828973592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_87f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_87f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_87f " "Found entity 1: alt_u_div_87f" {  } { { "db/alt_u_div_87f.tdf" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/db/alt_u_div_87f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588828973659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588828973659 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Game:game_instance\|CarRow:carRow_instance1\|Car:car_instance1\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Game:game_instance\|CarRow:carRow_instance1\|Car:car_instance1\|lpm_mult:Mult0\"" {  } { { "Car.sv" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/Car.sv" 297 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588828973942 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Game:game_instance\|CarRow:carRow_instance1\|Car:car_instance1\|lpm_mult:Mult0 " "Instantiated megafunction \"Game:game_instance\|CarRow:carRow_instance1\|Car:car_instance1\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 7 " "Parameter \"LPM_WIDTHA\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588828973942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 11 " "Parameter \"LPM_WIDTHB\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588828973942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 18 " "Parameter \"LPM_WIDTHP\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588828973942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 18 " "Parameter \"LPM_WIDTHR\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588828973942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588828973942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588828973942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT YES " "Parameter \"INPUT_A_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588828973942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588828973942 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588828973942 ""}  } { { "Car.sv" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/Car.sv" 297 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1588828973942 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Game:game_instance\|CarRow:carRow_instance1\|Car:car_instance1\|lpm_mult:Mult0\|multcore:mult_core Game:game_instance\|CarRow:carRow_instance1\|Car:car_instance1\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Game:game_instance\|CarRow:carRow_instance1\|Car:car_instance1\|lpm_mult:Mult0\|multcore:mult_core\", which is child of megafunction instantiation \"Game:game_instance\|CarRow:carRow_instance1\|Car:car_instance1\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 308 5 0 } } { "Car.sv" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/Car.sv" 297 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588828974696 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Game:game_instance\|CarRow:carRow_instance1\|Car:car_instance1\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder Game:game_instance\|CarRow:carRow_instance1\|Car:car_instance1\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Game:game_instance\|CarRow:carRow_instance1\|Car:car_instance1\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\", which is child of megafunction instantiation \"Game:game_instance\|CarRow:carRow_instance1\|Car:car_instance1\|lpm_mult:Mult0\"" {  } { { "multcore.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/multcore.tdf" 228 7 0 } } { "Car.sv" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/Car.sv" 297 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588828974811 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Game:game_instance\|CarRow:carRow_instance1\|Car:car_instance1\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\] Game:game_instance\|CarRow:carRow_instance1\|Car:car_instance1\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Game:game_instance\|CarRow:carRow_instance1\|Car:car_instance1\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"Game:game_instance\|CarRow:carRow_instance1\|Car:car_instance1\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "Car.sv" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/Car.sv" 297 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588828974958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_h9h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_h9h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_h9h " "Found entity 1: add_sub_h9h" {  } { { "db/add_sub_h9h.tdf" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/db/add_sub_h9h.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588828975035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588828975035 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Game:game_instance\|CarRow:carRow_instance1\|Car:car_instance1\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add Game:game_instance\|CarRow:carRow_instance1\|Car:car_instance1\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Game:game_instance\|CarRow:carRow_instance1\|Car:car_instance1\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\", which is child of megafunction instantiation \"Game:game_instance\|CarRow:carRow_instance1\|Car:car_instance1\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/mpar_add.tdf" 138 3 0 } } { "Car.sv" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/Car.sv" 297 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588828975109 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Game:game_instance\|CarRow:carRow_instance1\|Car:car_instance1\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\] Game:game_instance\|CarRow:carRow_instance1\|Car:car_instance1\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Game:game_instance\|CarRow:carRow_instance1\|Car:car_instance1\|lpm_mult:Mult0\|multcore:mult_core\|mpar_add:padder\|mpar_add:sub_par_add\|lpm_add_sub:adder\[0\]\", which is child of megafunction instantiation \"Game:game_instance\|CarRow:carRow_instance1\|Car:car_instance1\|lpm_mult:Mult0\"" {  } { { "mpar_add.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/mpar_add.tdf" 115 9 0 } } { "Car.sv" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/Car.sv" 297 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588828975174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_fkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_fkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_fkh " "Found entity 1: add_sub_fkh" {  } { { "db/add_sub_fkh.tdf" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/db/add_sub_fkh.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588828975255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588828975255 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "Game:game_instance\|CarRow:carRow_instance1\|Car:car_instance1\|lpm_mult:Mult0\|altshift:external_latency_ffs Game:game_instance\|CarRow:carRow_instance1\|Car:car_instance1\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"Game:game_instance\|CarRow:carRow_instance1\|Car:car_instance1\|lpm_mult:Mult0\|altshift:external_latency_ffs\", which is child of megafunction instantiation \"Game:game_instance\|CarRow:carRow_instance1\|Car:car_instance1\|lpm_mult:Mult0\"" {  } { { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/lpm_mult.tdf" 351 4 0 } } { "Car.sv" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/Car.sv" 297 -1 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588828975350 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "font_controller:font_controller_instance\|lpm_divide:Div2 " "Elaborated megafunction instantiation \"font_controller:font_controller_instance\|lpm_divide:Div2\"" {  } { { "font_controller.sv" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/font_controller.sv" 251 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588828977627 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "font_controller:font_controller_instance\|lpm_divide:Div2 " "Instantiated megafunction \"font_controller:font_controller_instance\|lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588828977627 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588828977627 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588828977627 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588828977627 ""}  } { { "font_controller.sv" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/font_controller.sv" 251 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1588828977627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_fkm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_fkm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_fkm " "Found entity 1: lpm_divide_fkm" {  } { { "db/lpm_divide_fkm.tdf" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/db/lpm_divide_fkm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588828977704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588828977704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_7nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_7nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_7nh " "Found entity 1: sign_div_unsign_7nh" {  } { { "db/sign_div_unsign_7nh.tdf" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/db/sign_div_unsign_7nh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588828977763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588828977763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_2af.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_2af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_2af " "Found entity 1: alt_u_div_2af" {  } { { "db/alt_u_div_2af.tdf" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/db/alt_u_div_2af.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588828977866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588828977866 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "font_controller:font_controller_instance\|lpm_divide:Mod5 " "Elaborated megafunction instantiation \"font_controller:font_controller_instance\|lpm_divide:Mod5\"" {  } { { "font_controller.sv" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/font_controller.sv" 251 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588828978018 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "font_controller:font_controller_instance\|lpm_divide:Mod5 " "Instantiated megafunction \"font_controller:font_controller_instance\|lpm_divide:Mod5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588828978018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588828978018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588828978018 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588828978018 ""}  } { { "font_controller.sv" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/font_controller.sv" 251 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1588828978018 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "font_controller:font_controller_instance\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"font_controller:font_controller_instance\|lpm_divide:Div1\"" {  } { { "font_controller.sv" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/font_controller.sv" 250 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588828978160 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "font_controller:font_controller_instance\|lpm_divide:Div1 " "Instantiated megafunction \"font_controller:font_controller_instance\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588828978160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588828978160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588828978160 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588828978160 ""}  } { { "font_controller.sv" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/font_controller.sv" 250 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1588828978160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_5jm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_5jm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_5jm " "Found entity 1: lpm_divide_5jm" {  } { { "db/lpm_divide_5jm.tdf" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/db/lpm_divide_5jm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588828978234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588828978234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_tlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_tlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_tlh " "Found entity 1: sign_div_unsign_tlh" {  } { { "db/sign_div_unsign_tlh.tdf" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/db/sign_div_unsign_tlh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588828978301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588828978301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_e7f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_e7f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_e7f " "Found entity 1: alt_u_div_e7f" {  } { { "db/alt_u_div_e7f.tdf" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/db/alt_u_div_e7f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588828978375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588828978375 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "font_controller:font_controller_instance\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"font_controller:font_controller_instance\|lpm_divide:Div0\"" {  } { { "font_controller.sv" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/font_controller.sv" 249 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588828979205 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "font_controller:font_controller_instance\|lpm_divide:Div0 " "Instantiated megafunction \"font_controller:font_controller_instance\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588828979205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588828979205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588828979205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588828979205 ""}  } { { "font_controller.sv" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/font_controller.sv" 249 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1588828979205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_2jm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_2jm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_2jm " "Found entity 1: lpm_divide_2jm" {  } { { "db/lpm_divide_2jm.tdf" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/db/lpm_divide_2jm.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588828979272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588828979272 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "font_controller:font_controller_instance\|lpm_divide:Div3 " "Elaborated megafunction instantiation \"font_controller:font_controller_instance\|lpm_divide:Div3\"" {  } { { "font_controller.sv" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/font_controller.sv" 254 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588828980046 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "font_controller:font_controller_instance\|lpm_divide:Div3 " "Instantiated megafunction \"font_controller:font_controller_instance\|lpm_divide:Div3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588828980046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588828980046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588828980046 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588828980046 ""}  } { { "font_controller.sv" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/font_controller.sv" 254 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1588828980046 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "font_controller:font_controller_instance\|lpm_divide:Mod6 " "Elaborated megafunction instantiation \"font_controller:font_controller_instance\|lpm_divide:Mod6\"" {  } { { "font_controller.sv" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/font_controller.sv" 253 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588828980304 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "font_controller:font_controller_instance\|lpm_divide:Mod6 " "Instantiated megafunction \"font_controller:font_controller_instance\|lpm_divide:Mod6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588828980304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588828980304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588828980304 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1588828980304 ""}  } { { "font_controller.sv" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/font_controller.sv" 253 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1588828980304 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1588828989183 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "frogger_qsys/synthesis/submodules/frogger_qsys_sdram.v" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/frogger_qsys/synthesis/submodules/frogger_qsys_sdram.v" 442 -1 0 } } { "frogger_qsys/synthesis/submodules/frogger_qsys_sdram.v" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/frogger_qsys/synthesis/submodules/frogger_qsys_sdram.v" 356 -1 0 } } { "frogger_qsys/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/frogger_qsys/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "frogger_qsys/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/frogger_qsys/synthesis/submodules/altera_merlin_master_agent.sv" 239 -1 0 } } { "frogger_qsys/synthesis/submodules/frogger_qsys_sdram.v" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/frogger_qsys/synthesis/submodules/frogger_qsys_sdram.v" 306 -1 0 } } { "frogger_qsys/synthesis/submodules/frogger_qsys_nios2_gen2_0_cpu.v" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/frogger_qsys/synthesis/submodules/frogger_qsys_nios2_gen2_0_cpu.v" 2878 -1 0 } } { "frogger_qsys/synthesis/submodules/frogger_qsys_nios2_gen2_0_cpu.v" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/frogger_qsys/synthesis/submodules/frogger_qsys_nios2_gen2_0_cpu.v" 3879 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 321 -1 0 } } { "frogger_qsys/synthesis/submodules/frogger_qsys_jtag_uart_0.v" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/frogger_qsys/synthesis/submodules/frogger_qsys_jtag_uart_0.v" 352 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 210 -1 0 } } { "frogger_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/frogger_qsys/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "frogger_qsys/synthesis/submodules/frogger_qsys_jtag_uart_0.v" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/frogger_qsys/synthesis/submodules/frogger_qsys_jtag_uart_0.v" 398 -1 0 } } { "frogger_qsys/synthesis/submodules/frogger_qsys_nios2_gen2_0_cpu.v" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/frogger_qsys/synthesis/submodules/frogger_qsys_nios2_gen2_0_cpu.v" 3501 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "c:/intelfpga_lite/18.0/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 211 -1 0 } } { "frogger_qsys/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/frogger_qsys/synthesis/submodules/altera_avalon_sc_fifo.v" 123 -1 0 } } { "frogger_qsys/synthesis/submodules/frogger_qsys_nios2_gen2_0_cpu.v" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/frogger_qsys/synthesis/submodules/frogger_qsys_nios2_gen2_0_cpu.v" 2099 -1 0 } } { "frogger_qsys/synthesis/submodules/frogger_qsys_sdram_pll.v" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/frogger_qsys/synthesis/submodules/frogger_qsys_sdram_pll.v" 266 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1588828989602 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1588828989602 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N GND " "Pin \"VGA_SYNC_N\" is stuck at GND" {  } { { "Frogger_Top.sv" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/Frogger_Top.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588829014563 "|Frogger_Top|VGA_SYNC_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "DRAM_CKE VCC " "Pin \"DRAM_CKE\" is stuck at VCC" {  } { { "Frogger_Top.sv" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/Frogger_Top.sv" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1588829014563 "|Frogger_Top|DRAM_CKE"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1588829014563 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588829015271 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "97 " "97 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1588829064956 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "font_controller:font_controller_instance\|lpm_divide:Mod1\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_29_result_int\[0\]~12 " "Logic cell \"font_controller:font_controller_instance\|lpm_divide:Mod1\|lpm_divide_4bm:auto_generated\|sign_div_unsign_plh:divider\|alt_u_div_67f:divider\|add_sub_29_result_int\[0\]~12\"" {  } { { "db/alt_u_div_67f.tdf" "add_sub_29_result_int\[0\]~12" { Text "C:/Users/cehef/Documents/ece_385/final_project/db/alt_u_div_67f.tdf" 136 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1588829065074 ""} { "Info" "ISCL_SCL_CELL_NAME" "font_controller:font_controller_instance\|lpm_divide:Mod5\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_12_result_int\[0\]~10 " "Logic cell \"font_controller:font_controller_instance\|lpm_divide:Mod5\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_12_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_12_result_int\[0\]~10" { Text "C:/Users/cehef/Documents/ece_385/final_project/db/alt_u_div_87f.tdf" 46 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1588829065074 ""} { "Info" "ISCL_SCL_CELL_NAME" "font_controller:font_controller_instance\|lpm_divide:Mod5\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_13_result_int\[0\]~10 " "Logic cell \"font_controller:font_controller_instance\|lpm_divide:Mod5\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_13_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_13_result_int\[0\]~10" { Text "C:/Users/cehef/Documents/ece_385/final_project/db/alt_u_div_87f.tdf" 51 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1588829065074 ""} { "Info" "ISCL_SCL_CELL_NAME" "font_controller:font_controller_instance\|lpm_divide:Mod5\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_14_result_int\[0\]~10 " "Logic cell \"font_controller:font_controller_instance\|lpm_divide:Mod5\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_14_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_14_result_int\[0\]~10" { Text "C:/Users/cehef/Documents/ece_385/final_project/db/alt_u_div_87f.tdf" 56 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1588829065074 ""} { "Info" "ISCL_SCL_CELL_NAME" "font_controller:font_controller_instance\|lpm_divide:Mod5\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_15_result_int\[0\]~10 " "Logic cell \"font_controller:font_controller_instance\|lpm_divide:Mod5\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_15_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_15_result_int\[0\]~10" { Text "C:/Users/cehef/Documents/ece_385/final_project/db/alt_u_div_87f.tdf" 61 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1588829065074 ""} { "Info" "ISCL_SCL_CELL_NAME" "font_controller:font_controller_instance\|lpm_divide:Mod4\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_9_result_int\[0\]~10 " "Logic cell \"font_controller:font_controller_instance\|lpm_divide:Mod4\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_9_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_9_result_int\[0\]~10" { Text "C:/Users/cehef/Documents/ece_385/final_project/db/alt_u_div_87f.tdf" 101 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1588829065074 ""} { "Info" "ISCL_SCL_CELL_NAME" "font_controller:font_controller_instance\|lpm_divide:Mod4\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_10_result_int\[0\]~10 " "Logic cell \"font_controller:font_controller_instance\|lpm_divide:Mod4\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_10_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_10_result_int\[0\]~10" { Text "C:/Users/cehef/Documents/ece_385/final_project/db/alt_u_div_87f.tdf" 36 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1588829065074 ""} { "Info" "ISCL_SCL_CELL_NAME" "font_controller:font_controller_instance\|lpm_divide:Mod4\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_11_result_int\[0\]~10 " "Logic cell \"font_controller:font_controller_instance\|lpm_divide:Mod4\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_11_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_11_result_int\[0\]~10" { Text "C:/Users/cehef/Documents/ece_385/final_project/db/alt_u_div_87f.tdf" 41 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1588829065074 ""} { "Info" "ISCL_SCL_CELL_NAME" "font_controller:font_controller_instance\|lpm_divide:Mod4\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_12_result_int\[0\]~10 " "Logic cell \"font_controller:font_controller_instance\|lpm_divide:Mod4\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_12_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_12_result_int\[0\]~10" { Text "C:/Users/cehef/Documents/ece_385/final_project/db/alt_u_div_87f.tdf" 46 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1588829065074 ""} { "Info" "ISCL_SCL_CELL_NAME" "font_controller:font_controller_instance\|lpm_divide:Mod4\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_13_result_int\[0\]~10 " "Logic cell \"font_controller:font_controller_instance\|lpm_divide:Mod4\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_13_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_13_result_int\[0\]~10" { Text "C:/Users/cehef/Documents/ece_385/final_project/db/alt_u_div_87f.tdf" 51 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1588829065074 ""} { "Info" "ISCL_SCL_CELL_NAME" "font_controller:font_controller_instance\|lpm_divide:Mod4\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_14_result_int\[0\]~10 " "Logic cell \"font_controller:font_controller_instance\|lpm_divide:Mod4\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_14_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_14_result_int\[0\]~10" { Text "C:/Users/cehef/Documents/ece_385/final_project/db/alt_u_div_87f.tdf" 56 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1588829065074 ""} { "Info" "ISCL_SCL_CELL_NAME" "font_controller:font_controller_instance\|lpm_divide:Mod4\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_15_result_int\[0\]~10 " "Logic cell \"font_controller:font_controller_instance\|lpm_divide:Mod4\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_15_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_15_result_int\[0\]~10" { Text "C:/Users/cehef/Documents/ece_385/final_project/db/alt_u_div_87f.tdf" 61 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1588829065074 ""} { "Info" "ISCL_SCL_CELL_NAME" "font_controller:font_controller_instance\|lpm_divide:Mod3\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_6_result_int\[0\]~10 " "Logic cell \"font_controller:font_controller_instance\|lpm_divide:Mod3\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_6_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_6_result_int\[0\]~10" { Text "C:/Users/cehef/Documents/ece_385/final_project/db/alt_u_div_87f.tdf" 86 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1588829065074 ""} { "Info" "ISCL_SCL_CELL_NAME" "font_controller:font_controller_instance\|lpm_divide:Mod3\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_7_result_int\[0\]~10 " "Logic cell \"font_controller:font_controller_instance\|lpm_divide:Mod3\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_7_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_7_result_int\[0\]~10" { Text "C:/Users/cehef/Documents/ece_385/final_project/db/alt_u_div_87f.tdf" 91 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1588829065074 ""} { "Info" "ISCL_SCL_CELL_NAME" "font_controller:font_controller_instance\|lpm_divide:Mod3\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_8_result_int\[0\]~10 " "Logic cell \"font_controller:font_controller_instance\|lpm_divide:Mod3\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_8_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_8_result_int\[0\]~10" { Text "C:/Users/cehef/Documents/ece_385/final_project/db/alt_u_div_87f.tdf" 96 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1588829065074 ""} { "Info" "ISCL_SCL_CELL_NAME" "font_controller:font_controller_instance\|lpm_divide:Mod3\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_9_result_int\[0\]~10 " "Logic cell \"font_controller:font_controller_instance\|lpm_divide:Mod3\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_9_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_9_result_int\[0\]~10" { Text "C:/Users/cehef/Documents/ece_385/final_project/db/alt_u_div_87f.tdf" 101 22 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1588829065074 ""} { "Info" "ISCL_SCL_CELL_NAME" "font_controller:font_controller_instance\|lpm_divide:Mod3\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_10_result_int\[0\]~10 " "Logic cell \"font_controller:font_controller_instance\|lpm_divide:Mod3\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_10_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_10_result_int\[0\]~10" { Text "C:/Users/cehef/Documents/ece_385/final_project/db/alt_u_div_87f.tdf" 36 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1588829065074 ""} { "Info" "ISCL_SCL_CELL_NAME" "font_controller:font_controller_instance\|lpm_divide:Mod3\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_11_result_int\[0\]~10 " "Logic cell \"font_controller:font_controller_instance\|lpm_divide:Mod3\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_11_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_11_result_int\[0\]~10" { Text "C:/Users/cehef/Documents/ece_385/final_project/db/alt_u_div_87f.tdf" 41 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1588829065074 ""} { "Info" "ISCL_SCL_CELL_NAME" "font_controller:font_controller_instance\|lpm_divide:Mod3\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_12_result_int\[0\]~10 " "Logic cell \"font_controller:font_controller_instance\|lpm_divide:Mod3\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_12_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_12_result_int\[0\]~10" { Text "C:/Users/cehef/Documents/ece_385/final_project/db/alt_u_div_87f.tdf" 46 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1588829065074 ""} { "Info" "ISCL_SCL_CELL_NAME" "font_controller:font_controller_instance\|lpm_divide:Mod3\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_13_result_int\[0\]~10 " "Logic cell \"font_controller:font_controller_instance\|lpm_divide:Mod3\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_13_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_13_result_int\[0\]~10" { Text "C:/Users/cehef/Documents/ece_385/final_project/db/alt_u_div_87f.tdf" 51 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1588829065074 ""} { "Info" "ISCL_SCL_CELL_NAME" "font_controller:font_controller_instance\|lpm_divide:Mod3\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_14_result_int\[0\]~10 " "Logic cell \"font_controller:font_controller_instance\|lpm_divide:Mod3\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_14_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_14_result_int\[0\]~10" { Text "C:/Users/cehef/Documents/ece_385/final_project/db/alt_u_div_87f.tdf" 56 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1588829065074 ""} { "Info" "ISCL_SCL_CELL_NAME" "font_controller:font_controller_instance\|lpm_divide:Mod3\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_15_result_int\[0\]~10 " "Logic cell \"font_controller:font_controller_instance\|lpm_divide:Mod3\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_15_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_15_result_int\[0\]~10" { Text "C:/Users/cehef/Documents/ece_385/final_project/db/alt_u_div_87f.tdf" 61 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1588829065074 ""} { "Info" "ISCL_SCL_CELL_NAME" "font_controller:font_controller_instance\|lpm_divide:Mod7\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_14_result_int\[0\]~10 " "Logic cell \"font_controller:font_controller_instance\|lpm_divide:Mod7\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_14_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_14_result_int\[0\]~10" { Text "C:/Users/cehef/Documents/ece_385/final_project/db/alt_u_div_87f.tdf" 56 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1588829065074 ""} { "Info" "ISCL_SCL_CELL_NAME" "font_controller:font_controller_instance\|lpm_divide:Mod7\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_15_result_int\[0\]~10 " "Logic cell \"font_controller:font_controller_instance\|lpm_divide:Mod7\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_15_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_15_result_int\[0\]~10" { Text "C:/Users/cehef/Documents/ece_385/final_project/db/alt_u_div_87f.tdf" 61 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1588829065074 ""} { "Info" "ISCL_SCL_CELL_NAME" "font_controller:font_controller_instance\|lpm_divide:Mod9\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_14_result_int\[0\]~10 " "Logic cell \"font_controller:font_controller_instance\|lpm_divide:Mod9\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_14_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_14_result_int\[0\]~10" { Text "C:/Users/cehef/Documents/ece_385/final_project/db/alt_u_div_87f.tdf" 56 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1588829065074 ""} { "Info" "ISCL_SCL_CELL_NAME" "font_controller:font_controller_instance\|lpm_divide:Mod9\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_15_result_int\[0\]~10 " "Logic cell \"font_controller:font_controller_instance\|lpm_divide:Mod9\|lpm_divide_5bm:auto_generated\|sign_div_unsign_qlh:divider\|alt_u_div_87f:divider\|add_sub_15_result_int\[0\]~10\"" {  } { { "db/alt_u_div_87f.tdf" "add_sub_15_result_int\[0\]~10" { Text "C:/Users/cehef/Documents/ece_385/final_project/db/alt_u_div_87f.tdf" 61 23 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1588829065074 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1588829065074 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/cehef/Documents/ece_385/final_project/output_files/Final_Project_Frogger.map.smsg " "Generated suppressed messages file C:/Users/cehef/Documents/ece_385/final_project/output_files/Final_Project_Frogger.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1588829066431 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "2 0 2 0 0 " "Adding 2 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1588829070892 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1588829070892 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "Frogger_Top.sv" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/Frogger_Top.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1588829072550 "|Frogger_Top|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "Frogger_Top.sv" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/Frogger_Top.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1588829072550 "|Frogger_Top|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "Frogger_Top.sv" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/Frogger_Top.sv" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1588829072550 "|Frogger_Top|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "OTG_INT " "No output dependent on input pin \"OTG_INT\"" {  } { { "Frogger_Top.sv" "" { Text "C:/Users/cehef/Documents/ece_385/final_project/Frogger_Top.sv" 20 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1588829072550 "|Frogger_Top|OTG_INT"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1588829072550 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "22838 " "Implemented 22838 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1588829072550 ""} { "Info" "ICUT_CUT_TM_OPINS" "117 " "Implemented 117 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1588829072550 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "48 " "Implemented 48 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1588829072550 ""} { "Info" "ICUT_CUT_TM_LCELLS" "22517 " "Implemented 22517 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1588829072550 ""} { "Info" "ICUT_CUT_TM_RAMS" "144 " "Implemented 144 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1588829072550 ""} { "Info" "ICUT_CUT_TM_PLLS" "2 " "Implemented 2 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1588829072550 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1588829072550 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1001 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1001 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5019 " "Peak virtual memory: 5019 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1588829072735 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 07 00:24:32 2020 " "Processing ended: Thu May 07 00:24:32 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1588829072735 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:03:00 " "Elapsed time: 00:03:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1588829072735 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:19 " "Total CPU time (on all processors): 00:03:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1588829072735 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1588829072735 ""}
