

================================================================
== Vitis HLS Report for 'xfMat2Array_32_0_1080_1920_1_s'
================================================================
* Date:           Thu Mar 25 15:01:50 2021

* Version:        2020.1.1 (Build 2960000 on Wed Aug 05 23:18:37 MDT 2020)
* Project:        pyr_down_accel
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 6.67 ns | 4.867 ns |   1.80 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
    |   min   |   max   |    min    |    max    | min |   max   |   Type  |
    +---------+---------+-----------+-----------+-----+---------+---------+
    |        7|  2073606| 46.669 ns | 13.825 ms |    7|  2073606|   none  |
    +---------+---------+-----------+-----------+-----+---------+---------+

    + Detail: 
        * Instance: 
        +-------------------+---------+---------+---------+-----------+-----------+-----+---------+----------+
        |                   |         |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline |
        |      Instance     |  Module |   min   |   max   |    min    |    max    | min |   max   |   Type   |
        +-------------------+---------+---------+---------+-----------+-----------+-----+---------+----------+
        |grp_Mat2Axi_fu_56  |Mat2Axi  |        6|  2073605| 40.002 ns | 13.825 ms |    5|  2073604| dataflow |
        +-------------------+---------+---------+---------+-----------+-----------+-----+---------+----------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|       6|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     6|    1659|    2507|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      87|    -|
|Register         |        -|     -|     134|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     6|    1793|    2600|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|  ~0  |   ~0   |       1|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------+---------+---------+----+------+------+-----+
    |      Instance     |  Module | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +-------------------+---------+---------+----+------+------+-----+
    |grp_Mat2Axi_fu_56  |Mat2Axi  |        0|   6|  1659|  2507|    0|
    +-------------------+---------+---------+----+------+------+-----+
    |Total              |         |        0|   6|  1659|  2507|    0|
    +-------------------+---------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+----+---+----+------------+------------+
    |            Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+----+---+----+------------+------------+
    |ap_block_state1                     |    or    |   0|  0|   2|           1|           1|
    |ap_sync_grp_Mat2Axi_fu_56_ap_done   |    or    |   0|  0|   2|           1|           1|
    |ap_sync_grp_Mat2Axi_fu_56_ap_ready  |    or    |   0|  0|   2|           1|           1|
    +------------------------------------+----------+----+---+----+------------+------------+
    |Total                               |          |   0|  0|   6|           3|           3|
    +------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------+----+-----------+-----+-----------+
    |          Name         | LUT| Input Size| Bits| Total Bits|
    +-----------------------+----+-----------+-----+-----------+
    |ap_NS_fsm              |  15|          3|    1|          3|
    |ap_done                |   9|          2|    1|          2|
    |dstPtr_blk_n           |   9|          2|    1|          2|
    |m_axi_gmem2_AWVALID    |   9|          2|    1|          2|
    |m_axi_gmem2_BREADY     |   9|          2|    1|          2|
    |m_axi_gmem2_WVALID     |   9|          2|    1|          2|
    |pyr1_out_mat_432_read  |   9|          2|    1|          2|
    |srcMat_1_blk_n         |   9|          2|    1|          2|
    |srcMat_2_blk_n         |   9|          2|    1|          2|
    +-----------------------+----+-----------+-----+-----------+
    |Total                  |  87|         19|    9|         19|
    +-----------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------+----+----+-----+-----------+
    |                  Name                  | FF | LUT| Bits| Const Bits|
    +----------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                               |   2|   0|    2|          0|
    |ap_done_reg                             |   1|   0|    1|          0|
    |ap_sync_reg_grp_Mat2Axi_fu_56_ap_done   |   1|   0|    1|          0|
    |ap_sync_reg_grp_Mat2Axi_fu_56_ap_ready  |   1|   0|    1|          0|
    |dstPtr_read_reg_70                      |  64|   0|   64|          0|
    |grp_Mat2Axi_fu_56_ap_start_reg          |   1|   0|    1|          0|
    |srcMat_1_read_reg_75                    |  32|   0|   32|          0|
    |srcMat_2_read_reg_80                    |  32|   0|   32|          0|
    +----------------------------------------+----+----+-----+-----------+
    |Total                                   | 134|   0|  134|          0|
    +----------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+-----------------------------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |           Source Object           |    C Type    |
+--------------------------+-----+-----+------------+-----------------------------------+--------------+
|ap_clk                    |  in |    1| ap_ctrl_hs | xfMat2Array<32, 0, 1080, 1920, 1> | return value |
|ap_rst                    |  in |    1| ap_ctrl_hs | xfMat2Array<32, 0, 1080, 1920, 1> | return value |
|ap_start                  |  in |    1| ap_ctrl_hs | xfMat2Array<32, 0, 1080, 1920, 1> | return value |
|ap_done                   | out |    1| ap_ctrl_hs | xfMat2Array<32, 0, 1080, 1920, 1> | return value |
|ap_continue               |  in |    1| ap_ctrl_hs | xfMat2Array<32, 0, 1080, 1920, 1> | return value |
|ap_idle                   | out |    1| ap_ctrl_hs | xfMat2Array<32, 0, 1080, 1920, 1> | return value |
|ap_ready                  | out |    1| ap_ctrl_hs | xfMat2Array<32, 0, 1080, 1920, 1> | return value |
|pyr1_out_mat_432_dout     |  in |    8|   ap_fifo  |          pyr1_out_mat_432         |    pointer   |
|pyr1_out_mat_432_empty_n  |  in |    1|   ap_fifo  |          pyr1_out_mat_432         |    pointer   |
|pyr1_out_mat_432_read     | out |    1|   ap_fifo  |          pyr1_out_mat_432         |    pointer   |
|m_axi_gmem2_AWVALID       | out |    1|    m_axi   |               gmem2               |    pointer   |
|m_axi_gmem2_AWREADY       |  in |    1|    m_axi   |               gmem2               |    pointer   |
|m_axi_gmem2_AWADDR        | out |   64|    m_axi   |               gmem2               |    pointer   |
|m_axi_gmem2_AWID          | out |    1|    m_axi   |               gmem2               |    pointer   |
|m_axi_gmem2_AWLEN         | out |   32|    m_axi   |               gmem2               |    pointer   |
|m_axi_gmem2_AWSIZE        | out |    3|    m_axi   |               gmem2               |    pointer   |
|m_axi_gmem2_AWBURST       | out |    2|    m_axi   |               gmem2               |    pointer   |
|m_axi_gmem2_AWLOCK        | out |    2|    m_axi   |               gmem2               |    pointer   |
|m_axi_gmem2_AWCACHE       | out |    4|    m_axi   |               gmem2               |    pointer   |
|m_axi_gmem2_AWPROT        | out |    3|    m_axi   |               gmem2               |    pointer   |
|m_axi_gmem2_AWQOS         | out |    4|    m_axi   |               gmem2               |    pointer   |
|m_axi_gmem2_AWREGION      | out |    4|    m_axi   |               gmem2               |    pointer   |
|m_axi_gmem2_AWUSER        | out |    1|    m_axi   |               gmem2               |    pointer   |
|m_axi_gmem2_WVALID        | out |    1|    m_axi   |               gmem2               |    pointer   |
|m_axi_gmem2_WREADY        |  in |    1|    m_axi   |               gmem2               |    pointer   |
|m_axi_gmem2_WDATA         | out |   32|    m_axi   |               gmem2               |    pointer   |
|m_axi_gmem2_WSTRB         | out |    4|    m_axi   |               gmem2               |    pointer   |
|m_axi_gmem2_WLAST         | out |    1|    m_axi   |               gmem2               |    pointer   |
|m_axi_gmem2_WID           | out |    1|    m_axi   |               gmem2               |    pointer   |
|m_axi_gmem2_WUSER         | out |    1|    m_axi   |               gmem2               |    pointer   |
|m_axi_gmem2_ARVALID       | out |    1|    m_axi   |               gmem2               |    pointer   |
|m_axi_gmem2_ARREADY       |  in |    1|    m_axi   |               gmem2               |    pointer   |
|m_axi_gmem2_ARADDR        | out |   64|    m_axi   |               gmem2               |    pointer   |
|m_axi_gmem2_ARID          | out |    1|    m_axi   |               gmem2               |    pointer   |
|m_axi_gmem2_ARLEN         | out |   32|    m_axi   |               gmem2               |    pointer   |
|m_axi_gmem2_ARSIZE        | out |    3|    m_axi   |               gmem2               |    pointer   |
|m_axi_gmem2_ARBURST       | out |    2|    m_axi   |               gmem2               |    pointer   |
|m_axi_gmem2_ARLOCK        | out |    2|    m_axi   |               gmem2               |    pointer   |
|m_axi_gmem2_ARCACHE       | out |    4|    m_axi   |               gmem2               |    pointer   |
|m_axi_gmem2_ARPROT        | out |    3|    m_axi   |               gmem2               |    pointer   |
|m_axi_gmem2_ARQOS         | out |    4|    m_axi   |               gmem2               |    pointer   |
|m_axi_gmem2_ARREGION      | out |    4|    m_axi   |               gmem2               |    pointer   |
|m_axi_gmem2_ARUSER        | out |    1|    m_axi   |               gmem2               |    pointer   |
|m_axi_gmem2_RVALID        |  in |    1|    m_axi   |               gmem2               |    pointer   |
|m_axi_gmem2_RREADY        | out |    1|    m_axi   |               gmem2               |    pointer   |
|m_axi_gmem2_RDATA         |  in |   32|    m_axi   |               gmem2               |    pointer   |
|m_axi_gmem2_RLAST         |  in |    1|    m_axi   |               gmem2               |    pointer   |
|m_axi_gmem2_RID           |  in |    1|    m_axi   |               gmem2               |    pointer   |
|m_axi_gmem2_RUSER         |  in |    1|    m_axi   |               gmem2               |    pointer   |
|m_axi_gmem2_RRESP         |  in |    2|    m_axi   |               gmem2               |    pointer   |
|m_axi_gmem2_BVALID        |  in |    1|    m_axi   |               gmem2               |    pointer   |
|m_axi_gmem2_BREADY        | out |    1|    m_axi   |               gmem2               |    pointer   |
|m_axi_gmem2_BRESP         |  in |    2|    m_axi   |               gmem2               |    pointer   |
|m_axi_gmem2_BID           |  in |    1|    m_axi   |               gmem2               |    pointer   |
|m_axi_gmem2_BUSER         |  in |    1|    m_axi   |               gmem2               |    pointer   |
|srcMat_1_dout             |  in |   32|   ap_fifo  |              srcMat_1             |    pointer   |
|srcMat_1_empty_n          |  in |    1|   ap_fifo  |              srcMat_1             |    pointer   |
|srcMat_1_read             | out |    1|   ap_fifo  |              srcMat_1             |    pointer   |
|srcMat_2_dout             |  in |   32|   ap_fifo  |              srcMat_2             |    pointer   |
|srcMat_2_empty_n          |  in |    1|   ap_fifo  |              srcMat_2             |    pointer   |
|srcMat_2_read             | out |    1|   ap_fifo  |              srcMat_2             |    pointer   |
|dstPtr_dout               |  in |   64|   ap_fifo  |               dstPtr              |    pointer   |
|dstPtr_empty_n            |  in |    1|   ap_fifo  |               dstPtr              |    pointer   |
|dstPtr_read               | out |    1|   ap_fifo  |               dstPtr              |    pointer   |
+--------------------------+-----+-----+------------+-----------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.83>
ST_1 : Operation 3 [1/1] (1.83ns)   --->   "%dstPtr_read = read i64 @_ssdm_op_Read.ap_fifo.i64P, i64 %dstPtr" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1411]   --->   Operation 3 'read' 'dstPtr_read' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 4> <FIFO>
ST_1 : Operation 4 [1/1] (1.83ns)   --->   "%srcMat_1_read = read i32 @_ssdm_op_Read.ap_fifo.i32P, i32 %srcMat_1" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1411]   --->   Operation 4 'read' 'srcMat_1_read' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_1 : Operation 5 [1/1] (1.83ns)   --->   "%srcMat_2_read = read i32 @_ssdm_op_Read.ap_fifo.i32P, i32 %srcMat_2" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1411]   --->   Operation 5 'read' 'srcMat_2_read' <Predicate = true> <Delay = 1.83> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 4> <FIFO>
ST_1 : Operation 6 [2/2] (0.00ns)   --->   "%call_ln1411 = call void @Mat2Axi, i8 %pyr1_out_mat_432, i32 %gmem2, i64 %dstPtr_read, i32 %srcMat_1_read, i32 %srcMat_2_read" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1411]   --->   Operation 6 'call' 'call_ln1411' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %pyr1_out_mat_432, void @empty_20, i32, i32, void @empty_2, i32, i32, void @empty_2, void @empty_2, void @empty_2, i32, i32, i32, i32, void @empty_2, void @empty_2"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem2, void @empty_13, i32, i32, void @empty_2, i32, i32, void @empty_2, void @empty_2, void @empty_2, i32, i32, i32, i32, void @empty_2, void @empty_2"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %dstPtr, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %srcMat_1, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %srcMat_2, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %pyr1_out_mat_432, void @empty_20, i32, i32, void @empty_2, i32, i32, void @empty_2, void @empty_2, void @empty_2, i32, i32, i32, i32, void @empty_2, void @empty_2"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem2, void @empty_13, i32, i32, void @empty_2, i32, i32, void @empty_2, void @empty_2, void @empty_2, i32, i32, i32, i32, void @empty_2, void @empty_2"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/2] (0.00ns)   --->   "%call_ln1411 = call void @Mat2Axi, i8 %pyr1_out_mat_432, i32 %gmem2, i64 %dstPtr_read, i32 %srcMat_1_read, i32 %srcMat_2_read" [/tools/Xilinx/Vitis/2020.1/workspace/test_fast/libs/xf_opencv/L1/include/common/xf_structs.hpp:1411]   --->   Operation 14 'call' 'call_ln1411' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 15 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ pyr1_out_mat_432]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ gmem2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ srcMat_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ srcMat_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ dstPtr]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
dstPtr_read       (read         ) [ 001]
srcMat_1_read     (read         ) [ 001]
srcMat_2_read     (read         ) [ 001]
specinterface_ln0 (specinterface) [ 000]
specinterface_ln0 (specinterface) [ 000]
specinterface_ln0 (specinterface) [ 000]
specinterface_ln0 (specinterface) [ 000]
specinterface_ln0 (specinterface) [ 000]
specinterface_ln0 (specinterface) [ 000]
specinterface_ln0 (specinterface) [ 000]
call_ln1411       (call         ) [ 000]
ret_ln0           (ret          ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="pyr1_out_mat_432">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pyr1_out_mat_432"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="gmem2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem2"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="srcMat_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="srcMat_1"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="srcMat_2">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="srcMat_2"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="dstPtr">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dstPtr"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i64P"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.i32P"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Mat2Axi"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_20"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="38" class="1004" name="dstPtr_read_read_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="64" slack="0"/>
<pin id="40" dir="0" index="1" bw="64" slack="0"/>
<pin id="41" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="dstPtr_read/1 "/>
</bind>
</comp>

<comp id="44" class="1004" name="srcMat_1_read_read_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="32" slack="0"/>
<pin id="46" dir="0" index="1" bw="32" slack="0"/>
<pin id="47" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="srcMat_1_read/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="srcMat_2_read_read_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="32" slack="0"/>
<pin id="52" dir="0" index="1" bw="32" slack="0"/>
<pin id="53" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="srcMat_2_read/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="grp_Mat2Axi_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="0" slack="0"/>
<pin id="58" dir="0" index="1" bw="8" slack="0"/>
<pin id="59" dir="0" index="2" bw="32" slack="0"/>
<pin id="60" dir="0" index="3" bw="64" slack="0"/>
<pin id="61" dir="0" index="4" bw="32" slack="0"/>
<pin id="62" dir="0" index="5" bw="32" slack="0"/>
<pin id="63" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln1411/1 "/>
</bind>
</comp>

<comp id="70" class="1005" name="dstPtr_read_reg_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="64" slack="1"/>
<pin id="72" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="dstPtr_read "/>
</bind>
</comp>

<comp id="75" class="1005" name="srcMat_1_read_reg_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="32" slack="1"/>
<pin id="77" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="srcMat_1_read "/>
</bind>
</comp>

<comp id="80" class="1005" name="srcMat_2_read_reg_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="32" slack="1"/>
<pin id="82" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="srcMat_2_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="42"><net_src comp="10" pin="0"/><net_sink comp="38" pin=0"/></net>

<net id="43"><net_src comp="8" pin="0"/><net_sink comp="38" pin=1"/></net>

<net id="48"><net_src comp="12" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="49"><net_src comp="4" pin="0"/><net_sink comp="44" pin=1"/></net>

<net id="54"><net_src comp="12" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="55"><net_src comp="6" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="64"><net_src comp="14" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="65"><net_src comp="0" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="66"><net_src comp="2" pin="0"/><net_sink comp="56" pin=2"/></net>

<net id="67"><net_src comp="38" pin="2"/><net_sink comp="56" pin=3"/></net>

<net id="68"><net_src comp="44" pin="2"/><net_sink comp="56" pin=4"/></net>

<net id="69"><net_src comp="50" pin="2"/><net_sink comp="56" pin=5"/></net>

<net id="73"><net_src comp="38" pin="2"/><net_sink comp="70" pin=0"/></net>

<net id="74"><net_src comp="70" pin="1"/><net_sink comp="56" pin=3"/></net>

<net id="78"><net_src comp="44" pin="2"/><net_sink comp="75" pin=0"/></net>

<net id="79"><net_src comp="75" pin="1"/><net_sink comp="56" pin=4"/></net>

<net id="83"><net_src comp="50" pin="2"/><net_sink comp="80" pin=0"/></net>

<net id="84"><net_src comp="80" pin="1"/><net_sink comp="56" pin=5"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem2 | {1 2 }
 - Input state : 
	Port: xfMat2Array<32, 0, 1080, 1920, 1> : pyr1_out_mat_432 | {1 2 }
	Port: xfMat2Array<32, 0, 1080, 1920, 1> : gmem2 | {}
	Port: xfMat2Array<32, 0, 1080, 1920, 1> : srcMat_1 | {1 }
	Port: xfMat2Array<32, 0, 1080, 1920, 1> : srcMat_2 | {1 }
	Port: xfMat2Array<32, 0, 1080, 1920, 1> : dstPtr | {1 }
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|---------|---------|
| Operation|      Functional Unit     |   DSP   |  Delay  |    FF   |   LUT   |
|----------|--------------------------|---------|---------|---------|---------|
|   call   |     grp_Mat2Axi_fu_56    |    6    |  2.624  |   866   |   645   |
|----------|--------------------------|---------|---------|---------|---------|
|          |  dstPtr_read_read_fu_38  |    0    |    0    |    0    |    0    |
|   read   | srcMat_1_read_read_fu_44 |    0    |    0    |    0    |    0    |
|          | srcMat_2_read_read_fu_50 |    0    |    0    |    0    |    0    |
|----------|--------------------------|---------|---------|---------|---------|
|   Total  |                          |    6    |  2.624  |   866   |   645   |
|----------|--------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
| dstPtr_read_reg_70 |   64   |
|srcMat_1_read_reg_75|   32   |
|srcMat_2_read_reg_80|   32   |
+--------------------+--------+
|        Total       |   128  |
+--------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_Mat2Axi_fu_56 |  p3  |   2  |  64  |   128  ||    9    |
| grp_Mat2Axi_fu_56 |  p4  |   2  |  32  |   64   ||    9    |
| grp_Mat2Axi_fu_56 |  p5  |   2  |  32  |   64   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   256  ||  1.968  ||    27   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    6   |    2   |   866  |   645  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    -   |   27   |
|  Register |    -   |    -   |   128  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    6   |    4   |   994  |   672  |
+-----------+--------+--------+--------+--------+
