

================================================================
== Vitis HLS Report for 'mm_Pipeline_row'
================================================================
* Date:           Thu Nov 30 16:23:51 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        4_gemm_zcu104
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.252 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       18|       18|  0.180 us|  0.180 us|   18|   18|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- row     |       16|       16|         3|          2|          2|     8|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 2, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.22>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 6 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%B_buff_63_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %B_buff_63_reload"   --->   Operation 7 'read' 'B_buff_63_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%B_buff_55_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %B_buff_55_reload"   --->   Operation 8 'read' 'B_buff_55_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%B_buff_47_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %B_buff_47_reload"   --->   Operation 9 'read' 'B_buff_47_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%B_buff_39_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %B_buff_39_reload"   --->   Operation 10 'read' 'B_buff_39_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%B_buff_31_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %B_buff_31_reload"   --->   Operation 11 'read' 'B_buff_31_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%B_buff_23_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %B_buff_23_reload"   --->   Operation 12 'read' 'B_buff_23_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%B_buff_15_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %B_buff_15_reload"   --->   Operation 13 'read' 'B_buff_15_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%B_buff_7_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %B_buff_7_reload"   --->   Operation 14 'read' 'B_buff_7_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%B_buff_62_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %B_buff_62_reload"   --->   Operation 15 'read' 'B_buff_62_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%B_buff_54_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %B_buff_54_reload"   --->   Operation 16 'read' 'B_buff_54_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%B_buff_46_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %B_buff_46_reload"   --->   Operation 17 'read' 'B_buff_46_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%B_buff_38_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %B_buff_38_reload"   --->   Operation 18 'read' 'B_buff_38_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%B_buff_30_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %B_buff_30_reload"   --->   Operation 19 'read' 'B_buff_30_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%B_buff_22_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %B_buff_22_reload"   --->   Operation 20 'read' 'B_buff_22_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%B_buff_14_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %B_buff_14_reload"   --->   Operation 21 'read' 'B_buff_14_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%B_buff_6_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %B_buff_6_reload"   --->   Operation 22 'read' 'B_buff_6_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%B_buff_61_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %B_buff_61_reload"   --->   Operation 23 'read' 'B_buff_61_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%B_buff_53_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %B_buff_53_reload"   --->   Operation 24 'read' 'B_buff_53_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%B_buff_45_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %B_buff_45_reload"   --->   Operation 25 'read' 'B_buff_45_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%B_buff_37_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %B_buff_37_reload"   --->   Operation 26 'read' 'B_buff_37_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%B_buff_29_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %B_buff_29_reload"   --->   Operation 27 'read' 'B_buff_29_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%B_buff_21_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %B_buff_21_reload"   --->   Operation 28 'read' 'B_buff_21_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%B_buff_13_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %B_buff_13_reload"   --->   Operation 29 'read' 'B_buff_13_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%B_buff_5_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %B_buff_5_reload"   --->   Operation 30 'read' 'B_buff_5_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%B_buff_60_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %B_buff_60_reload"   --->   Operation 31 'read' 'B_buff_60_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%B_buff_52_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %B_buff_52_reload"   --->   Operation 32 'read' 'B_buff_52_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%B_buff_44_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %B_buff_44_reload"   --->   Operation 33 'read' 'B_buff_44_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%B_buff_36_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %B_buff_36_reload"   --->   Operation 34 'read' 'B_buff_36_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%B_buff_28_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %B_buff_28_reload"   --->   Operation 35 'read' 'B_buff_28_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%B_buff_20_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %B_buff_20_reload"   --->   Operation 36 'read' 'B_buff_20_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%B_buff_12_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %B_buff_12_reload"   --->   Operation 37 'read' 'B_buff_12_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%B_buff_4_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %B_buff_4_reload"   --->   Operation 38 'read' 'B_buff_4_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%B_buff_59_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %B_buff_59_reload"   --->   Operation 39 'read' 'B_buff_59_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%B_buff_51_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %B_buff_51_reload"   --->   Operation 40 'read' 'B_buff_51_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%B_buff_43_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %B_buff_43_reload"   --->   Operation 41 'read' 'B_buff_43_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%B_buff_35_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %B_buff_35_reload"   --->   Operation 42 'read' 'B_buff_35_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%B_buff_27_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %B_buff_27_reload"   --->   Operation 43 'read' 'B_buff_27_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%B_buff_19_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %B_buff_19_reload"   --->   Operation 44 'read' 'B_buff_19_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%B_buff_11_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %B_buff_11_reload"   --->   Operation 45 'read' 'B_buff_11_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%B_buff_3_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %B_buff_3_reload"   --->   Operation 46 'read' 'B_buff_3_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%B_buff_58_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %B_buff_58_reload"   --->   Operation 47 'read' 'B_buff_58_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%B_buff_50_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %B_buff_50_reload"   --->   Operation 48 'read' 'B_buff_50_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%B_buff_42_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %B_buff_42_reload"   --->   Operation 49 'read' 'B_buff_42_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%B_buff_34_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %B_buff_34_reload"   --->   Operation 50 'read' 'B_buff_34_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%B_buff_26_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %B_buff_26_reload"   --->   Operation 51 'read' 'B_buff_26_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%B_buff_18_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %B_buff_18_reload"   --->   Operation 52 'read' 'B_buff_18_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%B_buff_10_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %B_buff_10_reload"   --->   Operation 53 'read' 'B_buff_10_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%B_buff_2_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %B_buff_2_reload"   --->   Operation 54 'read' 'B_buff_2_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%B_buff_57_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %B_buff_57_reload"   --->   Operation 55 'read' 'B_buff_57_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%B_buff_49_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %B_buff_49_reload"   --->   Operation 56 'read' 'B_buff_49_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%B_buff_41_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %B_buff_41_reload"   --->   Operation 57 'read' 'B_buff_41_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%B_buff_33_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %B_buff_33_reload"   --->   Operation 58 'read' 'B_buff_33_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%B_buff_25_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %B_buff_25_reload"   --->   Operation 59 'read' 'B_buff_25_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%B_buff_17_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %B_buff_17_reload"   --->   Operation 60 'read' 'B_buff_17_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%B_buff_9_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %B_buff_9_reload"   --->   Operation 61 'read' 'B_buff_9_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%B_buff_1_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %B_buff_1_reload"   --->   Operation 62 'read' 'B_buff_1_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%B_buff_56_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %B_buff_56_reload"   --->   Operation 63 'read' 'B_buff_56_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%B_buff_48_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %B_buff_48_reload"   --->   Operation 64 'read' 'B_buff_48_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%B_buff_40_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %B_buff_40_reload"   --->   Operation 65 'read' 'B_buff_40_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%B_buff_32_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %B_buff_32_reload"   --->   Operation 66 'read' 'B_buff_32_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%B_buff_24_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %B_buff_24_reload"   --->   Operation 67 'read' 'B_buff_24_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%B_buff_16_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %B_buff_16_reload"   --->   Operation 68 'read' 'B_buff_16_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%B_buff_8_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %B_buff_8_reload"   --->   Operation 69 'read' 'B_buff_8_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%B_buff_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %B_buff_reload"   --->   Operation 70 'read' 'B_buff_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.42ns)   --->   "%store_ln0 = store i4 0, i4 %i"   --->   Operation 71 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.7"   --->   Operation 72 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%i_1 = load i4 %i" [gemm.cc:38]   --->   Operation 73 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.72ns)   --->   "%icmp_ln38 = icmp_eq  i4 %i_1, i4 8" [gemm.cc:38]   --->   Operation 74 'icmp' 'icmp_ln38' <Predicate = true> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 75 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.79ns)   --->   "%add_ln38 = add i4 %i_1, i4 1" [gemm.cc:38]   --->   Operation 76 'add' 'add_ln38' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%br_ln38 = br i1 %icmp_ln38, void %for.inc.7.split, void %for.end28.exitStub" [gemm.cc:38]   --->   Operation 77 'br' 'br_ln38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln38 = zext i4 %i_1" [gemm.cc:38]   --->   Operation 78 'zext' 'zext_ln38' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%A_buff_addr = getelementptr i32 %A_buff, i64 0, i64 %zext_ln38" [gemm.cc:44]   --->   Operation 79 'getelementptr' 'A_buff_addr' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_1 : Operation 80 [2/2] (0.67ns)   --->   "%A_buff_load = load i3 %A_buff_addr" [gemm.cc:44]   --->   Operation 80 'load' 'A_buff_load' <Predicate = (!icmp_ln38)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%A_buff_1_addr = getelementptr i32 %A_buff_1, i64 0, i64 %zext_ln38" [gemm.cc:44]   --->   Operation 81 'getelementptr' 'A_buff_1_addr' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_1 : Operation 82 [2/2] (0.67ns)   --->   "%A_buff_1_load = load i3 %A_buff_1_addr" [gemm.cc:44]   --->   Operation 82 'load' 'A_buff_1_load' <Predicate = (!icmp_ln38)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%A_buff_2_addr = getelementptr i32 %A_buff_2, i64 0, i64 %zext_ln38" [gemm.cc:44]   --->   Operation 83 'getelementptr' 'A_buff_2_addr' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_1 : Operation 84 [2/2] (0.67ns)   --->   "%A_buff_2_load = load i3 %A_buff_2_addr" [gemm.cc:44]   --->   Operation 84 'load' 'A_buff_2_load' <Predicate = (!icmp_ln38)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%A_buff_3_addr = getelementptr i32 %A_buff_3, i64 0, i64 %zext_ln38" [gemm.cc:44]   --->   Operation 85 'getelementptr' 'A_buff_3_addr' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_1 : Operation 86 [2/2] (0.67ns)   --->   "%A_buff_3_load = load i3 %A_buff_3_addr" [gemm.cc:44]   --->   Operation 86 'load' 'A_buff_3_load' <Predicate = (!icmp_ln38)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%A_buff_4_addr = getelementptr i32 %A_buff_4, i64 0, i64 %zext_ln38" [gemm.cc:44]   --->   Operation 87 'getelementptr' 'A_buff_4_addr' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_1 : Operation 88 [2/2] (0.67ns)   --->   "%A_buff_4_load = load i3 %A_buff_4_addr" [gemm.cc:44]   --->   Operation 88 'load' 'A_buff_4_load' <Predicate = (!icmp_ln38)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%A_buff_5_addr = getelementptr i32 %A_buff_5, i64 0, i64 %zext_ln38" [gemm.cc:44]   --->   Operation 89 'getelementptr' 'A_buff_5_addr' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_1 : Operation 90 [2/2] (0.67ns)   --->   "%A_buff_5_load = load i3 %A_buff_5_addr" [gemm.cc:44]   --->   Operation 90 'load' 'A_buff_5_load' <Predicate = (!icmp_ln38)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%A_buff_6_addr = getelementptr i32 %A_buff_6, i64 0, i64 %zext_ln38" [gemm.cc:44]   --->   Operation 91 'getelementptr' 'A_buff_6_addr' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_1 : Operation 92 [2/2] (0.67ns)   --->   "%A_buff_6_load = load i3 %A_buff_6_addr" [gemm.cc:44]   --->   Operation 92 'load' 'A_buff_6_load' <Predicate = (!icmp_ln38)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%A_buff_7_addr = getelementptr i32 %A_buff_7, i64 0, i64 %zext_ln38" [gemm.cc:44]   --->   Operation 93 'getelementptr' 'A_buff_7_addr' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_1 : Operation 94 [2/2] (0.67ns)   --->   "%A_buff_7_load = load i3 %A_buff_7_addr" [gemm.cc:44]   --->   Operation 94 'load' 'A_buff_7_load' <Predicate = (!icmp_ln38)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 95 [1/1] (0.42ns)   --->   "%store_ln38 = store i4 %add_ln38, i4 %i" [gemm.cc:38]   --->   Operation 95 'store' 'store_ln38' <Predicate = (!icmp_ln38)> <Delay = 0.42>
ST_1 : Operation 243 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 243 'ret' 'ret_ln0' <Predicate = (icmp_ln38)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.25>
ST_2 : Operation 96 [1/2] (0.67ns)   --->   "%A_buff_load = load i3 %A_buff_addr" [gemm.cc:44]   --->   Operation 96 'load' 'A_buff_load' <Predicate = (!icmp_ln38)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 97 [1/1] (3.42ns)   --->   "%ABij = mul i32 %A_buff_load, i32 %B_buff_reload_read" [gemm.cc:44]   --->   Operation 97 'mul' 'ABij' <Predicate = (!icmp_ln38)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 98 [1/2] (0.67ns)   --->   "%A_buff_1_load = load i3 %A_buff_1_addr" [gemm.cc:44]   --->   Operation 98 'load' 'A_buff_1_load' <Predicate = (!icmp_ln38)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 99 [1/1] (3.42ns)   --->   "%mul_ln44 = mul i32 %A_buff_1_load, i32 %B_buff_8_reload_read" [gemm.cc:44]   --->   Operation 99 'mul' 'mul_ln44' <Predicate = (!icmp_ln38)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 100 [1/2] (0.67ns)   --->   "%A_buff_2_load = load i3 %A_buff_2_addr" [gemm.cc:44]   --->   Operation 100 'load' 'A_buff_2_load' <Predicate = (!icmp_ln38)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 101 [1/1] (3.42ns)   --->   "%mul_ln44_1 = mul i32 %A_buff_2_load, i32 %B_buff_16_reload_read" [gemm.cc:44]   --->   Operation 101 'mul' 'mul_ln44_1' <Predicate = (!icmp_ln38)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 102 [1/2] (0.67ns)   --->   "%A_buff_3_load = load i3 %A_buff_3_addr" [gemm.cc:44]   --->   Operation 102 'load' 'A_buff_3_load' <Predicate = (!icmp_ln38)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 103 [1/1] (3.42ns)   --->   "%mul_ln44_2 = mul i32 %A_buff_3_load, i32 %B_buff_24_reload_read" [gemm.cc:44]   --->   Operation 103 'mul' 'mul_ln44_2' <Predicate = (!icmp_ln38)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 104 [1/2] (0.67ns)   --->   "%A_buff_4_load = load i3 %A_buff_4_addr" [gemm.cc:44]   --->   Operation 104 'load' 'A_buff_4_load' <Predicate = (!icmp_ln38)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 105 [1/1] (3.42ns)   --->   "%mul_ln44_3 = mul i32 %A_buff_4_load, i32 %B_buff_32_reload_read" [gemm.cc:44]   --->   Operation 105 'mul' 'mul_ln44_3' <Predicate = (!icmp_ln38)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 106 [1/2] (0.67ns)   --->   "%A_buff_5_load = load i3 %A_buff_5_addr" [gemm.cc:44]   --->   Operation 106 'load' 'A_buff_5_load' <Predicate = (!icmp_ln38)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 107 [1/1] (3.42ns)   --->   "%mul_ln44_4 = mul i32 %A_buff_5_load, i32 %B_buff_40_reload_read" [gemm.cc:44]   --->   Operation 107 'mul' 'mul_ln44_4' <Predicate = (!icmp_ln38)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 108 [1/2] (0.67ns)   --->   "%A_buff_6_load = load i3 %A_buff_6_addr" [gemm.cc:44]   --->   Operation 108 'load' 'A_buff_6_load' <Predicate = (!icmp_ln38)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 109 [1/1] (3.42ns)   --->   "%mul_ln44_5 = mul i32 %A_buff_6_load, i32 %B_buff_48_reload_read" [gemm.cc:44]   --->   Operation 109 'mul' 'mul_ln44_5' <Predicate = (!icmp_ln38)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 110 [1/2] (0.67ns)   --->   "%A_buff_7_load = load i3 %A_buff_7_addr" [gemm.cc:44]   --->   Operation 110 'load' 'A_buff_7_load' <Predicate = (!icmp_ln38)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 111 [1/1] (3.42ns)   --->   "%mul_ln44_6 = mul i32 %A_buff_7_load, i32 %B_buff_56_reload_read" [gemm.cc:44]   --->   Operation 111 'mul' 'mul_ln44_6' <Predicate = (!icmp_ln38)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 112 [1/1] (1.01ns)   --->   "%add_ln44 = add i32 %mul_ln44, i32 %ABij" [gemm.cc:44]   --->   Operation 112 'add' 'add_ln44' <Predicate = (!icmp_ln38)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 113 [1/1] (1.01ns)   --->   "%add_ln44_1 = add i32 %mul_ln44_1, i32 %mul_ln44_2" [gemm.cc:44]   --->   Operation 113 'add' 'add_ln44_1' <Predicate = (!icmp_ln38)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 114 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln44_2 = add i32 %add_ln44_1, i32 %add_ln44" [gemm.cc:44]   --->   Operation 114 'add' 'add_ln44_2' <Predicate = (!icmp_ln38)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 115 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln44_3 = add i32 %mul_ln44_3, i32 %mul_ln44_4" [gemm.cc:44]   --->   Operation 115 'add' 'add_ln44_3' <Predicate = (!icmp_ln38)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 116 [1/1] (1.01ns)   --->   "%add_ln44_4 = add i32 %mul_ln44_5, i32 %mul_ln44_6" [gemm.cc:44]   --->   Operation 116 'add' 'add_ln44_4' <Predicate = (!icmp_ln38)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 117 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln44_5 = add i32 %add_ln44_4, i32 %add_ln44_3" [gemm.cc:44]   --->   Operation 117 'add' 'add_ln44_5' <Predicate = (!icmp_ln38)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 118 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%ABij_1 = add i32 %add_ln44_5, i32 %add_ln44_2" [gemm.cc:44]   --->   Operation 118 'add' 'ABij_1' <Predicate = (!icmp_ln38)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 119 [1/1] (0.00ns)   --->   "%AB_buff_addr = getelementptr i32 %AB_buff, i64 0, i64 %zext_ln38" [gemm.cc:47]   --->   Operation 119 'getelementptr' 'AB_buff_addr' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_2 : Operation 120 [1/1] (0.67ns)   --->   "%store_ln47 = store i32 %ABij_1, i3 %AB_buff_addr" [gemm.cc:47]   --->   Operation 120 'store' 'store_ln47' <Predicate = (!icmp_ln38)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 121 [1/1] (3.42ns)   --->   "%ABij_2 = mul i32 %A_buff_load, i32 %B_buff_1_reload_read" [gemm.cc:44]   --->   Operation 121 'mul' 'ABij_2' <Predicate = (!icmp_ln38)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 122 [1/1] (3.42ns)   --->   "%mul_ln44_8 = mul i32 %A_buff_1_load, i32 %B_buff_9_reload_read" [gemm.cc:44]   --->   Operation 122 'mul' 'mul_ln44_8' <Predicate = (!icmp_ln38)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 123 [1/1] (3.42ns)   --->   "%mul_ln44_9 = mul i32 %A_buff_2_load, i32 %B_buff_17_reload_read" [gemm.cc:44]   --->   Operation 123 'mul' 'mul_ln44_9' <Predicate = (!icmp_ln38)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 124 [1/1] (3.42ns)   --->   "%mul_ln44_10 = mul i32 %A_buff_3_load, i32 %B_buff_25_reload_read" [gemm.cc:44]   --->   Operation 124 'mul' 'mul_ln44_10' <Predicate = (!icmp_ln38)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 125 [1/1] (3.42ns)   --->   "%mul_ln44_11 = mul i32 %A_buff_4_load, i32 %B_buff_33_reload_read" [gemm.cc:44]   --->   Operation 125 'mul' 'mul_ln44_11' <Predicate = (!icmp_ln38)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 126 [1/1] (3.42ns)   --->   "%mul_ln44_12 = mul i32 %A_buff_5_load, i32 %B_buff_41_reload_read" [gemm.cc:44]   --->   Operation 126 'mul' 'mul_ln44_12' <Predicate = (!icmp_ln38)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 127 [1/1] (3.42ns)   --->   "%mul_ln44_13 = mul i32 %A_buff_6_load, i32 %B_buff_49_reload_read" [gemm.cc:44]   --->   Operation 127 'mul' 'mul_ln44_13' <Predicate = (!icmp_ln38)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 128 [1/1] (3.42ns)   --->   "%mul_ln44_14 = mul i32 %A_buff_7_load, i32 %B_buff_57_reload_read" [gemm.cc:44]   --->   Operation 128 'mul' 'mul_ln44_14' <Predicate = (!icmp_ln38)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 129 [1/1] (1.01ns)   --->   "%add_ln44_7 = add i32 %mul_ln44_8, i32 %ABij_2" [gemm.cc:44]   --->   Operation 129 'add' 'add_ln44_7' <Predicate = (!icmp_ln38)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 130 [1/1] (1.01ns)   --->   "%add_ln44_8 = add i32 %mul_ln44_9, i32 %mul_ln44_10" [gemm.cc:44]   --->   Operation 130 'add' 'add_ln44_8' <Predicate = (!icmp_ln38)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 131 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln44_9 = add i32 %add_ln44_8, i32 %add_ln44_7" [gemm.cc:44]   --->   Operation 131 'add' 'add_ln44_9' <Predicate = (!icmp_ln38)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 132 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln44_10 = add i32 %mul_ln44_11, i32 %mul_ln44_12" [gemm.cc:44]   --->   Operation 132 'add' 'add_ln44_10' <Predicate = (!icmp_ln38)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 133 [1/1] (1.01ns)   --->   "%add_ln44_11 = add i32 %mul_ln44_13, i32 %mul_ln44_14" [gemm.cc:44]   --->   Operation 133 'add' 'add_ln44_11' <Predicate = (!icmp_ln38)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 134 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln44_12 = add i32 %add_ln44_11, i32 %add_ln44_10" [gemm.cc:44]   --->   Operation 134 'add' 'add_ln44_12' <Predicate = (!icmp_ln38)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 135 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%ABij_3 = add i32 %add_ln44_12, i32 %add_ln44_9" [gemm.cc:44]   --->   Operation 135 'add' 'ABij_3' <Predicate = (!icmp_ln38)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 136 [1/1] (0.00ns)   --->   "%AB_buff_1_addr = getelementptr i32 %AB_buff_1, i64 0, i64 %zext_ln38" [gemm.cc:47]   --->   Operation 136 'getelementptr' 'AB_buff_1_addr' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_2 : Operation 137 [1/1] (0.67ns)   --->   "%store_ln47 = store i32 %ABij_3, i3 %AB_buff_1_addr" [gemm.cc:47]   --->   Operation 137 'store' 'store_ln47' <Predicate = (!icmp_ln38)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 138 [1/1] (3.42ns)   --->   "%ABij_4 = mul i32 %A_buff_load, i32 %B_buff_2_reload_read" [gemm.cc:44]   --->   Operation 138 'mul' 'ABij_4' <Predicate = (!icmp_ln38)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 139 [1/1] (3.42ns)   --->   "%mul_ln44_16 = mul i32 %A_buff_1_load, i32 %B_buff_10_reload_read" [gemm.cc:44]   --->   Operation 139 'mul' 'mul_ln44_16' <Predicate = (!icmp_ln38)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 140 [1/1] (3.42ns)   --->   "%mul_ln44_17 = mul i32 %A_buff_2_load, i32 %B_buff_18_reload_read" [gemm.cc:44]   --->   Operation 140 'mul' 'mul_ln44_17' <Predicate = (!icmp_ln38)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 141 [1/1] (3.42ns)   --->   "%mul_ln44_18 = mul i32 %A_buff_3_load, i32 %B_buff_26_reload_read" [gemm.cc:44]   --->   Operation 141 'mul' 'mul_ln44_18' <Predicate = (!icmp_ln38)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 142 [1/1] (3.42ns)   --->   "%mul_ln44_19 = mul i32 %A_buff_4_load, i32 %B_buff_34_reload_read" [gemm.cc:44]   --->   Operation 142 'mul' 'mul_ln44_19' <Predicate = (!icmp_ln38)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 143 [1/1] (3.42ns)   --->   "%mul_ln44_20 = mul i32 %A_buff_5_load, i32 %B_buff_42_reload_read" [gemm.cc:44]   --->   Operation 143 'mul' 'mul_ln44_20' <Predicate = (!icmp_ln38)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 144 [1/1] (3.42ns)   --->   "%mul_ln44_21 = mul i32 %A_buff_6_load, i32 %B_buff_50_reload_read" [gemm.cc:44]   --->   Operation 144 'mul' 'mul_ln44_21' <Predicate = (!icmp_ln38)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 145 [1/1] (3.42ns)   --->   "%mul_ln44_22 = mul i32 %A_buff_7_load, i32 %B_buff_58_reload_read" [gemm.cc:44]   --->   Operation 145 'mul' 'mul_ln44_22' <Predicate = (!icmp_ln38)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 146 [1/1] (1.01ns)   --->   "%add_ln44_14 = add i32 %mul_ln44_16, i32 %ABij_4" [gemm.cc:44]   --->   Operation 146 'add' 'add_ln44_14' <Predicate = (!icmp_ln38)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 147 [1/1] (1.01ns)   --->   "%add_ln44_15 = add i32 %mul_ln44_17, i32 %mul_ln44_18" [gemm.cc:44]   --->   Operation 147 'add' 'add_ln44_15' <Predicate = (!icmp_ln38)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 148 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln44_16 = add i32 %add_ln44_15, i32 %add_ln44_14" [gemm.cc:44]   --->   Operation 148 'add' 'add_ln44_16' <Predicate = (!icmp_ln38)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 149 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln44_17 = add i32 %mul_ln44_19, i32 %mul_ln44_20" [gemm.cc:44]   --->   Operation 149 'add' 'add_ln44_17' <Predicate = (!icmp_ln38)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 150 [1/1] (1.01ns)   --->   "%add_ln44_18 = add i32 %mul_ln44_21, i32 %mul_ln44_22" [gemm.cc:44]   --->   Operation 150 'add' 'add_ln44_18' <Predicate = (!icmp_ln38)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 151 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln44_19 = add i32 %add_ln44_18, i32 %add_ln44_17" [gemm.cc:44]   --->   Operation 151 'add' 'add_ln44_19' <Predicate = (!icmp_ln38)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 152 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%ABij_5 = add i32 %add_ln44_19, i32 %add_ln44_16" [gemm.cc:44]   --->   Operation 152 'add' 'ABij_5' <Predicate = (!icmp_ln38)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 153 [1/1] (0.00ns)   --->   "%AB_buff_2_addr = getelementptr i32 %AB_buff_2, i64 0, i64 %zext_ln38" [gemm.cc:47]   --->   Operation 153 'getelementptr' 'AB_buff_2_addr' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_2 : Operation 154 [1/1] (0.67ns)   --->   "%store_ln47 = store i32 %ABij_5, i3 %AB_buff_2_addr" [gemm.cc:47]   --->   Operation 154 'store' 'store_ln47' <Predicate = (!icmp_ln38)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 155 [1/1] (3.42ns)   --->   "%ABij_6 = mul i32 %A_buff_load, i32 %B_buff_3_reload_read" [gemm.cc:44]   --->   Operation 155 'mul' 'ABij_6' <Predicate = (!icmp_ln38)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 156 [1/1] (3.42ns)   --->   "%mul_ln44_24 = mul i32 %A_buff_1_load, i32 %B_buff_11_reload_read" [gemm.cc:44]   --->   Operation 156 'mul' 'mul_ln44_24' <Predicate = (!icmp_ln38)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 157 [1/1] (3.42ns)   --->   "%mul_ln44_25 = mul i32 %A_buff_2_load, i32 %B_buff_19_reload_read" [gemm.cc:44]   --->   Operation 157 'mul' 'mul_ln44_25' <Predicate = (!icmp_ln38)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 158 [1/1] (3.42ns)   --->   "%mul_ln44_26 = mul i32 %A_buff_3_load, i32 %B_buff_27_reload_read" [gemm.cc:44]   --->   Operation 158 'mul' 'mul_ln44_26' <Predicate = (!icmp_ln38)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 159 [1/1] (3.42ns)   --->   "%mul_ln44_27 = mul i32 %A_buff_4_load, i32 %B_buff_35_reload_read" [gemm.cc:44]   --->   Operation 159 'mul' 'mul_ln44_27' <Predicate = (!icmp_ln38)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 160 [1/1] (3.42ns)   --->   "%mul_ln44_28 = mul i32 %A_buff_5_load, i32 %B_buff_43_reload_read" [gemm.cc:44]   --->   Operation 160 'mul' 'mul_ln44_28' <Predicate = (!icmp_ln38)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 161 [1/1] (3.42ns)   --->   "%mul_ln44_29 = mul i32 %A_buff_6_load, i32 %B_buff_51_reload_read" [gemm.cc:44]   --->   Operation 161 'mul' 'mul_ln44_29' <Predicate = (!icmp_ln38)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 162 [1/1] (3.42ns)   --->   "%mul_ln44_30 = mul i32 %A_buff_7_load, i32 %B_buff_59_reload_read" [gemm.cc:44]   --->   Operation 162 'mul' 'mul_ln44_30' <Predicate = (!icmp_ln38)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 163 [1/1] (1.01ns)   --->   "%add_ln44_21 = add i32 %mul_ln44_24, i32 %ABij_6" [gemm.cc:44]   --->   Operation 163 'add' 'add_ln44_21' <Predicate = (!icmp_ln38)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 164 [1/1] (1.01ns)   --->   "%add_ln44_22 = add i32 %mul_ln44_25, i32 %mul_ln44_26" [gemm.cc:44]   --->   Operation 164 'add' 'add_ln44_22' <Predicate = (!icmp_ln38)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 165 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln44_23 = add i32 %add_ln44_22, i32 %add_ln44_21" [gemm.cc:44]   --->   Operation 165 'add' 'add_ln44_23' <Predicate = (!icmp_ln38)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 166 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln44_24 = add i32 %mul_ln44_27, i32 %mul_ln44_28" [gemm.cc:44]   --->   Operation 166 'add' 'add_ln44_24' <Predicate = (!icmp_ln38)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 167 [1/1] (1.01ns)   --->   "%add_ln44_25 = add i32 %mul_ln44_29, i32 %mul_ln44_30" [gemm.cc:44]   --->   Operation 167 'add' 'add_ln44_25' <Predicate = (!icmp_ln38)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 168 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln44_26 = add i32 %add_ln44_25, i32 %add_ln44_24" [gemm.cc:44]   --->   Operation 168 'add' 'add_ln44_26' <Predicate = (!icmp_ln38)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 169 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%ABij_7 = add i32 %add_ln44_26, i32 %add_ln44_23" [gemm.cc:44]   --->   Operation 169 'add' 'ABij_7' <Predicate = (!icmp_ln38)> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 170 [1/1] (0.00ns)   --->   "%AB_buff_3_addr = getelementptr i32 %AB_buff_3, i64 0, i64 %zext_ln38" [gemm.cc:47]   --->   Operation 170 'getelementptr' 'AB_buff_3_addr' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_2 : Operation 171 [1/1] (0.67ns)   --->   "%store_ln47 = store i32 %ABij_7, i3 %AB_buff_3_addr" [gemm.cc:47]   --->   Operation 171 'store' 'store_ln47' <Predicate = (!icmp_ln38)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>

State 3 <SV = 2> <Delay = 6.57>
ST_3 : Operation 172 [1/1] (0.00ns)   --->   "%specpipeline_ln39 = specpipeline void @_ssdm_op_SpecPipeline, i32 2, i32 0, i32 0, i32 0, void @empty_0" [gemm.cc:39]   --->   Operation 172 'specpipeline' 'specpipeline_ln39' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 173 [1/1] (0.00ns)   --->   "%specloopname_ln38 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13" [gemm.cc:38]   --->   Operation 173 'specloopname' 'specloopname_ln38' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 174 [1/1] (3.42ns)   --->   "%ABij_8 = mul i32 %A_buff_load, i32 %B_buff_4_reload_read" [gemm.cc:44]   --->   Operation 174 'mul' 'ABij_8' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 175 [1/1] (3.42ns)   --->   "%mul_ln44_32 = mul i32 %A_buff_1_load, i32 %B_buff_12_reload_read" [gemm.cc:44]   --->   Operation 175 'mul' 'mul_ln44_32' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 176 [1/1] (3.42ns)   --->   "%mul_ln44_33 = mul i32 %A_buff_2_load, i32 %B_buff_20_reload_read" [gemm.cc:44]   --->   Operation 176 'mul' 'mul_ln44_33' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 177 [1/1] (3.42ns)   --->   "%mul_ln44_34 = mul i32 %A_buff_3_load, i32 %B_buff_28_reload_read" [gemm.cc:44]   --->   Operation 177 'mul' 'mul_ln44_34' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 178 [1/1] (3.42ns)   --->   "%mul_ln44_35 = mul i32 %A_buff_4_load, i32 %B_buff_36_reload_read" [gemm.cc:44]   --->   Operation 178 'mul' 'mul_ln44_35' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 179 [1/1] (3.42ns)   --->   "%mul_ln44_36 = mul i32 %A_buff_5_load, i32 %B_buff_44_reload_read" [gemm.cc:44]   --->   Operation 179 'mul' 'mul_ln44_36' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 180 [1/1] (3.42ns)   --->   "%mul_ln44_37 = mul i32 %A_buff_6_load, i32 %B_buff_52_reload_read" [gemm.cc:44]   --->   Operation 180 'mul' 'mul_ln44_37' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 181 [1/1] (3.42ns)   --->   "%mul_ln44_38 = mul i32 %A_buff_7_load, i32 %B_buff_60_reload_read" [gemm.cc:44]   --->   Operation 181 'mul' 'mul_ln44_38' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 182 [1/1] (1.01ns)   --->   "%add_ln44_28 = add i32 %mul_ln44_32, i32 %ABij_8" [gemm.cc:44]   --->   Operation 182 'add' 'add_ln44_28' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 183 [1/1] (1.01ns)   --->   "%add_ln44_29 = add i32 %mul_ln44_33, i32 %mul_ln44_34" [gemm.cc:44]   --->   Operation 183 'add' 'add_ln44_29' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 184 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln44_30 = add i32 %add_ln44_29, i32 %add_ln44_28" [gemm.cc:44]   --->   Operation 184 'add' 'add_ln44_30' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 185 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln44_31 = add i32 %mul_ln44_35, i32 %mul_ln44_36" [gemm.cc:44]   --->   Operation 185 'add' 'add_ln44_31' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 186 [1/1] (1.01ns)   --->   "%add_ln44_32 = add i32 %mul_ln44_37, i32 %mul_ln44_38" [gemm.cc:44]   --->   Operation 186 'add' 'add_ln44_32' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 187 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln44_33 = add i32 %add_ln44_32, i32 %add_ln44_31" [gemm.cc:44]   --->   Operation 187 'add' 'add_ln44_33' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 188 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%ABij_9 = add i32 %add_ln44_33, i32 %add_ln44_30" [gemm.cc:44]   --->   Operation 188 'add' 'ABij_9' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 189 [1/1] (0.00ns)   --->   "%AB_buff_4_addr = getelementptr i32 %AB_buff_4, i64 0, i64 %zext_ln38" [gemm.cc:47]   --->   Operation 189 'getelementptr' 'AB_buff_4_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 190 [1/1] (0.67ns)   --->   "%store_ln47 = store i32 %ABij_9, i3 %AB_buff_4_addr" [gemm.cc:47]   --->   Operation 190 'store' 'store_ln47' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_3 : Operation 191 [1/1] (3.42ns)   --->   "%ABij_10 = mul i32 %A_buff_load, i32 %B_buff_5_reload_read" [gemm.cc:44]   --->   Operation 191 'mul' 'ABij_10' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 192 [1/1] (3.42ns)   --->   "%mul_ln44_40 = mul i32 %A_buff_1_load, i32 %B_buff_13_reload_read" [gemm.cc:44]   --->   Operation 192 'mul' 'mul_ln44_40' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 193 [1/1] (3.42ns)   --->   "%mul_ln44_41 = mul i32 %A_buff_2_load, i32 %B_buff_21_reload_read" [gemm.cc:44]   --->   Operation 193 'mul' 'mul_ln44_41' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 194 [1/1] (3.42ns)   --->   "%mul_ln44_42 = mul i32 %A_buff_3_load, i32 %B_buff_29_reload_read" [gemm.cc:44]   --->   Operation 194 'mul' 'mul_ln44_42' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 195 [1/1] (3.42ns)   --->   "%mul_ln44_43 = mul i32 %A_buff_4_load, i32 %B_buff_37_reload_read" [gemm.cc:44]   --->   Operation 195 'mul' 'mul_ln44_43' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 196 [1/1] (3.42ns)   --->   "%mul_ln44_44 = mul i32 %A_buff_5_load, i32 %B_buff_45_reload_read" [gemm.cc:44]   --->   Operation 196 'mul' 'mul_ln44_44' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 197 [1/1] (3.42ns)   --->   "%mul_ln44_45 = mul i32 %A_buff_6_load, i32 %B_buff_53_reload_read" [gemm.cc:44]   --->   Operation 197 'mul' 'mul_ln44_45' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 198 [1/1] (3.42ns)   --->   "%mul_ln44_46 = mul i32 %A_buff_7_load, i32 %B_buff_61_reload_read" [gemm.cc:44]   --->   Operation 198 'mul' 'mul_ln44_46' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 199 [1/1] (1.01ns)   --->   "%add_ln44_35 = add i32 %mul_ln44_40, i32 %ABij_10" [gemm.cc:44]   --->   Operation 199 'add' 'add_ln44_35' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 200 [1/1] (1.01ns)   --->   "%add_ln44_36 = add i32 %mul_ln44_41, i32 %mul_ln44_42" [gemm.cc:44]   --->   Operation 200 'add' 'add_ln44_36' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 201 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln44_37 = add i32 %add_ln44_36, i32 %add_ln44_35" [gemm.cc:44]   --->   Operation 201 'add' 'add_ln44_37' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 202 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln44_38 = add i32 %mul_ln44_43, i32 %mul_ln44_44" [gemm.cc:44]   --->   Operation 202 'add' 'add_ln44_38' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 203 [1/1] (1.01ns)   --->   "%add_ln44_39 = add i32 %mul_ln44_45, i32 %mul_ln44_46" [gemm.cc:44]   --->   Operation 203 'add' 'add_ln44_39' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 204 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln44_40 = add i32 %add_ln44_39, i32 %add_ln44_38" [gemm.cc:44]   --->   Operation 204 'add' 'add_ln44_40' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 205 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%ABij_11 = add i32 %add_ln44_40, i32 %add_ln44_37" [gemm.cc:44]   --->   Operation 205 'add' 'ABij_11' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 206 [1/1] (0.00ns)   --->   "%AB_buff_5_addr = getelementptr i32 %AB_buff_5, i64 0, i64 %zext_ln38" [gemm.cc:47]   --->   Operation 206 'getelementptr' 'AB_buff_5_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 207 [1/1] (0.67ns)   --->   "%store_ln47 = store i32 %ABij_11, i3 %AB_buff_5_addr" [gemm.cc:47]   --->   Operation 207 'store' 'store_ln47' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_3 : Operation 208 [1/1] (3.42ns)   --->   "%ABij_12 = mul i32 %A_buff_load, i32 %B_buff_6_reload_read" [gemm.cc:44]   --->   Operation 208 'mul' 'ABij_12' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 209 [1/1] (3.42ns)   --->   "%mul_ln44_48 = mul i32 %A_buff_1_load, i32 %B_buff_14_reload_read" [gemm.cc:44]   --->   Operation 209 'mul' 'mul_ln44_48' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 210 [1/1] (3.42ns)   --->   "%mul_ln44_49 = mul i32 %A_buff_2_load, i32 %B_buff_22_reload_read" [gemm.cc:44]   --->   Operation 210 'mul' 'mul_ln44_49' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 211 [1/1] (3.42ns)   --->   "%mul_ln44_50 = mul i32 %A_buff_3_load, i32 %B_buff_30_reload_read" [gemm.cc:44]   --->   Operation 211 'mul' 'mul_ln44_50' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 212 [1/1] (3.42ns)   --->   "%mul_ln44_51 = mul i32 %A_buff_4_load, i32 %B_buff_38_reload_read" [gemm.cc:44]   --->   Operation 212 'mul' 'mul_ln44_51' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 213 [1/1] (3.42ns)   --->   "%mul_ln44_52 = mul i32 %A_buff_5_load, i32 %B_buff_46_reload_read" [gemm.cc:44]   --->   Operation 213 'mul' 'mul_ln44_52' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 214 [1/1] (3.42ns)   --->   "%mul_ln44_53 = mul i32 %A_buff_6_load, i32 %B_buff_54_reload_read" [gemm.cc:44]   --->   Operation 214 'mul' 'mul_ln44_53' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 215 [1/1] (3.42ns)   --->   "%mul_ln44_54 = mul i32 %A_buff_7_load, i32 %B_buff_62_reload_read" [gemm.cc:44]   --->   Operation 215 'mul' 'mul_ln44_54' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 216 [1/1] (1.01ns)   --->   "%add_ln44_42 = add i32 %mul_ln44_48, i32 %ABij_12" [gemm.cc:44]   --->   Operation 216 'add' 'add_ln44_42' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 217 [1/1] (1.01ns)   --->   "%add_ln44_43 = add i32 %mul_ln44_49, i32 %mul_ln44_50" [gemm.cc:44]   --->   Operation 217 'add' 'add_ln44_43' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 218 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln44_44 = add i32 %add_ln44_43, i32 %add_ln44_42" [gemm.cc:44]   --->   Operation 218 'add' 'add_ln44_44' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 219 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln44_45 = add i32 %mul_ln44_51, i32 %mul_ln44_52" [gemm.cc:44]   --->   Operation 219 'add' 'add_ln44_45' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 220 [1/1] (1.01ns)   --->   "%add_ln44_46 = add i32 %mul_ln44_53, i32 %mul_ln44_54" [gemm.cc:44]   --->   Operation 220 'add' 'add_ln44_46' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 221 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln44_47 = add i32 %add_ln44_46, i32 %add_ln44_45" [gemm.cc:44]   --->   Operation 221 'add' 'add_ln44_47' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 222 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%ABij_13 = add i32 %add_ln44_47, i32 %add_ln44_44" [gemm.cc:44]   --->   Operation 222 'add' 'ABij_13' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 223 [1/1] (0.00ns)   --->   "%AB_buff_6_addr = getelementptr i32 %AB_buff_6, i64 0, i64 %zext_ln38" [gemm.cc:47]   --->   Operation 223 'getelementptr' 'AB_buff_6_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 224 [1/1] (0.67ns)   --->   "%store_ln47 = store i32 %ABij_13, i3 %AB_buff_6_addr" [gemm.cc:47]   --->   Operation 224 'store' 'store_ln47' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_3 : Operation 225 [1/1] (3.42ns)   --->   "%ABij_14 = mul i32 %A_buff_load, i32 %B_buff_7_reload_read" [gemm.cc:44]   --->   Operation 225 'mul' 'ABij_14' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 226 [1/1] (3.42ns)   --->   "%mul_ln44_56 = mul i32 %A_buff_1_load, i32 %B_buff_15_reload_read" [gemm.cc:44]   --->   Operation 226 'mul' 'mul_ln44_56' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 227 [1/1] (3.42ns)   --->   "%mul_ln44_57 = mul i32 %A_buff_2_load, i32 %B_buff_23_reload_read" [gemm.cc:44]   --->   Operation 227 'mul' 'mul_ln44_57' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 228 [1/1] (3.42ns)   --->   "%mul_ln44_58 = mul i32 %A_buff_3_load, i32 %B_buff_31_reload_read" [gemm.cc:44]   --->   Operation 228 'mul' 'mul_ln44_58' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 229 [1/1] (3.42ns)   --->   "%mul_ln44_59 = mul i32 %A_buff_4_load, i32 %B_buff_39_reload_read" [gemm.cc:44]   --->   Operation 229 'mul' 'mul_ln44_59' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 230 [1/1] (3.42ns)   --->   "%mul_ln44_60 = mul i32 %A_buff_5_load, i32 %B_buff_47_reload_read" [gemm.cc:44]   --->   Operation 230 'mul' 'mul_ln44_60' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 231 [1/1] (3.42ns)   --->   "%mul_ln44_61 = mul i32 %A_buff_6_load, i32 %B_buff_55_reload_read" [gemm.cc:44]   --->   Operation 231 'mul' 'mul_ln44_61' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 232 [1/1] (3.42ns)   --->   "%mul_ln44_62 = mul i32 %A_buff_7_load, i32 %B_buff_63_reload_read" [gemm.cc:44]   --->   Operation 232 'mul' 'mul_ln44_62' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 233 [1/1] (1.01ns)   --->   "%add_ln44_49 = add i32 %mul_ln44_56, i32 %ABij_14" [gemm.cc:44]   --->   Operation 233 'add' 'add_ln44_49' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 234 [1/1] (1.01ns)   --->   "%add_ln44_50 = add i32 %mul_ln44_57, i32 %mul_ln44_58" [gemm.cc:44]   --->   Operation 234 'add' 'add_ln44_50' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 235 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln44_51 = add i32 %add_ln44_50, i32 %add_ln44_49" [gemm.cc:44]   --->   Operation 235 'add' 'add_ln44_51' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 236 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln44_52 = add i32 %mul_ln44_59, i32 %mul_ln44_60" [gemm.cc:44]   --->   Operation 236 'add' 'add_ln44_52' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 237 [1/1] (1.01ns)   --->   "%add_ln44_53 = add i32 %mul_ln44_61, i32 %mul_ln44_62" [gemm.cc:44]   --->   Operation 237 'add' 'add_ln44_53' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 238 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln44_54 = add i32 %add_ln44_53, i32 %add_ln44_52" [gemm.cc:44]   --->   Operation 238 'add' 'add_ln44_54' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 239 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%ABij_15 = add i32 %add_ln44_54, i32 %add_ln44_51" [gemm.cc:44]   --->   Operation 239 'add' 'ABij_15' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 240 [1/1] (0.00ns)   --->   "%AB_buff_7_addr = getelementptr i32 %AB_buff_7, i64 0, i64 %zext_ln38" [gemm.cc:47]   --->   Operation 240 'getelementptr' 'AB_buff_7_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 241 [1/1] (0.67ns)   --->   "%store_ln47 = store i32 %ABij_15, i3 %AB_buff_7_addr" [gemm.cc:47]   --->   Operation 241 'store' 'store_ln47' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_3 : Operation 242 [1/1] (0.00ns)   --->   "%br_ln38 = br void %for.inc.7" [gemm.cc:38]   --->   Operation 242 'br' 'br_ln38' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.22ns
The critical path consists of the following:
	'alloca' operation ('i') [81]  (0 ns)
	'load' operation ('i', gemm.cc:38) on local variable 'i' [149]  (0 ns)
	'add' operation ('add_ln38', gemm.cc:38) [152]  (0.797 ns)
	'store' operation ('store_ln38', gemm.cc:38) of variable 'add_ln38', gemm.cc:38 on local variable 'i' [310]  (0.427 ns)

 <State 2>: 7.25ns
The critical path consists of the following:
	'load' operation ('A_buff_6_load', gemm.cc:44) on array 'A_buff_6' [177]  (0.677 ns)
	'mul' operation ('mul_ln44_5', gemm.cc:44) [178]  (3.42 ns)
	'add' operation ('add_ln44_4', gemm.cc:44) [186]  (1.02 ns)
	'add' operation ('add_ln44_5', gemm.cc:44) [187]  (0.731 ns)
	'add' operation ('ABij', gemm.cc:44) [188]  (0.731 ns)
	'store' operation ('store_ln47', gemm.cc:47) of variable 'ABij', gemm.cc:44 on array 'AB_buff' [190]  (0.677 ns)

 <State 3>: 6.57ns
The critical path consists of the following:
	'mul' operation ('mul_ln44_37', gemm.cc:44) [248]  (3.42 ns)
	'add' operation ('add_ln44_32', gemm.cc:44) [254]  (1.02 ns)
	'add' operation ('add_ln44_33', gemm.cc:44) [255]  (0.731 ns)
	'add' operation ('ABij', gemm.cc:44) [256]  (0.731 ns)
	'store' operation ('store_ln47', gemm.cc:47) of variable 'ABij', gemm.cc:44 on array 'AB_buff_4' [258]  (0.677 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
