#![no_main]
#![no_std]

#[macro_use]
mod utilities;
use stm32h7xx_hal::{
    independent_watchdog::IndependentWatchdog, pac, prelude::*,
};

use cortex_m_rt::entry;

use log::info;

#[entry]
fn main() -> ! {
    utilities::logger::init();
    let dp = pac::Peripherals::take().unwrap();

    // Constrain and Freeze power
    info!("Setup PWR...                  ");
    let pwr = dp.PWR.constrain();
    let pwrcfg = example_power!(pwr).freeze();

    // Constrain and Freeze clock
    info!("Setup RCC...                  ");
    let rcc = dp.RCC.constrain();
    let _ccdr = rcc.sys_ck(96.MHz()).freeze(pwrcfg, &dp.SYSCFG);

    #[cfg(any(feature = "rm0433", feature = "rm0455"))]
    let mut watchdog = IndependentWatchdog::new(dp.IWDG);

    // Dual core parts
    #[cfg(all(feature = "rm0399", feature = "cm7"))]
    let mut watchdog = IndependentWatchdog::new(dp.IWDG1);
    #[cfg(all(feature = "rm0399", feature = "cm4"))]
    let mut watchdog = IndependentWatchdog::new(dp.IWDG2);

    // RM0468
    #[cfg(feature = "rm0468")]
    let mut watchdog = IndependentWatchdog::new(dp.IWDG1);

    info!("");
    info!("stm32h7xx-hal example - Watchdog");
    info!("");

    // If the watchdog is working correctly this print should
    // appear again and again as the chip gets restarted
    info!("Watchdog restarted!           ");

    // Enable the watchdog with a limit of 32.76 seconds (which is the maximum this watchdog can do) and wait forever
    // -> restart the chip
    watchdog.start(32_760.millis());

    // Alternatively, there's also a windowed option where if the watchdog is fed before the window time, it will reset the chip as well
    // watchdog.start_windowed(100.millis(), 200.millis());

    loop {
        // We can feed the watchdog like this:
        // watchdog.feed();
        cortex_m::asm::nop()
    }
}
