<!DOCTYPE  html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en" lang="en"><head><meta http-equiv="Content-Type" content="text/html; charset=utf-8"/><title>Speedster7t 2D NoC Rows and Columns</title><link href="navigation.css" rel="stylesheet" type="text/css"/><link href="document.css" rel="stylesheet" type="text/css"/></head><body><p class="top_nav"><a href="part17.htm">&lt; Previous</a><span> | </span><a href="../Speedster7t_2D_Network_on_Chip_User_Guide_UG089.html">Contents</a><span> | </span><a href="part19.htm">Next &gt;</a></p><p class="s4" style="padding-bottom: 3pt;padding-left: 6pt;text-indent: 0pt;text-align: left;"><a name="bookmark34">&zwnj;</a>Chapter - 3: Speedster7t 2D NoC Rows and Columns<a name="bookmark43">&zwnj;</a></p><p style="padding-left: 6pt;text-indent: 0pt;line-height: 1pt;text-align: left;"><span><img width="672" height="1" alt="image" src="Image_034.png"/></span></p><p style="padding-top: 9pt;padding-left: 6pt;text-indent: 0pt;text-align: left;">The rows and columns of the 2D NoC are placed over the FPGA fabric and do not break the connectivity within the fabric. This structure allows the logic in the FPGA fabric to connect to the 2D NoC through NoC access points (NAPs). The rows and columns are connected to the peripheral portion of the 2D NoC, which communicates with the interface subsystems such as GDDR6, PCIe, and DDR4. The columns also have direct connections to the Ethernet MAC, and thus connect easily to user logic in the FPGA fabric.</p><p style="padding-top: 6pt;text-indent: 0pt;text-align: left;"><br/></p><p class="toc">&nbsp;</p><div class="toc"><a class="toc0" href="part19.htm">Structure and Performance</a><a class="toc0" href="part20.htm">Modes of Operation</a><a class="toc1" href="part21.htm">AXI Mode</a><a class="toc1" href="part22.htm">Data Streaming</a><a class="toc1" href="part23.htm">Ethernet Packet Transfers</a><a class="toc0" href="part24.htm">Additional Features</a><a class="toc1" href="part25.htm">Clock Domain Crossing</a><a class="toc1" href="part26.htm">Transaction Arbitration</a></div><p class="nav">&nbsp;&nbsp;</p><p class="nav">&nbsp;</p><p class="nav"><a href="part17.htm">&lt; Previous</a><span> | </span><a href="../Speedster7t_2D_Network_on_Chip_User_Guide_UG089.html">Contents</a><span> | </span><a href="part19.htm">Next &gt;</a></p><p class="nav">&nbsp;&nbsp;</p></body></html>
