{
  "design": {
    "design_info": {
      "boundary_crc": "0x0",
      "device": "xc7a35ticpg236-1L",
      "gen_directory": "../../../../GRUPO6_TP3_COMISION2.1.gen/sources_1/bd/ANDBitaBit_bd",
      "name": "ANDBitaBit_bd",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2023.2"
    },
    "design_tree": {
      "xlslice_0": "",
      "xlslice_1": "",
      "xlslice_2": "",
      "xlslice_3": "",
      "xlslice_4": "",
      "xlslice_5": "",
      "xlslice_6": "",
      "xlslice_7": "",
      "util_vector_logic_0": "",
      "util_vector_logic_1": "",
      "util_vector_logic_2": "",
      "util_vector_logic_3": "",
      "xlconcat_0": ""
    },
    "ports": {
      "A": {
        "direction": "I",
        "left": "3",
        "right": "0"
      },
      "B": {
        "direction": "I",
        "left": "3",
        "right": "0"
      },
      "R": {
        "direction": "O",
        "left": "3",
        "right": "0"
      }
    },
    "components": {
      "xlslice_0": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "ip_revision": "3",
        "xci_name": "ANDBitaBit_bd_xlslice_0_0",
        "xci_path": "ip\\ANDBitaBit_bd_xlslice_0_0\\ANDBitaBit_bd_xlslice_0_0.xci",
        "inst_hier_path": "xlslice_0",
        "parameters": {
          "DIN_TO": {
            "value": "2"
          },
          "DIN_WIDTH": {
            "value": "4"
          }
        }
      },
      "xlslice_1": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "ip_revision": "3",
        "xci_name": "ANDBitaBit_bd_xlslice_0_1",
        "xci_path": "ip\\ANDBitaBit_bd_xlslice_0_1\\ANDBitaBit_bd_xlslice_0_1.xci",
        "inst_hier_path": "xlslice_1",
        "parameters": {
          "DIN_FROM": {
            "value": "1"
          },
          "DIN_TO": {
            "value": "1"
          },
          "DIN_WIDTH": {
            "value": "4"
          }
        }
      },
      "xlslice_2": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "ip_revision": "3",
        "xci_name": "ANDBitaBit_bd_xlslice_0_2",
        "xci_path": "ip\\ANDBitaBit_bd_xlslice_0_2\\ANDBitaBit_bd_xlslice_0_2.xci",
        "inst_hier_path": "xlslice_2",
        "parameters": {
          "DIN_FROM": {
            "value": "0"
          },
          "DIN_TO": {
            "value": "0"
          },
          "DIN_WIDTH": {
            "value": "4"
          }
        }
      },
      "xlslice_3": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "ip_revision": "3",
        "xci_name": "ANDBitaBit_bd_xlslice_0_3",
        "xci_path": "ip\\ANDBitaBit_bd_xlslice_0_3\\ANDBitaBit_bd_xlslice_0_3.xci",
        "inst_hier_path": "xlslice_3",
        "parameters": {
          "DIN_FROM": {
            "value": "3"
          },
          "DIN_TO": {
            "value": "3"
          },
          "DIN_WIDTH": {
            "value": "4"
          }
        }
      },
      "xlslice_4": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "ip_revision": "3",
        "xci_name": "ANDBitaBit_bd_xlslice_0_4",
        "xci_path": "ip\\ANDBitaBit_bd_xlslice_0_4\\ANDBitaBit_bd_xlslice_0_4.xci",
        "inst_hier_path": "xlslice_4",
        "parameters": {
          "DIN_TO": {
            "value": "2"
          },
          "DIN_WIDTH": {
            "value": "4"
          }
        }
      },
      "xlslice_5": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "ip_revision": "3",
        "xci_name": "ANDBitaBit_bd_xlslice_1_0",
        "xci_path": "ip\\ANDBitaBit_bd_xlslice_1_0\\ANDBitaBit_bd_xlslice_1_0.xci",
        "inst_hier_path": "xlslice_5",
        "parameters": {
          "DIN_FROM": {
            "value": "1"
          },
          "DIN_TO": {
            "value": "1"
          },
          "DIN_WIDTH": {
            "value": "4"
          }
        }
      },
      "xlslice_6": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "ip_revision": "3",
        "xci_name": "ANDBitaBit_bd_xlslice_2_0",
        "xci_path": "ip\\ANDBitaBit_bd_xlslice_2_0\\ANDBitaBit_bd_xlslice_2_0.xci",
        "inst_hier_path": "xlslice_6",
        "parameters": {
          "DIN_FROM": {
            "value": "0"
          },
          "DIN_TO": {
            "value": "0"
          },
          "DIN_WIDTH": {
            "value": "4"
          }
        }
      },
      "xlslice_7": {
        "vlnv": "xilinx.com:ip:xlslice:1.0",
        "ip_revision": "3",
        "xci_name": "ANDBitaBit_bd_xlslice_3_0",
        "xci_path": "ip\\ANDBitaBit_bd_xlslice_3_0\\ANDBitaBit_bd_xlslice_3_0.xci",
        "inst_hier_path": "xlslice_7",
        "parameters": {
          "DIN_FROM": {
            "value": "3"
          },
          "DIN_TO": {
            "value": "3"
          },
          "DIN_WIDTH": {
            "value": "4"
          }
        }
      },
      "util_vector_logic_0": {
        "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
        "ip_revision": "3",
        "xci_name": "ANDBitaBit_bd_util_vector_logic_0_0",
        "xci_path": "ip\\ANDBitaBit_bd_util_vector_logic_0_0\\ANDBitaBit_bd_util_vector_logic_0_0.xci",
        "inst_hier_path": "util_vector_logic_0",
        "parameters": {
          "C_SIZE": {
            "value": "1"
          }
        }
      },
      "util_vector_logic_1": {
        "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
        "ip_revision": "3",
        "xci_name": "ANDBitaBit_bd_util_vector_logic_0_1",
        "xci_path": "ip\\ANDBitaBit_bd_util_vector_logic_0_1\\ANDBitaBit_bd_util_vector_logic_0_1.xci",
        "inst_hier_path": "util_vector_logic_1",
        "parameters": {
          "C_SIZE": {
            "value": "1"
          }
        }
      },
      "util_vector_logic_2": {
        "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
        "ip_revision": "3",
        "xci_name": "ANDBitaBit_bd_util_vector_logic_0_2",
        "xci_path": "ip\\ANDBitaBit_bd_util_vector_logic_0_2\\ANDBitaBit_bd_util_vector_logic_0_2.xci",
        "inst_hier_path": "util_vector_logic_2",
        "parameters": {
          "C_SIZE": {
            "value": "1"
          }
        }
      },
      "util_vector_logic_3": {
        "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
        "ip_revision": "3",
        "xci_name": "ANDBitaBit_bd_util_vector_logic_0_3",
        "xci_path": "ip\\ANDBitaBit_bd_util_vector_logic_0_3\\ANDBitaBit_bd_util_vector_logic_0_3.xci",
        "inst_hier_path": "util_vector_logic_3",
        "parameters": {
          "C_SIZE": {
            "value": "1"
          }
        }
      },
      "xlconcat_0": {
        "vlnv": "xilinx.com:ip:xlconcat:2.1",
        "ip_revision": "5",
        "xci_name": "ANDBitaBit_bd_xlconcat_0_0",
        "xci_path": "ip\\ANDBitaBit_bd_xlconcat_0_0\\ANDBitaBit_bd_xlconcat_0_0.xci",
        "inst_hier_path": "xlconcat_0",
        "parameters": {
          "NUM_PORTS": {
            "value": "4"
          }
        }
      }
    },
    "nets": {
      "A_1": {
        "ports": [
          "A",
          "xlslice_3/Din",
          "xlslice_0/Din",
          "xlslice_1/Din",
          "xlslice_2/Din"
        ]
      },
      "B_1": {
        "ports": [
          "B",
          "xlslice_7/Din",
          "xlslice_6/Din",
          "xlslice_5/Din",
          "xlslice_4/Din"
        ]
      },
      "util_vector_logic_0_Res": {
        "ports": [
          "util_vector_logic_0/Res",
          "xlconcat_0/In0"
        ]
      },
      "util_vector_logic_1_Res": {
        "ports": [
          "util_vector_logic_1/Res",
          "xlconcat_0/In3"
        ]
      },
      "util_vector_logic_2_Res": {
        "ports": [
          "util_vector_logic_2/Res",
          "xlconcat_0/In1"
        ]
      },
      "util_vector_logic_3_Res": {
        "ports": [
          "util_vector_logic_3/Res",
          "xlconcat_0/In2"
        ]
      },
      "xlconcat_0_dout": {
        "ports": [
          "xlconcat_0/dout",
          "R"
        ]
      },
      "xlslice_0_Dout": {
        "ports": [
          "xlslice_0/Dout",
          "util_vector_logic_2/Op1"
        ]
      },
      "xlslice_1_Dout": {
        "ports": [
          "xlslice_1/Dout",
          "util_vector_logic_3/Op1"
        ]
      },
      "xlslice_2_Dout": {
        "ports": [
          "xlslice_2/Dout",
          "util_vector_logic_1/Op1"
        ]
      },
      "xlslice_3_Dout": {
        "ports": [
          "xlslice_3/Dout",
          "util_vector_logic_0/Op1"
        ]
      },
      "xlslice_4_Dout": {
        "ports": [
          "xlslice_4/Dout",
          "util_vector_logic_1/Op2"
        ]
      },
      "xlslice_5_Dout": {
        "ports": [
          "xlslice_5/Dout",
          "util_vector_logic_3/Op2"
        ]
      },
      "xlslice_6_Dout": {
        "ports": [
          "xlslice_6/Dout",
          "util_vector_logic_2/Op2"
        ]
      },
      "xlslice_7_Dout": {
        "ports": [
          "xlslice_7/Dout",
          "util_vector_logic_0/Op2"
        ]
      }
    }
  }
}