// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2015.4
// Copyright (C) 2015 Xilinx Inc. All rights reserved.
// 
// ===========================================================

#ifndef _cmpy_complex_top_Loop_2_proc_HH_
#define _cmpy_complex_top_Loop_2_proc_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "cmpy_complex_top_cordic_base.h"
#include "cmpy_complex_top_cordic_base_1.h"
#include "cmpy_complex_top_fxp_sqrt_20_2_20_2_s.h"
#include "cmpy_complex_top_mul_40ns_38s_77_7.h"
#include "cmpy_complex_top_mul_19ns_20s_39_3.h"
#include "cmpy_complex_top_mul_mul_10s_18s_28_1.h"

namespace ap_rtl {

struct cmpy_complex_top_Loop_2_proc : public sc_module {
    // Port declarations 25
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_in< sc_logic > ap_continue;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_in< sc_lv<10> > factor_V_dout;
    sc_in< sc_logic > factor_V_empty_n;
    sc_out< sc_logic > factor_V_read;
    sc_in< sc_lv<32> > nL_dout;
    sc_in< sc_logic > nL_empty_n;
    sc_out< sc_logic > nL_read;
    sc_out< sc_lv<11> > refAtans_V_address0;
    sc_out< sc_logic > refAtans_V_ce0;
    sc_in< sc_lv<20> > refAtans_V_q0;
    sc_in< sc_lv<24> > prealign_V_TDATA;
    sc_in< sc_logic > prealign_V_TVALID;
    sc_out< sc_logic > prealign_V_TREADY;
    sc_in< sc_lv<24> > sig_TDATA;
    sc_in< sc_logic > sig_TVALID;
    sc_out< sc_logic > sig_TREADY;
    sc_out< sc_lv<40> > cmp_TDATA;
    sc_out< sc_logic > cmp_TVALID;
    sc_in< sc_logic > cmp_TREADY;


    // Module declarations
    cmpy_complex_top_Loop_2_proc(sc_module_name name);
    SC_HAS_PROCESS(cmpy_complex_top_Loop_2_proc);

    ~cmpy_complex_top_Loop_2_proc();

    sc_trace_file* mVcdFile;

    cmpy_complex_top_cordic_base* grp_cmpy_complex_top_cordic_base_fu_238;
    cmpy_complex_top_cordic_base_1* grp_cmpy_complex_top_cordic_base_1_fu_244;
    cmpy_complex_top_fxp_sqrt_20_2_20_2_s* grp_cmpy_complex_top_fxp_sqrt_20_2_20_2_s_fu_249;
    cmpy_complex_top_mul_40ns_38s_77_7<1,7,40,38,77>* cmpy_complex_top_mul_40ns_38s_77_7_U11;
    cmpy_complex_top_mul_19ns_20s_39_3<1,3,19,20,39>* cmpy_complex_top_mul_19ns_20s_39_3_U12;
    cmpy_complex_top_mul_19ns_20s_39_3<1,3,19,20,39>* cmpy_complex_top_mul_19ns_20s_39_3_U13;
    cmpy_complex_top_mul_mul_10s_18s_28_1<1,1,10,18,28>* cmpy_complex_top_mul_mul_10s_18s_28_1_U14;
    sc_signal< sc_logic > ap_done_reg;
    sc_signal< sc_lv<3> > ap_CS_fsm;
    sc_signal< sc_logic > ap_sig_cseq_ST_st1_fsm_0;
    sc_signal< bool > ap_sig_bdd_22;
    sc_signal< sc_lv<31> > p_Val2_7_reg_227;
    sc_signal< sc_lv<32> > nL_read_reg_979;
    sc_signal< bool > ap_sig_bdd_63;
    sc_signal< sc_lv<28> > OP2_V_fu_254_p1;
    sc_signal< sc_lv<28> > OP2_V_reg_984;
    sc_signal< sc_lv<1> > tmp_18_i_fu_262_p2;
    sc_signal< sc_lv<1> > tmp_18_i_reg_989;
    sc_signal< sc_logic > ap_sig_cseq_ST_pp0_stg0_fsm_1;
    sc_signal< bool > ap_sig_bdd_75;
    sc_signal< bool > ap_sig_bdd_85;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it0;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it1;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it2;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it3;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it4;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it5;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it6;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it7;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it8;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it9;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it10;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it11;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it12;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it13;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it14;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it15;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it16;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it17;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it18;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it19;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it20;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it21;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it22;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it23;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it24;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it25;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it26;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it27;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it28;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it29;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it30;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it31;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it32;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_18_i_reg_989_pp0_it32;
    sc_signal< sc_logic > ap_sig_ioackin_cmp_TREADY;
    sc_signal< sc_logic > ap_reg_ppiten_pp0_it33;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_18_i_reg_989_pp0_it1;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_18_i_reg_989_pp0_it2;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_18_i_reg_989_pp0_it3;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_18_i_reg_989_pp0_it4;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_18_i_reg_989_pp0_it5;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_18_i_reg_989_pp0_it6;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_18_i_reg_989_pp0_it7;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_18_i_reg_989_pp0_it8;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_18_i_reg_989_pp0_it9;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_18_i_reg_989_pp0_it10;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_18_i_reg_989_pp0_it11;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_18_i_reg_989_pp0_it12;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_18_i_reg_989_pp0_it13;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_18_i_reg_989_pp0_it14;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_18_i_reg_989_pp0_it15;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_18_i_reg_989_pp0_it16;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_18_i_reg_989_pp0_it17;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_18_i_reg_989_pp0_it18;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_18_i_reg_989_pp0_it19;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_18_i_reg_989_pp0_it20;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_18_i_reg_989_pp0_it21;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_18_i_reg_989_pp0_it22;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_18_i_reg_989_pp0_it23;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_18_i_reg_989_pp0_it24;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_18_i_reg_989_pp0_it25;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_18_i_reg_989_pp0_it26;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_18_i_reg_989_pp0_it27;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_18_i_reg_989_pp0_it28;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_18_i_reg_989_pp0_it29;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_18_i_reg_989_pp0_it30;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_18_i_reg_989_pp0_it31;
    sc_signal< sc_lv<31> > x_fu_267_p2;
    sc_signal< sc_lv<18> > p_Val2_8_reg_998;
    sc_signal< sc_lv<12> > tmp_1057_fu_290_p1;
    sc_signal< sc_lv<12> > tmp_1057_reg_1003;
    sc_signal< sc_lv<2> > tmp_1058_fu_294_p1;
    sc_signal< sc_lv<2> > tmp_1058_reg_1008;
    sc_signal< sc_lv<2> > ap_reg_ppstg_tmp_1058_reg_1008_pp0_it1;
    sc_signal< sc_lv<5> > tmp_1989_i_reg_1013;
    sc_signal< sc_lv<20> > val_V_fu_359_p2;
    sc_signal< sc_lv<20> > val_V_reg_1018;
    sc_signal< sc_lv<8> > tmp_1987_i_fu_421_p3;
    sc_signal< sc_lv<8> > tmp_1987_i_reg_1023;
    sc_signal< sc_lv<12> > p_2_i_fu_466_p3;
    sc_signal< sc_lv<12> > p_2_i_reg_1028;
    sc_signal< sc_lv<12> > ap_reg_ppstg_p_2_i_reg_1028_pp0_it2;
    sc_signal< sc_lv<12> > ap_reg_ppstg_p_2_i_reg_1028_pp0_it3;
    sc_signal< sc_lv<12> > ap_reg_ppstg_p_2_i_reg_1028_pp0_it4;
    sc_signal< sc_lv<12> > ap_reg_ppstg_p_2_i_reg_1028_pp0_it5;
    sc_signal< sc_lv<12> > ap_reg_ppstg_p_2_i_reg_1028_pp0_it6;
    sc_signal< sc_lv<12> > ap_reg_ppstg_p_2_i_reg_1028_pp0_it7;
    sc_signal< sc_lv<12> > ap_reg_ppstg_p_2_i_reg_1028_pp0_it8;
    sc_signal< sc_lv<8> > p_Val2_3_i_fu_481_p2;
    sc_signal< sc_lv<8> > p_Val2_3_i_reg_1033;
    sc_signal< sc_lv<8> > ap_reg_ppstg_p_Val2_3_i_reg_1033_pp0_it3;
    sc_signal< sc_lv<8> > ap_reg_ppstg_p_Val2_3_i_reg_1033_pp0_it4;
    sc_signal< sc_lv<8> > ap_reg_ppstg_p_Val2_3_i_reg_1033_pp0_it5;
    sc_signal< sc_lv<8> > ap_reg_ppstg_p_Val2_3_i_reg_1033_pp0_it6;
    sc_signal< sc_lv<8> > ap_reg_ppstg_p_Val2_3_i_reg_1033_pp0_it7;
    sc_signal< sc_lv<8> > ap_reg_ppstg_p_Val2_3_i_reg_1033_pp0_it8;
    sc_signal< sc_lv<8> > ap_reg_ppstg_p_Val2_3_i_reg_1033_pp0_it9;
    sc_signal< sc_lv<8> > ap_reg_ppstg_p_Val2_3_i_reg_1033_pp0_it10;
    sc_signal< sc_lv<8> > ap_reg_ppstg_p_Val2_3_i_reg_1033_pp0_it11;
    sc_signal< sc_lv<8> > ap_reg_ppstg_p_Val2_3_i_reg_1033_pp0_it12;
    sc_signal< sc_lv<8> > ap_reg_ppstg_p_Val2_3_i_reg_1033_pp0_it13;
    sc_signal< sc_lv<8> > ap_reg_ppstg_p_Val2_3_i_reg_1033_pp0_it14;
    sc_signal< sc_lv<8> > ap_reg_ppstg_p_Val2_3_i_reg_1033_pp0_it15;
    sc_signal< sc_lv<8> > ap_reg_ppstg_p_Val2_3_i_reg_1033_pp0_it16;
    sc_signal< sc_lv<8> > ap_reg_ppstg_p_Val2_3_i_reg_1033_pp0_it17;
    sc_signal< sc_lv<8> > ap_reg_ppstg_p_Val2_3_i_reg_1033_pp0_it18;
    sc_signal< sc_lv<8> > ap_reg_ppstg_p_Val2_3_i_reg_1033_pp0_it19;
    sc_signal< sc_lv<8> > ap_reg_ppstg_p_Val2_3_i_reg_1033_pp0_it20;
    sc_signal< sc_lv<15> > tmp_1063_fu_490_p1;
    sc_signal< sc_lv<15> > tmp_1063_reg_1043;
    sc_signal< sc_lv<20> > p_Val2_13_reg_1048;
    sc_signal< sc_lv<1> > tmp_1064_reg_1058;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_1064_reg_1058_pp0_it12;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_1064_reg_1058_pp0_it13;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_1064_reg_1058_pp0_it14;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_1064_reg_1058_pp0_it15;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_1064_reg_1058_pp0_it16;
    sc_signal< sc_lv<1> > ap_reg_ppstg_tmp_1064_reg_1058_pp0_it17;
    sc_signal< sc_lv<19> > grp_cmpy_complex_top_fxp_sqrt_20_2_20_2_s_fu_249_ap_return;
    sc_signal< sc_lv<19> > xuout_V_i_reg_1064;
    sc_signal< sc_lv<19> > ap_reg_ppstg_xuout_V_i_reg_1064_pp0_it12;
    sc_signal< sc_lv<19> > ap_reg_ppstg_xuout_V_i_reg_1064_pp0_it13;
    sc_signal< sc_lv<19> > ap_reg_ppstg_xuout_V_i_reg_1064_pp0_it14;
    sc_signal< sc_lv<19> > ap_reg_ppstg_xuout_V_i_reg_1064_pp0_it15;
    sc_signal< sc_lv<19> > ap_reg_ppstg_xuout_V_i_reg_1064_pp0_it16;
    sc_signal< sc_lv<19> > ap_reg_ppstg_xuout_V_i_reg_1064_pp0_it17;
    sc_signal< sc_lv<19> > ap_reg_ppstg_xuout_V_i_reg_1064_pp0_it18;
    sc_signal< sc_lv<19> > ap_reg_ppstg_xuout_V_i_reg_1064_pp0_it19;
    sc_signal< sc_lv<19> > ap_reg_ppstg_xuout_V_i_reg_1064_pp0_it20;
    sc_signal< sc_lv<19> > ap_reg_ppstg_xuout_V_i_reg_1064_pp0_it21;
    sc_signal< sc_lv<19> > ap_reg_ppstg_xuout_V_i_reg_1064_pp0_it22;
    sc_signal< sc_lv<19> > ap_reg_ppstg_xuout_V_i_reg_1064_pp0_it23;
    sc_signal< sc_lv<19> > ap_reg_ppstg_xuout_V_i_reg_1064_pp0_it24;
    sc_signal< sc_lv<19> > ap_reg_ppstg_xuout_V_i_reg_1064_pp0_it25;
    sc_signal< sc_lv<19> > ap_reg_ppstg_xuout_V_i_reg_1064_pp0_it26;
    sc_signal< sc_lv<19> > ap_reg_ppstg_xuout_V_i_reg_1064_pp0_it27;
    sc_signal< sc_lv<19> > ap_reg_ppstg_xuout_V_i_reg_1064_pp0_it28;
    sc_signal< sc_lv<19> > ap_reg_ppstg_xuout_V_i_reg_1064_pp0_it29;
    sc_signal< sc_lv<19> > ap_reg_ppstg_xuout_V_i_reg_1064_pp0_it30;
    sc_signal< sc_lv<77> > grp_fu_518_p2;
    sc_signal< sc_lv<77> > mul_reg_1069;
    sc_signal< sc_lv<21> > tmp_1066_reg_1074;
    sc_signal< sc_lv<20> > tmp_145_fu_577_p3;
    sc_signal< sc_lv<20> > tmp_145_reg_1079;
    sc_signal< sc_lv<20> > p_Val2_16_fu_584_p2;
    sc_signal< sc_lv<20> > p_Val2_16_reg_1084;
    sc_signal< sc_lv<1> > tmp_1070_reg_1089;
    sc_signal< sc_lv<18> > tmp_1071_fu_671_p1;
    sc_signal< sc_lv<18> > tmp_1071_reg_1094;
    sc_signal< sc_lv<1> > tmp_1072_reg_1099;
    sc_signal< sc_lv<1> > tmp_1073_reg_1104;
    sc_signal< sc_lv<20> > p_Val2_i5_fu_722_p2;
    sc_signal< sc_lv<20> > p_Val2_i5_reg_1110;
    sc_signal< sc_lv<1> > signbit_reg_1115;
    sc_signal< sc_lv<15> > tmp_1_i7_reg_1120;
    sc_signal< sc_lv<1> > tmp_7_i_fu_839_p2;
    sc_signal< sc_lv<1> > tmp_7_i_reg_1125;
    sc_signal< sc_lv<16> > p_Val2_30_fu_856_p2;
    sc_signal< sc_lv<16> > p_Val2_30_reg_1130;
    sc_signal< sc_lv<16> > xout_cartesian_M_real_V_reg_1135;
    sc_signal< sc_lv<16> > xout_cartesian_M_imag_V_reg_1140;
    sc_signal< sc_lv<39> > OP2_V_3_cast_fu_892_p1;
    sc_signal< sc_lv<15> > grp_cmpy_complex_top_cordic_base_fu_238_inputData_cartesian_M_real_V_read;
    sc_signal< sc_lv<15> > grp_cmpy_complex_top_cordic_base_fu_238_inputData_cartesian_M_imag_V_read;
    sc_signal< sc_lv<16> > grp_cmpy_complex_top_cordic_base_fu_238_ap_return;
    sc_signal< sc_logic > grp_cmpy_complex_top_cordic_base_fu_238_ap_ce;
    sc_signal< sc_lv<16> > grp_cmpy_complex_top_cordic_base_1_fu_244_inputData_phase_V_read;
    sc_signal< sc_lv<16> > grp_cmpy_complex_top_cordic_base_1_fu_244_ap_return_0;
    sc_signal< sc_lv<16> > grp_cmpy_complex_top_cordic_base_1_fu_244_ap_return_1;
    sc_signal< sc_logic > grp_cmpy_complex_top_cordic_base_1_fu_244_ap_ce;
    sc_signal< sc_lv<20> > grp_cmpy_complex_top_fxp_sqrt_20_2_20_2_s_fu_249_in_val_V_read;
    sc_signal< sc_logic > grp_cmpy_complex_top_fxp_sqrt_20_2_20_2_s_fu_249_ap_ce;
    sc_signal< sc_lv<64> > tmp_24_i_fu_486_p1;
    sc_signal< sc_logic > ap_reg_ioackin_cmp_TREADY;
    sc_signal< sc_lv<32> > i_op_assign_cast_i_fu_258_p1;
    sc_signal< sc_lv<18> > tmp_fu_273_p1;
    sc_signal< sc_lv<28> > p_Val2_s_fu_972_p2;
    sc_signal< sc_lv<10> > s_M_real_V_fu_298_p1;
    sc_signal< sc_lv<10> > s_M_imag_V_fu_302_p4;
    sc_signal< sc_lv<10> > p_Val2_26_fu_343_p0;
    sc_signal< sc_lv<20> > OP1_V_3_fu_339_p1;
    sc_signal< sc_lv<10> > p_Val2_26_fu_343_p1;
    sc_signal< sc_lv<10> > p_Val2_1_fu_353_p0;
    sc_signal< sc_lv<20> > OP1_V_4_fu_349_p1;
    sc_signal< sc_lv<10> > p_Val2_1_fu_353_p1;
    sc_signal< sc_lv<20> > p_Val2_26_fu_343_p2;
    sc_signal< sc_lv<20> > p_Val2_1_fu_353_p2;
    sc_signal< sc_lv<18> > tmp_22_i_fu_365_p3;
    sc_signal< sc_lv<18> > OP1_V_1_i_fu_372_p2;
    sc_signal< sc_lv<18> > t_V_fu_381_p2;
    sc_signal< sc_lv<19> > tmp_171_tr_i_fu_387_p1;
    sc_signal< sc_lv<19> > p_neg_i_fu_399_p2;
    sc_signal< sc_lv<8> > tmp_1984_i_fu_405_p4;
    sc_signal< sc_lv<1> > tmp_1061_fu_391_p3;
    sc_signal< sc_lv<8> > tmp_1985_i_fu_415_p2;
    sc_signal< sc_lv<8> > tmp_1059_fu_377_p1;
    sc_signal< sc_lv<6> > p_Result_7_i_fu_439_p3;
    sc_signal< sc_lv<12> > ret_V_fu_429_p4;
    sc_signal< sc_lv<1> > tmp_23_i_fu_446_p2;
    sc_signal< sc_lv<12> > ret_V_1_fu_452_p2;
    sc_signal< sc_lv<12> > p_i_fu_458_p3;
    sc_signal< sc_lv<8> > tmp_1988_i_fu_474_p3;
    sc_signal< sc_lv<20> > p_Val2_14_fu_494_p3;
    sc_signal< sc_lv<20> > dRes_V_fu_501_p2;
    sc_signal< sc_lv<38> > tmp_26_i_fu_506_p3;
    sc_signal< sc_lv<40> > grp_fu_518_p0;
    sc_signal< sc_lv<77> > neg_mul_fu_542_p2;
    sc_signal< sc_lv<21> > tmp_1065_fu_547_p4;
    sc_signal< sc_lv<21> > p_v_v_fu_557_p3;
    sc_signal< sc_lv<20> > tmp_1067_fu_563_p1;
    sc_signal< sc_lv<20> > tmp_1068_fu_573_p1;
    sc_signal< sc_lv<20> > neg_ti_fu_567_p2;
    sc_signal< sc_lv<38> > tmp_i_fu_589_p3;
    sc_signal< sc_lv<19> > p_cast2_i_fu_611_p4;
    sc_signal< sc_lv<38> > p_neg_i2_fu_605_p2;
    sc_signal< sc_lv<19> > tmp_146_fu_625_p4;
    sc_signal< sc_lv<20> > p_cast_i_fu_621_p1;
    sc_signal< sc_lv<1> > tmp_1069_fu_597_p3;
    sc_signal< sc_lv<20> > tmp_5_i_fu_635_p1;
    sc_signal< sc_lv<20> > tmp_6_i_fu_639_p2;
    sc_signal< sc_lv<20> > p_Val2_17_fu_645_p3;
    sc_signal< sc_lv<21> > tmp_1_i_fu_653_p1;
    sc_signal< sc_lv<21> > r_V_fu_657_p2;
    sc_signal< sc_lv<1> > tmp_2_i_fu_691_p2;
    sc_signal< sc_lv<1> > tmp_1074_fu_696_p2;
    sc_signal< sc_lv<1> > tmp_1075_fu_701_p3;
    sc_signal< sc_lv<1> > tmp_149_fu_708_p3;
    sc_signal< sc_lv<20> > p_Val2_9_i_fu_714_p3;
    sc_signal< sc_lv<39> > p_shl_i_fu_727_p3;
    sc_signal< sc_lv<40> > p_shl_cast_i_fu_734_p1;
    sc_signal< sc_lv<40> > p_Val2_19_fu_738_p2;
    sc_signal< sc_lv<19> > tmp_1990_i_fu_752_p4;
    sc_signal< sc_lv<1> > tmp_1076_fu_744_p3;
    sc_signal< sc_lv<20> > p_Val2_20_fu_762_p3;
    sc_signal< sc_lv<20> > tmp_29_i_fu_770_p3;
    sc_signal< sc_lv<20> > dRes_V_1_fu_777_p2;
    sc_signal< sc_lv<1> > tmp_1079_fu_809_p1;
    sc_signal< sc_lv<1> > tmp_1078_fu_801_p3;
    sc_signal< sc_lv<3> > tmp_4_i1_fu_819_p4;
    sc_signal< sc_lv<1> > tmp_3_i2_fu_813_p2;
    sc_signal< sc_lv<20> > tmp_6_i1_fu_829_p4;
    sc_signal< sc_lv<1> > qb_assign_fu_848_p2;
    sc_signal< sc_lv<16> > tmp_8_i_fu_852_p1;
    sc_signal< sc_lv<16> > p_Val2_22_fu_845_p1;
    sc_signal< sc_lv<20> > sincosOut_M_real_V_fu_870_p3;
    sc_signal< sc_lv<20> > sincosOut_M_imag_V_fu_877_p3;
    sc_signal< sc_lv<19> > grp_fu_895_p0;
    sc_signal< sc_lv<19> > grp_fu_901_p0;
    sc_signal< sc_lv<39> > grp_fu_901_p2;
    sc_signal< sc_lv<1> > tmp_1080_fu_917_p3;
    sc_signal< sc_lv<20> > tmp_31_i_fu_925_p1;
    sc_signal< sc_lv<20> > p_Val2_3_fu_907_p4;
    sc_signal< sc_lv<39> > grp_fu_895_p2;
    sc_signal< sc_lv<1> > tmp_1081_fu_945_p3;
    sc_signal< sc_lv<20> > tmp_33_i_fu_953_p1;
    sc_signal< sc_lv<20> > p_Val2_29_fu_935_p4;
    sc_signal< sc_lv<20> > p_Val2_32_fu_957_p2;
    sc_signal< sc_lv<20> > p_Val2_31_fu_929_p2;
    sc_signal< sc_lv<10> > p_Val2_s_fu_972_p0;
    sc_signal< sc_logic > grp_fu_518_ce;
    sc_signal< sc_logic > grp_fu_895_ce;
    sc_signal< sc_logic > grp_fu_901_ce;
    sc_signal< sc_logic > ap_sig_cseq_ST_st36_fsm_2;
    sc_signal< bool > ap_sig_bdd_965;
    sc_signal< sc_lv<3> > ap_NS_fsm;
    sc_signal< bool > ap_sig_bdd_992;
    sc_signal< bool > ap_sig_bdd_991;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<3> ap_ST_st1_fsm_0;
    static const sc_lv<3> ap_ST_pp0_stg0_fsm_1;
    static const sc_lv<3> ap_ST_st36_fsm_2;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<31> ap_const_lv31_0;
    static const sc_lv<31> ap_const_lv31_1;
    static const sc_lv<32> ap_const_lv32_9;
    static const sc_lv<32> ap_const_lv32_1A;
    static const sc_lv<32> ap_const_lv32_A;
    static const sc_lv<32> ap_const_lv32_13;
    static const sc_lv<5> ap_const_lv5_0;
    static const sc_lv<32> ap_const_lv32_D;
    static const sc_lv<6> ap_const_lv6_0;
    static const sc_lv<18> ap_const_lv18_1;
    static const sc_lv<32> ap_const_lv32_10;
    static const sc_lv<19> ap_const_lv19_0;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<8> ap_const_lv8_0;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<12> ap_const_lv12_1;
    static const sc_lv<18> ap_const_lv18_0;
    static const sc_lv<77> ap_const_lv77_4A8E89B935;
    static const sc_lv<32> ap_const_lv32_38;
    static const sc_lv<32> ap_const_lv32_4C;
    static const sc_lv<77> ap_const_lv77_0;
    static const sc_lv<20> ap_const_lv20_0;
    static const sc_lv<20> ap_const_lv20_80000;
    static const sc_lv<38> ap_const_lv38_0;
    static const sc_lv<32> ap_const_lv32_25;
    static const sc_lv<21> ap_const_lv21_20000;
    static const sc_lv<32> ap_const_lv32_14;
    static const sc_lv<32> ap_const_lv32_12;
    static const sc_lv<40> ap_const_lv40_0;
    static const sc_lv<32> ap_const_lv32_11;
    static const sc_lv<12> ap_const_lv12_0;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<16> ap_const_lv16_0;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<32> ap_const_lv32_2;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_OP1_V_1_i_fu_372_p2();
    void thread_OP1_V_3_fu_339_p1();
    void thread_OP1_V_4_fu_349_p1();
    void thread_OP2_V_3_cast_fu_892_p1();
    void thread_OP2_V_fu_254_p1();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_ap_sig_bdd_22();
    void thread_ap_sig_bdd_63();
    void thread_ap_sig_bdd_75();
    void thread_ap_sig_bdd_85();
    void thread_ap_sig_bdd_965();
    void thread_ap_sig_bdd_991();
    void thread_ap_sig_bdd_992();
    void thread_ap_sig_cseq_ST_pp0_stg0_fsm_1();
    void thread_ap_sig_cseq_ST_st1_fsm_0();
    void thread_ap_sig_cseq_ST_st36_fsm_2();
    void thread_ap_sig_ioackin_cmp_TREADY();
    void thread_cmp_TDATA();
    void thread_cmp_TVALID();
    void thread_dRes_V_1_fu_777_p2();
    void thread_dRes_V_fu_501_p2();
    void thread_factor_V_read();
    void thread_grp_cmpy_complex_top_cordic_base_1_fu_244_ap_ce();
    void thread_grp_cmpy_complex_top_cordic_base_1_fu_244_inputData_phase_V_read();
    void thread_grp_cmpy_complex_top_cordic_base_fu_238_ap_ce();
    void thread_grp_cmpy_complex_top_cordic_base_fu_238_inputData_cartesian_M_imag_V_read();
    void thread_grp_cmpy_complex_top_cordic_base_fu_238_inputData_cartesian_M_real_V_read();
    void thread_grp_cmpy_complex_top_fxp_sqrt_20_2_20_2_s_fu_249_ap_ce();
    void thread_grp_cmpy_complex_top_fxp_sqrt_20_2_20_2_s_fu_249_in_val_V_read();
    void thread_grp_fu_518_ce();
    void thread_grp_fu_518_p0();
    void thread_grp_fu_895_ce();
    void thread_grp_fu_895_p0();
    void thread_grp_fu_901_ce();
    void thread_grp_fu_901_p0();
    void thread_i_op_assign_cast_i_fu_258_p1();
    void thread_nL_read();
    void thread_neg_mul_fu_542_p2();
    void thread_neg_ti_fu_567_p2();
    void thread_p_2_i_fu_466_p3();
    void thread_p_Result_7_i_fu_439_p3();
    void thread_p_Val2_14_fu_494_p3();
    void thread_p_Val2_16_fu_584_p2();
    void thread_p_Val2_17_fu_645_p3();
    void thread_p_Val2_19_fu_738_p2();
    void thread_p_Val2_1_fu_353_p0();
    void thread_p_Val2_1_fu_353_p1();
    void thread_p_Val2_1_fu_353_p2();
    void thread_p_Val2_20_fu_762_p3();
    void thread_p_Val2_22_fu_845_p1();
    void thread_p_Val2_26_fu_343_p0();
    void thread_p_Val2_26_fu_343_p1();
    void thread_p_Val2_26_fu_343_p2();
    void thread_p_Val2_29_fu_935_p4();
    void thread_p_Val2_30_fu_856_p2();
    void thread_p_Val2_31_fu_929_p2();
    void thread_p_Val2_32_fu_957_p2();
    void thread_p_Val2_3_fu_907_p4();
    void thread_p_Val2_3_i_fu_481_p2();
    void thread_p_Val2_9_i_fu_714_p3();
    void thread_p_Val2_i5_fu_722_p2();
    void thread_p_Val2_s_fu_972_p0();
    void thread_p_cast2_i_fu_611_p4();
    void thread_p_cast_i_fu_621_p1();
    void thread_p_i_fu_458_p3();
    void thread_p_neg_i2_fu_605_p2();
    void thread_p_neg_i_fu_399_p2();
    void thread_p_shl_cast_i_fu_734_p1();
    void thread_p_shl_i_fu_727_p3();
    void thread_p_v_v_fu_557_p3();
    void thread_prealign_V_TREADY();
    void thread_qb_assign_fu_848_p2();
    void thread_r_V_fu_657_p2();
    void thread_refAtans_V_address0();
    void thread_refAtans_V_ce0();
    void thread_ret_V_1_fu_452_p2();
    void thread_ret_V_fu_429_p4();
    void thread_s_M_imag_V_fu_302_p4();
    void thread_s_M_real_V_fu_298_p1();
    void thread_sig_TREADY();
    void thread_sincosOut_M_imag_V_fu_877_p3();
    void thread_sincosOut_M_real_V_fu_870_p3();
    void thread_t_V_fu_381_p2();
    void thread_tmp_1057_fu_290_p1();
    void thread_tmp_1058_fu_294_p1();
    void thread_tmp_1059_fu_377_p1();
    void thread_tmp_1061_fu_391_p3();
    void thread_tmp_1063_fu_490_p1();
    void thread_tmp_1065_fu_547_p4();
    void thread_tmp_1067_fu_563_p1();
    void thread_tmp_1068_fu_573_p1();
    void thread_tmp_1069_fu_597_p3();
    void thread_tmp_1071_fu_671_p1();
    void thread_tmp_1074_fu_696_p2();
    void thread_tmp_1075_fu_701_p3();
    void thread_tmp_1076_fu_744_p3();
    void thread_tmp_1078_fu_801_p3();
    void thread_tmp_1079_fu_809_p1();
    void thread_tmp_1080_fu_917_p3();
    void thread_tmp_1081_fu_945_p3();
    void thread_tmp_145_fu_577_p3();
    void thread_tmp_146_fu_625_p4();
    void thread_tmp_149_fu_708_p3();
    void thread_tmp_171_tr_i_fu_387_p1();
    void thread_tmp_18_i_fu_262_p2();
    void thread_tmp_1984_i_fu_405_p4();
    void thread_tmp_1985_i_fu_415_p2();
    void thread_tmp_1987_i_fu_421_p3();
    void thread_tmp_1988_i_fu_474_p3();
    void thread_tmp_1990_i_fu_752_p4();
    void thread_tmp_1_i_fu_653_p1();
    void thread_tmp_22_i_fu_365_p3();
    void thread_tmp_23_i_fu_446_p2();
    void thread_tmp_24_i_fu_486_p1();
    void thread_tmp_26_i_fu_506_p3();
    void thread_tmp_29_i_fu_770_p3();
    void thread_tmp_2_i_fu_691_p2();
    void thread_tmp_31_i_fu_925_p1();
    void thread_tmp_33_i_fu_953_p1();
    void thread_tmp_3_i2_fu_813_p2();
    void thread_tmp_4_i1_fu_819_p4();
    void thread_tmp_5_i_fu_635_p1();
    void thread_tmp_6_i1_fu_829_p4();
    void thread_tmp_6_i_fu_639_p2();
    void thread_tmp_7_i_fu_839_p2();
    void thread_tmp_8_i_fu_852_p1();
    void thread_tmp_fu_273_p1();
    void thread_tmp_i_fu_589_p3();
    void thread_val_V_fu_359_p2();
    void thread_x_fu_267_p2();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
