

================================================================
== Synthesis Summary Report of 'fmm_reduce_kernel'
================================================================
+ General Information: 
    * Date:           Tue Feb 24 22:02:08 2026
    * Version:        2025.1 (Build 6135595 on May 21 2025)
    * Project:        ASIC
    * Solution:       hls (Vivado IP Flow Target)
    * Product family: artix7
    * Target device:  xc7a200t-fbg676-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +--------------------------------------------------------------------+---------+-------+---------+-----------+----------+---------+--------+----------+---------+---------+------------+-------------+-----+
    |                               Modules                              |  Issue  |       |       Latency       | Iteration|         |  Trip  |          |         |         |            |             |     |
    |                               & Loops                              |   Type  | Slack | (cycles)|    (ns)   |  Latency | Interval|  Count | Pipelined|  BRAM   |   DSP   |     FF     |     LUT     | URAM|
    +--------------------------------------------------------------------+---------+-------+---------+-----------+----------+---------+--------+----------+---------+---------+------------+-------------+-----+
    |+ fmm_reduce_kernel                                                 |   Timing|  -0.12|        -|          -|         -|        -|       -|        no|  10 (1%)|  19 (2%)|   7220 (2%)|  63492 (47%)|    -|
    | + load_matrix_from_dram                                            |        -|   0.00|        -|          -|         -|        -|       -|        no|        -|   8 (1%)|   628 (~0%)|    1429 (1%)|    -|
    |  + load_matrix_from_dram_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2  |        -|   1.80|   102402|  1.024e+06|         -|   102401|       -|    rewind|        -|        -|    56 (~0%)|    200 (~0%)|    -|
    |   o VITIS_LOOP_49_1_VITIS_LOOP_51_2                                |        -|   9.00|   102400|  1.024e+06|         2|        1|  102400|       yes|        -|        -|           -|            -|    -|
    |  + load_matrix_from_dram_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4  |        -|   0.00|        -|          -|         -|        0|       -|    rewind|        -|        -|   181 (~0%)|    444 (~0%)|    -|
    |   o VITIS_LOOP_56_3_VITIS_LOOP_57_4                                |        -|   9.00|        -|          -|         3|        1|       -|       yes|        -|        -|           -|            -|    -|
    | + greedy_potential_reduce                                          |   Timing|  -0.12|        -|          -|         -|        -|       -|        no|        -|  3 (~0%)|   4366 (1%)|    8288 (6%)|    -|
    |  o VITIS_LOOP_232_1                                                |        -|   9.00|        -|          -|         -|        -|    5000|        no|        -|        -|           -|            -|    -|
    |   + find_best_move                                                 |   Timing|  -0.12|        -|          -|         -|        -|       -|        no|        -|  3 (~0%)|   3720 (1%)|    6865 (5%)|    -|
    |    o VITIS_LOOP_212_1                                              |        -|   9.00|        -|          -|         -|        -|       -|        no|        -|        -|           -|            -|    -|
    |     o VITIS_LOOP_213_2                                             |        -|   9.00|        -|          -|         -|        -|       -|        no|        -|        -|           -|            -|    -|
    |      + compute_pp_nn                                               |        -|   1.17|        -|          -|         -|        -|       -|        no|        -|        -|   307 (~0%)|    855 (~0%)|    -|
    |       + compute_pp_nn_Pipeline_VITIS_LOOP_104_1                    |        -|   1.17|        -|          -|         -|        0|       -|    rewind|        -|        -|   277 (~0%)|    778 (~0%)|    -|
    |        o VITIS_LOOP_104_1                                          |       II|   9.00|        -|          -|         4|        2|       -|       yes|        -|        -|           -|            -|    -|
    |      + compute_greedy_potential_score                              |   Timing|  -0.12|        -|          -|         -|        -|       -|        no|        -|  3 (~0%)|  2484 (~0%)|    4735 (3%)|    -|
    |       + compute_pp_nn                                              |        -|   1.17|        -|          -|         -|        -|       -|        no|        -|        -|   307 (~0%)|    855 (~0%)|    -|
    |        + compute_pp_nn_Pipeline_VITIS_LOOP_104_1                   |        -|   1.17|        -|          -|         -|        0|       -|    rewind|        -|        -|   277 (~0%)|    778 (~0%)|    -|
    |         o VITIS_LOOP_104_1                                         |       II|   9.00|        -|          -|         4|        2|       -|       yes|        -|        -|           -|            -|    -|
    |       + compute_greedy_potential_score_Pipeline_VITIS_LOOP_124_1   |        -|   0.52|        -|          -|         -|        0|       -|    rewind|        -|        -|   343 (~0%)|    619 (~0%)|    -|
    |        o VITIS_LOOP_124_1                                          |       II|   9.00|        -|          -|         8|        5|       -|       yes|        -|        -|           -|            -|    -|
    |       + compute_greedy_potential_score_Pipeline_VITIS_LOOP_146_1   |        -|   0.43|        -|          -|         -|        0|       -|    rewind|        -|        -|   129 (~0%)|    242 (~0%)|    -|
    |        o VITIS_LOOP_146_1                                          |       II|   9.00|        -|          -|         2|        2|       -|       yes|        -|        -|           -|            -|    -|
    |       + compute_greedy_potential_score_Pipeline_VITIS_LOOP_152_2   |        -|   0.06|        3|     30.000|         -|        1|       -|    rewind|        -|        -|   168 (~0%)|    294 (~0%)|    -|
    |        o VITIS_LOOP_152_2                                          |        -|   9.00|        1|     10.000|         2|        1|       0|       yes|        -|        -|           -|            -|    -|
    |       + compute_greedy_potential_score_Pipeline_VITIS_LOOP_163_3   |        -|   0.32|        -|          -|         -|        0|       -|    rewind|        -|        -|   346 (~0%)|    484 (~0%)|    -|
    |        o VITIS_LOOP_163_3                                          |       II|   9.00|        -|          -|         4|        4|       -|       yes|        -|        -|           -|            -|    -|
    |       o VITIS_LOOP_180_1                                           |        -|   9.00|        -|          -|         -|        -|       -|        no|        -|        -|           -|            -|    -|
    |        o VITIS_LOOP_181_2                                          |        -|   9.00|        -|          -|         -|        -|       -|        no|        -|        -|           -|            -|    -|
    |   + greedy_potential_reduce_Pipeline_VITIS_LOOP_124_1              |        -|   0.52|        -|          -|         -|        0|       -|    rewind|        -|        -|   343 (~0%)|    619 (~0%)|    -|
    |    o VITIS_LOOP_124_1                                              |       II|   9.00|        -|          -|         8|        5|       -|       yes|        -|        -|           -|            -|    -|
    | + store_matrix_to_dram                                             |        -|   0.00|        -|          -|         -|        -|       -|        no|        -|   8 (1%)|   574 (~0%)|    979 (~0%)|    -|
    |  + store_matrix_to_dram_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_69_2   |        -|   0.00|        -|          -|         -|        0|       -|    rewind|        -|        -|   186 (~0%)|    459 (~0%)|    -|
    |   o VITIS_LOOP_68_1_VITIS_LOOP_69_2                                |        -|   9.00|        -|          -|         5|        1|       -|       yes|        -|        -|           -|            -|    -|
    +--------------------------------------------------------------------+---------+-------+---------+-----------+----------+---------+--------+----------+---------+---------+------------+-------------+-----+


================================================================
== HW Interfaces
================================================================
* M_AXI
+------------+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+
| Interface  | Read/Write | Data Width | Address Width | Latency | Offset | Register | Max Widen | Max Read     | Max Write    | Num Read    | Num Write   | Resource Estimate |
|            |            | (SW->HW)   |               |         |        |          | Bitwidth  | Burst Length | Burst Length | Outstanding | Outstanding |                   |
+------------+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+
| m_axi_gmem | READ_WRITE | 32 -> 32   | 64            | 0       | slave  | 0        | 0         | 256          | 256          | 16          | 16          | BRAM=10           |
+------------+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+

* S_AXILITE Interfaces
+-----------------+------------+---------------+--------+----------+
| Interface       | Data Width | Address Width | Offset | Register |
+-----------------+------------+---------------+--------+----------+
| s_axi_control   | 32         | 6             | 16     | 0        |
| s_axi_control_r | 32         | 5             | 16     | 0        |
+-----------------+------------+---------------+--------+----------+

* S_AXILITE Registers
+-----------------+------------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| Interface       | Register   | Offset | Width | Access | Description                      | Bit Fields                                                           |
+-----------------+------------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| s_axi_control   | CTRL       | 0x00   | 32    | RW     | Control signals                  | 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT |
| s_axi_control   | GIER       | 0x04   | 32    | RW     | Global Interrupt Enable Register | 0=Enable                                                             |
| s_axi_control   | IP_IER     | 0x08   | 32    | RW     | IP Interrupt Enable Register     | 0=CHAN0_INT_EN 1=CHAN1_INT_EN                                        |
| s_axi_control   | IP_ISR     | 0x0c   | 32    | RW     | IP Interrupt Status Register     | 0=CHAN0_INT_ST 1=CHAN1_INT_ST                                        |
| s_axi_control   | rows       | 0x10   | 32    | W      | Data signal of rows              |                                                                      |
| s_axi_control   | cols       | 0x18   | 32    | W      | Data signal of cols              |                                                                      |
| s_axi_control   | t_capacity | 0x20   | 32    | W      | Data signal of t_capacity        |                                                                      |
| s_axi_control   | k1         | 0x28   | 32    | W      | Data signal of k1                |                                                                      |
| s_axi_control   | k2         | 0x30   | 32    | W      | Data signal of k2                |                                                                      |
| s_axi_control_r | A_dram_1   | 0x10   | 32    | W      | Data signal of A_dram            |                                                                      |
| s_axi_control_r | A_dram_2   | 0x14   | 32    | W      | Data signal of A_dram            |                                                                      |
+-----------------+------------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+

* TOP LEVEL CONTROL
+-----------+------------+-----------+
| Interface | Type       | Ports     |
+-----------+------------+-----------+
| ap_clk    | clock      | ap_clk    |
| ap_rst_n  | reset      | ap_rst_n  |
| interrupt | interrupt  | interrupt |
| ap_ctrl   | ap_ctrl_hs |           |
+-----------+------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+------------+-----------+----------+
| Argument   | Direction | Datatype |
+------------+-----------+----------+
| A_dram     | inout     | int*     |
| rows       | in        | int      |
| cols       | in        | int      |
| t_capacity | in        | int      |
| k1         | in        | int      |
| k2         | in        | int      |
+------------+-----------+----------+

* SW-to-HW Mapping
+------------+-----------------+-----------+----------+--------------------------------------+
| Argument   | HW Interface    | HW Type   | HW Usage | HW Info                              |
+------------+-----------------+-----------+----------+--------------------------------------+
| A_dram     | m_axi_gmem      | interface |          | channel=0                            |
| A_dram     | s_axi_control_r | register  | offset   | name=A_dram_1 offset=0x10 range=32   |
| A_dram     | s_axi_control_r | register  | offset   | name=A_dram_2 offset=0x14 range=32   |
| rows       | s_axi_control   | register  |          | name=rows offset=0x10 range=32       |
| cols       | s_axi_control   | register  |          | name=cols offset=0x18 range=32       |
| t_capacity | s_axi_control   | register  |          | name=t_capacity offset=0x20 range=32 |
| k1         | s_axi_control   | register  |          | name=k1 offset=0x28 range=32         |
| k2         | s_axi_control   | register  |          | name=k2 offset=0x30 range=32         |
+------------+-----------------+-----------+----------+--------------------------------------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

* Inferred Burst Summary
+--------------+-----------+----------+-------+
| HW Interface | Direction | Length   | Width |
+--------------+-----------+----------+-------+
| m_axi_gmem   | read      | variable | 32    |
| m_axi_gmem   | write     | variable | 32    |
+--------------+-----------+----------+-------+

* All M_AXI Variable Accesses
+--------------+----------+-----------------+-----------+--------------+----------+-----------------+---------------+------------+-------------------------------------------------------------------------------------------------------+
| HW Interface | Variable | Access Location | Direction | Burst Status | Length   | Loop            | Loop Location | Resolution | Problem                                                                                               |
+--------------+----------+-----------------+-----------+--------------+----------+-----------------+---------------+------------+-------------------------------------------------------------------------------------------------------+
| m_axi_gmem   | A_dram   | gp.cpp:59:34    | write     | Widen Fail   |          | VITIS_LOOP_69_2 | gp.cpp:69:26  | 214-353    | Could not widen since type i32 size is greater than or equal to the max_widen_bitwidth threshold of 0 |
| m_axi_gmem   | A_dram   | gp.cpp:59:34    | read      | Widen Fail   |          | VITIS_LOOP_57_4 | gp.cpp:57:26  | 214-353    | Could not widen since type i32 size is greater than or equal to the max_widen_bitwidth threshold of 0 |
| m_axi_gmem   | A_dram   | gp.cpp:59:34    | read      | Inferred     | variable | VITIS_LOOP_56_3 | gp.cpp:56:22  |            |                                                                                                       |
| m_axi_gmem   | A_dram   | gp.cpp:71:34    | write     | Inferred     | variable | VITIS_LOOP_68_1 | gp.cpp:68:22  |            |                                                                                                       |
+--------------+----------+-----------------+-----------+--------------+----------+-----------------+---------------+------------+-------------------------------------------------------------------------------------------------------+

    * Resolution URL: docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&url=ug1448-hls-guidance&resourceid=XXX-YYY.html (replace XXX-YYY with column value)

================================================================
== Bind Op Report
================================================================
+----------------------------------------------------------------------------------------------------+-----+--------+----------------+-----------+--------------------------+---------+
| Name                                                                                               | DSP | Pragma | Variable       | Op        | Impl                     | Latency |
+----------------------------------------------------------------------------------------------------+-----+--------+----------------+-----------+--------------------------+---------+
| + fmm_reduce_kernel                                                                                | 19  |        |                |           |                          |         |
|  + load_matrix_from_dram                                                                           | 8   |        |                |           |                          |         |
|    icmp_ln45_fu_164_p2                                                                             |     |        | icmp_ln45      | setgt     | auto                     | 0       |
|    M_t_capacity                                                                                    |     |        | select_ln45    | select    | auto_sel                 | 0       |
|    icmp_ln56_fu_184_p2                                                                             |     |        | icmp_ln56      | setgt     | auto                     | 0       |
|    cmp223_fu_190_p2                                                                                |     |        | cmp223         | setgt     | auto                     | 0       |
|    mul_32ns_32ns_63_1_1_U14                                                                        | 4   |        | mul_ln56       | mul       | auto                     | 0       |
|    select_ln56_fu_204_p3                                                                           |     |        | select_ln56    | select    | auto_sel                 | 0       |
|    empty_39_fu_210_p3                                                                              |     |        | empty_39       | select    | auto_sel                 | 0       |
|    smax_fu_217_p3                                                                                  |     |        | smax           | select    | auto_sel                 | 0       |
|    smax2_fu_223_p3                                                                                 |     |        | smax2          | select    | auto_sel                 | 0       |
|    mul_31ns_31ns_62_1_1_U13                                                                        | 4   |        | mul_ln56_1     | mul       | auto                     | 0       |
|   + load_matrix_from_dram_Pipeline_VITIS_LOOP_49_1_VITIS_LOOP_51_2                                 | 0   |        |                |           |                          |         |
|     icmp_ln49_fu_154_p2                                                                            |     |        | icmp_ln49      | seteq     | auto                     | 0       |
|     add_ln49_1_fu_160_p2                                                                           |     |        | add_ln49_1     | add       | fabric                   | 0       |
|     add_ln49_fu_172_p2                                                                             |     |        | add_ln49       | add       | fabric                   | 0       |
|     icmp_ln51_fu_178_p2                                                                            |     |        | icmp_ln51      | seteq     | auto                     | 0       |
|     select_ln49_fu_184_p3                                                                          |     |        | select_ln49    | select    | auto_sel                 | 0       |
|     select_ln49_1_fu_192_p3                                                                        |     |        | select_ln49_1  | select    | auto_sel                 | 0       |
|     add_ln51_fu_260_p2                                                                             |     |        | add_ln51       | add       | fabric                   | 0       |
|   + load_matrix_from_dram_Pipeline_VITIS_LOOP_56_3_VITIS_LOOP_57_4                                 | 0   |        |                |           |                          |         |
|     icmp_ln57_fu_214_p2                                                                            |     |        | icmp_ln57      | setlt     | auto                     | 0       |
|     icmp_ln56_fu_191_p2                                                                            |     |        | icmp_ln56      | seteq     | auto                     | 0       |
|     add_ln56_1_fu_196_p2                                                                           |     |        | add_ln56_1     | add       | fabric                   | 0       |
|     add_ln56_fu_228_p2                                                                             |     |        | add_ln56       | add       | fabric                   | 0       |
|     select_ln56_fu_234_p3                                                                          |     |        | select_ln56    | select    | auto_sel                 | 0       |
|     select_ln56_1_fu_242_p3                                                                        |     |        | select_ln56_1  | select    | auto_sel                 | 0       |
|     add_ln59_1_fu_262_p2                                                                           |     |        | add_ln59_1     | add       | fabric                   | 0       |
|     add_ln59_fu_286_p2                                                                             |     |        | add_ln59       | add       | fabric                   | 0       |
|     add_ln57_fu_302_p2                                                                             |     |        | add_ln57       | add       | fabric                   | 0       |
|  + greedy_potential_reduce                                                                         | 3   |        |                |           |                          |         |
|    icmp_ln236_fu_273_p2                                                                            |     |        | icmp_ln236     | setlt     | auto                     | 0       |
|    iter_3_fu_282_p2                                                                                |     |        | iter_3         | add       | fabric                   | 0       |
|    icmp_ln118_fu_300_p2                                                                            |     |        | icmp_ln118     | setlt     | auto                     | 0       |
|    new_col_fu_310_p2                                                                               |     |        | new_col        | add       | fabric                   | 0       |
|    new_row_fu_338_p2                                                                               |     |        | new_row        | add       | fabric                   | 0       |
|    add_ln121_1_fu_366_p2                                                                           |     |        | add_ln121_1    | add       | fabric                   | 0       |
|    add_ln121_fu_372_p2                                                                             |     |        | add_ln121      | add       | fabric                   | 0       |
|    icmp_ln122_fu_386_p2                                                                            |     |        | icmp_ln122     | seteq     | auto                     | 0       |
|    select_ln122_fu_391_p3                                                                          |     |        | select_ln122   | select    | auto_sel                 | 0       |
|    add_ln122_1_fu_421_p2                                                                           |     |        | add_ln122_1    | add       | fabric                   | 0       |
|    add_ln122_fu_427_p2                                                                             |     |        | add_ln122      | add       | fabric                   | 0       |
|    cmp34_i_fu_451_p2                                                                               |     |        | cmp34_i        | setne     | auto                     | 0       |
|    add_ln124_fu_485_p2                                                                             |     |        | add_ln124      | add       | fabric                   | 0       |
|    add_ln136_fu_456_p2                                                                             |     |        | add_ln136      | add       | fabric                   | 0       |
|    icmp_ln232_fu_492_p2                                                                            |     |        | icmp_ln232     | setlt     | auto                     | 0       |
|    or_cond13_fu_497_p2                                                                             |     |        | or_cond13      | and       | auto                     | 0       |
|   + find_best_move                                                                                 | 3   |        |                |           |                          |         |
|     R_fu_344_p2                                                                                    |     |        | R              | add       | fabric                   | 0       |
|     icmp_ln213_fu_387_p2                                                                           |     |        | icmp_ln213     | setlt     | auto                     | 0       |
|     j_3_fu_392_p2                                                                                  |     |        | j_3            | add       | fabric                   | 0       |
|     icmp_ln213_1_fu_450_p2                                                                         |     |        | icmp_ln213_1   | seteq     | auto                     | 0       |
|     icmp_ln217_fu_485_p2                                                                           |     |        | icmp_ln217     | setgt     | auto                     | 0       |
|     icmp_ln219_fu_491_p2                                                                           |     |        | icmp_ln219     | setgt     | auto                     | 0       |
|     select_ln219_fu_495_p3                                                                         |     |        | select_ln219   | select    | auto_sel                 | 0       |
|     or_ln219_fu_501_p2                                                                             |     |        | or_ln219       | or        | auto                     | 0       |
|     select_ln219_1_fu_506_p3                                                                       |     |        | select_ln219_1 | select    | auto_sel                 | 0       |
|     or_ln219_1_fu_512_p2                                                                           |     |        | or_ln219_1     | or        | auto                     | 0       |
|     select_ln219_2_fu_517_p3                                                                       |     |        | select_ln219_2 | select    | auto_sel                 | 0       |
|     or_ln219_2_fu_524_p2                                                                           |     |        | or_ln219_2     | or        | auto                     | 0       |
|     select_ln219_3_fu_529_p3                                                                       |     |        | select_ln219_3 | select    | auto_sel                 | 0       |
|     select_ln219_4_fu_536_p3                                                                       |     |        | select_ln219_4 | select    | auto_sel                 | 0       |
|     icmp_ln221_fu_551_p2                                                                           |     |        | icmp_ln221     | setgt     | auto                     | 0       |
|     icmp_ln223_fu_557_p2                                                                           |     |        | icmp_ln223     | setgt     | auto                     | 0       |
|     select_ln223_fu_562_p3                                                                         |     |        | select_ln223   | select    | auto_sel                 | 0       |
|     or_ln223_fu_570_p2                                                                             |     |        | or_ln223       | or        | auto                     | 0       |
|     select_ln223_1_fu_577_p3                                                                       |     |        | select_ln223_1 | select    | auto_sel                 | 0       |
|     or_ln223_1_fu_585_p2                                                                           |     |        | or_ln223_1     | or        | auto                     | 0       |
|     select_ln223_2_fu_592_p3                                                                       |     |        | select_ln223_2 | select    | auto_sel                 | 0       |
|     or_ln223_2_fu_601_p2                                                                           |     |        | or_ln223_2     | or        | auto                     | 0       |
|     select_ln223_3_fu_608_p3                                                                       |     |        | select_ln223_3 | select    | auto_sel                 | 0       |
|     select_ln223_4_fu_617_p3                                                                       |     |        | select_ln223_4 | select    | auto_sel                 | 0       |
|     j_2_fu_625_p2                                                                                  |     |        | j_2            | add       | fabric                   | 0       |
|     select_ln228_fu_402_p3                                                                         |     |        | select_ln228   | select    | auto_sel                 | 0       |
|     select_ln228_1_fu_410_p3                                                                       |     |        | select_ln228_1 | select    | auto_sel                 | 0       |
|     select_ln228_2_fu_418_p3                                                                       |     |        | select_ln228_2 | select    | auto_sel                 | 0       |
|    + compute_pp_nn (grp_compute_pp_nn_fu_272)                                                      | 0   |        |                |           |                          |         |
|      add_ln106_fu_98_p2                                                                            |     |        | add_ln106      | add       | fabric                   | 0       |
|      add_ln104_fu_129_p2                                                                           |     |        | add_ln104      | add       | fabric                   | 0       |
|      + compute_pp_nn_Pipeline_VITIS_LOOP_104_1 (grp_compute_pp_nn_Pipeline_VITIS_LOOP_104_1_fu_64) | 0   |        |                |           |                          |         |
|        icmp_ln104_fu_242_p2                                                                        |     |        | icmp_ln104     | setlt     | auto                     | 0       |
|        add_ln104_fu_278_p2                                                                         |     |        | add_ln104      | add       | fabric                   | 0       |
|        add_ln106_fu_258_p2                                                                         |     |        | add_ln106      | add       | fabric                   | 0       |
|        add_ln108_fu_272_p2                                                                         |     |        | add_ln108      | add       | fabric                   | 0       |
|        sparsemux_9_2_32_1_1_U30                                                                    |     |        | e1             | sparsemux | compactencoding_dontcare | 0       |
|        icmp_ln107_fu_357_p2                                                                        |     |        | icmp_ln107     | seteq     | auto                     | 0       |
|        sparsemux_9_2_32_1_1_U31                                                                    |     |        | e2             | sparsemux | compactencoding_dontcare | 0       |
|        icmp_ln109_fu_362_p2                                                                        |     |        | icmp_ln109     | seteq     | auto                     | 0       |
|        icmp_ln110_fu_367_p2                                                                        |     |        | icmp_ln110     | seteq     | auto                     | 0       |
|        add_ln110_fu_371_p2                                                                         |     |        | add_ln110      | add       | fabric                   | 0       |
|        sub_ln111_fu_380_p2                                                                         |     |        | sub_ln111      | sub       | fabric                   | 0       |
|        icmp_ln111_fu_389_p2                                                                        |     |        | icmp_ln111     | seteq     | auto                     | 0       |
|        add_ln111_fu_395_p2                                                                         |     |        | add_ln111      | add       | fabric                   | 0       |
|        select_ln111_fu_401_p3                                                                      |     |        | select_ln111   | select    | auto_sel                 | 0       |
|        select_ln111_1_fu_409_p3                                                                    |     |        | select_ln111_1 | select    | auto_sel                 | 0       |
|        or_ln109_fu_417_p2                                                                          |     |        | or_ln109       | or        | auto                     | 0       |
|        xor_ln110_fu_423_p2                                                                         |     |        | xor_ln110      | xor       | auto                     | 0       |
|        or_ln110_fu_429_p2                                                                          |     |        | or_ln110       | or        | auto                     | 0       |
|        pp_1_fu_435_p3                                                                              |     |        | pp_1           | select    | auto_sel                 | 0       |
|        or_ln110_1_fu_443_p2                                                                        |     |        | or_ln110_1     | or        | auto                     | 0       |
|        nn_1_fu_449_p3                                                                              |     |        | nn_1           | select    | auto_sel                 | 0       |
|        empty_44_fu_457_p3                                                                          |     |        | empty_44       | select    | auto_sel                 | 0       |
|        empty_45_fu_465_p3                                                                          |     |        | empty_45       | select    | auto_sel                 | 0       |
|    + compute_greedy_potential_score                                                                | 3   |        |                |           |                          |         |
|      icmp_ln196_fu_507_p2                                                                          |     |        | icmp_ln196     | seteq     | auto                     | 0       |
|      overlap_fu_513_p3                                                                             |     |        | overlap        | select    | auto_sel                 | 0       |
|      icmp_ln197_fu_531_p2                                                                          |     |        | icmp_ln197     | setlt     | auto                     | 0       |
|      mul_32s_32s_32_1_1_U92                                                                        | 3   |        | score          | mul       | auto                     | 0       |
|      icmp_ln199_fu_537_p2                                                                          |     |        | icmp_ln199     | seteq     | auto                     | 0       |
|      icmp_ln118_fu_554_p2                                                                          |     |        | icmp_ln118     | setlt     | auto                     | 0       |
|      new_col_fu_568_p2                                                                             |     |        | new_col        | add       | fabric                   | 0       |
|      new_row_fu_588_p2                                                                             |     |        | new_row        | add       | fabric                   | 0       |
|      add_ln121_2_fu_604_p2                                                                         |     |        | add_ln121_2    | add       | fabric                   | 0       |
|      add_ln121_fu_614_p2                                                                           |     |        | add_ln121      | add       | fabric                   | 0       |
|      select_ln122_fu_628_p3                                                                        |     |        | select_ln122   | select    | auto_sel                 | 0       |
|      add_ln122_2_fu_653_p2                                                                         |     |        | add_ln122_2    | add       | fabric                   | 0       |
|      add_ln122_fu_659_p2                                                                           |     |        | add_ln122      | add       | fabric                   | 0       |
|      cmp34_i_fu_683_p2                                                                             |     |        | cmp34_i        | setne     | auto                     | 0       |
|      add_ln124_fu_706_p2                                                                           |     |        | add_ln124      | add       | fabric                   | 0       |
|      add_ln136_fu_713_p2                                                                           |     |        | add_ln136      | add       | fabric                   | 0       |
|      R_fu_723_p2                                                                                   |     |        | R              | add       | fabric                   | 0       |
|      icmp_ln181_fu_745_p2                                                                          |     |        | icmp_ln181     | setlt     | auto                     | 0       |
|      j_6_fu_750_p2                                                                                 |     |        | j_6            | add       | fabric                   | 0       |
|      icmp_ln181_1_fu_772_p2                                                                        |     |        | icmp_ln181_1   | seteq     | auto                     | 0       |
|      icmp_ln185_fu_809_p2                                                                          |     |        | icmp_ln185     | setgt     | auto                     | 0       |
|      s_3_fu_827_p3                                                                                 |     |        | s_3            | select    | auto_sel                 | 0       |
|      icmp_ln186_fu_845_p2                                                                          |     |        | icmp_ln186     | setgt     | auto                     | 0       |
|      s_5_fu_861_p3                                                                                 |     |        | s_5            | select    | auto_sel                 | 0       |
|      j_5_fu_781_p2                                                                                 |     |        | j_5            | add       | fabric                   | 0       |
|      icmp_ln141_fu_760_p2                                                                          |     |        | icmp_ln141     | setlt     | auto                     | 0       |
|      t_old_fu_766_p2                                                                               |     |        | t_old          | add       | fabric                   | 0       |
|      rowt_fu_872_p2                                                                                |     |        | rowt           | add       | fabric                   | 0       |
|      add_ln144_fu_881_p2                                                                           |     |        | add_ln144      | add       | fabric                   | 0       |
|      colt_fu_887_p2                                                                                |     |        | colt           | add       | fabric                   | 0       |
|      icmp_ln146_fu_933_p2                                                                          |     |        | icmp_ln146     | setgt     | auto                     | 0       |
|      add_ln165_fu_927_p2                                                                           |     |        | add_ln165      | add       | fabric                   | 0       |
|      select_ln145_fu_941_p3                                                                        |     |        | select_ln145   | select    | auto_sel                 | 0       |
|      r_fu_949_p2                                                                                   |     |        | r              | add       | fabric                   | 0       |
|      icmp_ln152_fu_954_p2                                                                          |     |        | icmp_ln152     | setgt     | auto                     | 0       |
|      xor_ln160_fu_979_p2                                                                           |     |        | xor_ln160      | xor       | auto                     | 0       |
|      icmp_ln160_fu_985_p2                                                                          |     |        | icmp_ln160     | setgt     | auto                     | 0       |
|      and_ln160_fu_990_p2                                                                           |     |        | and_ln160      | and       | auto                     | 0       |
|      empty_fu_996_p2                                                                               |     |        | empty          | seteq     | auto                     | 0       |
|      empty_46_fu_1002_p2                                                                           |     |        | empty_46       | seteq     | auto                     | 0       |
|      empty_47_fu_1008_p2                                                                           |     |        | empty_47       | or        | auto                     | 0       |
|      add_ln161_1_fu_1036_p2                                                                        |     |        | add_ln161_1    | add       | fabric                   | 0       |
|      add_ln161_fu_1042_p2                                                                          |     |        | add_ln161      | add       | fabric                   | 0       |
|      add_ln162_1_fu_1079_p2                                                                        |     |        | add_ln162_1    | add       | fabric                   | 0       |
|      add_ln162_fu_1085_p2                                                                          |     |        | add_ln162      | add       | fabric                   | 0       |
|      mul_32s_32s_32_1_1_U92                                                                        | 3   |        | mul_ln203      | mul       | auto                     | 0       |
|      score_1_fu_1107_p2                                                                            |     |        | score_1        | add       | fabric                   | 0       |
|     + compute_pp_nn (grp_compute_pp_nn_fu_399)                                                     | 0   |        |                |           |                          |         |
|       add_ln106_fu_98_p2                                                                           |     |        | add_ln106      | add       | fabric                   | 0       |
|       add_ln104_fu_129_p2                                                                          |     |        | add_ln104      | add       | fabric                   | 0       |
|      + compute_pp_nn_Pipeline_VITIS_LOOP_104_1 (grp_compute_pp_nn_Pipeline_VITIS_LOOP_104_1_fu_64) | 0   |        |                |           |                          |         |
|        icmp_ln104_fu_242_p2                                                                        |     |        | icmp_ln104     | setlt     | auto                     | 0       |
|        add_ln104_fu_278_p2                                                                         |     |        | add_ln104      | add       | fabric                   | 0       |
|        add_ln106_fu_258_p2                                                                         |     |        | add_ln106      | add       | fabric                   | 0       |
|        add_ln108_fu_272_p2                                                                         |     |        | add_ln108      | add       | fabric                   | 0       |
|        sparsemux_9_2_32_1_1_U30                                                                    |     |        | e1             | sparsemux | compactencoding_dontcare | 0       |
|        icmp_ln107_fu_357_p2                                                                        |     |        | icmp_ln107     | seteq     | auto                     | 0       |
|        sparsemux_9_2_32_1_1_U31                                                                    |     |        | e2             | sparsemux | compactencoding_dontcare | 0       |
|        icmp_ln109_fu_362_p2                                                                        |     |        | icmp_ln109     | seteq     | auto                     | 0       |
|        icmp_ln110_fu_367_p2                                                                        |     |        | icmp_ln110     | seteq     | auto                     | 0       |
|        add_ln110_fu_371_p2                                                                         |     |        | add_ln110      | add       | fabric                   | 0       |
|        sub_ln111_fu_380_p2                                                                         |     |        | sub_ln111      | sub       | fabric                   | 0       |
|        icmp_ln111_fu_389_p2                                                                        |     |        | icmp_ln111     | seteq     | auto                     | 0       |
|        add_ln111_fu_395_p2                                                                         |     |        | add_ln111      | add       | fabric                   | 0       |
|        select_ln111_fu_401_p3                                                                      |     |        | select_ln111   | select    | auto_sel                 | 0       |
|        select_ln111_1_fu_409_p3                                                                    |     |        | select_ln111_1 | select    | auto_sel                 | 0       |
|        or_ln109_fu_417_p2                                                                          |     |        | or_ln109       | or        | auto                     | 0       |
|        xor_ln110_fu_423_p2                                                                         |     |        | xor_ln110      | xor       | auto                     | 0       |
|        or_ln110_fu_429_p2                                                                          |     |        | or_ln110       | or        | auto                     | 0       |
|        pp_1_fu_435_p3                                                                              |     |        | pp_1           | select    | auto_sel                 | 0       |
|        or_ln110_1_fu_443_p2                                                                        |     |        | or_ln110_1     | or        | auto                     | 0       |
|        nn_1_fu_449_p3                                                                              |     |        | nn_1           | select    | auto_sel                 | 0       |
|        empty_44_fu_457_p3                                                                          |     |        | empty_44       | select    | auto_sel                 | 0       |
|        empty_45_fu_465_p3                                                                          |     |        | empty_45       | select    | auto_sel                 | 0       |
|     + compute_greedy_potential_score_Pipeline_VITIS_LOOP_124_1                                     | 0   |        |                |           |                          |         |
|       icmp_ln124_fu_246_p2                                                                         |     |        | icmp_ln124     | setlt     | auto                     | 0       |
|       add_ln124_fu_288_p2                                                                          |     |        | add_ln124      | add       | fabric                   | 0       |
|       add_ln126_fu_262_p2                                                                          |     |        | add_ln126      | add       | fabric                   | 0       |
|       add_ln128_fu_276_p2                                                                          |     |        | add_ln128      | add       | fabric                   | 0       |
|       add_ln133_fu_282_p2                                                                          |     |        | add_ln133      | add       | fabric                   | 0       |
|       sparsemux_9_2_32_1_1_U49                                                                     |     |        | e1             | sparsemux | compactencoding_dontcare | 0       |
|       icmp_ln127_fu_327_p2                                                                         |     |        | icmp_ln127     | seteq     | auto                     | 0       |
|       sparsemux_9_2_32_1_1_U50                                                                     |     |        | e2             | sparsemux | compactencoding_dontcare | 0       |
|       icmp_ln129_fu_361_p2                                                                         |     |        | icmp_ln129     | seteq     | auto                     | 0       |
|       icmp_ln130_fu_367_p2                                                                         |     |        | icmp_ln130     | seteq     | auto                     | 0       |
|       and_ln130_fu_372_p2                                                                          |     |        | and_ln130      | and       | auto                     | 0       |
|       or_ln130_fu_377_p2                                                                           |     |        | or_ln130       | or        | auto                     | 0       |
|       sub_ln130_fu_385_p2                                                                          |     |        | sub_ln130      | sub       | fabric                   | 0       |
|       icmp_ln130_2_fu_394_p2                                                                       |     |        | icmp_ln130_2   | seteq     | auto                     | 0       |
|     + compute_greedy_potential_score_Pipeline_VITIS_LOOP_146_1                                     | 0   |        |                |           |                          |         |
|       icmp_ln146_fu_173_p2                                                                         |     |        | icmp_ln146     | setlt     | auto                     | 0       |
|       add_ln146_fu_179_p2                                                                          |     |        | add_ln146      | add       | fabric                   | 0       |
|       add_ln148_1_fu_197_p2                                                                        |     |        | add_ln148_1    | add       | fabric                   | 0       |
|       add_ln148_fu_207_p2                                                                          |     |        | add_ln148      | add       | fabric                   | 0       |
|       sparsemux_9_2_32_1_1_x_U61                                                                   |     |        | v              | sparsemux | compactencoding_dontcare | 0       |
|       icmp_ln149_fu_244_p2                                                                         |     |        | icmp_ln149     | seteq     | auto                     | 0       |
|     + compute_greedy_potential_score_Pipeline_VITIS_LOOP_152_2                                     | 0   |        |                |           |                          |         |
|       sparsemux_9_2_32_1_1_x_U71                                                                   |     |        | v              | sparsemux | compactencoding_dontcare | 0       |
|       icmp_ln155_fu_293_p2                                                                         |     |        | icmp_ln155     | seteq     | auto                     | 0       |
|       move_type_3_fu_299_p3                                                                        |     |        | move_type_3    | select    | auto_sel                 | 0       |
|       row2_3_fu_308_p3                                                                             |     |        | row2_3         | select    | auto_sel                 | 0       |
|       add_ln152_fu_252_p2                                                                          |     |        | add_ln152      | add       | fabric                   | 0       |
|       icmp_ln152_fu_258_p2                                                                         |     |        | icmp_ln152     | setgt     | auto                     | 0       |
|       or_cond44_fu_316_p2                                                                          |     |        | or_cond44      | and       | auto                     | 0       |
|     + compute_greedy_potential_score_Pipeline_VITIS_LOOP_163_3                                     | 0   |        |                |           |                          |         |
|       cmp80_i_fu_216_p2                                                                            |     |        | cmp80_i        | seteq     | auto                     | 0       |
|       icmp_ln163_fu_234_p2                                                                         |     |        | icmp_ln163     | setlt     | auto                     | 0       |
|       add_ln163_fu_240_p2                                                                          |     |        | add_ln163      | add       | fabric                   | 0       |
|       add_ln165_fu_260_p2                                                                          |     |        | add_ln165      | add       | fabric                   | 0       |
|       add_ln168_fu_274_p2                                                                          |     |        | add_ln168      | add       | fabric                   | 0       |
|       add_ln170_fu_280_p2                                                                          |     |        | add_ln170      | add       | fabric                   | 0       |
|       sparsemux_9_2_32_1_1_U82                                                                     |     |        | v              | sparsemux | compactencoding_dontcare | 0       |
|       icmp_ln166_fu_323_p2                                                                         |     |        | icmp_ln166     | seteq     | auto                     | 0       |
|       v2_fu_329_p2                                                                                 |     |        | v2             | sub       | fabric                   | 0       |
|       v2_1_fu_335_p3                                                                               |     |        | v2_1           | select    | auto_sel                 | 0       |
|   + greedy_potential_reduce_Pipeline_VITIS_LOOP_124_1                                              | 0   |        |                |           |                          |         |
|     icmp_ln124_fu_246_p2                                                                           |     |        | icmp_ln124     | setlt     | auto                     | 0       |
|     add_ln124_fu_288_p2                                                                            |     |        | add_ln124      | add       | fabric                   | 0       |
|     add_ln126_fu_262_p2                                                                            |     |        | add_ln126      | add       | fabric                   | 0       |
|     add_ln128_fu_276_p2                                                                            |     |        | add_ln128      | add       | fabric                   | 0       |
|     add_ln133_fu_282_p2                                                                            |     |        | add_ln133      | add       | fabric                   | 0       |
|     sparsemux_9_2_32_1_1_U117                                                                      |     |        | e1             | sparsemux | compactencoding_dontcare | 0       |
|     icmp_ln127_fu_327_p2                                                                           |     |        | icmp_ln127     | seteq     | auto                     | 0       |
|     sparsemux_9_2_32_1_1_U118                                                                      |     |        | e2             | sparsemux | compactencoding_dontcare | 0       |
|     icmp_ln129_fu_361_p2                                                                           |     |        | icmp_ln129     | seteq     | auto                     | 0       |
|     icmp_ln130_fu_367_p2                                                                           |     |        | icmp_ln130     | seteq     | auto                     | 0       |
|     and_ln130_fu_372_p2                                                                            |     |        | and_ln130      | and       | auto                     | 0       |
|     or_ln130_fu_377_p2                                                                             |     |        | or_ln130       | or        | auto                     | 0       |
|     sub_ln130_fu_385_p2                                                                            |     |        | sub_ln130      | sub       | fabric                   | 0       |
|     icmp_ln130_1_fu_394_p2                                                                         |     |        | icmp_ln130_1   | seteq     | auto                     | 0       |
|  + store_matrix_to_dram                                                                            | 8   |        |                |           |                          |         |
|    icmp_ln68_fu_121_p2                                                                             |     |        | icmp_ln68      | setgt     | auto                     | 0       |
|    cmp41_fu_127_p2                                                                                 |     |        | cmp41          | setgt     | auto                     | 0       |
|    mul_32ns_32ns_63_1_1_U149                                                                       | 4   |        | mul_ln68       | mul       | auto                     | 0       |
|    select_ln68_fu_141_p3                                                                           |     |        | select_ln68    | select    | auto_sel                 | 0       |
|    empty_fu_147_p3                                                                                 |     |        | empty          | select    | auto_sel                 | 0       |
|    smax_fu_154_p3                                                                                  |     |        | smax           | select    | auto_sel                 | 0       |
|    smax1_fu_160_p3                                                                                 |     |        | smax1          | select    | auto_sel                 | 0       |
|    mul_31ns_31ns_62_1_1_U148                                                                       | 4   |        | bound          | mul       | auto                     | 0       |
|   + store_matrix_to_dram_Pipeline_VITIS_LOOP_68_1_VITIS_LOOP_69_2                                  | 0   |        |                |           |                          |         |
|     icmp_ln69_fu_225_p2                                                                            |     |        | icmp_ln69      | setlt     | auto                     | 0       |
|     icmp_ln68_fu_202_p2                                                                            |     |        | icmp_ln68      | seteq     | auto                     | 0       |
|     add_ln68_1_fu_207_p2                                                                           |     |        | add_ln68_1     | add       | fabric                   | 0       |
|     add_ln68_fu_233_p2                                                                             |     |        | add_ln68       | add       | fabric                   | 0       |
|     select_ln68_fu_239_p3                                                                          |     |        | select_ln68    | select    | auto_sel                 | 0       |
|     select_ln68_1_fu_247_p3                                                                        |     |        | select_ln68_1  | select    | auto_sel                 | 0       |
|     add_ln71_1_fu_267_p2                                                                           |     |        | add_ln71_1     | add       | fabric                   | 0       |
|     add_ln71_fu_291_p2                                                                             |     |        | add_ln71       | add       | fabric                   | 0       |
|     sparsemux_9_2_32_1_1_U139                                                                      |     |        | tmp            | sparsemux | compactencoding_dontcare | 0       |
|     add_ln69_fu_297_p2                                                                             |     |        | add_ln69       | add       | fabric                   | 0       |
+----------------------------------------------------------------------------------------------------+-----+--------+----------------+-----------+--------------------------+---------+


================================================================
== Storage Report
================================================================
+---------------------+-----------+-----------+------+------+--------+----------+--------+---------+------------------+
| Name                | Usage     | Type      | BRAM | URAM | Pragma | Variable | Impl   | Latency | Bitwidth, Depth, |
|                     |           |           |      |      |        |          |        |         | Banks            |
+---------------------+-----------+-----------+------+------+--------+----------+--------+---------+------------------+
| + fmm_reduce_kernel |           |           | 10   | 0    |        |          |        |         |                  |
|   control_s_axi_U   | interface | s_axilite |      |      |        |          |        |         |                  |
|   control_r_s_axi_U | interface | s_axilite |      |      |        |          |        |         |                  |
|   gmem_m_axi_U      | interface | m_axi     | 10   |      |        |          |        |         |                  |
|   M_e_0_U           | ram_1p    |           |      |      | pragma | M_e_0    | lutram | 1       | 32, 25600, 1     |
|   M_e_1_U           | ram_1p    |           |      |      | pragma | M_e_1    | lutram | 1       | 32, 25600, 1     |
|   M_e_2_U           | ram_1p    |           |      |      | pragma | M_e_2    | lutram | 1       | 32, 25600, 1     |
|   M_e_3_U           | ram_1p    |           |      |      | pragma | M_e_3    | lutram | 1       | 32, 25600, 1     |
+---------------------+-----------+-----------+------+------+--------+----------+--------+---------+------------------+


================================================================
== Pragma Report
================================================================
* Pragmas with Warnings
+----------+---------------------------------+--------------------------------------+----------------------------------------------------------------------------+
| Type     | Options                         | Location                             | Messages                                                                   |
+----------+---------------------------------+--------------------------------------+----------------------------------------------------------------------------+
| RESOURCE | variable=M.e core=RAM_1P_LUTRAM | gp.cpp:262 in fmm_reduce_kernel, M.e | 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead |
+----------+---------------------------------+--------------------------------------+----------------------------------------------------------------------------+

* Inferred Pragmas
+--------------+---------+-----------------------------------------------------------------------------+------------------------+
| Type         | Options | Location                                                                    | Inferred From          |
+--------------+---------+-----------------------------------------------------------------------------+------------------------+
| LOOP_FLATTEN | 0       | loop VITIS_LOOP_232_1 (gp.cpp:232:19) in greedy_potential_reduce gp.cpp:232 | performance gp.cpp:232 |
+--------------+---------+-----------------------------------------------------------------------------+------------------------+

* Valid Pragma Syntax
+-----------------+-------------------------------------------------------------------------------------------------------------------+----------------------------------------------+
| Type            | Options                                                                                                           | Location                                     |
+-----------------+-------------------------------------------------------------------------------------------------------------------+----------------------------------------------+
| INLINE          |                                                                                                                   | gp.cpp:32 in mat_entry                       |
| INLINE          |                                                                                                                   | gp.cpp:36 in mat_set_entry                   |
| INLINE          | off                                                                                                               | gp.cpp:41 in load_matrix_from_dram           |
| LOOP_TRIPCOUNT  | min=1 max=320                                                                                                     | gp.cpp:50 in load_matrix_from_dram           |
| INLINE          | off                                                                                                               | gp.cpp:65 in store_matrix_to_dram            |
| INLINE          |                                                                                                                   | gp.cpp:78 in column_weight                   |
| INLINE          |                                                                                                                   | gp.cpp:89 in num_additions                   |
| INLINE          | off                                                                                                               | gp.cpp:101 in compute_pp_nn                  |
| INLINE          |                                                                                                                   | gp.cpp:117 in reduction_move                 |
| INLINE          |                                                                                                                   | gp.cpp:140 in reduction_move_undo            |
| INLINE          |                                                                                                                   | gp.cpp:177 in total_potential                |
| INLINE          | off                                                                                                               | gp.cpp:193 in compute_greedy_potential_score |
| INLINE          | off                                                                                                               | gp.cpp:209 in find_best_move                 |
| INLINE          | off                                                                                                               | gp.cpp:231 in greedy_potential_reduce        |
| LOOP_TRIPCOUNT  | min=1 max=MAX_ITERS                                                                                               | gp.cpp:233 in greedy_potential_reduce        |
| INTERFACE       | m_axi port=A_dram offset=slave bundle=gmem depth=MAX_A_DEPTH                                                      | gp.cpp:248 in fmm_reduce_kernel, A_dram      |
| INTERFACE       | s_axilite port=rows bundle=control                                                                                | gp.cpp:250 in fmm_reduce_kernel, rows        |
| INTERFACE       | s_axilite port=cols bundle=control                                                                                | gp.cpp:251 in fmm_reduce_kernel, cols        |
| INTERFACE       | s_axilite port=t_capacity bundle=control                                                                          | gp.cpp:252 in fmm_reduce_kernel, t_capacity  |
| INTERFACE       | s_axilite port=k1 bundle=control                                                                                  | gp.cpp:253 in fmm_reduce_kernel, k1          |
| INTERFACE       | s_axilite port=k2 bundle=control                                                                                  | gp.cpp:254 in fmm_reduce_kernel, k2          |
| INTERFACE       | s_axilite port=return bundle=control                                                                              | gp.cpp:255 in fmm_reduce_kernel, return      |
| INTERFACE       | m_axi port=A_dram offset=slave bundle=gmem depth=MAX_A_DEPTH max_read_burst_length=256 max_write_burst_length=256 | gp.cpp:256 in fmm_reduce_kernel, A_dram      |
| PIPELINE        | off                                                                                                               | gp.cpp:257 in fmm_reduce_kernel              |
| ARRAY_PARTITION | variable=M.e cyclic factor=4 dim=2                                                                                | gp.cpp:263 in fmm_reduce_kernel, M.e         |
+-----------------+-------------------------------------------------------------------------------------------------------------------+----------------------------------------------+


