ARM GAS  /tmp/ccxz46hi.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 4
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"gd32f4xx_dma.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.file 1 "Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c"
  18              		.section	.text.dma_deinit,"ax",%progbits
  19              		.align	1
  20              		.global	dma_deinit
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  25              	dma_deinit:
  26              	.LVL0:
  27              	.LFB116:
   1:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** /*!
   2:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \file    gd32f4xx_dma.c
   3:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \brief   DMA driver
   4:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \version 2016-08-15, V1.0.0, firmware for GD32F4xx
   5:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \version 2018-12-12, V2.0.0, firmware for GD32F4xx
   6:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \version 2020-09-30, V2.1.0, firmware for GD32F4xx
   7:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \version 2022-03-09, V3.0.0, firmware for GD32F4xx
   8:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** */
   9:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** 
  10:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** /*
  11:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     Copyright (c) 2022, GigaDevice Semiconductor Inc.
  12:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** 
  13:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     Redistribution and use in source and binary forms, with or without modification,
  14:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** are permitted provided that the following conditions are met:
  15:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** 
  16:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     1. Redistributions of source code must retain the above copyright notice, this
  17:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****        list of conditions and the following disclaimer.
  18:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     2. Redistributions in binary form must reproduce the above copyright notice,
  19:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****        this list of conditions and the following disclaimer in the documentation
  20:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****        and/or other materials provided with the distribution.
  21:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     3. Neither the name of the copyright holder nor the names of its contributors
  22:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****        may be used to endorse or promote products derived from this software without
  23:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****        specific prior written permission.
  24:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** 
  25:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  26:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED
  27:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.
  28:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT,
  29:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT
  30:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR
  31:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY,
ARM GAS  /tmp/ccxz46hi.s 			page 2


  32:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
  33:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY
  34:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** OF SUCH DAMAGE.
  35:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** */
  36:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** 
  37:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** #include "gd32f4xx_dma.h"
  38:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** 
  39:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** /*  DMA register bit offset */
  40:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** #define CHXCTL_PERIEN_OFFSET            ((uint32_t)25U)
  41:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** 
  42:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** /*!
  43:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \brief    deinitialize DMA a channel registers
  44:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \param[in]  dma_periph: DMAx(x=0,1)
  45:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****       \arg        DMAx(x=0,1)
  46:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \param[in]  channelx: specify which DMA channel is deinitialized
  47:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****       \arg        DMA_CHx(x=0..7)
  48:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \param[out] none
  49:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \retval     none
  50:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** */
  51:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** void dma_deinit(uint32_t dma_periph, dma_channel_enum channelx)
  52:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** {
  28              		.loc 1 52 1 view -0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 0
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  53:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     /* disable DMA a channel */
  54:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     DMA_CHCTL(dma_periph, channelx) &= ~DMA_CHXCTL_CHEN;
  32              		.loc 1 54 5 view .LVU1
  33 0000 1823     		movs	r3, #24
  34 0002 03FB0103 		mla	r3, r3, r1, r0
  52:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     /* disable DMA a channel */
  35              		.loc 1 52 1 is_stmt 0 view .LVU2
  36 0006 10B5     		push	{r4, lr}
  37              	.LCFI0:
  38              		.cfi_def_cfa_offset 8
  39              		.cfi_offset 4, -8
  40              		.cfi_offset 14, -4
  41              		.loc 1 54 5 view .LVU3
  42 0008 1A69     		ldr	r2, [r3, #16]
  43              		.loc 1 54 37 view .LVU4
  44 000a 22F00102 		bic	r2, r2, #1
  45 000e 1A61     		str	r2, [r3, #16]
  55:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     /* reset DMA channel registers */
  56:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     DMA_CHCTL(dma_periph, channelx) = DMA_CHCTL_RESET_VALUE;
  46              		.loc 1 56 5 is_stmt 1 view .LVU5
  57:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     DMA_CHCNT(dma_periph, channelx) = DMA_CHCNT_RESET_VALUE;
  58:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     DMA_CHPADDR(dma_periph, channelx) = DMA_CHPADDR_RESET_VALUE;
  59:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     DMA_CHM0ADDR(dma_periph, channelx) = DMA_CHMADDR_RESET_VALUE;
  60:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     DMA_CHM1ADDR(dma_periph, channelx) = DMA_CHMADDR_RESET_VALUE;
  61:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     DMA_CHFCTL(dma_periph, channelx) = DMA_CHFCTL_RESET_VALUE;
  62:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     if(channelx < DMA_CH4) {
  47              		.loc 1 62 7 is_stmt 0 view .LVU6
  48 0010 0329     		cmp	r1, #3
  56:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     DMA_CHCNT(dma_periph, channelx) = DMA_CHCNT_RESET_VALUE;
  49              		.loc 1 56 37 view .LVU7
  50 0012 4FF00002 		mov	r2, #0
  51 0016 1A61     		str	r2, [r3, #16]
ARM GAS  /tmp/ccxz46hi.s 			page 3


  57:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     DMA_CHCNT(dma_periph, channelx) = DMA_CHCNT_RESET_VALUE;
  52              		.loc 1 57 5 is_stmt 1 view .LVU8
  57:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     DMA_CHCNT(dma_periph, channelx) = DMA_CHCNT_RESET_VALUE;
  53              		.loc 1 57 37 is_stmt 0 view .LVU9
  54 0018 5A61     		str	r2, [r3, #20]
  58:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     DMA_CHM0ADDR(dma_periph, channelx) = DMA_CHMADDR_RESET_VALUE;
  55              		.loc 1 58 5 is_stmt 1 view .LVU10
  58:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     DMA_CHM0ADDR(dma_periph, channelx) = DMA_CHMADDR_RESET_VALUE;
  56              		.loc 1 58 39 is_stmt 0 view .LVU11
  57 001a 9A61     		str	r2, [r3, #24]
  59:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     DMA_CHM1ADDR(dma_periph, channelx) = DMA_CHMADDR_RESET_VALUE;
  58              		.loc 1 59 5 is_stmt 1 view .LVU12
  59:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     DMA_CHM1ADDR(dma_periph, channelx) = DMA_CHMADDR_RESET_VALUE;
  59              		.loc 1 59 40 is_stmt 0 view .LVU13
  60 001c DA61     		str	r2, [r3, #28]
  60:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     DMA_CHFCTL(dma_periph, channelx) = DMA_CHFCTL_RESET_VALUE;
  61              		.loc 1 60 5 is_stmt 1 view .LVU14
  60:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     DMA_CHFCTL(dma_periph, channelx) = DMA_CHFCTL_RESET_VALUE;
  62              		.loc 1 60 40 is_stmt 0 view .LVU15
  63 001e 1A62     		str	r2, [r3, #32]
  61:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     if(channelx < DMA_CH4) {
  64              		.loc 1 61 5 is_stmt 1 view .LVU16
  61:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     if(channelx < DMA_CH4) {
  65              		.loc 1 61 38 is_stmt 0 view .LVU17
  66 0020 5A62     		str	r2, [r3, #36]
  67              		.loc 1 62 5 is_stmt 1 view .LVU18
  68              		.loc 1 62 7 is_stmt 0 view .LVU19
  69 0022 0AD8     		bhi	.L2
  63:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****         DMA_INTC0(dma_periph) |= DMA_FLAG_ADD(DMA_CHINTF_RESET_VALUE, channelx);
  70              		.loc 1 63 9 is_stmt 1 view .LVU20
  71              		.loc 1 63 34 is_stmt 0 view .LVU21
  72 0024 0624     		movs	r4, #6
  73 0026 4B08     		lsrs	r3, r1, #1
  74 0028 6143     		muls	r1, r4, r1
  75              	.LVL1:
  76              		.loc 1 63 9 view .LVU22
  77 002a 8268     		ldr	r2, [r0, #8]
  78              		.loc 1 63 34 view .LVU23
  79 002c 01EB8301 		add	r1, r1, r3, lsl #2
  80 0030 3D23     		movs	r3, #61
  81 0032 8B40     		lsls	r3, r3, r1
  82              		.loc 1 63 31 view .LVU24
  83 0034 1343     		orrs	r3, r3, r2
  84 0036 8360     		str	r3, [r0, #8]
  85              	.LVL2:
  86              	.L1:
  64:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     } else {
  65:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****         channelx -= (dma_channel_enum)4;
  66:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****         DMA_INTC1(dma_periph) |= DMA_FLAG_ADD(DMA_CHINTF_RESET_VALUE, channelx);
  67:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     }
  68:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** }
  87              		.loc 1 68 1 view .LVU25
  88 0038 10BD     		pop	{r4, pc}
  89              	.LVL3:
  90              	.L2:
  65:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****         DMA_INTC1(dma_periph) |= DMA_FLAG_ADD(DMA_CHINTF_RESET_VALUE, channelx);
  91              		.loc 1 65 9 is_stmt 1 view .LVU26
ARM GAS  /tmp/ccxz46hi.s 			page 4


  65:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****         DMA_INTC1(dma_periph) |= DMA_FLAG_ADD(DMA_CHINTF_RESET_VALUE, channelx);
  92              		.loc 1 65 18 is_stmt 0 view .LVU27
  93 003a 0439     		subs	r1, r1, #4
  94              	.LVL4:
  65:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****         DMA_INTC1(dma_periph) |= DMA_FLAG_ADD(DMA_CHINTF_RESET_VALUE, channelx);
  95              		.loc 1 65 18 view .LVU28
  96 003c CAB2     		uxtb	r2, r1
  97              	.LVL5:
  66:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     }
  98              		.loc 1 66 9 is_stmt 1 view .LVU29
  66:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     }
  99              		.loc 1 66 34 is_stmt 0 view .LVU30
 100 003e 0623     		movs	r3, #6
 101 0040 5A43     		muls	r2, r3, r2
 102              	.LVL6:
  66:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     }
 103              		.loc 1 66 34 view .LVU31
 104 0042 C1F34001 		ubfx	r1, r1, #1, #1
 105              	.LVL7:
  66:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     }
 106              		.loc 1 66 9 view .LVU32
 107 0046 C468     		ldr	r4, [r0, #12]
  66:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     }
 108              		.loc 1 66 34 view .LVU33
 109 0048 02EB8102 		add	r2, r2, r1, lsl #2
 110 004c 3D23     		movs	r3, #61
 111 004e 9340     		lsls	r3, r3, r2
  66:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     }
 112              		.loc 1 66 31 view .LVU34
 113 0050 2343     		orrs	r3, r3, r4
 114 0052 C360     		str	r3, [r0, #12]
 115              		.loc 1 68 1 view .LVU35
 116 0054 F0E7     		b	.L1
 117              		.cfi_endproc
 118              	.LFE116:
 120              		.section	.text.dma_single_data_para_struct_init,"ax",%progbits
 121              		.align	1
 122              		.global	dma_single_data_para_struct_init
 123              		.syntax unified
 124              		.thumb
 125              		.thumb_func
 127              	dma_single_data_para_struct_init:
 128              	.LVL8:
 129              	.LFB117:
  69:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** 
  70:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** /*!
  71:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \brief    initialize the DMA single data mode parameters struct with the default values
  72:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \param[in]  init_struct: the initialization data needed to initialize DMA channel
  73:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \param[out] none
  74:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \retval     none
  75:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** */
  76:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** void dma_single_data_para_struct_init(dma_single_data_parameter_struct *init_struct)
  77:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** {
 130              		.loc 1 77 1 is_stmt 1 view -0
 131              		.cfi_startproc
 132              		@ args = 0, pretend = 0, frame = 0
 133              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  /tmp/ccxz46hi.s 			page 5


 134              		@ link register save eliminated.
  78:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     /* set the DMA struct with the default values */
  79:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     init_struct->periph_addr         = 0U;
 135              		.loc 1 79 5 view .LVU37
  80:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     init_struct->periph_inc          = DMA_PERIPH_INCREASE_DISABLE;
 136              		.loc 1 80 38 is_stmt 0 view .LVU38
 137 0000 0023     		movs	r3, #0
 138 0002 0122     		movs	r2, #1
 139 0004 C0E90032 		strd	r3, r2, [r0]
  81:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     init_struct->memory0_addr        = 0U;
 140              		.loc 1 81 5 is_stmt 1 view .LVU39
  82:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     init_struct->memory_inc          = DMA_MEMORY_INCREASE_DISABLE;
 141              		.loc 1 82 38 is_stmt 0 view .LVU40
 142 0008 C0E90232 		strd	r3, r2, [r0, #8]
  83:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     init_struct->periph_memory_width = 0U;
 143              		.loc 1 83 5 is_stmt 1 view .LVU41
  84:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     init_struct->circular_mode       = DMA_CIRCULAR_MODE_DISABLE;
 144              		.loc 1 84 38 is_stmt 0 view .LVU42
 145 000c C0E90432 		strd	r3, r2, [r0, #16]
  85:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     init_struct->direction           = DMA_PERIPH_TO_MEMORY;
 146              		.loc 1 85 5 is_stmt 1 view .LVU43
  86:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     init_struct->number              = 0U;
 147              		.loc 1 86 38 is_stmt 0 view .LVU44
 148 0010 C0E90633 		strd	r3, r3, [r0, #24]
  87:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     init_struct->priority            = DMA_PRIORITY_LOW;
 149              		.loc 1 87 5 is_stmt 1 view .LVU45
 150              		.loc 1 87 38 is_stmt 0 view .LVU46
 151 0014 0362     		str	r3, [r0, #32]
  88:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** }
 152              		.loc 1 88 1 view .LVU47
 153 0016 7047     		bx	lr
 154              		.cfi_endproc
 155              	.LFE117:
 157              		.section	.text.dma_multi_data_para_struct_init,"ax",%progbits
 158              		.align	1
 159              		.global	dma_multi_data_para_struct_init
 160              		.syntax unified
 161              		.thumb
 162              		.thumb_func
 164              	dma_multi_data_para_struct_init:
 165              	.LVL9:
 166              	.LFB118:
  89:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** 
  90:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** /*!
  91:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \brief    initialize the DMA multi data mode parameters struct with the default values
  92:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \param[in]  init_struct: the initialization data needed to initialize DMA channel
  93:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \param[out] none
  94:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \retval     none
  95:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** */
  96:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** void dma_multi_data_para_struct_init(dma_multi_data_parameter_struct *init_struct)
  97:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** {
 167              		.loc 1 97 1 is_stmt 1 view -0
 168              		.cfi_startproc
 169              		@ args = 0, pretend = 0, frame = 0
 170              		@ frame_needed = 0, uses_anonymous_args = 0
 171              		@ link register save eliminated.
  98:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     /* set the DMA struct with the default values */
ARM GAS  /tmp/ccxz46hi.s 			page 6


  99:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     init_struct->periph_addr         = 0U;
 172              		.loc 1 99 5 view .LVU49
 173              		.loc 1 99 38 is_stmt 0 view .LVU50
 174 0000 0023     		movs	r3, #0
 100:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     init_struct->periph_width        = 0U;
 101:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     init_struct->periph_inc          = DMA_PERIPH_INCREASE_DISABLE;
 175              		.loc 1 101 38 view .LVU51
 176 0002 0122     		movs	r2, #1
 100:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     init_struct->periph_width        = 0U;
 177              		.loc 1 100 38 view .LVU52
 178 0004 C0E90033 		strd	r3, r3, [r0]
 179              		.loc 1 101 5 is_stmt 1 view .LVU53
 102:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     init_struct->memory0_addr        = 0U;
 180              		.loc 1 102 38 is_stmt 0 view .LVU54
 181 0008 C0E90223 		strd	r2, r3, [r0, #8]
 103:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     init_struct->memory_width        = 0U;
 182              		.loc 1 103 5 is_stmt 1 view .LVU55
 104:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     init_struct->memory_inc          = DMA_MEMORY_INCREASE_DISABLE;
 183              		.loc 1 104 38 is_stmt 0 view .LVU56
 184 000c C0E90432 		strd	r3, r2, [r0, #16]
 105:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     init_struct->memory_burst_width  = 0U;
 185              		.loc 1 105 5 is_stmt 1 view .LVU57
 106:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     init_struct->periph_burst_width  = 0U;
 186              		.loc 1 106 38 is_stmt 0 view .LVU58
 187 0010 C0E90633 		strd	r3, r3, [r0, #24]
 107:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     init_struct->circular_mode       = DMA_CIRCULAR_MODE_DISABLE;
 188              		.loc 1 107 5 is_stmt 1 view .LVU59
 108:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     init_struct->direction           = DMA_PERIPH_TO_MEMORY;
 189              		.loc 1 108 38 is_stmt 0 view .LVU60
 190 0014 C0E90923 		strd	r2, r3, [r0, #36]
 109:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     init_struct->number              = 0U;
 191              		.loc 1 109 5 is_stmt 1 view .LVU61
 110:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     init_struct->priority            = DMA_PRIORITY_LOW;
 192              		.loc 1 110 38 is_stmt 0 view .LVU62
 193 0018 C0E90B33 		strd	r3, r3, [r0, #44]
 111:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** }
 194              		.loc 1 111 1 view .LVU63
 195 001c 7047     		bx	lr
 196              		.cfi_endproc
 197              	.LFE118:
 199              		.section	.text.dma_single_data_mode_init,"ax",%progbits
 200              		.align	1
 201              		.global	dma_single_data_mode_init
 202              		.syntax unified
 203              		.thumb
 204              		.thumb_func
 206              	dma_single_data_mode_init:
 207              	.LVL10:
 208              	.LFB119:
 112:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** 
 113:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** /*!
 114:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \brief    initialize DMA single data mode
 115:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \param[in]  dma_periph: DMAx(x=0,1)
 116:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****       \arg        DMAx(x=0,1)
 117:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \param[in]  channelx: specify which DMA channel is initialized
 118:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****       \arg        DMA_CHx(x=0..7)
 119:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \param[in]  init_struct: the data needed to initialize DMA single data mode
ARM GAS  /tmp/ccxz46hi.s 			page 7


 120:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****                   periph_addr: peripheral base address
 121:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****                   periph_inc: DMA_PERIPH_INCREASE_ENABLE,DMA_PERIPH_INCREASE_DISABLE,DMA_PERIPH_INC
 122:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****                   memory0_addr: memory base address
 123:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****                   memory_inc: DMA_MEMORY_INCREASE_ENABLE,DMA_MEMORY_INCREASE_DISABLE
 124:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****                   periph_memory_width: DMA_PERIPH_WIDTH_8BIT,DMA_PERIPH_WIDTH_16BIT,DMA_PERIPH_WIDT
 125:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****                   circular_mode: DMA_CIRCULAR_MODE_ENABLE,DMA_CIRCULAR_MODE_DISABLE
 126:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****                   direction: DMA_PERIPH_TO_MEMORY,DMA_MEMORY_TO_PERIPH,DMA_MEMORY_TO_MEMORY
 127:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****                   number: the number of remaining data to be transferred by the DMA
 128:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****                   priority: DMA_PRIORITY_LOW,DMA_PRIORITY_MEDIUM,DMA_PRIORITY_HIGH,DMA_PRIORITY_ULT
 129:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \param[out] none
 130:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \retval     none
 131:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** */
 132:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** void dma_single_data_mode_init(uint32_t dma_periph, dma_channel_enum channelx, dma_single_data_para
 133:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** {
 209              		.loc 1 133 1 is_stmt 1 view -0
 210              		.cfi_startproc
 211              		@ args = 0, pretend = 0, frame = 0
 212              		@ frame_needed = 0, uses_anonymous_args = 0
 134:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     uint32_t ctl;
 213              		.loc 1 134 5 view .LVU65
 135:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** 
 136:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     /* select single data mode */
 137:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     DMA_CHFCTL(dma_periph, channelx) &= ~DMA_CHXFCTL_MDMEN;
 214              		.loc 1 137 5 view .LVU66
 215 0000 1823     		movs	r3, #24
 216 0002 03FB0101 		mla	r1, r3, r1, r0
 217              	.LVL11:
 133:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     uint32_t ctl;
 218              		.loc 1 133 1 is_stmt 0 view .LVU67
 219 0006 30B5     		push	{r4, r5, lr}
 220              	.LCFI1:
 221              		.cfi_def_cfa_offset 12
 222              		.cfi_offset 4, -12
 223              		.cfi_offset 5, -8
 224              		.cfi_offset 14, -4
 225              		.loc 1 137 5 view .LVU68
 226 0008 4B6A     		ldr	r3, [r1, #36]
 227              		.loc 1 137 38 view .LVU69
 228 000a 23F00403 		bic	r3, r3, #4
 229 000e 4B62     		str	r3, [r1, #36]
 138:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** 
 139:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     /* configure peripheral base address */
 140:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     DMA_CHPADDR(dma_periph, channelx) = init_struct->periph_addr;
 230              		.loc 1 140 5 is_stmt 1 view .LVU70
 231              		.loc 1 140 52 is_stmt 0 view .LVU71
 232 0010 1368     		ldr	r3, [r2]
 233              		.loc 1 140 39 view .LVU72
 234 0012 8B61     		str	r3, [r1, #24]
 141:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** 
 142:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     /* configure memory base address */
 143:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     DMA_CHM0ADDR(dma_periph, channelx) = init_struct->memory0_addr;
 235              		.loc 1 143 5 is_stmt 1 view .LVU73
 236              		.loc 1 143 53 is_stmt 0 view .LVU74
 237 0014 9368     		ldr	r3, [r2, #8]
 238              		.loc 1 143 40 view .LVU75
 239 0016 CB61     		str	r3, [r1, #28]
 144:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** 
ARM GAS  /tmp/ccxz46hi.s 			page 8


 145:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     /* configure the number of remaining data to be transferred */
 146:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     DMA_CHCNT(dma_periph, channelx) = init_struct->number;
 240              		.loc 1 146 5 is_stmt 1 view .LVU76
 241              		.loc 1 146 50 is_stmt 0 view .LVU77
 242 0018 D369     		ldr	r3, [r2, #28]
 243              		.loc 1 146 37 view .LVU78
 244 001a 4B61     		str	r3, [r1, #20]
 147:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** 
 148:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     /* configure peripheral and memory transfer width,channel priotity,transfer mode */
 149:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     ctl = DMA_CHCTL(dma_periph, channelx);
 245              		.loc 1 149 5 is_stmt 1 view .LVU79
 150:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     ctl &= ~(DMA_CHXCTL_PWIDTH | DMA_CHXCTL_MWIDTH | DMA_CHXCTL_PRIO | DMA_CHXCTL_TM);
 151:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     ctl |= (init_struct->periph_memory_width | (init_struct->periph_memory_width << 2) | init_struc
 246              		.loc 1 151 24 is_stmt 0 view .LVU80
 247 001c 1469     		ldr	r4, [r2, #16]
 248              		.loc 1 151 112 view .LVU81
 249 001e 136A     		ldr	r3, [r2, #32]
 149:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     ctl &= ~(DMA_CHXCTL_PWIDTH | DMA_CHXCTL_MWIDTH | DMA_CHXCTL_PRIO | DMA_CHXCTL_TM);
 250              		.loc 1 149 9 view .LVU82
 251 0020 0869     		ldr	r0, [r1, #16]
 252              	.LVL12:
 150:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     ctl &= ~(DMA_CHXCTL_PWIDTH | DMA_CHXCTL_MWIDTH | DMA_CHXCTL_PRIO | DMA_CHXCTL_TM);
 253              		.loc 1 150 5 is_stmt 1 view .LVU83
 254              		.loc 1 151 112 is_stmt 0 view .LVU84
 255 0022 9569     		ldr	r5, [r2, #24]
 256 0024 2343     		orrs	r3, r3, r4
 150:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     ctl &= ~(DMA_CHXCTL_PWIDTH | DMA_CHXCTL_MWIDTH | DMA_CHXCTL_PRIO | DMA_CHXCTL_TM);
 257              		.loc 1 150 9 view .LVU85
 258 0026 20F45E30 		bic	r0, r0, #227328
 259              	.LVL13:
 260              		.loc 1 151 112 view .LVU86
 261 002a 2B43     		orrs	r3, r3, r5
 150:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     ctl &= ~(DMA_CHXCTL_PWIDTH | DMA_CHXCTL_MWIDTH | DMA_CHXCTL_PRIO | DMA_CHXCTL_TM);
 262              		.loc 1 150 9 view .LVU87
 263 002c 20F0C000 		bic	r0, r0, #192
 264              	.LVL14:
 265              		.loc 1 151 5 is_stmt 1 view .LVU88
 266              		.loc 1 151 112 is_stmt 0 view .LVU89
 267 0030 43EA8403 		orr	r3, r3, r4, lsl #2
 268              		.loc 1 151 9 view .LVU90
 269 0034 0343     		orrs	r3, r3, r0
 270              	.LVL15:
 152:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     DMA_CHCTL(dma_periph, channelx) = ctl;
 271              		.loc 1 152 5 is_stmt 1 view .LVU91
 272              		.loc 1 152 37 is_stmt 0 view .LVU92
 273 0036 0B61     		str	r3, [r1, #16]
 153:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** 
 154:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     /* configure peripheral increasing mode */
 155:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     if(DMA_PERIPH_INCREASE_ENABLE == init_struct->periph_inc) {
 274              		.loc 1 155 5 is_stmt 1 view .LVU93
 275              		.loc 1 155 49 is_stmt 0 view .LVU94
 276 0038 5368     		ldr	r3, [r2, #4]
 277              	.LVL16:
 278              		.loc 1 155 7 view .LVU95
 279 003a 83B9     		cbnz	r3, .L7
 156:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****         DMA_CHCTL(dma_periph, channelx) |= DMA_CHXCTL_PNAGA;
 280              		.loc 1 156 9 is_stmt 1 view .LVU96
ARM GAS  /tmp/ccxz46hi.s 			page 9


 281 003c 0B69     		ldr	r3, [r1, #16]
 282              		.loc 1 156 41 is_stmt 0 view .LVU97
 283 003e 43F40073 		orr	r3, r3, #512
 284              	.L14:
 157:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     } else if(DMA_PERIPH_INCREASE_DISABLE == init_struct->periph_inc) {
 158:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****         DMA_CHCTL(dma_periph, channelx) &= ~DMA_CHXCTL_PNAGA;
 159:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     } else {
 160:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****         DMA_CHCTL(dma_periph, channelx) |= DMA_CHXCTL_PAIF;
 285              		.loc 1 160 41 view .LVU98
 286 0042 0B61     		str	r3, [r1, #16]
 287              	.LVL17:
 161:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     }
 162:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** 
 163:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     /* configure memory increasing mode */
 164:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     if(DMA_MEMORY_INCREASE_ENABLE == init_struct->memory_inc) {
 288              		.loc 1 164 5 is_stmt 1 view .LVU99
 289              		.loc 1 164 7 is_stmt 0 view .LVU100
 290 0044 D368     		ldr	r3, [r2, #12]
 291 0046 93B9     		cbnz	r3, .L10
 165:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****         DMA_CHCTL(dma_periph, channelx) |= DMA_CHXCTL_MNAGA;
 292              		.loc 1 165 9 is_stmt 1 view .LVU101
 293 0048 0B69     		ldr	r3, [r1, #16]
 294              		.loc 1 165 41 is_stmt 0 view .LVU102
 295 004a 43F48063 		orr	r3, r3, #1024
 296              	.L15:
 166:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     } else {
 167:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****         DMA_CHCTL(dma_periph, channelx) &= ~DMA_CHXCTL_MNAGA;
 297              		.loc 1 167 41 view .LVU103
 298 004e 0B61     		str	r3, [r1, #16]
 168:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     }
 169:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** 
 170:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     /* configure DMA circular mode */
 171:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     if(DMA_CIRCULAR_MODE_ENABLE == init_struct->circular_mode) {
 299              		.loc 1 171 5 is_stmt 1 view .LVU104
 300              		.loc 1 171 7 is_stmt 0 view .LVU105
 301 0050 5369     		ldr	r3, [r2, #20]
 302 0052 83B9     		cbnz	r3, .L12
 172:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****         DMA_CHCTL(dma_periph, channelx) |= DMA_CHXCTL_CMEN;
 303              		.loc 1 172 9 is_stmt 1 view .LVU106
 304 0054 0B69     		ldr	r3, [r1, #16]
 305              		.loc 1 172 41 is_stmt 0 view .LVU107
 306 0056 43F48073 		orr	r3, r3, #256
 307              	.L16:
 173:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     } else {
 174:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****         DMA_CHCTL(dma_periph, channelx) &= ~DMA_CHXCTL_CMEN;
 308              		.loc 1 174 41 view .LVU108
 309 005a 0B61     		str	r3, [r1, #16]
 175:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     }
 176:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** }
 310              		.loc 1 176 1 view .LVU109
 311 005c 30BD     		pop	{r4, r5, pc}
 312              	.LVL18:
 313              	.L7:
 157:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****         DMA_CHCTL(dma_periph, channelx) &= ~DMA_CHXCTL_PNAGA;
 314              		.loc 1 157 12 is_stmt 1 view .LVU110
 157:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****         DMA_CHCTL(dma_periph, channelx) &= ~DMA_CHXCTL_PNAGA;
 315              		.loc 1 157 14 is_stmt 0 view .LVU111
ARM GAS  /tmp/ccxz46hi.s 			page 10


 316 005e 012B     		cmp	r3, #1
 158:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     } else {
 317              		.loc 1 158 9 view .LVU112
 318 0060 0B69     		ldr	r3, [r1, #16]
 158:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     } else {
 319              		.loc 1 158 9 is_stmt 1 view .LVU113
 158:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     } else {
 320              		.loc 1 158 41 is_stmt 0 view .LVU114
 321 0062 0CBF     		ite	eq
 322 0064 23F40073 		biceq	r3, r3, #512
 160:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     }
 323              		.loc 1 160 9 is_stmt 1 view .LVU115
 160:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     }
 324              		.loc 1 160 41 is_stmt 0 view .LVU116
 325 0068 43F40043 		orrne	r3, r3, #32768
 326 006c E9E7     		b	.L14
 327              	.LVL19:
 328              	.L10:
 167:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     }
 329              		.loc 1 167 9 is_stmt 1 view .LVU117
 330 006e 0B69     		ldr	r3, [r1, #16]
 167:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     }
 331              		.loc 1 167 41 is_stmt 0 view .LVU118
 332 0070 23F48063 		bic	r3, r3, #1024
 333 0074 EBE7     		b	.L15
 334              	.L12:
 174:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     }
 335              		.loc 1 174 9 is_stmt 1 view .LVU119
 336 0076 0B69     		ldr	r3, [r1, #16]
 174:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     }
 337              		.loc 1 174 41 is_stmt 0 view .LVU120
 338 0078 23F48073 		bic	r3, r3, #256
 339 007c EDE7     		b	.L16
 340              		.cfi_endproc
 341              	.LFE119:
 343              		.section	.text.dma_multi_data_mode_init,"ax",%progbits
 344              		.align	1
 345              		.global	dma_multi_data_mode_init
 346              		.syntax unified
 347              		.thumb
 348              		.thumb_func
 350              	dma_multi_data_mode_init:
 351              	.LVL20:
 352              	.LFB120:
 177:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** 
 178:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** /*!
 179:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \brief    initialize DMA multi data mode
 180:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \param[in]  dma_periph: DMAx(x=0,1)
 181:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****       \arg        DMAx(x=0,1)
 182:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \param[in]  channelx: specify which DMA channel is initialized
 183:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****       \arg        DMA_CHx(x=0..7)
 184:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \param[in]  dma_multi_data_parameter_struct: the data needed to initialize DMA multi data mode
 185:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****                   periph_addr: peripheral base address
 186:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****                   periph_width: DMA_PERIPH_WIDTH_8BIT,DMA_PERIPH_WIDTH_16BIT,DMA_PERIPH_WIDTH_32BIT
 187:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****                   periph_inc: DMA_PERIPH_INCREASE_ENABLE,DMA_PERIPH_INCREASE_DISABLE,DMA_PERIPH_INC
 188:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****                   memory0_addr: memory0 base address
 189:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****                   memory_width: DMA_MEMORY_WIDTH_8BIT,DMA_MEMORY_WIDTH_16BIT,DMA_MEMORY_WIDTH_32BIT
ARM GAS  /tmp/ccxz46hi.s 			page 11


 190:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****                   memory_inc: DMA_MEMORY_INCREASE_ENABLE,DMA_MEMORY_INCREASE_DISABLE
 191:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****                   memory_burst_width: DMA_MEMORY_BURST_SINGLE,DMA_MEMORY_BURST_4_BEAT,DMA_MEMORY_BU
 192:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****                   periph_burst_width: DMA_PERIPH_BURST_SINGLE,DMA_PERIPH_BURST_4_BEAT,DMA_PERIPH_BU
 193:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****                   critical_value: DMA_FIFO_1_WORD,DMA_FIFO_2_WORD,DMA_FIFO_3_WORD,DMA_FIFO_4_WORD
 194:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****                   circular_mode: DMA_CIRCULAR_MODE_ENABLE,DMA_CIRCULAR_MODE_DISABLE
 195:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****                   direction: DMA_PERIPH_TO_MEMORY,DMA_MEMORY_TO_PERIPH,DMA_MEMORY_TO_MEMORY
 196:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****                   number: the number of remaining data to be transferred by the DMA
 197:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****                   priority: DMA_PRIORITY_LOW,DMA_PRIORITY_MEDIUM,DMA_PRIORITY_HIGH,DMA_PRIORITY_ULT
 198:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \param[out] none
 199:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \retval     none
 200:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** */
 201:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** void dma_multi_data_mode_init(uint32_t dma_periph, dma_channel_enum channelx, dma_multi_data_parame
 202:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** {
 353              		.loc 1 202 1 is_stmt 1 view -0
 354              		.cfi_startproc
 355              		@ args = 0, pretend = 0, frame = 0
 356              		@ frame_needed = 0, uses_anonymous_args = 0
 203:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     uint32_t ctl;
 357              		.loc 1 203 5 view .LVU122
 204:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** 
 205:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     /* select multi data mode and configure FIFO critical value */
 206:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     DMA_CHFCTL(dma_periph, channelx) |= (DMA_CHXFCTL_MDMEN | init_struct->critical_value);
 358              		.loc 1 206 5 view .LVU123
 359              		.loc 1 206 38 is_stmt 0 view .LVU124
 360 0000 1823     		movs	r3, #24
 361 0002 03FB0101 		mla	r1, r3, r1, r0
 362              	.LVL21:
 363              		.loc 1 206 38 view .LVU125
 364 0006 106A     		ldr	r0, [r2, #32]
 365              	.LVL22:
 366              		.loc 1 206 38 view .LVU126
 367 0008 4B6A     		ldr	r3, [r1, #36]
 368 000a 0343     		orrs	r3, r3, r0
 369 000c 43F00403 		orr	r3, r3, #4
 202:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     uint32_t ctl;
 370              		.loc 1 202 1 view .LVU127
 371 0010 10B5     		push	{r4, lr}
 372              	.LCFI2:
 373              		.cfi_def_cfa_offset 8
 374              		.cfi_offset 4, -8
 375              		.cfi_offset 14, -4
 376              		.loc 1 206 38 view .LVU128
 377 0012 4B62     		str	r3, [r1, #36]
 207:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** 
 208:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     /* configure peripheral base address */
 209:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     DMA_CHPADDR(dma_periph, channelx) = init_struct->periph_addr;
 378              		.loc 1 209 5 is_stmt 1 view .LVU129
 379              		.loc 1 209 52 is_stmt 0 view .LVU130
 380 0014 1368     		ldr	r3, [r2]
 381              		.loc 1 209 39 view .LVU131
 382 0016 8B61     		str	r3, [r1, #24]
 210:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** 
 211:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     /* configure memory base address */
 212:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     DMA_CHM0ADDR(dma_periph, channelx) = init_struct->memory0_addr;
 383              		.loc 1 212 5 is_stmt 1 view .LVU132
 384              		.loc 1 212 53 is_stmt 0 view .LVU133
 385 0018 D368     		ldr	r3, [r2, #12]
ARM GAS  /tmp/ccxz46hi.s 			page 12


 386              		.loc 1 212 40 view .LVU134
 387 001a CB61     		str	r3, [r1, #28]
 213:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** 
 214:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     /* configure the number of remaining data to be transferred */
 215:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     DMA_CHCNT(dma_periph, channelx) = init_struct->number;
 388              		.loc 1 215 5 is_stmt 1 view .LVU135
 389              		.loc 1 215 50 is_stmt 0 view .LVU136
 390 001c D36A     		ldr	r3, [r2, #44]
 391              		.loc 1 215 37 view .LVU137
 392 001e 4B61     		str	r3, [r1, #20]
 216:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** 
 217:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     /* configure peripheral and memory transfer width,channel priotity,transfer mode,peripheral and
 218:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     ctl = DMA_CHCTL(dma_periph, channelx);
 393              		.loc 1 218 5 is_stmt 1 view .LVU138
 394              		.loc 1 218 9 is_stmt 0 view .LVU139
 395 0020 0B69     		ldr	r3, [r1, #16]
 396              	.LVL23:
 219:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     ctl &= ~(DMA_CHXCTL_PWIDTH | DMA_CHXCTL_MWIDTH | DMA_CHXCTL_PRIO | DMA_CHXCTL_TM | DMA_CHXCTL_P
 397              		.loc 1 219 5 is_stmt 1 view .LVU140
 398              		.loc 1 219 9 is_stmt 0 view .LVU141
 399 0022 1948     		ldr	r0, .L28
 220:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     ctl |= (init_struct->periph_width | (init_struct->memory_width) | init_struct->priority | init_
 400              		.loc 1 220 39 view .LVU142
 401 0024 1469     		ldr	r4, [r2, #16]
 219:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     ctl &= ~(DMA_CHXCTL_PWIDTH | DMA_CHXCTL_MWIDTH | DMA_CHXCTL_PRIO | DMA_CHXCTL_TM | DMA_CHXCTL_P
 402              		.loc 1 219 9 view .LVU143
 403 0026 1840     		ands	r0, r0, r3
 404              	.LVL24:
 405              		.loc 1 220 5 is_stmt 1 view .LVU144
 406              		.loc 1 220 39 is_stmt 0 view .LVU145
 407 0028 5368     		ldr	r3, [r2, #4]
 408 002a 2343     		orrs	r3, r3, r4
 409              		.loc 1 220 69 view .LVU146
 410 002c 146B     		ldr	r4, [r2, #48]
 411 002e 2343     		orrs	r3, r3, r4
 412              		.loc 1 220 93 view .LVU147
 413 0030 946A     		ldr	r4, [r2, #40]
 414 0032 2343     		orrs	r3, r3, r4
 415              		.loc 1 220 118 view .LVU148
 416 0034 9469     		ldr	r4, [r2, #24]
 417 0036 2343     		orrs	r3, r3, r4
 418              		.loc 1 220 152 view .LVU149
 419 0038 D469     		ldr	r4, [r2, #28]
 420 003a 2343     		orrs	r3, r3, r4
 421              		.loc 1 220 9 view .LVU150
 422 003c 0343     		orrs	r3, r3, r0
 423              	.LVL25:
 221:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****             init_struct->periph_burst_width);
 222:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     DMA_CHCTL(dma_periph, channelx) = ctl;
 424              		.loc 1 222 5 is_stmt 1 view .LVU151
 425              		.loc 1 222 37 is_stmt 0 view .LVU152
 426 003e 0B61     		str	r3, [r1, #16]
 223:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** 
 224:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     /* configure peripheral increasing mode */
 225:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     if(DMA_PERIPH_INCREASE_ENABLE == init_struct->periph_inc) {
 427              		.loc 1 225 5 is_stmt 1 view .LVU153
 428              		.loc 1 225 49 is_stmt 0 view .LVU154
ARM GAS  /tmp/ccxz46hi.s 			page 13


 429 0040 9368     		ldr	r3, [r2, #8]
 430              	.LVL26:
 431              		.loc 1 225 7 view .LVU155
 432 0042 83B9     		cbnz	r3, .L18
 226:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****         DMA_CHCTL(dma_periph, channelx) |= DMA_CHXCTL_PNAGA;
 433              		.loc 1 226 9 is_stmt 1 view .LVU156
 434 0044 0B69     		ldr	r3, [r1, #16]
 435              		.loc 1 226 41 is_stmt 0 view .LVU157
 436 0046 43F40073 		orr	r3, r3, #512
 437              	.L25:
 227:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     } else if(DMA_PERIPH_INCREASE_DISABLE == init_struct->periph_inc) {
 228:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****         DMA_CHCTL(dma_periph, channelx) &= ~DMA_CHXCTL_PNAGA;
 229:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     } else {
 230:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****         DMA_CHCTL(dma_periph, channelx) |= DMA_CHXCTL_PAIF;
 438              		.loc 1 230 41 view .LVU158
 439 004a 0B61     		str	r3, [r1, #16]
 440              	.LVL27:
 231:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     }
 232:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** 
 233:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     /* configure memory increasing mode */
 234:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     if(DMA_MEMORY_INCREASE_ENABLE == init_struct->memory_inc) {
 441              		.loc 1 234 5 is_stmt 1 view .LVU159
 442              		.loc 1 234 7 is_stmt 0 view .LVU160
 443 004c 5369     		ldr	r3, [r2, #20]
 444 004e 93B9     		cbnz	r3, .L21
 235:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****         DMA_CHCTL(dma_periph, channelx) |= DMA_CHXCTL_MNAGA;
 445              		.loc 1 235 9 is_stmt 1 view .LVU161
 446 0050 0B69     		ldr	r3, [r1, #16]
 447              		.loc 1 235 41 is_stmt 0 view .LVU162
 448 0052 43F48063 		orr	r3, r3, #1024
 449              	.L26:
 236:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     } else {
 237:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****         DMA_CHCTL(dma_periph, channelx) &= ~DMA_CHXCTL_MNAGA;
 450              		.loc 1 237 41 view .LVU163
 451 0056 0B61     		str	r3, [r1, #16]
 238:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     }
 239:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** 
 240:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     /* configure DMA circular mode */
 241:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     if(DMA_CIRCULAR_MODE_ENABLE == init_struct->circular_mode) {
 452              		.loc 1 241 5 is_stmt 1 view .LVU164
 453              		.loc 1 241 7 is_stmt 0 view .LVU165
 454 0058 536A     		ldr	r3, [r2, #36]
 455 005a 83B9     		cbnz	r3, .L23
 242:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****         DMA_CHCTL(dma_periph, channelx) |= DMA_CHXCTL_CMEN;
 456              		.loc 1 242 9 is_stmt 1 view .LVU166
 457 005c 0B69     		ldr	r3, [r1, #16]
 458              		.loc 1 242 41 is_stmt 0 view .LVU167
 459 005e 43F48073 		orr	r3, r3, #256
 460              	.L27:
 243:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     } else {
 244:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****         DMA_CHCTL(dma_periph, channelx) &= ~DMA_CHXCTL_CMEN;
 461              		.loc 1 244 41 view .LVU168
 462 0062 0B61     		str	r3, [r1, #16]
 245:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     }
 246:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** }
 463              		.loc 1 246 1 view .LVU169
 464 0064 10BD     		pop	{r4, pc}
ARM GAS  /tmp/ccxz46hi.s 			page 14


 465              	.LVL28:
 466              	.L18:
 227:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****         DMA_CHCTL(dma_periph, channelx) &= ~DMA_CHXCTL_PNAGA;
 467              		.loc 1 227 12 is_stmt 1 view .LVU170
 227:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****         DMA_CHCTL(dma_periph, channelx) &= ~DMA_CHXCTL_PNAGA;
 468              		.loc 1 227 14 is_stmt 0 view .LVU171
 469 0066 012B     		cmp	r3, #1
 228:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     } else {
 470              		.loc 1 228 9 view .LVU172
 471 0068 0B69     		ldr	r3, [r1, #16]
 228:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     } else {
 472              		.loc 1 228 9 is_stmt 1 view .LVU173
 228:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     } else {
 473              		.loc 1 228 41 is_stmt 0 view .LVU174
 474 006a 0CBF     		ite	eq
 475 006c 23F40073 		biceq	r3, r3, #512
 230:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     }
 476              		.loc 1 230 9 is_stmt 1 view .LVU175
 230:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     }
 477              		.loc 1 230 41 is_stmt 0 view .LVU176
 478 0070 43F40043 		orrne	r3, r3, #32768
 479 0074 E9E7     		b	.L25
 480              	.LVL29:
 481              	.L21:
 237:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     }
 482              		.loc 1 237 9 is_stmt 1 view .LVU177
 483 0076 0B69     		ldr	r3, [r1, #16]
 237:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     }
 484              		.loc 1 237 41 is_stmt 0 view .LVU178
 485 0078 23F48063 		bic	r3, r3, #1024
 486 007c EBE7     		b	.L26
 487              	.L23:
 244:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     }
 488              		.loc 1 244 9 is_stmt 1 view .LVU179
 489 007e 0B69     		ldr	r3, [r1, #16]
 244:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     }
 490              		.loc 1 244 41 is_stmt 0 view .LVU180
 491 0080 23F48073 		bic	r3, r3, #256
 492 0084 EDE7     		b	.L27
 493              	.L29:
 494 0086 00BF     		.align	2
 495              	.L28:
 496 0088 3F871CFE 		.word	-31684801
 497              		.cfi_endproc
 498              	.LFE120:
 500              		.section	.text.dma_periph_address_config,"ax",%progbits
 501              		.align	1
 502              		.global	dma_periph_address_config
 503              		.syntax unified
 504              		.thumb
 505              		.thumb_func
 507              	dma_periph_address_config:
 508              	.LVL30:
 509              	.LFB121:
 247:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** 
 248:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** /*!
 249:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \brief    set DMA peripheral base address
ARM GAS  /tmp/ccxz46hi.s 			page 15


 250:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \param[in]  dma_periph: DMAx(x=0,1)
 251:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****       \arg        DMAx(x=0,1)
 252:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \param[in]  channelx: specify which DMA channel to set peripheral base address
 253:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****       \arg        DMA_CHx(x=0..7)
 254:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \param[in]  address: peripheral base address
 255:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \param[out] none
 256:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \retval     none
 257:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** */
 258:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** void dma_periph_address_config(uint32_t dma_periph, dma_channel_enum channelx, uint32_t address)
 259:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** {
 510              		.loc 1 259 1 is_stmt 1 view -0
 511              		.cfi_startproc
 512              		@ args = 0, pretend = 0, frame = 0
 513              		@ frame_needed = 0, uses_anonymous_args = 0
 514              		@ link register save eliminated.
 260:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     DMA_CHPADDR(dma_periph, channelx) = address;
 515              		.loc 1 260 5 view .LVU182
 516 0000 1823     		movs	r3, #24
 517 0002 5943     		muls	r1, r3, r1
 518              	.LVL31:
 519              		.loc 1 260 5 is_stmt 0 view .LVU183
 520 0004 1844     		add	r0, r0, r3
 521              	.LVL32:
 522              		.loc 1 260 39 view .LVU184
 523 0006 0A50     		str	r2, [r1, r0]
 261:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** }
 524              		.loc 1 261 1 view .LVU185
 525 0008 7047     		bx	lr
 526              		.cfi_endproc
 527              	.LFE121:
 529              		.section	.text.dma_memory_address_config,"ax",%progbits
 530              		.align	1
 531              		.global	dma_memory_address_config
 532              		.syntax unified
 533              		.thumb
 534              		.thumb_func
 536              	dma_memory_address_config:
 537              	.LVL33:
 538              	.LFB122:
 262:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** 
 263:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** /*!
 264:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \brief    set DMA Memory0 base address
 265:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \param[in]  dma_periph: DMAx(x=0,1)
 266:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****       \arg        DMAx(x=0,1)
 267:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \param[in]  channelx: specify which DMA channel to set Memory base address
 268:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****       \arg        DMA_CHx(x=0..7)
 269:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \param[in]  memory_flag: DMA_MEMORY_x(x=0,1)
 270:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \param[in]  address: Memory base address
 271:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \param[out] none
 272:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \retval     none
 273:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** */
 274:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** void dma_memory_address_config(uint32_t dma_periph, dma_channel_enum channelx, uint8_t memory_flag,
 275:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** {
 539              		.loc 1 275 1 is_stmt 1 view -0
 540              		.cfi_startproc
 541              		@ args = 0, pretend = 0, frame = 0
 542              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  /tmp/ccxz46hi.s 			page 16


 276:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     if(memory_flag) {
 543              		.loc 1 276 5 view .LVU187
 275:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     if(memory_flag) {
 544              		.loc 1 275 1 is_stmt 0 view .LVU188
 545 0000 10B5     		push	{r4, lr}
 546              	.LCFI3:
 547              		.cfi_def_cfa_offset 8
 548              		.cfi_offset 4, -8
 549              		.cfi_offset 14, -4
 277:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****         DMA_CHM1ADDR(dma_periph, channelx) = address;
 550              		.loc 1 277 9 view .LVU189
 551 0002 1824     		movs	r4, #24
 552 0004 6143     		muls	r1, r4, r1
 553              	.LVL34:
 276:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     if(memory_flag) {
 554              		.loc 1 276 7 view .LVU190
 555 0006 12B1     		cbz	r2, .L32
 556              		.loc 1 277 9 is_stmt 1 view .LVU191
 557 0008 2030     		adds	r0, r0, #32
 558              	.LVL35:
 559              	.L34:
 278:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     } else {
 279:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****         DMA_CHM0ADDR(dma_periph, channelx) = address;
 560              		.loc 1 279 44 is_stmt 0 view .LVU192
 561 000a 4350     		str	r3, [r0, r1]
 280:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     }
 281:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** }
 562              		.loc 1 281 1 view .LVU193
 563 000c 10BD     		pop	{r4, pc}
 564              	.LVL36:
 565              	.L32:
 279:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     }
 566              		.loc 1 279 9 is_stmt 1 view .LVU194
 567 000e 1C30     		adds	r0, r0, #28
 568              	.LVL37:
 279:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     }
 569              		.loc 1 279 9 is_stmt 0 view .LVU195
 570 0010 FBE7     		b	.L34
 571              		.cfi_endproc
 572              	.LFE122:
 574              		.section	.text.dma_transfer_number_config,"ax",%progbits
 575              		.align	1
 576              		.global	dma_transfer_number_config
 577              		.syntax unified
 578              		.thumb
 579              		.thumb_func
 581              	dma_transfer_number_config:
 582              	.LVL38:
 583              	.LFB123:
 282:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** 
 283:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** /*!
 284:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \brief    set the number of remaining data to be transferred by the DMA
 285:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \param[in]  dma_periph: DMAx(x=0,1)
 286:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****       \arg        DMAx(x=0,1)
 287:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \param[in]  channelx: specify which DMA channel to set number
 288:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****       \arg        DMA_CHx(x=0..7)
 289:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \param[in]  number: the number of remaining data to be transferred by the DMA
ARM GAS  /tmp/ccxz46hi.s 			page 17


 290:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \param[out] none
 291:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \retval     none
 292:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** */
 293:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** void dma_transfer_number_config(uint32_t dma_periph, dma_channel_enum channelx, uint32_t number)
 294:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** {
 584              		.loc 1 294 1 is_stmt 1 view -0
 585              		.cfi_startproc
 586              		@ args = 0, pretend = 0, frame = 0
 587              		@ frame_needed = 0, uses_anonymous_args = 0
 588              		@ link register save eliminated.
 295:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     DMA_CHCNT(dma_periph, channelx) = number;
 589              		.loc 1 295 5 view .LVU197
 590 0000 1823     		movs	r3, #24
 591 0002 5943     		muls	r1, r3, r1
 592              	.LVL39:
 593              		.loc 1 295 5 is_stmt 0 view .LVU198
 594 0004 1430     		adds	r0, r0, #20
 595              	.LVL40:
 596              		.loc 1 295 37 view .LVU199
 597 0006 0A50     		str	r2, [r1, r0]
 296:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** }
 598              		.loc 1 296 1 view .LVU200
 599 0008 7047     		bx	lr
 600              		.cfi_endproc
 601              	.LFE123:
 603              		.section	.text.dma_transfer_number_get,"ax",%progbits
 604              		.align	1
 605              		.global	dma_transfer_number_get
 606              		.syntax unified
 607              		.thumb
 608              		.thumb_func
 610              	dma_transfer_number_get:
 611              	.LVL41:
 612              	.LFB124:
 297:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** 
 298:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** /*!
 299:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \brief    get the number of remaining data to be transferred by the DMA
 300:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \param[in]  dma_periph: DMAx(x=0,1)
 301:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****       \arg        DMAx(x=0,1)
 302:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \param[in]  channelx: specify which DMA channel to set number
 303:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****       \arg        DMA_CHx(x=0..7)
 304:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \param[out] none
 305:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \retval     uint32_t: the number of remaining data to be transferred by the DMA
 306:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** */
 307:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** uint32_t dma_transfer_number_get(uint32_t dma_periph, dma_channel_enum channelx)
 308:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** {
 613              		.loc 1 308 1 is_stmt 1 view -0
 614              		.cfi_startproc
 615              		@ args = 0, pretend = 0, frame = 0
 616              		@ frame_needed = 0, uses_anonymous_args = 0
 617              		@ link register save eliminated.
 309:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     return (uint32_t)DMA_CHCNT(dma_periph, channelx);
 618              		.loc 1 309 5 view .LVU202
 619              		.loc 1 309 22 is_stmt 0 view .LVU203
 620 0000 1823     		movs	r3, #24
 621 0002 5943     		muls	r1, r3, r1
 622              	.LVL42:
ARM GAS  /tmp/ccxz46hi.s 			page 18


 623              		.loc 1 309 22 view .LVU204
 624 0004 1430     		adds	r0, r0, #20
 625              	.LVL43:
 626              		.loc 1 309 12 view .LVU205
 627 0006 0858     		ldr	r0, [r1, r0]
 628              	.LVL44:
 310:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** }
 629              		.loc 1 310 1 view .LVU206
 630 0008 7047     		bx	lr
 631              		.cfi_endproc
 632              	.LFE124:
 634              		.section	.text.dma_priority_config,"ax",%progbits
 635              		.align	1
 636              		.global	dma_priority_config
 637              		.syntax unified
 638              		.thumb
 639              		.thumb_func
 641              	dma_priority_config:
 642              	.LVL45:
 643              	.LFB125:
 311:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** 
 312:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** /*!
 313:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \brief    configure priority level of DMA channel
 314:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \param[in]  dma_periph: DMAx(x=0,1)
 315:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****       \arg        DMAx(x=0,1)
 316:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \param[in]  channelx: specify which DMA channel
 317:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****       \arg        DMA_CHx(x=0..7)
 318:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \param[in]  priority: priority Level of this channel
 319:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****                 only one parameter can be selected which is shown as below:
 320:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****       \arg        DMA_PRIORITY_LOW: low priority
 321:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****       \arg        DMA_PRIORITY_MEDIUM: medium priority
 322:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****       \arg        DMA_PRIORITY_HIGH: high priority
 323:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****       \arg        DMA_PRIORITY_ULTRA_HIGH: ultra high priority
 324:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \param[out] none
 325:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \retval     none
 326:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** */
 327:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** void dma_priority_config(uint32_t dma_periph, dma_channel_enum channelx, uint32_t priority)
 328:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** {
 644              		.loc 1 328 1 is_stmt 1 view -0
 645              		.cfi_startproc
 646              		@ args = 0, pretend = 0, frame = 0
 647              		@ frame_needed = 0, uses_anonymous_args = 0
 648              		@ link register save eliminated.
 329:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     uint32_t ctl;
 649              		.loc 1 329 5 view .LVU208
 330:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     /* acquire DMA_CHxCTL register */
 331:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     ctl = DMA_CHCTL(dma_periph, channelx);
 650              		.loc 1 331 5 view .LVU209
 651              		.loc 1 331 11 is_stmt 0 view .LVU210
 652 0000 1823     		movs	r3, #24
 653 0002 5943     		muls	r1, r3, r1
 654              	.LVL46:
 655              		.loc 1 331 11 view .LVU211
 656 0004 1030     		adds	r0, r0, #16
 657              	.LVL47:
 658              		.loc 1 331 9 view .LVU212
 659 0006 0B58     		ldr	r3, [r1, r0]
ARM GAS  /tmp/ccxz46hi.s 			page 19


 660              	.LVL48:
 332:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     /* assign regiser */
 333:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     ctl &= ~DMA_CHXCTL_PRIO;
 661              		.loc 1 333 5 is_stmt 1 view .LVU213
 662              		.loc 1 333 9 is_stmt 0 view .LVU214
 663 0008 23F44033 		bic	r3, r3, #196608
 664              	.LVL49:
 334:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     ctl |= priority;
 665              		.loc 1 334 5 is_stmt 1 view .LVU215
 666              		.loc 1 334 9 is_stmt 0 view .LVU216
 667 000c 1343     		orrs	r3, r3, r2
 668              	.LVL50:
 335:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     DMA_CHCTL(dma_periph, channelx) = ctl;
 669              		.loc 1 335 5 is_stmt 1 view .LVU217
 670              		.loc 1 335 37 is_stmt 0 view .LVU218
 671 000e 0B50     		str	r3, [r1, r0]
 336:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** }
 672              		.loc 1 336 1 view .LVU219
 673 0010 7047     		bx	lr
 674              		.cfi_endproc
 675              	.LFE125:
 677              		.section	.text.dma_memory_burst_beats_config,"ax",%progbits
 678              		.align	1
 679              		.global	dma_memory_burst_beats_config
 680              		.syntax unified
 681              		.thumb
 682              		.thumb_func
 684              	dma_memory_burst_beats_config:
 685              	.LVL51:
 686              	.LFB126:
 337:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** 
 338:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** /*!
 339:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \brief    configure transfer burst beats of memory
 340:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \param[in]  dma_periph: DMAx(x=0,1)
 341:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****       \arg        DMAx(x=0,1)
 342:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \param[in]  channelx: specify which DMA channel
 343:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****       \arg        DMA_CHx(x=0..7)
 344:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \param[in]  mbeat: transfer burst beats
 345:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****       \arg        DMA_MEMORY_BURST_SINGLE: memory transfer single burst
 346:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****       \arg        DMA_MEMORY_BURST_4_BEAT: memory transfer 4-beat burst
 347:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****       \arg        DMA_MEMORY_BURST_8_BEAT: memory transfer 8-beat burst
 348:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****       \arg        DMA_MEMORY_BURST_16_BEAT: memory transfer 16-beat burst
 349:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \param[out] none
 350:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \retval     none
 351:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** */
 352:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** void dma_memory_burst_beats_config(uint32_t dma_periph, dma_channel_enum channelx, uint32_t mbeat)
 353:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** {
 687              		.loc 1 353 1 is_stmt 1 view -0
 688              		.cfi_startproc
 689              		@ args = 0, pretend = 0, frame = 0
 690              		@ frame_needed = 0, uses_anonymous_args = 0
 691              		@ link register save eliminated.
 354:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     uint32_t ctl;
 692              		.loc 1 354 5 view .LVU221
 355:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     /* acquire DMA_CHxCTL register */
 356:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     ctl = DMA_CHCTL(dma_periph, channelx);
 693              		.loc 1 356 5 view .LVU222
ARM GAS  /tmp/ccxz46hi.s 			page 20


 694              		.loc 1 356 11 is_stmt 0 view .LVU223
 695 0000 1823     		movs	r3, #24
 696 0002 5943     		muls	r1, r3, r1
 697              	.LVL52:
 698              		.loc 1 356 11 view .LVU224
 699 0004 1030     		adds	r0, r0, #16
 700              	.LVL53:
 701              		.loc 1 356 9 view .LVU225
 702 0006 0B58     		ldr	r3, [r1, r0]
 703              	.LVL54:
 357:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     /* assign regiser */
 358:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     ctl &= ~DMA_CHXCTL_MBURST;
 704              		.loc 1 358 5 is_stmt 1 view .LVU226
 705              		.loc 1 358 9 is_stmt 0 view .LVU227
 706 0008 23F0C073 		bic	r3, r3, #25165824
 707              	.LVL55:
 359:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     ctl |= mbeat;
 708              		.loc 1 359 5 is_stmt 1 view .LVU228
 709              		.loc 1 359 9 is_stmt 0 view .LVU229
 710 000c 1343     		orrs	r3, r3, r2
 711              	.LVL56:
 360:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     DMA_CHCTL(dma_periph, channelx) = ctl;
 712              		.loc 1 360 5 is_stmt 1 view .LVU230
 713              		.loc 1 360 37 is_stmt 0 view .LVU231
 714 000e 0B50     		str	r3, [r1, r0]
 361:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** }
 715              		.loc 1 361 1 view .LVU232
 716 0010 7047     		bx	lr
 717              		.cfi_endproc
 718              	.LFE126:
 720              		.section	.text.dma_periph_burst_beats_config,"ax",%progbits
 721              		.align	1
 722              		.global	dma_periph_burst_beats_config
 723              		.syntax unified
 724              		.thumb
 725              		.thumb_func
 727              	dma_periph_burst_beats_config:
 728              	.LVL57:
 729              	.LFB127:
 362:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** 
 363:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** /*!
 364:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \brief    configure transfer burst beats of peripheral
 365:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \param[in]  dma_periph: DMAx(x=0,1)
 366:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****       \arg        DMAx(x=0,1)
 367:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \param[in]  channelx: specify which DMA channel
 368:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****       \arg        DMA_CHx(x=0..7)
 369:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \param[in]  pbeat: transfer burst beats
 370:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****                 only one parameter can be selected which is shown as below:
 371:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****       \arg        DMA_PERIPH_BURST_SINGLE: peripheral transfer single burst
 372:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****       \arg        DMA_PERIPH_BURST_4_BEAT: peripheral transfer 4-beat burst
 373:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****       \arg        DMA_PERIPH_BURST_8_BEAT: peripheral transfer 8-beat burst
 374:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****       \arg        DMA_PERIPH_BURST_16_BEAT: peripheral transfer 16-beat burst
 375:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \param[out] none
 376:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \retval     none
 377:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** */
 378:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** void dma_periph_burst_beats_config(uint32_t dma_periph, dma_channel_enum channelx, uint32_t pbeat)
 379:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** {
ARM GAS  /tmp/ccxz46hi.s 			page 21


 730              		.loc 1 379 1 is_stmt 1 view -0
 731              		.cfi_startproc
 732              		@ args = 0, pretend = 0, frame = 0
 733              		@ frame_needed = 0, uses_anonymous_args = 0
 734              		@ link register save eliminated.
 380:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     uint32_t ctl;
 735              		.loc 1 380 5 view .LVU234
 381:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     /* acquire DMA_CHxCTL register */
 382:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     ctl = DMA_CHCTL(dma_periph, channelx);
 736              		.loc 1 382 5 view .LVU235
 737              		.loc 1 382 11 is_stmt 0 view .LVU236
 738 0000 1823     		movs	r3, #24
 739 0002 5943     		muls	r1, r3, r1
 740              	.LVL58:
 741              		.loc 1 382 11 view .LVU237
 742 0004 1030     		adds	r0, r0, #16
 743              	.LVL59:
 744              		.loc 1 382 9 view .LVU238
 745 0006 0B58     		ldr	r3, [r1, r0]
 746              	.LVL60:
 383:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     /* assign regiser */
 384:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     ctl &= ~DMA_CHXCTL_PBURST;
 747              		.loc 1 384 5 is_stmt 1 view .LVU239
 748              		.loc 1 384 9 is_stmt 0 view .LVU240
 749 0008 23F4C003 		bic	r3, r3, #6291456
 750              	.LVL61:
 385:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     ctl |= pbeat;
 751              		.loc 1 385 5 is_stmt 1 view .LVU241
 752              		.loc 1 385 9 is_stmt 0 view .LVU242
 753 000c 1343     		orrs	r3, r3, r2
 754              	.LVL62:
 386:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     DMA_CHCTL(dma_periph, channelx) = ctl;
 755              		.loc 1 386 5 is_stmt 1 view .LVU243
 756              		.loc 1 386 37 is_stmt 0 view .LVU244
 757 000e 0B50     		str	r3, [r1, r0]
 387:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** }
 758              		.loc 1 387 1 view .LVU245
 759 0010 7047     		bx	lr
 760              		.cfi_endproc
 761              	.LFE127:
 763              		.section	.text.dma_memory_width_config,"ax",%progbits
 764              		.align	1
 765              		.global	dma_memory_width_config
 766              		.syntax unified
 767              		.thumb
 768              		.thumb_func
 770              	dma_memory_width_config:
 771              	.LVL63:
 772              	.LFB128:
 388:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** 
 389:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** /*!
 390:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \brief    configure transfer data size of memory
 391:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \param[in]  dma_periph: DMAx(x=0,1)
 392:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****       \arg        DMAx(x=0,1)
 393:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \param[in]  channelx: specify which DMA channel
 394:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****       \arg        DMA_CHx(x=0..7)
 395:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \param[in]  msize: transfer data size of memory
ARM GAS  /tmp/ccxz46hi.s 			page 22


 396:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****                 only one parameter can be selected which is shown as below:
 397:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****       \arg        DMA_MEMORY_WIDTH_8BIT: transfer data size of memory is 8-bit
 398:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****       \arg        DMA_MEMORY_WIDTH_16BIT: transfer data size of memory is 16-bit
 399:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****       \arg        DMA_MEMORY_WIDTH_32BIT: transfer data size of memory is 32-bit
 400:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \param[out] none
 401:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \retval     none
 402:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** */
 403:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** void dma_memory_width_config(uint32_t dma_periph, dma_channel_enum channelx, uint32_t msize)
 404:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** {
 773              		.loc 1 404 1 is_stmt 1 view -0
 774              		.cfi_startproc
 775              		@ args = 0, pretend = 0, frame = 0
 776              		@ frame_needed = 0, uses_anonymous_args = 0
 777              		@ link register save eliminated.
 405:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     uint32_t ctl;
 778              		.loc 1 405 5 view .LVU247
 406:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     /* acquire DMA_CHxCTL register */
 407:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     ctl = DMA_CHCTL(dma_periph, channelx);
 779              		.loc 1 407 5 view .LVU248
 780              		.loc 1 407 11 is_stmt 0 view .LVU249
 781 0000 1823     		movs	r3, #24
 782 0002 5943     		muls	r1, r3, r1
 783              	.LVL64:
 784              		.loc 1 407 11 view .LVU250
 785 0004 1030     		adds	r0, r0, #16
 786              	.LVL65:
 787              		.loc 1 407 9 view .LVU251
 788 0006 0B58     		ldr	r3, [r1, r0]
 789              	.LVL66:
 408:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     /* assign regiser */
 409:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     ctl &= ~DMA_CHXCTL_MWIDTH;
 790              		.loc 1 409 5 is_stmt 1 view .LVU252
 791              		.loc 1 409 9 is_stmt 0 view .LVU253
 792 0008 23F4C043 		bic	r3, r3, #24576
 793              	.LVL67:
 410:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     ctl |= msize;
 794              		.loc 1 410 5 is_stmt 1 view .LVU254
 795              		.loc 1 410 9 is_stmt 0 view .LVU255
 796 000c 1343     		orrs	r3, r3, r2
 797              	.LVL68:
 411:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     DMA_CHCTL(dma_periph, channelx) = ctl;
 798              		.loc 1 411 5 is_stmt 1 view .LVU256
 799              		.loc 1 411 37 is_stmt 0 view .LVU257
 800 000e 0B50     		str	r3, [r1, r0]
 412:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** }
 801              		.loc 1 412 1 view .LVU258
 802 0010 7047     		bx	lr
 803              		.cfi_endproc
 804              	.LFE128:
 806              		.section	.text.dma_periph_width_config,"ax",%progbits
 807              		.align	1
 808              		.global	dma_periph_width_config
 809              		.syntax unified
 810              		.thumb
 811              		.thumb_func
 813              	dma_periph_width_config:
 814              	.LVL69:
ARM GAS  /tmp/ccxz46hi.s 			page 23


 815              	.LFB129:
 413:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** 
 414:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** /*!
 415:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \brief    configure transfer data size of peripheral
 416:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \param[in]  dma_periph: DMAx(x=0,1)
 417:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****       \arg        DMAx(x=0,1)
 418:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \param[in]  channelx: specify which DMA channel
 419:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****       \arg        DMA_CHx(x=0..7)
 420:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \param[in]  msize: transfer data size of peripheral
 421:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****                 only one parameter can be selected which is shown as below:
 422:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****       \arg        DMA_PERIPHERAL_WIDTH_8BIT: transfer data size of peripheral is 8-bit
 423:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****       \arg        DMA_PERIPHERAL_WIDTH_16BIT: transfer data size of peripheral is 16-bit
 424:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****       \arg        DMA_PERIPHERAL_WIDTH_32BIT: transfer data size of peripheral is 32-bit
 425:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \param[out] none
 426:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \retval     none
 427:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** */
 428:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** void dma_periph_width_config(uint32_t dma_periph, dma_channel_enum channelx, uint32_t psize)
 429:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** {
 816              		.loc 1 429 1 is_stmt 1 view -0
 817              		.cfi_startproc
 818              		@ args = 0, pretend = 0, frame = 0
 819              		@ frame_needed = 0, uses_anonymous_args = 0
 820              		@ link register save eliminated.
 430:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     uint32_t ctl;
 821              		.loc 1 430 5 view .LVU260
 431:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     /* acquire DMA_CHxCTL register */
 432:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     ctl = DMA_CHCTL(dma_periph, channelx);
 822              		.loc 1 432 5 view .LVU261
 823              		.loc 1 432 11 is_stmt 0 view .LVU262
 824 0000 1823     		movs	r3, #24
 825 0002 5943     		muls	r1, r3, r1
 826              	.LVL70:
 827              		.loc 1 432 11 view .LVU263
 828 0004 1030     		adds	r0, r0, #16
 829              	.LVL71:
 830              		.loc 1 432 9 view .LVU264
 831 0006 0B58     		ldr	r3, [r1, r0]
 832              	.LVL72:
 433:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     /* assign regiser */
 434:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     ctl &= ~DMA_CHXCTL_PWIDTH;
 833              		.loc 1 434 5 is_stmt 1 view .LVU265
 834              		.loc 1 434 9 is_stmt 0 view .LVU266
 835 0008 23F4C053 		bic	r3, r3, #6144
 836              	.LVL73:
 435:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     ctl |= psize;
 837              		.loc 1 435 5 is_stmt 1 view .LVU267
 838              		.loc 1 435 9 is_stmt 0 view .LVU268
 839 000c 1343     		orrs	r3, r3, r2
 840              	.LVL74:
 436:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     DMA_CHCTL(dma_periph, channelx) = ctl;
 841              		.loc 1 436 5 is_stmt 1 view .LVU269
 842              		.loc 1 436 37 is_stmt 0 view .LVU270
 843 000e 0B50     		str	r3, [r1, r0]
 437:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** }
 844              		.loc 1 437 1 view .LVU271
 845 0010 7047     		bx	lr
 846              		.cfi_endproc
ARM GAS  /tmp/ccxz46hi.s 			page 24


 847              	.LFE129:
 849              		.section	.text.dma_memory_address_generation_config,"ax",%progbits
 850              		.align	1
 851              		.global	dma_memory_address_generation_config
 852              		.syntax unified
 853              		.thumb
 854              		.thumb_func
 856              	dma_memory_address_generation_config:
 857              	.LVL75:
 858              	.LFB130:
 438:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** 
 439:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** /*!
 440:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \brief    configure memory address generation generation_algorithm
 441:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \param[in]  dma_periph: DMAx(x=0,1)
 442:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****       \arg        DMAx(x=0,1)
 443:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \param[in]  channelx: specify which DMA channel
 444:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****       \arg        DMA_CHx(x=0..7)
 445:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \param[in]  generation_algorithm: the address generation algorithm
 446:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****                 only one parameter can be selected which is shown as below:
 447:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****       \arg        DMA_MEMORY_INCREASE_ENABLE: next address of memory is increasing address mode
 448:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****       \arg        DMA_MEMORY_INCREASE_DISABLE: next address of memory is fixed address mode
 449:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \param[out] none
 450:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \retval     none
 451:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** */
 452:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** void dma_memory_address_generation_config(uint32_t dma_periph, dma_channel_enum channelx, uint8_t g
 453:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** {
 859              		.loc 1 453 1 is_stmt 1 view -0
 860              		.cfi_startproc
 861              		@ args = 0, pretend = 0, frame = 0
 862              		@ frame_needed = 0, uses_anonymous_args = 0
 863              		@ link register save eliminated.
 454:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     if(DMA_MEMORY_INCREASE_ENABLE == generation_algorithm) {
 864              		.loc 1 454 5 view .LVU273
 455:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****         DMA_CHCTL(dma_periph, channelx) |= DMA_CHXCTL_MNAGA;
 865              		.loc 1 455 9 is_stmt 0 view .LVU274
 866 0000 1823     		movs	r3, #24
 867 0002 5943     		muls	r1, r3, r1
 868              	.LVL76:
 869              		.loc 1 455 9 view .LVU275
 870 0004 1030     		adds	r0, r0, #16
 871              	.LVL77:
 872              		.loc 1 455 9 view .LVU276
 873 0006 0B58     		ldr	r3, [r1, r0]
 454:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     if(DMA_MEMORY_INCREASE_ENABLE == generation_algorithm) {
 874              		.loc 1 454 7 view .LVU277
 875 0008 1AB9     		cbnz	r2, .L43
 876              		.loc 1 455 9 is_stmt 1 view .LVU278
 877              		.loc 1 455 41 is_stmt 0 view .LVU279
 878 000a 43F48063 		orr	r3, r3, #1024
 879              	.L45:
 456:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     } else {
 457:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****         DMA_CHCTL(dma_periph, channelx) &= ~DMA_CHXCTL_MNAGA;
 880              		.loc 1 457 41 view .LVU280
 881 000e 0B50     		str	r3, [r1, r0]
 458:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     }
 459:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** }
 882              		.loc 1 459 1 view .LVU281
ARM GAS  /tmp/ccxz46hi.s 			page 25


 883 0010 7047     		bx	lr
 884              	.L43:
 457:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     }
 885              		.loc 1 457 9 is_stmt 1 view .LVU282
 457:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     }
 886              		.loc 1 457 41 is_stmt 0 view .LVU283
 887 0012 23F48063 		bic	r3, r3, #1024
 888 0016 FAE7     		b	.L45
 889              		.cfi_endproc
 890              	.LFE130:
 892              		.section	.text.dma_peripheral_address_generation_config,"ax",%progbits
 893              		.align	1
 894              		.global	dma_peripheral_address_generation_config
 895              		.syntax unified
 896              		.thumb
 897              		.thumb_func
 899              	dma_peripheral_address_generation_config:
 900              	.LVL78:
 901              	.LFB131:
 460:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** 
 461:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** /*!
 462:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \brief    configure peripheral address generation_algorithm
 463:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \param[in]  dma_periph: DMAx(x=0,1)
 464:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****       \arg        DMAx(x=0,1)
 465:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \param[in]  channelx: specify which DMA channel
 466:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****       \arg        DMA_CHx(x=0..7)
 467:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \param[in]  generation_algorithm: the address generation algorithm
 468:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****                 only one parameter can be selected which is shown as below:
 469:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****       \arg        DMA_PERIPH_INCREASE_ENABLE: next address of peripheral is increasing address mode
 470:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****       \arg        DMA_PERIPH_INCREASE_DISABLE: next address of peripheral is fixed address mode
 471:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****       \arg        DMA_PERIPH_INCREASE_FIX: increasing steps of peripheral address is fixed
 472:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \param[out] none
 473:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \retval     none
 474:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** */
 475:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** void dma_peripheral_address_generation_config(uint32_t dma_periph, dma_channel_enum channelx, uint8
 476:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** {
 902              		.loc 1 476 1 is_stmt 1 view -0
 903              		.cfi_startproc
 904              		@ args = 0, pretend = 0, frame = 0
 905              		@ frame_needed = 0, uses_anonymous_args = 0
 906              		@ link register save eliminated.
 477:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     if(DMA_PERIPH_INCREASE_ENABLE == generation_algorithm) {
 907              		.loc 1 477 5 view .LVU285
 478:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****         DMA_CHCTL(dma_periph, channelx) |= DMA_CHXCTL_PNAGA;
 908              		.loc 1 478 9 is_stmt 0 view .LVU286
 909 0000 1823     		movs	r3, #24
 910 0002 5943     		muls	r1, r3, r1
 911              	.LVL79:
 912              		.loc 1 478 9 view .LVU287
 913 0004 1030     		adds	r0, r0, #16
 914              	.LVL80:
 915              		.loc 1 478 9 view .LVU288
 916 0006 0B58     		ldr	r3, [r1, r0]
 477:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     if(DMA_PERIPH_INCREASE_ENABLE == generation_algorithm) {
 917              		.loc 1 477 7 view .LVU289
 918 0008 1AB9     		cbnz	r2, .L47
 919              		.loc 1 478 9 is_stmt 1 view .LVU290
ARM GAS  /tmp/ccxz46hi.s 			page 26


 920              		.loc 1 478 41 is_stmt 0 view .LVU291
 921 000a 43F40073 		orr	r3, r3, #512
 922              	.L50:
 479:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     } else if(DMA_PERIPH_INCREASE_DISABLE == generation_algorithm) {
 480:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****         DMA_CHCTL(dma_periph, channelx) &= ~DMA_CHXCTL_PNAGA;
 481:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     } else {
 482:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****         DMA_CHCTL(dma_periph, channelx) |= DMA_CHXCTL_PNAGA;
 483:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****         DMA_CHCTL(dma_periph, channelx) |= DMA_CHXCTL_PAIF;
 923              		.loc 1 483 41 view .LVU292
 924 000e 0B50     		str	r3, [r1, r0]
 484:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     }
 485:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** }
 925              		.loc 1 485 1 view .LVU293
 926 0010 7047     		bx	lr
 927              	.L47:
 479:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     } else if(DMA_PERIPH_INCREASE_DISABLE == generation_algorithm) {
 928              		.loc 1 479 12 is_stmt 1 view .LVU294
 479:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     } else if(DMA_PERIPH_INCREASE_DISABLE == generation_algorithm) {
 929              		.loc 1 479 14 is_stmt 0 view .LVU295
 930 0012 012A     		cmp	r2, #1
 480:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     } else {
 931              		.loc 1 480 9 is_stmt 1 view .LVU296
 482:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****         DMA_CHCTL(dma_periph, channelx) |= DMA_CHXCTL_PAIF;
 932              		.loc 1 482 41 is_stmt 0 view .LVU297
 933 0014 1DBF     		ittte	ne
 934 0016 43F40073 		orrne	r3, r3, #512
 935 001a 0B50     		strne	r3, [r1, r0]
 483:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     }
 936              		.loc 1 483 9 view .LVU298
 937 001c 0B58     		ldrne	r3, [r1, r0]
 480:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     } else {
 938              		.loc 1 480 41 view .LVU299
 939 001e 23F40073 		biceq	r3, r3, #512
 482:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****         DMA_CHCTL(dma_periph, channelx) |= DMA_CHXCTL_PAIF;
 940              		.loc 1 482 9 is_stmt 1 view .LVU300
 483:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     }
 941              		.loc 1 483 9 view .LVU301
 483:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     }
 942              		.loc 1 483 41 is_stmt 0 view .LVU302
 943 0022 18BF     		it	ne
 944 0024 43F40043 		orrne	r3, r3, #32768
 945 0028 F1E7     		b	.L50
 946              		.cfi_endproc
 947              	.LFE131:
 949              		.section	.text.dma_circulation_enable,"ax",%progbits
 950              		.align	1
 951              		.global	dma_circulation_enable
 952              		.syntax unified
 953              		.thumb
 954              		.thumb_func
 956              	dma_circulation_enable:
 957              	.LVL81:
 958              	.LFB132:
 486:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** 
 487:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** /*!
 488:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \brief    enable DMA circulation mode
 489:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \param[in]  dma_periph: DMAx(x=0,1)
ARM GAS  /tmp/ccxz46hi.s 			page 27


 490:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****       \arg        DMAx(x=0,1)
 491:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \param[in]  channelx: specify which DMA channel
 492:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****       \arg        DMA_CHx(x=0..7)
 493:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \param[out] none
 494:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \retval     none
 495:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** */
 496:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** void dma_circulation_enable(uint32_t dma_periph, dma_channel_enum channelx)
 497:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** {
 959              		.loc 1 497 1 is_stmt 1 view -0
 960              		.cfi_startproc
 961              		@ args = 0, pretend = 0, frame = 0
 962              		@ frame_needed = 0, uses_anonymous_args = 0
 963              		@ link register save eliminated.
 498:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     DMA_CHCTL(dma_periph, channelx) |= DMA_CHXCTL_CMEN;
 964              		.loc 1 498 5 view .LVU304
 965 0000 1823     		movs	r3, #24
 966 0002 5943     		muls	r1, r3, r1
 967              	.LVL82:
 968              		.loc 1 498 5 is_stmt 0 view .LVU305
 969 0004 1030     		adds	r0, r0, #16
 970              	.LVL83:
 971              		.loc 1 498 5 view .LVU306
 972 0006 0B58     		ldr	r3, [r1, r0]
 973              		.loc 1 498 37 view .LVU307
 974 0008 43F48073 		orr	r3, r3, #256
 975 000c 0B50     		str	r3, [r1, r0]
 499:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** }
 976              		.loc 1 499 1 view .LVU308
 977 000e 7047     		bx	lr
 978              		.cfi_endproc
 979              	.LFE132:
 981              		.section	.text.dma_circulation_disable,"ax",%progbits
 982              		.align	1
 983              		.global	dma_circulation_disable
 984              		.syntax unified
 985              		.thumb
 986              		.thumb_func
 988              	dma_circulation_disable:
 989              	.LVL84:
 990              	.LFB133:
 500:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** 
 501:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** /*!
 502:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \brief    disable DMA circulation mode
 503:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \param[in]  dma_periph: DMAx(x=0,1)
 504:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****       \arg        DMAx(x=0,1)
 505:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \param[in]  channelx: specify which DMA channel
 506:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****       \arg        DMA_CHx(x=0..7)
 507:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \param[out] none
 508:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \retval     none
 509:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** */
 510:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** void dma_circulation_disable(uint32_t dma_periph, dma_channel_enum channelx)
 511:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** {
 991              		.loc 1 511 1 is_stmt 1 view -0
 992              		.cfi_startproc
 993              		@ args = 0, pretend = 0, frame = 0
 994              		@ frame_needed = 0, uses_anonymous_args = 0
 995              		@ link register save eliminated.
ARM GAS  /tmp/ccxz46hi.s 			page 28


 512:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     DMA_CHCTL(dma_periph, channelx) &= ~DMA_CHXCTL_CMEN;
 996              		.loc 1 512 5 view .LVU310
 997 0000 1823     		movs	r3, #24
 998 0002 5943     		muls	r1, r3, r1
 999              	.LVL85:
 1000              		.loc 1 512 5 is_stmt 0 view .LVU311
 1001 0004 1030     		adds	r0, r0, #16
 1002              	.LVL86:
 1003              		.loc 1 512 5 view .LVU312
 1004 0006 0B58     		ldr	r3, [r1, r0]
 1005              		.loc 1 512 37 view .LVU313
 1006 0008 23F48073 		bic	r3, r3, #256
 1007 000c 0B50     		str	r3, [r1, r0]
 513:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** }
 1008              		.loc 1 513 1 view .LVU314
 1009 000e 7047     		bx	lr
 1010              		.cfi_endproc
 1011              	.LFE133:
 1013              		.section	.text.dma_channel_enable,"ax",%progbits
 1014              		.align	1
 1015              		.global	dma_channel_enable
 1016              		.syntax unified
 1017              		.thumb
 1018              		.thumb_func
 1020              	dma_channel_enable:
 1021              	.LVL87:
 1022              	.LFB134:
 514:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** 
 515:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** /*!
 516:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \brief    enable DMA channel
 517:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \param[in]  dma_periph: DMAx(x=0,1)
 518:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****       \arg        DMAx(x=0,1)
 519:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \param[in]  channelx: specify which DMA channel
 520:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****       \arg        DMA_CHx(x=0..7)
 521:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \param[out] none
 522:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \retval     none
 523:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** */
 524:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** void dma_channel_enable(uint32_t dma_periph, dma_channel_enum channelx)
 525:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** {
 1023              		.loc 1 525 1 is_stmt 1 view -0
 1024              		.cfi_startproc
 1025              		@ args = 0, pretend = 0, frame = 0
 1026              		@ frame_needed = 0, uses_anonymous_args = 0
 1027              		@ link register save eliminated.
 526:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     DMA_CHCTL(dma_periph, channelx) |= DMA_CHXCTL_CHEN;
 1028              		.loc 1 526 5 view .LVU316
 1029 0000 1823     		movs	r3, #24
 1030 0002 5943     		muls	r1, r3, r1
 1031              	.LVL88:
 1032              		.loc 1 526 5 is_stmt 0 view .LVU317
 1033 0004 1030     		adds	r0, r0, #16
 1034              	.LVL89:
 1035              		.loc 1 526 5 view .LVU318
 1036 0006 0B58     		ldr	r3, [r1, r0]
 1037              		.loc 1 526 37 view .LVU319
 1038 0008 43F00103 		orr	r3, r3, #1
 1039 000c 0B50     		str	r3, [r1, r0]
ARM GAS  /tmp/ccxz46hi.s 			page 29


 527:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** }
 1040              		.loc 1 527 1 view .LVU320
 1041 000e 7047     		bx	lr
 1042              		.cfi_endproc
 1043              	.LFE134:
 1045              		.section	.text.dma_channel_disable,"ax",%progbits
 1046              		.align	1
 1047              		.global	dma_channel_disable
 1048              		.syntax unified
 1049              		.thumb
 1050              		.thumb_func
 1052              	dma_channel_disable:
 1053              	.LVL90:
 1054              	.LFB135:
 528:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** 
 529:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** /*!
 530:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \brief    disable DMA channel
 531:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \param[in]  dma_periph: DMAx(x=0,1)
 532:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****       \arg        DMAx(x=0,1)
 533:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \param[in]  channelx: specify which DMA channel
 534:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****       \arg        DMA_CHx(x=0..7)
 535:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \param[out] none
 536:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \retval     none
 537:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** */
 538:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** void dma_channel_disable(uint32_t dma_periph, dma_channel_enum channelx)
 539:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** {
 1055              		.loc 1 539 1 is_stmt 1 view -0
 1056              		.cfi_startproc
 1057              		@ args = 0, pretend = 0, frame = 0
 1058              		@ frame_needed = 0, uses_anonymous_args = 0
 1059              		@ link register save eliminated.
 540:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     DMA_CHCTL(dma_periph, channelx) &= ~DMA_CHXCTL_CHEN;
 1060              		.loc 1 540 5 view .LVU322
 1061 0000 1823     		movs	r3, #24
 1062 0002 5943     		muls	r1, r3, r1
 1063              	.LVL91:
 1064              		.loc 1 540 5 is_stmt 0 view .LVU323
 1065 0004 1030     		adds	r0, r0, #16
 1066              	.LVL92:
 1067              		.loc 1 540 5 view .LVU324
 1068 0006 0B58     		ldr	r3, [r1, r0]
 1069              		.loc 1 540 37 view .LVU325
 1070 0008 23F00103 		bic	r3, r3, #1
 1071 000c 0B50     		str	r3, [r1, r0]
 541:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** }
 1072              		.loc 1 541 1 view .LVU326
 1073 000e 7047     		bx	lr
 1074              		.cfi_endproc
 1075              	.LFE135:
 1077              		.section	.text.dma_transfer_direction_config,"ax",%progbits
 1078              		.align	1
 1079              		.global	dma_transfer_direction_config
 1080              		.syntax unified
 1081              		.thumb
 1082              		.thumb_func
 1084              	dma_transfer_direction_config:
 1085              	.LVL93:
ARM GAS  /tmp/ccxz46hi.s 			page 30


 1086              	.LFB136:
 542:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** 
 543:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** /*!
 544:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \brief    configure the direction of  data transfer on the channel
 545:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \param[in]  dma_periph: DMAx(x=0,1)
 546:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****       \arg        DMAx(x=0,1)
 547:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \param[in]  channelx: specify which DMA channel
 548:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****       \arg        DMA_CHx(x=0..7)
 549:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \param[in]  direction: specify the direction of  data transfer
 550:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****                 only one parameter can be selected which is shown as below:
 551:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****       \arg        DMA_PERIPH_TO_MEMORY: read from peripheral and write to memory
 552:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****       \arg        DMA_MEMORY_TO_PERIPH: read from memory and write to peripheral
 553:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****       \arg        DMA_MEMORY_TO_MEMORY: read from memory and write to memory
 554:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \param[out] none
 555:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \retval     none
 556:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** */
 557:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** void dma_transfer_direction_config(uint32_t dma_periph, dma_channel_enum channelx, uint8_t directio
 558:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** {
 1087              		.loc 1 558 1 is_stmt 1 view -0
 1088              		.cfi_startproc
 1089              		@ args = 0, pretend = 0, frame = 0
 1090              		@ frame_needed = 0, uses_anonymous_args = 0
 1091              		@ link register save eliminated.
 559:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     uint32_t ctl;
 1092              		.loc 1 559 5 view .LVU328
 560:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     /* acquire DMA_CHxCTL register */
 561:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     ctl = DMA_CHCTL(dma_periph, channelx);
 1093              		.loc 1 561 5 view .LVU329
 1094              		.loc 1 561 11 is_stmt 0 view .LVU330
 1095 0000 1823     		movs	r3, #24
 1096 0002 5943     		muls	r1, r3, r1
 1097              	.LVL94:
 1098              		.loc 1 561 11 view .LVU331
 1099 0004 1030     		adds	r0, r0, #16
 1100              	.LVL95:
 1101              		.loc 1 561 9 view .LVU332
 1102 0006 0B58     		ldr	r3, [r1, r0]
 1103              	.LVL96:
 562:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     /* assign regiser */
 563:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     ctl &= ~DMA_CHXCTL_TM;
 1104              		.loc 1 563 5 is_stmt 1 view .LVU333
 1105              		.loc 1 563 9 is_stmt 0 view .LVU334
 1106 0008 23F0C003 		bic	r3, r3, #192
 1107              	.LVL97:
 564:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     ctl |= direction;
 1108              		.loc 1 564 5 is_stmt 1 view .LVU335
 1109              		.loc 1 564 9 is_stmt 0 view .LVU336
 1110 000c 1A43     		orrs	r2, r2, r3
 1111              	.LVL98:
 565:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** 
 566:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     DMA_CHCTL(dma_periph, channelx) = ctl;
 1112              		.loc 1 566 5 is_stmt 1 view .LVU337
 1113              		.loc 1 566 37 is_stmt 0 view .LVU338
 1114 000e 0A50     		str	r2, [r1, r0]
 567:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** }
 1115              		.loc 1 567 1 view .LVU339
 1116 0010 7047     		bx	lr
ARM GAS  /tmp/ccxz46hi.s 			page 31


 1117              		.cfi_endproc
 1118              	.LFE136:
 1120              		.section	.text.dma_switch_buffer_mode_config,"ax",%progbits
 1121              		.align	1
 1122              		.global	dma_switch_buffer_mode_config
 1123              		.syntax unified
 1124              		.thumb
 1125              		.thumb_func
 1127              	dma_switch_buffer_mode_config:
 1128              	.LVL99:
 1129              	.LFB137:
 568:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** 
 569:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** /*!
 570:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \brief    DMA switch buffer mode config
 571:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \param[in]  dma_periph: DMAx(x=0,1)
 572:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****       \arg        DMAx(x=0,1)
 573:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \param[in]  channelx: specify which DMA channel
 574:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****       \arg        DMA_CHx(x=0..7)
 575:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \param[in]  memory1_addr: memory1 base address
 576:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \param[in]  memory_select: DMA_MEMORY_0 or DMA_MEMORY_1
 577:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \param[out] none
 578:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \retval     none
 579:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** */
 580:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** void dma_switch_buffer_mode_config(uint32_t dma_periph, dma_channel_enum channelx, uint32_t memory1
 581:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** {
 1130              		.loc 1 581 1 is_stmt 1 view -0
 1131              		.cfi_startproc
 1132              		@ args = 0, pretend = 0, frame = 0
 1133              		@ frame_needed = 0, uses_anonymous_args = 0
 582:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     /* configure memory1 base address */
 583:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     DMA_CHM1ADDR(dma_periph, channelx) = memory1_addr;
 1134              		.loc 1 583 5 view .LVU341
 581:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     /* configure memory1 base address */
 1135              		.loc 1 581 1 is_stmt 0 view .LVU342
 1136 0000 10B5     		push	{r4, lr}
 1137              	.LCFI4:
 1138              		.cfi_def_cfa_offset 8
 1139              		.cfi_offset 4, -8
 1140              		.cfi_offset 14, -4
 1141              		.loc 1 583 5 view .LVU343
 1142 0002 1824     		movs	r4, #24
 1143 0004 04FB0100 		mla	r0, r4, r1, r0
 1144              	.LVL100:
 1145              		.loc 1 583 40 view .LVU344
 1146 0008 0262     		str	r2, [r0, #32]
 584:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** 
 585:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     if(DMA_MEMORY_0 == memory_select) {
 1147              		.loc 1 585 5 is_stmt 1 view .LVU345
 1148              		.loc 1 585 7 is_stmt 0 view .LVU346
 1149 000a 23B9     		cbnz	r3, .L57
 586:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****         DMA_CHCTL(dma_periph, channelx) &= ~DMA_CHXCTL_MBS;
 1150              		.loc 1 586 9 is_stmt 1 view .LVU347
 1151 000c 0369     		ldr	r3, [r0, #16]
 1152              	.LVL101:
 1153              		.loc 1 586 41 is_stmt 0 view .LVU348
 1154 000e 23F40023 		bic	r3, r3, #524288
 1155              	.L59:
ARM GAS  /tmp/ccxz46hi.s 			page 32


 587:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     } else {
 588:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****         DMA_CHCTL(dma_periph, channelx) |= DMA_CHXCTL_MBS;
 1156              		.loc 1 588 41 view .LVU349
 1157 0012 0361     		str	r3, [r0, #16]
 589:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     }
 590:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** }
 1158              		.loc 1 590 1 view .LVU350
 1159 0014 10BD     		pop	{r4, pc}
 1160              	.LVL102:
 1161              	.L57:
 588:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     }
 1162              		.loc 1 588 9 is_stmt 1 view .LVU351
 1163 0016 0369     		ldr	r3, [r0, #16]
 1164              	.LVL103:
 588:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     }
 1165              		.loc 1 588 41 is_stmt 0 view .LVU352
 1166 0018 43F40023 		orr	r3, r3, #524288
 1167 001c F9E7     		b	.L59
 1168              		.cfi_endproc
 1169              	.LFE137:
 1171              		.section	.text.dma_using_memory_get,"ax",%progbits
 1172              		.align	1
 1173              		.global	dma_using_memory_get
 1174              		.syntax unified
 1175              		.thumb
 1176              		.thumb_func
 1178              	dma_using_memory_get:
 1179              	.LVL104:
 1180              	.LFB138:
 591:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** 
 592:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** /*!
 593:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \brief    DMA using memory get
 594:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \param[in]  dma_periph: DMAx(x=0,1)
 595:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****       \arg        DMAx(x=0,1)
 596:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \param[in]  channelx: specify which DMA channel
 597:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****       \arg        DMA_CHx(x=0..7)
 598:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \param[out] none
 599:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \retval     the using memory
 600:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** */
 601:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** uint32_t dma_using_memory_get(uint32_t dma_periph, dma_channel_enum channelx)
 602:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** {
 1181              		.loc 1 602 1 is_stmt 1 view -0
 1182              		.cfi_startproc
 1183              		@ args = 0, pretend = 0, frame = 0
 1184              		@ frame_needed = 0, uses_anonymous_args = 0
 1185              		@ link register save eliminated.
 603:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     if((DMA_CHCTL(dma_periph, channelx)) & DMA_CHXCTL_MBS) {
 1186              		.loc 1 603 5 view .LVU354
 1187              		.loc 1 603 9 is_stmt 0 view .LVU355
 1188 0000 1823     		movs	r3, #24
 1189 0002 5943     		muls	r1, r3, r1
 1190              	.LVL105:
 1191              		.loc 1 603 9 view .LVU356
 1192 0004 1030     		adds	r0, r0, #16
 1193              	.LVL106:
 1194              		.loc 1 603 9 view .LVU357
 1195 0006 0858     		ldr	r0, [r1, r0]
ARM GAS  /tmp/ccxz46hi.s 			page 33


 1196              	.LVL107:
 604:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****         return DMA_MEMORY_1;
 605:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     } else {
 606:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****         return DMA_MEMORY_0;
 607:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     }
 608:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** }
 1197              		.loc 1 608 1 view .LVU358
 1198 0008 C0F3C040 		ubfx	r0, r0, #19, #1
 1199 000c 7047     		bx	lr
 1200              		.cfi_endproc
 1201              	.LFE138:
 1203              		.section	.text.dma_channel_subperipheral_select,"ax",%progbits
 1204              		.align	1
 1205              		.global	dma_channel_subperipheral_select
 1206              		.syntax unified
 1207              		.thumb
 1208              		.thumb_func
 1210              	dma_channel_subperipheral_select:
 1211              	.LVL108:
 1212              	.LFB139:
 609:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** 
 610:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** /*!
 611:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \brief    DMA channel peripheral select
 612:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \param[in]  dma_periph: DMAx(x=0,1)
 613:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****       \arg        DMAx(x=0,1)
 614:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \param[in]  channelx: specify which DMA channel
 615:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****       \arg        DMA_CHx(x=0..7)
 616:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \param[in]  sub_periph: specify DMA channel peripheral
 617:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****       \arg        DMA_SUBPERIx(x=0..7)
 618:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \param[out] none
 619:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \retval     none
 620:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** */
 621:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** void dma_channel_subperipheral_select(uint32_t dma_periph, dma_channel_enum channelx, dma_subperiph
 622:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** {
 1213              		.loc 1 622 1 is_stmt 1 view -0
 1214              		.cfi_startproc
 1215              		@ args = 0, pretend = 0, frame = 0
 1216              		@ frame_needed = 0, uses_anonymous_args = 0
 1217              		@ link register save eliminated.
 623:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     uint32_t ctl;
 1218              		.loc 1 623 5 view .LVU360
 624:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     /* acquire DMA_CHxCTL register */
 625:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     ctl = DMA_CHCTL(dma_periph, channelx);
 1219              		.loc 1 625 5 view .LVU361
 1220              		.loc 1 625 11 is_stmt 0 view .LVU362
 1221 0000 1823     		movs	r3, #24
 1222 0002 5943     		muls	r1, r3, r1
 1223              	.LVL109:
 1224              		.loc 1 625 11 view .LVU363
 1225 0004 1030     		adds	r0, r0, #16
 1226              	.LVL110:
 1227              		.loc 1 625 9 view .LVU364
 1228 0006 0B58     		ldr	r3, [r1, r0]
 1229              	.LVL111:
 626:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     /* assign regiser */
 627:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     ctl &= ~DMA_CHXCTL_PERIEN;
 1230              		.loc 1 627 5 is_stmt 1 view .LVU365
ARM GAS  /tmp/ccxz46hi.s 			page 34


 1231              		.loc 1 627 9 is_stmt 0 view .LVU366
 1232 0008 23F06063 		bic	r3, r3, #234881024
 1233              	.LVL112:
 628:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     ctl |= ((uint32_t)sub_periph << CHXCTL_PERIEN_OFFSET);
 1234              		.loc 1 628 5 is_stmt 1 view .LVU367
 1235              		.loc 1 628 9 is_stmt 0 view .LVU368
 1236 000c 43EA4263 		orr	r3, r3, r2, lsl #25
 1237              	.LVL113:
 629:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** 
 630:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     DMA_CHCTL(dma_periph, channelx) = ctl;
 1238              		.loc 1 630 5 is_stmt 1 view .LVU369
 1239              		.loc 1 630 37 is_stmt 0 view .LVU370
 1240 0010 0B50     		str	r3, [r1, r0]
 631:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** }
 1241              		.loc 1 631 1 view .LVU371
 1242 0012 7047     		bx	lr
 1243              		.cfi_endproc
 1244              	.LFE139:
 1246              		.section	.text.dma_flow_controller_config,"ax",%progbits
 1247              		.align	1
 1248              		.global	dma_flow_controller_config
 1249              		.syntax unified
 1250              		.thumb
 1251              		.thumb_func
 1253              	dma_flow_controller_config:
 1254              	.LVL114:
 1255              	.LFB140:
 632:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** 
 633:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** /*!
 634:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \brief    DMA flow controller configure
 635:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \param[in]  dma_periph: DMAx(x=0,1)
 636:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****       \arg        DMAx(x=0,1)
 637:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \param[in]  channelx: specify which DMA channel
 638:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****       \arg        DMA_CHx(x=0..7)
 639:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \param[in]  controller: specify DMA flow controler
 640:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****                 only one parameter can be selected which is shown as below:
 641:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****       \arg        DMA_FLOW_CONTROLLER_DMA: DMA is the flow controller
 642:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****       \arg        DMA_FLOW_CONTROLLER_PERI: peripheral is the flow controller
 643:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \param[out] none
 644:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \retval     none
 645:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** */
 646:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** void dma_flow_controller_config(uint32_t dma_periph, dma_channel_enum channelx, uint32_t controller
 647:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** {
 1256              		.loc 1 647 1 is_stmt 1 view -0
 1257              		.cfi_startproc
 1258              		@ args = 0, pretend = 0, frame = 0
 1259              		@ frame_needed = 0, uses_anonymous_args = 0
 1260              		@ link register save eliminated.
 648:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     if(DMA_FLOW_CONTROLLER_DMA == controller) {
 1261              		.loc 1 648 5 view .LVU373
 649:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****         DMA_CHCTL(dma_periph, channelx) &= ~DMA_CHXCTL_TFCS;
 1262              		.loc 1 649 9 is_stmt 0 view .LVU374
 1263 0000 1823     		movs	r3, #24
 1264 0002 5943     		muls	r1, r3, r1
 1265              	.LVL115:
 1266              		.loc 1 649 9 view .LVU375
 1267 0004 1030     		adds	r0, r0, #16
ARM GAS  /tmp/ccxz46hi.s 			page 35


 1268              	.LVL116:
 1269              		.loc 1 649 9 view .LVU376
 1270 0006 0B58     		ldr	r3, [r1, r0]
 648:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     if(DMA_FLOW_CONTROLLER_DMA == controller) {
 1271              		.loc 1 648 7 view .LVU377
 1272 0008 1AB9     		cbnz	r2, .L63
 1273              		.loc 1 649 9 is_stmt 1 view .LVU378
 1274              		.loc 1 649 41 is_stmt 0 view .LVU379
 1275 000a 23F02003 		bic	r3, r3, #32
 1276              	.L65:
 650:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     } else {
 651:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****         DMA_CHCTL(dma_periph, channelx) |= DMA_CHXCTL_TFCS;
 1277              		.loc 1 651 41 view .LVU380
 1278 000e 0B50     		str	r3, [r1, r0]
 652:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     }
 653:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** }
 1279              		.loc 1 653 1 view .LVU381
 1280 0010 7047     		bx	lr
 1281              	.L63:
 651:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     }
 1282              		.loc 1 651 9 is_stmt 1 view .LVU382
 651:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     }
 1283              		.loc 1 651 41 is_stmt 0 view .LVU383
 1284 0012 43F02003 		orr	r3, r3, #32
 1285 0016 FAE7     		b	.L65
 1286              		.cfi_endproc
 1287              	.LFE140:
 1289              		.section	.text.dma_switch_buffer_mode_enable,"ax",%progbits
 1290              		.align	1
 1291              		.global	dma_switch_buffer_mode_enable
 1292              		.syntax unified
 1293              		.thumb
 1294              		.thumb_func
 1296              	dma_switch_buffer_mode_enable:
 1297              	.LVL117:
 1298              	.LFB141:
 654:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** 
 655:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** /*!
 656:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \brief    DMA switch buffer mode enable
 657:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \param[in]  dma_periph: DMAx(x=0,1)
 658:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****       \arg        DMAx(x=0,1)
 659:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \param[in]  channelx: specify which DMA channel
 660:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****       \arg        DMA_CHx(x=0..7)
 661:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \param[in]  newvalue: ENABLE or DISABLE
 662:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \param[out] none
 663:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \retval     none
 664:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** */
 665:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** void dma_switch_buffer_mode_enable(uint32_t dma_periph, dma_channel_enum channelx, ControlStatus ne
 666:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** {
 1299              		.loc 1 666 1 is_stmt 1 view -0
 1300              		.cfi_startproc
 1301              		@ args = 0, pretend = 0, frame = 0
 1302              		@ frame_needed = 0, uses_anonymous_args = 0
 1303              		@ link register save eliminated.
 667:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     if(ENABLE == newvalue) {
 1304              		.loc 1 667 5 view .LVU385
 668:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****         /* switch buffer mode enable */
ARM GAS  /tmp/ccxz46hi.s 			page 36


 669:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****         DMA_CHCTL(dma_periph, channelx) |= DMA_CHXCTL_SBMEN;
 1305              		.loc 1 669 9 is_stmt 0 view .LVU386
 1306 0000 1823     		movs	r3, #24
 1307 0002 5943     		muls	r1, r3, r1
 1308              	.LVL118:
 1309              		.loc 1 669 9 view .LVU387
 1310 0004 1030     		adds	r0, r0, #16
 1311              	.LVL119:
 667:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     if(ENABLE == newvalue) {
 1312              		.loc 1 667 7 view .LVU388
 1313 0006 012A     		cmp	r2, #1
 1314              		.loc 1 669 9 is_stmt 1 view .LVU389
 1315 0008 0B58     		ldr	r3, [r1, r0]
 1316              		.loc 1 669 41 is_stmt 0 view .LVU390
 1317 000a 0CBF     		ite	eq
 1318 000c 43F48023 		orreq	r3, r3, #262144
 670:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     } else {
 671:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****         /* switch buffer mode disable */
 672:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****         DMA_CHCTL(dma_periph, channelx) &= ~DMA_CHXCTL_SBMEN;
 1319              		.loc 1 672 9 is_stmt 1 view .LVU391
 1320              		.loc 1 672 41 is_stmt 0 view .LVU392
 1321 0010 23F48023 		bicne	r3, r3, #262144
 1322 0014 0B50     		str	r3, [r1, r0]
 673:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     }
 674:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** }
 1323              		.loc 1 674 1 view .LVU393
 1324 0016 7047     		bx	lr
 1325              		.cfi_endproc
 1326              	.LFE141:
 1328              		.section	.text.dma_fifo_status_get,"ax",%progbits
 1329              		.align	1
 1330              		.global	dma_fifo_status_get
 1331              		.syntax unified
 1332              		.thumb
 1333              		.thumb_func
 1335              	dma_fifo_status_get:
 1336              	.LVL120:
 1337              	.LFB142:
 675:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** 
 676:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** /*!
 677:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \brief    DMA FIFO status get
 678:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \param[in]  dma_periph: DMAx(x=0,1)
 679:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****       \arg        DMAx(x=0,1)
 680:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \param[in]  channelx: specify which DMA channel
 681:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****       \arg        DMA_CHx(x=0..7)
 682:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \param[out] none
 683:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \retval     the using memory
 684:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** */
 685:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** uint32_t dma_fifo_status_get(uint32_t dma_periph, dma_channel_enum channelx)
 686:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** {
 1338              		.loc 1 686 1 is_stmt 1 view -0
 1339              		.cfi_startproc
 1340              		@ args = 0, pretend = 0, frame = 0
 1341              		@ frame_needed = 0, uses_anonymous_args = 0
 1342              		@ link register save eliminated.
 687:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     return (DMA_CHFCTL(dma_periph, channelx) & DMA_CHXFCTL_FCNT);
 1343              		.loc 1 687 5 view .LVU395
ARM GAS  /tmp/ccxz46hi.s 			page 37


 1344              		.loc 1 687 13 is_stmt 0 view .LVU396
 1345 0000 1823     		movs	r3, #24
 1346 0002 5943     		muls	r1, r3, r1
 1347              	.LVL121:
 1348              		.loc 1 687 13 view .LVU397
 1349 0004 2430     		adds	r0, r0, #36
 1350              	.LVL122:
 1351              		.loc 1 687 46 view .LVU398
 1352 0006 0858     		ldr	r0, [r1, r0]
 1353              	.LVL123:
 688:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** }
 1354              		.loc 1 688 1 view .LVU399
 1355 0008 00F03800 		and	r0, r0, #56
 1356 000c 7047     		bx	lr
 1357              		.cfi_endproc
 1358              	.LFE142:
 1360              		.section	.text.dma_flag_get,"ax",%progbits
 1361              		.align	1
 1362              		.global	dma_flag_get
 1363              		.syntax unified
 1364              		.thumb
 1365              		.thumb_func
 1367              	dma_flag_get:
 1368              	.LVL124:
 1369              	.LFB143:
 689:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** 
 690:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** /*!
 691:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \brief    get DMA flag is set or not
 692:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \param[in]  dma_periph: DMAx(x=0,1)
 693:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****       \arg        DMAx(x=0,1)
 694:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \param[in]  channelx: specify which DMA channel to get flag
 695:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****       \arg        DMA_CHx(x=0..7)
 696:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \param[in]  flag: specify get which flag
 697:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****                 only one parameter can be selected which is shown as below:
 698:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****       \arg        DMA_FLAG_FEE: FIFO error and exception flag
 699:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****       \arg        DMA_FLAG_SDE: single data mode exception flag
 700:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****       \arg        DMA_FLAG_TAE: transfer access error flag
 701:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****       \arg        DMA_FLAG_HTF: half transfer finish flag
 702:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****       \arg        DMA_FLAG_FTF: full transger finish flag
 703:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \param[out] none
 704:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \retval     FlagStatus: SET or RESET
 705:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** */
 706:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** FlagStatus dma_flag_get(uint32_t dma_periph, dma_channel_enum channelx, uint32_t flag)
 707:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** {
 1370              		.loc 1 707 1 is_stmt 1 view -0
 1371              		.cfi_startproc
 1372              		@ args = 0, pretend = 0, frame = 0
 1373              		@ frame_needed = 0, uses_anonymous_args = 0
 708:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     if(channelx < DMA_CH4) {
 1374              		.loc 1 708 5 view .LVU401
 1375              		.loc 1 708 7 is_stmt 0 view .LVU402
 1376 0000 0329     		cmp	r1, #3
 707:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     if(channelx < DMA_CH4) {
 1377              		.loc 1 707 1 view .LVU403
 1378 0002 10B5     		push	{r4, lr}
 1379              	.LCFI5:
 1380              		.cfi_def_cfa_offset 8
ARM GAS  /tmp/ccxz46hi.s 			page 38


 1381              		.cfi_offset 4, -8
 1382              		.cfi_offset 14, -4
 1383              		.loc 1 708 7 view .LVU404
 1384 0004 0BD8     		bhi	.L72
 709:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****         if(DMA_INTF0(dma_periph) & DMA_FLAG_ADD(flag, channelx)) {
 1385              		.loc 1 709 9 is_stmt 1 view .LVU405
 1386              		.loc 1 709 36 is_stmt 0 view .LVU406
 1387 0006 0624     		movs	r4, #6
 1388              		.loc 1 709 12 view .LVU407
 1389 0008 0368     		ldr	r3, [r0]
 1390              		.loc 1 709 36 view .LVU408
 1391 000a 4808     		lsrs	r0, r1, #1
 1392              	.LVL125:
 1393              		.loc 1 709 36 view .LVU409
 1394 000c 6143     		muls	r1, r4, r1
 1395              	.LVL126:
 1396              		.loc 1 709 36 view .LVU410
 1397 000e 01EB8001 		add	r1, r1, r0, lsl #2
 1398 0012 8A40     		lsls	r2, r2, r1
 1399              	.LVL127:
 1400              		.loc 1 709 11 view .LVU411
 1401 0014 1A42     		tst	r2, r3
 1402              	.LVL128:
 1403              	.L74:
 710:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****             return SET;
 711:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****         } else {
 712:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****             return RESET;
 713:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****         }
 714:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     } else {
 715:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****         channelx -= (dma_channel_enum)4;
 716:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****         if(DMA_INTF1(dma_periph) & DMA_FLAG_ADD(flag, channelx)) {
 1404              		.loc 1 716 11 view .LVU412
 1405 0016 14BF     		ite	ne
 1406 0018 0120     		movne	r0, #1
 1407 001a 0020     		moveq	r0, #0
 717:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****             return SET;
 718:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****         } else {
 719:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****             return RESET;
 720:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****         }
 721:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     }
 722:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** }
 1408              		.loc 1 722 1 view .LVU413
 1409 001c 10BD     		pop	{r4, pc}
 1410              	.LVL129:
 1411              	.L72:
 715:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****         if(DMA_INTF1(dma_periph) & DMA_FLAG_ADD(flag, channelx)) {
 1412              		.loc 1 715 9 is_stmt 1 view .LVU414
 715:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****         if(DMA_INTF1(dma_periph) & DMA_FLAG_ADD(flag, channelx)) {
 1413              		.loc 1 715 18 is_stmt 0 view .LVU415
 1414 001e 0439     		subs	r1, r1, #4
 1415              	.LVL130:
 715:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****         if(DMA_INTF1(dma_periph) & DMA_FLAG_ADD(flag, channelx)) {
 1416              		.loc 1 715 18 view .LVU416
 1417 0020 CBB2     		uxtb	r3, r1
 1418              	.LVL131:
 716:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****             return SET;
 1419              		.loc 1 716 9 is_stmt 1 view .LVU417
ARM GAS  /tmp/ccxz46hi.s 			page 39


 716:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****             return SET;
 1420              		.loc 1 716 36 is_stmt 0 view .LVU418
 1421 0022 0624     		movs	r4, #6
 1422 0024 C1F34001 		ubfx	r1, r1, #1, #1
 1423 0028 6343     		muls	r3, r4, r3
 1424              	.LVL132:
 716:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****             return SET;
 1425              		.loc 1 716 12 view .LVU419
 1426 002a 4068     		ldr	r0, [r0, #4]
 1427              	.LVL133:
 716:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****             return SET;
 1428              		.loc 1 716 36 view .LVU420
 1429 002c 03EB8103 		add	r3, r3, r1, lsl #2
 1430 0030 9A40     		lsls	r2, r2, r3
 1431              	.LVL134:
 716:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****             return SET;
 1432              		.loc 1 716 11 view .LVU421
 1433 0032 0242     		tst	r2, r0
 1434 0034 EFE7     		b	.L74
 1435              		.cfi_endproc
 1436              	.LFE143:
 1438              		.section	.text.dma_flag_clear,"ax",%progbits
 1439              		.align	1
 1440              		.global	dma_flag_clear
 1441              		.syntax unified
 1442              		.thumb
 1443              		.thumb_func
 1445              	dma_flag_clear:
 1446              	.LVL135:
 1447              	.LFB144:
 723:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** 
 724:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** /*!
 725:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \brief    clear DMA a channel flag
 726:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \param[in]  dma_periph: DMAx(x=0,1)
 727:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****       \arg        DMAx(x=0,1)
 728:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \param[in]  channelx: specify which DMA channel to get flag
 729:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****       \arg        DMA_CHx(x=0..7)
 730:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \param[in]  flag: specify get which flag
 731:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****                 only one parameter can be selected which is shown as below:
 732:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****       \arg        DMA_FLAG_FEE: FIFO error and exception flag
 733:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****       \arg        DMA_FLAG_SDE: single data mode exception flag
 734:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****       \arg        DMA_FLAG_TAE: transfer access error flag
 735:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****       \arg        DMA_FLAG_HTF: half transfer finish flag
 736:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****       \arg        DMA_FLAG_FTF: full transger finish flag
 737:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \param[out] none
 738:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \retval     none
 739:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** */
 740:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** void dma_flag_clear(uint32_t dma_periph, dma_channel_enum channelx, uint32_t flag)
 741:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** {
 1448              		.loc 1 741 1 is_stmt 1 view -0
 1449              		.cfi_startproc
 1450              		@ args = 0, pretend = 0, frame = 0
 1451              		@ frame_needed = 0, uses_anonymous_args = 0
 742:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     if(channelx < DMA_CH4) {
 1452              		.loc 1 742 5 view .LVU423
 1453              		.loc 1 742 7 is_stmt 0 view .LVU424
 1454 0000 0329     		cmp	r1, #3
ARM GAS  /tmp/ccxz46hi.s 			page 40


 741:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     if(channelx < DMA_CH4) {
 1455              		.loc 1 741 1 view .LVU425
 1456 0002 30B5     		push	{r4, r5, lr}
 1457              	.LCFI6:
 1458              		.cfi_def_cfa_offset 12
 1459              		.cfi_offset 4, -12
 1460              		.cfi_offset 5, -8
 1461              		.cfi_offset 14, -4
 1462              		.loc 1 742 7 view .LVU426
 1463 0004 0AD8     		bhi	.L76
 743:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****         DMA_INTC0(dma_periph) |= DMA_FLAG_ADD(flag, channelx);
 1464              		.loc 1 743 9 is_stmt 1 view .LVU427
 1465              		.loc 1 743 34 is_stmt 0 view .LVU428
 1466 0006 0625     		movs	r5, #6
 1467 0008 4C08     		lsrs	r4, r1, #1
 1468 000a 6943     		muls	r1, r5, r1
 1469              	.LVL136:
 1470              		.loc 1 743 9 view .LVU429
 1471 000c 8368     		ldr	r3, [r0, #8]
 1472              		.loc 1 743 34 view .LVU430
 1473 000e 01EB8401 		add	r1, r1, r4, lsl #2
 1474 0012 02FA01F1 		lsl	r1, r2, r1
 1475              		.loc 1 743 31 view .LVU431
 1476 0016 1943     		orrs	r1, r1, r3
 1477 0018 8160     		str	r1, [r0, #8]
 1478              	.LVL137:
 1479              	.L75:
 744:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     } else {
 745:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****         channelx -= (dma_channel_enum)4;
 746:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****         DMA_INTC1(dma_periph) |= DMA_FLAG_ADD(flag, channelx);
 747:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     }
 748:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** }
 1480              		.loc 1 748 1 view .LVU432
 1481 001a 30BD     		pop	{r4, r5, pc}
 1482              	.LVL138:
 1483              	.L76:
 745:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****         DMA_INTC1(dma_periph) |= DMA_FLAG_ADD(flag, channelx);
 1484              		.loc 1 745 9 is_stmt 1 view .LVU433
 745:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****         DMA_INTC1(dma_periph) |= DMA_FLAG_ADD(flag, channelx);
 1485              		.loc 1 745 18 is_stmt 0 view .LVU434
 1486 001c 0439     		subs	r1, r1, #4
 1487              	.LVL139:
 745:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****         DMA_INTC1(dma_periph) |= DMA_FLAG_ADD(flag, channelx);
 1488              		.loc 1 745 18 view .LVU435
 1489 001e CBB2     		uxtb	r3, r1
 1490              	.LVL140:
 746:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     }
 1491              		.loc 1 746 9 is_stmt 1 view .LVU436
 746:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     }
 1492              		.loc 1 746 34 is_stmt 0 view .LVU437
 1493 0020 0625     		movs	r5, #6
 1494 0022 C1F34001 		ubfx	r1, r1, #1, #1
 1495 0026 6B43     		muls	r3, r5, r3
 1496              	.LVL141:
 746:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     }
 1497              		.loc 1 746 9 view .LVU438
 1498 0028 C468     		ldr	r4, [r0, #12]
ARM GAS  /tmp/ccxz46hi.s 			page 41


 746:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     }
 1499              		.loc 1 746 34 view .LVU439
 1500 002a 03EB8103 		add	r3, r3, r1, lsl #2
 1501 002e 9A40     		lsls	r2, r2, r3
 1502              	.LVL142:
 746:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     }
 1503              		.loc 1 746 31 view .LVU440
 1504 0030 2243     		orrs	r2, r2, r4
 1505 0032 C260     		str	r2, [r0, #12]
 1506              		.loc 1 748 1 view .LVU441
 1507 0034 F1E7     		b	.L75
 1508              		.cfi_endproc
 1509              	.LFE144:
 1511              		.section	.text.dma_interrupt_enable,"ax",%progbits
 1512              		.align	1
 1513              		.global	dma_interrupt_enable
 1514              		.syntax unified
 1515              		.thumb
 1516              		.thumb_func
 1518              	dma_interrupt_enable:
 1519              	.LVL143:
 1520              	.LFB145:
 749:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** 
 750:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** /*!
 751:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \brief    enable DMA interrupt
 752:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \param[in]  dma_periph: DMAx(x=0,1)
 753:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****       \arg        DMAx(x=0,1)
 754:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \param[in]  channelx: specify which DMA channel
 755:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****       \arg        DMA_CHx(x=0..7)
 756:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \param[in]  source: specify which interrupt to enbale
 757:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****                 only one parameters can be selected which are shown as below:
 758:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****       \arg        DMA_CHXCTL_SDEIE: single data mode exception interrupt enable
 759:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****       \arg        DMA_CHXCTL_TAEIE: tranfer access error interrupt enable
 760:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****       \arg        DMA_CHXCTL_HTFIE: half transfer finish interrupt enable
 761:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****       \arg        DMA_CHXCTL_FTFIE: full transfer finish interrupt enable
 762:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****       \arg        DMA_CHXFCTL_FEEIE: FIFO exception interrupt enable
 763:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \param[out] none
 764:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \retval     none
 765:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** */
 766:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** void dma_interrupt_enable(uint32_t dma_periph, dma_channel_enum channelx, uint32_t source)
 767:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** {
 1521              		.loc 1 767 1 is_stmt 1 view -0
 1522              		.cfi_startproc
 1523              		@ args = 0, pretend = 0, frame = 0
 1524              		@ frame_needed = 0, uses_anonymous_args = 0
 1525              		@ link register save eliminated.
 768:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     if(DMA_CHXFCTL_FEEIE != source) {
 1526              		.loc 1 768 5 view .LVU443
 769:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****         DMA_CHCTL(dma_periph, channelx) |= source;
 1527              		.loc 1 769 9 is_stmt 0 view .LVU444
 1528 0000 1823     		movs	r3, #24
 768:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     if(DMA_CHXFCTL_FEEIE != source) {
 1529              		.loc 1 768 7 view .LVU445
 1530 0002 802A     		cmp	r2, #128
 1531              		.loc 1 769 9 is_stmt 1 view .LVU446
 1532 0004 03FB01F1 		mul	r1, r3, r1
 1533              	.LVL144:
ARM GAS  /tmp/ccxz46hi.s 			page 42


 1534              		.loc 1 769 9 is_stmt 0 view .LVU447
 1535 0008 15BF     		itete	ne
 1536 000a 1030     		addne	r0, r0, #16
 1537              	.LVL145:
 770:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     } else {
 771:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****         DMA_CHFCTL(dma_periph, channelx) |= source;
 1538              		.loc 1 771 9 view .LVU448
 1539 000c 2430     		addeq	r0, r0, #36
 769:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****         DMA_CHCTL(dma_periph, channelx) |= source;
 1540              		.loc 1 769 9 view .LVU449
 1541 000e 4358     		ldrne	r3, [r0, r1]
 1542              		.loc 1 771 9 view .LVU450
 1543 0010 4358     		ldreq	r3, [r0, r1]
 769:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****         DMA_CHCTL(dma_periph, channelx) |= source;
 1544              		.loc 1 769 41 view .LVU451
 1545 0012 14BF     		ite	ne
 1546 0014 1343     		orrne	r3, r3, r2
 1547              		.loc 1 771 9 is_stmt 1 view .LVU452
 1548              		.loc 1 771 42 is_stmt 0 view .LVU453
 1549 0016 43F08003 		orreq	r3, r3, #128
 1550 001a 4350     		str	r3, [r0, r1]
 772:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     }
 773:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** }
 1551              		.loc 1 773 1 view .LVU454
 1552 001c 7047     		bx	lr
 1553              		.cfi_endproc
 1554              	.LFE145:
 1556              		.section	.text.dma_interrupt_disable,"ax",%progbits
 1557              		.align	1
 1558              		.global	dma_interrupt_disable
 1559              		.syntax unified
 1560              		.thumb
 1561              		.thumb_func
 1563              	dma_interrupt_disable:
 1564              	.LVL146:
 1565              	.LFB146:
 774:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** 
 775:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** /*!
 776:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \brief    disable DMA interrupt
 777:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \param[in]  dma_periph: DMAx(x=0,1)
 778:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****       \arg        DMAx(x=0,1)
 779:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \param[in]  channelx: specify which DMA channel
 780:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****       \arg        DMA_CHx(x=0..7)
 781:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \param[in]  source: specify which interrupt to disbale
 782:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****                 only one parameters can be selected which are shown as below:
 783:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****       \arg        DMA_CHXCTL_SDEIE: single data mode exception interrupt enable
 784:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****       \arg        DMA_CHXCTL_TAEIE: tranfer access error interrupt enable
 785:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****       \arg        DMA_CHXCTL_HTFIE: half transfer finish interrupt enable
 786:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****       \arg        DMA_CHXCTL_FTFIE: full transfer finish interrupt enable
 787:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****       \arg        DMA_CHXFCTL_FEEIE: FIFO exception interrupt enable
 788:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \param[out] none
 789:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \retval     none
 790:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** */
 791:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** void dma_interrupt_disable(uint32_t dma_periph, dma_channel_enum channelx, uint32_t source)
 792:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** {
 1566              		.loc 1 792 1 is_stmt 1 view -0
 1567              		.cfi_startproc
ARM GAS  /tmp/ccxz46hi.s 			page 43


 1568              		@ args = 0, pretend = 0, frame = 0
 1569              		@ frame_needed = 0, uses_anonymous_args = 0
 1570              		@ link register save eliminated.
 793:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     if(DMA_CHXFCTL_FEEIE != source) {
 1571              		.loc 1 793 5 view .LVU456
 794:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****         DMA_CHCTL(dma_periph, channelx) &= ~source;
 1572              		.loc 1 794 9 is_stmt 0 view .LVU457
 1573 0000 1823     		movs	r3, #24
 793:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     if(DMA_CHXFCTL_FEEIE != source) {
 1574              		.loc 1 793 7 view .LVU458
 1575 0002 802A     		cmp	r2, #128
 1576              		.loc 1 794 9 is_stmt 1 view .LVU459
 1577 0004 03FB01F1 		mul	r1, r3, r1
 1578              	.LVL147:
 1579              		.loc 1 794 9 is_stmt 0 view .LVU460
 1580 0008 15BF     		itete	ne
 1581 000a 1030     		addne	r0, r0, #16
 1582              	.LVL148:
 795:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     } else {
 796:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****         DMA_CHFCTL(dma_periph, channelx) &= ~source;
 1583              		.loc 1 796 9 view .LVU461
 1584 000c 2430     		addeq	r0, r0, #36
 794:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****         DMA_CHCTL(dma_periph, channelx) &= ~source;
 1585              		.loc 1 794 9 view .LVU462
 1586 000e 4358     		ldrne	r3, [r0, r1]
 1587              		.loc 1 796 9 view .LVU463
 1588 0010 4358     		ldreq	r3, [r0, r1]
 794:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****         DMA_CHCTL(dma_periph, channelx) &= ~source;
 1589              		.loc 1 794 41 view .LVU464
 1590 0012 14BF     		ite	ne
 1591 0014 9343     		bicne	r3, r3, r2
 1592              		.loc 1 796 9 is_stmt 1 view .LVU465
 1593              		.loc 1 796 42 is_stmt 0 view .LVU466
 1594 0016 23F08003 		biceq	r3, r3, #128
 1595 001a 4350     		str	r3, [r0, r1]
 797:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     }
 798:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** }
 1596              		.loc 1 798 1 view .LVU467
 1597 001c 7047     		bx	lr
 1598              		.cfi_endproc
 1599              	.LFE146:
 1601              		.section	.text.dma_interrupt_flag_get,"ax",%progbits
 1602              		.align	1
 1603              		.global	dma_interrupt_flag_get
 1604              		.syntax unified
 1605              		.thumb
 1606              		.thumb_func
 1608              	dma_interrupt_flag_get:
 1609              	.LVL149:
 1610              	.LFB147:
 799:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** 
 800:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** /*!
 801:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \brief    get DMA interrupt flag is set or not
 802:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \param[in]  dma_periph: DMAx(x=0,1)
 803:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****       \arg        DMAx(x=0,1)
 804:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \param[in]  channelx: specify which DMA channel to get interrupt flag
 805:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****       \arg        DMA_CHx(x=0..7)
ARM GAS  /tmp/ccxz46hi.s 			page 44


 806:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \param[in]  interrupt: specify get which flag
 807:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****                 only one parameter can be selected which is shown as below:
 808:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****       \arg        DMA_INT_FLAG_FEE: FIFO error and exception flag
 809:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****       \arg        DMA_INT_FLAG_SDE: single data mode exception flag
 810:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****       \arg        DMA_INT_FLAG_TAE: transfer access error flag
 811:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****       \arg        DMA_INT_FLAG_HTF: half transfer finish flag
 812:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****       \arg        DMA_INT_FLAG_FTF: full transger finish flag
 813:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \param[out] none
 814:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \retval     FlagStatus: SET or RESET
 815:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** */
 816:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** FlagStatus dma_interrupt_flag_get(uint32_t dma_periph, dma_channel_enum channelx, uint32_t interrup
 817:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** {
 1611              		.loc 1 817 1 is_stmt 1 view -0
 1612              		.cfi_startproc
 1613              		@ args = 0, pretend = 0, frame = 0
 1614              		@ frame_needed = 0, uses_anonymous_args = 0
 818:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     uint32_t interrupt_enable = 0U, interrupt_flag = 0U;
 1615              		.loc 1 818 5 view .LVU469
 819:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     dma_channel_enum channel_flag_offset = channelx;
 1616              		.loc 1 819 5 view .LVU470
 820:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     if(channelx < DMA_CH4) {
 1617              		.loc 1 820 5 view .LVU471
 1618              		.loc 1 820 7 is_stmt 0 view .LVU472
 1619 0000 0329     		cmp	r1, #3
 817:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     uint32_t interrupt_enable = 0U, interrupt_flag = 0U;
 1620              		.loc 1 817 1 view .LVU473
 1621 0002 70B5     		push	{r4, r5, r6, lr}
 1622              	.LCFI7:
 1623              		.cfi_def_cfa_offset 16
 1624              		.cfi_offset 4, -16
 1625              		.cfi_offset 5, -12
 1626              		.cfi_offset 6, -8
 1627              		.cfi_offset 14, -4
 817:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     uint32_t interrupt_enable = 0U, interrupt_flag = 0U;
 1628              		.loc 1 817 1 view .LVU474
 1629 0004 0346     		mov	r3, r0
 1630              		.loc 1 820 7 view .LVU475
 1631 0006 61D8     		bhi	.L87
 821:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****         switch(interrupt) {
 1632              		.loc 1 821 9 is_stmt 1 view .LVU476
 1633 0008 082A     		cmp	r2, #8
 1634 000a 3FD0     		beq	.L88
 1635 000c 05D8     		bhi	.L89
 1636 000e 012A     		cmp	r2, #1
 1637 0010 17D0     		beq	.L90
 1638 0012 042A     		cmp	r2, #4
 1639 0014 2AD0     		beq	.L91
 1640              	.LVL150:
 1641              	.L108:
 822:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****         case DMA_INTF_FEEIF:
 823:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****             interrupt_flag = DMA_INTF0(dma_periph) & DMA_FLAG_ADD(interrupt, channelx);
 824:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****             interrupt_enable = DMA_CHFCTL(dma_periph, channelx) & DMA_CHXFCTL_FEEIE;
 825:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****             break;
 826:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****         case DMA_INTF_SDEIF:
 827:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****             interrupt_flag = DMA_INTF0(dma_periph) & DMA_FLAG_ADD(interrupt, channelx);
 828:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****             interrupt_enable = DMA_CHCTL(dma_periph, channelx) & DMA_CHXCTL_SDEIE;
 829:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****             break;
ARM GAS  /tmp/ccxz46hi.s 			page 45


 830:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****         case DMA_INTF_TAEIF:
 831:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****             interrupt_flag = DMA_INTF0(dma_periph) & DMA_FLAG_ADD(interrupt, channelx);
 832:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****             interrupt_enable = DMA_CHCTL(dma_periph, channelx) & DMA_CHXCTL_TAEIE;
 833:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****             break;
 834:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****         case DMA_INTF_HTFIF:
 835:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****             interrupt_flag = DMA_INTF0(dma_periph) & DMA_FLAG_ADD(interrupt, channelx);
 836:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****             interrupt_enable = DMA_CHCTL(dma_periph, channelx) & DMA_CHXCTL_HTFIE;
 837:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****             break;
 838:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****         case DMA_INTF_FTFIF:
 839:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****             interrupt_flag = (DMA_INTF0(dma_periph) & DMA_FLAG_ADD(interrupt, channelx));
 840:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****             interrupt_enable = (DMA_CHCTL(dma_periph, channelx) & DMA_CHXCTL_FTFIE);
 841:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****             break;
 842:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****         default:
 843:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****             break;
 844:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****         }
 845:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     } else {
 846:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****         channel_flag_offset -= (dma_channel_enum)4;
 847:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****         switch(interrupt) {
 1642              		.loc 1 847 9 is_stmt 0 view .LVU477
 1643 0016 0020     		movs	r0, #0
 1644              	.LVL151:
 1645              	.L92:
 848:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****         case DMA_INTF_FEEIF:
 849:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****             interrupt_flag = DMA_INTF1(dma_periph) & DMA_FLAG_ADD(interrupt, channel_flag_offset);
 850:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****             interrupt_enable = DMA_CHFCTL(dma_periph, channelx) & DMA_CHXFCTL_FEEIE;
 851:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****             break;
 852:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****         case DMA_INTF_SDEIF:
 853:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****             interrupt_flag = DMA_INTF1(dma_periph) & DMA_FLAG_ADD(interrupt, channel_flag_offset);
 854:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****             interrupt_enable = DMA_CHCTL(dma_periph, channelx) & DMA_CHXCTL_SDEIE;
 855:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****             break;
 856:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****         case DMA_INTF_TAEIF:
 857:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****             interrupt_flag = DMA_INTF1(dma_periph) & DMA_FLAG_ADD(interrupt, channel_flag_offset);
 858:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****             interrupt_enable = DMA_CHCTL(dma_periph, channelx) & DMA_CHXCTL_TAEIE;
 859:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****             break;
 860:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****         case DMA_INTF_HTFIF:
 861:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****             interrupt_flag = DMA_INTF1(dma_periph) & DMA_FLAG_ADD(interrupt, channel_flag_offset);
 862:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****             interrupt_enable = DMA_CHCTL(dma_periph, channelx) & DMA_CHXCTL_HTFIE;
 863:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****             break;
 864:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****         case DMA_INTF_FTFIF:
 865:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****             interrupt_flag = DMA_INTF1(dma_periph) & DMA_FLAG_ADD(interrupt, channel_flag_offset);
 866:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****             interrupt_enable = DMA_CHCTL(dma_periph, channelx) & DMA_CHXCTL_FTFIE;
 867:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****             break;
 868:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****         default:
 869:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****             break;
 870:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****         }
 871:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     }
 872:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** 
 873:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     if(interrupt_flag && interrupt_enable) {
 874:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****         return SET;
 875:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     } else {
 876:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****         return RESET;
 877:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     }
 878:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** }
 1646              		.loc 1 878 1 view .LVU478
 1647 0018 70BD     		pop	{r4, r5, r6, pc}
 1648              	.LVL152:
 1649              	.L89:
ARM GAS  /tmp/ccxz46hi.s 			page 46


 821:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****         case DMA_INTF_FEEIF:
 1650              		.loc 1 821 9 view .LVU479
 1651 001a 102A     		cmp	r2, #16
 1652 001c 46D0     		beq	.L93
 1653 001e 202A     		cmp	r2, #32
 1654 0020 F9D1     		bne	.L108
 839:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****             interrupt_enable = (DMA_CHCTL(dma_periph, channelx) & DMA_CHXCTL_FTFIE);
 1655              		.loc 1 839 13 is_stmt 1 view .LVU480
 839:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****             interrupt_enable = (DMA_CHCTL(dma_periph, channelx) & DMA_CHXCTL_FTFIE);
 1656              		.loc 1 839 55 is_stmt 0 view .LVU481
 1657 0022 0620     		movs	r0, #6
 1658              	.LVL153:
 839:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****             interrupt_enable = (DMA_CHCTL(dma_periph, channelx) & DMA_CHXCTL_FTFIE);
 1659              		.loc 1 839 55 view .LVU482
 1660 0024 4D08     		lsrs	r5, r1, #1
 1661 0026 4843     		muls	r0, r1, r0
 839:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****             interrupt_enable = (DMA_CHCTL(dma_periph, channelx) & DMA_CHXCTL_FTFIE);
 1662              		.loc 1 839 31 view .LVU483
 1663 0028 53F8104B 		ldr	r4, [r3], #16
 1664              	.LVL154:
 839:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****             interrupt_enable = (DMA_CHCTL(dma_periph, channelx) & DMA_CHXCTL_FTFIE);
 1665              		.loc 1 839 55 view .LVU484
 1666 002c 00EB8500 		add	r0, r0, r5, lsl #2
 1667 0030 8240     		lsls	r2, r2, r0
 1668              	.LVL155:
 839:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****             interrupt_enable = (DMA_CHCTL(dma_periph, channelx) & DMA_CHXCTL_FTFIE);
 1669              		.loc 1 839 28 view .LVU485
 1670 0032 02EA0400 		and	r0, r2, r4
 1671              	.LVL156:
 840:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****             break;
 1672              		.loc 1 840 13 is_stmt 1 view .LVU486
 840:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****             break;
 1673              		.loc 1 840 33 is_stmt 0 view .LVU487
 1674 0036 1822     		movs	r2, #24
 1675 0038 4A43     		muls	r2, r1, r2
 1676 003a D358     		ldr	r3, [r2, r3]
 1677              	.LVL157:
 1678              	.L104:
 866:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****             break;
 1679              		.loc 1 866 30 view .LVU488
 1680 003c 03F01003 		and	r3, r3, #16
 1681              	.LVL158:
 867:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****         default:
 1682              		.loc 1 867 13 is_stmt 1 view .LVU489
 1683 0040 0EE0     		b	.L95
 1684              	.LVL159:
 1685              	.L90:
 823:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****             interrupt_enable = DMA_CHFCTL(dma_periph, channelx) & DMA_CHXFCTL_FEEIE;
 1686              		.loc 1 823 13 view .LVU490
 823:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****             interrupt_enable = DMA_CHFCTL(dma_periph, channelx) & DMA_CHXFCTL_FEEIE;
 1687              		.loc 1 823 54 is_stmt 0 view .LVU491
 1688 0042 0620     		movs	r0, #6
 1689              	.LVL160:
 823:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****             interrupt_enable = DMA_CHFCTL(dma_periph, channelx) & DMA_CHXFCTL_FEEIE;
 1690              		.loc 1 823 54 view .LVU492
 1691 0044 4D08     		lsrs	r5, r1, #1
 1692 0046 4843     		muls	r0, r1, r0
ARM GAS  /tmp/ccxz46hi.s 			page 47


 1693 0048 00EB8500 		add	r0, r0, r5, lsl #2
 823:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****             interrupt_enable = DMA_CHFCTL(dma_periph, channelx) & DMA_CHXFCTL_FEEIE;
 1694              		.loc 1 823 30 view .LVU493
 1695 004c 53F8244B 		ldr	r4, [r3], #36
 1696              	.LVL161:
 823:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****             interrupt_enable = DMA_CHFCTL(dma_periph, channelx) & DMA_CHXFCTL_FEEIE;
 1697              		.loc 1 823 54 view .LVU494
 1698 0050 8240     		lsls	r2, r2, r0
 1699              	.LVL162:
 823:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****             interrupt_enable = DMA_CHFCTL(dma_periph, channelx) & DMA_CHXFCTL_FEEIE;
 1700              		.loc 1 823 28 view .LVU495
 1701 0052 02EA0400 		and	r0, r2, r4
 1702              	.LVL163:
 824:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****             break;
 1703              		.loc 1 824 13 is_stmt 1 view .LVU496
 824:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****             break;
 1704              		.loc 1 824 32 is_stmt 0 view .LVU497
 1705 0056 1822     		movs	r2, #24
 1706 0058 4A43     		muls	r2, r1, r2
 1707              	.LVL164:
 1708              	.L103:
 850:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****             break;
 1709              		.loc 1 850 32 view .LVU498
 1710 005a D358     		ldr	r3, [r2, r3]
 850:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****             break;
 1711              		.loc 1 850 30 view .LVU499
 1712 005c 03F08003 		and	r3, r3, #128
 1713              	.LVL165:
 851:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****         case DMA_INTF_SDEIF:
 1714              		.loc 1 851 13 is_stmt 1 view .LVU500
 1715              	.L95:
 873:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****         return SET;
 1716              		.loc 1 873 5 view .LVU501
 873:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****         return SET;
 1717              		.loc 1 873 7 is_stmt 0 view .LVU502
 1718 0060 0028     		cmp	r0, #0
 1719 0062 D9D0     		beq	.L92
 873:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****         return SET;
 1720              		.loc 1 873 23 discriminator 1 view .LVU503
 1721 0064 181E     		subs	r0, r3, #0
 1722              	.LVL166:
 873:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****         return SET;
 1723              		.loc 1 873 23 discriminator 1 view .LVU504
 1724 0066 18BF     		it	ne
 1725 0068 0120     		movne	r0, #1
 1726 006a D5E7     		b	.L92
 1727              	.LVL167:
 1728              	.L91:
 827:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****             interrupt_enable = DMA_CHCTL(dma_periph, channelx) & DMA_CHXCTL_SDEIE;
 1729              		.loc 1 827 13 is_stmt 1 view .LVU505
 827:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****             interrupt_enable = DMA_CHCTL(dma_periph, channelx) & DMA_CHXCTL_SDEIE;
 1730              		.loc 1 827 54 is_stmt 0 view .LVU506
 1731 006c 0620     		movs	r0, #6
 1732              	.LVL168:
 827:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****             interrupt_enable = DMA_CHCTL(dma_periph, channelx) & DMA_CHXCTL_SDEIE;
 1733              		.loc 1 827 54 view .LVU507
 1734 006e 4D08     		lsrs	r5, r1, #1
ARM GAS  /tmp/ccxz46hi.s 			page 48


 1735 0070 4843     		muls	r0, r1, r0
 1736 0072 00EB8500 		add	r0, r0, r5, lsl #2
 827:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****             interrupt_enable = DMA_CHCTL(dma_periph, channelx) & DMA_CHXCTL_SDEIE;
 1737              		.loc 1 827 30 view .LVU508
 1738 0076 53F8104B 		ldr	r4, [r3], #16
 1739              	.LVL169:
 827:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****             interrupt_enable = DMA_CHCTL(dma_periph, channelx) & DMA_CHXCTL_SDEIE;
 1740              		.loc 1 827 54 view .LVU509
 1741 007a 8240     		lsls	r2, r2, r0
 1742              	.LVL170:
 827:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****             interrupt_enable = DMA_CHCTL(dma_periph, channelx) & DMA_CHXCTL_SDEIE;
 1743              		.loc 1 827 28 view .LVU510
 1744 007c 02EA0400 		and	r0, r2, r4
 1745              	.LVL171:
 828:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****             break;
 1746              		.loc 1 828 13 is_stmt 1 view .LVU511
 828:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****             break;
 1747              		.loc 1 828 32 is_stmt 0 view .LVU512
 1748 0080 1822     		movs	r2, #24
 1749 0082 4A43     		muls	r2, r1, r2
 1750              	.LVL172:
 1751              	.L107:
 854:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****             break;
 1752              		.loc 1 854 32 view .LVU513
 1753 0084 D358     		ldr	r3, [r2, r3]
 854:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****             break;
 1754              		.loc 1 854 30 view .LVU514
 1755 0086 03F00203 		and	r3, r3, #2
 1756              	.LVL173:
 855:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****         case DMA_INTF_TAEIF:
 1757              		.loc 1 855 13 is_stmt 1 view .LVU515
 1758 008a E9E7     		b	.L95
 1759              	.LVL174:
 1760              	.L88:
 831:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****             interrupt_enable = DMA_CHCTL(dma_periph, channelx) & DMA_CHXCTL_TAEIE;
 1761              		.loc 1 831 13 view .LVU516
 831:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****             interrupt_enable = DMA_CHCTL(dma_periph, channelx) & DMA_CHXCTL_TAEIE;
 1762              		.loc 1 831 54 is_stmt 0 view .LVU517
 1763 008c 0620     		movs	r0, #6
 1764              	.LVL175:
 831:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****             interrupt_enable = DMA_CHCTL(dma_periph, channelx) & DMA_CHXCTL_TAEIE;
 1765              		.loc 1 831 54 view .LVU518
 1766 008e 4D08     		lsrs	r5, r1, #1
 1767 0090 4843     		muls	r0, r1, r0
 1768 0092 00EB8500 		add	r0, r0, r5, lsl #2
 831:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****             interrupt_enable = DMA_CHCTL(dma_periph, channelx) & DMA_CHXCTL_TAEIE;
 1769              		.loc 1 831 30 view .LVU519
 1770 0096 53F8104B 		ldr	r4, [r3], #16
 1771              	.LVL176:
 831:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****             interrupt_enable = DMA_CHCTL(dma_periph, channelx) & DMA_CHXCTL_TAEIE;
 1772              		.loc 1 831 54 view .LVU520
 1773 009a 8240     		lsls	r2, r2, r0
 1774              	.LVL177:
 831:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****             interrupt_enable = DMA_CHCTL(dma_periph, channelx) & DMA_CHXCTL_TAEIE;
 1775              		.loc 1 831 28 view .LVU521
 1776 009c 02EA0400 		and	r0, r2, r4
 1777              	.LVL178:
ARM GAS  /tmp/ccxz46hi.s 			page 49


 832:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****             break;
 1778              		.loc 1 832 13 is_stmt 1 view .LVU522
 832:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****             break;
 1779              		.loc 1 832 32 is_stmt 0 view .LVU523
 1780 00a0 1822     		movs	r2, #24
 1781 00a2 4A43     		muls	r2, r1, r2
 1782              	.LVL179:
 1783              	.L105:
 858:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****             break;
 1784              		.loc 1 858 32 view .LVU524
 1785 00a4 D358     		ldr	r3, [r2, r3]
 858:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****             break;
 1786              		.loc 1 858 30 view .LVU525
 1787 00a6 03F00403 		and	r3, r3, #4
 1788              	.LVL180:
 859:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****         case DMA_INTF_HTFIF:
 1789              		.loc 1 859 13 is_stmt 1 view .LVU526
 1790 00aa D9E7     		b	.L95
 1791              	.LVL181:
 1792              	.L93:
 835:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****             interrupt_enable = DMA_CHCTL(dma_periph, channelx) & DMA_CHXCTL_HTFIE;
 1793              		.loc 1 835 13 view .LVU527
 835:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****             interrupt_enable = DMA_CHCTL(dma_periph, channelx) & DMA_CHXCTL_HTFIE;
 1794              		.loc 1 835 54 is_stmt 0 view .LVU528
 1795 00ac 0620     		movs	r0, #6
 1796              	.LVL182:
 835:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****             interrupt_enable = DMA_CHCTL(dma_periph, channelx) & DMA_CHXCTL_HTFIE;
 1797              		.loc 1 835 54 view .LVU529
 1798 00ae 4D08     		lsrs	r5, r1, #1
 1799 00b0 4843     		muls	r0, r1, r0
 1800 00b2 00EB8500 		add	r0, r0, r5, lsl #2
 835:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****             interrupt_enable = DMA_CHCTL(dma_periph, channelx) & DMA_CHXCTL_HTFIE;
 1801              		.loc 1 835 30 view .LVU530
 1802 00b6 53F8104B 		ldr	r4, [r3], #16
 1803              	.LVL183:
 835:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****             interrupt_enable = DMA_CHCTL(dma_periph, channelx) & DMA_CHXCTL_HTFIE;
 1804              		.loc 1 835 54 view .LVU531
 1805 00ba 8240     		lsls	r2, r2, r0
 1806              	.LVL184:
 835:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****             interrupt_enable = DMA_CHCTL(dma_periph, channelx) & DMA_CHXCTL_HTFIE;
 1807              		.loc 1 835 28 view .LVU532
 1808 00bc 02EA0400 		and	r0, r2, r4
 1809              	.LVL185:
 836:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****             break;
 1810              		.loc 1 836 13 is_stmt 1 view .LVU533
 836:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****             break;
 1811              		.loc 1 836 32 is_stmt 0 view .LVU534
 1812 00c0 1822     		movs	r2, #24
 1813 00c2 4A43     		muls	r2, r1, r2
 1814              	.LVL186:
 1815              	.L106:
 862:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****             break;
 1816              		.loc 1 862 32 view .LVU535
 1817 00c4 D358     		ldr	r3, [r2, r3]
 862:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****             break;
 1818              		.loc 1 862 30 view .LVU536
 1819 00c6 03F00803 		and	r3, r3, #8
ARM GAS  /tmp/ccxz46hi.s 			page 50


 1820              	.LVL187:
 863:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****         case DMA_INTF_FTFIF:
 1821              		.loc 1 863 13 is_stmt 1 view .LVU537
 1822 00ca C9E7     		b	.L95
 1823              	.LVL188:
 1824              	.L87:
 846:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****         switch(interrupt) {
 1825              		.loc 1 846 9 view .LVU538
 846:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****         switch(interrupt) {
 1826              		.loc 1 846 29 is_stmt 0 view .LVU539
 1827 00cc 081F     		subs	r0, r1, #4
 1828              	.LVL189:
 847:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****         case DMA_INTF_FEEIF:
 1829              		.loc 1 847 9 view .LVU540
 1830 00ce 082A     		cmp	r2, #8
 846:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****         switch(interrupt) {
 1831              		.loc 1 846 29 view .LVU541
 1832 00d0 C0B2     		uxtb	r0, r0
 1833              	.LVL190:
 847:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****         case DMA_INTF_FEEIF:
 1834              		.loc 1 847 9 is_stmt 1 view .LVU542
 1835 00d2 33D0     		beq	.L96
 1836 00d4 11D8     		bhi	.L97
 1837 00d6 012A     		cmp	r2, #1
 1838 00d8 22D0     		beq	.L98
 1839 00da 042A     		cmp	r2, #4
 1840 00dc 9BD1     		bne	.L108
 853:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****             interrupt_enable = DMA_CHCTL(dma_periph, channelx) & DMA_CHXCTL_SDEIE;
 1841              		.loc 1 853 13 view .LVU543
 853:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****             interrupt_enable = DMA_CHCTL(dma_periph, channelx) & DMA_CHXCTL_SDEIE;
 1842              		.loc 1 853 54 is_stmt 0 view .LVU544
 1843 00de 0624     		movs	r4, #6
 1844 00e0 C0F34006 		ubfx	r6, r0, #1, #1
 1845 00e4 6043     		muls	r0, r4, r0
 1846              	.LVL191:
 853:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****             interrupt_enable = DMA_CHCTL(dma_periph, channelx) & DMA_CHXCTL_SDEIE;
 1847              		.loc 1 853 30 view .LVU545
 1848 00e6 5D68     		ldr	r5, [r3, #4]
 853:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****             interrupt_enable = DMA_CHCTL(dma_periph, channelx) & DMA_CHXCTL_SDEIE;
 1849              		.loc 1 853 54 view .LVU546
 1850 00e8 00EB8600 		add	r0, r0, r6, lsl #2
 1851 00ec 8240     		lsls	r2, r2, r0
 1852              	.LVL192:
 853:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****             interrupt_enable = DMA_CHCTL(dma_periph, channelx) & DMA_CHXCTL_SDEIE;
 1853              		.loc 1 853 28 view .LVU547
 1854 00ee 02EA0500 		and	r0, r2, r5
 1855              	.LVL193:
 854:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****             break;
 1856              		.loc 1 854 13 is_stmt 1 view .LVU548
 854:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****             break;
 1857              		.loc 1 854 32 is_stmt 0 view .LVU549
 1858 00f2 1822     		movs	r2, #24
 1859 00f4 4A43     		muls	r2, r1, r2
 1860 00f6 1033     		adds	r3, r3, #16
 1861              	.LVL194:
 854:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****             break;
 1862              		.loc 1 854 32 view .LVU550
ARM GAS  /tmp/ccxz46hi.s 			page 51


 1863 00f8 C4E7     		b	.L107
 1864              	.LVL195:
 1865              	.L97:
 847:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****         case DMA_INTF_FEEIF:
 1866              		.loc 1 847 9 view .LVU551
 1867 00fa 102A     		cmp	r2, #16
 1868 00fc 2CD0     		beq	.L100
 1869 00fe 202A     		cmp	r2, #32
 1870 0100 89D1     		bne	.L108
 865:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****             interrupt_enable = DMA_CHCTL(dma_periph, channelx) & DMA_CHXCTL_FTFIE;
 1871              		.loc 1 865 13 is_stmt 1 view .LVU552
 865:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****             interrupt_enable = DMA_CHCTL(dma_periph, channelx) & DMA_CHXCTL_FTFIE;
 1872              		.loc 1 865 54 is_stmt 0 view .LVU553
 1873 0102 0626     		movs	r6, #6
 1874 0104 C0F34005 		ubfx	r5, r0, #1, #1
 1875 0108 7043     		muls	r0, r6, r0
 1876              	.LVL196:
 865:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****             interrupt_enable = DMA_CHCTL(dma_periph, channelx) & DMA_CHXCTL_FTFIE;
 1877              		.loc 1 865 54 view .LVU554
 1878 010a 00EB8500 		add	r0, r0, r5, lsl #2
 1879 010e 02FA00F0 		lsl	r0, r2, r0
 866:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****             break;
 1880              		.loc 1 866 32 view .LVU555
 1881 0112 1822     		movs	r2, #24
 1882              	.LVL197:
 865:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****             interrupt_enable = DMA_CHCTL(dma_periph, channelx) & DMA_CHXCTL_FTFIE;
 1883              		.loc 1 865 30 view .LVU556
 1884 0114 5C68     		ldr	r4, [r3, #4]
 866:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****             break;
 1885              		.loc 1 866 32 view .LVU557
 1886 0116 5143     		muls	r1, r2, r1
 1887              	.LVL198:
 866:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****             break;
 1888              		.loc 1 866 32 view .LVU558
 1889 0118 1033     		adds	r3, r3, #16
 1890              	.LVL199:
 865:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****             interrupt_enable = DMA_CHCTL(dma_periph, channelx) & DMA_CHXCTL_FTFIE;
 1891              		.loc 1 865 28 view .LVU559
 1892 011a 2040     		ands	r0, r0, r4
 1893              	.LVL200:
 866:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****             break;
 1894              		.loc 1 866 13 is_stmt 1 view .LVU560
 866:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****             break;
 1895              		.loc 1 866 32 is_stmt 0 view .LVU561
 1896 011c CB58     		ldr	r3, [r1, r3]
 1897              	.LVL201:
 866:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****             break;
 1898              		.loc 1 866 32 view .LVU562
 1899 011e 8DE7     		b	.L104
 1900              	.LVL202:
 1901              	.L98:
 849:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****             interrupt_enable = DMA_CHFCTL(dma_periph, channelx) & DMA_CHXFCTL_FEEIE;
 1902              		.loc 1 849 13 is_stmt 1 view .LVU563
 849:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****             interrupt_enable = DMA_CHFCTL(dma_periph, channelx) & DMA_CHXFCTL_FEEIE;
 1903              		.loc 1 849 54 is_stmt 0 view .LVU564
 1904 0120 0624     		movs	r4, #6
 1905 0122 C0F34006 		ubfx	r6, r0, #1, #1
ARM GAS  /tmp/ccxz46hi.s 			page 52


 1906 0126 6043     		muls	r0, r4, r0
 1907              	.LVL203:
 849:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****             interrupt_enable = DMA_CHFCTL(dma_periph, channelx) & DMA_CHXFCTL_FEEIE;
 1908              		.loc 1 849 30 view .LVU565
 1909 0128 5D68     		ldr	r5, [r3, #4]
 849:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****             interrupt_enable = DMA_CHFCTL(dma_periph, channelx) & DMA_CHXFCTL_FEEIE;
 1910              		.loc 1 849 54 view .LVU566
 1911 012a 00EB8600 		add	r0, r0, r6, lsl #2
 1912 012e 8240     		lsls	r2, r2, r0
 1913              	.LVL204:
 849:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****             interrupt_enable = DMA_CHFCTL(dma_periph, channelx) & DMA_CHXFCTL_FEEIE;
 1914              		.loc 1 849 28 view .LVU567
 1915 0130 02EA0500 		and	r0, r2, r5
 1916              	.LVL205:
 850:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****             break;
 1917              		.loc 1 850 13 is_stmt 1 view .LVU568
 850:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****             break;
 1918              		.loc 1 850 32 is_stmt 0 view .LVU569
 1919 0134 1822     		movs	r2, #24
 1920 0136 4A43     		muls	r2, r1, r2
 1921 0138 2433     		adds	r3, r3, #36
 1922              	.LVL206:
 850:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****             break;
 1923              		.loc 1 850 32 view .LVU570
 1924 013a 8EE7     		b	.L103
 1925              	.LVL207:
 1926              	.L96:
 857:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****             interrupt_enable = DMA_CHCTL(dma_periph, channelx) & DMA_CHXCTL_TAEIE;
 1927              		.loc 1 857 13 is_stmt 1 view .LVU571
 857:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****             interrupt_enable = DMA_CHCTL(dma_periph, channelx) & DMA_CHXCTL_TAEIE;
 1928              		.loc 1 857 54 is_stmt 0 view .LVU572
 1929 013c 0624     		movs	r4, #6
 1930 013e C0F34006 		ubfx	r6, r0, #1, #1
 1931 0142 6043     		muls	r0, r4, r0
 1932              	.LVL208:
 857:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****             interrupt_enable = DMA_CHCTL(dma_periph, channelx) & DMA_CHXCTL_TAEIE;
 1933              		.loc 1 857 30 view .LVU573
 1934 0144 5D68     		ldr	r5, [r3, #4]
 857:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****             interrupt_enable = DMA_CHCTL(dma_periph, channelx) & DMA_CHXCTL_TAEIE;
 1935              		.loc 1 857 54 view .LVU574
 1936 0146 00EB8600 		add	r0, r0, r6, lsl #2
 1937 014a 8240     		lsls	r2, r2, r0
 1938              	.LVL209:
 857:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****             interrupt_enable = DMA_CHCTL(dma_periph, channelx) & DMA_CHXCTL_TAEIE;
 1939              		.loc 1 857 28 view .LVU575
 1940 014c 02EA0500 		and	r0, r2, r5
 1941              	.LVL210:
 858:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****             break;
 1942              		.loc 1 858 13 is_stmt 1 view .LVU576
 858:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****             break;
 1943              		.loc 1 858 32 is_stmt 0 view .LVU577
 1944 0150 1822     		movs	r2, #24
 1945 0152 4A43     		muls	r2, r1, r2
 1946 0154 1033     		adds	r3, r3, #16
 1947              	.LVL211:
 858:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****             break;
 1948              		.loc 1 858 32 view .LVU578
ARM GAS  /tmp/ccxz46hi.s 			page 53


 1949 0156 A5E7     		b	.L105
 1950              	.LVL212:
 1951              	.L100:
 861:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****             interrupt_enable = DMA_CHCTL(dma_periph, channelx) & DMA_CHXCTL_HTFIE;
 1952              		.loc 1 861 13 is_stmt 1 view .LVU579
 861:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****             interrupt_enable = DMA_CHCTL(dma_periph, channelx) & DMA_CHXCTL_HTFIE;
 1953              		.loc 1 861 54 is_stmt 0 view .LVU580
 1954 0158 0624     		movs	r4, #6
 1955 015a C0F34006 		ubfx	r6, r0, #1, #1
 1956 015e 6043     		muls	r0, r4, r0
 1957              	.LVL213:
 861:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****             interrupt_enable = DMA_CHCTL(dma_periph, channelx) & DMA_CHXCTL_HTFIE;
 1958              		.loc 1 861 30 view .LVU581
 1959 0160 5D68     		ldr	r5, [r3, #4]
 861:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****             interrupt_enable = DMA_CHCTL(dma_periph, channelx) & DMA_CHXCTL_HTFIE;
 1960              		.loc 1 861 54 view .LVU582
 1961 0162 00EB8600 		add	r0, r0, r6, lsl #2
 1962 0166 8240     		lsls	r2, r2, r0
 1963              	.LVL214:
 861:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****             interrupt_enable = DMA_CHCTL(dma_periph, channelx) & DMA_CHXCTL_HTFIE;
 1964              		.loc 1 861 28 view .LVU583
 1965 0168 02EA0500 		and	r0, r2, r5
 1966              	.LVL215:
 862:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****             break;
 1967              		.loc 1 862 13 is_stmt 1 view .LVU584
 862:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****             break;
 1968              		.loc 1 862 32 is_stmt 0 view .LVU585
 1969 016c 1822     		movs	r2, #24
 1970 016e 4A43     		muls	r2, r1, r2
 1971 0170 1033     		adds	r3, r3, #16
 1972              	.LVL216:
 862:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****             break;
 1973              		.loc 1 862 32 view .LVU586
 1974 0172 A7E7     		b	.L106
 1975              		.cfi_endproc
 1976              	.LFE147:
 1978              		.section	.text.dma_interrupt_flag_clear,"ax",%progbits
 1979              		.align	1
 1980              		.global	dma_interrupt_flag_clear
 1981              		.syntax unified
 1982              		.thumb
 1983              		.thumb_func
 1985              	dma_interrupt_flag_clear:
 1986              	.LFB150:
 1987              		.cfi_startproc
 879:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** 
 880:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** /*!
 881:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \brief    clear DMA a channel interrupt flag
 882:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \param[in]  dma_periph: DMAx(x=0,1)
 883:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****       \arg        DMAx(x=0,1)
 884:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \param[in]  channelx: specify which DMA channel to clear interrupt flag
 885:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****       \arg        DMA_CHx(x=0..7)
 886:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \param[in]  interrupt: specify get which flag
 887:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****                 only one parameter can be selected which is shown as below:
 888:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****       \arg        DMA_INT_FLAG_FEE: FIFO error and exception flag
 889:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****       \arg        DMA_INT_FLAG_SDE: single data mode exception flag
 890:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****       \arg        DMA_INT_FLAG_TAE: transfer access error flag
ARM GAS  /tmp/ccxz46hi.s 			page 54


 891:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****       \arg        DMA_INT_FLAG_HTF: half transfer finish flag
 892:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****       \arg        DMA_INT_FLAG_FTF: full transger finish flag
 893:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \param[out] none
 894:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c ****     \retval     none
 895:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** */
 896:Drivers/GD32F4xx_standard_peripheral/Source/gd32f4xx_dma.c **** void dma_interrupt_flag_clear(uint32_t dma_periph, dma_channel_enum channelx, uint32_t interrupt)
 1988              		.loc 1 896 6 is_stmt 1 view -0
 1989              		@ args = 0, pretend = 0, frame = 0
 1990              		@ frame_needed = 0, uses_anonymous_args = 0
 1991              		@ link register save eliminated.
 1992 0000 FFF7FEBF 		b	dma_flag_clear
 1993              		.cfi_endproc
 1994              	.LFE150:
 1996              		.text
 1997              	.Letext0:
 1998              		.file 2 "/usr/arm-none-eabi/include/machine/_default_types.h"
 1999              		.file 3 "/usr/arm-none-eabi/include/sys/_stdint.h"
 2000              		.file 4 "Drivers/CMSIS/Include/gd32f4xx.h"
 2001              		.file 5 "Drivers/GD32F4xx_standard_peripheral/Include/gd32f4xx_dma.h"
ARM GAS  /tmp/ccxz46hi.s 			page 55


DEFINED SYMBOLS
                            *ABS*:0000000000000000 gd32f4xx_dma.c
     /tmp/ccxz46hi.s:19     .text.dma_deinit:0000000000000000 $t
     /tmp/ccxz46hi.s:25     .text.dma_deinit:0000000000000000 dma_deinit
     /tmp/ccxz46hi.s:121    .text.dma_single_data_para_struct_init:0000000000000000 $t
     /tmp/ccxz46hi.s:127    .text.dma_single_data_para_struct_init:0000000000000000 dma_single_data_para_struct_init
     /tmp/ccxz46hi.s:158    .text.dma_multi_data_para_struct_init:0000000000000000 $t
     /tmp/ccxz46hi.s:164    .text.dma_multi_data_para_struct_init:0000000000000000 dma_multi_data_para_struct_init
     /tmp/ccxz46hi.s:200    .text.dma_single_data_mode_init:0000000000000000 $t
     /tmp/ccxz46hi.s:206    .text.dma_single_data_mode_init:0000000000000000 dma_single_data_mode_init
     /tmp/ccxz46hi.s:344    .text.dma_multi_data_mode_init:0000000000000000 $t
     /tmp/ccxz46hi.s:350    .text.dma_multi_data_mode_init:0000000000000000 dma_multi_data_mode_init
     /tmp/ccxz46hi.s:496    .text.dma_multi_data_mode_init:0000000000000088 $d
     /tmp/ccxz46hi.s:501    .text.dma_periph_address_config:0000000000000000 $t
     /tmp/ccxz46hi.s:507    .text.dma_periph_address_config:0000000000000000 dma_periph_address_config
     /tmp/ccxz46hi.s:530    .text.dma_memory_address_config:0000000000000000 $t
     /tmp/ccxz46hi.s:536    .text.dma_memory_address_config:0000000000000000 dma_memory_address_config
     /tmp/ccxz46hi.s:575    .text.dma_transfer_number_config:0000000000000000 $t
     /tmp/ccxz46hi.s:581    .text.dma_transfer_number_config:0000000000000000 dma_transfer_number_config
     /tmp/ccxz46hi.s:604    .text.dma_transfer_number_get:0000000000000000 $t
     /tmp/ccxz46hi.s:610    .text.dma_transfer_number_get:0000000000000000 dma_transfer_number_get
     /tmp/ccxz46hi.s:635    .text.dma_priority_config:0000000000000000 $t
     /tmp/ccxz46hi.s:641    .text.dma_priority_config:0000000000000000 dma_priority_config
     /tmp/ccxz46hi.s:678    .text.dma_memory_burst_beats_config:0000000000000000 $t
     /tmp/ccxz46hi.s:684    .text.dma_memory_burst_beats_config:0000000000000000 dma_memory_burst_beats_config
     /tmp/ccxz46hi.s:721    .text.dma_periph_burst_beats_config:0000000000000000 $t
     /tmp/ccxz46hi.s:727    .text.dma_periph_burst_beats_config:0000000000000000 dma_periph_burst_beats_config
     /tmp/ccxz46hi.s:764    .text.dma_memory_width_config:0000000000000000 $t
     /tmp/ccxz46hi.s:770    .text.dma_memory_width_config:0000000000000000 dma_memory_width_config
     /tmp/ccxz46hi.s:807    .text.dma_periph_width_config:0000000000000000 $t
     /tmp/ccxz46hi.s:813    .text.dma_periph_width_config:0000000000000000 dma_periph_width_config
     /tmp/ccxz46hi.s:850    .text.dma_memory_address_generation_config:0000000000000000 $t
     /tmp/ccxz46hi.s:856    .text.dma_memory_address_generation_config:0000000000000000 dma_memory_address_generation_config
     /tmp/ccxz46hi.s:893    .text.dma_peripheral_address_generation_config:0000000000000000 $t
     /tmp/ccxz46hi.s:899    .text.dma_peripheral_address_generation_config:0000000000000000 dma_peripheral_address_generation_config
     /tmp/ccxz46hi.s:950    .text.dma_circulation_enable:0000000000000000 $t
     /tmp/ccxz46hi.s:956    .text.dma_circulation_enable:0000000000000000 dma_circulation_enable
     /tmp/ccxz46hi.s:982    .text.dma_circulation_disable:0000000000000000 $t
     /tmp/ccxz46hi.s:988    .text.dma_circulation_disable:0000000000000000 dma_circulation_disable
     /tmp/ccxz46hi.s:1014   .text.dma_channel_enable:0000000000000000 $t
     /tmp/ccxz46hi.s:1020   .text.dma_channel_enable:0000000000000000 dma_channel_enable
     /tmp/ccxz46hi.s:1046   .text.dma_channel_disable:0000000000000000 $t
     /tmp/ccxz46hi.s:1052   .text.dma_channel_disable:0000000000000000 dma_channel_disable
     /tmp/ccxz46hi.s:1078   .text.dma_transfer_direction_config:0000000000000000 $t
     /tmp/ccxz46hi.s:1084   .text.dma_transfer_direction_config:0000000000000000 dma_transfer_direction_config
     /tmp/ccxz46hi.s:1121   .text.dma_switch_buffer_mode_config:0000000000000000 $t
     /tmp/ccxz46hi.s:1127   .text.dma_switch_buffer_mode_config:0000000000000000 dma_switch_buffer_mode_config
     /tmp/ccxz46hi.s:1172   .text.dma_using_memory_get:0000000000000000 $t
     /tmp/ccxz46hi.s:1178   .text.dma_using_memory_get:0000000000000000 dma_using_memory_get
     /tmp/ccxz46hi.s:1204   .text.dma_channel_subperipheral_select:0000000000000000 $t
     /tmp/ccxz46hi.s:1210   .text.dma_channel_subperipheral_select:0000000000000000 dma_channel_subperipheral_select
     /tmp/ccxz46hi.s:1247   .text.dma_flow_controller_config:0000000000000000 $t
     /tmp/ccxz46hi.s:1253   .text.dma_flow_controller_config:0000000000000000 dma_flow_controller_config
     /tmp/ccxz46hi.s:1290   .text.dma_switch_buffer_mode_enable:0000000000000000 $t
     /tmp/ccxz46hi.s:1296   .text.dma_switch_buffer_mode_enable:0000000000000000 dma_switch_buffer_mode_enable
     /tmp/ccxz46hi.s:1329   .text.dma_fifo_status_get:0000000000000000 $t
     /tmp/ccxz46hi.s:1335   .text.dma_fifo_status_get:0000000000000000 dma_fifo_status_get
ARM GAS  /tmp/ccxz46hi.s 			page 56


     /tmp/ccxz46hi.s:1361   .text.dma_flag_get:0000000000000000 $t
     /tmp/ccxz46hi.s:1367   .text.dma_flag_get:0000000000000000 dma_flag_get
     /tmp/ccxz46hi.s:1439   .text.dma_flag_clear:0000000000000000 $t
     /tmp/ccxz46hi.s:1445   .text.dma_flag_clear:0000000000000000 dma_flag_clear
     /tmp/ccxz46hi.s:1512   .text.dma_interrupt_enable:0000000000000000 $t
     /tmp/ccxz46hi.s:1518   .text.dma_interrupt_enable:0000000000000000 dma_interrupt_enable
     /tmp/ccxz46hi.s:1557   .text.dma_interrupt_disable:0000000000000000 $t
     /tmp/ccxz46hi.s:1563   .text.dma_interrupt_disable:0000000000000000 dma_interrupt_disable
     /tmp/ccxz46hi.s:1602   .text.dma_interrupt_flag_get:0000000000000000 $t
     /tmp/ccxz46hi.s:1608   .text.dma_interrupt_flag_get:0000000000000000 dma_interrupt_flag_get
     /tmp/ccxz46hi.s:1979   .text.dma_interrupt_flag_clear:0000000000000000 $t
     /tmp/ccxz46hi.s:1985   .text.dma_interrupt_flag_clear:0000000000000000 dma_interrupt_flag_clear

NO UNDEFINED SYMBOLS
