// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
// Version: 2021.2
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module main_operator_div_assign (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        this_01_i,
        this_01_o,
        this_01_o_ap_vld,
        p_read,
        p_read1,
        p_read2,
        b_0,
        p_read3,
        p_read14,
        p_read25,
        this_01_arg_index2,
        b_0_arg_index3,
        ap_return_0,
        ap_return_1,
        ap_return_2,
        grp_fu_727_p_din0,
        grp_fu_727_p_din1,
        grp_fu_727_p_opcode,
        grp_fu_727_p_dout0,
        grp_fu_727_p_ce,
        grp_fu_1758_p_din0,
        grp_fu_1758_p_din1,
        grp_fu_1758_p_opcode,
        grp_fu_1758_p_dout0,
        grp_fu_1758_p_ce,
        grp_fu_742_p_din0,
        grp_fu_742_p_din1,
        grp_fu_742_p_opcode,
        grp_fu_742_p_dout0,
        grp_fu_742_p_ce,
        grp_fu_1754_p_din0,
        grp_fu_1754_p_din1,
        grp_fu_1754_p_opcode,
        grp_fu_1754_p_dout0,
        grp_fu_1754_p_ce
);

parameter    ap_ST_fsm_state1 = 33'd1;
parameter    ap_ST_fsm_state2 = 33'd2;
parameter    ap_ST_fsm_state3 = 33'd4;
parameter    ap_ST_fsm_state4 = 33'd8;
parameter    ap_ST_fsm_state5 = 33'd16;
parameter    ap_ST_fsm_state6 = 33'd32;
parameter    ap_ST_fsm_state7 = 33'd64;
parameter    ap_ST_fsm_state8 = 33'd128;
parameter    ap_ST_fsm_state9 = 33'd256;
parameter    ap_ST_fsm_state10 = 33'd512;
parameter    ap_ST_fsm_state11 = 33'd1024;
parameter    ap_ST_fsm_state12 = 33'd2048;
parameter    ap_ST_fsm_state13 = 33'd4096;
parameter    ap_ST_fsm_state14 = 33'd8192;
parameter    ap_ST_fsm_state15 = 33'd16384;
parameter    ap_ST_fsm_state16 = 33'd32768;
parameter    ap_ST_fsm_state17 = 33'd65536;
parameter    ap_ST_fsm_state18 = 33'd131072;
parameter    ap_ST_fsm_state19 = 33'd262144;
parameter    ap_ST_fsm_state20 = 33'd524288;
parameter    ap_ST_fsm_state21 = 33'd1048576;
parameter    ap_ST_fsm_state22 = 33'd2097152;
parameter    ap_ST_fsm_state23 = 33'd4194304;
parameter    ap_ST_fsm_state24 = 33'd8388608;
parameter    ap_ST_fsm_state25 = 33'd16777216;
parameter    ap_ST_fsm_state26 = 33'd33554432;
parameter    ap_ST_fsm_state27 = 33'd67108864;
parameter    ap_ST_fsm_state28 = 33'd134217728;
parameter    ap_ST_fsm_state29 = 33'd268435456;
parameter    ap_ST_fsm_state30 = 33'd536870912;
parameter    ap_ST_fsm_state31 = 33'd1073741824;
parameter    ap_ST_fsm_state32 = 33'd2147483648;
parameter    ap_ST_fsm_state33 = 33'd4294967296;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [31:0] this_01_i;
output  [31:0] this_01_o;
output   this_01_o_ap_vld;
input  [31:0] p_read;
input  [31:0] p_read1;
input  [31:0] p_read2;
input  [31:0] b_0;
input  [31:0] p_read3;
input  [31:0] p_read14;
input  [31:0] p_read25;
input  [2:0] this_01_arg_index2;
input  [0:0] b_0_arg_index3;
output  [31:0] ap_return_0;
output  [31:0] ap_return_1;
output  [31:0] ap_return_2;
output  [31:0] grp_fu_727_p_din0;
output  [31:0] grp_fu_727_p_din1;
output  [1:0] grp_fu_727_p_opcode;
input  [31:0] grp_fu_727_p_dout0;
output   grp_fu_727_p_ce;
output  [31:0] grp_fu_1758_p_din0;
output  [31:0] grp_fu_1758_p_din1;
output  [1:0] grp_fu_1758_p_opcode;
input  [31:0] grp_fu_1758_p_dout0;
output   grp_fu_1758_p_ce;
output  [31:0] grp_fu_742_p_din0;
output  [31:0] grp_fu_742_p_din1;
output  [4:0] grp_fu_742_p_opcode;
input  [0:0] grp_fu_742_p_dout0;
output   grp_fu_742_p_ce;
output  [31:0] grp_fu_1754_p_din0;
output  [31:0] grp_fu_1754_p_din1;
output  [4:0] grp_fu_1754_p_opcode;
input  [0:0] grp_fu_1754_p_dout0;
output   grp_fu_1754_p_ce;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[31:0] this_01_o;
reg this_01_o_ap_vld;
reg[31:0] ap_return_0;
reg[31:0] ap_return_1;
reg[31:0] ap_return_2;

(* fsm_encoding = "none" *) reg   [32:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [31:0] reg_381;
wire    ap_CS_fsm_state5;
wire    grp_p_mul_1_fu_276_ap_ready;
wire    grp_p_mul_1_fu_276_ap_done;
wire    ap_CS_fsm_state10;
reg   [31:0] reg_389;
reg   [31:0] reg_397;
reg   [31:0] reg_405;
wire    ap_CS_fsm_state8;
wire    ap_CS_fsm_state12;
wire    ap_CS_fsm_state16;
reg   [31:0] reg_411;
wire   [31:0] grp_fu_338_p2;
reg   [31:0] reg_417;
reg   [31:0] this_01_read_reg_780;
wire   [0:0] icmp_ln60_fu_423_p2;
reg   [0:0] icmp_ln60_reg_785;
wire   [0:0] and_ln60_fu_464_p2;
reg   [0:0] and_ln60_reg_789;
wire    ap_CS_fsm_state2;
wire   [0:0] icmp_ln391_fu_482_p2;
reg   [0:0] icmp_ln391_reg_793;
reg   [31:0] eps_tmp_0_reg_809;
wire    ap_CS_fsm_state9;
reg   [31:0] eps_tmp_1_reg_815;
reg   [31:0] eps_tmp_2_reg_821;
wire   [31:0] grp_fu_342_p2;
reg   [31:0] tmp_10_reg_827;
wire    ap_CS_fsm_state25;
wire   [31:0] grp_fu_346_p2;
reg   [31:0] tmp_11_reg_837;
wire   [31:0] grp_fu_350_p2;
reg   [31:0] tmp_12_reg_845;
wire   [31:0] sub_ln399_fu_504_p2;
reg   [31:0] sub_ln399_reg_853;
wire    ap_CS_fsm_state27;
wire   [0:0] and_ln75_fu_545_p2;
reg   [0:0] and_ln75_reg_858;
wire   [1:0] empty_fu_554_p1;
reg   [1:0] empty_reg_862;
wire    ap_CS_fsm_state29;
wire   [0:0] icmp_ln90_fu_559_p2;
reg   [0:0] icmp_ln90_reg_867;
wire   [1:0] xor_ln90_fu_565_p2;
reg   [1:0] xor_ln90_reg_871;
wire   [1:0] sub_ln90_fu_572_p2;
reg   [1:0] sub_ln90_reg_876;
wire   [0:0] icmp_ln102_fu_612_p2;
reg   [0:0] icmp_ln102_reg_890;
wire    ap_CS_fsm_state31;
wire   [2:0] select_ln102_fu_634_p3;
reg   [2:0] select_ln102_reg_894;
wire    grp_operator_Pipeline_VITIS_LOOP_208_1_s_fu_265_ap_start;
wire    grp_operator_Pipeline_VITIS_LOOP_208_1_s_fu_265_ap_done;
wire    grp_operator_Pipeline_VITIS_LOOP_208_1_s_fu_265_ap_idle;
wire    grp_operator_Pipeline_VITIS_LOOP_208_1_s_fu_265_ap_ready;
wire   [31:0] grp_operator_Pipeline_VITIS_LOOP_208_1_s_fu_265_den_norm_1_07_out;
wire    grp_operator_Pipeline_VITIS_LOOP_208_1_s_fu_265_den_norm_1_07_out_ap_vld;
wire   [31:0] grp_operator_Pipeline_VITIS_LOOP_208_1_s_fu_265_den_norm_2_06_out;
wire    grp_operator_Pipeline_VITIS_LOOP_208_1_s_fu_265_den_norm_2_06_out_ap_vld;
wire   [31:0] grp_operator_Pipeline_VITIS_LOOP_208_1_s_fu_265_den_norm_25_out;
wire    grp_operator_Pipeline_VITIS_LOOP_208_1_s_fu_265_den_norm_25_out_ap_vld;
wire   [31:0] grp_operator_Pipeline_VITIS_LOOP_208_1_s_fu_265_den_norm_14_out;
wire    grp_operator_Pipeline_VITIS_LOOP_208_1_s_fu_265_den_norm_14_out_ap_vld;
wire   [31:0] grp_operator_Pipeline_VITIS_LOOP_208_1_s_fu_265_grp_fu_342_p_din0;
wire   [31:0] grp_operator_Pipeline_VITIS_LOOP_208_1_s_fu_265_grp_fu_342_p_din1;
wire    grp_operator_Pipeline_VITIS_LOOP_208_1_s_fu_265_grp_fu_342_p_ce;
wire    grp_p_mul_1_fu_276_ap_start;
wire    grp_p_mul_1_fu_276_ap_idle;
reg   [31:0] grp_p_mul_1_fu_276_num_a_0_read;
reg   [31:0] grp_p_mul_1_fu_276_num_a_1_read;
reg   [31:0] grp_p_mul_1_fu_276_num_a_2_read;
reg   [31:0] grp_p_mul_1_fu_276_num_b_0_read;
reg   [31:0] grp_p_mul_1_fu_276_num_b_1_read;
reg   [31:0] grp_p_mul_1_fu_276_num_b_2_read;
reg   [31:0] grp_p_mul_1_fu_276_num_res_0_read;
reg   [31:0] grp_p_mul_1_fu_276_num_res_1_read;
reg   [31:0] grp_p_mul_1_fu_276_num_res_2_read;
wire   [31:0] grp_p_mul_1_fu_276_ap_return_0;
wire   [31:0] grp_p_mul_1_fu_276_ap_return_1;
wire   [31:0] grp_p_mul_1_fu_276_ap_return_2;
wire    grp_operator_Pipeline_VITIS_LOOP_82_1_s_fu_294_ap_start;
wire    grp_operator_Pipeline_VITIS_LOOP_82_1_s_fu_294_ap_done;
wire    grp_operator_Pipeline_VITIS_LOOP_82_1_s_fu_294_ap_idle;
wire    grp_operator_Pipeline_VITIS_LOOP_82_1_s_fu_294_ap_ready;
wire   [31:0] grp_operator_Pipeline_VITIS_LOOP_82_1_s_fu_294_idx_tmp_out;
wire    grp_operator_Pipeline_VITIS_LOOP_82_1_s_fu_294_idx_tmp_out_ap_vld;
wire   [31:0] grp_operator_Pipeline_VITIS_LOOP_82_1_s_fu_294_grp_fu_899_p_din0;
wire   [31:0] grp_operator_Pipeline_VITIS_LOOP_82_1_s_fu_294_grp_fu_899_p_din1;
wire   [4:0] grp_operator_Pipeline_VITIS_LOOP_82_1_s_fu_294_grp_fu_899_p_opcode;
wire    grp_operator_Pipeline_VITIS_LOOP_82_1_s_fu_294_grp_fu_899_p_ce;
wire    grp_operator_Pipeline_VITIS_LOOP_90_2_s_fu_302_ap_start;
wire    grp_operator_Pipeline_VITIS_LOOP_90_2_s_fu_302_ap_done;
wire    grp_operator_Pipeline_VITIS_LOOP_90_2_s_fu_302_ap_idle;
wire    grp_operator_Pipeline_VITIS_LOOP_90_2_s_fu_302_ap_ready;
wire   [31:0] grp_operator_Pipeline_VITIS_LOOP_90_2_s_fu_302_this_1_0_out;
wire    grp_operator_Pipeline_VITIS_LOOP_90_2_s_fu_302_this_1_0_out_ap_vld;
wire   [31:0] grp_operator_Pipeline_VITIS_LOOP_90_2_s_fu_302_this_113_0_out;
wire    grp_operator_Pipeline_VITIS_LOOP_90_2_s_fu_302_this_113_0_out_ap_vld;
wire   [31:0] grp_operator_Pipeline_VITIS_LOOP_90_2_s_fu_302_this_12_0_out;
wire    grp_operator_Pipeline_VITIS_LOOP_90_2_s_fu_302_this_12_0_out_ap_vld;
wire    grp_operator_Pipeline_VITIS_LOOP_102_3_s_fu_314_ap_start;
wire    grp_operator_Pipeline_VITIS_LOOP_102_3_s_fu_314_ap_done;
wire    grp_operator_Pipeline_VITIS_LOOP_102_3_s_fu_314_ap_idle;
wire    grp_operator_Pipeline_VITIS_LOOP_102_3_s_fu_314_ap_ready;
wire   [31:0] grp_operator_Pipeline_VITIS_LOOP_102_3_s_fu_314_this_1_3_out;
wire    grp_operator_Pipeline_VITIS_LOOP_102_3_s_fu_314_this_1_3_out_ap_vld;
wire   [31:0] grp_operator_Pipeline_VITIS_LOOP_102_3_s_fu_314_this_113_3_out;
wire    grp_operator_Pipeline_VITIS_LOOP_102_3_s_fu_314_this_113_3_out_ap_vld;
wire   [31:0] grp_operator_Pipeline_VITIS_LOOP_102_3_s_fu_314_this_12_3_out;
wire    grp_operator_Pipeline_VITIS_LOOP_102_3_s_fu_314_this_12_3_out_ap_vld;
reg   [31:0] this_1_2_reg_172;
reg   [31:0] this_113_2_reg_182;
reg   [31:0] this_12_2_reg_192;
reg   [1:0] ap_phi_mux_base_0_lcssa_i2730_phi_fu_206_p4;
reg   [1:0] base_0_lcssa_i2730_reg_202;
wire   [1:0] base_fu_606_p2;
reg   [31:0] ap_phi_mux_this_1_7_phi_fu_218_p10;
reg   [31:0] this_1_7_reg_214;
wire    ap_CS_fsm_state33;
reg   [31:0] ap_phi_mux_this_113_7_phi_fu_235_p10;
reg   [31:0] this_113_7_reg_231;
reg   [31:0] ap_phi_mux_this_12_7_phi_fu_252_p10;
reg   [31:0] this_12_7_reg_248;
reg    grp_operator_Pipeline_VITIS_LOOP_208_1_s_fu_265_ap_start_reg;
wire    ap_CS_fsm_state3;
reg    grp_p_mul_1_fu_276_ap_start_reg;
wire    ap_CS_fsm_state4;
reg    grp_operator_Pipeline_VITIS_LOOP_82_1_s_fu_294_ap_start_reg;
wire    ap_CS_fsm_state28;
reg    grp_operator_Pipeline_VITIS_LOOP_90_2_s_fu_302_ap_start_reg;
wire    ap_CS_fsm_state30;
reg    grp_operator_Pipeline_VITIS_LOOP_102_3_s_fu_314_ap_start_reg;
wire    ap_CS_fsm_state32;
wire   [31:0] tmp_15_fu_588_p2;
reg   [31:0] grp_fu_330_p0;
reg   [31:0] grp_fu_330_p1;
wire    ap_CS_fsm_state13;
reg   [31:0] grp_fu_334_p0;
reg   [31:0] grp_fu_334_p1;
reg   [31:0] grp_fu_338_p0;
reg   [31:0] grp_fu_338_p1;
reg   [31:0] grp_fu_342_p0;
reg   [31:0] grp_fu_342_p1;
wire    ap_CS_fsm_state17;
reg   [31:0] grp_fu_354_p0;
wire    ap_CS_fsm_state26;
wire   [31:0] bitcast_ln60_fu_429_p1;
wire   [7:0] tmp_s_fu_432_p4;
wire   [22:0] trunc_ln60_fu_442_p1;
wire   [0:0] icmp_ln60_2_fu_452_p2;
wire   [0:0] icmp_ln60_1_fu_446_p2;
wire   [0:0] or_ln60_fu_458_p2;
wire   [2:0] zext_ln391_fu_478_p1;
wire   [31:0] bitcast_ln75_fu_510_p1;
wire   [7:0] tmp_13_fu_513_p4;
wire   [22:0] trunc_ln75_fu_523_p1;
wire   [0:0] icmp_ln75_1_fu_533_p2;
wire   [0:0] icmp_ln75_fu_527_p2;
wire   [0:0] or_ln75_fu_539_p2;
wire   [1:0] xor_ln98_fu_578_p2;
wire  signed [31:0] sext_ln98_fu_584_p1;
wire   [2:0] zext_ln102_fu_618_p1;
wire   [0:0] icmp_ln102_1_fu_622_p2;
wire   [2:0] add_ln102_fu_628_p2;
reg    grp_fu_330_ce;
wire    ap_CS_fsm_state6;
wire    ap_CS_fsm_state7;
wire    ap_CS_fsm_state11;
wire    ap_CS_fsm_state14;
wire    ap_CS_fsm_state15;
reg    grp_fu_334_ce;
reg    grp_fu_338_ce;
reg    grp_fu_342_ce;
reg    grp_fu_899_ce;
reg   [31:0] ap_return_0_preg;
reg   [31:0] ap_return_1_preg;
reg   [31:0] ap_return_2_preg;
reg   [32:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
reg    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
reg    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
reg    ap_ST_fsm_state9_blk;
reg    ap_ST_fsm_state10_blk;
wire    ap_ST_fsm_state11_blk;
wire    ap_ST_fsm_state12_blk;
wire    ap_ST_fsm_state13_blk;
wire    ap_ST_fsm_state14_blk;
wire    ap_ST_fsm_state15_blk;
wire    ap_ST_fsm_state16_blk;
wire    ap_ST_fsm_state17_blk;
wire    ap_ST_fsm_state18_blk;
wire    ap_ST_fsm_state19_blk;
wire    ap_ST_fsm_state20_blk;
wire    ap_ST_fsm_state21_blk;
wire    ap_ST_fsm_state22_blk;
wire    ap_ST_fsm_state23_blk;
wire    ap_ST_fsm_state24_blk;
wire    ap_ST_fsm_state25_blk;
wire    ap_ST_fsm_state26_blk;
wire    ap_ST_fsm_state27_blk;
reg    ap_ST_fsm_state28_blk;
wire    ap_ST_fsm_state29_blk;
reg    ap_ST_fsm_state30_blk;
wire    ap_ST_fsm_state31_blk;
reg    ap_ST_fsm_state32_blk;
wire    ap_ST_fsm_state33_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 33'd1;
#0 grp_operator_Pipeline_VITIS_LOOP_208_1_s_fu_265_ap_start_reg = 1'b0;
#0 grp_p_mul_1_fu_276_ap_start_reg = 1'b0;
#0 grp_operator_Pipeline_VITIS_LOOP_82_1_s_fu_294_ap_start_reg = 1'b0;
#0 grp_operator_Pipeline_VITIS_LOOP_90_2_s_fu_302_ap_start_reg = 1'b0;
#0 grp_operator_Pipeline_VITIS_LOOP_102_3_s_fu_314_ap_start_reg = 1'b0;
#0 ap_return_0_preg = 32'd0;
#0 ap_return_1_preg = 32'd0;
#0 ap_return_2_preg = 32'd0;
end

main_operator_Pipeline_VITIS_LOOP_208_1_s grp_operator_Pipeline_VITIS_LOOP_208_1_s_fu_265(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_operator_Pipeline_VITIS_LOOP_208_1_s_fu_265_ap_start),
    .ap_done(grp_operator_Pipeline_VITIS_LOOP_208_1_s_fu_265_ap_done),
    .ap_idle(grp_operator_Pipeline_VITIS_LOOP_208_1_s_fu_265_ap_idle),
    .ap_ready(grp_operator_Pipeline_VITIS_LOOP_208_1_s_fu_265_ap_ready),
    .p_read14(p_read14),
    .p_read25(p_read25),
    .p_read3(p_read3),
    .den_norm_1_07_out(grp_operator_Pipeline_VITIS_LOOP_208_1_s_fu_265_den_norm_1_07_out),
    .den_norm_1_07_out_ap_vld(grp_operator_Pipeline_VITIS_LOOP_208_1_s_fu_265_den_norm_1_07_out_ap_vld),
    .den_norm_2_06_out(grp_operator_Pipeline_VITIS_LOOP_208_1_s_fu_265_den_norm_2_06_out),
    .den_norm_2_06_out_ap_vld(grp_operator_Pipeline_VITIS_LOOP_208_1_s_fu_265_den_norm_2_06_out_ap_vld),
    .den_norm_25_out(grp_operator_Pipeline_VITIS_LOOP_208_1_s_fu_265_den_norm_25_out),
    .den_norm_25_out_ap_vld(grp_operator_Pipeline_VITIS_LOOP_208_1_s_fu_265_den_norm_25_out_ap_vld),
    .den_norm_14_out(grp_operator_Pipeline_VITIS_LOOP_208_1_s_fu_265_den_norm_14_out),
    .den_norm_14_out_ap_vld(grp_operator_Pipeline_VITIS_LOOP_208_1_s_fu_265_den_norm_14_out_ap_vld),
    .grp_fu_342_p_din0(grp_operator_Pipeline_VITIS_LOOP_208_1_s_fu_265_grp_fu_342_p_din0),
    .grp_fu_342_p_din1(grp_operator_Pipeline_VITIS_LOOP_208_1_s_fu_265_grp_fu_342_p_din1),
    .grp_fu_342_p_dout0(grp_fu_342_p2),
    .grp_fu_342_p_ce(grp_operator_Pipeline_VITIS_LOOP_208_1_s_fu_265_grp_fu_342_p_ce)
);

main_p_mul_1 grp_p_mul_1_fu_276(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_p_mul_1_fu_276_ap_start),
    .ap_done(grp_p_mul_1_fu_276_ap_done),
    .ap_idle(grp_p_mul_1_fu_276_ap_idle),
    .ap_ready(grp_p_mul_1_fu_276_ap_ready),
    .num_a_0_read(grp_p_mul_1_fu_276_num_a_0_read),
    .num_a_1_read(grp_p_mul_1_fu_276_num_a_1_read),
    .num_a_2_read(grp_p_mul_1_fu_276_num_a_2_read),
    .num_b_0_read(grp_p_mul_1_fu_276_num_b_0_read),
    .num_b_1_read(grp_p_mul_1_fu_276_num_b_1_read),
    .num_b_2_read(grp_p_mul_1_fu_276_num_b_2_read),
    .num_res_0_read(grp_p_mul_1_fu_276_num_res_0_read),
    .num_res_1_read(grp_p_mul_1_fu_276_num_res_1_read),
    .num_res_2_read(grp_p_mul_1_fu_276_num_res_2_read),
    .ap_return_0(grp_p_mul_1_fu_276_ap_return_0),
    .ap_return_1(grp_p_mul_1_fu_276_ap_return_1),
    .ap_return_2(grp_p_mul_1_fu_276_ap_return_2)
);

main_operator_Pipeline_VITIS_LOOP_82_1_s grp_operator_Pipeline_VITIS_LOOP_82_1_s_fu_294(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_operator_Pipeline_VITIS_LOOP_82_1_s_fu_294_ap_start),
    .ap_done(grp_operator_Pipeline_VITIS_LOOP_82_1_s_fu_294_ap_done),
    .ap_idle(grp_operator_Pipeline_VITIS_LOOP_82_1_s_fu_294_ap_idle),
    .ap_ready(grp_operator_Pipeline_VITIS_LOOP_82_1_s_fu_294_ap_ready),
    .tmp_10(tmp_10_reg_827),
    .tmp_11(tmp_11_reg_837),
    .tmp_12(tmp_12_reg_845),
    .idx_tmp_out(grp_operator_Pipeline_VITIS_LOOP_82_1_s_fu_294_idx_tmp_out),
    .idx_tmp_out_ap_vld(grp_operator_Pipeline_VITIS_LOOP_82_1_s_fu_294_idx_tmp_out_ap_vld),
    .grp_fu_899_p_din0(grp_operator_Pipeline_VITIS_LOOP_82_1_s_fu_294_grp_fu_899_p_din0),
    .grp_fu_899_p_din1(grp_operator_Pipeline_VITIS_LOOP_82_1_s_fu_294_grp_fu_899_p_din1),
    .grp_fu_899_p_opcode(grp_operator_Pipeline_VITIS_LOOP_82_1_s_fu_294_grp_fu_899_p_opcode),
    .grp_fu_899_p_dout0(grp_fu_1754_p_dout0),
    .grp_fu_899_p_ce(grp_operator_Pipeline_VITIS_LOOP_82_1_s_fu_294_grp_fu_899_p_ce)
);

main_operator_Pipeline_VITIS_LOOP_90_2_s grp_operator_Pipeline_VITIS_LOOP_90_2_s_fu_302(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_operator_Pipeline_VITIS_LOOP_90_2_s_fu_302_ap_start),
    .ap_done(grp_operator_Pipeline_VITIS_LOOP_90_2_s_fu_302_ap_done),
    .ap_idle(grp_operator_Pipeline_VITIS_LOOP_90_2_s_fu_302_ap_idle),
    .ap_ready(grp_operator_Pipeline_VITIS_LOOP_90_2_s_fu_302_ap_ready),
    .tmp_10(tmp_10_reg_827),
    .tmp_11(tmp_11_reg_837),
    .tmp_12(tmp_12_reg_845),
    .zext_ln90(empty_reg_862),
    .xor_ln90(xor_ln90_reg_871),
    .this_1_0_out(grp_operator_Pipeline_VITIS_LOOP_90_2_s_fu_302_this_1_0_out),
    .this_1_0_out_ap_vld(grp_operator_Pipeline_VITIS_LOOP_90_2_s_fu_302_this_1_0_out_ap_vld),
    .this_113_0_out(grp_operator_Pipeline_VITIS_LOOP_90_2_s_fu_302_this_113_0_out),
    .this_113_0_out_ap_vld(grp_operator_Pipeline_VITIS_LOOP_90_2_s_fu_302_this_113_0_out_ap_vld),
    .this_12_0_out(grp_operator_Pipeline_VITIS_LOOP_90_2_s_fu_302_this_12_0_out),
    .this_12_0_out_ap_vld(grp_operator_Pipeline_VITIS_LOOP_90_2_s_fu_302_this_12_0_out_ap_vld)
);

main_operator_Pipeline_VITIS_LOOP_102_3_s grp_operator_Pipeline_VITIS_LOOP_102_3_s_fu_314(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_operator_Pipeline_VITIS_LOOP_102_3_s_fu_314_ap_start),
    .ap_done(grp_operator_Pipeline_VITIS_LOOP_102_3_s_fu_314_ap_done),
    .ap_idle(grp_operator_Pipeline_VITIS_LOOP_102_3_s_fu_314_ap_idle),
    .ap_ready(grp_operator_Pipeline_VITIS_LOOP_102_3_s_fu_314_ap_ready),
    .this_1_2(this_1_2_reg_172),
    .this_113_2(this_113_2_reg_182),
    .this_12_2(this_12_2_reg_192),
    .zext_ln102(base_0_lcssa_i2730_reg_202),
    .zext_ln102_2(select_ln102_reg_894),
    .this_1_3_out(grp_operator_Pipeline_VITIS_LOOP_102_3_s_fu_314_this_1_3_out),
    .this_1_3_out_ap_vld(grp_operator_Pipeline_VITIS_LOOP_102_3_s_fu_314_this_1_3_out_ap_vld),
    .this_113_3_out(grp_operator_Pipeline_VITIS_LOOP_102_3_s_fu_314_this_113_3_out),
    .this_113_3_out_ap_vld(grp_operator_Pipeline_VITIS_LOOP_102_3_s_fu_314_this_113_3_out_ap_vld),
    .this_12_3_out(grp_operator_Pipeline_VITIS_LOOP_102_3_s_fu_314_this_12_3_out),
    .this_12_3_out_ap_vld(grp_operator_Pipeline_VITIS_LOOP_102_3_s_fu_314_this_12_3_out_ap_vld)
);

main_fadd_32ns_32ns_32_4_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fadd_32ns_32ns_32_4_full_dsp_1_U210(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_338_p0),
    .din1(grp_fu_338_p1),
    .ce(grp_fu_338_ce),
    .dout(grp_fu_338_p2)
);

main_fdiv_32ns_32ns_32_9_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 9 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fdiv_32ns_32ns_32_9_no_dsp_1_U211(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_342_p0),
    .din1(grp_fu_342_p1),
    .ce(grp_fu_342_ce),
    .dout(grp_fu_342_p2)
);

main_fdiv_32ns_32ns_32_9_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 9 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fdiv_32ns_32ns_32_9_no_dsp_1_U212(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(reg_411),
    .din1(p_read3),
    .ce(1'b1),
    .dout(grp_fu_346_p2)
);

main_fdiv_32ns_32ns_32_9_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 9 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fdiv_32ns_32ns_32_9_no_dsp_1_U213(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(reg_417),
    .din1(p_read3),
    .ce(1'b1),
    .dout(grp_fu_350_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_0_preg <= 32'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state33)) begin
            ap_return_0_preg <= ap_phi_mux_this_1_7_phi_fu_218_p10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_1_preg <= 32'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state33)) begin
            ap_return_1_preg <= ap_phi_mux_this_113_7_phi_fu_235_p10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_return_2_preg <= 32'd0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state33)) begin
            ap_return_2_preg <= ap_phi_mux_this_12_7_phi_fu_252_p10;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_operator_Pipeline_VITIS_LOOP_102_3_s_fu_314_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state31) & ((icmp_ln102_fu_612_p2 == 1'd0) | (icmp_ln90_reg_867 == 1'd0)))) begin
            grp_operator_Pipeline_VITIS_LOOP_102_3_s_fu_314_ap_start_reg <= 1'b1;
        end else if ((grp_operator_Pipeline_VITIS_LOOP_102_3_s_fu_314_ap_ready == 1'b1)) begin
            grp_operator_Pipeline_VITIS_LOOP_102_3_s_fu_314_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_operator_Pipeline_VITIS_LOOP_208_1_s_fu_265_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state2) & (((icmp_ln391_fu_482_p2 == 1'd0) & (icmp_ln60_reg_785 == 1'd0)) | ((1'd0 == and_ln60_fu_464_p2) & (icmp_ln391_fu_482_p2 == 1'd0))))) begin
            grp_operator_Pipeline_VITIS_LOOP_208_1_s_fu_265_ap_start_reg <= 1'b1;
        end else if ((grp_operator_Pipeline_VITIS_LOOP_208_1_s_fu_265_ap_ready == 1'b1)) begin
            grp_operator_Pipeline_VITIS_LOOP_208_1_s_fu_265_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_operator_Pipeline_VITIS_LOOP_82_1_s_fu_294_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state27) & (1'd1 == and_ln75_fu_545_p2))) begin
            grp_operator_Pipeline_VITIS_LOOP_82_1_s_fu_294_ap_start_reg <= 1'b1;
        end else if ((grp_operator_Pipeline_VITIS_LOOP_82_1_s_fu_294_ap_ready == 1'b1)) begin
            grp_operator_Pipeline_VITIS_LOOP_82_1_s_fu_294_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_operator_Pipeline_VITIS_LOOP_90_2_s_fu_302_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state29) & (icmp_ln90_fu_559_p2 == 1'd1))) begin
            grp_operator_Pipeline_VITIS_LOOP_90_2_s_fu_302_ap_start_reg <= 1'b1;
        end else if ((grp_operator_Pipeline_VITIS_LOOP_90_2_s_fu_302_ap_ready == 1'b1)) begin
            grp_operator_Pipeline_VITIS_LOOP_90_2_s_fu_302_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_p_mul_1_fu_276_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state4) | ((grp_p_mul_1_fu_276_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state9)))) begin
            grp_p_mul_1_fu_276_ap_start_reg <= 1'b1;
        end else if ((grp_p_mul_1_fu_276_ap_ready == 1'b1)) begin
            grp_p_mul_1_fu_276_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state31) & (icmp_ln102_fu_612_p2 == 1'd0) & (icmp_ln90_reg_867 == 1'd1))) begin
        base_0_lcssa_i2730_reg_202 <= base_fu_606_p2;
    end else if (((1'b1 == ap_CS_fsm_state29) & (icmp_ln90_fu_559_p2 == 1'd0))) begin
        base_0_lcssa_i2730_reg_202 <= 2'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state31) & (icmp_ln102_fu_612_p2 == 1'd0) & (icmp_ln90_reg_867 == 1'd1))) begin
        this_113_2_reg_182 <= grp_operator_Pipeline_VITIS_LOOP_90_2_s_fu_302_this_113_0_out;
    end else if (((1'b1 == ap_CS_fsm_state29) & (icmp_ln90_fu_559_p2 == 1'd0))) begin
        this_113_2_reg_182 <= tmp_11_reg_837;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state31) & (icmp_ln102_fu_612_p2 == 1'd1) & (icmp_ln90_reg_867 == 1'd1))) begin
        this_113_7_reg_231 <= grp_operator_Pipeline_VITIS_LOOP_90_2_s_fu_302_this_113_0_out;
    end else if (((1'b1 == ap_CS_fsm_state27) & (1'd0 == and_ln75_fu_545_p2))) begin
        this_113_7_reg_231 <= tmp_11_reg_837;
    end else if (((1'b1 == ap_CS_fsm_state2) & (1'd1 == and_ln60_fu_464_p2) & (icmp_ln60_reg_785 == 1'd1))) begin
        this_113_7_reg_231 <= p_read1;
    end else if (((1'b1 == ap_CS_fsm_state33) & (((((icmp_ln102_reg_890 == 1'd0) & (1'd0 == and_ln60_reg_789) & (icmp_ln391_reg_793 == 1'd0) & (1'd1 == and_ln75_reg_858)) | ((icmp_ln90_reg_867 == 1'd0) & (1'd0 == and_ln60_reg_789) & (icmp_ln391_reg_793 == 1'd0) & (1'd1 == and_ln75_reg_858))) | ((icmp_ln102_reg_890 == 1'd0) & (icmp_ln391_reg_793 == 1'd0) & (1'd1 == and_ln75_reg_858) & (icmp_ln60_reg_785 == 1'd0))) | ((icmp_ln90_reg_867 == 1'd0) & (icmp_ln391_reg_793 == 1'd0) & (1'd1 == and_ln75_reg_858) & (icmp_ln60_reg_785 == 1'd0))))) begin
        this_113_7_reg_231 <= grp_operator_Pipeline_VITIS_LOOP_102_3_s_fu_314_this_113_3_out;
    end else if (((1'b1 == ap_CS_fsm_state2) & (((icmp_ln391_fu_482_p2 == 1'd1) & (icmp_ln60_reg_785 == 1'd0)) | ((1'd0 == and_ln60_fu_464_p2) & (icmp_ln391_fu_482_p2 == 1'd1))))) begin
        this_113_7_reg_231 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state31) & (icmp_ln102_fu_612_p2 == 1'd0) & (icmp_ln90_reg_867 == 1'd1))) begin
        this_12_2_reg_192 <= grp_operator_Pipeline_VITIS_LOOP_90_2_s_fu_302_this_12_0_out;
    end else if (((1'b1 == ap_CS_fsm_state29) & (icmp_ln90_fu_559_p2 == 1'd0))) begin
        this_12_2_reg_192 <= tmp_12_reg_845;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state31) & (icmp_ln102_fu_612_p2 == 1'd1) & (icmp_ln90_reg_867 == 1'd1))) begin
        this_12_7_reg_248 <= grp_operator_Pipeline_VITIS_LOOP_90_2_s_fu_302_this_12_0_out;
    end else if (((1'b1 == ap_CS_fsm_state27) & (1'd0 == and_ln75_fu_545_p2))) begin
        this_12_7_reg_248 <= tmp_12_reg_845;
    end else if (((1'b1 == ap_CS_fsm_state2) & (1'd1 == and_ln60_fu_464_p2) & (icmp_ln60_reg_785 == 1'd1))) begin
        this_12_7_reg_248 <= p_read2;
    end else if (((1'b1 == ap_CS_fsm_state33) & (((((icmp_ln102_reg_890 == 1'd0) & (1'd0 == and_ln60_reg_789) & (icmp_ln391_reg_793 == 1'd0) & (1'd1 == and_ln75_reg_858)) | ((icmp_ln90_reg_867 == 1'd0) & (1'd0 == and_ln60_reg_789) & (icmp_ln391_reg_793 == 1'd0) & (1'd1 == and_ln75_reg_858))) | ((icmp_ln102_reg_890 == 1'd0) & (icmp_ln391_reg_793 == 1'd0) & (1'd1 == and_ln75_reg_858) & (icmp_ln60_reg_785 == 1'd0))) | ((icmp_ln90_reg_867 == 1'd0) & (icmp_ln391_reg_793 == 1'd0) & (1'd1 == and_ln75_reg_858) & (icmp_ln60_reg_785 == 1'd0))))) begin
        this_12_7_reg_248 <= grp_operator_Pipeline_VITIS_LOOP_102_3_s_fu_314_this_12_3_out;
    end else if (((1'b1 == ap_CS_fsm_state2) & (((icmp_ln391_fu_482_p2 == 1'd1) & (icmp_ln60_reg_785 == 1'd0)) | ((1'd0 == and_ln60_fu_464_p2) & (icmp_ln391_fu_482_p2 == 1'd1))))) begin
        this_12_7_reg_248 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state31) & (icmp_ln102_fu_612_p2 == 1'd0) & (icmp_ln90_reg_867 == 1'd1))) begin
        this_1_2_reg_172 <= grp_operator_Pipeline_VITIS_LOOP_90_2_s_fu_302_this_1_0_out;
    end else if (((1'b1 == ap_CS_fsm_state29) & (icmp_ln90_fu_559_p2 == 1'd0))) begin
        this_1_2_reg_172 <= tmp_10_reg_827;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state31) & (icmp_ln102_fu_612_p2 == 1'd1) & (icmp_ln90_reg_867 == 1'd1))) begin
        this_1_7_reg_214 <= grp_operator_Pipeline_VITIS_LOOP_90_2_s_fu_302_this_1_0_out;
    end else if (((1'b1 == ap_CS_fsm_state27) & (1'd0 == and_ln75_fu_545_p2))) begin
        this_1_7_reg_214 <= tmp_10_reg_827;
    end else if (((1'b1 == ap_CS_fsm_state2) & (1'd1 == and_ln60_fu_464_p2) & (icmp_ln60_reg_785 == 1'd1))) begin
        this_1_7_reg_214 <= p_read;
    end else if (((1'b1 == ap_CS_fsm_state33) & (((((icmp_ln102_reg_890 == 1'd0) & (1'd0 == and_ln60_reg_789) & (icmp_ln391_reg_793 == 1'd0) & (1'd1 == and_ln75_reg_858)) | ((icmp_ln90_reg_867 == 1'd0) & (1'd0 == and_ln60_reg_789) & (icmp_ln391_reg_793 == 1'd0) & (1'd1 == and_ln75_reg_858))) | ((icmp_ln102_reg_890 == 1'd0) & (icmp_ln391_reg_793 == 1'd0) & (1'd1 == and_ln75_reg_858) & (icmp_ln60_reg_785 == 1'd0))) | ((icmp_ln90_reg_867 == 1'd0) & (icmp_ln391_reg_793 == 1'd0) & (1'd1 == and_ln75_reg_858) & (icmp_ln60_reg_785 == 1'd0))))) begin
        this_1_7_reg_214 <= grp_operator_Pipeline_VITIS_LOOP_102_3_s_fu_314_this_1_3_out;
    end else if (((1'b1 == ap_CS_fsm_state2) & (((icmp_ln391_fu_482_p2 == 1'd1) & (icmp_ln60_reg_785 == 1'd0)) | ((1'd0 == and_ln60_fu_464_p2) & (icmp_ln391_fu_482_p2 == 1'd1))))) begin
        this_1_7_reg_214 <= 32'd1065353216;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln60_reg_785 == 1'd1))) begin
        and_ln60_reg_789 <= and_ln60_fu_464_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state27)) begin
        and_ln75_reg_858 <= and_ln75_fu_545_p2;
        sub_ln399_reg_853 <= sub_ln399_fu_504_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state29)) begin
        empty_reg_862 <= empty_fu_554_p1;
        icmp_ln90_reg_867 <= icmp_ln90_fu_559_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        eps_tmp_0_reg_809 <= grp_p_mul_1_fu_276_ap_return_0;
        eps_tmp_1_reg_815 <= grp_p_mul_1_fu_276_ap_return_1;
        eps_tmp_2_reg_821 <= grp_p_mul_1_fu_276_ap_return_2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state31) & (icmp_ln90_reg_867 == 1'd1))) begin
        icmp_ln102_reg_890 <= icmp_ln102_fu_612_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state2) & ((1'd0 == and_ln60_fu_464_p2) | (icmp_ln60_reg_785 == 1'd0)))) begin
        icmp_ln391_reg_793 <= icmp_ln391_fu_482_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        icmp_ln60_reg_785 <= icmp_ln60_fu_423_p2;
        this_01_read_reg_780 <= this_01_i;
    end
end

always @ (posedge ap_clk) begin
    if ((((grp_p_mul_1_fu_276_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state10)) | ((grp_p_mul_1_fu_276_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state5)))) begin
        reg_381 <= grp_p_mul_1_fu_276_ap_return_0;
        reg_389 <= grp_p_mul_1_fu_276_ap_return_1;
        reg_397 <= grp_p_mul_1_fu_276_ap_return_2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state12))) begin
        reg_405 <= grp_fu_727_p_dout0;
        reg_411 <= grp_fu_1758_p_dout0;
        reg_417 <= grp_fu_338_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state31) & ((icmp_ln102_fu_612_p2 == 1'd0) | (icmp_ln90_reg_867 == 1'd0)))) begin
        select_ln102_reg_894 <= select_ln102_fu_634_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state29) & (icmp_ln90_fu_559_p2 == 1'd1))) begin
        sub_ln90_reg_876 <= sub_ln90_fu_572_p2;
        xor_ln90_reg_871 <= xor_ln90_fu_565_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        tmp_10_reg_827 <= grp_fu_342_p2;
        tmp_11_reg_837 <= grp_fu_346_p2;
        tmp_12_reg_845 <= grp_fu_350_p2;
    end
end

always @ (*) begin
    if ((grp_p_mul_1_fu_276_ap_done == 1'b0)) begin
        ap_ST_fsm_state10_blk = 1'b1;
    end else begin
        ap_ST_fsm_state10_blk = 1'b0;
    end
end

assign ap_ST_fsm_state11_blk = 1'b0;

assign ap_ST_fsm_state12_blk = 1'b0;

assign ap_ST_fsm_state13_blk = 1'b0;

assign ap_ST_fsm_state14_blk = 1'b0;

assign ap_ST_fsm_state15_blk = 1'b0;

assign ap_ST_fsm_state16_blk = 1'b0;

assign ap_ST_fsm_state17_blk = 1'b0;

assign ap_ST_fsm_state18_blk = 1'b0;

assign ap_ST_fsm_state19_blk = 1'b0;

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state20_blk = 1'b0;

assign ap_ST_fsm_state21_blk = 1'b0;

assign ap_ST_fsm_state22_blk = 1'b0;

assign ap_ST_fsm_state23_blk = 1'b0;

assign ap_ST_fsm_state24_blk = 1'b0;

assign ap_ST_fsm_state25_blk = 1'b0;

assign ap_ST_fsm_state26_blk = 1'b0;

assign ap_ST_fsm_state27_blk = 1'b0;

always @ (*) begin
    if ((grp_operator_Pipeline_VITIS_LOOP_82_1_s_fu_294_ap_done == 1'b0)) begin
        ap_ST_fsm_state28_blk = 1'b1;
    end else begin
        ap_ST_fsm_state28_blk = 1'b0;
    end
end

assign ap_ST_fsm_state29_blk = 1'b0;

assign ap_ST_fsm_state2_blk = 1'b0;

always @ (*) begin
    if ((grp_operator_Pipeline_VITIS_LOOP_90_2_s_fu_302_ap_done == 1'b0)) begin
        ap_ST_fsm_state30_blk = 1'b1;
    end else begin
        ap_ST_fsm_state30_blk = 1'b0;
    end
end

assign ap_ST_fsm_state31_blk = 1'b0;

always @ (*) begin
    if ((grp_operator_Pipeline_VITIS_LOOP_102_3_s_fu_314_ap_done == 1'b0)) begin
        ap_ST_fsm_state32_blk = 1'b1;
    end else begin
        ap_ST_fsm_state32_blk = 1'b0;
    end
end

assign ap_ST_fsm_state33_blk = 1'b0;

always @ (*) begin
    if ((grp_operator_Pipeline_VITIS_LOOP_208_1_s_fu_265_ap_done == 1'b0)) begin
        ap_ST_fsm_state3_blk = 1'b1;
    end else begin
        ap_ST_fsm_state3_blk = 1'b0;
    end
end

assign ap_ST_fsm_state4_blk = 1'b0;

always @ (*) begin
    if ((grp_p_mul_1_fu_276_ap_done == 1'b0)) begin
        ap_ST_fsm_state5_blk = 1'b1;
    end else begin
        ap_ST_fsm_state5_blk = 1'b0;
    end
end

assign ap_ST_fsm_state6_blk = 1'b0;

assign ap_ST_fsm_state7_blk = 1'b0;

assign ap_ST_fsm_state8_blk = 1'b0;

always @ (*) begin
    if ((grp_p_mul_1_fu_276_ap_done == 1'b0)) begin
        ap_ST_fsm_state9_blk = 1'b1;
    end else begin
        ap_ST_fsm_state9_blk = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state33) | ((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state31) & (icmp_ln102_fu_612_p2 == 1'd0) & (icmp_ln90_reg_867 == 1'd1))) begin
        ap_phi_mux_base_0_lcssa_i2730_phi_fu_206_p4 = base_fu_606_p2;
    end else begin
        ap_phi_mux_base_0_lcssa_i2730_phi_fu_206_p4 = base_0_lcssa_i2730_reg_202;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state33) & (((((icmp_ln102_reg_890 == 1'd0) & (1'd0 == and_ln60_reg_789) & (icmp_ln391_reg_793 == 1'd0) & (1'd1 == and_ln75_reg_858)) | ((icmp_ln90_reg_867 == 1'd0) & (1'd0 == and_ln60_reg_789) & (icmp_ln391_reg_793 == 1'd0) & (1'd1 == and_ln75_reg_858))) | ((icmp_ln102_reg_890 == 1'd0) & (icmp_ln391_reg_793 == 1'd0) & (1'd1 == and_ln75_reg_858) & (icmp_ln60_reg_785 == 1'd0))) | ((icmp_ln90_reg_867 == 1'd0) & (icmp_ln391_reg_793 == 1'd0) & (1'd1 == and_ln75_reg_858) & (icmp_ln60_reg_785 == 1'd0))))) begin
        ap_phi_mux_this_113_7_phi_fu_235_p10 = grp_operator_Pipeline_VITIS_LOOP_102_3_s_fu_314_this_113_3_out;
    end else begin
        ap_phi_mux_this_113_7_phi_fu_235_p10 = this_113_7_reg_231;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state33) & (((((icmp_ln102_reg_890 == 1'd0) & (1'd0 == and_ln60_reg_789) & (icmp_ln391_reg_793 == 1'd0) & (1'd1 == and_ln75_reg_858)) | ((icmp_ln90_reg_867 == 1'd0) & (1'd0 == and_ln60_reg_789) & (icmp_ln391_reg_793 == 1'd0) & (1'd1 == and_ln75_reg_858))) | ((icmp_ln102_reg_890 == 1'd0) & (icmp_ln391_reg_793 == 1'd0) & (1'd1 == and_ln75_reg_858) & (icmp_ln60_reg_785 == 1'd0))) | ((icmp_ln90_reg_867 == 1'd0) & (icmp_ln391_reg_793 == 1'd0) & (1'd1 == and_ln75_reg_858) & (icmp_ln60_reg_785 == 1'd0))))) begin
        ap_phi_mux_this_12_7_phi_fu_252_p10 = grp_operator_Pipeline_VITIS_LOOP_102_3_s_fu_314_this_12_3_out;
    end else begin
        ap_phi_mux_this_12_7_phi_fu_252_p10 = this_12_7_reg_248;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state33) & (((((icmp_ln102_reg_890 == 1'd0) & (1'd0 == and_ln60_reg_789) & (icmp_ln391_reg_793 == 1'd0) & (1'd1 == and_ln75_reg_858)) | ((icmp_ln90_reg_867 == 1'd0) & (1'd0 == and_ln60_reg_789) & (icmp_ln391_reg_793 == 1'd0) & (1'd1 == and_ln75_reg_858))) | ((icmp_ln102_reg_890 == 1'd0) & (icmp_ln391_reg_793 == 1'd0) & (1'd1 == and_ln75_reg_858) & (icmp_ln60_reg_785 == 1'd0))) | ((icmp_ln90_reg_867 == 1'd0) & (icmp_ln391_reg_793 == 1'd0) & (1'd1 == and_ln75_reg_858) & (icmp_ln60_reg_785 == 1'd0))))) begin
        ap_phi_mux_this_1_7_phi_fu_218_p10 = grp_operator_Pipeline_VITIS_LOOP_102_3_s_fu_314_this_1_3_out;
    end else begin
        ap_phi_mux_this_1_7_phi_fu_218_p10 = this_1_7_reg_214;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state33)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state33)) begin
        ap_return_0 = ap_phi_mux_this_1_7_phi_fu_218_p10;
    end else begin
        ap_return_0 = ap_return_0_preg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state33)) begin
        ap_return_1 = ap_phi_mux_this_113_7_phi_fu_235_p10;
    end else begin
        ap_return_1 = ap_return_1_preg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state33)) begin
        ap_return_2 = ap_phi_mux_this_12_7_phi_fu_252_p10;
    end else begin
        ap_return_2 = ap_return_2_preg;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state12) | ((grp_p_mul_1_fu_276_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state10)) | ((grp_p_mul_1_fu_276_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state5)) | ((grp_p_mul_1_fu_276_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state9)))) begin
        grp_fu_330_ce = 1'b1;
    end else begin
        grp_fu_330_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state9))) begin
        grp_fu_330_p0 = reg_405;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        grp_fu_330_p0 = grp_p_mul_1_fu_276_ap_return_0;
    end else begin
        grp_fu_330_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        grp_fu_330_p1 = reg_381;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        grp_fu_330_p1 = grp_p_mul_1_fu_276_ap_return_0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        grp_fu_330_p1 = p_read;
    end else begin
        grp_fu_330_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state12) | ((grp_p_mul_1_fu_276_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state10)) | ((grp_p_mul_1_fu_276_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state5)) | ((grp_p_mul_1_fu_276_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state9)))) begin
        grp_fu_334_ce = 1'b1;
    end else begin
        grp_fu_334_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state9))) begin
        grp_fu_334_p0 = reg_411;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        grp_fu_334_p0 = grp_p_mul_1_fu_276_ap_return_1;
    end else begin
        grp_fu_334_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        grp_fu_334_p1 = reg_389;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        grp_fu_334_p1 = grp_p_mul_1_fu_276_ap_return_1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        grp_fu_334_p1 = p_read1;
    end else begin
        grp_fu_334_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state12) | ((grp_p_mul_1_fu_276_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state10)) | ((grp_p_mul_1_fu_276_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state5)) | ((grp_p_mul_1_fu_276_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state9)))) begin
        grp_fu_338_ce = 1'b1;
    end else begin
        grp_fu_338_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state9))) begin
        grp_fu_338_p0 = reg_417;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        grp_fu_338_p0 = grp_p_mul_1_fu_276_ap_return_2;
    end else begin
        grp_fu_338_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        grp_fu_338_p1 = reg_397;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        grp_fu_338_p1 = grp_p_mul_1_fu_276_ap_return_2;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        grp_fu_338_p1 = p_read2;
    end else begin
        grp_fu_338_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        grp_fu_342_ce = grp_operator_Pipeline_VITIS_LOOP_208_1_s_fu_265_grp_fu_342_p_ce;
    end else begin
        grp_fu_342_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        grp_fu_342_p0 = grp_operator_Pipeline_VITIS_LOOP_208_1_s_fu_265_grp_fu_342_p_din0;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        grp_fu_342_p0 = reg_405;
    end else begin
        grp_fu_342_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        grp_fu_342_p1 = grp_operator_Pipeline_VITIS_LOOP_208_1_s_fu_265_grp_fu_342_p_din1;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        grp_fu_342_p1 = p_read3;
    end else begin
        grp_fu_342_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        grp_fu_354_p0 = tmp_10_reg_827;
    end else if ((1'b1 == ap_CS_fsm_state1)) begin
        grp_fu_354_p0 = p_read;
    end else begin
        grp_fu_354_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        grp_fu_899_ce = grp_operator_Pipeline_VITIS_LOOP_82_1_s_fu_294_grp_fu_899_p_ce;
    end else begin
        grp_fu_899_ce = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        grp_p_mul_1_fu_276_num_a_0_read = eps_tmp_0_reg_809;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        grp_p_mul_1_fu_276_num_a_0_read = reg_381;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        grp_p_mul_1_fu_276_num_a_0_read = 32'd0;
    end else begin
        grp_p_mul_1_fu_276_num_a_0_read = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        grp_p_mul_1_fu_276_num_a_1_read = eps_tmp_1_reg_815;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        grp_p_mul_1_fu_276_num_a_1_read = reg_389;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        grp_p_mul_1_fu_276_num_a_1_read = grp_operator_Pipeline_VITIS_LOOP_208_1_s_fu_265_den_norm_1_07_out;
    end else begin
        grp_p_mul_1_fu_276_num_a_1_read = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        grp_p_mul_1_fu_276_num_a_2_read = eps_tmp_2_reg_821;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        grp_p_mul_1_fu_276_num_a_2_read = reg_397;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        grp_p_mul_1_fu_276_num_a_2_read = grp_operator_Pipeline_VITIS_LOOP_208_1_s_fu_265_den_norm_2_06_out;
    end else begin
        grp_p_mul_1_fu_276_num_a_2_read = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9))) begin
        grp_p_mul_1_fu_276_num_b_0_read = 32'd0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        grp_p_mul_1_fu_276_num_b_0_read = p_read;
    end else begin
        grp_p_mul_1_fu_276_num_b_0_read = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9))) begin
        grp_p_mul_1_fu_276_num_b_1_read = grp_operator_Pipeline_VITIS_LOOP_208_1_s_fu_265_den_norm_14_out;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        grp_p_mul_1_fu_276_num_b_1_read = p_read1;
    end else begin
        grp_p_mul_1_fu_276_num_b_1_read = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state9))) begin
        grp_p_mul_1_fu_276_num_b_2_read = grp_operator_Pipeline_VITIS_LOOP_208_1_s_fu_265_den_norm_25_out;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        grp_p_mul_1_fu_276_num_b_2_read = p_read2;
    end else begin
        grp_p_mul_1_fu_276_num_b_2_read = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        grp_p_mul_1_fu_276_num_res_0_read = reg_381;
    end else if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state9))) begin
        grp_p_mul_1_fu_276_num_res_0_read = 32'd0;
    end else begin
        grp_p_mul_1_fu_276_num_res_0_read = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        grp_p_mul_1_fu_276_num_res_1_read = reg_389;
    end else if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state9))) begin
        grp_p_mul_1_fu_276_num_res_1_read = 32'd0;
    end else begin
        grp_p_mul_1_fu_276_num_res_1_read = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        grp_p_mul_1_fu_276_num_res_2_read = reg_397;
    end else if (((1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state9))) begin
        grp_p_mul_1_fu_276_num_res_2_read = 32'd0;
    end else begin
        grp_p_mul_1_fu_276_num_res_2_read = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state29) & (icmp_ln90_fu_559_p2 == 1'd1))) begin
        this_01_o = tmp_15_fu_588_p2;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        this_01_o = sub_ln399_fu_504_p2;
    end else if ((((1'b1 == ap_CS_fsm_state29) & (icmp_ln90_fu_559_p2 == 1'd0)) | ((1'b1 == ap_CS_fsm_state2) & (((icmp_ln391_fu_482_p2 == 1'd1) & (icmp_ln60_reg_785 == 1'd0)) | ((1'd0 == and_ln60_fu_464_p2) & (icmp_ln391_fu_482_p2 == 1'd1)))))) begin
        this_01_o = 32'd0;
    end else begin
        this_01_o = this_01_i;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state27) | ((1'b1 == ap_CS_fsm_state29) & (icmp_ln90_fu_559_p2 == 1'd0)) | ((1'b1 == ap_CS_fsm_state29) & (icmp_ln90_fu_559_p2 == 1'd1)) | ((1'b1 == ap_CS_fsm_state2) & (((icmp_ln391_fu_482_p2 == 1'd1) & (icmp_ln60_reg_785 == 1'd0)) | ((1'd0 == and_ln60_fu_464_p2) & (icmp_ln391_fu_482_p2 == 1'd1)))))) begin
        this_01_o_ap_vld = 1'b1;
    end else begin
        this_01_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((1'b1 == ap_CS_fsm_state2) & (((icmp_ln391_fu_482_p2 == 1'd0) & (icmp_ln60_reg_785 == 1'd0)) | ((1'd0 == and_ln60_fu_464_p2) & (icmp_ln391_fu_482_p2 == 1'd0))))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state33;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((grp_operator_Pipeline_VITIS_LOOP_208_1_s_fu_265_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state3))) begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            if (((grp_p_mul_1_fu_276_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            if (((grp_p_mul_1_fu_276_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state9))) begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end
        end
        ap_ST_fsm_state10 : begin
            if (((grp_p_mul_1_fu_276_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state10))) begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state22;
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state24 : begin
            ap_NS_fsm = ap_ST_fsm_state25;
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_state26;
        end
        ap_ST_fsm_state26 : begin
            ap_NS_fsm = ap_ST_fsm_state27;
        end
        ap_ST_fsm_state27 : begin
            if (((1'b1 == ap_CS_fsm_state27) & (1'd0 == and_ln75_fu_545_p2))) begin
                ap_NS_fsm = ap_ST_fsm_state33;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state28;
            end
        end
        ap_ST_fsm_state28 : begin
            if (((grp_operator_Pipeline_VITIS_LOOP_82_1_s_fu_294_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state28))) begin
                ap_NS_fsm = ap_ST_fsm_state29;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state28;
            end
        end
        ap_ST_fsm_state29 : begin
            if (((1'b1 == ap_CS_fsm_state29) & (icmp_ln90_fu_559_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state31;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state30;
            end
        end
        ap_ST_fsm_state30 : begin
            if (((grp_operator_Pipeline_VITIS_LOOP_90_2_s_fu_302_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state30))) begin
                ap_NS_fsm = ap_ST_fsm_state31;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state30;
            end
        end
        ap_ST_fsm_state31 : begin
            if (((1'b1 == ap_CS_fsm_state31) & (icmp_ln102_fu_612_p2 == 1'd1) & (icmp_ln90_reg_867 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state33;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state32;
            end
        end
        ap_ST_fsm_state32 : begin
            if (((grp_operator_Pipeline_VITIS_LOOP_102_3_s_fu_314_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state32))) begin
                ap_NS_fsm = ap_ST_fsm_state33;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state32;
            end
        end
        ap_ST_fsm_state33 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln102_fu_628_p2 = (zext_ln102_fu_618_p1 + 3'd1);

assign and_ln60_fu_464_p2 = (or_ln60_fu_458_p2 & grp_fu_742_p_dout0);

assign and_ln75_fu_545_p2 = (or_ln75_fu_539_p2 & grp_fu_742_p_dout0);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state25 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_state26 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_state27 = ap_CS_fsm[32'd26];

assign ap_CS_fsm_state28 = ap_CS_fsm[32'd27];

assign ap_CS_fsm_state29 = ap_CS_fsm[32'd28];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state30 = ap_CS_fsm[32'd29];

assign ap_CS_fsm_state31 = ap_CS_fsm[32'd30];

assign ap_CS_fsm_state32 = ap_CS_fsm[32'd31];

assign ap_CS_fsm_state33 = ap_CS_fsm[32'd32];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

assign base_fu_606_p2 = (sub_ln90_reg_876 + 2'd1);

assign bitcast_ln60_fu_429_p1 = p_read;

assign bitcast_ln75_fu_510_p1 = tmp_10_reg_827;

assign empty_fu_554_p1 = grp_operator_Pipeline_VITIS_LOOP_82_1_s_fu_294_idx_tmp_out[1:0];

assign grp_fu_1754_p_ce = grp_fu_899_ce;

assign grp_fu_1754_p_din0 = grp_operator_Pipeline_VITIS_LOOP_82_1_s_fu_294_grp_fu_899_p_din0;

assign grp_fu_1754_p_din1 = grp_operator_Pipeline_VITIS_LOOP_82_1_s_fu_294_grp_fu_899_p_din1;

assign grp_fu_1754_p_opcode = grp_operator_Pipeline_VITIS_LOOP_82_1_s_fu_294_grp_fu_899_p_opcode;

assign grp_fu_1758_p_ce = grp_fu_334_ce;

assign grp_fu_1758_p_din0 = grp_fu_334_p0;

assign grp_fu_1758_p_din1 = grp_fu_334_p1;

assign grp_fu_1758_p_opcode = 2'd0;

assign grp_fu_727_p_ce = grp_fu_330_ce;

assign grp_fu_727_p_din0 = grp_fu_330_p0;

assign grp_fu_727_p_din1 = grp_fu_330_p1;

assign grp_fu_727_p_opcode = 2'd0;

assign grp_fu_742_p_ce = 1'b1;

assign grp_fu_742_p_din0 = grp_fu_354_p0;

assign grp_fu_742_p_din1 = 32'd0;

assign grp_fu_742_p_opcode = 5'd1;

assign grp_operator_Pipeline_VITIS_LOOP_102_3_s_fu_314_ap_start = grp_operator_Pipeline_VITIS_LOOP_102_3_s_fu_314_ap_start_reg;

assign grp_operator_Pipeline_VITIS_LOOP_208_1_s_fu_265_ap_start = grp_operator_Pipeline_VITIS_LOOP_208_1_s_fu_265_ap_start_reg;

assign grp_operator_Pipeline_VITIS_LOOP_82_1_s_fu_294_ap_start = grp_operator_Pipeline_VITIS_LOOP_82_1_s_fu_294_ap_start_reg;

assign grp_operator_Pipeline_VITIS_LOOP_90_2_s_fu_302_ap_start = grp_operator_Pipeline_VITIS_LOOP_90_2_s_fu_302_ap_start_reg;

assign grp_p_mul_1_fu_276_ap_start = grp_p_mul_1_fu_276_ap_start_reg;

assign icmp_ln102_1_fu_622_p2 = ((ap_phi_mux_base_0_lcssa_i2730_phi_fu_206_p4 != 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln102_fu_612_p2 = ((base_fu_606_p2 == 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln391_fu_482_p2 = ((this_01_arg_index2 == zext_ln391_fu_478_p1) ? 1'b1 : 1'b0);

assign icmp_ln60_1_fu_446_p2 = ((tmp_s_fu_432_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln60_2_fu_452_p2 = ((trunc_ln60_fu_442_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln60_fu_423_p2 = ((this_01_i == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln75_1_fu_533_p2 = ((trunc_ln75_fu_523_p1 == 23'd0) ? 1'b1 : 1'b0);

assign icmp_ln75_fu_527_p2 = ((tmp_13_fu_513_p4 != 8'd255) ? 1'b1 : 1'b0);

assign icmp_ln90_fu_559_p2 = ((grp_operator_Pipeline_VITIS_LOOP_82_1_s_fu_294_idx_tmp_out < 32'd3) ? 1'b1 : 1'b0);

assign or_ln60_fu_458_p2 = (icmp_ln60_2_fu_452_p2 | icmp_ln60_1_fu_446_p2);

assign or_ln75_fu_539_p2 = (icmp_ln75_fu_527_p2 | icmp_ln75_1_fu_533_p2);

assign select_ln102_fu_634_p3 = ((icmp_ln102_1_fu_622_p2[0:0] == 1'b1) ? 3'd3 : add_ln102_fu_628_p2);

assign sext_ln98_fu_584_p1 = $signed(xor_ln98_fu_578_p2);

assign sub_ln399_fu_504_p2 = (this_01_read_reg_780 - b_0);

assign sub_ln90_fu_572_p2 = ($signed(2'd2) - $signed(empty_fu_554_p1));

assign tmp_13_fu_513_p4 = {{bitcast_ln75_fu_510_p1[30:23]}};

assign tmp_15_fu_588_p2 = ($signed(sext_ln98_fu_584_p1) + $signed(sub_ln399_reg_853));

assign tmp_s_fu_432_p4 = {{bitcast_ln60_fu_429_p1[30:23]}};

assign trunc_ln60_fu_442_p1 = bitcast_ln60_fu_429_p1[22:0];

assign trunc_ln75_fu_523_p1 = bitcast_ln75_fu_510_p1[22:0];

assign xor_ln90_fu_565_p2 = (empty_fu_554_p1 ^ 2'd3);

assign xor_ln98_fu_578_p2 = (sub_ln90_fu_572_p2 ^ 2'd2);

assign zext_ln102_fu_618_p1 = ap_phi_mux_base_0_lcssa_i2730_phi_fu_206_p4;

assign zext_ln391_fu_478_p1 = b_0_arg_index3;

endmodule //main_operator_div_assign
