{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 02 09:29:35 2019 " "Info: Processing started: Thu May 02 09:29:35 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off SomadorBCD -c SomadorBCD --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off SomadorBCD -c SomadorBCD --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "A\[1\] Display1\[4\] 11.694 ns Longest " "Info: Longest tpd from source pin \"A\[1\]\" to destination pin \"Display1\[4\]\" is 11.694 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.827 ns) 0.827 ns A\[1\] 1 PIN PIN_V8 5 " "Info: 1: + IC(0.000 ns) + CELL(0.827 ns) = 0.827 ns; Loc. = PIN_V8; Fanout = 5; PIN Node = 'A\[1\]'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "" { A[1] } "NODE_NAME" } } { "BCD-COMPLETO-DIAGRAMA.bdf" "" { Schematic "C:/Users/phcl/Desktop/PROJETOSD/projeto/BCD-COMPLETO-DIAGRAMA.bdf" { { 88 264 432 104 "A\[3..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.044 ns) + CELL(0.366 ns) 5.237 ns BCD-DIAGRAMA:inst\|SOMA1-DIAGRAMA:inst1\|inst7~0 2 COMB LCCOMB_X31_Y2_N16 1 " "Info: 2: + IC(4.044 ns) + CELL(0.366 ns) = 5.237 ns; Loc. = LCCOMB_X31_Y2_N16; Fanout = 1; COMB Node = 'BCD-DIAGRAMA:inst\|SOMA1-DIAGRAMA:inst1\|inst7~0'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "4.410 ns" { A[1] BCD-DIAGRAMA:inst|SOMA1-DIAGRAMA:inst1|inst7~0 } "NODE_NAME" } } { "SOMA1-DIAGRAMA.bdf" "" { Schematic "C:/Users/phcl/Desktop/PROJETOSD/projeto/SOMA1-DIAGRAMA.bdf" { { 88 528 592 136 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.264 ns) + CELL(0.366 ns) 5.867 ns BCD-DIAGRAMA:inst\|SOMA1-DIAGRAMA:inst5\|inst4 3 COMB LCCOMB_X31_Y2_N0 9 " "Info: 3: + IC(0.264 ns) + CELL(0.366 ns) = 5.867 ns; Loc. = LCCOMB_X31_Y2_N0; Fanout = 9; COMB Node = 'BCD-DIAGRAMA:inst\|SOMA1-DIAGRAMA:inst5\|inst4'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.630 ns" { BCD-DIAGRAMA:inst|SOMA1-DIAGRAMA:inst1|inst7~0 BCD-DIAGRAMA:inst|SOMA1-DIAGRAMA:inst5|inst4 } "NODE_NAME" } } { "SOMA1-DIAGRAMA.bdf" "" { Schematic "C:/Users/phcl/Desktop/PROJETOSD/projeto/SOMA1-DIAGRAMA.bdf" { { 0 528 592 48 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.378 ns) + CELL(0.228 ns) 6.473 ns BCD-DIAGRAMA:inst\|SOMA1-DIAGRAMA:inst4\|inst4 4 COMB LCCOMB_X31_Y2_N20 3 " "Info: 4: + IC(0.378 ns) + CELL(0.228 ns) = 6.473 ns; Loc. = LCCOMB_X31_Y2_N20; Fanout = 3; COMB Node = 'BCD-DIAGRAMA:inst\|SOMA1-DIAGRAMA:inst4\|inst4'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "0.606 ns" { BCD-DIAGRAMA:inst|SOMA1-DIAGRAMA:inst5|inst4 BCD-DIAGRAMA:inst|SOMA1-DIAGRAMA:inst4|inst4 } "NODE_NAME" } } { "SOMA1-DIAGRAMA.bdf" "" { Schematic "C:/Users/phcl/Desktop/PROJETOSD/projeto/SOMA1-DIAGRAMA.bdf" { { 0 528 592 48 "inst4" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.666 ns) + CELL(0.366 ns) 7.505 ns DISPLAY-DIAGRAMA:inst2\|inst15~0 5 COMB LCCOMB_X31_Y5_N8 1 " "Info: 5: + IC(0.666 ns) + CELL(0.366 ns) = 7.505 ns; Loc. = LCCOMB_X31_Y5_N8; Fanout = 1; COMB Node = 'DISPLAY-DIAGRAMA:inst2\|inst15~0'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "1.032 ns" { BCD-DIAGRAMA:inst|SOMA1-DIAGRAMA:inst4|inst4 DISPLAY-DIAGRAMA:inst2|inst15~0 } "NODE_NAME" } } { "DISPLAY-DIAGRAMA.bdf" "" { Schematic "C:/Users/phcl/Desktop/PROJETOSD/projeto/DISPLAY-DIAGRAMA.bdf" { { 1080 504 568 1128 "inst15" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.257 ns) + CELL(1.932 ns) 11.694 ns Display1\[4\] 6 PIN PIN_H9 0 " "Info: 6: + IC(2.257 ns) + CELL(1.932 ns) = 11.694 ns; Loc. = PIN_H9; Fanout = 0; PIN Node = 'Display1\[4\]'" {  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "4.189 ns" { DISPLAY-DIAGRAMA:inst2|inst15~0 Display1[4] } "NODE_NAME" } } { "BCD-COMPLETO-DIAGRAMA.bdf" "" { Schematic "C:/Users/phcl/Desktop/PROJETOSD/projeto/BCD-COMPLETO-DIAGRAMA.bdf" { { 24 888 1064 40 "Display1\[6..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.085 ns ( 34.93 % ) " "Info: Total cell delay = 4.085 ns ( 34.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.609 ns ( 65.07 % ) " "Info: Total interconnect delay = 7.609 ns ( 65.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/programfiles/altera/quartus9/quartus/bin/TimingClosureFloorplan.fld" "" "11.694 ns" { A[1] BCD-DIAGRAMA:inst|SOMA1-DIAGRAMA:inst1|inst7~0 BCD-DIAGRAMA:inst|SOMA1-DIAGRAMA:inst5|inst4 BCD-DIAGRAMA:inst|SOMA1-DIAGRAMA:inst4|inst4 DISPLAY-DIAGRAMA:inst2|inst15~0 Display1[4] } "NODE_NAME" } } { "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/programfiles/altera/quartus9/quartus/bin/Technology_Viewer.qrui" "11.694 ns" { A[1] {} A[1]~combout {} BCD-DIAGRAMA:inst|SOMA1-DIAGRAMA:inst1|inst7~0 {} BCD-DIAGRAMA:inst|SOMA1-DIAGRAMA:inst5|inst4 {} BCD-DIAGRAMA:inst|SOMA1-DIAGRAMA:inst4|inst4 {} DISPLAY-DIAGRAMA:inst2|inst15~0 {} Display1[4] {} } { 0.000ns 0.000ns 4.044ns 0.264ns 0.378ns 0.666ns 2.257ns } { 0.000ns 0.827ns 0.366ns 0.366ns 0.228ns 0.366ns 1.932ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 0 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "238 " "Info: Peak virtual memory: 238 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 02 09:29:35 2019 " "Info: Processing ended: Thu May 02 09:29:35 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
