============================================================
   Tang Dynasty, V5.0.30786
   Copyright:   Shanghai Anlogic Infotech Co., Ltd.
                2011 - 2021
   Executable = E:/TD/bin/td.exe
   Run by =     ASUS
   Run Date =   Tue Apr 11 19:44:20 2023

   Run on =     DESKTOP-BICF4SF
============================================================
RUN-1002 : start command "import_device eagle_s20.db -package BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
HDL-1007 : analyze verilog file ../rtl/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Interconnect.v
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file ../rtl/GPIO_IO.v
HDL-1007 : analyze verilog file ../rtl/GPIO_IO.v
HDL-8007 ERROR: 'ACK' is not declared in ../rtl/GPIO_IO.v(54)
HDL-8007 ERROR: 'QN_IIC_SDA_reg' is not declared in ../rtl/GPIO_IO.v(54)
HDL-8007 ERROR: ignore module module due to previous errors in ../rtl/GPIO_IO.v(1)
HDL-8007 ERROR: syntax error near 'endmodule' in ../rtl/GPIO_IO.v(63)
HDL-8007 ERROR: Verilog 2000 keyword endmodule used in incorrect context in ../rtl/GPIO_IO.v(63)
HDL-1007 : Verilog file '../rtl/GPIO_IO.v' ignored due to errors
HDL-1007 : analyze verilog file ../rtl/GPIO_IO.v
HDL-8007 ERROR: syntax error near 'endmodule' in ../rtl/GPIO_IO.v(63)
HDL-8007 ERROR: Verilog 2000 keyword endmodule used in incorrect context in ../rtl/GPIO_IO.v(63)
HDL-1007 : Verilog file '../rtl/GPIO_IO.v' ignored due to errors
HDL-1007 : analyze verilog file ../rtl/GPIO_IO.v
HDL-1007 : analyze verilog file ../rtl/GPIO_IO.v
HDL-1007 : analyze verilog file ../rtl/GPIO_IO.v
HDL-1007 : analyze verilog file ../rtl/CortexM0_SoC.v
HDL-1007 : analyze included file F:/jichuangsai/week1_test/rtl/global_def.v in ../rtl/CortexM0_SoC.v(1)
HDL-1007 : back to file '../rtl/CortexM0_SoC.v' in ../rtl/CortexM0_SoC.v(1)
HDL-1007 : analyze verilog file ../rtl/CortexM0_SoC.v
HDL-1007 : analyze included file F:/jichuangsai/week1_test/rtl/global_def.v in ../rtl/CortexM0_SoC.v(1)
HDL-1007 : back to file '../rtl/CortexM0_SoC.v' in ../rtl/CortexM0_SoC.v(1)
HDL-1007 : analyze verilog file ../rtl/CortexM0_SoC.v
HDL-1007 : analyze included file F:/jichuangsai/week1_test/rtl/global_def.v in ../rtl/CortexM0_SoC.v(1)
HDL-1007 : back to file '../rtl/CortexM0_SoC.v' in ../rtl/CortexM0_SoC.v(1)
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file ../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_LED.v
HDL-5007 WARNING: identifier 'mode1' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode2' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode3' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-1007 : analyze verilog file ../rtl/AHBlite_Matrix_Key.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../rtl/Block_RAM.v
HDL-5007 WARNING: converting concatenation to assignment pattern in ../rtl/Block_RAM.v(12)
HDL-1007 : analyze verilog file ../rtl/CortexM0_SoC.v
HDL-1007 : analyze included file F:/jichuangsai/week1_test/rtl/global_def.v in ../rtl/CortexM0_SoC.v(1)
HDL-1007 : back to file '../rtl/CortexM0_SoC.v' in ../rtl/CortexM0_SoC.v(1)
HDL-1007 : analyze verilog file ../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_QN8027_IIC.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_UART.v
HDL-1007 : analyze verilog file ../rtl/clkuart_pwm.v
HDL-1007 : analyze verilog file ../rtl/UART_RX.v
HDL-1007 : analyze verilog file ../rtl/UART_TX.v
HDL-1007 : analyze verilog file ../rtl/FIFO.v
HDL-1007 : analyze verilog file ../rtl/GPIO_IO.v
RUN-1002 : start command "elaborate -top CortexM0_SoC"
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
HDL-5007 WARNING: port 'CODENSEQ' remains unconnected for this instance in ../rtl/CortexM0_SoC.v(99)
HDL-1007 : elaborate module CortexM0_SoC in ../rtl/CortexM0_SoC.v(2)
HDL-1007 : elaborate module cortexm0ds_logic in ../rtl/cortexm0ds_logic.v(27)
HDL-1007 : elaborate module AHBlite_Interconnect in ../rtl/AHBlite_Interconnect.v(1)
HDL-1007 : elaborate module AHBlite_Decoder in ../rtl/AHBlite_Decoder.v(1)
HDL-1007 : elaborate module AHBlite_SlaveMUX in ../rtl/AHBlite_SlaveMUX.v(1)
HDL-5007 WARNING: case condition never applies in ../rtl/AHBlite_SlaveMUX.v(79)
HDL-5007 WARNING: case condition never applies in ../rtl/AHBlite_SlaveMUX.v(80)
HDL-5007 WARNING: case condition never applies in ../rtl/AHBlite_SlaveMUX.v(98)
HDL-5007 WARNING: case condition never applies in ../rtl/AHBlite_SlaveMUX.v(99)
HDL-5007 WARNING: case condition never applies in ../rtl/AHBlite_SlaveMUX.v(117)
HDL-5007 WARNING: case condition never applies in ../rtl/AHBlite_SlaveMUX.v(118)
HDL-1007 : elaborate module AHBlite_Block_RAM in ../rtl/AHBlite_Block_RAM.v(1)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 2 for port 'HRESP' in ../rtl/CortexM0_SoC.v(440)
HDL-1007 : elaborate module AHBlite_LED in ../rtl/AHBlite_LED.v(1)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 2 for port 'HRESP' in ../rtl/CortexM0_SoC.v(497)
HDL-1007 : elaborate module AHBlite_UART in ../rtl/AHBlite_UART.v(1)
HDL-1007 : elaborate module AHBlite_Matrix_Key in ../rtl/AHBlite_Matrix_Key.v(1)
HDL-1007 : elaborate module AHBlite_QN8027_IIC in ../rtl/AHBlite_QN8027_IIC.v(1)
HDL-1007 : elaborate module AHBlite_GPIO in ../rtl/GPIO_IO.v(1)
HDL-1007 : elaborate module clkuart_pwm in ../rtl/clkuart_pwm.v(2)
HDL-1007 : elaborate module UART_RX in ../rtl/UART_RX.v(1)
HDL-1007 : elaborate module UART_TX in ../rtl/UART_TX.v(1)
HDL-1007 : elaborate module FIFO in ../rtl/FIFO.v(3)
HDL-1007 : elaborate module Block_RAM in ../rtl/Block_RAM.v(1)
HDL-5007 WARNING: net 'HREADYOUT_P7' does not have a driver in ../rtl/CortexM0_SoC.v(274)
HDL-5007 WARNING: net 'HRDATA_P7[31]' does not have a driver in ../rtl/CortexM0_SoC.v(275)
HDL-5007 WARNING: net 'HRESP_P7' does not have a driver in ../rtl/CortexM0_SoC.v(276)
HDL-1200 : Current top model is CortexM0_SoC
HDL-1100 : Inferred 2 RAMs.
RUN-1003 : finish command "elaborate -top CortexM0_SoC" in  3.405978s wall, 2.953125s user + 0.109375s system = 3.062500s CPU (89.9%)

RUN-1004 : used memory is 356 MB, reserved memory is 298 MB, peak memory is 540 MB
RUN-1002 : start command "read_adc ../../week1/M0.adc"
RUN-1002 : start command "set_pin_assignment  Col[0]   LOCATION = E11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Col[1]   LOCATION = D11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Col[2]   LOCATION = C11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Col[3]   LOCATION = F10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LED[0]   LOCATION = B14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LED[1]   LOCATION = B15; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LED[2]   LOCATION = B16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LED[3]   LOCATION = C15; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LED[4]   LOCATION = C16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LED[5]   LOCATION = E13; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LED[6]   LOCATION = E16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LED[7]   LOCATION = F16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  QN_IIC_SCL   LOCATION = P7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  QN_IIC_SDA   LOCATION = L8; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  RSTn   LOCATION = A9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  RXD_1   LOCATION = F12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Row[0]   LOCATION = E10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Row[1]   LOCATION = C10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Row[2]   LOCATION = F9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Row[3]   LOCATION = D9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  SWCLK   LOCATION = R2; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  SWDIO   LOCATION = P2; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  System_clk   LOCATION = R7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  TXD_1   LOCATION = D12; IOSTANDARD = LVCMOS33; "
USR-6010 WARNING: ADC constraints: pin IO[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin IO[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin IO[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin IO[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin IO[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin IO[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin IO[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin IO[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin QN_REF24MHz has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file E:/TD/license/Anlogic.lic
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
SYN-1012 : SanityCheck: Model "CortexM0_SoC"
SYN-1012 : SanityCheck: Model "AHBlite_GPIO"
SYN-1012 : SanityCheck: Model "AHBlite_Interconnect"
SYN-1012 : SanityCheck: Model "AHBlite_Decoder"
SYN-1012 : SanityCheck: Model "AHBlite_SlaveMUX"
SYN-1012 : SanityCheck: Model "AHBlite_LED"
SYN-1012 : SanityCheck: Model "AHBlite_Matrix_Key"
SYN-1012 : SanityCheck: Model "AHBlite_QN8027_IIC"
SYN-1012 : SanityCheck: Model "AHBlite_Block_RAM"
SYN-1012 : SanityCheck: Model "Block_RAM"
SYN-1012 : SanityCheck: Model "UART_RX"
SYN-1012 : SanityCheck: Model "UART_TX"
SYN-1012 : SanityCheck: Model "FIFO"
SYN-1012 : SanityCheck: Model "AHBlite_UART"
SYN-1012 : SanityCheck: Model "clkuart_pwm"
SYN-1012 : SanityCheck: Model "cortexm0ds_logic"
SYN-1043 : Mark AHBlite_QN8027_IIC as IO macro for instance u36
SYN-1016 : Merged 12 instances.
SYN-1026 : Infer Logic BRAM(ram_mem_al_u00)
	 port mode: single dual port
	 port a size: 4096 x 32	 write mode: NORMAL
	 port b size: 4096 x 32	 write mode: READBEFOREWRITE
SYN-1026 : Infer Logic BRAM(ram_mem_al_u10)
	 port mode: single dual port
	 port a size: 4096 x 32	 write mode: NORMAL
	 port b size: 4096 x 32	 write mode: READBEFOREWRITE
SYN-1026 : Infer Logic BRAM(ram_mem_al_u20)
	 port mode: single dual port
	 port a size: 4096 x 32	 write mode: NORMAL
	 port b size: 4096 x 32	 write mode: READBEFOREWRITE
SYN-1026 : Infer Logic BRAM(ram_mem_al_u30)
	 port mode: single dual port
	 port a size: 4096 x 32	 write mode: NORMAL
	 port b size: 4096 x 32	 write mode: READBEFOREWRITE
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1016 : Merged 31 instances.
SYN-1027 : Infer Logic DRAM(al_ram_mem) read 32x8, write 32x8
SYN-1023 : Infer 1 Logic DRAMs, 0 Logic BRAMs.
SYN-1011 : Flatten model CortexM0_SoC
SYN-1011 : Flatten model AHBlite_GPIO
SYN-1011 : Flatten model AHBlite_Interconnect
SYN-1011 : Flatten model AHBlite_Decoder
SYN-1011 : Flatten model AHBlite_SlaveMUX
SYN-1016 : Merged 2 instances.
SYN-1011 : Flatten model AHBlite_LED
SYN-1011 : Flatten model AHBlite_Matrix_Key
SYN-1011 : Flatten model AHBlite_QN8027_IIC
SYN-1011 : Flatten model AHBlite_Block_RAM
SYN-1011 : Flatten model Block_RAM
SYN-1011 : Flatten model UART_RX
SYN-1011 : Flatten model UART_TX
SYN-1011 : Flatten model FIFO
SYN-1016 : Merged 5 instances.
SYN-1011 : Flatten model AHBlite_UART
SYN-1011 : Flatten model clkuart_pwm
SYN-1011 : Flatten model cortexm0ds_logic
SYN-1016 : Merged 81 instances.
SYN-5034 WARNING: Undriven pin: model "CortexM0_SoC" / pin "QN_REF24MHz" net"QN_REF24MHz"
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P7[0]" in ../rtl/CortexM0_SoC.v(275)
SYN-5014 WARNING: the net's pin: pin "i6" in ../rtl/AHBlite_SlaveMUX.v(110)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P7[1]" in ../rtl/CortexM0_SoC.v(275)
SYN-5014 WARNING: the net's pin: pin "i6" in ../rtl/AHBlite_SlaveMUX.v(110)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P7[2]" in ../rtl/CortexM0_SoC.v(275)
SYN-5014 WARNING: the net's pin: pin "i6" in ../rtl/AHBlite_SlaveMUX.v(110)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P7[3]" in ../rtl/CortexM0_SoC.v(275)
SYN-5014 WARNING: the net's pin: pin "i6" in ../rtl/AHBlite_SlaveMUX.v(110)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P7[4]" in ../rtl/CortexM0_SoC.v(275)
SYN-5014 WARNING: the net's pin: pin "i6" in ../rtl/AHBlite_SlaveMUX.v(110)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P7[5]" in ../rtl/CortexM0_SoC.v(275)
SYN-5014 WARNING: the net's pin: pin "i6" in ../rtl/AHBlite_SlaveMUX.v(110)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P7[6]" in ../rtl/CortexM0_SoC.v(275)
SYN-5014 WARNING: the net's pin: pin "i6" in ../rtl/AHBlite_SlaveMUX.v(110)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P7[7]" in ../rtl/CortexM0_SoC.v(275)
SYN-5014 WARNING: the net's pin: pin "i6" in ../rtl/AHBlite_SlaveMUX.v(110)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HREADYOUT_P7" in ../rtl/CortexM0_SoC.v(274)
SYN-5014 WARNING: the net's pin: pin "i6" in ../rtl/AHBlite_SlaveMUX.v(72)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRESP_P7" in ../rtl/CortexM0_SoC.v(276)
SYN-5014 WARNING: the net's pin: pin "i6" in ../rtl/AHBlite_SlaveMUX.v(91)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1014 : Optimize round 1
SYN-1032 : 22666/500 useful/useless nets, 22213/245 useful/useless insts
SYN-1021 : Optimized 39 onehot mux instances.
SYN-1020 : Optimized 70 distributor mux.
SYN-1016 : Merged 92 instances.
SYN-1015 : Optimize round 1, 1078 better
SYN-1014 : Optimize round 2
SYN-1032 : 22564/35 useful/useless nets, 22112/148 useful/useless insts
SYN-1015 : Optimize round 2, 179 better
SYN-1014 : Optimize round 3
SYN-1015 : Optimize round 3, 0 better
SYN-1014 : Optimize round 1
SYN-1044 : Optimized 147 inv instances.
SYN-1032 : 20667/391 useful/useless nets, 20456/339 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1016 : Merged 58 instances.
SYN-1015 : Optimize round 1, 4277 better
SYN-1014 : Optimize round 2
SYN-1032 : 19629/1 useful/useless nets, 19418/6 useful/useless insts
SYN-1015 : Optimize round 2, 7 better
SYN-1014 : Optimize round 3
SYN-1032 : 19624/0 useful/useless nets, 19413/1 useful/useless insts
SYN-1015 : Optimize round 3, 4 better
SYN-1014 : Optimize round 4
SYN-1015 : Optimize round 4, 0 better
RUN-1003 : finish command "optimize_rtl" in  4.677556s wall, 3.984375s user + 0.281250s system = 4.265625s CPU (91.2%)

RUN-1004 : used memory is 449 MB, reserved memory is 393 MB, peak memory is 540 MB
RUN-1002 : start command "report_area -file CortexM0_SOC_rtl.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC***

IO Statistics
#IO                        33
  #input                    8
  #output                  15
  #inout                   10

Gate Statistics
#Basic gates            19707
  #and                   9359
  #nand                     0
  #or                    1967
  #nor                      0
  #xor                     73
  #xnor                     0
  #buf                      0
  #not                   6337
  #bufif1                   3
  #MX21                   531
  #FADD                     0
  #DFF                   1437
  #LATCH                    0
#MACRO_ADD                 17
#MACRO_EQ                  49
#MACRO_MULT                 1
#MACRO_MUX                144

Report Hierarchy Area:
+----------------------------------------------------+
|Instance  |Module           |gates  |seq    |macros |
+----------------------------------------------------+
|top       |CortexM0_SoC     |18270  |1437   |68     |
|  u_logic |cortexm0ds_logic |18085  |1285   |14     |
+----------------------------------------------------+

RUN-1002 : start command "read_sdc ../../week1/Task2.sdc"
RUN-1002 : start command "get_ports  System_clk "
RUN-1002 : start command "create_clock -name System_clk -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: System_clk, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1104 : Import SDC file ../../week1/Task2.sdc finished, there are 0 nets kept by constraints.
RUN-1002 : start command "export_db CortexM0_SOC_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db CortexM0_SOC_rtl.db" in  1.727808s wall, 1.640625s user + 0.078125s system = 1.718750s CPU (99.5%)

RUN-1004 : used memory is 563 MB, reserved memory is 511 MB, peak memory is 563 MB
RUN-1002 : start command "optimize_gate -maparea CortexM0_SOC_gate.area"
RUN-1001 : Open license file E:/TD/license/Anlogic.lic
RUN-1001 : Print Gate Property
RUN-1001 : ----------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  
RUN-1001 : ----------------------------------------------------------
RUN-1001 :        auto_partition       |    fine    |       fine       
RUN-1001 :         cascade_dsp         |    off     |       off        
RUN-1001 :         cascade_eram        |     on     |        on        
RUN-1001 :        gate_sim_model       |    off     |       off        
RUN-1001 :        map_sim_model        |    off     |       off        
RUN-1001 :           opt_area          |   medium   |      medium      
RUN-1001 :          opt_timing         |    auto    |       auto       
RUN-1001 :         pack_effort         |   medium   |      medium      
RUN-1001 :      pack_lslice_ripple     |     on     |        on        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        
RUN-1001 :        pack_seq_in_io       |     on     |        on        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        
RUN-1001 :            report           |  standard  |     standard     
RUN-1001 : ----------------------------------------------------------
SYN-2001 : Map 33 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2531 : Dram(UART1_TX/FIFO/al_ram_mem) write 32x8, read 32x8
SYN-2531 : DRAM UART1_TX/FIFO/al_ram_mem has no init file
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1016 : Merged 136 instances.
SYN-2501 : Optimize round 1, 491 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 10 macro adder
SYN-1019 : Optimized 375 mux instances.
SYN-1016 : Merged 18 instances.
SYN-1032 : 20800/387 useful/useless nets, 20475/1 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Map 1 macro multiplier
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 19717/68 useful/useless nets, 19418/1 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 69 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 0 better
SYN-2501 : Map 8 macro adder
SYN-1016 : Merged 8 instances.
SYN-1032 : 20151/2 useful/useless nets, 19920/0 useful/useless insts
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3004 : Optimized 1 const0 DFF(s)
SYN-1032 : 20789/4 useful/useless nets, 20558/4 useful/useless insts
SYN-3004 : Optimized 1 const0 DFF(s)
SYN-1032 : 20787/2 useful/useless nets, 20556/2 useful/useless insts
SYN-1032 : 21248/72 useful/useless nets, 20909/66 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 13, tpin num: 65019, tnet num: 21266, tinst num: 20912, tnode num: 89326, tedge num: 99396.
TMR-2508 : Levelizing timing graph completed, there are 281 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 21266 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 267 (3.52), #lev = 5 (3.18)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 266 (3.47), #lev = 6 (3.11)
SYN-3001 : Logic optimization runtime opt =   0.14 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 773 instances into 273 LUTs, name keeping = 67%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 5146 (3.97), #lev = 21 (8.32)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 5151 (3.88), #lev = 18 (7.81)
SYN-3001 : Logic optimization runtime opt =   1.14 sec, map = 2646.11 sec
SYN-3001 : Mapper mapped 18426 instances into 5151 LUTs, name keeping = 31%.
RUN-1002 : start command "report_area -file CortexM0_SOC_gate.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC***

IO Statistics
#IO                        33
  #input                    8
  #output                  15
  #inout                   10

LUT Statistics
#Total_luts              5659
  #lut4                  3745
  #lut5                  1679
  #lut6                     0
  #lut5_mx41                0
  #lut4_alu1b             235

Utilization Statistics
#lut                     5659   out of  19600   28.87%
#reg                     1429   out of  19600    7.29%
#le                         0
#dsp                        3   out of     29   10.34%
#bram                       0   out of     64    0.00%
  #bram9k                   0
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#dram                       4
#pad                       33   out of    188   17.55%
  #ireg                     0
  #oreg                     6
  #treg                     0
#pll                        0   out of      4    0.00%

Report Hierarchy Area:
+--------------------------------------------------------------------+
|Instance  |Module           |lut    |ripple |seq    |bram   |dsp    |
+--------------------------------------------------------------------+
|top       |CortexM0_SoC     |5424   |235    |1435   |0      |3      |
|  u_logic |cortexm0ds_logic |5151   |173    |1283   |0      |3      |
+--------------------------------------------------------------------+

SYN-1001 : Packing model "CortexM0_SoC" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 146 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 29 adder to BLE ...
SYN-4008 : Packed 29 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4013 : Packed 4 DRAM and 0 SEQ.
SYN-1001 : Packing model "cortexm0ds_logic" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 1283 DFF/LATCH to SEQ ...
SYN-4009 : Pack 3 carry chain into lslice
SYN-4007 : Packing 76 adder to BLE ...
SYN-4008 : Packed 76 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1003 : finish command "optimize_gate -maparea CortexM0_SOC_gate.area" in  17.385318s wall, 16.265625s user + 0.562500s system = 16.828125s CPU (96.8%)

RUN-1004 : used memory is 625 MB, reserved memory is 593 MB, peak memory is 886 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
SYN-1011 : Flatten model cortexm0ds_logic
SYN-1016 : Merged 1 instances.
SYN-1016 : Merged 2 instances.
RUN-1002 : start command "read_sdc ../../week1/Task2.sdc"
RUN-1002 : start command "get_ports  System_clk "
RUN-1002 : start command "create_clock -name System_clk -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: System_clk, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1104 : Import SDC file ../../week1/Task2.sdc finished, there are 0 nets kept by constraints.
RUN-1002 : start command "export_db CortexM0_SOC_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db CortexM0_SOC_gate.db" in  2.313582s wall, 2.250000s user + 0.078125s system = 2.328125s CPU (100.6%)

RUN-1004 : used memory is 637 MB, reserved memory is 597 MB, peak memory is 886 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file E:/TD/license/Anlogic.lic
RUN-1001 : Print Place Property
RUN-1001 : ------------------------------------------------
RUN-1001 :     Parameters    |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------
RUN-1001 :   detailed_place  |     on     |        on        
RUN-1001 :       effort      |   medium   |      medium      
RUN-1001 :     opt_timing    |   medium   |      medium      
RUN-1001 :    pr_strategy    |     1      |        1         
RUN-1001 :     relaxation    |    1.00    |       1.00       
RUN-1001 :      retiming     |    off     |       off        
RUN-1001 : ------------------------------------------------
RUN-1002 : start command "set_param place timing_factor 2.5"
RUN-1002 : start command "set_param route tactics length"
RUN-1002 : start command "set_param route least_critical_net_perc 20"
RUN-1002 : start command "set_param route most_critical_net_perc 60"
PHY-3001 : Placer runs in 8 thread(s).
SYN-4024 : Net "System_clk_pad" drive clk pins.
SYN-4024 : Net "u_logic/SWCLKTCK_pad" drive clk pins.
SYN-4024 : Net "LED_Interface/light_clk" drive clk pins.
SYN-4025 : Tag rtl::Net LED_Interface/light_clk as clock net
SYN-4025 : Tag rtl::Net System_clk_pad as clock net
SYN-4025 : Tag rtl::Net u_logic/SWCLKTCK_pad as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u_logic/SWCLKTCK_pad to drive 107 clock pins.
SYN-4015 : Create BUFG instance for clk Net LED_Interface/light_clk to drive 20 clock pins.
PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 6994 instances
RUN-1001 : 5423 luts, 1429 seqs, 63 mslices, 38 lslices, 33 pads, 0 brams, 3 dsps
RUN-1001 : There are total 7306 nets
RUN-1001 : 3677 nets have 2 pins
RUN-1001 : 2657 nets have [3 - 5] pins
RUN-1001 : 630 nets have [6 - 10] pins
RUN-1001 : 182 nets have [11 - 20] pins
RUN-1001 : 145 nets have [21 - 99] pins
RUN-1001 : 15 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 6992 instances, 5423 luts, 1429 seqs, 101 slices, 15 macros(101 instances: 63 mslices 38 lslices)
PHY-3001 : Cell area utilization is 28%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 13, tpin num: 33113, tnet num: 7260, tinst num: 6992, tnode num: 37481, tedge num: 53610.
TMR-2508 : Levelizing timing graph completed, there are 45 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 7260 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.776553s wall, 0.718750s user + 0.062500s system = 0.781250s CPU (100.6%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 1.72453e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 6992.
PHY-3001 : End clustering;  0.000014s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 28%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 1.51391e+06, overlap = 6.75
PHY-3002 : Step(2): len = 1.34877e+06, overlap = 6.75
PHY-3002 : Step(3): len = 1.25361e+06, overlap = 7.375
PHY-3002 : Step(4): len = 1.16901e+06, overlap = 4
PHY-3002 : Step(5): len = 1.15564e+06, overlap = 6
PHY-3002 : Step(6): len = 1.1422e+06, overlap = 6.59375
PHY-3002 : Step(7): len = 1.10141e+06, overlap = 12.3125
PHY-3002 : Step(8): len = 986051, overlap = 49.875
PHY-3002 : Step(9): len = 885273, overlap = 58.1563
PHY-3002 : Step(10): len = 863349, overlap = 60.125
PHY-3002 : Step(11): len = 855062, overlap = 60.9063
PHY-3002 : Step(12): len = 841809, overlap = 60.4375
PHY-3002 : Step(13): len = 829002, overlap = 67.0938
PHY-3002 : Step(14): len = 820416, overlap = 68.9375
PHY-3002 : Step(15): len = 812549, overlap = 70.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000100351
PHY-3002 : Step(16): len = 810382, overlap = 65.9063
PHY-3002 : Step(17): len = 804860, overlap = 59.8438
PHY-3002 : Step(18): len = 796355, overlap = 58.4063
PHY-3002 : Step(19): len = 793331, overlap = 57.4688
PHY-3002 : Step(20): len = 789774, overlap = 48.5
PHY-3002 : Step(21): len = 781924, overlap = 45.375
PHY-3002 : Step(22): len = 778388, overlap = 45.4375
PHY-3002 : Step(23): len = 775284, overlap = 40.125
PHY-3002 : Step(24): len = 766885, overlap = 34.0938
PHY-3002 : Step(25): len = 760284, overlap = 35.3438
PHY-3002 : Step(26): len = 758311, overlap = 36.625
PHY-3002 : Step(27): len = 725247, overlap = 21.75
PHY-3002 : Step(28): len = 716907, overlap = 23.4688
PHY-3002 : Step(29): len = 708551, overlap = 19.0313
PHY-3002 : Step(30): len = 704475, overlap = 19.75
PHY-3002 : Step(31): len = 700970, overlap = 22.1563
PHY-3002 : Step(32): len = 699056, overlap = 23.4688
PHY-3002 : Step(33): len = 686366, overlap = 22.0938
PHY-3002 : Step(34): len = 683093, overlap = 21.8125
PHY-3002 : Step(35): len = 681334, overlap = 21.9688
PHY-3002 : Step(36): len = 675707, overlap = 19.6563
PHY-3002 : Step(37): len = 673576, overlap = 22.3125
PHY-3002 : Step(38): len = 671832, overlap = 22.625
PHY-3002 : Step(39): len = 666830, overlap = 21.5313
PHY-3002 : Step(40): len = 663291, overlap = 23.7813
PHY-3002 : Step(41): len = 660937, overlap = 21.75
PHY-3002 : Step(42): len = 654974, overlap = 23.9688
PHY-3002 : Step(43): len = 652283, overlap = 22.7188
PHY-3002 : Step(44): len = 649866, overlap = 24.1563
PHY-3002 : Step(45): len = 647047, overlap = 21.875
PHY-3002 : Step(46): len = 641934, overlap = 25.75
PHY-3002 : Step(47): len = 640304, overlap = 26.3125
PHY-3002 : Step(48): len = 637163, overlap = 26.875
PHY-3002 : Step(49): len = 632199, overlap = 27.25
PHY-3002 : Step(50): len = 630159, overlap = 27.5625
PHY-3002 : Step(51): len = 626986, overlap = 26.2813
PHY-3002 : Step(52): len = 623765, overlap = 29.875
PHY-3002 : Step(53): len = 622722, overlap = 27.5938
PHY-3002 : Step(54): len = 618773, overlap = 30.75
PHY-3002 : Step(55): len = 607261, overlap = 30.7188
PHY-3002 : Step(56): len = 604920, overlap = 34.1875
PHY-3002 : Step(57): len = 602651, overlap = 32.9063
PHY-3002 : Step(58): len = 599581, overlap = 35.5
PHY-3002 : Step(59): len = 599175, overlap = 36.4063
PHY-3002 : Step(60): len = 595404, overlap = 38.7813
PHY-3002 : Step(61): len = 589201, overlap = 42.5938
PHY-3002 : Step(62): len = 587368, overlap = 40.4375
PHY-3002 : Step(63): len = 585601, overlap = 43
PHY-3002 : Step(64): len = 584056, overlap = 41.2188
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000200703
PHY-3002 : Step(65): len = 585327, overlap = 38.7813
PHY-3002 : Step(66): len = 593135, overlap = 34.75
PHY-3002 : Step(67): len = 596510, overlap = 33.0938
PHY-3002 : Step(68): len = 597152, overlap = 34.7188
PHY-3002 : Step(69): len = 599851, overlap = 33.375
PHY-3002 : Step(70): len = 604339, overlap = 28.3438
PHY-3002 : Step(71): len = 605773, overlap = 27.1563
PHY-3002 : Step(72): len = 607220, overlap = 28.3125
PHY-3002 : Step(73): len = 609427, overlap = 24.125
PHY-3002 : Step(74): len = 611484, overlap = 24.1875
PHY-3002 : Step(75): len = 612792, overlap = 20.4688
PHY-3002 : Step(76): len = 614451, overlap = 20.5313
PHY-3002 : Step(77): len = 618171, overlap = 17.7813
PHY-3002 : Step(78): len = 618653, overlap = 15.875
PHY-3002 : Step(79): len = 618899, overlap = 13.4375
PHY-3002 : Step(80): len = 621272, overlap = 7.96875
PHY-3002 : Step(81): len = 627624, overlap = 9.4375
PHY-3002 : Step(82): len = 627011, overlap = 7.0625
PHY-3002 : Step(83): len = 626336, overlap = 9.4375
PHY-3002 : Step(84): len = 625302, overlap = 7.09375
PHY-3002 : Step(85): len = 624988, overlap = 7.15625
PHY-3002 : Step(86): len = 624852, overlap = 7.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000401405
PHY-3002 : Step(87): len = 626128, overlap = 6.90625
PHY-3002 : Step(88): len = 632939, overlap = 6.3125
PHY-3002 : Step(89): len = 637793, overlap = 5.9375
PHY-3002 : Step(90): len = 638431, overlap = 5.53125
PHY-3002 : Step(91): len = 641592, overlap = 7.59375
PHY-3002 : Step(92): len = 650152, overlap = 7.03125
PHY-3002 : Step(93): len = 651632, overlap = 4.625
PHY-3002 : Step(94): len = 652170, overlap = 4.4375
PHY-3002 : Step(95): len = 655914, overlap = 3.1875
PHY-3002 : Step(96): len = 658060, overlap = 5.375
PHY-3002 : Step(97): len = 658536, overlap = 3.15625
PHY-3002 : Step(98): len = 658986, overlap = 2.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000685282
PHY-3002 : Step(99): len = 659445, overlap = 2.75
PHY-3002 : Step(100): len = 666858, overlap = 5.59375
PHY-3002 : Step(101): len = 673600, overlap = 5.03125
PHY-3002 : Step(102): len = 673860, overlap = 2.65625
PHY-3002 : Step(103): len = 674443, overlap = 2.65625
PHY-3002 : Step(104): len = 677259, overlap = 2.5
PHY-3002 : Step(105): len = 684010, overlap = 4.8125
PHY-3002 : Step(106): len = 684436, overlap = 2.625
PHY-3002 : Step(107): len = 685057, overlap = 4.875
PHY-3002 : Step(108): len = 690148, overlap = 7
PHY-3002 : Step(109): len = 692092, overlap = 2.4375
PHY-3002 : Step(110): len = 692421, overlap = 2.4375
PHY-3002 : Step(111): len = 692689, overlap = 2.4375
PHY-3002 : Step(112): len = 695352, overlap = 2.28125
PHY-3002 : Step(113): len = 699046, overlap = 2.375
PHY-3002 : Step(114): len = 699320, overlap = 4.625
PHY-3002 : Step(115): len = 699303, overlap = 2.5
PHY-3002 : Step(116): len = 700106, overlap = 2.3125
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00120852
PHY-3002 : Step(117): len = 702903, overlap = 4.5625
PHY-3002 : Step(118): len = 706291, overlap = 4.625
PHY-3002 : Step(119): len = 707269, overlap = 2.4375
PHY-3002 : Step(120): len = 708082, overlap = 4.6875
PHY-3002 : Step(121): len = 709800, overlap = 0.25
PHY-3002 : Step(122): len = 713429, overlap = 2.4375
PHY-3002 : Step(123): len = 714758, overlap = 0.0625
PHY-3002 : Step(124): len = 715614, overlap = 2.25
PHY-3002 : Step(125): len = 717228, overlap = 4.5
PHY-3002 : Step(126): len = 720311, overlap = 4.5
PHY-3002 : Step(127): len = 721186, overlap = 0
PHY-3002 : Step(128): len = 721944, overlap = 4.5
PHY-3002 : Step(129): len = 724223, overlap = 2.25
PHY-3002 : Step(130): len = 725507, overlap = 0
PHY-3002 : Step(131): len = 726323, overlap = 2.25
PHY-3002 : Step(132): len = 726763, overlap = 4.5
PHY-3002 : Step(133): len = 727427, overlap = 2.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.009066s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 34%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.58428e+06, over cnt = 582(1%), over = 752, worst = 4
PHY-1002 : len = 1.5867e+06, over cnt = 404(1%), over = 484, worst = 4
PHY-1002 : len = 1.58834e+06, over cnt = 285(0%), over = 340, worst = 4
PHY-1002 : len = 1.58743e+06, over cnt = 191(0%), over = 235, worst = 4
PHY-1002 : len = 1.58427e+06, over cnt = 119(0%), over = 148, worst = 3
PHY-1001 : End global iterations;  1.039497s wall, 1.546875s user + 0.000000s system = 1.546875s CPU (148.8%)

PHY-1001 : Congestion index: top1 = 79.38, top5 = 67.50, top10 = 60.00, top15 = 54.38.
PHY-3001 : End congestion estimation;  1.517646s wall, 2.015625s user + 0.000000s system = 2.015625s CPU (132.8%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7260 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.424813s wall, 0.421875s user + 0.000000s system = 0.421875s CPU (99.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 7.9622e-05
PHY-3002 : Step(134): len = 691532, overlap = 8.875
PHY-3002 : Step(135): len = 657651, overlap = 15.625
PHY-3002 : Step(136): len = 636010, overlap = 22.5313
PHY-3002 : Step(137): len = 606979, overlap = 36.2188
PHY-3002 : Step(138): len = 573012, overlap = 49.9063
PHY-3002 : Step(139): len = 551270, overlap = 65.5313
PHY-3002 : Step(140): len = 530948, overlap = 75.9063
PHY-3002 : Step(141): len = 510152, overlap = 85.1875
PHY-3002 : Step(142): len = 499777, overlap = 83.5938
PHY-3002 : Step(143): len = 484432, overlap = 80.3125
PHY-3002 : Step(144): len = 472247, overlap = 77.5313
PHY-3002 : Step(145): len = 465638, overlap = 75.8438
PHY-3002 : Step(146): len = 458071, overlap = 70.5
PHY-3002 : Step(147): len = 453188, overlap = 70.6563
PHY-3002 : Step(148): len = 448558, overlap = 69.2813
PHY-3002 : Step(149): len = 445533, overlap = 67.5938
PHY-3002 : Step(150): len = 442256, overlap = 65.9688
PHY-3002 : Step(151): len = 439756, overlap = 64.5625
PHY-3002 : Step(152): len = 436957, overlap = 64.4688
PHY-3002 : Step(153): len = 433974, overlap = 66.375
PHY-3002 : Step(154): len = 432196, overlap = 68.0625
PHY-3002 : Step(155): len = 429190, overlap = 69.25
PHY-3002 : Step(156): len = 426445, overlap = 68.8438
PHY-3002 : Step(157): len = 424126, overlap = 69.1875
PHY-3002 : Step(158): len = 422082, overlap = 68.75
PHY-3002 : Step(159): len = 419270, overlap = 68.2813
PHY-3002 : Step(160): len = 416930, overlap = 67.0313
PHY-3002 : Step(161): len = 413879, overlap = 64.3125
PHY-3002 : Step(162): len = 411709, overlap = 63.7188
PHY-3002 : Step(163): len = 408902, overlap = 61.6875
PHY-3002 : Step(164): len = 406531, overlap = 59.2813
PHY-3002 : Step(165): len = 404830, overlap = 59.9063
PHY-3002 : Step(166): len = 403289, overlap = 60.0938
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000159244
PHY-3002 : Step(167): len = 417328, overlap = 39.8125
PHY-3002 : Step(168): len = 433291, overlap = 21.125
PHY-3002 : Step(169): len = 439657, overlap = 16.8125
PHY-3002 : Step(170): len = 446119, overlap = 14.9063
PHY-3002 : Step(171): len = 450856, overlap = 13.2813
PHY-3002 : Step(172): len = 451636, overlap = 12.7188
PHY-3002 : Step(173): len = 453187, overlap = 12.3438
PHY-3002 : Step(174): len = 452573, overlap = 12.0938
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000318488
PHY-3002 : Step(175): len = 466774, overlap = 7.96875
PHY-3002 : Step(176): len = 484996, overlap = 3.0625
PHY-3002 : Step(177): len = 490638, overlap = 3.0625
PHY-3002 : Step(178): len = 497012, overlap = 3.46875
PHY-3002 : Step(179): len = 498335, overlap = 4.28125
PHY-3002 : Step(180): len = 500369, overlap = 3.96875
PHY-3002 : Step(181): len = 499376, overlap = 3.9375
PHY-3002 : Step(182): len = 498864, overlap = 6.4375
PHY-3002 : Step(183): len = 497280, overlap = 4.46875
PHY-3002 : Step(184): len = 496988, overlap = 4
PHY-3002 : Step(185): len = 496180, overlap = 5.71875
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000636976
PHY-3002 : Step(186): len = 513187, overlap = 0.90625
PHY-3002 : Step(187): len = 524552, overlap = 1.84375
PHY-3002 : Step(188): len = 533528, overlap = 1.5625
PHY-3002 : Step(189): len = 539294, overlap = 0.625
PHY-3002 : Step(190): len = 546868, overlap = 1.1875
PHY-3002 : Step(191): len = 550446, overlap = 0.4375
PHY-3002 : Step(192): len = 552428, overlap = 0.4375
PHY-3002 : Step(193): len = 551715, overlap = 0.4375
PHY-3002 : Step(194): len = 550556, overlap = 0.65625
PHY-3002 : Step(195): len = 548153, overlap = 0.34375
PHY-3002 : Step(196): len = 546107, overlap = 0.1875
PHY-3002 : Step(197): len = 543750, overlap = 0.6875
PHY-3002 : Step(198): len = 542163, overlap = 0.46875
PHY-3002 : Step(199): len = 539967, overlap = 0.53125
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 34%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.25718e+06, over cnt = 460(1%), over = 613, worst = 4
PHY-1002 : len = 1.26117e+06, over cnt = 222(0%), over = 272, worst = 4
PHY-1002 : len = 1.26214e+06, over cnt = 103(0%), over = 123, worst = 2
PHY-1002 : len = 1.26247e+06, over cnt = 65(0%), over = 74, worst = 2
PHY-1002 : len = 1.26241e+06, over cnt = 39(0%), over = 44, worst = 2
PHY-1001 : End global iterations;  0.833315s wall, 1.328125s user + 0.015625s system = 1.343750s CPU (161.3%)

PHY-1001 : Congestion index: top1 = 57.50, top5 = 48.13, top10 = 43.13, top15 = 39.38.
PHY-3001 : End congestion estimation;  1.398298s wall, 1.906250s user + 0.015625s system = 1.921875s CPU (137.4%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7260 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.395765s wall, 0.390625s user + 0.000000s system = 0.390625s CPU (98.7%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000670682
PHY-3002 : Step(200): len = 534009, overlap = 16.4688
PHY-3002 : Step(201): len = 523497, overlap = 14.1875
PHY-3002 : Step(202): len = 512323, overlap = 11.8438
PHY-3002 : Step(203): len = 502343, overlap = 9.8125
PHY-3002 : Step(204): len = 493099, overlap = 13.0938
PHY-3002 : Step(205): len = 484504, overlap = 13.5625
PHY-3002 : Step(206): len = 477513, overlap = 14.7188
PHY-3002 : Step(207): len = 472008, overlap = 16.125
PHY-3002 : Step(208): len = 466901, overlap = 18.375
PHY-3002 : Step(209): len = 462273, overlap = 19.1563
PHY-3002 : Step(210): len = 459342, overlap = 19.5
PHY-3002 : Step(211): len = 457259, overlap = 20.7813
PHY-3002 : Step(212): len = 456041, overlap = 20
PHY-3002 : Step(213): len = 455432, overlap = 22.4375
PHY-3002 : Step(214): len = 454789, overlap = 19.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00134136
PHY-3002 : Step(215): len = 465415, overlap = 13.2188
PHY-3002 : Step(216): len = 473913, overlap = 13.7188
PHY-3002 : Step(217): len = 478004, overlap = 10.2188
PHY-3002 : Step(218): len = 482001, overlap = 11.5
PHY-3002 : Step(219): len = 485812, overlap = 6.4375
PHY-3002 : Step(220): len = 487785, overlap = 7.1875
PHY-3002 : Step(221): len = 490256, overlap = 7.65625
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00268273
PHY-3002 : Step(222): len = 495284, overlap = 7.15625
PHY-3002 : Step(223): len = 501862, overlap = 8.84375
PHY-3002 : Step(224): len = 507373, overlap = 4.0625
PHY-3002 : Step(225): len = 511224, overlap = 4.90625
PHY-3002 : Step(226): len = 514884, overlap = 3.34375
PHY-3002 : Step(227): len = 518044, overlap = 4.0625
PHY-3002 : Step(228): len = 521353, overlap = 3.09375
PHY-3002 : Step(229): len = 523797, overlap = 3.875
PHY-3002 : Step(230): len = 525505, overlap = 5.65625
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00532099
PHY-3002 : Step(231): len = 528407, overlap = 4.625
PHY-3002 : Step(232): len = 532366, overlap = 3.34375
PHY-3002 : Step(233): len = 535464, overlap = 3.5
PHY-3002 : Step(234): len = 539751, overlap = 1.9375
PHY-3002 : Step(235): len = 543800, overlap = 2.09375
PHY-3002 : Step(236): len = 545578, overlap = 2
PHY-3002 : Step(237): len = 546698, overlap = 3
PHY-3002 : Step(238): len = 548833, overlap = 2.84375
PHY-3002 : Step(239): len = 550516, overlap = 2.6875
PHY-3002 : Step(240): len = 551370, overlap = 2.84375
PHY-3002 : Step(241): len = 552591, overlap = 2.6875
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00968439
PHY-3002 : Step(242): len = 554224, overlap = 2.53125
PHY-3002 : Step(243): len = 556645, overlap = 3
PHY-3002 : Step(244): len = 559088, overlap = 2.03125
PHY-3002 : Step(245): len = 560811, overlap = 2.5
PHY-3002 : Step(246): len = 563489, overlap = 1.78125
PHY-3002 : Step(247): len = 564885, overlap = 2
PHY-3002 : Step(248): len = 566200, overlap = 1.9375
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.0165562
PHY-3002 : Step(249): len = 566783, overlap = 2
PHY-3002 : Step(250): len = 569513, overlap = 2
PHY-3002 : Step(251): len = 571939, overlap = 2.125
PHY-3002 : Step(252): len = 572542, overlap = 2.21875
PHY-3002 : Step(253): len = 573372, overlap = 2.1875
PHY-3002 : Step(254): len = 574274, overlap = 2.15625
PHY-3002 : Step(255): len = 575321, overlap = 1.8125
PHY-3002 : Step(256): len = 576607, overlap = 1.8125
PHY-3002 : Step(257): len = 577561, overlap = 1.71875
PHY-3002 : Step(258): len = 578571, overlap = 1.71875
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 75.28 peak overflow 1.03
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.38166e+06, over cnt = 230(0%), over = 275, worst = 3
PHY-1002 : len = 1.38282e+06, over cnt = 130(0%), over = 153, worst = 3
PHY-1002 : len = 1.38298e+06, over cnt = 78(0%), over = 85, worst = 2
PHY-1002 : len = 1.38306e+06, over cnt = 53(0%), over = 57, worst = 2
PHY-1002 : len = 1.38228e+06, over cnt = 28(0%), over = 31, worst = 2
PHY-1001 : End global iterations;  0.821750s wall, 1.484375s user + 0.046875s system = 1.531250s CPU (186.3%)

PHY-1001 : Congestion index: top1 = 52.50, top5 = 45.00, top10 = 41.25, top15 = 38.13.
PHY-1001 : End incremental global routing;  1.323397s wall, 2.015625s user + 0.046875s system = 2.062500s CPU (155.8%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7260 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.387922s wall, 0.375000s user + 0.000000s system = 0.375000s CPU (96.7%)

OPT-1001 : 20 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 33 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 6936 has valid locations, 160 needs to be replaced
PHY-3001 : design contains 7132 instances, 5441 luts, 1551 seqs, 101 slices, 15 macros(101 instances: 63 mslices 38 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 598155
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 35%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.28217e+06, over cnt = 254(0%), over = 307, worst = 3
PHY-1002 : len = 1.28318e+06, over cnt = 156(0%), over = 182, worst = 2
PHY-1002 : len = 1.28283e+06, over cnt = 88(0%), over = 99, worst = 2
PHY-1002 : len = 1.28263e+06, over cnt = 66(0%), over = 71, worst = 2
PHY-1002 : len = 1.282e+06, over cnt = 37(0%), over = 40, worst = 2
PHY-1001 : End global iterations;  0.854718s wall, 1.406250s user + 0.015625s system = 1.421875s CPU (166.4%)

PHY-1001 : Congestion index: top1 = 51.88, top5 = 45.63, top10 = 40.63, top15 = 37.50.
PHY-3001 : End congestion estimation;  1.936852s wall, 2.453125s user + 0.046875s system = 2.500000s CPU (129.1%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7400 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.429941s wall, 0.421875s user + 0.000000s system = 0.421875s CPU (98.1%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(259): len = 597606, overlap = 0
PHY-3002 : Step(260): len = 597606, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 35%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.28362e+06, over cnt = 52(0%), over = 55, worst = 2
PHY-1002 : len = 1.28364e+06, over cnt = 40(0%), over = 42, worst = 2
PHY-1002 : len = 1.28347e+06, over cnt = 26(0%), over = 28, worst = 2
PHY-1002 : len = 1.28305e+06, over cnt = 22(0%), over = 24, worst = 2
PHY-1002 : len = 1.28298e+06, over cnt = 19(0%), over = 21, worst = 2
PHY-1001 : End global iterations;  0.556362s wall, 0.625000s user + 0.000000s system = 0.625000s CPU (112.3%)

PHY-1001 : Congestion index: top1 = 51.88, top5 = 44.38, top10 = 40.63, top15 = 37.50.
PHY-3001 : End congestion estimation;  1.015535s wall, 1.078125s user + 0.000000s system = 1.078125s CPU (106.2%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7400 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.425081s wall, 0.421875s user + 0.000000s system = 0.421875s CPU (99.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.0108307
PHY-3002 : Step(261): len = 597433, overlap = 1.8125
PHY-3002 : Step(262): len = 597441, overlap = 1.8125
PHY-3001 : Final: Len = 597441, Over = 1.8125
PHY-3001 : End incremental placement;  4.175019s wall, 4.703125s user + 0.062500s system = 4.765625s CPU (114.1%)

OPT-1001 : End high-fanout net optimization;  6.446755s wall, 7.656250s user + 0.109375s system = 7.765625s CPU (120.5%)

OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.28382e+06, over cnt = 255(0%), over = 306, worst = 3
PHY-1002 : len = 1.28498e+06, over cnt = 153(0%), over = 175, worst = 3
PHY-1002 : len = 1.28436e+06, over cnt = 82(0%), over = 95, worst = 2
PHY-1002 : len = 1.28392e+06, over cnt = 51(0%), over = 59, worst = 2
PHY-1002 : len = 1.28346e+06, over cnt = 30(0%), over = 36, worst = 2
PHY-1001 : End global iterations;  0.875100s wall, 1.515625s user + 0.046875s system = 1.562500s CPU (178.6%)

PHY-1001 : Congestion index: top1 = 51.25, top5 = 45.63, top10 = 40.63, top15 = 37.50.
OPT-1001 : End congestion update;  1.402393s wall, 2.046875s user + 0.046875s system = 2.093750s CPU (149.3%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 7400 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.342119s wall, 0.343750s user + 0.000000s system = 0.343750s CPU (100.5%)

OPT-1001 : Start: WNS 970 TNS 0 NUM_FEPS 0
OPT-1001 : Iter 1: improved WNS 1357 TNS 0 NUM_FEPS 0 with 4 cells processed and 1850 slack improved
OPT-1001 : Iter 2: improved WNS 1659 TNS 0 NUM_FEPS 0 with 8 cells processed and 5866 slack improved
OPT-1001 : Iter 3: improved WNS 1920 TNS 0 NUM_FEPS 0 with 9 cells processed and 7157 slack improved
OPT-1001 : Iter 4: improved WNS 2127 TNS 0 NUM_FEPS 0 with 11 cells processed and 5450 slack improved
OPT-1001 : Iter 5: improved WNS 2321 TNS 0 NUM_FEPS 0 with 10 cells processed and 2577 slack improved
OPT-1001 : Iter 6: improved WNS 2521 TNS 0 NUM_FEPS 0 with 12 cells processed and 1918 slack improved
OPT-1001 : Iter 7: improved WNS 2521 TNS 0 NUM_FEPS 0 with 3 cells processed and 600 slack improved
OPT-1001 : End global optimization;  2.759072s wall, 3.406250s user + 0.046875s system = 3.453125s CPU (125.2%)

OPT-1001 : End physical optimization;  9.216223s wall, 11.062500s user + 0.156250s system = 11.218750s CPU (121.7%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 5441 LUT to BLE ...
SYN-4008 : Packed 5441 LUT and 589 SEQ to BLE.
SYN-4003 : Packing 962 remaining SEQ's ...
SYN-4005 : Packed 939 SEQ with LUT/SLICE
SYN-4006 : 3918 single LUT's are left
SYN-4006 : 23 single SEQ's are left
SYN-4011 : Packing model "CortexM0_SoC" (AL_USER_NORMAL) with 5464/5606 primitive instances ...
PHY-3001 : End packing;  1.010144s wall, 1.000000s user + 0.000000s system = 1.000000s CPU (99.0%)

PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 3350 instances
RUN-1001 : 1655 mslices, 1654 lslices, 33 pads, 0 brams, 3 dsps
RUN-1001 : There are total 7018 nets
RUN-1001 : 2669 nets have 2 pins
RUN-1001 : 3093 nets have [3 - 5] pins
RUN-1001 : 738 nets have [6 - 10] pins
RUN-1001 : 276 nets have [11 - 20] pins
RUN-1001 : 240 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : design contains 3348 instances, 3309 slices, 15 macros(101 instances: 63 mslices 38 lslices)
PHY-3001 : Cell area utilization is 40%
PHY-3001 : After packing: Len = 622447, Over = 21.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 40%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.32914e+06, over cnt = 246(0%), over = 301, worst = 3
PHY-1002 : len = 1.32998e+06, over cnt = 152(0%), over = 184, worst = 3
PHY-1002 : len = 1.32984e+06, over cnt = 90(0%), over = 110, worst = 3
PHY-1002 : len = 1.32964e+06, over cnt = 58(0%), over = 69, worst = 3
PHY-1002 : len = 1.32388e+06, over cnt = 41(0%), over = 48, worst = 2
PHY-1001 : End global iterations;  0.860500s wall, 1.296875s user + 0.031250s system = 1.328125s CPU (154.3%)

PHY-1001 : Congestion index: top1 = 53.13, top5 = 45.00, top10 = 41.25, top15 = 38.75.
PHY-3001 : End congestion estimation;  2.392883s wall, 2.828125s user + 0.031250s system = 2.859375s CPU (119.5%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6972 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.430652s wall, 0.421875s user + 0.000000s system = 0.421875s CPU (98.0%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000249308
PHY-3002 : Step(263): len = 601847, overlap = 23
PHY-3002 : Step(264): len = 590634, overlap = 22
PHY-3002 : Step(265): len = 582141, overlap = 27
PHY-3002 : Step(266): len = 574437, overlap = 30.75
PHY-3002 : Step(267): len = 567664, overlap = 33.75
PHY-3002 : Step(268): len = 561837, overlap = 37
PHY-3002 : Step(269): len = 556279, overlap = 45.25
PHY-3002 : Step(270): len = 550758, overlap = 45.5
PHY-3002 : Step(271): len = 546373, overlap = 43.75
PHY-3002 : Step(272): len = 543156, overlap = 52.25
PHY-3002 : Step(273): len = 537621, overlap = 52.5
PHY-3002 : Step(274): len = 534544, overlap = 53.5
PHY-3002 : Step(275): len = 531860, overlap = 55.75
PHY-3002 : Step(276): len = 527888, overlap = 62
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000498615
PHY-3002 : Step(277): len = 544398, overlap = 44.25
PHY-3002 : Step(278): len = 547502, overlap = 40.25
PHY-3002 : Step(279): len = 551706, overlap = 34.5
PHY-3002 : Step(280): len = 556854, overlap = 30
PHY-3002 : Step(281): len = 562068, overlap = 29.5
PHY-3002 : Step(282): len = 565910, overlap = 28.25
PHY-3002 : Step(283): len = 569823, overlap = 25.25
PHY-3002 : Step(284): len = 574064, overlap = 24.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000984089
PHY-3002 : Step(285): len = 583815, overlap = 25
PHY-3002 : Step(286): len = 587937, overlap = 21.75
PHY-3002 : Step(287): len = 592336, overlap = 19.75
PHY-3002 : Step(288): len = 597590, overlap = 20
PHY-3002 : Step(289): len = 601310, overlap = 18
PHY-3002 : Step(290): len = 604485, overlap = 19.5
PHY-3002 : Step(291): len = 608414, overlap = 17.5
PHY-3002 : Step(292): len = 611130, overlap = 15
PHY-3002 : Step(293): len = 613676, overlap = 14.75
PHY-3002 : Step(294): len = 617552, overlap = 13
PHY-3002 : Step(295): len = 620609, overlap = 13.75
PHY-3002 : Step(296): len = 622015, overlap = 14.5
PHY-3002 : Step(297): len = 623781, overlap = 15
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00193444
PHY-3002 : Step(298): len = 631439, overlap = 12
PHY-3002 : Step(299): len = 633555, overlap = 10.75
PHY-3002 : Step(300): len = 635648, overlap = 10.5
PHY-3002 : Step(301): len = 638642, overlap = 12.75
PHY-3002 : Step(302): len = 640956, overlap = 13
PHY-3002 : Step(303): len = 643159, overlap = 11
PHY-3002 : Step(304): len = 645858, overlap = 9
PHY-3002 : Step(305): len = 647458, overlap = 8.75
PHY-3002 : Step(306): len = 648530, overlap = 8.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00367431
PHY-3002 : Step(307): len = 652346, overlap = 8
PHY-3002 : Step(308): len = 654555, overlap = 6.75
PHY-3002 : Step(309): len = 656887, overlap = 5.75
PHY-3002 : Step(310): len = 658771, overlap = 5.75
PHY-3002 : Step(311): len = 661126, overlap = 5.75
PHY-3002 : Step(312): len = 662326, overlap = 6.5
PHY-3002 : Step(313): len = 663623, overlap = 6
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00635232
PHY-3002 : Step(314): len = 665668, overlap = 5.25
PHY-3002 : Step(315): len = 667683, overlap = 5.5
PHY-3002 : Step(316): len = 669219, overlap = 5.75
PHY-3002 : Step(317): len = 670838, overlap = 5
PHY-3002 : Step(318): len = 671935, overlap = 5
PHY-3002 : Step(319): len = 673070, overlap = 5
PHY-3002 : Step(320): len = 674250, overlap = 5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  3.042436s wall, 2.015625s user + 2.406250s system = 4.421875s CPU (145.3%)

PHY-3001 : Trial Legalized: Len = 683314
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 40%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.46725e+06, over cnt = 271(0%), over = 321, worst = 3
PHY-1002 : len = 1.46802e+06, over cnt = 186(0%), over = 216, worst = 3
PHY-1002 : len = 1.46771e+06, over cnt = 116(0%), over = 136, worst = 3
PHY-1002 : len = 1.46738e+06, over cnt = 89(0%), over = 101, worst = 2
PHY-1002 : len = 1.46494e+06, over cnt = 62(0%), over = 71, worst = 2
PHY-1001 : End global iterations;  0.847935s wall, 1.359375s user + 0.031250s system = 1.390625s CPU (164.0%)

PHY-1001 : Congestion index: top1 = 63.13, top5 = 51.25, top10 = 46.25, top15 = 41.25.
PHY-3001 : End congestion estimation;  1.409889s wall, 1.921875s user + 0.031250s system = 1.953125s CPU (138.5%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6972 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.414361s wall, 0.421875s user + 0.000000s system = 0.421875s CPU (101.8%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000563096
PHY-3002 : Step(321): len = 656626, overlap = 7.75
PHY-3002 : Step(322): len = 644828, overlap = 9.75
PHY-3002 : Step(323): len = 634506, overlap = 10.75
PHY-3002 : Step(324): len = 626336, overlap = 14
PHY-3002 : Step(325): len = 620248, overlap = 17.25
PHY-3002 : Step(326): len = 614573, overlap = 21.75
PHY-3002 : Step(327): len = 609895, overlap = 21.5
PHY-3002 : Step(328): len = 606724, overlap = 22
PHY-3002 : Step(329): len = 602764, overlap = 22
PHY-3002 : Step(330): len = 598660, overlap = 22.75
PHY-3002 : Step(331): len = 597261, overlap = 23
PHY-3002 : Step(332): len = 595790, overlap = 24.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.038193s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (122.7%)

PHY-3001 : Legalized: Len = 602716, Over = 0
PHY-3001 : Spreading special nets. 8 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.018972s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (82.4%)

PHY-3001 : 11 instances has been re-located, deltaX = 0, deltaY = 9, maxDist = 1.
PHY-3001 : Final: Len = 602752, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.308e+06, over cnt = 241(0%), over = 266, worst = 3
PHY-1002 : len = 1.30851e+06, over cnt = 151(0%), over = 165, worst = 3
PHY-1002 : len = 1.30888e+06, over cnt = 81(0%), over = 84, worst = 3
PHY-1002 : len = 1.30736e+06, over cnt = 41(0%), over = 41, worst = 1
PHY-1002 : len = 1.30698e+06, over cnt = 16(0%), over = 16, worst = 1
PHY-1001 : End global iterations;  0.831497s wall, 1.421875s user + 0.000000s system = 1.421875s CPU (171.0%)

PHY-1001 : Congestion index: top1 = 65.63, top5 = 52.50, top10 = 46.88, top15 = 41.25.
PHY-1001 : End incremental global routing;  1.360377s wall, 1.953125s user + 0.000000s system = 1.953125s CPU (143.6%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6972 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.416958s wall, 0.421875s user + 0.000000s system = 0.421875s CPU (101.2%)

OPT-1001 : 1 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 33 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3311 has valid locations, 4 needs to be replaced
PHY-3001 : design contains 3351 instances, 3312 slices, 15 macros(101 instances: 63 mslices 38 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 603509
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 40%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.30662e+06, over cnt = 244(0%), over = 269, worst = 3
PHY-1002 : len = 1.30709e+06, over cnt = 157(0%), over = 171, worst = 3
PHY-1002 : len = 1.30758e+06, over cnt = 84(0%), over = 87, worst = 3
PHY-1002 : len = 1.30606e+06, over cnt = 45(0%), over = 45, worst = 1
PHY-1002 : len = 1.30519e+06, over cnt = 17(0%), over = 17, worst = 1
PHY-1001 : End global iterations;  0.824233s wall, 1.359375s user + 0.093750s system = 1.453125s CPU (176.3%)

PHY-1001 : Congestion index: top1 = 65.00, top5 = 52.50, top10 = 46.88, top15 = 41.88.
PHY-3001 : End congestion estimation;  2.233457s wall, 2.765625s user + 0.093750s system = 2.859375s CPU (128.0%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6975 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.425178s wall, 0.421875s user + 0.015625s system = 0.437500s CPU (102.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(333): len = 603146, overlap = 0
PHY-3002 : Step(334): len = 603146, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 40%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.30586e+06, over cnt = 17(0%), over = 17, worst = 1
PHY-1002 : len = 1.30589e+06, over cnt = 13(0%), over = 13, worst = 1
PHY-1002 : len = 1.30586e+06, over cnt = 12(0%), over = 12, worst = 1
PHY-1002 : len = 1.30561e+06, over cnt = 10(0%), over = 10, worst = 1
PHY-1002 : len = 1.30446e+06, over cnt = 7(0%), over = 7, worst = 1
PHY-1001 : End global iterations;  0.508142s wall, 0.531250s user + 0.000000s system = 0.531250s CPU (104.5%)

PHY-1001 : Congestion index: top1 = 65.00, top5 = 52.50, top10 = 45.63, top15 = 41.88.
PHY-3001 : End congestion estimation;  0.973131s wall, 0.984375s user + 0.000000s system = 0.984375s CPU (101.2%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6975 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.417089s wall, 0.421875s user + 0.000000s system = 0.421875s CPU (101.1%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000247746
PHY-3002 : Step(335): len = 603428, overlap = 0
PHY-3002 : Step(336): len = 603428, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007485s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 603464, Over = 0
PHY-3001 : End spreading;  0.015491s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (100.9%)

PHY-3001 : Final: Len = 603464, Over = 0
PHY-3001 : End incremental placement;  4.368689s wall, 5.140625s user + 0.203125s system = 5.343750s CPU (122.3%)

OPT-1001 : End high-fanout net optimization;  7.027472s wall, 8.406250s user + 0.203125s system = 8.609375s CPU (122.5%)

OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.30642e+06, over cnt = 243(0%), over = 268, worst = 3
PHY-1002 : len = 1.30694e+06, over cnt = 152(0%), over = 166, worst = 3
PHY-1002 : len = 1.30719e+06, over cnt = 80(0%), over = 83, worst = 3
PHY-1002 : len = 1.30563e+06, over cnt = 38(0%), over = 38, worst = 1
PHY-1002 : len = 1.30519e+06, over cnt = 15(0%), over = 15, worst = 1
PHY-1001 : End global iterations;  0.817581s wall, 1.328125s user + 0.015625s system = 1.343750s CPU (164.4%)

PHY-1001 : Congestion index: top1 = 65.63, top5 = 53.13, top10 = 46.25, top15 = 41.25.
OPT-1001 : End congestion update;  1.346975s wall, 1.859375s user + 0.015625s system = 1.875000s CPU (139.2%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 6975 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.350199s wall, 0.359375s user + 0.000000s system = 0.359375s CPU (102.6%)

OPT-1001 : Start: WNS 720 TNS 0 NUM_FEPS 0
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 33 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3315 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 3351 instances, 3312 slices, 15 macros(101 instances: 63 mslices 38 lslices)
PHY-3001 : Cell area utilization is 40%
PHY-3001 : Initial: Len = 605335, Over = 0
PHY-3001 : End spreading;  0.016897s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (92.5%)

PHY-3001 : Final: Len = 605335, Over = 0
PHY-3001 : End incremental legalization;  0.168791s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (92.6%)

OPT-1001 : Iter 1: improved WNS 1256 TNS 0 NUM_FEPS 0 with 11 cells processed and 2033 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 33 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3315 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 3351 instances, 3312 slices, 15 macros(101 instances: 63 mslices 38 lslices)
PHY-3001 : Cell area utilization is 40%
PHY-3001 : Initial: Len = 608623, Over = 0
PHY-3001 : End spreading;  0.015619s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (100.0%)

PHY-3001 : Final: Len = 608623, Over = 0
PHY-3001 : End incremental legalization;  0.164072s wall, 0.140625s user + 0.015625s system = 0.156250s CPU (95.2%)

OPT-1001 : Iter 2: improved WNS 1623 TNS 0 NUM_FEPS 0 with 10 cells processed and 2666 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 33 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3315 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 3351 instances, 3312 slices, 15 macros(101 instances: 63 mslices 38 lslices)
PHY-3001 : Cell area utilization is 40%
PHY-3001 : Initial: Len = 613539, Over = 0
PHY-3001 : End spreading;  0.015791s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (99.0%)

PHY-3001 : Final: Len = 613539, Over = 0
PHY-3001 : End incremental legalization;  0.164395s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (95.0%)

OPT-1001 : Iter 3: improved WNS 1986 TNS 0 NUM_FEPS 0 with 12 cells processed and 4668 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 33 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3315 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 3351 instances, 3312 slices, 15 macros(101 instances: 63 mslices 38 lslices)
PHY-3001 : Cell area utilization is 40%
PHY-3001 : Initial: Len = 616847, Over = 0
PHY-3001 : End spreading;  0.015844s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (98.6%)

PHY-3001 : Final: Len = 616847, Over = 0
PHY-3001 : End incremental legalization;  0.165021s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (104.2%)

OPT-1001 : Iter 4: improved WNS 2321 TNS 0 NUM_FEPS 0 with 10 cells processed and 3049 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 33 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3315 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 3351 instances, 3312 slices, 15 macros(101 instances: 63 mslices 38 lslices)
PHY-3001 : Cell area utilization is 40%
PHY-3001 : Initial: Len = 621197, Over = 0
PHY-3001 : End spreading;  0.015677s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (99.7%)

PHY-3001 : Final: Len = 621197, Over = 0
PHY-3001 : End incremental legalization;  0.161914s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (115.8%)

OPT-1001 : Iter 5: improved WNS 2526 TNS 0 NUM_FEPS 0 with 13 cells processed and 2861 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 33 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3315 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 3351 instances, 3312 slices, 15 macros(101 instances: 63 mslices 38 lslices)
PHY-3001 : Cell area utilization is 40%
PHY-3001 : Initial: Len = 623927, Over = 0
PHY-3001 : End spreading;  0.015664s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (99.7%)

PHY-3001 : Final: Len = 623927, Over = 0
PHY-3001 : End incremental legalization;  0.162378s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (86.6%)

OPT-1001 : Iter 6: improved WNS 2658 TNS 0 NUM_FEPS 0 with 10 cells processed and 1557 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 33 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3315 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 3351 instances, 3312 slices, 15 macros(101 instances: 63 mslices 38 lslices)
PHY-3001 : Cell area utilization is 40%
PHY-3001 : Initial: Len = 626231, Over = 0
PHY-3001 : End spreading;  0.015908s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (98.2%)

PHY-3001 : Final: Len = 626231, Over = 0
PHY-3001 : End incremental legalization;  0.163690s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (114.5%)

OPT-1001 : Iter 7: improved WNS 2825 TNS 0 NUM_FEPS 0 with 9 cells processed and 4367 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 33 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3315 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 3351 instances, 3312 slices, 15 macros(101 instances: 63 mslices 38 lslices)
PHY-3001 : Cell area utilization is 40%
PHY-3001 : Initial: Len = 628443, Over = 0
PHY-3001 : End spreading;  0.015489s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (100.9%)

PHY-3001 : Final: Len = 628443, Over = 0
PHY-3001 : End incremental legalization;  0.161314s wall, 0.234375s user + 0.015625s system = 0.250000s CPU (155.0%)

OPT-1001 : Iter 8: improved WNS 2965 TNS 0 NUM_FEPS 0 with 19 cells processed and 3945 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 33 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3315 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 3351 instances, 3312 slices, 15 macros(101 instances: 63 mslices 38 lslices)
PHY-3001 : Cell area utilization is 40%
PHY-3001 : Initial: Len = 628889, Over = 0
PHY-3001 : End spreading;  0.015614s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (100.1%)

PHY-3001 : Final: Len = 628889, Over = 0
PHY-3001 : End incremental legalization;  0.162412s wall, 0.265625s user + 0.031250s system = 0.296875s CPU (182.8%)

OPT-1001 : Iter 9: improved WNS 3137 TNS 0 NUM_FEPS 0 with 7 cells processed and 965 slack improved
OPT-1001 : End path based optimization;  19.450191s wall, 20.312500s user + 0.140625s system = 20.453125s CPU (105.2%)

OPT-1001 : End physical optimization;  26.482993s wall, 28.718750s user + 0.343750s system = 29.062500s CPU (109.7%)

RUN-1003 : finish command "place" in  71.173291s wall, 107.140625s user + 11.828125s system = 118.968750s CPU (167.2%)

RUN-1004 : used memory is 847 MB, reserved memory is 830 MB, peak memory is 959 MB
RUN-1002 : start command "report_area -io_info -file CortexM0_SOC_place.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC***

IO Statistics
#IO                        33
  #input                    8
  #output                  15
  #inout                   10

Utilization Statistics
#lut                     6277   out of  19600   32.03%
#reg                     1554   out of  19600    7.93%
#le                      6300
  #lut only              4746   out of   6300   75.33%
  #reg only                23   out of   6300    0.37%
  #lut&reg               1531   out of   6300   24.30%
#dsp                        3   out of     29   10.34%
#bram                       0   out of     64    0.00%
  #bram9k                   0
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       33   out of    188   17.55%
  #ireg                     0
  #oreg                     6
  #treg                     0
#pll                        0   out of      4    0.00%


Detailed IO Report

     Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
    Col[3]         INPUT        F10        LVCMOS33          N/A          PULLUP      NONE    
    Col[2]         INPUT        C11        LVCMOS33          N/A          PULLUP      NONE    
    Col[1]         INPUT        D11        LVCMOS33          N/A          PULLUP      NONE    
    Col[0]         INPUT        E11        LVCMOS33          N/A          PULLUP      NONE    
     RSTn          INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
     RXD_1         INPUT        F12        LVCMOS33          N/A          PULLUP      NONE    
     SWCLK         INPUT         R2        LVCMOS33          N/A          PULLUP      NONE    
  System_clk       INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
    LED[7]        OUTPUT        F16        LVCMOS33           8            NONE       NONE    
    LED[6]        OUTPUT        E16        LVCMOS33           8            NONE       NONE    
    LED[5]        OUTPUT        E13        LVCMOS33           8            NONE       NONE    
    LED[4]        OUTPUT        C16        LVCMOS33           8            NONE       NONE    
    LED[3]        OUTPUT        C15        LVCMOS33           8            NONE       NONE    
    LED[2]        OUTPUT        B16        LVCMOS33           8            NONE       NONE    
    LED[1]        OUTPUT        B15        LVCMOS33           8            NONE       NONE    
    LED[0]        OUTPUT        B14        LVCMOS33           8            NONE       NONE    
  QN_IIC_SCL      OUTPUT         P7        LVCMOS33           8            NONE       OREG    
  QN_REF24MHz     OUTPUT        P15        LVCMOS25           8            N/A        NONE    
    Row[3]        OUTPUT         D9        LVCMOS33           8            NONE       OREG    
    Row[2]        OUTPUT         F9        LVCMOS33           8            NONE       OREG    
    Row[1]        OUTPUT        C10        LVCMOS33           8            NONE       OREG    
    Row[0]        OUTPUT        E10        LVCMOS33           8            NONE       OREG    
     TXD_1        OUTPUT        D12        LVCMOS33           8            NONE       NONE    
     IO[7]         INOUT        H16        LVCMOS25           8            N/A        NONE    
     IO[6]         INOUT         R5        LVCMOS33           8            N/A        NONE    
     IO[5]         INOUT        N11        LVCMOS33           8            N/A        NONE    
     IO[4]         INOUT         G6        LVCMOS33           8            N/A        NONE    
     IO[3]         INOUT         A7        LVCMOS33           8            N/A        NONE    
     IO[2]         INOUT        G11        LVCMOS25           8            N/A        NONE    
     IO[1]         INOUT        K14        LVCMOS25           8            N/A        NONE    
     IO[0]         INOUT         T9        LVCMOS33           8            N/A        NONE    
  QN_IIC_SDA       INOUT         L8        LVCMOS33           8           PULLUP      OREG    
     SWDIO         INOUT         P2        LVCMOS33           8           PULLUP      NONE    

Report Hierarchy Area:
+----------------------------------------------------------------------+
|Instance |Module       |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------------+
|top      |CortexM0_SoC |6300  |6188   |89     |1560   |0      |3      |
+----------------------------------------------------------------------+

RUN-1002 : start command "route"
RUN-1001 : Open license file E:/TD/license/Anlogic.lic
RUN-1001 : Print Route Property
RUN-1001 : -----------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  
RUN-1001 : -----------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      
RUN-1001 :     fix_hold     |    off     |       off        
RUN-1001 :       lcnp       |     5      |        5         
RUN-1001 :       mcnp       |     10     |        10        
RUN-1001 :    opt_timing    |   medium   |      medium      
RUN-1001 :   phy_sim_model  |    off     |       off        
RUN-1001 :     priority     |   timing   |      timing      
RUN-1001 :     swap_pin     |     on     |        on        
RUN-1001 : -----------------------------------------------
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 3353 instances
RUN-1001 : 1658 mslices, 1654 lslices, 33 pads, 0 brams, 3 dsps
RUN-1001 : There are total 7021 nets
RUN-1001 : 2666 nets have 2 pins
RUN-1001 : 3097 nets have [3 - 5] pins
RUN-1001 : 738 nets have [6 - 10] pins
RUN-1001 : 275 nets have [11 - 20] pins
RUN-1001 : 243 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.33962e+06, over cnt = 259(0%), over = 289, worst = 3
PHY-1002 : len = 1.34029e+06, over cnt = 168(0%), over = 183, worst = 3
PHY-1002 : len = 1.33986e+06, over cnt = 89(0%), over = 96, worst = 3
PHY-1002 : len = 1.33797e+06, over cnt = 48(0%), over = 51, worst = 2
PHY-1002 : len = 1.31602e+06, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.848664s wall, 1.406250s user + 0.015625s system = 1.421875s CPU (167.5%)

PHY-1001 : Congestion index: top1 = 67.50, top5 = 53.75, top10 = 46.25, top15 = 41.88.
PHY-1001 : Timing updates.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6975 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : 16 out of 7021 nets being processed.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6975 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin local connectivity score is improved from 687 to 0
PHY-1001 : End pin swap;  0.352729s wall, 0.343750s user + 0.000000s system = 0.343750s CPU (97.5%)

PHY-1001 : End global routing;  3.559788s wall, 4.125000s user + 0.015625s system = 4.140625s CPU (116.3%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net LED_Interface/light_clk_gclk_net will be merged with clock LED_Interface/light_clk
PHY-1001 : net System_clk_pad will be routed on clock mesh
PHY-1001 : clock net u_logic/SWCLKTCK_pad_gclk_net will be merged with clock u_logic/SWCLKTCK_pad
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 80568, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.093433s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (83.6%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 1% nets.
PHY-1002 : len = 99624, over cnt = 8(0%), over = 9, worst = 2
PHY-1001 : End Routed; 0.595277s wall, 0.593750s user + 0.000000s system = 0.593750s CPU (99.7%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 99448, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 1; 0.012775s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (122.3%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 99384, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End DR Iter 2; 0.004942s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 40% nets.
PHY-1001 : Routed 47% nets.
PHY-1001 : Routed 56% nets.
PHY-1001 : Routed 70% nets.
PHY-1001 : Routed 97% nets.
PHY-1002 : len = 1.09054e+06, over cnt = 600(0%), over = 603, worst = 2
PHY-1001 : End Routed; 30.307813s wall, 47.453125s user + 0.671875s system = 48.125000s CPU (158.8%)

PHY-1001 : Update timing.....
PHY-1001 : 2808/6864(40%) critical/total net(s), WNS -3.131ns, TNS -453.736ns, False end point 541.
PHY-1001 : End update timing;  1.715215s wall, 1.625000s user + 0.000000s system = 1.625000s CPU (94.7%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 1.09611e+06, over cnt = 205(0%), over = 207, worst = 2
PHY-1001 : End DR Iter 1; 1.443098s wall, 1.921875s user + 0.000000s system = 1.921875s CPU (133.2%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 1.0975e+06, over cnt = 31(0%), over = 31, worst = 1
PHY-1001 : End DR Iter 2; 0.944525s wall, 0.968750s user + 0.000000s system = 0.968750s CPU (102.6%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 1.09782e+06, over cnt = 8(0%), over = 8, worst = 1
PHY-1001 : End DR Iter 3; 0.142383s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (98.8%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1002 : len = 1.09806e+06, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 1.09806e+06
PHY-1001 : End DR Iter 4; 0.107323s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (101.9%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net LED_Interface/light_clk_gclk_net will be merged with clock LED_Interface/light_clk
PHY-1001 : net System_clk_pad will be routed on clock mesh
PHY-1001 : clock net u_logic/SWCLKTCK_pad_gclk_net will be merged with clock u_logic/SWCLKTCK_pad
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  43.412036s wall, 60.390625s user + 0.921875s system = 61.312500s CPU (141.2%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  47.362548s wall, 64.875000s user + 0.953125s system = 65.828125s CPU (139.0%)

RUN-1004 : used memory is 1029 MB, reserved memory is 998 MB, peak memory is 1420 MB
RUN-1002 : start command "report_area -io_info -file CortexM0_SOC_phy.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC***

IO Statistics
#IO                        33
  #input                    8
  #output                  15
  #inout                   10

Utilization Statistics
#lut                     6277   out of  19600   32.03%
#reg                     1554   out of  19600    7.93%
#le                      6300
  #lut only              4746   out of   6300   75.33%
  #reg only                23   out of   6300    0.37%
  #lut&reg               1531   out of   6300   24.30%
#dsp                        3   out of     29   10.34%
#bram                       0   out of     64    0.00%
  #bram9k                   0
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       33   out of    188   17.55%
  #ireg                     0
  #oreg                     6
  #treg                     0
#pll                        0   out of      4    0.00%
#gclk                       3   out of     16   18.75%


Detailed IO Report

     Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
    Col[3]         INPUT        F10        LVCMOS33          N/A          PULLUP      NONE    
    Col[2]         INPUT        C11        LVCMOS33          N/A          PULLUP      NONE    
    Col[1]         INPUT        D11        LVCMOS33          N/A          PULLUP      NONE    
    Col[0]         INPUT        E11        LVCMOS33          N/A          PULLUP      NONE    
     RSTn          INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
     RXD_1         INPUT        F12        LVCMOS33          N/A          PULLUP      NONE    
     SWCLK         INPUT         R2        LVCMOS33          N/A          PULLUP      NONE    
  System_clk       INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
    LED[7]        OUTPUT        F16        LVCMOS33           8            NONE       NONE    
    LED[6]        OUTPUT        E16        LVCMOS33           8            NONE       NONE    
    LED[5]        OUTPUT        E13        LVCMOS33           8            NONE       NONE    
    LED[4]        OUTPUT        C16        LVCMOS33           8            NONE       NONE    
    LED[3]        OUTPUT        C15        LVCMOS33           8            NONE       NONE    
    LED[2]        OUTPUT        B16        LVCMOS33           8            NONE       NONE    
    LED[1]        OUTPUT        B15        LVCMOS33           8            NONE       NONE    
    LED[0]        OUTPUT        B14        LVCMOS33           8            NONE       NONE    
  QN_IIC_SCL      OUTPUT         P7        LVCMOS33           8            NONE       OREG    
  QN_REF24MHz     OUTPUT        P15        LVCMOS25           8            N/A        NONE    
    Row[3]        OUTPUT         D9        LVCMOS33           8            NONE       OREG    
    Row[2]        OUTPUT         F9        LVCMOS33           8            NONE       OREG    
    Row[1]        OUTPUT        C10        LVCMOS33           8            NONE       OREG    
    Row[0]        OUTPUT        E10        LVCMOS33           8            NONE       OREG    
     TXD_1        OUTPUT        D12        LVCMOS33           8            NONE       NONE    
     IO[7]         INOUT        H16        LVCMOS25           8            N/A        NONE    
     IO[6]         INOUT         R5        LVCMOS33           8            N/A        NONE    
     IO[5]         INOUT        N11        LVCMOS33           8            N/A        NONE    
     IO[4]         INOUT         G6        LVCMOS33           8            N/A        NONE    
     IO[3]         INOUT         A7        LVCMOS33           8            N/A        NONE    
     IO[2]         INOUT        G11        LVCMOS25           8            N/A        NONE    
     IO[1]         INOUT        K14        LVCMOS25           8            N/A        NONE    
     IO[0]         INOUT         T9        LVCMOS33           8            N/A        NONE    
  QN_IIC_SDA       INOUT         L8        LVCMOS33           8           PULLUP      OREG    
     SWDIO         INOUT         P2        LVCMOS33           8           PULLUP      NONE    

Report Hierarchy Area:
+----------------------------------------------------------------------+
|Instance |Module       |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------------+
|top      |CortexM0_SoC |6300  |6188   |89     |1560   |0      |3      |
+----------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout    Nets  
    #1         1       2633  
    #2         2       1938  
    #3         3       761   
    #4         4       398   
    #5        5-10     786   
    #6       11-50     451   
    #7       51-100     16   
  Average     3.79           

RUN-1002 : start command "export_db CortexM0_SOC_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db CortexM0_SOC_pr.db" in  2.755234s wall, 2.687500s user + 0.062500s system = 2.750000s CPU (99.8%)

RUN-1004 : used memory is 1030 MB, reserved memory is 998 MB, peak memory is 1420 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 13, tpin num: 34722, tnet num: 6975, tinst num: 3351, tnode num: 38968, tedge num: 58598.
TMR-2508 : Levelizing timing graph completed, there are 45 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  1.034876s wall, 1.062500s user + 0.000000s system = 1.062500s CPU (102.7%)

RUN-1004 : used memory is 1042 MB, reserved memory is 1013 MB, peak memory is 1420 MB
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file CortexM0_SOC_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net LED_Interface/light_clk_gclk_net will be merged with clock LED_Interface/light_clk
PHY-1001 : net System_clk_pad will be routed on clock mesh
PHY-1001 : clock net u_logic/SWCLKTCK_pad_gclk_net will be merged with clock u_logic/SWCLKTCK_pad
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 6975 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : Number of clock constraints = 1. Number of clock nets = 3 (2 unconstrainted).
TMR-5009 WARNING: No clock constraint on 2 clock net(s): 
	LED_Interface/light_clk
	u_logic/SWCLKTCK_pad
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in CortexM0_SOC_phy.timing, timing summary in CortexM0_SOC_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file CortexM0_SOC_phy.timing" in  2.557743s wall, 2.484375s user + 0.046875s system = 2.531250s CPU (99.0%)

RUN-1004 : used memory is 1457 MB, reserved memory is 1428 MB, peak memory is 1457 MB
RUN-1002 : start command "bitgen -bit CortexM0_SOC.bit -version 0X00 -g ucode:000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 3353
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 7021, pip num: 85314
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 2868 valid insts, and 225468 bits set as '1'.
BIT-1004 : PLL setting string = 0000
BIT-1004 : Generate bits file CortexM0_SOC.bit.
RUN-1003 : finish command "bitgen -bit CortexM0_SOC.bit -version 0X00 -g ucode:000000000000000000000000" in  12.566361s wall, 88.250000s user + 0.125000s system = 88.375000s CPU (703.3%)

RUN-1004 : used memory is 1555 MB, reserved memory is 1527 MB, peak memory is 1670 MB
GUI-5004 WARNING: IO[7] has not been assigned location ...
GUI-5004 WARNING: IO[6] has not been assigned location ...
GUI-5004 WARNING: IO[5] has not been assigned location ...
GUI-5004 WARNING: IO[4] has not been assigned location ...
GUI-5004 WARNING: IO[3] has not been assigned location ...
GUI-5004 WARNING: IO[2] has not been assigned location ...
GUI-5004 WARNING: IO[1] has not been assigned location ...
GUI-5004 WARNING: IO[0] has not been assigned location ...
GUI-5004 WARNING: QN_REF24MHz has not been assigned location ...
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file ../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_LED.v
HDL-5007 WARNING: identifier 'mode1' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode2' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode3' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-1007 : analyze verilog file ../rtl/AHBlite_Matrix_Key.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../rtl/Block_RAM.v
HDL-5007 WARNING: converting concatenation to assignment pattern in ../rtl/Block_RAM.v(12)
HDL-1007 : analyze verilog file ../rtl/CortexM0_SoC.v
HDL-1007 : analyze included file F:/jichuangsai/week1_test/rtl/global_def.v in ../rtl/CortexM0_SoC.v(1)
HDL-1007 : back to file '../rtl/CortexM0_SoC.v' in ../rtl/CortexM0_SoC.v(1)
HDL-1007 : analyze verilog file ../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_QN8027_IIC.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_UART.v
HDL-1007 : analyze verilog file ../rtl/clkuart_pwm.v
HDL-1007 : analyze verilog file ../rtl/UART_RX.v
HDL-1007 : analyze verilog file ../rtl/UART_TX.v
HDL-1007 : analyze verilog file ../rtl/FIFO.v
HDL-1007 : analyze verilog file ../rtl/GPIO_IO.v
RUN-1002 : start command "elaborate -top CortexM0_SoC"
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
HDL-5007 WARNING: port 'CODENSEQ' remains unconnected for this instance in ../rtl/CortexM0_SoC.v(99)
HDL-1007 : elaborate module CortexM0_SoC in ../rtl/CortexM0_SoC.v(2)
HDL-1007 : elaborate module cortexm0ds_logic in ../rtl/cortexm0ds_logic.v(27)
HDL-1007 : elaborate module AHBlite_Interconnect in ../rtl/AHBlite_Interconnect.v(1)
HDL-1007 : elaborate module AHBlite_Decoder in ../rtl/AHBlite_Decoder.v(1)
HDL-1007 : elaborate module AHBlite_SlaveMUX in ../rtl/AHBlite_SlaveMUX.v(1)
HDL-5007 WARNING: case condition never applies in ../rtl/AHBlite_SlaveMUX.v(79)
HDL-5007 WARNING: case condition never applies in ../rtl/AHBlite_SlaveMUX.v(80)
HDL-5007 WARNING: case condition never applies in ../rtl/AHBlite_SlaveMUX.v(98)
HDL-5007 WARNING: case condition never applies in ../rtl/AHBlite_SlaveMUX.v(99)
HDL-5007 WARNING: case condition never applies in ../rtl/AHBlite_SlaveMUX.v(117)
HDL-5007 WARNING: case condition never applies in ../rtl/AHBlite_SlaveMUX.v(118)
HDL-1007 : elaborate module AHBlite_Block_RAM in ../rtl/AHBlite_Block_RAM.v(1)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 2 for port 'HRESP' in ../rtl/CortexM0_SoC.v(440)
HDL-1007 : elaborate module AHBlite_LED in ../rtl/AHBlite_LED.v(1)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 2 for port 'HRESP' in ../rtl/CortexM0_SoC.v(497)
HDL-1007 : elaborate module AHBlite_UART in ../rtl/AHBlite_UART.v(1)
HDL-1007 : elaborate module AHBlite_Matrix_Key in ../rtl/AHBlite_Matrix_Key.v(1)
HDL-1007 : elaborate module AHBlite_QN8027_IIC in ../rtl/AHBlite_QN8027_IIC.v(1)
HDL-1007 : elaborate module AHBlite_GPIO in ../rtl/GPIO_IO.v(1)
HDL-1007 : elaborate module clkuart_pwm in ../rtl/clkuart_pwm.v(2)
HDL-1007 : elaborate module UART_RX in ../rtl/UART_RX.v(1)
HDL-1007 : elaborate module UART_TX in ../rtl/UART_TX.v(1)
HDL-1007 : elaborate module FIFO in ../rtl/FIFO.v(3)
HDL-1007 : elaborate module Block_RAM in ../rtl/Block_RAM.v(1)
HDL-5007 WARNING: net 'HREADYOUT_P7' does not have a driver in ../rtl/CortexM0_SoC.v(274)
HDL-5007 WARNING: net 'HRDATA_P7[31]' does not have a driver in ../rtl/CortexM0_SoC.v(275)
HDL-5007 WARNING: net 'HRESP_P7' does not have a driver in ../rtl/CortexM0_SoC.v(276)
HDL-1200 : Current top model is CortexM0_SoC
HDL-1100 : Inferred 2 RAMs.
RUN-1003 : finish command "elaborate -top CortexM0_SoC" in  2.904052s wall, 2.921875s user + 0.031250s system = 2.953125s CPU (101.7%)

RUN-1004 : used memory is 778 MB, reserved memory is 741 MB, peak memory is 1670 MB
RUN-1002 : start command "read_adc ../../week1/M0.adc"
RUN-1002 : start command "set_pin_assignment  Col[0]   LOCATION = E11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Col[1]   LOCATION = D11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Col[2]   LOCATION = C11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Col[3]   LOCATION = F10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  IO[0]   LOCATION = B14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  IO[1]   LOCATION = B15; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  IO[2]   LOCATION = B16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  IO[3]   LOCATION = C15; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  IO[4]   LOCATION = C16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  IO[5]   LOCATION = E13; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  IO[6]   LOCATION = E16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  IO[7]   LOCATION = F16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  QN_IIC_SCL   LOCATION = P7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  QN_IIC_SDA   LOCATION = L8; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  RSTn   LOCATION = A9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  RXD_1   LOCATION = F12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Row[0]   LOCATION = E10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Row[1]   LOCATION = C10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Row[2]   LOCATION = F9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Row[3]   LOCATION = D9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  SWCLK   LOCATION = R2; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  SWDIO   LOCATION = P2; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  System_clk   LOCATION = R7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  TXD_1   LOCATION = D12; IOSTANDARD = LVCMOS33; "
USR-6010 WARNING: ADC constraints: pin LED[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin LED[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin LED[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin LED[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin LED[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin LED[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin LED[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin LED[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin QN_REF24MHz has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file E:/TD/license/Anlogic.lic
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
SYN-1012 : SanityCheck: Model "CortexM0_SoC"
SYN-1012 : SanityCheck: Model "AHBlite_GPIO"
SYN-1012 : SanityCheck: Model "AHBlite_Interconnect"
SYN-1012 : SanityCheck: Model "AHBlite_Decoder"
SYN-1012 : SanityCheck: Model "AHBlite_SlaveMUX"
SYN-1012 : SanityCheck: Model "AHBlite_LED"
SYN-1012 : SanityCheck: Model "AHBlite_Matrix_Key"
SYN-1012 : SanityCheck: Model "AHBlite_QN8027_IIC"
SYN-1012 : SanityCheck: Model "AHBlite_Block_RAM"
SYN-1012 : SanityCheck: Model "Block_RAM"
SYN-1012 : SanityCheck: Model "UART_RX"
SYN-1012 : SanityCheck: Model "UART_TX"
SYN-1012 : SanityCheck: Model "FIFO"
SYN-1012 : SanityCheck: Model "AHBlite_UART"
SYN-1012 : SanityCheck: Model "clkuart_pwm"
SYN-1012 : SanityCheck: Model "cortexm0ds_logic"
SYN-1043 : Mark AHBlite_QN8027_IIC as IO macro for instance u36
SYN-1016 : Merged 12 instances.
SYN-1026 : Infer Logic BRAM(ram_mem_al_u00)
	 port mode: single dual port
	 port a size: 4096 x 32	 write mode: NORMAL
	 port b size: 4096 x 32	 write mode: READBEFOREWRITE
SYN-1026 : Infer Logic BRAM(ram_mem_al_u10)
	 port mode: single dual port
	 port a size: 4096 x 32	 write mode: NORMAL
	 port b size: 4096 x 32	 write mode: READBEFOREWRITE
SYN-1026 : Infer Logic BRAM(ram_mem_al_u20)
	 port mode: single dual port
	 port a size: 4096 x 32	 write mode: NORMAL
	 port b size: 4096 x 32	 write mode: READBEFOREWRITE
SYN-1026 : Infer Logic BRAM(ram_mem_al_u30)
	 port mode: single dual port
	 port a size: 4096 x 32	 write mode: NORMAL
	 port b size: 4096 x 32	 write mode: READBEFOREWRITE
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1016 : Merged 31 instances.
SYN-1027 : Infer Logic DRAM(al_ram_mem) read 32x8, write 32x8
SYN-1023 : Infer 1 Logic DRAMs, 0 Logic BRAMs.
SYN-1011 : Flatten model CortexM0_SoC
SYN-1011 : Flatten model AHBlite_GPIO
SYN-1011 : Flatten model AHBlite_Interconnect
SYN-1011 : Flatten model AHBlite_Decoder
SYN-1011 : Flatten model AHBlite_SlaveMUX
SYN-1016 : Merged 2 instances.
SYN-1011 : Flatten model AHBlite_LED
SYN-1011 : Flatten model AHBlite_Matrix_Key
SYN-1011 : Flatten model AHBlite_QN8027_IIC
SYN-1011 : Flatten model AHBlite_Block_RAM
SYN-1011 : Flatten model Block_RAM
SYN-1011 : Flatten model UART_RX
SYN-1011 : Flatten model UART_TX
SYN-1011 : Flatten model FIFO
SYN-1016 : Merged 5 instances.
SYN-1011 : Flatten model AHBlite_UART
SYN-1011 : Flatten model clkuart_pwm
SYN-1011 : Flatten model cortexm0ds_logic
SYN-1016 : Merged 81 instances.
SYN-5034 WARNING: Undriven pin: model "CortexM0_SoC" / pin "QN_REF24MHz" net"QN_REF24MHz"
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P7[0]" in ../rtl/CortexM0_SoC.v(275)
SYN-5014 WARNING: the net's pin: pin "i6" in ../rtl/AHBlite_SlaveMUX.v(110)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P7[1]" in ../rtl/CortexM0_SoC.v(275)
SYN-5014 WARNING: the net's pin: pin "i6" in ../rtl/AHBlite_SlaveMUX.v(110)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P7[2]" in ../rtl/CortexM0_SoC.v(275)
SYN-5014 WARNING: the net's pin: pin "i6" in ../rtl/AHBlite_SlaveMUX.v(110)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P7[3]" in ../rtl/CortexM0_SoC.v(275)
SYN-5014 WARNING: the net's pin: pin "i6" in ../rtl/AHBlite_SlaveMUX.v(110)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P7[4]" in ../rtl/CortexM0_SoC.v(275)
SYN-5014 WARNING: the net's pin: pin "i6" in ../rtl/AHBlite_SlaveMUX.v(110)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P7[5]" in ../rtl/CortexM0_SoC.v(275)
SYN-5014 WARNING: the net's pin: pin "i6" in ../rtl/AHBlite_SlaveMUX.v(110)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P7[6]" in ../rtl/CortexM0_SoC.v(275)
SYN-5014 WARNING: the net's pin: pin "i6" in ../rtl/AHBlite_SlaveMUX.v(110)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P7[7]" in ../rtl/CortexM0_SoC.v(275)
SYN-5014 WARNING: the net's pin: pin "i6" in ../rtl/AHBlite_SlaveMUX.v(110)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HREADYOUT_P7" in ../rtl/CortexM0_SoC.v(274)
SYN-5014 WARNING: the net's pin: pin "i6" in ../rtl/AHBlite_SlaveMUX.v(72)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRESP_P7" in ../rtl/CortexM0_SoC.v(276)
SYN-5014 WARNING: the net's pin: pin "i6" in ../rtl/AHBlite_SlaveMUX.v(91)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1014 : Optimize round 1
SYN-1032 : 22666/500 useful/useless nets, 22213/245 useful/useless insts
SYN-1021 : Optimized 39 onehot mux instances.
SYN-1020 : Optimized 70 distributor mux.
SYN-1016 : Merged 92 instances.
SYN-1015 : Optimize round 1, 1078 better
SYN-1014 : Optimize round 2
SYN-1032 : 22564/35 useful/useless nets, 22112/148 useful/useless insts
SYN-1015 : Optimize round 2, 179 better
SYN-1014 : Optimize round 3
SYN-1015 : Optimize round 3, 0 better
SYN-1014 : Optimize round 1
SYN-1044 : Optimized 147 inv instances.
SYN-1032 : 20667/391 useful/useless nets, 20456/339 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1016 : Merged 58 instances.
SYN-1015 : Optimize round 1, 4277 better
SYN-1014 : Optimize round 2
SYN-1032 : 19629/1 useful/useless nets, 19418/6 useful/useless insts
SYN-1015 : Optimize round 2, 7 better
SYN-1014 : Optimize round 3
SYN-1032 : 19624/0 useful/useless nets, 19413/1 useful/useless insts
SYN-1015 : Optimize round 3, 4 better
SYN-1014 : Optimize round 4
SYN-1015 : Optimize round 4, 0 better
RUN-1003 : finish command "optimize_rtl" in  4.028376s wall, 3.812500s user + 0.343750s system = 4.156250s CPU (103.2%)

RUN-1004 : used memory is 791 MB, reserved memory is 758 MB, peak memory is 1670 MB
RUN-1002 : start command "report_area -file CortexM0_SOC_rtl.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC***

IO Statistics
#IO                        33
  #input                    8
  #output                  15
  #inout                   10

Gate Statistics
#Basic gates            19707
  #and                   9359
  #nand                     0
  #or                    1967
  #nor                      0
  #xor                     73
  #xnor                     0
  #buf                      0
  #not                   6337
  #bufif1                   3
  #MX21                   531
  #FADD                     0
  #DFF                   1437
  #LATCH                    0
#MACRO_ADD                 17
#MACRO_EQ                  49
#MACRO_MULT                 1
#MACRO_MUX                144

Report Hierarchy Area:
+----------------------------------------------------+
|Instance  |Module           |gates  |seq    |macros |
+----------------------------------------------------+
|top       |CortexM0_SoC     |18270  |1437   |68     |
|  u_logic |cortexm0ds_logic |18085  |1285   |14     |
+----------------------------------------------------+

RUN-1002 : start command "read_sdc ../../week1/Task2.sdc"
RUN-1002 : start command "get_ports  System_clk "
RUN-1002 : start command "create_clock -name System_clk -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: System_clk, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1104 : Import SDC file ../../week1/Task2.sdc finished, there are 0 nets kept by constraints.
RUN-1002 : start command "export_db CortexM0_SOC_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db CortexM0_SOC_rtl.db" in  1.744486s wall, 1.703125s user + 0.031250s system = 1.734375s CPU (99.4%)

RUN-1004 : used memory is 813 MB, reserved memory is 779 MB, peak memory is 1670 MB
RUN-1002 : start command "optimize_gate -maparea CortexM0_SOC_gate.area"
RUN-1001 : Open license file E:/TD/license/Anlogic.lic
RUN-1001 : Print Gate Property
RUN-1001 : ----------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  
RUN-1001 : ----------------------------------------------------------
RUN-1001 :        auto_partition       |    fine    |       fine       
RUN-1001 :         cascade_dsp         |    off     |       off        
RUN-1001 :         cascade_eram        |     on     |        on        
RUN-1001 :        gate_sim_model       |    off     |       off        
RUN-1001 :        map_sim_model        |    off     |       off        
RUN-1001 :           opt_area          |   medium   |      medium      
RUN-1001 :          opt_timing         |    auto    |       auto       
RUN-1001 :         pack_effort         |   medium   |      medium      
RUN-1001 :      pack_lslice_ripple     |     on     |        on        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        
RUN-1001 :        pack_seq_in_io       |     on     |        on        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        
RUN-1001 :            report           |  standard  |     standard     
RUN-1001 : ----------------------------------------------------------
SYN-2001 : Map 33 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2531 : Dram(UART1_TX/FIFO/al_ram_mem) write 32x8, read 32x8
SYN-2531 : DRAM UART1_TX/FIFO/al_ram_mem has no init file
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1016 : Merged 136 instances.
SYN-2501 : Optimize round 1, 491 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 10 macro adder
SYN-1019 : Optimized 375 mux instances.
SYN-1016 : Merged 18 instances.
SYN-1032 : 20800/387 useful/useless nets, 20475/1 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Map 1 macro multiplier
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 19717/68 useful/useless nets, 19418/1 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 69 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 0 better
SYN-2501 : Map 8 macro adder
SYN-1016 : Merged 8 instances.
SYN-1032 : 20151/2 useful/useless nets, 19920/0 useful/useless insts
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3004 : Optimized 1 const0 DFF(s)
SYN-1032 : 20789/4 useful/useless nets, 20558/4 useful/useless insts
SYN-3004 : Optimized 1 const0 DFF(s)
SYN-1032 : 20787/2 useful/useless nets, 20556/2 useful/useless insts
SYN-1032 : 21248/72 useful/useless nets, 20909/66 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 13, tpin num: 65019, tnet num: 21266, tinst num: 20912, tnode num: 89326, tedge num: 99396.
TMR-2508 : Levelizing timing graph completed, there are 281 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 21266 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 267 (3.52), #lev = 5 (3.18)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 266 (3.47), #lev = 6 (3.11)
SYN-3001 : Logic optimization runtime opt =   0.04 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 773 instances into 273 LUTs, name keeping = 67%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 5146 (3.97), #lev = 21 (8.32)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 5151 (3.88), #lev = 18 (7.81)
SYN-3001 : Logic optimization runtime opt =   1.10 sec, map = 3239.94 sec
SYN-3001 : Mapper mapped 18426 instances into 5151 LUTs, name keeping = 31%.
RUN-1002 : start command "report_area -file CortexM0_SOC_gate.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC***

IO Statistics
#IO                        33
  #input                    8
  #output                  15
  #inout                   10

LUT Statistics
#Total_luts              5659
  #lut4                  3745
  #lut5                  1679
  #lut6                     0
  #lut5_mx41                0
  #lut4_alu1b             235

Utilization Statistics
#lut                     5659   out of  19600   28.87%
#reg                     1429   out of  19600    7.29%
#le                         0
#dsp                        3   out of     29   10.34%
#bram                       0   out of     64    0.00%
  #bram9k                   0
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#dram                       4
#pad                       33   out of    188   17.55%
  #ireg                     0
  #oreg                     6
  #treg                     0
#pll                        0   out of      4    0.00%

Report Hierarchy Area:
+--------------------------------------------------------------------+
|Instance  |Module           |lut    |ripple |seq    |bram   |dsp    |
+--------------------------------------------------------------------+
|top       |CortexM0_SoC     |5424   |235    |1435   |0      |3      |
|  u_logic |cortexm0ds_logic |5151   |173    |1283   |0      |3      |
+--------------------------------------------------------------------+

SYN-1001 : Packing model "CortexM0_SoC" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 146 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 29 adder to BLE ...
SYN-4008 : Packed 29 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4013 : Packed 4 DRAM and 0 SEQ.
SYN-1001 : Packing model "cortexm0ds_logic" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 1283 DFF/LATCH to SEQ ...
SYN-4009 : Pack 3 carry chain into lslice
SYN-4007 : Packing 76 adder to BLE ...
SYN-4008 : Packed 76 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1003 : finish command "optimize_gate -maparea CortexM0_SOC_gate.area" in  15.914230s wall, 15.859375s user + 0.265625s system = 16.125000s CPU (101.3%)

RUN-1004 : used memory is 956 MB, reserved memory is 944 MB, peak memory is 1670 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
SYN-1011 : Flatten model cortexm0ds_logic
SYN-1016 : Merged 1 instances.
SYN-1016 : Merged 2 instances.
RUN-1002 : start command "read_sdc ../../week1/Task2.sdc"
RUN-1002 : start command "get_ports  System_clk "
RUN-1002 : start command "create_clock -name System_clk -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: System_clk, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1104 : Import SDC file ../../week1/Task2.sdc finished, there are 0 nets kept by constraints.
RUN-1002 : start command "export_db CortexM0_SOC_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db CortexM0_SOC_gate.db" in  2.450992s wall, 2.359375s user + 0.109375s system = 2.468750s CPU (100.7%)

RUN-1004 : used memory is 961 MB, reserved memory is 949 MB, peak memory is 1670 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file E:/TD/license/Anlogic.lic
RUN-1001 : Print Place Property
RUN-1001 : ------------------------------------------------
RUN-1001 :     Parameters    |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------
RUN-1001 :   detailed_place  |     on     |        on        
RUN-1001 :       effort      |   medium   |      medium      
RUN-1001 :     opt_timing    |   medium   |      medium      
RUN-1001 :    pr_strategy    |     1      |        1         
RUN-1001 :     relaxation    |    1.00    |       1.00       
RUN-1001 :      retiming     |    off     |       off        
RUN-1001 : ------------------------------------------------
RUN-1002 : start command "set_param place timing_factor 2.5"
RUN-1002 : start command "set_param route tactics length"
RUN-1002 : start command "set_param route least_critical_net_perc 20"
RUN-1002 : start command "set_param route most_critical_net_perc 60"
PHY-3001 : Placer runs in 8 thread(s).
SYN-4024 : Net "System_clk_pad" drive clk pins.
SYN-4024 : Net "u_logic/SWCLKTCK_pad" drive clk pins.
SYN-4024 : Net "LED_Interface/light_clk" drive clk pins.
SYN-4025 : Tag rtl::Net LED_Interface/light_clk as clock net
SYN-4025 : Tag rtl::Net System_clk_pad as clock net
SYN-4025 : Tag rtl::Net u_logic/SWCLKTCK_pad as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u_logic/SWCLKTCK_pad to drive 107 clock pins.
SYN-4015 : Create BUFG instance for clk Net LED_Interface/light_clk to drive 20 clock pins.
PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 6994 instances
RUN-1001 : 5423 luts, 1429 seqs, 63 mslices, 38 lslices, 33 pads, 0 brams, 3 dsps
RUN-1001 : There are total 7306 nets
RUN-1001 : 3677 nets have 2 pins
RUN-1001 : 2657 nets have [3 - 5] pins
RUN-1001 : 630 nets have [6 - 10] pins
RUN-1001 : 182 nets have [11 - 20] pins
RUN-1001 : 145 nets have [21 - 99] pins
RUN-1001 : 15 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 6992 instances, 5423 luts, 1429 seqs, 101 slices, 15 macros(101 instances: 63 mslices 38 lslices)
PHY-3001 : Cell area utilization is 28%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 13, tpin num: 33113, tnet num: 7260, tinst num: 6992, tnode num: 37481, tedge num: 53610.
TMR-2508 : Levelizing timing graph completed, there are 45 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 7260 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.717532s wall, 0.703125s user + 0.015625s system = 0.718750s CPU (100.2%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 1.72373e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 6992.
PHY-3001 : End clustering;  0.000014s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 28%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(337): len = 1.51362e+06, overlap = 6.75
PHY-3002 : Step(338): len = 1.35189e+06, overlap = 6.75
PHY-3002 : Step(339): len = 1.25322e+06, overlap = 7.375
PHY-3002 : Step(340): len = 1.16687e+06, overlap = 3.5
PHY-3002 : Step(341): len = 1.15495e+06, overlap = 3.8125
PHY-3002 : Step(342): len = 1.14019e+06, overlap = 9.40625
PHY-3002 : Step(343): len = 1.08549e+06, overlap = 13.2813
PHY-3002 : Step(344): len = 975697, overlap = 51.0625
PHY-3002 : Step(345): len = 899116, overlap = 57.4688
PHY-3002 : Step(346): len = 875902, overlap = 58.7813
PHY-3002 : Step(347): len = 868720, overlap = 60.3438
PHY-3002 : Step(348): len = 854923, overlap = 60.1875
PHY-3002 : Step(349): len = 839782, overlap = 64.9063
PHY-3002 : Step(350): len = 834188, overlap = 65.0313
PHY-3002 : Step(351): len = 826993, overlap = 68.4688
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000103421
PHY-3002 : Step(352): len = 824282, overlap = 64.875
PHY-3002 : Step(353): len = 820826, overlap = 54.0938
PHY-3002 : Step(354): len = 812479, overlap = 50.5938
PHY-3002 : Step(355): len = 809200, overlap = 50.9688
PHY-3002 : Step(356): len = 806256, overlap = 45.0938
PHY-3002 : Step(357): len = 799089, overlap = 36.9063
PHY-3002 : Step(358): len = 794051, overlap = 38.4375
PHY-3002 : Step(359): len = 791784, overlap = 33.9688
PHY-3002 : Step(360): len = 769704, overlap = 24.4375
PHY-3002 : Step(361): len = 750771, overlap = 22.4375
PHY-3002 : Step(362): len = 736196, overlap = 17.4375
PHY-3002 : Step(363): len = 733554, overlap = 17.375
PHY-3002 : Step(364): len = 731263, overlap = 19.1563
PHY-3002 : Step(365): len = 723151, overlap = 19.2813
PHY-3002 : Step(366): len = 716963, overlap = 19.6563
PHY-3002 : Step(367): len = 713929, overlap = 21.3125
PHY-3002 : Step(368): len = 710469, overlap = 19.7188
PHY-3002 : Step(369): len = 697512, overlap = 14.6563
PHY-3002 : Step(370): len = 694872, overlap = 14.6875
PHY-3002 : Step(371): len = 689805, overlap = 16.0313
PHY-3002 : Step(372): len = 684973, overlap = 15.8438
PHY-3002 : Step(373): len = 682896, overlap = 16.9063
PHY-3002 : Step(374): len = 676904, overlap = 16.5938
PHY-3002 : Step(375): len = 673824, overlap = 19
PHY-3002 : Step(376): len = 671697, overlap = 19.875
PHY-3002 : Step(377): len = 668565, overlap = 21.75
PHY-3002 : Step(378): len = 667012, overlap = 21.9688
PHY-3002 : Step(379): len = 665489, overlap = 20.625
PHY-3002 : Step(380): len = 658901, overlap = 18.6563
PHY-3002 : Step(381): len = 655244, overlap = 21.1563
PHY-3002 : Step(382): len = 653307, overlap = 19.25
PHY-3002 : Step(383): len = 647975, overlap = 23.3125
PHY-3002 : Step(384): len = 647305, overlap = 22.7813
PHY-3002 : Step(385): len = 641590, overlap = 24
PHY-3002 : Step(386): len = 630816, overlap = 27.8125
PHY-3002 : Step(387): len = 628173, overlap = 26.4375
PHY-3002 : Step(388): len = 626909, overlap = 29.6563
PHY-3002 : Step(389): len = 625029, overlap = 29.625
PHY-3002 : Step(390): len = 623798, overlap = 30.0625
PHY-3002 : Step(391): len = 623102, overlap = 30.0938
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000206841
PHY-3002 : Step(392): len = 625858, overlap = 29.9063
PHY-3002 : Step(393): len = 641147, overlap = 18.9063
PHY-3002 : Step(394): len = 643490, overlap = 15.4063
PHY-3002 : Step(395): len = 643095, overlap = 17.6875
PHY-3002 : Step(396): len = 643754, overlap = 15.9375
PHY-3002 : Step(397): len = 647663, overlap = 15
PHY-3002 : Step(398): len = 650191, overlap = 15.7813
PHY-3002 : Step(399): len = 650225, overlap = 15.2188
PHY-3002 : Step(400): len = 650939, overlap = 12.5625
PHY-3002 : Step(401): len = 652567, overlap = 13.5938
PHY-3002 : Step(402): len = 653310, overlap = 11.4063
PHY-3002 : Step(403): len = 654499, overlap = 12.875
PHY-3002 : Step(404): len = 656335, overlap = 10.9688
PHY-3002 : Step(405): len = 655950, overlap = 8.25
PHY-3002 : Step(406): len = 656317, overlap = 7.8125
PHY-3002 : Step(407): len = 659587, overlap = 5.34375
PHY-3002 : Step(408): len = 658065, overlap = 3.0625
PHY-3002 : Step(409): len = 657656, overlap = 4.75
PHY-3002 : Step(410): len = 656929, overlap = 4.28125
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000413683
PHY-3002 : Step(411): len = 661859, overlap = 3.34375
PHY-3002 : Step(412): len = 667739, overlap = 5.375
PHY-3002 : Step(413): len = 668345, overlap = 5.3125
PHY-3002 : Step(414): len = 669392, overlap = 5.375
PHY-3002 : Step(415): len = 673814, overlap = 5.15625
PHY-3002 : Step(416): len = 682002, overlap = 4.90625
PHY-3002 : Step(417): len = 682159, overlap = 4.78125
PHY-3002 : Step(418): len = 683008, overlap = 4.71875
PHY-3002 : Step(419): len = 687034, overlap = 2.3125
PHY-3002 : Step(420): len = 691294, overlap = 4.75
PHY-3002 : Step(421): len = 691532, overlap = 4.75
PHY-3002 : Step(422): len = 691967, overlap = 4.75
PHY-3002 : Step(423): len = 698307, overlap = 4.65625
PHY-3002 : Step(424): len = 699008, overlap = 2.4375
PHY-3002 : Step(425): len = 698700, overlap = 2.4375
PHY-3002 : Step(426): len = 698427, overlap = 4.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000764605
PHY-3002 : Step(427): len = 698892, overlap = 4.75
PHY-3002 : Step(428): len = 704746, overlap = 2.59375
PHY-3002 : Step(429): len = 711787, overlap = 6.59375
PHY-3002 : Step(430): len = 711970, overlap = 2.09375
PHY-3002 : Step(431): len = 712962, overlap = 6.59375
PHY-3002 : Step(432): len = 715965, overlap = 2.09375
PHY-3002 : Step(433): len = 720641, overlap = 4.21875
PHY-3002 : Step(434): len = 721262, overlap = 4.21875
PHY-3002 : Step(435): len = 722171, overlap = 4.3125
PHY-3002 : Step(436): len = 727144, overlap = 3.84375
PHY-3002 : Step(437): len = 729806, overlap = 3.46875
PHY-3002 : Step(438): len = 729909, overlap = 3.46875
PHY-3002 : Step(439): len = 730065, overlap = 3.46875
PHY-3002 : Step(440): len = 731138, overlap = 1.21875
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00125894
PHY-3002 : Step(441): len = 731616, overlap = 3.46875
PHY-3002 : Step(442): len = 735773, overlap = 3.375
PHY-3002 : Step(443): len = 738524, overlap = 3.40625
PHY-3002 : Step(444): len = 739392, overlap = 3.15625
PHY-3002 : Step(445): len = 740568, overlap = 3.03125
PHY-3002 : Step(446): len = 742544, overlap = 3.03125
PHY-3002 : Step(447): len = 744192, overlap = 2.90625
PHY-3002 : Step(448): len = 745305, overlap = 2.8125
PHY-3002 : Step(449): len = 747144, overlap = 2.71875
PHY-3002 : Step(450): len = 750394, overlap = 0.375
PHY-3002 : Step(451): len = 751203, overlap = 2.5
PHY-3002 : Step(452): len = 751987, overlap = 2.5
PHY-3002 : Step(453): len = 755554, overlap = 4.5
PHY-3002 : Step(454): len = 757152, overlap = 0
PHY-3002 : Step(455): len = 757487, overlap = 2.25
PHY-3002 : Step(456): len = 758585, overlap = 0
PHY-3002 : Step(457): len = 759576, overlap = 0
PHY-3002 : Step(458): len = 761238, overlap = 2.25
PHY-3002 : Step(459): len = 761647, overlap = 2.25
PHY-3002 : Step(460): len = 761901, overlap = 2.25
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00209415
PHY-3002 : Step(461): len = 762270, overlap = 2.25
PHY-3002 : Step(462): len = 766346, overlap = 0
PHY-3002 : Step(463): len = 771243, overlap = 6.75
PHY-3002 : Step(464): len = 771555, overlap = 0
PHY-3002 : Step(465): len = 772867, overlap = 4.5
PHY-3002 : Step(466): len = 774903, overlap = 2.25
PHY-3002 : Step(467): len = 775323, overlap = 2.25
PHY-3002 : Step(468): len = 775660, overlap = 2.25
PHY-3002 : Step(469): len = 776547, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.009913s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 34%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.6905e+06, over cnt = 469(1%), over = 589, worst = 4
PHY-1002 : len = 1.69255e+06, over cnt = 326(0%), over = 384, worst = 4
PHY-1002 : len = 1.69374e+06, over cnt = 196(0%), over = 227, worst = 4
PHY-1002 : len = 1.69455e+06, over cnt = 140(0%), over = 161, worst = 3
PHY-1002 : len = 1.69382e+06, over cnt = 94(0%), over = 105, worst = 3
PHY-1001 : End global iterations;  1.082615s wall, 1.546875s user + 0.062500s system = 1.609375s CPU (148.7%)

PHY-1001 : Congestion index: top1 = 78.75, top5 = 68.13, top10 = 60.00, top15 = 55.00.
PHY-3001 : End congestion estimation;  1.571635s wall, 2.031250s user + 0.062500s system = 2.093750s CPU (133.2%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7260 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.434471s wall, 0.437500s user + 0.000000s system = 0.437500s CPU (100.7%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 9.68758e-05
PHY-3002 : Step(470): len = 730255, overlap = 7.5
PHY-3002 : Step(471): len = 688693, overlap = 16.0625
PHY-3002 : Step(472): len = 663547, overlap = 21.7188
PHY-3002 : Step(473): len = 637941, overlap = 27.6875
PHY-3002 : Step(474): len = 600700, overlap = 40.5938
PHY-3002 : Step(475): len = 570730, overlap = 52.75
PHY-3002 : Step(476): len = 554935, overlap = 55.6875
PHY-3002 : Step(477): len = 533470, overlap = 59.2188
PHY-3002 : Step(478): len = 517971, overlap = 58.8125
PHY-3002 : Step(479): len = 508402, overlap = 58.0625
PHY-3002 : Step(480): len = 495493, overlap = 52.625
PHY-3002 : Step(481): len = 487238, overlap = 49.9688
PHY-3002 : Step(482): len = 478976, overlap = 50.7188
PHY-3002 : Step(483): len = 473322, overlap = 48.25
PHY-3002 : Step(484): len = 467094, overlap = 44.9063
PHY-3002 : Step(485): len = 462631, overlap = 43.875
PHY-3002 : Step(486): len = 459281, overlap = 41.0938
PHY-3002 : Step(487): len = 456263, overlap = 40.0313
PHY-3002 : Step(488): len = 453133, overlap = 39.625
PHY-3002 : Step(489): len = 450624, overlap = 39.125
PHY-3002 : Step(490): len = 447988, overlap = 40.2188
PHY-3002 : Step(491): len = 445156, overlap = 37.1875
PHY-3002 : Step(492): len = 441555, overlap = 36.4063
PHY-3002 : Step(493): len = 437719, overlap = 39.1563
PHY-3002 : Step(494): len = 434471, overlap = 41.0313
PHY-3002 : Step(495): len = 431293, overlap = 43.0313
PHY-3002 : Step(496): len = 429441, overlap = 41.9375
PHY-3002 : Step(497): len = 426876, overlap = 41.5938
PHY-3002 : Step(498): len = 424561, overlap = 42.3125
PHY-3002 : Step(499): len = 421931, overlap = 42.0625
PHY-3002 : Step(500): len = 419520, overlap = 40.9063
PHY-3002 : Step(501): len = 418513, overlap = 41.0313
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000193752
PHY-3002 : Step(502): len = 434665, overlap = 31.25
PHY-3002 : Step(503): len = 447379, overlap = 23.2813
PHY-3002 : Step(504): len = 453890, overlap = 22.6563
PHY-3002 : Step(505): len = 460455, overlap = 19.2813
PHY-3002 : Step(506): len = 468019, overlap = 14.4375
PHY-3002 : Step(507): len = 470159, overlap = 11.6875
PHY-3002 : Step(508): len = 471955, overlap = 9.6875
PHY-3002 : Step(509): len = 473673, overlap = 8.40625
PHY-3002 : Step(510): len = 473275, overlap = 9.75
PHY-3002 : Step(511): len = 471953, overlap = 9.65625
PHY-3002 : Step(512): len = 470201, overlap = 9.84375
PHY-3002 : Step(513): len = 469297, overlap = 10.1875
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000387503
PHY-3002 : Step(514): len = 480847, overlap = 5.46875
PHY-3002 : Step(515): len = 490423, overlap = 2.875
PHY-3002 : Step(516): len = 497873, overlap = 2.59375
PHY-3002 : Step(517): len = 504175, overlap = 1.5
PHY-3002 : Step(518): len = 509860, overlap = 1.21875
PHY-3002 : Step(519): len = 510136, overlap = 1.34375
PHY-3002 : Step(520): len = 510572, overlap = 1.40625
PHY-3002 : Step(521): len = 508981, overlap = 1.1875
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000775006
PHY-3002 : Step(522): len = 526395, overlap = 0.6875
PHY-3002 : Step(523): len = 537888, overlap = 0.59375
PHY-3002 : Step(524): len = 541017, overlap = 0.5
PHY-3002 : Step(525): len = 544911, overlap = 0.6875
PHY-3002 : Step(526): len = 549818, overlap = 0.125
PHY-3002 : Step(527): len = 552020, overlap = 0.59375
PHY-3002 : Step(528): len = 553040, overlap = 0.65625
PHY-3002 : Step(529): len = 554084, overlap = 0.9375
PHY-3002 : Step(530): len = 552637, overlap = 1.3125
PHY-3002 : Step(531): len = 551000, overlap = 0.90625
PHY-3002 : Step(532): len = 549075, overlap = 1.0625
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 34%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.30319e+06, over cnt = 471(1%), over = 617, worst = 4
PHY-1002 : len = 1.30723e+06, over cnt = 236(0%), over = 285, worst = 3
PHY-1002 : len = 1.30784e+06, over cnt = 135(0%), over = 157, worst = 3
PHY-1002 : len = 1.30779e+06, over cnt = 115(0%), over = 130, worst = 2
PHY-1002 : len = 1.30447e+06, over cnt = 56(0%), over = 60, worst = 2
PHY-1001 : End global iterations;  0.870201s wall, 1.234375s user + 0.000000s system = 1.234375s CPU (141.8%)

PHY-1001 : Congestion index: top1 = 58.13, top5 = 48.13, top10 = 42.50, top15 = 38.13.
PHY-3001 : End congestion estimation;  1.387954s wall, 1.781250s user + 0.000000s system = 1.781250s CPU (128.3%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7260 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.400985s wall, 0.421875s user + 0.000000s system = 0.421875s CPU (105.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000732802
PHY-3002 : Step(533): len = 544140, overlap = 9.3125
PHY-3002 : Step(534): len = 534662, overlap = 7.96875
PHY-3002 : Step(535): len = 522934, overlap = 8.46875
PHY-3002 : Step(536): len = 510515, overlap = 9.75
PHY-3002 : Step(537): len = 500154, overlap = 11.9375
PHY-3002 : Step(538): len = 490613, overlap = 12.3438
PHY-3002 : Step(539): len = 482821, overlap = 14.8438
PHY-3002 : Step(540): len = 476269, overlap = 15
PHY-3002 : Step(541): len = 471496, overlap = 13.9688
PHY-3002 : Step(542): len = 467733, overlap = 18.4375
PHY-3002 : Step(543): len = 465858, overlap = 16.7188
PHY-3002 : Step(544): len = 465211, overlap = 17.4063
PHY-3002 : Step(545): len = 465079, overlap = 16.4375
PHY-3002 : Step(546): len = 465093, overlap = 16.9063
PHY-3002 : Step(547): len = 464798, overlap = 16.1563
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.0014656
PHY-3002 : Step(548): len = 473045, overlap = 12.6875
PHY-3002 : Step(549): len = 480016, overlap = 9.25
PHY-3002 : Step(550): len = 483196, overlap = 9.03125
PHY-3002 : Step(551): len = 488754, overlap = 7.75
PHY-3002 : Step(552): len = 494040, overlap = 7.5625
PHY-3002 : Step(553): len = 495815, overlap = 6.625
PHY-3002 : Step(554): len = 497717, overlap = 6.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00293121
PHY-3002 : Step(555): len = 503106, overlap = 6.8125
PHY-3002 : Step(556): len = 511802, overlap = 6.625
PHY-3002 : Step(557): len = 516645, overlap = 5
PHY-3002 : Step(558): len = 518480, overlap = 5.875
PHY-3002 : Step(559): len = 519948, overlap = 4.46875
PHY-3002 : Step(560): len = 523078, overlap = 5.21875
PHY-3002 : Step(561): len = 526713, overlap = 5.125
PHY-3002 : Step(562): len = 529044, overlap = 5.25
PHY-3002 : Step(563): len = 530368, overlap = 5.84375
PHY-3002 : Step(564): len = 531448, overlap = 5.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00586242
PHY-3002 : Step(565): len = 534188, overlap = 4.09375
PHY-3002 : Step(566): len = 537964, overlap = 3.5
PHY-3002 : Step(567): len = 539811, overlap = 4.65625
PHY-3002 : Step(568): len = 542587, overlap = 3.125
PHY-3002 : Step(569): len = 545391, overlap = 3.84375
PHY-3002 : Step(570): len = 547417, overlap = 2.25
PHY-3002 : Step(571): len = 548972, overlap = 3.40625
PHY-3002 : Step(572): len = 552398, overlap = 2.28125
PHY-3002 : Step(573): len = 553342, overlap = 3.125
PHY-3002 : Step(574): len = 553980, overlap = 2.65625
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.01073
PHY-3002 : Step(575): len = 554787, overlap = 2.9375
PHY-3002 : Step(576): len = 557127, overlap = 3.09375
PHY-3002 : Step(577): len = 558788, overlap = 2.84375
PHY-3002 : Step(578): len = 560985, overlap = 2.3125
PHY-3002 : Step(579): len = 563393, overlap = 2.46875
PHY-3002 : Step(580): len = 564628, overlap = 2.34375
PHY-3002 : Step(581): len = 565567, overlap = 2.6875
PHY-3002 : Step(582): len = 567444, overlap = 2.1875
PHY-3002 : Step(583): len = 568223, overlap = 2.4375
PHY-3002 : Step(584): len = 569410, overlap = 2.125
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.0173611
PHY-3002 : Step(585): len = 570006, overlap = 2.125
PHY-3002 : Step(586): len = 572273, overlap = 2.5
PHY-3002 : Step(587): len = 574049, overlap = 2.625
PHY-3002 : Step(588): len = 574988, overlap = 2.375
PHY-3002 : Step(589): len = 575844, overlap = 2.375
PHY-3002 : Step(590): len = 577225, overlap = 1.8125
PHY-3002 : Step(591): len = 578474, overlap = 2.25
PHY-3002 : Step(592): len = 579421, overlap = 2.15625
PHY-3002 : Step(593): len = 580354, overlap = 2.34375
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 74.66 peak overflow 0.94
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.38091e+06, over cnt = 236(0%), over = 268, worst = 2
PHY-1002 : len = 1.38159e+06, over cnt = 136(0%), over = 145, worst = 2
PHY-1002 : len = 1.38193e+06, over cnt = 95(0%), over = 98, worst = 2
PHY-1002 : len = 1.38121e+06, over cnt = 64(0%), over = 66, worst = 2
PHY-1002 : len = 1.38087e+06, over cnt = 53(0%), over = 55, worst = 2
PHY-1001 : End global iterations;  0.870395s wall, 1.453125s user + 0.015625s system = 1.468750s CPU (168.7%)

PHY-1001 : Congestion index: top1 = 53.75, top5 = 45.00, top10 = 41.25, top15 = 38.75.
PHY-1001 : End incremental global routing;  1.396576s wall, 1.984375s user + 0.031250s system = 2.015625s CPU (144.3%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7260 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.424969s wall, 0.421875s user + 0.015625s system = 0.437500s CPU (102.9%)

OPT-1001 : 20 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 33 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 6936 has valid locations, 162 needs to be replaced
PHY-3001 : design contains 7134 instances, 5441 luts, 1553 seqs, 101 slices, 15 macros(101 instances: 63 mslices 38 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 599517
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 35%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.30468e+06, over cnt = 227(0%), over = 266, worst = 2
PHY-1002 : len = 1.30568e+06, over cnt = 125(0%), over = 139, worst = 2
PHY-1002 : len = 1.30563e+06, over cnt = 74(0%), over = 81, worst = 2
PHY-1002 : len = 1.30474e+06, over cnt = 45(0%), over = 48, worst = 2
PHY-1002 : len = 1.30422e+06, over cnt = 31(0%), over = 34, worst = 2
PHY-1001 : End global iterations;  0.839636s wall, 1.281250s user + 0.015625s system = 1.296875s CPU (154.5%)

PHY-1001 : Congestion index: top1 = 53.75, top5 = 45.63, top10 = 40.63, top15 = 37.50.
PHY-3001 : End congestion estimation;  1.872835s wall, 2.312500s user + 0.031250s system = 2.343750s CPU (125.1%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7402 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.407002s wall, 0.406250s user + 0.015625s system = 0.421875s CPU (103.7%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(594): len = 598998, overlap = 0
PHY-3002 : Step(595): len = 598998, overlap = 0
PHY-3002 : Step(596): len = 598733, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 35%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.30547e+06, over cnt = 66(0%), over = 69, worst = 2
PHY-1002 : len = 1.30559e+06, over cnt = 43(0%), over = 45, worst = 2
PHY-1002 : len = 1.30553e+06, over cnt = 37(0%), over = 38, worst = 2
PHY-1002 : len = 1.30438e+06, over cnt = 27(0%), over = 28, worst = 2
PHY-1002 : len = 1.30432e+06, over cnt = 24(0%), over = 25, worst = 2
PHY-1001 : End global iterations;  0.548077s wall, 0.562500s user + 0.015625s system = 0.578125s CPU (105.5%)

PHY-1001 : Congestion index: top1 = 53.13, top5 = 45.63, top10 = 40.00, top15 = 38.75.
PHY-3001 : End congestion estimation;  1.000355s wall, 1.031250s user + 0.015625s system = 1.046875s CPU (104.7%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7402 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.405518s wall, 0.421875s user + 0.000000s system = 0.421875s CPU (104.0%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00726083
PHY-3002 : Step(597): len = 598689, overlap = 2.53125
PHY-3002 : Step(598): len = 598740, overlap = 2.65625
PHY-3001 : Final: Len = 598740, Over = 2.65625
PHY-3001 : End incremental placement;  4.068235s wall, 4.750000s user + 0.171875s system = 4.921875s CPU (121.0%)

OPT-1001 : End high-fanout net optimization;  6.432312s wall, 7.781250s user + 0.218750s system = 8.000000s CPU (124.4%)

OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.30635e+06, over cnt = 243(0%), over = 287, worst = 2
PHY-1002 : len = 1.30736e+06, over cnt = 141(0%), over = 158, worst = 2
PHY-1002 : len = 1.30768e+06, over cnt = 92(0%), over = 101, worst = 2
PHY-1002 : len = 1.30578e+06, over cnt = 56(0%), over = 62, worst = 2
PHY-1002 : len = 1.30532e+06, over cnt = 40(0%), over = 43, worst = 2
PHY-1001 : End global iterations;  0.829681s wall, 1.484375s user + 0.000000s system = 1.484375s CPU (178.9%)

PHY-1001 : Congestion index: top1 = 53.75, top5 = 45.63, top10 = 40.63, top15 = 38.75.
OPT-1001 : End congestion update;  1.340495s wall, 2.015625s user + 0.015625s system = 2.031250s CPU (151.5%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 7402 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.351578s wall, 0.343750s user + 0.031250s system = 0.375000s CPU (106.7%)

OPT-1001 : Start: WNS 1305 TNS 0 NUM_FEPS 0
OPT-1001 : Iter 1: improved WNS 1657 TNS 0 NUM_FEPS 0 with 9 cells processed and 4216 slack improved
OPT-1001 : Iter 2: improved WNS 1955 TNS 0 NUM_FEPS 0 with 8 cells processed and 5973 slack improved
OPT-1001 : Iter 3: improved WNS 2134 TNS 0 NUM_FEPS 0 with 12 cells processed and 6450 slack improved
OPT-1001 : Iter 4: improved WNS 2334 TNS 0 NUM_FEPS 0 with 14 cells processed and 7000 slack improved
OPT-1001 : Iter 5: improved WNS 2527 TNS 0 NUM_FEPS 0 with 12 cells processed and 3900 slack improved
OPT-1001 : Iter 6: improved WNS 2582 TNS 0 NUM_FEPS 0 with 13 cells processed and 3128 slack improved
OPT-1001 : Iter 7: improved WNS 2582 TNS 0 NUM_FEPS 0 with 4 cells processed and 473 slack improved
OPT-1001 : End global optimization;  2.770857s wall, 3.437500s user + 0.046875s system = 3.484375s CPU (125.8%)

OPT-1001 : End physical optimization;  9.213757s wall, 11.296875s user + 0.281250s system = 11.578125s CPU (125.7%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 5441 LUT to BLE ...
SYN-4008 : Packed 5441 LUT and 589 SEQ to BLE.
SYN-4003 : Packing 964 remaining SEQ's ...
SYN-4005 : Packed 944 SEQ with LUT/SLICE
SYN-4006 : 3912 single LUT's are left
SYN-4006 : 20 single SEQ's are left
SYN-4011 : Packing model "CortexM0_SoC" (AL_USER_NORMAL) with 5461/5603 primitive instances ...
PHY-3001 : End packing;  1.021265s wall, 1.031250s user + 0.015625s system = 1.046875s CPU (102.5%)

PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 3381 instances
RUN-1001 : 1670 mslices, 1670 lslices, 33 pads, 0 brams, 3 dsps
RUN-1001 : There are total 7020 nets
RUN-1001 : 2689 nets have 2 pins
RUN-1001 : 3077 nets have [3 - 5] pins
RUN-1001 : 723 nets have [6 - 10] pins
RUN-1001 : 295 nets have [11 - 20] pins
RUN-1001 : 234 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : design contains 3379 instances, 3340 slices, 15 macros(101 instances: 63 mslices 38 lslices)
PHY-3001 : Cell area utilization is 40%
PHY-3001 : After packing: Len = 629526, Over = 27.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 40%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.34028e+06, over cnt = 263(0%), over = 317, worst = 2
PHY-1002 : len = 1.34128e+06, over cnt = 176(0%), over = 200, worst = 2
PHY-1002 : len = 1.34162e+06, over cnt = 117(0%), over = 129, worst = 2
PHY-1002 : len = 1.34111e+06, over cnt = 80(0%), over = 90, worst = 2
PHY-1002 : len = 1.34034e+06, over cnt = 54(0%), over = 62, worst = 2
PHY-1001 : End global iterations;  0.834282s wall, 1.406250s user + 0.015625s system = 1.421875s CPU (170.4%)

PHY-1001 : Congestion index: top1 = 55.00, top5 = 46.25, top10 = 41.25, top15 = 38.13.
PHY-3001 : End congestion estimation;  2.351602s wall, 2.921875s user + 0.046875s system = 2.968750s CPU (126.2%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6974 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.427459s wall, 0.421875s user + 0.031250s system = 0.453125s CPU (106.0%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00023918
PHY-3002 : Step(599): len = 610709, overlap = 26.75
PHY-3002 : Step(600): len = 598598, overlap = 28.25
PHY-3002 : Step(601): len = 590147, overlap = 31
PHY-3002 : Step(602): len = 581729, overlap = 30.5
PHY-3002 : Step(603): len = 575030, overlap = 37.75
PHY-3002 : Step(604): len = 568634, overlap = 41.5
PHY-3002 : Step(605): len = 563492, overlap = 51.75
PHY-3002 : Step(606): len = 557825, overlap = 56.5
PHY-3002 : Step(607): len = 551234, overlap = 58.25
PHY-3002 : Step(608): len = 548047, overlap = 58.25
PHY-3002 : Step(609): len = 542697, overlap = 60.5
PHY-3002 : Step(610): len = 537949, overlap = 61
PHY-3002 : Step(611): len = 535651, overlap = 61.5
PHY-3002 : Step(612): len = 532439, overlap = 63.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00047836
PHY-3002 : Step(613): len = 549202, overlap = 49.5
PHY-3002 : Step(614): len = 552478, overlap = 46.75
PHY-3002 : Step(615): len = 556236, overlap = 41
PHY-3002 : Step(616): len = 560755, overlap = 37.25
PHY-3002 : Step(617): len = 566815, overlap = 34.75
PHY-3002 : Step(618): len = 571067, overlap = 30
PHY-3002 : Step(619): len = 573693, overlap = 29.25
PHY-3002 : Step(620): len = 579150, overlap = 28.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000956721
PHY-3002 : Step(621): len = 589848, overlap = 22
PHY-3002 : Step(622): len = 593838, overlap = 21.5
PHY-3002 : Step(623): len = 599225, overlap = 17.25
PHY-3002 : Step(624): len = 604044, overlap = 16.75
PHY-3002 : Step(625): len = 607867, overlap = 16
PHY-3002 : Step(626): len = 612399, overlap = 15.25
PHY-3002 : Step(627): len = 614973, overlap = 14.25
PHY-3002 : Step(628): len = 618241, overlap = 14.75
PHY-3002 : Step(629): len = 623306, overlap = 15.5
PHY-3002 : Step(630): len = 626641, overlap = 15.25
PHY-3002 : Step(631): len = 627124, overlap = 15.5
PHY-3002 : Step(632): len = 629091, overlap = 14.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00184108
PHY-3002 : Step(633): len = 637145, overlap = 12.25
PHY-3002 : Step(634): len = 639183, overlap = 12.75
PHY-3002 : Step(635): len = 642372, overlap = 12
PHY-3002 : Step(636): len = 646103, overlap = 12.75
PHY-3002 : Step(637): len = 648392, overlap = 13
PHY-3002 : Step(638): len = 649698, overlap = 13
PHY-3002 : Step(639): len = 652766, overlap = 12
PHY-3002 : Step(640): len = 654677, overlap = 13.25
PHY-3002 : Step(641): len = 655561, overlap = 14
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00354504
PHY-3002 : Step(642): len = 661281, overlap = 12
PHY-3002 : Step(643): len = 663043, overlap = 12
PHY-3002 : Step(644): len = 665133, overlap = 10.75
PHY-3002 : Step(645): len = 667691, overlap = 10.25
PHY-3002 : Step(646): len = 669050, overlap = 10
PHY-3002 : Step(647): len = 670831, overlap = 9.5
PHY-3002 : Step(648): len = 672146, overlap = 8.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00606029
PHY-3002 : Step(649): len = 674543, overlap = 8.75
PHY-3002 : Step(650): len = 676429, overlap = 8.5
PHY-3002 : Step(651): len = 678302, overlap = 9
PHY-3002 : Step(652): len = 679770, overlap = 8.5
PHY-3002 : Step(653): len = 681110, overlap = 9.5
PHY-3002 : Step(654): len = 682119, overlap = 9.75
PHY-3002 : Step(655): len = 683541, overlap = 8.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  2.983025s wall, 2.375000s user + 1.984375s system = 4.359375s CPU (146.1%)

PHY-3001 : Trial Legalized: Len = 695115
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 40%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.48255e+06, over cnt = 290(0%), over = 345, worst = 3
PHY-1002 : len = 1.48344e+06, over cnt = 215(0%), over = 253, worst = 3
PHY-1002 : len = 1.48335e+06, over cnt = 140(0%), over = 163, worst = 3
PHY-1002 : len = 1.48335e+06, over cnt = 95(0%), over = 108, worst = 3
PHY-1002 : len = 1.48211e+06, over cnt = 74(0%), over = 83, worst = 2
PHY-1001 : End global iterations;  0.863631s wall, 1.203125s user + 0.015625s system = 1.218750s CPU (141.1%)

PHY-1001 : Congestion index: top1 = 63.75, top5 = 53.75, top10 = 47.50, top15 = 42.50.
PHY-3001 : End congestion estimation;  1.441712s wall, 1.796875s user + 0.015625s system = 1.812500s CPU (125.7%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6974 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.459604s wall, 0.453125s user + 0.000000s system = 0.453125s CPU (98.6%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000634423
PHY-3002 : Step(656): len = 665851, overlap = 7.75
PHY-3002 : Step(657): len = 656104, overlap = 9
PHY-3002 : Step(658): len = 645511, overlap = 10.5
PHY-3002 : Step(659): len = 638436, overlap = 13.75
PHY-3002 : Step(660): len = 631660, overlap = 11
PHY-3002 : Step(661): len = 627495, overlap = 14.5
PHY-3002 : Step(662): len = 623375, overlap = 14.25
PHY-3002 : Step(663): len = 619765, overlap = 13.25
PHY-3002 : Step(664): len = 617177, overlap = 14.25
PHY-3002 : Step(665): len = 612861, overlap = 18
PHY-3002 : Step(666): len = 610165, overlap = 18.25
PHY-3002 : Step(667): len = 609115, overlap = 18.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.031640s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (98.8%)

PHY-3001 : Legalized: Len = 616954, Over = 0
PHY-3001 : Spreading special nets. 2 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.017600s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (88.8%)

PHY-3001 : 4 instances has been re-located, deltaX = 0, deltaY = 0, maxDist = 0.
PHY-3001 : Final: Len = 616946, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.34234e+06, over cnt = 255(0%), over = 284, worst = 3
PHY-1002 : len = 1.34332e+06, over cnt = 180(0%), over = 191, worst = 2
PHY-1002 : len = 1.34143e+06, over cnt = 110(0%), over = 116, worst = 2
PHY-1002 : len = 1.34103e+06, over cnt = 65(0%), over = 69, worst = 2
PHY-1002 : len = 1.33907e+06, over cnt = 40(0%), over = 43, worst = 2
PHY-1001 : End global iterations;  0.867375s wall, 1.484375s user + 0.031250s system = 1.515625s CPU (174.7%)

PHY-1001 : Congestion index: top1 = 66.25, top5 = 53.75, top10 = 46.88, top15 = 42.50.
PHY-1001 : End incremental global routing;  1.413155s wall, 2.015625s user + 0.046875s system = 2.062500s CPU (146.0%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6974 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.437066s wall, 0.437500s user + 0.000000s system = 0.437500s CPU (100.1%)

OPT-1001 : 1 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 33 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3342 has valid locations, 4 needs to be replaced
PHY-3001 : design contains 3382 instances, 3343 slices, 15 macros(101 instances: 63 mslices 38 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 617846
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 40%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.34163e+06, over cnt = 253(0%), over = 281, worst = 3
PHY-1002 : len = 1.34262e+06, over cnt = 178(0%), over = 189, worst = 2
PHY-1002 : len = 1.34056e+06, over cnt = 107(0%), over = 113, worst = 2
PHY-1002 : len = 1.34017e+06, over cnt = 63(0%), over = 67, worst = 2
PHY-1002 : len = 1.33819e+06, over cnt = 39(0%), over = 42, worst = 2
PHY-1001 : End global iterations;  0.840122s wall, 1.421875s user + 0.015625s system = 1.437500s CPU (171.1%)

PHY-1001 : Congestion index: top1 = 66.25, top5 = 53.75, top10 = 46.25, top15 = 42.50.
PHY-3001 : End congestion estimation;  2.358630s wall, 2.937500s user + 0.015625s system = 2.953125s CPU (125.2%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6977 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.447014s wall, 0.437500s user + 0.031250s system = 0.468750s CPU (104.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(668): len = 617560, overlap = 0
PHY-3002 : Step(669): len = 617560, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 40%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.33895e+06, over cnt = 39(0%), over = 42, worst = 2
PHY-1002 : len = 1.33895e+06, over cnt = 38(0%), over = 41, worst = 2
PHY-1002 : len = 1.3389e+06, over cnt = 38(0%), over = 40, worst = 2
PHY-1002 : len = 1.33891e+06, over cnt = 37(0%), over = 39, worst = 2
PHY-1002 : len = 1.33882e+06, over cnt = 33(0%), over = 35, worst = 2
PHY-1001 : End global iterations;  0.540234s wall, 0.531250s user + 0.015625s system = 0.546875s CPU (101.2%)

PHY-1001 : Congestion index: top1 = 66.25, top5 = 53.13, top10 = 46.88, top15 = 42.50.
PHY-3001 : End congestion estimation;  1.038009s wall, 1.031250s user + 0.015625s system = 1.046875s CPU (100.9%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6977 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.420430s wall, 0.468750s user + 0.000000s system = 0.468750s CPU (111.5%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.0012277
PHY-3002 : Step(670): len = 617528, overlap = 0.5
PHY-3002 : Step(671): len = 617569, overlap = 0.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007261s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Legalized: Len = 617543, Over = 0
PHY-3001 : End spreading;  0.016078s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (97.2%)

PHY-3001 : Final: Len = 617543, Over = 0
PHY-3001 : End incremental placement;  4.600416s wall, 5.359375s user + 0.156250s system = 5.515625s CPU (119.9%)

OPT-1001 : End high-fanout net optimization;  7.451027s wall, 8.843750s user + 0.203125s system = 9.046875s CPU (121.4%)

OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.34189e+06, over cnt = 253(0%), over = 281, worst = 3
PHY-1002 : len = 1.34287e+06, over cnt = 178(0%), over = 189, worst = 2
PHY-1002 : len = 1.34098e+06, over cnt = 108(0%), over = 114, worst = 2
PHY-1002 : len = 1.34059e+06, over cnt = 64(0%), over = 68, worst = 2
PHY-1002 : len = 1.33862e+06, over cnt = 40(0%), over = 43, worst = 2
PHY-1001 : End global iterations;  0.893964s wall, 1.546875s user + 0.000000s system = 1.546875s CPU (173.0%)

PHY-1001 : Congestion index: top1 = 66.25, top5 = 53.13, top10 = 46.25, top15 = 42.50.
OPT-1001 : End congestion update;  1.471307s wall, 2.125000s user + 0.015625s system = 2.140625s CPU (145.5%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 6977 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.340776s wall, 0.343750s user + 0.000000s system = 0.343750s CPU (100.9%)

OPT-1001 : Start: WNS 1192 TNS 0 NUM_FEPS 0
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 33 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3346 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 3382 instances, 3343 slices, 15 macros(101 instances: 63 mslices 38 lslices)
PHY-3001 : Cell area utilization is 40%
PHY-3001 : Initial: Len = 619956, Over = 0
PHY-3001 : End spreading;  0.016910s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (92.4%)

PHY-3001 : Final: Len = 619956, Over = 0
PHY-3001 : End incremental legalization;  0.166799s wall, 0.187500s user + 0.046875s system = 0.234375s CPU (140.5%)

OPT-1001 : Iter 1: improved WNS 1807 TNS 0 NUM_FEPS 0 with 11 cells processed and 2019 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 33 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3346 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 3382 instances, 3343 slices, 15 macros(101 instances: 63 mslices 38 lslices)
PHY-3001 : Cell area utilization is 40%
PHY-3001 : Initial: Len = 620706, Over = 0
PHY-3001 : End spreading;  0.016766s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (93.2%)

PHY-3001 : Final: Len = 620706, Over = 0
PHY-3001 : End incremental legalization;  0.170046s wall, 0.187500s user + 0.031250s system = 0.218750s CPU (128.6%)

OPT-1001 : Iter 2: improved WNS 2239 TNS 0 NUM_FEPS 0 with 13 cells processed and 2515 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 33 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3346 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 3382 instances, 3343 slices, 15 macros(101 instances: 63 mslices 38 lslices)
PHY-3001 : Cell area utilization is 40%
PHY-3001 : Initial: Len = 624534, Over = 0
PHY-3001 : End spreading;  0.016418s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (95.2%)

PHY-3001 : Final: Len = 624534, Over = 0
PHY-3001 : End incremental legalization;  0.191022s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (106.3%)

OPT-1001 : Iter 3: improved WNS 2577 TNS 0 NUM_FEPS 0 with 13 cells processed and 3000 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 33 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3346 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 3382 instances, 3343 slices, 15 macros(101 instances: 63 mslices 38 lslices)
PHY-3001 : Cell area utilization is 40%
PHY-3001 : Initial: Len = 626272, Over = 0
PHY-3001 : End spreading;  0.017413s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (89.7%)

PHY-3001 : Final: Len = 626272, Over = 0
PHY-3001 : End incremental legalization;  0.183640s wall, 0.156250s user + 0.015625s system = 0.171875s CPU (93.6%)

OPT-1001 : Iter 4: improved WNS 2707 TNS 0 NUM_FEPS 0 with 9 cells processed and 3107 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 33 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3346 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 3382 instances, 3343 slices, 15 macros(101 instances: 63 mslices 38 lslices)
PHY-3001 : Cell area utilization is 40%
PHY-3001 : Initial: Len = 627586, Over = 0
PHY-3001 : End spreading;  0.016071s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (97.2%)

PHY-3001 : Final: Len = 627586, Over = 0
PHY-3001 : End incremental legalization;  0.163801s wall, 0.171875s user + 0.031250s system = 0.203125s CPU (124.0%)

OPT-1001 : Iter 5: improved WNS 2857 TNS 0 NUM_FEPS 0 with 7 cells processed and 1396 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 33 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3346 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 3382 instances, 3343 slices, 15 macros(101 instances: 63 mslices 38 lslices)
PHY-3001 : Cell area utilization is 40%
PHY-3001 : Initial: Len = 630336, Over = 0
PHY-3001 : End spreading;  0.015975s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (97.8%)

PHY-3001 : Final: Len = 630336, Over = 0
PHY-3001 : End incremental legalization;  0.179248s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (95.9%)

OPT-1001 : Iter 6: improved WNS 2963 TNS 0 NUM_FEPS 0 with 13 cells processed and 4471 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 33 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3346 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 3382 instances, 3343 slices, 15 macros(101 instances: 63 mslices 38 lslices)
PHY-3001 : Cell area utilization is 40%
PHY-3001 : Initial: Len = 634308, Over = 0
PHY-3001 : End spreading;  0.015630s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (100.0%)

PHY-3001 : Final: Len = 634308, Over = 0
PHY-3001 : End incremental legalization;  0.171324s wall, 0.203125s user + 0.015625s system = 0.218750s CPU (127.7%)

OPT-1001 : Iter 7: improved WNS 3038 TNS 0 NUM_FEPS 0 with 16 cells processed and 6698 slack improved
OPT-1001 : End path based optimization;  13.764454s wall, 14.671875s user + 0.171875s system = 14.843750s CPU (107.8%)

OPT-1001 : End physical optimization;  21.220753s wall, 23.515625s user + 0.375000s system = 23.890625s CPU (112.6%)

RUN-1003 : finish command "place" in  60.723641s wall, 94.406250s user + 11.234375s system = 105.640625s CPU (174.0%)

RUN-1004 : used memory is 1029 MB, reserved memory is 1008 MB, peak memory is 1670 MB
RUN-1002 : start command "report_area -io_info -file CortexM0_SOC_place.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC***

IO Statistics
#IO                        33
  #input                    8
  #output                  15
  #inout                   10

Utilization Statistics
#lut                     6275   out of  19600   32.02%
#reg                     1556   out of  19600    7.94%
#le                      6295
  #lut only              4739   out of   6295   75.28%
  #reg only                20   out of   6295    0.32%
  #lut&reg               1536   out of   6295   24.40%
#dsp                        3   out of     29   10.34%
#bram                       0   out of     64    0.00%
  #bram9k                   0
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       33   out of    188   17.55%
  #ireg                     0
  #oreg                     6
  #treg                     0
#pll                        0   out of      4    0.00%


Detailed IO Report

     Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
    Col[3]         INPUT        F10        LVCMOS33          N/A          PULLUP      NONE    
    Col[2]         INPUT        C11        LVCMOS33          N/A          PULLUP      NONE    
    Col[1]         INPUT        D11        LVCMOS33          N/A          PULLUP      NONE    
    Col[0]         INPUT        E11        LVCMOS33          N/A          PULLUP      NONE    
     RSTn          INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
     RXD_1         INPUT        F12        LVCMOS33          N/A          PULLUP      NONE    
     SWCLK         INPUT         R2        LVCMOS33          N/A          PULLUP      NONE    
  System_clk       INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
    LED[7]        OUTPUT        H16        LVCMOS25           8            N/A        NONE    
    LED[6]        OUTPUT         N3        LVCMOS33           8            N/A        NONE    
    LED[5]        OUTPUT         K2        LVCMOS33           8            N/A        NONE    
    LED[4]        OUTPUT        J11        LVCMOS25           8            N/A        NONE    
    LED[3]        OUTPUT         C3        LVCMOS33           8            N/A        NONE    
    LED[2]        OUTPUT         A8        LVCMOS33           8            N/A        NONE    
    LED[1]        OUTPUT        B12        LVCMOS33           8            N/A        NONE    
    LED[0]        OUTPUT         T8        LVCMOS33           8            N/A        NONE    
  QN_IIC_SCL      OUTPUT         P7        LVCMOS33           8            NONE       OREG    
  QN_REF24MHz     OUTPUT         P6        LVCMOS33           8            N/A        NONE    
    Row[3]        OUTPUT         D9        LVCMOS33           8            NONE       OREG    
    Row[2]        OUTPUT         F9        LVCMOS33           8            NONE       OREG    
    Row[1]        OUTPUT        C10        LVCMOS33           8            NONE       OREG    
    Row[0]        OUTPUT        E10        LVCMOS33           8            NONE       OREG    
     TXD_1        OUTPUT        D12        LVCMOS33           8            NONE       NONE    
     IO[7]         INOUT        F16        LVCMOS33           8           PULLUP      NONE    
     IO[6]         INOUT        E16        LVCMOS33           8           PULLUP      NONE    
     IO[5]         INOUT        E13        LVCMOS33           8           PULLUP      NONE    
     IO[4]         INOUT        C16        LVCMOS33           8           PULLUP      NONE    
     IO[3]         INOUT        C15        LVCMOS33           8           PULLUP      NONE    
     IO[2]         INOUT        B16        LVCMOS33           8           PULLUP      NONE    
     IO[1]         INOUT        B15        LVCMOS33           8           PULLUP      NONE    
     IO[0]         INOUT        B14        LVCMOS33           8           PULLUP      NONE    
  QN_IIC_SDA       INOUT         L8        LVCMOS33           8           PULLUP      OREG    
     SWDIO         INOUT         P2        LVCMOS33           8           PULLUP      NONE    

Report Hierarchy Area:
+----------------------------------------------------------------------+
|Instance |Module       |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------------+
|top      |CortexM0_SoC |6295  |6186   |89     |1562   |0      |3      |
+----------------------------------------------------------------------+

RUN-1002 : start command "route"
RUN-1001 : Open license file E:/TD/license/Anlogic.lic
RUN-1001 : Print Route Property
RUN-1001 : -----------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  
RUN-1001 : -----------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      
RUN-1001 :     fix_hold     |    off     |       off        
RUN-1001 :       lcnp       |     5      |        5         
RUN-1001 :       mcnp       |     10     |        10        
RUN-1001 :    opt_timing    |   medium   |      medium      
RUN-1001 :   phy_sim_model  |    off     |       off        
RUN-1001 :     priority     |   timing   |      timing      
RUN-1001 :     swap_pin     |     on     |        on        
RUN-1001 : -----------------------------------------------
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 3384 instances
RUN-1001 : 1673 mslices, 1670 lslices, 33 pads, 0 brams, 3 dsps
RUN-1001 : There are total 7023 nets
RUN-1001 : 2687 nets have 2 pins
RUN-1001 : 3080 nets have [3 - 5] pins
RUN-1001 : 723 nets have [6 - 10] pins
RUN-1001 : 293 nets have [11 - 20] pins
RUN-1001 : 238 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.35854e+06, over cnt = 291(0%), over = 323, worst = 3
PHY-1002 : len = 1.35908e+06, over cnt = 204(0%), over = 222, worst = 3
PHY-1002 : len = 1.35542e+06, over cnt = 109(0%), over = 119, worst = 2
PHY-1002 : len = 1.35201e+06, over cnt = 39(0%), over = 44, worst = 2
PHY-1002 : len = 1.32946e+06, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.927752s wall, 1.562500s user + 0.000000s system = 1.562500s CPU (168.4%)

PHY-1001 : Congestion index: top1 = 67.50, top5 = 54.38, top10 = 46.88, top15 = 41.25.
PHY-1001 : Timing updates.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6977 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : 16 out of 7023 nets being processed.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6977 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin local connectivity score is improved from 707 to 1
PHY-1001 : End pin swap;  0.353791s wall, 0.343750s user + 0.000000s system = 0.343750s CPU (97.2%)

PHY-1001 : End global routing;  3.680869s wall, 4.328125s user + 0.015625s system = 4.343750s CPU (118.0%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net LED_Interface/light_clk_gclk_net will be merged with clock LED_Interface/light_clk
PHY-1001 : net System_clk_pad will be routed on clock mesh
PHY-1001 : clock net u_logic/SWCLKTCK_pad_gclk_net will be merged with clock u_logic/SWCLKTCK_pad
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 84464, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.094710s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (99.0%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 1% nets.
PHY-1002 : len = 102480, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End Routed; 0.503539s wall, 0.515625s user + 0.000000s system = 0.515625s CPU (102.4%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 102416, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End DR Iter 1; 0.006341s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 40% nets.
PHY-1001 : Routed 46% nets.
PHY-1001 : Routed 55% nets.
PHY-1001 : Routed 70% nets.
PHY-1001 : Routed 97% nets.
PHY-1002 : len = 1.09874e+06, over cnt = 577(0%), over = 580, worst = 2
PHY-1001 : End Routed; 30.812682s wall, 47.312500s user + 0.609375s system = 47.921875s CPU (155.5%)

PHY-1001 : Update timing.....
PHY-1001 : 2883/6866(41%) critical/total net(s), WNS -4.090ns, TNS -1312.045ns, False end point 639.
PHY-1001 : End update timing;  1.751587s wall, 1.781250s user + 0.000000s system = 1.781250s CPU (101.7%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 1.10414e+06, over cnt = 256(0%), over = 257, worst = 2
PHY-1001 : End DR Iter 1; 1.062334s wall, 1.515625s user + 0.000000s system = 1.515625s CPU (142.7%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 1.10652e+06, over cnt = 42(0%), over = 42, worst = 1
PHY-1001 : End DR Iter 2; 0.733219s wall, 0.859375s user + 0.015625s system = 0.875000s CPU (119.3%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 1.10693e+06, over cnt = 10(0%), over = 10, worst = 1
PHY-1001 : End DR Iter 3; 0.372401s wall, 0.375000s user + 0.000000s system = 0.375000s CPU (100.7%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1002 : len = 1.10705e+06, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 4; 0.093762s wall, 0.093750s user + 0.015625s system = 0.109375s CPU (116.7%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1002 : len = 1.10714e+06, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 1.10714e+06
PHY-1001 : End DR Iter 5; 0.086029s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (109.0%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net LED_Interface/light_clk_gclk_net will be merged with clock LED_Interface/light_clk
PHY-1001 : net System_clk_pad will be routed on clock mesh
PHY-1001 : clock net u_logic/SWCLKTCK_pad_gclk_net will be merged with clock u_logic/SWCLKTCK_pad
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  39.457425s wall, 56.484375s user + 0.765625s system = 57.250000s CPU (145.1%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  43.540312s wall, 61.234375s user + 0.781250s system = 62.015625s CPU (142.4%)

RUN-1004 : used memory is 1137 MB, reserved memory is 1117 MB, peak memory is 1670 MB
RUN-1002 : start command "report_area -io_info -file CortexM0_SOC_phy.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC***

IO Statistics
#IO                        33
  #input                    8
  #output                  15
  #inout                   10

Utilization Statistics
#lut                     6275   out of  19600   32.02%
#reg                     1556   out of  19600    7.94%
#le                      6295
  #lut only              4739   out of   6295   75.28%
  #reg only                20   out of   6295    0.32%
  #lut&reg               1536   out of   6295   24.40%
#dsp                        3   out of     29   10.34%
#bram                       0   out of     64    0.00%
  #bram9k                   0
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       33   out of    188   17.55%
  #ireg                     0
  #oreg                     6
  #treg                     0
#pll                        0   out of      4    0.00%
#gclk                       3   out of     16   18.75%


Detailed IO Report

     Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
    Col[3]         INPUT        F10        LVCMOS33          N/A          PULLUP      NONE    
    Col[2]         INPUT        C11        LVCMOS33          N/A          PULLUP      NONE    
    Col[1]         INPUT        D11        LVCMOS33          N/A          PULLUP      NONE    
    Col[0]         INPUT        E11        LVCMOS33          N/A          PULLUP      NONE    
     RSTn          INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
     RXD_1         INPUT        F12        LVCMOS33          N/A          PULLUP      NONE    
     SWCLK         INPUT         R2        LVCMOS33          N/A          PULLUP      NONE    
  System_clk       INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
    LED[7]        OUTPUT        H16        LVCMOS25           8            N/A        NONE    
    LED[6]        OUTPUT         N3        LVCMOS33           8            N/A        NONE    
    LED[5]        OUTPUT         K2        LVCMOS33           8            N/A        NONE    
    LED[4]        OUTPUT        J11        LVCMOS25           8            N/A        NONE    
    LED[3]        OUTPUT         C3        LVCMOS33           8            N/A        NONE    
    LED[2]        OUTPUT         A8        LVCMOS33           8            N/A        NONE    
    LED[1]        OUTPUT        B12        LVCMOS33           8            N/A        NONE    
    LED[0]        OUTPUT         T8        LVCMOS33           8            N/A        NONE    
  QN_IIC_SCL      OUTPUT         P7        LVCMOS33           8            NONE       OREG    
  QN_REF24MHz     OUTPUT         P6        LVCMOS33           8            N/A        NONE    
    Row[3]        OUTPUT         D9        LVCMOS33           8            NONE       OREG    
    Row[2]        OUTPUT         F9        LVCMOS33           8            NONE       OREG    
    Row[1]        OUTPUT        C10        LVCMOS33           8            NONE       OREG    
    Row[0]        OUTPUT        E10        LVCMOS33           8            NONE       OREG    
     TXD_1        OUTPUT        D12        LVCMOS33           8            NONE       NONE    
     IO[7]         INOUT        F16        LVCMOS33           8           PULLUP      NONE    
     IO[6]         INOUT        E16        LVCMOS33           8           PULLUP      NONE    
     IO[5]         INOUT        E13        LVCMOS33           8           PULLUP      NONE    
     IO[4]         INOUT        C16        LVCMOS33           8           PULLUP      NONE    
     IO[3]         INOUT        C15        LVCMOS33           8           PULLUP      NONE    
     IO[2]         INOUT        B16        LVCMOS33           8           PULLUP      NONE    
     IO[1]         INOUT        B15        LVCMOS33           8           PULLUP      NONE    
     IO[0]         INOUT        B14        LVCMOS33           8           PULLUP      NONE    
  QN_IIC_SDA       INOUT         L8        LVCMOS33           8           PULLUP      OREG    
     SWDIO         INOUT         P2        LVCMOS33           8           PULLUP      NONE    

Report Hierarchy Area:
+----------------------------------------------------------------------+
|Instance |Module       |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------------+
|top      |CortexM0_SoC |6295  |6186   |89     |1562   |0      |3      |
+----------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout    Nets  
    #1         1       2654  
    #2         2       1926  
    #3         3       732   
    #4         4       422   
    #5        5-10     787   
    #6       11-50     448   
    #7       51-100     16   
  Average     3.79           

RUN-1002 : start command "export_db CortexM0_SOC_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db CortexM0_SOC_pr.db" in  2.697840s wall, 2.593750s user + 0.156250s system = 2.750000s CPU (101.9%)

RUN-1004 : used memory is 1136 MB, reserved memory is 1116 MB, peak memory is 1670 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 13, tpin num: 34775, tnet num: 6977, tinst num: 3382, tnode num: 39080, tedge num: 58677.
TMR-2508 : Levelizing timing graph completed, there are 45 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  1.051019s wall, 1.046875s user + 0.046875s system = 1.093750s CPU (104.1%)

RUN-1004 : used memory is 1136 MB, reserved memory is 1118 MB, peak memory is 1670 MB
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file CortexM0_SOC_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net LED_Interface/light_clk_gclk_net will be merged with clock LED_Interface/light_clk
PHY-1001 : net System_clk_pad will be routed on clock mesh
PHY-1001 : clock net u_logic/SWCLKTCK_pad_gclk_net will be merged with clock u_logic/SWCLKTCK_pad
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 6977 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : Number of clock constraints = 1. Number of clock nets = 3 (2 unconstrainted).
TMR-5009 WARNING: No clock constraint on 2 clock net(s): 
	LED_Interface/light_clk
	u_logic/SWCLKTCK_pad
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in CortexM0_SOC_phy.timing, timing summary in CortexM0_SOC_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file CortexM0_SOC_phy.timing" in  2.155128s wall, 2.171875s user + 0.062500s system = 2.234375s CPU (103.7%)

RUN-1004 : used memory is 1521 MB, reserved memory is 1506 MB, peak memory is 1670 MB
RUN-1002 : start command "bitgen -bit CortexM0_SOC.bit -version 0X00 -g ucode:000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 3384
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 7023, pip num: 85631
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 2882 valid insts, and 225770 bits set as '1'.
BIT-1004 : PLL setting string = 0000
BIT-1004 : Generate bits file CortexM0_SOC.bit.
RUN-1003 : finish command "bitgen -bit CortexM0_SOC.bit -version 0X00 -g ucode:000000000000000000000000" in  12.215058s wall, 88.562500s user + 0.234375s system = 88.796875s CPU (726.9%)

RUN-1004 : used memory is 1614 MB, reserved memory is 1597 MB, peak memory is 1728 MB
RUN-1002 : start command "download -bit CortexM0_SOC.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit CortexM0_SOC.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1290, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit CortexM0_SOC.bit" in  1.520001s wall, 1.531250s user + 0.000000s system = 1.531250s CPU (100.7%)

RUN-1004 : used memory is 1695 MB, reserved memory is 1680 MB, peak memory is 1728 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.726288s wall, 0.078125s user + 0.031250s system = 0.109375s CPU (1.6%)

RUN-1004 : used memory is 1723 MB, reserved memory is 1710 MB, peak memory is 1728 MB
RUN-1003 : finish command "download -bit CortexM0_SOC.bit -mode jtag -spd 6 -sec 64 -cable 0" in  8.772994s wall, 1.718750s user + 0.046875s system = 1.765625s CPU (20.1%)

RUN-1004 : used memory is 1677 MB, reserved memory is 1663 MB, peak memory is 1728 MB
GUI-1001 : Download success!
RUN-1002 : start command "download -bit ..\..\OK\week1_test\prj\CortexM0_SOC.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit ../../OK/week1_test/prj/CortexM0_SOC.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1322, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit ../../OK/week1_test/prj/CortexM0_SOC.bit" in  1.573774s wall, 1.562500s user + 0.015625s system = 1.578125s CPU (100.3%)

RUN-1004 : used memory is 1711 MB, reserved memory is 1697 MB, peak memory is 1728 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  7.159280s wall, 0.171875s user + 0.015625s system = 0.187500s CPU (2.6%)

RUN-1004 : used memory is 1731 MB, reserved memory is 1718 MB, peak memory is 1731 MB
RUN-1003 : finish command "download -bit ..\..\OK\week1_test\prj\CortexM0_SOC.bit -mode jtag -spd 6 -sec 64 -cable 0" in  9.215711s wall, 1.859375s user + 0.046875s system = 1.906250s CPU (20.7%)

RUN-1004 : used memory is 1681 MB, reserved memory is 1667 MB, peak memory is 1731 MB
GUI-1001 : Download success!
RUN-1002 : start command "download -bit ..\..\Anlogic_M0\M0 Experiments\Experiments\Task6\TD\Task6.bit -mode jtag -spd 9 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit ../../Anlogic_M0/M0 Experiments/Experiments/Task6/TD/Task6.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1293, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit ../../Anlogic_M0/M0 Experiments/Experiments/Task6/TD/Task6.bit" in  1.440507s wall, 1.406250s user + 0.015625s system = 1.421875s CPU (98.7%)

RUN-1004 : used memory is 1712 MB, reserved memory is 1698 MB, peak memory is 1731 MB
RUN-1002 : start command "program -cable 0 -spd 9 -p"
RUN-1003 : finish command "program -cable 0 -spd 9 -p" in  6.787890s wall, 0.078125s user + 0.046875s system = 0.125000s CPU (1.8%)

RUN-1004 : used memory is 1729 MB, reserved memory is 1715 MB, peak memory is 1731 MB
RUN-1003 : finish command "download -bit ..\..\Anlogic_M0\M0 Experiments\Experiments\Task6\TD\Task6.bit -mode jtag -spd 9 -sec 64 -cable 0" in  8.711156s wall, 1.593750s user + 0.093750s system = 1.687500s CPU (19.4%)

RUN-1004 : used memory is 1680 MB, reserved memory is 1666 MB, peak memory is 1731 MB
GUI-1001 : Download success!
RUN-1002 : start command "download -bit CortexM0_SOC.bit -mode jtag -spd 9 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit CortexM0_SOC.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1290, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit CortexM0_SOC.bit" in  1.396852s wall, 1.406250s user + 0.031250s system = 1.437500s CPU (102.9%)

RUN-1004 : used memory is 1710 MB, reserved memory is 1695 MB, peak memory is 1731 MB
RUN-1002 : start command "program -cable 0 -spd 9 -p"
RUN-1003 : finish command "program -cable 0 -spd 9 -p" in  6.772006s wall, 0.171875s user + 0.140625s system = 0.312500s CPU (4.6%)

RUN-1004 : used memory is 1725 MB, reserved memory is 1712 MB, peak memory is 1731 MB
RUN-1003 : finish command "download -bit CortexM0_SOC.bit -mode jtag -spd 9 -sec 64 -cable 0" in  8.661987s wall, 1.718750s user + 0.203125s system = 1.921875s CPU (22.2%)

RUN-1004 : used memory is 1680 MB, reserved memory is 1666 MB, peak memory is 1731 MB
GUI-1001 : Download success!
RUN-1002 : start command "download -bit ..\..\OK\week1_test\prj\CortexM0_SOC.bit -mode jtag -spd 9 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit ../../OK/week1_test/prj/CortexM0_SOC.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1322, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit ../../OK/week1_test/prj/CortexM0_SOC.bit" in  1.498374s wall, 1.468750s user + 0.062500s system = 1.531250s CPU (102.2%)

RUN-1004 : used memory is 1713 MB, reserved memory is 1699 MB, peak memory is 1731 MB
RUN-1002 : start command "program -cable 0 -spd 9 -p"
RUN-1003 : finish command "program -cable 0 -spd 9 -p" in  7.032495s wall, 0.281250s user + 0.015625s system = 0.296875s CPU (4.2%)

RUN-1004 : used memory is 1731 MB, reserved memory is 1718 MB, peak memory is 1731 MB
RUN-1003 : finish command "download -bit ..\..\OK\week1_test\prj\CortexM0_SOC.bit -mode jtag -spd 9 -sec 64 -cable 0" in  9.028253s wall, 1.875000s user + 0.093750s system = 1.968750s CPU (21.8%)

RUN-1004 : used memory is 1686 MB, reserved memory is 1673 MB, peak memory is 1731 MB
GUI-1001 : Download success!
RUN-1002 : start command "download -bit CortexM0_SOC.bit -mode jtag -spd 9 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit CortexM0_SOC.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1290, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit CortexM0_SOC.bit" in  1.407430s wall, 1.390625s user + 0.031250s system = 1.421875s CPU (101.0%)

RUN-1004 : used memory is 1714 MB, reserved memory is 1701 MB, peak memory is 1731 MB
RUN-1002 : start command "program -cable 0 -spd 9 -p"
RUN-1003 : finish command "program -cable 0 -spd 9 -p" in  6.775423s wall, 0.171875s user + 0.078125s system = 0.250000s CPU (3.7%)

RUN-1004 : used memory is 1726 MB, reserved memory is 1713 MB, peak memory is 1731 MB
RUN-1003 : finish command "download -bit CortexM0_SOC.bit -mode jtag -spd 9 -sec 64 -cable 0" in  8.664080s wall, 1.687500s user + 0.125000s system = 1.812500s CPU (20.9%)

RUN-1004 : used memory is 1678 MB, reserved memory is 1664 MB, peak memory is 1731 MB
GUI-1001 : Download success!
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file ../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_LED.v
HDL-5007 WARNING: identifier 'mode1' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode2' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode3' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-1007 : analyze verilog file ../rtl/AHBlite_Matrix_Key.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../rtl/Block_RAM.v
HDL-5007 WARNING: converting concatenation to assignment pattern in ../rtl/Block_RAM.v(12)
HDL-1007 : analyze verilog file ../rtl/CortexM0_SoC.v
HDL-1007 : analyze included file F:/jichuangsai/week1_test/rtl/global_def.v in ../rtl/CortexM0_SoC.v(1)
HDL-1007 : back to file '../rtl/CortexM0_SoC.v' in ../rtl/CortexM0_SoC.v(1)
HDL-1007 : analyze verilog file ../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_QN8027_IIC.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_UART.v
HDL-1007 : analyze verilog file ../rtl/clkuart_pwm.v
HDL-1007 : analyze verilog file ../rtl/UART_RX.v
HDL-1007 : analyze verilog file ../rtl/UART_TX.v
HDL-1007 : analyze verilog file ../rtl/FIFO.v
HDL-1007 : analyze verilog file ../rtl/GPIO_IO.v
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file ../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_LED.v
HDL-5007 WARNING: identifier 'mode1' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode2' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode3' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-1007 : analyze verilog file ../rtl/AHBlite_Matrix_Key.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../rtl/Block_RAM.v
HDL-5007 WARNING: converting concatenation to assignment pattern in ../rtl/Block_RAM.v(12)
HDL-1007 : analyze verilog file ../rtl/CortexM0_SoC.v
HDL-1007 : analyze included file F:/jichuangsai/week1_test/rtl/global_def.v in ../rtl/CortexM0_SoC.v(1)
HDL-1007 : back to file '../rtl/CortexM0_SoC.v' in ../rtl/CortexM0_SoC.v(1)
HDL-1007 : analyze verilog file ../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_QN8027_IIC.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_UART.v
HDL-1007 : analyze verilog file ../rtl/clkuart_pwm.v
HDL-1007 : analyze verilog file ../rtl/UART_RX.v
HDL-1007 : analyze verilog file ../rtl/UART_TX.v
HDL-1007 : analyze verilog file ../rtl/FIFO.v
HDL-1007 : analyze verilog file ../rtl/GPIO_IO.v
RUN-1002 : start command "elaborate -top CortexM0_SoC"
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
HDL-5007 WARNING: port 'CODENSEQ' remains unconnected for this instance in ../rtl/CortexM0_SoC.v(99)
HDL-1007 : elaborate module CortexM0_SoC in ../rtl/CortexM0_SoC.v(2)
HDL-1007 : elaborate module cortexm0ds_logic in ../rtl/cortexm0ds_logic.v(27)
HDL-1007 : elaborate module AHBlite_Interconnect in ../rtl/AHBlite_Interconnect.v(1)
HDL-1007 : elaborate module AHBlite_Decoder in ../rtl/AHBlite_Decoder.v(1)
HDL-1007 : elaborate module AHBlite_SlaveMUX in ../rtl/AHBlite_SlaveMUX.v(1)
HDL-5007 WARNING: case condition never applies in ../rtl/AHBlite_SlaveMUX.v(79)
HDL-5007 WARNING: case condition never applies in ../rtl/AHBlite_SlaveMUX.v(80)
HDL-5007 WARNING: case condition never applies in ../rtl/AHBlite_SlaveMUX.v(98)
HDL-5007 WARNING: case condition never applies in ../rtl/AHBlite_SlaveMUX.v(99)
HDL-5007 WARNING: case condition never applies in ../rtl/AHBlite_SlaveMUX.v(117)
HDL-5007 WARNING: case condition never applies in ../rtl/AHBlite_SlaveMUX.v(118)
HDL-1007 : elaborate module AHBlite_Block_RAM in ../rtl/AHBlite_Block_RAM.v(1)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 2 for port 'HRESP' in ../rtl/CortexM0_SoC.v(440)
HDL-1007 : elaborate module AHBlite_LED in ../rtl/AHBlite_LED.v(1)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 2 for port 'HRESP' in ../rtl/CortexM0_SoC.v(497)
HDL-1007 : elaborate module AHBlite_UART in ../rtl/AHBlite_UART.v(1)
HDL-1007 : elaborate module AHBlite_Matrix_Key in ../rtl/AHBlite_Matrix_Key.v(1)
HDL-1007 : elaborate module AHBlite_QN8027_IIC in ../rtl/AHBlite_QN8027_IIC.v(1)
HDL-1007 : elaborate module clkuart_pwm in ../rtl/clkuart_pwm.v(2)
HDL-1007 : elaborate module UART_RX in ../rtl/UART_RX.v(1)
HDL-1007 : elaborate module UART_TX in ../rtl/UART_TX.v(1)
HDL-1007 : elaborate module FIFO in ../rtl/FIFO.v(3)
HDL-1007 : elaborate module Block_RAM in ../rtl/Block_RAM.v(1)
HDL-5007 WARNING: net 'HREADYOUT_P6' does not have a driver in ../rtl/CortexM0_SoC.v(260)
HDL-5007 WARNING: net 'HRDATA_P6[31]' does not have a driver in ../rtl/CortexM0_SoC.v(261)
HDL-5007 WARNING: net 'HRESP_P6' does not have a driver in ../rtl/CortexM0_SoC.v(262)
HDL-5007 WARNING: net 'HREADYOUT_P7' does not have a driver in ../rtl/CortexM0_SoC.v(274)
HDL-5007 WARNING: net 'HRDATA_P7[31]' does not have a driver in ../rtl/CortexM0_SoC.v(275)
HDL-5007 WARNING: net 'HRESP_P7' does not have a driver in ../rtl/CortexM0_SoC.v(276)
HDL-1200 : Current top model is CortexM0_SoC
HDL-1100 : Inferred 2 RAMs.
RUN-1003 : finish command "elaborate -top CortexM0_SoC" in  2.903585s wall, 2.875000s user + 0.062500s system = 2.937500s CPU (101.2%)

RUN-1004 : used memory is 835 MB, reserved memory is 842 MB, peak memory is 1731 MB
RUN-1002 : start command "read_adc ../../week1/M0.adc"
RUN-1002 : start command "set_pin_assignment  Col[0]   LOCATION = E11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Col[1]   LOCATION = D11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Col[2]   LOCATION = C11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Col[3]   LOCATION = F10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  IO[0]   LOCATION = B14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  IO[1]   LOCATION = B15; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  IO[2]   LOCATION = B16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  IO[3]   LOCATION = C15; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  IO[4]   LOCATION = C16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  IO[5]   LOCATION = E13; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  IO[6]   LOCATION = E16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  IO[7]   LOCATION = F16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  QN_IIC_SCL   LOCATION = P7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  QN_IIC_SDA   LOCATION = L8; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  RSTn   LOCATION = A9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  RXD_1   LOCATION = F12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Row[0]   LOCATION = E10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Row[1]   LOCATION = C10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Row[2]   LOCATION = F9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Row[3]   LOCATION = D9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  SWCLK   LOCATION = R2; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  SWDIO   LOCATION = P2; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  System_clk   LOCATION = R7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  TXD_1   LOCATION = D12; IOSTANDARD = LVCMOS33; "
USR-6010 WARNING: ADC constraints: pin LED[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin LED[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin LED[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin LED[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin LED[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin LED[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin LED[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin LED[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin QN_REF24MHz has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file E:/TD/license/Anlogic.lic
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
SYN-1012 : SanityCheck: Model "CortexM0_SoC"
SYN-1012 : SanityCheck: Model "AHBlite_Interconnect"
SYN-1012 : SanityCheck: Model "AHBlite_Decoder"
SYN-1012 : SanityCheck: Model "AHBlite_SlaveMUX"
SYN-1012 : SanityCheck: Model "AHBlite_LED"
SYN-1012 : SanityCheck: Model "AHBlite_Matrix_Key"
SYN-1012 : SanityCheck: Model "AHBlite_QN8027_IIC"
SYN-1012 : SanityCheck: Model "AHBlite_Block_RAM"
SYN-1012 : SanityCheck: Model "Block_RAM"
SYN-1012 : SanityCheck: Model "UART_RX"
SYN-1012 : SanityCheck: Model "UART_TX"
SYN-1012 : SanityCheck: Model "FIFO"
SYN-1012 : SanityCheck: Model "AHBlite_UART"
SYN-1012 : SanityCheck: Model "clkuart_pwm"
SYN-1012 : SanityCheck: Model "cortexm0ds_logic"
SYN-1043 : Mark AHBlite_QN8027_IIC as IO macro for instance u36
SYN-1016 : Merged 12 instances.
SYN-1026 : Infer Logic BRAM(ram_mem_al_u00)
	 port mode: single dual port
	 port a size: 4096 x 32	 write mode: NORMAL
	 port b size: 4096 x 32	 write mode: READBEFOREWRITE
SYN-1026 : Infer Logic BRAM(ram_mem_al_u10)
	 port mode: single dual port
	 port a size: 4096 x 32	 write mode: NORMAL
	 port b size: 4096 x 32	 write mode: READBEFOREWRITE
SYN-1026 : Infer Logic BRAM(ram_mem_al_u20)
	 port mode: single dual port
	 port a size: 4096 x 32	 write mode: NORMAL
	 port b size: 4096 x 32	 write mode: READBEFOREWRITE
SYN-1026 : Infer Logic BRAM(ram_mem_al_u30)
	 port mode: single dual port
	 port a size: 4096 x 32	 write mode: NORMAL
	 port b size: 4096 x 32	 write mode: READBEFOREWRITE
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1016 : Merged 31 instances.
SYN-1027 : Infer Logic DRAM(al_ram_mem) read 32x8, write 32x8
SYN-1023 : Infer 1 Logic DRAMs, 0 Logic BRAMs.
SYN-1011 : Flatten model CortexM0_SoC
SYN-1011 : Flatten model AHBlite_Interconnect
SYN-1011 : Flatten model AHBlite_Decoder
SYN-1011 : Flatten model AHBlite_SlaveMUX
SYN-1016 : Merged 2 instances.
SYN-1011 : Flatten model AHBlite_LED
SYN-1011 : Flatten model AHBlite_Matrix_Key
SYN-1011 : Flatten model AHBlite_QN8027_IIC
SYN-1011 : Flatten model AHBlite_Block_RAM
SYN-1011 : Flatten model Block_RAM
SYN-1011 : Flatten model UART_RX
SYN-1011 : Flatten model UART_TX
SYN-1011 : Flatten model FIFO
SYN-1016 : Merged 5 instances.
SYN-1011 : Flatten model AHBlite_UART
SYN-1011 : Flatten model clkuart_pwm
SYN-1011 : Flatten model cortexm0ds_logic
SYN-1016 : Merged 78 instances.
SYN-5034 WARNING: Undriven pin: model "CortexM0_SoC" / pin "QN_REF24MHz" net"QN_REF24MHz"
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[0]" in ../rtl/CortexM0_SoC.v(261)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(110)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[1]" in ../rtl/CortexM0_SoC.v(261)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(110)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[2]" in ../rtl/CortexM0_SoC.v(261)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(110)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[3]" in ../rtl/CortexM0_SoC.v(261)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(110)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[4]" in ../rtl/CortexM0_SoC.v(261)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(110)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[5]" in ../rtl/CortexM0_SoC.v(261)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(110)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[6]" in ../rtl/CortexM0_SoC.v(261)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(110)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[7]" in ../rtl/CortexM0_SoC.v(261)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(110)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P7[0]" in ../rtl/CortexM0_SoC.v(275)
SYN-5014 WARNING: the net's pin: pin "i6" in ../rtl/AHBlite_SlaveMUX.v(110)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P7[1]" in ../rtl/CortexM0_SoC.v(275)
SYN-5014 WARNING: the net's pin: pin "i6" in ../rtl/AHBlite_SlaveMUX.v(110)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P7[2]" in ../rtl/CortexM0_SoC.v(275)
SYN-5014 WARNING: the net's pin: pin "i6" in ../rtl/AHBlite_SlaveMUX.v(110)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P7[3]" in ../rtl/CortexM0_SoC.v(275)
SYN-5014 WARNING: the net's pin: pin "i6" in ../rtl/AHBlite_SlaveMUX.v(110)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P7[4]" in ../rtl/CortexM0_SoC.v(275)
SYN-5014 WARNING: the net's pin: pin "i6" in ../rtl/AHBlite_SlaveMUX.v(110)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P7[5]" in ../rtl/CortexM0_SoC.v(275)
SYN-5014 WARNING: the net's pin: pin "i6" in ../rtl/AHBlite_SlaveMUX.v(110)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P7[6]" in ../rtl/CortexM0_SoC.v(275)
SYN-5014 WARNING: the net's pin: pin "i6" in ../rtl/AHBlite_SlaveMUX.v(110)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P7[7]" in ../rtl/CortexM0_SoC.v(275)
SYN-5014 WARNING: the net's pin: pin "i6" in ../rtl/AHBlite_SlaveMUX.v(110)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HREADYOUT_P6" in ../rtl/CortexM0_SoC.v(260)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(72)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HREADYOUT_P7" in ../rtl/CortexM0_SoC.v(274)
SYN-5014 WARNING: the net's pin: pin "i6" in ../rtl/AHBlite_SlaveMUX.v(72)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRESP_P6" in ../rtl/CortexM0_SoC.v(262)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(91)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRESP_P7" in ../rtl/CortexM0_SoC.v(276)
SYN-5014 WARNING: the net's pin: pin "i6" in ../rtl/AHBlite_SlaveMUX.v(91)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1014 : Optimize round 1
SYN-1032 : 22637/524 useful/useless nets, 22176/245 useful/useless insts
SYN-1021 : Optimized 39 onehot mux instances.
SYN-1020 : Optimized 54 distributor mux.
SYN-1016 : Merged 84 instances.
SYN-1015 : Optimize round 1, 1031 better
SYN-1014 : Optimize round 2
SYN-1032 : 22537/33 useful/useless nets, 22077/138 useful/useless insts
SYN-1015 : Optimize round 2, 167 better
SYN-1014 : Optimize round 3
SYN-1015 : Optimize round 3, 0 better
SYN-1014 : Optimize round 1
SYN-1044 : Optimized 147 inv instances.
SYN-1032 : 20667/391 useful/useless nets, 20456/339 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1016 : Merged 58 instances.
SYN-1015 : Optimize round 1, 4277 better
SYN-1014 : Optimize round 2
SYN-1032 : 19629/1 useful/useless nets, 19418/6 useful/useless insts
SYN-1015 : Optimize round 2, 7 better
SYN-1014 : Optimize round 3
SYN-1032 : 19624/0 useful/useless nets, 19413/1 useful/useless insts
SYN-1015 : Optimize round 3, 4 better
SYN-1014 : Optimize round 4
SYN-1015 : Optimize round 4, 0 better
RUN-1003 : finish command "optimize_rtl" in  4.324298s wall, 4.390625s user + 0.437500s system = 4.828125s CPU (111.7%)

RUN-1004 : used memory is 842 MB, reserved memory is 847 MB, peak memory is 1731 MB
RUN-1002 : start command "report_area -file CortexM0_SOC_rtl.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC***

IO Statistics
#IO                        33
  #input                    8
  #output                  15
  #inout                   10

Gate Statistics
#Basic gates            19671
  #and                   9337
  #nand                     0
  #or                    1968
  #nor                      0
  #xor                     73
  #xnor                     0
  #buf                      0
  #not                   6334
  #bufif1                   3
  #MX21                   531
  #FADD                     0
  #DFF                   1425
  #LATCH                    0
#MACRO_ADD                 17
#MACRO_EQ                  50
#MACRO_MULT                 1
#MACRO_MUX                144

Report Hierarchy Area:
+----------------------------------------------------+
|Instance  |Module           |gates  |seq    |macros |
+----------------------------------------------------+
|top       |CortexM0_SoC     |18246  |1425   |69     |
|  u_logic |cortexm0ds_logic |18085  |1285   |14     |
+----------------------------------------------------+

RUN-1002 : start command "read_sdc ../../week1/Task2.sdc"
RUN-1002 : start command "get_ports  System_clk "
RUN-1002 : start command "create_clock -name System_clk -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: System_clk, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1104 : Import SDC file ../../week1/Task2.sdc finished, there are 0 nets kept by constraints.
RUN-1002 : start command "export_db CortexM0_SOC_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db CortexM0_SOC_rtl.db" in  1.839189s wall, 2.140625s user + 0.156250s system = 2.296875s CPU (124.9%)

RUN-1004 : used memory is 855 MB, reserved memory is 858 MB, peak memory is 1731 MB
RUN-1002 : start command "optimize_gate -maparea CortexM0_SOC_gate.area"
RUN-1001 : Open license file E:/TD/license/Anlogic.lic
RUN-1001 : Print Gate Property
RUN-1001 : ----------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  
RUN-1001 : ----------------------------------------------------------
RUN-1001 :        auto_partition       |    fine    |       fine       
RUN-1001 :         cascade_dsp         |    off     |       off        
RUN-1001 :         cascade_eram        |     on     |        on        
RUN-1001 :        gate_sim_model       |    off     |       off        
RUN-1001 :        map_sim_model        |    off     |       off        
RUN-1001 :           opt_area          |   medium   |      medium      
RUN-1001 :          opt_timing         |    auto    |       auto       
RUN-1001 :         pack_effort         |   medium   |      medium      
RUN-1001 :      pack_lslice_ripple     |     on     |        on        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        
RUN-1001 :        pack_seq_in_io       |     on     |        on        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        
RUN-1001 :            report           |  standard  |     standard     
RUN-1001 : ----------------------------------------------------------
SYN-2001 : Map 33 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2531 : Dram(UART1_TX/FIFO/al_ram_mem) write 32x8, read 32x8
SYN-2531 : DRAM UART1_TX/FIFO/al_ram_mem has no init file
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 20262/8 useful/useless nets, 19930/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 8 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1016 : Merged 138 instances.
SYN-2501 : Optimize round 1, 499 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 10 macro adder
SYN-1019 : Optimized 402 mux instances.
SYN-1016 : Merged 18 instances.
SYN-1032 : 20742/414 useful/useless nets, 20417/1 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Map 1 macro multiplier
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 19717/68 useful/useless nets, 19418/1 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 69 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 0 better
SYN-2501 : Map 8 macro adder
SYN-1016 : Merged 8 instances.
SYN-1032 : 20151/2 useful/useless nets, 19920/0 useful/useless insts
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3004 : Optimized 1 const0 DFF(s)
SYN-1032 : 20789/4 useful/useless nets, 20558/4 useful/useless insts
SYN-3004 : Optimized 1 const0 DFF(s)
SYN-1032 : 20787/2 useful/useless nets, 20556/2 useful/useless insts
SYN-1032 : 21192/70 useful/useless nets, 20853/64 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 13, tpin num: 64766, tnet num: 21210, tinst num: 20856, tnode num: 88869, tedge num: 98884.
TMR-2508 : Levelizing timing graph completed, there are 281 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 21210 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 247 (3.45), #lev = 6 (3.10)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 243 (3.39), #lev = 6 (3.11)
SYN-3001 : Logic optimization runtime opt =   0.04 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 729 instances into 250 LUTs, name keeping = 69%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 5145 (3.97), #lev = 21 (8.33)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 5148 (3.88), #lev = 18 (7.85)
SYN-3001 : Logic optimization runtime opt =   1.16 sec, map = 4046.99 sec
SYN-3001 : Mapper mapped 18426 instances into 5148 LUTs, name keeping = 31%.
RUN-1002 : start command "report_area -file CortexM0_SOC_gate.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC***

IO Statistics
#IO                        33
  #input                    8
  #output                  15
  #inout                   10

LUT Statistics
#Total_luts              5633
  #lut4                  3695
  #lut5                  1703
  #lut6                     0
  #lut5_mx41                0
  #lut4_alu1b             235

Utilization Statistics
#lut                     5633   out of  19600   28.74%
#reg                     1417   out of  19600    7.23%
#le                         0
#dsp                        3   out of     29   10.34%
#bram                       0   out of     64    0.00%
  #bram9k                   0
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#dram                       4
#pad                       33   out of    188   17.55%
  #ireg                     0
  #oreg                     6
  #treg                     0
#pll                        0   out of      4    0.00%

Report Hierarchy Area:
+--------------------------------------------------------------------+
|Instance  |Module           |lut    |ripple |seq    |bram   |dsp    |
+--------------------------------------------------------------------+
|top       |CortexM0_SoC     |5398   |235    |1423   |0      |3      |
|  u_logic |cortexm0ds_logic |5148   |173    |1283   |0      |3      |
+--------------------------------------------------------------------+

SYN-1001 : Packing model "CortexM0_SoC" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 134 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 29 adder to BLE ...
SYN-4008 : Packed 29 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4013 : Packed 4 DRAM and 0 SEQ.
SYN-1001 : Packing model "cortexm0ds_logic" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 1283 DFF/LATCH to SEQ ...
SYN-4009 : Pack 3 carry chain into lslice
SYN-4007 : Packing 76 adder to BLE ...
SYN-4008 : Packed 76 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1003 : finish command "optimize_gate -maparea CortexM0_SOC_gate.area" in  16.824338s wall, 16.703125s user + 0.421875s system = 17.125000s CPU (101.8%)

RUN-1004 : used memory is 988 MB, reserved memory is 976 MB, peak memory is 1731 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
SYN-1011 : Flatten model cortexm0ds_logic
SYN-1016 : Merged 2 instances.
SYN-1016 : Merged 2 instances.
RUN-1002 : start command "read_sdc ../../week1/Task2.sdc"
RUN-1002 : start command "get_ports  System_clk "
RUN-1002 : start command "create_clock -name System_clk -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: System_clk, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1104 : Import SDC file ../../week1/Task2.sdc finished, there are 0 nets kept by constraints.
RUN-1002 : start command "export_db CortexM0_SOC_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db CortexM0_SOC_gate.db" in  2.539103s wall, 2.484375s user + 0.078125s system = 2.562500s CPU (100.9%)

RUN-1004 : used memory is 994 MB, reserved memory is 982 MB, peak memory is 1731 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file E:/TD/license/Anlogic.lic
RUN-1001 : Print Place Property
RUN-1001 : ------------------------------------------------
RUN-1001 :     Parameters    |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------
RUN-1001 :   detailed_place  |     on     |        on        
RUN-1001 :       effort      |   medium   |      medium      
RUN-1001 :     opt_timing    |   medium   |      medium      
RUN-1001 :    pr_strategy    |     1      |        1         
RUN-1001 :     relaxation    |    1.00    |       1.00       
RUN-1001 :      retiming     |    off     |       off        
RUN-1001 : ------------------------------------------------
RUN-1002 : start command "set_param place timing_factor 2.5"
RUN-1002 : start command "set_param route tactics length"
RUN-1002 : start command "set_param route least_critical_net_perc 20"
RUN-1002 : start command "set_param route most_critical_net_perc 60"
PHY-3001 : Placer runs in 8 thread(s).
SYN-4024 : Net "System_clk_pad" drive clk pins.
SYN-4024 : Net "u_logic/SWCLKTCK_pad" drive clk pins.
SYN-4024 : Net "LED_Interface/light_clk" drive clk pins.
SYN-4025 : Tag rtl::Net LED_Interface/light_clk as clock net
SYN-4025 : Tag rtl::Net System_clk_pad as clock net
SYN-4025 : Tag rtl::Net u_logic/SWCLKTCK_pad as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u_logic/SWCLKTCK_pad to drive 107 clock pins.
SYN-4015 : Create BUFG instance for clk Net LED_Interface/light_clk to drive 20 clock pins.
PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 6955 instances
RUN-1001 : 5396 luts, 1417 seqs, 63 mslices, 38 lslices, 33 pads, 0 brams, 3 dsps
RUN-1001 : There are total 7267 nets
RUN-1001 : 3643 nets have 2 pins
RUN-1001 : 2649 nets have [3 - 5] pins
RUN-1001 : 635 nets have [6 - 10] pins
RUN-1001 : 176 nets have [11 - 20] pins
RUN-1001 : 150 nets have [21 - 99] pins
RUN-1001 : 14 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 6953 instances, 5396 luts, 1417 seqs, 101 slices, 15 macros(101 instances: 63 mslices 38 lslices)
PHY-3001 : Cell area utilization is 28%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 13, tpin num: 32896, tnet num: 7221, tinst num: 6953, tnode num: 37217, tedge num: 53254.
TMR-2508 : Levelizing timing graph completed, there are 43 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 7221 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.885868s wall, 0.875000s user + 0.015625s system = 0.890625s CPU (100.5%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 1.67303e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 6953.
PHY-3001 : End clustering;  0.000014s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 28%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(672): len = 1.48178e+06, overlap = 6.75
PHY-3002 : Step(673): len = 1.30152e+06, overlap = 6.75
PHY-3002 : Step(674): len = 1.21129e+06, overlap = 6.75
PHY-3002 : Step(675): len = 1.11775e+06, overlap = 2.375
PHY-3002 : Step(676): len = 1.10047e+06, overlap = 6.875
PHY-3002 : Step(677): len = 1.08434e+06, overlap = 2.6875
PHY-3002 : Step(678): len = 1.06987e+06, overlap = 3.4375
PHY-3002 : Step(679): len = 1.05745e+06, overlap = 5.6875
PHY-3002 : Step(680): len = 932291, overlap = 50.75
PHY-3002 : Step(681): len = 808607, overlap = 70.4688
PHY-3002 : Step(682): len = 765256, overlap = 89.0938
PHY-3002 : Step(683): len = 712368, overlap = 106.313
PHY-3002 : Step(684): len = 659156, overlap = 112.25
PHY-3002 : Step(685): len = 648772, overlap = 113.188
PHY-3002 : Step(686): len = 642298, overlap = 114.156
PHY-3002 : Step(687): len = 636536, overlap = 117.531
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.07136e-05
PHY-3002 : Step(688): len = 634225, overlap = 116.125
PHY-3002 : Step(689): len = 630502, overlap = 109.875
PHY-3002 : Step(690): len = 624387, overlap = 110.594
PHY-3002 : Step(691): len = 621853, overlap = 110.531
PHY-3002 : Step(692): len = 620553, overlap = 107.438
PHY-3002 : Step(693): len = 616256, overlap = 103.313
PHY-3002 : Step(694): len = 611517, overlap = 103.469
PHY-3002 : Step(695): len = 610503, overlap = 102.594
PHY-3002 : Step(696): len = 606219, overlap = 93.2188
PHY-3002 : Step(697): len = 599728, overlap = 88.2813
PHY-3002 : Step(698): len = 597473, overlap = 88.2813
PHY-3002 : Step(699): len = 595002, overlap = 86.0625
PHY-3002 : Step(700): len = 590468, overlap = 84.0938
PHY-3002 : Step(701): len = 587620, overlap = 86.5938
PHY-3002 : Step(702): len = 582266, overlap = 85.0625
PHY-3002 : Step(703): len = 580840, overlap = 85.7813
PHY-3002 : Step(704): len = 578971, overlap = 85.9063
PHY-3002 : Step(705): len = 569943, overlap = 84.4063
PHY-3002 : Step(706): len = 567029, overlap = 84.0625
PHY-3002 : Step(707): len = 564981, overlap = 83.25
PHY-3002 : Step(708): len = 560756, overlap = 84.25
PHY-3002 : Step(709): len = 559734, overlap = 83.7188
PHY-3002 : Step(710): len = 548798, overlap = 74.875
PHY-3002 : Step(711): len = 543649, overlap = 74.0938
PHY-3002 : Step(712): len = 541775, overlap = 73.625
PHY-3002 : Step(713): len = 538882, overlap = 72.1875
PHY-3002 : Step(714): len = 537566, overlap = 72.5938
PHY-3002 : Step(715): len = 535902, overlap = 72.125
PHY-3002 : Step(716): len = 531064, overlap = 69.1875
PHY-3002 : Step(717): len = 529057, overlap = 69.1875
PHY-3002 : Step(718): len = 527458, overlap = 69.7813
PHY-3002 : Step(719): len = 522101, overlap = 68.0938
PHY-3002 : Step(720): len = 521028, overlap = 67.7813
PHY-3002 : Step(721): len = 517708, overlap = 66.6563
PHY-3002 : Step(722): len = 514283, overlap = 65.0625
PHY-3002 : Step(723): len = 512551, overlap = 65.6875
PHY-3002 : Step(724): len = 510595, overlap = 67.2188
PHY-3002 : Step(725): len = 509994, overlap = 67.25
PHY-3002 : Step(726): len = 509413, overlap = 67.8438
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000121427
PHY-3002 : Step(727): len = 511551, overlap = 66.5625
PHY-3002 : Step(728): len = 527790, overlap = 58.7813
PHY-3002 : Step(729): len = 532276, overlap = 53.5938
PHY-3002 : Step(730): len = 531955, overlap = 53.5313
PHY-3002 : Step(731): len = 534614, overlap = 48.625
PHY-3002 : Step(732): len = 538192, overlap = 47.375
PHY-3002 : Step(733): len = 539349, overlap = 46.6563
PHY-3002 : Step(734): len = 541736, overlap = 45.875
PHY-3002 : Step(735): len = 542085, overlap = 45.25
PHY-3002 : Step(736): len = 542950, overlap = 44.25
PHY-3002 : Step(737): len = 551328, overlap = 39.5938
PHY-3002 : Step(738): len = 550579, overlap = 39.0625
PHY-3002 : Step(739): len = 550095, overlap = 38.9375
PHY-3002 : Step(740): len = 549717, overlap = 39.125
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000239655
PHY-3002 : Step(741): len = 550733, overlap = 38.2188
PHY-3002 : Step(742): len = 556365, overlap = 35.5938
PHY-3002 : Step(743): len = 567823, overlap = 28.375
PHY-3002 : Step(744): len = 568655, overlap = 26.7188
PHY-3002 : Step(745): len = 570277, overlap = 25.7188
PHY-3002 : Step(746): len = 580116, overlap = 22.6563
PHY-3002 : Step(747): len = 586525, overlap = 20.8125
PHY-3002 : Step(748): len = 586623, overlap = 20.125
PHY-3002 : Step(749): len = 589402, overlap = 18.875
PHY-3002 : Step(750): len = 598084, overlap = 15.8125
PHY-3002 : Step(751): len = 598739, overlap = 15.5
PHY-3002 : Step(752): len = 599021, overlap = 14.4688
PHY-3002 : Step(753): len = 600114, overlap = 13.2813
PHY-3002 : Step(754): len = 600439, overlap = 13.0625
PHY-3002 : Step(755): len = 602639, overlap = 11.7188
PHY-3002 : Step(756): len = 608729, overlap = 11
PHY-3002 : Step(757): len = 608695, overlap = 10.9063
PHY-3002 : Step(758): len = 607984, overlap = 10.8125
PHY-3002 : Step(759): len = 607570, overlap = 11.0625
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000467928
PHY-3002 : Step(760): len = 608543, overlap = 11.0625
PHY-3002 : Step(761): len = 618768, overlap = 11.5625
PHY-3002 : Step(762): len = 625642, overlap = 11.625
PHY-3002 : Step(763): len = 626222, overlap = 11.625
PHY-3002 : Step(764): len = 627942, overlap = 9.40625
PHY-3002 : Step(765): len = 636860, overlap = 8.0625
PHY-3002 : Step(766): len = 638416, overlap = 10.0625
PHY-3002 : Step(767): len = 638493, overlap = 9.96875
PHY-3002 : Step(768): len = 641148, overlap = 9.96875
PHY-3002 : Step(769): len = 648416, overlap = 8.90625
PHY-3002 : Step(770): len = 647876, overlap = 8.90625
PHY-3002 : Step(771): len = 647418, overlap = 6.625
PHY-3002 : Step(772): len = 646955, overlap = 6.46875
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000857166
PHY-3002 : Step(773): len = 649717, overlap = 8.5625
PHY-3002 : Step(774): len = 659546, overlap = 7.1875
PHY-3002 : Step(775): len = 660882, overlap = 7.0625
PHY-3002 : Step(776): len = 661324, overlap = 6.9375
PHY-3002 : Step(777): len = 663848, overlap = 2.21875
PHY-3002 : Step(778): len = 666639, overlap = 4.15625
PHY-3002 : Step(779): len = 667320, overlap = 6.0625
PHY-3002 : Step(780): len = 667883, overlap = 6.0625
PHY-3002 : Step(781): len = 670382, overlap = 3.6875
PHY-3002 : Step(782): len = 678426, overlap = 5.5
PHY-3002 : Step(783): len = 678872, overlap = 0.75
PHY-3002 : Step(784): len = 678976, overlap = 5.25
PHY-3002 : Step(785): len = 681153, overlap = 4.78125
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00142746
PHY-3002 : Step(786): len = 681223, overlap = 4.78125
PHY-3002 : Step(787): len = 683166, overlap = 2.4375
PHY-3002 : Step(788): len = 685513, overlap = 4.5
PHY-3002 : Step(789): len = 686794, overlap = 0
PHY-3002 : Step(790): len = 687821, overlap = 4.5
PHY-3002 : Step(791): len = 689883, overlap = 2.25
PHY-3002 : Step(792): len = 691273, overlap = 4.5
PHY-3002 : Step(793): len = 692291, overlap = 2.25
PHY-3002 : Step(794): len = 693572, overlap = 4.5
PHY-3002 : Step(795): len = 695220, overlap = 2.25
PHY-3002 : Step(796): len = 696054, overlap = 4.5
PHY-3002 : Step(797): len = 697071, overlap = 2.25
PHY-3002 : Step(798): len = 698587, overlap = 4.5
PHY-3002 : Step(799): len = 701127, overlap = 2.25
PHY-3002 : Step(800): len = 701582, overlap = 4.5
PHY-3002 : Step(801): len = 702171, overlap = 2.25
PHY-3002 : Step(802): len = 704950, overlap = 4.5
PHY-3002 : Step(803): len = 707119, overlap = 0
PHY-3002 : Step(804): len = 707140, overlap = 0
PHY-3002 : Step(805): len = 707956, overlap = 4.5
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 0.00230963
PHY-3002 : Step(806): len = 708231, overlap = 4.5
PHY-3002 : Step(807): len = 709557, overlap = 4.5
PHY-3002 : Step(808): len = 713548, overlap = 2.25
PHY-3002 : Step(809): len = 715004, overlap = 4.5
PHY-3002 : Step(810): len = 715974, overlap = 0
PHY-3002 : Step(811): len = 716183, overlap = 2.25
PHY-3002 : Step(812): len = 717950, overlap = 2.25
PHY-3002 : Step(813): len = 719346, overlap = 2.25
PHY-3002 : Step(814): len = 719948, overlap = 2.25
PHY-3002 : Step(815): len = 720493, overlap = 4.5
PHY-3002 : Step(816): len = 721141, overlap = 0
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.010628s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 34%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.56289e+06, over cnt = 473(1%), over = 621, worst = 5
PHY-1002 : len = 1.56638e+06, over cnt = 288(0%), over = 345, worst = 4
PHY-1002 : len = 1.56692e+06, over cnt = 184(0%), over = 216, worst = 3
PHY-1002 : len = 1.5677e+06, over cnt = 119(0%), over = 142, worst = 3
PHY-1002 : len = 1.56805e+06, over cnt = 86(0%), over = 98, worst = 2
PHY-1001 : End global iterations;  1.113822s wall, 1.640625s user + 0.125000s system = 1.765625s CPU (158.5%)

PHY-1001 : Congestion index: top1 = 72.50, top5 = 61.88, top10 = 56.88, top15 = 51.25.
PHY-3001 : End congestion estimation;  1.631485s wall, 2.203125s user + 0.125000s system = 2.328125s CPU (142.7%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7221 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.439086s wall, 0.437500s user + 0.015625s system = 0.453125s CPU (103.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000101283
PHY-3002 : Step(817): len = 673729, overlap = 8.84375
PHY-3002 : Step(818): len = 633281, overlap = 11.9063
PHY-3002 : Step(819): len = 608282, overlap = 15.5
PHY-3002 : Step(820): len = 583715, overlap = 24.2188
PHY-3002 : Step(821): len = 551181, overlap = 29.25
PHY-3002 : Step(822): len = 529498, overlap = 37.875
PHY-3002 : Step(823): len = 513709, overlap = 48.2188
PHY-3002 : Step(824): len = 498165, overlap = 50.3438
PHY-3002 : Step(825): len = 488523, overlap = 50.125
PHY-3002 : Step(826): len = 476934, overlap = 53.4063
PHY-3002 : Step(827): len = 470417, overlap = 53.875
PHY-3002 : Step(828): len = 463141, overlap = 50.8125
PHY-3002 : Step(829): len = 457184, overlap = 48.625
PHY-3002 : Step(830): len = 451938, overlap = 45.3125
PHY-3002 : Step(831): len = 447378, overlap = 47.2188
PHY-3002 : Step(832): len = 444570, overlap = 48.0313
PHY-3002 : Step(833): len = 441408, overlap = 46.5313
PHY-3002 : Step(834): len = 438025, overlap = 46.125
PHY-3002 : Step(835): len = 434760, overlap = 46.0313
PHY-3002 : Step(836): len = 431281, overlap = 40.9375
PHY-3002 : Step(837): len = 427297, overlap = 38.7188
PHY-3002 : Step(838): len = 422844, overlap = 37.7188
PHY-3002 : Step(839): len = 418912, overlap = 40.375
PHY-3002 : Step(840): len = 415273, overlap = 40.625
PHY-3002 : Step(841): len = 410856, overlap = 40.4063
PHY-3002 : Step(842): len = 407242, overlap = 42
PHY-3002 : Step(843): len = 404876, overlap = 41.625
PHY-3002 : Step(844): len = 402458, overlap = 40.8125
PHY-3002 : Step(845): len = 400532, overlap = 40.125
PHY-3002 : Step(846): len = 399149, overlap = 36.5313
PHY-3002 : Step(847): len = 398140, overlap = 32.625
PHY-3002 : Step(848): len = 397754, overlap = 31.0313
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000202565
PHY-3002 : Step(849): len = 415162, overlap = 22.4063
PHY-3002 : Step(850): len = 425017, overlap = 16.9063
PHY-3002 : Step(851): len = 432197, overlap = 15.5313
PHY-3002 : Step(852): len = 436742, overlap = 12.1563
PHY-3002 : Step(853): len = 439900, overlap = 9.15625
PHY-3002 : Step(854): len = 441466, overlap = 9.59375
PHY-3002 : Step(855): len = 443456, overlap = 9.9375
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00040513
PHY-3002 : Step(856): len = 456483, overlap = 4.65625
PHY-3002 : Step(857): len = 465436, overlap = 2.9375
PHY-3002 : Step(858): len = 477963, overlap = 2.03125
PHY-3002 : Step(859): len = 484171, overlap = 2.3125
PHY-3002 : Step(860): len = 487255, overlap = 2.1875
PHY-3002 : Step(861): len = 488247, overlap = 2.5
PHY-3002 : Step(862): len = 489696, overlap = 3.625
PHY-3002 : Step(863): len = 489544, overlap = 3.84375
PHY-3002 : Step(864): len = 488624, overlap = 4.1875
PHY-3002 : Step(865): len = 488422, overlap = 4.4375
PHY-3002 : Step(866): len = 487449, overlap = 4.65625
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000810261
PHY-3002 : Step(867): len = 498082, overlap = 2.71875
PHY-3002 : Step(868): len = 505543, overlap = 2.40625
PHY-3002 : Step(869): len = 511698, overlap = 2.0625
PHY-3002 : Step(870): len = 516629, overlap = 2.375
PHY-3002 : Step(871): len = 520192, overlap = 2.03125
PHY-3002 : Step(872): len = 522249, overlap = 1.8125
PHY-3002 : Step(873): len = 522347, overlap = 2.21875
PHY-3002 : Step(874): len = 522185, overlap = 2.375
PHY-3002 : Step(875): len = 520617, overlap = 2.03125
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00162052
PHY-3002 : Step(876): len = 527258, overlap = 0.6875
PHY-3002 : Step(877): len = 532244, overlap = 0.6875
PHY-3002 : Step(878): len = 537695, overlap = 0.125
PHY-3002 : Step(879): len = 541070, overlap = 0.0625
PHY-3002 : Step(880): len = 544163, overlap = 0
PHY-3002 : Step(881): len = 544667, overlap = 0
PHY-3002 : Step(882): len = 544869, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 34%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.31009e+06, over cnt = 420(1%), over = 574, worst = 4
PHY-1002 : len = 1.31317e+06, over cnt = 225(0%), over = 294, worst = 4
PHY-1002 : len = 1.31376e+06, over cnt = 135(0%), over = 174, worst = 4
PHY-1002 : len = 1.31403e+06, over cnt = 107(0%), over = 135, worst = 4
PHY-1002 : len = 1.31351e+06, over cnt = 83(0%), over = 103, worst = 3
PHY-1001 : End global iterations;  0.893637s wall, 1.531250s user + 0.000000s system = 1.531250s CPU (171.4%)

PHY-1001 : Congestion index: top1 = 53.75, top5 = 45.00, top10 = 41.88, top15 = 38.13.
PHY-3001 : End congestion estimation;  1.421664s wall, 2.062500s user + 0.000000s system = 2.062500s CPU (145.1%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7221 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.568501s wall, 0.578125s user + 0.015625s system = 0.593750s CPU (104.4%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000841278
PHY-3002 : Step(883): len = 539941, overlap = 9.9375
PHY-3002 : Step(884): len = 524484, overlap = 7.21875
PHY-3002 : Step(885): len = 510346, overlap = 8.03125
PHY-3002 : Step(886): len = 496879, overlap = 10.7188
PHY-3002 : Step(887): len = 485861, overlap = 9.84375
PHY-3002 : Step(888): len = 477250, overlap = 15.3438
PHY-3002 : Step(889): len = 469478, overlap = 12.0313
PHY-3002 : Step(890): len = 461881, overlap = 14.9688
PHY-3002 : Step(891): len = 457809, overlap = 14
PHY-3002 : Step(892): len = 454078, overlap = 16.0313
PHY-3002 : Step(893): len = 452634, overlap = 13.4688
PHY-3002 : Step(894): len = 450420, overlap = 13.4063
PHY-3002 : Step(895): len = 449248, overlap = 12.4375
PHY-3002 : Step(896): len = 447859, overlap = 12.6875
PHY-3002 : Step(897): len = 446874, overlap = 12.125
PHY-3002 : Step(898): len = 445503, overlap = 13.25
PHY-3002 : Step(899): len = 444421, overlap = 14.0938
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00168256
PHY-3002 : Step(900): len = 452871, overlap = 8.8125
PHY-3002 : Step(901): len = 458410, overlap = 8.625
PHY-3002 : Step(902): len = 463109, overlap = 6.875
PHY-3002 : Step(903): len = 465438, overlap = 9.34375
PHY-3002 : Step(904): len = 467749, overlap = 6.40625
PHY-3002 : Step(905): len = 470082, overlap = 9.625
PHY-3002 : Step(906): len = 473018, overlap = 7.8125
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00331289
PHY-3002 : Step(907): len = 479274, overlap = 8.15625
PHY-3002 : Step(908): len = 483198, overlap = 5.375
PHY-3002 : Step(909): len = 485400, overlap = 7.25
PHY-3002 : Step(910): len = 488408, overlap = 4.0625
PHY-3002 : Step(911): len = 491351, overlap = 6.5
PHY-3002 : Step(912): len = 495925, overlap = 5.09375
PHY-3002 : Step(913): len = 498486, overlap = 5.28125
PHY-3002 : Step(914): len = 500712, overlap = 3.46875
PHY-3002 : Step(915): len = 502473, overlap = 4.65625
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00658
PHY-3002 : Step(916): len = 504570, overlap = 2.375
PHY-3002 : Step(917): len = 507403, overlap = 4
PHY-3002 : Step(918): len = 510155, overlap = 1.71875
PHY-3002 : Step(919): len = 511647, overlap = 2.5
PHY-3002 : Step(920): len = 514155, overlap = 1.53125
PHY-3002 : Step(921): len = 516307, overlap = 2.34375
PHY-3002 : Step(922): len = 518391, overlap = 2.78125
PHY-3002 : Step(923): len = 519570, overlap = 3.34375
PHY-3002 : Step(924): len = 521605, overlap = 2.46875
PHY-3002 : Step(925): len = 522657, overlap = 3.34375
PHY-3002 : Step(926): len = 523922, overlap = 2.21875
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.011882
PHY-3002 : Step(927): len = 524934, overlap = 2.71875
PHY-3002 : Step(928): len = 526895, overlap = 1.5
PHY-3002 : Step(929): len = 528850, overlap = 1.9375
PHY-3002 : Step(930): len = 530702, overlap = 1.1875
PHY-3002 : Step(931): len = 531718, overlap = 1.15625
PHY-3002 : Step(932): len = 533781, overlap = 1.21875
PHY-3002 : Step(933): len = 534954, overlap = 1.28125
PHY-3002 : Step(934): len = 535897, overlap = 1.5
PHY-3002 : Step(935): len = 536872, overlap = 1.1875
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.0194645
PHY-3002 : Step(936): len = 537513, overlap = 1.5
PHY-3002 : Step(937): len = 539834, overlap = 0.84375
PHY-3002 : Step(938): len = 541299, overlap = 1.53125
PHY-3002 : Step(939): len = 541743, overlap = 0.9375
PHY-3002 : Step(940): len = 542938, overlap = 1.5625
PHY-3002 : Step(941): len = 543931, overlap = 1.03125
PHY-3002 : Step(942): len = 544953, overlap = 1.46875
RUN-1002 : start command "download -bit CortexM0_SOC.bit -mode jtag -spd 9 -sec 64 -cable 0"
PHY-3002 : Step(943): len = 545373, overlap = 0.84375
PHY-3002 : Step(944): len = 546598, overlap = 1.34375
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit CortexM0_SOC.bit"
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 66.63 peak overflow 1.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.35697e+06, over cnt = 255(0%), over = 316, worst = 4
PHY-1002 : len = 1.35801e+06, over cnt = 167(0%), over = 199, worst = 4
PHY-1002 : len = 1.35779e+06, over cnt = 117(0%), over = 137, worst = 3
PHY-1002 : len = 1.35782e+06, over cnt = 94(0%), over = 110, worst = 3
PHY-1002 : len = 1.35749e+06, over cnt = 65(0%), over = 78, worst = 3
PHY-1001 : End global iterations;  0.957448s wall, 2.546875s user + 0.000000s system = 2.546875s CPU (266.0%)

PHY-1001 : Congestion index: top1 = 51.88, top5 = 44.38, top10 = 40.00, top15 = 36.88.
PHY-1001 : End incremental global routing;  1.527388s wall, 3.656250s user + 0.000000s system = 3.656250s CPU (239.4%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7221 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1290, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit CortexM0_SOC.bit" in  1.718633s wall, 4.125000s user + 0.000000s system = 4.125000s CPU (240.0%)

RUN-1004 : used memory is 1132 MB, reserved memory is 1135 MB, peak memory is 1731 MB
RUN-1002 : start command "program -cable 0 -spd 9 -p"
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.458048s wall, 0.656250s user + 0.015625s system = 0.671875s CPU (146.7%)

OPT-1001 : 19 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 33 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 6898 has valid locations, 148 needs to be replaced
PHY-3001 : design contains 7082 instances, 5407 luts, 1535 seqs, 101 slices, 15 macros(101 instances: 63 mslices 38 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 564142
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 34%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.26352e+06, over cnt = 251(0%), over = 301, worst = 3
PHY-1002 : len = 1.26458e+06, over cnt = 137(0%), over = 156, worst = 3
PHY-1002 : len = 1.26432e+06, over cnt = 86(0%), over = 97, worst = 3
PHY-1002 : len = 1.2638e+06, over cnt = 56(0%), over = 64, worst = 3
PHY-1002 : len = 1.26366e+06, over cnt = 43(0%), over = 49, worst = 3
PHY-1001 : End global iterations;  1.079412s wall, 1.796875s user + 0.000000s system = 1.796875s CPU (166.5%)

PHY-1001 : Congestion index: top1 = 50.00, top5 = 43.75, top10 = 40.63, top15 = 36.88.
PHY-3001 : End congestion estimation;  2.251003s wall, 3.062500s user + 0.015625s system = 3.078125s CPU (136.7%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7350 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.434003s wall, 0.468750s user + 0.000000s system = 0.468750s CPU (108.0%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(945): len = 563441, overlap = 0
PHY-3002 : Step(946): len = 563441, overlap = 0
PHY-3002 : Step(947): len = 563126, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 34%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.26502e+06, over cnt = 68(0%), over = 76, worst = 3
PHY-1002 : len = 1.26506e+06, over cnt = 54(0%), over = 59, worst = 3
PHY-1002 : len = 1.26483e+06, over cnt = 46(0%), over = 50, worst = 3
PHY-1002 : len = 1.26441e+06, over cnt = 35(0%), over = 38, worst = 3
PHY-1002 : len = 1.26376e+06, over cnt = 32(0%), over = 33, worst = 2
PHY-1001 : End global iterations;  0.575915s wall, 0.640625s user + 0.078125s system = 0.718750s CPU (124.8%)

PHY-1001 : Congestion index: top1 = 50.00, top5 = 43.75, top10 = 39.38, top15 = 36.25.
PHY-3001 : End congestion estimation;  1.044035s wall, 1.140625s user + 0.078125s system = 1.218750s CPU (116.7%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7350 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.440289s wall, 0.484375s user + 0.031250s system = 0.515625s CPU (117.1%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00837373
PHY-3002 : Step(948): len = 563063, overlap = 1.46875
PHY-3002 : Step(949): len = 563063, overlap = 1.46875
PHY-3001 : Final: Len = 563063, Over = 1.46875
PHY-3001 : End incremental placement;  4.609757s wall, 5.781250s user + 0.187500s system = 5.968750s CPU (129.5%)

OPT-1001 : End high-fanout net optimization;  7.227940s wall, 10.765625s user + 0.203125s system = 10.968750s CPU (151.8%)

OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.26839e+06, over cnt = 247(0%), over = 298, worst = 3
RUN-1003 : finish command "download -bit CortexM0_SOC.bit -mode jtag -spd 9 -sec 64 -cable 0" in  8.745445s wall, 13.375000s user + 0.328125s system = 13.703125s CPU (156.7%)

RUN-1004 : used memory is 1132 MB, reserved memory is 1139 MB, peak memory is 1731 MB
GUI-1001 : Download success!
PHY-1002 : len = 1.26938e+06, over cnt = 134(0%), over = 160, worst = 3
PHY-1002 : len = 1.26941e+06, over cnt = 80(0%), over = 94, worst = 3
PHY-1002 : len = 1.26903e+06, over cnt = 53(0%), over = 64, worst = 3
PHY-1002 : len = 1.26898e+06, over cnt = 44(0%), over = 53, worst = 3
PHY-1001 : End global iterations;  0.940357s wall, 1.828125s user + 0.109375s system = 1.937500s CPU (206.0%)

PHY-1001 : Congestion index: top1 = 50.00, top5 = 43.75, top10 = 40.00, top15 = 36.88.
OPT-1001 : End congestion update;  1.513233s wall, 2.421875s user + 0.109375s system = 2.531250s CPU (167.3%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 7350 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.383982s wall, 0.437500s user + 0.031250s system = 0.468750s CPU (122.1%)

OPT-1001 : Start: WNS 387 TNS 0 NUM_FEPS 0
OPT-1001 : Iter 1: improved WNS 1010 TNS 0 NUM_FEPS 0 with 6 cells processed and 3500 slack improved
OPT-1001 : Iter 2: improved WNS 1364 TNS 0 NUM_FEPS 0 with 9 cells processed and 9900 slack improved
OPT-1001 : Iter 3: improved WNS 1703 TNS 0 NUM_FEPS 0 with 9 cells processed and 8366 slack improved
OPT-1001 : Iter 4: improved WNS 2077 TNS 0 NUM_FEPS 0 with 13 cells processed and 5300 slack improved
OPT-1001 : Iter 5: improved WNS 2087 TNS 0 NUM_FEPS 0 with 18 cells processed and 4000 slack improved
OPT-1001 : Iter 6: improved WNS 2187 TNS 0 NUM_FEPS 0 with 9 cells processed and 2692 slack improved
OPT-1001 : Iter 7: improved WNS 2187 TNS 0 NUM_FEPS 0 with 6 cells processed and 2000 slack improved
OPT-1001 : End global optimization;  2.904798s wall, 3.890625s user + 0.140625s system = 4.031250s CPU (138.8%)

OPT-1001 : End physical optimization;  10.145200s wall, 14.781250s user + 0.343750s system = 15.125000s CPU (149.1%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 5407 LUT to BLE ...
SYN-4008 : Packed 5407 LUT and 587 SEQ to BLE.
SYN-4003 : Packing 948 remaining SEQ's ...
SYN-4005 : Packed 935 SEQ with LUT/SLICE
SYN-4006 : 3889 single LUT's are left
SYN-4006 : 13 single SEQ's are left
SYN-4011 : Packing model "CortexM0_SoC" (AL_USER_NORMAL) with 5420/5562 primitive instances ...
PHY-3001 : End packing;  1.081821s wall, 1.140625s user + 0.000000s system = 1.140625s CPU (105.4%)

PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 3346 instances
RUN-1001 : 1653 mslices, 1652 lslices, 33 pads, 0 brams, 3 dsps
RUN-1001 : There are total 6966 nets
RUN-1001 : 2624 nets have 2 pins
RUN-1001 : 3101 nets have [3 - 5] pins
RUN-1001 : 731 nets have [6 - 10] pins
RUN-1001 : 267 nets have [11 - 20] pins
RUN-1001 : 240 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-3001 : design contains 3344 instances, 3305 slices, 15 macros(101 instances: 63 mslices 38 lslices)
PHY-3001 : Cell area utilization is 40%
PHY-3001 : After packing: Len = 597205, Over = 17
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 40%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.30824e+06, over cnt = 243(0%), over = 300, worst = 5
PHY-1002 : len = 1.30858e+06, over cnt = 167(0%), over = 208, worst = 5
PHY-1002 : len = 1.30878e+06, over cnt = 104(0%), over = 128, worst = 5
PHY-1002 : len = 1.30831e+06, over cnt = 72(0%), over = 92, worst = 5
PHY-1002 : len = 1.30811e+06, over cnt = 52(0%), over = 68, worst = 5
PHY-1001 : End global iterations;  0.939871s wall, 1.484375s user + 0.000000s system = 1.484375s CPU (157.9%)

PHY-1001 : Congestion index: top1 = 53.13, top5 = 45.63, top10 = 40.00, top15 = 36.88.
PHY-3001 : End congestion estimation;  2.504146s wall, 3.015625s user + 0.015625s system = 3.031250s CPU (121.0%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6920 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.487448s wall, 0.484375s user + 0.000000s system = 0.484375s CPU (99.4%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000243311
PHY-3002 : Step(950): len = 577068, overlap = 22.25
PHY-3002 : Step(951): len = 564811, overlap = 23
PHY-3002 : Step(952): len = 555128, overlap = 29.25
PHY-3002 : Step(953): len = 546577, overlap = 28.75
PHY-3002 : Step(954): len = 539489, overlap = 34.25
PHY-3002 : Step(955): len = 533501, overlap = 33.5
PHY-3002 : Step(956): len = 527205, overlap = 35.5
PHY-3002 : Step(957): len = 522715, overlap = 41
PHY-3002 : Step(958): len = 517809, overlap = 41.75
PHY-3002 : Step(959): len = 513815, overlap = 47.25
PHY-3002 : Step(960): len = 508226, overlap = 49.5
PHY-3002 : Step(961): len = 504971, overlap = 50.5
PHY-3002 : Step(962): len = 503007, overlap = 53.25
PHY-3002 : Step(963): len = 499696, overlap = 58.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000486622
PHY-3002 : Step(964): len = 515464, overlap = 44.75
PHY-3002 : Step(965): len = 518732, overlap = 33.75
PHY-3002 : Step(966): len = 523022, overlap = 33.75
PHY-3002 : Step(967): len = 527293, overlap = 28.75
PHY-3002 : Step(968): len = 531934, overlap = 28.5
PHY-3002 : Step(969): len = 534464, overlap = 24.5
PHY-3002 : Step(970): len = 538104, overlap = 24.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000930171
PHY-3002 : Step(971): len = 547001, overlap = 21
PHY-3002 : Step(972): len = 551341, overlap = 18.75
PHY-3002 : Step(973): len = 555799, overlap = 15.75
PHY-3002 : Step(974): len = 560599, overlap = 19.5
PHY-3002 : Step(975): len = 564222, overlap = 17
PHY-3002 : Step(976): len = 567819, overlap = 16.5
PHY-3002 : Step(977): len = 570971, overlap = 12.75
PHY-3002 : Step(978): len = 573864, overlap = 12.25
PHY-3002 : Step(979): len = 576737, overlap = 12
PHY-3002 : Step(980): len = 580604, overlap = 11.25
PHY-3002 : Step(981): len = 582937, overlap = 11.25
PHY-3002 : Step(982): len = 585701, overlap = 12.5
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00182588
PHY-3002 : Step(983): len = 592609, overlap = 10.25
PHY-3002 : Step(984): len = 595393, overlap = 10.75
PHY-3002 : Step(985): len = 597939, overlap = 9.5
PHY-3002 : Step(986): len = 601785, overlap = 9.25
PHY-3002 : Step(987): len = 604810, overlap = 10
PHY-3002 : Step(988): len = 606819, overlap = 9.25
PHY-3002 : Step(989): len = 609554, overlap = 7.5
PHY-3002 : Step(990): len = 610928, overlap = 7.5
PHY-3002 : Step(991): len = 612827, overlap = 7.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00330689
PHY-3002 : Step(992): len = 615863, overlap = 7.75
PHY-3002 : Step(993): len = 618954, overlap = 5.75
PHY-3002 : Step(994): len = 621444, overlap = 6.75
PHY-3002 : Step(995): len = 623437, overlap = 4.75
PHY-3002 : Step(996): len = 625493, overlap = 4.25
PHY-3002 : Step(997): len = 626890, overlap = 4.25
PHY-3002 : Step(998): len = 628218, overlap = 4.5
PHY-3002 : Step(999): len = 629794, overlap = 4.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00577117
PHY-3002 : Step(1000): len = 631892, overlap = 5.25
PHY-3002 : Step(1001): len = 634616, overlap = 5
PHY-3002 : Step(1002): len = 636565, overlap = 5.25
PHY-3002 : Step(1003): len = 637647, overlap = 5.75
PHY-3002 : Step(1004): len = 638924, overlap = 5.25
PHY-3002 : Step(1005): len = 640425, overlap = 5.75
PHY-3002 : Step(1006): len = 641618, overlap = 6.25
PHY-3002 : Step(1007): len = 642540, overlap = 5.5
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00983235
PHY-3002 : Step(1008): len = 644355, overlap = 5.25
PHY-3002 : Step(1009): len = 645930, overlap = 4.75
PHY-3002 : Step(1010): len = 647250, overlap = 5.5
PHY-3002 : Step(1011): len = 648315, overlap = 4.5
PHY-3002 : Step(1012): len = 649348, overlap = 4.75
PHY-3002 : Step(1013): len = 650344, overlap = 5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  3.384546s wall, 2.500000s user + 2.421875s system = 4.921875s CPU (145.4%)

PHY-3001 : Trial Legalized: Len = 658584
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 40%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.44881e+06, over cnt = 271(0%), over = 326, worst = 4
PHY-1002 : len = 1.44974e+06, over cnt = 179(0%), over = 219, worst = 4
PHY-1002 : len = 1.44967e+06, over cnt = 137(0%), over = 167, worst = 4
PHY-1002 : len = 1.44928e+06, over cnt = 107(0%), over = 132, worst = 4
PHY-1002 : len = 1.44793e+06, over cnt = 72(0%), over = 92, worst = 4
PHY-1001 : End global iterations;  0.916410s wall, 1.625000s user + 0.000000s system = 1.625000s CPU (177.3%)

PHY-1001 : Congestion index: top1 = 60.63, top5 = 51.25, top10 = 45.00, top15 = 41.25.
PHY-3001 : End congestion estimation;  1.521853s wall, 2.203125s user + 0.015625s system = 2.218750s CPU (145.8%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6920 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.442516s wall, 0.453125s user + 0.015625s system = 0.468750s CPU (105.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00063664
PHY-3002 : Step(1014): len = 630473, overlap = 5.5
PHY-3002 : Step(1015): len = 619497, overlap = 6.75
PHY-3002 : Step(1016): len = 609920, overlap = 10
PHY-3002 : Step(1017): len = 603707, overlap = 9.75
PHY-3002 : Step(1018): len = 597372, overlap = 11.5
PHY-3002 : Step(1019): len = 592986, overlap = 10.75
PHY-3002 : Step(1020): len = 588791, overlap = 12.25
PHY-3002 : Step(1021): len = 583901, overlap = 15
PHY-3002 : Step(1022): len = 581027, overlap = 15
PHY-3002 : Step(1023): len = 579207, overlap = 15.5
PHY-3002 : Step(1024): len = 576099, overlap = 15.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.033029s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (94.6%)

PHY-3001 : Legalized: Len = 582799, Over = 0
PHY-3001 : Spreading special nets. 5 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.017578s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (88.9%)

PHY-3001 : 5 instances has been re-located, deltaX = 1, deltaY = 2, maxDist = 1.
PHY-3001 : Final: Len = 582899, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.31235e+06, over cnt = 266(0%), over = 304, worst = 2
PHY-1002 : len = 1.31323e+06, over cnt = 161(0%), over = 177, worst = 2
PHY-1002 : len = 1.31186e+06, over cnt = 81(0%), over = 88, worst = 2
PHY-1002 : len = 1.31108e+06, over cnt = 47(0%), over = 51, worst = 2
PHY-1002 : len = 1.30922e+06, over cnt = 34(0%), over = 36, worst = 2
PHY-1001 : End global iterations;  0.860394s wall, 1.468750s user + 0.000000s system = 1.468750s CPU (170.7%)

PHY-1001 : Congestion index: top1 = 61.88, top5 = 51.88, top10 = 45.63, top15 = 40.63.
PHY-1001 : End incremental global routing;  1.426709s wall, 2.046875s user + 0.000000s system = 2.046875s CPU (143.5%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6920 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.423838s wall, 0.421875s user + 0.000000s system = 0.421875s CPU (99.5%)

OPT-1001 : 3 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 33 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3305 has valid locations, 31 needs to be replaced
PHY-3001 : design contains 3372 instances, 3333 slices, 15 macros(101 instances: 63 mslices 38 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 591116
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 40%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.34702e+06, over cnt = 289(0%), over = 336, worst = 3
PHY-1002 : len = 1.34797e+06, over cnt = 185(0%), over = 210, worst = 3
PHY-1002 : len = 1.3469e+06, over cnt = 100(0%), over = 112, worst = 3
PHY-1002 : len = 1.34536e+06, over cnt = 57(0%), over = 63, worst = 2
PHY-1002 : len = 1.3411e+06, over cnt = 33(0%), over = 34, worst = 2
PHY-1001 : End global iterations;  0.867809s wall, 1.406250s user + 0.031250s system = 1.437500s CPU (165.6%)

PHY-1001 : Congestion index: top1 = 62.50, top5 = 53.75, top10 = 46.25, top15 = 41.25.
PHY-3001 : End congestion estimation;  2.364540s wall, 2.906250s user + 0.031250s system = 2.937500s CPU (124.2%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6947 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.436349s wall, 0.437500s user + 0.000000s system = 0.437500s CPU (100.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1025): len = 589185, overlap = 0
PHY-3002 : Step(1026): len = 589185, overlap = 0
PHY-3002 : Step(1027): len = 588987, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 40%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.3333e+06, over cnt = 35(0%), over = 36, worst = 2
PHY-1002 : len = 1.3333e+06, over cnt = 31(0%), over = 32, worst = 2
PHY-1002 : len = 1.3333e+06, over cnt = 30(0%), over = 31, worst = 2
PHY-1002 : len = 1.33329e+06, over cnt = 23(0%), over = 23, worst = 1
PHY-1002 : len = 1.33302e+06, over cnt = 18(0%), over = 18, worst = 1
PHY-1001 : End global iterations;  0.559896s wall, 0.562500s user + 0.015625s system = 0.578125s CPU (103.3%)

PHY-1001 : Congestion index: top1 = 62.50, top5 = 52.50, top10 = 46.88, top15 = 41.88.
PHY-3001 : End congestion estimation;  1.058040s wall, 1.046875s user + 0.031250s system = 1.078125s CPU (101.9%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6947 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.428365s wall, 0.421875s user + 0.000000s system = 0.421875s CPU (98.5%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000327918
PHY-3002 : Step(1028): len = 589074, overlap = 0.5
PHY-3002 : Step(1029): len = 589074, overlap = 0.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007602s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (205.5%)

PHY-3001 : Legalized: Len = 589160, Over = 0
PHY-3001 : Spreading special nets. 1 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.017100s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (91.4%)

PHY-3001 : 2 instances has been re-located, deltaX = 0, deltaY = 0, maxDist = 0.
PHY-3001 : Final: Len = 589160, Over = 0
PHY-3001 : End incremental placement;  4.670290s wall, 5.296875s user + 0.250000s system = 5.546875s CPU (118.8%)

OPT-1001 : End high-fanout net optimization;  7.442919s wall, 8.781250s user + 0.250000s system = 9.031250s CPU (121.3%)

OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.34056e+06, over cnt = 270(0%), over = 308, worst = 2
PHY-1002 : len = 1.34149e+06, over cnt = 164(0%), over = 180, worst = 2
PHY-1002 : len = 1.3402e+06, over cnt = 82(0%), over = 89, worst = 2
PHY-1002 : len = 1.33914e+06, over cnt = 45(0%), over = 49, worst = 2
PHY-1002 : len = 1.3372e+06, over cnt = 31(0%), over = 33, worst = 2
PHY-1001 : End global iterations;  1.015073s wall, 1.625000s user + 0.031250s system = 1.656250s CPU (163.2%)

PHY-1001 : Congestion index: top1 = 63.75, top5 = 53.75, top10 = 46.88, top15 = 41.25.
OPT-1001 : End congestion update;  1.596352s wall, 2.203125s user + 0.031250s system = 2.234375s CPU (140.0%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 6947 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.348781s wall, 0.359375s user + 0.015625s system = 0.375000s CPU (107.5%)

OPT-1001 : Start: WNS 946 TNS 0 NUM_FEPS 0
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 33 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3336 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 3372 instances, 3333 slices, 15 macros(101 instances: 63 mslices 38 lslices)
PHY-3001 : Cell area utilization is 40%
PHY-3001 : Initial: Len = 591811, Over = 0
PHY-3001 : End spreading;  0.019304s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (80.9%)

PHY-3001 : Final: Len = 591811, Over = 0
PHY-3001 : End incremental legalization;  0.178587s wall, 0.187500s user + 0.046875s system = 0.234375s CPU (131.2%)

OPT-1001 : Iter 1: improved WNS 2002 TNS 0 NUM_FEPS 0 with 13 cells processed and 3413 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 33 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3336 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 3372 instances, 3333 slices, 15 macros(101 instances: 63 mslices 38 lslices)
PHY-3001 : Cell area utilization is 40%
PHY-3001 : Initial: Len = 593463, Over = 0
PHY-3001 : End spreading;  0.016232s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (96.3%)

PHY-3001 : Final: Len = 593463, Over = 0
PHY-3001 : End incremental legalization;  0.167807s wall, 0.187500s user + 0.015625s system = 0.203125s CPU (121.0%)

OPT-1001 : Iter 2: improved WNS 2428 TNS 0 NUM_FEPS 0 with 10 cells processed and 2305 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 33 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3336 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 3372 instances, 3333 slices, 15 macros(101 instances: 63 mslices 38 lslices)
PHY-3001 : Cell area utilization is 40%
PHY-3001 : Initial: Len = 595091, Over = 0
PHY-3001 : End spreading;  0.018224s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (85.7%)

PHY-3001 : Final: Len = 595091, Over = 0
PHY-3001 : End incremental legalization;  0.191223s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (114.4%)

OPT-1001 : Iter 3: improved WNS 2621 TNS 0 NUM_FEPS 0 with 16 cells processed and 3597 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 33 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3336 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 3372 instances, 3333 slices, 15 macros(101 instances: 63 mslices 38 lslices)
PHY-3001 : Cell area utilization is 40%
PHY-3001 : Initial: Len = 598937, Over = 0
PHY-3001 : End spreading;  0.017332s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (90.2%)

PHY-3001 : Final: Len = 598937, Over = 0
PHY-3001 : End incremental legalization;  0.175464s wall, 0.171875s user + 0.015625s system = 0.187500s CPU (106.9%)

OPT-1001 : Iter 4: improved WNS 2899 TNS 0 NUM_FEPS 0 with 16 cells processed and 3864 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 33 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3336 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 3372 instances, 3333 slices, 15 macros(101 instances: 63 mslices 38 lslices)
PHY-3001 : Cell area utilization is 40%
PHY-3001 : Initial: Len = 601433, Over = 0
PHY-3001 : End spreading;  0.016291s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (95.9%)

PHY-3001 : Final: Len = 601433, Over = 0
PHY-3001 : End incremental legalization;  0.178207s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (140.3%)

OPT-1001 : Iter 5: improved WNS 3166 TNS 0 NUM_FEPS 0 with 19 cells processed and 2755 slack improved
OPT-1001 : End path based optimization;  12.529552s wall, 13.312500s user + 0.156250s system = 13.468750s CPU (107.5%)

OPT-1001 : End physical optimization;  19.977844s wall, 22.093750s user + 0.406250s system = 22.500000s CPU (112.6%)

RUN-1003 : finish command "place" in  65.038261s wall, 104.406250s user + 13.250000s system = 117.656250s CPU (180.9%)

RUN-1004 : used memory is 1137 MB, reserved memory is 1144 MB, peak memory is 1731 MB
RUN-1002 : start command "report_area -io_info -file CortexM0_SOC_place.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC***

IO Statistics
#IO                        33
  #input                    8
  #output                  15
  #inout                   10

Utilization Statistics
#lut                     6314   out of  19600   32.21%
#reg                     1546   out of  19600    7.89%
#le                      6327
  #lut only              4781   out of   6327   75.57%
  #reg only                13   out of   6327    0.21%
  #lut&reg               1533   out of   6327   24.23%
#dsp                        3   out of     29   10.34%
#bram                       0   out of     64    0.00%
  #bram9k                   0
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       33   out of    188   17.55%
  #ireg                     0
  #oreg                     6
  #treg                     0
#pll                        0   out of      4    0.00%


Detailed IO Report

     Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
    Col[3]         INPUT        F10        LVCMOS33          N/A          PULLUP      NONE    
    Col[2]         INPUT        C11        LVCMOS33          N/A          PULLUP      NONE    
    Col[1]         INPUT        D11        LVCMOS33          N/A          PULLUP      NONE    
    Col[0]         INPUT        E11        LVCMOS33          N/A          PULLUP      NONE    
     RSTn          INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
     RXD_1         INPUT        F12        LVCMOS33          N/A          PULLUP      NONE    
     SWCLK         INPUT         R2        LVCMOS33          N/A          PULLUP      NONE    
  System_clk       INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
    LED[7]        OUTPUT        H16        LVCMOS25           8            N/A        NONE    
    LED[6]        OUTPUT        R15        LVCMOS33           8            N/A        NONE    
    LED[5]        OUTPUT         D6        LVCMOS33           8            N/A        NONE    
    LED[4]        OUTPUT         T8        LVCMOS33           8            N/A        NONE    
    LED[3]        OUTPUT         J1        LVCMOS33           8            N/A        NONE    
    LED[2]        OUTPUT         D3        LVCMOS33           8            N/A        NONE    
    LED[1]        OUTPUT        G16        LVCMOS25           8            N/A        NONE    
    LED[0]        OUTPUT         K2        LVCMOS33           8            N/A        NONE    
  QN_IIC_SCL      OUTPUT         P7        LVCMOS33           8            NONE       OREG    
  QN_REF24MHz     OUTPUT         B1        LVCMOS33           8            N/A        NONE    
    Row[3]        OUTPUT         D9        LVCMOS33           8            NONE       OREG    
    Row[2]        OUTPUT         F9        LVCMOS33           8            NONE       OREG    
    Row[1]        OUTPUT        C10        LVCMOS33           8            NONE       OREG    
    Row[0]        OUTPUT        E10        LVCMOS33           8            NONE       OREG    
     TXD_1        OUTPUT        D12        LVCMOS33           8            NONE       NONE    
     IO[7]         INOUT        F16        LVCMOS33           8           PULLUP      NONE    
     IO[6]         INOUT        E16        LVCMOS33           8           PULLUP      NONE    
     IO[5]         INOUT        E13        LVCMOS33           8           PULLUP      NONE    
     IO[4]         INOUT        C16        LVCMOS33           8           PULLUP      NONE    
     IO[3]         INOUT        C15        LVCMOS33           8           PULLUP      NONE    
     IO[2]         INOUT        B16        LVCMOS33           8           PULLUP      NONE    
     IO[1]         INOUT        B15        LVCMOS33           8           PULLUP      NONE    
     IO[0]         INOUT        B14        LVCMOS33           8           PULLUP      NONE    
  QN_IIC_SDA       INOUT         L8        LVCMOS33           8           PULLUP      OREG    
     SWDIO         INOUT         P2        LVCMOS33           8           PULLUP      NONE    

Report Hierarchy Area:
+----------------------------------------------------------------------+
|Instance |Module       |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------------+
|top      |CortexM0_SoC |6327  |6225   |89     |1552   |0      |3      |
+----------------------------------------------------------------------+

RUN-1002 : start command "route"
RUN-1001 : Open license file E:/TD/license/Anlogic.lic
RUN-1001 : Print Route Property
RUN-1001 : -----------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  
RUN-1001 : -----------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      
RUN-1001 :     fix_hold     |    off     |       off        
RUN-1001 :       lcnp       |     5      |        5         
RUN-1001 :       mcnp       |     10     |        10        
RUN-1001 :    opt_timing    |   medium   |      medium      
RUN-1001 :   phy_sim_model  |    off     |       off        
RUN-1001 :     priority     |   timing   |      timing      
RUN-1001 :     swap_pin     |     on     |        on        
RUN-1001 : -----------------------------------------------
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 3374 instances
RUN-1001 : 1664 mslices, 1669 lslices, 33 pads, 0 brams, 3 dsps
RUN-1001 : There are total 6993 nets
RUN-1001 : 2622 nets have 2 pins
RUN-1001 : 3104 nets have [3 - 5] pins
RUN-1001 : 736 nets have [6 - 10] pins
RUN-1001 : 281 nets have [11 - 20] pins
RUN-1001 : 248 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.35642e+06, over cnt = 273(0%), over = 321, worst = 2
PHY-1002 : len = 1.35737e+06, over cnt = 178(0%), over = 199, worst = 2
PHY-1002 : len = 1.35542e+06, over cnt = 77(0%), over = 84, worst = 2
PHY-1002 : len = 1.35407e+06, over cnt = 51(0%), over = 56, worst = 2
PHY-1002 : len = 1.34048e+06, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.952434s wall, 1.609375s user + 0.015625s system = 1.625000s CPU (170.6%)

PHY-1001 : Congestion index: top1 = 66.25, top5 = 53.75, top10 = 46.25, top15 = 41.88.
PHY-1001 : Timing updates.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6947 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : 29 out of 6993 nets being processed.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6947 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin local connectivity score is improved from 714 to 1
PHY-1001 : End pin swap;  0.387570s wall, 0.390625s user + 0.000000s system = 0.390625s CPU (100.8%)

PHY-1001 : End global routing;  4.039633s wall, 4.687500s user + 0.015625s system = 4.703125s CPU (116.4%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net LED_Interface/light_clk_gclk_net will be merged with clock LED_Interface/light_clk
PHY-1001 : net System_clk_pad will be routed on clock mesh
PHY-1001 : clock net u_logic/SWCLKTCK_pad_gclk_net will be merged with clock u_logic/SWCLKTCK_pad
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 81136, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.111537s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (126.1%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 1% nets.
PHY-1002 : len = 96784, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : End Routed; 0.466854s wall, 0.468750s user + 0.000000s system = 0.468750s CPU (100.4%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 96648, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End DR Iter 1; 0.012611s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (123.9%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 39% nets.
PHY-1001 : Routed 46% nets.
PHY-1001 : Routed 56% nets.
PHY-1001 : Routed 70% nets.
PHY-1001 : Routed 97% nets.
PHY-1002 : len = 1.06776e+06, over cnt = 522(0%), over = 525, worst = 2
PHY-1001 : End Routed; 32.021672s wall, 53.000000s user + 0.703125s system = 53.703125s CPU (167.7%)

PHY-1001 : Update timing.....
PHY-1001 : 2550/6836(37%) critical/total net(s), WNS -4.384ns, TNS -421.725ns, False end point 485.
PHY-1001 : End update timing;  1.719177s wall, 1.718750s user + 0.000000s system = 1.718750s CPU (100.0%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 1.07147e+06, over cnt = 157(0%), over = 158, worst = 2
PHY-1001 : End DR Iter 1; 1.615452s wall, 2.359375s user + 0.015625s system = 2.375000s CPU (147.0%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 1.07288e+06, over cnt = 32(0%), over = 32, worst = 1
PHY-1001 : End DR Iter 2; 0.704027s wall, 0.796875s user + 0.015625s system = 0.812500s CPU (115.4%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 1.07329e+06, over cnt = 11(0%), over = 11, worst = 1
PHY-1001 : End DR Iter 3; 0.286332s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (98.2%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1002 : len = 1.07357e+06, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : End DR Iter 4; 0.223859s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (97.7%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1002 : len = 1.07376e+06, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 5; 0.215893s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (101.3%)

PHY-1001 : ===== DR Iter 6 =====
PHY-1002 : len = 1.07376e+06, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 6; 0.229997s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (95.1%)

PHY-1001 : ===== DR Iter 7 =====
PHY-1002 : len = 1.07376e+06, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 7; 0.340999s wall, 0.343750s user + 0.000000s system = 0.343750s CPU (100.8%)

PHY-1001 : LB ...
PHY-1001 : ===== LB Iter 1 =====
PHY-1002 : len = 1.07374e+06, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End LB Iter 1; 0.206801s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (98.2%)

PHY-1001 : ===== LB Iter 2 =====
PHY-1002 : len = 1.07373e+06, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 1.07373e+06
PHY-1001 : End LB Iter 2; 0.181056s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (103.6%)

PHY-1001 : 1 feed throughs used by 1 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net LED_Interface/light_clk_gclk_net will be merged with clock LED_Interface/light_clk
PHY-1001 : net System_clk_pad will be routed on clock mesh
PHY-1001 : clock net u_logic/SWCLKTCK_pad_gclk_net will be merged with clock u_logic/SWCLKTCK_pad
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  43.035340s wall, 64.718750s user + 0.875000s system = 65.593750s CPU (152.4%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1003 : finish command "route" in  47.489658s wall, 69.921875s user + 0.890625s system = 70.812500s CPU (149.1%)

RUN-1004 : used memory is 1190 MB, reserved memory is 1192 MB, peak memory is 1731 MB
RUN-1002 : start command "report_area -io_info -file CortexM0_SOC_phy.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC***

IO Statistics
#IO                        33
  #input                    8
  #output                  15
  #inout                   10

Utilization Statistics
#lut                     6315   out of  19600   32.22%
#reg                     1546   out of  19600    7.89%
#le                      6328
  #lut only              4782   out of   6328   75.57%
  #reg only                13   out of   6328    0.21%
  #lut&reg               1533   out of   6328   24.23%
#dsp                        3   out of     29   10.34%
#bram                       0   out of     64    0.00%
  #bram9k                   0
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       33   out of    188   17.55%
  #ireg                     0
  #oreg                     6
  #treg                     0
#pll                        0   out of      4    0.00%
#gclk                       3   out of     16   18.75%


Detailed IO Report

     Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
    Col[3]         INPUT        F10        LVCMOS33          N/A          PULLUP      NONE    
    Col[2]         INPUT        C11        LVCMOS33          N/A          PULLUP      NONE    
    Col[1]         INPUT        D11        LVCMOS33          N/A          PULLUP      NONE    
    Col[0]         INPUT        E11        LVCMOS33          N/A          PULLUP      NONE    
     RSTn          INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
     RXD_1         INPUT        F12        LVCMOS33          N/A          PULLUP      NONE    
     SWCLK         INPUT         R2        LVCMOS33          N/A          PULLUP      NONE    
  System_clk       INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
    LED[7]        OUTPUT        H16        LVCMOS25           8            N/A        NONE    
    LED[6]        OUTPUT        R15        LVCMOS33           8            N/A        NONE    
    LED[5]        OUTPUT         D6        LVCMOS33           8            N/A        NONE    
    LED[4]        OUTPUT         T8        LVCMOS33           8            N/A        NONE    
    LED[3]        OUTPUT         J1        LVCMOS33           8            N/A        NONE    
    LED[2]        OUTPUT         D3        LVCMOS33           8            N/A        NONE    
    LED[1]        OUTPUT        G16        LVCMOS25           8            N/A        NONE    
    LED[0]        OUTPUT         K2        LVCMOS33           8            N/A        NONE    
  QN_IIC_SCL      OUTPUT         P7        LVCMOS33           8            NONE       OREG    
  QN_REF24MHz     OUTPUT         B1        LVCMOS33           8            N/A        NONE    
    Row[3]        OUTPUT         D9        LVCMOS33           8            NONE       OREG    
    Row[2]        OUTPUT         F9        LVCMOS33           8            NONE       OREG    
    Row[1]        OUTPUT        C10        LVCMOS33           8            NONE       OREG    
    Row[0]        OUTPUT        E10        LVCMOS33           8            NONE       OREG    
     TXD_1        OUTPUT        D12        LVCMOS33           8            NONE       NONE    
     IO[7]         INOUT        F16        LVCMOS33           8           PULLUP      NONE    
     IO[6]         INOUT        E16        LVCMOS33           8           PULLUP      NONE    
     IO[5]         INOUT        E13        LVCMOS33           8           PULLUP      NONE    
     IO[4]         INOUT        C16        LVCMOS33           8           PULLUP      NONE    
     IO[3]         INOUT        C15        LVCMOS33           8           PULLUP      NONE    
     IO[2]         INOUT        B16        LVCMOS33           8           PULLUP      NONE    
     IO[1]         INOUT        B15        LVCMOS33           8           PULLUP      NONE    
     IO[0]         INOUT        B14        LVCMOS33           8           PULLUP      NONE    
  QN_IIC_SDA       INOUT         L8        LVCMOS33           8           PULLUP      OREG    
     SWDIO         INOUT         P2        LVCMOS33           8           PULLUP      NONE    

Report Hierarchy Area:
+----------------------------------------------------------------------+
|Instance |Module       |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------------+
|top      |CortexM0_SoC |6328  |6226   |89     |1552   |0      |3      |
+----------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout    Nets  
    #1         1       2589  
    #2         2       1940  
    #3         3       730   
    #4         4       434   
    #5        5-10     794   
    #6       11-50     455   
    #7       51-100     13   
  Average     3.83           

RUN-1002 : start command "export_db CortexM0_SOC_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1322, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit ../../OK/week1_test/prj/CortexM0_SOC.bit" in  1.917628s wall, 3.796875s user + 0.062500s system = 3.859375s CPU (201.3%)

RUN-1004 : used memory is 1256 MB, reserved memory is 1262 MB, peak memory is 1731 MB
RUN-1002 : start command "program -cable 0 -spd 9 -p"
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db CortexM0_SOC_pr.db" in  3.079762s wall, 4.687500s user + 0.109375s system = 4.796875s CPU (155.8%)

RUN-1004 : used memory is 1263 MB, reserved memory is 1270 MB, peak memory is 1731 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 13, tpin num: 34933, tnet num: 6947, tinst num: 3373, tnode num: 39253, tedge num: 58888.
TMR-2508 : Levelizing timing graph completed, there are 43 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  1.005782s wall, 1.046875s user + 0.031250s system = 1.078125s CPU (107.2%)

RUN-1004 : used memory is 1317 MB, reserved memory is 1326 MB, peak memory is 1731 MB
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file CortexM0_SOC_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net LED_Interface/light_clk_gclk_net will be merged with clock LED_Interface/light_clk
PHY-1001 : net System_clk_pad will be routed on clock mesh
PHY-1001 : clock net u_logic/SWCLKTCK_pad_gclk_net will be merged with clock u_logic/SWCLKTCK_pad
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 6947 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : Number of clock constraints = 1. Number of clock nets = 3 (2 unconstrainted).
TMR-5009 WARNING: No clock constraint on 2 clock net(s): 
	LED_Interface/light_clk
	u_logic/SWCLKTCK_pad
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in CortexM0_SOC_phy.timing, timing summary in CortexM0_SOC_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file CortexM0_SOC_phy.timing" in  2.181998s wall, 2.296875s user + 0.109375s system = 2.406250s CPU (110.3%)

RUN-1004 : used memory is 1721 MB, reserved memory is 1734 MB, peak memory is 1731 MB
RUN-1002 : start command "bitgen -bit CortexM0_SOC.bit -version 0X00 -g ucode:000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
RUN-1003 : finish command "program -cable 0 -spd 9 -p" in  6.888783s wall, 8.734375s user + 0.281250s system = 9.015625s CPU (130.9%)

RUN-1004 : used memory is 1846 MB, reserved memory is 1860 MB, peak memory is 1846 MB
BIT-1002 : Init instances completely, inst num: 3375
BIT-1002 : Init pips with 8 threads.
RUN-1003 : finish command "download -bit ..\..\OK\week1_test\prj\CortexM0_SOC.bit -mode jtag -spd 9 -sec 64 -cable 0" in  10.840723s wall, 27.468750s user + 0.375000s system = 27.843750s CPU (256.8%)

RUN-1004 : used memory is 1843 MB, reserved memory is 1856 MB, peak memory is 1888 MB
GUI-1001 : Download success!
BIT-1002 : Init pips completely, net num: 6993, pip num: 85161
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 2887 valid insts, and 225362 bits set as '1'.
BIT-1004 : PLL setting string = 0000
BIT-1004 : Generate bits file CortexM0_SOC.bit.
RUN-1003 : finish command "bitgen -bit CortexM0_SOC.bit -version 0X00 -g ucode:000000000000000000000000" in  14.191186s wall, 92.375000s user + 0.234375s system = 92.609375s CPU (652.6%)

RUN-1004 : used memory is 1712 MB, reserved memory is 1723 MB, peak memory is 1888 MB
RUN-1002 : start command "download -bit CortexM0_SOC.bit -mode jtag -spd 9 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit CortexM0_SOC.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1290, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit CortexM0_SOC.bit" in  1.459831s wall, 1.453125s user + 0.078125s system = 1.531250s CPU (104.9%)

RUN-1004 : used memory is 1745 MB, reserved memory is 1756 MB, peak memory is 1888 MB
RUN-1002 : start command "program -cable 0 -spd 9 -p"
RUN-1003 : finish command "program -cable 0 -spd 9 -p" in  6.717545s wall, 0.187500s user + 0.140625s system = 0.328125s CPU (4.9%)

RUN-1004 : used memory is 1754 MB, reserved memory is 1765 MB, peak memory is 1888 MB
RUN-1003 : finish command "download -bit CortexM0_SOC.bit -mode jtag -spd 9 -sec 64 -cable 0" in  8.659732s wall, 1.750000s user + 0.218750s system = 1.968750s CPU (22.7%)

RUN-1004 : used memory is 1708 MB, reserved memory is 1718 MB, peak memory is 1888 MB
GUI-1001 : Download success!
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file ../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_LED.v
HDL-5007 WARNING: identifier 'mode1' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode2' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode3' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-1007 : analyze verilog file ../rtl/AHBlite_Matrix_Key.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../rtl/Block_RAM.v
HDL-5007 WARNING: converting concatenation to assignment pattern in ../rtl/Block_RAM.v(12)
HDL-1007 : analyze verilog file ../rtl/CortexM0_SoC.v
HDL-1007 : analyze included file F:/jichuangsai/week1_test/rtl/global_def.v in ../rtl/CortexM0_SoC.v(1)
HDL-1007 : back to file '../rtl/CortexM0_SoC.v' in ../rtl/CortexM0_SoC.v(1)
HDL-1007 : analyze verilog file ../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_QN8027_IIC.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_UART.v
HDL-1007 : analyze verilog file ../rtl/clkuart_pwm.v
HDL-1007 : analyze verilog file ../rtl/UART_RX.v
HDL-1007 : analyze verilog file ../rtl/UART_TX.v
HDL-1007 : analyze verilog file ../rtl/FIFO.v
HDL-1007 : analyze verilog file ../rtl/GPIO_IO.v
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file ../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_LED.v
HDL-5007 WARNING: identifier 'mode1' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode2' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode3' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-1007 : analyze verilog file ../rtl/AHBlite_Matrix_Key.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../rtl/Block_RAM.v
HDL-5007 WARNING: converting concatenation to assignment pattern in ../rtl/Block_RAM.v(12)
HDL-1007 : analyze verilog file ../rtl/CortexM0_SoC.v
HDL-1007 : analyze included file F:/jichuangsai/week1_test/rtl/global_def.v in ../rtl/CortexM0_SoC.v(1)
HDL-1007 : back to file '../rtl/CortexM0_SoC.v' in ../rtl/CortexM0_SoC.v(1)
HDL-1007 : analyze verilog file ../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_QN8027_IIC.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_UART.v
HDL-1007 : analyze verilog file ../rtl/clkuart_pwm.v
HDL-1007 : analyze verilog file ../rtl/UART_RX.v
HDL-1007 : analyze verilog file ../rtl/UART_TX.v
HDL-1007 : analyze verilog file ../rtl/FIFO.v
HDL-1007 : analyze verilog file ../rtl/GPIO_IO.v
RUN-1002 : start command "elaborate -top CortexM0_SoC"
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
HDL-5007 WARNING: port 'CODENSEQ' remains unconnected for this instance in ../rtl/CortexM0_SoC.v(99)
HDL-1007 : elaborate module CortexM0_SoC in ../rtl/CortexM0_SoC.v(2)
HDL-1007 : elaborate module cortexm0ds_logic in ../rtl/cortexm0ds_logic.v(27)
HDL-1007 : elaborate module AHBlite_Interconnect in ../rtl/AHBlite_Interconnect.v(1)
HDL-1007 : elaborate module AHBlite_Decoder in ../rtl/AHBlite_Decoder.v(1)
HDL-1007 : elaborate module AHBlite_SlaveMUX in ../rtl/AHBlite_SlaveMUX.v(1)
HDL-5007 WARNING: case condition never applies in ../rtl/AHBlite_SlaveMUX.v(79)
HDL-5007 WARNING: case condition never applies in ../rtl/AHBlite_SlaveMUX.v(80)
HDL-5007 WARNING: case condition never applies in ../rtl/AHBlite_SlaveMUX.v(98)
HDL-5007 WARNING: case condition never applies in ../rtl/AHBlite_SlaveMUX.v(99)
HDL-5007 WARNING: case condition never applies in ../rtl/AHBlite_SlaveMUX.v(117)
HDL-5007 WARNING: case condition never applies in ../rtl/AHBlite_SlaveMUX.v(118)
HDL-1007 : elaborate module AHBlite_Block_RAM in ../rtl/AHBlite_Block_RAM.v(1)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 2 for port 'HRESP' in ../rtl/CortexM0_SoC.v(440)
HDL-1007 : elaborate module AHBlite_LED in ../rtl/AHBlite_LED.v(1)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 2 for port 'HRESP' in ../rtl/CortexM0_SoC.v(497)
HDL-1007 : elaborate module AHBlite_UART in ../rtl/AHBlite_UART.v(1)
HDL-1007 : elaborate module AHBlite_Matrix_Key in ../rtl/AHBlite_Matrix_Key.v(1)
HDL-1007 : elaborate module clkuart_pwm in ../rtl/clkuart_pwm.v(2)
HDL-1007 : elaborate module UART_RX in ../rtl/UART_RX.v(1)
HDL-1007 : elaborate module UART_TX in ../rtl/UART_TX.v(1)
HDL-1007 : elaborate module FIFO in ../rtl/FIFO.v(3)
HDL-1007 : elaborate module Block_RAM in ../rtl/Block_RAM.v(1)
HDL-5007 WARNING: net 'HREADYOUT_P5' does not have a driver in ../rtl/CortexM0_SoC.v(246)
HDL-5007 WARNING: net 'HRDATA_P5[31]' does not have a driver in ../rtl/CortexM0_SoC.v(247)
HDL-5007 WARNING: net 'HRESP_P5' does not have a driver in ../rtl/CortexM0_SoC.v(248)
HDL-5007 WARNING: net 'HREADYOUT_P6' does not have a driver in ../rtl/CortexM0_SoC.v(260)
HDL-5007 WARNING: net 'HRDATA_P6[31]' does not have a driver in ../rtl/CortexM0_SoC.v(261)
HDL-5007 WARNING: net 'HRESP_P6' does not have a driver in ../rtl/CortexM0_SoC.v(262)
HDL-5007 WARNING: net 'HREADYOUT_P7' does not have a driver in ../rtl/CortexM0_SoC.v(274)
HDL-5007 WARNING: net 'HRDATA_P7[31]' does not have a driver in ../rtl/CortexM0_SoC.v(275)
HDL-5007 WARNING: net 'HRESP_P7' does not have a driver in ../rtl/CortexM0_SoC.v(276)
HDL-1200 : Current top model is CortexM0_SoC
HDL-1100 : Inferred 2 RAMs.
RUN-1003 : finish command "elaborate -top CortexM0_SoC" in  2.967276s wall, 3.000000s user + 0.125000s system = 3.125000s CPU (105.3%)

RUN-1004 : used memory is 883 MB, reserved memory is 937 MB, peak memory is 1888 MB
RUN-1002 : start command "read_adc ../../week1/M0.adc"
RUN-1002 : start command "set_pin_assignment  Col[0]   LOCATION = E11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Col[1]   LOCATION = D11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Col[2]   LOCATION = C11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Col[3]   LOCATION = F10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  IO[0]   LOCATION = B14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  IO[1]   LOCATION = B15; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  IO[2]   LOCATION = B16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  IO[3]   LOCATION = C15; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  IO[4]   LOCATION = C16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  IO[5]   LOCATION = E13; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  IO[6]   LOCATION = E16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  IO[7]   LOCATION = F16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  QN_IIC_SCL   LOCATION = P7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  QN_IIC_SDA   LOCATION = L8; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  RSTn   LOCATION = A9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  RXD_1   LOCATION = F12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Row[0]   LOCATION = E10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Row[1]   LOCATION = C10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Row[2]   LOCATION = F9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Row[3]   LOCATION = D9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  SWCLK   LOCATION = R2; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  SWDIO   LOCATION = P2; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  System_clk   LOCATION = R7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  TXD_1   LOCATION = D12; IOSTANDARD = LVCMOS33; "
USR-6010 WARNING: ADC constraints: pin LED[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin LED[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin LED[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin LED[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin LED[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin LED[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin LED[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin LED[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin QN_REF24MHz has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file E:/TD/license/Anlogic.lic
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
SYN-1012 : SanityCheck: Model "CortexM0_SoC"
SYN-1012 : SanityCheck: Model "AHBlite_Interconnect"
SYN-1012 : SanityCheck: Model "AHBlite_Decoder"
SYN-1012 : SanityCheck: Model "AHBlite_SlaveMUX"
SYN-1012 : SanityCheck: Model "AHBlite_LED"
SYN-1012 : SanityCheck: Model "AHBlite_Matrix_Key"
SYN-1012 : SanityCheck: Model "AHBlite_Block_RAM"
SYN-1012 : SanityCheck: Model "Block_RAM"
SYN-1012 : SanityCheck: Model "UART_RX"
SYN-1012 : SanityCheck: Model "UART_TX"
SYN-1012 : SanityCheck: Model "FIFO"
SYN-1012 : SanityCheck: Model "AHBlite_UART"
SYN-1012 : SanityCheck: Model "clkuart_pwm"
SYN-1012 : SanityCheck: Model "cortexm0ds_logic"
SYN-1016 : Merged 12 instances.
SYN-1026 : Infer Logic BRAM(ram_mem_al_u00)
	 port mode: single dual port
	 port a size: 4096 x 32	 write mode: NORMAL
	 port b size: 4096 x 32	 write mode: READBEFOREWRITE
SYN-1026 : Infer Logic BRAM(ram_mem_al_u10)
	 port mode: single dual port
	 port a size: 4096 x 32	 write mode: NORMAL
	 port b size: 4096 x 32	 write mode: READBEFOREWRITE
SYN-1026 : Infer Logic BRAM(ram_mem_al_u20)
	 port mode: single dual port
	 port a size: 4096 x 32	 write mode: NORMAL
	 port b size: 4096 x 32	 write mode: READBEFOREWRITE
SYN-1026 : Infer Logic BRAM(ram_mem_al_u30)
	 port mode: single dual port
	 port a size: 4096 x 32	 write mode: NORMAL
	 port b size: 4096 x 32	 write mode: READBEFOREWRITE
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1016 : Merged 31 instances.
SYN-1027 : Infer Logic DRAM(al_ram_mem) read 32x8, write 32x8
SYN-1023 : Infer 1 Logic DRAMs, 0 Logic BRAMs.
SYN-1011 : Flatten model CortexM0_SoC
SYN-1011 : Flatten model AHBlite_Interconnect
SYN-1011 : Flatten model AHBlite_Decoder
SYN-1011 : Flatten model AHBlite_SlaveMUX
SYN-1016 : Merged 2 instances.
SYN-1011 : Flatten model AHBlite_LED
SYN-1011 : Flatten model AHBlite_Matrix_Key
SYN-1011 : Flatten model AHBlite_Block_RAM
SYN-1011 : Flatten model Block_RAM
SYN-1011 : Flatten model UART_RX
SYN-1011 : Flatten model UART_TX
SYN-1011 : Flatten model FIFO
SYN-1016 : Merged 5 instances.
SYN-1011 : Flatten model AHBlite_UART
SYN-1011 : Flatten model clkuart_pwm
SYN-1011 : Flatten model cortexm0ds_logic
SYN-1016 : Merged 75 instances.
SYN-5034 WARNING: Undriven pin: model "CortexM0_SoC" / pin "QN_IIC_SCL" net"QN_IIC_SCL"
SYN-5034 WARNING: Undriven pin: model "CortexM0_SoC" / pin "QN_REF24MHz" net"QN_REF24MHz"
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P5[0]" in ../rtl/CortexM0_SoC.v(247)
SYN-5014 WARNING: the net's pin: pin "i4" in ../rtl/AHBlite_SlaveMUX.v(110)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P5[1]" in ../rtl/CortexM0_SoC.v(247)
SYN-5014 WARNING: the net's pin: pin "i4" in ../rtl/AHBlite_SlaveMUX.v(110)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P5[2]" in ../rtl/CortexM0_SoC.v(247)
SYN-5014 WARNING: the net's pin: pin "i4" in ../rtl/AHBlite_SlaveMUX.v(110)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P5[3]" in ../rtl/CortexM0_SoC.v(247)
SYN-5014 WARNING: the net's pin: pin "i4" in ../rtl/AHBlite_SlaveMUX.v(110)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P5[4]" in ../rtl/CortexM0_SoC.v(247)
SYN-5014 WARNING: the net's pin: pin "i4" in ../rtl/AHBlite_SlaveMUX.v(110)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P5[5]" in ../rtl/CortexM0_SoC.v(247)
SYN-5014 WARNING: the net's pin: pin "i4" in ../rtl/AHBlite_SlaveMUX.v(110)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P5[6]" in ../rtl/CortexM0_SoC.v(247)
SYN-5014 WARNING: the net's pin: pin "i4" in ../rtl/AHBlite_SlaveMUX.v(110)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P5[7]" in ../rtl/CortexM0_SoC.v(247)
SYN-5014 WARNING: the net's pin: pin "i4" in ../rtl/AHBlite_SlaveMUX.v(110)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[0]" in ../rtl/CortexM0_SoC.v(261)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(110)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[1]" in ../rtl/CortexM0_SoC.v(261)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(110)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[2]" in ../rtl/CortexM0_SoC.v(261)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(110)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[3]" in ../rtl/CortexM0_SoC.v(261)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(110)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[4]" in ../rtl/CortexM0_SoC.v(261)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(110)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[5]" in ../rtl/CortexM0_SoC.v(261)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(110)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[6]" in ../rtl/CortexM0_SoC.v(261)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(110)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[7]" in ../rtl/CortexM0_SoC.v(261)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(110)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P7[0]" in ../rtl/CortexM0_SoC.v(275)
SYN-5014 WARNING: the net's pin: pin "i6" in ../rtl/AHBlite_SlaveMUX.v(110)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P7[1]" in ../rtl/CortexM0_SoC.v(275)
SYN-5014 WARNING: the net's pin: pin "i6" in ../rtl/AHBlite_SlaveMUX.v(110)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P7[2]" in ../rtl/CortexM0_SoC.v(275)
SYN-5014 WARNING: the net's pin: pin "i6" in ../rtl/AHBlite_SlaveMUX.v(110)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P7[3]" in ../rtl/CortexM0_SoC.v(275)
SYN-5014 WARNING: the net's pin: pin "i6" in ../rtl/AHBlite_SlaveMUX.v(110)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P7[4]" in ../rtl/CortexM0_SoC.v(275)
SYN-5014 WARNING: the net's pin: pin "i6" in ../rtl/AHBlite_SlaveMUX.v(110)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P7[5]" in ../rtl/CortexM0_SoC.v(275)
SYN-5014 WARNING: the net's pin: pin "i6" in ../rtl/AHBlite_SlaveMUX.v(110)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P7[6]" in ../rtl/CortexM0_SoC.v(275)
SYN-5014 WARNING: the net's pin: pin "i6" in ../rtl/AHBlite_SlaveMUX.v(110)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P7[7]" in ../rtl/CortexM0_SoC.v(275)
SYN-5014 WARNING: the net's pin: pin "i6" in ../rtl/AHBlite_SlaveMUX.v(110)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HREADYOUT_P5" in ../rtl/CortexM0_SoC.v(246)
SYN-5014 WARNING: the net's pin: pin "i4" in ../rtl/AHBlite_SlaveMUX.v(72)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HREADYOUT_P6" in ../rtl/CortexM0_SoC.v(260)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(72)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HREADYOUT_P7" in ../rtl/CortexM0_SoC.v(274)
SYN-5014 WARNING: the net's pin: pin "i6" in ../rtl/AHBlite_SlaveMUX.v(72)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRESP_P5" in ../rtl/CortexM0_SoC.v(248)
SYN-5014 WARNING: the net's pin: pin "i4" in ../rtl/AHBlite_SlaveMUX.v(91)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRESP_P6" in ../rtl/CortexM0_SoC.v(262)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(91)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRESP_P7" in ../rtl/CortexM0_SoC.v(276)
SYN-5014 WARNING: the net's pin: pin "i6" in ../rtl/AHBlite_SlaveMUX.v(91)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1014 : Optimize round 1
SYN-1032 : 22611/546 useful/useless nets, 22149/245 useful/useless insts
SYN-1021 : Optimized 38 onehot mux instances.
SYN-1020 : Optimized 50 distributor mux.
SYN-1016 : Merged 83 instances.
SYN-1015 : Optimize round 1, 1014 better
SYN-1014 : Optimize round 2
SYN-1032 : 22518/32 useful/useless nets, 22057/132 useful/useless insts
SYN-1015 : Optimize round 2, 160 better
SYN-1014 : Optimize round 3
SYN-1015 : Optimize round 3, 0 better
SYN-1014 : Optimize round 1
SYN-1044 : Optimized 147 inv instances.
SYN-1032 : 20667/391 useful/useless nets, 20456/339 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1016 : Merged 58 instances.
SYN-1015 : Optimize round 1, 4277 better
SYN-1014 : Optimize round 2
SYN-1032 : 19629/1 useful/useless nets, 19418/6 useful/useless insts
SYN-1015 : Optimize round 2, 7 better
SYN-1014 : Optimize round 3
SYN-1032 : 19624/0 useful/useless nets, 19413/1 useful/useless insts
SYN-1015 : Optimize round 3, 4 better
SYN-1014 : Optimize round 4
SYN-1015 : Optimize round 4, 0 better
RUN-1003 : finish command "optimize_rtl" in  4.088930s wall, 3.953125s user + 0.250000s system = 4.203125s CPU (102.8%)

RUN-1004 : used memory is 890 MB, reserved memory is 941 MB, peak memory is 1888 MB
RUN-1002 : start command "report_area -file CortexM0_SOC_rtl.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC***

IO Statistics
#IO                        33
  #input                    8
  #output                  15
  #inout                   10

Gate Statistics
#Basic gates            19653
  #and                   9327
  #nand                     0
  #or                    1968
  #nor                      0
  #xor                     73
  #xnor                     0
  #buf                      0
  #not                   6332
  #bufif1                   3
  #MX21                   531
  #FADD                     0
  #DFF                   1419
  #LATCH                    0
#MACRO_ADD                 17
#MACRO_EQ                  48
#MACRO_MULT                 1
#MACRO_MUX                144

Report Hierarchy Area:
+----------------------------------------------------+
|Instance  |Module           |gates  |seq    |macros |
+----------------------------------------------------+
|top       |CortexM0_SoC     |18234  |1419   |67     |
|  u_logic |cortexm0ds_logic |18085  |1285   |14     |
+----------------------------------------------------+

RUN-1002 : start command "read_sdc ../../week1/Task2.sdc"
RUN-1002 : start command "get_ports  System_clk "
RUN-1002 : start command "create_clock -name System_clk -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: System_clk, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1104 : Import SDC file ../../week1/Task2.sdc finished, there are 0 nets kept by constraints.
RUN-1002 : start command "export_db CortexM0_SOC_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db CortexM0_SOC_rtl.db" in  1.770804s wall, 1.750000s user + 0.046875s system = 1.796875s CPU (101.5%)

RUN-1004 : used memory is 904 MB, reserved memory is 955 MB, peak memory is 1888 MB
RUN-1002 : start command "optimize_gate -maparea CortexM0_SOC_gate.area"
RUN-1001 : Open license file E:/TD/license/Anlogic.lic
RUN-1001 : Print Gate Property
RUN-1001 : ----------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  
RUN-1001 : ----------------------------------------------------------
RUN-1001 :        auto_partition       |    fine    |       fine       
RUN-1001 :         cascade_dsp         |    off     |       off        
RUN-1001 :         cascade_eram        |     on     |        on        
RUN-1001 :        gate_sim_model       |    off     |       off        
RUN-1001 :        map_sim_model        |    off     |       off        
RUN-1001 :           opt_area          |   medium   |      medium      
RUN-1001 :          opt_timing         |    auto    |       auto       
RUN-1001 :         pack_effort         |   medium   |      medium      
RUN-1001 :      pack_lslice_ripple     |     on     |        on        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        
RUN-1001 :        pack_seq_in_io       |     on     |        on        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        
RUN-1001 :            report           |  standard  |     standard     
RUN-1001 : ----------------------------------------------------------
SYN-2001 : Map 33 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2531 : Dram(UART1_TX/FIFO/al_ram_mem) write 32x8, read 32x8
SYN-2531 : DRAM UART1_TX/FIFO/al_ram_mem has no init file
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 20243/9 useful/useless nets, 19912/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 9 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1016 : Merged 140 instances.
SYN-2501 : Optimize round 1, 501 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 10 macro adder
SYN-1019 : Optimized 405 mux instances.
SYN-1016 : Merged 18 instances.
SYN-1032 : 20719/417 useful/useless nets, 20395/1 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Map 1 macro multiplier
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 19717/68 useful/useless nets, 19418/1 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 69 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 0 better
SYN-2501 : Map 8 macro adder
SYN-1016 : Merged 8 instances.
SYN-1032 : 20151/2 useful/useless nets, 19920/0 useful/useless insts
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3004 : Optimized 1 const0 DFF(s)
SYN-1032 : 20789/4 useful/useless nets, 20558/4 useful/useless insts
SYN-3004 : Optimized 1 const0 DFF(s)
SYN-1032 : 20787/2 useful/useless nets, 20556/2 useful/useless insts
SYN-1032 : 21171/68 useful/useless nets, 20833/62 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 13, tpin num: 64679, tnet num: 21189, tinst num: 20836, tnode num: 88706, tedge num: 98714.
TMR-2508 : Levelizing timing graph completed, there are 281 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 21189 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 240 (3.48), #lev = 6 (3.03)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 239 (3.39), #lev = 5 (3.05)
SYN-3001 : Logic optimization runtime opt =   0.04 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 712 instances into 245 LUTs, name keeping = 66%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 5143 (3.98), #lev = 20 (8.30)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 5108 (3.88), #lev = 18 (7.70)
SYN-3001 : Logic optimization runtime opt =   1.22 sec, map = 4559.83 sec
SYN-3001 : Mapper mapped 18427 instances into 5108 LUTs, name keeping = 32%.
RUN-1002 : start command "report_area -file CortexM0_SOC_gate.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC***

IO Statistics
#IO                        33
  #input                    8
  #output                  15
  #inout                   10

LUT Statistics
#Total_luts              5588
  #lut4                  3676
  #lut5                  1677
  #lut6                     0
  #lut5_mx41                0
  #lut4_alu1b             235

Utilization Statistics
#lut                     5588   out of  19600   28.51%
#reg                     1413   out of  19600    7.21%
#le                         0
#dsp                        3   out of     29   10.34%
#bram                       0   out of     64    0.00%
  #bram9k                   0
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#dram                       4
#pad                       33   out of    188   17.55%
  #ireg                     0
  #oreg                     4
  #treg                     0
#pll                        0   out of      4    0.00%

Report Hierarchy Area:
+--------------------------------------------------------------------+
|Instance  |Module           |lut    |ripple |seq    |bram   |dsp    |
+--------------------------------------------------------------------+
|top       |CortexM0_SoC     |5353   |235    |1417   |0      |3      |
|  u_logic |cortexm0ds_logic |5108   |173    |1283   |0      |3      |
+--------------------------------------------------------------------+

SYN-1001 : Packing model "CortexM0_SoC" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 130 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 29 adder to BLE ...
SYN-4008 : Packed 29 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4013 : Packed 4 DRAM and 0 SEQ.
SYN-1001 : Packing model "cortexm0ds_logic" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 1283 DFF/LATCH to SEQ ...
SYN-4009 : Pack 3 carry chain into lslice
SYN-4007 : Packing 76 adder to BLE ...
SYN-4008 : Packed 76 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1003 : finish command "optimize_gate -maparea CortexM0_SOC_gate.area" in  17.179004s wall, 17.156250s user + 0.234375s system = 17.390625s CPU (101.2%)

RUN-1004 : used memory is 1054 MB, reserved memory is 1067 MB, peak memory is 1888 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
SYN-1011 : Flatten model cortexm0ds_logic
SYN-1016 : Merged 1 instances.
SYN-1016 : Merged 2 instances.
RUN-1002 : start command "read_sdc ../../week1/Task2.sdc"
RUN-1002 : start command "get_ports  System_clk "
RUN-1002 : start command "create_clock -name System_clk -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: System_clk, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1104 : Import SDC file ../../week1/Task2.sdc finished, there are 0 nets kept by constraints.
RUN-1002 : start command "export_db CortexM0_SOC_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db CortexM0_SOC_gate.db" in  2.347933s wall, 2.218750s user + 0.109375s system = 2.328125s CPU (99.2%)

RUN-1004 : used memory is 1060 MB, reserved memory is 1073 MB, peak memory is 1888 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file E:/TD/license/Anlogic.lic
RUN-1001 : Print Place Property
RUN-1001 : ------------------------------------------------
RUN-1001 :     Parameters    |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------
RUN-1001 :   detailed_place  |     on     |        on        
RUN-1001 :       effort      |   medium   |      medium      
RUN-1001 :     opt_timing    |   medium   |      medium      
RUN-1001 :    pr_strategy    |     1      |        1         
RUN-1001 :     relaxation    |    1.00    |       1.00       
RUN-1001 :      retiming     |    off     |       off        
RUN-1001 : ------------------------------------------------
RUN-1002 : start command "set_param place timing_factor 2.5"
RUN-1002 : start command "set_param route tactics length"
RUN-1002 : start command "set_param route least_critical_net_perc 20"
RUN-1002 : start command "set_param route most_critical_net_perc 60"
PHY-3001 : Placer runs in 8 thread(s).
SYN-4024 : Net "System_clk_pad" drive clk pins.
SYN-4024 : Net "u_logic/SWCLKTCK_pad" drive clk pins.
SYN-4024 : Net "LED_Interface/light_clk" drive clk pins.
SYN-4025 : Tag rtl::Net LED_Interface/light_clk as clock net
SYN-4025 : Tag rtl::Net System_clk_pad as clock net
SYN-4025 : Tag rtl::Net u_logic/SWCLKTCK_pad as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u_logic/SWCLKTCK_pad to drive 107 clock pins.
SYN-4015 : Create BUFG instance for clk Net LED_Interface/light_clk to drive 20 clock pins.
PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 6907 instances
RUN-1001 : 5352 luts, 1413 seqs, 63 mslices, 38 lslices, 33 pads, 0 brams, 3 dsps
RUN-1001 : There are total 7218 nets
RUN-1001 : 3623 nets have 2 pins
RUN-1001 : 2644 nets have [3 - 5] pins
RUN-1001 : 604 nets have [6 - 10] pins
RUN-1001 : 186 nets have [11 - 20] pins
RUN-1001 : 149 nets have [21 - 99] pins
RUN-1001 : 12 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 6905 instances, 5352 luts, 1413 seqs, 101 slices, 15 macros(101 instances: 63 mslices 38 lslices)
PHY-3001 : Cell area utilization is 28%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 13, tpin num: 32684, tnet num: 7172, tinst num: 6905, tnode num: 36982, tedge num: 52928.
TMR-2508 : Levelizing timing graph completed, there are 45 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 7172 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.740008s wall, 0.750000s user + 0.015625s system = 0.765625s CPU (103.5%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 1.67419e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 6905.
PHY-3001 : End clustering;  0.000013s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 28%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1030): len = 1.46491e+06, overlap = 6.75
PHY-3002 : Step(1031): len = 1.29671e+06, overlap = 6.75
PHY-3002 : Step(1032): len = 1.20434e+06, overlap = 7.9375
PHY-3002 : Step(1033): len = 1.11482e+06, overlap = 4.0625
PHY-3002 : Step(1034): len = 1.10058e+06, overlap = 6.4375
PHY-3002 : Step(1035): len = 1.08192e+06, overlap = 7.8125
PHY-3002 : Step(1036): len = 1.06026e+06, overlap = 5.3125
PHY-3002 : Step(1037): len = 942429, overlap = 36.0938
PHY-3002 : Step(1038): len = 825572, overlap = 54.4375
PHY-3002 : Step(1039): len = 769980, overlap = 76.1563
PHY-3002 : Step(1040): len = 741478, overlap = 82.8125
PHY-3002 : Step(1041): len = 718767, overlap = 85.3438
PHY-3002 : Step(1042): len = 710930, overlap = 86.5
PHY-3002 : Step(1043): len = 699372, overlap = 89.5938
PHY-3002 : Step(1044): len = 680400, overlap = 96.3125
PHY-3002 : Step(1045): len = 672947, overlap = 97.9375
PHY-3002 : Step(1046): len = 667059, overlap = 100.438
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 7.14532e-05
PHY-3002 : Step(1047): len = 665501, overlap = 98.7188
PHY-3002 : Step(1048): len = 661353, overlap = 96.625
PHY-3002 : Step(1049): len = 655670, overlap = 93.8438
PHY-3002 : Step(1050): len = 653747, overlap = 93.4375
PHY-3002 : Step(1051): len = 651034, overlap = 90.0938
PHY-3002 : Step(1052): len = 645065, overlap = 84.5938
PHY-3002 : Step(1053): len = 641488, overlap = 85.0625
PHY-3002 : Step(1054): len = 639823, overlap = 81.375
PHY-3002 : Step(1055): len = 634348, overlap = 73.3125
PHY-3002 : Step(1056): len = 630851, overlap = 72.4688
PHY-3002 : Step(1057): len = 629051, overlap = 70.0625
PHY-3002 : Step(1058): len = 625020, overlap = 70.5938
PHY-3002 : Step(1059): len = 622281, overlap = 65.4375
PHY-3002 : Step(1060): len = 620344, overlap = 66.2813
PHY-3002 : Step(1061): len = 616396, overlap = 62.4688
PHY-3002 : Step(1062): len = 613183, overlap = 63.2813
PHY-3002 : Step(1063): len = 611703, overlap = 60.7813
PHY-3002 : Step(1064): len = 606706, overlap = 59.2188
PHY-3002 : Step(1065): len = 602453, overlap = 57.8438
PHY-3002 : Step(1066): len = 600329, overlap = 59.9688
PHY-3002 : Step(1067): len = 598038, overlap = 58.1875
PHY-3002 : Step(1068): len = 589336, overlap = 57.3438
PHY-3002 : Step(1069): len = 587442, overlap = 55.25
PHY-3002 : Step(1070): len = 582468, overlap = 55.75
PHY-3002 : Step(1071): len = 580052, overlap = 55.4063
PHY-3002 : Step(1072): len = 578576, overlap = 55.8125
PHY-3002 : Step(1073): len = 574004, overlap = 55.8125
PHY-3002 : Step(1074): len = 570407, overlap = 54.6875
PHY-3002 : Step(1075): len = 568533, overlap = 55.4375
PHY-3002 : Step(1076): len = 565138, overlap = 55.25
PHY-3002 : Step(1077): len = 562850, overlap = 55.5313
PHY-3002 : Step(1078): len = 561457, overlap = 55.5313
PHY-3002 : Step(1079): len = 556822, overlap = 54.3438
PHY-3002 : Step(1080): len = 548919, overlap = 56.9063
PHY-3002 : Step(1081): len = 547317, overlap = 58.8125
PHY-3002 : Step(1082): len = 544481, overlap = 59.3438
PHY-3002 : Step(1083): len = 542649, overlap = 60.0313
PHY-3002 : Step(1084): len = 541413, overlap = 58.5938
PHY-3002 : Step(1085): len = 524477, overlap = 55.6563
PHY-3002 : Step(1086): len = 518796, overlap = 54.5
PHY-3002 : Step(1087): len = 517913, overlap = 55.125
PHY-3002 : Step(1088): len = 515235, overlap = 57.75
PHY-3002 : Step(1089): len = 514082, overlap = 57.6875
PHY-3002 : Step(1090): len = 512227, overlap = 57.2188
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000142906
PHY-3002 : Step(1091): len = 515496, overlap = 54.8438
PHY-3002 : Step(1092): len = 536343, overlap = 36.0625
PHY-3002 : Step(1093): len = 538600, overlap = 32.5313
PHY-3002 : Step(1094): len = 538400, overlap = 32.2813
PHY-3002 : Step(1095): len = 540096, overlap = 31.625
PHY-3002 : Step(1096): len = 548065, overlap = 26.8438
PHY-3002 : Step(1097): len = 547601, overlap = 26.0938
PHY-3002 : Step(1098): len = 547804, overlap = 25.9375
PHY-3002 : Step(1099): len = 548606, overlap = 25.4688
PHY-3002 : Step(1100): len = 548321, overlap = 24.8438
PHY-3002 : Step(1101): len = 548662, overlap = 25.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000258986
PHY-3002 : Step(1102): len = 552148, overlap = 22.3125
PHY-3002 : Step(1103): len = 561988, overlap = 21.9063
PHY-3002 : Step(1104): len = 565418, overlap = 21.25
PHY-3002 : Step(1105): len = 566377, overlap = 20.7813
PHY-3002 : Step(1106): len = 573799, overlap = 19.9063
PHY-3002 : Step(1107): len = 581283, overlap = 17.7188
PHY-3002 : Step(1108): len = 581945, overlap = 17.4688
PHY-3002 : Step(1109): len = 583790, overlap = 17.25
PHY-3002 : Step(1110): len = 593208, overlap = 13.25
PHY-3002 : Step(1111): len = 593658, overlap = 12.625
PHY-3002 : Step(1112): len = 594209, overlap = 12.125
PHY-3002 : Step(1113): len = 596452, overlap = 10.7813
PHY-3002 : Step(1114): len = 597348, overlap = 10.2188
PHY-3002 : Step(1115): len = 597862, overlap = 9.53125
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000460301
PHY-3002 : Step(1116): len = 598622, overlap = 9.1875
PHY-3002 : Step(1117): len = 608302, overlap = 7.25
PHY-3002 : Step(1118): len = 614756, overlap = 6.5
PHY-3002 : Step(1119): len = 614766, overlap = 6.1875
PHY-3002 : Step(1120): len = 615607, overlap = 3.9375
PHY-3002 : Step(1121): len = 618789, overlap = 1.6875
PHY-3002 : Step(1122): len = 622177, overlap = 3.78125
PHY-3002 : Step(1123): len = 622845, overlap = 6.03125
PHY-3002 : Step(1124): len = 624565, overlap = 3.71875
PHY-3002 : Step(1125): len = 629525, overlap = 5.71875
PHY-3002 : Step(1126): len = 631117, overlap = 5.65625
PHY-3002 : Step(1127): len = 631426, overlap = 5.53125
PHY-3002 : Step(1128): len = 632459, overlap = 3.28125
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00074861
PHY-3002 : Step(1129): len = 633411, overlap = 5.5625
PHY-3002 : Step(1130): len = 640649, overlap = 7.6875
PHY-3002 : Step(1131): len = 643195, overlap = 1
PHY-3002 : Step(1132): len = 644255, overlap = 5.5
PHY-3002 : Step(1133): len = 646249, overlap = 5.84375
PHY-3002 : Step(1134): len = 648179, overlap = 1.15625
PHY-3002 : Step(1135): len = 649880, overlap = 3.40625
PHY-3002 : Step(1136): len = 651321, overlap = 3.3125
PHY-3002 : Step(1137): len = 652642, overlap = 5.46875
PHY-3002 : Step(1138): len = 655546, overlap = 5.46875
PHY-3002 : Step(1139): len = 657250, overlap = 3.21875
PHY-3002 : Step(1140): len = 657947, overlap = 3.125
PHY-3002 : Step(1141): len = 659448, overlap = 5.125
PHY-3002 : Step(1142): len = 663955, overlap = 6.75
PHY-3002 : Step(1143): len = 665144, overlap = 2.25
PHY-3002 : Step(1144): len = 665408, overlap = 2.25
PHY-3002 : Step(1145): len = 668044, overlap = 4.5
PHY-3002 : Step(1146): len = 676282, overlap = 6.75
PHY-3002 : Step(1147): len = 676028, overlap = 4.5
PHY-3002 : Step(1148): len = 675950, overlap = 2.25
PHY-3002 : Step(1149): len = 675990, overlap = 2.25
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00140465
PHY-3002 : Step(1150): len = 679407, overlap = 4.5
PHY-3002 : Step(1151): len = 682713, overlap = 4.5
PHY-3002 : Step(1152): len = 683175, overlap = 4.5
PHY-3002 : Step(1153): len = 683918, overlap = 2.25
PHY-3002 : Step(1154): len = 686106, overlap = 4.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.010441s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (149.7%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 34%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.50378e+06, over cnt = 467(1%), over = 586, worst = 4
PHY-1002 : len = 1.50609e+06, over cnt = 310(0%), over = 366, worst = 3
PHY-1002 : len = 1.50705e+06, over cnt = 240(0%), over = 273, worst = 2
PHY-1002 : len = 1.50843e+06, over cnt = 136(0%), over = 156, worst = 2
PHY-1002 : len = 1.50798e+06, over cnt = 100(0%), over = 111, worst = 2
PHY-1001 : End global iterations;  1.357990s wall, 1.906250s user + 0.000000s system = 1.906250s CPU (140.4%)

PHY-1001 : Congestion index: top1 = 75.63, top5 = 66.25, top10 = 58.75, top15 = 52.50.
PHY-3001 : End congestion estimation;  1.852660s wall, 2.406250s user + 0.000000s system = 2.406250s CPU (129.9%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7172 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.401799s wall, 0.406250s user + 0.000000s system = 0.406250s CPU (101.1%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 8.6475e-05
PHY-3002 : Step(1155): len = 643789, overlap = 8.6875
PHY-3002 : Step(1156): len = 604812, overlap = 18.75
PHY-3002 : Step(1157): len = 578307, overlap = 28.375
PHY-3002 : Step(1158): len = 551654, overlap = 33.6563
PHY-3002 : Step(1159): len = 527277, overlap = 41.2813
PHY-3002 : Step(1160): len = 506624, overlap = 46.1563
PHY-3002 : Step(1161): len = 487124, overlap = 51.125
PHY-3002 : Step(1162): len = 472502, overlap = 55.5938
PHY-3002 : Step(1163): len = 459174, overlap = 57.375
PHY-3002 : Step(1164): len = 449435, overlap = 63.2188
PHY-3002 : Step(1165): len = 441202, overlap = 65.9063
PHY-3002 : Step(1166): len = 434226, overlap = 62.1875
PHY-3002 : Step(1167): len = 429868, overlap = 59.2813
PHY-3002 : Step(1168): len = 426323, overlap = 55.6563
PHY-3002 : Step(1169): len = 423936, overlap = 53.5
PHY-3002 : Step(1170): len = 420886, overlap = 53.1563
PHY-3002 : Step(1171): len = 418816, overlap = 54.0313
PHY-3002 : Step(1172): len = 416275, overlap = 54.7813
PHY-3002 : Step(1173): len = 413531, overlap = 53.9375
PHY-3002 : Step(1174): len = 411247, overlap = 55.6563
PHY-3002 : Step(1175): len = 409284, overlap = 57.375
PHY-3002 : Step(1176): len = 406346, overlap = 56.0938
PHY-3002 : Step(1177): len = 403933, overlap = 56.3125
PHY-3002 : Step(1178): len = 401761, overlap = 56.0938
PHY-3002 : Step(1179): len = 399128, overlap = 56.75
PHY-3002 : Step(1180): len = 396621, overlap = 57.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00017295
PHY-3002 : Step(1181): len = 407637, overlap = 42.9375
PHY-3002 : Step(1182): len = 420805, overlap = 29.625
PHY-3002 : Step(1183): len = 429200, overlap = 25.0625
PHY-3002 : Step(1184): len = 436308, overlap = 21.25
PHY-3002 : Step(1185): len = 442758, overlap = 18.5
PHY-3002 : Step(1186): len = 443857, overlap = 17.3125
PHY-3002 : Step(1187): len = 445449, overlap = 18.1875
PHY-3002 : Step(1188): len = 446963, overlap = 19.5
PHY-3002 : Step(1189): len = 444672, overlap = 19.5938
PHY-3002 : Step(1190): len = 443615, overlap = 18.5
PHY-3002 : Step(1191): len = 442063, overlap = 17.6563
PHY-3002 : Step(1192): len = 440823, overlap = 16.7188
PHY-3002 : Step(1193): len = 438735, overlap = 16.2188
PHY-3002 : Step(1194): len = 436328, overlap = 16.0938
PHY-3002 : Step(1195): len = 434322, overlap = 17
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.0003459
PHY-3002 : Step(1196): len = 452180, overlap = 12.6875
PHY-3002 : Step(1197): len = 463456, overlap = 9.65625
PHY-3002 : Step(1198): len = 470121, overlap = 8.75
PHY-3002 : Step(1199): len = 474259, overlap = 8.375
PHY-3002 : Step(1200): len = 477738, overlap = 7.59375
PHY-3002 : Step(1201): len = 480828, overlap = 7.1875
PHY-3002 : Step(1202): len = 483711, overlap = 6.96875
PHY-3002 : Step(1203): len = 484238, overlap = 6.09375
PHY-3002 : Step(1204): len = 483859, overlap = 6
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.0006918
PHY-3002 : Step(1205): len = 494606, overlap = 4.5625
PHY-3002 : Step(1206): len = 502570, overlap = 4.5625
PHY-3002 : Step(1207): len = 509269, overlap = 3.53125
PHY-3002 : Step(1208): len = 512512, overlap = 3.40625
PHY-3002 : Step(1209): len = 516512, overlap = 2.625
PHY-3002 : Step(1210): len = 516515, overlap = 3.125
PHY-3002 : Step(1211): len = 516541, overlap = 2.9375
PHY-3002 : Step(1212): len = 515009, overlap = 2.65625
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.0013836
PHY-3002 : Step(1213): len = 526143, overlap = 1.4375
PHY-3002 : Step(1214): len = 535436, overlap = 0.71875
PHY-3002 : Step(1215): len = 540617, overlap = 0.25
PHY-3002 : Step(1216): len = 545540, overlap = 0.46875
PHY-3002 : Step(1217): len = 545754, overlap = 0.625
PHY-3002 : Step(1218): len = 544477, overlap = 0.71875
PHY-3002 : Step(1219): len = 542733, overlap = 0.625
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 34%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.30046e+06, over cnt = 366(1%), over = 477, worst = 3
PHY-1002 : len = 1.30313e+06, over cnt = 205(0%), over = 240, worst = 3
PHY-1002 : len = 1.30298e+06, over cnt = 132(0%), over = 146, worst = 2
PHY-1002 : len = 1.30236e+06, over cnt = 75(0%), over = 83, worst = 2
PHY-1002 : len = 1.30182e+06, over cnt = 48(0%), over = 54, worst = 2
PHY-1001 : End global iterations;  0.943945s wall, 1.468750s user + 0.031250s system = 1.500000s CPU (158.9%)

PHY-1001 : Congestion index: top1 = 53.13, top5 = 45.00, top10 = 40.63, top15 = 37.50.
PHY-3001 : End congestion estimation;  1.537720s wall, 2.093750s user + 0.031250s system = 2.125000s CPU (138.2%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7172 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.426785s wall, 0.421875s user + 0.000000s system = 0.421875s CPU (98.8%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000852784
PHY-3002 : Step(1220): len = 537602, overlap = 12.0938
PHY-3002 : Step(1221): len = 522691, overlap = 8.8125
PHY-3002 : Step(1222): len = 510090, overlap = 8.375
PHY-3002 : Step(1223): len = 497421, overlap = 7.875
PHY-3002 : Step(1224): len = 484716, overlap = 6.0625
PHY-3002 : Step(1225): len = 477229, overlap = 9
PHY-3002 : Step(1226): len = 470584, overlap = 8.09375
PHY-3002 : Step(1227): len = 465830, overlap = 7.375
PHY-3002 : Step(1228): len = 461085, overlap = 8.625
PHY-3002 : Step(1229): len = 458523, overlap = 10.25
PHY-3002 : Step(1230): len = 456424, overlap = 13.3438
PHY-3002 : Step(1231): len = 454699, overlap = 13.9375
PHY-3002 : Step(1232): len = 453116, overlap = 14.0625
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00170557
PHY-3002 : Step(1233): len = 459900, overlap = 10.5313
PHY-3002 : Step(1234): len = 465059, overlap = 9.625
PHY-3002 : Step(1235): len = 469719, overlap = 10.375
PHY-3002 : Step(1236): len = 473703, overlap = 6.59375
PHY-3002 : Step(1237): len = 476672, overlap = 7.125
PHY-3002 : Step(1238): len = 478556, overlap = 6.625
PHY-3002 : Step(1239): len = 480543, overlap = 5.65625
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00341114
PHY-3002 : Step(1240): len = 486644, overlap = 5.375
PHY-3002 : Step(1241): len = 491903, overlap = 4.96875
PHY-3002 : Step(1242): len = 495223, overlap = 2.25
PHY-3002 : Step(1243): len = 497472, overlap = 3.84375
PHY-3002 : Step(1244): len = 500410, overlap = 3.96875
PHY-3002 : Step(1245): len = 503446, overlap = 3.875
PHY-3002 : Step(1246): len = 505934, overlap = 4.75
PHY-3002 : Step(1247): len = 506689, overlap = 4.25
PHY-3002 : Step(1248): len = 508679, overlap = 4.15625
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00676073
PHY-3002 : Step(1249): len = 511360, overlap = 4.53125
PHY-3002 : Step(1250): len = 514662, overlap = 3.3125
PHY-3002 : Step(1251): len = 518028, overlap = 3.65625
PHY-3002 : Step(1252): len = 520670, overlap = 3.4375
PHY-3002 : Step(1253): len = 523565, overlap = 3.21875
PHY-3002 : Step(1254): len = 525646, overlap = 4.125
PHY-3002 : Step(1255): len = 527647, overlap = 3.34375
PHY-3002 : Step(1256): len = 528674, overlap = 3.65625
PHY-3002 : Step(1257): len = 529737, overlap = 2.875
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.0121372
PHY-3002 : Step(1258): len = 530980, overlap = 3.90625
PHY-3002 : Step(1259): len = 533855, overlap = 3
PHY-3002 : Step(1260): len = 536488, overlap = 3.5625
PHY-3002 : Step(1261): len = 537582, overlap = 3.46875
PHY-3002 : Step(1262): len = 539462, overlap = 3.46875
PHY-3002 : Step(1263): len = 542065, overlap = 3.28125
PHY-3002 : Step(1264): len = 542913, overlap = 3.96875
PHY-3002 : Step(1265): len = 543734, overlap = 4.0625
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.0203198
PHY-3002 : Step(1266): len = 544487, overlap = 3.90625
PHY-3002 : Step(1267): len = 546608, overlap = 3.03125
PHY-3002 : Step(1268): len = 548460, overlap = 3.8125
PHY-3002 : Step(1269): len = 549270, overlap = 3.21875
PHY-3002 : Step(1270): len = 550164, overlap = 3.46875
PHY-3002 : Step(1271): len = 551123, overlap = 2.6875
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 76.44 peak overflow 1.19
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.34023e+06, over cnt = 216(0%), over = 266, worst = 3
PHY-1002 : len = 1.34119e+06, over cnt = 132(0%), over = 155, worst = 3
PHY-1002 : len = 1.34154e+06, over cnt = 81(0%), over = 91, worst = 2
PHY-1002 : len = 1.341e+06, over cnt = 52(0%), over = 58, worst = 2
PHY-1002 : len = 1.34059e+06, over cnt = 40(0%), over = 45, worst = 2
PHY-1001 : End global iterations;  0.933878s wall, 1.718750s user + 0.015625s system = 1.734375s CPU (185.7%)

PHY-1001 : Congestion index: top1 = 51.25, top5 = 44.38, top10 = 40.63, top15 = 37.50.
PHY-1001 : End incremental global routing;  1.479887s wall, 2.265625s user + 0.031250s system = 2.296875s CPU (155.2%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7172 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.427835s wall, 0.421875s user + 0.000000s system = 0.421875s CPU (98.6%)

OPT-1001 : 20 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 33 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 6849 has valid locations, 146 needs to be replaced
PHY-3001 : design contains 7031 instances, 5361 luts, 1530 seqs, 101 slices, 15 macros(101 instances: 63 mslices 38 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 568836
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 34%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.24566e+06, over cnt = 239(0%), over = 282, worst = 3
PHY-1002 : len = 1.24696e+06, over cnt = 118(0%), over = 134, worst = 3
PHY-1002 : len = 1.24717e+06, over cnt = 67(0%), over = 74, worst = 2
PHY-1002 : len = 1.24602e+06, over cnt = 31(0%), over = 34, worst = 2
PHY-1002 : len = 1.24582e+06, over cnt = 26(0%), over = 28, worst = 2
PHY-1001 : End global iterations;  0.899010s wall, 1.562500s user + 0.062500s system = 1.625000s CPU (180.8%)

PHY-1001 : Congestion index: top1 = 51.88, top5 = 44.38, top10 = 40.63, top15 = 36.25.
PHY-3001 : End congestion estimation;  2.010109s wall, 2.734375s user + 0.109375s system = 2.843750s CPU (141.5%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7298 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.421000s wall, 0.546875s user + 0.031250s system = 0.578125s CPU (137.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1272): len = 568417, overlap = 0
PHY-3002 : Step(1273): len = 568417, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 34%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.24681e+06, over cnt = 46(0%), over = 48, worst = 2
PHY-1002 : len = 1.24682e+06, over cnt = 35(0%), over = 36, worst = 2
PHY-1002 : len = 1.24668e+06, over cnt = 29(0%), over = 30, worst = 2
PHY-1002 : len = 1.24663e+06, over cnt = 23(0%), over = 24, worst = 2
PHY-1002 : len = 1.24667e+06, over cnt = 20(0%), over = 21, worst = 2
PHY-1001 : End global iterations;  0.558509s wall, 0.546875s user + 0.031250s system = 0.578125s CPU (103.5%)

PHY-1001 : Congestion index: top1 = 52.50, top5 = 44.38, top10 = 40.63, top15 = 36.25.
PHY-3001 : End congestion estimation;  1.013058s wall, 1.000000s user + 0.031250s system = 1.031250s CPU (101.8%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7298 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.432195s wall, 0.578125s user + 0.015625s system = 0.593750s CPU (137.4%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00492023
PHY-3002 : Step(1274): len = 568208, overlap = 2.84375
PHY-3002 : Step(1275): len = 568208, overlap = 2.84375
PHY-3001 : Final: Len = 568208, Over = 2.84375
PHY-3001 : End incremental placement;  4.255261s wall, 5.421875s user + 0.265625s system = 5.687500s CPU (133.7%)

OPT-1001 : End high-fanout net optimization;  6.803639s wall, 8.781250s user + 0.312500s system = 9.093750s CPU (133.7%)

OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.24716e+06, over cnt = 259(0%), over = 305, worst = 3
PHY-1002 : len = 1.24866e+06, over cnt = 129(0%), over = 145, worst = 3
PHY-1002 : len = 1.24905e+06, over cnt = 79(0%), over = 87, worst = 2
PHY-1002 : len = 1.24893e+06, over cnt = 34(0%), over = 39, worst = 2
PHY-1002 : len = 1.24814e+06, over cnt = 25(0%), over = 27, worst = 2
PHY-1001 : End global iterations;  0.876447s wall, 1.546875s user + 0.015625s system = 1.562500s CPU (178.3%)

PHY-1001 : Congestion index: top1 = 51.88, top5 = 44.38, top10 = 40.63, top15 = 36.88.
OPT-1001 : End congestion update;  1.436780s wall, 2.250000s user + 0.031250s system = 2.281250s CPU (158.8%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 7298 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.337210s wall, 0.359375s user + 0.015625s system = 0.375000s CPU (111.2%)

OPT-1001 : Start: WNS 245 TNS 0 NUM_FEPS 0
OPT-1001 : Iter 1: improved WNS 1209 TNS 0 NUM_FEPS 0 with 17 cells processed and 4196 slack improved
OPT-1001 : Iter 2: improved WNS 1439 TNS 0 NUM_FEPS 0 with 17 cells processed and 8966 slack improved
OPT-1001 : Iter 3: improved WNS 1651 TNS 0 NUM_FEPS 0 with 16 cells processed and 8431 slack improved
OPT-1001 : Iter 4: improved WNS 1872 TNS 0 NUM_FEPS 0 with 15 cells processed and 9566 slack improved
OPT-1001 : Iter 5: improved WNS 1988 TNS 0 NUM_FEPS 0 with 15 cells processed and 5902 slack improved
OPT-1001 : Iter 6: improved WNS 2105 TNS 0 NUM_FEPS 0 with 18 cells processed and 5138 slack improved
OPT-1001 : Iter 7: improved WNS 2205 TNS 0 NUM_FEPS 0 with 18 cells processed and 5282 slack improved
OPT-1001 : Iter 8: improved WNS 2205 TNS 0 NUM_FEPS 0 with 16 cells processed and 6032 slack improved
OPT-1001 : Iter 9: improved WNS 2205 TNS 0 NUM_FEPS 0 with 11 cells processed and 2220 slack improved
OPT-1001 : End global optimization;  3.411480s wall, 4.328125s user + 0.078125s system = 4.406250s CPU (129.2%)

OPT-1001 : End physical optimization;  10.224653s wall, 13.203125s user + 0.390625s system = 13.593750s CPU (133.0%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 5361 LUT to BLE ...
SYN-4008 : Packed 5361 LUT and 588 SEQ to BLE.
SYN-4003 : Packing 942 remaining SEQ's ...
SYN-4005 : Packed 915 SEQ with LUT/SLICE
SYN-4006 : 3861 single LUT's are left
SYN-4006 : 27 single SEQ's are left
SYN-4011 : Packing model "CortexM0_SoC" (AL_USER_NORMAL) with 5388/5530 primitive instances ...
PHY-3001 : End packing;  1.035343s wall, 1.078125s user + 0.046875s system = 1.125000s CPU (108.7%)

PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 3338 instances
RUN-1001 : 1649 mslices, 1648 lslices, 33 pads, 0 brams, 3 dsps
RUN-1001 : There are total 6915 nets
RUN-1001 : 2636 nets have 2 pins
RUN-1001 : 3051 nets have [3 - 5] pins
RUN-1001 : 705 nets have [6 - 10] pins
RUN-1001 : 288 nets have [11 - 20] pins
RUN-1001 : 233 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : design contains 3336 instances, 3297 slices, 15 macros(101 instances: 63 mslices 38 lslices)
PHY-3001 : Cell area utilization is 40%
PHY-3001 : After packing: Len = 602505, Over = 24.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 40%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.29414e+06, over cnt = 207(0%), over = 250, worst = 4
PHY-1002 : len = 1.29498e+06, over cnt = 118(0%), over = 139, worst = 4
PHY-1002 : len = 1.29476e+06, over cnt = 72(0%), over = 84, worst = 4
PHY-1002 : len = 1.29446e+06, over cnt = 45(0%), over = 53, worst = 4
PHY-1002 : len = 1.29374e+06, over cnt = 39(0%), over = 46, worst = 4
PHY-1001 : End global iterations;  0.916353s wall, 1.562500s user + 0.062500s system = 1.625000s CPU (177.3%)

PHY-1001 : Congestion index: top1 = 53.13, top5 = 45.63, top10 = 40.00, top15 = 37.50.
PHY-3001 : End congestion estimation;  2.421048s wall, 3.140625s user + 0.078125s system = 3.218750s CPU (132.9%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6869 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.465708s wall, 0.484375s user + 0.031250s system = 0.515625s CPU (110.7%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000267676
PHY-3002 : Step(1276): len = 582153, overlap = 22.75
PHY-3002 : Step(1277): len = 570847, overlap = 22.5
PHY-3002 : Step(1278): len = 562410, overlap = 27.5
PHY-3002 : Step(1279): len = 555530, overlap = 30.5
PHY-3002 : Step(1280): len = 548535, overlap = 35.5
PHY-3002 : Step(1281): len = 543297, overlap = 40.5
PHY-3002 : Step(1282): len = 537660, overlap = 42
PHY-3002 : Step(1283): len = 534192, overlap = 45
PHY-3002 : Step(1284): len = 530103, overlap = 46.5
PHY-3002 : Step(1285): len = 525975, overlap = 44
PHY-3002 : Step(1286): len = 522687, overlap = 51
PHY-3002 : Step(1287): len = 520005, overlap = 52.75
PHY-3002 : Step(1288): len = 516711, overlap = 56
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000535351
PHY-3002 : Step(1289): len = 528938, overlap = 47.75
PHY-3002 : Step(1290): len = 533770, overlap = 45.25
PHY-3002 : Step(1291): len = 537650, overlap = 37.25
PHY-3002 : Step(1292): len = 543385, overlap = 36.25
PHY-3002 : Step(1293): len = 548465, overlap = 31.75
PHY-3002 : Step(1294): len = 551351, overlap = 28.5
PHY-3002 : Step(1295): len = 555726, overlap = 24.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00105128
PHY-3002 : Step(1296): len = 564920, overlap = 22
PHY-3002 : Step(1297): len = 568940, overlap = 21.25
PHY-3002 : Step(1298): len = 573041, overlap = 19.5
PHY-3002 : Step(1299): len = 577957, overlap = 17.75
PHY-3002 : Step(1300): len = 582153, overlap = 17.25
PHY-3002 : Step(1301): len = 584874, overlap = 15
PHY-3002 : Step(1302): len = 587966, overlap = 14.75
PHY-3002 : Step(1303): len = 591253, overlap = 14.5
PHY-3002 : Step(1304): len = 593635, overlap = 14.75
PHY-3002 : Step(1305): len = 595834, overlap = 12.25
PHY-3002 : Step(1306): len = 600894, overlap = 11.5
PHY-3002 : Step(1307): len = 601982, overlap = 10.5
PHY-3002 : Step(1308): len = 602474, overlap = 10
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00207475
PHY-3002 : Step(1309): len = 608619, overlap = 8.5
PHY-3002 : Step(1310): len = 611464, overlap = 8.5
PHY-3002 : Step(1311): len = 614402, overlap = 7
PHY-3002 : Step(1312): len = 617283, overlap = 6.75
PHY-3002 : Step(1313): len = 619454, overlap = 8
PHY-3002 : Step(1314): len = 622410, overlap = 7.25
PHY-3002 : Step(1315): len = 624233, overlap = 6.75
PHY-3002 : Step(1316): len = 625398, overlap = 7.25
PHY-3002 : Step(1317): len = 627393, overlap = 8.5
PHY-3002 : Step(1318): len = 629091, overlap = 8.25
PHY-3002 : Step(1319): len = 629709, overlap = 9
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00396293
PHY-3002 : Step(1320): len = 633244, overlap = 9
PHY-3002 : Step(1321): len = 635476, overlap = 6.75
PHY-3002 : Step(1322): len = 638163, overlap = 6
PHY-3002 : Step(1323): len = 639713, overlap = 5.5
PHY-3002 : Step(1324): len = 641757, overlap = 5.25
PHY-3002 : Step(1325): len = 643211, overlap = 5.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00670398
PHY-3002 : Step(1326): len = 645262, overlap = 6.5
PHY-3002 : Step(1327): len = 647623, overlap = 5.25
PHY-3002 : Step(1328): len = 649891, overlap = 6
PHY-3002 : Step(1329): len = 650547, overlap = 5.25
PHY-3002 : Step(1330): len = 652139, overlap = 6.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  3.168044s wall, 2.312500s user + 2.375000s system = 4.687500s CPU (148.0%)

PHY-3001 : Trial Legalized: Len = 663121
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 40%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.43663e+06, over cnt = 203(0%), over = 243, worst = 3
PHY-1002 : len = 1.43717e+06, over cnt = 143(0%), over = 169, worst = 3
PHY-1002 : len = 1.43716e+06, over cnt = 71(0%), over = 85, worst = 3
PHY-1002 : len = 1.4349e+06, over cnt = 40(0%), over = 50, worst = 2
PHY-1002 : len = 1.43254e+06, over cnt = 21(0%), over = 24, worst = 2
PHY-1001 : End global iterations;  0.986634s wall, 1.640625s user + 0.046875s system = 1.687500s CPU (171.0%)

PHY-1001 : Congestion index: top1 = 61.25, top5 = 51.88, top10 = 45.63, top15 = 41.25.
PHY-3001 : End congestion estimation;  1.584818s wall, 2.265625s user + 0.062500s system = 2.328125s CPU (146.9%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6869 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.444305s wall, 0.437500s user + 0.000000s system = 0.437500s CPU (98.5%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000623964
PHY-3002 : Step(1331): len = 635303, overlap = 7.75
PHY-3002 : Step(1332): len = 625212, overlap = 6.75
PHY-3002 : Step(1333): len = 614556, overlap = 11.25
PHY-3002 : Step(1334): len = 607757, overlap = 14.25
PHY-3002 : Step(1335): len = 601182, overlap = 15.75
PHY-3002 : Step(1336): len = 596556, overlap = 14
PHY-3002 : Step(1337): len = 592722, overlap = 14.5
PHY-3002 : Step(1338): len = 588185, overlap = 15.5
PHY-3002 : Step(1339): len = 584551, overlap = 19.75
PHY-3002 : Step(1340): len = 582651, overlap = 19.25
PHY-3002 : Step(1341): len = 579953, overlap = 19.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.035675s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (87.6%)

PHY-3001 : Legalized: Len = 584760, Over = 0
PHY-3001 : Spreading special nets. 5 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.017757s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (88.0%)

PHY-3001 : 7 instances has been re-located, deltaX = 0, deltaY = 5, maxDist = 1.
PHY-3001 : Final: Len = 584840, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.29351e+06, over cnt = 242(0%), over = 280, worst = 3
PHY-1002 : len = 1.29416e+06, over cnt = 149(0%), over = 168, worst = 3
PHY-1002 : len = 1.2937e+06, over cnt = 86(0%), over = 91, worst = 2
PHY-1002 : len = 1.29131e+06, over cnt = 34(0%), over = 36, worst = 2
PHY-1002 : len = 1.29066e+06, over cnt = 27(0%), over = 29, worst = 2
PHY-1001 : End global iterations;  0.856685s wall, 1.343750s user + 0.000000s system = 1.343750s CPU (156.9%)

PHY-1001 : Congestion index: top1 = 65.63, top5 = 51.88, top10 = 46.88, top15 = 41.25.
PHY-1001 : End incremental global routing;  1.409485s wall, 1.890625s user + 0.000000s system = 1.890625s CPU (134.1%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6869 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.451277s wall, 0.453125s user + 0.000000s system = 0.453125s CPU (100.4%)

OPT-1001 : 1 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 33 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3299 has valid locations, 6 needs to be replaced
PHY-3001 : design contains 3341 instances, 3302 slices, 15 macros(101 instances: 63 mslices 38 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 585503
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 40%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.29532e+06, over cnt = 244(0%), over = 282, worst = 3
PHY-1002 : len = 1.29598e+06, over cnt = 150(0%), over = 169, worst = 3
PHY-1002 : len = 1.29538e+06, over cnt = 86(0%), over = 91, worst = 2
PHY-1002 : len = 1.29335e+06, over cnt = 34(0%), over = 36, worst = 2
PHY-1002 : len = 1.2927e+06, over cnt = 27(0%), over = 29, worst = 2
PHY-1001 : End global iterations;  0.909703s wall, 1.593750s user + 0.031250s system = 1.625000s CPU (178.6%)

PHY-1001 : Congestion index: top1 = 65.63, top5 = 51.25, top10 = 46.25, top15 = 41.25.
PHY-3001 : End congestion estimation;  2.404568s wall, 3.078125s user + 0.046875s system = 3.125000s CPU (130.0%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6874 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.427320s wall, 0.421875s user + 0.000000s system = 0.421875s CPU (98.7%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1342): len = 585283, overlap = 0
PHY-3002 : Step(1343): len = 585283, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 40%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.29199e+06, over cnt = 34(0%), over = 36, worst = 2
PHY-1002 : len = 1.29195e+06, over cnt = 26(0%), over = 28, worst = 2
PHY-1002 : len = 1.29184e+06, over cnt = 18(0%), over = 19, worst = 2
PHY-1002 : len = 1.29161e+06, over cnt = 15(0%), over = 16, worst = 2
PHY-1002 : len = 1.29161e+06, over cnt = 15(0%), over = 16, worst = 2
PHY-1001 : End global iterations;  0.736444s wall, 0.734375s user + 0.015625s system = 0.750000s CPU (101.8%)

PHY-1001 : Congestion index: top1 = 65.63, top5 = 52.50, top10 = 46.25, top15 = 41.25.
PHY-3001 : End congestion estimation;  1.248514s wall, 1.250000s user + 0.031250s system = 1.281250s CPU (102.6%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6874 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.445016s wall, 0.437500s user + 0.000000s system = 0.437500s CPU (98.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000297756
PHY-3002 : Step(1344): len = 585420, overlap = 0.25
PHY-3002 : Step(1345): len = 585420, overlap = 0.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.008360s wall, 0.015625s user + 0.015625s system = 0.031250s CPU (373.8%)

PHY-3001 : Legalized: Len = 585427, Over = 0
PHY-3001 : End spreading;  0.017637s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (88.6%)

PHY-3001 : Final: Len = 585427, Over = 0
PHY-3001 : End incremental placement;  4.877012s wall, 5.578125s user + 0.203125s system = 5.781250s CPU (118.5%)

OPT-1001 : End high-fanout net optimization;  7.697825s wall, 8.921875s user + 0.218750s system = 9.140625s CPU (118.7%)

OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.2951e+06, over cnt = 247(0%), over = 286, worst = 3
PHY-1002 : len = 1.29574e+06, over cnt = 151(0%), over = 170, worst = 3
PHY-1002 : len = 1.2953e+06, over cnt = 88(0%), over = 93, worst = 2
PHY-1002 : len = 1.29286e+06, over cnt = 34(0%), over = 36, worst = 2
PHY-1002 : len = 1.29221e+06, over cnt = 27(0%), over = 29, worst = 2
PHY-1001 : End global iterations;  0.877070s wall, 1.531250s user + 0.031250s system = 1.562500s CPU (178.2%)

PHY-1001 : Congestion index: top1 = 65.63, top5 = 51.25, top10 = 46.25, top15 = 41.25.
OPT-1001 : End congestion update;  1.515971s wall, 2.187500s user + 0.062500s system = 2.250000s CPU (148.4%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 6874 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.393244s wall, 0.468750s user + 0.015625s system = 0.484375s CPU (123.2%)

OPT-1001 : Start: WNS 1377 TNS 0 NUM_FEPS 0
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 33 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3305 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 3341 instances, 3302 slices, 15 macros(101 instances: 63 mslices 38 lslices)
PHY-3001 : Cell area utilization is 40%
PHY-3001 : Initial: Len = 587810, Over = 0
PHY-3001 : End spreading;  0.018052s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (86.6%)

PHY-3001 : Final: Len = 587810, Over = 0
PHY-3001 : End incremental legalization;  0.178560s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (148.8%)

OPT-1001 : Iter 1: improved WNS 1989 TNS 0 NUM_FEPS 0 with 10 cells processed and 1706 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 33 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3305 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 3341 instances, 3302 slices, 15 macros(101 instances: 63 mslices 38 lslices)
PHY-3001 : Cell area utilization is 40%
PHY-3001 : Initial: Len = 593060, Over = 0
PHY-3001 : End spreading;  0.018875s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (82.8%)

PHY-3001 : Final: Len = 593060, Over = 0
PHY-3001 : End incremental legalization;  0.190184s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (147.9%)

OPT-1001 : Iter 2: improved WNS 2297 TNS 0 NUM_FEPS 0 with 12 cells processed and 5232 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 33 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3305 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 3341 instances, 3302 slices, 15 macros(101 instances: 63 mslices 38 lslices)
PHY-3001 : Cell area utilization is 40%
PHY-3001 : Initial: Len = 596726, Over = 0
PHY-3001 : End spreading;  0.019575s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (79.8%)

PHY-3001 : Final: Len = 596726, Over = 0
PHY-3001 : End incremental legalization;  0.184364s wall, 0.296875s user + 0.015625s system = 0.312500s CPU (169.5%)

OPT-1001 : Iter 3: improved WNS 2466 TNS 0 NUM_FEPS 0 with 10 cells processed and 2959 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 33 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3305 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 3341 instances, 3302 slices, 15 macros(101 instances: 63 mslices 38 lslices)
PHY-3001 : Cell area utilization is 40%
PHY-3001 : Initial: Len = 599348, Over = 0
PHY-3001 : End spreading;  0.019711s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (79.3%)

PHY-3001 : Final: Len = 599348, Over = 0
PHY-3001 : End incremental legalization;  0.195501s wall, 0.265625s user + 0.015625s system = 0.281250s CPU (143.9%)

OPT-1001 : Iter 4: improved WNS 2693 TNS 0 NUM_FEPS 0 with 13 cells processed and 3935 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 33 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3305 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 3341 instances, 3302 slices, 15 macros(101 instances: 63 mslices 38 lslices)
PHY-3001 : Cell area utilization is 40%
PHY-3001 : Initial: Len = 602526, Over = 0
PHY-3001 : End spreading;  0.018147s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (86.1%)

PHY-3001 : Final: Len = 602526, Over = 0
PHY-3001 : End incremental legalization;  0.177823s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (123.0%)

OPT-1001 : Iter 5: improved WNS 2907 TNS 0 NUM_FEPS 0 with 14 cells processed and 3861 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 33 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3305 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 3341 instances, 3302 slices, 15 macros(101 instances: 63 mslices 38 lslices)
PHY-3001 : Cell area utilization is 40%
PHY-3001 : Initial: Len = 602344, Over = 0
PHY-3001 : End spreading;  0.017648s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (88.5%)

PHY-3001 : Final: Len = 602344, Over = 0
PHY-3001 : End incremental legalization;  0.189445s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (107.2%)

OPT-1001 : Iter 6: improved WNS 3105 TNS 0 NUM_FEPS 0 with 4 cells processed and 232 slack improved
OPT-1001 : End path based optimization;  7.636500s wall, 8.937500s user + 0.312500s system = 9.250000s CPU (121.1%)

OPT-1001 : End physical optimization;  15.338906s wall, 17.984375s user + 0.531250s system = 18.515625s CPU (120.7%)

RUN-1003 : finish command "place" in  58.106211s wall, 95.687500s user + 12.187500s system = 107.875000s CPU (185.7%)

RUN-1004 : used memory is 1110 MB, reserved memory is 1128 MB, peak memory is 1888 MB
RUN-1002 : start command "report_area -io_info -file CortexM0_SOC_place.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC***

IO Statistics
#IO                        33
  #input                    8
  #output                  15
  #inout                   10

Utilization Statistics
#lut                     6209   out of  19600   31.68%
#reg                     1535   out of  19600    7.83%
#le                      6236
  #lut only              4701   out of   6236   75.38%
  #reg only                27   out of   6236    0.43%
  #lut&reg               1508   out of   6236   24.18%
#dsp                        3   out of     29   10.34%
#bram                       0   out of     64    0.00%
  #bram9k                   0
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       33   out of    188   17.55%
  #ireg                     0
  #oreg                     4
  #treg                     0
#pll                        0   out of      4    0.00%


Detailed IO Report

     Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
    Col[3]         INPUT        F10        LVCMOS33          N/A          PULLUP      NONE    
    Col[2]         INPUT        C11        LVCMOS33          N/A          PULLUP      NONE    
    Col[1]         INPUT        D11        LVCMOS33          N/A          PULLUP      NONE    
    Col[0]         INPUT        E11        LVCMOS33          N/A          PULLUP      NONE    
     RSTn          INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
     RXD_1         INPUT        F12        LVCMOS33          N/A          PULLUP      NONE    
     SWCLK         INPUT         R2        LVCMOS33          N/A          PULLUP      NONE    
  System_clk       INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
    LED[7]        OUTPUT        H16        LVCMOS25           8            N/A        NONE    
    LED[6]        OUTPUT        P12        LVCMOS33           8            N/A        NONE    
    LED[5]        OUTPUT         B8        LVCMOS33           8            N/A        NONE    
    LED[4]        OUTPUT         T3        LVCMOS33           8            N/A        NONE    
    LED[3]        OUTPUT        M15        LVCMOS25           8            N/A        NONE    
    LED[2]        OUTPUT        F14        LVCMOS25           8            N/A        NONE    
    LED[1]        OUTPUT         M2        LVCMOS33           8            N/A        NONE    
    LED[0]        OUTPUT         F2        LVCMOS33           8            N/A        NONE    
  QN_IIC_SCL      OUTPUT         P7        LVCMOS33           8            NONE       NONE    
  QN_REF24MHz     OUTPUT        M16        LVCMOS25           8            N/A        NONE    
    Row[3]        OUTPUT         D9        LVCMOS33           8            NONE       OREG    
    Row[2]        OUTPUT         F9        LVCMOS33           8            NONE       OREG    
    Row[1]        OUTPUT        C10        LVCMOS33           8            NONE       OREG    
    Row[0]        OUTPUT        E10        LVCMOS33           8            NONE       OREG    
     TXD_1        OUTPUT        D12        LVCMOS33           8            NONE       NONE    
     IO[7]         INOUT        F16        LVCMOS33           8           PULLUP      NONE    
     IO[6]         INOUT        E16        LVCMOS33           8           PULLUP      NONE    
     IO[5]         INOUT        E13        LVCMOS33           8           PULLUP      NONE    
     IO[4]         INOUT        C16        LVCMOS33           8           PULLUP      NONE    
     IO[3]         INOUT        C15        LVCMOS33           8           PULLUP      NONE    
     IO[2]         INOUT        B16        LVCMOS33           8           PULLUP      NONE    
     IO[1]         INOUT        B15        LVCMOS33           8           PULLUP      NONE    
     IO[0]         INOUT        B14        LVCMOS33           8           PULLUP      NONE    
  QN_IIC_SDA       INOUT         L8        LVCMOS33           8           PULLUP      NONE    
     SWDIO         INOUT         P2        LVCMOS33           8           PULLUP      NONE    

Report Hierarchy Area:
+----------------------------------------------------------------------+
|Instance |Module       |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------------+
|top      |CortexM0_SoC |6236  |6120   |89     |1539   |0      |3      |
+----------------------------------------------------------------------+

RUN-1002 : start command "route"
RUN-1001 : Open license file E:/TD/license/Anlogic.lic
RUN-1001 : Print Route Property
RUN-1001 : -----------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  
RUN-1001 : -----------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      
RUN-1001 :     fix_hold     |    off     |       off        
RUN-1001 :       lcnp       |     5      |        5         
RUN-1001 :       mcnp       |     10     |        10        
RUN-1001 :    opt_timing    |   medium   |      medium      
RUN-1001 :   phy_sim_model  |    off     |       off        
RUN-1001 :     priority     |   timing   |      timing      
RUN-1001 :     swap_pin     |     on     |        on        
RUN-1001 : -----------------------------------------------
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 3343 instances
RUN-1001 : 1654 mslices, 1648 lslices, 33 pads, 0 brams, 3 dsps
RUN-1001 : There are total 6920 nets
RUN-1001 : 2636 nets have 2 pins
RUN-1001 : 3051 nets have [3 - 5] pins
RUN-1001 : 705 nets have [6 - 10] pins
RUN-1001 : 291 nets have [11 - 20] pins
RUN-1001 : 234 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.31867e+06, over cnt = 265(0%), over = 302, worst = 3
PHY-1002 : len = 1.31936e+06, over cnt = 171(0%), over = 189, worst = 2
PHY-1002 : len = 1.31826e+06, over cnt = 85(0%), over = 90, worst = 2
PHY-1002 : len = 1.3127e+06, over cnt = 31(0%), over = 33, worst = 2
PHY-1002 : len = 1.30046e+06, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.933389s wall, 1.484375s user + 0.031250s system = 1.515625s CPU (162.4%)

PHY-1001 : Congestion index: top1 = 66.88, top5 = 53.13, top10 = 46.25, top15 = 41.25.
PHY-1001 : Timing updates.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6874 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : 6 out of 6920 nets being processed.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6874 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin local connectivity score is improved from 697 to 6
PHY-1001 : End pin swap;  0.364609s wall, 0.359375s user + 0.000000s system = 0.359375s CPU (98.6%)

PHY-1001 : End global routing;  3.762012s wall, 4.421875s user + 0.046875s system = 4.468750s CPU (118.8%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net LED_Interface/light_clk_gclk_net will be merged with clock LED_Interface/light_clk
PHY-1001 : net System_clk_pad will be routed on clock mesh
PHY-1001 : clock net u_logic/SWCLKTCK_pad_gclk_net will be merged with clock u_logic/SWCLKTCK_pad
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 81376, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.103427s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (105.8%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 1% nets.
PHY-1002 : len = 102128, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End Routed; 0.711122s wall, 0.718750s user + 0.000000s system = 0.718750s CPU (101.1%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 102128, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 1; 0.005333s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 102128, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 2; 0.005225s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 102128, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 3; 0.005639s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (831.3%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1002 : len = 102128, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 4; 0.005316s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1002 : len = 102128, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End DR Iter 5; 0.005189s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (602.2%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 39% nets.
PHY-1001 : Routed 46% nets.
PHY-1001 : Routed 56% nets.
PHY-1001 : Routed 70% nets.
PHY-1001 : Routed 97% nets.
PHY-1002 : len = 1.06218e+06, over cnt = 561(0%), over = 561, worst = 1
PHY-1001 : End Routed; 31.000623s wall, 49.875000s user + 0.781250s system = 50.656250s CPU (163.4%)

PHY-1001 : Update timing.....
PHY-1001 : 2571/6763(38%) critical/total net(s), WNS -3.878ns, TNS -493.497ns, False end point 447.
PHY-1001 : End update timing;  1.613384s wall, 1.609375s user + 0.000000s system = 1.609375s CPU (99.8%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 1.06629e+06, over cnt = 225(0%), over = 225, worst = 1
PHY-1001 : End DR Iter 1; 1.174105s wall, 1.687500s user + 0.031250s system = 1.718750s CPU (146.4%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 1.06846e+06, over cnt = 25(0%), over = 25, worst = 1
PHY-1001 : End DR Iter 2; 0.876531s wall, 1.281250s user + 0.015625s system = 1.296875s CPU (148.0%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 1.06886e+06, over cnt = 5(0%), over = 5, worst = 1
PHY-1001 : End DR Iter 3; 0.128767s wall, 0.156250s user + 0.015625s system = 0.171875s CPU (133.5%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1002 : len = 1.06892e+06, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DR Iter 4; 0.136156s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (103.3%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1002 : len = 1.06892e+06, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DR Iter 5; 0.224028s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (97.6%)

PHY-1001 : ===== DR Iter 6 =====
PHY-1002 : len = 1.06892e+06, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DR Iter 6; 0.392798s wall, 0.390625s user + 0.000000s system = 0.390625s CPU (99.4%)

PHY-1001 : LB ...
PHY-1001 : ===== LB Iter 1 =====
PHY-1002 : len = 1.0689e+06, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End LB Iter 1; 0.369207s wall, 0.390625s user + 0.015625s system = 0.406250s CPU (110.0%)

PHY-1001 : ===== LB Iter 2 =====
PHY-1002 : len = 1.06886e+06, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End LB Iter 2; 0.437481s wall, 0.453125s user + 0.000000s system = 0.453125s CPU (103.6%)

PHY-1001 : ===== LB Iter 3 =====
PHY-1002 : len = 1.06886e+06, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End LB Iter 3; 0.861305s wall, 0.906250s user + 0.015625s system = 0.921875s CPU (107.0%)

PHY-1001 : ===== LB Iter 4 =====
PHY-1002 : len = 1.06886e+06, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End LB Iter 4; 0.899499s wall, 0.906250s user + 0.000000s system = 0.906250s CPU (100.8%)

PHY-1001 : ===== LB Iter 5 =====
PHY-1002 : len = 1.06886e+06, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End LB Iter 5; 0.931707s wall, 0.921875s user + 0.000000s system = 0.921875s CPU (98.9%)

PHY-1001 : DC ...
PHY-1001 : ==== DC Iter 1 ====
PHY-1002 : len = 1.06886e+06, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DC Iter 1; 0.079034s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (98.8%)

PHY-1001 : ==== DC Iter 2 ====
PHY-1002 : len = 1.06885e+06, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 1.06885e+06
PHY-1001 : End DC Iter 2; 0.079034s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (98.8%)

PHY-1001 : 4 feed throughs used by 4 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net LED_Interface/light_clk_gclk_net will be merged with clock LED_Interface/light_clk
PHY-1001 : net System_clk_pad will be routed on clock mesh
PHY-1001 : clock net u_logic/SWCLKTCK_pad_gclk_net will be merged with clock u_logic/SWCLKTCK_pad
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  44.652329s wall, 64.531250s user + 0.968750s system = 65.500000s CPU (146.7%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  48.813907s wall, 69.359375s user + 1.015625s system = 70.375000s CPU (144.2%)

RUN-1004 : used memory is 1214 MB, reserved memory is 1231 MB, peak memory is 1888 MB
RUN-1002 : start command "report_area -io_info -file CortexM0_SOC_phy.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC***

IO Statistics
#IO                        33
  #input                    8
  #output                  15
  #inout                   10

Utilization Statistics
#lut                     6213   out of  19600   31.70%
#reg                     1535   out of  19600    7.83%
#le                      6240
  #lut only              4705   out of   6240   75.40%
  #reg only                27   out of   6240    0.43%
  #lut&reg               1508   out of   6240   24.17%
#dsp                        3   out of     29   10.34%
#bram                       0   out of     64    0.00%
  #bram9k                   0
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       33   out of    188   17.55%
  #ireg                     0
  #oreg                     4
  #treg                     0
#pll                        0   out of      4    0.00%
#gclk                       3   out of     16   18.75%


Detailed IO Report

     Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
    Col[3]         INPUT        F10        LVCMOS33          N/A          PULLUP      NONE    
    Col[2]         INPUT        C11        LVCMOS33          N/A          PULLUP      NONE    
    Col[1]         INPUT        D11        LVCMOS33          N/A          PULLUP      NONE    
    Col[0]         INPUT        E11        LVCMOS33          N/A          PULLUP      NONE    
     RSTn          INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
     RXD_1         INPUT        F12        LVCMOS33          N/A          PULLUP      NONE    
     SWCLK         INPUT         R2        LVCMOS33          N/A          PULLUP      NONE    
  System_clk       INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
    LED[7]        OUTPUT        H16        LVCMOS25           8            N/A        NONE    
    LED[6]        OUTPUT        P12        LVCMOS33           8            N/A        NONE    
    LED[5]        OUTPUT         B8        LVCMOS33           8            N/A        NONE    
    LED[4]        OUTPUT         T3        LVCMOS33           8            N/A        NONE    
    LED[3]        OUTPUT        M15        LVCMOS25           8            N/A        NONE    
    LED[2]        OUTPUT        F14        LVCMOS25           8            N/A        NONE    
    LED[1]        OUTPUT         M2        LVCMOS33           8            N/A        NONE    
    LED[0]        OUTPUT         F2        LVCMOS33           8            N/A        NONE    
  QN_IIC_SCL      OUTPUT         P7        LVCMOS33           8            NONE       NONE    
  QN_REF24MHz     OUTPUT        M16        LVCMOS25           8            N/A        NONE    
    Row[3]        OUTPUT         D9        LVCMOS33           8            NONE       OREG    
    Row[2]        OUTPUT         F9        LVCMOS33           8            NONE       OREG    
    Row[1]        OUTPUT        C10        LVCMOS33           8            NONE       OREG    
    Row[0]        OUTPUT        E10        LVCMOS33           8            NONE       OREG    
     TXD_1        OUTPUT        D12        LVCMOS33           8            NONE       NONE    
     IO[7]         INOUT        F16        LVCMOS33           8           PULLUP      NONE    
     IO[6]         INOUT        E16        LVCMOS33           8           PULLUP      NONE    
     IO[5]         INOUT        E13        LVCMOS33           8           PULLUP      NONE    
     IO[4]         INOUT        C16        LVCMOS33           8           PULLUP      NONE    
     IO[3]         INOUT        C15        LVCMOS33           8           PULLUP      NONE    
     IO[2]         INOUT        B16        LVCMOS33           8           PULLUP      NONE    
     IO[1]         INOUT        B15        LVCMOS33           8           PULLUP      NONE    
     IO[0]         INOUT        B14        LVCMOS33           8           PULLUP      NONE    
  QN_IIC_SDA       INOUT         L8        LVCMOS33           8           PULLUP      NONE    
     SWDIO         INOUT         P2        LVCMOS33           8           PULLUP      NONE    

Report Hierarchy Area:
+----------------------------------------------------------------------+
|Instance |Module       |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------------+
|top      |CortexM0_SoC |6240  |6124   |89     |1539   |0      |3      |
+----------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       2603  
    #2          2       1897  
    #3          3       744   
    #4          4       410   
    #5        5-10      754   
    #6        11-50     460   
    #7       51-100      13   
    #8       101-500     1    
  Average     3.80            

RUN-1002 : start command "export_db CortexM0_SOC_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db CortexM0_SOC_pr.db" in  2.767319s wall, 2.734375s user + 0.031250s system = 2.765625s CPU (99.9%)

RUN-1004 : used memory is 1214 MB, reserved memory is 1231 MB, peak memory is 1888 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 13, tpin num: 34338, tnet num: 6874, tinst num: 3344, tnode num: 38552, tedge num: 57984.
TMR-2508 : Levelizing timing graph completed, there are 45 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file CortexM0_SOC_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net LED_Interface/light_clk_gclk_net will be merged with clock LED_Interface/light_clk
PHY-1001 : net System_clk_pad will be routed on clock mesh
PHY-1001 : clock net u_logic/SWCLKTCK_pad_gclk_net will be merged with clock u_logic/SWCLKTCK_pad
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 6874 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : Number of clock constraints = 1. Number of clock nets = 3 (2 unconstrainted).
TMR-5009 WARNING: No clock constraint on 2 clock net(s): 
	LED_Interface/light_clk
	u_logic/SWCLKTCK_pad
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in CortexM0_SOC_phy.timing, timing summary in CortexM0_SOC_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file CortexM0_SOC_phy.timing" in  2.247825s wall, 2.250000s user + 0.031250s system = 2.281250s CPU (101.5%)

RUN-1004 : used memory is 1561 MB, reserved memory is 1582 MB, peak memory is 1888 MB
RUN-1002 : start command "bitgen -bit CortexM0_SOC.bit -version 0X00 -g ucode:000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 3346
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 6920, pip num: 84090
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 2849 valid insts, and 222524 bits set as '1'.
BIT-1004 : PLL setting string = 0000
BIT-1004 : Generate bits file CortexM0_SOC.bit.
RUN-1003 : finish command "bitgen -bit CortexM0_SOC.bit -version 0X00 -g ucode:000000000000000000000000" in  13.398421s wall, 91.109375s user + 0.140625s system = 91.250000s CPU (681.1%)

RUN-1004 : used memory is 1645 MB, reserved memory is 1668 MB, peak memory is 1888 MB
RUN-1002 : start command "download -bit CortexM0_SOC.bit -mode jtag -spd 6 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit CortexM0_SOC.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1290, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit CortexM0_SOC.bit" in  1.475315s wall, 1.437500s user + 0.046875s system = 1.484375s CPU (100.6%)

RUN-1004 : used memory is 1748 MB, reserved memory is 1774 MB, peak memory is 1888 MB
RUN-1002 : start command "program -cable 0 -spd 6 -p"
RUN-1003 : finish command "program -cable 0 -spd 6 -p" in  6.622623s wall, 0.234375s user + 0.109375s system = 0.343750s CPU (5.2%)

RUN-1004 : used memory is 1777 MB, reserved memory is 1804 MB, peak memory is 1888 MB
RUN-1003 : finish command "download -bit CortexM0_SOC.bit -mode jtag -spd 6 -sec 64 -cable 0" in  8.587359s wall, 1.781250s user + 0.171875s system = 1.953125s CPU (22.7%)

RUN-1004 : used memory is 1726 MB, reserved memory is 1752 MB, peak memory is 1888 MB
GUI-1001 : Download success!
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file ../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_LED.v
HDL-5007 WARNING: identifier 'mode1' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode2' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode3' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-1007 : analyze verilog file ../rtl/AHBlite_Matrix_Key.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../rtl/Block_RAM.v
HDL-5007 WARNING: converting concatenation to assignment pattern in ../rtl/Block_RAM.v(12)
HDL-1007 : analyze verilog file ../rtl/CortexM0_SoC.v
HDL-1007 : analyze included file F:/jichuangsai/week1_test/rtl/global_def.v in ../rtl/CortexM0_SoC.v(1)
HDL-1007 : back to file '../rtl/CortexM0_SoC.v' in ../rtl/CortexM0_SoC.v(1)
HDL-1007 : analyze verilog file ../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_QN8027_IIC.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_UART.v
HDL-1007 : analyze verilog file ../rtl/clkuart_pwm.v
HDL-1007 : analyze verilog file ../rtl/UART_RX.v
HDL-1007 : analyze verilog file ../rtl/UART_TX.v
HDL-1007 : analyze verilog file ../rtl/FIFO.v
HDL-1007 : analyze verilog file ../rtl/GPIO_IO.v
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file ../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_LED.v
HDL-5007 WARNING: identifier 'mode1' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode2' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode3' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-1007 : analyze verilog file ../rtl/AHBlite_Matrix_Key.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../rtl/Block_RAM.v
HDL-5007 WARNING: converting concatenation to assignment pattern in ../rtl/Block_RAM.v(12)
HDL-1007 : analyze verilog file ../rtl/CortexM0_SoC.v
HDL-1007 : analyze included file F:/jichuangsai/week1_test/rtl/global_def.v in ../rtl/CortexM0_SoC.v(1)
HDL-1007 : back to file '../rtl/CortexM0_SoC.v' in ../rtl/CortexM0_SoC.v(1)
HDL-1007 : analyze verilog file ../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_QN8027_IIC.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_UART.v
HDL-1007 : analyze verilog file ../rtl/clkuart_pwm.v
HDL-1007 : analyze verilog file ../rtl/UART_RX.v
HDL-1007 : analyze verilog file ../rtl/UART_TX.v
HDL-1007 : analyze verilog file ../rtl/FIFO.v
HDL-1007 : analyze verilog file ../rtl/GPIO_IO.v
RUN-1002 : start command "elaborate -top CortexM0_SoC"
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
HDL-5007 WARNING: port 'CODENSEQ' remains unconnected for this instance in ../rtl/CortexM0_SoC.v(99)
HDL-1007 : elaborate module CortexM0_SoC in ../rtl/CortexM0_SoC.v(2)
HDL-1007 : elaborate module cortexm0ds_logic in ../rtl/cortexm0ds_logic.v(27)
HDL-1007 : elaborate module AHBlite_Interconnect in ../rtl/AHBlite_Interconnect.v(1)
HDL-1007 : elaborate module AHBlite_Decoder in ../rtl/AHBlite_Decoder.v(1)
HDL-1007 : elaborate module AHBlite_SlaveMUX in ../rtl/AHBlite_SlaveMUX.v(1)
HDL-5007 WARNING: case condition never applies in ../rtl/AHBlite_SlaveMUX.v(79)
HDL-5007 WARNING: case condition never applies in ../rtl/AHBlite_SlaveMUX.v(80)
HDL-5007 WARNING: case condition never applies in ../rtl/AHBlite_SlaveMUX.v(98)
HDL-5007 WARNING: case condition never applies in ../rtl/AHBlite_SlaveMUX.v(99)
HDL-5007 WARNING: case condition never applies in ../rtl/AHBlite_SlaveMUX.v(117)
HDL-5007 WARNING: case condition never applies in ../rtl/AHBlite_SlaveMUX.v(118)
HDL-1007 : elaborate module AHBlite_Block_RAM in ../rtl/AHBlite_Block_RAM.v(1)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 2 for port 'HRESP' in ../rtl/CortexM0_SoC.v(440)
HDL-1007 : elaborate module AHBlite_LED in ../rtl/AHBlite_LED.v(1)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 2 for port 'HRESP' in ../rtl/CortexM0_SoC.v(497)
HDL-1007 : elaborate module AHBlite_UART in ../rtl/AHBlite_UART.v(1)
HDL-1007 : elaborate module AHBlite_Matrix_Key in ../rtl/AHBlite_Matrix_Key.v(1)
HDL-1007 : elaborate module clkuart_pwm in ../rtl/clkuart_pwm.v(2)
HDL-1007 : elaborate module UART_RX in ../rtl/UART_RX.v(1)
HDL-1007 : elaborate module UART_TX in ../rtl/UART_TX.v(1)
HDL-1007 : elaborate module FIFO in ../rtl/FIFO.v(3)
HDL-1007 : elaborate module Block_RAM in ../rtl/Block_RAM.v(1)
HDL-5007 WARNING: net 'HREADYOUT_P5' does not have a driver in ../rtl/CortexM0_SoC.v(246)
HDL-5007 WARNING: net 'HRDATA_P5[31]' does not have a driver in ../rtl/CortexM0_SoC.v(247)
HDL-5007 WARNING: net 'HRESP_P5' does not have a driver in ../rtl/CortexM0_SoC.v(248)
HDL-5007 WARNING: net 'HREADYOUT_P6' does not have a driver in ../rtl/CortexM0_SoC.v(260)
HDL-5007 WARNING: net 'HRDATA_P6[31]' does not have a driver in ../rtl/CortexM0_SoC.v(261)
HDL-5007 WARNING: net 'HRESP_P6' does not have a driver in ../rtl/CortexM0_SoC.v(262)
HDL-5007 WARNING: net 'HREADYOUT_P7' does not have a driver in ../rtl/CortexM0_SoC.v(274)
HDL-5007 WARNING: net 'HRDATA_P7[31]' does not have a driver in ../rtl/CortexM0_SoC.v(275)
HDL-5007 WARNING: net 'HRESP_P7' does not have a driver in ../rtl/CortexM0_SoC.v(276)
HDL-1200 : Current top model is CortexM0_SoC
HDL-1100 : Inferred 2 RAMs.
RUN-1003 : finish command "elaborate -top CortexM0_SoC" in  2.974501s wall, 3.062500s user + 0.046875s system = 3.109375s CPU (104.5%)

RUN-1004 : used memory is 915 MB, reserved memory is 949 MB, peak memory is 1888 MB
RUN-1002 : start command "read_adc ../../week1/M0.adc"
RUN-1002 : start command "set_pin_assignment  Col[0]   LOCATION = E11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Col[1]   LOCATION = D11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Col[2]   LOCATION = C11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Col[3]   LOCATION = F10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  IO[0]   LOCATION = B14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  IO[1]   LOCATION = B15; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  IO[2]   LOCATION = B16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  IO[3]   LOCATION = C15; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  IO[4]   LOCATION = C16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  IO[5]   LOCATION = E13; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  IO[6]   LOCATION = E16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  IO[7]   LOCATION = F16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  QN_IIC_SCL   LOCATION = P7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  QN_IIC_SDA   LOCATION = L8; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  RSTn   LOCATION = A9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  RXD_1   LOCATION = F12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Row[0]   LOCATION = E10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Row[1]   LOCATION = C10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Row[2]   LOCATION = F9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Row[3]   LOCATION = D9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  SWCLK   LOCATION = R2; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  SWDIO   LOCATION = P2; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  System_clk   LOCATION = R7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  TXD_1   LOCATION = D12; IOSTANDARD = LVCMOS33; "
USR-6010 WARNING: ADC constraints: pin LED[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin LED[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin LED[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin LED[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin LED[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin LED[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin LED[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin LED[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin QN_REF24MHz has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file E:/TD/license/Anlogic.lic
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
SYN-1012 : SanityCheck: Model "CortexM0_SoC"
SYN-1012 : SanityCheck: Model "AHBlite_Interconnect"
SYN-1012 : SanityCheck: Model "AHBlite_Decoder"
SYN-1012 : SanityCheck: Model "AHBlite_SlaveMUX"
SYN-1012 : SanityCheck: Model "AHBlite_LED"
SYN-1012 : SanityCheck: Model "AHBlite_Matrix_Key"
SYN-1012 : SanityCheck: Model "AHBlite_Block_RAM"
SYN-1012 : SanityCheck: Model "Block_RAM"
SYN-1012 : SanityCheck: Model "UART_RX"
SYN-1012 : SanityCheck: Model "UART_TX"
SYN-1012 : SanityCheck: Model "FIFO"
SYN-1012 : SanityCheck: Model "AHBlite_UART"
SYN-1012 : SanityCheck: Model "clkuart_pwm"
SYN-1012 : SanityCheck: Model "cortexm0ds_logic"
SYN-1016 : Merged 12 instances.
SYN-1026 : Infer Logic BRAM(ram_mem_al_u00)
	 port mode: single dual port
	 port a size: 4096 x 32	 write mode: NORMAL
	 port b size: 4096 x 32	 write mode: READBEFOREWRITE
SYN-1026 : Infer Logic BRAM(ram_mem_al_u10)
	 port mode: single dual port
	 port a size: 4096 x 32	 write mode: NORMAL
	 port b size: 4096 x 32	 write mode: READBEFOREWRITE
SYN-1026 : Infer Logic BRAM(ram_mem_al_u20)
	 port mode: single dual port
	 port a size: 4096 x 32	 write mode: NORMAL
	 port b size: 4096 x 32	 write mode: READBEFOREWRITE
SYN-1026 : Infer Logic BRAM(ram_mem_al_u30)
	 port mode: single dual port
	 port a size: 4096 x 32	 write mode: NORMAL
	 port b size: 4096 x 32	 write mode: READBEFOREWRITE
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1016 : Merged 31 instances.
SYN-1027 : Infer Logic DRAM(al_ram_mem) read 32x8, write 32x8
SYN-1023 : Infer 1 Logic DRAMs, 0 Logic BRAMs.
SYN-1011 : Flatten model CortexM0_SoC
SYN-1011 : Flatten model AHBlite_Interconnect
SYN-1011 : Flatten model AHBlite_Decoder
SYN-1011 : Flatten model AHBlite_SlaveMUX
SYN-1016 : Merged 2 instances.
SYN-1011 : Flatten model AHBlite_LED
SYN-1011 : Flatten model AHBlite_Matrix_Key
SYN-1011 : Flatten model AHBlite_Block_RAM
SYN-1011 : Flatten model Block_RAM
SYN-1011 : Flatten model UART_RX
SYN-1011 : Flatten model UART_TX
SYN-1011 : Flatten model FIFO
SYN-1016 : Merged 5 instances.
SYN-1011 : Flatten model AHBlite_UART
SYN-1011 : Flatten model clkuart_pwm
SYN-1011 : Flatten model cortexm0ds_logic
SYN-1016 : Merged 75 instances.
SYN-5034 WARNING: Undriven pin: model "CortexM0_SoC" / pin "QN_IIC_SCL" net"QN_IIC_SCL"
SYN-5034 WARNING: Undriven pin: model "CortexM0_SoC" / pin "QN_REF24MHz" net"QN_REF24MHz"
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P5[0]" in ../rtl/CortexM0_SoC.v(247)
SYN-5014 WARNING: the net's pin: pin "i4" in ../rtl/AHBlite_SlaveMUX.v(110)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P5[1]" in ../rtl/CortexM0_SoC.v(247)
SYN-5014 WARNING: the net's pin: pin "i4" in ../rtl/AHBlite_SlaveMUX.v(110)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P5[2]" in ../rtl/CortexM0_SoC.v(247)
SYN-5014 WARNING: the net's pin: pin "i4" in ../rtl/AHBlite_SlaveMUX.v(110)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P5[3]" in ../rtl/CortexM0_SoC.v(247)
SYN-5014 WARNING: the net's pin: pin "i4" in ../rtl/AHBlite_SlaveMUX.v(110)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P5[4]" in ../rtl/CortexM0_SoC.v(247)
SYN-5014 WARNING: the net's pin: pin "i4" in ../rtl/AHBlite_SlaveMUX.v(110)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P5[5]" in ../rtl/CortexM0_SoC.v(247)
SYN-5014 WARNING: the net's pin: pin "i4" in ../rtl/AHBlite_SlaveMUX.v(110)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P5[6]" in ../rtl/CortexM0_SoC.v(247)
SYN-5014 WARNING: the net's pin: pin "i4" in ../rtl/AHBlite_SlaveMUX.v(110)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P5[7]" in ../rtl/CortexM0_SoC.v(247)
SYN-5014 WARNING: the net's pin: pin "i4" in ../rtl/AHBlite_SlaveMUX.v(110)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[0]" in ../rtl/CortexM0_SoC.v(261)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(110)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[1]" in ../rtl/CortexM0_SoC.v(261)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(110)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[2]" in ../rtl/CortexM0_SoC.v(261)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(110)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[3]" in ../rtl/CortexM0_SoC.v(261)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(110)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[4]" in ../rtl/CortexM0_SoC.v(261)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(110)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[5]" in ../rtl/CortexM0_SoC.v(261)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(110)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[6]" in ../rtl/CortexM0_SoC.v(261)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(110)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[7]" in ../rtl/CortexM0_SoC.v(261)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(110)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P7[0]" in ../rtl/CortexM0_SoC.v(275)
SYN-5014 WARNING: the net's pin: pin "i6" in ../rtl/AHBlite_SlaveMUX.v(110)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P7[1]" in ../rtl/CortexM0_SoC.v(275)
SYN-5014 WARNING: the net's pin: pin "i6" in ../rtl/AHBlite_SlaveMUX.v(110)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P7[2]" in ../rtl/CortexM0_SoC.v(275)
SYN-5014 WARNING: the net's pin: pin "i6" in ../rtl/AHBlite_SlaveMUX.v(110)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P7[3]" in ../rtl/CortexM0_SoC.v(275)
SYN-5014 WARNING: the net's pin: pin "i6" in ../rtl/AHBlite_SlaveMUX.v(110)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P7[4]" in ../rtl/CortexM0_SoC.v(275)
SYN-5014 WARNING: the net's pin: pin "i6" in ../rtl/AHBlite_SlaveMUX.v(110)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P7[5]" in ../rtl/CortexM0_SoC.v(275)
SYN-5014 WARNING: the net's pin: pin "i6" in ../rtl/AHBlite_SlaveMUX.v(110)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P7[6]" in ../rtl/CortexM0_SoC.v(275)
SYN-5014 WARNING: the net's pin: pin "i6" in ../rtl/AHBlite_SlaveMUX.v(110)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P7[7]" in ../rtl/CortexM0_SoC.v(275)
SYN-5014 WARNING: the net's pin: pin "i6" in ../rtl/AHBlite_SlaveMUX.v(110)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HREADYOUT_P5" in ../rtl/CortexM0_SoC.v(246)
SYN-5014 WARNING: the net's pin: pin "i4" in ../rtl/AHBlite_SlaveMUX.v(72)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HREADYOUT_P6" in ../rtl/CortexM0_SoC.v(260)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(72)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HREADYOUT_P7" in ../rtl/CortexM0_SoC.v(274)
SYN-5014 WARNING: the net's pin: pin "i6" in ../rtl/AHBlite_SlaveMUX.v(72)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRESP_P5" in ../rtl/CortexM0_SoC.v(248)
SYN-5014 WARNING: the net's pin: pin "i4" in ../rtl/AHBlite_SlaveMUX.v(91)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRESP_P6" in ../rtl/CortexM0_SoC.v(262)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(91)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRESP_P7" in ../rtl/CortexM0_SoC.v(276)
SYN-5014 WARNING: the net's pin: pin "i6" in ../rtl/AHBlite_SlaveMUX.v(91)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1014 : Optimize round 1
SYN-1032 : 22611/546 useful/useless nets, 22149/245 useful/useless insts
SYN-1021 : Optimized 38 onehot mux instances.
SYN-1020 : Optimized 50 distributor mux.
SYN-1016 : Merged 83 instances.
SYN-1015 : Optimize round 1, 1014 better
SYN-1014 : Optimize round 2
SYN-1032 : 22518/32 useful/useless nets, 22057/132 useful/useless insts
SYN-1015 : Optimize round 2, 160 better
SYN-1014 : Optimize round 3
SYN-1015 : Optimize round 3, 0 better
SYN-1014 : Optimize round 1
SYN-1044 : Optimized 147 inv instances.
SYN-1032 : 20667/391 useful/useless nets, 20456/339 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1016 : Merged 58 instances.
SYN-1015 : Optimize round 1, 4277 better
SYN-1014 : Optimize round 2
SYN-1032 : 19629/1 useful/useless nets, 19418/6 useful/useless insts
SYN-1015 : Optimize round 2, 7 better
SYN-1014 : Optimize round 3
SYN-1032 : 19624/0 useful/useless nets, 19413/1 useful/useless insts
SYN-1015 : Optimize round 3, 4 better
SYN-1014 : Optimize round 4
SYN-1015 : Optimize round 4, 0 better
RUN-1003 : finish command "optimize_rtl" in  4.286530s wall, 4.781250s user + 0.421875s system = 5.203125s CPU (121.4%)

RUN-1004 : used memory is 921 MB, reserved memory is 954 MB, peak memory is 1888 MB
RUN-1002 : start command "report_area -file CortexM0_SOC_rtl.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC***

IO Statistics
#IO                        33
  #input                    8
  #output                  15
  #inout                   10

Gate Statistics
#Basic gates            19653
  #and                   9327
  #nand                     0
  #or                    1968
  #nor                      0
  #xor                     73
  #xnor                     0
  #buf                      0
  #not                   6332
  #bufif1                   3
  #MX21                   531
  #FADD                     0
  #DFF                   1419
  #LATCH                    0
#MACRO_ADD                 17
#MACRO_EQ                  48
#MACRO_MULT                 1
#MACRO_MUX                144

Report Hierarchy Area:
+----------------------------------------------------+
|Instance  |Module           |gates  |seq    |macros |
+----------------------------------------------------+
|top       |CortexM0_SoC     |18234  |1419   |67     |
|  u_logic |cortexm0ds_logic |18085  |1285   |14     |
+----------------------------------------------------+

RUN-1002 : start command "read_sdc ../../week1/Task2.sdc"
RUN-1002 : start command "get_ports  System_clk "
RUN-1002 : start command "create_clock -name System_clk -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: System_clk, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1104 : Import SDC file ../../week1/Task2.sdc finished, there are 0 nets kept by constraints.
RUN-1002 : start command "export_db CortexM0_SOC_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db CortexM0_SOC_rtl.db" in  1.832523s wall, 1.781250s user + 0.046875s system = 1.828125s CPU (99.8%)

RUN-1004 : used memory is 932 MB, reserved memory is 966 MB, peak memory is 1888 MB
RUN-1002 : start command "optimize_gate -maparea CortexM0_SOC_gate.area"
RUN-1001 : Open license file E:/TD/license/Anlogic.lic
RUN-1001 : Print Gate Property
RUN-1001 : ----------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  
RUN-1001 : ----------------------------------------------------------
RUN-1001 :        auto_partition       |    fine    |       fine       
RUN-1001 :         cascade_dsp         |    off     |       off        
RUN-1001 :         cascade_eram        |     on     |        on        
RUN-1001 :        gate_sim_model       |    off     |       off        
RUN-1001 :        map_sim_model        |    off     |       off        
RUN-1001 :           opt_area          |   medium   |      medium      
RUN-1001 :          opt_timing         |    auto    |       auto       
RUN-1001 :         pack_effort         |   medium   |      medium      
RUN-1001 :      pack_lslice_ripple     |     on     |        on        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        
RUN-1001 :        pack_seq_in_io       |     on     |        on        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        
RUN-1001 :            report           |  standard  |     standard     
RUN-1001 : ----------------------------------------------------------
SYN-2001 : Map 33 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2531 : Dram(UART1_TX/FIFO/al_ram_mem) write 32x8, read 32x8
SYN-2531 : DRAM UART1_TX/FIFO/al_ram_mem has no init file
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 20243/9 useful/useless nets, 19912/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 9 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1016 : Merged 140 instances.
SYN-2501 : Optimize round 1, 501 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 10 macro adder
SYN-1019 : Optimized 405 mux instances.
SYN-1016 : Merged 18 instances.
SYN-1032 : 20719/417 useful/useless nets, 20395/1 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Map 1 macro multiplier
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 19717/68 useful/useless nets, 19418/1 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 69 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 0 better
SYN-2501 : Map 8 macro adder
SYN-1016 : Merged 8 instances.
SYN-1032 : 20151/2 useful/useless nets, 19920/0 useful/useless insts
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3004 : Optimized 1 const0 DFF(s)
SYN-1032 : 20789/4 useful/useless nets, 20558/4 useful/useless insts
SYN-3004 : Optimized 1 const0 DFF(s)
SYN-1032 : 20787/2 useful/useless nets, 20556/2 useful/useless insts
SYN-1032 : 21171/68 useful/useless nets, 20833/62 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 13, tpin num: 64679, tnet num: 21189, tinst num: 20836, tnode num: 88706, tedge num: 98714.
TMR-2508 : Levelizing timing graph completed, there are 281 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 21189 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 240 (3.48), #lev = 6 (3.03)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 239 (3.39), #lev = 5 (3.05)
SYN-3001 : Logic optimization runtime opt =   0.04 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 712 instances into 245 LUTs, name keeping = 66%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 5143 (3.98), #lev = 20 (8.30)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 5108 (3.88), #lev = 18 (7.70)
SYN-3001 : Logic optimization runtime opt =   1.35 sec, map = 4848.29 sec
SYN-3001 : Mapper mapped 18427 instances into 5108 LUTs, name keeping = 32%.
RUN-1002 : start command "report_area -file CortexM0_SOC_gate.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC***

IO Statistics
#IO                        33
  #input                    8
  #output                  15
  #inout                   10

LUT Statistics
#Total_luts              5588
  #lut4                  3676
  #lut5                  1677
  #lut6                     0
  #lut5_mx41                0
  #lut4_alu1b             235

Utilization Statistics
#lut                     5588   out of  19600   28.51%
#reg                     1413   out of  19600    7.21%
#le                         0
#dsp                        3   out of     29   10.34%
#bram                       0   out of     64    0.00%
  #bram9k                   0
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#dram                       4
#pad                       33   out of    188   17.55%
  #ireg                     0
  #oreg                     4
  #treg                     0
#pll                        0   out of      4    0.00%

Report Hierarchy Area:
+--------------------------------------------------------------------+
|Instance  |Module           |lut    |ripple |seq    |bram   |dsp    |
+--------------------------------------------------------------------+
|top       |CortexM0_SoC     |5353   |235    |1417   |0      |3      |
|  u_logic |cortexm0ds_logic |5108   |173    |1283   |0      |3      |
+--------------------------------------------------------------------+

SYN-1001 : Packing model "CortexM0_SoC" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 130 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 29 adder to BLE ...
SYN-4008 : Packed 29 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4013 : Packed 4 DRAM and 0 SEQ.
SYN-1001 : Packing model "cortexm0ds_logic" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 1283 DFF/LATCH to SEQ ...
SYN-4009 : Pack 3 carry chain into lslice
SYN-4007 : Packing 76 adder to BLE ...
SYN-4008 : Packed 76 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1003 : finish command "optimize_gate -maparea CortexM0_SOC_gate.area" in  17.602485s wall, 17.875000s user + 0.359375s system = 18.234375s CPU (103.6%)

RUN-1004 : used memory is 1097 MB, reserved memory is 1104 MB, peak memory is 1888 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
SYN-1011 : Flatten model cortexm0ds_logic
SYN-1016 : Merged 1 instances.
SYN-1016 : Merged 2 instances.
RUN-1002 : start command "read_sdc ../../week1/Task2.sdc"
RUN-1002 : start command "get_ports  System_clk "
RUN-1002 : start command "create_clock -name System_clk -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: System_clk, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1104 : Import SDC file ../../week1/Task2.sdc finished, there are 0 nets kept by constraints.
RUN-1002 : start command "export_db CortexM0_SOC_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db CortexM0_SOC_gate.db" in  2.803105s wall, 2.812500s user + 0.171875s system = 2.984375s CPU (106.5%)

RUN-1004 : used memory is 1105 MB, reserved memory is 1111 MB, peak memory is 1888 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file E:/TD/license/Anlogic.lic
RUN-1001 : Print Place Property
RUN-1001 : ------------------------------------------------
RUN-1001 :     Parameters    |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------
RUN-1001 :   detailed_place  |     on     |        on        
RUN-1001 :       effort      |   medium   |      medium      
RUN-1001 :     opt_timing    |   medium   |      medium      
RUN-1001 :    pr_strategy    |     1      |        1         
RUN-1001 :     relaxation    |    1.00    |       1.00       
RUN-1001 :      retiming     |    off     |       off        
RUN-1001 : ------------------------------------------------
RUN-1002 : start command "set_param place timing_factor 2.5"
RUN-1002 : start command "set_param route tactics length"
RUN-1002 : start command "set_param route least_critical_net_perc 20"
RUN-1002 : start command "set_param route most_critical_net_perc 60"
PHY-3001 : Placer runs in 8 thread(s).
SYN-4024 : Net "System_clk_pad" drive clk pins.
SYN-4024 : Net "u_logic/SWCLKTCK_pad" drive clk pins.
SYN-4024 : Net "LED_Interface/light_clk" drive clk pins.
SYN-4025 : Tag rtl::Net LED_Interface/light_clk as clock net
SYN-4025 : Tag rtl::Net System_clk_pad as clock net
SYN-4025 : Tag rtl::Net u_logic/SWCLKTCK_pad as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u_logic/SWCLKTCK_pad to drive 107 clock pins.
SYN-4015 : Create BUFG instance for clk Net LED_Interface/light_clk to drive 20 clock pins.
PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 6907 instances
RUN-1001 : 5352 luts, 1413 seqs, 63 mslices, 38 lslices, 33 pads, 0 brams, 3 dsps
RUN-1001 : There are total 7218 nets
RUN-1001 : 3623 nets have 2 pins
RUN-1001 : 2644 nets have [3 - 5] pins
RUN-1001 : 604 nets have [6 - 10] pins
RUN-1001 : 186 nets have [11 - 20] pins
RUN-1001 : 149 nets have [21 - 99] pins
RUN-1001 : 12 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 6905 instances, 5352 luts, 1413 seqs, 101 slices, 15 macros(101 instances: 63 mslices 38 lslices)
PHY-3001 : Cell area utilization is 28%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 13, tpin num: 32684, tnet num: 7172, tinst num: 6905, tnode num: 36982, tedge num: 52928.
TMR-2508 : Levelizing timing graph completed, there are 45 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 7172 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.792248s wall, 0.890625s user + 0.031250s system = 0.921875s CPU (116.4%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 1.67419e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 6905.
PHY-3001 : End clustering;  0.000018s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 28%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1346): len = 1.46491e+06, overlap = 6.75
PHY-3002 : Step(1347): len = 1.29671e+06, overlap = 6.75
PHY-3002 : Step(1348): len = 1.20434e+06, overlap = 7.9375
PHY-3002 : Step(1349): len = 1.11482e+06, overlap = 4.0625
PHY-3002 : Step(1350): len = 1.10058e+06, overlap = 6.4375
PHY-3002 : Step(1351): len = 1.08192e+06, overlap = 7.8125
PHY-3002 : Step(1352): len = 1.06026e+06, overlap = 5.3125
PHY-3002 : Step(1353): len = 942429, overlap = 36.0938
PHY-3002 : Step(1354): len = 825572, overlap = 54.4375
PHY-3002 : Step(1355): len = 769980, overlap = 76.1563
PHY-3002 : Step(1356): len = 741478, overlap = 82.8125
PHY-3002 : Step(1357): len = 718767, overlap = 85.3438
PHY-3002 : Step(1358): len = 710930, overlap = 86.5
PHY-3002 : Step(1359): len = 699372, overlap = 89.5938
PHY-3002 : Step(1360): len = 680400, overlap = 96.3125
PHY-3002 : Step(1361): len = 672947, overlap = 97.9375
PHY-3002 : Step(1362): len = 667059, overlap = 100.438
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 7.14532e-05
PHY-3002 : Step(1363): len = 665501, overlap = 98.7188
PHY-3002 : Step(1364): len = 661353, overlap = 96.625
PHY-3002 : Step(1365): len = 655670, overlap = 93.8438
PHY-3002 : Step(1366): len = 653747, overlap = 93.4375
PHY-3002 : Step(1367): len = 651034, overlap = 90.0938
PHY-3002 : Step(1368): len = 645065, overlap = 84.5938
PHY-3002 : Step(1369): len = 641488, overlap = 85.0625
PHY-3002 : Step(1370): len = 639823, overlap = 81.375
PHY-3002 : Step(1371): len = 634348, overlap = 73.3125
PHY-3002 : Step(1372): len = 630851, overlap = 72.4688
PHY-3002 : Step(1373): len = 629051, overlap = 70.0625
PHY-3002 : Step(1374): len = 625020, overlap = 70.5938
PHY-3002 : Step(1375): len = 622281, overlap = 65.4375
PHY-3002 : Step(1376): len = 620344, overlap = 66.2813
PHY-3002 : Step(1377): len = 616396, overlap = 62.4688
PHY-3002 : Step(1378): len = 613183, overlap = 63.2813
PHY-3002 : Step(1379): len = 611703, overlap = 60.7813
PHY-3002 : Step(1380): len = 606706, overlap = 59.2188
PHY-3002 : Step(1381): len = 602453, overlap = 57.8438
PHY-3002 : Step(1382): len = 600329, overlap = 59.9688
PHY-3002 : Step(1383): len = 598038, overlap = 58.1875
PHY-3002 : Step(1384): len = 589336, overlap = 57.3438
PHY-3002 : Step(1385): len = 587442, overlap = 55.25
PHY-3002 : Step(1386): len = 582468, overlap = 55.75
PHY-3002 : Step(1387): len = 580052, overlap = 55.4063
PHY-3002 : Step(1388): len = 578576, overlap = 55.8125
PHY-3002 : Step(1389): len = 574004, overlap = 55.8125
PHY-3002 : Step(1390): len = 570407, overlap = 54.6875
PHY-3002 : Step(1391): len = 568533, overlap = 55.4375
PHY-3002 : Step(1392): len = 565138, overlap = 55.25
PHY-3002 : Step(1393): len = 562850, overlap = 55.5313
PHY-3002 : Step(1394): len = 561457, overlap = 55.5313
PHY-3002 : Step(1395): len = 556822, overlap = 54.3438
PHY-3002 : Step(1396): len = 548919, overlap = 56.9063
PHY-3002 : Step(1397): len = 547317, overlap = 58.8125
PHY-3002 : Step(1398): len = 544481, overlap = 59.3438
PHY-3002 : Step(1399): len = 542649, overlap = 60.0313
PHY-3002 : Step(1400): len = 541413, overlap = 58.5938
PHY-3002 : Step(1401): len = 524477, overlap = 55.6563
PHY-3002 : Step(1402): len = 518796, overlap = 54.5
PHY-3002 : Step(1403): len = 517913, overlap = 55.125
PHY-3002 : Step(1404): len = 515235, overlap = 57.75
PHY-3002 : Step(1405): len = 514082, overlap = 57.6875
PHY-3002 : Step(1406): len = 512227, overlap = 57.2188
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000142906
PHY-3002 : Step(1407): len = 515496, overlap = 54.8438
PHY-3002 : Step(1408): len = 536343, overlap = 36.0625
PHY-3002 : Step(1409): len = 538600, overlap = 32.5313
PHY-3002 : Step(1410): len = 538400, overlap = 32.2813
PHY-3002 : Step(1411): len = 540096, overlap = 31.625
PHY-3002 : Step(1412): len = 548065, overlap = 26.8438
PHY-3002 : Step(1413): len = 547601, overlap = 26.0938
PHY-3002 : Step(1414): len = 547804, overlap = 25.9375
PHY-3002 : Step(1415): len = 548606, overlap = 25.4688
PHY-3002 : Step(1416): len = 548321, overlap = 24.8438
PHY-3002 : Step(1417): len = 548662, overlap = 25.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000258986
PHY-3002 : Step(1418): len = 552148, overlap = 22.3125
PHY-3002 : Step(1419): len = 561988, overlap = 21.9063
PHY-3002 : Step(1420): len = 565418, overlap = 21.25
PHY-3002 : Step(1421): len = 566377, overlap = 20.7813
PHY-3002 : Step(1422): len = 573799, overlap = 19.9063
PHY-3002 : Step(1423): len = 581283, overlap = 17.7188
PHY-3002 : Step(1424): len = 581945, overlap = 17.4688
PHY-3002 : Step(1425): len = 583790, overlap = 17.25
PHY-3002 : Step(1426): len = 593208, overlap = 13.25
PHY-3002 : Step(1427): len = 593658, overlap = 12.625
PHY-3002 : Step(1428): len = 594209, overlap = 12.125
PHY-3002 : Step(1429): len = 596452, overlap = 10.7813
PHY-3002 : Step(1430): len = 597348, overlap = 10.2188
PHY-3002 : Step(1431): len = 597862, overlap = 9.53125
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000460301
PHY-3002 : Step(1432): len = 598622, overlap = 9.1875
PHY-3002 : Step(1433): len = 608302, overlap = 7.25
PHY-3002 : Step(1434): len = 614756, overlap = 6.5
PHY-3002 : Step(1435): len = 614766, overlap = 6.1875
PHY-3002 : Step(1436): len = 615607, overlap = 3.9375
PHY-3002 : Step(1437): len = 618789, overlap = 1.6875
PHY-3002 : Step(1438): len = 622177, overlap = 3.78125
PHY-3002 : Step(1439): len = 622845, overlap = 6.03125
PHY-3002 : Step(1440): len = 624565, overlap = 3.71875
PHY-3002 : Step(1441): len = 629525, overlap = 5.71875
PHY-3002 : Step(1442): len = 631117, overlap = 5.65625
PHY-3002 : Step(1443): len = 631426, overlap = 5.53125
PHY-3002 : Step(1444): len = 632459, overlap = 3.28125
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00074861
PHY-3002 : Step(1445): len = 633411, overlap = 5.5625
PHY-3002 : Step(1446): len = 640649, overlap = 7.6875
PHY-3002 : Step(1447): len = 643195, overlap = 1
PHY-3002 : Step(1448): len = 644255, overlap = 5.5
PHY-3002 : Step(1449): len = 646249, overlap = 5.84375
PHY-3002 : Step(1450): len = 648179, overlap = 1.15625
PHY-3002 : Step(1451): len = 649880, overlap = 3.40625
PHY-3002 : Step(1452): len = 651321, overlap = 3.3125
PHY-3002 : Step(1453): len = 652642, overlap = 5.46875
PHY-3002 : Step(1454): len = 655546, overlap = 5.46875
PHY-3002 : Step(1455): len = 657250, overlap = 3.21875
PHY-3002 : Step(1456): len = 657947, overlap = 3.125
PHY-3002 : Step(1457): len = 659448, overlap = 5.125
PHY-3002 : Step(1458): len = 663955, overlap = 6.75
PHY-3002 : Step(1459): len = 665144, overlap = 2.25
PHY-3002 : Step(1460): len = 665408, overlap = 2.25
PHY-3002 : Step(1461): len = 668044, overlap = 4.5
PHY-3002 : Step(1462): len = 676282, overlap = 6.75
PHY-3002 : Step(1463): len = 676028, overlap = 4.5
PHY-3002 : Step(1464): len = 675950, overlap = 2.25
PHY-3002 : Step(1465): len = 675990, overlap = 2.25
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00140465
PHY-3002 : Step(1466): len = 679407, overlap = 4.5
PHY-3002 : Step(1467): len = 682713, overlap = 4.5
PHY-3002 : Step(1468): len = 683175, overlap = 4.5
PHY-3002 : Step(1469): len = 683918, overlap = 2.25
PHY-3002 : Step(1470): len = 686106, overlap = 4.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.011723s wall, 0.000000s user + 0.031250s system = 0.031250s CPU (266.6%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 34%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.50378e+06, over cnt = 467(1%), over = 586, worst = 4
PHY-1002 : len = 1.50609e+06, over cnt = 310(0%), over = 366, worst = 3
PHY-1002 : len = 1.50705e+06, over cnt = 240(0%), over = 273, worst = 2
PHY-1002 : len = 1.50843e+06, over cnt = 136(0%), over = 156, worst = 2
PHY-1002 : len = 1.50798e+06, over cnt = 100(0%), over = 111, worst = 2
PHY-1001 : End global iterations;  1.000368s wall, 1.531250s user + 0.078125s system = 1.609375s CPU (160.9%)

PHY-1001 : Congestion index: top1 = 75.63, top5 = 66.25, top10 = 58.75, top15 = 52.50.
PHY-3001 : End congestion estimation;  1.522496s wall, 2.046875s user + 0.078125s system = 2.125000s CPU (139.6%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7172 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.645507s wall, 0.640625s user + 0.000000s system = 0.640625s CPU (99.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 8.6475e-05
PHY-3002 : Step(1471): len = 643789, overlap = 8.6875
PHY-3002 : Step(1472): len = 604812, overlap = 18.75
PHY-3002 : Step(1473): len = 578307, overlap = 28.375
PHY-3002 : Step(1474): len = 551654, overlap = 33.6563
PHY-3002 : Step(1475): len = 527277, overlap = 41.2813
PHY-3002 : Step(1476): len = 506624, overlap = 46.1563
PHY-3002 : Step(1477): len = 487124, overlap = 51.125
PHY-3002 : Step(1478): len = 472502, overlap = 55.5938
PHY-3002 : Step(1479): len = 459174, overlap = 57.375
PHY-3002 : Step(1480): len = 449435, overlap = 63.2188
PHY-3002 : Step(1481): len = 441202, overlap = 65.9063
PHY-3002 : Step(1482): len = 434226, overlap = 62.1875
PHY-3002 : Step(1483): len = 429868, overlap = 59.2813
PHY-3002 : Step(1484): len = 426323, overlap = 55.6563
PHY-3002 : Step(1485): len = 423936, overlap = 53.5
PHY-3002 : Step(1486): len = 420886, overlap = 53.1563
PHY-3002 : Step(1487): len = 418816, overlap = 54.0313
PHY-3002 : Step(1488): len = 416275, overlap = 54.7813
PHY-3002 : Step(1489): len = 413531, overlap = 53.9375
PHY-3002 : Step(1490): len = 411247, overlap = 55.6563
PHY-3002 : Step(1491): len = 409284, overlap = 57.375
PHY-3002 : Step(1492): len = 406346, overlap = 56.0938
PHY-3002 : Step(1493): len = 403933, overlap = 56.3125
PHY-3002 : Step(1494): len = 401761, overlap = 56.0938
PHY-3002 : Step(1495): len = 399128, overlap = 56.75
PHY-3002 : Step(1496): len = 396621, overlap = 57.5
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00017295
PHY-3002 : Step(1497): len = 407637, overlap = 42.9375
PHY-3002 : Step(1498): len = 420805, overlap = 29.625
PHY-3002 : Step(1499): len = 429200, overlap = 25.0625
PHY-3002 : Step(1500): len = 436308, overlap = 21.25
PHY-3002 : Step(1501): len = 442758, overlap = 18.5
PHY-3002 : Step(1502): len = 443857, overlap = 17.3125
PHY-3002 : Step(1503): len = 445449, overlap = 18.1875
PHY-3002 : Step(1504): len = 446963, overlap = 19.5
PHY-3002 : Step(1505): len = 444672, overlap = 19.5938
PHY-3002 : Step(1506): len = 443615, overlap = 18.5
PHY-3002 : Step(1507): len = 442063, overlap = 17.6563
PHY-3002 : Step(1508): len = 440823, overlap = 16.7188
PHY-3002 : Step(1509): len = 438735, overlap = 16.2188
PHY-3002 : Step(1510): len = 436328, overlap = 16.0938
PHY-3002 : Step(1511): len = 434322, overlap = 17
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.0003459
PHY-3002 : Step(1512): len = 452180, overlap = 12.6875
PHY-3002 : Step(1513): len = 463456, overlap = 9.65625
PHY-3002 : Step(1514): len = 470121, overlap = 8.75
PHY-3002 : Step(1515): len = 474259, overlap = 8.375
PHY-3002 : Step(1516): len = 477738, overlap = 7.59375
PHY-3002 : Step(1517): len = 480828, overlap = 7.1875
PHY-3002 : Step(1518): len = 483711, overlap = 6.96875
PHY-3002 : Step(1519): len = 484238, overlap = 6.09375
PHY-3002 : Step(1520): len = 483859, overlap = 6
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.0006918
PHY-3002 : Step(1521): len = 494606, overlap = 4.5625
PHY-3002 : Step(1522): len = 502570, overlap = 4.5625
PHY-3002 : Step(1523): len = 509269, overlap = 3.53125
PHY-3002 : Step(1524): len = 512512, overlap = 3.40625
PHY-3002 : Step(1525): len = 516512, overlap = 2.625
PHY-3002 : Step(1526): len = 516515, overlap = 3.125
PHY-3002 : Step(1527): len = 516541, overlap = 2.9375
PHY-3002 : Step(1528): len = 515009, overlap = 2.65625
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.0013836
PHY-3002 : Step(1529): len = 526143, overlap = 1.4375
PHY-3002 : Step(1530): len = 535436, overlap = 0.71875
PHY-3002 : Step(1531): len = 540617, overlap = 0.25
PHY-3002 : Step(1532): len = 545540, overlap = 0.46875
PHY-3002 : Step(1533): len = 545754, overlap = 0.625
PHY-3002 : Step(1534): len = 544477, overlap = 0.71875
PHY-3002 : Step(1535): len = 542733, overlap = 0.625
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 34%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.30046e+06, over cnt = 366(1%), over = 477, worst = 3
PHY-1002 : len = 1.30313e+06, over cnt = 205(0%), over = 240, worst = 3
PHY-1002 : len = 1.30298e+06, over cnt = 132(0%), over = 146, worst = 2
PHY-1002 : len = 1.30236e+06, over cnt = 75(0%), over = 83, worst = 2
PHY-1002 : len = 1.30182e+06, over cnt = 48(0%), over = 54, worst = 2
PHY-1001 : End global iterations;  0.878158s wall, 1.593750s user + 0.062500s system = 1.656250s CPU (188.6%)

PHY-1001 : Congestion index: top1 = 53.13, top5 = 45.00, top10 = 40.63, top15 = 37.50.
PHY-3001 : End congestion estimation;  1.416267s wall, 2.125000s user + 0.062500s system = 2.187500s CPU (154.5%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7172 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.528551s wall, 0.562500s user + 0.031250s system = 0.593750s CPU (112.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000852784
PHY-3002 : Step(1536): len = 537602, overlap = 12.0938
PHY-3002 : Step(1537): len = 522691, overlap = 8.8125
PHY-3002 : Step(1538): len = 510090, overlap = 8.375
PHY-3002 : Step(1539): len = 497421, overlap = 7.875
PHY-3002 : Step(1540): len = 484716, overlap = 6.0625
PHY-3002 : Step(1541): len = 477229, overlap = 9
PHY-3002 : Step(1542): len = 470584, overlap = 8.09375
PHY-3002 : Step(1543): len = 465830, overlap = 7.375
PHY-3002 : Step(1544): len = 461085, overlap = 8.625
PHY-3002 : Step(1545): len = 458523, overlap = 10.25
PHY-3002 : Step(1546): len = 456424, overlap = 13.3438
PHY-3002 : Step(1547): len = 454699, overlap = 13.9375
PHY-3002 : Step(1548): len = 453116, overlap = 14.0625
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00170557
PHY-3002 : Step(1549): len = 459900, overlap = 10.5313
PHY-3002 : Step(1550): len = 465059, overlap = 9.625
PHY-3002 : Step(1551): len = 469719, overlap = 10.375
PHY-3002 : Step(1552): len = 473703, overlap = 6.59375
PHY-3002 : Step(1553): len = 476672, overlap = 7.125
PHY-3002 : Step(1554): len = 478556, overlap = 6.625
PHY-3002 : Step(1555): len = 480543, overlap = 5.65625
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00341114
PHY-3002 : Step(1556): len = 486644, overlap = 5.375
PHY-3002 : Step(1557): len = 491903, overlap = 4.96875
PHY-3002 : Step(1558): len = 495223, overlap = 2.25
PHY-3002 : Step(1559): len = 497472, overlap = 3.84375
PHY-3002 : Step(1560): len = 500410, overlap = 3.96875
PHY-3002 : Step(1561): len = 503446, overlap = 3.875
PHY-3002 : Step(1562): len = 505934, overlap = 4.75
PHY-3002 : Step(1563): len = 506689, overlap = 4.25
PHY-3002 : Step(1564): len = 508679, overlap = 4.15625
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00676073
PHY-3002 : Step(1565): len = 511360, overlap = 4.53125
PHY-3002 : Step(1566): len = 514662, overlap = 3.3125
PHY-3002 : Step(1567): len = 518028, overlap = 3.65625
PHY-3002 : Step(1568): len = 520670, overlap = 3.4375
PHY-3002 : Step(1569): len = 523565, overlap = 3.21875
PHY-3002 : Step(1570): len = 525646, overlap = 4.125
PHY-3002 : Step(1571): len = 527647, overlap = 3.34375
PHY-3002 : Step(1572): len = 528674, overlap = 3.65625
PHY-3002 : Step(1573): len = 529737, overlap = 2.875
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.0121372
PHY-3002 : Step(1574): len = 530980, overlap = 3.90625
PHY-3002 : Step(1575): len = 533855, overlap = 3
PHY-3002 : Step(1576): len = 536488, overlap = 3.5625
PHY-3002 : Step(1577): len = 537582, overlap = 3.46875
PHY-3002 : Step(1578): len = 539462, overlap = 3.46875
PHY-3002 : Step(1579): len = 542065, overlap = 3.28125
PHY-3002 : Step(1580): len = 542913, overlap = 3.96875
PHY-3002 : Step(1581): len = 543734, overlap = 4.0625
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.0203198
PHY-3002 : Step(1582): len = 544487, overlap = 3.90625
PHY-3002 : Step(1583): len = 546608, overlap = 3.03125
PHY-3002 : Step(1584): len = 548460, overlap = 3.8125
PHY-3002 : Step(1585): len = 549270, overlap = 3.21875
PHY-3002 : Step(1586): len = 550164, overlap = 3.46875
PHY-3002 : Step(1587): len = 551123, overlap = 2.6875
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 76.44 peak overflow 1.19
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.34023e+06, over cnt = 216(0%), over = 266, worst = 3
PHY-1002 : len = 1.34119e+06, over cnt = 132(0%), over = 155, worst = 3
PHY-1002 : len = 1.34154e+06, over cnt = 81(0%), over = 91, worst = 2
PHY-1002 : len = 1.341e+06, over cnt = 52(0%), over = 58, worst = 2
PHY-1002 : len = 1.34059e+06, over cnt = 40(0%), over = 45, worst = 2
PHY-1001 : End global iterations;  0.863801s wall, 1.484375s user + 0.000000s system = 1.484375s CPU (171.8%)

PHY-1001 : Congestion index: top1 = 51.25, top5 = 44.38, top10 = 40.63, top15 = 37.50.
PHY-1001 : End incremental global routing;  1.412044s wall, 2.078125s user + 0.000000s system = 2.078125s CPU (147.2%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7172 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.396648s wall, 0.375000s user + 0.000000s system = 0.375000s CPU (94.5%)

OPT-1001 : 20 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 33 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 6849 has valid locations, 146 needs to be replaced
PHY-3001 : design contains 7031 instances, 5361 luts, 1530 seqs, 101 slices, 15 macros(101 instances: 63 mslices 38 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 568836
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 34%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.24566e+06, over cnt = 239(0%), over = 282, worst = 3
PHY-1002 : len = 1.24696e+06, over cnt = 118(0%), over = 134, worst = 3
PHY-1002 : len = 1.24717e+06, over cnt = 67(0%), over = 74, worst = 2
PHY-1002 : len = 1.24602e+06, over cnt = 31(0%), over = 34, worst = 2
PHY-1002 : len = 1.24582e+06, over cnt = 26(0%), over = 28, worst = 2
PHY-1001 : End global iterations;  0.956648s wall, 1.593750s user + 0.046875s system = 1.640625s CPU (171.5%)

PHY-1001 : Congestion index: top1 = 51.88, top5 = 44.38, top10 = 40.63, top15 = 36.25.
PHY-3001 : End congestion estimation;  2.116382s wall, 2.781250s user + 0.125000s system = 2.906250s CPU (137.3%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7298 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.421417s wall, 0.421875s user + 0.015625s system = 0.437500s CPU (103.8%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1588): len = 568417, overlap = 0
PHY-3002 : Step(1589): len = 568417, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 34%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.24681e+06, over cnt = 46(0%), over = 48, worst = 2
PHY-1002 : len = 1.24682e+06, over cnt = 35(0%), over = 36, worst = 2
PHY-1002 : len = 1.24668e+06, over cnt = 29(0%), over = 30, worst = 2
PHY-1002 : len = 1.24663e+06, over cnt = 23(0%), over = 24, worst = 2
PHY-1002 : len = 1.24667e+06, over cnt = 20(0%), over = 21, worst = 2
PHY-1001 : End global iterations;  0.586703s wall, 0.656250s user + 0.015625s system = 0.671875s CPU (114.5%)

PHY-1001 : Congestion index: top1 = 52.50, top5 = 44.38, top10 = 40.63, top15 = 36.25.
PHY-3001 : End congestion estimation;  1.103512s wall, 1.156250s user + 0.031250s system = 1.187500s CPU (107.6%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7298 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.440246s wall, 0.468750s user + 0.000000s system = 0.468750s CPU (106.5%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00492023
PHY-3002 : Step(1590): len = 568208, overlap = 2.84375
PHY-3002 : Step(1591): len = 568208, overlap = 2.84375
PHY-3001 : Final: Len = 568208, Over = 2.84375
PHY-3001 : End incremental placement;  4.453483s wall, 5.296875s user + 0.281250s system = 5.578125s CPU (125.3%)

OPT-1001 : End high-fanout net optimization;  6.861566s wall, 8.375000s user + 0.281250s system = 8.656250s CPU (126.2%)

OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.24716e+06, over cnt = 259(0%), over = 305, worst = 3
PHY-1002 : len = 1.24866e+06, over cnt = 129(0%), over = 145, worst = 3
PHY-1002 : len = 1.24905e+06, over cnt = 79(0%), over = 87, worst = 2
PHY-1002 : len = 1.24893e+06, over cnt = 34(0%), over = 39, worst = 2
PHY-1002 : len = 1.24814e+06, over cnt = 25(0%), over = 27, worst = 2
PHY-1001 : End global iterations;  0.900187s wall, 1.609375s user + 0.015625s system = 1.625000s CPU (180.5%)

PHY-1001 : Congestion index: top1 = 51.88, top5 = 44.38, top10 = 40.63, top15 = 36.88.
OPT-1001 : End congestion update;  1.437829s wall, 2.171875s user + 0.031250s system = 2.203125s CPU (153.2%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 7298 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.348919s wall, 0.359375s user + 0.000000s system = 0.359375s CPU (103.0%)

OPT-1001 : Start: WNS 245 TNS 0 NUM_FEPS 0
OPT-1001 : Iter 1: improved WNS 1209 TNS 0 NUM_FEPS 0 with 17 cells processed and 4196 slack improved
OPT-1001 : Iter 2: improved WNS 1439 TNS 0 NUM_FEPS 0 with 17 cells processed and 8966 slack improved
OPT-1001 : Iter 3: improved WNS 1651 TNS 0 NUM_FEPS 0 with 16 cells processed and 8431 slack improved
OPT-1001 : Iter 4: improved WNS 1872 TNS 0 NUM_FEPS 0 with 15 cells processed and 9566 slack improved
OPT-1001 : Iter 5: improved WNS 1988 TNS 0 NUM_FEPS 0 with 15 cells processed and 5902 slack improved
OPT-1001 : Iter 6: improved WNS 2105 TNS 0 NUM_FEPS 0 with 18 cells processed and 5138 slack improved
OPT-1001 : Iter 7: improved WNS 2205 TNS 0 NUM_FEPS 0 with 18 cells processed and 5282 slack improved
OPT-1001 : Iter 8: improved WNS 2205 TNS 0 NUM_FEPS 0 with 16 cells processed and 6032 slack improved
OPT-1001 : Iter 9: improved WNS 2205 TNS 0 NUM_FEPS 0 with 11 cells processed and 2220 slack improved
OPT-1001 : End global optimization;  3.467706s wall, 4.203125s user + 0.031250s system = 4.234375s CPU (122.1%)

OPT-1001 : End physical optimization;  10.336651s wall, 12.578125s user + 0.312500s system = 12.890625s CPU (124.7%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 5361 LUT to BLE ...
SYN-4008 : Packed 5361 LUT and 588 SEQ to BLE.
SYN-4003 : Packing 942 remaining SEQ's ...
SYN-4005 : Packed 915 SEQ with LUT/SLICE
SYN-4006 : 3861 single LUT's are left
SYN-4006 : 27 single SEQ's are left
SYN-4011 : Packing model "CortexM0_SoC" (AL_USER_NORMAL) with 5388/5530 primitive instances ...
PHY-3001 : End packing;  1.072938s wall, 1.093750s user + 0.015625s system = 1.109375s CPU (103.4%)

PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 3338 instances
RUN-1001 : 1649 mslices, 1648 lslices, 33 pads, 0 brams, 3 dsps
RUN-1001 : There are total 6915 nets
RUN-1001 : 2636 nets have 2 pins
RUN-1001 : 3051 nets have [3 - 5] pins
RUN-1001 : 705 nets have [6 - 10] pins
RUN-1001 : 288 nets have [11 - 20] pins
RUN-1001 : 233 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : design contains 3336 instances, 3297 slices, 15 macros(101 instances: 63 mslices 38 lslices)
PHY-3001 : Cell area utilization is 40%
PHY-3001 : After packing: Len = 602505, Over = 24.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 40%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.29414e+06, over cnt = 207(0%), over = 250, worst = 4
PHY-1002 : len = 1.29498e+06, over cnt = 118(0%), over = 139, worst = 4
PHY-1002 : len = 1.29476e+06, over cnt = 72(0%), over = 84, worst = 4
PHY-1002 : len = 1.29446e+06, over cnt = 45(0%), over = 53, worst = 4
PHY-1002 : len = 1.29374e+06, over cnt = 39(0%), over = 46, worst = 4
PHY-1001 : End global iterations;  0.864964s wall, 1.375000s user + 0.031250s system = 1.406250s CPU (162.6%)

PHY-1001 : Congestion index: top1 = 53.13, top5 = 45.63, top10 = 40.00, top15 = 37.50.
PHY-3001 : End congestion estimation;  2.435649s wall, 2.968750s user + 0.031250s system = 3.000000s CPU (123.2%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6869 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.603956s wall, 0.593750s user + 0.000000s system = 0.593750s CPU (98.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000267676
PHY-3002 : Step(1592): len = 582153, overlap = 22.75
PHY-3002 : Step(1593): len = 570847, overlap = 22.5
PHY-3002 : Step(1594): len = 562410, overlap = 27.5
PHY-3002 : Step(1595): len = 555530, overlap = 30.5
PHY-3002 : Step(1596): len = 548535, overlap = 35.5
PHY-3002 : Step(1597): len = 543297, overlap = 40.5
PHY-3002 : Step(1598): len = 537660, overlap = 42
PHY-3002 : Step(1599): len = 534192, overlap = 45
PHY-3002 : Step(1600): len = 530103, overlap = 46.5
PHY-3002 : Step(1601): len = 525975, overlap = 44
PHY-3002 : Step(1602): len = 522687, overlap = 51
PHY-3002 : Step(1603): len = 520005, overlap = 52.75
PHY-3002 : Step(1604): len = 516711, overlap = 56
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000535351
PHY-3002 : Step(1605): len = 528938, overlap = 47.75
PHY-3002 : Step(1606): len = 533770, overlap = 45.25
PHY-3002 : Step(1607): len = 537650, overlap = 37.25
PHY-3002 : Step(1608): len = 543385, overlap = 36.25
PHY-3002 : Step(1609): len = 548465, overlap = 31.75
PHY-3002 : Step(1610): len = 551351, overlap = 28.5
PHY-3002 : Step(1611): len = 555726, overlap = 24.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00105128
PHY-3002 : Step(1612): len = 564920, overlap = 22
PHY-3002 : Step(1613): len = 568940, overlap = 21.25
PHY-3002 : Step(1614): len = 573041, overlap = 19.5
PHY-3002 : Step(1615): len = 577957, overlap = 17.75
PHY-3002 : Step(1616): len = 582153, overlap = 17.25
PHY-3002 : Step(1617): len = 584874, overlap = 15
PHY-3002 : Step(1618): len = 587966, overlap = 14.75
PHY-3002 : Step(1619): len = 591253, overlap = 14.5
PHY-3002 : Step(1620): len = 593635, overlap = 14.75
PHY-3002 : Step(1621): len = 595834, overlap = 12.25
PHY-3002 : Step(1622): len = 600894, overlap = 11.5
PHY-3002 : Step(1623): len = 601982, overlap = 10.5
PHY-3002 : Step(1624): len = 602474, overlap = 10
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00207475
PHY-3002 : Step(1625): len = 608619, overlap = 8.5
PHY-3002 : Step(1626): len = 611464, overlap = 8.5
PHY-3002 : Step(1627): len = 614402, overlap = 7
PHY-3002 : Step(1628): len = 617283, overlap = 6.75
PHY-3002 : Step(1629): len = 619454, overlap = 8
PHY-3002 : Step(1630): len = 622410, overlap = 7.25
PHY-3002 : Step(1631): len = 624233, overlap = 6.75
PHY-3002 : Step(1632): len = 625398, overlap = 7.25
PHY-3002 : Step(1633): len = 627393, overlap = 8.5
PHY-3002 : Step(1634): len = 629091, overlap = 8.25
PHY-3002 : Step(1635): len = 629709, overlap = 9
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00396293
PHY-3002 : Step(1636): len = 633244, overlap = 9
PHY-3002 : Step(1637): len = 635476, overlap = 6.75
PHY-3002 : Step(1638): len = 638163, overlap = 6
PHY-3002 : Step(1639): len = 639713, overlap = 5.5
PHY-3002 : Step(1640): len = 641757, overlap = 5.25
PHY-3002 : Step(1641): len = 643211, overlap = 5.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00670398
PHY-3002 : Step(1642): len = 645262, overlap = 6.5
PHY-3002 : Step(1643): len = 647623, overlap = 5.25
PHY-3002 : Step(1644): len = 649891, overlap = 6
PHY-3002 : Step(1645): len = 650547, overlap = 5.25
PHY-3002 : Step(1646): len = 652139, overlap = 6.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  3.125571s wall, 2.343750s user + 2.312500s system = 4.656250s CPU (149.0%)

PHY-3001 : Trial Legalized: Len = 663121
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 40%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.43663e+06, over cnt = 203(0%), over = 243, worst = 3
PHY-1002 : len = 1.43717e+06, over cnt = 143(0%), over = 169, worst = 3
PHY-1002 : len = 1.43716e+06, over cnt = 71(0%), over = 85, worst = 3
PHY-1002 : len = 1.4349e+06, over cnt = 40(0%), over = 50, worst = 2
PHY-1002 : len = 1.43254e+06, over cnt = 21(0%), over = 24, worst = 2
PHY-1001 : End global iterations;  1.108059s wall, 1.640625s user + 0.000000s system = 1.640625s CPU (148.1%)

PHY-1001 : Congestion index: top1 = 61.25, top5 = 51.88, top10 = 45.63, top15 = 41.25.
PHY-3001 : End congestion estimation;  1.704949s wall, 2.250000s user + 0.000000s system = 2.250000s CPU (132.0%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6869 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.584286s wall, 0.578125s user + 0.000000s system = 0.578125s CPU (98.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000623964
PHY-3002 : Step(1647): len = 635303, overlap = 7.75
PHY-3002 : Step(1648): len = 625212, overlap = 6.75
PHY-3002 : Step(1649): len = 614556, overlap = 11.25
PHY-3002 : Step(1650): len = 607757, overlap = 14.25
PHY-3002 : Step(1651): len = 601182, overlap = 15.75
PHY-3002 : Step(1652): len = 596556, overlap = 14
PHY-3002 : Step(1653): len = 592722, overlap = 14.5
PHY-3002 : Step(1654): len = 588185, overlap = 15.5
PHY-3002 : Step(1655): len = 584551, overlap = 19.75
PHY-3002 : Step(1656): len = 582651, overlap = 19.25
PHY-3002 : Step(1657): len = 579953, overlap = 19.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.035438s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (132.3%)

PHY-3001 : Legalized: Len = 584760, Over = 0
PHY-3001 : Spreading special nets. 5 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.020656s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (226.9%)

PHY-3001 : 7 instances has been re-located, deltaX = 0, deltaY = 5, maxDist = 1.
PHY-3001 : Final: Len = 584840, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.29351e+06, over cnt = 242(0%), over = 280, worst = 3
PHY-1002 : len = 1.29416e+06, over cnt = 149(0%), over = 168, worst = 3
PHY-1002 : len = 1.2937e+06, over cnt = 86(0%), over = 91, worst = 2
PHY-1002 : len = 1.29131e+06, over cnt = 34(0%), over = 36, worst = 2
PHY-1002 : len = 1.29066e+06, over cnt = 27(0%), over = 29, worst = 2
PHY-1001 : End global iterations;  0.863944s wall, 1.562500s user + 0.046875s system = 1.609375s CPU (186.3%)

PHY-1001 : Congestion index: top1 = 65.63, top5 = 51.88, top10 = 46.88, top15 = 41.25.
PHY-1001 : End incremental global routing;  1.423189s wall, 2.125000s user + 0.046875s system = 2.171875s CPU (152.6%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6869 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.438104s wall, 0.484375s user + 0.000000s system = 0.484375s CPU (110.6%)

OPT-1001 : 1 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 33 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3299 has valid locations, 6 needs to be replaced
PHY-3001 : design contains 3341 instances, 3302 slices, 15 macros(101 instances: 63 mslices 38 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 585503
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 40%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.29532e+06, over cnt = 244(0%), over = 282, worst = 3
PHY-1002 : len = 1.29598e+06, over cnt = 150(0%), over = 169, worst = 3
PHY-1002 : len = 1.29538e+06, over cnt = 86(0%), over = 91, worst = 2
PHY-1002 : len = 1.29335e+06, over cnt = 34(0%), over = 36, worst = 2
PHY-1002 : len = 1.2927e+06, over cnt = 27(0%), over = 29, worst = 2
PHY-1001 : End global iterations;  0.860145s wall, 1.500000s user + 0.046875s system = 1.546875s CPU (179.8%)

PHY-1001 : Congestion index: top1 = 65.63, top5 = 51.25, top10 = 46.25, top15 = 41.25.
PHY-3001 : End congestion estimation;  2.363583s wall, 3.000000s user + 0.062500s system = 3.062500s CPU (129.6%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6874 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.439837s wall, 0.437500s user + 0.000000s system = 0.437500s CPU (99.5%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1658): len = 585283, overlap = 0
PHY-3002 : Step(1659): len = 585283, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 40%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.29199e+06, over cnt = 34(0%), over = 36, worst = 2
PHY-1002 : len = 1.29195e+06, over cnt = 26(0%), over = 28, worst = 2
PHY-1002 : len = 1.29184e+06, over cnt = 18(0%), over = 19, worst = 2
PHY-1002 : len = 1.29161e+06, over cnt = 15(0%), over = 16, worst = 2
PHY-1002 : len = 1.29161e+06, over cnt = 15(0%), over = 16, worst = 2
PHY-1001 : End global iterations;  0.550686s wall, 0.546875s user + 0.031250s system = 0.578125s CPU (105.0%)

PHY-1001 : Congestion index: top1 = 65.63, top5 = 52.50, top10 = 46.25, top15 = 41.25.
PHY-3001 : End congestion estimation;  1.031527s wall, 1.031250s user + 0.031250s system = 1.062500s CPU (103.0%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6874 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.593107s wall, 0.593750s user + 0.000000s system = 0.593750s CPU (100.1%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000297756
PHY-3002 : Step(1660): len = 585420, overlap = 0.25
PHY-3002 : Step(1661): len = 585420, overlap = 0.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007090s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (220.4%)

PHY-3001 : Legalized: Len = 585427, Over = 0
PHY-3001 : End spreading;  0.017207s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (90.8%)

PHY-3001 : Final: Len = 585427, Over = 0
PHY-3001 : End incremental placement;  4.795772s wall, 5.421875s user + 0.218750s system = 5.640625s CPU (117.6%)

OPT-1001 : End high-fanout net optimization;  7.610450s wall, 8.968750s user + 0.265625s system = 9.234375s CPU (121.3%)

OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.2951e+06, over cnt = 247(0%), over = 286, worst = 3
PHY-1002 : len = 1.29574e+06, over cnt = 151(0%), over = 170, worst = 3
PHY-1002 : len = 1.2953e+06, over cnt = 88(0%), over = 93, worst = 2
PHY-1002 : len = 1.29286e+06, over cnt = 34(0%), over = 36, worst = 2
PHY-1002 : len = 1.29221e+06, over cnt = 27(0%), over = 29, worst = 2
PHY-1001 : End global iterations;  0.887937s wall, 1.562500s user + 0.000000s system = 1.562500s CPU (176.0%)

PHY-1001 : Congestion index: top1 = 65.63, top5 = 51.25, top10 = 46.25, top15 = 41.25.
OPT-1001 : End congestion update;  1.463383s wall, 2.156250s user + 0.000000s system = 2.156250s CPU (147.3%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 6874 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.363817s wall, 0.359375s user + 0.000000s system = 0.359375s CPU (98.8%)

OPT-1001 : Start: WNS 1377 TNS 0 NUM_FEPS 0
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 33 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3305 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 3341 instances, 3302 slices, 15 macros(101 instances: 63 mslices 38 lslices)
PHY-3001 : Cell area utilization is 40%
PHY-3001 : Initial: Len = 587810, Over = 0
PHY-3001 : End spreading;  0.017142s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (91.2%)

PHY-3001 : Final: Len = 587810, Over = 0
PHY-3001 : End incremental legalization;  0.172752s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (99.5%)

OPT-1001 : Iter 1: improved WNS 1989 TNS 0 NUM_FEPS 0 with 10 cells processed and 1706 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 33 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3305 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 3341 instances, 3302 slices, 15 macros(101 instances: 63 mslices 38 lslices)
PHY-3001 : Cell area utilization is 40%
PHY-3001 : Initial: Len = 593060, Over = 0
PHY-3001 : End spreading;  0.016883s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (92.5%)

PHY-3001 : Final: Len = 593060, Over = 0
PHY-3001 : End incremental legalization;  0.170637s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (109.9%)

OPT-1001 : Iter 2: improved WNS 2297 TNS 0 NUM_FEPS 0 with 12 cells processed and 5232 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 33 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3305 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 3341 instances, 3302 slices, 15 macros(101 instances: 63 mslices 38 lslices)
PHY-3001 : Cell area utilization is 40%
PHY-3001 : Initial: Len = 596726, Over = 0
PHY-3001 : End spreading;  0.017888s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (87.3%)

PHY-3001 : Final: Len = 596726, Over = 0
PHY-3001 : End incremental legalization;  0.184130s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (84.9%)

OPT-1001 : Iter 3: improved WNS 2466 TNS 0 NUM_FEPS 0 with 10 cells processed and 2959 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 33 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3305 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 3341 instances, 3302 slices, 15 macros(101 instances: 63 mslices 38 lslices)
PHY-3001 : Cell area utilization is 40%
PHY-3001 : Initial: Len = 599348, Over = 0
PHY-3001 : End spreading;  0.016523s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (94.6%)

PHY-3001 : Final: Len = 599348, Over = 0
PHY-3001 : End incremental legalization;  0.191505s wall, 0.203125s user + 0.000000s system = 0.203125s CPU (106.1%)

OPT-1001 : Iter 4: improved WNS 2693 TNS 0 NUM_FEPS 0 with 13 cells processed and 3935 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 33 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3305 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 3341 instances, 3302 slices, 15 macros(101 instances: 63 mslices 38 lslices)
PHY-3001 : Cell area utilization is 40%
PHY-3001 : Initial: Len = 602526, Over = 0
PHY-3001 : End spreading;  0.016912s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (92.4%)

PHY-3001 : Final: Len = 602526, Over = 0
PHY-3001 : End incremental legalization;  0.168365s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (148.5%)

OPT-1001 : Iter 5: improved WNS 2907 TNS 0 NUM_FEPS 0 with 14 cells processed and 3861 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 33 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3305 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 3341 instances, 3302 slices, 15 macros(101 instances: 63 mslices 38 lslices)
PHY-3001 : Cell area utilization is 40%
PHY-3001 : Initial: Len = 602344, Over = 0
PHY-3001 : End spreading;  0.016712s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (93.5%)

PHY-3001 : Final: Len = 602344, Over = 0
PHY-3001 : End incremental legalization;  0.168954s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (92.5%)

OPT-1001 : Iter 6: improved WNS 3105 TNS 0 NUM_FEPS 0 with 4 cells processed and 232 slack improved
OPT-1001 : End path based optimization;  7.516491s wall, 8.484375s user + 0.000000s system = 8.484375s CPU (112.9%)

OPT-1001 : End physical optimization;  15.132590s wall, 17.453125s user + 0.265625s system = 17.718750s CPU (117.1%)

RUN-1003 : finish command "place" in  57.533767s wall, 95.531250s user + 11.296875s system = 106.828125s CPU (185.7%)

RUN-1004 : used memory is 1151 MB, reserved memory is 1170 MB, peak memory is 1888 MB
RUN-1002 : start command "report_area -io_info -file CortexM0_SOC_place.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC***

IO Statistics
#IO                        33
  #input                    8
  #output                  15
  #inout                   10

Utilization Statistics
#lut                     6209   out of  19600   31.68%
#reg                     1535   out of  19600    7.83%
#le                      6236
  #lut only              4701   out of   6236   75.38%
  #reg only                27   out of   6236    0.43%
  #lut&reg               1508   out of   6236   24.18%
#dsp                        3   out of     29   10.34%
#bram                       0   out of     64    0.00%
  #bram9k                   0
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       33   out of    188   17.55%
  #ireg                     0
  #oreg                     4
  #treg                     0
#pll                        0   out of      4    0.00%


Detailed IO Report

     Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
    Col[3]         INPUT        F10        LVCMOS33          N/A          PULLUP      NONE    
    Col[2]         INPUT        C11        LVCMOS33          N/A          PULLUP      NONE    
    Col[1]         INPUT        D11        LVCMOS33          N/A          PULLUP      NONE    
    Col[0]         INPUT        E11        LVCMOS33          N/A          PULLUP      NONE    
     RSTn          INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
     RXD_1         INPUT        F12        LVCMOS33          N/A          PULLUP      NONE    
     SWCLK         INPUT         R2        LVCMOS33          N/A          PULLUP      NONE    
  System_clk       INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
    LED[7]        OUTPUT        H16        LVCMOS25           8            N/A        NONE    
    LED[6]        OUTPUT        P12        LVCMOS33           8            N/A        NONE    
    LED[5]        OUTPUT         B8        LVCMOS33           8            N/A        NONE    
    LED[4]        OUTPUT         T3        LVCMOS33           8            N/A        NONE    
    LED[3]        OUTPUT        M15        LVCMOS25           8            N/A        NONE    
    LED[2]        OUTPUT        F14        LVCMOS25           8            N/A        NONE    
    LED[1]        OUTPUT         M2        LVCMOS33           8            N/A        NONE    
    LED[0]        OUTPUT         F2        LVCMOS33           8            N/A        NONE    
  QN_IIC_SCL      OUTPUT         P7        LVCMOS33           8            NONE       NONE    
  QN_REF24MHz     OUTPUT        M16        LVCMOS25           8            N/A        NONE    
    Row[3]        OUTPUT         D9        LVCMOS33           8            NONE       OREG    
    Row[2]        OUTPUT         F9        LVCMOS33           8            NONE       OREG    
    Row[1]        OUTPUT        C10        LVCMOS33           8            NONE       OREG    
    Row[0]        OUTPUT        E10        LVCMOS33           8            NONE       OREG    
     TXD_1        OUTPUT        D12        LVCMOS33           8            NONE       NONE    
     IO[7]         INOUT        F16        LVCMOS33           8           PULLUP      NONE    
     IO[6]         INOUT        E16        LVCMOS33           8           PULLUP      NONE    
     IO[5]         INOUT        E13        LVCMOS33           8           PULLUP      NONE    
     IO[4]         INOUT        C16        LVCMOS33           8           PULLUP      NONE    
     IO[3]         INOUT        C15        LVCMOS33           8           PULLUP      NONE    
     IO[2]         INOUT        B16        LVCMOS33           8           PULLUP      NONE    
     IO[1]         INOUT        B15        LVCMOS33           8           PULLUP      NONE    
     IO[0]         INOUT        B14        LVCMOS33           8           PULLUP      NONE    
  QN_IIC_SDA       INOUT         L8        LVCMOS33           8           PULLUP      NONE    
     SWDIO         INOUT         P2        LVCMOS33           8           PULLUP      NONE    

Report Hierarchy Area:
+----------------------------------------------------------------------+
|Instance |Module       |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------------+
|top      |CortexM0_SoC |6236  |6120   |89     |1539   |0      |3      |
+----------------------------------------------------------------------+

RUN-1002 : start command "route"
RUN-1001 : Open license file E:/TD/license/Anlogic.lic
RUN-1001 : Print Route Property
RUN-1001 : -----------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  
RUN-1001 : -----------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      
RUN-1001 :     fix_hold     |    off     |       off        
RUN-1001 :       lcnp       |     5      |        5         
RUN-1001 :       mcnp       |     10     |        10        
RUN-1001 :    opt_timing    |   medium   |      medium      
RUN-1001 :   phy_sim_model  |    off     |       off        
RUN-1001 :     priority     |   timing   |      timing      
RUN-1001 :     swap_pin     |     on     |        on        
RUN-1001 : -----------------------------------------------
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 3343 instances
RUN-1001 : 1654 mslices, 1648 lslices, 33 pads, 0 brams, 3 dsps
RUN-1001 : There are total 6920 nets
RUN-1001 : 2636 nets have 2 pins
RUN-1001 : 3051 nets have [3 - 5] pins
RUN-1001 : 705 nets have [6 - 10] pins
RUN-1001 : 291 nets have [11 - 20] pins
RUN-1001 : 234 nets have [21 - 99] pins
RUN-1001 : 3 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.31867e+06, over cnt = 265(0%), over = 302, worst = 3
PHY-1002 : len = 1.31936e+06, over cnt = 171(0%), over = 189, worst = 2
PHY-1002 : len = 1.31826e+06, over cnt = 85(0%), over = 90, worst = 2
PHY-1002 : len = 1.3127e+06, over cnt = 31(0%), over = 33, worst = 2
PHY-1002 : len = 1.30046e+06, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.037012s wall, 1.453125s user + 0.000000s system = 1.453125s CPU (140.1%)

PHY-1001 : Congestion index: top1 = 66.88, top5 = 53.13, top10 = 46.25, top15 = 41.25.
PHY-1001 : Timing updates.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6874 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : 6 out of 6920 nets being processed.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6874 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin local connectivity score is improved from 697 to 6
PHY-1001 : End pin swap;  0.410512s wall, 0.406250s user + 0.000000s system = 0.406250s CPU (99.0%)

PHY-1001 : End global routing;  4.000587s wall, 4.421875s user + 0.015625s system = 4.437500s CPU (110.9%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net LED_Interface/light_clk_gclk_net will be merged with clock LED_Interface/light_clk
PHY-1001 : net System_clk_pad will be routed on clock mesh
PHY-1001 : clock net u_logic/SWCLKTCK_pad_gclk_net will be merged with clock u_logic/SWCLKTCK_pad
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 81376, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.134211s wall, 0.140625s user + 0.015625s system = 0.156250s CPU (116.4%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 1% nets.
PHY-1002 : len = 102128, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End Routed; 0.778748s wall, 0.765625s user + 0.000000s system = 0.765625s CPU (98.3%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 102128, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 1; 0.005929s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 102128, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 2; 0.005196s wall, 0.000000s user + 0.015625s system = 0.015625s CPU (300.7%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 102128, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 3; 0.007015s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1002 : len = 102128, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 4; 0.007747s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1002 : len = 102128, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End DR Iter 5; 0.008203s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (190.5%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 39% nets.
PHY-1001 : Routed 46% nets.
PHY-1001 : Routed 56% nets.
PHY-1001 : Routed 70% nets.
PHY-1001 : Routed 97% nets.
PHY-1002 : len = 1.06218e+06, over cnt = 561(0%), over = 561, worst = 1
PHY-1001 : End Routed; 30.549767s wall, 49.515625s user + 0.640625s system = 50.156250s CPU (164.2%)

PHY-1001 : Update timing.....
PHY-1001 : 2571/6763(38%) critical/total net(s), WNS -3.878ns, TNS -493.497ns, False end point 447.
PHY-1001 : End update timing;  1.715026s wall, 1.718750s user + 0.000000s system = 1.718750s CPU (100.2%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 1.06629e+06, over cnt = 225(0%), over = 225, worst = 1
PHY-1001 : End DR Iter 1; 1.324854s wall, 1.906250s user + 0.000000s system = 1.906250s CPU (143.9%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 1.06846e+06, over cnt = 25(0%), over = 25, worst = 1
PHY-1001 : End DR Iter 2; 0.879540s wall, 1.281250s user + 0.000000s system = 1.281250s CPU (145.7%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 1.06886e+06, over cnt = 5(0%), over = 5, worst = 1
PHY-1001 : End DR Iter 3; 0.182339s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (102.8%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1002 : len = 1.06892e+06, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DR Iter 4; 0.131046s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (107.3%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1002 : len = 1.06892e+06, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DR Iter 5; 0.230879s wall, 0.250000s user + 0.000000s system = 0.250000s CPU (108.3%)

PHY-1001 : ===== DR Iter 6 =====
PHY-1002 : len = 1.06892e+06, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End DR Iter 6; 0.462276s wall, 0.453125s user + 0.000000s system = 0.453125s CPU (98.0%)

PHY-1001 : LB ...
PHY-1001 : ===== LB Iter 1 =====
PHY-1002 : len = 1.0689e+06, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End LB Iter 1; 0.411129s wall, 0.421875s user + 0.062500s system = 0.484375s CPU (117.8%)

PHY-1001 : ===== LB Iter 2 =====
PHY-1002 : len = 1.06886e+06, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End LB Iter 2; 0.427929s wall, 0.437500s user + 0.015625s system = 0.453125s CPU (105.9%)

PHY-1001 : ===== LB Iter 3 =====
PHY-1002 : len = 1.06886e+06, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End LB Iter 3; 0.940658s wall, 0.968750s user + 0.015625s system = 0.984375s CPU (104.6%)

PHY-1001 : ===== LB Iter 4 =====
PHY-1002 : len = 1.06886e+06, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End LB Iter 4; 0.901715s wall, 0.921875s user + 0.015625s system = 0.937500s CPU (104.0%)

PHY-1001 : ===== LB Iter 5 =====
PHY-1002 : len = 1.06886e+06, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End LB Iter 5; 0.894737s wall, 0.875000s user + 0.000000s system = 0.875000s CPU (97.8%)

PHY-1001 : DC ...
PHY-1001 : ==== DC Iter 1 ====
PHY-1002 : len = 1.06886e+06, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DC Iter 1; 0.074537s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (104.8%)

PHY-1001 : ==== DC Iter 2 ====
PHY-1002 : len = 1.06885e+06, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 1.06885e+06
PHY-1001 : End DC Iter 2; 0.074537s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (104.8%)

PHY-1001 : 4 feed throughs used by 4 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net LED_Interface/light_clk_gclk_net will be merged with clock LED_Interface/light_clk
PHY-1001 : net System_clk_pad will be routed on clock mesh
PHY-1001 : clock net u_logic/SWCLKTCK_pad_gclk_net will be merged with clock u_logic/SWCLKTCK_pad
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  44.886268s wall, 64.906250s user + 0.875000s system = 65.781250s CPU (146.6%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  49.265547s wall, 69.718750s user + 0.890625s system = 70.609375s CPU (143.3%)

RUN-1004 : used memory is 1258 MB, reserved memory is 1287 MB, peak memory is 1888 MB
RUN-1002 : start command "report_area -io_info -file CortexM0_SOC_phy.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC***

IO Statistics
#IO                        33
  #input                    8
  #output                  15
  #inout                   10

Utilization Statistics
#lut                     6213   out of  19600   31.70%
#reg                     1535   out of  19600    7.83%
#le                      6240
  #lut only              4705   out of   6240   75.40%
  #reg only                27   out of   6240    0.43%
  #lut&reg               1508   out of   6240   24.17%
#dsp                        3   out of     29   10.34%
#bram                       0   out of     64    0.00%
  #bram9k                   0
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       33   out of    188   17.55%
  #ireg                     0
  #oreg                     4
  #treg                     0
#pll                        0   out of      4    0.00%
#gclk                       3   out of     16   18.75%


Detailed IO Report

     Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
    Col[3]         INPUT        F10        LVCMOS33          N/A          PULLUP      NONE    
    Col[2]         INPUT        C11        LVCMOS33          N/A          PULLUP      NONE    
    Col[1]         INPUT        D11        LVCMOS33          N/A          PULLUP      NONE    
    Col[0]         INPUT        E11        LVCMOS33          N/A          PULLUP      NONE    
     RSTn          INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
     RXD_1         INPUT        F12        LVCMOS33          N/A          PULLUP      NONE    
     SWCLK         INPUT         R2        LVCMOS33          N/A          PULLUP      NONE    
  System_clk       INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
    LED[7]        OUTPUT        H16        LVCMOS25           8            N/A        NONE    
    LED[6]        OUTPUT        P12        LVCMOS33           8            N/A        NONE    
    LED[5]        OUTPUT         B8        LVCMOS33           8            N/A        NONE    
    LED[4]        OUTPUT         T3        LVCMOS33           8            N/A        NONE    
    LED[3]        OUTPUT        M15        LVCMOS25           8            N/A        NONE    
    LED[2]        OUTPUT        F14        LVCMOS25           8            N/A        NONE    
    LED[1]        OUTPUT         M2        LVCMOS33           8            N/A        NONE    
    LED[0]        OUTPUT         F2        LVCMOS33           8            N/A        NONE    
  QN_IIC_SCL      OUTPUT         P7        LVCMOS33           8            NONE       NONE    
  QN_REF24MHz     OUTPUT        M16        LVCMOS25           8            N/A        NONE    
    Row[3]        OUTPUT         D9        LVCMOS33           8            NONE       OREG    
    Row[2]        OUTPUT         F9        LVCMOS33           8            NONE       OREG    
    Row[1]        OUTPUT        C10        LVCMOS33           8            NONE       OREG    
    Row[0]        OUTPUT        E10        LVCMOS33           8            NONE       OREG    
     TXD_1        OUTPUT        D12        LVCMOS33           8            NONE       NONE    
     IO[7]         INOUT        F16        LVCMOS33           8           PULLUP      NONE    
     IO[6]         INOUT        E16        LVCMOS33           8           PULLUP      NONE    
     IO[5]         INOUT        E13        LVCMOS33           8           PULLUP      NONE    
     IO[4]         INOUT        C16        LVCMOS33           8           PULLUP      NONE    
     IO[3]         INOUT        C15        LVCMOS33           8           PULLUP      NONE    
     IO[2]         INOUT        B16        LVCMOS33           8           PULLUP      NONE    
     IO[1]         INOUT        B15        LVCMOS33           8           PULLUP      NONE    
     IO[0]         INOUT        B14        LVCMOS33           8           PULLUP      NONE    
  QN_IIC_SDA       INOUT         L8        LVCMOS33           8           PULLUP      NONE    
     SWDIO         INOUT         P2        LVCMOS33           8           PULLUP      NONE    

Report Hierarchy Area:
+----------------------------------------------------------------------+
|Instance |Module       |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------------+
|top      |CortexM0_SoC |6240  |6124   |89     |1539   |0      |3      |
+----------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       2603  
    #2          2       1897  
    #3          3       744   
    #4          4       410   
    #5        5-10      754   
    #6        11-50     460   
    #7       51-100      13   
    #8       101-500     1    
  Average     3.80            

RUN-1002 : start command "export_db CortexM0_SOC_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db CortexM0_SOC_pr.db" in  3.023039s wall, 2.921875s user + 0.031250s system = 2.953125s CPU (97.7%)

RUN-1004 : used memory is 1258 MB, reserved memory is 1287 MB, peak memory is 1888 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 13, tpin num: 34338, tnet num: 6874, tinst num: 3344, tnode num: 38552, tedge num: 57984.
TMR-2508 : Levelizing timing graph completed, there are 45 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  1.028419s wall, 1.062500s user + 0.015625s system = 1.078125s CPU (104.8%)

RUN-1004 : used memory is 1262 MB, reserved memory is 1289 MB, peak memory is 1888 MB
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file CortexM0_SOC_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net LED_Interface/light_clk_gclk_net will be merged with clock LED_Interface/light_clk
PHY-1001 : net System_clk_pad will be routed on clock mesh
PHY-1001 : clock net u_logic/SWCLKTCK_pad_gclk_net will be merged with clock u_logic/SWCLKTCK_pad
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 6874 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : Number of clock constraints = 1. Number of clock nets = 3 (2 unconstrainted).
TMR-5009 WARNING: No clock constraint on 2 clock net(s): 
	LED_Interface/light_clk
	u_logic/SWCLKTCK_pad
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in CortexM0_SOC_phy.timing, timing summary in CortexM0_SOC_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file CortexM0_SOC_phy.timing" in  2.237817s wall, 2.218750s user + 0.031250s system = 2.250000s CPU (100.5%)

RUN-1004 : used memory is 1601 MB, reserved memory is 1625 MB, peak memory is 1888 MB
RUN-1002 : start command "bitgen -bit CortexM0_SOC.bit -version 0X00 -g ucode:000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 3346
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 6920, pip num: 84090
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 2849 valid insts, and 222524 bits set as '1'.
BIT-1004 : PLL setting string = 0000
BIT-1004 : Generate bits file CortexM0_SOC.bit.
RUN-1003 : finish command "bitgen -bit CortexM0_SOC.bit -version 0X00 -g ucode:000000000000000000000000" in  14.277222s wall, 93.328125s user + 0.203125s system = 93.531250s CPU (655.1%)

RUN-1004 : used memory is 1686 MB, reserved memory is 1713 MB, peak memory is 1888 MB
RUN-1002 : start command "download -bit CortexM0_SOC.bit -mode jtag -spd 9 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit CortexM0_SOC.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1290, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit CortexM0_SOC.bit" in  1.485077s wall, 1.484375s user + 0.015625s system = 1.500000s CPU (101.0%)

RUN-1004 : used memory is 1769 MB, reserved memory is 1798 MB, peak memory is 1888 MB
RUN-1002 : start command "program -cable 0 -spd 9 -p"
RUN-1003 : finish command "program -cable 0 -spd 9 -p" in  6.708814s wall, 0.140625s user + 0.078125s system = 0.218750s CPU (3.3%)

RUN-1004 : used memory is 1798 MB, reserved memory is 1829 MB, peak memory is 1888 MB
RUN-1003 : finish command "download -bit CortexM0_SOC.bit -mode jtag -spd 9 -sec 64 -cable 0" in  8.685732s wall, 1.718750s user + 0.093750s system = 1.812500s CPU (20.9%)

RUN-1004 : used memory is 1755 MB, reserved memory is 1785 MB, peak memory is 1888 MB
GUI-1001 : Download success!
RUN-1002 : start command "download -bit ..\..\week1\week1.bit -mode jtag -spd 9 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit ../../week1/week1.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1290, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit ../../week1/week1.bit" in  2.689351s wall, 2.546875s user + 0.046875s system = 2.593750s CPU (96.4%)

RUN-1004 : used memory is 1789 MB, reserved memory is 1819 MB, peak memory is 1888 MB
RUN-1002 : start command "program -cable 0 -spd 9 -p"
RUN-1003 : finish command "program -cable 0 -spd 9 -p" in  6.668352s wall, 0.312500s user + 0.125000s system = 0.437500s CPU (6.6%)

RUN-1004 : used memory is 1799 MB, reserved memory is 1829 MB, peak memory is 1888 MB
RUN-1003 : finish command "download -bit ..\..\week1\week1.bit -mode jtag -spd 9 -sec 64 -cable 0" in  9.829186s wall, 3.031250s user + 0.250000s system = 3.281250s CPU (33.4%)

RUN-1004 : used memory is 1757 MB, reserved memory is 1787 MB, peak memory is 1888 MB
GUI-1001 : Download success!
RUN-1002 : start command "download -bit ..\..\OK\week1_test\prj\CortexM0_SOC.bit -mode jtag -spd 9 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit ../../OK/week1_test/prj/CortexM0_SOC.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1290, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit ../../OK/week1_test/prj/CortexM0_SOC.bit" in  1.380330s wall, 1.390625s user + 0.015625s system = 1.406250s CPU (101.9%)

RUN-1004 : used memory is 1791 MB, reserved memory is 1821 MB, peak memory is 1888 MB
RUN-1002 : start command "program -cable 0 -spd 9 -p"
RUN-1003 : finish command "program -cable 0 -spd 9 -p" in  6.691717s wall, 0.187500s user + 0.031250s system = 0.218750s CPU (3.3%)

RUN-1004 : used memory is 1799 MB, reserved memory is 1829 MB, peak memory is 1888 MB
RUN-1003 : finish command "download -bit ..\..\OK\week1_test\prj\CortexM0_SOC.bit -mode jtag -spd 9 -sec 64 -cable 0" in  8.549494s wall, 1.703125s user + 0.062500s system = 1.765625s CPU (20.7%)

RUN-1004 : used memory is 1757 MB, reserved memory is 1787 MB, peak memory is 1888 MB
GUI-1001 : Download success!
RUN-1002 : start command "download -bit ..\..\OK\week1_test\prj\CortexM0_SOC.bit -mode jtag -spd 9 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit ../../OK/week1_test/prj/CortexM0_SOC.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1290, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit ../../OK/week1_test/prj/CortexM0_SOC.bit" in  1.435804s wall, 1.500000s user + 0.000000s system = 1.500000s CPU (104.5%)

RUN-1004 : used memory is 1791 MB, reserved memory is 1821 MB, peak memory is 1888 MB
RUN-1002 : start command "program -cable 0 -spd 9 -p"
RUN-1003 : finish command "program -cable 0 -spd 9 -p" in  6.646816s wall, 0.265625s user + 0.046875s system = 0.312500s CPU (4.7%)

RUN-1004 : used memory is 1799 MB, reserved memory is 1829 MB, peak memory is 1888 MB
RUN-1003 : finish command "download -bit ..\..\OK\week1_test\prj\CortexM0_SOC.bit -mode jtag -spd 9 -sec 64 -cable 0" in  8.556360s wall, 1.875000s user + 0.062500s system = 1.937500s CPU (22.6%)

RUN-1004 : used memory is 1757 MB, reserved memory is 1787 MB, peak memory is 1888 MB
GUI-1001 : Download success!
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file ../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_LED.v
HDL-5007 WARNING: identifier 'mode1' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode2' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode3' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-1007 : analyze verilog file ../rtl/AHBlite_Matrix_Key.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../rtl/Block_RAM.v
HDL-5007 WARNING: converting concatenation to assignment pattern in ../rtl/Block_RAM.v(12)
HDL-1007 : analyze verilog file ../rtl/CortexM0_SoC.v
HDL-1007 : analyze included file F:/jichuangsai/week1_test/rtl/global_def.v in ../rtl/CortexM0_SoC.v(1)
HDL-1007 : back to file '../rtl/CortexM0_SoC.v' in ../rtl/CortexM0_SoC.v(1)
HDL-1007 : analyze verilog file ../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_QN8027_IIC.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_UART.v
HDL-1007 : analyze verilog file ../rtl/clkuart_pwm.v
HDL-1007 : analyze verilog file ../rtl/UART_RX.v
HDL-1007 : analyze verilog file ../rtl/UART_TX.v
HDL-1007 : analyze verilog file ../rtl/FIFO.v
HDL-1007 : analyze verilog file ../rtl/GPIO_IO.v
RUN-1002 : start command "elaborate -top CortexM0_SoC"
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
HDL-5007 WARNING: port 'CODENSEQ' remains unconnected for this instance in ../rtl/CortexM0_SoC.v(99)
HDL-1007 : elaborate module CortexM0_SoC in ../rtl/CortexM0_SoC.v(2)
HDL-1007 : elaborate module cortexm0ds_logic in ../rtl/cortexm0ds_logic.v(27)
HDL-1007 : elaborate module AHBlite_Interconnect in ../rtl/AHBlite_Interconnect.v(1)
HDL-1007 : elaborate module AHBlite_Decoder in ../rtl/AHBlite_Decoder.v(1)
HDL-1007 : elaborate module AHBlite_SlaveMUX in ../rtl/AHBlite_SlaveMUX.v(1)
HDL-5007 WARNING: case condition never applies in ../rtl/AHBlite_SlaveMUX.v(79)
HDL-5007 WARNING: case condition never applies in ../rtl/AHBlite_SlaveMUX.v(80)
HDL-5007 WARNING: case condition never applies in ../rtl/AHBlite_SlaveMUX.v(98)
HDL-5007 WARNING: case condition never applies in ../rtl/AHBlite_SlaveMUX.v(99)
HDL-5007 WARNING: case condition never applies in ../rtl/AHBlite_SlaveMUX.v(117)
HDL-5007 WARNING: case condition never applies in ../rtl/AHBlite_SlaveMUX.v(118)
HDL-1007 : elaborate module AHBlite_Block_RAM in ../rtl/AHBlite_Block_RAM.v(1)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 2 for port 'HRESP' in ../rtl/CortexM0_SoC.v(440)
HDL-1007 : elaborate module AHBlite_LED in ../rtl/AHBlite_LED.v(1)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 2 for port 'HRESP' in ../rtl/CortexM0_SoC.v(497)
HDL-1007 : elaborate module AHBlite_UART in ../rtl/AHBlite_UART.v(1)
HDL-1007 : elaborate module AHBlite_Matrix_Key in ../rtl/AHBlite_Matrix_Key.v(1)
HDL-1007 : elaborate module clkuart_pwm in ../rtl/clkuart_pwm.v(2)
HDL-1007 : elaborate module UART_RX in ../rtl/UART_RX.v(1)
HDL-1007 : elaborate module UART_TX in ../rtl/UART_TX.v(1)
HDL-1007 : elaborate module FIFO in ../rtl/FIFO.v(3)
HDL-1007 : elaborate module Block_RAM in ../rtl/Block_RAM.v(1)
HDL-5007 WARNING: net 'HREADYOUT_P5' does not have a driver in ../rtl/CortexM0_SoC.v(246)
HDL-5007 WARNING: net 'HRDATA_P5[31]' does not have a driver in ../rtl/CortexM0_SoC.v(247)
HDL-5007 WARNING: net 'HRESP_P5' does not have a driver in ../rtl/CortexM0_SoC.v(248)
HDL-5007 WARNING: net 'HREADYOUT_P6' does not have a driver in ../rtl/CortexM0_SoC.v(260)
HDL-5007 WARNING: net 'HRDATA_P6[31]' does not have a driver in ../rtl/CortexM0_SoC.v(261)
HDL-5007 WARNING: net 'HRESP_P6' does not have a driver in ../rtl/CortexM0_SoC.v(262)
HDL-5007 WARNING: net 'HREADYOUT_P7' does not have a driver in ../rtl/CortexM0_SoC.v(274)
HDL-5007 WARNING: net 'HRDATA_P7[31]' does not have a driver in ../rtl/CortexM0_SoC.v(275)
HDL-5007 WARNING: net 'HRESP_P7' does not have a driver in ../rtl/CortexM0_SoC.v(276)
HDL-1200 : Current top model is CortexM0_SoC
HDL-1100 : Inferred 2 RAMs.
RUN-1003 : finish command "elaborate -top CortexM0_SoC" in  3.179970s wall, 3.234375s user + 0.031250s system = 3.265625s CPU (102.7%)

RUN-1004 : used memory is 954 MB, reserved memory is 1011 MB, peak memory is 1888 MB
RUN-1002 : start command "read_adc ../../week1/M0.adc"
RUN-1002 : start command "set_pin_assignment  Col[0]   LOCATION = E11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Col[1]   LOCATION = D11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Col[2]   LOCATION = C11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Col[3]   LOCATION = F10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LED[0]   LOCATION = B14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LED[1]   LOCATION = B15; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LED[2]   LOCATION = B16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LED[3]   LOCATION = C15; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LED[4]   LOCATION = C16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LED[5]   LOCATION = E13; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LED[6]   LOCATION = E16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LED[7]   LOCATION = F16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  QN_IIC_SCL   LOCATION = P7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  QN_IIC_SDA   LOCATION = L8; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  RSTn   LOCATION = A9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  RXD_1   LOCATION = F12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Row[0]   LOCATION = E10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Row[1]   LOCATION = C10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Row[2]   LOCATION = F9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Row[3]   LOCATION = D9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  SWCLK   LOCATION = R2; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  SWDIO   LOCATION = P2; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  System_clk   LOCATION = R7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  TXD_1   LOCATION = D12; IOSTANDARD = LVCMOS33; "
USR-6010 WARNING: ADC constraints: pin IO[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin IO[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin IO[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin IO[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin IO[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin IO[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin IO[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin IO[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin QN_REF24MHz has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file E:/TD/license/Anlogic.lic
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
SYN-1012 : SanityCheck: Model "CortexM0_SoC"
SYN-1012 : SanityCheck: Model "AHBlite_Interconnect"
SYN-1012 : SanityCheck: Model "AHBlite_Decoder"
SYN-1012 : SanityCheck: Model "AHBlite_SlaveMUX"
SYN-1012 : SanityCheck: Model "AHBlite_LED"
SYN-1012 : SanityCheck: Model "AHBlite_Matrix_Key"
SYN-1012 : SanityCheck: Model "AHBlite_Block_RAM"
SYN-1012 : SanityCheck: Model "Block_RAM"
SYN-1012 : SanityCheck: Model "UART_RX"
SYN-1012 : SanityCheck: Model "UART_TX"
SYN-1012 : SanityCheck: Model "FIFO"
SYN-1012 : SanityCheck: Model "AHBlite_UART"
SYN-1012 : SanityCheck: Model "clkuart_pwm"
SYN-1012 : SanityCheck: Model "cortexm0ds_logic"
SYN-1016 : Merged 12 instances.
SYN-1026 : Infer Logic BRAM(ram_mem_al_u00)
	 port mode: single dual port
	 port a size: 4096 x 32	 write mode: NORMAL
	 port b size: 4096 x 32	 write mode: READBEFOREWRITE
SYN-1026 : Infer Logic BRAM(ram_mem_al_u10)
	 port mode: single dual port
	 port a size: 4096 x 32	 write mode: NORMAL
	 port b size: 4096 x 32	 write mode: READBEFOREWRITE
SYN-1026 : Infer Logic BRAM(ram_mem_al_u20)
	 port mode: single dual port
	 port a size: 4096 x 32	 write mode: NORMAL
	 port b size: 4096 x 32	 write mode: READBEFOREWRITE
SYN-1026 : Infer Logic BRAM(ram_mem_al_u30)
	 port mode: single dual port
	 port a size: 4096 x 32	 write mode: NORMAL
	 port b size: 4096 x 32	 write mode: READBEFOREWRITE
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1016 : Merged 31 instances.
SYN-1027 : Infer Logic DRAM(al_ram_mem) read 32x8, write 32x8
SYN-1023 : Infer 1 Logic DRAMs, 0 Logic BRAMs.
SYN-1011 : Flatten model CortexM0_SoC
SYN-1011 : Flatten model AHBlite_Interconnect
SYN-1011 : Flatten model AHBlite_Decoder
SYN-1011 : Flatten model AHBlite_SlaveMUX
SYN-1016 : Merged 2 instances.
SYN-1011 : Flatten model AHBlite_LED
SYN-1011 : Flatten model AHBlite_Matrix_Key
SYN-1011 : Flatten model AHBlite_Block_RAM
SYN-1011 : Flatten model Block_RAM
SYN-1011 : Flatten model UART_RX
SYN-1011 : Flatten model UART_TX
SYN-1011 : Flatten model FIFO
SYN-1016 : Merged 5 instances.
SYN-1011 : Flatten model AHBlite_UART
SYN-1011 : Flatten model clkuart_pwm
SYN-1011 : Flatten model cortexm0ds_logic
SYN-1016 : Merged 75 instances.
SYN-5034 WARNING: Undriven pin: model "CortexM0_SoC" / pin "QN_IIC_SCL" net"QN_IIC_SCL"
SYN-5034 WARNING: Undriven pin: model "CortexM0_SoC" / pin "QN_REF24MHz" net"QN_REF24MHz"
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P5[0]" in ../rtl/CortexM0_SoC.v(247)
SYN-5014 WARNING: the net's pin: pin "i4" in ../rtl/AHBlite_SlaveMUX.v(110)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P5[1]" in ../rtl/CortexM0_SoC.v(247)
SYN-5014 WARNING: the net's pin: pin "i4" in ../rtl/AHBlite_SlaveMUX.v(110)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P5[2]" in ../rtl/CortexM0_SoC.v(247)
SYN-5014 WARNING: the net's pin: pin "i4" in ../rtl/AHBlite_SlaveMUX.v(110)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P5[3]" in ../rtl/CortexM0_SoC.v(247)
SYN-5014 WARNING: the net's pin: pin "i4" in ../rtl/AHBlite_SlaveMUX.v(110)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P5[4]" in ../rtl/CortexM0_SoC.v(247)
SYN-5014 WARNING: the net's pin: pin "i4" in ../rtl/AHBlite_SlaveMUX.v(110)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P5[5]" in ../rtl/CortexM0_SoC.v(247)
SYN-5014 WARNING: the net's pin: pin "i4" in ../rtl/AHBlite_SlaveMUX.v(110)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P5[6]" in ../rtl/CortexM0_SoC.v(247)
SYN-5014 WARNING: the net's pin: pin "i4" in ../rtl/AHBlite_SlaveMUX.v(110)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P5[7]" in ../rtl/CortexM0_SoC.v(247)
SYN-5014 WARNING: the net's pin: pin "i4" in ../rtl/AHBlite_SlaveMUX.v(110)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[0]" in ../rtl/CortexM0_SoC.v(261)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(110)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[1]" in ../rtl/CortexM0_SoC.v(261)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(110)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[2]" in ../rtl/CortexM0_SoC.v(261)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(110)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[3]" in ../rtl/CortexM0_SoC.v(261)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(110)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[4]" in ../rtl/CortexM0_SoC.v(261)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(110)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[5]" in ../rtl/CortexM0_SoC.v(261)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(110)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[6]" in ../rtl/CortexM0_SoC.v(261)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(110)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[7]" in ../rtl/CortexM0_SoC.v(261)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(110)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P7[0]" in ../rtl/CortexM0_SoC.v(275)
SYN-5014 WARNING: the net's pin: pin "i6" in ../rtl/AHBlite_SlaveMUX.v(110)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P7[1]" in ../rtl/CortexM0_SoC.v(275)
SYN-5014 WARNING: the net's pin: pin "i6" in ../rtl/AHBlite_SlaveMUX.v(110)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P7[2]" in ../rtl/CortexM0_SoC.v(275)
SYN-5014 WARNING: the net's pin: pin "i6" in ../rtl/AHBlite_SlaveMUX.v(110)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P7[3]" in ../rtl/CortexM0_SoC.v(275)
SYN-5014 WARNING: the net's pin: pin "i6" in ../rtl/AHBlite_SlaveMUX.v(110)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P7[4]" in ../rtl/CortexM0_SoC.v(275)
SYN-5014 WARNING: the net's pin: pin "i6" in ../rtl/AHBlite_SlaveMUX.v(110)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P7[5]" in ../rtl/CortexM0_SoC.v(275)
SYN-5014 WARNING: the net's pin: pin "i6" in ../rtl/AHBlite_SlaveMUX.v(110)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P7[6]" in ../rtl/CortexM0_SoC.v(275)
SYN-5014 WARNING: the net's pin: pin "i6" in ../rtl/AHBlite_SlaveMUX.v(110)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P7[7]" in ../rtl/CortexM0_SoC.v(275)
SYN-5014 WARNING: the net's pin: pin "i6" in ../rtl/AHBlite_SlaveMUX.v(110)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HREADYOUT_P5" in ../rtl/CortexM0_SoC.v(246)
SYN-5014 WARNING: the net's pin: pin "i4" in ../rtl/AHBlite_SlaveMUX.v(72)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HREADYOUT_P6" in ../rtl/CortexM0_SoC.v(260)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(72)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HREADYOUT_P7" in ../rtl/CortexM0_SoC.v(274)
SYN-5014 WARNING: the net's pin: pin "i6" in ../rtl/AHBlite_SlaveMUX.v(72)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRESP_P5" in ../rtl/CortexM0_SoC.v(248)
SYN-5014 WARNING: the net's pin: pin "i4" in ../rtl/AHBlite_SlaveMUX.v(91)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRESP_P6" in ../rtl/CortexM0_SoC.v(262)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(91)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRESP_P7" in ../rtl/CortexM0_SoC.v(276)
SYN-5014 WARNING: the net's pin: pin "i6" in ../rtl/AHBlite_SlaveMUX.v(91)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1014 : Optimize round 1
SYN-1032 : 22611/546 useful/useless nets, 22149/245 useful/useless insts
SYN-1021 : Optimized 38 onehot mux instances.
SYN-1020 : Optimized 50 distributor mux.
SYN-1016 : Merged 83 instances.
SYN-1015 : Optimize round 1, 1014 better
SYN-1014 : Optimize round 2
SYN-1032 : 22518/32 useful/useless nets, 22057/132 useful/useless insts
SYN-1015 : Optimize round 2, 160 better
SYN-1014 : Optimize round 3
SYN-1015 : Optimize round 3, 0 better
SYN-1014 : Optimize round 1
SYN-1044 : Optimized 147 inv instances.
SYN-1032 : 20667/391 useful/useless nets, 20456/339 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1016 : Merged 58 instances.
SYN-1015 : Optimize round 1, 4277 better
SYN-1014 : Optimize round 2
SYN-1032 : 19629/1 useful/useless nets, 19418/6 useful/useless insts
SYN-1015 : Optimize round 2, 7 better
SYN-1014 : Optimize round 3
SYN-1032 : 19624/0 useful/useless nets, 19413/1 useful/useless insts
SYN-1015 : Optimize round 3, 4 better
SYN-1014 : Optimize round 4
SYN-1015 : Optimize round 4, 0 better
RUN-1003 : finish command "optimize_rtl" in  4.318849s wall, 4.125000s user + 0.406250s system = 4.531250s CPU (104.9%)

RUN-1004 : used memory is 959 MB, reserved memory is 1015 MB, peak memory is 1888 MB
RUN-1002 : start command "report_area -file CortexM0_SOC_rtl.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC***

IO Statistics
#IO                        33
  #input                    8
  #output                  15
  #inout                   10

Gate Statistics
#Basic gates            19653
  #and                   9327
  #nand                     0
  #or                    1968
  #nor                      0
  #xor                     73
  #xnor                     0
  #buf                      0
  #not                   6332
  #bufif1                   3
  #MX21                   531
  #FADD                     0
  #DFF                   1419
  #LATCH                    0
#MACRO_ADD                 17
#MACRO_EQ                  48
#MACRO_MULT                 1
#MACRO_MUX                144

Report Hierarchy Area:
+----------------------------------------------------+
|Instance  |Module           |gates  |seq    |macros |
+----------------------------------------------------+
|top       |CortexM0_SoC     |18234  |1419   |67     |
|  u_logic |cortexm0ds_logic |18085  |1285   |14     |
+----------------------------------------------------+

RUN-1002 : start command "read_sdc ../../week1/Task2.sdc"
RUN-1002 : start command "get_ports  System_clk "
RUN-1002 : start command "create_clock -name System_clk -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: System_clk, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1104 : Import SDC file ../../week1/Task2.sdc finished, there are 0 nets kept by constraints.
RUN-1002 : start command "export_db CortexM0_SOC_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db CortexM0_SOC_rtl.db" in  1.909040s wall, 1.828125s user + 0.093750s system = 1.921875s CPU (100.7%)

RUN-1004 : used memory is 967 MB, reserved memory is 1022 MB, peak memory is 1888 MB
RUN-1002 : start command "optimize_gate -maparea CortexM0_SOC_gate.area"
RUN-1001 : Open license file E:/TD/license/Anlogic.lic
RUN-1001 : Print Gate Property
RUN-1001 : ----------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  
RUN-1001 : ----------------------------------------------------------
RUN-1001 :        auto_partition       |    fine    |       fine       
RUN-1001 :         cascade_dsp         |    off     |       off        
RUN-1001 :         cascade_eram        |     on     |        on        
RUN-1001 :        gate_sim_model       |    off     |       off        
RUN-1001 :        map_sim_model        |    off     |       off        
RUN-1001 :           opt_area          |   medium   |      medium      
RUN-1001 :          opt_timing         |    auto    |       auto       
RUN-1001 :         pack_effort         |   medium   |      medium      
RUN-1001 :      pack_lslice_ripple     |     on     |        on        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        
RUN-1001 :        pack_seq_in_io       |     on     |        on        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        
RUN-1001 :            report           |  standard  |     standard     
RUN-1001 : ----------------------------------------------------------
SYN-2001 : Map 33 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2531 : Dram(UART1_TX/FIFO/al_ram_mem) write 32x8, read 32x8
SYN-2531 : DRAM UART1_TX/FIFO/al_ram_mem has no init file
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 20243/9 useful/useless nets, 19912/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 9 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1016 : Merged 140 instances.
SYN-2501 : Optimize round 1, 501 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 10 macro adder
SYN-1019 : Optimized 405 mux instances.
SYN-1016 : Merged 18 instances.
SYN-1032 : 20719/417 useful/useless nets, 20395/1 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Map 1 macro multiplier
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 19717/68 useful/useless nets, 19418/1 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 69 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 0 better
SYN-2501 : Map 8 macro adder
SYN-1016 : Merged 8 instances.
SYN-1032 : 20151/2 useful/useless nets, 19920/0 useful/useless insts
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3004 : Optimized 1 const0 DFF(s)
SYN-1032 : 20789/4 useful/useless nets, 20558/4 useful/useless insts
SYN-3004 : Optimized 1 const0 DFF(s)
SYN-1032 : 20787/2 useful/useless nets, 20556/2 useful/useless insts
SYN-1032 : 21171/68 useful/useless nets, 20833/62 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 13, tpin num: 64679, tnet num: 21189, tinst num: 20836, tnode num: 88706, tedge num: 98714.
TMR-2508 : Levelizing timing graph completed, there are 281 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 21189 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 240 (3.48), #lev = 6 (3.03)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 239 (3.39), #lev = 5 (3.05)
SYN-3001 : Logic optimization runtime opt =   0.05 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 712 instances into 245 LUTs, name keeping = 66%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 5143 (3.98), #lev = 20 (8.30)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 5108 (3.88), #lev = 18 (7.70)
SYN-3001 : Logic optimization runtime opt =   1.30 sec, map = 5721.89 sec
SYN-3001 : Mapper mapped 18427 instances into 5108 LUTs, name keeping = 32%.
RUN-1002 : start command "report_area -file CortexM0_SOC_gate.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC***

IO Statistics
#IO                        33
  #input                    8
  #output                  15
  #inout                   10

LUT Statistics
#Total_luts              5588
  #lut4                  3676
  #lut5                  1677
  #lut6                     0
  #lut5_mx41                0
  #lut4_alu1b             235

Utilization Statistics
#lut                     5588   out of  19600   28.51%
#reg                     1413   out of  19600    7.21%
#le                         0
#dsp                        3   out of     29   10.34%
#bram                       0   out of     64    0.00%
  #bram9k                   0
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#dram                       4
#pad                       33   out of    188   17.55%
  #ireg                     0
  #oreg                     4
  #treg                     0
#pll                        0   out of      4    0.00%

Report Hierarchy Area:
+--------------------------------------------------------------------+
|Instance  |Module           |lut    |ripple |seq    |bram   |dsp    |
+--------------------------------------------------------------------+
|top       |CortexM0_SoC     |5353   |235    |1417   |0      |3      |
|  u_logic |cortexm0ds_logic |5108   |173    |1283   |0      |3      |
+--------------------------------------------------------------------+

SYN-1001 : Packing model "CortexM0_SoC" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 130 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 29 adder to BLE ...
SYN-4008 : Packed 29 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4013 : Packed 4 DRAM and 0 SEQ.
SYN-1001 : Packing model "cortexm0ds_logic" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 1283 DFF/LATCH to SEQ ...
SYN-4009 : Pack 3 carry chain into lslice
SYN-4007 : Packing 76 adder to BLE ...
SYN-4008 : Packed 76 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1003 : finish command "optimize_gate -maparea CortexM0_SOC_gate.area" in  18.742486s wall, 18.937500s user + 0.281250s system = 19.218750s CPU (102.5%)

RUN-1004 : used memory is 1203 MB, reserved memory is 1254 MB, peak memory is 1888 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
SYN-1011 : Flatten model cortexm0ds_logic
SYN-1016 : Merged 1 instances.
SYN-1016 : Merged 2 instances.
RUN-1002 : start command "read_sdc ../../week1/Task2.sdc"
RUN-1002 : start command "get_ports  System_clk "
RUN-1002 : start command "create_clock -name System_clk -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: System_clk, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1104 : Import SDC file ../../week1/Task2.sdc finished, there are 0 nets kept by constraints.
RUN-1002 : start command "export_db CortexM0_SOC_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db CortexM0_SOC_gate.db" in  2.820955s wall, 2.765625s user + 0.062500s system = 2.828125s CPU (100.3%)

RUN-1004 : used memory is 1204 MB, reserved memory is 1254 MB, peak memory is 1888 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file E:/TD/license/Anlogic.lic
RUN-1001 : Print Place Property
RUN-1001 : ------------------------------------------------
RUN-1001 :     Parameters    |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------
RUN-1001 :   detailed_place  |     on     |        on        
RUN-1001 :       effort      |   medium   |      medium      
RUN-1001 :     opt_timing    |   medium   |      medium      
RUN-1001 :    pr_strategy    |     1      |        1         
RUN-1001 :     relaxation    |    1.00    |       1.00       
RUN-1001 :      retiming     |    off     |       off        
RUN-1001 : ------------------------------------------------
RUN-1002 : start command "set_param place timing_factor 2.5"
RUN-1002 : start command "set_param route tactics length"
RUN-1002 : start command "set_param route least_critical_net_perc 20"
RUN-1002 : start command "set_param route most_critical_net_perc 60"
PHY-3001 : Placer runs in 8 thread(s).
SYN-4024 : Net "System_clk_pad" drive clk pins.
SYN-4024 : Net "u_logic/SWCLKTCK_pad" drive clk pins.
SYN-4024 : Net "LED_Interface/light_clk" drive clk pins.
SYN-4025 : Tag rtl::Net LED_Interface/light_clk as clock net
SYN-4025 : Tag rtl::Net System_clk_pad as clock net
SYN-4025 : Tag rtl::Net u_logic/SWCLKTCK_pad as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u_logic/SWCLKTCK_pad to drive 107 clock pins.
SYN-4015 : Create BUFG instance for clk Net LED_Interface/light_clk to drive 20 clock pins.
PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 6907 instances
RUN-1001 : 5352 luts, 1413 seqs, 63 mslices, 38 lslices, 33 pads, 0 brams, 3 dsps
RUN-1001 : There are total 7218 nets
RUN-1001 : 3623 nets have 2 pins
RUN-1001 : 2644 nets have [3 - 5] pins
RUN-1001 : 604 nets have [6 - 10] pins
RUN-1001 : 186 nets have [11 - 20] pins
RUN-1001 : 149 nets have [21 - 99] pins
RUN-1001 : 12 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 6905 instances, 5352 luts, 1413 seqs, 101 slices, 15 macros(101 instances: 63 mslices 38 lslices)
PHY-3001 : Cell area utilization is 28%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 13, tpin num: 32684, tnet num: 7172, tinst num: 6905, tnode num: 36982, tedge num: 52928.
TMR-2508 : Levelizing timing graph completed, there are 45 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 7172 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.801832s wall, 0.812500s user + 0.015625s system = 0.828125s CPU (103.3%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 1.67215e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 6905.
PHY-3001 : End clustering;  0.000014s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 28%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1662): len = 1.46288e+06, overlap = 6.75
PHY-3002 : Step(1663): len = 1.29467e+06, overlap = 6.75
PHY-3002 : Step(1664): len = 1.20229e+06, overlap = 7.9375
PHY-3002 : Step(1665): len = 1.11277e+06, overlap = 4.0625
PHY-3002 : Step(1666): len = 1.09853e+06, overlap = 6.4375
PHY-3002 : Step(1667): len = 1.07987e+06, overlap = 7.8125
PHY-3002 : Step(1668): len = 1.05821e+06, overlap = 5.3125
PHY-3002 : Step(1669): len = 940372, overlap = 36.0938
PHY-3002 : Step(1670): len = 823505, overlap = 54.3438
PHY-3002 : Step(1671): len = 767864, overlap = 76.0313
PHY-3002 : Step(1672): len = 739214, overlap = 82.8125
PHY-3002 : Step(1673): len = 716831, overlap = 85.3125
PHY-3002 : Step(1674): len = 708782, overlap = 86.5
PHY-3002 : Step(1675): len = 697190, overlap = 89.6563
PHY-3002 : Step(1676): len = 678242, overlap = 96.3125
PHY-3002 : Step(1677): len = 670980, overlap = 97.75
PHY-3002 : Step(1678): len = 665073, overlap = 100.688
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 7.17243e-05
PHY-3002 : Step(1679): len = 663454, overlap = 98.9063
PHY-3002 : Step(1680): len = 659513, overlap = 96.5938
PHY-3002 : Step(1681): len = 653614, overlap = 93.5938
PHY-3002 : Step(1682): len = 651581, overlap = 92.9688
PHY-3002 : Step(1683): len = 649048, overlap = 89.625
PHY-3002 : Step(1684): len = 643300, overlap = 85.25
PHY-3002 : Step(1685): len = 639885, overlap = 85.4688
PHY-3002 : Step(1686): len = 638196, overlap = 82.2813
PHY-3002 : Step(1687): len = 633136, overlap = 75.6563
PHY-3002 : Step(1688): len = 630001, overlap = 74.5
PHY-3002 : Step(1689): len = 628140, overlap = 70.7188
PHY-3002 : Step(1690): len = 624264, overlap = 69.2813
PHY-3002 : Step(1691): len = 621076, overlap = 66.4063
PHY-3002 : Step(1692): len = 619172, overlap = 67.4063
PHY-3002 : Step(1693): len = 615982, overlap = 63.2188
PHY-3002 : Step(1694): len = 612075, overlap = 60.5938
PHY-3002 : Step(1695): len = 610136, overlap = 60.9063
PHY-3002 : Step(1696): len = 607222, overlap = 59.125
PHY-3002 : Step(1697): len = 603028, overlap = 58.2188
PHY-3002 : Step(1698): len = 600405, overlap = 57.5
PHY-3002 : Step(1699): len = 598708, overlap = 58.1875
PHY-3002 : Step(1700): len = 592765, overlap = 57.5938
PHY-3002 : Step(1701): len = 589665, overlap = 56.6875
PHY-3002 : Step(1702): len = 587982, overlap = 56.8438
PHY-3002 : Step(1703): len = 583935, overlap = 56.3125
PHY-3002 : Step(1704): len = 582139, overlap = 55.4688
PHY-3002 : Step(1705): len = 579780, overlap = 55.4688
PHY-3002 : Step(1706): len = 574559, overlap = 54.5625
PHY-3002 : Step(1707): len = 572861, overlap = 54.875
PHY-3002 : Step(1708): len = 570639, overlap = 55.3125
PHY-3002 : Step(1709): len = 566190, overlap = 55.5
PHY-3002 : Step(1710): len = 563363, overlap = 55.4688
PHY-3002 : Step(1711): len = 561780, overlap = 55.6875
PHY-3002 : Step(1712): len = 557490, overlap = 54.1875
PHY-3002 : Step(1713): len = 556409, overlap = 54.5938
PHY-3002 : Step(1714): len = 553425, overlap = 55.1563
PHY-3002 : Step(1715): len = 546711, overlap = 56.5313
PHY-3002 : Step(1716): len = 544402, overlap = 58.75
PHY-3002 : Step(1717): len = 543208, overlap = 59.6563
PHY-3002 : Step(1718): len = 539136, overlap = 58.4688
PHY-3002 : Step(1719): len = 537947, overlap = 57.625
PHY-3002 : Step(1720): len = 533649, overlap = 58.0625
PHY-3002 : Step(1721): len = 533112, overlap = 58.25
PHY-3002 : Step(1722): len = 531907, overlap = 58.7188
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000143449
PHY-3002 : Step(1723): len = 532451, overlap = 57.1563
PHY-3002 : Step(1724): len = 540128, overlap = 47.9375
PHY-3002 : Step(1725): len = 556979, overlap = 29.3125
PHY-3002 : Step(1726): len = 557915, overlap = 28.375
PHY-3002 : Step(1727): len = 558311, overlap = 27.625
PHY-3002 : Step(1728): len = 571036, overlap = 25.625
PHY-3002 : Step(1729): len = 574472, overlap = 22.0938
PHY-3002 : Step(1730): len = 573544, overlap = 21.9688
PHY-3002 : Step(1731): len = 572731, overlap = 22.3125
PHY-3002 : Step(1732): len = 572965, overlap = 21.2813
PHY-3002 : Step(1733): len = 572555, overlap = 21.2813
PHY-3002 : Step(1734): len = 571960, overlap = 21.5938
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000286897
PHY-3002 : Step(1735): len = 574280, overlap = 18.5
PHY-3002 : Step(1736): len = 581007, overlap = 16.7188
PHY-3002 : Step(1737): len = 585832, overlap = 18.75
PHY-3002 : Step(1738): len = 586892, overlap = 18.9063
PHY-3002 : Step(1739): len = 590713, overlap = 18.0938
PHY-3002 : Step(1740): len = 602366, overlap = 12.7813
PHY-3002 : Step(1741): len = 604001, overlap = 14.0938
PHY-3002 : Step(1742): len = 604736, overlap = 13.8438
PHY-3002 : Step(1743): len = 608187, overlap = 8.59375
PHY-3002 : Step(1744): len = 614621, overlap = 11.1563
PHY-3002 : Step(1745): len = 615458, overlap = 11.0625
PHY-3002 : Step(1746): len = 615764, overlap = 11.0313
PHY-3002 : Step(1747): len = 617755, overlap = 10.0313
PHY-3002 : Step(1748): len = 619420, overlap = 8.21875
PHY-3002 : Step(1749): len = 619956, overlap = 8.34375
PHY-3002 : Step(1750): len = 620331, overlap = 8.21875
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000506068
PHY-3002 : Step(1751): len = 621125, overlap = 8.15625
PHY-3002 : Step(1752): len = 629156, overlap = 5
PHY-3002 : Step(1753): len = 637055, overlap = 4.15625
PHY-3002 : Step(1754): len = 637148, overlap = 6.28125
PHY-3002 : Step(1755): len = 638854, overlap = 4.03125
PHY-3002 : Step(1756): len = 647701, overlap = 1.125
PHY-3002 : Step(1757): len = 649498, overlap = 3.5
PHY-3002 : Step(1758): len = 649433, overlap = 5.6875
PHY-3002 : Step(1759): len = 650008, overlap = 3.25
PHY-3002 : Step(1760): len = 653732, overlap = 3.5
PHY-3002 : Step(1761): len = 658362, overlap = 3.5625
PHY-3002 : Step(1762): len = 658227, overlap = 3.5625
PHY-3002 : Step(1763): len = 658355, overlap = 3.59375
PHY-3002 : Step(1764): len = 659489, overlap = 1.34375
PHY-3002 : Step(1765): len = 659870, overlap = 3.5
PHY-3002 : Step(1766): len = 660283, overlap = 3.59375
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000915123
PHY-3002 : Step(1767): len = 660987, overlap = 3.59375
PHY-3002 : Step(1768): len = 666850, overlap = 0.96875
PHY-3002 : Step(1769): len = 670807, overlap = 2.9375
PHY-3002 : Step(1770): len = 670967, overlap = 2.8125
PHY-3002 : Step(1771): len = 672029, overlap = 2.6875
PHY-3002 : Step(1772): len = 675193, overlap = 0.0625
PHY-3002 : Step(1773): len = 677914, overlap = 2.25
PHY-3002 : Step(1774): len = 678341, overlap = 2.25
PHY-3002 : Step(1775): len = 679199, overlap = 2.25
PHY-3002 : Step(1776): len = 682206, overlap = 0
PHY-3002 : Step(1777): len = 684076, overlap = 0
PHY-3002 : Step(1778): len = 684452, overlap = 2.25
PHY-3002 : Step(1779): len = 685322, overlap = 2.25
PHY-3002 : Step(1780): len = 687301, overlap = 0
PHY-3002 : Step(1781): len = 690056, overlap = 2.25
PHY-3002 : Step(1782): len = 690161, overlap = 2.25
PHY-3002 : Step(1783): len = 690494, overlap = 2.25
PHY-3002 : Step(1784): len = 692213, overlap = 0
PHY-3002 : Step(1785): len = 693711, overlap = 4.5
PHY-3002 : Step(1786): len = 694323, overlap = 2.25
PHY-3002 : Step(1787): len = 694531, overlap = 2.25
PHY-3002 : Step(1788): len = 696085, overlap = 2.25
PHY-3002 : Step(1789): len = 696399, overlap = 2.25
PHY-3002 : Step(1790): len = 696490, overlap = 2.25
PHY-3002 : Step(1791): len = 696523, overlap = 4.5
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00167329
PHY-3002 : Step(1792): len = 697399, overlap = 2.25
PHY-3002 : Step(1793): len = 699366, overlap = 2.25
PHY-3002 : Step(1794): len = 701325, overlap = 2.25
PHY-3002 : Step(1795): len = 702098, overlap = 2.25
PHY-3002 : Step(1796): len = 703660, overlap = 2.25
PHY-3002 : Step(1797): len = 705945, overlap = 2.25
PHY-3002 : Step(1798): len = 707053, overlap = 2.25
PHY-3002 : Step(1799): len = 707786, overlap = 2.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007948s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 34%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.55633e+06, over cnt = 451(1%), over = 555, worst = 3
PHY-1002 : len = 1.55854e+06, over cnt = 295(0%), over = 345, worst = 3
PHY-1002 : len = 1.55851e+06, over cnt = 213(0%), over = 246, worst = 3
PHY-1002 : len = 1.55856e+06, over cnt = 132(0%), over = 156, worst = 3
PHY-1002 : len = 1.55261e+06, over cnt = 70(0%), over = 84, worst = 2
PHY-1001 : End global iterations;  1.494885s wall, 1.953125s user + 0.046875s system = 2.000000s CPU (133.8%)

PHY-1001 : Congestion index: top1 = 74.38, top5 = 65.00, top10 = 58.13, top15 = 52.50.
PHY-3001 : End congestion estimation;  2.077106s wall, 2.578125s user + 0.046875s system = 2.625000s CPU (126.4%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7172 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.735206s wall, 0.718750s user + 0.015625s system = 0.734375s CPU (99.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00010264
PHY-3002 : Step(1800): len = 666813, overlap = 7.8125
PHY-3002 : Step(1801): len = 626800, overlap = 17.375
PHY-3002 : Step(1802): len = 599396, overlap = 24.75
PHY-3002 : Step(1803): len = 572821, overlap = 31.0625
PHY-3002 : Step(1804): len = 546830, overlap = 37.625
PHY-3002 : Step(1805): len = 527212, overlap = 44.1563
PHY-3002 : Step(1806): len = 508794, overlap = 49.6875
PHY-3002 : Step(1807): len = 491580, overlap = 51.4375
PHY-3002 : Step(1808): len = 478183, overlap = 54.3438
PHY-3002 : Step(1809): len = 467192, overlap = 53.5313
PHY-3002 : Step(1810): len = 458842, overlap = 52.6563
PHY-3002 : Step(1811): len = 450797, overlap = 49.4063
PHY-3002 : Step(1812): len = 445914, overlap = 48.9688
PHY-3002 : Step(1813): len = 441604, overlap = 47.1563
PHY-3002 : Step(1814): len = 439099, overlap = 49.6875
PHY-3002 : Step(1815): len = 436438, overlap = 48.2813
PHY-3002 : Step(1816): len = 434441, overlap = 48.3125
PHY-3002 : Step(1817): len = 432003, overlap = 46.3125
PHY-3002 : Step(1818): len = 428590, overlap = 43.9375
PHY-3002 : Step(1819): len = 424750, overlap = 44.6563
PHY-3002 : Step(1820): len = 420939, overlap = 46.375
PHY-3002 : Step(1821): len = 416322, overlap = 51.125
PHY-3002 : Step(1822): len = 413178, overlap = 52.4688
PHY-3002 : Step(1823): len = 410380, overlap = 54.4688
PHY-3002 : Step(1824): len = 407677, overlap = 51.7813
PHY-3002 : Step(1825): len = 405280, overlap = 51.6563
PHY-3002 : Step(1826): len = 403317, overlap = 52.4063
PHY-3002 : Step(1827): len = 402026, overlap = 50.7813
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00020528
PHY-3002 : Step(1828): len = 419135, overlap = 30.125
PHY-3002 : Step(1829): len = 431388, overlap = 21.5938
PHY-3002 : Step(1830): len = 436556, overlap = 21.4375
PHY-3002 : Step(1831): len = 443027, overlap = 19.25
PHY-3002 : Step(1832): len = 448632, overlap = 19.5938
PHY-3002 : Step(1833): len = 451717, overlap = 19.4375
PHY-3002 : Step(1834): len = 455468, overlap = 16.9375
PHY-3002 : Step(1835): len = 457110, overlap = 17.2813
PHY-3002 : Step(1836): len = 457651, overlap = 16.125
PHY-3002 : Step(1837): len = 456082, overlap = 15.7188
PHY-3002 : Step(1838): len = 454464, overlap = 17.625
PHY-3002 : Step(1839): len = 452588, overlap = 18.4063
PHY-3002 : Step(1840): len = 451012, overlap = 18.125
PHY-3002 : Step(1841): len = 448709, overlap = 17.6563
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00041056
PHY-3002 : Step(1842): len = 463551, overlap = 11.0313
PHY-3002 : Step(1843): len = 471932, overlap = 7.875
PHY-3002 : Step(1844): len = 478742, overlap = 5.375
PHY-3002 : Step(1845): len = 482426, overlap = 5.5625
PHY-3002 : Step(1846): len = 485191, overlap = 4.9375
PHY-3002 : Step(1847): len = 489048, overlap = 2.3125
PHY-3002 : Step(1848): len = 490073, overlap = 2.15625
PHY-3002 : Step(1849): len = 490317, overlap = 2.25
PHY-3002 : Step(1850): len = 489339, overlap = 1.71875
PHY-3002 : Step(1851): len = 487987, overlap = 1.5
PHY-3002 : Step(1852): len = 486305, overlap = 2.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00082112
PHY-3002 : Step(1853): len = 497472, overlap = 0.90625
PHY-3002 : Step(1854): len = 504425, overlap = 1.15625
PHY-3002 : Step(1855): len = 510019, overlap = 0.78125
PHY-3002 : Step(1856): len = 514990, overlap = 0.8125
PHY-3002 : Step(1857): len = 519770, overlap = 0.21875
PHY-3002 : Step(1858): len = 521908, overlap = 0
PHY-3002 : Step(1859): len = 521315, overlap = 0.1875
PHY-3002 : Step(1860): len = 519410, overlap = 0.5625
PHY-3002 : Step(1861): len = 518226, overlap = 0.625
PHY-3002 : Step(1862): len = 517534, overlap = 0.625
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 34%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.24779e+06, over cnt = 411(1%), over = 539, worst = 4
PHY-1002 : len = 1.25105e+06, over cnt = 215(0%), over = 263, worst = 3
PHY-1002 : len = 1.2518e+06, over cnt = 127(0%), over = 153, worst = 3
PHY-1002 : len = 1.25114e+06, over cnt = 65(0%), over = 76, worst = 3
PHY-1002 : len = 1.25045e+06, over cnt = 46(0%), over = 52, worst = 2
PHY-1001 : End global iterations;  0.898238s wall, 1.453125s user + 0.015625s system = 1.468750s CPU (163.5%)

PHY-1001 : Congestion index: top1 = 56.88, top5 = 47.50, top10 = 41.25, top15 = 37.50.
PHY-3001 : End congestion estimation;  1.503942s wall, 2.031250s user + 0.046875s system = 2.078125s CPU (138.2%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7172 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.467322s wall, 0.468750s user + 0.000000s system = 0.468750s CPU (100.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000718854
PHY-3002 : Step(1863): len = 511402, overlap = 10.875
PHY-3002 : Step(1864): len = 499943, overlap = 12.4375
PHY-3002 : Step(1865): len = 489664, overlap = 11.0625
PHY-3002 : Step(1866): len = 478483, overlap = 9.65625
PHY-3002 : Step(1867): len = 467574, overlap = 13.3125
PHY-3002 : Step(1868): len = 458780, overlap = 10.1563
PHY-3002 : Step(1869): len = 451819, overlap = 15.5
PHY-3002 : Step(1870): len = 447295, overlap = 15.5625
PHY-3002 : Step(1871): len = 442900, overlap = 17.4375
PHY-3002 : Step(1872): len = 438893, overlap = 20.2188
PHY-3002 : Step(1873): len = 436438, overlap = 17.3125
PHY-3002 : Step(1874): len = 434292, overlap = 22.125
PHY-3002 : Step(1875): len = 432708, overlap = 20.9375
PHY-3002 : Step(1876): len = 431790, overlap = 21.3125
PHY-3002 : Step(1877): len = 430848, overlap = 20.5625
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00143771
PHY-3002 : Step(1878): len = 439131, overlap = 15.5625
PHY-3002 : Step(1879): len = 444711, overlap = 17.5938
PHY-3002 : Step(1880): len = 448461, overlap = 11.6875
PHY-3002 : Step(1881): len = 452467, overlap = 12.8125
PHY-3002 : Step(1882): len = 455901, overlap = 10.7813
PHY-3002 : Step(1883): len = 459539, overlap = 11.875
PHY-3002 : Step(1884): len = 462314, overlap = 9.0625
PHY-3002 : Step(1885): len = 462981, overlap = 8.84375
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00287542
PHY-3002 : Step(1886): len = 467345, overlap = 4.5
PHY-3002 : Step(1887): len = 471105, overlap = 4.125
PHY-3002 : Step(1888): len = 475821, overlap = 3.5625
PHY-3002 : Step(1889): len = 480515, overlap = 4.59375
PHY-3002 : Step(1890): len = 483585, overlap = 2.15625
PHY-3002 : Step(1891): len = 486138, overlap = 5.78125
PHY-3002 : Step(1892): len = 489117, overlap = 3.875
PHY-3002 : Step(1893): len = 490682, overlap = 5.1875
PHY-3002 : Step(1894): len = 492691, overlap = 3.1875
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00556209
PHY-3002 : Step(1895): len = 494879, overlap = 4.59375
PHY-3002 : Step(1896): len = 497762, overlap = 2.0625
PHY-3002 : Step(1897): len = 501364, overlap = 3.1875
PHY-3002 : Step(1898): len = 504312, overlap = 2.8125
PHY-3002 : Step(1899): len = 506451, overlap = 5.03125
PHY-3002 : Step(1900): len = 510014, overlap = 2.78125
PHY-3002 : Step(1901): len = 512744, overlap = 5.5
PHY-3002 : Step(1902): len = 514163, overlap = 3.03125
PHY-3002 : Step(1903): len = 515273, overlap = 5.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.0103662
PHY-3002 : Step(1904): len = 516600, overlap = 3.3125
PHY-3002 : Step(1905): len = 519354, overlap = 3
PHY-3002 : Step(1906): len = 521873, overlap = 2.90625
PHY-3002 : Step(1907): len = 523115, overlap = 2.78125
PHY-3002 : Step(1908): len = 525869, overlap = 1.71875
PHY-3002 : Step(1909): len = 527645, overlap = 1.96875
PHY-3002 : Step(1910): len = 528709, overlap = 1.84375
PHY-3002 : Step(1911): len = 530286, overlap = 3.96875
PHY-3002 : Step(1912): len = 531984, overlap = 2.28125
PHY-3002 : Step(1913): len = 532506, overlap = 2.40625
PHY-3002 : Step(1914): len = 533224, overlap = 2.21875
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.0172487
PHY-3002 : Step(1915): len = 533859, overlap = 2.3125
PHY-3002 : Step(1916): len = 535658, overlap = 2.28125
PHY-3002 : Step(1917): len = 537372, overlap = 2.34375
PHY-3002 : Step(1918): len = 538580, overlap = 2.5625
PHY-3002 : Step(1919): len = 539337, overlap = 2.65625
PHY-3002 : Step(1920): len = 540597, overlap = 2.5625
PHY-3002 : Step(1921): len = 541675, overlap = 2.375
PHY-3002 : Step(1922): len = 542150, overlap = 2.375
PHY-3002 : Step(1923): len = 542704, overlap = 2.46875
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.0280232
PHY-3002 : Step(1924): len = 543097, overlap = 2.40625
PHY-3002 : Step(1925): len = 544712, overlap = 2.5
PHY-3002 : Step(1926): len = 545917, overlap = 2.625
PHY-3002 : Step(1927): len = 546370, overlap = 2.75
PHY-3002 : Step(1928): len = 547006, overlap = 2.40625
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 67.22 peak overflow 0.75
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.36548e+06, over cnt = 197(0%), over = 234, worst = 5
PHY-1002 : len = 1.36649e+06, over cnt = 102(0%), over = 109, worst = 2
PHY-1002 : len = 1.36658e+06, over cnt = 60(0%), over = 61, worst = 2
PHY-1002 : len = 1.36618e+06, over cnt = 41(0%), over = 41, worst = 1
PHY-1002 : len = 1.36489e+06, over cnt = 28(0%), over = 28, worst = 1
PHY-1001 : End global iterations;  0.993332s wall, 1.640625s user + 0.015625s system = 1.656250s CPU (166.7%)

PHY-1001 : Congestion index: top1 = 50.00, top5 = 44.38, top10 = 40.63, top15 = 36.25.
PHY-1001 : End incremental global routing;  1.602936s wall, 2.234375s user + 0.015625s system = 2.250000s CPU (140.4%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7172 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.704714s wall, 0.703125s user + 0.000000s system = 0.703125s CPU (99.8%)

OPT-1001 : 20 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 33 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 6849 has valid locations, 147 needs to be replaced
PHY-3001 : design contains 7032 instances, 5361 luts, 1531 seqs, 101 slices, 15 macros(101 instances: 63 mslices 38 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 564804
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 34%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.27182e+06, over cnt = 202(0%), over = 242, worst = 4
PHY-1002 : len = 1.2731e+06, over cnt = 102(0%), over = 111, worst = 2
PHY-1002 : len = 1.27284e+06, over cnt = 57(0%), over = 62, worst = 2
PHY-1002 : len = 1.2728e+06, over cnt = 36(0%), over = 38, worst = 2
PHY-1002 : len = 1.27227e+06, over cnt = 20(0%), over = 20, worst = 1
PHY-1001 : End global iterations;  1.601828s wall, 2.296875s user + 0.062500s system = 2.359375s CPU (147.3%)

PHY-1001 : Congestion index: top1 = 50.63, top5 = 43.75, top10 = 38.13, top15 = 36.88.
PHY-3001 : End congestion estimation;  3.537848s wall, 4.125000s user + 0.062500s system = 4.187500s CPU (118.4%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7299 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.651471s wall, 0.656250s user + 0.015625s system = 0.671875s CPU (103.1%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1929): len = 564349, overlap = 0
PHY-3002 : Step(1930): len = 564349, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 34%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.27272e+06, over cnt = 31(0%), over = 31, worst = 1
PHY-1002 : len = 1.27284e+06, over cnt = 17(0%), over = 17, worst = 1
PHY-1002 : len = 1.27262e+06, over cnt = 12(0%), over = 12, worst = 1
PHY-1002 : len = 1.27262e+06, over cnt = 12(0%), over = 12, worst = 1
PHY-1002 : len = 1.27257e+06, over cnt = 11(0%), over = 11, worst = 1
PHY-1001 : End global iterations;  0.844401s wall, 0.921875s user + 0.031250s system = 0.953125s CPU (112.9%)

PHY-1001 : Congestion index: top1 = 50.63, top5 = 43.13, top10 = 39.38, top15 = 36.25.
PHY-3001 : End congestion estimation;  1.585333s wall, 1.687500s user + 0.031250s system = 1.718750s CPU (108.4%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7299 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.633654s wall, 0.625000s user + 0.000000s system = 0.625000s CPU (98.6%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00746043
PHY-3002 : Step(1931): len = 564156, overlap = 2.5
PHY-3002 : Step(1932): len = 564156, overlap = 2.5
PHY-3001 : Final: Len = 564156, Over = 2.5
PHY-3001 : End incremental placement;  6.903832s wall, 7.781250s user + 0.328125s system = 8.109375s CPU (117.5%)

OPT-1001 : End high-fanout net optimization;  9.855226s wall, 11.359375s user + 0.359375s system = 11.718750s CPU (118.9%)

OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.27394e+06, over cnt = 215(0%), over = 262, worst = 4
PHY-1002 : len = 1.27523e+06, over cnt = 101(0%), over = 113, worst = 2
PHY-1002 : len = 1.27517e+06, over cnt = 60(0%), over = 64, worst = 2
PHY-1002 : len = 1.27333e+06, over cnt = 41(0%), over = 43, worst = 2
PHY-1002 : len = 1.27254e+06, over cnt = 28(0%), over = 29, worst = 2
PHY-1001 : End global iterations;  1.017586s wall, 1.906250s user + 0.031250s system = 1.937500s CPU (190.4%)

PHY-1001 : Congestion index: top1 = 50.63, top5 = 43.13, top10 = 39.38, top15 = 36.25.
OPT-1001 : End congestion update;  1.631640s wall, 2.546875s user + 0.046875s system = 2.593750s CPU (159.0%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 7299 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.408473s wall, 0.406250s user + 0.000000s system = 0.406250s CPU (99.5%)

OPT-1001 : Start: WNS 545 TNS 0 NUM_FEPS 0
OPT-1001 : Iter 1: improved WNS 1495 TNS 0 NUM_FEPS 0 with 16 cells processed and 5650 slack improved
OPT-1001 : Iter 2: improved WNS 2000 TNS 0 NUM_FEPS 0 with 11 cells processed and 5100 slack improved
OPT-1001 : Iter 3: improved WNS 2185 TNS 0 NUM_FEPS 0 with 11 cells processed and 6223 slack improved
OPT-1001 : Iter 4: improved WNS 2289 TNS 0 NUM_FEPS 0 with 20 cells processed and 9432 slack improved
OPT-1001 : Iter 5: improved WNS 2434 TNS 0 NUM_FEPS 0 with 16 cells processed and 6382 slack improved
OPT-1001 : Iter 6: improved WNS 2534 TNS 0 NUM_FEPS 0 with 14 cells processed and 6250 slack improved
OPT-1001 : Iter 7: improved WNS 2607 TNS 0 NUM_FEPS 0 with 17 cells processed and 5693 slack improved
OPT-1001 : Iter 8: improved WNS 2735 TNS 0 NUM_FEPS 0 with 16 cells processed and 4500 slack improved
OPT-1001 : Iter 9: improved WNS 2989 TNS 0 NUM_FEPS 0 with 13 cells processed and 3633 slack improved
OPT-1001 : Iter 10: improved WNS 3089 TNS 0 NUM_FEPS 0 with 9 cells processed and 766 slack improved
OPT-1001 : End global optimization;  5.196607s wall, 6.156250s user + 0.093750s system = 6.250000s CPU (120.3%)

OPT-1001 : End physical optimization;  15.062645s wall, 17.640625s user + 0.453125s system = 18.093750s CPU (120.1%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 5361 LUT to BLE ...
SYN-4008 : Packed 5361 LUT and 586 SEQ to BLE.
SYN-4003 : Packing 945 remaining SEQ's ...
SYN-4005 : Packed 925 SEQ with LUT/SLICE
SYN-4006 : 3852 single LUT's are left
SYN-4006 : 20 single SEQ's are left
SYN-4011 : Packing model "CortexM0_SoC" (AL_USER_NORMAL) with 5381/5523 primitive instances ...
PHY-3001 : End packing;  1.659602s wall, 1.671875s user + 0.000000s system = 1.671875s CPU (100.7%)

PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 3328 instances
RUN-1001 : 1643 mslices, 1644 lslices, 33 pads, 0 brams, 3 dsps
RUN-1001 : There are total 6915 nets
RUN-1001 : 2650 nets have 2 pins
RUN-1001 : 3026 nets have [3 - 5] pins
RUN-1001 : 720 nets have [6 - 10] pins
RUN-1001 : 280 nets have [11 - 20] pins
RUN-1001 : 237 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : design contains 3326 instances, 3287 slices, 15 macros(101 instances: 63 mslices 38 lslices)
PHY-3001 : Cell area utilization is 40%
PHY-3001 : After packing: Len = 597507, Over = 24.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 40%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.32296e+06, over cnt = 200(0%), over = 245, worst = 4
PHY-1002 : len = 1.32372e+06, over cnt = 120(0%), over = 139, worst = 3
PHY-1002 : len = 1.32387e+06, over cnt = 80(0%), over = 94, worst = 3
PHY-1002 : len = 1.32209e+06, over cnt = 46(0%), over = 51, worst = 2
PHY-1002 : len = 1.32086e+06, over cnt = 35(0%), over = 37, worst = 2
PHY-1001 : End global iterations;  1.398104s wall, 2.078125s user + 0.046875s system = 2.125000s CPU (152.0%)

PHY-1001 : Congestion index: top1 = 53.75, top5 = 45.63, top10 = 40.63, top15 = 37.50.
PHY-3001 : End congestion estimation;  3.548212s wall, 4.218750s user + 0.062500s system = 4.281250s CPU (120.7%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6869 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.663228s wall, 0.671875s user + 0.015625s system = 0.687500s CPU (103.7%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000248155
PHY-3002 : Step(1933): len = 576378, overlap = 27
PHY-3002 : Step(1934): len = 564827, overlap = 29.75
PHY-3002 : Step(1935): len = 556071, overlap = 35.25
PHY-3002 : Step(1936): len = 548402, overlap = 35.25
PHY-3002 : Step(1937): len = 542016, overlap = 39.75
PHY-3002 : Step(1938): len = 536890, overlap = 39.75
PHY-3002 : Step(1939): len = 531194, overlap = 43.5
PHY-3002 : Step(1940): len = 526628, overlap = 43.75
PHY-3002 : Step(1941): len = 522464, overlap = 44
PHY-3002 : Step(1942): len = 517167, overlap = 50
PHY-3002 : Step(1943): len = 514276, overlap = 53.5
PHY-3002 : Step(1944): len = 510474, overlap = 54.5
PHY-3002 : Step(1945): len = 507069, overlap = 54.25
PHY-3002 : Step(1946): len = 503937, overlap = 54.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000496311
PHY-3002 : Step(1947): len = 519341, overlap = 47
PHY-3002 : Step(1948): len = 523679, overlap = 45
PHY-3002 : Step(1949): len = 526790, overlap = 40.75
PHY-3002 : Step(1950): len = 531384, overlap = 42.25
PHY-3002 : Step(1951): len = 535752, overlap = 36.5
PHY-3002 : Step(1952): len = 538874, overlap = 32.5
PHY-3002 : Step(1953): len = 542825, overlap = 32.75
PHY-3002 : Step(1954): len = 548797, overlap = 30.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000992621
PHY-3002 : Step(1955): len = 560544, overlap = 25.25
PHY-3002 : Step(1956): len = 563378, overlap = 22
PHY-3002 : Step(1957): len = 567946, overlap = 18.5
PHY-3002 : Step(1958): len = 571827, overlap = 18
PHY-3002 : Step(1959): len = 574393, overlap = 17.75
PHY-3002 : Step(1960): len = 577398, overlap = 15.25
PHY-3002 : Step(1961): len = 579697, overlap = 14.75
PHY-3002 : Step(1962): len = 582820, overlap = 18.5
PHY-3002 : Step(1963): len = 585201, overlap = 16.75
PHY-3002 : Step(1964): len = 587455, overlap = 18
PHY-3002 : Step(1965): len = 588841, overlap = 16.75
PHY-3002 : Step(1966): len = 591370, overlap = 17.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00195445
PHY-3002 : Step(1967): len = 598936, overlap = 13.75
PHY-3002 : Step(1968): len = 601567, overlap = 12
PHY-3002 : Step(1969): len = 603846, overlap = 12
PHY-3002 : Step(1970): len = 607486, overlap = 11.25
PHY-3002 : Step(1971): len = 609853, overlap = 10
PHY-3002 : Step(1972): len = 612095, overlap = 11.75
PHY-3002 : Step(1973): len = 613579, overlap = 9.75
PHY-3002 : Step(1974): len = 615306, overlap = 10.5
PHY-3002 : Step(1975): len = 617588, overlap = 10.75
PHY-3002 : Step(1976): len = 618848, overlap = 10
PHY-3002 : Step(1977): len = 619292, overlap = 10.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00373203
PHY-3002 : Step(1978): len = 623702, overlap = 9.5
PHY-3002 : Step(1979): len = 625834, overlap = 9
PHY-3002 : Step(1980): len = 628080, overlap = 9
PHY-3002 : Step(1981): len = 630065, overlap = 8.25
PHY-3002 : Step(1982): len = 631976, overlap = 8
PHY-3002 : Step(1983): len = 633443, overlap = 7
PHY-3002 : Step(1984): len = 635022, overlap = 7.75
PHY-3002 : Step(1985): len = 636082, overlap = 8.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00645624
PHY-3002 : Step(1986): len = 638344, overlap = 9
PHY-3002 : Step(1987): len = 640239, overlap = 8.75
PHY-3002 : Step(1988): len = 642187, overlap = 7.75
PHY-3002 : Step(1989): len = 643497, overlap = 8
PHY-3002 : Step(1990): len = 645152, overlap = 8
PHY-3002 : Step(1991): len = 646545, overlap = 7.5
PHY-3002 : Step(1992): len = 647690, overlap = 8
PHY-3002 : Step(1993): len = 648653, overlap = 7.5
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.0104462
PHY-3002 : Step(1994): len = 650377, overlap = 7.5
PHY-3002 : Step(1995): len = 651783, overlap = 7.5
PHY-3002 : Step(1996): len = 653033, overlap = 8.5
PHY-3002 : Step(1997): len = 654122, overlap = 7.25
PHY-3002 : Step(1998): len = 655237, overlap = 7
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  3.673437s wall, 2.890625s user + 2.718750s system = 5.609375s CPU (152.7%)

PHY-3001 : Trial Legalized: Len = 665377
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 40%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.48767e+06, over cnt = 224(0%), over = 256, worst = 4
PHY-1002 : len = 1.48813e+06, over cnt = 161(0%), over = 181, worst = 4
PHY-1002 : len = 1.48815e+06, over cnt = 114(0%), over = 126, worst = 4
PHY-1002 : len = 1.48743e+06, over cnt = 82(0%), over = 92, worst = 4
PHY-1002 : len = 1.48666e+06, over cnt = 55(0%), over = 62, worst = 4
PHY-1001 : End global iterations;  1.111520s wall, 1.796875s user + 0.015625s system = 1.812500s CPU (163.1%)

PHY-1001 : Congestion index: top1 = 63.75, top5 = 53.75, top10 = 47.50, top15 = 42.50.
PHY-3001 : End congestion estimation;  1.794350s wall, 2.484375s user + 0.015625s system = 2.500000s CPU (139.3%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6869 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.492484s wall, 0.500000s user + 0.031250s system = 0.531250s CPU (107.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000635879
PHY-3002 : Step(1999): len = 633028, overlap = 8
PHY-3002 : Step(2000): len = 621433, overlap = 10
PHY-3002 : Step(2001): len = 610304, overlap = 12.5
PHY-3002 : Step(2002): len = 604183, overlap = 12.75
PHY-3002 : Step(2003): len = 597202, overlap = 15.25
PHY-3002 : Step(2004): len = 592773, overlap = 14
PHY-3002 : Step(2005): len = 588289, overlap = 15.5
PHY-3002 : Step(2006): len = 584081, overlap = 16.5
PHY-3002 : Step(2007): len = 581022, overlap = 17.75
PHY-3002 : Step(2008): len = 579284, overlap = 20
PHY-3002 : Step(2009): len = 575474, overlap = 20.75
PHY-3002 : Step(2010): len = 574526, overlap = 21.25
PHY-3002 : Step(2011): len = 574192, overlap = 19.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.040479s wall, 0.046875s user + 0.015625s system = 0.062500s CPU (154.4%)

PHY-3001 : Legalized: Len = 579639, Over = 0
PHY-3001 : Spreading special nets. 7 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.022691s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (68.9%)

PHY-3001 : 10 instances has been re-located, deltaX = 2, deltaY = 5, maxDist = 1.
PHY-3001 : Final: Len = 579823, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.31967e+06, over cnt = 255(0%), over = 283, worst = 2
PHY-1002 : len = 1.32059e+06, over cnt = 152(0%), over = 164, worst = 2
PHY-1002 : len = 1.32065e+06, over cnt = 97(0%), over = 104, worst = 2
PHY-1002 : len = 1.3206e+06, over cnt = 71(0%), over = 77, worst = 2
PHY-1002 : len = 1.31899e+06, over cnt = 46(0%), over = 51, worst = 2
PHY-1001 : End global iterations;  1.129563s wall, 1.843750s user + 0.062500s system = 1.906250s CPU (168.8%)

PHY-1001 : Congestion index: top1 = 63.75, top5 = 51.88, top10 = 46.88, top15 = 41.25.
PHY-1001 : End incremental global routing;  1.785581s wall, 2.500000s user + 0.062500s system = 2.562500s CPU (143.5%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6869 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.492563s wall, 0.515625s user + 0.000000s system = 0.515625s CPU (104.7%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  3.381309s wall, 4.109375s user + 0.062500s system = 4.171875s CPU (123.4%)

OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.31967e+06, over cnt = 255(0%), over = 283, worst = 2
PHY-1002 : len = 1.32059e+06, over cnt = 152(0%), over = 164, worst = 2
PHY-1002 : len = 1.32065e+06, over cnt = 97(0%), over = 104, worst = 2
PHY-1002 : len = 1.3206e+06, over cnt = 71(0%), over = 77, worst = 2
PHY-1002 : len = 1.31899e+06, over cnt = 46(0%), over = 51, worst = 2
PHY-1001 : End global iterations;  1.004733s wall, 1.562500s user + 0.031250s system = 1.593750s CPU (158.6%)

PHY-1001 : Congestion index: top1 = 63.75, top5 = 51.88, top10 = 46.88, top15 = 41.25.
OPT-1001 : End congestion update;  1.671226s wall, 2.203125s user + 0.031250s system = 2.234375s CPU (133.7%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 6869 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.391821s wall, 0.437500s user + 0.000000s system = 0.437500s CPU (111.7%)

OPT-1001 : Start: WNS 1546 TNS 0 NUM_FEPS 0
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 33 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3290 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 3326 instances, 3287 slices, 15 macros(101 instances: 63 mslices 38 lslices)
PHY-3001 : Cell area utilization is 40%
PHY-3001 : Initial: Len = 581897, Over = 0
PHY-3001 : End spreading;  0.033686s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (139.2%)

PHY-3001 : Final: Len = 581897, Over = 0
PHY-3001 : End incremental legalization;  0.256374s wall, 0.250000s user + 0.031250s system = 0.281250s CPU (109.7%)

OPT-1001 : Iter 1: improved WNS 2295 TNS 0 NUM_FEPS 0 with 7 cells processed and 1403 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 33 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3290 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 3326 instances, 3287 slices, 15 macros(101 instances: 63 mslices 38 lslices)
PHY-3001 : Cell area utilization is 40%
PHY-3001 : Initial: Len = 586451, Over = 0
PHY-3001 : End spreading;  0.028650s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (109.1%)

PHY-3001 : Final: Len = 586451, Over = 0
PHY-3001 : End incremental legalization;  0.287197s wall, 0.468750s user + 0.031250s system = 0.500000s CPU (174.1%)

OPT-1001 : Iter 2: improved WNS 2857 TNS 0 NUM_FEPS 0 with 18 cells processed and 3659 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 33 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3290 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 3326 instances, 3287 slices, 15 macros(101 instances: 63 mslices 38 lslices)
PHY-3001 : Cell area utilization is 40%
PHY-3001 : Initial: Len = 586895, Over = 0
PHY-3001 : End spreading;  0.019175s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (81.5%)

PHY-3001 : Final: Len = 586895, Over = 0
PHY-3001 : End incremental legalization;  0.209269s wall, 0.234375s user + 0.031250s system = 0.265625s CPU (126.9%)

OPT-1001 : Iter 3: improved WNS 3460 TNS 0 NUM_FEPS 0 with 7 cells processed and 2979 slack improved
OPT-1001 : End path based optimization;  10.642648s wall, 11.453125s user + 0.125000s system = 11.578125s CPU (108.8%)

OPT-1001 : End physical optimization;  14.030993s wall, 15.562500s user + 0.187500s system = 15.750000s CPU (112.3%)

RUN-1003 : finish command "place" in  69.339278s wall, 114.343750s user + 15.281250s system = 129.625000s CPU (186.9%)

RUN-1004 : used memory is 1215 MB, reserved memory is 1263 MB, peak memory is 1888 MB
RUN-1002 : start command "report_area -io_info -file CortexM0_SOC_place.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC***

IO Statistics
#IO                        33
  #input                    8
  #output                  15
  #inout                   10

Utilization Statistics
#lut                     6184   out of  19600   31.55%
#reg                     1531   out of  19600    7.81%
#le                      6204
  #lut only              4673   out of   6204   75.32%
  #reg only                20   out of   6204    0.32%
  #lut&reg               1511   out of   6204   24.36%
#dsp                        3   out of     29   10.34%
#bram                       0   out of     64    0.00%
  #bram9k                   0
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       33   out of    188   17.55%
  #ireg                     0
  #oreg                     4
  #treg                     0
#pll                        0   out of      4    0.00%


Detailed IO Report

     Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
    Col[3]         INPUT        F10        LVCMOS33          N/A          PULLUP      NONE    
    Col[2]         INPUT        C11        LVCMOS33          N/A          PULLUP      NONE    
    Col[1]         INPUT        D11        LVCMOS33          N/A          PULLUP      NONE    
    Col[0]         INPUT        E11        LVCMOS33          N/A          PULLUP      NONE    
     RSTn          INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
     RXD_1         INPUT        F12        LVCMOS33          N/A          PULLUP      NONE    
     SWCLK         INPUT         R2        LVCMOS33          N/A          PULLUP      NONE    
  System_clk       INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
    LED[7]        OUTPUT        F16        LVCMOS33           8            NONE       NONE    
    LED[6]        OUTPUT        E16        LVCMOS33           8            NONE       NONE    
    LED[5]        OUTPUT        E13        LVCMOS33           8            NONE       NONE    
    LED[4]        OUTPUT        C16        LVCMOS33           8            NONE       NONE    
    LED[3]        OUTPUT        C15        LVCMOS33           8            NONE       NONE    
    LED[2]        OUTPUT        B16        LVCMOS33           8            NONE       NONE    
    LED[1]        OUTPUT        B15        LVCMOS33           8            NONE       NONE    
    LED[0]        OUTPUT        B14        LVCMOS33           8            NONE       NONE    
  QN_IIC_SCL      OUTPUT         P7        LVCMOS33           8            NONE       NONE    
  QN_REF24MHz     OUTPUT         P8        LVCMOS33           8            N/A        NONE    
    Row[3]        OUTPUT         D9        LVCMOS33           8            NONE       OREG    
    Row[2]        OUTPUT         F9        LVCMOS33           8            NONE       OREG    
    Row[1]        OUTPUT        C10        LVCMOS33           8            NONE       OREG    
    Row[0]        OUTPUT        E10        LVCMOS33           8            NONE       OREG    
     TXD_1        OUTPUT        D12        LVCMOS33           8            NONE       NONE    
     IO[7]         INOUT        H16        LVCMOS25           8            N/A        NONE    
     IO[6]         INOUT        L12        LVCMOS25           8            N/A        NONE    
     IO[5]         INOUT        N16        LVCMOS25           8            N/A        NONE    
     IO[4]         INOUT         M2        LVCMOS33           8            N/A        NONE    
     IO[3]         INOUT         F5        LVCMOS33           8            N/A        NONE    
     IO[2]         INOUT        T14        LVCMOS33           8            N/A        NONE    
     IO[1]         INOUT        P15        LVCMOS25           8            N/A        NONE    
     IO[0]         INOUT        J13        LVCMOS25           8            N/A        NONE    
  QN_IIC_SDA       INOUT         L8        LVCMOS33           8           PULLUP      NONE    
     SWDIO         INOUT         P2        LVCMOS33           8           PULLUP      NONE    

Report Hierarchy Area:
+----------------------------------------------------------------------+
|Instance |Module       |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------------+
|top      |CortexM0_SoC |6204  |6095   |89     |1535   |0      |3      |
+----------------------------------------------------------------------+

RUN-1002 : start command "route"
RUN-1001 : Open license file E:/TD/license/Anlogic.lic
RUN-1001 : Print Route Property
RUN-1001 : -----------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  
RUN-1001 : -----------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      
RUN-1001 :     fix_hold     |    off     |       off        
RUN-1001 :       lcnp       |     5      |        5         
RUN-1001 :       mcnp       |     10     |        10        
RUN-1001 :    opt_timing    |   medium   |      medium      
RUN-1001 :   phy_sim_model  |    off     |       off        
RUN-1001 :     priority     |   timing   |      timing      
RUN-1001 :     swap_pin     |     on     |        on        
RUN-1001 : -----------------------------------------------
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 3328 instances
RUN-1001 : 1643 mslices, 1644 lslices, 33 pads, 0 brams, 3 dsps
RUN-1001 : There are total 6915 nets
RUN-1001 : 2650 nets have 2 pins
RUN-1001 : 3026 nets have [3 - 5] pins
RUN-1001 : 720 nets have [6 - 10] pins
RUN-1001 : 280 nets have [11 - 20] pins
RUN-1001 : 237 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.3334e+06, over cnt = 255(0%), over = 295, worst = 3
PHY-1002 : len = 1.33412e+06, over cnt = 165(0%), over = 189, worst = 3
PHY-1002 : len = 1.33322e+06, over cnt = 103(0%), over = 120, worst = 3
PHY-1002 : len = 1.33022e+06, over cnt = 53(0%), over = 62, worst = 3
PHY-1002 : len = 1.31087e+06, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.166054s wall, 1.906250s user + 0.078125s system = 1.984375s CPU (170.2%)

PHY-1001 : Congestion index: top1 = 61.25, top5 = 51.88, top10 = 45.00, top15 = 41.25.
PHY-1001 : Timing updates.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6869 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : 15 out of 6915 nets being processed.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6869 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin local connectivity score is improved from 659 to 7
PHY-1001 : End pin swap;  0.402561s wall, 0.406250s user + 0.015625s system = 0.421875s CPU (104.8%)

PHY-1001 : End global routing;  4.693652s wall, 5.546875s user + 0.234375s system = 5.781250s CPU (123.2%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net LED_Interface/light_clk_gclk_net will be merged with clock LED_Interface/light_clk
PHY-1001 : net System_clk_pad will be routed on clock mesh
PHY-1001 : clock net u_logic/SWCLKTCK_pad_gclk_net will be merged with clock u_logic/SWCLKTCK_pad
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 81192, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.134303s wall, 0.140625s user + 0.015625s system = 0.156250s CPU (116.3%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 1% nets.
PHY-1002 : len = 107568, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : End Routed; 0.656474s wall, 0.687500s user + 0.031250s system = 0.718750s CPU (109.5%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 107344, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 1; 0.010111s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (309.1%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 107344, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 2; 0.007129s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 107344, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 3; 0.007987s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1002 : len = 107344, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 4; 0.007002s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1002 : len = 107344, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End DR Iter 5; 0.006322s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (494.3%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 39% nets.
PHY-1001 : Routed 46% nets.
PHY-1001 : Routed 56% nets.
PHY-1001 : Routed 71% nets.
PHY-1001 : Routed 97% nets.
PHY-1002 : len = 1.05872e+06, over cnt = 537(0%), over = 537, worst = 1
PHY-1001 : End Routed; 39.964574s wall, 66.531250s user + 2.171875s system = 68.703125s CPU (171.9%)

PHY-1001 : Update timing.....
PHY-1001 : 2442/6758(36%) critical/total net(s), WNS -4.561ns, TNS -385.480ns, False end point 382.
PHY-1001 : End update timing;  2.028716s wall, 2.093750s user + 0.031250s system = 2.125000s CPU (104.7%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 1.06294e+06, over cnt = 185(0%), over = 185, worst = 1
PHY-1001 : End DR Iter 1; 1.406233s wall, 2.015625s user + 0.031250s system = 2.046875s CPU (145.6%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 1.06424e+06, over cnt = 31(0%), over = 31, worst = 1
PHY-1001 : End DR Iter 2; 0.651831s wall, 0.796875s user + 0.000000s system = 0.796875s CPU (122.3%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 1.06451e+06, over cnt = 9(0%), over = 9, worst = 1
PHY-1001 : End DR Iter 3; 0.210702s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (126.1%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1002 : len = 1.06463e+06, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 1.06463e+06
PHY-1001 : End DR Iter 4; 0.174526s wall, 0.218750s user + 0.062500s system = 0.281250s CPU (161.2%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net LED_Interface/light_clk_gclk_net will be merged with clock LED_Interface/light_clk
PHY-1001 : net System_clk_pad will be routed on clock mesh
PHY-1001 : clock net u_logic/SWCLKTCK_pad_gclk_net will be merged with clock u_logic/SWCLKTCK_pad
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  50.605773s wall, 78.671875s user + 2.656250s system = 81.328125s CPU (160.7%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  55.767286s wall, 84.796875s user + 2.921875s system = 87.718750s CPU (157.3%)

RUN-1004 : used memory is 1281 MB, reserved memory is 1334 MB, peak memory is 1888 MB
RUN-1002 : start command "report_area -io_info -file CortexM0_SOC_phy.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC***

IO Statistics
#IO                        33
  #input                    8
  #output                  15
  #inout                   10

Utilization Statistics
#lut                     6184   out of  19600   31.55%
#reg                     1531   out of  19600    7.81%
#le                      6204
  #lut only              4673   out of   6204   75.32%
  #reg only                20   out of   6204    0.32%
  #lut&reg               1511   out of   6204   24.36%
#dsp                        3   out of     29   10.34%
#bram                       0   out of     64    0.00%
  #bram9k                   0
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       33   out of    188   17.55%
  #ireg                     0
  #oreg                     4
  #treg                     0
#pll                        0   out of      4    0.00%
#gclk                       3   out of     16   18.75%


Detailed IO Report

     Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
    Col[3]         INPUT        F10        LVCMOS33          N/A          PULLUP      NONE    
    Col[2]         INPUT        C11        LVCMOS33          N/A          PULLUP      NONE    
    Col[1]         INPUT        D11        LVCMOS33          N/A          PULLUP      NONE    
    Col[0]         INPUT        E11        LVCMOS33          N/A          PULLUP      NONE    
     RSTn          INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
     RXD_1         INPUT        F12        LVCMOS33          N/A          PULLUP      NONE    
     SWCLK         INPUT         R2        LVCMOS33          N/A          PULLUP      NONE    
  System_clk       INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
    LED[7]        OUTPUT        F16        LVCMOS33           8            NONE       NONE    
    LED[6]        OUTPUT        E16        LVCMOS33           8            NONE       NONE    
    LED[5]        OUTPUT        E13        LVCMOS33           8            NONE       NONE    
    LED[4]        OUTPUT        C16        LVCMOS33           8            NONE       NONE    
    LED[3]        OUTPUT        C15        LVCMOS33           8            NONE       NONE    
    LED[2]        OUTPUT        B16        LVCMOS33           8            NONE       NONE    
    LED[1]        OUTPUT        B15        LVCMOS33           8            NONE       NONE    
    LED[0]        OUTPUT        B14        LVCMOS33           8            NONE       NONE    
  QN_IIC_SCL      OUTPUT         P7        LVCMOS33           8            NONE       NONE    
  QN_REF24MHz     OUTPUT         P8        LVCMOS33           8            N/A        NONE    
    Row[3]        OUTPUT         D9        LVCMOS33           8            NONE       OREG    
    Row[2]        OUTPUT         F9        LVCMOS33           8            NONE       OREG    
    Row[1]        OUTPUT        C10        LVCMOS33           8            NONE       OREG    
    Row[0]        OUTPUT        E10        LVCMOS33           8            NONE       OREG    
     TXD_1        OUTPUT        D12        LVCMOS33           8            NONE       NONE    
     IO[7]         INOUT        H16        LVCMOS25           8            N/A        NONE    
     IO[6]         INOUT        L12        LVCMOS25           8            N/A        NONE    
     IO[5]         INOUT        N16        LVCMOS25           8            N/A        NONE    
     IO[4]         INOUT         M2        LVCMOS33           8            N/A        NONE    
     IO[3]         INOUT         F5        LVCMOS33           8            N/A        NONE    
     IO[2]         INOUT        T14        LVCMOS33           8            N/A        NONE    
     IO[1]         INOUT        P15        LVCMOS25           8            N/A        NONE    
     IO[0]         INOUT        J13        LVCMOS25           8            N/A        NONE    
  QN_IIC_SDA       INOUT         L8        LVCMOS33           8           PULLUP      NONE    
     SWDIO         INOUT         P2        LVCMOS33           8           PULLUP      NONE    

Report Hierarchy Area:
+----------------------------------------------------------------------+
|Instance |Module       |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------------+
|top      |CortexM0_SoC |6204  |6095   |89     |1535   |0      |3      |
+----------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout    Nets  
    #1         1       2617  
    #2         2       1903  
    #3         3       720   
    #4         4       403   
    #5        5-10     774   
    #6       11-50     445   
    #7       51-100     15   
  Average     3.80           

RUN-1002 : start command "export_db CortexM0_SOC_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db CortexM0_SOC_pr.db" in  3.455030s wall, 3.687500s user + 0.312500s system = 4.000000s CPU (115.8%)

RUN-1004 : used memory is 1281 MB, reserved memory is 1334 MB, peak memory is 1888 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 13, tpin num: 34263, tnet num: 6869, tinst num: 3326, tnode num: 38500, tedge num: 57833.
TMR-2508 : Levelizing timing graph completed, there are 45 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  1.215675s wall, 1.234375s user + 0.015625s system = 1.250000s CPU (102.8%)

RUN-1004 : used memory is 1283 MB, reserved memory is 1334 MB, peak memory is 1888 MB
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file CortexM0_SOC_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net LED_Interface/light_clk_gclk_net will be merged with clock LED_Interface/light_clk
PHY-1001 : net System_clk_pad will be routed on clock mesh
PHY-1001 : clock net u_logic/SWCLKTCK_pad_gclk_net will be merged with clock u_logic/SWCLKTCK_pad
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 6869 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : Number of clock constraints = 1. Number of clock nets = 3 (2 unconstrainted).
TMR-5009 WARNING: No clock constraint on 2 clock net(s): 
	LED_Interface/light_clk
	u_logic/SWCLKTCK_pad
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in CortexM0_SOC_phy.timing, timing summary in CortexM0_SOC_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file CortexM0_SOC_phy.timing" in  2.459184s wall, 2.718750s user + 0.015625s system = 2.734375s CPU (111.2%)

RUN-1004 : used memory is 1613 MB, reserved memory is 1662 MB, peak memory is 1888 MB
RUN-1002 : start command "bitgen -bit CortexM0_SOC.bit -version 0X00 -g ucode:000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 3328
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 6915, pip num: 83804
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 2870 valid insts, and 221321 bits set as '1'.
BIT-1004 : PLL setting string = 0000
BIT-1004 : Generate bits file CortexM0_SOC.bit.
RUN-1003 : finish command "bitgen -bit CortexM0_SOC.bit -version 0X00 -g ucode:000000000000000000000000" in  14.198889s wall, 97.546875s user + 0.890625s system = 98.437500s CPU (693.3%)

RUN-1004 : used memory is 1696 MB, reserved memory is 1741 MB, peak memory is 1888 MB
RUN-1002 : start command "download -bit CortexM0_SOC.bit -mode jtag -spd 9 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit CortexM0_SOC.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1290, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit CortexM0_SOC.bit" in  2.028758s wall, 2.000000s user + 0.046875s system = 2.046875s CPU (100.9%)

RUN-1004 : used memory is 1794 MB, reserved memory is 1843 MB, peak memory is 1888 MB
RUN-1002 : start command "program -cable 0 -spd 9 -p"
RUN-1003 : finish command "program -cable 0 -spd 9 -p" in  6.643592s wall, 0.609375s user + 0.171875s system = 0.781250s CPU (11.8%)

RUN-1004 : used memory is 1824 MB, reserved memory is 1873 MB, peak memory is 1888 MB
RUN-1003 : finish command "download -bit CortexM0_SOC.bit -mode jtag -spd 9 -sec 64 -cable 0" in  9.267220s wall, 2.843750s user + 0.234375s system = 3.078125s CPU (33.2%)

RUN-1004 : used memory is 1782 MB, reserved memory is 1831 MB, peak memory is 1888 MB
GUI-1001 : Download success!
RUN-1002 : start command "download -bit ..\..\Anlogic_M0\M0 Experiments\Experiments\Task4\TD\Task4.bit -mode jtag -spd 9 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit ../../Anlogic_M0/M0 Experiments/Experiments/Task4/TD/Task4.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1322, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit ../../Anlogic_M0/M0 Experiments/Experiments/Task4/TD/Task4.bit" in  1.414064s wall, 1.390625s user + 0.000000s system = 1.390625s CPU (98.3%)

RUN-1004 : used memory is 1812 MB, reserved memory is 1871 MB, peak memory is 1888 MB
RUN-1002 : start command "program -cable 0 -spd 9 -p"
RUN-1003 : finish command "program -cable 0 -spd 9 -p" in  7.056134s wall, 0.156250s user + 0.093750s system = 0.250000s CPU (3.5%)

RUN-1004 : used memory is 1825 MB, reserved memory is 1884 MB, peak memory is 1888 MB
RUN-1003 : finish command "download -bit ..\..\Anlogic_M0\M0 Experiments\Experiments\Task4\TD\Task4.bit -mode jtag -spd 9 -sec 64 -cable 0" in  8.959236s wall, 1.671875s user + 0.093750s system = 1.765625s CPU (19.7%)

RUN-1004 : used memory is 1783 MB, reserved memory is 1842 MB, peak memory is 1888 MB
GUI-1001 : Download success!
RUN-1002 : start command "download -bit ..\..\Anlogic_M0\M0 Experiments\Experiments\Task6\TD\Task6.bit -mode jtag -spd 9 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit ../../Anlogic_M0/M0 Experiments/Experiments/Task6/TD/Task6.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1293, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit ../../Anlogic_M0/M0 Experiments/Experiments/Task6/TD/Task6.bit" in  1.523617s wall, 1.515625s user + 0.046875s system = 1.562500s CPU (102.6%)

RUN-1004 : used memory is 1817 MB, reserved memory is 1876 MB, peak memory is 1888 MB
RUN-1002 : start command "program -cable 0 -spd 9 -p"
RUN-1003 : finish command "program -cable 0 -spd 9 -p" in  6.506939s wall, 0.140625s user + 0.078125s system = 0.218750s CPU (3.4%)

RUN-1004 : used memory is 1826 MB, reserved memory is 1884 MB, peak memory is 1888 MB
RUN-1003 : finish command "download -bit ..\..\Anlogic_M0\M0 Experiments\Experiments\Task6\TD\Task6.bit -mode jtag -spd 9 -sec 64 -cable 0" in  8.510550s wall, 1.781250s user + 0.140625s system = 1.921875s CPU (22.6%)

RUN-1004 : used memory is 1784 MB, reserved memory is 1842 MB, peak memory is 1888 MB
GUI-1001 : Download success!
RUN-1002 : start command "download -bit ..\..\Anlogic_M0\M0 Experiments\Experiments\Task7\TD\Task7.bit -mode jtag -spd 9 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit ../../Anlogic_M0/M0 Experiments/Experiments/Task7/TD/Task7.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1325, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit ../../Anlogic_M0/M0 Experiments/Experiments/Task7/TD/Task7.bit" in  1.477962s wall, 1.453125s user + 0.046875s system = 1.500000s CPU (101.5%)

RUN-1004 : used memory is 1817 MB, reserved memory is 1876 MB, peak memory is 1888 MB
RUN-1002 : start command "program -cable 0 -spd 9 -p"
RUN-1003 : finish command "program -cable 0 -spd 9 -p" in  6.986524s wall, 0.234375s user + 0.062500s system = 0.296875s CPU (4.2%)

RUN-1004 : used memory is 1826 MB, reserved memory is 1885 MB, peak memory is 1888 MB
RUN-1003 : finish command "download -bit ..\..\Anlogic_M0\M0 Experiments\Experiments\Task7\TD\Task7.bit -mode jtag -spd 9 -sec 64 -cable 0" in  8.952040s wall, 1.812500s user + 0.109375s system = 1.921875s CPU (21.5%)

RUN-1004 : used memory is 1784 MB, reserved memory is 1842 MB, peak memory is 1888 MB
GUI-1001 : Download success!
RUN-1002 : start command "download -bit ..\..\Anlogic_M0\M0 Experiments\Experiments\Task7\TD\Task7.bit -mode jtag -spd 9 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit ../../Anlogic_M0/M0 Experiments/Experiments/Task7/TD/Task7.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1325, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit ../../Anlogic_M0/M0 Experiments/Experiments/Task7/TD/Task7.bit" in  1.393947s wall, 1.375000s user + 0.015625s system = 1.390625s CPU (99.8%)

RUN-1004 : used memory is 1817 MB, reserved memory is 1876 MB, peak memory is 1888 MB
RUN-1002 : start command "program -cable 0 -spd 9 -p"
RUN-1003 : finish command "program -cable 0 -spd 9 -p" in  7.195979s wall, 0.140625s user + 0.078125s system = 0.218750s CPU (3.0%)

RUN-1004 : used memory is 1824 MB, reserved memory is 1883 MB, peak memory is 1888 MB
RUN-1003 : finish command "download -bit ..\..\Anlogic_M0\M0 Experiments\Experiments\Task7\TD\Task7.bit -mode jtag -spd 9 -sec 64 -cable 0" in  9.076887s wall, 1.625000s user + 0.109375s system = 1.734375s CPU (19.1%)

RUN-1004 : used memory is 1783 MB, reserved memory is 1841 MB, peak memory is 1888 MB
GUI-1001 : Download success!
RUN-1002 : start command "download -bit CortexM0_SOC.bit -mode jtag -spd 9 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit CortexM0_SOC.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1290, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit CortexM0_SOC.bit" in  1.396926s wall, 1.390625s user + 0.015625s system = 1.406250s CPU (100.7%)

RUN-1004 : used memory is 1813 MB, reserved memory is 1876 MB, peak memory is 1888 MB
RUN-1002 : start command "program -cable 0 -spd 9 -p"
RUN-1003 : finish command "program -cable 0 -spd 9 -p" in  6.586148s wall, 0.203125s user + 0.125000s system = 0.328125s CPU (5.0%)

RUN-1004 : used memory is 1821 MB, reserved memory is 1884 MB, peak memory is 1888 MB
RUN-1003 : finish command "download -bit CortexM0_SOC.bit -mode jtag -spd 9 -sec 64 -cable 0" in  8.471884s wall, 1.718750s user + 0.156250s system = 1.875000s CPU (22.1%)

RUN-1004 : used memory is 1779 MB, reserved memory is 1842 MB, peak memory is 1888 MB
GUI-1001 : Download success!
RUN-1002 : start command "download -bit ..\..\Anlogic_M0\M0 Experiments\Experiments\Task7\TD\Task7.bit -mode jtag -spd 9 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit ../../Anlogic_M0/M0 Experiments/Experiments/Task7/TD/Task7.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1325, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit ../../Anlogic_M0/M0 Experiments/Experiments/Task7/TD/Task7.bit" in  1.471207s wall, 1.468750s user + 0.093750s system = 1.562500s CPU (106.2%)

RUN-1004 : used memory is 1814 MB, reserved memory is 1877 MB, peak memory is 1888 MB
RUN-1002 : start command "program -cable 0 -spd 9 -p"
RUN-1003 : finish command "program -cable 0 -spd 9 -p" in  7.079160s wall, 0.218750s user + 0.031250s system = 0.250000s CPU (3.5%)

RUN-1004 : used memory is 1823 MB, reserved memory is 1886 MB, peak memory is 1888 MB
RUN-1003 : finish command "download -bit ..\..\Anlogic_M0\M0 Experiments\Experiments\Task7\TD\Task7.bit -mode jtag -spd 9 -sec 64 -cable 0" in  9.043962s wall, 1.812500s user + 0.125000s system = 1.937500s CPU (21.4%)

RUN-1004 : used memory is 1780 MB, reserved memory is 1843 MB, peak memory is 1888 MB
GUI-1001 : Download success!
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file ../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_LED.v
HDL-5007 WARNING: identifier 'mode1' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode2' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode3' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-1007 : analyze verilog file ../rtl/AHBlite_Matrix_Key.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../rtl/Block_RAM.v
HDL-5007 WARNING: converting concatenation to assignment pattern in ../rtl/Block_RAM.v(12)
HDL-1007 : analyze verilog file ../rtl/CortexM0_SoC.v
HDL-1007 : analyze included file F:/jichuangsai/week1_test/rtl/global_def.v in ../rtl/CortexM0_SoC.v(1)
HDL-1007 : back to file '../rtl/CortexM0_SoC.v' in ../rtl/CortexM0_SoC.v(1)
HDL-1007 : analyze verilog file ../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_QN8027_IIC.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_UART.v
HDL-1007 : analyze verilog file ../rtl/clkuart_pwm.v
HDL-1007 : analyze verilog file ../rtl/UART_RX.v
HDL-1007 : analyze verilog file ../rtl/UART_TX.v
HDL-1007 : analyze verilog file ../rtl/FIFO.v
HDL-1007 : analyze verilog file ../rtl/GPIO_IO.v
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file ../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_LED.v
HDL-5007 WARNING: identifier 'mode1' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode2' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode3' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-1007 : analyze verilog file ../rtl/AHBlite_Matrix_Key.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../rtl/Block_RAM.v
HDL-5007 WARNING: converting concatenation to assignment pattern in ../rtl/Block_RAM.v(12)
HDL-1007 : analyze verilog file ../rtl/CortexM0_SoC.v
HDL-1007 : analyze included file F:/jichuangsai/week1_test/rtl/global_def.v in ../rtl/CortexM0_SoC.v(1)
HDL-1007 : back to file '../rtl/CortexM0_SoC.v' in ../rtl/CortexM0_SoC.v(1)
HDL-1007 : analyze verilog file ../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_QN8027_IIC.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_UART.v
HDL-1007 : analyze verilog file ../rtl/clkuart_pwm.v
HDL-1007 : analyze verilog file ../rtl/UART_RX.v
HDL-1007 : analyze verilog file ../rtl/UART_TX.v
HDL-1007 : analyze verilog file ../rtl/FIFO.v
HDL-1007 : analyze verilog file ../rtl/GPIO_IO.v
RUN-1002 : start command "elaborate -top CortexM0_SoC"
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
HDL-5007 WARNING: port 'CODENSEQ' remains unconnected for this instance in ../rtl/CortexM0_SoC.v(99)
HDL-1007 : elaborate module CortexM0_SoC in ../rtl/CortexM0_SoC.v(2)
HDL-1007 : elaborate module cortexm0ds_logic in ../rtl/cortexm0ds_logic.v(27)
HDL-1007 : elaborate module AHBlite_Interconnect in ../rtl/AHBlite_Interconnect.v(1)
HDL-1007 : elaborate module AHBlite_Decoder in ../rtl/AHBlite_Decoder.v(1)
HDL-1007 : elaborate module AHBlite_SlaveMUX in ../rtl/AHBlite_SlaveMUX.v(1)
HDL-5007 WARNING: case condition never applies in ../rtl/AHBlite_SlaveMUX.v(79)
HDL-5007 WARNING: case condition never applies in ../rtl/AHBlite_SlaveMUX.v(80)
HDL-5007 WARNING: case condition never applies in ../rtl/AHBlite_SlaveMUX.v(98)
HDL-5007 WARNING: case condition never applies in ../rtl/AHBlite_SlaveMUX.v(99)
HDL-5007 WARNING: case condition never applies in ../rtl/AHBlite_SlaveMUX.v(117)
HDL-5007 WARNING: case condition never applies in ../rtl/AHBlite_SlaveMUX.v(118)
HDL-1007 : elaborate module AHBlite_Block_RAM in ../rtl/AHBlite_Block_RAM.v(1)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 2 for port 'HRESP' in ../rtl/CortexM0_SoC.v(440)
HDL-1007 : elaborate module AHBlite_LED in ../rtl/AHBlite_LED.v(1)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 2 for port 'HRESP' in ../rtl/CortexM0_SoC.v(497)
HDL-1007 : elaborate module AHBlite_UART in ../rtl/AHBlite_UART.v(1)
HDL-1007 : elaborate module AHBlite_Matrix_Key in ../rtl/AHBlite_Matrix_Key.v(1)
HDL-1007 : elaborate module clkuart_pwm in ../rtl/clkuart_pwm.v(2)
HDL-1007 : elaborate module UART_RX in ../rtl/UART_RX.v(1)
HDL-1007 : elaborate module UART_TX in ../rtl/UART_TX.v(1)
HDL-1007 : elaborate module FIFO in ../rtl/FIFO.v(3)
HDL-1007 : elaborate module Block_RAM in ../rtl/Block_RAM.v(1)
HDL-5007 WARNING: net 'HREADYOUT_P5' does not have a driver in ../rtl/CortexM0_SoC.v(246)
HDL-5007 WARNING: net 'HRDATA_P5[31]' does not have a driver in ../rtl/CortexM0_SoC.v(247)
HDL-5007 WARNING: net 'HRESP_P5' does not have a driver in ../rtl/CortexM0_SoC.v(248)
HDL-5007 WARNING: net 'HREADYOUT_P6' does not have a driver in ../rtl/CortexM0_SoC.v(260)
HDL-5007 WARNING: net 'HRDATA_P6[31]' does not have a driver in ../rtl/CortexM0_SoC.v(261)
HDL-5007 WARNING: net 'HRESP_P6' does not have a driver in ../rtl/CortexM0_SoC.v(262)
HDL-5007 WARNING: net 'HREADYOUT_P7' does not have a driver in ../rtl/CortexM0_SoC.v(274)
HDL-5007 WARNING: net 'HRDATA_P7[31]' does not have a driver in ../rtl/CortexM0_SoC.v(275)
HDL-5007 WARNING: net 'HRESP_P7' does not have a driver in ../rtl/CortexM0_SoC.v(276)
HDL-1200 : Current top model is CortexM0_SoC
HDL-1100 : Inferred 2 RAMs.
RUN-1003 : finish command "elaborate -top CortexM0_SoC" in  2.929645s wall, 2.937500s user + 0.031250s system = 2.968750s CPU (101.3%)

RUN-1004 : used memory is 1017 MB, reserved memory is 1105 MB, peak memory is 1888 MB
RUN-1002 : start command "read_adc ../../week1/M0.adc"
RUN-1002 : start command "set_pin_assignment  Col[0]   LOCATION = E11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Col[1]   LOCATION = D11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Col[2]   LOCATION = C11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Col[3]   LOCATION = F10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LED[0]   LOCATION = B14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LED[1]   LOCATION = B15; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LED[2]   LOCATION = B16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LED[3]   LOCATION = C15; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LED[4]   LOCATION = C16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LED[5]   LOCATION = E13; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LED[6]   LOCATION = E16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LED[7]   LOCATION = F16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  QN_IIC_SCL   LOCATION = P7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  QN_IIC_SDA   LOCATION = L8; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  RSTn   LOCATION = A9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  RXD_1   LOCATION = F12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Row[0]   LOCATION = E10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Row[1]   LOCATION = C10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Row[2]   LOCATION = F9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Row[3]   LOCATION = D9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  SWCLK   LOCATION = R2; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  SWDIO   LOCATION = P2; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  System_clk   LOCATION = R7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  TXD_1   LOCATION = D12; IOSTANDARD = LVCMOS33; "
USR-6010 WARNING: ADC constraints: pin IO[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin IO[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin IO[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin IO[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin IO[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin IO[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin IO[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin IO[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin QN_REF24MHz has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file E:/TD/license/Anlogic.lic
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
SYN-1012 : SanityCheck: Model "CortexM0_SoC"
SYN-1012 : SanityCheck: Model "AHBlite_Interconnect"
SYN-1012 : SanityCheck: Model "AHBlite_Decoder"
SYN-1012 : SanityCheck: Model "AHBlite_SlaveMUX"
SYN-1012 : SanityCheck: Model "AHBlite_LED"
SYN-1012 : SanityCheck: Model "AHBlite_Matrix_Key"
SYN-1012 : SanityCheck: Model "AHBlite_Block_RAM"
SYN-1012 : SanityCheck: Model "Block_RAM"
SYN-1012 : SanityCheck: Model "UART_RX"
SYN-1012 : SanityCheck: Model "UART_TX"
SYN-1012 : SanityCheck: Model "FIFO"
SYN-1012 : SanityCheck: Model "AHBlite_UART"
SYN-1012 : SanityCheck: Model "clkuart_pwm"
SYN-1012 : SanityCheck: Model "cortexm0ds_logic"
SYN-1016 : Merged 12 instances.
SYN-1026 : Infer Logic BRAM(ram_mem_al_u00)
	 port mode: single dual port
	 port a size: 4096 x 32	 write mode: NORMAL
	 port b size: 4096 x 32	 write mode: READBEFOREWRITE
SYN-1026 : Infer Logic BRAM(ram_mem_al_u10)
	 port mode: single dual port
	 port a size: 4096 x 32	 write mode: NORMAL
	 port b size: 4096 x 32	 write mode: READBEFOREWRITE
SYN-1026 : Infer Logic BRAM(ram_mem_al_u20)
	 port mode: single dual port
	 port a size: 4096 x 32	 write mode: NORMAL
	 port b size: 4096 x 32	 write mode: READBEFOREWRITE
SYN-1026 : Infer Logic BRAM(ram_mem_al_u30)
	 port mode: single dual port
	 port a size: 4096 x 32	 write mode: NORMAL
	 port b size: 4096 x 32	 write mode: READBEFOREWRITE
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1016 : Merged 31 instances.
SYN-1027 : Infer Logic DRAM(al_ram_mem) read 32x8, write 32x8
SYN-1023 : Infer 1 Logic DRAMs, 0 Logic BRAMs.
SYN-1011 : Flatten model CortexM0_SoC
SYN-1011 : Flatten model AHBlite_Interconnect
SYN-1011 : Flatten model AHBlite_Decoder
SYN-1011 : Flatten model AHBlite_SlaveMUX
SYN-1016 : Merged 2 instances.
SYN-1011 : Flatten model AHBlite_LED
SYN-1011 : Flatten model AHBlite_Matrix_Key
SYN-1011 : Flatten model AHBlite_Block_RAM
SYN-1011 : Flatten model Block_RAM
SYN-1011 : Flatten model UART_RX
SYN-1011 : Flatten model UART_TX
SYN-1011 : Flatten model FIFO
SYN-1016 : Merged 5 instances.
SYN-1011 : Flatten model AHBlite_UART
SYN-1011 : Flatten model clkuart_pwm
SYN-1011 : Flatten model cortexm0ds_logic
SYN-1016 : Merged 75 instances.
SYN-5034 WARNING: Undriven pin: model "CortexM0_SoC" / pin "QN_IIC_SCL" net"QN_IIC_SCL"
SYN-5034 WARNING: Undriven pin: model "CortexM0_SoC" / pin "QN_REF24MHz" net"QN_REF24MHz"
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P5[0]" in ../rtl/CortexM0_SoC.v(247)
SYN-5014 WARNING: the net's pin: pin "i4" in ../rtl/AHBlite_SlaveMUX.v(110)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P5[1]" in ../rtl/CortexM0_SoC.v(247)
SYN-5014 WARNING: the net's pin: pin "i4" in ../rtl/AHBlite_SlaveMUX.v(110)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P5[2]" in ../rtl/CortexM0_SoC.v(247)
SYN-5014 WARNING: the net's pin: pin "i4" in ../rtl/AHBlite_SlaveMUX.v(110)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P5[3]" in ../rtl/CortexM0_SoC.v(247)
SYN-5014 WARNING: the net's pin: pin "i4" in ../rtl/AHBlite_SlaveMUX.v(110)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P5[4]" in ../rtl/CortexM0_SoC.v(247)
SYN-5014 WARNING: the net's pin: pin "i4" in ../rtl/AHBlite_SlaveMUX.v(110)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P5[5]" in ../rtl/CortexM0_SoC.v(247)
SYN-5014 WARNING: the net's pin: pin "i4" in ../rtl/AHBlite_SlaveMUX.v(110)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P5[6]" in ../rtl/CortexM0_SoC.v(247)
SYN-5014 WARNING: the net's pin: pin "i4" in ../rtl/AHBlite_SlaveMUX.v(110)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P5[7]" in ../rtl/CortexM0_SoC.v(247)
SYN-5014 WARNING: the net's pin: pin "i4" in ../rtl/AHBlite_SlaveMUX.v(110)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[0]" in ../rtl/CortexM0_SoC.v(261)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(110)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[1]" in ../rtl/CortexM0_SoC.v(261)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(110)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[2]" in ../rtl/CortexM0_SoC.v(261)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(110)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[3]" in ../rtl/CortexM0_SoC.v(261)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(110)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[4]" in ../rtl/CortexM0_SoC.v(261)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(110)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[5]" in ../rtl/CortexM0_SoC.v(261)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(110)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[6]" in ../rtl/CortexM0_SoC.v(261)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(110)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P6[7]" in ../rtl/CortexM0_SoC.v(261)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(110)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P7[0]" in ../rtl/CortexM0_SoC.v(275)
SYN-5014 WARNING: the net's pin: pin "i6" in ../rtl/AHBlite_SlaveMUX.v(110)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P7[1]" in ../rtl/CortexM0_SoC.v(275)
SYN-5014 WARNING: the net's pin: pin "i6" in ../rtl/AHBlite_SlaveMUX.v(110)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P7[2]" in ../rtl/CortexM0_SoC.v(275)
SYN-5014 WARNING: the net's pin: pin "i6" in ../rtl/AHBlite_SlaveMUX.v(110)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P7[3]" in ../rtl/CortexM0_SoC.v(275)
SYN-5014 WARNING: the net's pin: pin "i6" in ../rtl/AHBlite_SlaveMUX.v(110)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P7[4]" in ../rtl/CortexM0_SoC.v(275)
SYN-5014 WARNING: the net's pin: pin "i6" in ../rtl/AHBlite_SlaveMUX.v(110)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P7[5]" in ../rtl/CortexM0_SoC.v(275)
SYN-5014 WARNING: the net's pin: pin "i6" in ../rtl/AHBlite_SlaveMUX.v(110)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P7[6]" in ../rtl/CortexM0_SoC.v(275)
SYN-5014 WARNING: the net's pin: pin "i6" in ../rtl/AHBlite_SlaveMUX.v(110)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P7[7]" in ../rtl/CortexM0_SoC.v(275)
SYN-5014 WARNING: the net's pin: pin "i6" in ../rtl/AHBlite_SlaveMUX.v(110)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HREADYOUT_P5" in ../rtl/CortexM0_SoC.v(246)
SYN-5014 WARNING: the net's pin: pin "i4" in ../rtl/AHBlite_SlaveMUX.v(72)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HREADYOUT_P6" in ../rtl/CortexM0_SoC.v(260)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(72)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HREADYOUT_P7" in ../rtl/CortexM0_SoC.v(274)
SYN-5014 WARNING: the net's pin: pin "i6" in ../rtl/AHBlite_SlaveMUX.v(72)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRESP_P5" in ../rtl/CortexM0_SoC.v(248)
SYN-5014 WARNING: the net's pin: pin "i4" in ../rtl/AHBlite_SlaveMUX.v(91)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRESP_P6" in ../rtl/CortexM0_SoC.v(262)
SYN-5014 WARNING: the net's pin: pin "i5" in ../rtl/AHBlite_SlaveMUX.v(91)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRESP_P7" in ../rtl/CortexM0_SoC.v(276)
SYN-5014 WARNING: the net's pin: pin "i6" in ../rtl/AHBlite_SlaveMUX.v(91)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1014 : Optimize round 1
SYN-1032 : 22611/546 useful/useless nets, 22149/245 useful/useless insts
SYN-1021 : Optimized 38 onehot mux instances.
SYN-1020 : Optimized 50 distributor mux.
SYN-1016 : Merged 83 instances.
SYN-1015 : Optimize round 1, 1014 better
SYN-1014 : Optimize round 2
SYN-1032 : 22518/32 useful/useless nets, 22057/132 useful/useless insts
SYN-1015 : Optimize round 2, 160 better
SYN-1014 : Optimize round 3
SYN-1015 : Optimize round 3, 0 better
SYN-1014 : Optimize round 1
SYN-1044 : Optimized 147 inv instances.
SYN-1032 : 20667/391 useful/useless nets, 20456/339 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1016 : Merged 58 instances.
SYN-1015 : Optimize round 1, 4277 better
SYN-1014 : Optimize round 2
SYN-1032 : 19629/1 useful/useless nets, 19418/6 useful/useless insts
SYN-1015 : Optimize round 2, 7 better
SYN-1014 : Optimize round 3
SYN-1032 : 19624/0 useful/useless nets, 19413/1 useful/useless insts
SYN-1015 : Optimize round 3, 4 better
SYN-1014 : Optimize round 4
SYN-1015 : Optimize round 4, 0 better
RUN-1003 : finish command "optimize_rtl" in  4.487633s wall, 4.406250s user + 0.359375s system = 4.765625s CPU (106.2%)

RUN-1004 : used memory is 1024 MB, reserved memory is 1109 MB, peak memory is 1888 MB
RUN-1002 : start command "report_area -file CortexM0_SOC_rtl.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC***

IO Statistics
#IO                        33
  #input                    8
  #output                  15
  #inout                   10

Gate Statistics
#Basic gates            19653
  #and                   9327
  #nand                     0
  #or                    1968
  #nor                      0
  #xor                     73
  #xnor                     0
  #buf                      0
  #not                   6332
  #bufif1                   3
  #MX21                   531
  #FADD                     0
  #DFF                   1419
  #LATCH                    0
#MACRO_ADD                 17
#MACRO_EQ                  48
#MACRO_MULT                 1
#MACRO_MUX                144

Report Hierarchy Area:
+----------------------------------------------------+
|Instance  |Module           |gates  |seq    |macros |
+----------------------------------------------------+
|top       |CortexM0_SoC     |18234  |1419   |67     |
|  u_logic |cortexm0ds_logic |18085  |1285   |14     |
+----------------------------------------------------+

RUN-1002 : start command "read_sdc ../../week1/Task2.sdc"
RUN-1002 : start command "get_ports  System_clk "
RUN-1002 : start command "create_clock -name System_clk -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: System_clk, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1104 : Import SDC file ../../week1/Task2.sdc finished, there are 0 nets kept by constraints.
RUN-1002 : start command "export_db CortexM0_SOC_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db CortexM0_SOC_rtl.db" in  1.877745s wall, 1.859375s user + 0.000000s system = 1.859375s CPU (99.0%)

RUN-1004 : used memory is 1027 MB, reserved memory is 1112 MB, peak memory is 1888 MB
RUN-1002 : start command "optimize_gate -maparea CortexM0_SOC_gate.area"
RUN-1001 : Open license file E:/TD/license/Anlogic.lic
RUN-1001 : Print Gate Property
RUN-1001 : ----------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  
RUN-1001 : ----------------------------------------------------------
RUN-1001 :        auto_partition       |    fine    |       fine       
RUN-1001 :         cascade_dsp         |    off     |       off        
RUN-1001 :         cascade_eram        |     on     |        on        
RUN-1001 :        gate_sim_model       |    off     |       off        
RUN-1001 :        map_sim_model        |    off     |       off        
RUN-1001 :           opt_area          |   medium   |      medium      
RUN-1001 :          opt_timing         |    auto    |       auto       
RUN-1001 :         pack_effort         |   medium   |      medium      
RUN-1001 :      pack_lslice_ripple     |     on     |        on        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        
RUN-1001 :        pack_seq_in_io       |     on     |        on        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        
RUN-1001 :            report           |  standard  |     standard     
RUN-1001 : ----------------------------------------------------------
SYN-2001 : Map 33 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2531 : Dram(UART1_TX/FIFO/al_ram_mem) write 32x8, read 32x8
SYN-2531 : DRAM UART1_TX/FIFO/al_ram_mem has no init file
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 20243/9 useful/useless nets, 19912/0 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 9 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-1016 : Merged 140 instances.
SYN-2501 : Optimize round 1, 501 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 10 macro adder
SYN-1019 : Optimized 405 mux instances.
SYN-1016 : Merged 18 instances.
SYN-1032 : 20719/417 useful/useless nets, 20395/1 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Map 1 macro multiplier
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 19717/68 useful/useless nets, 19418/1 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 69 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 0 better
SYN-2501 : Map 8 macro adder
SYN-1016 : Merged 8 instances.
SYN-1032 : 20151/2 useful/useless nets, 19920/0 useful/useless insts
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3004 : Optimized 1 const0 DFF(s)
SYN-1032 : 20789/4 useful/useless nets, 20558/4 useful/useless insts
SYN-3004 : Optimized 1 const0 DFF(s)
SYN-1032 : 20787/2 useful/useless nets, 20556/2 useful/useless insts
SYN-1032 : 21171/68 useful/useless nets, 20833/62 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 13, tpin num: 64679, tnet num: 21189, tinst num: 20836, tnode num: 88706, tedge num: 98714.
TMR-2508 : Levelizing timing graph completed, there are 281 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 21189 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 240 (3.48), #lev = 6 (3.03)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 239 (3.39), #lev = 5 (3.05)
SYN-3001 : Logic optimization runtime opt =   0.04 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 712 instances into 245 LUTs, name keeping = 66%.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 5143 (3.98), #lev = 20 (8.30)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 5108 (3.88), #lev = 18 (7.70)
SYN-3001 : Logic optimization runtime opt =   1.38 sec, map = 6781.06 sec
SYN-3001 : Mapper mapped 18427 instances into 5108 LUTs, name keeping = 32%.
RUN-1002 : start command "report_area -file CortexM0_SOC_gate.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC***

IO Statistics
#IO                        33
  #input                    8
  #output                  15
  #inout                   10

LUT Statistics
#Total_luts              5588
  #lut4                  3676
  #lut5                  1677
  #lut6                     0
  #lut5_mx41                0
  #lut4_alu1b             235

Utilization Statistics
#lut                     5588   out of  19600   28.51%
#reg                     1413   out of  19600    7.21%
#le                         0
#dsp                        3   out of     29   10.34%
#bram                       0   out of     64    0.00%
  #bram9k                   0
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#dram                       4
#pad                       33   out of    188   17.55%
  #ireg                     0
  #oreg                     4
  #treg                     0
#pll                        0   out of      4    0.00%

Report Hierarchy Area:
+--------------------------------------------------------------------+
|Instance  |Module           |lut    |ripple |seq    |bram   |dsp    |
+--------------------------------------------------------------------+
|top       |CortexM0_SoC     |5353   |235    |1417   |0      |3      |
|  u_logic |cortexm0ds_logic |5108   |173    |1283   |0      |3      |
+--------------------------------------------------------------------+

SYN-1001 : Packing model "CortexM0_SoC" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 130 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 29 adder to BLE ...
SYN-4008 : Packed 29 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4013 : Packed 4 DRAM and 0 SEQ.
SYN-1001 : Packing model "cortexm0ds_logic" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 1283 DFF/LATCH to SEQ ...
SYN-4009 : Pack 3 carry chain into lslice
SYN-4007 : Packing 76 adder to BLE ...
SYN-4008 : Packed 76 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1003 : finish command "optimize_gate -maparea CortexM0_SOC_gate.area" in  19.499171s wall, 19.343750s user + 0.312500s system = 19.656250s CPU (100.8%)

RUN-1004 : used memory is 1243 MB, reserved memory is 1323 MB, peak memory is 1888 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
SYN-1011 : Flatten model cortexm0ds_logic
SYN-1016 : Merged 1 instances.
SYN-1016 : Merged 2 instances.
RUN-1002 : start command "read_sdc ../../week1/Task2.sdc"
RUN-1002 : start command "get_ports  System_clk "
RUN-1002 : start command "create_clock -name System_clk -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: System_clk, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1104 : Import SDC file ../../week1/Task2.sdc finished, there are 0 nets kept by constraints.
RUN-1002 : start command "export_db CortexM0_SOC_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db CortexM0_SOC_gate.db" in  2.348278s wall, 2.296875s user + 0.062500s system = 2.359375s CPU (100.5%)

RUN-1004 : used memory is 1244 MB, reserved memory is 1323 MB, peak memory is 1888 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file E:/TD/license/Anlogic.lic
RUN-1001 : Print Place Property
RUN-1001 : ------------------------------------------------
RUN-1001 :     Parameters    |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------
RUN-1001 :   detailed_place  |     on     |        on        
RUN-1001 :       effort      |   medium   |      medium      
RUN-1001 :     opt_timing    |   medium   |      medium      
RUN-1001 :    pr_strategy    |     1      |        1         
RUN-1001 :     relaxation    |    1.00    |       1.00       
RUN-1001 :      retiming     |    off     |       off        
RUN-1001 : ------------------------------------------------
RUN-1002 : start command "set_param place timing_factor 2.5"
RUN-1002 : start command "set_param route tactics length"
RUN-1002 : start command "set_param route least_critical_net_perc 20"
RUN-1002 : start command "set_param route most_critical_net_perc 60"
PHY-3001 : Placer runs in 8 thread(s).
SYN-4024 : Net "System_clk_pad" drive clk pins.
SYN-4024 : Net "u_logic/SWCLKTCK_pad" drive clk pins.
SYN-4024 : Net "LED_Interface/light_clk" drive clk pins.
SYN-4025 : Tag rtl::Net LED_Interface/light_clk as clock net
SYN-4025 : Tag rtl::Net System_clk_pad as clock net
SYN-4025 : Tag rtl::Net u_logic/SWCLKTCK_pad as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u_logic/SWCLKTCK_pad to drive 107 clock pins.
SYN-4015 : Create BUFG instance for clk Net LED_Interface/light_clk to drive 20 clock pins.
PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 6907 instances
RUN-1001 : 5352 luts, 1413 seqs, 63 mslices, 38 lslices, 33 pads, 0 brams, 3 dsps
RUN-1001 : There are total 7218 nets
RUN-1001 : 3623 nets have 2 pins
RUN-1001 : 2644 nets have [3 - 5] pins
RUN-1001 : 604 nets have [6 - 10] pins
RUN-1001 : 186 nets have [11 - 20] pins
RUN-1001 : 149 nets have [21 - 99] pins
RUN-1001 : 12 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 6905 instances, 5352 luts, 1413 seqs, 101 slices, 15 macros(101 instances: 63 mslices 38 lslices)
PHY-3001 : Cell area utilization is 28%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 13, tpin num: 32684, tnet num: 7172, tinst num: 6905, tnode num: 36982, tedge num: 52928.
TMR-2508 : Levelizing timing graph completed, there are 45 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 7172 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.725627s wall, 0.718750s user + 0.015625s system = 0.734375s CPU (101.2%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 1.67215e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 6905.
PHY-3001 : End clustering;  0.000012s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 28%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(2012): len = 1.46288e+06, overlap = 6.75
PHY-3002 : Step(2013): len = 1.29467e+06, overlap = 6.75
PHY-3002 : Step(2014): len = 1.20229e+06, overlap = 7.9375
PHY-3002 : Step(2015): len = 1.11277e+06, overlap = 4.0625
PHY-3002 : Step(2016): len = 1.09853e+06, overlap = 6.4375
PHY-3002 : Step(2017): len = 1.07987e+06, overlap = 7.8125
PHY-3002 : Step(2018): len = 1.05821e+06, overlap = 5.3125
PHY-3002 : Step(2019): len = 940372, overlap = 36.0938
PHY-3002 : Step(2020): len = 823505, overlap = 54.3438
PHY-3002 : Step(2021): len = 767864, overlap = 76.0313
PHY-3002 : Step(2022): len = 739214, overlap = 82.8125
PHY-3002 : Step(2023): len = 716831, overlap = 85.3125
PHY-3002 : Step(2024): len = 708782, overlap = 86.5
PHY-3002 : Step(2025): len = 697190, overlap = 89.6563
PHY-3002 : Step(2026): len = 678242, overlap = 96.3125
PHY-3002 : Step(2027): len = 670980, overlap = 97.75
PHY-3002 : Step(2028): len = 665073, overlap = 100.688
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 7.17243e-05
PHY-3002 : Step(2029): len = 663454, overlap = 98.9063
PHY-3002 : Step(2030): len = 659513, overlap = 96.5938
PHY-3002 : Step(2031): len = 653614, overlap = 93.5938
PHY-3002 : Step(2032): len = 651581, overlap = 92.9688
PHY-3002 : Step(2033): len = 649048, overlap = 89.625
PHY-3002 : Step(2034): len = 643300, overlap = 85.25
PHY-3002 : Step(2035): len = 639885, overlap = 85.4688
PHY-3002 : Step(2036): len = 638196, overlap = 82.2813
PHY-3002 : Step(2037): len = 633136, overlap = 75.6563
PHY-3002 : Step(2038): len = 630001, overlap = 74.5
PHY-3002 : Step(2039): len = 628140, overlap = 70.7188
PHY-3002 : Step(2040): len = 624264, overlap = 69.2813
PHY-3002 : Step(2041): len = 621076, overlap = 66.4063
PHY-3002 : Step(2042): len = 619172, overlap = 67.4063
PHY-3002 : Step(2043): len = 615982, overlap = 63.2188
PHY-3002 : Step(2044): len = 612075, overlap = 60.5938
PHY-3002 : Step(2045): len = 610136, overlap = 60.9063
PHY-3002 : Step(2046): len = 607222, overlap = 59.125
PHY-3002 : Step(2047): len = 603028, overlap = 58.2188
PHY-3002 : Step(2048): len = 600405, overlap = 57.5
PHY-3002 : Step(2049): len = 598708, overlap = 58.1875
PHY-3002 : Step(2050): len = 592765, overlap = 57.5938
PHY-3002 : Step(2051): len = 589665, overlap = 56.6875
PHY-3002 : Step(2052): len = 587982, overlap = 56.8438
PHY-3002 : Step(2053): len = 583935, overlap = 56.3125
PHY-3002 : Step(2054): len = 582139, overlap = 55.4688
PHY-3002 : Step(2055): len = 579780, overlap = 55.4688
PHY-3002 : Step(2056): len = 574559, overlap = 54.5625
PHY-3002 : Step(2057): len = 572861, overlap = 54.875
PHY-3002 : Step(2058): len = 570639, overlap = 55.3125
PHY-3002 : Step(2059): len = 566190, overlap = 55.5
PHY-3002 : Step(2060): len = 563363, overlap = 55.4688
PHY-3002 : Step(2061): len = 561780, overlap = 55.6875
PHY-3002 : Step(2062): len = 557490, overlap = 54.1875
PHY-3002 : Step(2063): len = 556409, overlap = 54.5938
PHY-3002 : Step(2064): len = 553425, overlap = 55.1563
PHY-3002 : Step(2065): len = 546711, overlap = 56.5313
PHY-3002 : Step(2066): len = 544402, overlap = 58.75
PHY-3002 : Step(2067): len = 543208, overlap = 59.6563
PHY-3002 : Step(2068): len = 539136, overlap = 58.4688
PHY-3002 : Step(2069): len = 537947, overlap = 57.625
PHY-3002 : Step(2070): len = 533649, overlap = 58.0625
PHY-3002 : Step(2071): len = 533112, overlap = 58.25
PHY-3002 : Step(2072): len = 531907, overlap = 58.7188
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000143449
PHY-3002 : Step(2073): len = 532451, overlap = 57.1563
PHY-3002 : Step(2074): len = 540128, overlap = 47.9375
PHY-3002 : Step(2075): len = 556979, overlap = 29.3125
PHY-3002 : Step(2076): len = 557915, overlap = 28.375
PHY-3002 : Step(2077): len = 558311, overlap = 27.625
PHY-3002 : Step(2078): len = 571036, overlap = 25.625
PHY-3002 : Step(2079): len = 574472, overlap = 22.0938
PHY-3002 : Step(2080): len = 573544, overlap = 21.9688
PHY-3002 : Step(2081): len = 572731, overlap = 22.3125
PHY-3002 : Step(2082): len = 572965, overlap = 21.2813
PHY-3002 : Step(2083): len = 572555, overlap = 21.2813
PHY-3002 : Step(2084): len = 571960, overlap = 21.5938
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000286897
PHY-3002 : Step(2085): len = 574280, overlap = 18.5
PHY-3002 : Step(2086): len = 581007, overlap = 16.7188
PHY-3002 : Step(2087): len = 585832, overlap = 18.75
PHY-3002 : Step(2088): len = 586892, overlap = 18.9063
PHY-3002 : Step(2089): len = 590713, overlap = 18.0938
PHY-3002 : Step(2090): len = 602366, overlap = 12.7813
PHY-3002 : Step(2091): len = 604001, overlap = 14.0938
PHY-3002 : Step(2092): len = 604736, overlap = 13.8438
PHY-3002 : Step(2093): len = 608187, overlap = 8.59375
PHY-3002 : Step(2094): len = 614621, overlap = 11.1563
PHY-3002 : Step(2095): len = 615458, overlap = 11.0625
PHY-3002 : Step(2096): len = 615764, overlap = 11.0313
PHY-3002 : Step(2097): len = 617755, overlap = 10.0313
PHY-3002 : Step(2098): len = 619420, overlap = 8.21875
PHY-3002 : Step(2099): len = 619956, overlap = 8.34375
PHY-3002 : Step(2100): len = 620331, overlap = 8.21875
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000506068
PHY-3002 : Step(2101): len = 621125, overlap = 8.15625
PHY-3002 : Step(2102): len = 629156, overlap = 5
PHY-3002 : Step(2103): len = 637055, overlap = 4.15625
PHY-3002 : Step(2104): len = 637148, overlap = 6.28125
PHY-3002 : Step(2105): len = 638854, overlap = 4.03125
PHY-3002 : Step(2106): len = 647701, overlap = 1.125
PHY-3002 : Step(2107): len = 649498, overlap = 3.5
PHY-3002 : Step(2108): len = 649433, overlap = 5.6875
PHY-3002 : Step(2109): len = 650008, overlap = 3.25
PHY-3002 : Step(2110): len = 653732, overlap = 3.5
PHY-3002 : Step(2111): len = 658362, overlap = 3.5625
PHY-3002 : Step(2112): len = 658227, overlap = 3.5625
PHY-3002 : Step(2113): len = 658355, overlap = 3.59375
PHY-3002 : Step(2114): len = 659489, overlap = 1.34375
PHY-3002 : Step(2115): len = 659870, overlap = 3.5
PHY-3002 : Step(2116): len = 660283, overlap = 3.59375
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000915123
PHY-3002 : Step(2117): len = 660987, overlap = 3.59375
PHY-3002 : Step(2118): len = 666850, overlap = 0.96875
PHY-3002 : Step(2119): len = 670807, overlap = 2.9375
PHY-3002 : Step(2120): len = 670967, overlap = 2.8125
PHY-3002 : Step(2121): len = 672029, overlap = 2.6875
PHY-3002 : Step(2122): len = 675193, overlap = 0.0625
PHY-3002 : Step(2123): len = 677914, overlap = 2.25
PHY-3002 : Step(2124): len = 678341, overlap = 2.25
PHY-3002 : Step(2125): len = 679199, overlap = 2.25
PHY-3002 : Step(2126): len = 682206, overlap = 0
PHY-3002 : Step(2127): len = 684076, overlap = 0
PHY-3002 : Step(2128): len = 684452, overlap = 2.25
PHY-3002 : Step(2129): len = 685322, overlap = 2.25
PHY-3002 : Step(2130): len = 687301, overlap = 0
PHY-3002 : Step(2131): len = 690056, overlap = 2.25
PHY-3002 : Step(2132): len = 690161, overlap = 2.25
PHY-3002 : Step(2133): len = 690494, overlap = 2.25
PHY-3002 : Step(2134): len = 692213, overlap = 0
PHY-3002 : Step(2135): len = 693711, overlap = 4.5
PHY-3002 : Step(2136): len = 694323, overlap = 2.25
PHY-3002 : Step(2137): len = 694531, overlap = 2.25
PHY-3002 : Step(2138): len = 696085, overlap = 2.25
PHY-3002 : Step(2139): len = 696399, overlap = 2.25
PHY-3002 : Step(2140): len = 696490, overlap = 2.25
PHY-3002 : Step(2141): len = 696523, overlap = 4.5
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.00167329
PHY-3002 : Step(2142): len = 697399, overlap = 2.25
PHY-3002 : Step(2143): len = 699366, overlap = 2.25
PHY-3002 : Step(2144): len = 701325, overlap = 2.25
PHY-3002 : Step(2145): len = 702098, overlap = 2.25
PHY-3002 : Step(2146): len = 703660, overlap = 2.25
PHY-3002 : Step(2147): len = 705945, overlap = 2.25
PHY-3002 : Step(2148): len = 707053, overlap = 2.25
PHY-3002 : Step(2149): len = 707786, overlap = 2.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.007403s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 34%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.55633e+06, over cnt = 451(1%), over = 555, worst = 3
PHY-1002 : len = 1.55854e+06, over cnt = 295(0%), over = 345, worst = 3
PHY-1002 : len = 1.55851e+06, over cnt = 213(0%), over = 246, worst = 3
PHY-1002 : len = 1.55856e+06, over cnt = 132(0%), over = 156, worst = 3
PHY-1002 : len = 1.55261e+06, over cnt = 70(0%), over = 84, worst = 2
PHY-1001 : End global iterations;  1.129720s wall, 1.609375s user + 0.015625s system = 1.625000s CPU (143.8%)

PHY-1001 : Congestion index: top1 = 74.38, top5 = 65.00, top10 = 58.13, top15 = 52.50.
PHY-3001 : End congestion estimation;  1.674852s wall, 2.171875s user + 0.015625s system = 2.187500s CPU (130.6%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7172 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.434479s wall, 0.421875s user + 0.000000s system = 0.421875s CPU (97.1%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00010264
PHY-3002 : Step(2150): len = 666813, overlap = 7.8125
PHY-3002 : Step(2151): len = 626800, overlap = 17.375
PHY-3002 : Step(2152): len = 599396, overlap = 24.75
PHY-3002 : Step(2153): len = 572821, overlap = 31.0625
PHY-3002 : Step(2154): len = 546830, overlap = 37.625
PHY-3002 : Step(2155): len = 527212, overlap = 44.1563
PHY-3002 : Step(2156): len = 508794, overlap = 49.6875
PHY-3002 : Step(2157): len = 491580, overlap = 51.4375
PHY-3002 : Step(2158): len = 478183, overlap = 54.3438
PHY-3002 : Step(2159): len = 467192, overlap = 53.5313
PHY-3002 : Step(2160): len = 458842, overlap = 52.6563
PHY-3002 : Step(2161): len = 450797, overlap = 49.4063
PHY-3002 : Step(2162): len = 445914, overlap = 48.9688
PHY-3002 : Step(2163): len = 441604, overlap = 47.1563
PHY-3002 : Step(2164): len = 439099, overlap = 49.6875
PHY-3002 : Step(2165): len = 436438, overlap = 48.2813
PHY-3002 : Step(2166): len = 434441, overlap = 48.3125
PHY-3002 : Step(2167): len = 432003, overlap = 46.3125
PHY-3002 : Step(2168): len = 428590, overlap = 43.9375
PHY-3002 : Step(2169): len = 424750, overlap = 44.6563
PHY-3002 : Step(2170): len = 420939, overlap = 46.375
PHY-3002 : Step(2171): len = 416322, overlap = 51.125
PHY-3002 : Step(2172): len = 413178, overlap = 52.4688
PHY-3002 : Step(2173): len = 410380, overlap = 54.4688
PHY-3002 : Step(2174): len = 407677, overlap = 51.7813
PHY-3002 : Step(2175): len = 405280, overlap = 51.6563
PHY-3002 : Step(2176): len = 403317, overlap = 52.4063
PHY-3002 : Step(2177): len = 402026, overlap = 50.7813
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00020528
PHY-3002 : Step(2178): len = 419135, overlap = 30.125
PHY-3002 : Step(2179): len = 431388, overlap = 21.5938
PHY-3002 : Step(2180): len = 436556, overlap = 21.4375
PHY-3002 : Step(2181): len = 443027, overlap = 19.25
PHY-3002 : Step(2182): len = 448632, overlap = 19.5938
PHY-3002 : Step(2183): len = 451717, overlap = 19.4375
PHY-3002 : Step(2184): len = 455468, overlap = 16.9375
PHY-3002 : Step(2185): len = 457110, overlap = 17.2813
PHY-3002 : Step(2186): len = 457651, overlap = 16.125
PHY-3002 : Step(2187): len = 456082, overlap = 15.7188
PHY-3002 : Step(2188): len = 454464, overlap = 17.625
PHY-3002 : Step(2189): len = 452588, overlap = 18.4063
PHY-3002 : Step(2190): len = 451012, overlap = 18.125
PHY-3002 : Step(2191): len = 448709, overlap = 17.6563
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00041056
PHY-3002 : Step(2192): len = 463551, overlap = 11.0313
PHY-3002 : Step(2193): len = 471932, overlap = 7.875
PHY-3002 : Step(2194): len = 478742, overlap = 5.375
PHY-3002 : Step(2195): len = 482426, overlap = 5.5625
PHY-3002 : Step(2196): len = 485191, overlap = 4.9375
PHY-3002 : Step(2197): len = 489048, overlap = 2.3125
PHY-3002 : Step(2198): len = 490073, overlap = 2.15625
PHY-3002 : Step(2199): len = 490317, overlap = 2.25
PHY-3002 : Step(2200): len = 489339, overlap = 1.71875
PHY-3002 : Step(2201): len = 487987, overlap = 1.5
PHY-3002 : Step(2202): len = 486305, overlap = 2.25
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00082112
PHY-3002 : Step(2203): len = 497472, overlap = 0.90625
PHY-3002 : Step(2204): len = 504425, overlap = 1.15625
PHY-3002 : Step(2205): len = 510019, overlap = 0.78125
PHY-3002 : Step(2206): len = 514990, overlap = 0.8125
PHY-3002 : Step(2207): len = 519770, overlap = 0.21875
PHY-3002 : Step(2208): len = 521908, overlap = 0
PHY-3002 : Step(2209): len = 521315, overlap = 0.1875
PHY-3002 : Step(2210): len = 519410, overlap = 0.5625
PHY-3002 : Step(2211): len = 518226, overlap = 0.625
PHY-3002 : Step(2212): len = 517534, overlap = 0.625
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 34%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.24779e+06, over cnt = 411(1%), over = 539, worst = 4
PHY-1002 : len = 1.25105e+06, over cnt = 215(0%), over = 263, worst = 3
PHY-1002 : len = 1.2518e+06, over cnt = 127(0%), over = 153, worst = 3
PHY-1002 : len = 1.25114e+06, over cnt = 65(0%), over = 76, worst = 3
PHY-1002 : len = 1.25045e+06, over cnt = 46(0%), over = 52, worst = 2
PHY-1001 : End global iterations;  0.865253s wall, 1.578125s user + 0.046875s system = 1.625000s CPU (187.8%)

PHY-1001 : Congestion index: top1 = 56.88, top5 = 47.50, top10 = 41.25, top15 = 37.50.
PHY-3001 : End congestion estimation;  1.395123s wall, 2.109375s user + 0.046875s system = 2.156250s CPU (154.6%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7172 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.400031s wall, 0.406250s user + 0.000000s system = 0.406250s CPU (101.6%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000718854
PHY-3002 : Step(2213): len = 511402, overlap = 10.875
PHY-3002 : Step(2214): len = 499943, overlap = 12.4375
PHY-3002 : Step(2215): len = 489664, overlap = 11.0625
PHY-3002 : Step(2216): len = 478483, overlap = 9.65625
PHY-3002 : Step(2217): len = 467574, overlap = 13.3125
PHY-3002 : Step(2218): len = 458780, overlap = 10.1563
PHY-3002 : Step(2219): len = 451819, overlap = 15.5
PHY-3002 : Step(2220): len = 447295, overlap = 15.5625
PHY-3002 : Step(2221): len = 442900, overlap = 17.4375
PHY-3002 : Step(2222): len = 438893, overlap = 20.2188
PHY-3002 : Step(2223): len = 436438, overlap = 17.3125
PHY-3002 : Step(2224): len = 434292, overlap = 22.125
PHY-3002 : Step(2225): len = 432708, overlap = 20.9375
PHY-3002 : Step(2226): len = 431790, overlap = 21.3125
PHY-3002 : Step(2227): len = 430848, overlap = 20.5625
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00143771
PHY-3002 : Step(2228): len = 439131, overlap = 15.5625
PHY-3002 : Step(2229): len = 444711, overlap = 17.5938
PHY-3002 : Step(2230): len = 448461, overlap = 11.6875
PHY-3002 : Step(2231): len = 452467, overlap = 12.8125
PHY-3002 : Step(2232): len = 455901, overlap = 10.7813
PHY-3002 : Step(2233): len = 459539, overlap = 11.875
PHY-3002 : Step(2234): len = 462314, overlap = 9.0625
PHY-3002 : Step(2235): len = 462981, overlap = 8.84375
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00287542
PHY-3002 : Step(2236): len = 467345, overlap = 4.5
PHY-3002 : Step(2237): len = 471105, overlap = 4.125
PHY-3002 : Step(2238): len = 475821, overlap = 3.5625
PHY-3002 : Step(2239): len = 480515, overlap = 4.59375
PHY-3002 : Step(2240): len = 483585, overlap = 2.15625
PHY-3002 : Step(2241): len = 486138, overlap = 5.78125
PHY-3002 : Step(2242): len = 489117, overlap = 3.875
PHY-3002 : Step(2243): len = 490682, overlap = 5.1875
PHY-3002 : Step(2244): len = 492691, overlap = 3.1875
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00556209
PHY-3002 : Step(2245): len = 494879, overlap = 4.59375
PHY-3002 : Step(2246): len = 497762, overlap = 2.0625
PHY-3002 : Step(2247): len = 501364, overlap = 3.1875
PHY-3002 : Step(2248): len = 504312, overlap = 2.8125
PHY-3002 : Step(2249): len = 506451, overlap = 5.03125
PHY-3002 : Step(2250): len = 510014, overlap = 2.78125
PHY-3002 : Step(2251): len = 512744, overlap = 5.5
PHY-3002 : Step(2252): len = 514163, overlap = 3.03125
PHY-3002 : Step(2253): len = 515273, overlap = 5.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.0103662
PHY-3002 : Step(2254): len = 516600, overlap = 3.3125
PHY-3002 : Step(2255): len = 519354, overlap = 3
PHY-3002 : Step(2256): len = 521873, overlap = 2.90625
PHY-3002 : Step(2257): len = 523115, overlap = 2.78125
PHY-3002 : Step(2258): len = 525869, overlap = 1.71875
PHY-3002 : Step(2259): len = 527645, overlap = 1.96875
PHY-3002 : Step(2260): len = 528709, overlap = 1.84375
PHY-3002 : Step(2261): len = 530286, overlap = 3.96875
PHY-3002 : Step(2262): len = 531984, overlap = 2.28125
PHY-3002 : Step(2263): len = 532506, overlap = 2.40625
PHY-3002 : Step(2264): len = 533224, overlap = 2.21875
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.0172487
PHY-3002 : Step(2265): len = 533859, overlap = 2.3125
PHY-3002 : Step(2266): len = 535658, overlap = 2.28125
PHY-3002 : Step(2267): len = 537372, overlap = 2.34375
PHY-3002 : Step(2268): len = 538580, overlap = 2.5625
PHY-3002 : Step(2269): len = 539337, overlap = 2.65625
PHY-3002 : Step(2270): len = 540597, overlap = 2.5625
PHY-3002 : Step(2271): len = 541675, overlap = 2.375
PHY-3002 : Step(2272): len = 542150, overlap = 2.375
PHY-3002 : Step(2273): len = 542704, overlap = 2.46875
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.0280232
PHY-3002 : Step(2274): len = 543097, overlap = 2.40625
PHY-3002 : Step(2275): len = 544712, overlap = 2.5
PHY-3002 : Step(2276): len = 545917, overlap = 2.625
PHY-3002 : Step(2277): len = 546370, overlap = 2.75
PHY-3002 : Step(2278): len = 547006, overlap = 2.40625
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 67.22 peak overflow 0.75
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.36548e+06, over cnt = 197(0%), over = 234, worst = 5
PHY-1002 : len = 1.36649e+06, over cnt = 102(0%), over = 109, worst = 2
PHY-1002 : len = 1.36658e+06, over cnt = 60(0%), over = 61, worst = 2
PHY-1002 : len = 1.36618e+06, over cnt = 41(0%), over = 41, worst = 1
PHY-1002 : len = 1.36489e+06, over cnt = 28(0%), over = 28, worst = 1
PHY-1001 : End global iterations;  0.884229s wall, 1.546875s user + 0.031250s system = 1.578125s CPU (178.5%)

PHY-1001 : Congestion index: top1 = 50.00, top5 = 44.38, top10 = 40.63, top15 = 36.25.
PHY-1001 : End incremental global routing;  1.400653s wall, 2.046875s user + 0.031250s system = 2.078125s CPU (148.4%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7172 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.406830s wall, 0.406250s user + 0.000000s system = 0.406250s CPU (99.9%)

OPT-1001 : 20 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 33 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 6849 has valid locations, 147 needs to be replaced
PHY-3001 : design contains 7032 instances, 5361 luts, 1531 seqs, 101 slices, 15 macros(101 instances: 63 mslices 38 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 564804
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 34%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.27182e+06, over cnt = 202(0%), over = 242, worst = 4
PHY-1002 : len = 1.2731e+06, over cnt = 102(0%), over = 111, worst = 2
PHY-1002 : len = 1.27284e+06, over cnt = 57(0%), over = 62, worst = 2
PHY-1002 : len = 1.2728e+06, over cnt = 36(0%), over = 38, worst = 2
PHY-1002 : len = 1.27227e+06, over cnt = 20(0%), over = 20, worst = 1
PHY-1001 : End global iterations;  0.948750s wall, 1.750000s user + 0.000000s system = 1.750000s CPU (184.5%)

PHY-1001 : Congestion index: top1 = 50.63, top5 = 43.75, top10 = 38.13, top15 = 36.88.
PHY-3001 : End congestion estimation;  2.062500s wall, 2.859375s user + 0.000000s system = 2.859375s CPU (138.6%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7299 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.419917s wall, 0.421875s user + 0.000000s system = 0.421875s CPU (100.5%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(2279): len = 564349, overlap = 0
PHY-3002 : Step(2280): len = 564349, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 34%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.27272e+06, over cnt = 31(0%), over = 31, worst = 1
PHY-1002 : len = 1.27284e+06, over cnt = 17(0%), over = 17, worst = 1
PHY-1002 : len = 1.27262e+06, over cnt = 12(0%), over = 12, worst = 1
PHY-1002 : len = 1.27262e+06, over cnt = 12(0%), over = 12, worst = 1
PHY-1002 : len = 1.27257e+06, over cnt = 11(0%), over = 11, worst = 1
PHY-1001 : End global iterations;  0.541813s wall, 0.546875s user + 0.031250s system = 0.578125s CPU (106.7%)

PHY-1001 : Congestion index: top1 = 50.63, top5 = 43.13, top10 = 39.38, top15 = 36.25.
PHY-3001 : End congestion estimation;  1.023351s wall, 1.062500s user + 0.046875s system = 1.109375s CPU (108.4%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7299 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.585409s wall, 0.578125s user + 0.015625s system = 0.593750s CPU (101.4%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00746043
PHY-3002 : Step(2281): len = 564156, overlap = 2.5
PHY-3002 : Step(2282): len = 564156, overlap = 2.5
PHY-3001 : Final: Len = 564156, Over = 2.5
PHY-3001 : End incremental placement;  4.456045s wall, 5.406250s user + 0.156250s system = 5.562500s CPU (124.8%)

OPT-1001 : End high-fanout net optimization;  6.838141s wall, 8.437500s user + 0.187500s system = 8.625000s CPU (126.1%)

OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.27394e+06, over cnt = 215(0%), over = 262, worst = 4
PHY-1002 : len = 1.27523e+06, over cnt = 101(0%), over = 113, worst = 2
PHY-1002 : len = 1.27517e+06, over cnt = 60(0%), over = 64, worst = 2
PHY-1002 : len = 1.27333e+06, over cnt = 41(0%), over = 43, worst = 2
PHY-1002 : len = 1.27254e+06, over cnt = 28(0%), over = 29, worst = 2
PHY-1001 : End global iterations;  0.929934s wall, 1.750000s user + 0.000000s system = 1.750000s CPU (188.2%)

PHY-1001 : Congestion index: top1 = 50.63, top5 = 43.13, top10 = 39.38, top15 = 36.25.
OPT-1001 : End congestion update;  1.477332s wall, 2.328125s user + 0.000000s system = 2.328125s CPU (157.6%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 7299 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.341473s wall, 0.343750s user + 0.000000s system = 0.343750s CPU (100.7%)

OPT-1001 : Start: WNS 545 TNS 0 NUM_FEPS 0
OPT-1001 : Iter 1: improved WNS 1495 TNS 0 NUM_FEPS 0 with 16 cells processed and 5650 slack improved
OPT-1001 : Iter 2: improved WNS 2000 TNS 0 NUM_FEPS 0 with 11 cells processed and 5100 slack improved
OPT-1001 : Iter 3: improved WNS 2185 TNS 0 NUM_FEPS 0 with 11 cells processed and 6223 slack improved
OPT-1001 : Iter 4: improved WNS 2289 TNS 0 NUM_FEPS 0 with 20 cells processed and 9432 slack improved
OPT-1001 : Iter 5: improved WNS 2434 TNS 0 NUM_FEPS 0 with 16 cells processed and 6382 slack improved
OPT-1001 : Iter 6: improved WNS 2534 TNS 0 NUM_FEPS 0 with 14 cells processed and 6250 slack improved
OPT-1001 : Iter 7: improved WNS 2607 TNS 0 NUM_FEPS 0 with 17 cells processed and 5693 slack improved
OPT-1001 : Iter 8: improved WNS 2735 TNS 0 NUM_FEPS 0 with 16 cells processed and 4500 slack improved
OPT-1001 : Iter 9: improved WNS 2989 TNS 0 NUM_FEPS 0 with 13 cells processed and 3633 slack improved
OPT-1001 : Iter 10: improved WNS 3089 TNS 0 NUM_FEPS 0 with 9 cells processed and 766 slack improved
OPT-1001 : End global optimization;  4.090267s wall, 4.953125s user + 0.031250s system = 4.984375s CPU (121.9%)

OPT-1001 : End physical optimization;  10.936788s wall, 13.421875s user + 0.218750s system = 13.640625s CPU (124.7%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 5361 LUT to BLE ...
SYN-4008 : Packed 5361 LUT and 586 SEQ to BLE.
SYN-4003 : Packing 945 remaining SEQ's ...
SYN-4005 : Packed 925 SEQ with LUT/SLICE
SYN-4006 : 3852 single LUT's are left
SYN-4006 : 20 single SEQ's are left
SYN-4011 : Packing model "CortexM0_SoC" (AL_USER_NORMAL) with 5381/5523 primitive instances ...
PHY-3001 : End packing;  1.077280s wall, 1.078125s user + 0.031250s system = 1.109375s CPU (103.0%)

PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 3328 instances
RUN-1001 : 1643 mslices, 1644 lslices, 33 pads, 0 brams, 3 dsps
RUN-1001 : There are total 6915 nets
RUN-1001 : 2650 nets have 2 pins
RUN-1001 : 3026 nets have [3 - 5] pins
RUN-1001 : 720 nets have [6 - 10] pins
RUN-1001 : 280 nets have [11 - 20] pins
RUN-1001 : 237 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : design contains 3326 instances, 3287 slices, 15 macros(101 instances: 63 mslices 38 lslices)
PHY-3001 : Cell area utilization is 40%
PHY-3001 : After packing: Len = 597507, Over = 24.75
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 40%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.32296e+06, over cnt = 200(0%), over = 245, worst = 4
PHY-1002 : len = 1.32372e+06, over cnt = 120(0%), over = 139, worst = 3
PHY-1002 : len = 1.32387e+06, over cnt = 80(0%), over = 94, worst = 3
PHY-1002 : len = 1.32209e+06, over cnt = 46(0%), over = 51, worst = 2
PHY-1002 : len = 1.32086e+06, over cnt = 35(0%), over = 37, worst = 2
PHY-1001 : End global iterations;  0.985662s wall, 1.453125s user + 0.046875s system = 1.500000s CPU (152.2%)

PHY-1001 : Congestion index: top1 = 53.75, top5 = 45.63, top10 = 40.63, top15 = 37.50.
PHY-3001 : End congestion estimation;  2.696245s wall, 3.171875s user + 0.046875s system = 3.218750s CPU (119.4%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6869 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.497779s wall, 0.500000s user + 0.000000s system = 0.500000s CPU (100.4%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000248155
PHY-3002 : Step(2283): len = 576378, overlap = 27
PHY-3002 : Step(2284): len = 564827, overlap = 29.75
PHY-3002 : Step(2285): len = 556071, overlap = 35.25
PHY-3002 : Step(2286): len = 548402, overlap = 35.25
PHY-3002 : Step(2287): len = 542016, overlap = 39.75
PHY-3002 : Step(2288): len = 536890, overlap = 39.75
PHY-3002 : Step(2289): len = 531194, overlap = 43.5
PHY-3002 : Step(2290): len = 526628, overlap = 43.75
PHY-3002 : Step(2291): len = 522464, overlap = 44
PHY-3002 : Step(2292): len = 517167, overlap = 50
PHY-3002 : Step(2293): len = 514276, overlap = 53.5
PHY-3002 : Step(2294): len = 510474, overlap = 54.5
PHY-3002 : Step(2295): len = 507069, overlap = 54.25
PHY-3002 : Step(2296): len = 503937, overlap = 54.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000496311
PHY-3002 : Step(2297): len = 519341, overlap = 47
PHY-3002 : Step(2298): len = 523679, overlap = 45
PHY-3002 : Step(2299): len = 526790, overlap = 40.75
PHY-3002 : Step(2300): len = 531384, overlap = 42.25
PHY-3002 : Step(2301): len = 535752, overlap = 36.5
PHY-3002 : Step(2302): len = 538874, overlap = 32.5
PHY-3002 : Step(2303): len = 542825, overlap = 32.75
PHY-3002 : Step(2304): len = 548797, overlap = 30.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000992621
PHY-3002 : Step(2305): len = 560544, overlap = 25.25
PHY-3002 : Step(2306): len = 563378, overlap = 22
PHY-3002 : Step(2307): len = 567946, overlap = 18.5
PHY-3002 : Step(2308): len = 571827, overlap = 18
PHY-3002 : Step(2309): len = 574393, overlap = 17.75
PHY-3002 : Step(2310): len = 577398, overlap = 15.25
PHY-3002 : Step(2311): len = 579697, overlap = 14.75
PHY-3002 : Step(2312): len = 582820, overlap = 18.5
PHY-3002 : Step(2313): len = 585201, overlap = 16.75
PHY-3002 : Step(2314): len = 587455, overlap = 18
PHY-3002 : Step(2315): len = 588841, overlap = 16.75
PHY-3002 : Step(2316): len = 591370, overlap = 17.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00195445
PHY-3002 : Step(2317): len = 598936, overlap = 13.75
PHY-3002 : Step(2318): len = 601567, overlap = 12
PHY-3002 : Step(2319): len = 603846, overlap = 12
PHY-3002 : Step(2320): len = 607486, overlap = 11.25
PHY-3002 : Step(2321): len = 609853, overlap = 10
PHY-3002 : Step(2322): len = 612095, overlap = 11.75
PHY-3002 : Step(2323): len = 613579, overlap = 9.75
PHY-3002 : Step(2324): len = 615306, overlap = 10.5
PHY-3002 : Step(2325): len = 617588, overlap = 10.75
PHY-3002 : Step(2326): len = 618848, overlap = 10
PHY-3002 : Step(2327): len = 619292, overlap = 10.25
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00373203
PHY-3002 : Step(2328): len = 623702, overlap = 9.5
PHY-3002 : Step(2329): len = 625834, overlap = 9
PHY-3002 : Step(2330): len = 628080, overlap = 9
PHY-3002 : Step(2331): len = 630065, overlap = 8.25
PHY-3002 : Step(2332): len = 631976, overlap = 8
PHY-3002 : Step(2333): len = 633443, overlap = 7
PHY-3002 : Step(2334): len = 635022, overlap = 7.75
PHY-3002 : Step(2335): len = 636082, overlap = 8.25
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00645624
PHY-3002 : Step(2336): len = 638344, overlap = 9
PHY-3002 : Step(2337): len = 640239, overlap = 8.75
PHY-3002 : Step(2338): len = 642187, overlap = 7.75
PHY-3002 : Step(2339): len = 643497, overlap = 8
PHY-3002 : Step(2340): len = 645152, overlap = 8
PHY-3002 : Step(2341): len = 646545, overlap = 7.5
PHY-3002 : Step(2342): len = 647690, overlap = 8
PHY-3002 : Step(2343): len = 648653, overlap = 7.5
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 0.0104462
PHY-3002 : Step(2344): len = 650377, overlap = 7.5
PHY-3002 : Step(2345): len = 651783, overlap = 7.5
PHY-3002 : Step(2346): len = 653033, overlap = 8.5
PHY-3002 : Step(2347): len = 654122, overlap = 7.25
PHY-3002 : Step(2348): len = 655237, overlap = 7
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  3.623978s wall, 2.781250s user + 2.687500s system = 5.468750s CPU (150.9%)

PHY-3001 : Trial Legalized: Len = 665377
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 40%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.48767e+06, over cnt = 224(0%), over = 256, worst = 4
PHY-1002 : len = 1.48813e+06, over cnt = 161(0%), over = 181, worst = 4
PHY-1002 : len = 1.48815e+06, over cnt = 114(0%), over = 126, worst = 4
PHY-1002 : len = 1.48743e+06, over cnt = 82(0%), over = 92, worst = 4
PHY-1002 : len = 1.48666e+06, over cnt = 55(0%), over = 62, worst = 4
PHY-1001 : End global iterations;  0.970907s wall, 1.671875s user + 0.000000s system = 1.671875s CPU (172.2%)

PHY-1001 : Congestion index: top1 = 63.75, top5 = 53.75, top10 = 47.50, top15 = 42.50.
PHY-3001 : End congestion estimation;  1.626451s wall, 2.343750s user + 0.000000s system = 2.343750s CPU (144.1%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6869 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.643579s wall, 0.656250s user + 0.000000s system = 0.656250s CPU (102.0%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000635879
PHY-3002 : Step(2349): len = 633028, overlap = 8
PHY-3002 : Step(2350): len = 621433, overlap = 10
PHY-3002 : Step(2351): len = 610304, overlap = 12.5
PHY-3002 : Step(2352): len = 604183, overlap = 12.75
PHY-3002 : Step(2353): len = 597202, overlap = 15.25
PHY-3002 : Step(2354): len = 592773, overlap = 14
PHY-3002 : Step(2355): len = 588289, overlap = 15.5
PHY-3002 : Step(2356): len = 584081, overlap = 16.5
PHY-3002 : Step(2357): len = 581022, overlap = 17.75
PHY-3002 : Step(2358): len = 579284, overlap = 20
PHY-3002 : Step(2359): len = 575474, overlap = 20.75
PHY-3002 : Step(2360): len = 574526, overlap = 21.25
PHY-3002 : Step(2361): len = 574192, overlap = 19.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.039764s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (78.6%)

PHY-3001 : Legalized: Len = 579639, Over = 0
PHY-3001 : Spreading special nets. 7 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.021916s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (213.9%)

PHY-3001 : 10 instances has been re-located, deltaX = 2, deltaY = 5, maxDist = 1.
PHY-3001 : Final: Len = 579823, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.31967e+06, over cnt = 255(0%), over = 283, worst = 2
PHY-1002 : len = 1.32059e+06, over cnt = 152(0%), over = 164, worst = 2
PHY-1002 : len = 1.32065e+06, over cnt = 97(0%), over = 104, worst = 2
PHY-1002 : len = 1.3206e+06, over cnt = 71(0%), over = 77, worst = 2
PHY-1002 : len = 1.31899e+06, over cnt = 46(0%), over = 51, worst = 2
PHY-1001 : End global iterations;  1.070928s wall, 1.765625s user + 0.015625s system = 1.781250s CPU (166.3%)

PHY-1001 : Congestion index: top1 = 63.75, top5 = 51.88, top10 = 46.88, top15 = 41.25.
PHY-1001 : End incremental global routing;  1.708423s wall, 2.421875s user + 0.015625s system = 2.437500s CPU (142.7%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6869 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.514912s wall, 0.531250s user + 0.015625s system = 0.546875s CPU (106.2%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  3.127790s wall, 3.859375s user + 0.031250s system = 3.890625s CPU (124.4%)

OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.31967e+06, over cnt = 255(0%), over = 283, worst = 2
PHY-1002 : len = 1.32059e+06, over cnt = 152(0%), over = 164, worst = 2
PHY-1002 : len = 1.32065e+06, over cnt = 97(0%), over = 104, worst = 2
PHY-1002 : len = 1.3206e+06, over cnt = 71(0%), over = 77, worst = 2
PHY-1002 : len = 1.31899e+06, over cnt = 46(0%), over = 51, worst = 2
PHY-1001 : End global iterations;  0.895355s wall, 1.531250s user + 0.046875s system = 1.578125s CPU (176.3%)

PHY-1001 : Congestion index: top1 = 63.75, top5 = 51.88, top10 = 46.88, top15 = 41.25.
OPT-1001 : End congestion update;  1.469606s wall, 2.109375s user + 0.046875s system = 2.156250s CPU (146.7%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 6869 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.349859s wall, 0.343750s user + 0.000000s system = 0.343750s CPU (98.3%)

OPT-1001 : Start: WNS 1546 TNS 0 NUM_FEPS 0
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 33 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3290 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 3326 instances, 3287 slices, 15 macros(101 instances: 63 mslices 38 lslices)
PHY-3001 : Cell area utilization is 40%
PHY-3001 : Initial: Len = 581897, Over = 0
PHY-3001 : End spreading;  0.017365s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (90.0%)

PHY-3001 : Final: Len = 581897, Over = 0
PHY-3001 : End incremental legalization;  0.169373s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (156.8%)

OPT-1001 : Iter 1: improved WNS 2295 TNS 0 NUM_FEPS 0 with 7 cells processed and 1403 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 33 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3290 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 3326 instances, 3287 slices, 15 macros(101 instances: 63 mslices 38 lslices)
PHY-3001 : Cell area utilization is 40%
PHY-3001 : Initial: Len = 586451, Over = 0
PHY-3001 : End spreading;  0.016435s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (95.1%)

PHY-3001 : Final: Len = 586451, Over = 0
PHY-3001 : End incremental legalization;  0.168594s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (101.9%)

OPT-1001 : Iter 2: improved WNS 2857 TNS 0 NUM_FEPS 0 with 18 cells processed and 3659 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 33 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3290 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 3326 instances, 3287 slices, 15 macros(101 instances: 63 mslices 38 lslices)
PHY-3001 : Cell area utilization is 40%
PHY-3001 : Initial: Len = 586895, Over = 0
PHY-3001 : End spreading;  0.016823s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (92.9%)

PHY-3001 : Final: Len = 586895, Over = 0
PHY-3001 : End incremental legalization;  0.168453s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (102.0%)

OPT-1001 : Iter 3: improved WNS 3460 TNS 0 NUM_FEPS 0 with 7 cells processed and 2979 slack improved
OPT-1001 : End path based optimization;  7.918561s wall, 8.718750s user + 0.093750s system = 8.812500s CPU (111.3%)

OPT-1001 : End physical optimization;  11.052458s wall, 12.578125s user + 0.125000s system = 12.703125s CPU (114.9%)

RUN-1003 : finish command "place" in  57.257136s wall, 95.421875s user + 12.968750s system = 108.390625s CPU (189.3%)

RUN-1004 : used memory is 1254 MB, reserved memory is 1333 MB, peak memory is 1888 MB
RUN-1002 : start command "report_area -io_info -file CortexM0_SOC_place.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC***

IO Statistics
#IO                        33
  #input                    8
  #output                  15
  #inout                   10

Utilization Statistics
#lut                     6184   out of  19600   31.55%
#reg                     1531   out of  19600    7.81%
#le                      6204
  #lut only              4673   out of   6204   75.32%
  #reg only                20   out of   6204    0.32%
  #lut&reg               1511   out of   6204   24.36%
#dsp                        3   out of     29   10.34%
#bram                       0   out of     64    0.00%
  #bram9k                   0
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       33   out of    188   17.55%
  #ireg                     0
  #oreg                     4
  #treg                     0
#pll                        0   out of      4    0.00%


Detailed IO Report

     Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
    Col[3]         INPUT        F10        LVCMOS33          N/A          PULLUP      NONE    
    Col[2]         INPUT        C11        LVCMOS33          N/A          PULLUP      NONE    
    Col[1]         INPUT        D11        LVCMOS33          N/A          PULLUP      NONE    
    Col[0]         INPUT        E11        LVCMOS33          N/A          PULLUP      NONE    
     RSTn          INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
     RXD_1         INPUT        F12        LVCMOS33          N/A          PULLUP      NONE    
     SWCLK         INPUT         R2        LVCMOS33          N/A          PULLUP      NONE    
  System_clk       INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
    LED[7]        OUTPUT        F16        LVCMOS33           8            NONE       NONE    
    LED[6]        OUTPUT        E16        LVCMOS33           8            NONE       NONE    
    LED[5]        OUTPUT        E13        LVCMOS33           8            NONE       NONE    
    LED[4]        OUTPUT        C16        LVCMOS33           8            NONE       NONE    
    LED[3]        OUTPUT        C15        LVCMOS33           8            NONE       NONE    
    LED[2]        OUTPUT        B16        LVCMOS33           8            NONE       NONE    
    LED[1]        OUTPUT        B15        LVCMOS33           8            NONE       NONE    
    LED[0]        OUTPUT        B14        LVCMOS33           8            NONE       NONE    
  QN_IIC_SCL      OUTPUT         P7        LVCMOS33           8            NONE       NONE    
  QN_REF24MHz     OUTPUT         P8        LVCMOS33           8            N/A        NONE    
    Row[3]        OUTPUT         D9        LVCMOS33           8            NONE       OREG    
    Row[2]        OUTPUT         F9        LVCMOS33           8            NONE       OREG    
    Row[1]        OUTPUT        C10        LVCMOS33           8            NONE       OREG    
    Row[0]        OUTPUT        E10        LVCMOS33           8            NONE       OREG    
     TXD_1        OUTPUT        D12        LVCMOS33           8            NONE       NONE    
     IO[7]         INOUT        H16        LVCMOS25           8            N/A        NONE    
     IO[6]         INOUT        L12        LVCMOS25           8            N/A        NONE    
     IO[5]         INOUT        N16        LVCMOS25           8            N/A        NONE    
     IO[4]         INOUT         M2        LVCMOS33           8            N/A        NONE    
     IO[3]         INOUT         F5        LVCMOS33           8            N/A        NONE    
     IO[2]         INOUT        T14        LVCMOS33           8            N/A        NONE    
     IO[1]         INOUT        P15        LVCMOS25           8            N/A        NONE    
     IO[0]         INOUT        J13        LVCMOS25           8            N/A        NONE    
  QN_IIC_SDA       INOUT         L8        LVCMOS33           8           PULLUP      NONE    
     SWDIO         INOUT         P2        LVCMOS33           8           PULLUP      NONE    

Report Hierarchy Area:
+----------------------------------------------------------------------+
|Instance |Module       |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------------+
|top      |CortexM0_SoC |6204  |6095   |89     |1535   |0      |3      |
+----------------------------------------------------------------------+

RUN-1002 : start command "route"
RUN-1001 : Open license file E:/TD/license/Anlogic.lic
RUN-1001 : Print Route Property
RUN-1001 : -----------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  
RUN-1001 : -----------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      
RUN-1001 :     fix_hold     |    off     |       off        
RUN-1001 :       lcnp       |     5      |        5         
RUN-1001 :       mcnp       |     10     |        10        
RUN-1001 :    opt_timing    |   medium   |      medium      
RUN-1001 :   phy_sim_model  |    off     |       off        
RUN-1001 :     priority     |   timing   |      timing      
RUN-1001 :     swap_pin     |     on     |        on        
RUN-1001 : -----------------------------------------------
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 3328 instances
RUN-1001 : 1643 mslices, 1644 lslices, 33 pads, 0 brams, 3 dsps
RUN-1001 : There are total 6915 nets
RUN-1001 : 2650 nets have 2 pins
RUN-1001 : 3026 nets have [3 - 5] pins
RUN-1001 : 720 nets have [6 - 10] pins
RUN-1001 : 280 nets have [11 - 20] pins
RUN-1001 : 237 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.3334e+06, over cnt = 255(0%), over = 295, worst = 3
PHY-1002 : len = 1.33412e+06, over cnt = 165(0%), over = 189, worst = 3
PHY-1002 : len = 1.33322e+06, over cnt = 103(0%), over = 120, worst = 3
PHY-1002 : len = 1.33022e+06, over cnt = 53(0%), over = 62, worst = 3
PHY-1002 : len = 1.31087e+06, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.873459s wall, 1.468750s user + 0.000000s system = 1.468750s CPU (168.2%)

PHY-1001 : Congestion index: top1 = 61.25, top5 = 51.88, top10 = 45.00, top15 = 41.25.
PHY-1001 : Timing updates.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6869 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : 15 out of 6915 nets being processed.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 6869 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin local connectivity score is improved from 659 to 7
PHY-1001 : End pin swap;  0.345037s wall, 0.375000s user + 0.000000s system = 0.375000s CPU (108.7%)

PHY-1001 : End global routing;  3.606079s wall, 4.218750s user + 0.015625s system = 4.234375s CPU (117.4%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net LED_Interface/light_clk_gclk_net will be merged with clock LED_Interface/light_clk
PHY-1001 : net System_clk_pad will be routed on clock mesh
PHY-1001 : clock net u_logic/SWCLKTCK_pad_gclk_net will be merged with clock u_logic/SWCLKTCK_pad
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 81192, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.105143s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (89.2%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 1% nets.
PHY-1002 : len = 107568, over cnt = 4(0%), over = 4, worst = 1
PHY-1001 : End Routed; 0.507555s wall, 0.500000s user + 0.000000s system = 0.500000s CPU (98.5%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 107344, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 1; 0.008058s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 107344, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 2; 0.005317s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (293.9%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 107344, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 3; 0.006235s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1002 : len = 107344, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 4; 0.006286s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1002 : len = 107344, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End DR Iter 5; 0.005309s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (588.6%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 39% nets.
PHY-1001 : Routed 46% nets.
PHY-1001 : Routed 56% nets.
PHY-1001 : Routed 71% nets.
PHY-1001 : Routed 97% nets.
PHY-1002 : len = 1.05872e+06, over cnt = 537(0%), over = 537, worst = 1
PHY-1001 : End Routed; 30.883569s wall, 51.171875s user + 0.578125s system = 51.750000s CPU (167.6%)

PHY-1001 : Update timing.....
PHY-1001 : 2442/6758(36%) critical/total net(s), WNS -4.561ns, TNS -385.480ns, False end point 382.
PHY-1001 : End update timing;  1.705086s wall, 1.703125s user + 0.000000s system = 1.703125s CPU (99.9%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 1.06294e+06, over cnt = 185(0%), over = 185, worst = 1
PHY-1001 : End DR Iter 1; 0.976858s wall, 1.437500s user + 0.015625s system = 1.453125s CPU (148.8%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 1.06424e+06, over cnt = 31(0%), over = 31, worst = 1
PHY-1001 : End DR Iter 2; 0.524063s wall, 0.656250s user + 0.015625s system = 0.671875s CPU (128.2%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 1.06451e+06, over cnt = 9(0%), over = 9, worst = 1
PHY-1001 : End DR Iter 3; 0.294382s wall, 0.343750s user + 0.015625s system = 0.359375s CPU (122.1%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1002 : len = 1.06463e+06, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 1.06463e+06
PHY-1001 : End DR Iter 4; 0.160905s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (97.1%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net LED_Interface/light_clk_gclk_net will be merged with clock LED_Interface/light_clk
PHY-1001 : net System_clk_pad will be routed on clock mesh
PHY-1001 : clock net u_logic/SWCLKTCK_pad_gclk_net will be merged with clock u_logic/SWCLKTCK_pad
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  39.901113s wall, 60.828125s user + 0.718750s system = 61.546875s CPU (154.2%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  43.916908s wall, 65.468750s user + 0.750000s system = 66.218750s CPU (150.8%)

RUN-1004 : used memory is 1333 MB, reserved memory is 1418 MB, peak memory is 1888 MB
RUN-1002 : start command "report_area -io_info -file CortexM0_SOC_phy.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC***

IO Statistics
#IO                        33
  #input                    8
  #output                  15
  #inout                   10

Utilization Statistics
#lut                     6184   out of  19600   31.55%
#reg                     1531   out of  19600    7.81%
#le                      6204
  #lut only              4673   out of   6204   75.32%
  #reg only                20   out of   6204    0.32%
  #lut&reg               1511   out of   6204   24.36%
#dsp                        3   out of     29   10.34%
#bram                       0   out of     64    0.00%
  #bram9k                   0
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       33   out of    188   17.55%
  #ireg                     0
  #oreg                     4
  #treg                     0
#pll                        0   out of      4    0.00%
#gclk                       3   out of     16   18.75%


Detailed IO Report

     Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
    Col[3]         INPUT        F10        LVCMOS33          N/A          PULLUP      NONE    
    Col[2]         INPUT        C11        LVCMOS33          N/A          PULLUP      NONE    
    Col[1]         INPUT        D11        LVCMOS33          N/A          PULLUP      NONE    
    Col[0]         INPUT        E11        LVCMOS33          N/A          PULLUP      NONE    
     RSTn          INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
     RXD_1         INPUT        F12        LVCMOS33          N/A          PULLUP      NONE    
     SWCLK         INPUT         R2        LVCMOS33          N/A          PULLUP      NONE    
  System_clk       INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
    LED[7]        OUTPUT        F16        LVCMOS33           8            NONE       NONE    
    LED[6]        OUTPUT        E16        LVCMOS33           8            NONE       NONE    
    LED[5]        OUTPUT        E13        LVCMOS33           8            NONE       NONE    
    LED[4]        OUTPUT        C16        LVCMOS33           8            NONE       NONE    
    LED[3]        OUTPUT        C15        LVCMOS33           8            NONE       NONE    
    LED[2]        OUTPUT        B16        LVCMOS33           8            NONE       NONE    
    LED[1]        OUTPUT        B15        LVCMOS33           8            NONE       NONE    
    LED[0]        OUTPUT        B14        LVCMOS33           8            NONE       NONE    
  QN_IIC_SCL      OUTPUT         P7        LVCMOS33           8            NONE       NONE    
  QN_REF24MHz     OUTPUT         P8        LVCMOS33           8            N/A        NONE    
    Row[3]        OUTPUT         D9        LVCMOS33           8            NONE       OREG    
    Row[2]        OUTPUT         F9        LVCMOS33           8            NONE       OREG    
    Row[1]        OUTPUT        C10        LVCMOS33           8            NONE       OREG    
    Row[0]        OUTPUT        E10        LVCMOS33           8            NONE       OREG    
     TXD_1        OUTPUT        D12        LVCMOS33           8            NONE       NONE    
     IO[7]         INOUT        H16        LVCMOS25           8            N/A        NONE    
     IO[6]         INOUT        L12        LVCMOS25           8            N/A        NONE    
     IO[5]         INOUT        N16        LVCMOS25           8            N/A        NONE    
     IO[4]         INOUT         M2        LVCMOS33           8            N/A        NONE    
     IO[3]         INOUT         F5        LVCMOS33           8            N/A        NONE    
     IO[2]         INOUT        T14        LVCMOS33           8            N/A        NONE    
     IO[1]         INOUT        P15        LVCMOS25           8            N/A        NONE    
     IO[0]         INOUT        J13        LVCMOS25           8            N/A        NONE    
  QN_IIC_SDA       INOUT         L8        LVCMOS33           8           PULLUP      NONE    
     SWDIO         INOUT         P2        LVCMOS33           8           PULLUP      NONE    

Report Hierarchy Area:
+----------------------------------------------------------------------+
|Instance |Module       |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------------+
|top      |CortexM0_SoC |6204  |6095   |89     |1535   |0      |3      |
+----------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout    Nets  
    #1         1       2617  
    #2         2       1903  
    #3         3       720   
    #4         4       403   
    #5        5-10     774   
    #6       11-50     445   
    #7       51-100     15   
  Average     3.80           

RUN-1002 : start command "export_db CortexM0_SOC_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db CortexM0_SOC_pr.db" in  2.964414s wall, 2.828125s user + 0.171875s system = 3.000000s CPU (101.2%)

RUN-1004 : used memory is 1334 MB, reserved memory is 1418 MB, peak memory is 1888 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 13, tpin num: 34263, tnet num: 6869, tinst num: 3326, tnode num: 38500, tedge num: 57833.
TMR-2508 : Levelizing timing graph completed, there are 45 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  1.043971s wall, 1.046875s user + 0.000000s system = 1.046875s CPU (100.3%)

RUN-1004 : used memory is 1337 MB, reserved memory is 1418 MB, peak memory is 1888 MB
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file CortexM0_SOC_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net LED_Interface/light_clk_gclk_net will be merged with clock LED_Interface/light_clk
PHY-1001 : net System_clk_pad will be routed on clock mesh
PHY-1001 : clock net u_logic/SWCLKTCK_pad_gclk_net will be merged with clock u_logic/SWCLKTCK_pad
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 6869 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : Number of clock constraints = 1. Number of clock nets = 3 (2 unconstrainted).
TMR-5009 WARNING: No clock constraint on 2 clock net(s): 
	LED_Interface/light_clk
	u_logic/SWCLKTCK_pad
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in CortexM0_SOC_phy.timing, timing summary in CortexM0_SOC_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file CortexM0_SOC_phy.timing" in  2.149331s wall, 2.156250s user + 0.000000s system = 2.156250s CPU (100.3%)

RUN-1004 : used memory is 1666 MB, reserved memory is 1738 MB, peak memory is 1888 MB
RUN-1002 : start command "bitgen -bit CortexM0_SOC.bit -version 0X00 -g ucode:000000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 3328
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 6915, pip num: 83804
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 2870 valid insts, and 221321 bits set as '1'.
BIT-1004 : PLL setting string = 0000
BIT-1004 : Generate bits file CortexM0_SOC.bit.
RUN-1003 : finish command "bitgen -bit CortexM0_SOC.bit -version 0X00 -g ucode:000000000000000000000000" in  13.162130s wall, 92.687500s user + 0.109375s system = 92.796875s CPU (705.0%)

RUN-1004 : used memory is 1747 MB, reserved memory is 1817 MB, peak memory is 1888 MB
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file ../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_LED.v
HDL-5007 WARNING: identifier 'mode1' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode2' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode3' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-1007 : analyze verilog file ../rtl/AHBlite_Matrix_Key.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../rtl/Block_RAM.v
HDL-5007 WARNING: converting concatenation to assignment pattern in ../rtl/Block_RAM.v(12)
HDL-1007 : analyze verilog file ../rtl/CortexM0_SoC.v
HDL-1007 : analyze included file F:/jichuangsai/week1_test/rtl/global_def.v in ../rtl/CortexM0_SoC.v(1)
HDL-1007 : back to file '../rtl/CortexM0_SoC.v' in ../rtl/CortexM0_SoC.v(1)
HDL-1007 : analyze verilog file ../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_QN8027_IIC.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_UART.v
HDL-1007 : analyze verilog file ../rtl/clkuart_pwm.v
HDL-1007 : analyze verilog file ../rtl/UART_RX.v
HDL-1007 : analyze verilog file ../rtl/UART_TX.v
HDL-1007 : analyze verilog file ../rtl/FIFO.v
HDL-1007 : analyze verilog file ../rtl/GPIO_IO.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SlaveMUX.v
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file ../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_LED.v
HDL-5007 WARNING: identifier 'mode1' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode2' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode3' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-1007 : analyze verilog file ../rtl/AHBlite_Matrix_Key.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../rtl/Block_RAM.v
HDL-5007 WARNING: converting concatenation to assignment pattern in ../rtl/Block_RAM.v(12)
HDL-1007 : analyze verilog file ../rtl/CortexM0_SoC.v
HDL-1007 : analyze included file F:/jichuangsai/week1_test/rtl/global_def.v in ../rtl/CortexM0_SoC.v(1)
HDL-1007 : back to file '../rtl/CortexM0_SoC.v' in ../rtl/CortexM0_SoC.v(1)
HDL-1007 : analyze verilog file ../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_QN8027_IIC.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_UART.v
HDL-1007 : analyze verilog file ../rtl/clkuart_pwm.v
HDL-1007 : analyze verilog file ../rtl/UART_RX.v
HDL-1007 : analyze verilog file ../rtl/UART_TX.v
HDL-1007 : analyze verilog file ../rtl/FIFO.v
HDL-1007 : analyze verilog file ../rtl/GPIO_IO.v
RUN-1002 : start command "elaborate -top CortexM0_SoC"
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
HDL-5007 WARNING: port 'CODENSEQ' remains unconnected for this instance in ../rtl/CortexM0_SoC.v(99)
HDL-1007 : elaborate module CortexM0_SoC in ../rtl/CortexM0_SoC.v(2)
HDL-1007 : elaborate module cortexm0ds_logic in ../rtl/cortexm0ds_logic.v(27)
HDL-1007 : elaborate module AHBlite_Interconnect in ../rtl/AHBlite_Interconnect.v(1)
HDL-1007 : elaborate module AHBlite_Decoder in ../rtl/AHBlite_Decoder.v(1)
HDL-1007 : elaborate module AHBlite_SlaveMUX in ../rtl/AHBlite_SlaveMUX.v(1)
HDL-1007 : elaborate module AHBlite_Block_RAM in ../rtl/AHBlite_Block_RAM.v(1)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 2 for port 'HRESP' in ../rtl/CortexM0_SoC.v(440)
HDL-1007 : elaborate module AHBlite_LED in ../rtl/AHBlite_LED.v(1)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 2 for port 'HRESP' in ../rtl/CortexM0_SoC.v(497)
HDL-1007 : elaborate module AHBlite_UART in ../rtl/AHBlite_UART.v(1)
HDL-1007 : elaborate module AHBlite_Matrix_Key in ../rtl/AHBlite_Matrix_Key.v(1)
HDL-1007 : elaborate module AHBlite_QN8027_IIC in ../rtl/AHBlite_QN8027_IIC.v(1)
HDL-1007 : elaborate module AHBlite_GPIO in ../rtl/GPIO_IO.v(1)
HDL-1007 : elaborate module clkuart_pwm in ../rtl/clkuart_pwm.v(2)
HDL-1007 : elaborate module UART_RX in ../rtl/UART_RX.v(1)
HDL-1007 : elaborate module UART_TX in ../rtl/UART_TX.v(1)
HDL-1007 : elaborate module FIFO in ../rtl/FIFO.v(3)
HDL-1007 : elaborate module Block_RAM in ../rtl/Block_RAM.v(1)
HDL-5007 WARNING: net 'HREADYOUT_P7' does not have a driver in ../rtl/CortexM0_SoC.v(274)
HDL-5007 WARNING: net 'HRDATA_P7[31]' does not have a driver in ../rtl/CortexM0_SoC.v(275)
HDL-5007 WARNING: net 'HRESP_P7' does not have a driver in ../rtl/CortexM0_SoC.v(276)
HDL-1200 : Current top model is CortexM0_SoC
HDL-1100 : Inferred 2 RAMs.
RUN-1003 : finish command "elaborate -top CortexM0_SoC" in  3.209023s wall, 3.187500s user + 0.078125s system = 3.265625s CPU (101.8%)

RUN-1004 : used memory is 1072 MB, reserved memory is 1191 MB, peak memory is 1888 MB
RUN-1002 : start command "read_adc ../../week1/M0.adc"
RUN-1002 : start command "set_pin_assignment  Col[0]   LOCATION = E11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Col[1]   LOCATION = D11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Col[2]   LOCATION = C11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Col[3]   LOCATION = F10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LED[0]   LOCATION = B14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LED[1]   LOCATION = B15; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LED[2]   LOCATION = B16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LED[3]   LOCATION = C15; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LED[4]   LOCATION = C16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LED[5]   LOCATION = E13; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LED[6]   LOCATION = E16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  LED[7]   LOCATION = F16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  QN_IIC_SCL   LOCATION = P7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  QN_IIC_SDA   LOCATION = L8; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  RSTn   LOCATION = A9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  RXD_1   LOCATION = F12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Row[0]   LOCATION = E10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Row[1]   LOCATION = C10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Row[2]   LOCATION = F9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Row[3]   LOCATION = D9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  SWCLK   LOCATION = R2; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  SWDIO   LOCATION = P2; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  System_clk   LOCATION = R7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  TXD_1   LOCATION = D12; IOSTANDARD = LVCMOS33; "
USR-6010 WARNING: ADC constraints: pin IO[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin IO[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin IO[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin IO[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin IO[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin IO[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin IO[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin IO[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin QN_REF24MHz has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file E:/TD/license/Anlogic.lic
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
SYN-1012 : SanityCheck: Model "CortexM0_SoC"
SYN-1012 : SanityCheck: Model "AHBlite_GPIO"
SYN-1012 : SanityCheck: Model "AHBlite_Interconnect"
SYN-1012 : SanityCheck: Model "AHBlite_Decoder"
SYN-1012 : SanityCheck: Model "AHBlite_SlaveMUX"
SYN-1012 : SanityCheck: Model "AHBlite_LED"
SYN-1012 : SanityCheck: Model "AHBlite_Matrix_Key"
SYN-1012 : SanityCheck: Model "AHBlite_QN8027_IIC"
SYN-1012 : SanityCheck: Model "AHBlite_Block_RAM"
SYN-1012 : SanityCheck: Model "Block_RAM"
SYN-1012 : SanityCheck: Model "UART_RX"
SYN-1012 : SanityCheck: Model "UART_TX"
SYN-1012 : SanityCheck: Model "FIFO"
SYN-1012 : SanityCheck: Model "AHBlite_UART"
SYN-1012 : SanityCheck: Model "clkuart_pwm"
SYN-1012 : SanityCheck: Model "cortexm0ds_logic"
SYN-1043 : Mark AHBlite_QN8027_IIC as IO macro for instance u36
SYN-1016 : Merged 12 instances.
SYN-1026 : Infer Logic BRAM(ram_mem_al_u00)
	 port mode: single dual port
	 port a size: 4096 x 32	 write mode: NORMAL
	 port b size: 4096 x 32	 write mode: READBEFOREWRITE
SYN-1026 : Infer Logic BRAM(ram_mem_al_u10)
	 port mode: single dual port
	 port a size: 4096 x 32	 write mode: NORMAL
	 port b size: 4096 x 32	 write mode: READBEFOREWRITE
SYN-1026 : Infer Logic BRAM(ram_mem_al_u20)
	 port mode: single dual port
	 port a size: 4096 x 32	 write mode: NORMAL
	 port b size: 4096 x 32	 write mode: READBEFOREWRITE
SYN-1026 : Infer Logic BRAM(ram_mem_al_u30)
	 port mode: single dual port
	 port a size: 4096 x 32	 write mode: NORMAL
	 port b size: 4096 x 32	 write mode: READBEFOREWRITE
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1016 : Merged 31 instances.
SYN-1027 : Infer Logic DRAM(al_ram_mem) read 32x8, write 32x8
SYN-1023 : Infer 1 Logic DRAMs, 0 Logic BRAMs.
SYN-1011 : Flatten model CortexM0_SoC
SYN-1011 : Flatten model AHBlite_GPIO
SYN-1011 : Flatten model AHBlite_Interconnect
SYN-1011 : Flatten model AHBlite_Decoder
SYN-1011 : Flatten model AHBlite_SlaveMUX
SYN-1016 : Merged 2 instances.
SYN-1011 : Flatten model AHBlite_LED
SYN-1011 : Flatten model AHBlite_Matrix_Key
SYN-1011 : Flatten model AHBlite_QN8027_IIC
SYN-1011 : Flatten model AHBlite_Block_RAM
SYN-1011 : Flatten model Block_RAM
SYN-1011 : Flatten model UART_RX
SYN-1011 : Flatten model UART_TX
SYN-1011 : Flatten model FIFO
SYN-1016 : Merged 5 instances.
SYN-1011 : Flatten model AHBlite_UART
SYN-1011 : Flatten model clkuart_pwm
SYN-1011 : Flatten model cortexm0ds_logic
SYN-1016 : Merged 57 instances.
SYN-5034 WARNING: Undriven pin: model "CortexM0_SoC" / pin "QN_REF24MHz" net"QN_REF24MHz"
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P7[0]" in ../rtl/CortexM0_SoC.v(275)
SYN-5014 WARNING: the net's pin: pin "i8" in ../rtl/AHBlite_SlaveMUX.v(110)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P7[10]" in ../rtl/CortexM0_SoC.v(275)
SYN-5014 WARNING: the net's pin: pin "i8" in ../rtl/AHBlite_SlaveMUX.v(110)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P7[11]" in ../rtl/CortexM0_SoC.v(275)
SYN-5014 WARNING: the net's pin: pin "i8" in ../rtl/AHBlite_SlaveMUX.v(110)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P7[12]" in ../rtl/CortexM0_SoC.v(275)
SYN-5014 WARNING: the net's pin: pin "i8" in ../rtl/AHBlite_SlaveMUX.v(110)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P7[13]" in ../rtl/CortexM0_SoC.v(275)
SYN-5014 WARNING: the net's pin: pin "i8" in ../rtl/AHBlite_SlaveMUX.v(110)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P7[14]" in ../rtl/CortexM0_SoC.v(275)
SYN-5014 WARNING: the net's pin: pin "i8" in ../rtl/AHBlite_SlaveMUX.v(110)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P7[15]" in ../rtl/CortexM0_SoC.v(275)
SYN-5014 WARNING: the net's pin: pin "i8" in ../rtl/AHBlite_SlaveMUX.v(110)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P7[16]" in ../rtl/CortexM0_SoC.v(275)
SYN-5014 WARNING: the net's pin: pin "i8" in ../rtl/AHBlite_SlaveMUX.v(110)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P7[17]" in ../rtl/CortexM0_SoC.v(275)
SYN-5014 WARNING: the net's pin: pin "i8" in ../rtl/AHBlite_SlaveMUX.v(110)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P7[18]" in ../rtl/CortexM0_SoC.v(275)
SYN-5014 WARNING: the net's pin: pin "i8" in ../rtl/AHBlite_SlaveMUX.v(110)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P7[19]" in ../rtl/CortexM0_SoC.v(275)
SYN-5014 WARNING: the net's pin: pin "i8" in ../rtl/AHBlite_SlaveMUX.v(110)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P7[1]" in ../rtl/CortexM0_SoC.v(275)
SYN-5014 WARNING: the net's pin: pin "i8" in ../rtl/AHBlite_SlaveMUX.v(110)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P7[20]" in ../rtl/CortexM0_SoC.v(275)
SYN-5014 WARNING: the net's pin: pin "i8" in ../rtl/AHBlite_SlaveMUX.v(110)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P7[21]" in ../rtl/CortexM0_SoC.v(275)
SYN-5014 WARNING: the net's pin: pin "i8" in ../rtl/AHBlite_SlaveMUX.v(110)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P7[22]" in ../rtl/CortexM0_SoC.v(275)
SYN-5014 WARNING: the net's pin: pin "i8" in ../rtl/AHBlite_SlaveMUX.v(110)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P7[23]" in ../rtl/CortexM0_SoC.v(275)
SYN-5014 WARNING: the net's pin: pin "i8" in ../rtl/AHBlite_SlaveMUX.v(110)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P7[24]" in ../rtl/CortexM0_SoC.v(275)
SYN-5014 WARNING: the net's pin: pin "i8" in ../rtl/AHBlite_SlaveMUX.v(110)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P7[25]" in ../rtl/CortexM0_SoC.v(275)
SYN-5014 WARNING: the net's pin: pin "i8" in ../rtl/AHBlite_SlaveMUX.v(110)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P7[26]" in ../rtl/CortexM0_SoC.v(275)
SYN-5014 WARNING: the net's pin: pin "i8" in ../rtl/AHBlite_SlaveMUX.v(110)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P7[27]" in ../rtl/CortexM0_SoC.v(275)
SYN-5014 WARNING: the net's pin: pin "i8" in ../rtl/AHBlite_SlaveMUX.v(110)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P7[28]" in ../rtl/CortexM0_SoC.v(275)
SYN-5014 WARNING: the net's pin: pin "i8" in ../rtl/AHBlite_SlaveMUX.v(110)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P7[29]" in ../rtl/CortexM0_SoC.v(275)
SYN-5014 WARNING: the net's pin: pin "i8" in ../rtl/AHBlite_SlaveMUX.v(110)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P7[2]" in ../rtl/CortexM0_SoC.v(275)
SYN-5014 WARNING: the net's pin: pin "i8" in ../rtl/AHBlite_SlaveMUX.v(110)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P7[30]" in ../rtl/CortexM0_SoC.v(275)
SYN-5014 WARNING: the net's pin: pin "i8" in ../rtl/AHBlite_SlaveMUX.v(110)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P7[31]" in ../rtl/CortexM0_SoC.v(275)
SYN-5014 WARNING: the net's pin: pin "i8" in ../rtl/AHBlite_SlaveMUX.v(110)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P7[3]" in ../rtl/CortexM0_SoC.v(275)
SYN-5014 WARNING: the net's pin: pin "i8" in ../rtl/AHBlite_SlaveMUX.v(110)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P7[4]" in ../rtl/CortexM0_SoC.v(275)
SYN-5014 WARNING: the net's pin: pin "i8" in ../rtl/AHBlite_SlaveMUX.v(110)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P7[5]" in ../rtl/CortexM0_SoC.v(275)
SYN-5014 WARNING: the net's pin: pin "i8" in ../rtl/AHBlite_SlaveMUX.v(110)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P7[6]" in ../rtl/CortexM0_SoC.v(275)
SYN-5014 WARNING: the net's pin: pin "i8" in ../rtl/AHBlite_SlaveMUX.v(110)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P7[7]" in ../rtl/CortexM0_SoC.v(275)
SYN-5014 WARNING: the net's pin: pin "i8" in ../rtl/AHBlite_SlaveMUX.v(110)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P7[8]" in ../rtl/CortexM0_SoC.v(275)
SYN-5014 WARNING: the net's pin: pin "i8" in ../rtl/AHBlite_SlaveMUX.v(110)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P7[9]" in ../rtl/CortexM0_SoC.v(275)
SYN-5014 WARNING: the net's pin: pin "i8" in ../rtl/AHBlite_SlaveMUX.v(110)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HREADYOUT_P7" in ../rtl/CortexM0_SoC.v(274)
SYN-5014 WARNING: the net's pin: pin "i8" in ../rtl/AHBlite_SlaveMUX.v(72)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRESP_P7" in ../rtl/CortexM0_SoC.v(276)
SYN-5014 WARNING: the net's pin: pin "i8" in ../rtl/AHBlite_SlaveMUX.v(91)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1014 : Optimize round 1
SYN-1032 : 22915/259 useful/useless nets, 22370/120 useful/useless insts
SYN-1021 : Optimized 35 onehot mux instances.
SYN-1020 : Optimized 70 distributor mux.
SYN-1016 : Merged 372 instances.
SYN-1015 : Optimize round 1, 1082 better
SYN-1014 : Optimize round 2
SYN-1032 : 22901/70 useful/useless nets, 22357/152 useful/useless insts
SYN-1015 : Optimize round 2, 296 better
SYN-1014 : Optimize round 3
SYN-1015 : Optimize round 3, 0 better
SYN-1014 : Optimize round 1
SYN-1044 : Optimized 130 inv instances.
SYN-1032 : 21017/373 useful/useless nets, 20782/321 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1016 : Merged 2 instances.
SYN-1015 : Optimize round 1, 3905 better
SYN-1014 : Optimize round 2
SYN-1032 : 20035/1 useful/useless nets, 19800/6 useful/useless insts
SYN-1015 : Optimize round 2, 7 better
SYN-1014 : Optimize round 3
SYN-1032 : 20030/0 useful/useless nets, 19795/1 useful/useless insts
SYN-1015 : Optimize round 3, 4 better
SYN-1014 : Optimize round 4
SYN-1015 : Optimize round 4, 0 better
RUN-1003 : finish command "optimize_rtl" in  5.281485s wall, 5.187500s user + 0.312500s system = 5.500000s CPU (104.1%)

RUN-1004 : used memory is 1076 MB, reserved memory is 1193 MB, peak memory is 1888 MB
RUN-1002 : start command "report_area -file CortexM0_SOC_rtl.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC***

IO Statistics
#IO                        33
  #input                    8
  #output                  15
  #inout                   10

Gate Statistics
#Basic gates            20297
  #and                   9680
  #nand                     0
  #or                    2034
  #nor                      0
  #xor                     73
  #xnor                     0
  #buf                      0
  #not                   6481
  #bufif1                   3
  #MX21                   539
  #FADD                     0
  #DFF                   1487
  #LATCH                    0
#MACRO_ADD                 17
#MACRO_EQ                  65
#MACRO_MULT                 1
#MACRO_MUX                146

Report Hierarchy Area:
+----------------------------------------------------+
|Instance  |Module           |gates  |seq    |macros |
+----------------------------------------------------+
|top       |CortexM0_SoC     |18810  |1487   |92     |
|  u_logic |cortexm0ds_logic |18451  |1299   |14     |
+----------------------------------------------------+

RUN-1002 : start command "read_sdc ../../week1/Task2.sdc"
RUN-1002 : start command "get_ports  System_clk "
RUN-1002 : start command "create_clock -name System_clk -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: System_clk, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1104 : Import SDC file ../../week1/Task2.sdc finished, there are 0 nets kept by constraints.
RUN-1002 : start command "export_db CortexM0_SOC_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db CortexM0_SOC_rtl.db" in  3.131722s wall, 3.015625s user + 0.421875s system = 3.437500s CPU (109.8%)

RUN-1004 : used memory is 1079 MB, reserved memory is 1195 MB, peak memory is 1888 MB
RUN-1002 : start command "optimize_gate -maparea CortexM0_SOC_gate.area"
RUN-1001 : Open license file E:/TD/license/Anlogic.lic
RUN-1001 : Print Gate Property
RUN-1001 : ----------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  
RUN-1001 : ----------------------------------------------------------
RUN-1001 :        auto_partition       |    fine    |       fine       
RUN-1001 :         cascade_dsp         |    off     |       off        
RUN-1001 :         cascade_eram        |     on     |        on        
RUN-1001 :        gate_sim_model       |    off     |       off        
RUN-1001 :        map_sim_model        |    off     |       off        
RUN-1001 :           opt_area          |   medium   |      medium      
RUN-1001 :          opt_timing         |    auto    |       auto       
RUN-1001 :         pack_effort         |   medium   |      medium      
RUN-1001 :      pack_lslice_ripple     |     on     |        on        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        
RUN-1001 :        pack_seq_in_io       |     on     |        on        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        
RUN-1001 :            report           |  standard  |     standard     
RUN-1001 : ----------------------------------------------------------
SYN-2001 : Map 33 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2593 : bram inst: RAM_CODE/ram_mem_al_u00 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_CODE/ram_mem_al_u10 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_CODE/ram_mem_al_u20 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_CODE/ram_mem_al_u30 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_DATA/ram_mem_al_u00 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_DATA/ram_mem_al_u10 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_DATA/ram_mem_al_u20 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_DATA/ram_mem_al_u30 will be optimized to a new one with A-width 8 due to unused data out
SYN-2595 : bram inst: RAM_CODE/ram_mem_al_u00 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_CODE/ram_mem_al_u10 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_CODE/ram_mem_al_u20 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_CODE/ram_mem_al_u30 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_DATA/ram_mem_al_u00 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_DATA/ram_mem_al_u10 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_DATA/ram_mem_al_u20 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_DATA/ram_mem_al_u30 is set to PDPW/SP from DP for resource saving
SYN-2512 : LOGIC BRAM "RAM_CODE/ram_mem_al_u00"
SYN-2512 : LOGIC BRAM "RAM_CODE/ram_mem_al_u10"
SYN-2512 : LOGIC BRAM "RAM_CODE/ram_mem_al_u20"
SYN-2512 : LOGIC BRAM "RAM_CODE/ram_mem_al_u30"
SYN-2512 : LOGIC BRAM "RAM_DATA/ram_mem_al_u00"
SYN-2512 : LOGIC BRAM "RAM_DATA/ram_mem_al_u10"
SYN-2512 : LOGIC BRAM "RAM_DATA/ram_mem_al_u20"
SYN-2512 : LOGIC BRAM "RAM_DATA/ram_mem_al_u30"
SYN-2531 : Dram(UART1_TX/FIFO/al_ram_mem) write 32x8, read 32x8
SYN-2531 : DRAM UART1_TX/FIFO/al_ram_mem has no init file
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1016 : Merged 195 instances.
SYN-2501 : Optimize round 1, 668 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 10 macro adder
SYN-1019 : Optimized 5 mux instances.
SYN-1016 : Merged 18 instances.
SYN-1032 : 21465/17 useful/useless nets, 21048/1 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Map 1 macro multiplier
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 20123/68 useful/useless nets, 19800/1 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 69 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 0 better
SYN-2501 : Map 8 macro adder
SYN-1016 : Merged 8 instances.
SYN-1032 : 20557/2 useful/useless nets, 20302/0 useful/useless insts
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3004 : Optimized 1 const0 DFF(s)
SYN-1032 : 21194/4 useful/useless nets, 20939/4 useful/useless insts
SYN-1032 : 21917/70 useful/useless nets, 21486/64 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 13, tpin num: 67747, tnet num: 21935, tinst num: 21489, tnode num: 93113, tedge num: 104086.
TMR-2508 : Levelizing timing graph completed, there are 281 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -prepack" in  1.274594s wall, 1.359375s user + 0.140625s system = 1.500000s CPU (117.7%)

RUN-1004 : used memory is 1128 MB, reserved memory is 1246 MB, peak memory is 1888 MB
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 21935 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 323 (3.55), #lev = 5 (3.03)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 321 (3.52), #lev = 6 (3.00)
SYN-3001 : Logic optimization runtime opt =   0.10 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 889 instances into 330 LUTs, name keeping = 71%.
SYN-3001 : Mapper removed 2 lut buffers
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 5275 (3.99), #lev = 21 (8.18)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 5273 (3.89), #lev = 18 (7.59)
SYN-3001 : Logic optimization runtime opt =   1.97 sec, map = 7144.47 sec
SYN-3001 : Mapper mapped 18804 instances into 5273 LUTs, name keeping = 31%.
RUN-1002 : start command "report_area -file CortexM0_SOC_gate.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC***

IO Statistics
#IO                        33
  #input                    8
  #output                  15
  #inout                   10

LUT Statistics
#Total_luts              5836
  #lut4                  3837
  #lut5                  1764
  #lut6                     0
  #lut5_mx41                0
  #lut4_alu1b             235

Utilization Statistics
#lut                     5836   out of  19600   29.78%
#reg                     1480   out of  19600    7.55%
#le                         0
#dsp                        3   out of     29   10.34%
#bram                      32   out of     64   50.00%
  #bram9k                  32
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#dram                       4
#pad                       33   out of    188   17.55%
  #ireg                     0
  #oreg                     6
  #treg                     0
#pll                        0   out of      4    0.00%

Report Hierarchy Area:
+--------------------------------------------------------------------+
|Instance  |Module           |lut    |ripple |seq    |bram   |dsp    |
+--------------------------------------------------------------------+
|top       |CortexM0_SoC     |5601   |235    |1486   |32     |3      |
|  u_logic |cortexm0ds_logic |5273   |173    |1298   |0      |3      |
+--------------------------------------------------------------------+

SYN-1001 : Packing model "CortexM0_SoC" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 182 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 29 adder to BLE ...
SYN-4008 : Packed 29 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4013 : Packed 4 DRAM and 0 SEQ.
SYN-1001 : Packing model "cortexm0ds_logic" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 1298 DFF/LATCH to SEQ ...
SYN-4009 : Pack 3 carry chain into lslice
SYN-4007 : Packing 76 adder to BLE ...
SYN-4008 : Packed 76 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1003 : finish command "optimize_gate -maparea CortexM0_SOC_gate.area" in  27.626481s wall, 28.828125s user + 1.062500s system = 29.890625s CPU (108.2%)

RUN-1004 : used memory is 1287 MB, reserved memory is 1396 MB, peak memory is 1888 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
SYN-1011 : Flatten model cortexm0ds_logic
SYN-1016 : Merged 2 instances.
SYN-1016 : Merged 3 instances.
RUN-1002 : start command "read_sdc ../../week1/Task2.sdc"
RUN-1002 : start command "get_ports  System_clk "
RUN-1002 : start command "create_clock -name System_clk -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: System_clk, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1104 : Import SDC file ../../week1/Task2.sdc finished, there are 0 nets kept by constraints.
RUN-1002 : start command "export_db CortexM0_SOC_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db CortexM0_SOC_gate.db" in  3.309316s wall, 3.125000s user + 0.125000s system = 3.250000s CPU (98.2%)

RUN-1004 : used memory is 1289 MB, reserved memory is 1396 MB, peak memory is 1888 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file E:/TD/license/Anlogic.lic
RUN-1001 : Print Place Property
RUN-1001 : ------------------------------------------------
RUN-1001 :     Parameters    |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------
RUN-1001 :   detailed_place  |     on     |        on        
RUN-1001 :       effort      |   medium   |      medium      
RUN-1001 :     opt_timing    |   medium   |      medium      
RUN-1001 :    pr_strategy    |     1      |        1         
RUN-1001 :     relaxation    |    1.00    |       1.00       
RUN-1001 :      retiming     |    off     |       off        
RUN-1001 : ------------------------------------------------
RUN-1002 : start command "set_param place timing_factor 2.5"
RUN-1002 : start command "set_param route tactics length"
RUN-1002 : start command "set_param route least_critical_net_perc 20"
RUN-1002 : start command "set_param route most_critical_net_perc 60"
PHY-3001 : Placer runs in 8 thread(s).
SYN-4024 : Net "System_clk_pad" drive clk pins.
SYN-4024 : Net "u_logic/SWCLKTCK_pad" drive clk pins.
SYN-4024 : Net "LED_Interface/light_clk" drive clk pins.
SYN-4025 : Tag rtl::Net LED_Interface/light_clk as clock net
SYN-4025 : Tag rtl::Net System_clk_pad as clock net
SYN-4025 : Tag rtl::Net u_logic/SWCLKTCK_pad as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u_logic/SWCLKTCK_pad to drive 107 clock pins.
SYN-4015 : Create BUFG instance for clk Net LED_Interface/light_clk to drive 20 clock pins.
PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 7252 instances
RUN-1001 : 5598 luts, 1480 seqs, 63 mslices, 38 lslices, 33 pads, 32 brams, 3 dsps
RUN-1001 : There are total 7596 nets
RUN-1001 : 3811 nets have 2 pins
RUN-1001 : 2766 nets have [3 - 5] pins
RUN-1001 : 610 nets have [6 - 10] pins
RUN-1001 : 220 nets have [11 - 20] pins
RUN-1001 : 174 nets have [21 - 99] pins
RUN-1001 : 15 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 7250 instances, 5598 luts, 1480 seqs, 101 slices, 15 macros(101 instances: 63 mslices 38 lslices)
PHY-3001 : Cell area utilization is 29%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 13, tpin num: 35229, tnet num: 7550, tinst num: 7250, tnode num: 39961, tedge num: 57262.
TMR-2508 : Levelizing timing graph completed, there are 45 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 7550 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.312696s wall, 1.296875s user + 0.000000s system = 1.296875s CPU (98.8%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 1.74563e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 7250.
PHY-3001 : End clustering;  0.000020s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 29%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(2362): len = 1.54963e+06, overlap = 78.75
PHY-3002 : Step(2363): len = 1.35137e+06, overlap = 79.625
PHY-3002 : Step(2364): len = 1.24318e+06, overlap = 78.875
PHY-3002 : Step(2365): len = 1.15589e+06, overlap = 80.9375
PHY-3002 : Step(2366): len = 1.13931e+06, overlap = 86.8438
PHY-3002 : Step(2367): len = 1.08625e+06, overlap = 93.0313
PHY-3002 : Step(2368): len = 988734, overlap = 107.594
PHY-3002 : Step(2369): len = 945238, overlap = 118.75
PHY-3002 : Step(2370): len = 925558, overlap = 122.656
PHY-3002 : Step(2371): len = 914799, overlap = 125.313
PHY-3002 : Step(2372): len = 909733, overlap = 126.375
PHY-3002 : Step(2373): len = 899631, overlap = 130.031
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 8.20617e-05
PHY-3002 : Step(2374): len = 923629, overlap = 111.563
PHY-3002 : Step(2375): len = 916640, overlap = 102.438
PHY-3002 : Step(2376): len = 909042, overlap = 96.125
PHY-3002 : Step(2377): len = 900298, overlap = 77.5938
PHY-3002 : Step(2378): len = 893017, overlap = 80.75
PHY-3002 : Step(2379): len = 887409, overlap = 78.6563
PHY-3002 : Step(2380): len = 880307, overlap = 87.9375
PHY-3002 : Step(2381): len = 872521, overlap = 82.3438
PHY-3002 : Step(2382): len = 867047, overlap = 70.5938
PHY-3002 : Step(2383): len = 861712, overlap = 66.75
PHY-3002 : Step(2384): len = 855889, overlap = 68.1563
PHY-3002 : Step(2385): len = 850646, overlap = 66.9063
PHY-3002 : Step(2386): len = 845453, overlap = 69.0625
PHY-3002 : Step(2387): len = 839969, overlap = 70.6875
PHY-3002 : Step(2388): len = 834291, overlap = 73.2813
PHY-3002 : Step(2389): len = 828811, overlap = 73.6563
PHY-3002 : Step(2390): len = 824521, overlap = 76.1563
PHY-3002 : Step(2391): len = 759786, overlap = 78.9063
PHY-3002 : Step(2392): len = 749414, overlap = 82.5938
PHY-3002 : Step(2393): len = 727442, overlap = 79.4375
PHY-3002 : Step(2394): len = 723411, overlap = 74.3125
PHY-3002 : Step(2395): len = 718924, overlap = 76.4063
PHY-3002 : Step(2396): len = 717469, overlap = 76.875
PHY-3002 : Step(2397): len = 706304, overlap = 85.125
PHY-3002 : Step(2398): len = 700831, overlap = 82.75
PHY-3002 : Step(2399): len = 698993, overlap = 82.8438
PHY-3002 : Step(2400): len = 694222, overlap = 85.5
PHY-3002 : Step(2401): len = 689875, overlap = 86.8125
PHY-3002 : Step(2402): len = 687885, overlap = 86.5625
PHY-3002 : Step(2403): len = 681851, overlap = 93.0938
PHY-3002 : Step(2404): len = 677175, overlap = 91.2188
PHY-3002 : Step(2405): len = 675035, overlap = 91.0938
PHY-3002 : Step(2406): len = 672155, overlap = 89.4375
PHY-3002 : Step(2407): len = 667597, overlap = 95.4375
PHY-3002 : Step(2408): len = 664395, overlap = 92.7813
PHY-3002 : Step(2409): len = 662012, overlap = 94.0938
PHY-3002 : Step(2410): len = 657980, overlap = 90.9375
PHY-3002 : Step(2411): len = 651149, overlap = 94.5625
PHY-3002 : Step(2412): len = 648832, overlap = 92.6875
PHY-3002 : Step(2413): len = 647372, overlap = 91.7813
PHY-3002 : Step(2414): len = 641704, overlap = 79.3125
PHY-3002 : Step(2415): len = 637478, overlap = 80.1875
PHY-3002 : Step(2416): len = 635758, overlap = 77.2813
PHY-3002 : Step(2417): len = 631442, overlap = 85.1563
PHY-3002 : Step(2418): len = 627562, overlap = 88
PHY-3002 : Step(2419): len = 625702, overlap = 90.3438
PHY-3002 : Step(2420): len = 624072, overlap = 90.3125
PHY-3002 : Step(2421): len = 617908, overlap = 84.25
PHY-3002 : Step(2422): len = 616445, overlap = 84.625
PHY-3002 : Step(2423): len = 614229, overlap = 87.9063
PHY-3002 : Step(2424): len = 610243, overlap = 92.9688
PHY-3002 : Step(2425): len = 609765, overlap = 96.2188
PHY-3002 : Step(2426): len = 608499, overlap = 102
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000164123
PHY-3002 : Step(2427): len = 610082, overlap = 97.3125
PHY-3002 : Step(2428): len = 614763, overlap = 88.3125
PHY-3002 : Step(2429): len = 623637, overlap = 69.5938
PHY-3002 : Step(2430): len = 624630, overlap = 67.375
PHY-3002 : Step(2431): len = 625670, overlap = 66.625
PHY-3002 : Step(2432): len = 627400, overlap = 84.9375
PHY-3002 : Step(2433): len = 629261, overlap = 89.8438
PHY-3002 : Step(2434): len = 630064, overlap = 90.0625
PHY-3002 : Step(2435): len = 631432, overlap = 88.6563
PHY-3002 : Step(2436): len = 633923, overlap = 88.875
PHY-3002 : Step(2437): len = 636821, overlap = 85.4375
PHY-3002 : Step(2438): len = 636880, overlap = 85.5938
PHY-3002 : Step(2439): len = 637286, overlap = 86.6563
PHY-3002 : Step(2440): len = 637922, overlap = 87.5938
PHY-3002 : Step(2441): len = 638269, overlap = 86
PHY-3002 : Step(2442): len = 638465, overlap = 85.75
PHY-3002 : Step(2443): len = 638777, overlap = 82.4688
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000300864
PHY-3002 : Step(2444): len = 639808, overlap = 84.3438
PHY-3002 : Step(2445): len = 646463, overlap = 65.8438
PHY-3002 : Step(2446): len = 656570, overlap = 54.125
PHY-3002 : Step(2447): len = 657759, overlap = 51.4688
PHY-3002 : Step(2448): len = 658911, overlap = 52.3438
PHY-3002 : Step(2449): len = 660371, overlap = 63.3125
PHY-3002 : Step(2450): len = 661906, overlap = 64.625
PHY-3002 : Step(2451): len = 663576, overlap = 64.1875
PHY-3002 : Step(2452): len = 665998, overlap = 61.625
PHY-3002 : Step(2453): len = 668362, overlap = 57.1875
PHY-3002 : Step(2454): len = 669585, overlap = 62.3438
PHY-3002 : Step(2455): len = 670845, overlap = 53.5313
PHY-3002 : Step(2456): len = 672164, overlap = 58.4063
PHY-3002 : Step(2457): len = 674558, overlap = 53.9688
PHY-3002 : Step(2458): len = 678320, overlap = 60.9375
PHY-3002 : Step(2459): len = 679311, overlap = 57.0625
PHY-3002 : Step(2460): len = 679710, overlap = 61.4688
PHY-3002 : Step(2461): len = 680352, overlap = 61.4688
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.042120s wall, 0.031250s user + 0.015625s system = 0.046875s CPU (111.3%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 35%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.50434e+06, over cnt = 1148(3%), over = 1559, worst = 4
PHY-1002 : len = 1.5096e+06, over cnt = 960(2%), over = 1158, worst = 4
PHY-1002 : len = 1.51686e+06, over cnt = 710(2%), over = 826, worst = 4
PHY-1002 : len = 1.52482e+06, over cnt = 462(1%), over = 546, worst = 4
PHY-1002 : len = 1.53311e+06, over cnt = 328(0%), over = 391, worst = 4
PHY-1001 : End global iterations;  1.544211s wall, 2.203125s user + 0.000000s system = 2.203125s CPU (142.7%)

PHY-1001 : Congestion index: top1 = 89.38, top5 = 81.88, top10 = 73.75, top15 = 67.50.
PHY-3001 : End congestion estimation;  2.177525s wall, 2.843750s user + 0.031250s system = 2.875000s CPU (132.0%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7550 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.564887s wall, 0.578125s user + 0.000000s system = 0.578125s CPU (102.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.40495e-05
PHY-3002 : Step(2462): len = 643399, overlap = 73.8125
PHY-3002 : Step(2463): len = 601899, overlap = 97.5313
PHY-3002 : Step(2464): len = 576266, overlap = 109.75
PHY-3002 : Step(2465): len = 552645, overlap = 119.813
PHY-3002 : Step(2466): len = 525914, overlap = 132.031
PHY-3002 : Step(2467): len = 498697, overlap = 142.375
PHY-3002 : Step(2468): len = 474413, overlap = 155.5
PHY-3002 : Step(2469): len = 452776, overlap = 169.906
PHY-3002 : Step(2470): len = 434846, overlap = 185.125
PHY-3002 : Step(2471): len = 417659, overlap = 185.344
PHY-3002 : Step(2472): len = 406921, overlap = 183.719
PHY-3002 : Step(2473): len = 395487, overlap = 182.938
PHY-3002 : Step(2474): len = 389094, overlap = 183.688
PHY-3002 : Step(2475): len = 383585, overlap = 187.313
PHY-3002 : Step(2476): len = 378047, overlap = 191.438
PHY-3002 : Step(2477): len = 375463, overlap = 190.313
PHY-3002 : Step(2478): len = 373158, overlap = 186.375
PHY-3002 : Step(2479): len = 371600, overlap = 176.563
PHY-3002 : Step(2480): len = 370300, overlap = 172.844
PHY-3002 : Step(2481): len = 368597, overlap = 167.563
PHY-3002 : Step(2482): len = 366990, overlap = 159.531
PHY-3002 : Step(2483): len = 364505, overlap = 155.406
PHY-3002 : Step(2484): len = 363837, overlap = 150.063
PHY-3002 : Step(2485): len = 360857, overlap = 151.031
PHY-3002 : Step(2486): len = 359731, overlap = 150.906
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 6.8099e-05
PHY-3002 : Step(2487): len = 364333, overlap = 140.844
PHY-3002 : Step(2488): len = 382355, overlap = 120.25
PHY-3002 : Step(2489): len = 384394, overlap = 112.094
PHY-3002 : Step(2490): len = 386856, overlap = 110.75
PHY-3002 : Step(2491): len = 391808, overlap = 105.406
PHY-3002 : Step(2492): len = 394341, overlap = 100.625
PHY-3002 : Step(2493): len = 396313, overlap = 93.2188
PHY-3002 : Step(2494): len = 397933, overlap = 89.2813
PHY-3002 : Step(2495): len = 396968, overlap = 91.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000136198
PHY-3002 : Step(2496): len = 413857, overlap = 71.7188
PHY-3002 : Step(2497): len = 433027, overlap = 43.4063
PHY-3002 : Step(2498): len = 437078, overlap = 45.5938
PHY-3002 : Step(2499): len = 442158, overlap = 45.9063
PHY-3002 : Step(2500): len = 443859, overlap = 41.125
PHY-3002 : Step(2501): len = 445778, overlap = 37.125
PHY-3002 : Step(2502): len = 445904, overlap = 36.4375
PHY-3002 : Step(2503): len = 446390, overlap = 38.0313
PHY-3002 : Step(2504): len = 446938, overlap = 39.0938
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000272396
PHY-3002 : Step(2505): len = 461620, overlap = 24.9375
PHY-3002 : Step(2506): len = 473986, overlap = 17.875
PHY-3002 : Step(2507): len = 483487, overlap = 15.0313
PHY-3002 : Step(2508): len = 488148, overlap = 15.2813
PHY-3002 : Step(2509): len = 494134, overlap = 19.0938
PHY-3002 : Step(2510): len = 498238, overlap = 17.625
PHY-3002 : Step(2511): len = 500668, overlap = 16.0313
PHY-3002 : Step(2512): len = 503019, overlap = 14.75
PHY-3002 : Step(2513): len = 501557, overlap = 14.375
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000544792
PHY-3002 : Step(2514): len = 515746, overlap = 12.25
PHY-3002 : Step(2515): len = 524682, overlap = 10.0625
PHY-3002 : Step(2516): len = 530025, overlap = 6.78125
PHY-3002 : Step(2517): len = 534782, overlap = 5.84375
PHY-3002 : Step(2518): len = 539824, overlap = 5.0625
PHY-3002 : Step(2519): len = 543999, overlap = 2.625
PHY-3002 : Step(2520): len = 544526, overlap = 2.25
PHY-3002 : Step(2521): len = 544609, overlap = 1.84375
PHY-3002 : Step(2522): len = 543362, overlap = 1.375
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 35%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.34318e+06, over cnt = 651(1%), over = 834, worst = 3
PHY-1002 : len = 1.34751e+06, over cnt = 383(1%), over = 471, worst = 3
PHY-1002 : len = 1.34853e+06, over cnt = 244(0%), over = 291, worst = 3
PHY-1002 : len = 1.34738e+06, over cnt = 178(0%), over = 210, worst = 3
PHY-1002 : len = 1.3451e+06, over cnt = 131(0%), over = 156, worst = 3
PHY-1001 : End global iterations;  1.560901s wall, 2.484375s user + 0.015625s system = 2.500000s CPU (160.2%)

PHY-1001 : Congestion index: top1 = 66.25, top5 = 55.63, top10 = 49.38, top15 = 45.63.
PHY-3001 : End congestion estimation;  2.361222s wall, 3.265625s user + 0.031250s system = 3.296875s CPU (139.6%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7550 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.480413s wall, 0.484375s user + 0.031250s system = 0.515625s CPU (107.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000563248
PHY-3002 : Step(2523): len = 540996, overlap = 19.7188
PHY-3002 : Step(2524): len = 529913, overlap = 18.5
PHY-3002 : Step(2525): len = 519187, overlap = 16.1875
PHY-3002 : Step(2526): len = 508323, overlap = 16.6875
PHY-3002 : Step(2527): len = 498067, overlap = 18
PHY-3002 : Step(2528): len = 488785, overlap = 20.3125
PHY-3002 : Step(2529): len = 479828, overlap = 21.2813
PHY-3002 : Step(2530): len = 473012, overlap = 26
PHY-3002 : Step(2531): len = 467093, overlap = 29.5
PHY-3002 : Step(2532): len = 462040, overlap = 30.9375
PHY-3002 : Step(2533): len = 458749, overlap = 30.2813
PHY-3002 : Step(2534): len = 456424, overlap = 32.8438
PHY-3002 : Step(2535): len = 454632, overlap = 32.8438
PHY-3002 : Step(2536): len = 453435, overlap = 35.0938
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.0011265
PHY-3002 : Step(2537): len = 464014, overlap = 20.5313
PHY-3002 : Step(2538): len = 474149, overlap = 16.7813
PHY-3002 : Step(2539): len = 478949, overlap = 15.25
PHY-3002 : Step(2540): len = 482494, overlap = 14.0938
PHY-3002 : Step(2541): len = 487201, overlap = 11.9375
PHY-3002 : Step(2542): len = 489860, overlap = 11.1875
PHY-3002 : Step(2543): len = 491437, overlap = 11.8438
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00225299
PHY-3002 : Step(2544): len = 498407, overlap = 6.25
PHY-3002 : Step(2545): len = 505746, overlap = 8.96875
PHY-3002 : Step(2546): len = 509584, overlap = 6.6875
PHY-3002 : Step(2547): len = 513627, overlap = 10.1875
PHY-3002 : Step(2548): len = 519054, overlap = 5.84375
PHY-3002 : Step(2549): len = 523130, overlap = 8.09375
PHY-3002 : Step(2550): len = 526990, overlap = 4.71875
PHY-3002 : Step(2551): len = 530545, overlap = 7.125
PHY-3002 : Step(2552): len = 533086, overlap = 4.59375
PHY-3002 : Step(2553): len = 533718, overlap = 6.125
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00450599
PHY-3002 : Step(2554): len = 537288, overlap = 3.34375
PHY-3002 : Step(2555): len = 540900, overlap = 3.84375
PHY-3002 : Step(2556): len = 545190, overlap = 2.875
PHY-3002 : Step(2557): len = 548188, overlap = 3.46875
PHY-3002 : Step(2558): len = 551870, overlap = 2.875
PHY-3002 : Step(2559): len = 554581, overlap = 4.625
PHY-3002 : Step(2560): len = 557317, overlap = 3.5
PHY-3002 : Step(2561): len = 559475, overlap = 5.46875
PHY-3002 : Step(2562): len = 561223, overlap = 3.5
PHY-3002 : Step(2563): len = 562549, overlap = 3.28125
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00874869
PHY-3002 : Step(2564): len = 564216, overlap = 3.71875
PHY-3002 : Step(2565): len = 567279, overlap = 3.625
PHY-3002 : Step(2566): len = 570560, overlap = 2.71875
PHY-3002 : Step(2567): len = 572474, overlap = 3.5625
PHY-3002 : Step(2568): len = 575435, overlap = 2.6875
PHY-3002 : Step(2569): len = 576783, overlap = 3.15625
PHY-3002 : Step(2570): len = 578449, overlap = 2.3125
PHY-3002 : Step(2571): len = 579876, overlap = 3.875
PHY-3002 : Step(2572): len = 581986, overlap = 2.875
PHY-3002 : Step(2573): len = 583416, overlap = 4
PHY-3002 : Step(2574): len = 584682, overlap = 2.4375
PHY-3002 : Step(2575): len = 585925, overlap = 3.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.0154875
PHY-3002 : Step(2576): len = 586683, overlap = 2.1875
PHY-3002 : Step(2577): len = 589578, overlap = 1.6875
PHY-3002 : Step(2578): len = 591579, overlap = 1.6875
PHY-3002 : Step(2579): len = 592059, overlap = 2.21875
PHY-3002 : Step(2580): len = 593049, overlap = 2.0625
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 76.25 peak overflow 1.34
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.45735e+06, over cnt = 321(0%), over = 393, worst = 3
PHY-1002 : len = 1.45854e+06, over cnt = 223(0%), over = 260, worst = 3
PHY-1002 : len = 1.45922e+06, over cnt = 151(0%), over = 175, worst = 3
PHY-1002 : len = 1.45883e+06, over cnt = 109(0%), over = 130, worst = 3
PHY-1002 : len = 1.45812e+06, over cnt = 94(0%), over = 113, worst = 3
PHY-1001 : End global iterations;  1.144032s wall, 1.906250s user + 0.031250s system = 1.937500s CPU (169.4%)

PHY-1001 : Congestion index: top1 = 61.88, top5 = 51.25, top10 = 46.88, top15 = 41.25.
PHY-1001 : End incremental global routing;  1.850735s wall, 2.578125s user + 0.031250s system = 2.609375s CPU (141.0%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7550 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.533596s wall, 0.578125s user + 0.000000s system = 0.578125s CPU (108.3%)

OPT-1001 : 21 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 33 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 7193 has valid locations, 154 needs to be replaced
PHY-3001 : design contains 7383 instances, 5620 luts, 1591 seqs, 101 slices, 15 macros(101 instances: 63 mslices 38 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 613740
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 36%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.39047e+06, over cnt = 310(0%), over = 378, worst = 3
PHY-1002 : len = 1.3916e+06, over cnt = 193(0%), over = 222, worst = 2
PHY-1002 : len = 1.39186e+06, over cnt = 132(0%), over = 148, worst = 2
PHY-1002 : len = 1.39106e+06, over cnt = 81(0%), over = 88, worst = 2
PHY-1002 : len = 1.39098e+06, over cnt = 65(0%), over = 71, worst = 2
PHY-1001 : End global iterations;  1.141742s wall, 1.890625s user + 0.015625s system = 1.906250s CPU (167.0%)

PHY-1001 : Congestion index: top1 = 62.50, top5 = 50.63, top10 = 45.00, top15 = 41.88.
PHY-3001 : End congestion estimation;  2.414302s wall, 3.156250s user + 0.046875s system = 3.203125s CPU (132.7%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7683 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.510953s wall, 0.531250s user + 0.000000s system = 0.531250s CPU (104.0%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(2581): len = 612853, overlap = 0
PHY-3002 : Step(2582): len = 612824, overlap = 0
PHY-3002 : Step(2583): len = 612737, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 36%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.38921e+06, over cnt = 94(0%), over = 103, worst = 3
PHY-1002 : len = 1.38927e+06, over cnt = 79(0%), over = 85, worst = 2
PHY-1002 : len = 1.3894e+06, over cnt = 73(0%), over = 79, worst = 2
PHY-1002 : len = 1.38966e+06, over cnt = 57(0%), over = 63, worst = 2
PHY-1002 : len = 1.38957e+06, over cnt = 56(0%), over = 62, worst = 2
PHY-1001 : End global iterations;  0.659858s wall, 0.734375s user + 0.015625s system = 0.750000s CPU (113.7%)

PHY-1001 : Congestion index: top1 = 61.25, top5 = 51.25, top10 = 45.63, top15 = 40.63.
PHY-3001 : End congestion estimation;  1.232655s wall, 1.312500s user + 0.031250s system = 1.343750s CPU (109.0%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7683 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.512568s wall, 0.515625s user + 0.000000s system = 0.515625s CPU (100.6%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00708248
PHY-3002 : Step(2584): len = 612484, overlap = 2.21875
PHY-3002 : Step(2585): len = 612527, overlap = 2.15625
PHY-3002 : Step(2586): len = 612527, overlap = 2.15625
PHY-3001 : Final: Len = 612527, Over = 2.15625
PHY-3001 : End incremental placement;  5.209571s wall, 6.296875s user + 0.375000s system = 6.671875s CPU (128.1%)

OPT-1001 : End high-fanout net optimization;  8.385368s wall, 10.250000s user + 0.437500s system = 10.687500s CPU (127.5%)

OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.39764e+06, over cnt = 309(0%), over = 370, worst = 3
PHY-1002 : len = 1.39902e+06, over cnt = 190(0%), over = 214, worst = 3
PHY-1002 : len = 1.39919e+06, over cnt = 142(0%), over = 157, worst = 2
PHY-1002 : len = 1.39786e+06, over cnt = 94(0%), over = 107, worst = 2
PHY-1002 : len = 1.39766e+06, over cnt = 62(0%), over = 74, worst = 2
PHY-1001 : End global iterations;  1.075935s wall, 1.812500s user + 0.062500s system = 1.875000s CPU (174.3%)

PHY-1001 : Congestion index: top1 = 61.25, top5 = 51.25, top10 = 45.00, top15 = 40.63.
OPT-1001 : End congestion update;  1.708434s wall, 2.437500s user + 0.078125s system = 2.515625s CPU (147.2%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 7683 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.433892s wall, 0.437500s user + 0.000000s system = 0.437500s CPU (100.8%)

OPT-1001 : Start: WNS 668 TNS 0 NUM_FEPS 0
OPT-1001 : Iter 1: improved WNS 1418 TNS 0 NUM_FEPS 0 with 12 cells processed and 2950 slack improved
OPT-1001 : Iter 2: improved WNS 1687 TNS 0 NUM_FEPS 0 with 15 cells processed and 6700 slack improved
OPT-1001 : Iter 3: improved WNS 2086 TNS 0 NUM_FEPS 0 with 13 cells processed and 5616 slack improved
OPT-1001 : Iter 4: improved WNS 2286 TNS 0 NUM_FEPS 0 with 13 cells processed and 4100 slack improved
OPT-1001 : Iter 5: improved WNS 2286 TNS 0 NUM_FEPS 0 with 16 cells processed and 6400 slack improved
OPT-1001 : Iter 6: improved WNS 2286 TNS 0 NUM_FEPS 0 with 8 cells processed and 3700 slack improved
OPT-1001 : Iter 7: improved WNS 2286 TNS 0 NUM_FEPS 0 with 6 cells processed and 2550 slack improved
OPT-1001 : End global optimization;  3.823313s wall, 4.546875s user + 0.093750s system = 4.640625s CPU (121.4%)

OPT-1001 : End physical optimization;  12.220183s wall, 14.843750s user + 0.546875s system = 15.390625s CPU (125.9%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 5620 LUT to BLE ...
SYN-4008 : Packed 5620 LUT and 624 SEQ to BLE.
SYN-4003 : Packing 967 remaining SEQ's ...
SYN-4005 : Packed 955 SEQ with LUT/SLICE
SYN-4006 : 4042 single LUT's are left
SYN-4006 : 12 single SEQ's are left
SYN-4011 : Packing model "CortexM0_SoC" (AL_USER_NORMAL) with 5632/5806 primitive instances ...
PHY-3001 : End packing;  1.362656s wall, 1.375000s user + 0.031250s system = 1.406250s CPU (103.2%)

PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 3488 instances
RUN-1001 : 1707 mslices, 1708 lslices, 33 pads, 32 brams, 3 dsps
RUN-1001 : There are total 7286 nets
RUN-1001 : 2799 nets have 2 pins
RUN-1001 : 3171 nets have [3 - 5] pins
RUN-1001 : 740 nets have [6 - 10] pins
RUN-1001 : 305 nets have [11 - 20] pins
RUN-1001 : 269 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : design contains 3486 instances, 3415 slices, 15 macros(101 instances: 63 mslices 38 lslices)
PHY-3001 : Cell area utilization is 41%
PHY-3001 : After packing: Len = 638970, Over = 21.25
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 41%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.44515e+06, over cnt = 297(0%), over = 361, worst = 3
PHY-1002 : len = 1.44631e+06, over cnt = 192(0%), over = 221, worst = 3
PHY-1002 : len = 1.4465e+06, over cnt = 142(0%), over = 162, worst = 3
PHY-1002 : len = 1.44529e+06, over cnt = 83(0%), over = 97, worst = 3
PHY-1002 : len = 1.44392e+06, over cnt = 59(0%), over = 72, worst = 3
PHY-1001 : End global iterations;  1.346204s wall, 1.984375s user + 0.046875s system = 2.031250s CPU (150.9%)

PHY-1001 : Congestion index: top1 = 64.38, top5 = 51.88, top10 = 46.88, top15 = 41.88.
PHY-3001 : End congestion estimation;  3.262675s wall, 3.921875s user + 0.078125s system = 4.000000s CPU (122.6%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7240 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.628313s wall, 0.625000s user + 0.000000s system = 0.625000s CPU (99.5%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000211703
PHY-3002 : Step(2587): len = 620554, overlap = 25.25
PHY-3002 : Step(2588): len = 608091, overlap = 28.75
PHY-3002 : Step(2589): len = 598618, overlap = 34.75
PHY-3002 : Step(2590): len = 589389, overlap = 41
PHY-3002 : Step(2591): len = 581507, overlap = 46.75
PHY-3002 : Step(2592): len = 573870, overlap = 54.5
PHY-3002 : Step(2593): len = 566384, overlap = 58
PHY-3002 : Step(2594): len = 559926, overlap = 64.25
PHY-3002 : Step(2595): len = 554247, overlap = 67
PHY-3002 : Step(2596): len = 548505, overlap = 67.25
PHY-3002 : Step(2597): len = 542811, overlap = 71
PHY-3002 : Step(2598): len = 537374, overlap = 77
PHY-3002 : Step(2599): len = 534161, overlap = 78.5
PHY-3002 : Step(2600): len = 528262, overlap = 85
PHY-3002 : Step(2601): len = 525129, overlap = 85
PHY-3002 : Step(2602): len = 523739, overlap = 82
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000423406
PHY-3002 : Step(2603): len = 538302, overlap = 73
PHY-3002 : Step(2604): len = 543053, overlap = 62.5
PHY-3002 : Step(2605): len = 547152, overlap = 61.25
PHY-3002 : Step(2606): len = 553485, overlap = 53.25
PHY-3002 : Step(2607): len = 558638, overlap = 44.75
PHY-3002 : Step(2608): len = 562019, overlap = 42
PHY-3002 : Step(2609): len = 569906, overlap = 35.75
PHY-3002 : Step(2610): len = 573751, overlap = 35.25
PHY-3002 : Step(2611): len = 575780, overlap = 36.25
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000844839
PHY-3002 : Step(2612): len = 585622, overlap = 32.25
PHY-3002 : Step(2613): len = 589926, overlap = 30
PHY-3002 : Step(2614): len = 593869, overlap = 26.5
PHY-3002 : Step(2615): len = 599621, overlap = 23
PHY-3002 : Step(2616): len = 605196, overlap = 20.5
PHY-3002 : Step(2617): len = 608255, overlap = 20.25
PHY-3002 : Step(2618): len = 612191, overlap = 17.25
PHY-3002 : Step(2619): len = 617820, overlap = 17.5
PHY-3002 : Step(2620): len = 620036, overlap = 16.75
PHY-3002 : Step(2621): len = 622879, overlap = 16
PHY-3002 : Step(2622): len = 625277, overlap = 14.25
PHY-3002 : Step(2623): len = 626914, overlap = 15
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00168722
PHY-3002 : Step(2624): len = 634818, overlap = 12.25
PHY-3002 : Step(2625): len = 637334, overlap = 12.75
PHY-3002 : Step(2626): len = 639819, overlap = 13.25
PHY-3002 : Step(2627): len = 642769, overlap = 12.5
PHY-3002 : Step(2628): len = 645928, overlap = 12.75
PHY-3002 : Step(2629): len = 647991, overlap = 12.5
PHY-3002 : Step(2630): len = 650571, overlap = 12.5
PHY-3002 : Step(2631): len = 653115, overlap = 14.5
PHY-3002 : Step(2632): len = 653829, overlap = 13.25
PHY-3002 : Step(2633): len = 655644, overlap = 14.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00334185
PHY-3002 : Step(2634): len = 660618, overlap = 12.25
PHY-3002 : Step(2635): len = 662249, overlap = 10
PHY-3002 : Step(2636): len = 664292, overlap = 9.25
PHY-3002 : Step(2637): len = 666268, overlap = 9
PHY-3002 : Step(2638): len = 667799, overlap = 9.25
PHY-3002 : Step(2639): len = 669909, overlap = 9.75
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00585947
PHY-3002 : Step(2640): len = 671766, overlap = 10
PHY-3002 : Step(2641): len = 673709, overlap = 9
PHY-3002 : Step(2642): len = 675295, overlap = 8.75
PHY-3002 : Step(2643): len = 676425, overlap = 9.25
PHY-3002 : Step(2644): len = 677459, overlap = 8
PHY-3002 : Step(2645): len = 678734, overlap = 8
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  4.592694s wall, 3.609375s user + 3.156250s system = 6.765625s CPU (147.3%)

PHY-3001 : Trial Legalized: Len = 690345
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 41%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.57991e+06, over cnt = 293(0%), over = 327, worst = 3
PHY-1002 : len = 1.58072e+06, over cnt = 204(0%), over = 220, worst = 2
PHY-1002 : len = 1.58031e+06, over cnt = 139(0%), over = 148, worst = 2
PHY-1002 : len = 1.57802e+06, over cnt = 101(0%), over = 109, worst = 2
PHY-1002 : len = 1.57603e+06, over cnt = 70(0%), over = 76, worst = 2
PHY-1001 : End global iterations;  1.554451s wall, 2.406250s user + 0.046875s system = 2.453125s CPU (157.8%)

PHY-1001 : Congestion index: top1 = 69.38, top5 = 56.25, top10 = 49.38, top15 = 45.00.
PHY-3001 : End congestion estimation;  2.586067s wall, 3.468750s user + 0.046875s system = 3.515625s CPU (135.9%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7240 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.649653s wall, 0.640625s user + 0.015625s system = 0.656250s CPU (101.0%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000542035
PHY-3002 : Step(2646): len = 664764, overlap = 8.75
PHY-3002 : Step(2647): len = 655238, overlap = 9
PHY-3002 : Step(2648): len = 645011, overlap = 14.25
PHY-3002 : Step(2649): len = 637254, overlap = 17.5
PHY-3002 : Step(2650): len = 630617, overlap = 19
PHY-3002 : Step(2651): len = 626024, overlap = 18
PHY-3002 : Step(2652): len = 622041, overlap = 20.75
PHY-3002 : Step(2653): len = 617689, overlap = 19.75
PHY-3002 : Step(2654): len = 614379, overlap = 21.5
PHY-3002 : Step(2655): len = 610878, overlap = 26.5
PHY-3002 : Step(2656): len = 609146, overlap = 23.75
PHY-3002 : Step(2657): len = 607649, overlap = 27.5
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.040133s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (77.9%)

PHY-3001 : Legalized: Len = 615537, Over = 0
PHY-3001 : Spreading special nets. 6 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.030575s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (102.2%)

PHY-3001 : 6 instances has been re-located, deltaX = 1, deltaY = 5, maxDist = 1.
PHY-3001 : Final: Len = 615687, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.43272e+06, over cnt = 354(1%), over = 405, worst = 3
PHY-1002 : len = 1.43349e+06, over cnt = 241(0%), over = 272, worst = 3
PHY-1002 : len = 1.43318e+06, over cnt = 169(0%), over = 191, worst = 3
PHY-1002 : len = 1.43205e+06, over cnt = 120(0%), over = 139, worst = 3
PHY-1002 : len = 1.42788e+06, over cnt = 82(0%), over = 96, worst = 3
PHY-1001 : End global iterations;  1.299775s wall, 2.015625s user + 0.015625s system = 2.031250s CPU (156.3%)

PHY-1001 : Congestion index: top1 = 71.25, top5 = 59.38, top10 = 51.88, top15 = 45.63.
PHY-1001 : End incremental global routing;  2.107287s wall, 2.828125s user + 0.015625s system = 2.843750s CPU (134.9%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7240 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.575570s wall, 0.578125s user + 0.000000s system = 0.578125s CPU (100.4%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  3.873151s wall, 4.593750s user + 0.031250s system = 4.625000s CPU (119.4%)

OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.43272e+06, over cnt = 354(1%), over = 405, worst = 3
PHY-1002 : len = 1.43349e+06, over cnt = 241(0%), over = 272, worst = 3
PHY-1002 : len = 1.43318e+06, over cnt = 169(0%), over = 191, worst = 3
PHY-1002 : len = 1.43205e+06, over cnt = 120(0%), over = 139, worst = 3
PHY-1002 : len = 1.42788e+06, over cnt = 82(0%), over = 96, worst = 3
PHY-1001 : End global iterations;  1.255338s wall, 1.937500s user + 0.046875s system = 1.984375s CPU (158.1%)

PHY-1001 : Congestion index: top1 = 71.25, top5 = 59.38, top10 = 51.88, top15 = 45.63.
OPT-1001 : End congestion update;  2.015593s wall, 2.703125s user + 0.062500s system = 2.765625s CPU (137.2%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 7240 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.469057s wall, 0.484375s user + 0.000000s system = 0.484375s CPU (103.3%)

OPT-1001 : Start: WNS 1350 TNS 0 NUM_FEPS 0
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 33 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3450 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 3486 instances, 3415 slices, 15 macros(101 instances: 63 mslices 38 lslices)
PHY-3001 : Cell area utilization is 41%
PHY-3001 : Initial: Len = 621441, Over = 0
PHY-3001 : End spreading;  0.019038s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (82.1%)

PHY-3001 : Final: Len = 621441, Over = 0
PHY-3001 : End incremental legalization;  0.214419s wall, 0.265625s user + 0.015625s system = 0.281250s CPU (131.2%)

OPT-1001 : Iter 1: improved WNS 1561 TNS 0 NUM_FEPS 0 with 12 cells processed and 3596 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 33 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3450 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 3486 instances, 3415 slices, 15 macros(101 instances: 63 mslices 38 lslices)
PHY-3001 : Cell area utilization is 41%
PHY-3001 : Initial: Len = 627943, Over = 0
PHY-3001 : End spreading;  0.019408s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (161.0%)

PHY-3001 : Final: Len = 627943, Over = 0
PHY-3001 : End incremental legalization;  0.200143s wall, 0.328125s user + 0.000000s system = 0.328125s CPU (163.9%)

OPT-1001 : Iter 2: improved WNS 2119 TNS 0 NUM_FEPS 0 with 21 cells processed and 5214 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 33 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3450 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 3486 instances, 3415 slices, 15 macros(101 instances: 63 mslices 38 lslices)
PHY-3001 : Cell area utilization is 41%
PHY-3001 : Initial: Len = 629105, Over = 0
PHY-3001 : End spreading;  0.017739s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (176.2%)

PHY-3001 : Final: Len = 629105, Over = 0
PHY-3001 : End incremental legalization;  0.204148s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (107.2%)

OPT-1001 : Iter 3: improved WNS 2511 TNS 0 NUM_FEPS 0 with 3 cells processed and 392 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 33 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3450 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 3486 instances, 3415 slices, 15 macros(101 instances: 63 mslices 38 lslices)
PHY-3001 : Cell area utilization is 41%
PHY-3001 : Initial: Len = 635547, Over = 0
PHY-3001 : End spreading;  0.021640s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (72.2%)

PHY-3001 : Final: Len = 635547, Over = 0
PHY-3001 : End incremental legalization;  0.196327s wall, 0.187500s user + 0.015625s system = 0.203125s CPU (103.5%)

OPT-1001 : Iter 4: improved WNS 2736 TNS 0 NUM_FEPS 0 with 19 cells processed and 5268 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 33 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3450 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 3486 instances, 3415 slices, 15 macros(101 instances: 63 mslices 38 lslices)
PHY-3001 : Cell area utilization is 41%
PHY-3001 : Initial: Len = 636607, Over = 0
PHY-3001 : End spreading;  0.024530s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (63.7%)

PHY-3001 : Final: Len = 636607, Over = 0
PHY-3001 : End incremental legalization;  0.227976s wall, 0.296875s user + 0.015625s system = 0.312500s CPU (137.1%)

OPT-1001 : Iter 5: improved WNS 2888 TNS 0 NUM_FEPS 0 with 7 cells processed and 825 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 33 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3450 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 3486 instances, 3415 slices, 15 macros(101 instances: 63 mslices 38 lslices)
PHY-3001 : Cell area utilization is 41%
PHY-3001 : Initial: Len = 638271, Over = 0
PHY-3001 : End spreading;  0.020129s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (77.6%)

PHY-3001 : Final: Len = 638271, Over = 0
PHY-3001 : End incremental legalization;  0.213097s wall, 0.312500s user + 0.000000s system = 0.312500s CPU (146.6%)

OPT-1001 : Iter 6: improved WNS 3036 TNS 0 NUM_FEPS 0 with 6 cells processed and 2180 slack improved
OPT-1001 : End path based optimization;  21.663979s wall, 22.890625s user + 0.203125s system = 23.093750s CPU (106.6%)

OPT-1001 : End physical optimization;  25.543701s wall, 27.484375s user + 0.234375s system = 27.718750s CPU (108.5%)

RUN-1003 : finish command "place" in  79.617928s wall, 121.250000s user + 13.421875s system = 134.671875s CPU (169.1%)

RUN-1004 : used memory is 1306 MB, reserved memory is 1408 MB, peak memory is 1888 MB
RUN-1002 : start command "report_area -io_info -file CortexM0_SOC_place.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC***

IO Statistics
#IO                        33
  #input                    8
  #output                  15
  #inout                   10

Utilization Statistics
#lut                     6460   out of  19600   32.96%
#reg                     1591   out of  19600    8.12%
#le                      6472
  #lut only              4881   out of   6472   75.42%
  #reg only                12   out of   6472    0.19%
  #lut&reg               1579   out of   6472   24.40%
#dsp                        3   out of     29   10.34%
#bram                      32   out of     64   50.00%
  #bram9k                  32
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       33   out of    188   17.55%
  #ireg                     0
  #oreg                     6
  #treg                     0
#pll                        0   out of      4    0.00%


Detailed IO Report

     Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
    Col[3]         INPUT        F10        LVCMOS33          N/A          PULLUP      NONE    
    Col[2]         INPUT        C11        LVCMOS33          N/A          PULLUP      NONE    
    Col[1]         INPUT        D11        LVCMOS33          N/A          PULLUP      NONE    
    Col[0]         INPUT        E11        LVCMOS33          N/A          PULLUP      NONE    
     RSTn          INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
     RXD_1         INPUT        F12        LVCMOS33          N/A          PULLUP      NONE    
     SWCLK         INPUT         R2        LVCMOS33          N/A          PULLUP      NONE    
  System_clk       INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
    LED[7]        OUTPUT        F16        LVCMOS33           8            NONE       NONE    
    LED[6]        OUTPUT        E16        LVCMOS33           8            NONE       NONE    
    LED[5]        OUTPUT        E13        LVCMOS33           8            NONE       NONE    
    LED[4]        OUTPUT        C16        LVCMOS33           8            NONE       NONE    
    LED[3]        OUTPUT        C15        LVCMOS33           8            NONE       NONE    
    LED[2]        OUTPUT        B16        LVCMOS33           8            NONE       NONE    
    LED[1]        OUTPUT        B15        LVCMOS33           8            NONE       NONE    
    LED[0]        OUTPUT        B14        LVCMOS33           8            NONE       NONE    
  QN_IIC_SCL      OUTPUT         P7        LVCMOS33           8            NONE       OREG    
  QN_REF24MHz     OUTPUT         N6        LVCMOS33           8            N/A        NONE    
    Row[3]        OUTPUT         D9        LVCMOS33           8            NONE       OREG    
    Row[2]        OUTPUT         F9        LVCMOS33           8            NONE       OREG    
    Row[1]        OUTPUT        C10        LVCMOS33           8            NONE       OREG    
    Row[0]        OUTPUT        E10        LVCMOS33           8            NONE       OREG    
     TXD_1        OUTPUT        D12        LVCMOS33           8            NONE       NONE    
     IO[7]         INOUT        H16        LVCMOS25           8            N/A        NONE    
     IO[6]         INOUT         B3        LVCMOS33           8            N/A        NONE    
     IO[5]         INOUT         M1        LVCMOS33           8            N/A        NONE    
     IO[4]         INOUT        E12        LVCMOS33           8            N/A        NONE    
     IO[3]         INOUT         B2        LVCMOS33           8            N/A        NONE    
     IO[2]         INOUT         L7        LVCMOS33           8            N/A        NONE    
     IO[1]         INOUT        C13        LVCMOS33           8            N/A        NONE    
     IO[0]         INOUT         G3        LVCMOS33           8            N/A        NONE    
  QN_IIC_SDA       INOUT         L8        LVCMOS33           8           PULLUP      OREG    
     SWDIO         INOUT         P2        LVCMOS33           8           PULLUP      NONE    

Report Hierarchy Area:
+----------------------------------------------------------------------+
|Instance |Module       |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------------+
|top      |CortexM0_SoC |6472  |6371   |89     |1597   |32     |3      |
+----------------------------------------------------------------------+

RUN-1002 : start command "route"
RUN-1001 : Open license file E:/TD/license/Anlogic.lic
RUN-1001 : Print Route Property
RUN-1001 : -----------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  
RUN-1001 : -----------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      
RUN-1001 :     fix_hold     |    off     |       off        
RUN-1001 :       lcnp       |     5      |        5         
RUN-1001 :       mcnp       |     10     |        10        
RUN-1001 :    opt_timing    |   medium   |      medium      
RUN-1001 :   phy_sim_model  |    off     |       off        
RUN-1001 :     priority     |   timing   |      timing      
RUN-1001 :     swap_pin     |     on     |        on        
RUN-1001 : -----------------------------------------------
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 3488 instances
RUN-1001 : 1707 mslices, 1708 lslices, 33 pads, 32 brams, 3 dsps
RUN-1001 : There are total 7286 nets
RUN-1001 : 2799 nets have 2 pins
RUN-1001 : 3171 nets have [3 - 5] pins
RUN-1001 : 740 nets have [6 - 10] pins
RUN-1001 : 305 nets have [11 - 20] pins
RUN-1001 : 269 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.46294e+06, over cnt = 387(1%), over = 442, worst = 3
PHY-1002 : len = 1.46378e+06, over cnt = 263(0%), over = 292, worst = 2
PHY-1002 : len = 1.46185e+06, over cnt = 134(0%), over = 146, worst = 2
PHY-1002 : len = 1.45628e+06, over cnt = 83(0%), over = 90, worst = 2
PHY-1002 : len = 1.41854e+06, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.244137s wall, 1.921875s user + 0.000000s system = 1.921875s CPU (154.5%)

PHY-1001 : Congestion index: top1 = 70.00, top5 = 60.00, top10 = 51.25, top15 = 46.25.
PHY-1001 : Timing updates.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7240 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : 30 out of 7286 nets being processed.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7240 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin local connectivity score is improved from 721 to 4
PHY-1001 : End pin swap;  0.508657s wall, 0.515625s user + 0.000000s system = 0.515625s CPU (101.4%)

PHY-1001 : End global routing;  4.877894s wall, 5.609375s user + 0.015625s system = 5.625000s CPU (115.3%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net LED_Interface/light_clk_gclk_net will be merged with clock LED_Interface/light_clk
PHY-1001 : net System_clk_pad will be routed on clock mesh
PHY-1001 : clock net u_logic/SWCLKTCK_pad_gclk_net will be merged with clock u_logic/SWCLKTCK_pad
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 88856, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.145427s wall, 0.140625s user + 0.000000s system = 0.140625s CPU (96.7%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 1% nets.
PHY-1002 : len = 113888, over cnt = 2(0%), over = 2, worst = 1
PHY-1001 : End Routed; 1.297862s wall, 1.312500s user + 0.000000s system = 1.312500s CPU (101.1%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 113856, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End DR Iter 1; 0.007121s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 40% nets.
PHY-1001 : Routed 47% nets.
PHY-1001 : Routed 56% nets.
PHY-1001 : Routed 70% nets.
PHY-1001 : Routed 97% nets.
PHY-1002 : len = 1.20939e+06, over cnt = 753(0%), over = 756, worst = 2
PHY-1001 : End Routed; 48.261100s wall, 69.578125s user + 1.046875s system = 70.625000s CPU (146.3%)

PHY-1001 : Update timing.....
PHY-1001 : 2789/7129(39%) critical/total net(s), WNS -3.164ns, TNS -556.113ns, False end point 503.
PHY-1001 : End update timing;  1.818116s wall, 1.828125s user + 0.000000s system = 1.828125s CPU (100.6%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 1.21508e+06, over cnt = 432(0%), over = 434, worst = 2
PHY-1001 : End DR Iter 1; 1.789914s wall, 2.265625s user + 0.000000s system = 2.265625s CPU (126.6%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 1.21848e+06, over cnt = 124(0%), over = 124, worst = 1
PHY-1001 : End DR Iter 2; 1.383006s wall, 1.656250s user + 0.015625s system = 1.671875s CPU (120.9%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 1.22043e+06, over cnt = 14(0%), over = 14, worst = 1
PHY-1001 : End DR Iter 3; 0.472286s wall, 0.484375s user + 0.015625s system = 0.500000s CPU (105.9%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1002 : len = 1.2207e+06, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 1.2207e+06
PHY-1001 : End DR Iter 4; 0.140774s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (111.0%)

PHY-1001 : 0 feed throughs used by 0 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net LED_Interface/light_clk_gclk_net will be merged with clock LED_Interface/light_clk
PHY-1001 : net System_clk_pad will be routed on clock mesh
PHY-1001 : clock net u_logic/SWCLKTCK_pad_gclk_net will be merged with clock u_logic/SWCLKTCK_pad
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  60.483151s wall, 82.531250s user + 1.234375s system = 83.765625s CPU (138.5%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  65.804205s wall, 88.609375s user + 1.265625s system = 89.875000s CPU (136.6%)

RUN-1004 : used memory is 1370 MB, reserved memory is 1458 MB, peak memory is 1888 MB
RUN-1002 : start command "report_area -io_info -file CortexM0_SOC_phy.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC***

IO Statistics
#IO                        33
  #input                    8
  #output                  15
  #inout                   10

Utilization Statistics
#lut                     6460   out of  19600   32.96%
#reg                     1591   out of  19600    8.12%
#le                      6472
  #lut only              4881   out of   6472   75.42%
  #reg only                12   out of   6472    0.19%
  #lut&reg               1579   out of   6472   24.40%
#dsp                        3   out of     29   10.34%
#bram                      32   out of     64   50.00%
  #bram9k                  32
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       33   out of    188   17.55%
  #ireg                     0
  #oreg                     6
  #treg                     0
#pll                        0   out of      4    0.00%
#gclk                       3   out of     16   18.75%


Detailed IO Report

     Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
    Col[3]         INPUT        F10        LVCMOS33          N/A          PULLUP      NONE    
    Col[2]         INPUT        C11        LVCMOS33          N/A          PULLUP      NONE    
    Col[1]         INPUT        D11        LVCMOS33          N/A          PULLUP      NONE    
    Col[0]         INPUT        E11        LVCMOS33          N/A          PULLUP      NONE    
     RSTn          INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
     RXD_1         INPUT        F12        LVCMOS33          N/A          PULLUP      NONE    
     SWCLK         INPUT         R2        LVCMOS33          N/A          PULLUP      NONE    
  System_clk       INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
    LED[7]        OUTPUT        F16        LVCMOS33           8            NONE       NONE    
    LED[6]        OUTPUT        E16        LVCMOS33           8            NONE       NONE    
    LED[5]        OUTPUT        E13        LVCMOS33           8            NONE       NONE    
    LED[4]        OUTPUT        C16        LVCMOS33           8            NONE       NONE    
    LED[3]        OUTPUT        C15        LVCMOS33           8            NONE       NONE    
    LED[2]        OUTPUT        B16        LVCMOS33           8            NONE       NONE    
    LED[1]        OUTPUT        B15        LVCMOS33           8            NONE       NONE    
    LED[0]        OUTPUT        B14        LVCMOS33           8            NONE       NONE    
  QN_IIC_SCL      OUTPUT         P7        LVCMOS33           8            NONE       OREG    
  QN_REF24MHz     OUTPUT         N6        LVCMOS33           8            N/A        NONE    
    Row[3]        OUTPUT         D9        LVCMOS33           8            NONE       OREG    
    Row[2]        OUTPUT         F9        LVCMOS33           8            NONE       OREG    
    Row[1]        OUTPUT        C10        LVCMOS33           8            NONE       OREG    
    Row[0]        OUTPUT        E10        LVCMOS33           8            NONE       OREG    
     TXD_1        OUTPUT        D12        LVCMOS33           8            NONE       NONE    
     IO[7]         INOUT        H16        LVCMOS25           8            N/A        NONE    
     IO[6]         INOUT         B3        LVCMOS33           8            N/A        NONE    
     IO[5]         INOUT         M1        LVCMOS33           8            N/A        NONE    
     IO[4]         INOUT        E12        LVCMOS33           8            N/A        NONE    
     IO[3]         INOUT         B2        LVCMOS33           8            N/A        NONE    
     IO[2]         INOUT         L7        LVCMOS33           8            N/A        NONE    
     IO[1]         INOUT        C13        LVCMOS33           8            N/A        NONE    
     IO[0]         INOUT         G3        LVCMOS33           8            N/A        NONE    
  QN_IIC_SDA       INOUT         L8        LVCMOS33           8           PULLUP      OREG    
     SWDIO         INOUT         P2        LVCMOS33           8           PULLUP      NONE    

Report Hierarchy Area:
+----------------------------------------------------------------------+
|Instance |Module       |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------------+
|top      |CortexM0_SoC |6472  |6371   |89     |1597   |32     |3      |
+----------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout    Nets  
    #1         1       2766  
    #2         2       2010  
    #3         3       727   
    #4         4       434   
    #5        5-10     781   
    #6       11-50     517   
    #7       51-100     13   
  Average     3.89           

RUN-1002 : start command "export_db CortexM0_SOC_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db CortexM0_SOC_pr.db" in  3.011062s wall, 3.000000s user + 0.062500s system = 3.062500s CPU (101.7%)

RUN-1004 : used memory is 1370 MB, reserved memory is 1458 MB, peak memory is 1888 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 13, tpin num: 36837, tnet num: 7240, tinst num: 3486, tnode num: 41461, tedge num: 62393.
TMR-2508 : Levelizing timing graph completed, there are 45 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  1.024244s wall, 1.046875s user + 0.000000s system = 1.046875s CPU (102.2%)

RUN-1004 : used memory is 1371 MB, reserved memory is 1458 MB, peak memory is 1888 MB
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file CortexM0_SOC_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net LED_Interface/light_clk_gclk_net will be merged with clock LED_Interface/light_clk
PHY-1001 : net System_clk_pad will be routed on clock mesh
PHY-1001 : clock net u_logic/SWCLKTCK_pad_gclk_net will be merged with clock u_logic/SWCLKTCK_pad
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 7240 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : Number of clock constraints = 1. Number of clock nets = 3 (2 unconstrainted).
TMR-5009 WARNING: No clock constraint on 2 clock net(s): 
	LED_Interface/light_clk
	u_logic/SWCLKTCK_pad
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in CortexM0_SOC_phy.timing, timing summary in CortexM0_SOC_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file CortexM0_SOC_phy.timing" in  2.480738s wall, 2.484375s user + 0.015625s system = 2.500000s CPU (100.8%)

RUN-1004 : used memory is 1710 MB, reserved memory is 1794 MB, peak memory is 1888 MB
RUN-1002 : start command "bitgen -bit CortexM0_SOC.bit -version 0X00 -g ucode:101000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 3488
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 7286, pip num: 92232
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 2862 valid insts, and 241719 bits set as '1'.
BIT-1004 : PLL setting string = 0000
BIT-1004 : Generate bits file CortexM0_SOC.bit.
RUN-1003 : finish command "bitgen -bit CortexM0_SOC.bit -version 0X00 -g ucode:101000000000000000000000" in  13.489601s wall, 96.343750s user + 0.343750s system = 96.687500s CPU (716.8%)

RUN-1004 : used memory is 1779 MB, reserved memory is 1878 MB, peak memory is 1895 MB
RUN-1002 : start command "download -bit CortexM0_SOC.bit -mode jtag -spd 9 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit CortexM0_SOC.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1322, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit CortexM0_SOC.bit" in  1.640862s wall, 1.625000s user + 0.078125s system = 1.703125s CPU (103.8%)

RUN-1004 : used memory is 1858 MB, reserved memory is 1955 MB, peak memory is 1895 MB
RUN-1002 : start command "program -cable 0 -spd 9 -p"
RUN-1003 : finish command "program -cable 0 -spd 9 -p" in  7.019414s wall, 0.062500s user + 0.031250s system = 0.093750s CPU (1.3%)

RUN-1004 : used memory is 1889 MB, reserved memory is 1986 MB, peak memory is 1895 MB
RUN-1003 : finish command "download -bit CortexM0_SOC.bit -mode jtag -spd 9 -sec 64 -cable 0" in  9.148999s wall, 1.812500s user + 0.109375s system = 1.921875s CPU (21.0%)

RUN-1004 : used memory is 1847 MB, reserved memory is 1944 MB, peak memory is 1895 MB
GUI-1001 : Download success!
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file ../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_LED.v
HDL-5007 WARNING: identifier 'mode1' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode2' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode3' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-1007 : analyze verilog file ../rtl/AHBlite_Matrix_Key.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../rtl/Block_RAM.v
HDL-5007 WARNING: converting concatenation to assignment pattern in ../rtl/Block_RAM.v(12)
HDL-1007 : analyze verilog file ../rtl/CortexM0_SoC.v
HDL-1007 : analyze included file F:/jichuangsai/week1_test/rtl/global_def.v in ../rtl/CortexM0_SoC.v(1)
HDL-1007 : back to file '../rtl/CortexM0_SoC.v' in ../rtl/CortexM0_SoC.v(1)
HDL-1007 : analyze verilog file ../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_QN8027_IIC.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_UART.v
HDL-1007 : analyze verilog file ../rtl/clkuart_pwm.v
HDL-1007 : analyze verilog file ../rtl/UART_RX.v
HDL-1007 : analyze verilog file ../rtl/UART_TX.v
HDL-1007 : analyze verilog file ../rtl/FIFO.v
HDL-1007 : analyze verilog file ../rtl/GPIO_IO.v
RUN-1002 : start command "download -bit CortexM0_SOC.bit -mode jtag -spd 9 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit CortexM0_SOC.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1322, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit CortexM0_SOC.bit" in  1.451547s wall, 1.468750s user + 0.015625s system = 1.484375s CPU (102.3%)

RUN-1004 : used memory is 1884 MB, reserved memory is 1981 MB, peak memory is 1901 MB
RUN-1002 : start command "program -cable 0 -spd 9 -p"
RUN-1003 : finish command "program -cable 0 -spd 9 -p" in  7.151700s wall, 0.187500s user + 0.046875s system = 0.234375s CPU (3.3%)

RUN-1004 : used memory is 1897 MB, reserved memory is 1994 MB, peak memory is 1901 MB
RUN-1003 : finish command "download -bit CortexM0_SOC.bit -mode jtag -spd 9 -sec 64 -cable 0" in  9.084118s wall, 1.812500s user + 0.109375s system = 1.921875s CPU (21.2%)

RUN-1004 : used memory is 1855 MB, reserved memory is 1952 MB, peak memory is 1901 MB
GUI-1001 : Download success!
HDL-1007 : analyze verilog file ../rtl/GPIO_IO.v
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
HDL-1007 : analyze verilog file ../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_LED.v
HDL-5007 WARNING: identifier 'mode1' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode2' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-5007 WARNING: identifier 'mode3' is used before its declaration in ../rtl/AHBlite_LED.v(38)
HDL-1007 : analyze verilog file ../rtl/AHBlite_Matrix_Key.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../rtl/Block_RAM.v
HDL-5007 WARNING: converting concatenation to assignment pattern in ../rtl/Block_RAM.v(12)
HDL-1007 : analyze verilog file ../rtl/CortexM0_SoC.v
HDL-1007 : analyze included file F:/jichuangsai/week1_test/rtl/global_def.v in ../rtl/CortexM0_SoC.v(1)
HDL-1007 : back to file '../rtl/CortexM0_SoC.v' in ../rtl/CortexM0_SoC.v(1)
HDL-1007 : analyze verilog file ../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_QN8027_IIC.v
HDL-1007 : analyze verilog file ../rtl/AHBlite_UART.v
HDL-1007 : analyze verilog file ../rtl/clkuart_pwm.v
HDL-1007 : analyze verilog file ../rtl/UART_RX.v
HDL-1007 : analyze verilog file ../rtl/UART_TX.v
HDL-1007 : analyze verilog file ../rtl/FIFO.v
HDL-1007 : analyze verilog file ../rtl/GPIO_IO.v
RUN-1002 : start command "elaborate -top CortexM0_SoC"
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
RUN-1001 : Print Global Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  
RUN-1001 : -------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        
RUN-1001 :        syn_ip_flow       |    off     |       off        
RUN-1001 :          thread          |    auto    |       auto       
RUN-1001 : -------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :        infer_add        |     on     |        on        
RUN-1001 :        infer_fsm        |    off     |       off        
RUN-1001 :        infer_mult       |     on     |        on        
RUN-1001 :        infer_ram        |     on     |        on        
RUN-1001 :        infer_reg        |     on     |        on        
RUN-1001 :   infer_reg_init_value  |     on     |        on        
RUN-1001 :        infer_rom        |     on     |        on        
RUN-1001 :      infer_shifter      |    off     |       off        
RUN-1001 :         map_dram        |    auto    |       auto       
RUN-1001 : ------------------------------------------------------
HDL-5007 WARNING: port 'CODENSEQ' remains unconnected for this instance in ../rtl/CortexM0_SoC.v(99)
HDL-1007 : elaborate module CortexM0_SoC in ../rtl/CortexM0_SoC.v(2)
HDL-1007 : elaborate module cortexm0ds_logic in ../rtl/cortexm0ds_logic.v(27)
HDL-1007 : elaborate module AHBlite_Interconnect in ../rtl/AHBlite_Interconnect.v(1)
HDL-1007 : elaborate module AHBlite_Decoder in ../rtl/AHBlite_Decoder.v(1)
HDL-1007 : elaborate module AHBlite_SlaveMUX in ../rtl/AHBlite_SlaveMUX.v(1)
HDL-1007 : elaborate module AHBlite_Block_RAM in ../rtl/AHBlite_Block_RAM.v(1)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 2 for port 'HRESP' in ../rtl/CortexM0_SoC.v(440)
HDL-1007 : elaborate module AHBlite_LED in ../rtl/AHBlite_LED.v(1)
HDL-5007 WARNING: actual bit length 1 differs from formal bit length 2 for port 'HRESP' in ../rtl/CortexM0_SoC.v(497)
HDL-1007 : elaborate module AHBlite_UART in ../rtl/AHBlite_UART.v(1)
HDL-1007 : elaborate module AHBlite_Matrix_Key in ../rtl/AHBlite_Matrix_Key.v(1)
HDL-1007 : elaborate module AHBlite_QN8027_IIC in ../rtl/AHBlite_QN8027_IIC.v(1)
HDL-1007 : elaborate module AHBlite_GPIO in ../rtl/GPIO_IO.v(1)
HDL-1007 : elaborate module clkuart_pwm in ../rtl/clkuart_pwm.v(2)
HDL-1007 : elaborate module UART_RX in ../rtl/UART_RX.v(1)
HDL-1007 : elaborate module UART_TX in ../rtl/UART_TX.v(1)
HDL-1007 : elaborate module FIFO in ../rtl/FIFO.v(3)
HDL-1007 : elaborate module Block_RAM in ../rtl/Block_RAM.v(1)
HDL-5007 WARNING: net 'HREADYOUT_P7' does not have a driver in ../rtl/CortexM0_SoC.v(274)
HDL-5007 WARNING: net 'HRDATA_P7[31]' does not have a driver in ../rtl/CortexM0_SoC.v(275)
HDL-5007 WARNING: net 'HRESP_P7' does not have a driver in ../rtl/CortexM0_SoC.v(276)
HDL-1200 : Current top model is CortexM0_SoC
HDL-1100 : Inferred 2 RAMs.
RUN-1003 : finish command "elaborate -top CortexM0_SoC" in  3.432441s wall, 3.437500s user + 0.031250s system = 3.468750s CPU (101.1%)

RUN-1004 : used memory is 1059 MB, reserved memory is 1194 MB, peak memory is 1901 MB
RUN-1002 : start command "read_adc ../../week1/M0.adc"
RUN-1002 : start command "set_pin_assignment  Col[0]   LOCATION = E11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Col[1]   LOCATION = D11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Col[2]   LOCATION = C11; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Col[3]   LOCATION = F10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  IO[0]   LOCATION = B14; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  IO[1]   LOCATION = B15; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  IO[2]   LOCATION = B16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  IO[3]   LOCATION = C15; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  IO[4]   LOCATION = C16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  IO[5]   LOCATION = E13; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  IO[6]   LOCATION = E16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  IO[7]   LOCATION = F16; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  QN_IIC_SCL   LOCATION = P7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  QN_IIC_SDA   LOCATION = L8; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  RSTn   LOCATION = A9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  RXD_1   LOCATION = F12; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Row[0]   LOCATION = E10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Row[1]   LOCATION = C10; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Row[2]   LOCATION = F9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  Row[3]   LOCATION = D9; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  SWCLK   LOCATION = R2; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  SWDIO   LOCATION = P2; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  System_clk   LOCATION = R7; IOSTANDARD = LVCMOS33; "
RUN-1002 : start command "set_pin_assignment  TXD_1   LOCATION = D12; IOSTANDARD = LVCMOS33; "
USR-6010 WARNING: ADC constraints: pin LED[7] has no constraint.
USR-6010 WARNING: ADC constraints: pin LED[6] has no constraint.
USR-6010 WARNING: ADC constraints: pin LED[5] has no constraint.
USR-6010 WARNING: ADC constraints: pin LED[4] has no constraint.
USR-6010 WARNING: ADC constraints: pin LED[3] has no constraint.
USR-6010 WARNING: ADC constraints: pin LED[2] has no constraint.
USR-6010 WARNING: ADC constraints: pin LED[1] has no constraint.
USR-6010 WARNING: ADC constraints: pin LED[0] has no constraint.
USR-6010 WARNING: ADC constraints: pin QN_REF24MHz has no constraint.
RUN-1002 : start command "optimize_rtl"
RUN-1001 : Open license file E:/TD/license/Anlogic.lic
RUN-1001 : Print Rtl Property
RUN-1001 : ------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      
RUN-1001 :        elf_sload        |    off     |       off        
RUN-1001 :       fix_undriven      |     0      |        0         
RUN-1001 :         flatten         |    off     |       off        
RUN-1001 :       gate_sharing      |     on     |        on        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      
RUN-1001 :   impl_internal_tribuf  |     on     |        on        
RUN-1001 :      impl_set_reset     |     on     |        on        
RUN-1001 :        infer_gsr        |    off     |       off        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       
RUN-1001 :        max_fanout       |    9999    |       9999       
RUN-1001 :      max_oh2bin_len     |     10     |        10        
RUN-1001 :       merge_equal       |     on     |        on        
RUN-1001 :       merge_equiv       |     on     |        on        
RUN-1001 :        merge_mux        |    off     |       off        
RUN-1001 :      min_ce_fanout      |     16     |        16        
RUN-1001 :      min_ripple_len     |    auto    |       auto       
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       
RUN-1001 :     opt_adder_fanout    |     on     |        on        
RUN-1001 :        opt_arith        |     on     |        on        
RUN-1001 :       opt_big_gate      |    off     |       off        
RUN-1001 :        opt_const        |     on     |        on        
RUN-1001 :      opt_const_mult     |     on     |        on        
RUN-1001 :       opt_lessthan      |     on     |        on        
RUN-1001 :         opt_mux         |    off     |       off        
RUN-1001 :         opt_ram         |    high    |       high       
RUN-1001 :      rtl_sim_model      |    off     |       off        
RUN-1001 :         seq_syn         |     on     |        on        
RUN-1001 : ------------------------------------------------------
SYN-1012 : SanityCheck: Model "CortexM0_SoC"
SYN-1012 : SanityCheck: Model "AHBlite_GPIO"
SYN-1012 : SanityCheck: Model "AHBlite_Interconnect"
SYN-1012 : SanityCheck: Model "AHBlite_Decoder"
SYN-1012 : SanityCheck: Model "AHBlite_SlaveMUX"
SYN-1012 : SanityCheck: Model "AHBlite_LED"
SYN-1012 : SanityCheck: Model "AHBlite_Matrix_Key"
SYN-1012 : SanityCheck: Model "AHBlite_QN8027_IIC"
SYN-1012 : SanityCheck: Model "AHBlite_Block_RAM"
SYN-1012 : SanityCheck: Model "Block_RAM"
SYN-1012 : SanityCheck: Model "UART_RX"
SYN-1012 : SanityCheck: Model "UART_TX"
SYN-1012 : SanityCheck: Model "FIFO"
SYN-1012 : SanityCheck: Model "AHBlite_UART"
SYN-1012 : SanityCheck: Model "clkuart_pwm"
SYN-1012 : SanityCheck: Model "cortexm0ds_logic"
SYN-1043 : Mark AHBlite_QN8027_IIC as IO macro for instance u36
SYN-1016 : Merged 12 instances.
SYN-1026 : Infer Logic BRAM(ram_mem_al_u00)
	 port mode: single dual port
	 port a size: 4096 x 32	 write mode: NORMAL
	 port b size: 4096 x 32	 write mode: READBEFOREWRITE
SYN-1026 : Infer Logic BRAM(ram_mem_al_u10)
	 port mode: single dual port
	 port a size: 4096 x 32	 write mode: NORMAL
	 port b size: 4096 x 32	 write mode: READBEFOREWRITE
SYN-1026 : Infer Logic BRAM(ram_mem_al_u20)
	 port mode: single dual port
	 port a size: 4096 x 32	 write mode: NORMAL
	 port b size: 4096 x 32	 write mode: READBEFOREWRITE
SYN-1026 : Infer Logic BRAM(ram_mem_al_u30)
	 port mode: single dual port
	 port a size: 4096 x 32	 write mode: NORMAL
	 port b size: 4096 x 32	 write mode: READBEFOREWRITE
SYN-1023 : Infer 0 Logic DRAMs, 1 Logic BRAMs.
SYN-1016 : Merged 31 instances.
SYN-1027 : Infer Logic DRAM(al_ram_mem) read 32x8, write 32x8
SYN-1023 : Infer 1 Logic DRAMs, 0 Logic BRAMs.
SYN-1011 : Flatten model CortexM0_SoC
SYN-1011 : Flatten model AHBlite_GPIO
SYN-1011 : Flatten model AHBlite_Interconnect
SYN-1011 : Flatten model AHBlite_Decoder
SYN-1011 : Flatten model AHBlite_SlaveMUX
SYN-1016 : Merged 2 instances.
SYN-1011 : Flatten model AHBlite_LED
SYN-1011 : Flatten model AHBlite_Matrix_Key
SYN-1011 : Flatten model AHBlite_QN8027_IIC
SYN-1011 : Flatten model AHBlite_Block_RAM
SYN-1011 : Flatten model Block_RAM
SYN-1011 : Flatten model UART_RX
SYN-1011 : Flatten model UART_TX
SYN-1011 : Flatten model FIFO
SYN-1016 : Merged 5 instances.
SYN-1011 : Flatten model AHBlite_UART
SYN-1011 : Flatten model clkuart_pwm
SYN-1011 : Flatten model cortexm0ds_logic
SYN-1016 : Merged 57 instances.
SYN-5034 WARNING: Undriven pin: model "CortexM0_SoC" / pin "QN_REF24MHz" net"QN_REF24MHz"
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P7[0]" in ../rtl/CortexM0_SoC.v(275)
SYN-5014 WARNING: the net's pin: pin "i8" in ../rtl/AHBlite_SlaveMUX.v(110)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P7[10]" in ../rtl/CortexM0_SoC.v(275)
SYN-5014 WARNING: the net's pin: pin "i8" in ../rtl/AHBlite_SlaveMUX.v(110)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P7[11]" in ../rtl/CortexM0_SoC.v(275)
SYN-5014 WARNING: the net's pin: pin "i8" in ../rtl/AHBlite_SlaveMUX.v(110)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P7[12]" in ../rtl/CortexM0_SoC.v(275)
SYN-5014 WARNING: the net's pin: pin "i8" in ../rtl/AHBlite_SlaveMUX.v(110)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P7[13]" in ../rtl/CortexM0_SoC.v(275)
SYN-5014 WARNING: the net's pin: pin "i8" in ../rtl/AHBlite_SlaveMUX.v(110)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P7[14]" in ../rtl/CortexM0_SoC.v(275)
SYN-5014 WARNING: the net's pin: pin "i8" in ../rtl/AHBlite_SlaveMUX.v(110)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P7[15]" in ../rtl/CortexM0_SoC.v(275)
SYN-5014 WARNING: the net's pin: pin "i8" in ../rtl/AHBlite_SlaveMUX.v(110)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P7[16]" in ../rtl/CortexM0_SoC.v(275)
SYN-5014 WARNING: the net's pin: pin "i8" in ../rtl/AHBlite_SlaveMUX.v(110)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P7[17]" in ../rtl/CortexM0_SoC.v(275)
SYN-5014 WARNING: the net's pin: pin "i8" in ../rtl/AHBlite_SlaveMUX.v(110)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P7[18]" in ../rtl/CortexM0_SoC.v(275)
SYN-5014 WARNING: the net's pin: pin "i8" in ../rtl/AHBlite_SlaveMUX.v(110)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P7[19]" in ../rtl/CortexM0_SoC.v(275)
SYN-5014 WARNING: the net's pin: pin "i8" in ../rtl/AHBlite_SlaveMUX.v(110)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P7[1]" in ../rtl/CortexM0_SoC.v(275)
SYN-5014 WARNING: the net's pin: pin "i8" in ../rtl/AHBlite_SlaveMUX.v(110)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P7[20]" in ../rtl/CortexM0_SoC.v(275)
SYN-5014 WARNING: the net's pin: pin "i8" in ../rtl/AHBlite_SlaveMUX.v(110)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P7[21]" in ../rtl/CortexM0_SoC.v(275)
SYN-5014 WARNING: the net's pin: pin "i8" in ../rtl/AHBlite_SlaveMUX.v(110)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P7[22]" in ../rtl/CortexM0_SoC.v(275)
SYN-5014 WARNING: the net's pin: pin "i8" in ../rtl/AHBlite_SlaveMUX.v(110)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P7[23]" in ../rtl/CortexM0_SoC.v(275)
SYN-5014 WARNING: the net's pin: pin "i8" in ../rtl/AHBlite_SlaveMUX.v(110)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P7[24]" in ../rtl/CortexM0_SoC.v(275)
SYN-5014 WARNING: the net's pin: pin "i8" in ../rtl/AHBlite_SlaveMUX.v(110)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P7[25]" in ../rtl/CortexM0_SoC.v(275)
SYN-5014 WARNING: the net's pin: pin "i8" in ../rtl/AHBlite_SlaveMUX.v(110)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P7[26]" in ../rtl/CortexM0_SoC.v(275)
SYN-5014 WARNING: the net's pin: pin "i8" in ../rtl/AHBlite_SlaveMUX.v(110)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P7[27]" in ../rtl/CortexM0_SoC.v(275)
SYN-5014 WARNING: the net's pin: pin "i8" in ../rtl/AHBlite_SlaveMUX.v(110)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P7[28]" in ../rtl/CortexM0_SoC.v(275)
SYN-5014 WARNING: the net's pin: pin "i8" in ../rtl/AHBlite_SlaveMUX.v(110)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P7[29]" in ../rtl/CortexM0_SoC.v(275)
SYN-5014 WARNING: the net's pin: pin "i8" in ../rtl/AHBlite_SlaveMUX.v(110)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P7[2]" in ../rtl/CortexM0_SoC.v(275)
SYN-5014 WARNING: the net's pin: pin "i8" in ../rtl/AHBlite_SlaveMUX.v(110)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P7[30]" in ../rtl/CortexM0_SoC.v(275)
SYN-5014 WARNING: the net's pin: pin "i8" in ../rtl/AHBlite_SlaveMUX.v(110)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P7[31]" in ../rtl/CortexM0_SoC.v(275)
SYN-5014 WARNING: the net's pin: pin "i8" in ../rtl/AHBlite_SlaveMUX.v(110)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P7[3]" in ../rtl/CortexM0_SoC.v(275)
SYN-5014 WARNING: the net's pin: pin "i8" in ../rtl/AHBlite_SlaveMUX.v(110)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P7[4]" in ../rtl/CortexM0_SoC.v(275)
SYN-5014 WARNING: the net's pin: pin "i8" in ../rtl/AHBlite_SlaveMUX.v(110)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P7[5]" in ../rtl/CortexM0_SoC.v(275)
SYN-5014 WARNING: the net's pin: pin "i8" in ../rtl/AHBlite_SlaveMUX.v(110)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P7[6]" in ../rtl/CortexM0_SoC.v(275)
SYN-5014 WARNING: the net's pin: pin "i8" in ../rtl/AHBlite_SlaveMUX.v(110)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P7[7]" in ../rtl/CortexM0_SoC.v(275)
SYN-5014 WARNING: the net's pin: pin "i8" in ../rtl/AHBlite_SlaveMUX.v(110)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P7[8]" in ../rtl/CortexM0_SoC.v(275)
SYN-5014 WARNING: the net's pin: pin "i8" in ../rtl/AHBlite_SlaveMUX.v(110)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRDATA_P7[9]" in ../rtl/CortexM0_SoC.v(275)
SYN-5014 WARNING: the net's pin: pin "i8" in ../rtl/AHBlite_SlaveMUX.v(110)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HREADYOUT_P7" in ../rtl/CortexM0_SoC.v(274)
SYN-5014 WARNING: the net's pin: pin "i8" in ../rtl/AHBlite_SlaveMUX.v(72)
SYN-5013 WARNING: Undriven net: model "CortexM0_SoC" / net "HRESP_P7" in ../rtl/CortexM0_SoC.v(276)
SYN-5014 WARNING: the net's pin: pin "i8" in ../rtl/AHBlite_SlaveMUX.v(91)
SYN-5025 WARNING: Using 0 for all undriven pins and nets
SYN-1014 : Optimize round 1
SYN-1032 : 22915/259 useful/useless nets, 22370/120 useful/useless insts
SYN-1021 : Optimized 35 onehot mux instances.
SYN-1020 : Optimized 70 distributor mux.
SYN-1016 : Merged 372 instances.
SYN-1015 : Optimize round 1, 1082 better
SYN-1014 : Optimize round 2
SYN-1032 : 22901/70 useful/useless nets, 22357/152 useful/useless insts
SYN-1015 : Optimize round 2, 296 better
SYN-1014 : Optimize round 3
SYN-1015 : Optimize round 3, 0 better
SYN-1014 : Optimize round 1
SYN-1044 : Optimized 130 inv instances.
SYN-1032 : 21017/373 useful/useless nets, 20782/321 useful/useless insts
SYN-1019 : Optimized 1 mux instances.
SYN-1016 : Merged 2 instances.
SYN-1015 : Optimize round 1, 3905 better
SYN-1014 : Optimize round 2
SYN-1032 : 20035/1 useful/useless nets, 19800/6 useful/useless insts
SYN-1015 : Optimize round 2, 7 better
SYN-1014 : Optimize round 3
SYN-1032 : 20030/0 useful/useless nets, 19795/1 useful/useless insts
SYN-1015 : Optimize round 3, 4 better
SYN-1014 : Optimize round 4
SYN-1015 : Optimize round 4, 0 better
RUN-1003 : finish command "optimize_rtl" in  5.347732s wall, 5.281250s user + 0.250000s system = 5.531250s CPU (103.4%)

RUN-1004 : used memory is 1065 MB, reserved memory is 1199 MB, peak memory is 1901 MB
RUN-1002 : start command "report_area -file CortexM0_SOC_rtl.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC***

IO Statistics
#IO                        33
  #input                    8
  #output                  15
  #inout                   10

Gate Statistics
#Basic gates            20297
  #and                   9680
  #nand                     0
  #or                    2034
  #nor                      0
  #xor                     73
  #xnor                     0
  #buf                      0
  #not                   6481
  #bufif1                   3
  #MX21                   539
  #FADD                     0
  #DFF                   1487
  #LATCH                    0
#MACRO_ADD                 17
#MACRO_EQ                  65
#MACRO_MULT                 1
#MACRO_MUX                146

Report Hierarchy Area:
+----------------------------------------------------+
|Instance  |Module           |gates  |seq    |macros |
+----------------------------------------------------+
|top       |CortexM0_SoC     |18810  |1487   |92     |
|  u_logic |cortexm0ds_logic |18451  |1299   |14     |
+----------------------------------------------------+

RUN-1002 : start command "read_sdc ../../week1/Task2.sdc"
RUN-1002 : start command "get_ports  System_clk "
RUN-1002 : start command "create_clock -name System_clk -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: System_clk, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1104 : Import SDC file ../../week1/Task2.sdc finished, there are 0 nets kept by constraints.
RUN-1002 : start command "export_db CortexM0_SOC_rtl.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db CortexM0_SOC_rtl.db" in  2.512103s wall, 2.390625s user + 0.140625s system = 2.531250s CPU (100.8%)

RUN-1004 : used memory is 1068 MB, reserved memory is 1201 MB, peak memory is 1901 MB
RUN-1002 : start command "optimize_gate -maparea CortexM0_SOC_gate.area"
RUN-1001 : Open license file E:/TD/license/Anlogic.lic
RUN-1001 : Print Gate Property
RUN-1001 : ----------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  
RUN-1001 : ----------------------------------------------------------
RUN-1001 :        auto_partition       |    fine    |       fine       
RUN-1001 :         cascade_dsp         |    off     |       off        
RUN-1001 :         cascade_eram        |     on     |        on        
RUN-1001 :        gate_sim_model       |    off     |       off        
RUN-1001 :        map_sim_model        |    off     |       off        
RUN-1001 :           opt_area          |   medium   |      medium      
RUN-1001 :          opt_timing         |    auto    |       auto       
RUN-1001 :         pack_effort         |   medium   |      medium      
RUN-1001 :      pack_lslice_ripple     |     on     |        on        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        
RUN-1001 :        pack_seq_in_io       |     on     |        on        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        
RUN-1001 :            report           |  standard  |     standard     
RUN-1001 : ----------------------------------------------------------
SYN-2001 : Map 33 IOs to PADs
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2593 : bram inst: RAM_CODE/ram_mem_al_u00 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_CODE/ram_mem_al_u10 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_CODE/ram_mem_al_u20 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_CODE/ram_mem_al_u30 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_DATA/ram_mem_al_u00 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_DATA/ram_mem_al_u10 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_DATA/ram_mem_al_u20 will be optimized to a new one with A-width 8 due to unused data out
SYN-2593 : bram inst: RAM_DATA/ram_mem_al_u30 will be optimized to a new one with A-width 8 due to unused data out
SYN-2595 : bram inst: RAM_CODE/ram_mem_al_u00 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_CODE/ram_mem_al_u10 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_CODE/ram_mem_al_u20 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_CODE/ram_mem_al_u30 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_DATA/ram_mem_al_u00 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_DATA/ram_mem_al_u10 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_DATA/ram_mem_al_u20 is set to PDPW/SP from DP for resource saving
SYN-2595 : bram inst: RAM_DATA/ram_mem_al_u30 is set to PDPW/SP from DP for resource saving
SYN-2512 : LOGIC BRAM "RAM_CODE/ram_mem_al_u00"
SYN-2512 : LOGIC BRAM "RAM_CODE/ram_mem_al_u10"
SYN-2512 : LOGIC BRAM "RAM_CODE/ram_mem_al_u20"
SYN-2512 : LOGIC BRAM "RAM_CODE/ram_mem_al_u30"
SYN-2512 : LOGIC BRAM "RAM_DATA/ram_mem_al_u00"
SYN-2512 : LOGIC BRAM "RAM_DATA/ram_mem_al_u10"
SYN-2512 : LOGIC BRAM "RAM_DATA/ram_mem_al_u20"
SYN-2512 : LOGIC BRAM "RAM_DATA/ram_mem_al_u30"
SYN-2531 : Dram(UART1_TX/FIFO/al_ram_mem) write 32x8, read 32x8
SYN-2531 : DRAM UART1_TX/FIFO/al_ram_mem has no init file
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-2501 : Optimize round 1
SYN-1016 : Merged 195 instances.
SYN-2501 : Optimize round 1, 668 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 10 macro adder
SYN-1019 : Optimized 5 mux instances.
SYN-1016 : Merged 18 instances.
SYN-1032 : 21465/17 useful/useless nets, 21048/1 useful/useless insts
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2571 : Map 1 macro multiplier
SYN-2571 : Optimize after map_dsp, round 1
SYN-1032 : 20123/68 useful/useless nets, 19800/1 useful/useless insts
SYN-2571 : Optimize after map_dsp, round 1, 69 better
SYN-2571 : Optimize after map_dsp, round 2
SYN-2571 : Optimize after map_dsp, round 2, 0 better
SYN-2501 : Optimize round 1
SYN-2501 : Optimize round 1, 0 better
SYN-2501 : Map 8 macro adder
SYN-1016 : Merged 8 instances.
SYN-1032 : 20557/2 useful/useless nets, 20302/0 useful/useless insts
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3004 : Optimized 1 const0 DFF(s)
SYN-1032 : 21194/4 useful/useless nets, 20939/4 useful/useless insts
SYN-1032 : 21917/70 useful/useless nets, 21486/64 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 13, tpin num: 67747, tnet num: 21935, tinst num: 21489, tnode num: 93113, tedge num: 104086.
TMR-2508 : Levelizing timing graph completed, there are 281 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 21935 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : X or Z is treated as constant in optimizing instance UART1_TX/_al_const_x.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 323 (3.55), #lev = 5 (3.03)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 321 (3.52), #lev = 6 (3.00)
SYN-3001 : Logic optimization runtime opt =   0.07 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 889 instances into 330 LUTs, name keeping = 71%.
SYN-3001 : Mapper removed 2 lut buffers
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 5275 (3.99), #lev = 21 (8.18)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 5273 (3.89), #lev = 18 (7.59)
SYN-3001 : Logic optimization runtime opt =   1.38 sec, map = 8624.11 sec
SYN-3001 : Mapper mapped 18804 instances into 5273 LUTs, name keeping = 31%.
RUN-1002 : start command "report_area -file CortexM0_SOC_gate.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC***

IO Statistics
#IO                        33
  #input                    8
  #output                  15
  #inout                   10

LUT Statistics
#Total_luts              5836
  #lut4                  3837
  #lut5                  1764
  #lut6                     0
  #lut5_mx41                0
  #lut4_alu1b             235

Utilization Statistics
#lut                     5836   out of  19600   29.78%
#reg                     1480   out of  19600    7.55%
#le                         0
#dsp                        3   out of     29   10.34%
#bram                      32   out of     64   50.00%
  #bram9k                  32
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#dram                       4
#pad                       33   out of    188   17.55%
  #ireg                     0
  #oreg                     6
  #treg                     0
#pll                        0   out of      4    0.00%

Report Hierarchy Area:
+--------------------------------------------------------------------+
|Instance  |Module           |lut    |ripple |seq    |bram   |dsp    |
+--------------------------------------------------------------------+
|top       |CortexM0_SoC     |5601   |235    |1486   |32     |3      |
|  u_logic |cortexm0ds_logic |5273   |173    |1298   |0      |3      |
+--------------------------------------------------------------------+

SYN-1001 : Packing model "CortexM0_SoC" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 182 DFF/LATCH to SEQ ...
SYN-4009 : Pack 1 carry chain into lslice
SYN-4007 : Packing 29 adder to BLE ...
SYN-4008 : Packed 29 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
SYN-4013 : Packed 4 DRAM and 0 SEQ.
SYN-1001 : Packing model "cortexm0ds_logic" ...
SYN-4010 : Pack lib has 44 rtl pack models with 17 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 1298 DFF/LATCH to SEQ ...
SYN-4009 : Pack 3 carry chain into lslice
SYN-4007 : Packing 76 adder to BLE ...
SYN-4008 : Packed 76 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1003 : finish command "optimize_gate -maparea CortexM0_SOC_gate.area" in  22.408789s wall, 22.562500s user + 0.359375s system = 22.921875s CPU (102.3%)

RUN-1004 : used memory is 1255 MB, reserved memory is 1407 MB, peak memory is 1901 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
SYN-1011 : Flatten model cortexm0ds_logic
SYN-1016 : Merged 2 instances.
SYN-1016 : Merged 3 instances.
RUN-1002 : start command "read_sdc ../../week1/Task2.sdc"
RUN-1002 : start command "get_ports  System_clk "
RUN-1002 : start command "create_clock -name System_clk -period 20 -waveform 0 10 "
RUN-1102 : create_clock: clock name: System_clk, type: 0, period: 20000, rise: 0, fall: 10000.
RUN-1104 : Import SDC file ../../week1/Task2.sdc finished, there are 0 nets kept by constraints.
RUN-1002 : start command "export_db CortexM0_SOC_gate.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db CortexM0_SOC_gate.db" in  2.991143s wall, 2.921875s user + 0.093750s system = 3.015625s CPU (100.8%)

RUN-1004 : used memory is 1256 MB, reserved memory is 1408 MB, peak memory is 1901 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file E:/TD/license/Anlogic.lic
RUN-1001 : Print Place Property
RUN-1001 : ------------------------------------------------
RUN-1001 :     Parameters    |  Settings  |  Default Values  
RUN-1001 : ------------------------------------------------
RUN-1001 :   detailed_place  |     on     |        on        
RUN-1001 :       effort      |   medium   |      medium      
RUN-1001 :     opt_timing    |   medium   |      medium      
RUN-1001 :    pr_strategy    |     1      |        1         
RUN-1001 :     relaxation    |    1.00    |       1.00       
RUN-1001 :      retiming     |    off     |       off        
RUN-1001 : ------------------------------------------------
RUN-1002 : start command "set_param place timing_factor 2.5"
RUN-1002 : start command "set_param route tactics length"
RUN-1002 : start command "set_param route least_critical_net_perc 20"
RUN-1002 : start command "set_param route most_critical_net_perc 60"
PHY-3001 : Placer runs in 8 thread(s).
SYN-4024 : Net "System_clk_pad" drive clk pins.
SYN-4024 : Net "u_logic/SWCLKTCK_pad" drive clk pins.
SYN-4024 : Net "LED_Interface/light_clk" drive clk pins.
SYN-4025 : Tag rtl::Net LED_Interface/light_clk as clock net
SYN-4025 : Tag rtl::Net System_clk_pad as clock net
SYN-4025 : Tag rtl::Net u_logic/SWCLKTCK_pad as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net u_logic/SWCLKTCK_pad to drive 107 clock pins.
SYN-4015 : Create BUFG instance for clk Net LED_Interface/light_clk to drive 20 clock pins.
PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 7252 instances
RUN-1001 : 5598 luts, 1480 seqs, 63 mslices, 38 lslices, 33 pads, 32 brams, 3 dsps
RUN-1001 : There are total 7596 nets
RUN-1001 : 3811 nets have 2 pins
RUN-1001 : 2766 nets have [3 - 5] pins
RUN-1001 : 610 nets have [6 - 10] pins
RUN-1001 : 220 nets have [11 - 20] pins
RUN-1001 : 174 nets have [21 - 99] pins
RUN-1001 : 15 nets have 100+ pins
PHY-3001 : Initial placement ...
PHY-3001 : design contains 7250 instances, 5598 luts, 1480 seqs, 101 slices, 15 macros(101 instances: 63 mslices 38 lslices)
PHY-3001 : Cell area utilization is 29%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 13, tpin num: 35229, tnet num: 7550, tinst num: 7250, tnode num: 39961, tedge num: 57262.
TMR-2508 : Levelizing timing graph completed, there are 45 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 7550 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.948367s wall, 0.953125s user + 0.000000s system = 0.953125s CPU (100.5%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 1.74519e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 7250.
PHY-3001 : End clustering;  0.000015s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 29%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(2658): len = 1.5493e+06, overlap = 78.75
PHY-3002 : Step(2659): len = 1.35113e+06, overlap = 79.625
PHY-3002 : Step(2660): len = 1.24302e+06, overlap = 78.875
PHY-3002 : Step(2661): len = 1.15576e+06, overlap = 80.9375
PHY-3002 : Step(2662): len = 1.13918e+06, overlap = 86.8438
PHY-3002 : Step(2663): len = 1.08638e+06, overlap = 93.5313
PHY-3002 : Step(2664): len = 988799, overlap = 107.656
PHY-3002 : Step(2665): len = 944794, overlap = 118.844
PHY-3002 : Step(2666): len = 925985, overlap = 122.031
PHY-3002 : Step(2667): len = 916023, overlap = 124.594
PHY-3002 : Step(2668): len = 911263, overlap = 126.438
PHY-3002 : Step(2669): len = 900979, overlap = 129.344
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 8.2458e-05
PHY-3002 : Step(2670): len = 924948, overlap = 111.094
PHY-3002 : Step(2671): len = 918133, overlap = 102.156
PHY-3002 : Step(2672): len = 912221, overlap = 98.875
PHY-3002 : Step(2673): len = 904799, overlap = 89.7188
PHY-3002 : Step(2674): len = 897540, overlap = 81.0625
PHY-3002 : Step(2675): len = 891293, overlap = 82.0625
PHY-3002 : Step(2676): len = 884699, overlap = 84.875
PHY-3002 : Step(2677): len = 876884, overlap = 81.7813
PHY-3002 : Step(2678): len = 871478, overlap = 74.25
PHY-3002 : Step(2679): len = 865602, overlap = 70.5313
PHY-3002 : Step(2680): len = 859628, overlap = 74.2188
PHY-3002 : Step(2681): len = 853864, overlap = 68.9375
PHY-3002 : Step(2682): len = 848975, overlap = 70.6563
PHY-3002 : Step(2683): len = 843564, overlap = 68.375
PHY-3002 : Step(2684): len = 838070, overlap = 70.2188
PHY-3002 : Step(2685): len = 832916, overlap = 68.6875
PHY-3002 : Step(2686): len = 827794, overlap = 71.375
PHY-3002 : Step(2687): len = 768218, overlap = 70.25
PHY-3002 : Step(2688): len = 755230, overlap = 79.3438
PHY-3002 : Step(2689): len = 732218, overlap = 73.5625
PHY-3002 : Step(2690): len = 728488, overlap = 71.4063
PHY-3002 : Step(2691): len = 724612, overlap = 78.1563
PHY-3002 : Step(2692): len = 722671, overlap = 77.6563
PHY-3002 : Step(2693): len = 713300, overlap = 80.5625
PHY-3002 : Step(2694): len = 710500, overlap = 80.6563
PHY-3002 : Step(2695): len = 708505, overlap = 82.0625
PHY-3002 : Step(2696): len = 703688, overlap = 82.7188
PHY-3002 : Step(2697): len = 697564, overlap = 79.5
PHY-3002 : Step(2698): len = 693857, overlap = 79.125
PHY-3002 : Step(2699): len = 691281, overlap = 84.25
PHY-3002 : Step(2700): len = 684380, overlap = 82.4063
PHY-3002 : Step(2701): len = 679716, overlap = 84.0625
PHY-3002 : Step(2702): len = 677908, overlap = 86.9375
PHY-3002 : Step(2703): len = 675447, overlap = 87.7188
PHY-3002 : Step(2704): len = 670852, overlap = 89
PHY-3002 : Step(2705): len = 666793, overlap = 86.6875
PHY-3002 : Step(2706): len = 664726, overlap = 86.75
PHY-3002 : Step(2707): len = 661255, overlap = 88.25
PHY-3002 : Step(2708): len = 650865, overlap = 92.0625
PHY-3002 : Step(2709): len = 647715, overlap = 94.4063
PHY-3002 : Step(2710): len = 646730, overlap = 89.375
PHY-3002 : Step(2711): len = 642661, overlap = 88.625
PHY-3002 : Step(2712): len = 640219, overlap = 89.1875
PHY-3002 : Step(2713): len = 634900, overlap = 91.4375
PHY-3002 : Step(2714): len = 633124, overlap = 89.5313
PHY-3002 : Step(2715): len = 630557, overlap = 93.4688
PHY-3002 : Step(2716): len = 627788, overlap = 93.1563
PHY-3002 : Step(2717): len = 624660, overlap = 91.6563
PHY-3002 : Step(2718): len = 622612, overlap = 88.375
PHY-3002 : Step(2719): len = 620063, overlap = 89.8438
PHY-3002 : Step(2720): len = 617258, overlap = 93.3125
PHY-3002 : Step(2721): len = 611374, overlap = 98.5313
PHY-3002 : Step(2722): len = 609832, overlap = 101.469
PHY-3002 : Step(2723): len = 608274, overlap = 96.875
PHY-3002 : Step(2724): len = 605304, overlap = 88.125
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000164916
PHY-3002 : Step(2725): len = 606114, overlap = 94.5313
PHY-3002 : Step(2726): len = 607999, overlap = 97.5938
PHY-3002 : Step(2727): len = 618382, overlap = 82.1563
PHY-3002 : Step(2728): len = 621394, overlap = 70.7188
PHY-3002 : Step(2729): len = 621743, overlap = 82.75
PHY-3002 : Step(2730): len = 622311, overlap = 88
PHY-3002 : Step(2731): len = 622857, overlap = 92.0938
PHY-3002 : Step(2732): len = 624812, overlap = 96.3125
PHY-3002 : Step(2733): len = 630497, overlap = 83.25
PHY-3002 : Step(2734): len = 632985, overlap = 80.4688
PHY-3002 : Step(2735): len = 632934, overlap = 84.125
PHY-3002 : Step(2736): len = 632700, overlap = 88.2188
PHY-3002 : Step(2737): len = 632950, overlap = 88.875
PHY-3002 : Step(2738): len = 634201, overlap = 83
PHY-3002 : Step(2739): len = 636937, overlap = 73.9688
PHY-3002 : Step(2740): len = 637453, overlap = 75
PHY-3002 : Step(2741): len = 636748, overlap = 76.2188
PHY-3002 : Step(2742): len = 636200, overlap = 79.9688
PHY-3002 : Step(2743): len = 635790, overlap = 85.8438
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000301545
PHY-3002 : Step(2744): len = 637451, overlap = 80.125
PHY-3002 : Step(2745): len = 641495, overlap = 76.5625
PHY-3002 : Step(2746): len = 649683, overlap = 57.7813
PHY-3002 : Step(2747): len = 652102, overlap = 46.6563
PHY-3002 : Step(2748): len = 653757, overlap = 61.5625
PHY-3002 : Step(2749): len = 655665, overlap = 67.7813
PHY-3002 : Step(2750): len = 657153, overlap = 67.25
PHY-3002 : Step(2751): len = 658655, overlap = 71.5938
PHY-3002 : Step(2752): len = 660562, overlap = 60.3438
PHY-3002 : Step(2753): len = 663810, overlap = 63.4063
PHY-3002 : Step(2754): len = 665793, overlap = 59.5625
PHY-3002 : Step(2755): len = 667049, overlap = 71.1563
PHY-3002 : Step(2756): len = 667868, overlap = 64.75
PHY-3002 : Step(2757): len = 670032, overlap = 69.5625
PHY-3002 : Step(2758): len = 673392, overlap = 52.25
PHY-3002 : Step(2759): len = 674655, overlap = 61.3438
PHY-3002 : Step(2760): len = 674928, overlap = 68.4063
PHY-3002 : Step(2761): len = 675121, overlap = 68.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000488043
PHY-3002 : Step(2762): len = 675627, overlap = 70.7188
PHY-3002 : Step(2763): len = 677308, overlap = 59.3125
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.041108s wall, 0.000000s user + 0.031250s system = 0.031250s CPU (76.0%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 35%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.50194e+06, over cnt = 1108(3%), over = 1550, worst = 5
PHY-1002 : len = 1.50896e+06, over cnt = 900(2%), over = 1118, worst = 4
PHY-1002 : len = 1.51528e+06, over cnt = 683(1%), over = 816, worst = 4
PHY-1002 : len = 1.52143e+06, over cnt = 422(1%), over = 506, worst = 4
PHY-1002 : len = 1.5301e+06, over cnt = 247(0%), over = 305, worst = 4
PHY-1001 : End global iterations;  1.533263s wall, 2.250000s user + 0.000000s system = 2.250000s CPU (146.7%)

PHY-1001 : Congestion index: top1 = 90.00, top5 = 80.00, top10 = 72.50, top15 = 65.00.
PHY-3001 : End congestion estimation;  2.174330s wall, 2.906250s user + 0.000000s system = 2.906250s CPU (133.7%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7550 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.505079s wall, 0.500000s user + 0.015625s system = 0.515625s CPU (102.1%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.52463e-05
PHY-3002 : Step(2764): len = 636512, overlap = 75.875
PHY-3002 : Step(2765): len = 594551, overlap = 95.3438
PHY-3002 : Step(2766): len = 568359, overlap = 106.875
PHY-3002 : Step(2767): len = 546550, overlap = 116.156
PHY-3002 : Step(2768): len = 523040, overlap = 126.375
PHY-3002 : Step(2769): len = 496259, overlap = 141.156
PHY-3002 : Step(2770): len = 472909, overlap = 153.219
PHY-3002 : Step(2771): len = 455034, overlap = 163.25
PHY-3002 : Step(2772): len = 439022, overlap = 165.938
PHY-3002 : Step(2773): len = 424044, overlap = 172.063
PHY-3002 : Step(2774): len = 413070, overlap = 171.625
PHY-3002 : Step(2775): len = 402858, overlap = 170.094
PHY-3002 : Step(2776): len = 394972, overlap = 169.094
PHY-3002 : Step(2777): len = 389471, overlap = 167.313
PHY-3002 : Step(2778): len = 384294, overlap = 167.938
PHY-3002 : Step(2779): len = 381363, overlap = 170.438
PHY-3002 : Step(2780): len = 378657, overlap = 166.781
PHY-3002 : Step(2781): len = 376702, overlap = 165.344
PHY-3002 : Step(2782): len = 375342, overlap = 153.656
PHY-3002 : Step(2783): len = 374211, overlap = 150.781
PHY-3002 : Step(2784): len = 373243, overlap = 147.813
PHY-3002 : Step(2785): len = 371221, overlap = 145.031
PHY-3002 : Step(2786): len = 369641, overlap = 145.563
PHY-3002 : Step(2787): len = 366822, overlap = 146.719
PHY-3002 : Step(2788): len = 363015, overlap = 146.531
PHY-3002 : Step(2789): len = 360549, overlap = 148.594
PHY-3002 : Step(2790): len = 357559, overlap = 149.719
PHY-3002 : Step(2791): len = 356190, overlap = 149.594
PHY-3002 : Step(2792): len = 353630, overlap = 152.625
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 7.04927e-05
PHY-3002 : Step(2793): len = 364143, overlap = 134.375
PHY-3002 : Step(2794): len = 375198, overlap = 109.656
PHY-3002 : Step(2795): len = 380175, overlap = 96.9375
PHY-3002 : Step(2796): len = 387419, overlap = 82.5938
PHY-3002 : Step(2797): len = 394718, overlap = 76.3125
PHY-3002 : Step(2798): len = 397118, overlap = 69.5313
PHY-3002 : Step(2799): len = 398199, overlap = 68.1563
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000140985
PHY-3002 : Step(2800): len = 411275, overlap = 47.4688
PHY-3002 : Step(2801): len = 421805, overlap = 39.4375
PHY-3002 : Step(2802): len = 432408, overlap = 33.1875
PHY-3002 : Step(2803): len = 444295, overlap = 25.8438
PHY-3002 : Step(2804): len = 449027, overlap = 25.4688
PHY-3002 : Step(2805): len = 451850, overlap = 26.9375
PHY-3002 : Step(2806): len = 453243, overlap = 21.9688
PHY-3002 : Step(2807): len = 453917, overlap = 18.2813
PHY-3002 : Step(2808): len = 452547, overlap = 16.625
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000281971
PHY-3002 : Step(2809): len = 465890, overlap = 14.9688
PHY-3002 : Step(2810): len = 472975, overlap = 9
PHY-3002 : Step(2811): len = 482542, overlap = 4.78125
PHY-3002 : Step(2812): len = 489118, overlap = 5
PHY-3002 : Step(2813): len = 492406, overlap = 7.3125
PHY-3002 : Step(2814): len = 495685, overlap = 8.65625
PHY-3002 : Step(2815): len = 494799, overlap = 9.53125
PHY-3002 : Step(2816): len = 494097, overlap = 8.65625
PHY-3002 : Step(2817): len = 493423, overlap = 8.75
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000563941
PHY-3002 : Step(2818): len = 506267, overlap = 4.71875
PHY-3002 : Step(2819): len = 517420, overlap = 3.84375
PHY-3002 : Step(2820): len = 523771, overlap = 3.3125
PHY-3002 : Step(2821): len = 527869, overlap = 2.28125
PHY-3002 : Step(2822): len = 534955, overlap = 2.34375
PHY-3002 : Step(2823): len = 534782, overlap = 1.65625
PHY-3002 : Step(2824): len = 535111, overlap = 0.96875
PHY-3002 : Step(2825): len = 535007, overlap = 1.1875
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 35%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.30385e+06, over cnt = 604(1%), over = 782, worst = 4
PHY-1002 : len = 1.3085e+06, over cnt = 317(0%), over = 392, worst = 4
PHY-1002 : len = 1.30834e+06, over cnt = 192(0%), over = 230, worst = 4
PHY-1002 : len = 1.30784e+06, over cnt = 141(0%), over = 166, worst = 4
PHY-1002 : len = 1.30634e+06, over cnt = 97(0%), over = 120, worst = 4
PHY-1001 : End global iterations;  1.345177s wall, 2.062500s user + 0.031250s system = 2.093750s CPU (155.6%)

PHY-1001 : Congestion index: top1 = 62.50, top5 = 53.75, top10 = 48.13, top15 = 43.13.
PHY-3001 : End congestion estimation;  2.156236s wall, 2.859375s user + 0.046875s system = 2.906250s CPU (134.8%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7550 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.679345s wall, 0.671875s user + 0.015625s system = 0.687500s CPU (101.2%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000592971
PHY-3002 : Step(2826): len = 533014, overlap = 15.5625
PHY-3002 : Step(2827): len = 523969, overlap = 15.5313
PHY-3002 : Step(2828): len = 513761, overlap = 14.5938
PHY-3002 : Step(2829): len = 504811, overlap = 14.2188
PHY-3002 : Step(2830): len = 496137, overlap = 14.5625
PHY-3002 : Step(2831): len = 487572, overlap = 16.9375
PHY-3002 : Step(2832): len = 480187, overlap = 20.0313
PHY-3002 : Step(2833): len = 474753, overlap = 19.5
PHY-3002 : Step(2834): len = 468694, overlap = 20.6875
PHY-3002 : Step(2835): len = 464870, overlap = 23.2813
PHY-3002 : Step(2836): len = 462250, overlap = 26.75
PHY-3002 : Step(2837): len = 460012, overlap = 27.0938
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00118594
PHY-3002 : Step(2838): len = 470682, overlap = 18.4688
PHY-3002 : Step(2839): len = 477267, overlap = 16.75
PHY-3002 : Step(2840): len = 481506, overlap = 16.1875
PHY-3002 : Step(2841): len = 484695, overlap = 16.25
PHY-3002 : Step(2842): len = 488874, overlap = 17.6563
PHY-3002 : Step(2843): len = 492588, overlap = 16.6875
PHY-3002 : Step(2844): len = 493816, overlap = 16.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00237188
PHY-3002 : Step(2845): len = 500794, overlap = 13.875
PHY-3002 : Step(2846): len = 505925, overlap = 10.1875
PHY-3002 : Step(2847): len = 509464, overlap = 9.6875
PHY-3002 : Step(2848): len = 516279, overlap = 6.21875
PHY-3002 : Step(2849): len = 519868, overlap = 6.375
PHY-3002 : Step(2850): len = 521587, overlap = 6
PHY-3002 : Step(2851): len = 524289, overlap = 7.375
PHY-3002 : Step(2852): len = 528300, overlap = 5.875
PHY-3002 : Step(2853): len = 529871, overlap = 5.40625
PHY-3002 : Step(2854): len = 530681, overlap = 6.9375
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00456166
PHY-3002 : Step(2855): len = 535198, overlap = 3.3125
PHY-3002 : Step(2856): len = 538654, overlap = 4.4375
PHY-3002 : Step(2857): len = 541965, overlap = 3.40625
PHY-3002 : Step(2858): len = 544633, overlap = 3.21875
PHY-3002 : Step(2859): len = 546920, overlap = 3.15625
PHY-3002 : Step(2860): len = 549081, overlap = 4.71875
PHY-3002 : Step(2861): len = 552332, overlap = 5.5
PHY-3002 : Step(2862): len = 555147, overlap = 4.6875
PHY-3002 : Step(2863): len = 556851, overlap = 5.21875
PHY-3002 : Step(2864): len = 559064, overlap = 3.625
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00867872
PHY-3002 : Step(2865): len = 560461, overlap = 1.75
PHY-3002 : Step(2866): len = 563655, overlap = 2.875
PHY-3002 : Step(2867): len = 566845, overlap = 1.875
PHY-3002 : Step(2868): len = 568507, overlap = 2.53125
PHY-3002 : Step(2869): len = 570370, overlap = 2.4375
PHY-3002 : Step(2870): len = 572511, overlap = 3.6875
PHY-3002 : Step(2871): len = 574696, overlap = 2.625
PHY-3002 : Step(2872): len = 576190, overlap = 3.875
PHY-3002 : Step(2873): len = 577720, overlap = 2.375
PHY-3002 : Step(2874): len = 580911, overlap = 3.53125
PHY-3002 : Step(2875): len = 582246, overlap = 2.4375
PHY-3002 : Step(2876): len = 582376, overlap = 2.4375
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.0164026
PHY-3002 : Step(2877): len = 583709, overlap = 2.46875
PHY-3002 : Step(2878): len = 585925, overlap = 2.3125
PHY-3002 : Step(2879): len = 587818, overlap = 1.96875
PHY-3002 : Step(2880): len = 588590, overlap = 2.09375
PHY-3002 : Step(2881): len = 589934, overlap = 1.9375
PHY-3002 : Step(2882): len = 590915, overlap = 2
PHY-3002 : Step(2883): len = 592684, overlap = 1.75
PHY-3002 : Step(2884): len = 593764, overlap = 2.59375
PHY-3002 : Step(2885): len = 594330, overlap = 1.1875
PHY-3002 : Step(2886): len = 595103, overlap = 1.71875
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 74.47 peak overflow 1.16
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.48642e+06, over cnt = 282(0%), over = 345, worst = 3
PHY-1002 : len = 1.48744e+06, over cnt = 178(0%), over = 202, worst = 3
PHY-1002 : len = 1.48778e+06, over cnt = 125(0%), over = 141, worst = 3
PHY-1002 : len = 1.48753e+06, over cnt = 96(0%), over = 110, worst = 3
PHY-1002 : len = 1.48652e+06, over cnt = 65(0%), over = 75, worst = 2
PHY-1001 : End global iterations;  1.343009s wall, 2.218750s user + 0.000000s system = 2.218750s CPU (165.2%)

PHY-1001 : Congestion index: top1 = 61.88, top5 = 50.63, top10 = 45.00, top15 = 41.25.
PHY-1001 : End incremental global routing;  2.133988s wall, 3.015625s user + 0.000000s system = 3.015625s CPU (141.3%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7550 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.648532s wall, 0.671875s user + 0.015625s system = 0.687500s CPU (106.0%)

OPT-1001 : 21 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 33 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 7193 has valid locations, 167 needs to be replaced
PHY-3001 : design contains 7396 instances, 5618 luts, 1606 seqs, 101 slices, 15 macros(101 instances: 63 mslices 38 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 616458
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 36%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.41075e+06, over cnt = 288(0%), over = 349, worst = 2
PHY-1002 : len = 1.41158e+06, over cnt = 182(0%), over = 204, worst = 2
PHY-1002 : len = 1.41189e+06, over cnt = 119(0%), over = 130, worst = 2
PHY-1002 : len = 1.4112e+06, over cnt = 84(0%), over = 93, worst = 2
PHY-1002 : len = 1.41062e+06, over cnt = 53(0%), over = 57, worst = 2
PHY-1001 : End global iterations;  1.325104s wall, 2.031250s user + 0.062500s system = 2.093750s CPU (158.0%)

PHY-1001 : Congestion index: top1 = 61.88, top5 = 49.38, top10 = 43.13, top15 = 40.00.
PHY-3001 : End congestion estimation;  2.988521s wall, 3.781250s user + 0.062500s system = 3.843750s CPU (128.6%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7696 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.550819s wall, 0.546875s user + 0.000000s system = 0.546875s CPU (99.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(2887): len = 615347, overlap = 0
PHY-3002 : Step(2888): len = 615347, overlap = 0
PHY-3002 : Step(2889): len = 614884, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 36%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.41068e+06, over cnt = 83(0%), over = 91, worst = 2
PHY-1002 : len = 1.41091e+06, over cnt = 60(0%), over = 65, worst = 2
PHY-1002 : len = 1.41093e+06, over cnt = 49(0%), over = 53, worst = 2
PHY-1002 : len = 1.41092e+06, over cnt = 47(0%), over = 51, worst = 2
PHY-1002 : len = 1.4109e+06, over cnt = 44(0%), over = 48, worst = 2
PHY-1001 : End global iterations;  0.768282s wall, 0.781250s user + 0.000000s system = 0.781250s CPU (101.7%)

PHY-1001 : Congestion index: top1 = 61.25, top5 = 49.38, top10 = 43.75, top15 = 40.00.
PHY-3001 : End congestion estimation;  1.433395s wall, 1.484375s user + 0.000000s system = 1.484375s CPU (103.6%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7696 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.552256s wall, 0.546875s user + 0.000000s system = 0.546875s CPU (99.0%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00722128
PHY-3002 : Step(2890): len = 614978, overlap = 1.71875
PHY-3002 : Step(2891): len = 614978, overlap = 1.71875
PHY-3001 : Final: Len = 614978, Over = 1.71875
PHY-3001 : End incremental placement;  6.060180s wall, 6.953125s user + 0.281250s system = 7.234375s CPU (119.4%)

OPT-1001 : End high-fanout net optimization;  9.811483s wall, 11.734375s user + 0.312500s system = 12.046875s CPU (122.8%)

OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.42089e+06, over cnt = 281(0%), over = 343, worst = 2
PHY-1002 : len = 1.4219e+06, over cnt = 179(0%), over = 204, worst = 2
PHY-1002 : len = 1.42225e+06, over cnt = 114(0%), over = 122, worst = 2
PHY-1002 : len = 1.42204e+06, over cnt = 75(0%), over = 82, worst = 2
PHY-1002 : len = 1.42068e+06, over cnt = 55(0%), over = 59, worst = 2
PHY-1001 : End global iterations;  1.271304s wall, 2.093750s user + 0.031250s system = 2.125000s CPU (167.2%)

PHY-1001 : Congestion index: top1 = 61.25, top5 = 49.38, top10 = 43.75, top15 = 40.63.
OPT-1001 : End congestion update;  1.970918s wall, 2.796875s user + 0.031250s system = 2.828125s CPU (143.5%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 7696 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.536551s wall, 0.515625s user + 0.000000s system = 0.515625s CPU (96.1%)

OPT-1001 : Start: WNS 36 TNS 0 NUM_FEPS 0
OPT-1001 : Iter 1: improved WNS 836 TNS 0 NUM_FEPS 0 with 16 cells processed and 5054 slack improved
OPT-1001 : Iter 2: improved WNS 1136 TNS 0 NUM_FEPS 0 with 16 cells processed and 7204 slack improved
OPT-1001 : Iter 3: improved WNS 1136 TNS 0 NUM_FEPS 0 with 8 cells processed and 2968 slack improved
OPT-1001 : Iter 4: improved WNS 1136 TNS 0 NUM_FEPS 0 with 7 cells processed and 3854 slack improved
OPT-1001 : Iter 5: improved WNS 1136 TNS 0 NUM_FEPS 0 with 6 cells processed and 1968 slack improved
OPT-1001 : Iter 6: improved WNS 1136 TNS 0 NUM_FEPS 0 with 4 cells processed and 1484 slack improved
OPT-1001 : End global optimization;  4.015252s wall, 4.843750s user + 0.031250s system = 4.875000s CPU (121.4%)

OPT-1001 : End physical optimization;  13.838537s wall, 16.687500s user + 0.343750s system = 17.031250s CPU (123.1%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 5618 LUT to BLE ...
SYN-4008 : Packed 5618 LUT and 623 SEQ to BLE.
SYN-4003 : Packing 983 remaining SEQ's ...
SYN-4005 : Packed 976 SEQ with LUT/SLICE
SYN-4006 : 4020 single LUT's are left
SYN-4006 : 7 single SEQ's are left
SYN-4011 : Packing model "CortexM0_SoC" (AL_USER_NORMAL) with 5625/5799 primitive instances ...
PHY-3001 : End packing;  1.469569s wall, 1.484375s user + 0.000000s system = 1.484375s CPU (101.0%)

PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 3459 instances
RUN-1001 : 1693 mslices, 1693 lslices, 33 pads, 32 brams, 3 dsps
RUN-1001 : There are total 7299 nets
RUN-1001 : 2785 nets have 2 pins
RUN-1001 : 3194 nets have [3 - 5] pins
RUN-1001 : 738 nets have [6 - 10] pins
RUN-1001 : 320 nets have [11 - 20] pins
RUN-1001 : 260 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-3001 : design contains 3457 instances, 3386 slices, 15 macros(101 instances: 63 mslices 38 lslices)
PHY-3001 : Cell area utilization is 41%
PHY-3001 : After packing: Len = 641965, Over = 24
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 41%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.4742e+06, over cnt = 304(0%), over = 367, worst = 3
PHY-1002 : len = 1.47511e+06, over cnt = 207(0%), over = 241, worst = 3
PHY-1002 : len = 1.47505e+06, over cnt = 128(0%), over = 144, worst = 3
PHY-1002 : len = 1.47482e+06, over cnt = 105(0%), over = 116, worst = 3
PHY-1002 : len = 1.47147e+06, over cnt = 86(0%), over = 94, worst = 2
PHY-1001 : End global iterations;  1.443875s wall, 2.078125s user + 0.062500s system = 2.140625s CPU (148.3%)

PHY-1001 : Congestion index: top1 = 63.75, top5 = 50.63, top10 = 45.00, top15 = 41.25.
PHY-3001 : End congestion estimation;  3.676834s wall, 4.296875s user + 0.078125s system = 4.375000s CPU (119.0%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7253 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.649591s wall, 0.671875s user + 0.015625s system = 0.687500s CPU (105.8%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000217014
PHY-3002 : Step(2892): len = 622299, overlap = 28
PHY-3002 : Step(2893): len = 609079, overlap = 33.5
PHY-3002 : Step(2894): len = 599418, overlap = 32.5
PHY-3002 : Step(2895): len = 588869, overlap = 37
PHY-3002 : Step(2896): len = 580604, overlap = 39
PHY-3002 : Step(2897): len = 573253, overlap = 45.75
PHY-3002 : Step(2898): len = 564305, overlap = 50
PHY-3002 : Step(2899): len = 557586, overlap = 59.25
PHY-3002 : Step(2900): len = 551750, overlap = 62.5
PHY-3002 : Step(2901): len = 545266, overlap = 63.75
PHY-3002 : Step(2902): len = 540543, overlap = 65.25
PHY-3002 : Step(2903): len = 535014, overlap = 68.25
PHY-3002 : Step(2904): len = 531202, overlap = 69.25
PHY-3002 : Step(2905): len = 526963, overlap = 77.5
PHY-3002 : Step(2906): len = 524348, overlap = 75.75
PHY-3002 : Step(2907): len = 522349, overlap = 78.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000434029
PHY-3002 : Step(2908): len = 538554, overlap = 54.75
PHY-3002 : Step(2909): len = 543114, overlap = 55.25
PHY-3002 : Step(2910): len = 548913, overlap = 49.25
PHY-3002 : Step(2911): len = 553685, overlap = 48
PHY-3002 : Step(2912): len = 558631, overlap = 46
PHY-3002 : Step(2913): len = 565230, overlap = 45.75
PHY-3002 : Step(2914): len = 571978, overlap = 39.25
PHY-3002 : Step(2915): len = 573557, overlap = 39.25
PHY-3002 : Step(2916): len = 575406, overlap = 36.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000852724
PHY-3002 : Step(2917): len = 586695, overlap = 32.75
PHY-3002 : Step(2918): len = 591298, overlap = 28.75
PHY-3002 : Step(2919): len = 595807, overlap = 27.5
PHY-3002 : Step(2920): len = 600884, overlap = 27
PHY-3002 : Step(2921): len = 605191, overlap = 24.5
PHY-3002 : Step(2922): len = 608838, overlap = 23
PHY-3002 : Step(2923): len = 611957, overlap = 21.25
PHY-3002 : Step(2924): len = 616188, overlap = 20.25
PHY-3002 : Step(2925): len = 619659, overlap = 19.5
PHY-3002 : Step(2926): len = 621122, overlap = 19.25
PHY-3002 : Step(2927): len = 622682, overlap = 18.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00164091
PHY-3002 : Step(2928): len = 629205, overlap = 17.75
PHY-3002 : Step(2929): len = 633152, overlap = 15.5
PHY-3002 : Step(2930): len = 636575, overlap = 12
PHY-3002 : Step(2931): len = 640677, overlap = 9.25
PHY-3002 : Step(2932): len = 642720, overlap = 9.5
PHY-3002 : Step(2933): len = 644744, overlap = 9.5
PHY-3002 : Step(2934): len = 648029, overlap = 10.5
PHY-3002 : Step(2935): len = 649465, overlap = 11.25
PHY-3002 : Step(2936): len = 650942, overlap = 11.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.00295631
PHY-3002 : Step(2937): len = 654625, overlap = 9
PHY-3002 : Step(2938): len = 657699, overlap = 8.5
PHY-3002 : Step(2939): len = 660253, overlap = 9.75
PHY-3002 : Step(2940): len = 662301, overlap = 8.25
PHY-3002 : Step(2941): len = 664197, overlap = 7.75
PHY-3002 : Step(2942): len = 665432, overlap = 7.75
PHY-3002 : Step(2943): len = 666685, overlap = 7.25
PHY-3002 : Step(2944): len = 668096, overlap = 6.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00498177
PHY-3002 : Step(2945): len = 670234, overlap = 6.75
PHY-3002 : Step(2946): len = 672784, overlap = 7.25
PHY-3002 : Step(2947): len = 674984, overlap = 7.5
PHY-3002 : Step(2948): len = 676125, overlap = 8.25
PHY-3002 : Step(2949): len = 677285, overlap = 7
PHY-3002 : Step(2950): len = 678495, overlap = 7
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  4.315664s wall, 3.578125s user + 2.859375s system = 6.437500s CPU (149.2%)

PHY-3001 : Trial Legalized: Len = 692197
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 41%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.5875e+06, over cnt = 345(0%), over = 398, worst = 3
PHY-1002 : len = 1.58826e+06, over cnt = 253(0%), over = 284, worst = 3
PHY-1002 : len = 1.58752e+06, over cnt = 179(0%), over = 204, worst = 3
PHY-1002 : len = 1.58439e+06, over cnt = 127(0%), over = 143, worst = 3
PHY-1002 : len = 1.58174e+06, over cnt = 96(0%), over = 107, worst = 3
PHY-1001 : End global iterations;  1.439083s wall, 2.171875s user + 0.031250s system = 2.203125s CPU (153.1%)

PHY-1001 : Congestion index: top1 = 68.13, top5 = 56.25, top10 = 50.63, top15 = 45.63.
PHY-3001 : End congestion estimation;  2.319874s wall, 3.046875s user + 0.031250s system = 3.078125s CPU (132.7%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7253 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.569440s wall, 0.625000s user + 0.015625s system = 0.640625s CPU (112.5%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000599205
PHY-3002 : Step(2951): len = 665163, overlap = 8.25
PHY-3002 : Step(2952): len = 655409, overlap = 8.25
PHY-3002 : Step(2953): len = 644976, overlap = 9
PHY-3002 : Step(2954): len = 637803, overlap = 11
PHY-3002 : Step(2955): len = 631075, overlap = 15.5
PHY-3002 : Step(2956): len = 626817, overlap = 16.75
PHY-3002 : Step(2957): len = 622083, overlap = 20.5
PHY-3002 : Step(2958): len = 618375, overlap = 21.75
PHY-3002 : Step(2959): len = 616485, overlap = 25.5
PHY-3002 : Step(2960): len = 612715, overlap = 28.5
PHY-3002 : Step(2961): len = 611561, overlap = 27.75
PHY-3002 : Step(2962): len = 610964, overlap = 26.75
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.043705s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (107.3%)

PHY-3001 : Legalized: Len = 618611, Over = 0
PHY-3001 : Spreading special nets. 6 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.024989s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (62.5%)

PHY-3001 : 6 instances has been re-located, deltaX = 1, deltaY = 4, maxDist = 1.
PHY-3001 : Final: Len = 618797, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.43068e+06, over cnt = 316(0%), over = 366, worst = 3
PHY-1002 : len = 1.43192e+06, over cnt = 213(0%), over = 242, worst = 3
PHY-1002 : len = 1.43077e+06, over cnt = 138(0%), over = 158, worst = 3
PHY-1002 : len = 1.42894e+06, over cnt = 74(0%), over = 85, worst = 3
PHY-1002 : len = 1.42853e+06, over cnt = 55(0%), over = 63, worst = 2
PHY-1001 : End global iterations;  1.139635s wall, 1.828125s user + 0.015625s system = 1.843750s CPU (161.8%)

PHY-1001 : Congestion index: top1 = 72.50, top5 = 59.38, top10 = 50.00, top15 = 45.63.
PHY-1001 : End incremental global routing;  1.858231s wall, 2.546875s user + 0.015625s system = 2.562500s CPU (137.9%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7253 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.565766s wall, 0.562500s user + 0.000000s system = 0.562500s CPU (99.4%)

OPT-1001 : 1 high-fanout net processed.
PHY-3001 : Start incremental placement ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 33 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3420 has valid locations, 6 needs to be replaced
PHY-3001 : design contains 3462 instances, 3391 slices, 15 macros(101 instances: 63 mslices 38 lslices)
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 620130
PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 41%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.43262e+06, over cnt = 321(0%), over = 372, worst = 3
PHY-1002 : len = 1.43379e+06, over cnt = 216(0%), over = 245, worst = 3
PHY-1002 : len = 1.43273e+06, over cnt = 143(0%), over = 163, worst = 3
PHY-1002 : len = 1.43123e+06, over cnt = 80(0%), over = 91, worst = 3
PHY-1002 : len = 1.43082e+06, over cnt = 60(0%), over = 68, worst = 2
PHY-1001 : End global iterations;  1.191918s wall, 1.953125s user + 0.000000s system = 1.953125s CPU (163.9%)

PHY-1001 : Congestion index: top1 = 72.50, top5 = 59.38, top10 = 51.88, top15 = 45.00.
PHY-3001 : End congestion estimation;  3.167993s wall, 3.937500s user + 0.000000s system = 3.937500s CPU (124.3%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7257 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.577528s wall, 0.578125s user + 0.015625s system = 0.593750s CPU (102.8%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(2963): len = 619618, overlap = 0
PHY-3002 : Step(2964): len = 619618, overlap = 0
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 41%
PHY-3001 : Analyzing congestion ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Incremental mode ON
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.42925e+06, over cnt = 57(0%), over = 65, worst = 2
PHY-1002 : len = 1.42928e+06, over cnt = 53(0%), over = 61, worst = 2
PHY-1002 : len = 1.42919e+06, over cnt = 48(0%), over = 56, worst = 2
PHY-1002 : len = 1.42596e+06, over cnt = 39(0%), over = 44, worst = 2
PHY-1002 : len = 1.42594e+06, over cnt = 37(0%), over = 42, worst = 2
PHY-1001 : End global iterations;  0.687319s wall, 0.656250s user + 0.000000s system = 0.656250s CPU (95.5%)

PHY-1001 : Congestion index: top1 = 72.50, top5 = 59.38, top10 = 51.88, top15 = 44.38.
PHY-3001 : End congestion estimation;  1.332507s wall, 1.312500s user + 0.000000s system = 1.312500s CPU (98.5%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7257 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.590183s wall, 0.593750s user + 0.015625s system = 0.609375s CPU (103.3%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.00123405
PHY-3002 : Step(2965): len = 619552, overlap = 0.25
PHY-3002 : Step(2966): len = 619552, overlap = 0.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.009791s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (159.6%)

PHY-3001 : Legalized: Len = 619539, Over = 0
PHY-3001 : End spreading;  0.020153s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (155.1%)

PHY-3001 : Final: Len = 619539, Over = 0
PHY-3001 : End incremental placement;  6.115171s wall, 6.843750s user + 0.093750s system = 6.937500s CPU (113.4%)

OPT-1001 : End high-fanout net optimization;  9.737075s wall, 11.203125s user + 0.109375s system = 11.312500s CPU (116.2%)

OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.43239e+06, over cnt = 314(0%), over = 365, worst = 3
PHY-1002 : len = 1.43358e+06, over cnt = 212(0%), over = 242, worst = 3
PHY-1002 : len = 1.43252e+06, over cnt = 136(0%), over = 157, worst = 3
PHY-1002 : len = 1.42882e+06, over cnt = 71(0%), over = 80, worst = 3
PHY-1002 : len = 1.42718e+06, over cnt = 42(0%), over = 47, worst = 2
PHY-1001 : End global iterations;  1.181574s wall, 1.937500s user + 0.062500s system = 2.000000s CPU (169.3%)

PHY-1001 : Congestion index: top1 = 71.88, top5 = 59.38, top10 = 50.63, top15 = 45.63.
OPT-1001 : End congestion update;  1.937153s wall, 2.703125s user + 0.093750s system = 2.796875s CPU (144.4%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 7257 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.479633s wall, 0.484375s user + 0.000000s system = 0.484375s CPU (101.0%)

OPT-1001 : Start: WNS 422 TNS 0 NUM_FEPS 0
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 33 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3426 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 3462 instances, 3391 slices, 15 macros(101 instances: 63 mslices 38 lslices)
PHY-3001 : Cell area utilization is 41%
PHY-3001 : Initial: Len = 622952, Over = 0
PHY-3001 : End spreading;  0.022253s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (70.2%)

PHY-3001 : Final: Len = 622952, Over = 0
PHY-3001 : End incremental legalization;  0.242021s wall, 0.328125s user + 0.046875s system = 0.375000s CPU (154.9%)

OPT-1001 : Iter 1: improved WNS 1715 TNS 0 NUM_FEPS 0 with 16 cells processed and 3645 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 33 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3426 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 3462 instances, 3391 slices, 15 macros(101 instances: 63 mslices 38 lslices)
PHY-3001 : Cell area utilization is 41%
PHY-3001 : Initial: Len = 625880, Over = 0
PHY-3001 : End spreading;  0.025563s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (61.1%)

PHY-3001 : Final: Len = 625880, Over = 0
PHY-3001 : End incremental legalization;  0.220707s wall, 0.312500s user + 0.000000s system = 0.312500s CPU (141.6%)

OPT-1001 : Iter 2: improved WNS 2029 TNS 0 NUM_FEPS 0 with 15 cells processed and 5446 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 33 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3426 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 3462 instances, 3391 slices, 15 macros(101 instances: 63 mslices 38 lslices)
PHY-3001 : Cell area utilization is 41%
PHY-3001 : Initial: Len = 627240, Over = 0
PHY-3001 : End spreading;  0.017361s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (90.0%)

PHY-3001 : Final: Len = 627240, Over = 0
PHY-3001 : End incremental legalization;  0.203806s wall, 0.234375s user + 0.015625s system = 0.250000s CPU (122.7%)

OPT-1001 : Iter 3: improved WNS 2253 TNS 0 NUM_FEPS 0 with 7 cells processed and 1424 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 33 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3426 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 3462 instances, 3391 slices, 15 macros(101 instances: 63 mslices 38 lslices)
PHY-3001 : Cell area utilization is 41%
PHY-3001 : Initial: Len = 628842, Over = 0
PHY-3001 : End spreading;  0.020453s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (76.4%)

PHY-3001 : Final: Len = 628842, Over = 0
PHY-3001 : End incremental legalization;  0.208999s wall, 0.312500s user + 0.015625s system = 0.328125s CPU (157.0%)

OPT-1001 : Iter 4: improved WNS 2454 TNS 0 NUM_FEPS 0 with 8 cells processed and 1014 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 33 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3426 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 3462 instances, 3391 slices, 15 macros(101 instances: 63 mslices 38 lslices)
PHY-3001 : Cell area utilization is 41%
PHY-3001 : Initial: Len = 631600, Over = 0
PHY-3001 : End spreading;  0.018785s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (83.2%)

PHY-3001 : Final: Len = 631600, Over = 0
PHY-3001 : End incremental legalization;  0.205086s wall, 0.203125s user + 0.031250s system = 0.234375s CPU (114.3%)

OPT-1001 : Iter 5: improved WNS 2622 TNS 0 NUM_FEPS 0 with 13 cells processed and 3481 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 33 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3426 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 3462 instances, 3391 slices, 15 macros(101 instances: 63 mslices 38 lslices)
PHY-3001 : Cell area utilization is 41%
PHY-3001 : Initial: Len = 636802, Over = 0
PHY-3001 : Spreading special nets. 1 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.025297s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (123.5%)

PHY-3001 : 2 instances has been re-located, deltaX = 0, deltaY = 0, maxDist = 0.
PHY-3001 : Final: Len = 636852, Over = 0
PHY-3001 : End incremental legalization;  0.238864s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (91.6%)

OPT-1001 : Iter 6: improved WNS 2792 TNS 0 NUM_FEPS 0 with 18 cells processed and 6653 slack improved
PHY-3001 : Start incremental legalization ...
PHY-1001 : Populate physical database on model CortexM0_SoC.
PHY-3001 : Initial placement ...
PHY-3001 : eco special cells: 1 has valid locations, 0 needs to be replaced
PHY-3001 : eco pad cells: 33 has valid locations, 0 needs to be replaced
PHY-3001 : eco cells: 3426 has valid locations, 0 needs to be replaced
PHY-3001 : design contains 3462 instances, 3391 slices, 15 macros(101 instances: 63 mslices 38 lslices)
PHY-3001 : Cell area utilization is 41%
PHY-3001 : Initial: Len = 637972, Over = 0
PHY-3001 : End spreading;  0.020213s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (77.3%)

PHY-3001 : Final: Len = 637972, Over = 0
PHY-3001 : End incremental legalization;  0.194603s wall, 0.250000s user + 0.015625s system = 0.265625s CPU (136.5%)

OPT-1001 : Iter 7: improved WNS 3037 TNS 0 NUM_FEPS 0 with 11 cells processed and 3784 slack improved
OPT-1001 : End path based optimization;  13.760543s wall, 15.062500s user + 0.281250s system = 15.343750s CPU (111.5%)

OPT-1001 : End physical optimization;  23.503663s wall, 26.265625s user + 0.390625s system = 26.656250s CPU (113.4%)

RUN-1003 : finish command "place" in  79.667225s wall, 126.218750s user + 13.343750s system = 139.562500s CPU (175.2%)

RUN-1004 : used memory is 1266 MB, reserved memory is 1416 MB, peak memory is 1901 MB
RUN-1002 : start command "report_area -io_info -file CortexM0_SOC_place.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC***

IO Statistics
#IO                        33
  #input                    8
  #output                  15
  #inout                   10

Utilization Statistics
#lut                     6459   out of  19600   32.95%
#reg                     1610   out of  19600    8.21%
#le                      6466
  #lut only              4856   out of   6466   75.10%
  #reg only                 7   out of   6466    0.11%
  #lut&reg               1603   out of   6466   24.79%
#dsp                        3   out of     29   10.34%
#bram                      32   out of     64   50.00%
  #bram9k                  32
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       33   out of    188   17.55%
  #ireg                     0
  #oreg                     6
  #treg                     0
#pll                        0   out of      4    0.00%


Detailed IO Report

     Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
    Col[3]         INPUT        F10        LVCMOS33          N/A          PULLUP      NONE    
    Col[2]         INPUT        C11        LVCMOS33          N/A          PULLUP      NONE    
    Col[1]         INPUT        D11        LVCMOS33          N/A          PULLUP      NONE    
    Col[0]         INPUT        E11        LVCMOS33          N/A          PULLUP      NONE    
     RSTn          INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
     RXD_1         INPUT        F12        LVCMOS33          N/A          PULLUP      NONE    
     SWCLK         INPUT         R2        LVCMOS33          N/A          PULLUP      NONE    
  System_clk       INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
    LED[7]        OUTPUT        H16        LVCMOS25           8            N/A        NONE    
    LED[6]        OUTPUT         F5        LVCMOS33           8            N/A        NONE    
    LED[5]        OUTPUT         P9        LVCMOS33           8            N/A        NONE    
    LED[4]        OUTPUT        A11        LVCMOS33           8            N/A        NONE    
    LED[3]        OUTPUT        K15        LVCMOS25           8            N/A        NONE    
    LED[2]        OUTPUT         D8        LVCMOS33           8            N/A        NONE    
    LED[1]        OUTPUT         E6        LVCMOS33           8            N/A        NONE    
    LED[0]        OUTPUT         K2        LVCMOS33           8            N/A        NONE    
  QN_IIC_SCL      OUTPUT         P7        LVCMOS33           8            NONE       OREG    
  QN_REF24MHz     OUTPUT        C13        LVCMOS33           8            N/A        NONE    
    Row[3]        OUTPUT         D9        LVCMOS33           8            NONE       OREG    
    Row[2]        OUTPUT         F9        LVCMOS33           8            NONE       OREG    
    Row[1]        OUTPUT        C10        LVCMOS33           8            NONE       OREG    
    Row[0]        OUTPUT        E10        LVCMOS33           8            NONE       OREG    
     TXD_1        OUTPUT        D12        LVCMOS33           8            NONE       NONE    
     IO[7]         INOUT        F16        LVCMOS33           8           PULLUP      NONE    
     IO[6]         INOUT        E16        LVCMOS33           8           PULLUP      NONE    
     IO[5]         INOUT        E13        LVCMOS33           8           PULLUP      NONE    
     IO[4]         INOUT        C16        LVCMOS33           8           PULLUP      NONE    
     IO[3]         INOUT        C15        LVCMOS33           8           PULLUP      NONE    
     IO[2]         INOUT        B16        LVCMOS33           8           PULLUP      NONE    
     IO[1]         INOUT        B15        LVCMOS33           8           PULLUP      NONE    
     IO[0]         INOUT        B14        LVCMOS33           8           PULLUP      NONE    
  QN_IIC_SDA       INOUT         L8        LVCMOS33           8           PULLUP      OREG    
     SWDIO         INOUT         P2        LVCMOS33           8           PULLUP      NONE    

Report Hierarchy Area:
+----------------------------------------------------------------------+
|Instance |Module       |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------------+
|top      |CortexM0_SoC |6466  |6370   |89     |1616   |32     |3      |
+----------------------------------------------------------------------+

RUN-1002 : start command "route"
RUN-1001 : Open license file E:/TD/license/Anlogic.lic
RUN-1001 : Print Route Property
RUN-1001 : -----------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  
RUN-1001 : -----------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      
RUN-1001 :     fix_hold     |    off     |       off        
RUN-1001 :       lcnp       |     5      |        5         
RUN-1001 :       mcnp       |     10     |        10        
RUN-1001 :    opt_timing    |   medium   |      medium      
RUN-1001 :   phy_sim_model  |    off     |       off        
RUN-1001 :     priority     |   timing   |      timing      
RUN-1001 :     swap_pin     |     on     |        on        
RUN-1001 : -----------------------------------------------
PHY-1001 : Route runs in 8 thread(s)
RUN-1001 : There are total 3464 instances
RUN-1001 : 1698 mslices, 1693 lslices, 33 pads, 32 brams, 3 dsps
RUN-1001 : There are total 7303 nets
RUN-1001 : 2783 nets have 2 pins
RUN-1001 : 3194 nets have [3 - 5] pins
RUN-1001 : 742 nets have [6 - 10] pins
RUN-1001 : 321 nets have [11 - 20] pins
RUN-1001 : 261 nets have [21 - 99] pins
RUN-1001 : 2 nets have 100+ pins
PHY-1001 : Start global routing ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 8 thread ...
PHY-1002 : len = 1.4517e+06, over cnt = 337(0%), over = 387, worst = 3
PHY-1002 : len = 1.45297e+06, over cnt = 240(0%), over = 271, worst = 3
PHY-1002 : len = 1.45256e+06, over cnt = 175(0%), over = 196, worst = 3
PHY-1002 : len = 1.44916e+06, over cnt = 87(0%), over = 93, worst = 2
PHY-1002 : len = 1.4167e+06, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.990375s wall, 1.515625s user + 0.015625s system = 1.531250s CPU (154.6%)

PHY-1001 : Congestion index: top1 = 71.25, top5 = 60.00, top10 = 51.25, top15 = 45.00.
PHY-1001 : Timing updates.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7257 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Optimize timing.
PHY-1001 : 30 out of 7303 nets being processed.
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 7257 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Pin swapping for better routability
PHY-1001 : Pin local connectivity score is improved from 754 to 6
PHY-1001 : End pin swap;  0.435423s wall, 0.437500s user + 0.000000s system = 0.437500s CPU (100.5%)

PHY-1001 : End global routing;  4.403250s wall, 4.984375s user + 0.031250s system = 5.015625s CPU (113.9%)

PHY-1001 : Start detail routing ...
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net LED_Interface/light_clk_gclk_net will be merged with clock LED_Interface/light_clk
PHY-1001 : net System_clk_pad will be routed on clock mesh
PHY-1001 : clock net u_logic/SWCLKTCK_pad_gclk_net will be merged with clock u_logic/SWCLKTCK_pad
PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Routed 0% nets.
PHY-1002 : len = 89632, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End Routed; 0.116798s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (93.6%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Routed 1% nets.
PHY-1002 : len = 110552, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End Routed; 0.618955s wall, 0.609375s user + 0.000000s system = 0.609375s CPU (98.5%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 110552, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End DR Iter 1; 0.005361s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Routed 40% nets.
PHY-1001 : Routed 47% nets.
PHY-1001 : Routed 56% nets.
PHY-1001 : Routed 70% nets.
PHY-1001 : Routed 97% nets.
PHY-1002 : len = 1.1754e+06, over cnt = 851(0%), over = 861, worst = 2
PHY-1001 : End Routed; 36.209280s wall, 57.578125s user + 0.781250s system = 58.359375s CPU (161.2%)

PHY-1001 : Update timing.....
PHY-1001 : 3026/7146(42%) critical/total net(s), WNS -6.836ns, TNS -1899.891ns, False end point 758.
PHY-1001 : End update timing;  1.785435s wall, 1.812500s user + 0.031250s system = 1.843750s CPU (103.3%)

PHY-1001 : ===== DR Iter 1 =====
PHY-1002 : len = 1.18402e+06, over cnt = 349(0%), over = 353, worst = 2
PHY-1001 : End DR Iter 1; 2.294465s wall, 2.984375s user + 0.046875s system = 3.031250s CPU (132.1%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1002 : len = 1.18734e+06, over cnt = 45(0%), over = 45, worst = 1
PHY-1001 : End DR Iter 2; 1.326106s wall, 1.359375s user + 0.015625s system = 1.375000s CPU (103.7%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1002 : len = 1.18795e+06, over cnt = 16(0%), over = 16, worst = 1
PHY-1001 : End DR Iter 3; 0.284934s wall, 0.312500s user + 0.000000s system = 0.312500s CPU (109.7%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1002 : len = 1.18826e+06, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 4; 0.293231s wall, 0.312500s user + 0.015625s system = 0.328125s CPU (111.9%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1002 : len = 1.18826e+06, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 5; 0.288824s wall, 0.296875s user + 0.000000s system = 0.296875s CPU (102.8%)

PHY-1001 : ===== DR Iter 6 =====
PHY-1002 : len = 1.18826e+06, over cnt = 1(0%), over = 1, worst = 1
PHY-1001 : End DR Iter 6; 0.300096s wall, 0.328125s user + 0.000000s system = 0.328125s CPU (109.3%)

PHY-1001 : LB ...
PHY-1001 : ===== LB Iter 1 =====
PHY-1002 : len = 1.18825e+06, over cnt = 0(0%), over = 0, worst = 0
PHY-1003 : Routed, final wirelength = 1.18825e+06
PHY-1001 : End LB Iter 1; 0.180117s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (95.4%)

PHY-1001 : 1 feed throughs used by 1 nets
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net LED_Interface/light_clk_gclk_net will be merged with clock LED_Interface/light_clk
PHY-1001 : net System_clk_pad will be routed on clock mesh
PHY-1001 : clock net u_logic/SWCLKTCK_pad_gclk_net will be merged with clock u_logic/SWCLKTCK_pad
PHY-1001 : eco open net = 0
PHY-1001 : End detail routing;  48.640878s wall, 70.765625s user + 1.000000s system = 71.765625s CPU (147.5%)

PHY-1001 : Routing violations:
PHY-1001 : End of Routing Violations.
RUN-1003 : finish command "route" in  53.498129s wall, 76.171875s user + 1.046875s system = 77.218750s CPU (144.3%)

RUN-1004 : used memory is 1346 MB, reserved memory is 1492 MB, peak memory is 1901 MB
RUN-1002 : start command "report_area -io_info -file CortexM0_SOC_phy.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC***

IO Statistics
#IO                        33
  #input                    8
  #output                  15
  #inout                   10

Utilization Statistics
#lut                     6460   out of  19600   32.96%
#reg                     1610   out of  19600    8.21%
#le                      6467
  #lut only              4857   out of   6467   75.10%
  #reg only                 7   out of   6467    0.11%
  #lut&reg               1603   out of   6467   24.79%
#dsp                        3   out of     29   10.34%
#bram                      32   out of     64   50.00%
  #bram9k                  32
  #fifo9k                   0
#bram32k                    0   out of     16    0.00%
#pad                       33   out of    188   17.55%
  #ireg                     0
  #oreg                     6
  #treg                     0
#pll                        0   out of      4    0.00%
#gclk                       3   out of     16   18.75%


Detailed IO Report

     Name        Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
    Col[3]         INPUT        F10        LVCMOS33          N/A          PULLUP      NONE    
    Col[2]         INPUT        C11        LVCMOS33          N/A          PULLUP      NONE    
    Col[1]         INPUT        D11        LVCMOS33          N/A          PULLUP      NONE    
    Col[0]         INPUT        E11        LVCMOS33          N/A          PULLUP      NONE    
     RSTn          INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
     RXD_1         INPUT        F12        LVCMOS33          N/A          PULLUP      NONE    
     SWCLK         INPUT         R2        LVCMOS33          N/A          PULLUP      NONE    
  System_clk       INPUT         R7        LVCMOS33          N/A          PULLUP      NONE    
    LED[7]        OUTPUT        H16        LVCMOS25           8            N/A        NONE    
    LED[6]        OUTPUT         F5        LVCMOS33           8            N/A        NONE    
    LED[5]        OUTPUT         P9        LVCMOS33           8            N/A        NONE    
    LED[4]        OUTPUT        A11        LVCMOS33           8            N/A        NONE    
    LED[3]        OUTPUT        K15        LVCMOS25           8            N/A        NONE    
    LED[2]        OUTPUT         D8        LVCMOS33           8            N/A        NONE    
    LED[1]        OUTPUT         E6        LVCMOS33           8            N/A        NONE    
    LED[0]        OUTPUT         K2        LVCMOS33           8            N/A        NONE    
  QN_IIC_SCL      OUTPUT         P7        LVCMOS33           8            NONE       OREG    
  QN_REF24MHz     OUTPUT        C13        LVCMOS33           8            N/A        NONE    
    Row[3]        OUTPUT         D9        LVCMOS33           8            NONE       OREG    
    Row[2]        OUTPUT         F9        LVCMOS33           8            NONE       OREG    
    Row[1]        OUTPUT        C10        LVCMOS33           8            NONE       OREG    
    Row[0]        OUTPUT        E10        LVCMOS33           8            NONE       OREG    
     TXD_1        OUTPUT        D12        LVCMOS33           8            NONE       NONE    
     IO[7]         INOUT        F16        LVCMOS33           8           PULLUP      NONE    
     IO[6]         INOUT        E16        LVCMOS33           8           PULLUP      NONE    
     IO[5]         INOUT        E13        LVCMOS33           8           PULLUP      NONE    
     IO[4]         INOUT        C16        LVCMOS33           8           PULLUP      NONE    
     IO[3]         INOUT        C15        LVCMOS33           8           PULLUP      NONE    
     IO[2]         INOUT        B16        LVCMOS33           8           PULLUP      NONE    
     IO[1]         INOUT        B15        LVCMOS33           8           PULLUP      NONE    
     IO[0]         INOUT        B14        LVCMOS33           8           PULLUP      NONE    
  QN_IIC_SDA       INOUT         L8        LVCMOS33           8           PULLUP      OREG    
     SWDIO         INOUT         P2        LVCMOS33           8           PULLUP      NONE    

Report Hierarchy Area:
+----------------------------------------------------------------------+
|Instance |Module       |le    |lut    |ripple |seq    |bram   |dsp    |
+----------------------------------------------------------------------+
|top      |CortexM0_SoC |6467  |6371   |89     |1616   |32     |3      |
+----------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout    Nets  
    #1         1       2750  
    #2         2       2036  
    #3         3       718   
    #4         4       440   
    #5        5-10     791   
    #6       11-50     515   
    #7       51-100     15   
  Average     3.88           

RUN-1002 : start command "export_db CortexM0_SOC_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported flow parameters
RUN-1003 : finish command "export_db CortexM0_SOC_pr.db" in  3.078772s wall, 3.000000s user + 0.062500s system = 3.062500s CPU (99.5%)

RUN-1004 : used memory is 1346 MB, reserved memory is 1492 MB, peak memory is 1901 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 13, tpin num: 36868, tnet num: 7257, tinst num: 3463, tnode num: 41521, tedge num: 62400.
TMR-2508 : Levelizing timing graph completed, there are 45 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  1.061549s wall, 1.109375s user + 0.000000s system = 1.109375s CPU (104.5%)

RUN-1004 : used memory is 1354 MB, reserved memory is 1491 MB, peak memory is 1901 MB
RUN-1002 : start command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file CortexM0_SOC_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : clock net LED_Interface/light_clk_gclk_net will be merged with clock LED_Interface/light_clk
PHY-1001 : net System_clk_pad will be routed on clock mesh
PHY-1001 : clock net u_logic/SWCLKTCK_pad_gclk_net will be merged with clock u_logic/SWCLKTCK_pad
PHY-1001 : eco open net = 0
TMR-2504 : Update delay of 7257 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 1 clocks from SDC.
TMR-3004 : Start mapping sdc constraints, there are 0 constraints in total.
TMR-3005 : Start mapping report constraints, there are 0 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : Number of clock constraints = 1. Number of clock nets = 3 (2 unconstrainted).
TMR-5009 WARNING: No clock constraint on 2 clock net(s): 
	LED_Interface/light_clk
	u_logic/SWCLKTCK_pad
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in CortexM0_SOC_phy.timing, timing summary in CortexM0_SOC_phy.tsm.
RUN-1003 : finish command "report_timing -mode FINAL -net_info -ep_num 3 -path_num 3 -file CortexM0_SOC_phy.timing" in  2.352911s wall, 2.375000s user + 0.031250s system = 2.406250s CPU (102.3%)

RUN-1004 : used memory is 1685 MB, reserved memory is 1815 MB, peak memory is 1901 MB
RUN-1002 : start command "bitgen -bit CortexM0_SOC.bit -version 0X00 -g ucode:101000000000000000000000"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 8 threads.
BIT-1002 : Init instances completely, inst num: 3465
BIT-1002 : Init pips with 8 threads.
BIT-1002 : Init pips completely, net num: 7303, pip num: 91915
BIT-1003 : Multithreading accelaration with 8 threads.
BIT-1003 : Generate bitstream completely, there are 2866 valid insts, and 241216 bits set as '1'.
BIT-1004 : PLL setting string = 0000
BIT-1004 : Generate bits file CortexM0_SOC.bit.
RUN-1003 : finish command "bitgen -bit CortexM0_SOC.bit -version 0X00 -g ucode:101000000000000000000000" in  13.899877s wall, 98.890625s user + 0.328125s system = 99.218750s CPU (713.8%)

RUN-1004 : used memory is 1774 MB, reserved memory is 1898 MB, peak memory is 1901 MB
RUN-1002 : start command "download -bit CortexM0_SOC.bit -mode jtag -spd 9 -sec 64 -cable 0"
PRG-2014 : Chip validation success: EAGLE_S20_BG256
RUN-1002 : start command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit CortexM0_SOC.bit"
PRG-3000 : BIT2VEC::JtagBitstream: completed! line_num = 1322, frame_num = 1259
RUN-1003 : finish command "bit_to_vec -chip EAGLE_S20_BG256 -m jtag -bit CortexM0_SOC.bit" in  1.500063s wall, 1.515625s user + 0.000000s system = 1.515625s CPU (101.0%)

RUN-1004 : used memory is 1869 MB, reserved memory is 1995 MB, peak memory is 1901 MB
RUN-1002 : start command "program -cable 0 -spd 9 -p"
RUN-1003 : finish command "program -cable 0 -spd 9 -p" in  7.074898s wall, 0.234375s user + 0.046875s system = 0.281250s CPU (4.0%)

RUN-1004 : used memory is 1899 MB, reserved memory is 2027 MB, peak memory is 1901 MB
RUN-1003 : finish command "download -bit CortexM0_SOC.bit -mode jtag -spd 9 -sec 64 -cable 0" in  9.059369s wall, 1.875000s user + 0.062500s system = 1.937500s CPU (21.4%)

RUN-1004 : used memory is 1857 MB, reserved memory is 1985 MB, peak memory is 1901 MB
GUI-1001 : Download success!
