Athanas, P., Bowen, J., Dunham, T., Patterson, C., Rice, J., Shelburne, M., Surís, J., Bucciero, M., and Graf, J. 2007. Wires on Demand: Run-time communication synthesis for recongurable computing. In Proceedings of the International Conference on Field-Programmable Logic and Applications. IEEE, Los Alamitos, CA, 513--516.
Reinaldo A. Bergamaschi , Subhrajit Bhattacharya , Ronoldo Wagner , Colleen Fellenz , Michael Muhlada , William R. Lee , Foster White , Jean-Marc Daveau, Automating the Design of SOCs Using Cores, IEEE Design & Test, v.18 n.5, p.32-45, September 2001[doi>10.1109/54.953270]
Vaughn Betz , Jonathan Rose, VPR: A new packing, placement and routing tool for FPGA research, Proceedings of the 7th International Workshop on Field-Programmable Logic and Applications, p.213-222, September 01-03, 1997
C. Bieser , K.-D. Mueller-Glaser, Rapid Prototyping Design Acceleration Using a Novel Merging Methodology for Partial Configuration Streams of Xilinx Virtex-II FPGAs, Proceedings of the Seventeenth IEEE International Workshop on Rapid System Prototyping, p.193-199, June 14-16, 2006[doi>10.1109/RSP.2006.32]
Carruthers, C., Fawcett, B., Patterson, C., and Wilkie, B. 1996. The XC6200: A microprocessor-oriented FPGA. In Proceedings of the Canadian Workshop on Field-Programmable Devices. ACM, New York, 91--96.
Ewerson Carvalho , Ney Calazans , Eduardo Brião , Fernando Moraes, PaDReH: a framework for the design and implementation of dynamically and partially reconfigurable systems, Proceedings of the 17th symposium on Integrated circuits and system design, September 07-11, 2004, Pernambuco, Brazil[doi>10.1145/1016568.1016580]
William J. Dally , Brian Towles, Route packets, not wires: on-chip inteconnection networks, Proceedings of the 38th annual Design Automation Conference, p.684-689, June 2001, Las Vegas, Nevada, USA[doi>10.1145/378239.379048]
EDK. 2008. Platform studio and EDX. http://www.xilinx.com/ise/embedded/edkdocs.htm.
Jonathan Greene , Vwani Roychowdhury , Sinan Kaptanoglu , Abbas El Gamal, Segmented channel routing, Proceedings of the 27th ACM/IEEE Design Automation Conference, p.567-572, June 24-27, 1990, Orlando, Florida, USA[doi>10.1145/123186.123405]
Steve Guccione , Delon Levi, Run-Time Parameterizable Cores, Proceedings of the 9th International Workshop on Field-Programmable Logic and Applications, p.215-222, August 30-September 01, 1999
Guccione, S. A., Levi, D., and Sundararajan, P. 1999. JBits: A Java-based interface for reconfigurable computing. In Proceedings of the 2nd Annual Conference on Military and Aerospace Applications of Programmable Devices and Technologies (MAPLD). ACM, New York.
A. Hashimoto , J. Stevens, Wire routing by optimizing channel assignment within large apertures, Papers on Twenty-five years of electronic design automation, p.35-49, June 1988[doi>10.1145/62882.62884]
Horta, E. L. and Lockwood, J. W. 2001. PARBIT: A tool to transform bit-files to implement partial reconfiguration of field-programmable gate arrays (FPGAs). Tech. rep., Washington University.
Horta, E. L. and Lockwood, J. W. 2004. Automated method to generate bit-stream intellectual property cores for Virtex FPGAs. Field-Program. Logic Appl. 3203, 975--979.
Michael Hubner , Christian Schuck , Matthias Kuhnle , Jurgen Becker, New 2-Dimensional Partial Dynamic Reconfiguration Techniques for Real-time Adaptive Microelectronic Circuits, Proceedings of the IEEE Computer Society Annual Symposium on Emerging VLSI Technologies and Architectures, p.97, March 02-03, 2006[doi>10.1109/ISVLSI.2006.67]
Jasiunas, M. 2003. Combined run-time area allocation and long line re-routing for reconfigurable computing. In Proceedings of the IEEE International Conference on Field-Programmable Technology. IEEE, Los Alamitos, CA, 407--410.
Eric Keller, JRoute: A Run-Time Routing API for FPGA Hardware, Proceedings of the 15 IPDPS 2000 Workshops on Parallel and Distributed Processing, p.874-881, May 01-05, 2000
Shannon Koh , Oliver Diessel, COMMA: A Communications Methodology for Dynamic Module Reconfiguration in FPGAs, Proceedings of the 14th Annual IEEE Symposium on Field-Programmable Custom Computing Machines, p.273-274, April 24-26, 2006[doi>10.1109/FCCM.2006.32]
Lagadec, L., Lavenier, D., Fabiani, E., and Pottier, B. 2001. Placing, routing and editing virtual FPGAs. In Proceedings of the International Workshop on Field-Programmable Logic and Applications. ACM, New York, 357--366.
Roman Lysecky , Frank Vahid, A Configurable Logic Architecture for Dynamic Hardware/Software Partitioning, Proceedings of the conference on Design, automation and test in Europe, p.10480, February 16-20, 2004
Maliniak, D. 2002. Interconnect IP steers SoC integration into the fast lane. Electronic Design.
Larry McMurchie , Carl Ebeling, PathFinder: a negotiation-based performance-driven router for FPGAs, Proceedings of the 1995 ACM third international symposium on Field-programmable gate arrays, p.111-117, February 12-14, 1995, Monterey, California, USA[doi>10.1145/201310.201328]
OCP-IP. 2008. Homepage. http://www.ocpip.org/home.
Umit Y. Ogras , Radu Marculescu , Hyung Gyu Lee , Puru Choudhary , Diana Marculescu , Michael Kaufman , Peter Nelson, Challenges and Promising Results in NoC Prototyping Using FPGAs, IEEE Micro, v.27 n.5, p.86-95, September 2007[doi>10.1109/MM.2007.80]
Sudeep Pasricha , Nikil Dutt , Mohamed Ben-Romdhane, Extending the transaction level modeling approach for fast communication architecture exploration, Proceedings of the 41st annual Design Automation Conference, June 07-11, 2004, San Diego, CA, USA[doi>10.1145/996566.996603]
Alessandro Pinto , Luca P. Carloni , Alberto L. Sangiovanni-Vincentelli, Constraint-driven communication synthesis, Proceedings of the 39th annual Design Automation Conference, June 10-14, 2002, New Orleans, Louisiana, USA[doi>10.1145/513918.514114]
Poetter, A., Hunter, J., Patterson, C., Athanas, P., Nelson, B., and Steiner, N. 2004. JHDLBits: the merging of two worlds. In Proceedings of the International Conference on Field-Programmable Logic and its Applications. IEEE, Los Alamitos, CA, 414--423.
Sedcole, P., Blodget, B., Anderson, J., Lysaght, P., and Becker, T. 2005. Modular partial reconfiguration in Virtex FPGAs. In Proceedings of the International Conference on Field-Programmable Logic and Applications. IEEE, Los Alamitos, CA, 211--216.
Herbert Walder , Christoph Steiger , Marco Platzner, Fast Online Task Placement on FPGAs: Free Space Partitioning and 2D-Hashing, Proceedings of the 17th International Symposium on Parallel and Distributed Processing, p.178.2, April 22-26, 2003
Xilinx, Inc. 2006. UG208: Early Access Partial Reconfiguration User Guide, v1.1 ed. http://www12.informatik.uni-erlangen.de/esmwiki/images/f/f3/Pr_flow.pdf
Xilinx, Inc. 2007. XAPP290: Difference-Based Partial Reconfiguration, v2.0 ed. http://www.xilinx.com/support/documentation/application_notes/xapp290.pdf
