// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2014.2
// Copyright (C) 2014 Xilinx Inc. All rights reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module BlackScholes (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        ap_ce,
        CallPutFlag,
        S,
        X,
        T,
        r,
        b,
        ap_return
);

parameter    ap_const_logic_1 = 1'b1;
parameter    ap_const_logic_0 = 1'b0;
parameter    ap_ST_pp0_stg0_fsm_0 = 2'b10;
parameter    ap_ST_pp0_stg1_fsm_1 = 2'b00;
parameter    ap_ST_pp0_stg2_fsm_2 = 2'b1;
parameter    ap_ST_pp0_stg3_fsm_3 = 2'b11;
parameter    ap_const_lv1_0 = 1'b0;
parameter    ap_const_lv64_BFFD23DD4EF278D0 = 64'b1011111111111101001000111101110101001110111100100111100011010000;
parameter    ap_const_lv64_3FD470BF3A92F8EC = 64'b11111111010100011100001011111100111010100100101111100011101100;
parameter    ap_const_lv64_3FF0000000000000 = 64'b11111111110000000000000000000000000000000000000000000000000000;
parameter    ap_const_lv64_3FFC80EF025F5E68 = 64'b11111111111100100000001110111100000010010111110101111001101000;
parameter    ap_const_lv64_BFD6D1F0E5A8325B = 64'b1011111111010110110100011111000011100101101010000011001001011011;
parameter    ap_const_lv64_3FCDA6711871100E = 64'b11111111001101101001100111000100011000011100010001000000001110;
parameter    ap_const_lv64_BFE0000000000000 = 64'b1011111111100000000000000000000000000000000000000000000000000000;
parameter    ap_const_lv64_3FF548CDD6F42943 = 64'b11111111110101010010001100110111010110111101000010100101000011;
parameter    ap_const_lv64_3FD9884533D43651 = 64'b11111111011001100010000100010100110011110101000011011001010001;
parameter    ap_const_lv64_3FE0000000000000 = 64'b11111111100000000000000000000000000000000000000000000000000000;
parameter    ap_const_lv64_41CDCD6500000000 = 64'b100000111001101110011010110010100000000000000000000000000000000;
parameter    ap_const_lv64_0 = 64'b0000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_const_lv64_8000000000000000 = 64'b1000000000000000000000000000000000000000000000000000000000000000;
parameter    ap_const_lv8_63 = 8'b1100011;
parameter    ap_const_lv32_3F = 32'b111111;
parameter    ap_const_lv32_34 = 32'b110100;
parameter    ap_const_lv32_3E = 32'b111110;
parameter    ap_const_lv1_1 = 1'b1;
parameter    ap_const_lv12_C01 = 12'b110000000001;
parameter    ap_const_lv32_B = 32'b1011;
parameter    ap_const_lv11_3FF = 11'b1111111111;
parameter    ap_const_lv32_73 = 32'b1110011;
parameter    ap_const_lv2_0 = 2'b00;
parameter    ap_const_lv2_1 = 2'b1;
parameter    ap_const_lv5_4 = 5'b100;
parameter    ap_true = 1'b1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input   ap_ce;
input  [7:0] CallPutFlag;
input  [63:0] S;
input  [63:0] X;
input  [63:0] T;
input  [63:0] r;
input  [63:0] b;
output  [63:0] ap_return;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg   [1:0] ap_CS_fsm = 2'b10;
reg    ap_reg_ppiten_pp0_it0;
reg    ap_reg_ppiten_pp0_it1 = 1'b0;
reg    ap_reg_ppiten_pp0_it2 = 1'b0;
reg    ap_reg_ppiten_pp0_it3 = 1'b0;
reg    ap_reg_ppiten_pp0_it4 = 1'b0;
reg    ap_reg_ppiten_pp0_it5 = 1'b0;
reg    ap_reg_ppiten_pp0_it6 = 1'b0;
reg    ap_reg_ppiten_pp0_it7 = 1'b0;
reg    ap_reg_ppiten_pp0_it8 = 1'b0;
reg    ap_reg_ppiten_pp0_it9 = 1'b0;
reg    ap_reg_ppiten_pp0_it10 = 1'b0;
reg    ap_reg_ppiten_pp0_it11 = 1'b0;
reg    ap_reg_ppiten_pp0_it12 = 1'b0;
reg    ap_reg_ppiten_pp0_it13 = 1'b0;
reg    ap_reg_ppiten_pp0_it14 = 1'b0;
reg    ap_reg_ppiten_pp0_it15 = 1'b0;
reg    ap_reg_ppiten_pp0_it16 = 1'b0;
reg    ap_reg_ppiten_pp0_it17 = 1'b0;
reg    ap_reg_ppiten_pp0_it18 = 1'b0;
reg    ap_reg_ppiten_pp0_it19 = 1'b0;
reg    ap_reg_ppiten_pp0_it20 = 1'b0;
reg    ap_reg_ppiten_pp0_it21 = 1'b0;
reg    ap_reg_ppiten_pp0_it22 = 1'b0;
reg    ap_reg_ppiten_pp0_it23 = 1'b0;
reg    ap_reg_ppiten_pp0_it24 = 1'b0;
reg    ap_reg_ppiten_pp0_it25 = 1'b0;
reg    ap_reg_ppiten_pp0_it26 = 1'b0;
reg    ap_reg_ppiten_pp0_it27 = 1'b0;
reg    ap_reg_ppiten_pp0_it28 = 1'b0;
reg    ap_reg_ppiten_pp0_it29 = 1'b0;
reg    ap_reg_ppiten_pp0_it30 = 1'b0;
reg    ap_reg_ppiten_pp0_it31 = 1'b0;
reg    ap_reg_ppiten_pp0_it32 = 1'b0;
reg    ap_reg_ppiten_pp0_it33 = 1'b0;
reg    ap_reg_ppiten_pp0_it34 = 1'b0;
reg    ap_reg_ppiten_pp0_it35 = 1'b0;
reg    ap_reg_ppiten_pp0_it36 = 1'b0;
reg    ap_reg_ppiten_pp0_it37 = 1'b0;
reg    ap_reg_ppiten_pp0_it38 = 1'b0;
reg    ap_reg_ppiten_pp0_it39 = 1'b0;
reg    ap_reg_ppiten_pp0_it40 = 1'b0;
reg    ap_reg_ppiten_pp0_it41 = 1'b0;
reg    ap_reg_ppiten_pp0_it42 = 1'b0;
reg    ap_reg_ppiten_pp0_it43 = 1'b0;
reg    ap_reg_ppiten_pp0_it44 = 1'b0;
reg    ap_reg_ppiten_pp0_it45 = 1'b0;
reg    ap_reg_ppiten_pp0_it46 = 1'b0;
reg    ap_reg_ppiten_pp0_it47 = 1'b0;
reg    ap_reg_ppiten_pp0_it48 = 1'b0;
reg    ap_reg_ppiten_pp0_it49 = 1'b0;
reg    ap_reg_ppiten_pp0_it50 = 1'b0;
reg    ap_reg_ppiten_pp0_it51 = 1'b0;
reg    ap_reg_ppiten_pp0_it52 = 1'b0;
wire   [63:0] grp_fu_163_p2;
reg   [63:0] reg_238;
reg   [0:0] tmp_11_reg_490;
reg   [0:0] ap_reg_ppstg_tmp_11_reg_490_pp0_it38;
wire   [63:0] grp_fu_194_p2;
reg   [63:0] reg_243;
reg   [0:0] ap_reg_ppstg_tmp_11_reg_490_pp0_it40;
wire   [63:0] grp_fu_170_p2;
reg   [63:0] reg_248;
reg   [0:0] ap_reg_ppstg_tmp_11_reg_490_pp0_it41;
reg   [63:0] r_read_reg_445;
reg   [63:0] ap_reg_ppstg_r_read_reg_445_pp0_it1;
reg   [63:0] ap_reg_ppstg_r_read_reg_445_pp0_it2;
reg   [63:0] ap_reg_ppstg_r_read_reg_445_pp0_it3;
reg   [63:0] ap_reg_ppstg_r_read_reg_445_pp0_it4;
reg   [63:0] ap_reg_ppstg_r_read_reg_445_pp0_it5;
reg   [63:0] ap_reg_ppstg_r_read_reg_445_pp0_it6;
reg   [63:0] ap_reg_ppstg_r_read_reg_445_pp0_it7;
reg   [63:0] ap_reg_ppstg_r_read_reg_445_pp0_it8;
reg   [63:0] ap_reg_ppstg_r_read_reg_445_pp0_it9;
reg   [63:0] ap_reg_ppstg_r_read_reg_445_pp0_it10;
reg   [63:0] ap_reg_ppstg_r_read_reg_445_pp0_it11;
reg   [63:0] ap_reg_ppstg_r_read_reg_445_pp0_it12;
reg   [63:0] ap_reg_ppstg_r_read_reg_445_pp0_it13;
reg   [63:0] ap_reg_ppstg_r_read_reg_445_pp0_it14;
reg   [63:0] ap_reg_ppstg_r_read_reg_445_pp0_it15;
reg   [63:0] ap_reg_ppstg_r_read_reg_445_pp0_it16;
reg   [63:0] ap_reg_ppstg_r_read_reg_445_pp0_it17;
reg   [63:0] ap_reg_ppstg_r_read_reg_445_pp0_it18;
reg   [63:0] ap_reg_ppstg_r_read_reg_445_pp0_it19;
reg   [63:0] ap_reg_ppstg_r_read_reg_445_pp0_it20;
reg   [63:0] ap_reg_ppstg_r_read_reg_445_pp0_it21;
reg   [63:0] ap_reg_ppstg_r_read_reg_445_pp0_it22;
reg   [63:0] ap_reg_ppstg_r_read_reg_445_pp0_it23;
reg   [63:0] ap_reg_ppstg_r_read_reg_445_pp0_it24;
reg   [63:0] ap_reg_ppstg_r_read_reg_445_pp0_it25;
reg   [63:0] ap_reg_ppstg_r_read_reg_445_pp0_it26;
reg   [63:0] ap_reg_ppstg_r_read_reg_445_pp0_it27;
reg   [63:0] ap_reg_ppstg_r_read_reg_445_pp0_it28;
reg   [63:0] ap_reg_ppstg_r_read_reg_445_pp0_it29;
reg   [63:0] ap_reg_ppstg_r_read_reg_445_pp0_it30;
reg   [63:0] ap_reg_ppstg_r_read_reg_445_pp0_it31;
reg   [63:0] ap_reg_ppstg_r_read_reg_445_pp0_it32;
reg   [63:0] ap_reg_ppstg_r_read_reg_445_pp0_it33;
reg   [63:0] ap_reg_ppstg_r_read_reg_445_pp0_it34;
reg   [63:0] ap_reg_ppstg_r_read_reg_445_pp0_it35;
reg   [63:0] ap_reg_ppstg_r_read_reg_445_pp0_it36;
reg   [63:0] ap_reg_ppstg_r_read_reg_445_pp0_it37;
reg   [63:0] ap_reg_ppstg_r_read_reg_445_pp0_it38;
wire   [63:0] tmp_51_neg_fu_257_p2;
reg   [63:0] tmp_51_neg_reg_451;
reg   [63:0] T_read_reg_456;
reg   [63:0] ap_reg_ppstg_T_read_reg_456_pp0_it1;
reg   [63:0] ap_reg_ppstg_T_read_reg_456_pp0_it2;
reg   [63:0] ap_reg_ppstg_T_read_reg_456_pp0_it3;
reg   [63:0] ap_reg_ppstg_T_read_reg_456_pp0_it4;
reg   [63:0] ap_reg_ppstg_T_read_reg_456_pp0_it5;
reg   [63:0] ap_reg_ppstg_T_read_reg_456_pp0_it6;
reg   [63:0] ap_reg_ppstg_T_read_reg_456_pp0_it7;
reg   [63:0] ap_reg_ppstg_T_read_reg_456_pp0_it8;
reg   [63:0] ap_reg_ppstg_T_read_reg_456_pp0_it9;
reg   [63:0] ap_reg_ppstg_T_read_reg_456_pp0_it10;
reg   [63:0] ap_reg_ppstg_T_read_reg_456_pp0_it11;
reg   [63:0] ap_reg_ppstg_T_read_reg_456_pp0_it12;
reg   [63:0] ap_reg_ppstg_T_read_reg_456_pp0_it13;
reg   [63:0] ap_reg_ppstg_T_read_reg_456_pp0_it14;
reg   [63:0] ap_reg_ppstg_T_read_reg_456_pp0_it15;
reg   [63:0] ap_reg_ppstg_T_read_reg_456_pp0_it16;
reg   [63:0] ap_reg_ppstg_T_read_reg_456_pp0_it17;
reg   [63:0] ap_reg_ppstg_T_read_reg_456_pp0_it18;
reg   [63:0] ap_reg_ppstg_T_read_reg_456_pp0_it19;
reg   [63:0] ap_reg_ppstg_T_read_reg_456_pp0_it20;
reg   [63:0] ap_reg_ppstg_T_read_reg_456_pp0_it21;
reg   [63:0] ap_reg_ppstg_T_read_reg_456_pp0_it22;
reg   [63:0] ap_reg_ppstg_T_read_reg_456_pp0_it23;
reg   [63:0] ap_reg_ppstg_T_read_reg_456_pp0_it24;
reg   [63:0] ap_reg_ppstg_T_read_reg_456_pp0_it25;
reg   [63:0] ap_reg_ppstg_T_read_reg_456_pp0_it26;
reg   [63:0] ap_reg_ppstg_T_read_reg_456_pp0_it27;
reg   [63:0] ap_reg_ppstg_T_read_reg_456_pp0_it28;
reg   [63:0] ap_reg_ppstg_T_read_reg_456_pp0_it29;
reg   [63:0] ap_reg_ppstg_T_read_reg_456_pp0_it30;
reg   [63:0] ap_reg_ppstg_T_read_reg_456_pp0_it31;
reg   [63:0] ap_reg_ppstg_T_read_reg_456_pp0_it32;
reg   [63:0] ap_reg_ppstg_T_read_reg_456_pp0_it33;
reg   [63:0] ap_reg_ppstg_T_read_reg_456_pp0_it34;
reg   [63:0] ap_reg_ppstg_T_read_reg_456_pp0_it35;
reg   [63:0] ap_reg_ppstg_T_read_reg_456_pp0_it36;
reg   [63:0] ap_reg_ppstg_T_read_reg_456_pp0_it37;
reg   [63:0] ap_reg_ppstg_T_read_reg_456_pp0_it38;
reg   [63:0] ap_reg_ppstg_T_read_reg_456_pp0_it39;
wire   [63:0] tmp_23_fu_263_p1;
wire   [63:0] grp_rand_uint32_fu_143_ap_return;
reg   [63:0] tmp_reg_468;
reg   [63:0] b_read_reg_473;
reg   [63:0] ap_reg_ppstg_b_read_reg_473_pp0_it1;
reg   [63:0] ap_reg_ppstg_b_read_reg_473_pp0_it2;
reg   [63:0] ap_reg_ppstg_b_read_reg_473_pp0_it3;
reg   [63:0] ap_reg_ppstg_b_read_reg_473_pp0_it4;
reg   [63:0] ap_reg_ppstg_b_read_reg_473_pp0_it5;
reg   [63:0] ap_reg_ppstg_b_read_reg_473_pp0_it6;
reg   [63:0] ap_reg_ppstg_b_read_reg_473_pp0_it7;
reg   [63:0] ap_reg_ppstg_b_read_reg_473_pp0_it8;
reg   [63:0] ap_reg_ppstg_b_read_reg_473_pp0_it9;
reg   [63:0] ap_reg_ppstg_b_read_reg_473_pp0_it10;
reg   [63:0] ap_reg_ppstg_b_read_reg_473_pp0_it11;
reg   [63:0] ap_reg_ppstg_b_read_reg_473_pp0_it12;
reg   [63:0] X_read_reg_478;
reg   [63:0] ap_reg_ppstg_X_read_reg_478_pp0_it1;
reg   [63:0] ap_reg_ppstg_X_read_reg_478_pp0_it2;
reg   [63:0] ap_reg_ppstg_X_read_reg_478_pp0_it3;
reg   [63:0] ap_reg_ppstg_X_read_reg_478_pp0_it4;
reg   [63:0] ap_reg_ppstg_X_read_reg_478_pp0_it5;
reg   [63:0] ap_reg_ppstg_X_read_reg_478_pp0_it6;
reg   [63:0] ap_reg_ppstg_X_read_reg_478_pp0_it7;
reg   [63:0] ap_reg_ppstg_X_read_reg_478_pp0_it8;
reg   [63:0] ap_reg_ppstg_X_read_reg_478_pp0_it9;
reg   [63:0] ap_reg_ppstg_X_read_reg_478_pp0_it10;
reg   [63:0] ap_reg_ppstg_X_read_reg_478_pp0_it11;
reg   [63:0] ap_reg_ppstg_X_read_reg_478_pp0_it12;
reg   [63:0] ap_reg_ppstg_X_read_reg_478_pp0_it13;
reg   [63:0] ap_reg_ppstg_X_read_reg_478_pp0_it14;
reg   [63:0] ap_reg_ppstg_X_read_reg_478_pp0_it15;
reg   [63:0] ap_reg_ppstg_X_read_reg_478_pp0_it16;
reg   [63:0] ap_reg_ppstg_X_read_reg_478_pp0_it17;
reg   [63:0] ap_reg_ppstg_X_read_reg_478_pp0_it18;
reg   [63:0] ap_reg_ppstg_X_read_reg_478_pp0_it19;
reg   [63:0] ap_reg_ppstg_X_read_reg_478_pp0_it20;
reg   [63:0] ap_reg_ppstg_X_read_reg_478_pp0_it21;
reg   [63:0] ap_reg_ppstg_X_read_reg_478_pp0_it22;
reg   [63:0] ap_reg_ppstg_X_read_reg_478_pp0_it23;
reg   [63:0] ap_reg_ppstg_X_read_reg_478_pp0_it24;
reg   [63:0] ap_reg_ppstg_X_read_reg_478_pp0_it25;
reg   [63:0] ap_reg_ppstg_X_read_reg_478_pp0_it26;
reg   [63:0] ap_reg_ppstg_X_read_reg_478_pp0_it27;
reg   [63:0] ap_reg_ppstg_X_read_reg_478_pp0_it28;
reg   [63:0] ap_reg_ppstg_X_read_reg_478_pp0_it29;
reg   [63:0] ap_reg_ppstg_X_read_reg_478_pp0_it30;
reg   [63:0] ap_reg_ppstg_X_read_reg_478_pp0_it31;
reg   [63:0] ap_reg_ppstg_X_read_reg_478_pp0_it32;
reg   [63:0] ap_reg_ppstg_X_read_reg_478_pp0_it33;
reg   [63:0] ap_reg_ppstg_X_read_reg_478_pp0_it34;
reg   [63:0] ap_reg_ppstg_X_read_reg_478_pp0_it35;
reg   [63:0] ap_reg_ppstg_X_read_reg_478_pp0_it36;
reg   [63:0] ap_reg_ppstg_X_read_reg_478_pp0_it37;
reg   [63:0] ap_reg_ppstg_X_read_reg_478_pp0_it38;
reg   [63:0] ap_reg_ppstg_X_read_reg_478_pp0_it39;
reg   [63:0] ap_reg_ppstg_X_read_reg_478_pp0_it40;
reg   [63:0] ap_reg_ppstg_X_read_reg_478_pp0_it41;
reg   [63:0] ap_reg_ppstg_X_read_reg_478_pp0_it42;
reg   [63:0] ap_reg_ppstg_X_read_reg_478_pp0_it43;
reg   [63:0] ap_reg_ppstg_X_read_reg_478_pp0_it44;
reg   [63:0] ap_reg_ppstg_X_read_reg_478_pp0_it45;
reg   [63:0] ap_reg_ppstg_X_read_reg_478_pp0_it46;
reg   [63:0] ap_reg_ppstg_X_read_reg_478_pp0_it47;
reg   [63:0] S_read_reg_484;
reg   [63:0] ap_reg_ppstg_S_read_reg_484_pp0_it1;
reg   [63:0] ap_reg_ppstg_S_read_reg_484_pp0_it2;
reg   [63:0] ap_reg_ppstg_S_read_reg_484_pp0_it3;
reg   [63:0] ap_reg_ppstg_S_read_reg_484_pp0_it4;
reg   [63:0] ap_reg_ppstg_S_read_reg_484_pp0_it5;
reg   [63:0] ap_reg_ppstg_S_read_reg_484_pp0_it6;
reg   [63:0] ap_reg_ppstg_S_read_reg_484_pp0_it7;
reg   [63:0] ap_reg_ppstg_S_read_reg_484_pp0_it8;
reg   [63:0] ap_reg_ppstg_S_read_reg_484_pp0_it9;
reg   [63:0] ap_reg_ppstg_S_read_reg_484_pp0_it10;
reg   [63:0] ap_reg_ppstg_S_read_reg_484_pp0_it11;
reg   [63:0] ap_reg_ppstg_S_read_reg_484_pp0_it12;
reg   [63:0] ap_reg_ppstg_S_read_reg_484_pp0_it13;
reg   [63:0] ap_reg_ppstg_S_read_reg_484_pp0_it14;
reg   [63:0] ap_reg_ppstg_S_read_reg_484_pp0_it15;
reg   [63:0] ap_reg_ppstg_S_read_reg_484_pp0_it16;
reg   [63:0] ap_reg_ppstg_S_read_reg_484_pp0_it17;
reg   [63:0] ap_reg_ppstg_S_read_reg_484_pp0_it18;
reg   [63:0] ap_reg_ppstg_S_read_reg_484_pp0_it19;
reg   [63:0] ap_reg_ppstg_S_read_reg_484_pp0_it20;
reg   [63:0] ap_reg_ppstg_S_read_reg_484_pp0_it21;
reg   [63:0] ap_reg_ppstg_S_read_reg_484_pp0_it22;
reg   [63:0] ap_reg_ppstg_S_read_reg_484_pp0_it23;
reg   [63:0] ap_reg_ppstg_S_read_reg_484_pp0_it24;
reg   [63:0] ap_reg_ppstg_S_read_reg_484_pp0_it25;
reg   [63:0] ap_reg_ppstg_S_read_reg_484_pp0_it26;
reg   [63:0] ap_reg_ppstg_S_read_reg_484_pp0_it27;
reg   [63:0] ap_reg_ppstg_S_read_reg_484_pp0_it28;
reg   [63:0] ap_reg_ppstg_S_read_reg_484_pp0_it29;
reg   [63:0] ap_reg_ppstg_S_read_reg_484_pp0_it30;
reg   [63:0] ap_reg_ppstg_S_read_reg_484_pp0_it31;
reg   [63:0] ap_reg_ppstg_S_read_reg_484_pp0_it32;
reg   [63:0] ap_reg_ppstg_S_read_reg_484_pp0_it33;
reg   [63:0] ap_reg_ppstg_S_read_reg_484_pp0_it34;
reg   [63:0] ap_reg_ppstg_S_read_reg_484_pp0_it35;
reg   [63:0] ap_reg_ppstg_S_read_reg_484_pp0_it36;
reg   [63:0] ap_reg_ppstg_S_read_reg_484_pp0_it37;
reg   [63:0] ap_reg_ppstg_S_read_reg_484_pp0_it38;
reg   [63:0] ap_reg_ppstg_S_read_reg_484_pp0_it39;
reg   [63:0] ap_reg_ppstg_S_read_reg_484_pp0_it40;
reg   [63:0] ap_reg_ppstg_S_read_reg_484_pp0_it41;
reg   [63:0] ap_reg_ppstg_S_read_reg_484_pp0_it42;
reg   [63:0] ap_reg_ppstg_S_read_reg_484_pp0_it43;
reg   [63:0] ap_reg_ppstg_S_read_reg_484_pp0_it44;
reg   [63:0] ap_reg_ppstg_S_read_reg_484_pp0_it45;
reg   [63:0] ap_reg_ppstg_S_read_reg_484_pp0_it46;
wire   [0:0] tmp_11_fu_267_p2;
reg   [0:0] ap_reg_ppstg_tmp_11_reg_490_pp0_it1;
reg   [0:0] ap_reg_ppstg_tmp_11_reg_490_pp0_it2;
reg   [0:0] ap_reg_ppstg_tmp_11_reg_490_pp0_it3;
reg   [0:0] ap_reg_ppstg_tmp_11_reg_490_pp0_it4;
reg   [0:0] ap_reg_ppstg_tmp_11_reg_490_pp0_it5;
reg   [0:0] ap_reg_ppstg_tmp_11_reg_490_pp0_it6;
reg   [0:0] ap_reg_ppstg_tmp_11_reg_490_pp0_it7;
reg   [0:0] ap_reg_ppstg_tmp_11_reg_490_pp0_it8;
reg   [0:0] ap_reg_ppstg_tmp_11_reg_490_pp0_it9;
reg   [0:0] ap_reg_ppstg_tmp_11_reg_490_pp0_it10;
reg   [0:0] ap_reg_ppstg_tmp_11_reg_490_pp0_it11;
reg   [0:0] ap_reg_ppstg_tmp_11_reg_490_pp0_it12;
reg   [0:0] ap_reg_ppstg_tmp_11_reg_490_pp0_it13;
reg   [0:0] ap_reg_ppstg_tmp_11_reg_490_pp0_it14;
reg   [0:0] ap_reg_ppstg_tmp_11_reg_490_pp0_it15;
reg   [0:0] ap_reg_ppstg_tmp_11_reg_490_pp0_it16;
reg   [0:0] ap_reg_ppstg_tmp_11_reg_490_pp0_it17;
reg   [0:0] ap_reg_ppstg_tmp_11_reg_490_pp0_it18;
reg   [0:0] ap_reg_ppstg_tmp_11_reg_490_pp0_it19;
reg   [0:0] ap_reg_ppstg_tmp_11_reg_490_pp0_it20;
reg   [0:0] ap_reg_ppstg_tmp_11_reg_490_pp0_it21;
reg   [0:0] ap_reg_ppstg_tmp_11_reg_490_pp0_it22;
reg   [0:0] ap_reg_ppstg_tmp_11_reg_490_pp0_it23;
reg   [0:0] ap_reg_ppstg_tmp_11_reg_490_pp0_it24;
reg   [0:0] ap_reg_ppstg_tmp_11_reg_490_pp0_it25;
reg   [0:0] ap_reg_ppstg_tmp_11_reg_490_pp0_it26;
reg   [0:0] ap_reg_ppstg_tmp_11_reg_490_pp0_it27;
reg   [0:0] ap_reg_ppstg_tmp_11_reg_490_pp0_it28;
reg   [0:0] ap_reg_ppstg_tmp_11_reg_490_pp0_it29;
reg   [0:0] ap_reg_ppstg_tmp_11_reg_490_pp0_it30;
reg   [0:0] ap_reg_ppstg_tmp_11_reg_490_pp0_it31;
reg   [0:0] ap_reg_ppstg_tmp_11_reg_490_pp0_it32;
reg   [0:0] ap_reg_ppstg_tmp_11_reg_490_pp0_it33;
reg   [0:0] ap_reg_ppstg_tmp_11_reg_490_pp0_it34;
reg   [0:0] ap_reg_ppstg_tmp_11_reg_490_pp0_it35;
reg   [0:0] ap_reg_ppstg_tmp_11_reg_490_pp0_it36;
reg   [0:0] ap_reg_ppstg_tmp_11_reg_490_pp0_it37;
reg   [0:0] ap_reg_ppstg_tmp_11_reg_490_pp0_it39;
reg   [0:0] ap_reg_ppstg_tmp_11_reg_490_pp0_it42;
reg   [0:0] ap_reg_ppstg_tmp_11_reg_490_pp0_it43;
reg   [0:0] ap_reg_ppstg_tmp_11_reg_490_pp0_it44;
reg   [0:0] ap_reg_ppstg_tmp_11_reg_490_pp0_it45;
reg   [0:0] ap_reg_ppstg_tmp_11_reg_490_pp0_it46;
reg   [0:0] ap_reg_ppstg_tmp_11_reg_490_pp0_it47;
reg   [0:0] ap_reg_ppstg_tmp_11_reg_490_pp0_it48;
reg   [0:0] ap_reg_ppstg_tmp_11_reg_490_pp0_it49;
wire   [63:0] grp_fu_181_p2;
reg   [63:0] tmp_24_reg_495;
wire   [63:0] grp_fu_217_p1;
reg   [63:0] rand_number_reg_500;
wire   [63:0] grp_fu_233_p2;
reg   [63:0] tmp_25_reg_505;
reg   [63:0] ap_reg_ppstg_tmp_25_reg_505_pp0_it6;
reg   [63:0] ap_reg_ppstg_tmp_25_reg_505_pp0_it7;
reg   [63:0] ap_reg_ppstg_tmp_25_reg_505_pp0_it8;
reg   [63:0] ap_reg_ppstg_tmp_25_reg_505_pp0_it9;
reg   [63:0] ap_reg_ppstg_tmp_25_reg_505_pp0_it10;
reg   [63:0] ap_reg_ppstg_tmp_25_reg_505_pp0_it11;
reg   [63:0] ap_reg_ppstg_tmp_25_reg_505_pp0_it12;
reg   [63:0] ap_reg_ppstg_tmp_25_reg_505_pp0_it13;
reg   [63:0] ap_reg_ppstg_tmp_25_reg_505_pp0_it14;
reg   [63:0] ap_reg_ppstg_tmp_25_reg_505_pp0_it15;
reg   [63:0] ap_reg_ppstg_tmp_25_reg_505_pp0_it16;
reg   [63:0] ap_reg_ppstg_tmp_25_reg_505_pp0_it17;
reg   [63:0] ap_reg_ppstg_tmp_25_reg_505_pp0_it18;
reg   [63:0] ap_reg_ppstg_tmp_25_reg_505_pp0_it19;
reg   [63:0] ap_reg_ppstg_tmp_25_reg_505_pp0_it20;
reg   [63:0] ap_reg_ppstg_tmp_25_reg_505_pp0_it21;
reg   [63:0] ap_reg_ppstg_tmp_25_reg_505_pp0_it22;
reg   [63:0] ap_reg_ppstg_tmp_25_reg_505_pp0_it23;
reg   [63:0] ap_reg_ppstg_tmp_25_reg_505_pp0_it24;
reg   [63:0] ap_reg_ppstg_tmp_25_reg_505_pp0_it25;
reg   [63:0] ap_reg_ppstg_tmp_25_reg_505_pp0_it26;
reg   [63:0] ap_reg_ppstg_tmp_25_reg_505_pp0_it27;
reg   [63:0] ap_reg_ppstg_tmp_25_reg_505_pp0_it28;
reg   [63:0] ap_reg_ppstg_tmp_25_reg_505_pp0_it29;
reg   [63:0] ap_reg_ppstg_tmp_25_reg_505_pp0_it30;
reg   [63:0] ap_reg_ppstg_tmp_25_reg_505_pp0_it31;
reg   [63:0] ap_reg_ppstg_tmp_25_reg_505_pp0_it32;
reg   [63:0] ap_reg_ppstg_tmp_25_reg_505_pp0_it33;
reg   [63:0] ap_reg_ppstg_tmp_25_reg_505_pp0_it34;
reg   [63:0] ap_reg_ppstg_tmp_25_reg_505_pp0_it35;
reg   [63:0] ap_reg_ppstg_tmp_25_reg_505_pp0_it36;
reg   [63:0] ap_reg_ppstg_tmp_25_reg_505_pp0_it37;
reg   [63:0] ap_reg_ppstg_tmp_25_reg_505_pp0_it38;
reg   [63:0] ap_reg_ppstg_tmp_25_reg_505_pp0_it39;
reg   [63:0] ap_reg_ppstg_tmp_25_reg_505_pp0_it40;
reg   [63:0] ap_reg_ppstg_tmp_25_reg_505_pp0_it41;
reg   [63:0] ap_reg_ppstg_tmp_25_reg_505_pp0_it42;
reg   [63:0] ap_reg_ppstg_tmp_25_reg_505_pp0_it43;
reg   [63:0] ap_reg_ppstg_tmp_25_reg_505_pp0_it44;
reg   [63:0] ap_reg_ppstg_tmp_25_reg_505_pp0_it45;
reg   [63:0] ap_reg_ppstg_tmp_25_reg_505_pp0_it46;
reg   [63:0] ap_reg_ppstg_tmp_25_reg_505_pp0_it47;
reg   [63:0] ap_reg_ppstg_tmp_25_reg_505_pp0_it48;
reg   [63:0] ap_reg_ppstg_tmp_25_reg_505_pp0_it49;
reg   [63:0] ap_reg_ppstg_tmp_25_reg_505_pp0_it50;
wire   [63:0] grp_fu_207_p2;
reg   [63:0] rand_number_1_reg_510;
reg   [63:0] ap_reg_ppstg_rand_number_1_reg_510_pp0_it10;
reg   [63:0] ap_reg_ppstg_rand_number_1_reg_510_pp0_it11;
reg   [0:0] p_Result_s_reg_516;
wire   [52:0] p_Result_1_fu_298_p3;
reg   [52:0] p_Result_1_reg_521;
wire   [0:0] isNeg_fu_316_p3;
reg   [0:0] isNeg_reg_526;
wire   [31:0] sh_assign_1_cast_fu_342_p1;
reg   [31:0] sh_assign_1_cast_reg_531;
wire   [52:0] tmp_69_i_i_fu_350_p2;
reg   [52:0] tmp_69_i_i_reg_536;
wire   [63:0] p_Val2_4_fu_378_p4;
reg   [63:0] p_Val2_4_reg_541;
wire   [63:0] p_Val2_i_i_fu_388_p2;
reg   [63:0] p_Val2_i_i_reg_546;
wire   [63:0] grp_fu_220_p1;
reg   [63:0] tmp_s_reg_556;
wire   [63:0] grp_fu_159_p2;
reg   [63:0] rand_number_2_reg_561;
reg   [63:0] ap_reg_ppstg_rand_number_2_reg_561_pp0_it14;
reg   [63:0] ap_reg_ppstg_rand_number_2_reg_561_pp0_it15;
reg   [63:0] ap_reg_ppstg_rand_number_2_reg_561_pp0_it16;
reg   [63:0] ap_reg_ppstg_rand_number_2_reg_561_pp0_it17;
reg   [63:0] ap_reg_ppstg_rand_number_2_reg_561_pp0_it18;
reg   [63:0] ap_reg_ppstg_rand_number_2_reg_561_pp0_it19;
reg   [63:0] ap_reg_ppstg_rand_number_2_reg_561_pp0_it20;
reg   [63:0] ap_reg_ppstg_rand_number_2_reg_561_pp0_it21;
reg   [63:0] ap_reg_ppstg_rand_number_2_reg_561_pp0_it22;
reg   [63:0] ap_reg_ppstg_rand_number_2_reg_561_pp0_it23;
reg   [63:0] ap_reg_ppstg_rand_number_2_reg_561_pp0_it24;
reg   [63:0] ap_reg_ppstg_rand_number_2_reg_561_pp0_it25;
reg   [63:0] ap_reg_ppstg_rand_number_2_reg_561_pp0_it26;
reg   [63:0] ap_reg_ppstg_rand_number_2_reg_561_pp0_it27;
reg   [63:0] ap_reg_ppstg_rand_number_2_reg_561_pp0_it28;
reg   [63:0] ap_reg_ppstg_rand_number_2_reg_561_pp0_it29;
reg   [63:0] ap_reg_ppstg_rand_number_2_reg_561_pp0_it30;
reg   [63:0] ap_reg_ppstg_rand_number_2_reg_561_pp0_it31;
reg   [63:0] ap_reg_ppstg_rand_number_2_reg_561_pp0_it32;
reg   [63:0] ap_reg_ppstg_rand_number_2_reg_561_pp0_it33;
reg   [63:0] ap_reg_ppstg_rand_number_2_reg_561_pp0_it34;
reg   [63:0] ap_reg_ppstg_rand_number_2_reg_561_pp0_it35;
reg   [63:0] ap_reg_ppstg_rand_number_2_reg_561_pp0_it36;
reg   [63:0] ap_reg_ppstg_rand_number_2_reg_561_pp0_it37;
reg   [63:0] X_assign_reg_567;
wire   [63:0] ret_i_i_i_i_i_i_fu_415_p1;
wire   [0:0] grp_fu_212_p2;
reg   [0:0] tmp_34_i_reg_580;
reg   [0:0] ap_reg_ppstg_tmp_34_i_reg_580_pp0_it16;
reg   [0:0] ap_reg_ppstg_tmp_34_i_reg_580_pp0_it17;
reg   [0:0] ap_reg_ppstg_tmp_34_i_reg_580_pp0_it18;
reg   [0:0] ap_reg_ppstg_tmp_34_i_reg_580_pp0_it19;
reg   [0:0] ap_reg_ppstg_tmp_34_i_reg_580_pp0_it20;
reg   [0:0] ap_reg_ppstg_tmp_34_i_reg_580_pp0_it21;
reg   [0:0] ap_reg_ppstg_tmp_34_i_reg_580_pp0_it22;
reg   [0:0] ap_reg_ppstg_tmp_34_i_reg_580_pp0_it23;
reg   [0:0] ap_reg_ppstg_tmp_34_i_reg_580_pp0_it24;
reg   [0:0] ap_reg_ppstg_tmp_34_i_reg_580_pp0_it25;
reg   [0:0] ap_reg_ppstg_tmp_34_i_reg_580_pp0_it26;
reg   [0:0] ap_reg_ppstg_tmp_34_i_reg_580_pp0_it27;
reg   [0:0] ap_reg_ppstg_tmp_34_i_reg_580_pp0_it28;
reg   [0:0] ap_reg_ppstg_tmp_34_i_reg_580_pp0_it29;
reg   [0:0] ap_reg_ppstg_tmp_34_i_reg_580_pp0_it30;
reg   [0:0] ap_reg_ppstg_tmp_34_i_reg_580_pp0_it31;
reg   [0:0] ap_reg_ppstg_tmp_34_i_reg_580_pp0_it32;
reg   [0:0] ap_reg_ppstg_tmp_34_i_reg_580_pp0_it33;
reg   [0:0] ap_reg_ppstg_tmp_34_i_reg_580_pp0_it34;
reg   [0:0] ap_reg_ppstg_tmp_34_i_reg_580_pp0_it35;
reg   [63:0] tmp_i_reg_585;
wire   [63:0] grp_fu_187_p2;
reg   [63:0] tmp_21_i_reg_590;
reg   [63:0] tmp_20_i_reg_595;
reg   [63:0] tmp_22_i_reg_600;
wire   [63:0] grp_fu_228_p2;
reg   [63:0] K_reg_605;
reg   [63:0] ap_reg_ppstg_K_reg_605_pp0_it20;
reg   [63:0] ap_reg_ppstg_K_reg_605_pp0_it21;
reg   [63:0] ap_reg_ppstg_K_reg_605_pp0_it22;
reg   [63:0] ap_reg_ppstg_K_reg_605_pp0_it23;
reg   [63:0] ap_reg_ppstg_K_reg_605_pp0_it24;
reg   [63:0] ap_reg_ppstg_K_reg_605_pp0_it25;
reg   [63:0] ap_reg_ppstg_K_reg_605_pp0_it26;
reg   [63:0] ap_reg_ppstg_K_reg_605_pp0_it27;
reg   [63:0] ap_reg_ppstg_K_reg_605_pp0_it28;
reg   [63:0] ap_reg_ppstg_K_reg_605_pp0_it29;
reg   [63:0] ap_reg_ppstg_K_reg_605_pp0_it30;
reg   [63:0] tmp_23_i_reg_612;
reg   [63:0] tmp_25_i_reg_617;
reg   [63:0] tmp_24_i_reg_622;
reg   [63:0] ap_reg_ppstg_tmp_24_i_reg_622_pp0_it23;
reg   [63:0] ap_reg_ppstg_tmp_24_i_reg_622_pp0_it24;
reg   [63:0] ap_reg_ppstg_tmp_24_i_reg_622_pp0_it25;
reg   [63:0] ap_reg_ppstg_tmp_24_i_reg_622_pp0_it26;
reg   [63:0] ap_reg_ppstg_tmp_24_i_reg_622_pp0_it27;
reg   [63:0] ap_reg_ppstg_tmp_24_i_reg_622_pp0_it28;
reg   [63:0] ap_reg_ppstg_tmp_24_i_reg_622_pp0_it29;
reg   [63:0] ap_reg_ppstg_tmp_24_i_reg_622_pp0_it30;
reg   [63:0] ap_reg_ppstg_tmp_24_i_reg_622_pp0_it31;
reg   [63:0] tmp_26_i_reg_627;
reg   [63:0] tmp_27_i_reg_632;
reg   [63:0] tmp_28_i_reg_637;
reg   [63:0] tmp_29_i_reg_642;
reg   [63:0] tmp_30_i_reg_647;
reg   [63:0] tmp_31_i_reg_652;
reg   [63:0] tmp_32_i_reg_657;
reg   [63:0] tmp_33_i_reg_662;
wire   [63:0] grp_fu_198_p2;
reg   [63:0] w_reg_667;
reg   [63:0] ap_reg_ppstg_w_reg_667_pp0_it34;
wire   [63:0] grp_fu_176_p2;
reg   [63:0] tmp_35_i_reg_673;
wire   [63:0] sig_fu_420_p3;
reg   [63:0] sig_reg_678;
wire   [63:0] grp_fu_223_p2;
reg   [63:0] tmp_16_reg_685;
wire   [63:0] grp_fu_202_p2;
reg   [63:0] tmp_12_reg_690;
reg   [63:0] tmp_17_reg_695;
reg   [63:0] tmp_13_reg_700;
reg   [63:0] tmp_18_reg_706;
reg   [63:0] ap_reg_ppstg_tmp_18_reg_706_pp0_it39;
reg   [63:0] ap_reg_ppstg_tmp_18_reg_706_pp0_it40;
reg   [63:0] tmp_20_reg_711;
reg   [63:0] tmp_29_reg_716;
reg   [63:0] vc_reg_721;
reg   [63:0] vp_reg_726;
reg   [63:0] tmp_21_reg_731;
reg   [63:0] tmp_30_reg_737;
wire   [63:0] call_fu_425_p3;
reg   [63:0] call_reg_743;
wire   [63:0] p_0_v_fu_439_p3;
reg   [63:0] p_0_v_reg_748;
reg    ap_reg_ppiten_pp0_it0_preg = 1'b0;
reg   [7:0] ap_reg_ptbuf_CallPutFlag;
reg   [63:0] ap_reg_ptbuf_S;
reg   [63:0] ap_reg_ptbuf_X;
reg   [63:0] ap_reg_ptbuf_T;
reg   [63:0] ap_reg_ptbuf_b;
reg    grp_rand_uint32_fu_143_ap_start;
wire    grp_rand_uint32_fu_143_ap_done;
wire    grp_rand_uint32_fu_143_ap_idle;
wire    grp_rand_uint32_fu_143_ap_ready;
reg    grp_rand_uint32_fu_143_ap_ce;
reg   [1:0] ap_NS_fsm;
reg    ap_sig_start_in_grp_rand_uint32_fu_143_ap_start;
reg   [63:0] grp_fu_159_p0;
reg   [63:0] grp_fu_159_p1;
reg   [63:0] grp_fu_163_p0;
reg   [63:0] grp_fu_163_p1;
reg   [63:0] grp_fu_170_p0;
reg   [63:0] grp_fu_170_p1;
wire   [63:0] grp_fu_176_p0;
wire   [63:0] grp_fu_176_p1;
reg   [63:0] grp_fu_181_p0;
reg   [63:0] grp_fu_181_p1;
reg   [63:0] grp_fu_187_p0;
reg   [63:0] grp_fu_187_p1;
reg   [63:0] grp_fu_194_p0;
reg   [63:0] grp_fu_194_p1;
reg   [63:0] grp_fu_198_p0;
reg   [63:0] grp_fu_198_p1;
reg   [63:0] grp_fu_202_p0;
reg   [63:0] grp_fu_202_p1;
wire   [63:0] grp_fu_207_p0;
wire   [63:0] grp_fu_207_p1;
reg   [63:0] grp_fu_212_p0;
wire   [63:0] grp_fu_212_p1;
wire   [63:0] grp_fu_217_p0;
wire   [63:0] grp_fu_220_p0;
wire   [63:0] grp_fu_223_p1;
wire   [63:0] grp_fu_228_p1;
reg   [63:0] grp_fu_233_p1;
wire   [63:0] tmp_51_to_int_fu_253_p1;
wire   [63:0] p_Val2_s_fu_273_p1;
wire   [51:0] loc_V_1_fu_294_p1;
wire   [10:0] loc_V_fu_284_p4;
wire   [11:0] tmp_i_i_i_cast1_fu_306_p1;
wire   [11:0] sh_assign_fu_310_p2;
wire   [10:0] tmp_i_i_101_fu_324_p2;
wire   [11:0] sh_assign_1_fu_334_p1;
wire   [11:0] sh_assign_1_fu_334_p3;
wire   [31:0] tmp_68_i_i_cast_fu_346_p0;
wire   [52:0] tmp_68_i_i_cast_fu_346_p1;
wire   [167:0] tmp_i_i_fu_356_p1;
wire   [167:0] tmp_68_i_i_fu_359_p1;
wire   [167:0] tmp_69_i_i_cast_fu_362_p1;
wire   [167:0] tmp_71_i_i_fu_365_p2;
wire   [167:0] p_Val2_3_fu_371_p3;
wire   [63:0] p_Val2_7_fu_400_p1;
wire   [62:0] tmp_35_fu_403_p1;
wire   [63:0] p_Result_2_fu_407_p3;
wire   [63:0] put_fu_432_p3;
reg   [1:0] grp_fu_159_opcode;
reg    grp_fu_159_ce;
reg   [1:0] grp_fu_163_opcode;
reg    grp_fu_163_ce;
reg   [1:0] grp_fu_170_opcode;
reg    grp_fu_170_ce;
reg    grp_fu_176_ce;
reg    grp_fu_181_ce;
reg    grp_fu_187_ce;
reg    grp_fu_194_ce;
reg    grp_fu_198_ce;
reg    grp_fu_202_ce;
reg    grp_fu_207_ce;
reg    grp_fu_212_ce;
wire   [4:0] grp_fu_212_opcode;
reg    grp_fu_217_ce;
reg    grp_fu_220_ce;
wire   [63:0] grp_fu_223_p0;
reg    grp_fu_223_ce;
wire   [63:0] grp_fu_228_p0;
reg    grp_fu_228_ce;
wire   [63:0] grp_fu_233_p0;
reg    grp_fu_233_ce;
reg    ap_sig_pprstidle_pp0;
reg    ap_sig_bdd_1441;


rand_uint32 grp_rand_uint32_fu_143(
    .ap_clk( ap_clk ),
    .ap_rst( ap_rst ),
    .ap_start( grp_rand_uint32_fu_143_ap_start ),
    .ap_done( grp_rand_uint32_fu_143_ap_done ),
    .ap_idle( grp_rand_uint32_fu_143_ap_idle ),
    .ap_ready( grp_rand_uint32_fu_143_ap_ready ),
    .ap_ce( grp_rand_uint32_fu_143_ap_ce ),
    .ap_return( grp_rand_uint32_fu_143_ap_return )
);

BlackScholesWrapper_dadddsub_64ns_64ns_64_5_no_dsp #(
    .ID( 2 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
BlackScholesWrapper_dadddsub_64ns_64ns_64_5_no_dsp_U2(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_159_p0 ),
    .din1( grp_fu_159_p1 ),
    .opcode( grp_fu_159_opcode ),
    .ce( grp_fu_159_ce ),
    .dout( grp_fu_159_p2 )
);

BlackScholesWrapper_dadddsub_64ns_64ns_64_5_no_dsp #(
    .ID( 3 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
BlackScholesWrapper_dadddsub_64ns_64ns_64_5_no_dsp_U3(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_163_p0 ),
    .din1( grp_fu_163_p1 ),
    .opcode( grp_fu_163_opcode ),
    .ce( grp_fu_163_ce ),
    .dout( grp_fu_163_p2 )
);

BlackScholesWrapper_dadddsub_64ns_64ns_64_5_no_dsp #(
    .ID( 4 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
BlackScholesWrapper_dadddsub_64ns_64ns_64_5_no_dsp_U4(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_170_p0 ),
    .din1( grp_fu_170_p1 ),
    .opcode( grp_fu_170_opcode ),
    .ce( grp_fu_170_ce ),
    .dout( grp_fu_170_p2 )
);

BlackScholesWrapper_dsub_64ns_64ns_64_5_no_dsp #(
    .ID( 5 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
BlackScholesWrapper_dsub_64ns_64ns_64_5_no_dsp_U5(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_176_p0 ),
    .din1( grp_fu_176_p1 ),
    .ce( grp_fu_176_ce ),
    .dout( grp_fu_176_p2 )
);

BlackScholesWrapper_dmul_64ns_64ns_64_6_med_dsp #(
    .ID( 6 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
BlackScholesWrapper_dmul_64ns_64ns_64_6_med_dsp_U6(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_181_p0 ),
    .din1( grp_fu_181_p1 ),
    .ce( grp_fu_181_ce ),
    .dout( grp_fu_181_p2 )
);

BlackScholesWrapper_dmul_64ns_64ns_64_6_med_dsp #(
    .ID( 7 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
BlackScholesWrapper_dmul_64ns_64ns_64_6_med_dsp_U7(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_187_p0 ),
    .din1( grp_fu_187_p1 ),
    .ce( grp_fu_187_ce ),
    .dout( grp_fu_187_p2 )
);

BlackScholesWrapper_dmul_64ns_64ns_64_6_med_dsp #(
    .ID( 8 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
BlackScholesWrapper_dmul_64ns_64ns_64_6_med_dsp_U8(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_194_p0 ),
    .din1( grp_fu_194_p1 ),
    .ce( grp_fu_194_ce ),
    .dout( grp_fu_194_p2 )
);

BlackScholesWrapper_dmul_64ns_64ns_64_6_med_dsp #(
    .ID( 9 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
BlackScholesWrapper_dmul_64ns_64ns_64_6_med_dsp_U9(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_198_p0 ),
    .din1( grp_fu_198_p1 ),
    .ce( grp_fu_198_ce ),
    .dout( grp_fu_198_p2 )
);

BlackScholesWrapper_dmul_64ns_64ns_64_6_med_dsp #(
    .ID( 10 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
BlackScholesWrapper_dmul_64ns_64ns_64_6_med_dsp_U10(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_202_p0 ),
    .din1( grp_fu_202_p1 ),
    .ce( grp_fu_202_ce ),
    .dout( grp_fu_202_p2 )
);

BlackScholesWrapper_ddiv_64ns_64ns_64_31 #(
    .ID( 11 ),
    .NUM_STAGE( 31 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
BlackScholesWrapper_ddiv_64ns_64ns_64_31_U11(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_207_p0 ),
    .din1( grp_fu_207_p1 ),
    .ce( grp_fu_207_ce ),
    .dout( grp_fu_207_p2 )
);

BlackScholesWrapper_dcmp_64ns_64ns_1_3 #(
    .ID( 12 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 1 ))
BlackScholesWrapper_dcmp_64ns_64ns_1_3_U12(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_212_p0 ),
    .din1( grp_fu_212_p1 ),
    .ce( grp_fu_212_ce ),
    .opcode( grp_fu_212_opcode ),
    .dout( grp_fu_212_p2 )
);

BlackScholesWrapper_uitodp_64ns_64_6 #(
    .ID( 13 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
BlackScholesWrapper_uitodp_64ns_64_6_U13(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_217_p0 ),
    .ce( grp_fu_217_ce ),
    .dout( grp_fu_217_p1 )
);

BlackScholesWrapper_sitodp_64ns_64_6 #(
    .ID( 14 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
BlackScholesWrapper_sitodp_64ns_64_6_U14(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_220_p0 ),
    .ce( grp_fu_220_ce ),
    .dout( grp_fu_220_p1 )
);

BlackScholesWrapper_dsqrt_64ns_64ns_64_31 #(
    .ID( 15 ),
    .NUM_STAGE( 31 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
BlackScholesWrapper_dsqrt_64ns_64ns_64_31_U15(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_223_p0 ),
    .din1( grp_fu_223_p1 ),
    .ce( grp_fu_223_ce ),
    .dout( grp_fu_223_p2 )
);

BlackScholesWrapper_drecip_64ns_64ns_64_11 #(
    .ID( 16 ),
    .NUM_STAGE( 11 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
BlackScholesWrapper_drecip_64ns_64ns_64_11_U16(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_228_p0 ),
    .din1( grp_fu_228_p1 ),
    .ce( grp_fu_228_ce ),
    .dout( grp_fu_228_p2 )
);

BlackScholesWrapper_dexp_64ns_64ns_64_15_med_dsp #(
    .ID( 17 ),
    .NUM_STAGE( 15 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
BlackScholesWrapper_dexp_64ns_64ns_64_15_med_dsp_U17(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .din0( grp_fu_233_p0 ),
    .din1( grp_fu_233_p1 ),
    .ce( grp_fu_233_ce ),
    .dout( grp_fu_233_p2 )
);



/// the current state (ap_CS_fsm) of the state machine. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_CS_fsm
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_pp0_stg0_fsm_0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

/// ap_reg_ppiten_pp0_it0_preg assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it0_preg
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it0_preg <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg0_fsm_0 == ap_CS_fsm) & ~(~(ap_const_logic_1 == ap_ce) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_start == ap_const_logic_0))))) begin
            ap_reg_ppiten_pp0_it0_preg <= ap_start;
        end
    end
end

/// ap_reg_ppiten_pp0_it1 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it1
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg3_fsm_3 == ap_CS_fsm) & (ap_const_logic_1 == ap_ce))) begin
            ap_reg_ppiten_pp0_it1 <= ap_reg_ppiten_pp0_it0;
        end
    end
end

/// ap_reg_ppiten_pp0_it10 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it10
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it10 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg3_fsm_3 == ap_CS_fsm) & (ap_const_logic_1 == ap_ce))) begin
            ap_reg_ppiten_pp0_it10 <= ap_reg_ppiten_pp0_it9;
        end
    end
end

/// ap_reg_ppiten_pp0_it11 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it11
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it11 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg3_fsm_3 == ap_CS_fsm) & (ap_const_logic_1 == ap_ce))) begin
            ap_reg_ppiten_pp0_it11 <= ap_reg_ppiten_pp0_it10;
        end
    end
end

/// ap_reg_ppiten_pp0_it12 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it12
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it12 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg3_fsm_3 == ap_CS_fsm) & (ap_const_logic_1 == ap_ce))) begin
            ap_reg_ppiten_pp0_it12 <= ap_reg_ppiten_pp0_it11;
        end
    end
end

/// ap_reg_ppiten_pp0_it13 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it13
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it13 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg3_fsm_3 == ap_CS_fsm) & (ap_const_logic_1 == ap_ce))) begin
            ap_reg_ppiten_pp0_it13 <= ap_reg_ppiten_pp0_it12;
        end
    end
end

/// ap_reg_ppiten_pp0_it14 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it14
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it14 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg3_fsm_3 == ap_CS_fsm) & (ap_const_logic_1 == ap_ce))) begin
            ap_reg_ppiten_pp0_it14 <= ap_reg_ppiten_pp0_it13;
        end
    end
end

/// ap_reg_ppiten_pp0_it15 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it15
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it15 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg3_fsm_3 == ap_CS_fsm) & (ap_const_logic_1 == ap_ce))) begin
            ap_reg_ppiten_pp0_it15 <= ap_reg_ppiten_pp0_it14;
        end
    end
end

/// ap_reg_ppiten_pp0_it16 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it16
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it16 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg3_fsm_3 == ap_CS_fsm) & (ap_const_logic_1 == ap_ce))) begin
            ap_reg_ppiten_pp0_it16 <= ap_reg_ppiten_pp0_it15;
        end
    end
end

/// ap_reg_ppiten_pp0_it17 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it17
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it17 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg3_fsm_3 == ap_CS_fsm) & (ap_const_logic_1 == ap_ce))) begin
            ap_reg_ppiten_pp0_it17 <= ap_reg_ppiten_pp0_it16;
        end
    end
end

/// ap_reg_ppiten_pp0_it18 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it18
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it18 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg3_fsm_3 == ap_CS_fsm) & (ap_const_logic_1 == ap_ce))) begin
            ap_reg_ppiten_pp0_it18 <= ap_reg_ppiten_pp0_it17;
        end
    end
end

/// ap_reg_ppiten_pp0_it19 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it19
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it19 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg3_fsm_3 == ap_CS_fsm) & (ap_const_logic_1 == ap_ce))) begin
            ap_reg_ppiten_pp0_it19 <= ap_reg_ppiten_pp0_it18;
        end
    end
end

/// ap_reg_ppiten_pp0_it2 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it2
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it2 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg3_fsm_3 == ap_CS_fsm) & (ap_const_logic_1 == ap_ce))) begin
            ap_reg_ppiten_pp0_it2 <= ap_reg_ppiten_pp0_it1;
        end
    end
end

/// ap_reg_ppiten_pp0_it20 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it20
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it20 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg3_fsm_3 == ap_CS_fsm) & (ap_const_logic_1 == ap_ce))) begin
            ap_reg_ppiten_pp0_it20 <= ap_reg_ppiten_pp0_it19;
        end
    end
end

/// ap_reg_ppiten_pp0_it21 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it21
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it21 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg3_fsm_3 == ap_CS_fsm) & (ap_const_logic_1 == ap_ce))) begin
            ap_reg_ppiten_pp0_it21 <= ap_reg_ppiten_pp0_it20;
        end
    end
end

/// ap_reg_ppiten_pp0_it22 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it22
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it22 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg3_fsm_3 == ap_CS_fsm) & (ap_const_logic_1 == ap_ce))) begin
            ap_reg_ppiten_pp0_it22 <= ap_reg_ppiten_pp0_it21;
        end
    end
end

/// ap_reg_ppiten_pp0_it23 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it23
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it23 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg3_fsm_3 == ap_CS_fsm) & (ap_const_logic_1 == ap_ce))) begin
            ap_reg_ppiten_pp0_it23 <= ap_reg_ppiten_pp0_it22;
        end
    end
end

/// ap_reg_ppiten_pp0_it24 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it24
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it24 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg3_fsm_3 == ap_CS_fsm) & (ap_const_logic_1 == ap_ce))) begin
            ap_reg_ppiten_pp0_it24 <= ap_reg_ppiten_pp0_it23;
        end
    end
end

/// ap_reg_ppiten_pp0_it25 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it25
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it25 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg3_fsm_3 == ap_CS_fsm) & (ap_const_logic_1 == ap_ce))) begin
            ap_reg_ppiten_pp0_it25 <= ap_reg_ppiten_pp0_it24;
        end
    end
end

/// ap_reg_ppiten_pp0_it26 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it26
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it26 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg3_fsm_3 == ap_CS_fsm) & (ap_const_logic_1 == ap_ce))) begin
            ap_reg_ppiten_pp0_it26 <= ap_reg_ppiten_pp0_it25;
        end
    end
end

/// ap_reg_ppiten_pp0_it27 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it27
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it27 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg3_fsm_3 == ap_CS_fsm) & (ap_const_logic_1 == ap_ce))) begin
            ap_reg_ppiten_pp0_it27 <= ap_reg_ppiten_pp0_it26;
        end
    end
end

/// ap_reg_ppiten_pp0_it28 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it28
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it28 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg3_fsm_3 == ap_CS_fsm) & (ap_const_logic_1 == ap_ce))) begin
            ap_reg_ppiten_pp0_it28 <= ap_reg_ppiten_pp0_it27;
        end
    end
end

/// ap_reg_ppiten_pp0_it29 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it29
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it29 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg3_fsm_3 == ap_CS_fsm) & (ap_const_logic_1 == ap_ce))) begin
            ap_reg_ppiten_pp0_it29 <= ap_reg_ppiten_pp0_it28;
        end
    end
end

/// ap_reg_ppiten_pp0_it3 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it3
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it3 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg3_fsm_3 == ap_CS_fsm) & (ap_const_logic_1 == ap_ce))) begin
            ap_reg_ppiten_pp0_it3 <= ap_reg_ppiten_pp0_it2;
        end
    end
end

/// ap_reg_ppiten_pp0_it30 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it30
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it30 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg3_fsm_3 == ap_CS_fsm) & (ap_const_logic_1 == ap_ce))) begin
            ap_reg_ppiten_pp0_it30 <= ap_reg_ppiten_pp0_it29;
        end
    end
end

/// ap_reg_ppiten_pp0_it31 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it31
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it31 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg3_fsm_3 == ap_CS_fsm) & (ap_const_logic_1 == ap_ce))) begin
            ap_reg_ppiten_pp0_it31 <= ap_reg_ppiten_pp0_it30;
        end
    end
end

/// ap_reg_ppiten_pp0_it32 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it32
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it32 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg3_fsm_3 == ap_CS_fsm) & (ap_const_logic_1 == ap_ce))) begin
            ap_reg_ppiten_pp0_it32 <= ap_reg_ppiten_pp0_it31;
        end
    end
end

/// ap_reg_ppiten_pp0_it33 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it33
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it33 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg3_fsm_3 == ap_CS_fsm) & (ap_const_logic_1 == ap_ce))) begin
            ap_reg_ppiten_pp0_it33 <= ap_reg_ppiten_pp0_it32;
        end
    end
end

/// ap_reg_ppiten_pp0_it34 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it34
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it34 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg3_fsm_3 == ap_CS_fsm) & (ap_const_logic_1 == ap_ce))) begin
            ap_reg_ppiten_pp0_it34 <= ap_reg_ppiten_pp0_it33;
        end
    end
end

/// ap_reg_ppiten_pp0_it35 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it35
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it35 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg3_fsm_3 == ap_CS_fsm) & (ap_const_logic_1 == ap_ce))) begin
            ap_reg_ppiten_pp0_it35 <= ap_reg_ppiten_pp0_it34;
        end
    end
end

/// ap_reg_ppiten_pp0_it36 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it36
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it36 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg3_fsm_3 == ap_CS_fsm) & (ap_const_logic_1 == ap_ce))) begin
            ap_reg_ppiten_pp0_it36 <= ap_reg_ppiten_pp0_it35;
        end
    end
end

/// ap_reg_ppiten_pp0_it37 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it37
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it37 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg3_fsm_3 == ap_CS_fsm) & (ap_const_logic_1 == ap_ce))) begin
            ap_reg_ppiten_pp0_it37 <= ap_reg_ppiten_pp0_it36;
        end
    end
end

/// ap_reg_ppiten_pp0_it38 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it38
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it38 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg3_fsm_3 == ap_CS_fsm) & (ap_const_logic_1 == ap_ce))) begin
            ap_reg_ppiten_pp0_it38 <= ap_reg_ppiten_pp0_it37;
        end
    end
end

/// ap_reg_ppiten_pp0_it39 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it39
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it39 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg3_fsm_3 == ap_CS_fsm) & (ap_const_logic_1 == ap_ce))) begin
            ap_reg_ppiten_pp0_it39 <= ap_reg_ppiten_pp0_it38;
        end
    end
end

/// ap_reg_ppiten_pp0_it4 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it4
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it4 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg3_fsm_3 == ap_CS_fsm) & (ap_const_logic_1 == ap_ce))) begin
            ap_reg_ppiten_pp0_it4 <= ap_reg_ppiten_pp0_it3;
        end
    end
end

/// ap_reg_ppiten_pp0_it40 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it40
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it40 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg3_fsm_3 == ap_CS_fsm) & (ap_const_logic_1 == ap_ce))) begin
            ap_reg_ppiten_pp0_it40 <= ap_reg_ppiten_pp0_it39;
        end
    end
end

/// ap_reg_ppiten_pp0_it41 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it41
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it41 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg3_fsm_3 == ap_CS_fsm) & (ap_const_logic_1 == ap_ce))) begin
            ap_reg_ppiten_pp0_it41 <= ap_reg_ppiten_pp0_it40;
        end
    end
end

/// ap_reg_ppiten_pp0_it42 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it42
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it42 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg3_fsm_3 == ap_CS_fsm) & (ap_const_logic_1 == ap_ce))) begin
            ap_reg_ppiten_pp0_it42 <= ap_reg_ppiten_pp0_it41;
        end
    end
end

/// ap_reg_ppiten_pp0_it43 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it43
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it43 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg3_fsm_3 == ap_CS_fsm) & (ap_const_logic_1 == ap_ce))) begin
            ap_reg_ppiten_pp0_it43 <= ap_reg_ppiten_pp0_it42;
        end
    end
end

/// ap_reg_ppiten_pp0_it44 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it44
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it44 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg3_fsm_3 == ap_CS_fsm) & (ap_const_logic_1 == ap_ce))) begin
            ap_reg_ppiten_pp0_it44 <= ap_reg_ppiten_pp0_it43;
        end
    end
end

/// ap_reg_ppiten_pp0_it45 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it45
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it45 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg3_fsm_3 == ap_CS_fsm) & (ap_const_logic_1 == ap_ce))) begin
            ap_reg_ppiten_pp0_it45 <= ap_reg_ppiten_pp0_it44;
        end
    end
end

/// ap_reg_ppiten_pp0_it46 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it46
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it46 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg3_fsm_3 == ap_CS_fsm) & (ap_const_logic_1 == ap_ce))) begin
            ap_reg_ppiten_pp0_it46 <= ap_reg_ppiten_pp0_it45;
        end
    end
end

/// ap_reg_ppiten_pp0_it47 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it47
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it47 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg3_fsm_3 == ap_CS_fsm) & (ap_const_logic_1 == ap_ce))) begin
            ap_reg_ppiten_pp0_it47 <= ap_reg_ppiten_pp0_it46;
        end
    end
end

/// ap_reg_ppiten_pp0_it48 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it48
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it48 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg3_fsm_3 == ap_CS_fsm) & (ap_const_logic_1 == ap_ce))) begin
            ap_reg_ppiten_pp0_it48 <= ap_reg_ppiten_pp0_it47;
        end
    end
end

/// ap_reg_ppiten_pp0_it49 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it49
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it49 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg3_fsm_3 == ap_CS_fsm) & (ap_const_logic_1 == ap_ce))) begin
            ap_reg_ppiten_pp0_it49 <= ap_reg_ppiten_pp0_it48;
        end
    end
end

/// ap_reg_ppiten_pp0_it5 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it5
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it5 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg3_fsm_3 == ap_CS_fsm) & (ap_const_logic_1 == ap_ce))) begin
            ap_reg_ppiten_pp0_it5 <= ap_reg_ppiten_pp0_it4;
        end
    end
end

/// ap_reg_ppiten_pp0_it50 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it50
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it50 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg3_fsm_3 == ap_CS_fsm) & (ap_const_logic_1 == ap_ce))) begin
            ap_reg_ppiten_pp0_it50 <= ap_reg_ppiten_pp0_it49;
        end
    end
end

/// ap_reg_ppiten_pp0_it51 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it51
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it51 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg3_fsm_3 == ap_CS_fsm) & (ap_const_logic_1 == ap_ce))) begin
            ap_reg_ppiten_pp0_it51 <= ap_reg_ppiten_pp0_it50;
        end
    end
end

/// ap_reg_ppiten_pp0_it52 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it52
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it52 <= ap_const_logic_0;
    end else begin
        if ((ap_const_logic_1 == ap_ce)) begin
            if (ap_sig_bdd_1441) begin
                ap_reg_ppiten_pp0_it52 <= ap_const_logic_0;
            end else if ((ap_ST_pp0_stg3_fsm_3 == ap_CS_fsm)) begin
                ap_reg_ppiten_pp0_it52 <= ap_reg_ppiten_pp0_it51;
            end
        end
    end
end

/// ap_reg_ppiten_pp0_it6 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it6
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it6 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg3_fsm_3 == ap_CS_fsm) & (ap_const_logic_1 == ap_ce))) begin
            ap_reg_ppiten_pp0_it6 <= ap_reg_ppiten_pp0_it5;
        end
    end
end

/// ap_reg_ppiten_pp0_it7 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it7
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it7 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg3_fsm_3 == ap_CS_fsm) & (ap_const_logic_1 == ap_ce))) begin
            ap_reg_ppiten_pp0_it7 <= ap_reg_ppiten_pp0_it6;
        end
    end
end

/// ap_reg_ppiten_pp0_it8 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it8
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it8 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg3_fsm_3 == ap_CS_fsm) & (ap_const_logic_1 == ap_ce))) begin
            ap_reg_ppiten_pp0_it8 <= ap_reg_ppiten_pp0_it7;
        end
    end
end

/// ap_reg_ppiten_pp0_it9 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it9
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it9 <= ap_const_logic_0;
    end else begin
        if (((ap_ST_pp0_stg3_fsm_3 == ap_CS_fsm) & (ap_const_logic_1 == ap_ce))) begin
            ap_reg_ppiten_pp0_it9 <= ap_reg_ppiten_pp0_it8;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it19) & (ap_ST_pp0_stg3_fsm_3 == ap_CS_fsm) & (ap_const_logic_1 == ap_ce))) begin
        K_reg_605 <= grp_fu_228_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_ST_pp0_stg3_fsm_3 == ap_CS_fsm) & (ap_const_logic_1 == ap_ce))) begin
        S_read_reg_484 <= ap_reg_ptbuf_S;
        X_read_reg_478 <= ap_reg_ptbuf_X;
        b_read_reg_473 <= ap_reg_ptbuf_b;
        tmp_11_reg_490 <= tmp_11_fu_267_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_ce) & (ap_ST_pp0_stg1_fsm_1 == ap_CS_fsm))) begin
        T_read_reg_456 <= ap_reg_ptbuf_T;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it14) & (ap_const_logic_1 == ap_ce) & (ap_ST_pp0_stg1_fsm_1 == ap_CS_fsm))) begin
        X_assign_reg_567 <= grp_fu_159_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg3_fsm_3 == ap_CS_fsm) & (ap_const_logic_1 == ap_ce))) begin
        ap_reg_ppstg_K_reg_605_pp0_it20 <= K_reg_605;
        ap_reg_ppstg_K_reg_605_pp0_it21 <= ap_reg_ppstg_K_reg_605_pp0_it20;
        ap_reg_ppstg_K_reg_605_pp0_it22 <= ap_reg_ppstg_K_reg_605_pp0_it21;
        ap_reg_ppstg_K_reg_605_pp0_it23 <= ap_reg_ppstg_K_reg_605_pp0_it22;
        ap_reg_ppstg_K_reg_605_pp0_it24 <= ap_reg_ppstg_K_reg_605_pp0_it23;
        ap_reg_ppstg_K_reg_605_pp0_it25 <= ap_reg_ppstg_K_reg_605_pp0_it24;
        ap_reg_ppstg_K_reg_605_pp0_it26 <= ap_reg_ppstg_K_reg_605_pp0_it25;
        ap_reg_ppstg_K_reg_605_pp0_it27 <= ap_reg_ppstg_K_reg_605_pp0_it26;
        ap_reg_ppstg_K_reg_605_pp0_it28 <= ap_reg_ppstg_K_reg_605_pp0_it27;
        ap_reg_ppstg_K_reg_605_pp0_it29 <= ap_reg_ppstg_K_reg_605_pp0_it28;
        ap_reg_ppstg_K_reg_605_pp0_it30 <= ap_reg_ppstg_K_reg_605_pp0_it29;
        ap_reg_ppstg_S_read_reg_484_pp0_it1 <= S_read_reg_484;
        ap_reg_ppstg_S_read_reg_484_pp0_it10 <= ap_reg_ppstg_S_read_reg_484_pp0_it9;
        ap_reg_ppstg_S_read_reg_484_pp0_it11 <= ap_reg_ppstg_S_read_reg_484_pp0_it10;
        ap_reg_ppstg_S_read_reg_484_pp0_it12 <= ap_reg_ppstg_S_read_reg_484_pp0_it11;
        ap_reg_ppstg_S_read_reg_484_pp0_it13 <= ap_reg_ppstg_S_read_reg_484_pp0_it12;
        ap_reg_ppstg_S_read_reg_484_pp0_it14 <= ap_reg_ppstg_S_read_reg_484_pp0_it13;
        ap_reg_ppstg_S_read_reg_484_pp0_it15 <= ap_reg_ppstg_S_read_reg_484_pp0_it14;
        ap_reg_ppstg_S_read_reg_484_pp0_it16 <= ap_reg_ppstg_S_read_reg_484_pp0_it15;
        ap_reg_ppstg_S_read_reg_484_pp0_it17 <= ap_reg_ppstg_S_read_reg_484_pp0_it16;
        ap_reg_ppstg_S_read_reg_484_pp0_it18 <= ap_reg_ppstg_S_read_reg_484_pp0_it17;
        ap_reg_ppstg_S_read_reg_484_pp0_it19 <= ap_reg_ppstg_S_read_reg_484_pp0_it18;
        ap_reg_ppstg_S_read_reg_484_pp0_it2 <= ap_reg_ppstg_S_read_reg_484_pp0_it1;
        ap_reg_ppstg_S_read_reg_484_pp0_it20 <= ap_reg_ppstg_S_read_reg_484_pp0_it19;
        ap_reg_ppstg_S_read_reg_484_pp0_it21 <= ap_reg_ppstg_S_read_reg_484_pp0_it20;
        ap_reg_ppstg_S_read_reg_484_pp0_it22 <= ap_reg_ppstg_S_read_reg_484_pp0_it21;
        ap_reg_ppstg_S_read_reg_484_pp0_it23 <= ap_reg_ppstg_S_read_reg_484_pp0_it22;
        ap_reg_ppstg_S_read_reg_484_pp0_it24 <= ap_reg_ppstg_S_read_reg_484_pp0_it23;
        ap_reg_ppstg_S_read_reg_484_pp0_it25 <= ap_reg_ppstg_S_read_reg_484_pp0_it24;
        ap_reg_ppstg_S_read_reg_484_pp0_it26 <= ap_reg_ppstg_S_read_reg_484_pp0_it25;
        ap_reg_ppstg_S_read_reg_484_pp0_it27 <= ap_reg_ppstg_S_read_reg_484_pp0_it26;
        ap_reg_ppstg_S_read_reg_484_pp0_it28 <= ap_reg_ppstg_S_read_reg_484_pp0_it27;
        ap_reg_ppstg_S_read_reg_484_pp0_it29 <= ap_reg_ppstg_S_read_reg_484_pp0_it28;
        ap_reg_ppstg_S_read_reg_484_pp0_it3 <= ap_reg_ppstg_S_read_reg_484_pp0_it2;
        ap_reg_ppstg_S_read_reg_484_pp0_it30 <= ap_reg_ppstg_S_read_reg_484_pp0_it29;
        ap_reg_ppstg_S_read_reg_484_pp0_it31 <= ap_reg_ppstg_S_read_reg_484_pp0_it30;
        ap_reg_ppstg_S_read_reg_484_pp0_it32 <= ap_reg_ppstg_S_read_reg_484_pp0_it31;
        ap_reg_ppstg_S_read_reg_484_pp0_it33 <= ap_reg_ppstg_S_read_reg_484_pp0_it32;
        ap_reg_ppstg_S_read_reg_484_pp0_it34 <= ap_reg_ppstg_S_read_reg_484_pp0_it33;
        ap_reg_ppstg_S_read_reg_484_pp0_it35 <= ap_reg_ppstg_S_read_reg_484_pp0_it34;
        ap_reg_ppstg_S_read_reg_484_pp0_it36 <= ap_reg_ppstg_S_read_reg_484_pp0_it35;
        ap_reg_ppstg_S_read_reg_484_pp0_it37 <= ap_reg_ppstg_S_read_reg_484_pp0_it36;
        ap_reg_ppstg_S_read_reg_484_pp0_it38 <= ap_reg_ppstg_S_read_reg_484_pp0_it37;
        ap_reg_ppstg_S_read_reg_484_pp0_it39 <= ap_reg_ppstg_S_read_reg_484_pp0_it38;
        ap_reg_ppstg_S_read_reg_484_pp0_it4 <= ap_reg_ppstg_S_read_reg_484_pp0_it3;
        ap_reg_ppstg_S_read_reg_484_pp0_it40 <= ap_reg_ppstg_S_read_reg_484_pp0_it39;
        ap_reg_ppstg_S_read_reg_484_pp0_it41 <= ap_reg_ppstg_S_read_reg_484_pp0_it40;
        ap_reg_ppstg_S_read_reg_484_pp0_it42 <= ap_reg_ppstg_S_read_reg_484_pp0_it41;
        ap_reg_ppstg_S_read_reg_484_pp0_it43 <= ap_reg_ppstg_S_read_reg_484_pp0_it42;
        ap_reg_ppstg_S_read_reg_484_pp0_it44 <= ap_reg_ppstg_S_read_reg_484_pp0_it43;
        ap_reg_ppstg_S_read_reg_484_pp0_it45 <= ap_reg_ppstg_S_read_reg_484_pp0_it44;
        ap_reg_ppstg_S_read_reg_484_pp0_it46 <= ap_reg_ppstg_S_read_reg_484_pp0_it45;
        ap_reg_ppstg_S_read_reg_484_pp0_it5 <= ap_reg_ppstg_S_read_reg_484_pp0_it4;
        ap_reg_ppstg_S_read_reg_484_pp0_it6 <= ap_reg_ppstg_S_read_reg_484_pp0_it5;
        ap_reg_ppstg_S_read_reg_484_pp0_it7 <= ap_reg_ppstg_S_read_reg_484_pp0_it6;
        ap_reg_ppstg_S_read_reg_484_pp0_it8 <= ap_reg_ppstg_S_read_reg_484_pp0_it7;
        ap_reg_ppstg_S_read_reg_484_pp0_it9 <= ap_reg_ppstg_S_read_reg_484_pp0_it8;
        ap_reg_ppstg_X_read_reg_478_pp0_it1 <= X_read_reg_478;
        ap_reg_ppstg_X_read_reg_478_pp0_it10 <= ap_reg_ppstg_X_read_reg_478_pp0_it9;
        ap_reg_ppstg_X_read_reg_478_pp0_it11 <= ap_reg_ppstg_X_read_reg_478_pp0_it10;
        ap_reg_ppstg_X_read_reg_478_pp0_it12 <= ap_reg_ppstg_X_read_reg_478_pp0_it11;
        ap_reg_ppstg_X_read_reg_478_pp0_it13 <= ap_reg_ppstg_X_read_reg_478_pp0_it12;
        ap_reg_ppstg_X_read_reg_478_pp0_it14 <= ap_reg_ppstg_X_read_reg_478_pp0_it13;
        ap_reg_ppstg_X_read_reg_478_pp0_it15 <= ap_reg_ppstg_X_read_reg_478_pp0_it14;
        ap_reg_ppstg_X_read_reg_478_pp0_it16 <= ap_reg_ppstg_X_read_reg_478_pp0_it15;
        ap_reg_ppstg_X_read_reg_478_pp0_it17 <= ap_reg_ppstg_X_read_reg_478_pp0_it16;
        ap_reg_ppstg_X_read_reg_478_pp0_it18 <= ap_reg_ppstg_X_read_reg_478_pp0_it17;
        ap_reg_ppstg_X_read_reg_478_pp0_it19 <= ap_reg_ppstg_X_read_reg_478_pp0_it18;
        ap_reg_ppstg_X_read_reg_478_pp0_it2 <= ap_reg_ppstg_X_read_reg_478_pp0_it1;
        ap_reg_ppstg_X_read_reg_478_pp0_it20 <= ap_reg_ppstg_X_read_reg_478_pp0_it19;
        ap_reg_ppstg_X_read_reg_478_pp0_it21 <= ap_reg_ppstg_X_read_reg_478_pp0_it20;
        ap_reg_ppstg_X_read_reg_478_pp0_it22 <= ap_reg_ppstg_X_read_reg_478_pp0_it21;
        ap_reg_ppstg_X_read_reg_478_pp0_it23 <= ap_reg_ppstg_X_read_reg_478_pp0_it22;
        ap_reg_ppstg_X_read_reg_478_pp0_it24 <= ap_reg_ppstg_X_read_reg_478_pp0_it23;
        ap_reg_ppstg_X_read_reg_478_pp0_it25 <= ap_reg_ppstg_X_read_reg_478_pp0_it24;
        ap_reg_ppstg_X_read_reg_478_pp0_it26 <= ap_reg_ppstg_X_read_reg_478_pp0_it25;
        ap_reg_ppstg_X_read_reg_478_pp0_it27 <= ap_reg_ppstg_X_read_reg_478_pp0_it26;
        ap_reg_ppstg_X_read_reg_478_pp0_it28 <= ap_reg_ppstg_X_read_reg_478_pp0_it27;
        ap_reg_ppstg_X_read_reg_478_pp0_it29 <= ap_reg_ppstg_X_read_reg_478_pp0_it28;
        ap_reg_ppstg_X_read_reg_478_pp0_it3 <= ap_reg_ppstg_X_read_reg_478_pp0_it2;
        ap_reg_ppstg_X_read_reg_478_pp0_it30 <= ap_reg_ppstg_X_read_reg_478_pp0_it29;
        ap_reg_ppstg_X_read_reg_478_pp0_it31 <= ap_reg_ppstg_X_read_reg_478_pp0_it30;
        ap_reg_ppstg_X_read_reg_478_pp0_it32 <= ap_reg_ppstg_X_read_reg_478_pp0_it31;
        ap_reg_ppstg_X_read_reg_478_pp0_it33 <= ap_reg_ppstg_X_read_reg_478_pp0_it32;
        ap_reg_ppstg_X_read_reg_478_pp0_it34 <= ap_reg_ppstg_X_read_reg_478_pp0_it33;
        ap_reg_ppstg_X_read_reg_478_pp0_it35 <= ap_reg_ppstg_X_read_reg_478_pp0_it34;
        ap_reg_ppstg_X_read_reg_478_pp0_it36 <= ap_reg_ppstg_X_read_reg_478_pp0_it35;
        ap_reg_ppstg_X_read_reg_478_pp0_it37 <= ap_reg_ppstg_X_read_reg_478_pp0_it36;
        ap_reg_ppstg_X_read_reg_478_pp0_it38 <= ap_reg_ppstg_X_read_reg_478_pp0_it37;
        ap_reg_ppstg_X_read_reg_478_pp0_it39 <= ap_reg_ppstg_X_read_reg_478_pp0_it38;
        ap_reg_ppstg_X_read_reg_478_pp0_it4 <= ap_reg_ppstg_X_read_reg_478_pp0_it3;
        ap_reg_ppstg_X_read_reg_478_pp0_it40 <= ap_reg_ppstg_X_read_reg_478_pp0_it39;
        ap_reg_ppstg_X_read_reg_478_pp0_it41 <= ap_reg_ppstg_X_read_reg_478_pp0_it40;
        ap_reg_ppstg_X_read_reg_478_pp0_it42 <= ap_reg_ppstg_X_read_reg_478_pp0_it41;
        ap_reg_ppstg_X_read_reg_478_pp0_it43 <= ap_reg_ppstg_X_read_reg_478_pp0_it42;
        ap_reg_ppstg_X_read_reg_478_pp0_it44 <= ap_reg_ppstg_X_read_reg_478_pp0_it43;
        ap_reg_ppstg_X_read_reg_478_pp0_it45 <= ap_reg_ppstg_X_read_reg_478_pp0_it44;
        ap_reg_ppstg_X_read_reg_478_pp0_it46 <= ap_reg_ppstg_X_read_reg_478_pp0_it45;
        ap_reg_ppstg_X_read_reg_478_pp0_it47 <= ap_reg_ppstg_X_read_reg_478_pp0_it46;
        ap_reg_ppstg_X_read_reg_478_pp0_it5 <= ap_reg_ppstg_X_read_reg_478_pp0_it4;
        ap_reg_ppstg_X_read_reg_478_pp0_it6 <= ap_reg_ppstg_X_read_reg_478_pp0_it5;
        ap_reg_ppstg_X_read_reg_478_pp0_it7 <= ap_reg_ppstg_X_read_reg_478_pp0_it6;
        ap_reg_ppstg_X_read_reg_478_pp0_it8 <= ap_reg_ppstg_X_read_reg_478_pp0_it7;
        ap_reg_ppstg_X_read_reg_478_pp0_it9 <= ap_reg_ppstg_X_read_reg_478_pp0_it8;
        ap_reg_ppstg_b_read_reg_473_pp0_it1 <= b_read_reg_473;
        ap_reg_ppstg_b_read_reg_473_pp0_it10 <= ap_reg_ppstg_b_read_reg_473_pp0_it9;
        ap_reg_ppstg_b_read_reg_473_pp0_it11 <= ap_reg_ppstg_b_read_reg_473_pp0_it10;
        ap_reg_ppstg_b_read_reg_473_pp0_it12 <= ap_reg_ppstg_b_read_reg_473_pp0_it11;
        ap_reg_ppstg_b_read_reg_473_pp0_it2 <= ap_reg_ppstg_b_read_reg_473_pp0_it1;
        ap_reg_ppstg_b_read_reg_473_pp0_it3 <= ap_reg_ppstg_b_read_reg_473_pp0_it2;
        ap_reg_ppstg_b_read_reg_473_pp0_it4 <= ap_reg_ppstg_b_read_reg_473_pp0_it3;
        ap_reg_ppstg_b_read_reg_473_pp0_it5 <= ap_reg_ppstg_b_read_reg_473_pp0_it4;
        ap_reg_ppstg_b_read_reg_473_pp0_it6 <= ap_reg_ppstg_b_read_reg_473_pp0_it5;
        ap_reg_ppstg_b_read_reg_473_pp0_it7 <= ap_reg_ppstg_b_read_reg_473_pp0_it6;
        ap_reg_ppstg_b_read_reg_473_pp0_it8 <= ap_reg_ppstg_b_read_reg_473_pp0_it7;
        ap_reg_ppstg_b_read_reg_473_pp0_it9 <= ap_reg_ppstg_b_read_reg_473_pp0_it8;
        ap_reg_ppstg_rand_number_1_reg_510_pp0_it10 <= rand_number_1_reg_510;
        ap_reg_ppstg_rand_number_1_reg_510_pp0_it11 <= ap_reg_ppstg_rand_number_1_reg_510_pp0_it10;
        ap_reg_ppstg_tmp_11_reg_490_pp0_it1 <= tmp_11_reg_490;
        ap_reg_ppstg_tmp_11_reg_490_pp0_it10 <= ap_reg_ppstg_tmp_11_reg_490_pp0_it9;
        ap_reg_ppstg_tmp_11_reg_490_pp0_it11 <= ap_reg_ppstg_tmp_11_reg_490_pp0_it10;
        ap_reg_ppstg_tmp_11_reg_490_pp0_it12 <= ap_reg_ppstg_tmp_11_reg_490_pp0_it11;
        ap_reg_ppstg_tmp_11_reg_490_pp0_it13 <= ap_reg_ppstg_tmp_11_reg_490_pp0_it12;
        ap_reg_ppstg_tmp_11_reg_490_pp0_it14 <= ap_reg_ppstg_tmp_11_reg_490_pp0_it13;
        ap_reg_ppstg_tmp_11_reg_490_pp0_it15 <= ap_reg_ppstg_tmp_11_reg_490_pp0_it14;
        ap_reg_ppstg_tmp_11_reg_490_pp0_it16 <= ap_reg_ppstg_tmp_11_reg_490_pp0_it15;
        ap_reg_ppstg_tmp_11_reg_490_pp0_it17 <= ap_reg_ppstg_tmp_11_reg_490_pp0_it16;
        ap_reg_ppstg_tmp_11_reg_490_pp0_it18 <= ap_reg_ppstg_tmp_11_reg_490_pp0_it17;
        ap_reg_ppstg_tmp_11_reg_490_pp0_it19 <= ap_reg_ppstg_tmp_11_reg_490_pp0_it18;
        ap_reg_ppstg_tmp_11_reg_490_pp0_it2 <= ap_reg_ppstg_tmp_11_reg_490_pp0_it1;
        ap_reg_ppstg_tmp_11_reg_490_pp0_it20 <= ap_reg_ppstg_tmp_11_reg_490_pp0_it19;
        ap_reg_ppstg_tmp_11_reg_490_pp0_it21 <= ap_reg_ppstg_tmp_11_reg_490_pp0_it20;
        ap_reg_ppstg_tmp_11_reg_490_pp0_it22 <= ap_reg_ppstg_tmp_11_reg_490_pp0_it21;
        ap_reg_ppstg_tmp_11_reg_490_pp0_it23 <= ap_reg_ppstg_tmp_11_reg_490_pp0_it22;
        ap_reg_ppstg_tmp_11_reg_490_pp0_it24 <= ap_reg_ppstg_tmp_11_reg_490_pp0_it23;
        ap_reg_ppstg_tmp_11_reg_490_pp0_it25 <= ap_reg_ppstg_tmp_11_reg_490_pp0_it24;
        ap_reg_ppstg_tmp_11_reg_490_pp0_it26 <= ap_reg_ppstg_tmp_11_reg_490_pp0_it25;
        ap_reg_ppstg_tmp_11_reg_490_pp0_it27 <= ap_reg_ppstg_tmp_11_reg_490_pp0_it26;
        ap_reg_ppstg_tmp_11_reg_490_pp0_it28 <= ap_reg_ppstg_tmp_11_reg_490_pp0_it27;
        ap_reg_ppstg_tmp_11_reg_490_pp0_it29 <= ap_reg_ppstg_tmp_11_reg_490_pp0_it28;
        ap_reg_ppstg_tmp_11_reg_490_pp0_it3 <= ap_reg_ppstg_tmp_11_reg_490_pp0_it2;
        ap_reg_ppstg_tmp_11_reg_490_pp0_it30 <= ap_reg_ppstg_tmp_11_reg_490_pp0_it29;
        ap_reg_ppstg_tmp_11_reg_490_pp0_it31 <= ap_reg_ppstg_tmp_11_reg_490_pp0_it30;
        ap_reg_ppstg_tmp_11_reg_490_pp0_it32 <= ap_reg_ppstg_tmp_11_reg_490_pp0_it31;
        ap_reg_ppstg_tmp_11_reg_490_pp0_it33 <= ap_reg_ppstg_tmp_11_reg_490_pp0_it32;
        ap_reg_ppstg_tmp_11_reg_490_pp0_it34 <= ap_reg_ppstg_tmp_11_reg_490_pp0_it33;
        ap_reg_ppstg_tmp_11_reg_490_pp0_it35 <= ap_reg_ppstg_tmp_11_reg_490_pp0_it34;
        ap_reg_ppstg_tmp_11_reg_490_pp0_it36 <= ap_reg_ppstg_tmp_11_reg_490_pp0_it35;
        ap_reg_ppstg_tmp_11_reg_490_pp0_it37 <= ap_reg_ppstg_tmp_11_reg_490_pp0_it36;
        ap_reg_ppstg_tmp_11_reg_490_pp0_it38 <= ap_reg_ppstg_tmp_11_reg_490_pp0_it37;
        ap_reg_ppstg_tmp_11_reg_490_pp0_it39 <= ap_reg_ppstg_tmp_11_reg_490_pp0_it38;
        ap_reg_ppstg_tmp_11_reg_490_pp0_it4 <= ap_reg_ppstg_tmp_11_reg_490_pp0_it3;
        ap_reg_ppstg_tmp_11_reg_490_pp0_it40 <= ap_reg_ppstg_tmp_11_reg_490_pp0_it39;
        ap_reg_ppstg_tmp_11_reg_490_pp0_it41 <= ap_reg_ppstg_tmp_11_reg_490_pp0_it40;
        ap_reg_ppstg_tmp_11_reg_490_pp0_it42 <= ap_reg_ppstg_tmp_11_reg_490_pp0_it41;
        ap_reg_ppstg_tmp_11_reg_490_pp0_it43 <= ap_reg_ppstg_tmp_11_reg_490_pp0_it42;
        ap_reg_ppstg_tmp_11_reg_490_pp0_it44 <= ap_reg_ppstg_tmp_11_reg_490_pp0_it43;
        ap_reg_ppstg_tmp_11_reg_490_pp0_it45 <= ap_reg_ppstg_tmp_11_reg_490_pp0_it44;
        ap_reg_ppstg_tmp_11_reg_490_pp0_it46 <= ap_reg_ppstg_tmp_11_reg_490_pp0_it45;
        ap_reg_ppstg_tmp_11_reg_490_pp0_it47 <= ap_reg_ppstg_tmp_11_reg_490_pp0_it46;
        ap_reg_ppstg_tmp_11_reg_490_pp0_it48 <= ap_reg_ppstg_tmp_11_reg_490_pp0_it47;
        ap_reg_ppstg_tmp_11_reg_490_pp0_it49 <= ap_reg_ppstg_tmp_11_reg_490_pp0_it48;
        ap_reg_ppstg_tmp_11_reg_490_pp0_it5 <= ap_reg_ppstg_tmp_11_reg_490_pp0_it4;
        ap_reg_ppstg_tmp_11_reg_490_pp0_it6 <= ap_reg_ppstg_tmp_11_reg_490_pp0_it5;
        ap_reg_ppstg_tmp_11_reg_490_pp0_it7 <= ap_reg_ppstg_tmp_11_reg_490_pp0_it6;
        ap_reg_ppstg_tmp_11_reg_490_pp0_it8 <= ap_reg_ppstg_tmp_11_reg_490_pp0_it7;
        ap_reg_ppstg_tmp_11_reg_490_pp0_it9 <= ap_reg_ppstg_tmp_11_reg_490_pp0_it8;
        ap_reg_ppstg_tmp_25_reg_505_pp0_it10 <= ap_reg_ppstg_tmp_25_reg_505_pp0_it9;
        ap_reg_ppstg_tmp_25_reg_505_pp0_it11 <= ap_reg_ppstg_tmp_25_reg_505_pp0_it10;
        ap_reg_ppstg_tmp_25_reg_505_pp0_it12 <= ap_reg_ppstg_tmp_25_reg_505_pp0_it11;
        ap_reg_ppstg_tmp_25_reg_505_pp0_it13 <= ap_reg_ppstg_tmp_25_reg_505_pp0_it12;
        ap_reg_ppstg_tmp_25_reg_505_pp0_it14 <= ap_reg_ppstg_tmp_25_reg_505_pp0_it13;
        ap_reg_ppstg_tmp_25_reg_505_pp0_it15 <= ap_reg_ppstg_tmp_25_reg_505_pp0_it14;
        ap_reg_ppstg_tmp_25_reg_505_pp0_it16 <= ap_reg_ppstg_tmp_25_reg_505_pp0_it15;
        ap_reg_ppstg_tmp_25_reg_505_pp0_it17 <= ap_reg_ppstg_tmp_25_reg_505_pp0_it16;
        ap_reg_ppstg_tmp_25_reg_505_pp0_it18 <= ap_reg_ppstg_tmp_25_reg_505_pp0_it17;
        ap_reg_ppstg_tmp_25_reg_505_pp0_it19 <= ap_reg_ppstg_tmp_25_reg_505_pp0_it18;
        ap_reg_ppstg_tmp_25_reg_505_pp0_it20 <= ap_reg_ppstg_tmp_25_reg_505_pp0_it19;
        ap_reg_ppstg_tmp_25_reg_505_pp0_it21 <= ap_reg_ppstg_tmp_25_reg_505_pp0_it20;
        ap_reg_ppstg_tmp_25_reg_505_pp0_it22 <= ap_reg_ppstg_tmp_25_reg_505_pp0_it21;
        ap_reg_ppstg_tmp_25_reg_505_pp0_it23 <= ap_reg_ppstg_tmp_25_reg_505_pp0_it22;
        ap_reg_ppstg_tmp_25_reg_505_pp0_it24 <= ap_reg_ppstg_tmp_25_reg_505_pp0_it23;
        ap_reg_ppstg_tmp_25_reg_505_pp0_it25 <= ap_reg_ppstg_tmp_25_reg_505_pp0_it24;
        ap_reg_ppstg_tmp_25_reg_505_pp0_it26 <= ap_reg_ppstg_tmp_25_reg_505_pp0_it25;
        ap_reg_ppstg_tmp_25_reg_505_pp0_it27 <= ap_reg_ppstg_tmp_25_reg_505_pp0_it26;
        ap_reg_ppstg_tmp_25_reg_505_pp0_it28 <= ap_reg_ppstg_tmp_25_reg_505_pp0_it27;
        ap_reg_ppstg_tmp_25_reg_505_pp0_it29 <= ap_reg_ppstg_tmp_25_reg_505_pp0_it28;
        ap_reg_ppstg_tmp_25_reg_505_pp0_it30 <= ap_reg_ppstg_tmp_25_reg_505_pp0_it29;
        ap_reg_ppstg_tmp_25_reg_505_pp0_it31 <= ap_reg_ppstg_tmp_25_reg_505_pp0_it30;
        ap_reg_ppstg_tmp_25_reg_505_pp0_it32 <= ap_reg_ppstg_tmp_25_reg_505_pp0_it31;
        ap_reg_ppstg_tmp_25_reg_505_pp0_it33 <= ap_reg_ppstg_tmp_25_reg_505_pp0_it32;
        ap_reg_ppstg_tmp_25_reg_505_pp0_it34 <= ap_reg_ppstg_tmp_25_reg_505_pp0_it33;
        ap_reg_ppstg_tmp_25_reg_505_pp0_it35 <= ap_reg_ppstg_tmp_25_reg_505_pp0_it34;
        ap_reg_ppstg_tmp_25_reg_505_pp0_it36 <= ap_reg_ppstg_tmp_25_reg_505_pp0_it35;
        ap_reg_ppstg_tmp_25_reg_505_pp0_it37 <= ap_reg_ppstg_tmp_25_reg_505_pp0_it36;
        ap_reg_ppstg_tmp_25_reg_505_pp0_it38 <= ap_reg_ppstg_tmp_25_reg_505_pp0_it37;
        ap_reg_ppstg_tmp_25_reg_505_pp0_it39 <= ap_reg_ppstg_tmp_25_reg_505_pp0_it38;
        ap_reg_ppstg_tmp_25_reg_505_pp0_it40 <= ap_reg_ppstg_tmp_25_reg_505_pp0_it39;
        ap_reg_ppstg_tmp_25_reg_505_pp0_it41 <= ap_reg_ppstg_tmp_25_reg_505_pp0_it40;
        ap_reg_ppstg_tmp_25_reg_505_pp0_it42 <= ap_reg_ppstg_tmp_25_reg_505_pp0_it41;
        ap_reg_ppstg_tmp_25_reg_505_pp0_it43 <= ap_reg_ppstg_tmp_25_reg_505_pp0_it42;
        ap_reg_ppstg_tmp_25_reg_505_pp0_it44 <= ap_reg_ppstg_tmp_25_reg_505_pp0_it43;
        ap_reg_ppstg_tmp_25_reg_505_pp0_it45 <= ap_reg_ppstg_tmp_25_reg_505_pp0_it44;
        ap_reg_ppstg_tmp_25_reg_505_pp0_it46 <= ap_reg_ppstg_tmp_25_reg_505_pp0_it45;
        ap_reg_ppstg_tmp_25_reg_505_pp0_it47 <= ap_reg_ppstg_tmp_25_reg_505_pp0_it46;
        ap_reg_ppstg_tmp_25_reg_505_pp0_it48 <= ap_reg_ppstg_tmp_25_reg_505_pp0_it47;
        ap_reg_ppstg_tmp_25_reg_505_pp0_it49 <= ap_reg_ppstg_tmp_25_reg_505_pp0_it48;
        ap_reg_ppstg_tmp_25_reg_505_pp0_it50 <= ap_reg_ppstg_tmp_25_reg_505_pp0_it49;
        ap_reg_ppstg_tmp_25_reg_505_pp0_it6 <= tmp_25_reg_505;
        ap_reg_ppstg_tmp_25_reg_505_pp0_it7 <= ap_reg_ppstg_tmp_25_reg_505_pp0_it6;
        ap_reg_ppstg_tmp_25_reg_505_pp0_it8 <= ap_reg_ppstg_tmp_25_reg_505_pp0_it7;
        ap_reg_ppstg_tmp_25_reg_505_pp0_it9 <= ap_reg_ppstg_tmp_25_reg_505_pp0_it8;
        ap_reg_ppstg_w_reg_667_pp0_it34 <= w_reg_667;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_ce) & (ap_ST_pp0_stg1_fsm_1 == ap_CS_fsm))) begin
        ap_reg_ppstg_T_read_reg_456_pp0_it1 <= T_read_reg_456;
        ap_reg_ppstg_T_read_reg_456_pp0_it10 <= ap_reg_ppstg_T_read_reg_456_pp0_it9;
        ap_reg_ppstg_T_read_reg_456_pp0_it11 <= ap_reg_ppstg_T_read_reg_456_pp0_it10;
        ap_reg_ppstg_T_read_reg_456_pp0_it12 <= ap_reg_ppstg_T_read_reg_456_pp0_it11;
        ap_reg_ppstg_T_read_reg_456_pp0_it13 <= ap_reg_ppstg_T_read_reg_456_pp0_it12;
        ap_reg_ppstg_T_read_reg_456_pp0_it14 <= ap_reg_ppstg_T_read_reg_456_pp0_it13;
        ap_reg_ppstg_T_read_reg_456_pp0_it15 <= ap_reg_ppstg_T_read_reg_456_pp0_it14;
        ap_reg_ppstg_T_read_reg_456_pp0_it16 <= ap_reg_ppstg_T_read_reg_456_pp0_it15;
        ap_reg_ppstg_T_read_reg_456_pp0_it17 <= ap_reg_ppstg_T_read_reg_456_pp0_it16;
        ap_reg_ppstg_T_read_reg_456_pp0_it18 <= ap_reg_ppstg_T_read_reg_456_pp0_it17;
        ap_reg_ppstg_T_read_reg_456_pp0_it19 <= ap_reg_ppstg_T_read_reg_456_pp0_it18;
        ap_reg_ppstg_T_read_reg_456_pp0_it2 <= ap_reg_ppstg_T_read_reg_456_pp0_it1;
        ap_reg_ppstg_T_read_reg_456_pp0_it20 <= ap_reg_ppstg_T_read_reg_456_pp0_it19;
        ap_reg_ppstg_T_read_reg_456_pp0_it21 <= ap_reg_ppstg_T_read_reg_456_pp0_it20;
        ap_reg_ppstg_T_read_reg_456_pp0_it22 <= ap_reg_ppstg_T_read_reg_456_pp0_it21;
        ap_reg_ppstg_T_read_reg_456_pp0_it23 <= ap_reg_ppstg_T_read_reg_456_pp0_it22;
        ap_reg_ppstg_T_read_reg_456_pp0_it24 <= ap_reg_ppstg_T_read_reg_456_pp0_it23;
        ap_reg_ppstg_T_read_reg_456_pp0_it25 <= ap_reg_ppstg_T_read_reg_456_pp0_it24;
        ap_reg_ppstg_T_read_reg_456_pp0_it26 <= ap_reg_ppstg_T_read_reg_456_pp0_it25;
        ap_reg_ppstg_T_read_reg_456_pp0_it27 <= ap_reg_ppstg_T_read_reg_456_pp0_it26;
        ap_reg_ppstg_T_read_reg_456_pp0_it28 <= ap_reg_ppstg_T_read_reg_456_pp0_it27;
        ap_reg_ppstg_T_read_reg_456_pp0_it29 <= ap_reg_ppstg_T_read_reg_456_pp0_it28;
        ap_reg_ppstg_T_read_reg_456_pp0_it3 <= ap_reg_ppstg_T_read_reg_456_pp0_it2;
        ap_reg_ppstg_T_read_reg_456_pp0_it30 <= ap_reg_ppstg_T_read_reg_456_pp0_it29;
        ap_reg_ppstg_T_read_reg_456_pp0_it31 <= ap_reg_ppstg_T_read_reg_456_pp0_it30;
        ap_reg_ppstg_T_read_reg_456_pp0_it32 <= ap_reg_ppstg_T_read_reg_456_pp0_it31;
        ap_reg_ppstg_T_read_reg_456_pp0_it33 <= ap_reg_ppstg_T_read_reg_456_pp0_it32;
        ap_reg_ppstg_T_read_reg_456_pp0_it34 <= ap_reg_ppstg_T_read_reg_456_pp0_it33;
        ap_reg_ppstg_T_read_reg_456_pp0_it35 <= ap_reg_ppstg_T_read_reg_456_pp0_it34;
        ap_reg_ppstg_T_read_reg_456_pp0_it36 <= ap_reg_ppstg_T_read_reg_456_pp0_it35;
        ap_reg_ppstg_T_read_reg_456_pp0_it37 <= ap_reg_ppstg_T_read_reg_456_pp0_it36;
        ap_reg_ppstg_T_read_reg_456_pp0_it38 <= ap_reg_ppstg_T_read_reg_456_pp0_it37;
        ap_reg_ppstg_T_read_reg_456_pp0_it39 <= ap_reg_ppstg_T_read_reg_456_pp0_it38;
        ap_reg_ppstg_T_read_reg_456_pp0_it4 <= ap_reg_ppstg_T_read_reg_456_pp0_it3;
        ap_reg_ppstg_T_read_reg_456_pp0_it5 <= ap_reg_ppstg_T_read_reg_456_pp0_it4;
        ap_reg_ppstg_T_read_reg_456_pp0_it6 <= ap_reg_ppstg_T_read_reg_456_pp0_it5;
        ap_reg_ppstg_T_read_reg_456_pp0_it7 <= ap_reg_ppstg_T_read_reg_456_pp0_it6;
        ap_reg_ppstg_T_read_reg_456_pp0_it8 <= ap_reg_ppstg_T_read_reg_456_pp0_it7;
        ap_reg_ppstg_T_read_reg_456_pp0_it9 <= ap_reg_ppstg_T_read_reg_456_pp0_it8;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_0 == ap_CS_fsm) & (ap_const_logic_1 == ap_ce) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_start == ap_const_logic_0)))) begin
        ap_reg_ppstg_r_read_reg_445_pp0_it1 <= r_read_reg_445;
        ap_reg_ppstg_r_read_reg_445_pp0_it10 <= ap_reg_ppstg_r_read_reg_445_pp0_it9;
        ap_reg_ppstg_r_read_reg_445_pp0_it11 <= ap_reg_ppstg_r_read_reg_445_pp0_it10;
        ap_reg_ppstg_r_read_reg_445_pp0_it12 <= ap_reg_ppstg_r_read_reg_445_pp0_it11;
        ap_reg_ppstg_r_read_reg_445_pp0_it13 <= ap_reg_ppstg_r_read_reg_445_pp0_it12;
        ap_reg_ppstg_r_read_reg_445_pp0_it14 <= ap_reg_ppstg_r_read_reg_445_pp0_it13;
        ap_reg_ppstg_r_read_reg_445_pp0_it15 <= ap_reg_ppstg_r_read_reg_445_pp0_it14;
        ap_reg_ppstg_r_read_reg_445_pp0_it16 <= ap_reg_ppstg_r_read_reg_445_pp0_it15;
        ap_reg_ppstg_r_read_reg_445_pp0_it17 <= ap_reg_ppstg_r_read_reg_445_pp0_it16;
        ap_reg_ppstg_r_read_reg_445_pp0_it18 <= ap_reg_ppstg_r_read_reg_445_pp0_it17;
        ap_reg_ppstg_r_read_reg_445_pp0_it19 <= ap_reg_ppstg_r_read_reg_445_pp0_it18;
        ap_reg_ppstg_r_read_reg_445_pp0_it2 <= ap_reg_ppstg_r_read_reg_445_pp0_it1;
        ap_reg_ppstg_r_read_reg_445_pp0_it20 <= ap_reg_ppstg_r_read_reg_445_pp0_it19;
        ap_reg_ppstg_r_read_reg_445_pp0_it21 <= ap_reg_ppstg_r_read_reg_445_pp0_it20;
        ap_reg_ppstg_r_read_reg_445_pp0_it22 <= ap_reg_ppstg_r_read_reg_445_pp0_it21;
        ap_reg_ppstg_r_read_reg_445_pp0_it23 <= ap_reg_ppstg_r_read_reg_445_pp0_it22;
        ap_reg_ppstg_r_read_reg_445_pp0_it24 <= ap_reg_ppstg_r_read_reg_445_pp0_it23;
        ap_reg_ppstg_r_read_reg_445_pp0_it25 <= ap_reg_ppstg_r_read_reg_445_pp0_it24;
        ap_reg_ppstg_r_read_reg_445_pp0_it26 <= ap_reg_ppstg_r_read_reg_445_pp0_it25;
        ap_reg_ppstg_r_read_reg_445_pp0_it27 <= ap_reg_ppstg_r_read_reg_445_pp0_it26;
        ap_reg_ppstg_r_read_reg_445_pp0_it28 <= ap_reg_ppstg_r_read_reg_445_pp0_it27;
        ap_reg_ppstg_r_read_reg_445_pp0_it29 <= ap_reg_ppstg_r_read_reg_445_pp0_it28;
        ap_reg_ppstg_r_read_reg_445_pp0_it3 <= ap_reg_ppstg_r_read_reg_445_pp0_it2;
        ap_reg_ppstg_r_read_reg_445_pp0_it30 <= ap_reg_ppstg_r_read_reg_445_pp0_it29;
        ap_reg_ppstg_r_read_reg_445_pp0_it31 <= ap_reg_ppstg_r_read_reg_445_pp0_it30;
        ap_reg_ppstg_r_read_reg_445_pp0_it32 <= ap_reg_ppstg_r_read_reg_445_pp0_it31;
        ap_reg_ppstg_r_read_reg_445_pp0_it33 <= ap_reg_ppstg_r_read_reg_445_pp0_it32;
        ap_reg_ppstg_r_read_reg_445_pp0_it34 <= ap_reg_ppstg_r_read_reg_445_pp0_it33;
        ap_reg_ppstg_r_read_reg_445_pp0_it35 <= ap_reg_ppstg_r_read_reg_445_pp0_it34;
        ap_reg_ppstg_r_read_reg_445_pp0_it36 <= ap_reg_ppstg_r_read_reg_445_pp0_it35;
        ap_reg_ppstg_r_read_reg_445_pp0_it37 <= ap_reg_ppstg_r_read_reg_445_pp0_it36;
        ap_reg_ppstg_r_read_reg_445_pp0_it38 <= ap_reg_ppstg_r_read_reg_445_pp0_it37;
        ap_reg_ppstg_r_read_reg_445_pp0_it4 <= ap_reg_ppstg_r_read_reg_445_pp0_it3;
        ap_reg_ppstg_r_read_reg_445_pp0_it5 <= ap_reg_ppstg_r_read_reg_445_pp0_it4;
        ap_reg_ppstg_r_read_reg_445_pp0_it6 <= ap_reg_ppstg_r_read_reg_445_pp0_it5;
        ap_reg_ppstg_r_read_reg_445_pp0_it7 <= ap_reg_ppstg_r_read_reg_445_pp0_it6;
        ap_reg_ppstg_r_read_reg_445_pp0_it8 <= ap_reg_ppstg_r_read_reg_445_pp0_it7;
        ap_reg_ppstg_r_read_reg_445_pp0_it9 <= ap_reg_ppstg_r_read_reg_445_pp0_it8;
        ap_reg_ppstg_rand_number_2_reg_561_pp0_it14 <= rand_number_2_reg_561;
        ap_reg_ppstg_rand_number_2_reg_561_pp0_it15 <= ap_reg_ppstg_rand_number_2_reg_561_pp0_it14;
        ap_reg_ppstg_rand_number_2_reg_561_pp0_it16 <= ap_reg_ppstg_rand_number_2_reg_561_pp0_it15;
        ap_reg_ppstg_rand_number_2_reg_561_pp0_it17 <= ap_reg_ppstg_rand_number_2_reg_561_pp0_it16;
        ap_reg_ppstg_rand_number_2_reg_561_pp0_it18 <= ap_reg_ppstg_rand_number_2_reg_561_pp0_it17;
        ap_reg_ppstg_rand_number_2_reg_561_pp0_it19 <= ap_reg_ppstg_rand_number_2_reg_561_pp0_it18;
        ap_reg_ppstg_rand_number_2_reg_561_pp0_it20 <= ap_reg_ppstg_rand_number_2_reg_561_pp0_it19;
        ap_reg_ppstg_rand_number_2_reg_561_pp0_it21 <= ap_reg_ppstg_rand_number_2_reg_561_pp0_it20;
        ap_reg_ppstg_rand_number_2_reg_561_pp0_it22 <= ap_reg_ppstg_rand_number_2_reg_561_pp0_it21;
        ap_reg_ppstg_rand_number_2_reg_561_pp0_it23 <= ap_reg_ppstg_rand_number_2_reg_561_pp0_it22;
        ap_reg_ppstg_rand_number_2_reg_561_pp0_it24 <= ap_reg_ppstg_rand_number_2_reg_561_pp0_it23;
        ap_reg_ppstg_rand_number_2_reg_561_pp0_it25 <= ap_reg_ppstg_rand_number_2_reg_561_pp0_it24;
        ap_reg_ppstg_rand_number_2_reg_561_pp0_it26 <= ap_reg_ppstg_rand_number_2_reg_561_pp0_it25;
        ap_reg_ppstg_rand_number_2_reg_561_pp0_it27 <= ap_reg_ppstg_rand_number_2_reg_561_pp0_it26;
        ap_reg_ppstg_rand_number_2_reg_561_pp0_it28 <= ap_reg_ppstg_rand_number_2_reg_561_pp0_it27;
        ap_reg_ppstg_rand_number_2_reg_561_pp0_it29 <= ap_reg_ppstg_rand_number_2_reg_561_pp0_it28;
        ap_reg_ppstg_rand_number_2_reg_561_pp0_it30 <= ap_reg_ppstg_rand_number_2_reg_561_pp0_it29;
        ap_reg_ppstg_rand_number_2_reg_561_pp0_it31 <= ap_reg_ppstg_rand_number_2_reg_561_pp0_it30;
        ap_reg_ppstg_rand_number_2_reg_561_pp0_it32 <= ap_reg_ppstg_rand_number_2_reg_561_pp0_it31;
        ap_reg_ppstg_rand_number_2_reg_561_pp0_it33 <= ap_reg_ppstg_rand_number_2_reg_561_pp0_it32;
        ap_reg_ppstg_rand_number_2_reg_561_pp0_it34 <= ap_reg_ppstg_rand_number_2_reg_561_pp0_it33;
        ap_reg_ppstg_rand_number_2_reg_561_pp0_it35 <= ap_reg_ppstg_rand_number_2_reg_561_pp0_it34;
        ap_reg_ppstg_rand_number_2_reg_561_pp0_it36 <= ap_reg_ppstg_rand_number_2_reg_561_pp0_it35;
        ap_reg_ppstg_rand_number_2_reg_561_pp0_it37 <= ap_reg_ppstg_rand_number_2_reg_561_pp0_it36;
        ap_reg_ppstg_tmp_34_i_reg_580_pp0_it16 <= tmp_34_i_reg_580;
        ap_reg_ppstg_tmp_34_i_reg_580_pp0_it17 <= ap_reg_ppstg_tmp_34_i_reg_580_pp0_it16;
        ap_reg_ppstg_tmp_34_i_reg_580_pp0_it18 <= ap_reg_ppstg_tmp_34_i_reg_580_pp0_it17;
        ap_reg_ppstg_tmp_34_i_reg_580_pp0_it19 <= ap_reg_ppstg_tmp_34_i_reg_580_pp0_it18;
        ap_reg_ppstg_tmp_34_i_reg_580_pp0_it20 <= ap_reg_ppstg_tmp_34_i_reg_580_pp0_it19;
        ap_reg_ppstg_tmp_34_i_reg_580_pp0_it21 <= ap_reg_ppstg_tmp_34_i_reg_580_pp0_it20;
        ap_reg_ppstg_tmp_34_i_reg_580_pp0_it22 <= ap_reg_ppstg_tmp_34_i_reg_580_pp0_it21;
        ap_reg_ppstg_tmp_34_i_reg_580_pp0_it23 <= ap_reg_ppstg_tmp_34_i_reg_580_pp0_it22;
        ap_reg_ppstg_tmp_34_i_reg_580_pp0_it24 <= ap_reg_ppstg_tmp_34_i_reg_580_pp0_it23;
        ap_reg_ppstg_tmp_34_i_reg_580_pp0_it25 <= ap_reg_ppstg_tmp_34_i_reg_580_pp0_it24;
        ap_reg_ppstg_tmp_34_i_reg_580_pp0_it26 <= ap_reg_ppstg_tmp_34_i_reg_580_pp0_it25;
        ap_reg_ppstg_tmp_34_i_reg_580_pp0_it27 <= ap_reg_ppstg_tmp_34_i_reg_580_pp0_it26;
        ap_reg_ppstg_tmp_34_i_reg_580_pp0_it28 <= ap_reg_ppstg_tmp_34_i_reg_580_pp0_it27;
        ap_reg_ppstg_tmp_34_i_reg_580_pp0_it29 <= ap_reg_ppstg_tmp_34_i_reg_580_pp0_it28;
        ap_reg_ppstg_tmp_34_i_reg_580_pp0_it30 <= ap_reg_ppstg_tmp_34_i_reg_580_pp0_it29;
        ap_reg_ppstg_tmp_34_i_reg_580_pp0_it31 <= ap_reg_ppstg_tmp_34_i_reg_580_pp0_it30;
        ap_reg_ppstg_tmp_34_i_reg_580_pp0_it32 <= ap_reg_ppstg_tmp_34_i_reg_580_pp0_it31;
        ap_reg_ppstg_tmp_34_i_reg_580_pp0_it33 <= ap_reg_ppstg_tmp_34_i_reg_580_pp0_it32;
        ap_reg_ppstg_tmp_34_i_reg_580_pp0_it34 <= ap_reg_ppstg_tmp_34_i_reg_580_pp0_it33;
        ap_reg_ppstg_tmp_34_i_reg_580_pp0_it35 <= ap_reg_ppstg_tmp_34_i_reg_580_pp0_it34;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_ce) & (ap_ST_pp0_stg2_fsm_2 == ap_CS_fsm))) begin
        ap_reg_ppstg_tmp_18_reg_706_pp0_it39 <= tmp_18_reg_706;
        ap_reg_ppstg_tmp_18_reg_706_pp0_it40 <= ap_reg_ppstg_tmp_18_reg_706_pp0_it39;
        ap_reg_ppstg_tmp_24_i_reg_622_pp0_it23 <= tmp_24_i_reg_622;
        ap_reg_ppstg_tmp_24_i_reg_622_pp0_it24 <= ap_reg_ppstg_tmp_24_i_reg_622_pp0_it23;
        ap_reg_ppstg_tmp_24_i_reg_622_pp0_it25 <= ap_reg_ppstg_tmp_24_i_reg_622_pp0_it24;
        ap_reg_ppstg_tmp_24_i_reg_622_pp0_it26 <= ap_reg_ppstg_tmp_24_i_reg_622_pp0_it25;
        ap_reg_ppstg_tmp_24_i_reg_622_pp0_it27 <= ap_reg_ppstg_tmp_24_i_reg_622_pp0_it26;
        ap_reg_ppstg_tmp_24_i_reg_622_pp0_it28 <= ap_reg_ppstg_tmp_24_i_reg_622_pp0_it27;
        ap_reg_ppstg_tmp_24_i_reg_622_pp0_it29 <= ap_reg_ppstg_tmp_24_i_reg_622_pp0_it28;
        ap_reg_ppstg_tmp_24_i_reg_622_pp0_it30 <= ap_reg_ppstg_tmp_24_i_reg_622_pp0_it29;
        ap_reg_ppstg_tmp_24_i_reg_622_pp0_it31 <= ap_reg_ppstg_tmp_24_i_reg_622_pp0_it30;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_0 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_ce) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_start == ap_const_logic_0)))) begin
        ap_reg_ptbuf_CallPutFlag <= CallPutFlag;
        ap_reg_ptbuf_S <= S;
        ap_reg_ptbuf_T <= T;
        ap_reg_ptbuf_X <= X;
        ap_reg_ptbuf_b <= b;
        r_read_reg_445 <= r;
        tmp_51_neg_reg_451 <= tmp_51_neg_fu_257_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it50) & (ap_const_logic_1 == ap_ce) & (ap_ST_pp0_stg1_fsm_1 == ap_CS_fsm) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_11_reg_490_pp0_it49))) begin
        call_reg_743 <= call_fu_425_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_0 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it10) & (ap_const_logic_1 == ap_ce) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_start == ap_const_logic_0)))) begin
        isNeg_reg_526 <= sh_assign_fu_310_p2[ap_const_lv32_B];
        p_Result_1_reg_521[0] <= p_Result_1_fu_298_p3[0];
p_Result_1_reg_521[1] <= p_Result_1_fu_298_p3[1];
p_Result_1_reg_521[2] <= p_Result_1_fu_298_p3[2];
p_Result_1_reg_521[3] <= p_Result_1_fu_298_p3[3];
p_Result_1_reg_521[4] <= p_Result_1_fu_298_p3[4];
p_Result_1_reg_521[5] <= p_Result_1_fu_298_p3[5];
p_Result_1_reg_521[6] <= p_Result_1_fu_298_p3[6];
p_Result_1_reg_521[7] <= p_Result_1_fu_298_p3[7];
p_Result_1_reg_521[8] <= p_Result_1_fu_298_p3[8];
p_Result_1_reg_521[9] <= p_Result_1_fu_298_p3[9];
p_Result_1_reg_521[10] <= p_Result_1_fu_298_p3[10];
p_Result_1_reg_521[11] <= p_Result_1_fu_298_p3[11];
p_Result_1_reg_521[12] <= p_Result_1_fu_298_p3[12];
p_Result_1_reg_521[13] <= p_Result_1_fu_298_p3[13];
p_Result_1_reg_521[14] <= p_Result_1_fu_298_p3[14];
p_Result_1_reg_521[15] <= p_Result_1_fu_298_p3[15];
p_Result_1_reg_521[16] <= p_Result_1_fu_298_p3[16];
p_Result_1_reg_521[17] <= p_Result_1_fu_298_p3[17];
p_Result_1_reg_521[18] <= p_Result_1_fu_298_p3[18];
p_Result_1_reg_521[19] <= p_Result_1_fu_298_p3[19];
p_Result_1_reg_521[20] <= p_Result_1_fu_298_p3[20];
p_Result_1_reg_521[21] <= p_Result_1_fu_298_p3[21];
p_Result_1_reg_521[22] <= p_Result_1_fu_298_p3[22];
p_Result_1_reg_521[23] <= p_Result_1_fu_298_p3[23];
p_Result_1_reg_521[24] <= p_Result_1_fu_298_p3[24];
p_Result_1_reg_521[25] <= p_Result_1_fu_298_p3[25];
p_Result_1_reg_521[26] <= p_Result_1_fu_298_p3[26];
p_Result_1_reg_521[27] <= p_Result_1_fu_298_p3[27];
p_Result_1_reg_521[28] <= p_Result_1_fu_298_p3[28];
p_Result_1_reg_521[29] <= p_Result_1_fu_298_p3[29];
p_Result_1_reg_521[30] <= p_Result_1_fu_298_p3[30];
p_Result_1_reg_521[31] <= p_Result_1_fu_298_p3[31];
p_Result_1_reg_521[32] <= p_Result_1_fu_298_p3[32];
p_Result_1_reg_521[33] <= p_Result_1_fu_298_p3[33];
p_Result_1_reg_521[34] <= p_Result_1_fu_298_p3[34];
p_Result_1_reg_521[35] <= p_Result_1_fu_298_p3[35];
p_Result_1_reg_521[36] <= p_Result_1_fu_298_p3[36];
p_Result_1_reg_521[37] <= p_Result_1_fu_298_p3[37];
p_Result_1_reg_521[38] <= p_Result_1_fu_298_p3[38];
p_Result_1_reg_521[39] <= p_Result_1_fu_298_p3[39];
p_Result_1_reg_521[40] <= p_Result_1_fu_298_p3[40];
p_Result_1_reg_521[41] <= p_Result_1_fu_298_p3[41];
p_Result_1_reg_521[42] <= p_Result_1_fu_298_p3[42];
p_Result_1_reg_521[43] <= p_Result_1_fu_298_p3[43];
p_Result_1_reg_521[44] <= p_Result_1_fu_298_p3[44];
p_Result_1_reg_521[45] <= p_Result_1_fu_298_p3[45];
p_Result_1_reg_521[46] <= p_Result_1_fu_298_p3[46];
p_Result_1_reg_521[47] <= p_Result_1_fu_298_p3[47];
p_Result_1_reg_521[48] <= p_Result_1_fu_298_p3[48];
p_Result_1_reg_521[49] <= p_Result_1_fu_298_p3[49];
p_Result_1_reg_521[50] <= p_Result_1_fu_298_p3[50];
p_Result_1_reg_521[51] <= p_Result_1_fu_298_p3[51];
        p_Result_s_reg_516 <= p_Val2_s_fu_273_p1[ap_const_lv32_3F];
        sh_assign_1_cast_reg_531 <= sh_assign_1_cast_fu_342_p1;
        tmp_69_i_i_reg_536 <= tmp_69_i_i_fu_350_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it50) & (ap_const_logic_1 == ap_ce) & (ap_ST_pp0_stg2_fsm_2 == ap_CS_fsm))) begin
        p_0_v_reg_748 <= p_0_v_fu_439_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it10) & (ap_const_logic_1 == ap_ce) & (ap_ST_pp0_stg1_fsm_1 == ap_CS_fsm))) begin
        p_Val2_4_reg_541 <= {{p_Val2_3_fu_371_p3[ap_const_lv32_73 : ap_const_lv32_34]}};
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it10) & (ap_const_logic_1 == ap_ce) & (ap_ST_pp0_stg1_fsm_1 == ap_CS_fsm) & ~(ap_const_lv1_0 == p_Result_s_reg_516))) begin
        p_Val2_i_i_reg_546 <= p_Val2_i_i_fu_388_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it9) & (ap_ST_pp0_stg3_fsm_3 == ap_CS_fsm) & (ap_const_logic_1 == ap_ce))) begin
        rand_number_1_reg_510 <= grp_fu_207_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_0 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it13) & (ap_const_logic_1 == ap_ce) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_start == ap_const_logic_0)))) begin
        rand_number_2_reg_561 <= grp_fu_159_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_0 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_const_logic_1 == ap_ce) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_start == ap_const_logic_0)))) begin
        rand_number_reg_500 <= grp_fu_217_p1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((((ap_const_logic_1 == ap_reg_ppiten_pp0_it39) & (ap_const_logic_1 == ap_ce) & (ap_ST_pp0_stg2_fsm_2 == ap_CS_fsm) & ~(ap_reg_ppstg_tmp_11_reg_490_pp0_it38 == ap_const_lv1_0)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it39) & (ap_const_logic_1 == ap_ce) & (ap_ST_pp0_stg2_fsm_2 == ap_CS_fsm) & (ap_reg_ppstg_tmp_11_reg_490_pp0_it38 == ap_const_lv1_0)))) begin
        reg_238 <= grp_fu_163_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((((ap_ST_pp0_stg0_fsm_0 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it41) & (ap_const_logic_1 == ap_ce) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_start == ap_const_logic_0)) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_11_reg_490_pp0_it40)) | ((ap_ST_pp0_stg0_fsm_0 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it41) & (ap_const_logic_1 == ap_ce) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_start == ap_const_logic_0)) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_11_reg_490_pp0_it40)))) begin
        reg_243 <= grp_fu_194_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((((ap_const_logic_1 == ap_reg_ppiten_pp0_it42) & (ap_const_logic_1 == ap_ce) & (ap_ST_pp0_stg1_fsm_1 == ap_CS_fsm) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_11_reg_490_pp0_it41)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it42) & (ap_const_logic_1 == ap_ce) & (ap_ST_pp0_stg1_fsm_1 == ap_CS_fsm) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_11_reg_490_pp0_it41)))) begin
        reg_248 <= grp_fu_170_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it35) & (ap_const_logic_1 == ap_ce) & (ap_ST_pp0_stg1_fsm_1 == ap_CS_fsm))) begin
        sig_reg_678 <= sig_fu_420_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it36) & (ap_ST_pp0_stg3_fsm_3 == ap_CS_fsm) & (ap_const_logic_1 == ap_ce))) begin
        tmp_12_reg_690 <= grp_fu_202_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it38) & (ap_const_logic_1 == ap_ce) & (ap_ST_pp0_stg1_fsm_1 == ap_CS_fsm))) begin
        tmp_13_reg_700 <= grp_fu_198_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it35) & (ap_const_logic_1 == ap_ce) & (ap_ST_pp0_stg2_fsm_2 == ap_CS_fsm))) begin
        tmp_16_reg_685 <= grp_fu_223_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_0 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it37) & (ap_const_logic_1 == ap_ce) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_start == ap_const_logic_0)))) begin
        tmp_17_reg_695 <= grp_fu_187_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it38) & (ap_const_logic_1 == ap_ce) & (ap_ST_pp0_stg2_fsm_2 == ap_CS_fsm))) begin
        tmp_18_reg_706 <= grp_fu_198_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_0 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it17) & (ap_const_logic_1 == ap_ce) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_start == ap_const_logic_0)))) begin
        tmp_20_i_reg_595 <= grp_fu_163_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it46) & (ap_const_logic_1 == ap_ce) & (ap_ST_pp0_stg1_fsm_1 == ap_CS_fsm) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_11_reg_490_pp0_it45))) begin
        tmp_20_reg_711 <= grp_fu_233_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it15) & (ap_ST_pp0_stg3_fsm_3 == ap_CS_fsm) & (ap_const_logic_1 == ap_ce))) begin
        tmp_21_i_reg_590 <= grp_fu_187_p2;
        tmp_i_reg_585 <= grp_fu_181_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it49) & (ap_const_logic_1 == ap_ce) & (ap_ST_pp0_stg2_fsm_2 == ap_CS_fsm) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_11_reg_490_pp0_it48))) begin
        tmp_21_reg_731 <= grp_fu_170_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it17) & (ap_const_logic_1 == ap_ce) & (ap_ST_pp0_stg1_fsm_1 == ap_CS_fsm))) begin
        tmp_22_i_reg_600 <= grp_fu_181_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_0 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it21) & (ap_const_logic_1 == ap_ce) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_start == ap_const_logic_0)))) begin
        tmp_23_i_reg_612 <= grp_fu_233_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it22) & (ap_const_logic_1 == ap_ce) & (ap_ST_pp0_stg2_fsm_2 == ap_CS_fsm))) begin
        tmp_24_i_reg_622 <= grp_fu_187_p2;
        tmp_26_i_reg_627 <= grp_fu_159_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & (ap_const_logic_1 == ap_ce) & (ap_ST_pp0_stg2_fsm_2 == ap_CS_fsm))) begin
        tmp_24_reg_495 <= grp_fu_181_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it21) & (ap_const_logic_1 == ap_ce) & (ap_ST_pp0_stg1_fsm_1 == ap_CS_fsm))) begin
        tmp_25_i_reg_617 <= grp_fu_187_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it5) & (ap_ST_pp0_stg3_fsm_3 == ap_CS_fsm) & (ap_const_logic_1 == ap_ce))) begin
        tmp_25_reg_505 <= grp_fu_233_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_0 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it24) & (ap_const_logic_1 == ap_ce) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_start == ap_const_logic_0)))) begin
        tmp_27_i_reg_632 <= grp_fu_181_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it25) & (ap_const_logic_1 == ap_ce) & (ap_ST_pp0_stg1_fsm_1 == ap_CS_fsm))) begin
        tmp_28_i_reg_637 <= grp_fu_163_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it26) & (ap_ST_pp0_stg3_fsm_3 == ap_CS_fsm) & (ap_const_logic_1 == ap_ce))) begin
        tmp_29_i_reg_642 <= grp_fu_194_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it46) & (ap_const_logic_1 == ap_ce) & (ap_ST_pp0_stg2_fsm_2 == ap_CS_fsm) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_11_reg_490_pp0_it45))) begin
        tmp_29_reg_716 <= grp_fu_233_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_0 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it28) & (ap_const_logic_1 == ap_ce) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_start == ap_const_logic_0)))) begin
        tmp_30_i_reg_647 <= grp_fu_170_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it49) & (ap_ST_pp0_stg3_fsm_3 == ap_CS_fsm) & (ap_const_logic_1 == ap_ce) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_11_reg_490_pp0_it48))) begin
        tmp_30_reg_737 <= grp_fu_163_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it29) & (ap_const_logic_1 == ap_ce) & (ap_ST_pp0_stg2_fsm_2 == ap_CS_fsm))) begin
        tmp_31_i_reg_652 <= grp_fu_194_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it30) & (ap_ST_pp0_stg3_fsm_3 == ap_CS_fsm) & (ap_const_logic_1 == ap_ce))) begin
        tmp_32_i_reg_657 <= grp_fu_159_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it32) & (ap_const_logic_1 == ap_ce) & (ap_ST_pp0_stg1_fsm_1 == ap_CS_fsm))) begin
        tmp_33_i_reg_662 <= grp_fu_194_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_0 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it15) & (ap_const_logic_1 == ap_ce) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_start == ap_const_logic_0)))) begin
        tmp_34_i_reg_580 <= grp_fu_212_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_0 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it35) & (ap_const_logic_1 == ap_ce) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_start == ap_const_logic_0)) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_34_i_reg_580_pp0_it34))) begin
        tmp_35_i_reg_673 <= grp_fu_176_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_1 == ap_ce) & (ap_ST_pp0_stg2_fsm_2 == ap_CS_fsm))) begin
        tmp_reg_468 <= grp_rand_uint32_fu_143_ap_return;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it11) & (ap_ST_pp0_stg3_fsm_3 == ap_CS_fsm) & (ap_const_logic_1 == ap_ce))) begin
        tmp_s_reg_556 <= grp_fu_220_p1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_ST_pp0_stg0_fsm_0 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it48) & (ap_const_logic_1 == ap_ce) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_start == ap_const_logic_0)) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_11_reg_490_pp0_it47))) begin
        vc_reg_721 <= grp_fu_198_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it48) & (ap_const_logic_1 == ap_ce) & (ap_ST_pp0_stg1_fsm_1 == ap_CS_fsm) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_11_reg_490_pp0_it47))) begin
        vp_reg_726 <= grp_fu_202_p2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it33) & (ap_ST_pp0_stg3_fsm_3 == ap_CS_fsm) & (ap_const_logic_1 == ap_ce))) begin
        w_reg_667 <= grp_fu_198_p2;
    end
end

/// ap_done assign process. ///
always @ (ap_start or ap_CS_fsm or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it52 or ap_ce)
begin
    if (((~(ap_const_logic_1 == ap_start) & (ap_ST_pp0_stg0_fsm_0 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it52) & (ap_const_logic_1 == ap_ce) & (ap_ST_pp0_stg2_fsm_2 == ap_CS_fsm)))) begin
        ap_done = ap_const_logic_1;
    end else begin
        ap_done = ap_const_logic_0;
    end
end

/// ap_idle assign process. ///
always @ (ap_start or ap_CS_fsm or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it2 or ap_reg_ppiten_pp0_it3 or ap_reg_ppiten_pp0_it4 or ap_reg_ppiten_pp0_it5 or ap_reg_ppiten_pp0_it6 or ap_reg_ppiten_pp0_it7 or ap_reg_ppiten_pp0_it8 or ap_reg_ppiten_pp0_it9 or ap_reg_ppiten_pp0_it10 or ap_reg_ppiten_pp0_it11 or ap_reg_ppiten_pp0_it12 or ap_reg_ppiten_pp0_it13 or ap_reg_ppiten_pp0_it14 or ap_reg_ppiten_pp0_it15 or ap_reg_ppiten_pp0_it16 or ap_reg_ppiten_pp0_it17 or ap_reg_ppiten_pp0_it18 or ap_reg_ppiten_pp0_it19 or ap_reg_ppiten_pp0_it20 or ap_reg_ppiten_pp0_it21 or ap_reg_ppiten_pp0_it22 or ap_reg_ppiten_pp0_it23 or ap_reg_ppiten_pp0_it24 or ap_reg_ppiten_pp0_it25 or ap_reg_ppiten_pp0_it26 or ap_reg_ppiten_pp0_it27 or ap_reg_ppiten_pp0_it28 or ap_reg_ppiten_pp0_it29 or ap_reg_ppiten_pp0_it30 or ap_reg_ppiten_pp0_it31 or ap_reg_ppiten_pp0_it32 or ap_reg_ppiten_pp0_it33 or ap_reg_ppiten_pp0_it34 or ap_reg_ppiten_pp0_it35 or ap_reg_ppiten_pp0_it36 or ap_reg_ppiten_pp0_it37 or ap_reg_ppiten_pp0_it38 or ap_reg_ppiten_pp0_it39 or ap_reg_ppiten_pp0_it40 or ap_reg_ppiten_pp0_it41 or ap_reg_ppiten_pp0_it42 or ap_reg_ppiten_pp0_it43 or ap_reg_ppiten_pp0_it44 or ap_reg_ppiten_pp0_it45 or ap_reg_ppiten_pp0_it46 or ap_reg_ppiten_pp0_it47 or ap_reg_ppiten_pp0_it48 or ap_reg_ppiten_pp0_it49 or ap_reg_ppiten_pp0_it50 or ap_reg_ppiten_pp0_it51 or ap_reg_ppiten_pp0_it52)
begin
    if ((~(ap_const_logic_1 == ap_start) & (ap_ST_pp0_stg0_fsm_0 == ap_CS_fsm) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it1) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it2) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it3) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it4) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it5) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it6) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it7) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it8) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it9) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it10) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it11) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it12) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it13) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it14) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it15) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it16) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it17) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it18) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it19) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it20) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it21) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it22) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it23) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it24) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it25) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it26) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it27) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it28) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it29) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it30) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it31) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it32) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it33) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it34) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it35) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it36) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it37) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it38) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it39) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it40) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it41) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it42) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it43) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it44) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it45) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it46) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it47) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it48) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it49) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it50) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it51) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it52))) begin
        ap_idle = ap_const_logic_1;
    end else begin
        ap_idle = ap_const_logic_0;
    end
end

/// ap_ready assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it0 or ap_ce)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_ST_pp0_stg3_fsm_3 == ap_CS_fsm) & (ap_const_logic_1 == ap_ce))) begin
        ap_ready = ap_const_logic_1;
    end else begin
        ap_ready = ap_const_logic_0;
    end
end

/// ap_reg_ppiten_pp0_it0 assign process. ///
always @ (ap_start or ap_CS_fsm or ap_reg_ppiten_pp0_it0_preg)
begin
    if ((ap_ST_pp0_stg0_fsm_0 == ap_CS_fsm)) begin
        ap_reg_ppiten_pp0_it0 = ap_start;
    end else begin
        ap_reg_ppiten_pp0_it0 = ap_reg_ppiten_pp0_it0_preg;
    end
end

/// ap_sig_pprstidle_pp0 assign process. ///
always @ (ap_start or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it2 or ap_reg_ppiten_pp0_it3 or ap_reg_ppiten_pp0_it4 or ap_reg_ppiten_pp0_it5 or ap_reg_ppiten_pp0_it6 or ap_reg_ppiten_pp0_it7 or ap_reg_ppiten_pp0_it8 or ap_reg_ppiten_pp0_it9 or ap_reg_ppiten_pp0_it10 or ap_reg_ppiten_pp0_it11 or ap_reg_ppiten_pp0_it12 or ap_reg_ppiten_pp0_it13 or ap_reg_ppiten_pp0_it14 or ap_reg_ppiten_pp0_it15 or ap_reg_ppiten_pp0_it16 or ap_reg_ppiten_pp0_it17 or ap_reg_ppiten_pp0_it18 or ap_reg_ppiten_pp0_it19 or ap_reg_ppiten_pp0_it20 or ap_reg_ppiten_pp0_it21 or ap_reg_ppiten_pp0_it22 or ap_reg_ppiten_pp0_it23 or ap_reg_ppiten_pp0_it24 or ap_reg_ppiten_pp0_it25 or ap_reg_ppiten_pp0_it26 or ap_reg_ppiten_pp0_it27 or ap_reg_ppiten_pp0_it28 or ap_reg_ppiten_pp0_it29 or ap_reg_ppiten_pp0_it30 or ap_reg_ppiten_pp0_it31 or ap_reg_ppiten_pp0_it32 or ap_reg_ppiten_pp0_it33 or ap_reg_ppiten_pp0_it34 or ap_reg_ppiten_pp0_it35 or ap_reg_ppiten_pp0_it36 or ap_reg_ppiten_pp0_it37 or ap_reg_ppiten_pp0_it38 or ap_reg_ppiten_pp0_it39 or ap_reg_ppiten_pp0_it40 or ap_reg_ppiten_pp0_it41 or ap_reg_ppiten_pp0_it42 or ap_reg_ppiten_pp0_it43 or ap_reg_ppiten_pp0_it44 or ap_reg_ppiten_pp0_it45 or ap_reg_ppiten_pp0_it46 or ap_reg_ppiten_pp0_it47 or ap_reg_ppiten_pp0_it48 or ap_reg_ppiten_pp0_it49 or ap_reg_ppiten_pp0_it50 or ap_reg_ppiten_pp0_it51)
begin
    if (((ap_const_logic_0 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it1) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it2) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it3) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it4) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it5) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it6) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it7) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it8) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it9) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it10) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it11) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it12) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it13) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it14) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it15) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it16) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it17) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it18) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it19) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it20) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it21) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it22) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it23) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it24) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it25) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it26) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it27) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it28) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it29) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it30) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it31) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it32) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it33) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it34) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it35) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it36) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it37) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it38) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it39) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it40) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it41) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it42) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it43) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it44) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it45) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it46) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it47) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it48) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it49) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it50) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it51) & (ap_const_logic_0 == ap_start))) begin
        ap_sig_pprstidle_pp0 = ap_const_logic_1;
    end else begin
        ap_sig_pprstidle_pp0 = ap_const_logic_0;
    end
end

/// ap_sig_start_in_grp_rand_uint32_fu_143_ap_start assign process. ///
always @ (ap_start or ap_CS_fsm or ap_reg_ppiten_pp0_it0)
begin
    if (((ap_ST_pp0_stg0_fsm_0 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(ap_start == ap_const_logic_0))) begin
        ap_sig_start_in_grp_rand_uint32_fu_143_ap_start = ap_const_logic_1;
    end else begin
        ap_sig_start_in_grp_rand_uint32_fu_143_ap_start = ap_const_logic_0;
    end
end

/// grp_fu_159_ce assign process. ///
always @ (ap_start or ap_CS_fsm or ap_reg_ppiten_pp0_it0 or ap_ce)
begin
    if ((~(ap_const_logic_1 == ap_ce) | ((ap_ST_pp0_stg0_fsm_0 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_start == ap_const_logic_0)))) begin
        grp_fu_159_ce = ap_const_logic_0;
    end else begin
        grp_fu_159_ce = ap_const_logic_1;
    end
end

/// grp_fu_159_opcode assign process. ///
always @ (ap_start or ap_CS_fsm or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it12 or ap_reg_ppiten_pp0_it13 or ap_reg_ppiten_pp0_it21 or ap_reg_ppiten_pp0_it29)
begin
    if (((ap_ST_pp0_stg0_fsm_0 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_start == ap_const_logic_0)))) begin
        grp_fu_159_opcode = ap_const_lv2_1;
    end else if ((((ap_const_logic_1 == ap_reg_ppiten_pp0_it13) & (ap_ST_pp0_stg1_fsm_1 == ap_CS_fsm)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it21) & (ap_ST_pp0_stg2_fsm_2 == ap_CS_fsm)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it29) & (ap_ST_pp0_stg3_fsm_3 == ap_CS_fsm)))) begin
        grp_fu_159_opcode = ap_const_lv2_0;
    end else begin
        grp_fu_159_opcode = 'bx;
    end
end

/// grp_fu_159_p0 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it12 or ap_reg_ppiten_pp0_it13 or ap_reg_ppiten_pp0_it21 or ap_reg_ppiten_pp0_it29 or ap_reg_ppstg_rand_number_1_reg_510_pp0_it11 or rand_number_2_reg_561 or tmp_25_i_reg_617 or tmp_31_i_reg_652)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it29) & (ap_ST_pp0_stg3_fsm_3 == ap_CS_fsm))) begin
        grp_fu_159_p0 = tmp_31_i_reg_652;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it21) & (ap_ST_pp0_stg2_fsm_2 == ap_CS_fsm))) begin
        grp_fu_159_p0 = tmp_25_i_reg_617;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it13) & (ap_ST_pp0_stg1_fsm_1 == ap_CS_fsm))) begin
        grp_fu_159_p0 = rand_number_2_reg_561;
    end else if (((ap_ST_pp0_stg0_fsm_0 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))) begin
        grp_fu_159_p0 = ap_reg_ppstg_rand_number_1_reg_510_pp0_it11;
    end else begin
        grp_fu_159_p0 = 'bx;
    end
end

/// grp_fu_159_p1 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it12 or ap_reg_ppiten_pp0_it13 or ap_reg_ppiten_pp0_it21 or ap_reg_ppiten_pp0_it29 or ap_reg_ppstg_b_read_reg_473_pp0_it12 or tmp_s_reg_556)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it29) & (ap_ST_pp0_stg3_fsm_3 == ap_CS_fsm))) begin
        grp_fu_159_p1 = ap_const_lv64_3FD470BF3A92F8EC;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it21) & (ap_ST_pp0_stg2_fsm_2 == ap_CS_fsm))) begin
        grp_fu_159_p1 = ap_const_lv64_BFFD23DD4EF278D0;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it13) & (ap_ST_pp0_stg1_fsm_1 == ap_CS_fsm))) begin
        grp_fu_159_p1 = ap_reg_ppstg_b_read_reg_473_pp0_it12;
    end else if (((ap_ST_pp0_stg0_fsm_0 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it12))) begin
        grp_fu_159_p1 = tmp_s_reg_556;
    end else begin
        grp_fu_159_p1 = 'bx;
    end
end

/// grp_fu_163_ce assign process. ///
always @ (ap_start or ap_CS_fsm or ap_reg_ppiten_pp0_it0 or ap_ce)
begin
    if (((ap_const_logic_1 == ap_ce) & ((ap_ST_pp0_stg3_fsm_3 == ap_CS_fsm) | (ap_ST_pp0_stg2_fsm_2 == ap_CS_fsm) | ((ap_ST_pp0_stg0_fsm_0 == ap_CS_fsm) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_start == ap_const_logic_0))) | (ap_ST_pp0_stg1_fsm_1 == ap_CS_fsm)))) begin
        grp_fu_163_ce = ap_const_logic_1;
    end else begin
        grp_fu_163_ce = ap_const_logic_0;
    end
end

/// grp_fu_163_opcode assign process. ///
always @ (ap_start or ap_CS_fsm or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it16 or ap_reg_ppiten_pp0_it24 or ap_reg_ppiten_pp0_it38 or ap_reg_ppiten_pp0_it48 or ap_reg_ppstg_tmp_11_reg_490_pp0_it37 or ap_reg_ppstg_tmp_11_reg_490_pp0_it47)
begin
    if ((((ap_const_logic_1 == ap_reg_ppiten_pp0_it38) & (ap_ST_pp0_stg2_fsm_2 == ap_CS_fsm) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_11_reg_490_pp0_it37)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it48) & (ap_ST_pp0_stg3_fsm_3 == ap_CS_fsm) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_11_reg_490_pp0_it47)))) begin
        grp_fu_163_opcode = ap_const_lv2_1;
    end else if ((((ap_const_logic_1 == ap_reg_ppiten_pp0_it24) & (ap_ST_pp0_stg1_fsm_1 == ap_CS_fsm)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it38) & (ap_ST_pp0_stg2_fsm_2 == ap_CS_fsm) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_11_reg_490_pp0_it37)) | ((ap_ST_pp0_stg0_fsm_0 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it16) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_start == ap_const_logic_0))))) begin
        grp_fu_163_opcode = ap_const_lv2_0;
    end else begin
        grp_fu_163_opcode = 'bx;
    end
end

/// grp_fu_163_p0 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it16 or ap_reg_ppiten_pp0_it24 or ap_reg_ppiten_pp0_it38 or ap_reg_ppiten_pp0_it48 or ap_reg_ppstg_r_read_reg_445_pp0_it38 or ap_reg_ppstg_X_read_reg_478_pp0_it47 or ap_reg_ppstg_tmp_11_reg_490_pp0_it37 or tmp_i_reg_585 or tmp_27_i_reg_632 or tmp_13_reg_700)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it48) & (ap_ST_pp0_stg3_fsm_3 == ap_CS_fsm))) begin
        grp_fu_163_p0 = ap_reg_ppstg_X_read_reg_478_pp0_it47;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it38) & (ap_ST_pp0_stg2_fsm_2 == ap_CS_fsm) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_11_reg_490_pp0_it37))) begin
        grp_fu_163_p0 = tmp_13_reg_700;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it38) & (ap_ST_pp0_stg2_fsm_2 == ap_CS_fsm) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_11_reg_490_pp0_it37))) begin
        grp_fu_163_p0 = ap_reg_ppstg_r_read_reg_445_pp0_it38;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it24) & (ap_ST_pp0_stg1_fsm_1 == ap_CS_fsm))) begin
        grp_fu_163_p0 = tmp_27_i_reg_632;
    end else if (((ap_ST_pp0_stg0_fsm_0 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it16))) begin
        grp_fu_163_p0 = tmp_i_reg_585;
    end else begin
        grp_fu_163_p0 = 'bx;
    end
end

/// grp_fu_163_p1 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it16 or ap_reg_ppiten_pp0_it24 or ap_reg_ppiten_pp0_it38 or ap_reg_ppiten_pp0_it48 or ap_reg_ppstg_r_read_reg_445_pp0_it38 or ap_reg_ppstg_tmp_11_reg_490_pp0_it37 or tmp_13_reg_700 or vp_reg_726)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it48) & (ap_ST_pp0_stg3_fsm_3 == ap_CS_fsm))) begin
        grp_fu_163_p1 = vp_reg_726;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it38) & (ap_ST_pp0_stg2_fsm_2 == ap_CS_fsm) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_11_reg_490_pp0_it37))) begin
        grp_fu_163_p1 = ap_reg_ppstg_r_read_reg_445_pp0_it38;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it38) & (ap_ST_pp0_stg2_fsm_2 == ap_CS_fsm) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_11_reg_490_pp0_it37))) begin
        grp_fu_163_p1 = tmp_13_reg_700;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it24) & (ap_ST_pp0_stg1_fsm_1 == ap_CS_fsm))) begin
        grp_fu_163_p1 = ap_const_lv64_3FFC80EF025F5E68;
    end else if (((ap_ST_pp0_stg0_fsm_0 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it16))) begin
        grp_fu_163_p1 = ap_const_lv64_3FF0000000000000;
    end else begin
        grp_fu_163_p1 = 'bx;
    end
end

/// grp_fu_170_ce assign process. ///
always @ (ap_start or ap_CS_fsm or ap_reg_ppiten_pp0_it0 or ap_ce)
begin
    if (((ap_const_logic_1 == ap_ce) & ((ap_ST_pp0_stg3_fsm_3 == ap_CS_fsm) | (ap_ST_pp0_stg2_fsm_2 == ap_CS_fsm) | ((ap_ST_pp0_stg0_fsm_0 == ap_CS_fsm) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_start == ap_const_logic_0))) | (ap_ST_pp0_stg1_fsm_1 == ap_CS_fsm)))) begin
        grp_fu_170_ce = ap_const_logic_1;
    end else begin
        grp_fu_170_ce = ap_const_logic_0;
    end
end

/// grp_fu_170_opcode assign process. ///
always @ (ap_start or ap_CS_fsm or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it27 or ap_reg_ppiten_pp0_it41 or ap_reg_ppiten_pp0_it48 or ap_reg_ppstg_tmp_11_reg_490_pp0_it40 or ap_reg_ppstg_tmp_11_reg_490_pp0_it47)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it48) & (ap_ST_pp0_stg2_fsm_2 == ap_CS_fsm) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_11_reg_490_pp0_it47))) begin
        grp_fu_170_opcode = ap_const_lv2_1;
    end else if ((((ap_const_logic_1 == ap_reg_ppiten_pp0_it41) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_11_reg_490_pp0_it40) & (ap_ST_pp0_stg1_fsm_1 == ap_CS_fsm)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it41) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_11_reg_490_pp0_it40) & (ap_ST_pp0_stg1_fsm_1 == ap_CS_fsm)) | ((ap_ST_pp0_stg0_fsm_0 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it27) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_start == ap_const_logic_0))))) begin
        grp_fu_170_opcode = ap_const_lv2_0;
    end else begin
        grp_fu_170_opcode = 'bx;
    end
end

/// grp_fu_170_p0 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it27 or ap_reg_ppiten_pp0_it41 or ap_reg_ppiten_pp0_it48 or reg_243 or ap_reg_ppstg_tmp_11_reg_490_pp0_it40 or tmp_29_i_reg_642 or vc_reg_721)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it48) & (ap_ST_pp0_stg2_fsm_2 == ap_CS_fsm))) begin
        grp_fu_170_p0 = vc_reg_721;
    end else if ((((ap_const_logic_1 == ap_reg_ppiten_pp0_it41) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_11_reg_490_pp0_it40) & (ap_ST_pp0_stg1_fsm_1 == ap_CS_fsm)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it41) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_11_reg_490_pp0_it40) & (ap_ST_pp0_stg1_fsm_1 == ap_CS_fsm)))) begin
        grp_fu_170_p0 = reg_243;
    end else if (((ap_ST_pp0_stg0_fsm_0 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it27))) begin
        grp_fu_170_p0 = tmp_29_i_reg_642;
    end else begin
        grp_fu_170_p0 = 'bx;
    end
end

/// grp_fu_170_p1 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it27 or ap_reg_ppiten_pp0_it41 or ap_reg_ppiten_pp0_it48 or ap_reg_ppstg_tmp_11_reg_490_pp0_it40 or ap_reg_ppstg_X_read_reg_478_pp0_it47 or ap_reg_ppstg_tmp_18_reg_706_pp0_it40)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it48) & (ap_ST_pp0_stg2_fsm_2 == ap_CS_fsm))) begin
        grp_fu_170_p1 = ap_reg_ppstg_X_read_reg_478_pp0_it47;
    end else if ((((ap_const_logic_1 == ap_reg_ppiten_pp0_it41) & ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_11_reg_490_pp0_it40) & (ap_ST_pp0_stg1_fsm_1 == ap_CS_fsm)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it41) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_11_reg_490_pp0_it40) & (ap_ST_pp0_stg1_fsm_1 == ap_CS_fsm)))) begin
        grp_fu_170_p1 = ap_reg_ppstg_tmp_18_reg_706_pp0_it40;
    end else if (((ap_ST_pp0_stg0_fsm_0 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it27))) begin
        grp_fu_170_p1 = ap_const_lv64_BFD6D1F0E5A8325B;
    end else begin
        grp_fu_170_p1 = 'bx;
    end
end

/// grp_fu_176_ce assign process. ///
always @ (ap_start or ap_CS_fsm or ap_reg_ppiten_pp0_it0 or ap_ce or ap_reg_ppstg_tmp_34_i_reg_580_pp0_it33 or ap_reg_ppstg_tmp_34_i_reg_580_pp0_it34)
begin
    if (((ap_const_logic_1 == ap_ce) & (((ap_ST_pp0_stg0_fsm_0 == ap_CS_fsm) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_start == ap_const_logic_0)) & ((ap_const_lv1_0 == ap_reg_ppstg_tmp_34_i_reg_580_pp0_it34) | (ap_const_lv1_0 == ap_reg_ppstg_tmp_34_i_reg_580_pp0_it33))) | ((ap_ST_pp0_stg1_fsm_1 == ap_CS_fsm) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_34_i_reg_580_pp0_it34)) | ((ap_ST_pp0_stg2_fsm_2 == ap_CS_fsm) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_34_i_reg_580_pp0_it34)) | ((ap_ST_pp0_stg3_fsm_3 == ap_CS_fsm) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_34_i_reg_580_pp0_it34))))) begin
        grp_fu_176_ce = ap_const_logic_1;
    end else begin
        grp_fu_176_ce = ap_const_logic_0;
    end
end

/// grp_fu_181_ce assign process. ///
always @ (ap_start or ap_CS_fsm or ap_reg_ppiten_pp0_it0 or ap_ce)
begin
    if ((~(ap_const_logic_1 == ap_ce) | ((ap_ST_pp0_stg0_fsm_0 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_start == ap_const_logic_0)))) begin
        grp_fu_181_ce = ap_const_logic_0;
    end else begin
        grp_fu_181_ce = ap_const_logic_1;
    end
end

/// grp_fu_181_p0 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it14 or ap_reg_ppiten_pp0_it16 or ap_reg_ppiten_pp0_it22 or tmp_23_fu_263_p1 or ret_i_i_i_i_i_i_fu_415_p1 or tmp_21_i_reg_590 or ap_reg_ppstg_K_reg_605_pp0_it21)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it22) & (ap_ST_pp0_stg3_fsm_3 == ap_CS_fsm))) begin
        grp_fu_181_p0 = ap_reg_ppstg_K_reg_605_pp0_it21;
    end else if (((ap_ST_pp0_stg0_fsm_0 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it16))) begin
        grp_fu_181_p0 = tmp_21_i_reg_590;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it14) & (ap_ST_pp0_stg2_fsm_2 == ap_CS_fsm))) begin
        grp_fu_181_p0 = ret_i_i_i_i_i_i_fu_415_p1;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_ST_pp0_stg1_fsm_1 == ap_CS_fsm))) begin
        grp_fu_181_p0 = tmp_23_fu_263_p1;
    end else begin
        grp_fu_181_p0 = 'bx;
    end
end

/// grp_fu_181_p1 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it14 or ap_reg_ppiten_pp0_it16 or ap_reg_ppiten_pp0_it22 or tmp_26_i_reg_627 or ap_reg_ptbuf_T)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it22) & (ap_ST_pp0_stg3_fsm_3 == ap_CS_fsm))) begin
        grp_fu_181_p1 = tmp_26_i_reg_627;
    end else if (((ap_ST_pp0_stg0_fsm_0 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it16))) begin
        grp_fu_181_p1 = ap_const_lv64_BFE0000000000000;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it14) & (ap_ST_pp0_stg2_fsm_2 == ap_CS_fsm))) begin
        grp_fu_181_p1 = ap_const_lv64_3FCDA6711871100E;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_ST_pp0_stg1_fsm_1 == ap_CS_fsm))) begin
        grp_fu_181_p1 = ap_reg_ptbuf_T;
    end else begin
        grp_fu_181_p1 = 'bx;
    end
end

/// grp_fu_187_ce assign process. ///
always @ (ap_start or ap_CS_fsm or ap_reg_ppiten_pp0_it0 or ap_ce)
begin
    if ((~(ap_const_logic_1 == ap_ce) | ((ap_ST_pp0_stg0_fsm_0 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_start == ap_const_logic_0)))) begin
        grp_fu_187_ce = ap_const_logic_0;
    end else begin
        grp_fu_187_ce = ap_const_logic_1;
    end
end

/// grp_fu_187_p0 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it14 or ap_reg_ppiten_pp0_it20 or ap_reg_ppiten_pp0_it21 or ap_reg_ppiten_pp0_it35 or X_assign_reg_567 or K_reg_605 or tmp_23_i_reg_612 or sig_reg_678)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it35) & (ap_ST_pp0_stg3_fsm_3 == ap_CS_fsm))) begin
        grp_fu_187_p0 = sig_reg_678;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it21) & (ap_ST_pp0_stg1_fsm_1 == ap_CS_fsm))) begin
        grp_fu_187_p0 = tmp_23_i_reg_612;
    end else if (((ap_ST_pp0_stg0_fsm_0 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it20))) begin
        grp_fu_187_p0 = K_reg_605;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it14) & (ap_ST_pp0_stg2_fsm_2 == ap_CS_fsm))) begin
        grp_fu_187_p0 = X_assign_reg_567;
    end else begin
        grp_fu_187_p0 = 'bx;
    end
end

/// grp_fu_187_p1 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it14 or ap_reg_ppiten_pp0_it20 or ap_reg_ppiten_pp0_it21 or ap_reg_ppiten_pp0_it35 or X_assign_reg_567 or tmp_16_reg_685)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it35) & (ap_ST_pp0_stg3_fsm_3 == ap_CS_fsm))) begin
        grp_fu_187_p1 = tmp_16_reg_685;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it21) & (ap_ST_pp0_stg1_fsm_1 == ap_CS_fsm))) begin
        grp_fu_187_p1 = ap_const_lv64_3FD9884533D43651;
    end else if (((ap_ST_pp0_stg0_fsm_0 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it20))) begin
        grp_fu_187_p1 = ap_const_lv64_3FF548CDD6F42943;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it14) & (ap_ST_pp0_stg2_fsm_2 == ap_CS_fsm))) begin
        grp_fu_187_p1 = X_assign_reg_567;
    end else begin
        grp_fu_187_p1 = 'bx;
    end
end

/// grp_fu_194_ce assign process. ///
always @ (ap_start or ap_CS_fsm or ap_reg_ppiten_pp0_it0 or ap_ce)
begin
    if (((ap_const_logic_1 == ap_ce) & ((ap_ST_pp0_stg3_fsm_3 == ap_CS_fsm) | (ap_ST_pp0_stg2_fsm_2 == ap_CS_fsm) | ((ap_ST_pp0_stg0_fsm_0 == ap_CS_fsm) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_start == ap_const_logic_0))) | (ap_ST_pp0_stg1_fsm_1 == ap_CS_fsm)))) begin
        grp_fu_194_ce = ap_const_logic_1;
    end else begin
        grp_fu_194_ce = ap_const_logic_0;
    end
end

/// grp_fu_194_p0 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it25 or ap_reg_ppiten_pp0_it28 or ap_reg_ppiten_pp0_it31 or ap_reg_ppiten_pp0_it39 or reg_238 or ap_reg_ppstg_tmp_11_reg_490_pp0_it38 or ap_reg_ppstg_K_reg_605_pp0_it24 or ap_reg_ppstg_K_reg_605_pp0_it27 or ap_reg_ppstg_K_reg_605_pp0_it30)
begin
    if ((((ap_const_logic_1 == ap_reg_ppiten_pp0_it39) & (ap_ST_pp0_stg3_fsm_3 == ap_CS_fsm) & ~(ap_reg_ppstg_tmp_11_reg_490_pp0_it38 == ap_const_lv1_0)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it39) & (ap_ST_pp0_stg3_fsm_3 == ap_CS_fsm) & (ap_reg_ppstg_tmp_11_reg_490_pp0_it38 == ap_const_lv1_0)))) begin
        grp_fu_194_p0 = reg_238;
    end else if (((ap_ST_pp0_stg0_fsm_0 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it31))) begin
        grp_fu_194_p0 = ap_reg_ppstg_K_reg_605_pp0_it30;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it28) & (ap_ST_pp0_stg1_fsm_1 == ap_CS_fsm))) begin
        grp_fu_194_p0 = ap_reg_ppstg_K_reg_605_pp0_it27;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it25) & (ap_ST_pp0_stg2_fsm_2 == ap_CS_fsm))) begin
        grp_fu_194_p0 = ap_reg_ppstg_K_reg_605_pp0_it24;
    end else begin
        grp_fu_194_p0 = 'bx;
    end
end

/// grp_fu_194_p1 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it25 or ap_reg_ppiten_pp0_it28 or ap_reg_ppiten_pp0_it31 or ap_reg_ppiten_pp0_it39 or ap_reg_ppstg_tmp_11_reg_490_pp0_it38 or ap_reg_ppstg_T_read_reg_456_pp0_it39 or tmp_28_i_reg_637 or tmp_30_i_reg_647 or tmp_32_i_reg_657)
begin
    if ((((ap_const_logic_1 == ap_reg_ppiten_pp0_it39) & (ap_ST_pp0_stg3_fsm_3 == ap_CS_fsm) & ~(ap_reg_ppstg_tmp_11_reg_490_pp0_it38 == ap_const_lv1_0)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it39) & (ap_ST_pp0_stg3_fsm_3 == ap_CS_fsm) & (ap_reg_ppstg_tmp_11_reg_490_pp0_it38 == ap_const_lv1_0)))) begin
        grp_fu_194_p1 = ap_reg_ppstg_T_read_reg_456_pp0_it39;
    end else if (((ap_ST_pp0_stg0_fsm_0 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it31))) begin
        grp_fu_194_p1 = tmp_32_i_reg_657;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it28) & (ap_ST_pp0_stg1_fsm_1 == ap_CS_fsm))) begin
        grp_fu_194_p1 = tmp_30_i_reg_647;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it25) & (ap_ST_pp0_stg2_fsm_2 == ap_CS_fsm))) begin
        grp_fu_194_p1 = tmp_28_i_reg_637;
    end else begin
        grp_fu_194_p1 = 'bx;
    end
end

/// grp_fu_198_ce assign process. ///
always @ (ap_start or ap_CS_fsm or ap_reg_ppiten_pp0_it0 or ap_ce)
begin
    if (((ap_const_logic_1 == ap_ce) & ((ap_ST_pp0_stg3_fsm_3 == ap_CS_fsm) | (ap_ST_pp0_stg2_fsm_2 == ap_CS_fsm) | ((ap_ST_pp0_stg0_fsm_0 == ap_CS_fsm) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_start == ap_const_logic_0))) | (ap_ST_pp0_stg1_fsm_1 == ap_CS_fsm)))) begin
        grp_fu_198_ce = ap_const_logic_1;
    end else begin
        grp_fu_198_ce = ap_const_logic_0;
    end
end

/// grp_fu_198_p0 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it32 or ap_reg_ppiten_pp0_it37 or ap_reg_ppiten_pp0_it46 or ap_reg_ppstg_tmp_24_i_reg_622_pp0_it31 or tmp_12_reg_690 or tmp_17_reg_695 or tmp_20_reg_711)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it46) & (ap_ST_pp0_stg3_fsm_3 == ap_CS_fsm))) begin
        grp_fu_198_p0 = tmp_20_reg_711;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it37) & (ap_ST_pp0_stg1_fsm_1 == ap_CS_fsm))) begin
        grp_fu_198_p0 = tmp_17_reg_695;
    end else if (((ap_ST_pp0_stg0_fsm_0 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it37))) begin
        grp_fu_198_p0 = tmp_12_reg_690;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it32) & (ap_ST_pp0_stg2_fsm_2 == ap_CS_fsm))) begin
        grp_fu_198_p0 = ap_reg_ppstg_tmp_24_i_reg_622_pp0_it31;
    end else begin
        grp_fu_198_p0 = 'bx;
    end
end

/// grp_fu_198_p1 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it32 or ap_reg_ppiten_pp0_it37 or ap_reg_ppiten_pp0_it46 or ap_reg_ppstg_S_read_reg_484_pp0_it45 or ap_reg_ppstg_rand_number_2_reg_561_pp0_it37 or tmp_33_i_reg_662)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it46) & (ap_ST_pp0_stg3_fsm_3 == ap_CS_fsm))) begin
        grp_fu_198_p1 = ap_reg_ppstg_S_read_reg_484_pp0_it45;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it37) & (ap_ST_pp0_stg1_fsm_1 == ap_CS_fsm))) begin
        grp_fu_198_p1 = ap_reg_ppstg_rand_number_2_reg_561_pp0_it37;
    end else if (((ap_ST_pp0_stg0_fsm_0 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it37))) begin
        grp_fu_198_p1 = ap_const_lv64_3FE0000000000000;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it32) & (ap_ST_pp0_stg2_fsm_2 == ap_CS_fsm))) begin
        grp_fu_198_p1 = tmp_33_i_reg_662;
    end else begin
        grp_fu_198_p1 = 'bx;
    end
end

/// grp_fu_202_ce assign process. ///
always @ (ap_start or ap_CS_fsm or ap_reg_ppiten_pp0_it0 or ap_ce)
begin
    if (((ap_const_logic_1 == ap_ce) & ((ap_ST_pp0_stg3_fsm_3 == ap_CS_fsm) | (ap_ST_pp0_stg2_fsm_2 == ap_CS_fsm) | ((ap_ST_pp0_stg0_fsm_0 == ap_CS_fsm) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_start == ap_const_logic_0))) | (ap_ST_pp0_stg1_fsm_1 == ap_CS_fsm)))) begin
        grp_fu_202_ce = ap_const_logic_1;
    end else begin
        grp_fu_202_ce = ap_const_logic_0;
    end
end

/// grp_fu_202_p0 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it35 or ap_reg_ppiten_pp0_it47 or ap_reg_ppiten_pp0_it51 or ap_reg_ppstg_tmp_25_reg_505_pp0_it50 or sig_reg_678 or tmp_29_reg_716)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it51) & (ap_ST_pp0_stg1_fsm_1 == ap_CS_fsm))) begin
        grp_fu_202_p0 = ap_reg_ppstg_tmp_25_reg_505_pp0_it50;
    end else if (((ap_ST_pp0_stg0_fsm_0 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it47))) begin
        grp_fu_202_p0 = tmp_29_reg_716;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it35) & (ap_ST_pp0_stg2_fsm_2 == ap_CS_fsm))) begin
        grp_fu_202_p0 = sig_reg_678;
    end else begin
        grp_fu_202_p0 = 'bx;
    end
end

/// grp_fu_202_p1 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it35 or ap_reg_ppiten_pp0_it47 or ap_reg_ppiten_pp0_it51 or ap_reg_ppstg_S_read_reg_484_pp0_it46 or sig_reg_678 or p_0_v_reg_748)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it51) & (ap_ST_pp0_stg1_fsm_1 == ap_CS_fsm))) begin
        grp_fu_202_p1 = p_0_v_reg_748;
    end else if (((ap_ST_pp0_stg0_fsm_0 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it47))) begin
        grp_fu_202_p1 = ap_reg_ppstg_S_read_reg_484_pp0_it46;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it35) & (ap_ST_pp0_stg2_fsm_2 == ap_CS_fsm))) begin
        grp_fu_202_p1 = sig_reg_678;
    end else begin
        grp_fu_202_p1 = 'bx;
    end
end

/// grp_fu_207_ce assign process. ///
always @ (ap_start or ap_CS_fsm or ap_reg_ppiten_pp0_it0 or ap_ce)
begin
    if ((~(ap_const_logic_1 == ap_ce) | ((ap_ST_pp0_stg0_fsm_0 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_start == ap_const_logic_0)))) begin
        grp_fu_207_ce = ap_const_logic_0;
    end else begin
        grp_fu_207_ce = ap_const_logic_1;
    end
end

/// grp_fu_212_ce assign process. ///
always @ (ap_start or ap_CS_fsm or ap_reg_ppiten_pp0_it0 or ap_ce or ap_reg_ppstg_tmp_11_reg_490_pp0_it49)
begin
    if (((ap_const_logic_1 == ap_ce) & ((ap_ST_pp0_stg3_fsm_3 == ap_CS_fsm) | (ap_ST_pp0_stg2_fsm_2 == ap_CS_fsm) | ((ap_ST_pp0_stg0_fsm_0 == ap_CS_fsm) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_start == ap_const_logic_0))) | ((ap_ST_pp0_stg1_fsm_1 == ap_CS_fsm) & ((ap_const_lv1_0 == ap_reg_ppstg_tmp_11_reg_490_pp0_it49) | ~(ap_const_lv1_0 == ap_reg_ppstg_tmp_11_reg_490_pp0_it49)))))) begin
        grp_fu_212_ce = ap_const_logic_1;
    end else begin
        grp_fu_212_ce = ap_const_logic_0;
    end
end

/// grp_fu_212_p0 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it14 or ap_reg_ppiten_pp0_it49 or ap_reg_ppiten_pp0_it50 or X_assign_reg_567 or tmp_21_reg_731 or tmp_30_reg_737)
begin
    if (((ap_ST_pp0_stg0_fsm_0 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it50))) begin
        grp_fu_212_p0 = tmp_30_reg_737;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it49) & (ap_ST_pp0_stg3_fsm_3 == ap_CS_fsm))) begin
        grp_fu_212_p0 = tmp_21_reg_731;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it14) & (ap_ST_pp0_stg2_fsm_2 == ap_CS_fsm))) begin
        grp_fu_212_p0 = X_assign_reg_567;
    end else begin
        grp_fu_212_p0 = 'bx;
    end
end

/// grp_fu_217_ce assign process. ///
always @ (ap_start or ap_CS_fsm or ap_reg_ppiten_pp0_it0 or ap_ce)
begin
    if ((~(ap_const_logic_1 == ap_ce) | ((ap_ST_pp0_stg0_fsm_0 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_start == ap_const_logic_0)))) begin
        grp_fu_217_ce = ap_const_logic_0;
    end else begin
        grp_fu_217_ce = ap_const_logic_1;
    end
end

/// grp_fu_220_ce assign process. ///
always @ (ap_start or ap_CS_fsm or ap_reg_ppiten_pp0_it0 or ap_ce)
begin
    if ((~(ap_const_logic_1 == ap_ce) | ((ap_ST_pp0_stg0_fsm_0 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_start == ap_const_logic_0)))) begin
        grp_fu_220_ce = ap_const_logic_0;
    end else begin
        grp_fu_220_ce = ap_const_logic_1;
    end
end

/// grp_fu_223_ce assign process. ///
always @ (ap_start or ap_CS_fsm or ap_reg_ppiten_pp0_it0 or ap_ce)
begin
    if ((~(ap_const_logic_1 == ap_ce) | ((ap_ST_pp0_stg0_fsm_0 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_start == ap_const_logic_0)))) begin
        grp_fu_223_ce = ap_const_logic_0;
    end else begin
        grp_fu_223_ce = ap_const_logic_1;
    end
end

/// grp_fu_228_ce assign process. ///
always @ (ap_start or ap_CS_fsm or ap_reg_ppiten_pp0_it0 or ap_ce)
begin
    if ((~(ap_const_logic_1 == ap_ce) | ((ap_ST_pp0_stg0_fsm_0 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_start == ap_const_logic_0)))) begin
        grp_fu_228_ce = ap_const_logic_0;
    end else begin
        grp_fu_228_ce = ap_const_logic_1;
    end
end

/// grp_fu_233_ce assign process. ///
always @ (ap_start or ap_CS_fsm or ap_reg_ppiten_pp0_it0 or ap_ce)
begin
    if (((ap_const_logic_1 == ap_ce) & ((ap_ST_pp0_stg3_fsm_3 == ap_CS_fsm) | (ap_ST_pp0_stg2_fsm_2 == ap_CS_fsm) | ((ap_ST_pp0_stg0_fsm_0 == ap_CS_fsm) & ~((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_start == ap_const_logic_0))) | (ap_ST_pp0_stg1_fsm_1 == ap_CS_fsm)))) begin
        grp_fu_233_ce = ap_const_logic_1;
    end else begin
        grp_fu_233_ce = ap_const_logic_0;
    end
end

/// grp_fu_233_p1 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it2 or ap_reg_ppiten_pp0_it17 or ap_reg_ppiten_pp0_it42 or ap_reg_ppiten_pp0_it43 or reg_248 or tmp_24_reg_495 or tmp_22_i_reg_600)
begin
    if ((((ap_const_logic_1 == ap_reg_ppiten_pp0_it42) & (ap_ST_pp0_stg3_fsm_3 == ap_CS_fsm)) | ((ap_ST_pp0_stg0_fsm_0 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it43)))) begin
        grp_fu_233_p1 = reg_248;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it17) & (ap_ST_pp0_stg2_fsm_2 == ap_CS_fsm))) begin
        grp_fu_233_p1 = tmp_22_i_reg_600;
    end else if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & (ap_ST_pp0_stg1_fsm_1 == ap_CS_fsm))) begin
        grp_fu_233_p1 = tmp_24_reg_495;
    end else begin
        grp_fu_233_p1 = 'bx;
    end
end

/// grp_rand_uint32_fu_143_ap_ce assign process. ///
always @ (ap_start or ap_CS_fsm or ap_reg_ppiten_pp0_it0 or ap_ce)
begin
    if (((ap_ST_pp0_stg3_fsm_3 == ap_CS_fsm) | ~(ap_const_logic_1 == ap_ce) | ((ap_ST_pp0_stg0_fsm_0 == ap_CS_fsm) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_start == ap_const_logic_0)))) begin
        grp_rand_uint32_fu_143_ap_ce = ap_const_logic_0;
    end else begin
        grp_rand_uint32_fu_143_ap_ce = ap_const_logic_1;
    end
end

/// grp_rand_uint32_fu_143_ap_start assign process. ///
always @ (ap_sig_start_in_grp_rand_uint32_fu_143_ap_start)
begin
    if ((ap_const_logic_1 == ap_sig_start_in_grp_rand_uint32_fu_143_ap_start)) begin
        grp_rand_uint32_fu_143_ap_start = ap_sig_start_in_grp_rand_uint32_fu_143_ap_start;
    end else begin
        grp_rand_uint32_fu_143_ap_start = ap_const_logic_0;
    end
end
/// the next state (ap_NS_fsm) of the state machine. ///
always @ (ap_start or ap_CS_fsm or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it2 or ap_reg_ppiten_pp0_it3 or ap_reg_ppiten_pp0_it4 or ap_reg_ppiten_pp0_it5 or ap_reg_ppiten_pp0_it6 or ap_reg_ppiten_pp0_it7 or ap_reg_ppiten_pp0_it8 or ap_reg_ppiten_pp0_it9 or ap_reg_ppiten_pp0_it10 or ap_reg_ppiten_pp0_it11 or ap_reg_ppiten_pp0_it12 or ap_reg_ppiten_pp0_it13 or ap_reg_ppiten_pp0_it14 or ap_reg_ppiten_pp0_it15 or ap_reg_ppiten_pp0_it16 or ap_reg_ppiten_pp0_it17 or ap_reg_ppiten_pp0_it18 or ap_reg_ppiten_pp0_it19 or ap_reg_ppiten_pp0_it20 or ap_reg_ppiten_pp0_it21 or ap_reg_ppiten_pp0_it22 or ap_reg_ppiten_pp0_it23 or ap_reg_ppiten_pp0_it24 or ap_reg_ppiten_pp0_it25 or ap_reg_ppiten_pp0_it26 or ap_reg_ppiten_pp0_it27 or ap_reg_ppiten_pp0_it28 or ap_reg_ppiten_pp0_it29 or ap_reg_ppiten_pp0_it30 or ap_reg_ppiten_pp0_it31 or ap_reg_ppiten_pp0_it32 or ap_reg_ppiten_pp0_it33 or ap_reg_ppiten_pp0_it34 or ap_reg_ppiten_pp0_it35 or ap_reg_ppiten_pp0_it36 or ap_reg_ppiten_pp0_it37 or ap_reg_ppiten_pp0_it38 or ap_reg_ppiten_pp0_it39 or ap_reg_ppiten_pp0_it40 or ap_reg_ppiten_pp0_it41 or ap_reg_ppiten_pp0_it42 or ap_reg_ppiten_pp0_it43 or ap_reg_ppiten_pp0_it44 or ap_reg_ppiten_pp0_it45 or ap_reg_ppiten_pp0_it46 or ap_reg_ppiten_pp0_it47 or ap_reg_ppiten_pp0_it48 or ap_reg_ppiten_pp0_it49 or ap_reg_ppiten_pp0_it50 or ap_reg_ppiten_pp0_it51 or ap_reg_ppiten_pp0_it52 or ap_ce or ap_sig_pprstidle_pp0)
begin
    case (ap_CS_fsm)
        ap_ST_pp0_stg0_fsm_0 : 
        begin
            if ((~(~(ap_const_logic_1 == ap_ce) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (ap_start == ap_const_logic_0))) & ~((ap_const_logic_0 == ap_reg_ppiten_pp0_it1) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it2) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it3) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it4) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it5) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it6) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it7) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it8) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it9) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it10) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it11) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it12) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it13) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it14) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it15) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it16) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it17) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it18) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it19) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it20) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it21) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it22) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it23) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it24) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it25) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it26) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it27) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it28) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it29) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it30) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it31) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it32) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it33) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it34) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it35) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it36) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it37) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it38) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it39) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it40) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it41) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it42) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it43) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it44) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it45) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it46) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it47) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it48) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it49) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it50) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it51) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it52) & (ap_const_logic_0 == ap_start)))) begin
                ap_NS_fsm = ap_ST_pp0_stg1_fsm_1;
            end else begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_0;
            end
        end
        ap_ST_pp0_stg1_fsm_1 : 
        begin
            if ((ap_const_logic_1 == ap_ce)) begin
                ap_NS_fsm = ap_ST_pp0_stg2_fsm_2;
            end else begin
                ap_NS_fsm = ap_ST_pp0_stg1_fsm_1;
            end
        end
        ap_ST_pp0_stg2_fsm_2 : 
        begin
            if (((ap_const_logic_1 == ap_ce) & ~(ap_const_logic_1 == ap_sig_pprstidle_pp0))) begin
                ap_NS_fsm = ap_ST_pp0_stg3_fsm_3;
            end else if (((ap_const_logic_1 == ap_ce) & (ap_const_logic_1 == ap_sig_pprstidle_pp0))) begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_0;
            end else begin
                ap_NS_fsm = ap_ST_pp0_stg2_fsm_2;
            end
        end
        ap_ST_pp0_stg3_fsm_3 : 
        begin
            if ((ap_const_logic_1 == ap_ce)) begin
                ap_NS_fsm = ap_ST_pp0_stg0_fsm_0;
            end else begin
                ap_NS_fsm = ap_ST_pp0_stg3_fsm_3;
            end
        end
        default : 
        begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_return = grp_fu_202_p2;

/// ap_sig_bdd_1441 assign process. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it51)
begin
    ap_sig_bdd_1441 = ((ap_ST_pp0_stg2_fsm_2 == ap_CS_fsm) & ~(ap_const_logic_1 == ap_reg_ppiten_pp0_it51));
end
assign call_fu_425_p3 = ((grp_fu_212_p2)? ap_const_lv64_0: tmp_21_reg_731);
assign grp_fu_176_p0 = ap_const_lv64_3FF0000000000000;
assign grp_fu_176_p1 = w_reg_667;
assign grp_fu_207_p0 = rand_number_reg_500;
assign grp_fu_207_p1 = ap_const_lv64_41CDCD6500000000;
assign grp_fu_212_opcode = ap_const_lv5_4;
assign grp_fu_212_p1 = ap_const_lv64_0;
assign grp_fu_217_p0 = tmp_reg_468;
assign grp_fu_220_p0 = ((p_Result_s_reg_516)? p_Val2_i_i_reg_546: p_Val2_4_reg_541);
assign grp_fu_223_p0 = ap_const_lv64_0;
assign grp_fu_223_p1 = ap_reg_ppstg_T_read_reg_456_pp0_it27;
assign grp_fu_228_p0 = ap_const_lv64_0;
assign grp_fu_228_p1 = tmp_20_i_reg_595;
assign grp_fu_233_p0 = ap_const_lv64_0;
assign isNeg_fu_316_p3 = sh_assign_fu_310_p2[ap_const_lv32_B];
assign loc_V_1_fu_294_p1 = p_Val2_s_fu_273_p1[51:0];
assign loc_V_fu_284_p4 = {{p_Val2_s_fu_273_p1[ap_const_lv32_3E : ap_const_lv32_34]}};
assign p_0_v_fu_439_p3 = ((ap_reg_ppstg_tmp_11_reg_490_pp0_it49)? call_reg_743: put_fu_432_p3);
assign p_Result_1_fu_298_p3 = {{ap_const_lv1_1}, {loc_V_1_fu_294_p1}};
assign p_Result_2_fu_407_p3 = {{ap_const_lv1_0}, {tmp_35_fu_403_p1}};
assign p_Val2_3_fu_371_p3 = ((isNeg_reg_526)? tmp_69_i_i_cast_fu_362_p1: tmp_71_i_i_fu_365_p2);
assign p_Val2_4_fu_378_p4 = {{p_Val2_3_fu_371_p3[ap_const_lv32_73 : ap_const_lv32_34]}};
assign p_Val2_7_fu_400_p1 = X_assign_reg_567;
assign p_Val2_i_i_fu_388_p2 = (ap_const_lv64_0 - p_Val2_4_fu_378_p4);
assign p_Val2_s_fu_273_p1 = rand_number_1_reg_510;
assign put_fu_432_p3 = ((grp_fu_212_p2)? ap_const_lv64_0: tmp_30_reg_737);
assign ret_i_i_i_i_i_i_fu_415_p1 = p_Result_2_fu_407_p3;
assign sh_assign_1_cast_fu_342_p1 = $signed(sh_assign_1_fu_334_p3);
assign sh_assign_1_fu_334_p1 = $signed(tmp_i_i_101_fu_324_p2);
assign sh_assign_1_fu_334_p3 = ((isNeg_fu_316_p3)? sh_assign_1_fu_334_p1: sh_assign_fu_310_p2);
assign sh_assign_fu_310_p2 = (tmp_i_i_i_cast1_fu_306_p1 + ap_const_lv12_C01);
assign sig_fu_420_p3 = ((ap_reg_ppstg_tmp_34_i_reg_580_pp0_it35)? ap_reg_ppstg_w_reg_667_pp0_it34: tmp_35_i_reg_673);
assign tmp_11_fu_267_p2 = (ap_reg_ptbuf_CallPutFlag == ap_const_lv8_63? 1'b1: 1'b0);
assign tmp_23_fu_263_p1 = tmp_51_neg_reg_451;
assign tmp_35_fu_403_p1 = p_Val2_7_fu_400_p1[62:0];
assign tmp_51_neg_fu_257_p2 = (tmp_51_to_int_fu_253_p1 ^ ap_const_lv64_8000000000000000);
assign tmp_51_to_int_fu_253_p1 = r;
assign tmp_68_i_i_cast_fu_346_p0 = $signed(sh_assign_1_fu_334_p3);
assign tmp_68_i_i_cast_fu_346_p1 = $unsigned(tmp_68_i_i_cast_fu_346_p0);
assign tmp_68_i_i_fu_359_p1 = $unsigned(sh_assign_1_cast_reg_531);
assign tmp_69_i_i_cast_fu_362_p1 = $unsigned(tmp_69_i_i_reg_536);
assign tmp_69_i_i_fu_350_p2 = p_Result_1_fu_298_p3 >> tmp_68_i_i_cast_fu_346_p1;
assign tmp_71_i_i_fu_365_p2 = tmp_i_i_fu_356_p1 << tmp_68_i_i_fu_359_p1;
assign tmp_i_i_101_fu_324_p2 = (ap_const_lv11_3FF - loc_V_fu_284_p4);
assign tmp_i_i_fu_356_p1 = $unsigned(p_Result_1_reg_521);
assign tmp_i_i_i_cast1_fu_306_p1 = $unsigned(loc_V_fu_284_p4);
always @ (posedge ap_clk)
begin
    p_Result_1_reg_521[52] <= 1'b1;
end



endmodule //BlackScholes

