// Seed: 1472120893
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  wor id_5;
  always id_5 = 1;
  assign id_2 = 1;
  tri1 id_6;
  wire id_7;
  initial id_5 = id_1;
  assign id_6 = $display(id_5 << 1'b0 / id_2, 1);
  wire id_8;
  wire id_9;
  assign id_6 = (1 && id_3 && id_2 && 1);
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  module_0(
      id_4, id_4, id_3, id_4
  );
endmodule
