// Seed: 2306082459
module module_0 (
    input supply1 id_0,
    input wire id_1,
    input wor id_2
);
  wire  id_4;
  logic id_5;
  assign id_5 = -1'h0;
  assign id_5 = id_2;
  integer id_6 = id_0;
  assign module_1.id_12 = 0;
endmodule
module module_1 #(
    parameter id_8 = 32'd94
) (
    input wor id_0,
    input supply1 id_1,
    output wire id_2,
    output supply0 id_3,
    input supply0 id_4,
    input wor id_5,
    output tri1 id_6,
    input tri0 id_7,
    output tri _id_8,
    input tri1 id_9,
    input wor id_10,
    output supply0 id_11,
    input tri id_12,
    input tri0 id_13,
    output supply0 id_14,
    input tri0 id_15,
    input uwire id_16,
    input supply1 id_17,
    input supply1 id_18,
    output supply0 id_19,
    output supply0 id_20,
    input supply0 id_21
    , id_27,
    output wor id_22,
    input tri id_23,
    output tri id_24,
    input supply1 id_25
);
  logic id_28[1 : id_8];
  and primCall (
      id_14,
      id_5,
      id_1,
      id_17,
      id_9,
      id_12,
      id_13,
      id_28,
      id_23,
      id_0,
      id_27,
      id_7,
      id_15,
      id_21,
      id_16,
      id_4,
      id_18
  );
  assign id_27 = id_15;
  module_0 modCall_1 (
      id_0,
      id_16,
      id_25
  );
endmodule
