/*
 * CAUTION: This file is automatically generated by Xilinx.
 * Version:  
 * Today is: Mon Feb 16 15:50:06 2015
*/


/ {
	amba_pl: amba_pl {
		#address-cells = <1>;
		#size-cells = <1>;
		compatible = "simple-bus";
		ranges ;
		mdio@25000 {
            #address-cells = <1>;
            #size-cells = <0>;
            compatible = "fmc,axienet-mdio";
            clock-frequency = <100000000>;
            reg = <0x25000 0x20>;
            phy-handle = <&marvellphy0>;
            phy-mode = "rgmii";
            marvellphy0: phy@0 {
                #address-cells = <1>;
                #size-cells = <0>;
                compatible = "ethernet-phy-id0141.0dd0";
                device_type = "ethernet-phy";
                reg = <0>;  
            };
        };
		
		axi_ethernet_0_dma: dma@40400000 {
			axistream-connected = <&axi_ethernet_0_eth_buf>;
			axistream-control-connected = <&axi_ethernet_0_eth_buf>;
			compatible = "xlnx,axi-dma";
			interrupt-parent = <&intc>;
			interrupts = <0 31 4 0 32 4>;
			reg = <0x40400000 0x10000>;
		};
		axi_ethernet_0_eth_buf: ethernet@41000000 {
			axistream-connected = <&axi_ethernet_0_dma>;
			axistream-control-connected = <&axi_ethernet_0_dma>;
			clock-frequency = <100000000>;
			clock-names = "ref_clk";
			clocks = <&clkc 0>;
			compatible = "xlnx,axi-ethernet-1.00.a";
			device_type = "network";
			interrupt-parent = <&intc>;
			interrupts = <0 30 4>;
			reg = <0x41000000 0x40000>;
			xlnx,avb = <0x0>;
			xlnx,enable-lvds = <0x0>;
			xlnx,mcast-extend = <0x0>;
			xlnx,phy-type = <0x3>;
			xlnx,phyaddr = <0x1>;
			xlnx,rxcsum = <0x0>;
			xlnx,rxmem = <0x1000>;
			xlnx,rxvlan-strp = <0x0>;
			xlnx,rxvlan-tag = <0x0>;
			xlnx,rxvlan-tran = <0x0>;
			xlnx,simulation = <0x0>;
			xlnx,stats = <0x1>;
			xlnx,temac-addr-width = <0xc>;
			xlnx,txcsum = <0x0>;
			xlnx,txmem = <0x1000>;
			xlnx,txvlan-strp = <0x0>;
			xlnx,txvlan-tag = <0x0>;
			xlnx,txvlan-tran = <0x0>;
			xlnx,type = <0x1>;
		};
	};
};
