/** @file
*
*  SPDX-FileCopyrightText: Copyright (c) 2020-2024 NVIDIA CORPORATION & AFFILIATES. All rights reserved.
*
*  SPDX-License-Identifier: BSD-2-Clause-Patent
*
**/

#ifndef __T234_DEFINES_H__
#define __T234_DEFINES_H__

// GIC
#define T234_GIC_DISTRIBUTOR_BASE         0X0F400000
#define T234_GIC_REDISTRIBUTOR_BASE       0X0F440000
#define T234_GIC_REDISTRIBUTOR_INSTANCES  16

// PCIE
#define T234_PCIE_C1_CFG_BASE_ADDR  0x20B0000000
#define T234_PCIE_C4_CFG_BASE_ADDR  0x2430000000
#define T234_PCIE_C5_CFG_BASE_ADDR  0x2B30000000

#define T234_PCIE_BUS_MIN  0
#define T234_PCIE_BUS_MAX  255

#define T234_PCIE_ADDRESS_BITS  48

#define T234_BL_VERSION_OFFSET  64

// SCRATCH
#define T234_SCRATCH_BASE  0x0C390000

// BL CARVEOUT OFFSET
#define T234_BL_CARVEOUT_OFFSET_V0  0x588
#define T234_BL_CARVEOUT_OFFSET_V1  0x10F8
#define T234_BL_CARVEOUT_OFFSET_V2  0x11B8

// VPR
#define T234_MEMORY_CONTROLLER_BASE    0x2c10000ULL
#define MC_VIDEO_PROTECT_BOM_0         0x648
#define MC_VIDEO_PROTECT_SIZE_MB_0     0x64c
#define MC_VIDEO_PROTECT_BOM_ADR_HI_0  0x978

#endif //__T234_DEFINES_H__
