Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2.1 (win64) Build 2288692 Thu Jul 26 18:24:02 MDT 2018
| Date         : Fri May 10 10:06:35 2019
| Host         : LAB-SCI-214-16 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file computer_top_control_sets_placed.rpt
| Design       : computer_top
| Device       : xc7a100t
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    17 |
| Unused register locations in slices containing registers |    42 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            2 |
|      4 |            2 |
|      8 |            1 |
|     12 |            1 |
|    16+ |           11 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              42 |            7 |
| No           | No                    | Yes                    |              24 |            6 |
| No           | Yes                   | No                     |             220 |           33 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              40 |            6 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------------------+--------------------------------+----------------------------------+------------------+----------------+
|                Clock Signal                |          Enable Signal         |         Set/Reset Signal         | Slice Load Count | Bel Load Count |
+--------------------------------------------+--------------------------------+----------------------------------+------------------+----------------+
|  clk_div_BUFG[2]                           |                                |                                  |                1 |              2 |
|  n_0_959_BUFG                              |                                |                                  |                1 |              2 |
|  vga/vga_sync_unit/clk_divider_reg_n_1_[0] |                                | reset_IBUF                       |                2 |              4 |
|  CLKM_IBUF_BUFG                            |                                | reset_IBUF                       |                1 |              4 |
|  vga/vga_sync_unit/Q[0]                    |                                | vga/vga_sync_unit/blue_reg       |                2 |              8 |
|  update_pos                                |                                | vga/dir_x18_out                  |                2 |             12 |
|  vga/vga_sync_unit/Q[0]                    |                                | vga/vga_sync_unit/red_reg_reg[3] |                4 |             16 |
|  clk_div_BUFG[2]                           |                                | reset_IBUF                       |                3 |             16 |
|  update_pos                                |                                | vga/dir_y14_out                  |                1 |             16 |
|  vga/vga_sync_unit/clk_divider_reg_n_1_[0] | vga/vga_sync_unit/v_count_reg0 | reset_IBUF                       |                3 |             20 |
|  vga/vga_sync_unit/clk_divider_reg_n_1_[0] | vga/vga_sync_unit/Q[0]         | reset_IBUF                       |                3 |             20 |
|  CLKM_IBUF_BUFG                            |                                |                                  |                5 |             38 |
|  update_pos                                |                                | vga/y[31]_i_1_n_1                |                8 |             50 |
|  update_pos                                |                                | vga/x[31]_i_1_n_1                |                8 |             54 |
|  n_0_959_BUFG                              |                                | vga/clear                        |                8 |             64 |
|  clk_div_BUFG[2]                           | mips1/mips1/dp/pcreg/we3       |                                  |                8 |            128 |
|  clk_div_BUFG[2]                           | mips1/mips1/dp/pcreg/regWrite  |                                  |               32 |            512 |
+--------------------------------------------+--------------------------------+----------------------------------+------------------+----------------+


