openroad -exit -no_splash -metrics /mnt/vault0/rsunketa/openframe_user_project/openlane/efpga_core/runs/25_11_28_03_50/59-odb-checkdesignantennaproperties/or_metrics_out.json -python /nix/store/iah2c26wzpgdvqc1jv2xxg55xq5km74d-python3-3.11.9-env/lib/python3.11/site-packages/librelane/scripts/odbpy/check_antenna_properties.py --input-lef /mnt/vault0/rsunketa/openframe_user_project/dependencies/pdks/sky130A/libs.ref/sky130_fd_sc_hd/techlef/sky130_fd_sc_hd__nom.tlef --input-lef /mnt/vault0/rsunketa/openframe_user_project/dependencies/pdks/sky130A/libs.ref/sky130_fd_sc_hd/lef/sky130_fd_sc_hd.lef --input-lef /mnt/vault0/rsunketa/openframe_user_project/dependencies/pdks/sky130A/libs.ref/sky130_fd_sc_hd/lef/sky130_ef_sc_hd.lef --input-lef /mnt/vault0/rsunketa/openframe_user_project/efpga_core/macro/lef/BlockRAM_1KB.lef --input-lef /mnt/vault0/rsunketa/openframe_user_project/efpga_core/macro/lef/DSP.lef --input-lef /mnt/vault0/rsunketa/openframe_user_project/efpga_core/macro/lef/LUT4AB.lef --input-lef /mnt/vault0/rsunketa/openframe_user_project/efpga_core/macro/lef/N_term_DSP.lef --input-lef /mnt/vault0/rsunketa/openframe_user_project/efpga_core/macro/lef/N_term_RAM_IO.lef --input-lef /mnt/vault0/rsunketa/openframe_user_project/efpga_core/macro/lef/N_term_single.lef --input-lef /mnt/vault0/rsunketa/openframe_user_project/efpga_core/macro/lef/N_term_single2.lef --input-lef /mnt/vault0/rsunketa/openframe_user_project/efpga_core/macro/lef/RAM_IO.lef --input-lef /mnt/vault0/rsunketa/openframe_user_project/efpga_core/macro/lef/RegFile.lef --input-lef /mnt/vault0/rsunketa/openframe_user_project/efpga_core/macro/lef/S_term_DSP.lef --input-lef /mnt/vault0/rsunketa/openframe_user_project/efpga_core/macro/lef/S_term_RAM_IO.lef --input-lef /mnt/vault0/rsunketa/openframe_user_project/efpga_core/macro/lef/S_term_single.lef --input-lef /mnt/vault0/rsunketa/openframe_user_project/efpga_core/macro/lef/S_term_single2.lef --input-lef /mnt/vault0/rsunketa/openframe_user_project/efpga_core/macro/lef/W_IO.lef --input-lef /mnt/vault0/rsunketa/openframe_user_project/efpga_core/macro/lef/eFPGA_Config.lef --input-lef /mnt/vault0/rsunketa/openframe_user_project/efpga_core/macro/lef/sky130_sram_1kbyte_1rw1r_32x256_8.lef --design-lef /mnt/vault0/rsunketa/openframe_user_project/openlane/efpga_core/runs/25_11_28_03_50/58-magic-writelef/efpga_core.lef --report-file /mnt/vault0/rsunketa/openframe_user_project/openlane/efpga_core/runs/25_11_28_03_50/59-odb-checkdesignantennaproperties/report.yaml --cell-name efpga_core /mnt/vault0/rsunketa/openframe_user_project/openlane/efpga_core/runs/25_11_28_03_50/53-odb-cellfrequencytables/efpga_core.odb
