<?xml version="1.0" encoding="UTF-8" standalone="no" ?><entity name="StateMachineEditor_import"><interface bustype="wire" clock="clock" direction="end" name="reset"><port direction="Input" name="reset" role="wire" vhdl-type="STD_LOGIC" width="1"/></interface><interface bustype="wire" clock="clock" direction="end" name="din"><port direction="Input" name="din" role="wire" vhdl-type="STD_LOGIC" width="1"/></interface><interface bustype="wire" clock="clock" direction="end" name="den"><port direction="Input" name="den" role="wire" vhdl-type="STD_LOGIC" width="1"/></interface><interface bustype="wire" clock="clock" direction="end" name="dvalid"><port direction="Input" name="dvalid" role="wire" vhdl-type="STD_LOGIC" width="1"/></interface><interface bustype="wire" clock="clock" direction="end" name="dmatch"><port direction="Input" name="dmatch" role="wire" vhdl-type="STD_LOGIC" width="1"/></interface><interface bustype="wire" clock="clock" direction="start" name="sync_out"><port direction="Output" name="sync_out" role="wire" vhdl-type="STD_LOGIC" width="1"/></interface><hdl><native hdl-name="StateMachineEditor" language="VHDL"/></hdl></entity>