<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p4944" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_4944{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_4944{left:107px;bottom:68px;letter-spacing:0.09px;}
#t3_4944{left:69px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_4944{left:69px;bottom:306px;letter-spacing:0.17px;}
#t5_4944{left:150px;bottom:306px;letter-spacing:0.2px;}
#t6_4944{left:69px;bottom:281px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#t7_4944{left:69px;bottom:264px;letter-spacing:-0.17px;word-spacing:-0.47px;}
#t8_4944{left:69px;bottom:247px;letter-spacing:-0.14px;word-spacing:-1.15px;}
#t9_4944{left:69px;bottom:231px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#ta_4944{left:69px;bottom:214px;letter-spacing:-0.15px;word-spacing:-0.5px;}
#tb_4944{left:69px;bottom:197px;letter-spacing:-0.14px;}
#tc_4944{left:81px;bottom:998px;letter-spacing:-0.17px;}
#td_4944{left:138px;bottom:998px;letter-spacing:-0.16px;}
#te_4944{left:189px;bottom:998px;letter-spacing:-0.15px;}
#tf_4944{left:81px;bottom:973px;letter-spacing:-0.17px;}
#tg_4944{left:138px;bottom:973px;letter-spacing:-0.16px;}
#th_4944{left:189px;bottom:973px;letter-spacing:-0.15px;}
#ti_4944{left:417px;bottom:973px;letter-spacing:-0.12px;}
#tj_4944{left:81px;bottom:949px;letter-spacing:-0.17px;}
#tk_4944{left:138px;bottom:949px;letter-spacing:-0.16px;}
#tl_4944{left:189px;bottom:949px;letter-spacing:-0.16px;}
#tm_4944{left:81px;bottom:924px;letter-spacing:-0.17px;}
#tn_4944{left:138px;bottom:924px;letter-spacing:-0.17px;}
#to_4944{left:188px;bottom:924px;letter-spacing:-0.16px;}
#tp_4944{left:417px;bottom:924px;letter-spacing:-0.11px;}
#tq_4944{left:417px;bottom:907px;letter-spacing:-0.11px;}
#tr_4944{left:81px;bottom:883px;letter-spacing:-0.17px;}
#ts_4944{left:138px;bottom:883px;letter-spacing:-0.16px;}
#tt_4944{left:189px;bottom:883px;letter-spacing:-0.15px;}
#tu_4944{left:81px;bottom:859px;letter-spacing:-0.17px;}
#tv_4944{left:138px;bottom:859px;letter-spacing:-0.16px;}
#tw_4944{left:189px;bottom:859px;letter-spacing:-0.15px;}
#tx_4944{left:417px;bottom:859px;letter-spacing:-0.12px;}
#ty_4944{left:81px;bottom:834px;letter-spacing:-0.15px;}
#tz_4944{left:138px;bottom:834px;letter-spacing:-0.17px;}
#t10_4944{left:189px;bottom:834px;letter-spacing:-0.16px;}
#t11_4944{left:81px;bottom:810px;letter-spacing:-0.15px;}
#t12_4944{left:138px;bottom:810px;letter-spacing:-0.15px;}
#t13_4944{left:189px;bottom:810px;letter-spacing:-0.15px;}
#t14_4944{left:417px;bottom:810px;letter-spacing:-0.11px;}
#t15_4944{left:417px;bottom:793px;letter-spacing:-0.11px;}
#t16_4944{left:81px;bottom:768px;letter-spacing:-0.16px;}
#t17_4944{left:138px;bottom:768px;letter-spacing:-0.16px;}
#t18_4944{left:189px;bottom:768px;letter-spacing:-0.16px;}
#t19_4944{left:81px;bottom:744px;letter-spacing:-0.17px;}
#t1a_4944{left:138px;bottom:744px;letter-spacing:-0.16px;}
#t1b_4944{left:189px;bottom:744px;letter-spacing:-0.15px;}
#t1c_4944{left:417px;bottom:744px;letter-spacing:-0.11px;}
#t1d_4944{left:417px;bottom:727px;letter-spacing:-0.12px;}
#t1e_4944{left:81px;bottom:703px;letter-spacing:-0.16px;}
#t1f_4944{left:138px;bottom:703px;letter-spacing:-0.16px;}
#t1g_4944{left:189px;bottom:703px;letter-spacing:-0.15px;}
#t1h_4944{left:417px;bottom:703px;letter-spacing:-0.12px;word-spacing:-0.34px;}
#t1i_4944{left:81px;bottom:678px;letter-spacing:-0.14px;}
#t1j_4944{left:138px;bottom:678px;letter-spacing:-0.15px;}
#t1k_4944{left:189px;bottom:678px;letter-spacing:-0.15px;}
#t1l_4944{left:417px;bottom:678px;letter-spacing:-0.11px;}
#t1m_4944{left:417px;bottom:661px;letter-spacing:-0.11px;}
#t1n_4944{left:81px;bottom:637px;letter-spacing:-0.17px;}
#t1o_4944{left:138px;bottom:637px;letter-spacing:-0.16px;}
#t1p_4944{left:189px;bottom:637px;letter-spacing:-0.15px;}
#t1q_4944{left:81px;bottom:613px;letter-spacing:-0.17px;}
#t1r_4944{left:138px;bottom:613px;letter-spacing:-0.16px;}
#t1s_4944{left:189px;bottom:613px;letter-spacing:-0.15px;}
#t1t_4944{left:417px;bottom:613px;letter-spacing:-0.12px;}
#t1u_4944{left:81px;bottom:567px;letter-spacing:-0.17px;}
#t1v_4944{left:138px;bottom:567px;letter-spacing:-0.16px;}
#t1w_4944{left:189px;bottom:567px;letter-spacing:-0.16px;}
#t1x_4944{left:81px;bottom:542px;letter-spacing:-0.17px;}
#t1y_4944{left:138px;bottom:542px;letter-spacing:-0.17px;}
#t1z_4944{left:188px;bottom:542px;letter-spacing:-0.16px;}
#t20_4944{left:417px;bottom:542px;letter-spacing:-0.11px;}
#t21_4944{left:417px;bottom:525px;letter-spacing:-0.11px;}
#t22_4944{left:446px;bottom:501px;letter-spacing:-0.16px;}
#t23_4944{left:167px;bottom:481px;letter-spacing:-0.11px;}
#t24_4944{left:90px;bottom:461px;letter-spacing:-0.12px;word-spacing:-0.35px;}
#t25_4944{left:90px;bottom:444px;letter-spacing:-0.11px;word-spacing:-0.55px;}
#t26_4944{left:388px;bottom:428px;letter-spacing:-0.11px;}
#t27_4944{left:106px;bottom:408px;letter-spacing:-0.12px;}
#t28_4944{left:94px;bottom:391px;letter-spacing:-0.11px;}
#t29_4944{left:222px;bottom:374px;letter-spacing:-0.12px;}
#t2a_4944{left:270px;bottom:1086px;letter-spacing:0.12px;word-spacing:0.02px;}
#t2b_4944{left:356px;bottom:1086px;letter-spacing:0.13px;word-spacing:-0.04px;}
#t2c_4944{left:595px;bottom:1086px;letter-spacing:0.12px;}
#t2d_4944{left:100px;bottom:1063px;letter-spacing:-0.12px;}
#t2e_4944{left:101px;bottom:1046px;letter-spacing:-0.13px;}
#t2f_4944{left:216px;bottom:1046px;letter-spacing:-0.13px;word-spacing:-0.01px;}
#t2g_4944{left:585px;bottom:1046px;letter-spacing:-0.12px;word-spacing:0.05px;}
#t2h_4944{left:87px;bottom:1022px;letter-spacing:-0.18px;}
#t2i_4944{left:143px;bottom:1022px;letter-spacing:-0.14px;}

.s1_4944{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_4944{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_4944{font-size:21px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s4_4944{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s5_4944{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s6_4944{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s7_4944{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s8_4944{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts4944" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg4944Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg4944" style="-webkit-user-select: none;"><object width="935" height="1210" data="4944/4944.svg" type="image/svg+xml" id="pdf4944" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_4944" class="t s1_4944">2-422 </span><span id="t2_4944" class="t s1_4944">Vol. 4 </span>
<span id="t3_4944" class="t s2_4944">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_4944" class="t s3_4944">2.23 </span><span id="t5_4944" class="t s3_4944">MSRS IN PENTIUM PROCESSORS </span>
<span id="t6_4944" class="t s4_4944">The following MSRs are defined for the Pentium processors. The P5_MC_ADDR, P5_MC_TYPE, and TSC MSRs </span>
<span id="t7_4944" class="t s4_4944">(named IA32_P5_MC_ADDR, IA32_P5_MC_TYPE, and IA32_TIME_STAMP_COUNTER in the Pentium 4 processor) </span>
<span id="t8_4944" class="t s4_4944">are architectural; that is, code that accesses these registers will run on Pentium 4 and P6 family processors without </span>
<span id="t9_4944" class="t s4_4944">generating exceptions (see Section 2.1, “Architectural MSRs”). The CESR, CTR0, and CTR1 MSRs are unique to </span>
<span id="ta_4944" class="t s4_4944">Pentium processors; code that accesses these registers will generate exceptions on Pentium 4 and P6 family </span>
<span id="tb_4944" class="t s4_4944">processors. </span>
<span id="tc_4944" class="t s5_4944">404H </span><span id="td_4944" class="t s5_4944">1028 </span><span id="te_4944" class="t s5_4944">MC1_CTL </span>
<span id="tf_4944" class="t s5_4944">405H </span><span id="tg_4944" class="t s5_4944">1029 </span><span id="th_4944" class="t s5_4944">MC1_STATUS </span><span id="ti_4944" class="t s5_4944">Bit definitions same as MC0_STATUS. </span>
<span id="tj_4944" class="t s5_4944">406H </span><span id="tk_4944" class="t s5_4944">1030 </span><span id="tl_4944" class="t s5_4944">MC1_ADDR </span>
<span id="tm_4944" class="t s5_4944">407H </span><span id="tn_4944" class="t s5_4944">1031 </span><span id="to_4944" class="t s5_4944">MC1_MISC </span><span id="tp_4944" class="t s5_4944">Defined in MCA architecture but not implemented in the P6 family </span>
<span id="tq_4944" class="t s5_4944">processors. </span>
<span id="tr_4944" class="t s5_4944">408H </span><span id="ts_4944" class="t s5_4944">1032 </span><span id="tt_4944" class="t s5_4944">MC2_CTL </span>
<span id="tu_4944" class="t s5_4944">409H </span><span id="tv_4944" class="t s5_4944">1033 </span><span id="tw_4944" class="t s5_4944">MC2_STATUS </span><span id="tx_4944" class="t s5_4944">Bit definitions same as MC0_STATUS. </span>
<span id="ty_4944" class="t s5_4944">40AH </span><span id="tz_4944" class="t s5_4944">1034 </span><span id="t10_4944" class="t s5_4944">MC2_ADDR </span>
<span id="t11_4944" class="t s5_4944">40BH </span><span id="t12_4944" class="t s5_4944">1035 </span><span id="t13_4944" class="t s5_4944">MC2_MISC </span><span id="t14_4944" class="t s5_4944">Defined in MCA architecture but not implemented in the P6 family </span>
<span id="t15_4944" class="t s5_4944">processors. </span>
<span id="t16_4944" class="t s5_4944">40CH </span><span id="t17_4944" class="t s5_4944">1036 </span><span id="t18_4944" class="t s5_4944">MC4_CTL </span>
<span id="t19_4944" class="t s5_4944">40DH </span><span id="t1a_4944" class="t s5_4944">1037 </span><span id="t1b_4944" class="t s5_4944">MC4_STATUS </span><span id="t1c_4944" class="t s5_4944">Bit definitions same as MC0_STATUS, except bits 0, 4, 57, and 61 are </span>
<span id="t1d_4944" class="t s5_4944">hardcoded to 1. </span>
<span id="t1e_4944" class="t s5_4944">40EH </span><span id="t1f_4944" class="t s5_4944">1038 </span><span id="t1g_4944" class="t s5_4944">MC4_ADDR </span><span id="t1h_4944" class="t s5_4944">Defined in MCA architecture but not implemented in P6 Family processors. </span>
<span id="t1i_4944" class="t s5_4944">40FH </span><span id="t1j_4944" class="t s5_4944">1039 </span><span id="t1k_4944" class="t s5_4944">MC4_MISC </span><span id="t1l_4944" class="t s5_4944">Defined in MCA architecture but not implemented in the P6 family </span>
<span id="t1m_4944" class="t s5_4944">processors. </span>
<span id="t1n_4944" class="t s5_4944">410H </span><span id="t1o_4944" class="t s5_4944">1040 </span><span id="t1p_4944" class="t s5_4944">MC3_CTL </span>
<span id="t1q_4944" class="t s5_4944">411H </span><span id="t1r_4944" class="t s5_4944">1041 </span><span id="t1s_4944" class="t s5_4944">MC3_STATUS </span><span id="t1t_4944" class="t s5_4944">Bit definitions same as MC0_STATUS. </span>
<span id="t1u_4944" class="t s5_4944">412H </span><span id="t1v_4944" class="t s5_4944">1042 </span><span id="t1w_4944" class="t s5_4944">MC3_ADDR </span>
<span id="t1x_4944" class="t s5_4944">413H </span><span id="t1y_4944" class="t s5_4944">1043 </span><span id="t1z_4944" class="t s5_4944">MC3_MISC </span><span id="t20_4944" class="t s5_4944">Defined in MCA architecture but not implemented in the P6 family </span>
<span id="t21_4944" class="t s5_4944">processors. </span>
<span id="t22_4944" class="t s6_4944">NOTES </span>
<span id="t23_4944" class="t s5_4944">1.Bit 0 of this register has been redefined several times, and is no longer used in P6 family processors. </span>
<span id="t24_4944" class="t s5_4944">2.The processor number feature may be disabled by setting bit 21 of the BBL_CR_CTL MSR (model-specific register address 119h) </span>
<span id="t25_4944" class="t s5_4944">to “1”. Once set, bit 21 of the BBL_CR_CTL may not be cleared. This bit is write-once. The processor number feature will be disabled </span>
<span id="t26_4944" class="t s5_4944">until the processor is reset. </span>
<span id="t27_4944" class="t s5_4944">3.The Pentium III processor will prevent FSB frequency overclocking with a new shutdown mechanism. If the FSB frequency </span>
<span id="t28_4944" class="t s5_4944">selected is greater than the internal FSB frequency the processor will shutdown. If the FSB selected is less than the internal FSB </span>
<span id="t29_4944" class="t s5_4944">frequency the BIOS may choose to use bit 11 to implement its own shutdown policy. </span>
<span id="t2a_4944" class="t s7_4944">Table 2-60. </span><span id="t2b_4944" class="t s7_4944">MSRs in the P6 Family Processors </span><span id="t2c_4944" class="t s7_4944">(Contd.) </span>
<span id="t2d_4944" class="t s8_4944">Register </span>
<span id="t2e_4944" class="t s8_4944">Address </span><span id="t2f_4944" class="t s8_4944">Register Name / Bit Fields </span><span id="t2g_4944" class="t s8_4944">Bit Description </span>
<span id="t2h_4944" class="t s8_4944">Hex </span><span id="t2i_4944" class="t s8_4944">Dec </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
