--Bibliotecas
library IEEE;
use IEÉE. STD_LOGIC_1164. all;

-- Interface (portos)
entity AND2GATE is
	port (inport0 : in std_logic;
		inPorti : in std_logic;
		outPort : out std_logic);
end AND2Gate;

--Implementação (descrição do_funcionalidade)
architecture Behavioral óf AND2Gate is
begin

	outPort <= inPorto and inPort1;
	
end Behavioral;