// Seed: 2197733578
module module_0 (
    output wor  id_0,
    input  tri1 id_1
);
  logic id_3;
  ;
  assign id_3[~-1] = -1;
  assign id_3 = id_1;
  logic id_4;
  ;
endmodule
module module_1 (
    output wire  id_0,
    output wand  id_1,
    input  tri0  id_2,
    input  tri   id_3
    , id_10,
    output uwire id_4,
    output tri0  id_5,
    output wor   id_6,
    input  uwire id_7,
    input  tri1  id_8
);
  parameter id_11 = 1;
  pmos (1, id_6);
  module_0 modCall_1 (
      id_0,
      id_2
  );
  assign modCall_1.id_1 = 0;
endmodule
