|MyCPU
FI <= Timer:inst12.FI
DST <= Timer:inst12.DST
SRC <= Timer:inst12.SRC
EXC <= Timer:inst12.EXC
INT <= Timer:inst12.INT
CLK <= Timer:inst12.CLK
OpCode[0] <= IR:inst11.OPCODE[0]
OpCode[1] <= IR:inst11.OPCODE[1]
OpCode[2] <= IR:inst11.OPCODE[2]
OpCode[3] <= IR:inst11.OPCODE[3]
OpCode[4] <= IR:inst11.OPCODE[4]
OpCode[5] <= IR:inst11.OPCODE[5]
IBUS_IR <= CU:inst96.IBUS_IR
IBUS[0] <= IBUS.DB_MAX_OUTPUT_PORT_TYPE
IBUS[1] <= IBUS.DB_MAX_OUTPUT_PORT_TYPE
IBUS[2] <= IBUS.DB_MAX_OUTPUT_PORT_TYPE
IBUS[3] <= IBUS.DB_MAX_OUTPUT_PORT_TYPE
IBUS[4] <= IBUS.DB_MAX_OUTPUT_PORT_TYPE
IBUS[5] <= IBUS.DB_MAX_OUTPUT_PORT_TYPE
IBUS[6] <= IBUS.DB_MAX_OUTPUT_PORT_TYPE
IBUS[7] <= IBUS.DB_MAX_OUTPUT_PORT_TYPE
IBUS[8] <= IBUS.DB_MAX_OUTPUT_PORT_TYPE
IBUS[9] <= IBUS.DB_MAX_OUTPUT_PORT_TYPE
IBUS[10] <= IBUS.DB_MAX_OUTPUT_PORT_TYPE
IBUS[11] <= IBUS.DB_MAX_OUTPUT_PORT_TYPE
IBUS[12] <= IBUS.DB_MAX_OUTPUT_PORT_TYPE
IBUS[13] <= IBUS.DB_MAX_OUTPUT_PORT_TYPE
IBUS[14] <= IBUS.DB_MAX_OUTPUT_PORT_TYPE
IBUS[15] <= IBUS.DB_MAX_OUTPUT_PORT_TYPE
ALU_IBUS <= CU:inst96.ALU_BUS
ADDC <= CU:inst96.ADDC
SUBC <= CU:inst96.SUBC
INCAC <= CU:inst96.INCAC
DECAC <= CU:inst96.DECAC
W_B <= CU:inst96.W_B
IBUS_RA <= CU:inst96.IBUS_RA
IBUS_RB <= CU:inst96.IBUS_RB
MDR_DBUS <= CU:inst96.MDR_DBUS
MDR_IBUS <= CU:inst96.MDR_IBUS
BUS_MDR <= CU:inst96.BUS_MDR
I_DBUS <= CU:inst96.I_DBUS
DBUS[0] <= DBUS.DB_MAX_OUTPUT_PORT_TYPE
DBUS[1] <= DBUS.DB_MAX_OUTPUT_PORT_TYPE
DBUS[2] <= DBUS.DB_MAX_OUTPUT_PORT_TYPE
DBUS[3] <= DBUS.DB_MAX_OUTPUT_PORT_TYPE
DBUS[4] <= DBUS.DB_MAX_OUTPUT_PORT_TYPE
DBUS[5] <= DBUS.DB_MAX_OUTPUT_PORT_TYPE
DBUS[6] <= DBUS.DB_MAX_OUTPUT_PORT_TYPE
DBUS[7] <= DBUS.DB_MAX_OUTPUT_PORT_TYPE
DBUS[8] <= DBUS.DB_MAX_OUTPUT_PORT_TYPE
DBUS[9] <= DBUS.DB_MAX_OUTPUT_PORT_TYPE
DBUS[10] <= DBUS.DB_MAX_OUTPUT_PORT_TYPE
DBUS[11] <= DBUS.DB_MAX_OUTPUT_PORT_TYPE
DBUS[12] <= DBUS.DB_MAX_OUTPUT_PORT_TYPE
DBUS[13] <= DBUS.DB_MAX_OUTPUT_PORT_TYPE
DBUS[14] <= DBUS.DB_MAX_OUTPUT_PORT_TYPE
DBUS[15] <= DBUS.DB_MAX_OUTPUT_PORT_TYPE
MRD <= CU:inst96.MRD
MWR <= CU:inst96.MWR
M_clk <= CU:inst96.M_clk
ABUS[0] <= MAR:inst15.ABUS_OUT[0]
ABUS[1] <= MAR:inst15.ABUS_OUT[1]
ABUS[2] <= MAR:inst15.ABUS_OUT[2]
ABUS[3] <= MAR:inst15.ABUS_OUT[3]
ABUS[4] <= MAR:inst15.ABUS_OUT[4]
ABUS[5] <= MAR:inst15.ABUS_OUT[5]
ABUS[6] <= MAR:inst15.ABUS_OUT[6]
ABUS[7] <= MAR:inst15.ABUS_OUT[7]
ABUS[8] <= MAR:inst15.ABUS_OUT[8]
ABUS[9] <= MAR:inst15.ABUS_OUT[9]
ABUS[10] <= MAR:inst15.ABUS_OUT[10]
ABUS[11] <= MAR:inst15.ABUS_OUT[11]
ABUS[12] <= MAR:inst15.ABUS_OUT[12]
ABUS[13] <= MAR:inst15.ABUS_OUT[13]
ABUS[14] <= MAR:inst15.ABUS_OUT[14]
ABUS[15] <= MAR:inst15.ABUS_OUT[15]
MAR_ABUS <= CU:inst96.MAR_ABUS
MAR_IBUS <= CU:inst96.MAR_IBUS
IBUS_MAR <= CU:inst96.IBUS_MAR
IBUS_SR <= CU:inst96.IBUS_SR
SR_IBUS <= CU:inst96.SR_IBUS
R_IBUS <= CU:inst96.R_IBUS
RE <= CU:inst96.RE
WE <= CU:inst96.WE
R[0] <= R_addr:inst17.R[0]
R[1] <= R_addr:inst17.R[1]
R[2] <= R_addr:inst17.R[2]
R[3] <= R_addr:inst17.R[3]
R[4] <= R_addr:inst17.R[4]
R[5] <= R_addr:inst17.R[5]
R[6] <= R_addr:inst17.R[6]
R[7] <= R_addr:inst17.R[7]
R[8] <= R_addr:inst17.R[8]
R[9] <= R_addr:inst17.R[9]
R[10] <= R_addr:inst17.R[10]
R[11] <= R_addr:inst17.R[11]
R[12] <= R_addr:inst17.R[12]
R[13] <= R_addr:inst17.R[13]
R[14] <= R_addr:inst17.R[14]
R[15] <= R_addr:inst17.R[15]
T[0] <= Timer:inst12.T[0]
T[1] <= Timer:inst12.T[1]
T[2] <= Timer:inst12.T[2]
T[3] <= Timer:inst12.T[3]
T[4] <= Timer:inst12.T[4]
T[5] <= Timer:inst12.T[5]
T[6] <= Timer:inst12.T[6]
T[7] <= Timer:inst12.T[7]
Start => MY_REG:inst2.reset
Start => inst8.IN1
Start => Timer:inst12.Start_Re
IBUS_RBL <= CU:inst96.IBUS_RBL
RBL_IBUS <= CU:inst96.RBL_IBUS
PC_IBUS <= CU:inst96.PC_IBUS
PCplus1 <= CU:inst96.PCplus1
IBUS_PC <= CU:inst96.IBUS_PC
zero_PC <= CU:inst96.zero_PC
Crystal => Timer:inst12.Crystal
setTp1 <= CU:inst96.Tplus1
A_plus[0] <= Memory:inst24.A_plus[0]
A_plus[1] <= Memory:inst24.A_plus[1]
A_plus[2] <= Memory:inst24.A_plus[2]
A_plus[3] <= Memory:inst24.A_plus[3]
A_plus[4] <= Memory:inst24.A_plus[4]
A_plus[5] <= Memory:inst24.A_plus[5]
A_plus[6] <= Memory:inst24.A_plus[6]
A_plus[7] <= Memory:inst24.A_plus[7]
A_plus[8] <= Memory:inst24.A_plus[8]
A_plus[9] <= Memory:inst24.A_plus[9]
A_plus[10] <= Memory:inst24.A_plus[10]
A_plus[11] <= Memory:inst24.A_plus[11]
A_plus[12] <= Memory:inst24.A_plus[12]
A_plus[13] <= Memory:inst24.A_plus[13]
A_plus[14] <= Memory:inst24.A_plus[14]
A_plus[15] <= Memory:inst24.A_plus[15]
cnt[0] <= CU:inst96.cnt[0]
cnt[1] <= CU:inst96.cnt[1]
cnt[2] <= CU:inst96.cnt[2]
cnt[3] <= CU:inst96.cnt[3]
jieguo[0] <= ALU:inst.DOUT[0]
jieguo[1] <= ALU:inst.DOUT[1]
jieguo[2] <= ALU:inst.DOUT[2]
jieguo[3] <= ALU:inst.DOUT[3]
jieguo[4] <= ALU:inst.DOUT[4]
jieguo[5] <= ALU:inst.DOUT[5]
jieguo[6] <= ALU:inst.DOUT[6]
jieguo[7] <= ALU:inst.DOUT[7]
jieguo[8] <= ALU:inst.DOUT[8]
jieguo[9] <= ALU:inst.DOUT[9]
jieguo[10] <= ALU:inst.DOUT[10]
jieguo[11] <= ALU:inst.DOUT[11]
jieguo[12] <= ALU:inst.DOUT[12]
jieguo[13] <= ALU:inst.DOUT[13]
jieguo[14] <= ALU:inst.DOUT[14]
jieguo[15] <= ALU:inst.DOUT[15]
R_DATA[0] <= MY_REG:inst2.Rout[0]
R_DATA[1] <= MY_REG:inst2.Rout[1]
R_DATA[2] <= MY_REG:inst2.Rout[2]
R_DATA[3] <= MY_REG:inst2.Rout[3]
R_DATA[4] <= MY_REG:inst2.Rout[4]
R_DATA[5] <= MY_REG:inst2.Rout[5]
R_DATA[6] <= MY_REG:inst2.Rout[6]
R_DATA[7] <= MY_REG:inst2.Rout[7]
R_DATA[8] <= MY_REG:inst2.Rout[8]
R_DATA[9] <= MY_REG:inst2.Rout[9]
R_DATA[10] <= MY_REG:inst2.Rout[10]
R_DATA[11] <= MY_REG:inst2.Rout[11]
R_DATA[12] <= MY_REG:inst2.Rout[12]
R_DATA[13] <= MY_REG:inst2.Rout[13]
R_DATA[14] <= MY_REG:inst2.Rout[14]
R_DATA[15] <= MY_REG:inst2.Rout[15]
ra[0] <= IBUS_X:inst6.Dout[0]
ra[1] <= IBUS_X:inst6.Dout[1]
ra[2] <= IBUS_X:inst6.Dout[2]
ra[3] <= IBUS_X:inst6.Dout[3]
ra[4] <= IBUS_X:inst6.Dout[4]
ra[5] <= IBUS_X:inst6.Dout[5]
ra[6] <= IBUS_X:inst6.Dout[6]
ra[7] <= IBUS_X:inst6.Dout[7]
ra[8] <= IBUS_X:inst6.Dout[8]
ra[9] <= IBUS_X:inst6.Dout[9]
ra[10] <= IBUS_X:inst6.Dout[10]
ra[11] <= IBUS_X:inst6.Dout[11]
ra[12] <= IBUS_X:inst6.Dout[12]
ra[13] <= IBUS_X:inst6.Dout[13]
ra[14] <= IBUS_X:inst6.Dout[14]
ra[15] <= IBUS_X:inst6.Dout[15]
rb[0] <= IBUS_X:inst7.Dout[0]
rb[1] <= IBUS_X:inst7.Dout[1]
rb[2] <= IBUS_X:inst7.Dout[2]
rb[3] <= IBUS_X:inst7.Dout[3]
rb[4] <= IBUS_X:inst7.Dout[4]
rb[5] <= IBUS_X:inst7.Dout[5]
rb[6] <= IBUS_X:inst7.Dout[6]
rb[7] <= IBUS_X:inst7.Dout[7]
rb[8] <= IBUS_X:inst7.Dout[8]
rb[9] <= IBUS_X:inst7.Dout[9]
rb[10] <= IBUS_X:inst7.Dout[10]
rb[11] <= IBUS_X:inst7.Dout[11]
rb[12] <= IBUS_X:inst7.Dout[12]
rb[13] <= IBUS_X:inst7.Dout[13]
rb[14] <= IBUS_X:inst7.Dout[14]
rb[15] <= IBUS_X:inst7.Dout[15]
temp[0] <= CU:inst96.temp[0]
temp[1] <= CU:inst96.temp[1]
temp[2] <= CU:inst96.temp[2]
temp[3] <= CU:inst96.temp[3]
temp[4] <= CU:inst96.temp[4]
temp[5] <= CU:inst96.temp[5]
temp[6] <= CU:inst96.temp[6]
temp[7] <= CU:inst96.temp[7]
temp[8] <= CU:inst96.temp[8]
temp[9] <= CU:inst96.temp[9]
temp[10] <= CU:inst96.temp[10]
temp[11] <= CU:inst96.temp[11]
temp[12] <= CU:inst96.temp[12]
temp[13] <= CU:inst96.temp[13]
temp[14] <= CU:inst96.temp[14]
temp[15] <= CU:inst96.temp[15]
temp[16] <= CU:inst96.temp[16]
temp[17] <= CU:inst96.temp[17]
temp[18] <= CU:inst96.temp[18]
temp[19] <= CU:inst96.temp[19]
temp[20] <= CU:inst96.temp[20]
temp[21] <= CU:inst96.temp[21]
temp[22] <= CU:inst96.temp[22]
temp[23] <= CU:inst96.temp[23]
temp[24] <= CU:inst96.temp[24]
temp[25] <= CU:inst96.temp[25]
temp[26] <= CU:inst96.temp[26]
temp[27] <= CU:inst96.temp[27]
temp[28] <= CU:inst96.temp[28]
temp[29] <= CU:inst96.temp[29]
temp[30] <= CU:inst96.temp[30]
temp[31] <= CU:inst96.temp[31]
temp[32] <= CU:inst96.temp[32]
temp[33] <= CU:inst96.temp[33]
temp[34] <= CU:inst96.temp[34]
temp[35] <= CU:inst96.temp[35]
temp[36] <= CU:inst96.temp[36]
temp[37] <= CU:inst96.temp[37]
temp[38] <= CU:inst96.temp[38]
temp[39] <= CU:inst96.temp[39]
temp[40] <= CU:inst96.temp[40]
temp[41] <= CU:inst96.temp[41]
temp[42] <= CU:inst96.temp[42]
temp[43] <= CU:inst96.temp[43]
temp[44] <= CU:inst96.temp[44]
temp[45] <= CU:inst96.temp[45]
temp[46] <= CU:inst96.temp[46]
temp[47] <= CU:inst96.temp[47]


|MyCPU|Timer:inst12
FI <= CPU_Cycle:inst2.FI
Crystal => inst5.IN0
Start_Re => inst1.IN0
Start_Re => CPU_Cycle:inst2.Reset
Start_Re => inst4.IN1
HALT => inst.CLK
Set_Fi => CPU_Cycle:inst2.Set_FI
Set_DST => CPU_Cycle:inst2.Set_DST
Set_SRC => CPU_Cycle:inst2.Set_SRC
Set_EXC => CPU_Cycle:inst2.Set_EXC
Set_INT => CPU_Cycle:inst2.Set_INT
DST <= CPU_Cycle:inst2.DST
SRC <= CPU_Cycle:inst2.SRC
EXC <= CPU_Cycle:inst2.EXC
INT <= CPU_Cycle:inst2.INT
CLK <= inst5.DB_MAX_OUTPUT_PORT_TYPE
T[0] <= beat_Cycle:inst3.T[0]
T[1] <= beat_Cycle:inst3.T[1]
T[2] <= beat_Cycle:inst3.T[2]
T[3] <= beat_Cycle:inst3.T[3]
T[4] <= beat_Cycle:inst3.T[4]
T[5] <= beat_Cycle:inst3.T[5]
T[6] <= beat_Cycle:inst3.T[6]
T[7] <= beat_Cycle:inst3.T[7]
Tplus1 => beat_Cycle:inst3.Tpuls1
Set0 => inst4.IN0


|MyCPU|Timer:inst12|CPU_Cycle:inst2
clk => INT~reg0.CLK
clk => EXC~reg0.CLK
clk => SRC~reg0.CLK
clk => DST~reg0.CLK
clk => FI~reg0.CLK
Reset => FI.OUTPUTSELECT
Reset => DST.OUTPUTSELECT
Reset => SRC.OUTPUTSELECT
Reset => EXC.OUTPUTSELECT
Reset => INT.OUTPUTSELECT
Set_FI => FI.OUTPUTSELECT
Set_FI => DST.OUTPUTSELECT
Set_FI => SRC.OUTPUTSELECT
Set_FI => EXC.OUTPUTSELECT
Set_FI => INT.OUTPUTSELECT
Set_DST => FI.OUTPUTSELECT
Set_DST => DST.OUTPUTSELECT
Set_DST => SRC.OUTPUTSELECT
Set_DST => EXC.OUTPUTSELECT
Set_DST => INT.OUTPUTSELECT
Set_SRC => FI.OUTPUTSELECT
Set_SRC => DST.OUTPUTSELECT
Set_SRC => SRC.OUTPUTSELECT
Set_SRC => EXC.OUTPUTSELECT
Set_SRC => INT.OUTPUTSELECT
Set_EXC => FI.OUTPUTSELECT
Set_EXC => DST.OUTPUTSELECT
Set_EXC => SRC.OUTPUTSELECT
Set_EXC => EXC.OUTPUTSELECT
Set_EXC => INT.OUTPUTSELECT
Set_INT => FI.OUTPUTSELECT
Set_INT => DST.OUTPUTSELECT
Set_INT => SRC.OUTPUTSELECT
Set_INT => EXC.OUTPUTSELECT
Set_INT => INT.OUTPUTSELECT
FI <= FI~reg0.DB_MAX_OUTPUT_PORT_TYPE
DST <= DST~reg0.DB_MAX_OUTPUT_PORT_TYPE
SRC <= SRC~reg0.DB_MAX_OUTPUT_PORT_TYPE
EXC <= EXC~reg0.DB_MAX_OUTPUT_PORT_TYPE
INT <= INT~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MyCPU|Timer:inst12|beat_Cycle:inst3
clk => T[0]~reg0.CLK
clk => T[1]~reg0.CLK
clk => T[2]~reg0.CLK
clk => T[3]~reg0.CLK
clk => T[4]~reg0.CLK
clk => T[5]~reg0.CLK
clk => T[6]~reg0.CLK
clk => T[7]~reg0.CLK
Tpuls1 => T.OUTPUTSELECT
Tpuls1 => T.OUTPUTSELECT
Tpuls1 => T.OUTPUTSELECT
Tpuls1 => T.OUTPUTSELECT
Tpuls1 => T.OUTPUTSELECT
Tpuls1 => T.OUTPUTSELECT
Tpuls1 => T.OUTPUTSELECT
Tpuls1 => T.OUTPUTSELECT
Reset => T.OUTPUTSELECT
Reset => T.OUTPUTSELECT
Reset => T.OUTPUTSELECT
Reset => T.OUTPUTSELECT
Reset => T.OUTPUTSELECT
Reset => T.OUTPUTSELECT
Reset => T.OUTPUTSELECT
Reset => T.OUTPUTSELECT
T[0] <= T[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
T[1] <= T[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
T[2] <= T[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
T[3] <= T[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
T[4] <= T[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
T[5] <= T[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
T[6] <= T[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
T[7] <= T[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MyCPU|CU:inst96
FI => WideNor2.IN0
FI => WideNor3.IN0
FI => WideNor4.IN0
FI => WideNor5.IN0
FI => WideNor6.IN0
FI => WideNor7.IN0
FI => WideNor8.IN0
FI => WideNor9.IN0
FI => WideNor10.IN0
FI => WideNor11.IN0
FI => WideNor12.IN0
FI => WideNor13.IN0
FI => WideNor14.IN0
FI => WideNor15.IN0
FI => WideNor16.IN0
FI => WideNor17.IN0
FI => WideNor18.IN0
FI => WideNor19.IN0
FI => WideNor20.IN0
FI => WideNor21.IN0
FI => WideNor22.IN0
FI => WideNor23.IN0
FI => WideNor24.IN0
FI => WideNor25.IN0
FI => WideNor26.IN0
FI => WideNor27.IN0
FI => WideNor28.IN0
FI => WideNor29.IN0
FI => WideNor30.IN0
FI => WideNor31.IN0
FI => WideNor32.IN0
FI => WideNor33.IN0
FI => WideNor34.IN0
FI => WideNor35.IN0
FI => WideNor36.IN0
FI => WideNor37.IN0
FI => WideNor38.IN0
FI => WideNor39.IN0
FI => WideNor40.IN0
FI => WideNor41.IN0
FI => WideNor42.IN0
FI => WideNor43.IN0
FI => WideNor44.IN0
FI => WideNor45.IN0
FI => WideNor46.IN0
FI => WideNor47.IN0
FI => WideNor48.IN0
FI => WideNor49.IN0
FI => WideNor50.IN0
FI => WideNor51.IN0
FI => WideNor52.IN0
FI => WideNor53.IN0
FI => WideNor54.IN0
FI => WideNor55.IN0
FI => WideNor56.IN0
FI => WideNor57.IN0
FI => WideNor58.IN0
FI => WideNor59.IN0
FI => WideNor60.IN0
FI => WideNor61.IN0
FI => WideNor62.IN0
FI => WideNor63.IN0
FI => WideNor64.IN0
FI => WideNor65.IN0
FI => WideNor66.IN0
FI => WideNor67.IN0
FI => WideNor68.IN0
FI => WideNor69.IN0
FI => WideNor70.IN0
FI => WideNor71.IN0
FI => WideNor72.IN0
FI => WideNor73.IN0
FI => WideNor74.IN0
FI => WideNor75.IN0
FI => WideNor76.IN0
FI => WideNor77.IN0
FI => WideNor78.IN0
FI => WideNor79.IN0
FI => W_B.IN1
FI => IBUS_IR.IN1
FI => Tplus1.IN0
FI => Tset0.IN0
FI => Set_DST.IN1
FI => WideNor0.IN0
FI => WideNor1.IN0
DST => Op_MOV4.OUTPUTSELECT
DST => Op_MOV1.OUTPUTSELECT
DST => WideNor0.IN1
DST => WideNor1.IN1
DST => WideNor7.IN1
DST => WideNor8.IN1
DST => WideNor9.IN1
DST => WideNor10.IN1
DST => WideNor11.IN1
DST => WideNor12.IN1
DST => WideNor14.IN1
DST => WideNor15.IN1
DST => WideNor17.IN1
DST => WideNor18.IN1
DST => WideNor19.IN1
DST => WideNor20.IN1
DST => WideNor22.IN1
DST => WideNor23.IN1
DST => WideNor24.IN1
DST => WideNor25.IN1
DST => WideNor26.IN1
DST => WideNor29.IN1
DST => WideNor30.IN1
DST => WideNor31.IN1
DST => WideNor34.IN1
DST => WideNor37.IN1
DST => WideNor38.IN1
DST => WideNor39.IN1
DST => WideNor42.IN1
DST => WideNor43.IN1
DST => WideNor44.IN1
DST => WideNor47.IN1
DST => WideNor48.IN1
DST => WideNor49.IN1
DST => WideNor52.IN1
DST => WideNor53.IN1
DST => WideNor54.IN1
DST => WideNor57.IN1
DST => WideNor58.IN1
DST => WideNor59.IN1
DST => WideNor60.IN1
DST => WideNor61.IN1
DST => WideNor62.IN1
DST => WideNor63.IN1
DST => WideNor64.IN1
DST => WideNor66.IN1
DST => WideNor67.IN1
DST => WideNor68.IN1
DST => WideNor69.IN1
DST => WideNor70.IN1
DST => WideNor71.IN1
DST => WideNor72.IN1
DST => WideNor74.IN1
DST => WideNor75.IN1
DST => WideNor76.IN1
DST => WideNor77.IN1
DST => WideNor78.IN1
DST => WideNor79.IN1
DST => W_B.IN0
DST => IBUS_PC.IN1
DST => IBUS_PC.IN1
DST => IBUS_PC.IN0
DST => IBUS_PC.IN1
DST => IBUS_PC.IN1
DST => IBUS_MAR.IN1
DST => Tplus1.IN0
DST => Tplus1.IN1
DST => Tplus1.IN0
DST => Tplus1.IN1
DST => Tset0.IN0
DST => Tset0.IN0
DST => Tset0.IN1
DST => Tset0.IN1
DST => Set_SRC.IN1
DST => Set_SRC.IN1
DST => IBUS_RA.IN1
DST => RE.IN0
DST => Op_MOV3.DATAB
DST => WideNor2.IN1
DST => WideNor3.IN1
DST => WideNor4.IN1
DST => WideNor5.IN1
DST => WideNor27.IN1
DST => WideNor32.IN1
DST => WideNor35.IN1
DST => WideNor40.IN1
DST => WideNor45.IN1
DST => WideNor50.IN1
DST => WideNor55.IN1
DST => WideNor6.IN1
DST => WideNor13.IN1
DST => WideNor16.IN1
DST => WideNor21.IN1
DST => WideNor28.IN1
DST => WideNor33.IN1
DST => WideNor36.IN1
DST => WideNor41.IN1
DST => WideNor46.IN1
DST => WideNor51.IN1
DST => WideNor56.IN1
DST => WideNor65.IN1
DST => WideNor73.IN1
SRC => WideNor0.IN2
SRC => WideNor1.IN2
SRC => WideNor2.IN2
SRC => WideNor3.IN2
SRC => WideNor4.IN2
SRC => WideNor5.IN2
SRC => WideNor6.IN2
SRC => WideNor11.IN2
SRC => WideNor12.IN2
SRC => WideNor13.IN2
SRC => WideNor15.IN2
SRC => WideNor16.IN2
SRC => WideNor20.IN2
SRC => WideNor21.IN2
SRC => WideNor26.IN2
SRC => WideNor27.IN2
SRC => WideNor28.IN2
SRC => WideNor30.IN2
SRC => WideNor31.IN2
SRC => WideNor32.IN2
SRC => WideNor33.IN2
SRC => WideNor34.IN2
SRC => WideNor35.IN2
SRC => WideNor36.IN2
SRC => WideNor38.IN2
SRC => WideNor39.IN2
SRC => WideNor40.IN2
SRC => WideNor41.IN2
SRC => WideNor43.IN2
SRC => WideNor44.IN2
SRC => WideNor45.IN2
SRC => WideNor46.IN2
SRC => WideNor48.IN2
SRC => WideNor49.IN2
SRC => WideNor50.IN2
SRC => WideNor51.IN2
SRC => WideNor53.IN2
SRC => WideNor54.IN2
SRC => WideNor55.IN2
SRC => WideNor56.IN2
SRC => WideNor58.IN2
SRC => WideNor59.IN2
SRC => WideNor60.IN2
SRC => WideNor61.IN2
SRC => WideNor62.IN2
SRC => WideNor63.IN2
SRC => WideNor64.IN2
SRC => WideNor65.IN2
SRC => WideNor67.IN2
SRC => WideNor68.IN2
SRC => WideNor69.IN2
SRC => WideNor70.IN2
SRC => WideNor71.IN2
SRC => WideNor72.IN2
SRC => WideNor73.IN2
SRC => WideNor79.IN2
SRC => W_B.IN1
SRC => W_B.IN1
SRC => W_B.IN0
SRC => IBUS_PC.IN1
SRC => IBUS_PC.IN1
SRC => IBUS_MAR.IN1
SRC => IBUS_MAR.IN1
SRC => Tplus1.IN0
SRC => Tplus1.IN1
SRC => Tplus1.IN1
SRC => Tplus1.IN1
SRC => Tset0.IN0
SRC => Tset0.IN1
SRC => Tset0.IN0
SRC => Tset0.IN1
SRC => Tset0.IN1
SRC => Set_EXC.IN1
SRC => INCAC.IN1
SRC => IBUS_RB.IN1
SRC => RE.IN1
SRC => Op_MOV1.DATAA
SRC => WideNor7.IN2
SRC => WideNor8.IN2
SRC => WideNor9.IN2
SRC => WideNor17.IN2
SRC => WideNor18.IN2
SRC => WideNor22.IN2
SRC => WideNor23.IN2
SRC => WideNor24.IN2
SRC => WideNor74.IN2
SRC => WideNor75.IN2
SRC => WideNor76.IN2
SRC => WideNor77.IN2
SRC => WideNor10.IN2
SRC => WideNor14.IN2
SRC => WideNor19.IN2
SRC => WideNor25.IN2
SRC => WideNor29.IN2
SRC => WideNor37.IN2
SRC => WideNor42.IN2
SRC => WideNor47.IN2
SRC => WideNor52.IN2
SRC => WideNor57.IN2
SRC => WideNor66.IN2
SRC => WideNor78.IN2
SRC => Op_MOV4.DATAA
EXC => WideNor0.IN3
EXC => WideNor1.IN3
EXC => WideNor2.IN3
EXC => WideNor3.IN3
EXC => WideNor4.IN3
EXC => WideNor5.IN3
EXC => WideNor6.IN3
EXC => WideNor7.IN3
EXC => WideNor8.IN3
EXC => WideNor9.IN3
EXC => WideNor10.IN3
EXC => WideNor13.IN3
EXC => WideNor14.IN3
EXC => WideNor16.IN3
EXC => WideNor17.IN3
EXC => WideNor18.IN3
EXC => WideNor19.IN3
EXC => WideNor21.IN3
EXC => WideNor22.IN3
EXC => WideNor23.IN3
EXC => WideNor24.IN3
EXC => WideNor25.IN3
EXC => WideNor27.IN3
EXC => WideNor28.IN3
EXC => WideNor29.IN3
EXC => WideNor32.IN3
EXC => WideNor33.IN3
EXC => WideNor35.IN3
EXC => WideNor36.IN3
EXC => WideNor37.IN3
EXC => WideNor40.IN3
EXC => WideNor41.IN3
EXC => WideNor42.IN3
EXC => WideNor45.IN3
EXC => WideNor46.IN3
EXC => WideNor47.IN3
EXC => WideNor50.IN3
EXC => WideNor51.IN3
EXC => WideNor52.IN3
EXC => WideNor55.IN3
EXC => WideNor56.IN3
EXC => WideNor57.IN3
EXC => WideNor65.IN3
EXC => WideNor66.IN3
EXC => WideNor73.IN3
EXC => WideNor74.IN3
EXC => WideNor75.IN3
EXC => WideNor76.IN3
EXC => WideNor77.IN3
EXC => WideNor78.IN3
EXC => W_B.IN1
EXC => W_B.IN1
EXC => IBUS_PC.IN1
EXC => PCplus1.IN1
EXC => PC_IBUS.IN1
EXC => Tplus1.IN0
EXC => Tplus1.IN1
EXC => Tplus1.IN1
EXC => Tplus1.IN1
EXC => Tplus1.IN1
EXC => Tset0.IN0
EXC => Set_FI.IN1
EXC => ADDC.IN0
EXC => ADDC.IN0
EXC => DECAC.IN1
EXC => RE.IN1
EXC => WideNor11.IN3
EXC => WideNor30.IN3
EXC => WideNor38.IN3
EXC => WideNor43.IN3
EXC => WideNor48.IN3
EXC => WideNor53.IN3
EXC => WideNor58.IN3
EXC => WideNor60.IN3
EXC => WideNor61.IN3
EXC => WideNor62.IN3
EXC => WideNor63.IN3
EXC => WideNor67.IN3
EXC => WideNor68.IN3
EXC => WideNor69.IN3
EXC => WideNor70.IN3
EXC => WideNor71.IN3
EXC => WideNor12.IN3
EXC => WideNor15.IN3
EXC => WideNor20.IN3
EXC => WideNor26.IN3
EXC => WideNor31.IN3
EXC => WideNor34.IN3
EXC => WideNor39.IN3
EXC => WideNor44.IN3
EXC => WideNor49.IN3
EXC => WideNor54.IN3
EXC => WideNor59.IN3
EXC => WideNor64.IN3
EXC => WideNor72.IN3
EXC => WideNor79.IN3
INT => WideNor0.IN4
INT => WideNor1.IN4
INT => WideNor2.IN4
INT => WideNor3.IN4
INT => WideNor4.IN4
INT => WideNor5.IN4
INT => WideNor6.IN4
INT => WideNor7.IN4
INT => WideNor8.IN4
INT => WideNor9.IN4
INT => WideNor10.IN4
INT => WideNor11.IN4
INT => WideNor12.IN4
INT => WideNor13.IN4
INT => WideNor14.IN4
INT => WideNor15.IN4
INT => WideNor16.IN4
INT => WideNor17.IN4
INT => WideNor18.IN4
INT => WideNor19.IN4
INT => WideNor20.IN4
INT => WideNor21.IN4
INT => WideNor22.IN4
INT => WideNor23.IN4
INT => WideNor24.IN4
INT => WideNor25.IN4
INT => WideNor26.IN4
INT => WideNor27.IN4
INT => WideNor28.IN4
INT => WideNor29.IN4
INT => WideNor30.IN4
INT => WideNor31.IN4
INT => WideNor32.IN4
INT => WideNor33.IN4
INT => WideNor34.IN4
INT => WideNor35.IN4
INT => WideNor36.IN4
INT => WideNor37.IN4
INT => WideNor38.IN4
INT => WideNor39.IN4
INT => WideNor40.IN4
INT => WideNor41.IN4
INT => WideNor42.IN4
INT => WideNor43.IN4
INT => WideNor44.IN4
INT => WideNor45.IN4
INT => WideNor46.IN4
INT => WideNor47.IN4
INT => WideNor48.IN4
INT => WideNor49.IN4
INT => WideNor50.IN4
INT => WideNor51.IN4
INT => WideNor52.IN4
INT => WideNor53.IN4
INT => WideNor54.IN4
INT => WideNor55.IN4
INT => WideNor56.IN4
INT => WideNor57.IN4
INT => WideNor58.IN4
INT => WideNor59.IN4
INT => WideNor60.IN4
INT => WideNor61.IN4
INT => WideNor62.IN4
INT => WideNor63.IN4
INT => WideNor64.IN4
INT => WideNor65.IN4
INT => WideNor66.IN4
INT => WideNor67.IN4
INT => WideNor68.IN4
INT => WideNor69.IN4
INT => WideNor70.IN4
INT => WideNor71.IN4
INT => WideNor72.IN4
INT => WideNor73.IN4
INT => WideNor74.IN4
INT => WideNor75.IN4
INT => WideNor76.IN4
INT => WideNor77.IN4
INT => WideNor78.IN4
INT => WideNor79.IN4
clk => IBUS_PC.IN1
clk => IBUS_IR.IN1
clk => IBUS_MAR.IN1
clk => IBUS_MAR.IN1
clk => IBUS_MAR.IN1
clk => IBUS_MAR.IN1
clk => IBUS_MAR.IN1
clk => BUS_MDR.IN1
clk => M_clk.IN1
clk => Tplus1.IN1
clk => Tplus1.IN1
clk => Tset0.IN1
clk => Tset0.IN1
clk => Set_DST.IN1
clk => Set_SRC.IN1
clk => Set_EXC.IN1
clk => Set_FI.IN1
clk => IBUS_RA.IN1
clk => IBUS_RB.IN1
clk => RE.IN1
clk => WE.IN1
clk => IBUS_RBL.IN1
clk => IBUS_SR.IN1
clk => cnt[0]~reg0.CLK
clk => cnt[1]~reg0.CLK
clk => cnt[2]~reg0.CLK
clk => cnt[3]~reg0.CLK
T[0] => WideNor1.IN5
T[0] => WideNor3.IN5
T[0] => WideNor4.IN5
T[0] => WideNor5.IN5
T[0] => WideNor6.IN5
T[0] => WideNor8.IN5
T[0] => WideNor9.IN5
T[0] => WideNor10.IN5
T[0] => WideNor12.IN5
T[0] => WideNor18.IN5
T[0] => WideNor19.IN5
T[0] => WideNor23.IN5
T[0] => WideNor24.IN5
T[0] => WideNor25.IN5
T[0] => WideNor28.IN5
T[0] => WideNor31.IN5
T[0] => WideNor33.IN5
T[0] => WideNor36.IN5
T[0] => WideNor39.IN5
T[0] => WideNor41.IN5
T[0] => WideNor44.IN5
T[0] => WideNor46.IN5
T[0] => WideNor49.IN5
T[0] => WideNor51.IN5
T[0] => WideNor54.IN5
T[0] => WideNor56.IN5
T[0] => WideNor59.IN5
T[0] => WideNor61.IN5
T[0] => WideNor62.IN5
T[0] => WideNor63.IN5
T[0] => WideNor64.IN5
T[0] => WideNor68.IN5
T[0] => WideNor69.IN5
T[0] => WideNor70.IN5
T[0] => WideNor71.IN5
T[0] => WideNor72.IN5
T[0] => WideNor75.IN5
T[0] => WideNor76.IN5
T[0] => WideNor77.IN5
T[0] => WideNor78.IN5
T[0] => IBUS_PC.IN1
T[0] => PC_IBUS.IN1
T[0] => IBUS_MAR.IN1
T[0] => Tplus1.IN1
T[0] => Tplus1.IN1
T[0] => Tplus1.IN1
T[0] => Tplus1.IN0
T[0] => Tplus1.IN0
T[0] => Tplus1.IN0
T[0] => Tset0.IN1
T[0] => Tset0.IN1
T[0] => Tset0.IN1
T[0] => Tset0.IN1
T[0] => Set_SRC.IN1
T[0] => IBUS_RB.IN1
T[0] => WideNor0.IN5
T[0] => WideNor2.IN5
T[0] => WideNor7.IN5
T[0] => WideNor11.IN5
T[0] => WideNor17.IN5
T[0] => WideNor22.IN5
T[0] => WideNor27.IN5
T[0] => WideNor30.IN5
T[0] => WideNor32.IN5
T[0] => WideNor35.IN5
T[0] => WideNor38.IN5
T[0] => WideNor40.IN5
T[0] => WideNor43.IN5
T[0] => WideNor45.IN5
T[0] => WideNor48.IN5
T[0] => WideNor50.IN5
T[0] => WideNor53.IN5
T[0] => WideNor55.IN5
T[0] => WideNor58.IN5
T[0] => WideNor60.IN5
T[0] => WideNor67.IN5
T[0] => WideNor74.IN5
T[0] => WideNor13.IN5
T[0] => WideNor14.IN5
T[0] => WideNor15.IN5
T[0] => WideNor16.IN5
T[0] => WideNor20.IN5
T[0] => WideNor21.IN5
T[0] => WideNor26.IN5
T[0] => WideNor29.IN5
T[0] => WideNor34.IN5
T[0] => WideNor37.IN5
T[0] => WideNor42.IN5
T[0] => WideNor47.IN5
T[0] => WideNor52.IN5
T[0] => WideNor57.IN5
T[0] => WideNor65.IN5
T[0] => WideNor66.IN5
T[0] => WideNor73.IN5
T[0] => WideNor79.IN5
T[1] => WideNor0.IN6
T[1] => WideNor2.IN6
T[1] => WideNor4.IN6
T[1] => WideNor5.IN6
T[1] => WideNor6.IN6
T[1] => WideNor7.IN6
T[1] => WideNor9.IN6
T[1] => WideNor10.IN6
T[1] => WideNor11.IN6
T[1] => WideNor13.IN6
T[1] => WideNor14.IN6
T[1] => WideNor15.IN6
T[1] => WideNor16.IN6
T[1] => WideNor17.IN6
T[1] => WideNor19.IN6
T[1] => WideNor20.IN6
T[1] => WideNor21.IN6
T[1] => WideNor22.IN6
T[1] => WideNor24.IN6
T[1] => WideNor25.IN6
T[1] => WideNor26.IN6
T[1] => WideNor27.IN6
T[1] => WideNor29.IN6
T[1] => WideNor30.IN6
T[1] => WideNor32.IN6
T[1] => WideNor34.IN6
T[1] => WideNor35.IN6
T[1] => WideNor37.IN6
T[1] => WideNor38.IN6
T[1] => WideNor40.IN6
T[1] => WideNor42.IN6
T[1] => WideNor43.IN6
T[1] => WideNor45.IN6
T[1] => WideNor47.IN6
T[1] => WideNor48.IN6
T[1] => WideNor50.IN6
T[1] => WideNor52.IN6
T[1] => WideNor53.IN6
T[1] => WideNor55.IN6
T[1] => WideNor57.IN6
T[1] => WideNor58.IN6
T[1] => WideNor60.IN6
T[1] => WideNor62.IN6
T[1] => WideNor63.IN6
T[1] => WideNor64.IN6
T[1] => WideNor65.IN6
T[1] => WideNor66.IN6
T[1] => WideNor67.IN6
T[1] => WideNor69.IN6
T[1] => WideNor70.IN6
T[1] => WideNor71.IN6
T[1] => WideNor72.IN6
T[1] => WideNor73.IN6
T[1] => WideNor74.IN6
T[1] => WideNor76.IN6
T[1] => WideNor77.IN6
T[1] => WideNor78.IN6
T[1] => WideNor79.IN6
T[1] => W_B.IN1
T[1] => W_B.IN0
T[1] => W_B.IN1
T[1] => W_B.IN1
T[1] => PC_IBUS.IN1
T[1] => IBUS_IR.IN1
T[1] => IBUS_MAR.IN0
T[1] => BUS_MDR.IN1
T[1] => BUS_MDR.IN1
T[1] => Tplus1.IN1
T[1] => Tplus1.IN0
T[1] => Tplus1.IN1
T[1] => Tset0.IN1
T[1] => Tset0.IN1
T[1] => Tset0.IN1
T[1] => Tset0.IN1
T[1] => Set_DST.IN1
T[1] => Set_FI.IN1
T[1] => ADDC.IN1
T[1] => IBUS_RA.IN1
T[1] => IBUS_RA.IN1
T[1] => IBUS_RBL.IN1
T[1] => WideNor3.IN6
T[1] => WideNor8.IN6
T[1] => WideNor18.IN6
T[1] => WideNor23.IN6
T[1] => WideNor61.IN6
T[1] => WideNor68.IN6
T[1] => WideNor75.IN6
T[1] => WideNor1.IN6
T[1] => WideNor12.IN6
T[1] => WideNor28.IN6
T[1] => WideNor31.IN6
T[1] => WideNor33.IN6
T[1] => WideNor36.IN6
T[1] => WideNor39.IN6
T[1] => WideNor41.IN6
T[1] => WideNor44.IN6
T[1] => WideNor46.IN6
T[1] => WideNor49.IN6
T[1] => WideNor51.IN6
T[1] => WideNor54.IN6
T[1] => WideNor56.IN6
T[1] => WideNor59.IN6
T[2] => WideNor0.IN7
T[2] => WideNor1.IN7
T[2] => WideNor2.IN7
T[2] => WideNor3.IN7
T[2] => WideNor5.IN7
T[2] => WideNor6.IN7
T[2] => WideNor7.IN7
T[2] => WideNor8.IN7
T[2] => WideNor10.IN7
T[2] => WideNor11.IN7
T[2] => WideNor12.IN7
T[2] => WideNor13.IN7
T[2] => WideNor14.IN7
T[2] => WideNor15.IN7
T[2] => WideNor16.IN7
T[2] => WideNor17.IN7
T[2] => WideNor18.IN7
T[2] => WideNor20.IN7
T[2] => WideNor21.IN7
T[2] => WideNor22.IN7
T[2] => WideNor23.IN7
T[2] => WideNor25.IN7
T[2] => WideNor26.IN7
T[2] => WideNor27.IN7
T[2] => WideNor28.IN7
T[2] => WideNor29.IN7
T[2] => WideNor30.IN7
T[2] => WideNor31.IN7
T[2] => WideNor32.IN7
T[2] => WideNor33.IN7
T[2] => WideNor34.IN7
T[2] => WideNor35.IN7
T[2] => WideNor36.IN7
T[2] => WideNor37.IN7
T[2] => WideNor38.IN7
T[2] => WideNor39.IN7
T[2] => WideNor40.IN7
T[2] => WideNor41.IN7
T[2] => WideNor42.IN7
T[2] => WideNor43.IN7
T[2] => WideNor44.IN7
T[2] => WideNor45.IN7
T[2] => WideNor46.IN7
T[2] => WideNor47.IN7
T[2] => WideNor48.IN7
T[2] => WideNor49.IN7
T[2] => WideNor50.IN7
T[2] => WideNor51.IN7
T[2] => WideNor52.IN7
T[2] => WideNor53.IN7
T[2] => WideNor54.IN7
T[2] => WideNor55.IN7
T[2] => WideNor56.IN7
T[2] => WideNor57.IN7
T[2] => WideNor58.IN7
T[2] => WideNor59.IN7
T[2] => WideNor60.IN7
T[2] => WideNor61.IN7
T[2] => WideNor63.IN7
T[2] => WideNor64.IN7
T[2] => WideNor65.IN7
T[2] => WideNor66.IN7
T[2] => WideNor67.IN7
T[2] => WideNor68.IN7
T[2] => WideNor70.IN7
T[2] => WideNor71.IN7
T[2] => WideNor72.IN7
T[2] => WideNor73.IN7
T[2] => WideNor74.IN7
T[2] => WideNor75.IN7
T[2] => WideNor77.IN7
T[2] => WideNor78.IN7
T[2] => WideNor79.IN7
T[2] => W_B.IN1
T[2] => W_B.IN1
T[2] => IBUS_PC.IN1
T[2] => MAR_ABUS.IN1
T[2] => Tplus1.IN1
T[2] => Tplus1.IN1
T[2] => Tplus1.IN0
T[2] => Tplus1.IN1
T[2] => Tplus1.IN1
T[2] => Tset0.IN1
T[2] => INCAC.IN0
T[2] => IBUS_RA.IN1
T[2] => IBUS_SR.IN1
T[2] => WideNor4.IN7
T[2] => WideNor9.IN7
T[2] => WideNor24.IN7
T[2] => WideNor62.IN7
T[2] => WideNor69.IN7
T[2] => WideNor76.IN7
T[2] => WideNor19.IN7
T[3] => WideNor0.IN8
T[3] => WideNor1.IN8
T[3] => WideNor2.IN8
T[3] => WideNor3.IN8
T[3] => WideNor4.IN8
T[3] => WideNor6.IN8
T[3] => WideNor7.IN8
T[3] => WideNor8.IN8
T[3] => WideNor9.IN8
T[3] => WideNor11.IN8
T[3] => WideNor12.IN8
T[3] => WideNor13.IN8
T[3] => WideNor14.IN8
T[3] => WideNor15.IN8
T[3] => WideNor16.IN8
T[3] => WideNor17.IN8
T[3] => WideNor18.IN8
T[3] => WideNor19.IN8
T[3] => WideNor20.IN8
T[3] => WideNor21.IN8
T[3] => WideNor22.IN8
T[3] => WideNor23.IN8
T[3] => WideNor24.IN8
T[3] => WideNor26.IN8
T[3] => WideNor27.IN8
T[3] => WideNor28.IN8
T[3] => WideNor29.IN8
T[3] => WideNor30.IN8
T[3] => WideNor31.IN8
T[3] => WideNor32.IN8
T[3] => WideNor33.IN8
T[3] => WideNor34.IN8
T[3] => WideNor35.IN8
T[3] => WideNor36.IN8
T[3] => WideNor37.IN8
T[3] => WideNor38.IN8
T[3] => WideNor39.IN8
T[3] => WideNor40.IN8
T[3] => WideNor41.IN8
T[3] => WideNor42.IN8
T[3] => WideNor43.IN8
T[3] => WideNor44.IN8
T[3] => WideNor45.IN8
T[3] => WideNor46.IN8
T[3] => WideNor47.IN8
T[3] => WideNor48.IN8
T[3] => WideNor49.IN8
T[3] => WideNor50.IN8
T[3] => WideNor51.IN8
T[3] => WideNor52.IN8
T[3] => WideNor53.IN8
T[3] => WideNor54.IN8
T[3] => WideNor55.IN8
T[3] => WideNor56.IN8
T[3] => WideNor57.IN8
T[3] => WideNor58.IN8
T[3] => WideNor59.IN8
T[3] => WideNor60.IN8
T[3] => WideNor61.IN8
T[3] => WideNor62.IN8
T[3] => WideNor64.IN8
T[3] => WideNor65.IN8
T[3] => WideNor66.IN8
T[3] => WideNor67.IN8
T[3] => WideNor68.IN8
T[3] => WideNor69.IN8
T[3] => WideNor71.IN8
T[3] => WideNor72.IN8
T[3] => WideNor73.IN8
T[3] => WideNor74.IN8
T[3] => WideNor75.IN8
T[3] => WideNor76.IN8
T[3] => WideNor78.IN8
T[3] => WideNor79.IN8
T[3] => IBUS_PC.IN1
T[3] => PC_IBUS.IN1
T[3] => Tplus1.IN1
T[3] => Tplus1.IN1
T[3] => Tplus1.IN1
T[3] => Tplus1.IN1
T[3] => Tset0.IN1
T[3] => Set_EXC.IN1
T[3] => IBUS_RB.IN1
T[3] => IBUS_RB.IN1
T[3] => RE.IN1
T[3] => WideNor5.IN8
T[3] => WideNor63.IN8
T[3] => WideNor70.IN8
T[3] => WideNor77.IN8
T[3] => WideNor10.IN8
T[3] => WideNor25.IN8
T[4] => WideNor0.IN9
T[4] => WideNor1.IN9
T[4] => WideNor2.IN9
T[4] => WideNor3.IN9
T[4] => WideNor4.IN9
T[4] => WideNor5.IN9
T[4] => WideNor7.IN9
T[4] => WideNor8.IN9
T[4] => WideNor9.IN9
T[4] => WideNor10.IN9
T[4] => WideNor11.IN9
T[4] => WideNor12.IN9
T[4] => WideNor13.IN9
T[4] => WideNor14.IN9
T[4] => WideNor15.IN9
T[4] => WideNor16.IN9
T[4] => WideNor17.IN9
T[4] => WideNor18.IN9
T[4] => WideNor19.IN9
T[4] => WideNor20.IN9
T[4] => WideNor21.IN9
T[4] => WideNor22.IN9
T[4] => WideNor23.IN9
T[4] => WideNor24.IN9
T[4] => WideNor25.IN9
T[4] => WideNor26.IN9
T[4] => WideNor27.IN9
T[4] => WideNor28.IN9
T[4] => WideNor29.IN9
T[4] => WideNor30.IN9
T[4] => WideNor31.IN9
T[4] => WideNor32.IN9
T[4] => WideNor33.IN9
T[4] => WideNor34.IN9
T[4] => WideNor35.IN9
T[4] => WideNor36.IN9
T[4] => WideNor37.IN9
T[4] => WideNor38.IN9
T[4] => WideNor39.IN9
T[4] => WideNor40.IN9
T[4] => WideNor41.IN9
T[4] => WideNor42.IN9
T[4] => WideNor43.IN9
T[4] => WideNor44.IN9
T[4] => WideNor45.IN9
T[4] => WideNor46.IN9
T[4] => WideNor47.IN9
T[4] => WideNor48.IN9
T[4] => WideNor49.IN9
T[4] => WideNor50.IN9
T[4] => WideNor51.IN9
T[4] => WideNor52.IN9
T[4] => WideNor53.IN9
T[4] => WideNor54.IN9
T[4] => WideNor55.IN9
T[4] => WideNor56.IN9
T[4] => WideNor57.IN9
T[4] => WideNor58.IN9
T[4] => WideNor59.IN9
T[4] => WideNor60.IN9
T[4] => WideNor61.IN9
T[4] => WideNor62.IN9
T[4] => WideNor63.IN9
T[4] => WideNor65.IN9
T[4] => WideNor66.IN9
T[4] => WideNor67.IN9
T[4] => WideNor68.IN9
T[4] => WideNor69.IN9
T[4] => WideNor70.IN9
T[4] => WideNor72.IN9
T[4] => WideNor73.IN9
T[4] => WideNor74.IN9
T[4] => WideNor75.IN9
T[4] => WideNor76.IN9
T[4] => WideNor77.IN9
T[4] => WideNor79.IN9
T[4] => W_B.IN1
T[4] => IBUS_PC.IN1
T[4] => IBUS_MAR.IN1
T[4] => Tplus1.IN1
T[4] => Tset0.IN1
T[4] => Tset0.IN1
T[4] => Tset0.IN1
T[4] => Set_SRC.IN1
T[4] => ADDC.IN1
T[4] => INCAC.IN1
T[4] => WideNor71.IN9
T[4] => WideNor6.IN9
T[4] => WideNor64.IN9
T[4] => WideNor78.IN9
T[5] => WideNor0.IN10
T[5] => WideNor1.IN10
T[5] => WideNor2.IN10
T[5] => WideNor3.IN10
T[5] => WideNor4.IN10
T[5] => WideNor5.IN10
T[5] => WideNor6.IN10
T[5] => WideNor7.IN10
T[5] => WideNor8.IN10
T[5] => WideNor9.IN10
T[5] => WideNor10.IN10
T[5] => WideNor11.IN10
T[5] => WideNor12.IN10
T[5] => WideNor13.IN10
T[5] => WideNor14.IN10
T[5] => WideNor15.IN10
T[5] => WideNor16.IN10
T[5] => WideNor17.IN10
T[5] => WideNor18.IN10
T[5] => WideNor19.IN10
T[5] => WideNor20.IN10
T[5] => WideNor21.IN10
T[5] => WideNor22.IN10
T[5] => WideNor23.IN10
T[5] => WideNor24.IN10
T[5] => WideNor25.IN10
T[5] => WideNor26.IN10
T[5] => WideNor27.IN10
T[5] => WideNor28.IN10
T[5] => WideNor29.IN10
T[5] => WideNor30.IN10
T[5] => WideNor31.IN10
T[5] => WideNor32.IN10
T[5] => WideNor33.IN10
T[5] => WideNor34.IN10
T[5] => WideNor35.IN10
T[5] => WideNor36.IN10
T[5] => WideNor37.IN10
T[5] => WideNor38.IN10
T[5] => WideNor39.IN10
T[5] => WideNor40.IN10
T[5] => WideNor41.IN10
T[5] => WideNor42.IN10
T[5] => WideNor43.IN10
T[5] => WideNor44.IN10
T[5] => WideNor45.IN10
T[5] => WideNor46.IN10
T[5] => WideNor47.IN10
T[5] => WideNor48.IN10
T[5] => WideNor49.IN10
T[5] => WideNor50.IN10
T[5] => WideNor51.IN10
T[5] => WideNor52.IN10
T[5] => WideNor53.IN10
T[5] => WideNor54.IN10
T[5] => WideNor55.IN10
T[5] => WideNor56.IN10
T[5] => WideNor57.IN10
T[5] => WideNor58.IN10
T[5] => WideNor59.IN10
T[5] => WideNor60.IN10
T[5] => WideNor61.IN10
T[5] => WideNor62.IN10
T[5] => WideNor63.IN10
T[5] => WideNor64.IN10
T[5] => WideNor65.IN10
T[5] => WideNor66.IN10
T[5] => WideNor67.IN10
T[5] => WideNor68.IN10
T[5] => WideNor69.IN10
T[5] => WideNor70.IN10
T[5] => WideNor71.IN10
T[5] => WideNor73.IN10
T[5] => WideNor74.IN10
T[5] => WideNor75.IN10
T[5] => WideNor76.IN10
T[5] => WideNor77.IN10
T[5] => WideNor78.IN10
T[5] => WideNor79.IN10
T[5] => W_B.IN1
T[5] => Tset0.IN1
T[5] => Set_FI.IN1
T[5] => WideNor72.IN10
T[6] => WideNor0.IN11
T[6] => WideNor1.IN11
T[6] => WideNor2.IN11
T[6] => WideNor3.IN11
T[6] => WideNor4.IN11
T[6] => WideNor5.IN11
T[6] => WideNor6.IN11
T[6] => WideNor7.IN11
T[6] => WideNor8.IN11
T[6] => WideNor9.IN11
T[6] => WideNor10.IN11
T[6] => WideNor11.IN11
T[6] => WideNor12.IN11
T[6] => WideNor13.IN11
T[6] => WideNor14.IN11
T[6] => WideNor15.IN11
T[6] => WideNor16.IN11
T[6] => WideNor17.IN11
T[6] => WideNor18.IN11
T[6] => WideNor19.IN11
T[6] => WideNor20.IN11
T[6] => WideNor21.IN11
T[6] => WideNor22.IN11
T[6] => WideNor23.IN11
T[6] => WideNor24.IN11
T[6] => WideNor25.IN11
T[6] => WideNor26.IN11
T[6] => WideNor27.IN11
T[6] => WideNor28.IN11
T[6] => WideNor29.IN11
T[6] => WideNor30.IN11
T[6] => WideNor31.IN11
T[6] => WideNor32.IN11
T[6] => WideNor33.IN11
T[6] => WideNor34.IN11
T[6] => WideNor35.IN11
T[6] => WideNor36.IN11
T[6] => WideNor37.IN11
T[6] => WideNor38.IN11
T[6] => WideNor39.IN11
T[6] => WideNor40.IN11
T[6] => WideNor41.IN11
T[6] => WideNor42.IN11
T[6] => WideNor43.IN11
T[6] => WideNor44.IN11
T[6] => WideNor45.IN11
T[6] => WideNor46.IN11
T[6] => WideNor47.IN11
T[6] => WideNor48.IN11
T[6] => WideNor49.IN11
T[6] => WideNor50.IN11
T[6] => WideNor51.IN11
T[6] => WideNor52.IN11
T[6] => WideNor53.IN11
T[6] => WideNor54.IN11
T[6] => WideNor55.IN11
T[6] => WideNor56.IN11
T[6] => WideNor57.IN11
T[6] => WideNor58.IN11
T[6] => WideNor59.IN11
T[6] => WideNor60.IN11
T[6] => WideNor61.IN11
T[6] => WideNor62.IN11
T[6] => WideNor63.IN11
T[6] => WideNor64.IN11
T[6] => WideNor65.IN11
T[6] => WideNor66.IN11
T[6] => WideNor67.IN11
T[6] => WideNor68.IN11
T[6] => WideNor69.IN11
T[6] => WideNor70.IN11
T[6] => WideNor71.IN11
T[6] => WideNor72.IN11
T[6] => WideNor73.IN11
T[6] => WideNor74.IN11
T[6] => WideNor75.IN11
T[6] => WideNor76.IN11
T[6] => WideNor77.IN11
T[6] => WideNor78.IN11
T[6] => WideNor79.IN11
T[7] => WideNor0.IN12
T[7] => WideNor1.IN12
T[7] => WideNor2.IN12
T[7] => WideNor3.IN12
T[7] => WideNor4.IN12
T[7] => WideNor5.IN12
T[7] => WideNor6.IN12
T[7] => WideNor7.IN12
T[7] => WideNor8.IN12
T[7] => WideNor9.IN12
T[7] => WideNor10.IN12
T[7] => WideNor11.IN12
T[7] => WideNor12.IN12
T[7] => WideNor13.IN12
T[7] => WideNor14.IN12
T[7] => WideNor15.IN12
T[7] => WideNor16.IN12
T[7] => WideNor17.IN12
T[7] => WideNor18.IN12
T[7] => WideNor19.IN12
T[7] => WideNor20.IN12
T[7] => WideNor21.IN12
T[7] => WideNor22.IN12
T[7] => WideNor23.IN12
T[7] => WideNor24.IN12
T[7] => WideNor25.IN12
T[7] => WideNor26.IN12
T[7] => WideNor27.IN12
T[7] => WideNor28.IN12
T[7] => WideNor29.IN12
T[7] => WideNor30.IN12
T[7] => WideNor31.IN12
T[7] => WideNor32.IN12
T[7] => WideNor33.IN12
T[7] => WideNor34.IN12
T[7] => WideNor35.IN12
T[7] => WideNor36.IN12
T[7] => WideNor37.IN12
T[7] => WideNor38.IN12
T[7] => WideNor39.IN12
T[7] => WideNor40.IN12
T[7] => WideNor41.IN12
T[7] => WideNor42.IN12
T[7] => WideNor43.IN12
T[7] => WideNor44.IN12
T[7] => WideNor45.IN12
T[7] => WideNor46.IN12
T[7] => WideNor47.IN12
T[7] => WideNor48.IN12
T[7] => WideNor49.IN12
T[7] => WideNor50.IN12
T[7] => WideNor51.IN12
T[7] => WideNor52.IN12
T[7] => WideNor53.IN12
T[7] => WideNor54.IN12
T[7] => WideNor55.IN12
T[7] => WideNor56.IN12
T[7] => WideNor57.IN12
T[7] => WideNor58.IN12
T[7] => WideNor59.IN12
T[7] => WideNor60.IN12
T[7] => WideNor61.IN12
T[7] => WideNor62.IN12
T[7] => WideNor63.IN12
T[7] => WideNor64.IN12
T[7] => WideNor65.IN12
T[7] => WideNor66.IN12
T[7] => WideNor67.IN12
T[7] => WideNor68.IN12
T[7] => WideNor69.IN12
T[7] => WideNor70.IN12
T[7] => WideNor71.IN12
T[7] => WideNor72.IN12
T[7] => WideNor73.IN12
T[7] => WideNor74.IN12
T[7] => WideNor75.IN12
T[7] => WideNor76.IN12
T[7] => WideNor77.IN12
T[7] => WideNor78.IN12
T[7] => WideNor79.IN12
OpCode[0] => WideNor13.IN13
OpCode[0] => WideNor14.IN13
OpCode[0] => WideNor15.IN13
OpCode[0] => WideNor32.IN13
OpCode[0] => WideNor33.IN13
OpCode[0] => WideNor34.IN13
OpCode[0] => WideNor35.IN13
OpCode[0] => WideNor36.IN13
OpCode[0] => WideNor37.IN13
OpCode[0] => WideNor38.IN13
OpCode[0] => WideNor39.IN13
OpCode[0] => WideNor40.IN13
OpCode[0] => WideNor41.IN13
OpCode[0] => WideNor42.IN13
OpCode[0] => WideNor43.IN13
OpCode[0] => WideNor44.IN13
OpCode[0] => WideNor50.IN13
OpCode[0] => WideNor51.IN13
OpCode[0] => WideNor52.IN13
OpCode[0] => WideNor53.IN13
OpCode[0] => WideNor54.IN13
OpCode[0] => WideNor60.IN13
OpCode[0] => WideNor61.IN13
OpCode[0] => WideNor62.IN13
OpCode[0] => WideNor63.IN13
OpCode[0] => WideNor64.IN13
OpCode[0] => Equal0.IN2
OpCode[0] => Equal1.IN4
OpCode[0] => Equal2.IN1
OpCode[0] => Equal3.IN5
OpCode[0] => Equal4.IN2
OpCode[0] => Equal5.IN0
OpCode[0] => Equal6.IN5
OpCode[0] => Equal7.IN5
OpCode[0] => Equal8.IN2
OpCode[0] => Equal9.IN2
OpCode[0] => Equal10.IN5
OpCode[0] => Equal11.IN5
OpCode[0] => Equal12.IN5
OpCode[0] => Equal13.IN2
OpCode[0] => Equal14.IN3
OpCode[0] => WideNor2.IN13
OpCode[0] => WideNor3.IN13
OpCode[0] => WideNor4.IN13
OpCode[0] => WideNor5.IN13
OpCode[0] => WideNor7.IN13
OpCode[0] => WideNor8.IN13
OpCode[0] => WideNor9.IN13
OpCode[0] => WideNor11.IN13
OpCode[0] => WideNor17.IN13
OpCode[0] => WideNor18.IN13
OpCode[0] => WideNor22.IN13
OpCode[0] => WideNor23.IN13
OpCode[0] => WideNor24.IN13
OpCode[0] => WideNor27.IN13
OpCode[0] => WideNor30.IN13
OpCode[0] => WideNor45.IN13
OpCode[0] => WideNor48.IN13
OpCode[0] => WideNor55.IN13
OpCode[0] => WideNor58.IN13
OpCode[0] => WideNor67.IN13
OpCode[0] => WideNor68.IN13
OpCode[0] => WideNor69.IN13
OpCode[0] => WideNor70.IN13
OpCode[0] => WideNor71.IN13
OpCode[0] => WideNor74.IN13
OpCode[0] => WideNor75.IN13
OpCode[0] => WideNor76.IN13
OpCode[0] => WideNor77.IN13
OpCode[0] => WideNor6.IN13
OpCode[0] => WideNor10.IN13
OpCode[0] => WideNor12.IN13
OpCode[0] => WideNor16.IN13
OpCode[0] => WideNor19.IN13
OpCode[0] => WideNor20.IN13
OpCode[0] => WideNor21.IN13
OpCode[0] => WideNor25.IN13
OpCode[0] => WideNor26.IN13
OpCode[0] => WideNor28.IN13
OpCode[0] => WideNor29.IN13
OpCode[0] => WideNor31.IN13
OpCode[0] => WideNor46.IN13
OpCode[0] => WideNor47.IN13
OpCode[0] => WideNor49.IN13
OpCode[0] => WideNor56.IN13
OpCode[0] => WideNor57.IN13
OpCode[0] => WideNor59.IN13
OpCode[0] => WideNor65.IN13
OpCode[0] => WideNor66.IN13
OpCode[0] => WideNor72.IN13
OpCode[0] => WideNor73.IN13
OpCode[0] => WideNor78.IN13
OpCode[0] => WideNor79.IN13
OpCode[1] => WideNor2.IN14
OpCode[1] => WideNor3.IN14
OpCode[1] => WideNor4.IN14
OpCode[1] => WideNor5.IN14
OpCode[1] => WideNor6.IN14
OpCode[1] => WideNor7.IN14
OpCode[1] => WideNor8.IN14
OpCode[1] => WideNor9.IN14
OpCode[1] => WideNor10.IN14
OpCode[1] => WideNor11.IN14
OpCode[1] => WideNor12.IN14
OpCode[1] => WideNor13.IN14
OpCode[1] => WideNor14.IN14
OpCode[1] => WideNor15.IN14
OpCode[1] => WideNor16.IN14
OpCode[1] => WideNor17.IN14
OpCode[1] => WideNor18.IN14
OpCode[1] => WideNor19.IN14
OpCode[1] => WideNor20.IN14
OpCode[1] => WideNor27.IN14
OpCode[1] => WideNor28.IN14
OpCode[1] => WideNor29.IN14
OpCode[1] => WideNor30.IN14
OpCode[1] => WideNor31.IN14
OpCode[1] => WideNor32.IN14
OpCode[1] => WideNor33.IN14
OpCode[1] => WideNor34.IN14
OpCode[1] => WideNor40.IN14
OpCode[1] => WideNor41.IN14
OpCode[1] => WideNor42.IN14
OpCode[1] => WideNor43.IN14
OpCode[1] => WideNor44.IN14
OpCode[1] => WideNor45.IN14
OpCode[1] => WideNor46.IN14
OpCode[1] => WideNor47.IN14
OpCode[1] => WideNor48.IN14
OpCode[1] => WideNor49.IN14
OpCode[1] => WideNor65.IN14
OpCode[1] => WideNor66.IN14
OpCode[1] => WideNor67.IN14
OpCode[1] => WideNor68.IN14
OpCode[1] => WideNor69.IN14
OpCode[1] => WideNor70.IN14
OpCode[1] => WideNor71.IN14
OpCode[1] => WideNor72.IN14
OpCode[1] => Equal0.IN5
OpCode[1] => Equal1.IN5
OpCode[1] => Equal2.IN5
OpCode[1] => Equal3.IN4
OpCode[1] => Equal4.IN1
OpCode[1] => Equal5.IN5
OpCode[1] => Equal6.IN1
OpCode[1] => Equal7.IN4
OpCode[1] => Equal8.IN1
OpCode[1] => Equal9.IN5
OpCode[1] => Equal10.IN2
OpCode[1] => Equal11.IN4
OpCode[1] => Equal12.IN3
OpCode[1] => Equal13.IN5
OpCode[1] => Equal14.IN2
OpCode[1] => WideNor22.IN14
OpCode[1] => WideNor23.IN14
OpCode[1] => WideNor24.IN14
OpCode[1] => WideNor35.IN14
OpCode[1] => WideNor38.IN14
OpCode[1] => WideNor50.IN14
OpCode[1] => WideNor53.IN14
OpCode[1] => WideNor55.IN14
OpCode[1] => WideNor58.IN14
OpCode[1] => WideNor60.IN14
OpCode[1] => WideNor61.IN14
OpCode[1] => WideNor62.IN14
OpCode[1] => WideNor63.IN14
OpCode[1] => WideNor74.IN14
OpCode[1] => WideNor75.IN14
OpCode[1] => WideNor76.IN14
OpCode[1] => WideNor77.IN14
OpCode[1] => WideNor21.IN14
OpCode[1] => WideNor25.IN14
OpCode[1] => WideNor26.IN14
OpCode[1] => WideNor36.IN14
OpCode[1] => WideNor37.IN14
OpCode[1] => WideNor39.IN14
OpCode[1] => WideNor51.IN14
OpCode[1] => WideNor52.IN14
OpCode[1] => WideNor54.IN14
OpCode[1] => WideNor56.IN14
OpCode[1] => WideNor57.IN14
OpCode[1] => WideNor59.IN14
OpCode[1] => WideNor64.IN14
OpCode[1] => WideNor73.IN14
OpCode[1] => WideNor78.IN14
OpCode[1] => WideNor79.IN14
OpCode[2] => WideNor2.IN15
OpCode[2] => WideNor3.IN15
OpCode[2] => WideNor4.IN15
OpCode[2] => WideNor5.IN15
OpCode[2] => WideNor6.IN15
OpCode[2] => WideNor7.IN15
OpCode[2] => WideNor8.IN15
OpCode[2] => WideNor9.IN15
OpCode[2] => WideNor10.IN15
OpCode[2] => WideNor11.IN15
OpCode[2] => WideNor12.IN15
OpCode[2] => WideNor13.IN15
OpCode[2] => WideNor14.IN15
OpCode[2] => WideNor15.IN15
OpCode[2] => WideNor16.IN15
OpCode[2] => WideNor17.IN15
OpCode[2] => WideNor18.IN15
OpCode[2] => WideNor19.IN15
OpCode[2] => WideNor20.IN15
OpCode[2] => WideNor21.IN15
OpCode[2] => WideNor22.IN15
OpCode[2] => WideNor23.IN15
OpCode[2] => WideNor24.IN15
OpCode[2] => WideNor25.IN15
OpCode[2] => WideNor26.IN15
OpCode[2] => WideNor27.IN15
OpCode[2] => WideNor28.IN15
OpCode[2] => WideNor29.IN15
OpCode[2] => WideNor30.IN15
OpCode[2] => WideNor31.IN15
OpCode[2] => WideNor32.IN15
OpCode[2] => WideNor33.IN15
OpCode[2] => WideNor34.IN15
OpCode[2] => WideNor35.IN15
OpCode[2] => WideNor36.IN15
OpCode[2] => WideNor37.IN15
OpCode[2] => WideNor38.IN15
OpCode[2] => WideNor39.IN15
OpCode[2] => WideNor55.IN15
OpCode[2] => WideNor56.IN15
OpCode[2] => WideNor57.IN15
OpCode[2] => WideNor58.IN15
OpCode[2] => WideNor59.IN15
OpCode[2] => WideNor60.IN15
OpCode[2] => WideNor61.IN15
OpCode[2] => WideNor62.IN15
OpCode[2] => WideNor63.IN15
OpCode[2] => WideNor64.IN15
OpCode[2] => Equal0.IN4
OpCode[2] => Equal1.IN3
OpCode[2] => Equal2.IN4
OpCode[2] => Equal3.IN3
OpCode[2] => Equal4.IN5
OpCode[2] => Equal5.IN4
OpCode[2] => Equal6.IN4
OpCode[2] => Equal7.IN1
OpCode[2] => Equal8.IN5
OpCode[2] => Equal9.IN1
OpCode[2] => Equal10.IN1
OpCode[2] => Equal11.IN3
OpCode[2] => Equal12.IN4
OpCode[2] => Equal13.IN1
OpCode[2] => Equal14.IN1
OpCode[2] => WideNor40.IN15
OpCode[2] => WideNor43.IN15
OpCode[2] => WideNor45.IN15
OpCode[2] => WideNor48.IN15
OpCode[2] => WideNor50.IN15
OpCode[2] => WideNor53.IN15
OpCode[2] => WideNor67.IN15
OpCode[2] => WideNor68.IN15
OpCode[2] => WideNor69.IN15
OpCode[2] => WideNor70.IN15
OpCode[2] => WideNor71.IN15
OpCode[2] => WideNor74.IN15
OpCode[2] => WideNor75.IN15
OpCode[2] => WideNor76.IN15
OpCode[2] => WideNor77.IN15
OpCode[2] => WideNor41.IN15
OpCode[2] => WideNor42.IN15
OpCode[2] => WideNor44.IN15
OpCode[2] => WideNor46.IN15
OpCode[2] => WideNor47.IN15
OpCode[2] => WideNor49.IN15
OpCode[2] => WideNor51.IN15
OpCode[2] => WideNor52.IN15
OpCode[2] => WideNor54.IN15
OpCode[2] => WideNor65.IN15
OpCode[2] => WideNor66.IN15
OpCode[2] => WideNor72.IN15
OpCode[2] => WideNor73.IN15
OpCode[2] => WideNor78.IN15
OpCode[2] => WideNor79.IN15
OpCode[3] => WideNor2.IN16
OpCode[3] => WideNor3.IN16
OpCode[3] => WideNor4.IN16
OpCode[3] => WideNor5.IN16
OpCode[3] => WideNor6.IN16
OpCode[3] => WideNor7.IN16
OpCode[3] => WideNor8.IN16
OpCode[3] => WideNor9.IN16
OpCode[3] => WideNor10.IN16
OpCode[3] => WideNor11.IN16
OpCode[3] => WideNor12.IN16
OpCode[3] => WideNor13.IN16
OpCode[3] => WideNor14.IN16
OpCode[3] => WideNor15.IN16
OpCode[3] => WideNor16.IN16
OpCode[3] => WideNor17.IN16
OpCode[3] => WideNor18.IN16
OpCode[3] => WideNor19.IN16
OpCode[3] => WideNor20.IN16
OpCode[3] => WideNor21.IN16
OpCode[3] => WideNor22.IN16
OpCode[3] => WideNor23.IN16
OpCode[3] => WideNor24.IN16
OpCode[3] => WideNor25.IN16
OpCode[3] => WideNor26.IN16
OpCode[3] => WideNor27.IN16
OpCode[3] => WideNor28.IN16
OpCode[3] => WideNor29.IN16
OpCode[3] => WideNor30.IN16
OpCode[3] => WideNor31.IN16
OpCode[3] => WideNor32.IN16
OpCode[3] => WideNor33.IN16
OpCode[3] => WideNor34.IN16
OpCode[3] => WideNor65.IN16
OpCode[3] => WideNor66.IN16
OpCode[3] => WideNor67.IN16
OpCode[3] => WideNor68.IN16
OpCode[3] => WideNor69.IN16
OpCode[3] => WideNor70.IN16
OpCode[3] => WideNor71.IN16
OpCode[3] => WideNor72.IN16
OpCode[3] => WideNor73.IN16
OpCode[3] => WideNor74.IN16
OpCode[3] => WideNor75.IN16
OpCode[3] => WideNor76.IN16
OpCode[3] => WideNor77.IN16
OpCode[3] => WideNor78.IN16
OpCode[3] => WideNor79.IN16
OpCode[3] => Equal0.IN3
OpCode[3] => Equal1.IN2
OpCode[3] => Equal2.IN3
OpCode[3] => Equal3.IN2
OpCode[3] => Equal4.IN4
OpCode[3] => Equal5.IN3
OpCode[3] => Equal6.IN0
OpCode[3] => Equal7.IN0
OpCode[3] => Equal8.IN0
OpCode[3] => Equal9.IN0
OpCode[3] => Equal10.IN0
OpCode[3] => Equal11.IN2
OpCode[3] => Equal12.IN2
OpCode[3] => Equal13.IN4
OpCode[3] => Equal14.IN5
OpCode[3] => WideNor35.IN16
OpCode[3] => WideNor38.IN16
OpCode[3] => WideNor40.IN16
OpCode[3] => WideNor43.IN16
OpCode[3] => WideNor45.IN16
OpCode[3] => WideNor48.IN16
OpCode[3] => WideNor50.IN16
OpCode[3] => WideNor53.IN16
OpCode[3] => WideNor55.IN16
OpCode[3] => WideNor58.IN16
OpCode[3] => WideNor60.IN16
OpCode[3] => WideNor61.IN16
OpCode[3] => WideNor62.IN16
OpCode[3] => WideNor63.IN16
OpCode[3] => WideNor36.IN16
OpCode[3] => WideNor37.IN16
OpCode[3] => WideNor39.IN16
OpCode[3] => WideNor41.IN16
OpCode[3] => WideNor42.IN16
OpCode[3] => WideNor44.IN16
OpCode[3] => WideNor46.IN16
OpCode[3] => WideNor47.IN16
OpCode[3] => WideNor49.IN16
OpCode[3] => WideNor51.IN16
OpCode[3] => WideNor52.IN16
OpCode[3] => WideNor54.IN16
OpCode[3] => WideNor56.IN16
OpCode[3] => WideNor57.IN16
OpCode[3] => WideNor59.IN16
OpCode[3] => WideNor64.IN16
OpCode[4] => WideNor13.IN17
OpCode[4] => WideNor14.IN17
OpCode[4] => WideNor15.IN17
OpCode[4] => WideNor16.IN17
OpCode[4] => WideNor17.IN17
OpCode[4] => WideNor18.IN17
OpCode[4] => WideNor19.IN17
OpCode[4] => WideNor20.IN17
OpCode[4] => WideNor21.IN17
OpCode[4] => WideNor22.IN17
OpCode[4] => WideNor23.IN17
OpCode[4] => WideNor24.IN17
OpCode[4] => WideNor25.IN17
OpCode[4] => WideNor26.IN17
OpCode[4] => WideNor27.IN17
OpCode[4] => WideNor28.IN17
OpCode[4] => WideNor29.IN17
OpCode[4] => WideNor30.IN17
OpCode[4] => WideNor31.IN17
OpCode[4] => WideNor35.IN17
OpCode[4] => WideNor36.IN17
OpCode[4] => WideNor37.IN17
OpCode[4] => WideNor38.IN17
OpCode[4] => WideNor39.IN17
OpCode[4] => WideNor40.IN17
OpCode[4] => WideNor41.IN17
OpCode[4] => WideNor42.IN17
OpCode[4] => WideNor43.IN17
OpCode[4] => WideNor44.IN17
OpCode[4] => WideNor45.IN17
OpCode[4] => WideNor46.IN17
OpCode[4] => WideNor47.IN17
OpCode[4] => WideNor48.IN17
OpCode[4] => WideNor49.IN17
OpCode[4] => WideNor50.IN17
OpCode[4] => WideNor51.IN17
OpCode[4] => WideNor52.IN17
OpCode[4] => WideNor53.IN17
OpCode[4] => WideNor54.IN17
OpCode[4] => WideNor55.IN17
OpCode[4] => WideNor56.IN17
OpCode[4] => WideNor57.IN17
OpCode[4] => WideNor58.IN17
OpCode[4] => WideNor59.IN17
OpCode[4] => Equal0.IN1
OpCode[4] => Equal1.IN1
OpCode[4] => Equal2.IN2
OpCode[4] => Equal3.IN1
OpCode[4] => Equal4.IN3
OpCode[4] => Equal5.IN2
OpCode[4] => Equal6.IN3
OpCode[4] => Equal7.IN3
OpCode[4] => Equal8.IN4
OpCode[4] => Equal9.IN4
OpCode[4] => Equal10.IN4
OpCode[4] => Equal11.IN0
OpCode[4] => Equal12.IN1
OpCode[4] => Equal13.IN0
OpCode[4] => Equal14.IN0
OpCode[4] => WideNor2.IN17
OpCode[4] => WideNor3.IN17
OpCode[4] => WideNor4.IN17
OpCode[4] => WideNor5.IN17
OpCode[4] => WideNor7.IN17
OpCode[4] => WideNor8.IN17
OpCode[4] => WideNor9.IN17
OpCode[4] => WideNor11.IN17
OpCode[4] => WideNor32.IN17
OpCode[4] => WideNor60.IN17
OpCode[4] => WideNor61.IN17
OpCode[4] => WideNor62.IN17
OpCode[4] => WideNor63.IN17
OpCode[4] => WideNor67.IN17
OpCode[4] => WideNor68.IN17
OpCode[4] => WideNor69.IN17
OpCode[4] => WideNor70.IN17
OpCode[4] => WideNor71.IN17
OpCode[4] => WideNor74.IN17
OpCode[4] => WideNor75.IN17
OpCode[4] => WideNor76.IN17
OpCode[4] => WideNor77.IN17
OpCode[4] => WideNor6.IN17
OpCode[4] => WideNor10.IN17
OpCode[4] => WideNor12.IN17
OpCode[4] => WideNor33.IN17
OpCode[4] => WideNor34.IN17
OpCode[4] => WideNor64.IN17
OpCode[4] => WideNor65.IN17
OpCode[4] => WideNor66.IN17
OpCode[4] => WideNor72.IN17
OpCode[4] => WideNor73.IN17
OpCode[4] => WideNor78.IN17
OpCode[4] => WideNor79.IN17
OpCode[5] => WideNor27.IN18
OpCode[5] => WideNor28.IN18
OpCode[5] => WideNor29.IN18
OpCode[5] => WideNor30.IN18
OpCode[5] => WideNor31.IN18
OpCode[5] => WideNor32.IN18
OpCode[5] => WideNor33.IN18
OpCode[5] => WideNor34.IN18
OpCode[5] => WideNor35.IN18
OpCode[5] => WideNor36.IN18
OpCode[5] => WideNor37.IN18
OpCode[5] => WideNor38.IN18
OpCode[5] => WideNor39.IN18
OpCode[5] => WideNor40.IN18
OpCode[5] => WideNor41.IN18
OpCode[5] => WideNor42.IN18
OpCode[5] => WideNor43.IN18
OpCode[5] => WideNor44.IN18
OpCode[5] => WideNor45.IN18
OpCode[5] => WideNor46.IN18
OpCode[5] => WideNor47.IN18
OpCode[5] => WideNor48.IN18
OpCode[5] => WideNor49.IN18
OpCode[5] => WideNor50.IN18
OpCode[5] => WideNor51.IN18
OpCode[5] => WideNor52.IN18
OpCode[5] => WideNor53.IN18
OpCode[5] => WideNor54.IN18
OpCode[5] => WideNor55.IN18
OpCode[5] => WideNor56.IN18
OpCode[5] => WideNor57.IN18
OpCode[5] => WideNor58.IN18
OpCode[5] => WideNor59.IN18
OpCode[5] => WideNor65.IN18
OpCode[5] => WideNor66.IN18
OpCode[5] => WideNor67.IN18
OpCode[5] => WideNor68.IN18
OpCode[5] => WideNor69.IN18
OpCode[5] => WideNor70.IN18
OpCode[5] => WideNor71.IN18
OpCode[5] => WideNor72.IN18
OpCode[5] => WideNor73.IN18
OpCode[5] => WideNor74.IN18
OpCode[5] => WideNor75.IN18
OpCode[5] => WideNor76.IN18
OpCode[5] => WideNor77.IN18
OpCode[5] => WideNor78.IN18
OpCode[5] => WideNor79.IN18
OpCode[5] => Equal0.IN0
OpCode[5] => Equal1.IN0
OpCode[5] => Equal2.IN0
OpCode[5] => Equal3.IN0
OpCode[5] => Equal4.IN0
OpCode[5] => Equal5.IN1
OpCode[5] => Equal6.IN2
OpCode[5] => Equal7.IN2
OpCode[5] => Equal8.IN3
OpCode[5] => Equal9.IN3
OpCode[5] => Equal10.IN3
OpCode[5] => Equal11.IN1
OpCode[5] => Equal12.IN0
OpCode[5] => Equal13.IN3
OpCode[5] => Equal14.IN4
OpCode[5] => WideNor2.IN18
OpCode[5] => WideNor3.IN18
OpCode[5] => WideNor4.IN18
OpCode[5] => WideNor5.IN18
OpCode[5] => WideNor7.IN18
OpCode[5] => WideNor8.IN18
OpCode[5] => WideNor9.IN18
OpCode[5] => WideNor11.IN18
OpCode[5] => WideNor17.IN18
OpCode[5] => WideNor18.IN18
OpCode[5] => WideNor22.IN18
OpCode[5] => WideNor23.IN18
OpCode[5] => WideNor24.IN18
OpCode[5] => WideNor60.IN18
OpCode[5] => WideNor61.IN18
OpCode[5] => WideNor62.IN18
OpCode[5] => WideNor63.IN18
OpCode[5] => WideNor6.IN18
OpCode[5] => WideNor10.IN18
OpCode[5] => WideNor12.IN18
OpCode[5] => WideNor13.IN18
OpCode[5] => WideNor14.IN18
OpCode[5] => WideNor15.IN18
OpCode[5] => WideNor16.IN18
OpCode[5] => WideNor19.IN18
OpCode[5] => WideNor20.IN18
OpCode[5] => WideNor21.IN18
OpCode[5] => WideNor25.IN18
OpCode[5] => WideNor26.IN18
OpCode[5] => WideNor64.IN18
d => ~NO_FANOUT~
w => ~NO_FANOUT~
mod[0] => ~NO_FANOUT~
mod[1] => ~NO_FANOUT~
_reg[0] => ~NO_FANOUT~
_reg[1] => ~NO_FANOUT~
_reg[2] => ~NO_FANOUT~
r_m[0] => ~NO_FANOUT~
r_m[1] => ~NO_FANOUT~
r_m[2] => ~NO_FANOUT~
Tplus1 <= Tplus1.DB_MAX_OUTPUT_PORT_TYPE
Tset0 <= Tset0.DB_MAX_OUTPUT_PORT_TYPE
Set_DST <= Set_DST.DB_MAX_OUTPUT_PORT_TYPE
Set_SRC <= Set_SRC.DB_MAX_OUTPUT_PORT_TYPE
Set_EXC <= Set_EXC.DB_MAX_OUTPUT_PORT_TYPE
Set_INT <= <GND>
Set_FI <= Set_FI.DB_MAX_OUTPUT_PORT_TYPE
ADDC <= ADDC.DB_MAX_OUTPUT_PORT_TYPE
SUBC <= SUBC.DB_MAX_OUTPUT_PORT_TYPE
ANDC <= ANDC.DB_MAX_OUTPUT_PORT_TYPE
ORC <= ORC.DB_MAX_OUTPUT_PORT_TYPE
XORC <= XORC.DB_MAX_OUTPUT_PORT_TYPE
NOTC <= <GND>
INCAC <= INCAC.DB_MAX_OUTPUT_PORT_TYPE
DECAC <= DECAC.DB_MAX_OUTPUT_PORT_TYPE
IBUS_RA <= IBUS_RA.DB_MAX_OUTPUT_PORT_TYPE
IBUS_RB <= IBUS_RB.DB_MAX_OUTPUT_PORT_TYPE
ALU_BUS <= ALU_BUS.DB_MAX_OUTPUT_PORT_TYPE
RE <= RE.DB_MAX_OUTPUT_PORT_TYPE
WE <= WE.DB_MAX_OUTPUT_PORT_TYPE
R_IBUS <= R_IBUS.DB_MAX_OUTPUT_PORT_TYPE
W_B <= W_B.DB_MAX_OUTPUT_PORT_TYPE
IBUS_RBL <= IBUS_RBL.DB_MAX_OUTPUT_PORT_TYPE
RBL_IBUS <= RBL_IBUS.DB_MAX_OUTPUT_PORT_TYPE
IBUS_SR <= IBUS_SR.DB_MAX_OUTPUT_PORT_TYPE
SR_IBUS <= SR_IBUS.DB_MAX_OUTPUT_PORT_TYPE
SHLC <= <GND>
SHRC <= <GND>
SALC <= <GND>
SARC <= <GND>
ROLC <= <GND>
RORC <= <GND>
IBUS_PC <= IBUS_PC.DB_MAX_OUTPUT_PORT_TYPE
PCplus1 <= PCplus1.DB_MAX_OUTPUT_PORT_TYPE
zero_PC <= <GND>
PC_IBUS <= PC_IBUS.DB_MAX_OUTPUT_PORT_TYPE
IBUS_IR <= IBUS_IR.DB_MAX_OUTPUT_PORT_TYPE
IBUS_MAR <= IBUS_MAR.DB_MAX_OUTPUT_PORT_TYPE
MAR_ABUS <= MAR_ABUS.DB_MAX_OUTPUT_PORT_TYPE
MAR_IBUS <= MAR_IBUS.DB_MAX_OUTPUT_PORT_TYPE
BUS_MDR <= BUS_MDR.DB_MAX_OUTPUT_PORT_TYPE
I_DBUS <= I_DBUS.DB_MAX_OUTPUT_PORT_TYPE
MDR_DBUS <= MDR_DBUS.DB_MAX_OUTPUT_PORT_TYPE
MDR_IBUS <= MDR_IBUS.DB_MAX_OUTPUT_PORT_TYPE
MRD <= MRD.DB_MAX_OUTPUT_PORT_TYPE
MWR <= MWR.DB_MAX_OUTPUT_PORT_TYPE
M_clk <= M_clk.DB_MAX_OUTPUT_PORT_TYPE
HALT <= Equal1.DB_MAX_OUTPUT_PORT_TYPE
IMUL <= IMUL.DB_MAX_OUTPUT_PORT_TYPE
temp[0] <= WideOr23.DB_MAX_OUTPUT_PORT_TYPE
temp[1] <= <GND>
temp[2] <= WideOr22.DB_MAX_OUTPUT_PORT_TYPE
temp[3] <= WideOr21.DB_MAX_OUTPUT_PORT_TYPE
temp[4] <= WideNor1.DB_MAX_OUTPUT_PORT_TYPE
temp[5] <= WideOr20.DB_MAX_OUTPUT_PORT_TYPE
temp[6] <= WideOr19.DB_MAX_OUTPUT_PORT_TYPE
temp[7] <= <GND>
temp[8] <= WideOr16.DB_MAX_OUTPUT_PORT_TYPE
temp[9] <= temp.DB_MAX_OUTPUT_PORT_TYPE
temp[10] <= WideOr18.DB_MAX_OUTPUT_PORT_TYPE
temp[11] <= WideOr18.DB_MAX_OUTPUT_PORT_TYPE
temp[12] <= temp.DB_MAX_OUTPUT_PORT_TYPE
temp[13] <= WideOr18.DB_MAX_OUTPUT_PORT_TYPE
temp[14] <= WideOr17.DB_MAX_OUTPUT_PORT_TYPE
temp[15] <= temp.DB_MAX_OUTPUT_PORT_TYPE
temp[16] <= WideOr16.DB_MAX_OUTPUT_PORT_TYPE
temp[17] <= WideOr15.DB_MAX_OUTPUT_PORT_TYPE
temp[18] <= WideNor1.DB_MAX_OUTPUT_PORT_TYPE
temp[19] <= WideOr14.DB_MAX_OUTPUT_PORT_TYPE
temp[20] <= <GND>
temp[21] <= WideOr13.DB_MAX_OUTPUT_PORT_TYPE
temp[22] <= WideOr12.DB_MAX_OUTPUT_PORT_TYPE
temp[23] <= <GND>
temp[24] <= <GND>
temp[25] <= <GND>
temp[26] <= <GND>
temp[27] <= <GND>
temp[28] <= <GND>
temp[29] <= WideOr11.DB_MAX_OUTPUT_PORT_TYPE
temp[30] <= WideOr10.DB_MAX_OUTPUT_PORT_TYPE
temp[31] <= WideOr9.DB_MAX_OUTPUT_PORT_TYPE
temp[32] <= WideOr8.DB_MAX_OUTPUT_PORT_TYPE
temp[33] <= WideOr7.DB_MAX_OUTPUT_PORT_TYPE
temp[34] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
temp[35] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
temp[36] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
temp[37] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
temp[38] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
temp[39] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
temp[40] <= temp.DB_MAX_OUTPUT_PORT_TYPE
temp[41] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
temp[42] <= <GND>
temp[43] <= WideNor44.DB_MAX_OUTPUT_PORT_TYPE
temp[44] <= WideNor54.DB_MAX_OUTPUT_PORT_TYPE
temp[45] <= WideNor49.DB_MAX_OUTPUT_PORT_TYPE
temp[46] <= WideNor39.DB_MAX_OUTPUT_PORT_TYPE
temp[47] <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
cnt[0] <= cnt[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt[1] <= cnt[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt[2] <= cnt[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
cnt[3] <= cnt[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MyCPU|IR:inst11
d <= inst5.DB_MAX_OUTPUT_PORT_TYPE
IBUS_IR => inst5.CLK
IBUS_IR => inst6.CLK
IBUS_IR => inst10.CLK
IBUS_IR => inst9.CLK
IBUS_IR => inst11.CLK
IBUS_IR => inst7.CLK
IBUS_IR => inst8.CLK
IBUS_IR => insta.CLK
IBUS_IR => inst1.CLK
IBUS_IR => inst2.CLK
IBUS_IR => inst3.CLK
IBUS_IR => inst4.CLK
IBUS_IR => inst.CLK
IBUS_IR => inst13.CLK
IBUS_IR => inst12.CLK
IBUS_IR => inst14.CLK
DATA[0] => inst14.DATAIN
DATA[1] => inst13.DATAIN
DATA[2] => inst12.DATAIN
DATA[3] => inst11.DATAIN
DATA[4] => inst10.DATAIN
DATA[5] => inst9.DATAIN
DATA[6] => inst8.DATAIN
DATA[7] => inst7.DATAIN
DATA[8] => inst6.DATAIN
DATA[9] => inst5.DATAIN
DATA[10] => inst.DATAIN
DATA[11] => inst4.DATAIN
DATA[12] => inst3.DATAIN
DATA[13] => inst2.DATAIN
DATA[14] => inst1.DATAIN
DATA[15] => insta.DATAIN
w <= inst6.DB_MAX_OUTPUT_PORT_TYPE
_reg[0] <= inst11.DB_MAX_OUTPUT_PORT_TYPE
_reg[1] <= inst10.DB_MAX_OUTPUT_PORT_TYPE
_reg[2] <= inst9.DB_MAX_OUTPUT_PORT_TYPE
mod[0] <= inst8.DB_MAX_OUTPUT_PORT_TYPE
mod[1] <= inst7.DB_MAX_OUTPUT_PORT_TYPE
OPCODE[0] <= inst.DB_MAX_OUTPUT_PORT_TYPE
OPCODE[1] <= inst4.DB_MAX_OUTPUT_PORT_TYPE
OPCODE[2] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
OPCODE[3] <= inst2.DB_MAX_OUTPUT_PORT_TYPE
OPCODE[4] <= inst1.DB_MAX_OUTPUT_PORT_TYPE
OPCODE[5] <= insta.DB_MAX_OUTPUT_PORT_TYPE
r_m[0] <= inst14.DB_MAX_OUTPUT_PORT_TYPE
r_m[1] <= inst13.DB_MAX_OUTPUT_PORT_TYPE
r_m[2] <= inst12.DB_MAX_OUTPUT_PORT_TYPE


|MyCPU|X_IBUS:inst4
Dout[0] <= 74373:inst.Q1
Dout[1] <= 74373:inst.Q2
Dout[2] <= 74373:inst.Q3
Dout[3] <= 74373:inst.Q4
Dout[4] <= 74373:inst.Q5
Dout[5] <= 74373:inst.Q6
Dout[6] <= 74373:inst.Q7
Dout[7] <= 74373:inst.Q8
Dout[8] <= 74373:inst1.Q1
Dout[9] <= 74373:inst1.Q2
Dout[10] <= 74373:inst1.Q3
Dout[11] <= 74373:inst1.Q4
Dout[12] <= 74373:inst1.Q5
Dout[13] <= 74373:inst1.Q6
Dout[14] <= 74373:inst1.Q7
Dout[15] <= 74373:inst1.Q8
DIn[0] => 74373:inst.D1
DIn[1] => 74373:inst.D2
DIn[2] => 74373:inst.D3
DIn[3] => 74373:inst.D4
DIn[4] => 74373:inst.D5
DIn[5] => 74373:inst.D6
DIn[6] => 74373:inst.D7
DIn[7] => 74373:inst.D8
DIn[8] => 74373:inst1.D1
DIn[9] => 74373:inst1.D2
DIn[10] => 74373:inst1.D3
DIn[11] => 74373:inst1.D4
DIn[12] => 74373:inst1.D5
DIn[13] => 74373:inst1.D6
DIn[14] => 74373:inst1.D7
DIn[15] => 74373:inst1.D8
BUS_X => 74373:inst.G
BUS_X => 74373:inst1.G
X_IBUS => inst2.IN0


|MyCPU|X_IBUS:inst4|74373:inst
Q8 <= 74.DB_MAX_OUTPUT_PORT_TYPE
D8 => 19.DATAIN
G => 19.LATCH_ENABLE
G => 18.LATCH_ENABLE
G => 17.LATCH_ENABLE
G => 16.LATCH_ENABLE
G => 15.LATCH_ENABLE
G => 14.LATCH_ENABLE
G => 13.LATCH_ENABLE
G => 12.LATCH_ENABLE
OEN => 1.IN0
Q7 <= 73.DB_MAX_OUTPUT_PORT_TYPE
D7 => 18.DATAIN
Q6 <= 72.DB_MAX_OUTPUT_PORT_TYPE
D6 => 17.DATAIN
Q5 <= 71.DB_MAX_OUTPUT_PORT_TYPE
D5 => 16.DATAIN
Q4 <= 70.DB_MAX_OUTPUT_PORT_TYPE
D4 => 15.DATAIN
Q3 <= 69.DB_MAX_OUTPUT_PORT_TYPE
D3 => 14.DATAIN
Q2 <= 68.DB_MAX_OUTPUT_PORT_TYPE
D2 => 13.DATAIN
Q1 <= 67.DB_MAX_OUTPUT_PORT_TYPE
D1 => 12.DATAIN


|MyCPU|X_IBUS:inst4|74373:inst1
Q8 <= 74.DB_MAX_OUTPUT_PORT_TYPE
D8 => 19.DATAIN
G => 19.LATCH_ENABLE
G => 18.LATCH_ENABLE
G => 17.LATCH_ENABLE
G => 16.LATCH_ENABLE
G => 15.LATCH_ENABLE
G => 14.LATCH_ENABLE
G => 13.LATCH_ENABLE
G => 12.LATCH_ENABLE
OEN => 1.IN0
Q7 <= 73.DB_MAX_OUTPUT_PORT_TYPE
D7 => 18.DATAIN
Q6 <= 72.DB_MAX_OUTPUT_PORT_TYPE
D6 => 17.DATAIN
Q5 <= 71.DB_MAX_OUTPUT_PORT_TYPE
D5 => 16.DATAIN
Q4 <= 70.DB_MAX_OUTPUT_PORT_TYPE
D4 => 15.DATAIN
Q3 <= 69.DB_MAX_OUTPUT_PORT_TYPE
D3 => 14.DATAIN
Q2 <= 68.DB_MAX_OUTPUT_PORT_TYPE
D2 => 13.DATAIN
Q1 <= 67.DB_MAX_OUTPUT_PORT_TYPE
D1 => 12.DATAIN


|MyCPU|ALU:inst
PF <= inst8.DB_MAX_OUTPUT_PORT_TYPE
RB[0] => 74181:inst2.B0N
RB[0] => lpm_mult0:inst4.datab[0]
RB[1] => 74181:inst2.B1N
RB[1] => lpm_mult0:inst4.datab[1]
RB[2] => 74181:inst2.B2N
RB[2] => lpm_mult0:inst4.datab[2]
RB[3] => 74181:inst2.B3N
RB[3] => lpm_mult0:inst4.datab[3]
RB[4] => 74181:inst1.B0N
RB[4] => lpm_mult0:inst4.datab[4]
RB[5] => 74181:inst1.B1N
RB[5] => lpm_mult0:inst4.datab[5]
RB[6] => 74181:inst1.B2N
RB[6] => lpm_mult0:inst4.datab[6]
RB[7] => 74181:inst1.B3N
RB[7] => lpm_mult0:inst4.datab[7]
RB[8] => 74181:inst.B0N
RB[9] => 74181:inst.B1N
RB[10] => 74181:inst.B2N
RB[11] => 74181:inst.B3N
RB[12] => 74181:inst3.B0N
RB[13] => 74181:inst3.B1N
RB[14] => 74181:inst3.B2N
RB[15] => 74181:inst3.B3N
RA[0] => 74181:inst2.A0N
RA[0] => lpm_mult0:inst4.dataa[0]
RA[1] => 74181:inst2.A1N
RA[1] => lpm_mult0:inst4.dataa[1]
RA[2] => 74181:inst2.A2N
RA[2] => lpm_mult0:inst4.dataa[2]
RA[3] => 74181:inst2.A3N
RA[3] => lpm_mult0:inst4.dataa[3]
RA[4] => 74181:inst1.A0N
RA[4] => lpm_mult0:inst4.dataa[4]
RA[5] => 74181:inst1.A1N
RA[5] => lpm_mult0:inst4.dataa[5]
RA[6] => 74181:inst1.A2N
RA[6] => lpm_mult0:inst4.dataa[6]
RA[7] => 74181:inst1.A3N
RA[7] => lpm_mult0:inst4.dataa[7]
RA[8] => 74181:inst.A0N
RA[9] => 74181:inst.A1N
RA[10] => 74181:inst.A2N
RA[11] => 74181:inst.A3N
RA[12] => 74181:inst3.A0N
RA[13] => 74181:inst3.A1N
RA[14] => 74181:inst3.A2N
RA[15] => 74181:inst3.A3N
ADDC => tr:inst14.ADDC
ADDC => inst18.IN1
SUBC => tr:inst14.SUBC
SUBC => inst26.IN1
ANDC => tr:inst14.ANDC
ORC => tr:inst14.ORC
XORC => tr:inst14.XORC
NOTC => tr:inst14.NOTC
INCAC => tr:inst14.INCAC
INCAC => inst18.IN0
DECAC => tr:inst14.DECAC
DECAC => inst26.IN0
ZF <= inst24.DB_MAX_OUTPUT_PORT_TYPE
W_B => inst19.IN0
W_B => inst21.IN0
W_B => inst20.IN0
W_B => inst23.IN0
W_B => inst22.IN0
W_B => inst25.IN1
W_B => 14.IN0
W_B => inst27.IN0
W_B => 17.IN0
SF <= 22.DB_MAX_OUTPUT_PORT_TYPE
CF <= inst30.DB_MAX_OUTPUT_PORT_TYPE
DOUT[0] <= DOUT.DB_MAX_OUTPUT_PORT_TYPE
DOUT[1] <= DOUT.DB_MAX_OUTPUT_PORT_TYPE
DOUT[2] <= DOUT.DB_MAX_OUTPUT_PORT_TYPE
DOUT[3] <= DOUT.DB_MAX_OUTPUT_PORT_TYPE
DOUT[4] <= DOUT.DB_MAX_OUTPUT_PORT_TYPE
DOUT[5] <= DOUT.DB_MAX_OUTPUT_PORT_TYPE
DOUT[6] <= DOUT.DB_MAX_OUTPUT_PORT_TYPE
DOUT[7] <= DOUT.DB_MAX_OUTPUT_PORT_TYPE
DOUT[8] <= DOUT.DB_MAX_OUTPUT_PORT_TYPE
DOUT[9] <= DOUT.DB_MAX_OUTPUT_PORT_TYPE
DOUT[10] <= DOUT.DB_MAX_OUTPUT_PORT_TYPE
DOUT[11] <= DOUT.DB_MAX_OUTPUT_PORT_TYPE
DOUT[12] <= DOUT.DB_MAX_OUTPUT_PORT_TYPE
DOUT[13] <= DOUT.DB_MAX_OUTPUT_PORT_TYPE
DOUT[14] <= DOUT.DB_MAX_OUTPUT_PORT_TYPE
DOUT[15] <= DOUT.DB_MAX_OUTPUT_PORT_TYPE
MULTC => 74244b:inst5.AGN
MULTC => 74244b:inst5.BGN
MULTC => inst15.IN0
MULTC => 74244b:inst6.AGN
MULTC => 74244b:inst6.BGN


|MyCPU|ALU:inst|XOR8:inst7
OUT <= 54.DB_MAX_OUTPUT_PORT_TYPE
IN1 => 33.IN0
IN2 => 33.IN1
IN3 => 39.IN1
IN4 => 48.IN0
IN5 => 16.IN0
IN6 => 16.IN1
IN7 => 19.IN0
IN8 => 19.IN1


|MyCPU|ALU:inst|74181:inst1
F1N <= 86.DB_MAX_OUTPUT_PORT_TYPE
A1N => 14.IN0
A1N => 13.IN2
A1N => 44.IN0
S3 => 14.IN1
S3 => 9.IN1
S3 => 24.IN1
S3 => 19.IN1
B1N => 14.IN2
B1N => 28.IN0
B1N => 11.IN1
S2 => 13.IN1
S2 => 8.IN1
S2 => 23.IN1
S2 => 18.IN1
S0 => 11.IN0
S0 => 6.IN0
S0 => 21.IN0
S0 => 16.IN0
S1 => 12.IN1
S1 => 7.IN1
S1 => 22.IN1
S1 => 17.IN1
M => 98.IN0
A0N => 9.IN0
A0N => 8.IN2
A0N => 43.IN0
B0N => 9.IN2
B0N => 27.IN0
B0N => 6.IN1
CN => 66.IN2
CN => 73.IN0
CN => 73.IN3
CN => 69.IN0
CN => 64.IN0
CN => 61.IN4
CN => 61.IN5
AEQB <= 83.DB_MAX_OUTPUT_PORT_TYPE
A3N => 24.IN0
A3N => 23.IN2
A3N => 51.IN0
B3N => 24.IN2
B3N => 25.IN0
B3N => 21.IN1
A2N => 19.IN0
A2N => 18.IN2
A2N => 45.IN0
B2N => 19.IN2
B2N => 31.IN0
B2N => 16.IN1
F2N <= 85.DB_MAX_OUTPUT_PORT_TYPE
F3N <= 84.DB_MAX_OUTPUT_PORT_TYPE
PN <= 60.DB_MAX_OUTPUT_PORT_TYPE
CN4 <= 78.DB_MAX_OUTPUT_PORT_TYPE
GN <= 63.DB_MAX_OUTPUT_PORT_TYPE
F0N <= 87.DB_MAX_OUTPUT_PORT_TYPE


|MyCPU|ALU:inst|tr:inst14
ADDC => Decoder0.IN0
SUBC => Decoder0.IN1
ANDC => Decoder0.IN2
ORC => Decoder0.IN3
XORC => Decoder0.IN4
NOTC => Decoder0.IN5
INCAC => Decoder0.IN6
DECAC => Decoder0.IN7
S3 <= WideOr0.DB_MAX_OUTPUT_PORT_TYPE
S2 <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
S1 <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
S0 <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
M <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
CN0 <= CN0.DB_MAX_OUTPUT_PORT_TYPE


|MyCPU|ALU:inst|74181:inst2
F1N <= 86.DB_MAX_OUTPUT_PORT_TYPE
A1N => 14.IN0
A1N => 13.IN2
A1N => 44.IN0
S3 => 14.IN1
S3 => 9.IN1
S3 => 24.IN1
S3 => 19.IN1
B1N => 14.IN2
B1N => 28.IN0
B1N => 11.IN1
S2 => 13.IN1
S2 => 8.IN1
S2 => 23.IN1
S2 => 18.IN1
S0 => 11.IN0
S0 => 6.IN0
S0 => 21.IN0
S0 => 16.IN0
S1 => 12.IN1
S1 => 7.IN1
S1 => 22.IN1
S1 => 17.IN1
M => 98.IN0
A0N => 9.IN0
A0N => 8.IN2
A0N => 43.IN0
B0N => 9.IN2
B0N => 27.IN0
B0N => 6.IN1
CN => 66.IN2
CN => 73.IN0
CN => 73.IN3
CN => 69.IN0
CN => 64.IN0
CN => 61.IN4
CN => 61.IN5
AEQB <= 83.DB_MAX_OUTPUT_PORT_TYPE
A3N => 24.IN0
A3N => 23.IN2
A3N => 51.IN0
B3N => 24.IN2
B3N => 25.IN0
B3N => 21.IN1
A2N => 19.IN0
A2N => 18.IN2
A2N => 45.IN0
B2N => 19.IN2
B2N => 31.IN0
B2N => 16.IN1
F2N <= 85.DB_MAX_OUTPUT_PORT_TYPE
F3N <= 84.DB_MAX_OUTPUT_PORT_TYPE
PN <= 60.DB_MAX_OUTPUT_PORT_TYPE
CN4 <= 78.DB_MAX_OUTPUT_PORT_TYPE
GN <= 63.DB_MAX_OUTPUT_PORT_TYPE
F0N <= 87.DB_MAX_OUTPUT_PORT_TYPE


|MyCPU|ALU:inst|74181:inst
F1N <= 86.DB_MAX_OUTPUT_PORT_TYPE
A1N => 14.IN0
A1N => 13.IN2
A1N => 44.IN0
S3 => 14.IN1
S3 => 9.IN1
S3 => 24.IN1
S3 => 19.IN1
B1N => 14.IN2
B1N => 28.IN0
B1N => 11.IN1
S2 => 13.IN1
S2 => 8.IN1
S2 => 23.IN1
S2 => 18.IN1
S0 => 11.IN0
S0 => 6.IN0
S0 => 21.IN0
S0 => 16.IN0
S1 => 12.IN1
S1 => 7.IN1
S1 => 22.IN1
S1 => 17.IN1
M => 98.IN0
A0N => 9.IN0
A0N => 8.IN2
A0N => 43.IN0
B0N => 9.IN2
B0N => 27.IN0
B0N => 6.IN1
CN => 66.IN2
CN => 73.IN0
CN => 73.IN3
CN => 69.IN0
CN => 64.IN0
CN => 61.IN4
CN => 61.IN5
AEQB <= 83.DB_MAX_OUTPUT_PORT_TYPE
A3N => 24.IN0
A3N => 23.IN2
A3N => 51.IN0
B3N => 24.IN2
B3N => 25.IN0
B3N => 21.IN1
A2N => 19.IN0
A2N => 18.IN2
A2N => 45.IN0
B2N => 19.IN2
B2N => 31.IN0
B2N => 16.IN1
F2N <= 85.DB_MAX_OUTPUT_PORT_TYPE
F3N <= 84.DB_MAX_OUTPUT_PORT_TYPE
PN <= 60.DB_MAX_OUTPUT_PORT_TYPE
CN4 <= 78.DB_MAX_OUTPUT_PORT_TYPE
GN <= 63.DB_MAX_OUTPUT_PORT_TYPE
F0N <= 87.DB_MAX_OUTPUT_PORT_TYPE


|MyCPU|ALU:inst|74181:inst3
F1N <= 86.DB_MAX_OUTPUT_PORT_TYPE
A1N => 14.IN0
A1N => 13.IN2
A1N => 44.IN0
S3 => 14.IN1
S3 => 9.IN1
S3 => 24.IN1
S3 => 19.IN1
B1N => 14.IN2
B1N => 28.IN0
B1N => 11.IN1
S2 => 13.IN1
S2 => 8.IN1
S2 => 23.IN1
S2 => 18.IN1
S0 => 11.IN0
S0 => 6.IN0
S0 => 21.IN0
S0 => 16.IN0
S1 => 12.IN1
S1 => 7.IN1
S1 => 22.IN1
S1 => 17.IN1
M => 98.IN0
A0N => 9.IN0
A0N => 8.IN2
A0N => 43.IN0
B0N => 9.IN2
B0N => 27.IN0
B0N => 6.IN1
CN => 66.IN2
CN => 73.IN0
CN => 73.IN3
CN => 69.IN0
CN => 64.IN0
CN => 61.IN4
CN => 61.IN5
AEQB <= 83.DB_MAX_OUTPUT_PORT_TYPE
A3N => 24.IN0
A3N => 23.IN2
A3N => 51.IN0
B3N => 24.IN2
B3N => 25.IN0
B3N => 21.IN1
A2N => 19.IN0
A2N => 18.IN2
A2N => 45.IN0
B2N => 19.IN2
B2N => 31.IN0
B2N => 16.IN1
F2N <= 85.DB_MAX_OUTPUT_PORT_TYPE
F3N <= 84.DB_MAX_OUTPUT_PORT_TYPE
PN <= 60.DB_MAX_OUTPUT_PORT_TYPE
CN4 <= 78.DB_MAX_OUTPUT_PORT_TYPE
GN <= 63.DB_MAX_OUTPUT_PORT_TYPE
F0N <= 87.DB_MAX_OUTPUT_PORT_TYPE


|MyCPU|ALU:inst|74244b:inst5
AY1 <= 1.DB_MAX_OUTPUT_PORT_TYPE
A1 => 1.DATAIN
AGN => 4.IN0
AY2 <= 6.DB_MAX_OUTPUT_PORT_TYPE
A2 => 6.DATAIN
AY3 <= 10.DB_MAX_OUTPUT_PORT_TYPE
A3 => 10.DATAIN
AY4 <= 11.DB_MAX_OUTPUT_PORT_TYPE
A4 => 11.DATAIN
BY4 <= 26.DB_MAX_OUTPUT_PORT_TYPE
B4 => 26.DATAIN
BGN => 41.IN0
BY3 <= 27.DB_MAX_OUTPUT_PORT_TYPE
B3 => 27.DATAIN
BY2 <= 31.DB_MAX_OUTPUT_PORT_TYPE
B2 => 31.DATAIN
BY1 <= 36.DB_MAX_OUTPUT_PORT_TYPE
B1 => 36.DATAIN


|MyCPU|ALU:inst|74244b:inst9
AY1 <= 1.DB_MAX_OUTPUT_PORT_TYPE
A1 => 1.DATAIN
AGN => 4.IN0
AY2 <= 6.DB_MAX_OUTPUT_PORT_TYPE
A2 => 6.DATAIN
AY3 <= 10.DB_MAX_OUTPUT_PORT_TYPE
A3 => 10.DATAIN
AY4 <= 11.DB_MAX_OUTPUT_PORT_TYPE
A4 => 11.DATAIN
BY4 <= 26.DB_MAX_OUTPUT_PORT_TYPE
B4 => 26.DATAIN
BGN => 41.IN0
BY3 <= 27.DB_MAX_OUTPUT_PORT_TYPE
B3 => 27.DATAIN
BY2 <= 31.DB_MAX_OUTPUT_PORT_TYPE
B2 => 31.DATAIN
BY1 <= 36.DB_MAX_OUTPUT_PORT_TYPE
B1 => 36.DATAIN


|MyCPU|ALU:inst|lpm_mult0:inst4
dataa[0] => dataa[0].IN1
dataa[1] => dataa[1].IN1
dataa[2] => dataa[2].IN1
dataa[3] => dataa[3].IN1
dataa[4] => dataa[4].IN1
dataa[5] => dataa[5].IN1
dataa[6] => dataa[6].IN1
dataa[7] => dataa[7].IN1
datab[0] => datab[0].IN1
datab[1] => datab[1].IN1
datab[2] => datab[2].IN1
datab[3] => datab[3].IN1
datab[4] => datab[4].IN1
datab[5] => datab[5].IN1
datab[6] => datab[6].IN1
datab[7] => datab[7].IN1
result[0] <= lpm_mult:lpm_mult_component.result
result[1] <= lpm_mult:lpm_mult_component.result
result[2] <= lpm_mult:lpm_mult_component.result
result[3] <= lpm_mult:lpm_mult_component.result
result[4] <= lpm_mult:lpm_mult_component.result
result[5] <= lpm_mult:lpm_mult_component.result
result[6] <= lpm_mult:lpm_mult_component.result
result[7] <= lpm_mult:lpm_mult_component.result
result[8] <= lpm_mult:lpm_mult_component.result
result[9] <= lpm_mult:lpm_mult_component.result
result[10] <= lpm_mult:lpm_mult_component.result
result[11] <= lpm_mult:lpm_mult_component.result
result[12] <= lpm_mult:lpm_mult_component.result
result[13] <= lpm_mult:lpm_mult_component.result
result[14] <= lpm_mult:lpm_mult_component.result
result[15] <= lpm_mult:lpm_mult_component.result


|MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component
dataa[0] => mult_brq:auto_generated.dataa[0]
dataa[1] => mult_brq:auto_generated.dataa[1]
dataa[2] => mult_brq:auto_generated.dataa[2]
dataa[3] => mult_brq:auto_generated.dataa[3]
dataa[4] => mult_brq:auto_generated.dataa[4]
dataa[5] => mult_brq:auto_generated.dataa[5]
dataa[6] => mult_brq:auto_generated.dataa[6]
dataa[7] => mult_brq:auto_generated.dataa[7]
datab[0] => mult_brq:auto_generated.datab[0]
datab[1] => mult_brq:auto_generated.datab[1]
datab[2] => mult_brq:auto_generated.datab[2]
datab[3] => mult_brq:auto_generated.datab[3]
datab[4] => mult_brq:auto_generated.datab[4]
datab[5] => mult_brq:auto_generated.datab[5]
datab[6] => mult_brq:auto_generated.datab[6]
datab[7] => mult_brq:auto_generated.datab[7]
sum[0] => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clock => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mult_brq:auto_generated.result[0]
result[1] <= mult_brq:auto_generated.result[1]
result[2] <= mult_brq:auto_generated.result[2]
result[3] <= mult_brq:auto_generated.result[3]
result[4] <= mult_brq:auto_generated.result[4]
result[5] <= mult_brq:auto_generated.result[5]
result[6] <= mult_brq:auto_generated.result[6]
result[7] <= mult_brq:auto_generated.result[7]
result[8] <= mult_brq:auto_generated.result[8]
result[9] <= mult_brq:auto_generated.result[9]
result[10] <= mult_brq:auto_generated.result[10]
result[11] <= mult_brq:auto_generated.result[11]
result[12] <= mult_brq:auto_generated.result[12]
result[13] <= mult_brq:auto_generated.result[13]
result[14] <= mult_brq:auto_generated.result[14]
result[15] <= mult_brq:auto_generated.result[15]


|MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated
dataa[0] => _.IN0
dataa[0] => _.IN0
dataa[0] => _.IN0
dataa[0] => _.IN0
dataa[0] => _.IN0
dataa[0] => _.IN0
dataa[0] => _.IN0
dataa[0] => _.IN0
dataa[0] => _.IN0
dataa[0] => _.IN1
dataa[0] => le6a[0].IN1
dataa[0] => le7a[0].IN1
dataa[1] => _.IN0
dataa[1] => _.IN0
dataa[1] => _.IN0
dataa[1] => _.IN0
dataa[1] => _.IN0
dataa[1] => _.IN0
dataa[1] => _.IN0
dataa[1] => _.IN0
dataa[1] => _.IN0
dataa[1] => _.IN1
dataa[1] => _.IN1
dataa[1] => le7a[1].IN1
dataa[2] => _.IN0
dataa[2] => _.IN0
dataa[2] => _.IN0
dataa[2] => _.IN0
dataa[2] => _.IN0
dataa[2] => _.IN0
dataa[2] => _.IN0
dataa[2] => _.IN0
dataa[2] => _.IN0
dataa[2] => _.IN1
dataa[2] => _.IN1
dataa[2] => le7a[2].IN1
dataa[3] => _.IN0
dataa[3] => _.IN0
dataa[3] => _.IN0
dataa[3] => _.IN0
dataa[3] => _.IN0
dataa[3] => _.IN0
dataa[3] => _.IN0
dataa[3] => _.IN0
dataa[3] => _.IN0
dataa[3] => _.IN1
dataa[3] => _.IN1
dataa[3] => le7a[3].IN1
dataa[4] => _.IN0
dataa[4] => _.IN0
dataa[4] => _.IN0
dataa[4] => _.IN0
dataa[4] => _.IN0
dataa[4] => _.IN0
dataa[4] => _.IN0
dataa[4] => _.IN0
dataa[4] => _.IN0
dataa[4] => _.IN1
dataa[4] => _.IN1
dataa[4] => le7a[4].IN1
dataa[5] => _.IN0
dataa[5] => _.IN0
dataa[5] => _.IN0
dataa[5] => _.IN0
dataa[5] => _.IN0
dataa[5] => _.IN0
dataa[5] => _.IN0
dataa[5] => _.IN0
dataa[5] => _.IN0
dataa[5] => _.IN1
dataa[5] => _.IN1
dataa[5] => le7a[5].IN1
dataa[6] => _.IN0
dataa[6] => _.IN0
dataa[6] => _.IN0
dataa[6] => _.IN0
dataa[6] => _.IN0
dataa[6] => _.IN0
dataa[6] => _.IN0
dataa[6] => _.IN0
dataa[6] => _.IN0
dataa[6] => _.IN1
dataa[6] => _.IN1
dataa[6] => le7a[6].IN1
dataa[7] => _.IN0
dataa[7] => _.IN0
dataa[7] => _.IN0
dataa[7] => _.IN0
dataa[7] => _.IN0
dataa[7] => _.IN0
dataa[7] => _.IN0
dataa[7] => _.IN0
dataa[7] => _.IN0
dataa[7] => le6a[8].IN1
dataa[7] => _.IN1
dataa[7] => le7a[7].IN1
datab[0] => cs2a[0].SUM_IN
datab[1] => cs1a[0].SUM_IN
datab[1] => cs1a[0].CIN
datab[1] => cs2a[0].CIN
datab[2] => _.IN0
datab[2] => _.IN1
datab[2] => _.IN1
datab[2] => _.IN0
datab[2] => _.IN0
datab[2] => _.IN0
datab[2] => _.IN0
datab[2] => _.IN1
datab[2] => _.IN1
datab[2] => _.IN0
datab[3] => cs1a[1].IN1
datab[3] => _.IN0
datab[3] => _.IN0
datab[3] => _.IN0
datab[3] => _.IN0
datab[3] => cs2a[1].IN1
datab[3] => _.IN0
datab[3] => _.IN0
datab[3] => _.IN0
datab[3] => _.IN0
datab[4] => _.IN0
datab[4] => _.IN1
datab[4] => _.IN1
datab[4] => _.IN0
datab[4] => _.IN0
datab[4] => _.IN0
datab[4] => _.IN0
datab[4] => _.IN1
datab[4] => _.IN1
datab[4] => _.IN0
datab[5] => cs1a[2].IN1
datab[5] => _.IN0
datab[5] => _.IN0
datab[5] => _.IN0
datab[5] => _.IN0
datab[5] => cs2a[2].IN1
datab[5] => _.IN0
datab[5] => _.IN0
datab[5] => _.IN0
datab[5] => _.IN0
datab[6] => cs1a[3].IN1
datab[6] => cs1a[3].IN1
datab[6] => cs2a[3].IN1
datab[6] => cs2a[3].IN1
datab[7] => le7a[7].IN0
datab[7] => le7a[6].IN0
datab[7] => le7a[5].IN0
datab[7] => le7a[4].IN0
datab[7] => le7a[3].IN0
datab[7] => le7a[2].IN0
datab[7] => le7a[1].IN0
datab[7] => le7a[0].IN0
result[0] <= sft11a[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= sft11a[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= sft11a[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= sft11a[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= sft11a[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= sft11a[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= sft11a[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= sft11a[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= sft11a[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= sft11a[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= sft11a[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= sft11a[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= sft11a[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= sft11a[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= sft11a[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= sft11a[15].DB_MAX_OUTPUT_PORT_TYPE


|MyCPU|ALU:inst|74244b:inst6
AY1 <= 1.DB_MAX_OUTPUT_PORT_TYPE
A1 => 1.DATAIN
AGN => 4.IN0
AY2 <= 6.DB_MAX_OUTPUT_PORT_TYPE
A2 => 6.DATAIN
AY3 <= 10.DB_MAX_OUTPUT_PORT_TYPE
A3 => 10.DATAIN
AY4 <= 11.DB_MAX_OUTPUT_PORT_TYPE
A4 => 11.DATAIN
BY4 <= 26.DB_MAX_OUTPUT_PORT_TYPE
B4 => 26.DATAIN
BGN => 41.IN0
BY3 <= 27.DB_MAX_OUTPUT_PORT_TYPE
B3 => 27.DATAIN
BY2 <= 31.DB_MAX_OUTPUT_PORT_TYPE
B2 => 31.DATAIN
BY1 <= 36.DB_MAX_OUTPUT_PORT_TYPE
B1 => 36.DATAIN


|MyCPU|ALU:inst|74244b:inst10
AY1 <= 1.DB_MAX_OUTPUT_PORT_TYPE
A1 => 1.DATAIN
AGN => 4.IN0
AY2 <= 6.DB_MAX_OUTPUT_PORT_TYPE
A2 => 6.DATAIN
AY3 <= 10.DB_MAX_OUTPUT_PORT_TYPE
A3 => 10.DATAIN
AY4 <= 11.DB_MAX_OUTPUT_PORT_TYPE
A4 => 11.DATAIN
BY4 <= 26.DB_MAX_OUTPUT_PORT_TYPE
B4 => 26.DATAIN
BGN => 41.IN0
BY3 <= 27.DB_MAX_OUTPUT_PORT_TYPE
B3 => 27.DATAIN
BY2 <= 31.DB_MAX_OUTPUT_PORT_TYPE
B2 => 31.DATAIN
BY1 <= 36.DB_MAX_OUTPUT_PORT_TYPE
B1 => 36.DATAIN


|MyCPU|IBUS_X:inst6
Dout[0] <= 74273:inst.Q1
Dout[1] <= 74273:inst.Q2
Dout[2] <= 74273:inst.Q3
Dout[3] <= 74273:inst.Q4
Dout[4] <= 74273:inst.Q5
Dout[5] <= 74273:inst.Q6
Dout[6] <= 74273:inst.Q7
Dout[7] <= 74273:inst.Q8
Dout[8] <= 74273:inst1.Q1
Dout[9] <= 74273:inst1.Q2
Dout[10] <= 74273:inst1.Q3
Dout[11] <= 74273:inst1.Q4
Dout[12] <= 74273:inst1.Q5
Dout[13] <= 74273:inst1.Q6
Dout[14] <= 74273:inst1.Q7
Dout[15] <= 74273:inst1.Q8
DIn[0] => 74273:inst.D1
DIn[1] => 74273:inst.D2
DIn[2] => 74273:inst.D3
DIn[3] => 74273:inst.D4
DIn[4] => 74273:inst.D5
DIn[5] => 74273:inst.D6
DIn[6] => 74273:inst.D7
DIn[7] => 74273:inst.D8
DIn[8] => 74273:inst1.D1
DIn[9] => 74273:inst1.D2
DIn[10] => 74273:inst1.D3
DIn[11] => 74273:inst1.D4
DIn[12] => 74273:inst1.D5
DIn[13] => 74273:inst1.D6
DIn[14] => 74273:inst1.D7
DIn[15] => 74273:inst1.D8
BUS_X => 74273:inst.CLK
BUS_X => 74273:inst1.CLK


|MyCPU|IBUS_X:inst6|74273:inst
Q1 <= 19.DB_MAX_OUTPUT_PORT_TYPE
CLRN => 19.ACLR
CLRN => 18.ACLR
CLRN => 17.ACLR
CLRN => 16.ACLR
CLRN => 15.ACLR
CLRN => 14.ACLR
CLRN => 13.ACLR
CLRN => 12.ACLR
CLK => 19.CLK
CLK => 18.CLK
CLK => 17.CLK
CLK => 16.CLK
CLK => 15.CLK
CLK => 14.CLK
CLK => 13.CLK
CLK => 12.CLK
D1 => 19.DATAIN
Q2 <= 18.DB_MAX_OUTPUT_PORT_TYPE
D2 => 18.DATAIN
Q3 <= 17.DB_MAX_OUTPUT_PORT_TYPE
D3 => 17.DATAIN
Q4 <= 16.DB_MAX_OUTPUT_PORT_TYPE
D4 => 16.DATAIN
Q5 <= 15.DB_MAX_OUTPUT_PORT_TYPE
D5 => 15.DATAIN
Q6 <= 14.DB_MAX_OUTPUT_PORT_TYPE
D6 => 14.DATAIN
Q7 <= 13.DB_MAX_OUTPUT_PORT_TYPE
D7 => 13.DATAIN
Q8 <= 12.DB_MAX_OUTPUT_PORT_TYPE
D8 => 12.DATAIN


|MyCPU|IBUS_X:inst6|74273:inst1
Q1 <= 19.DB_MAX_OUTPUT_PORT_TYPE
CLRN => 19.ACLR
CLRN => 18.ACLR
CLRN => 17.ACLR
CLRN => 16.ACLR
CLRN => 15.ACLR
CLRN => 14.ACLR
CLRN => 13.ACLR
CLRN => 12.ACLR
CLK => 19.CLK
CLK => 18.CLK
CLK => 17.CLK
CLK => 16.CLK
CLK => 15.CLK
CLK => 14.CLK
CLK => 13.CLK
CLK => 12.CLK
D1 => 19.DATAIN
Q2 <= 18.DB_MAX_OUTPUT_PORT_TYPE
D2 => 18.DATAIN
Q3 <= 17.DB_MAX_OUTPUT_PORT_TYPE
D3 => 17.DATAIN
Q4 <= 16.DB_MAX_OUTPUT_PORT_TYPE
D4 => 16.DATAIN
Q5 <= 15.DB_MAX_OUTPUT_PORT_TYPE
D5 => 15.DATAIN
Q6 <= 14.DB_MAX_OUTPUT_PORT_TYPE
D6 => 14.DATAIN
Q7 <= 13.DB_MAX_OUTPUT_PORT_TYPE
D7 => 13.DATAIN
Q8 <= 12.DB_MAX_OUTPUT_PORT_TYPE
D8 => 12.DATAIN


|MyCPU|IBUS_X:inst7
Dout[0] <= 74273:inst.Q1
Dout[1] <= 74273:inst.Q2
Dout[2] <= 74273:inst.Q3
Dout[3] <= 74273:inst.Q4
Dout[4] <= 74273:inst.Q5
Dout[5] <= 74273:inst.Q6
Dout[6] <= 74273:inst.Q7
Dout[7] <= 74273:inst.Q8
Dout[8] <= 74273:inst1.Q1
Dout[9] <= 74273:inst1.Q2
Dout[10] <= 74273:inst1.Q3
Dout[11] <= 74273:inst1.Q4
Dout[12] <= 74273:inst1.Q5
Dout[13] <= 74273:inst1.Q6
Dout[14] <= 74273:inst1.Q7
Dout[15] <= 74273:inst1.Q8
DIn[0] => 74273:inst.D1
DIn[1] => 74273:inst.D2
DIn[2] => 74273:inst.D3
DIn[3] => 74273:inst.D4
DIn[4] => 74273:inst.D5
DIn[5] => 74273:inst.D6
DIn[6] => 74273:inst.D7
DIn[7] => 74273:inst.D8
DIn[8] => 74273:inst1.D1
DIn[9] => 74273:inst1.D2
DIn[10] => 74273:inst1.D3
DIn[11] => 74273:inst1.D4
DIn[12] => 74273:inst1.D5
DIn[13] => 74273:inst1.D6
DIn[14] => 74273:inst1.D7
DIn[15] => 74273:inst1.D8
BUS_X => 74273:inst.CLK
BUS_X => 74273:inst1.CLK


|MyCPU|IBUS_X:inst7|74273:inst
Q1 <= 19.DB_MAX_OUTPUT_PORT_TYPE
CLRN => 19.ACLR
CLRN => 18.ACLR
CLRN => 17.ACLR
CLRN => 16.ACLR
CLRN => 15.ACLR
CLRN => 14.ACLR
CLRN => 13.ACLR
CLRN => 12.ACLR
CLK => 19.CLK
CLK => 18.CLK
CLK => 17.CLK
CLK => 16.CLK
CLK => 15.CLK
CLK => 14.CLK
CLK => 13.CLK
CLK => 12.CLK
D1 => 19.DATAIN
Q2 <= 18.DB_MAX_OUTPUT_PORT_TYPE
D2 => 18.DATAIN
Q3 <= 17.DB_MAX_OUTPUT_PORT_TYPE
D3 => 17.DATAIN
Q4 <= 16.DB_MAX_OUTPUT_PORT_TYPE
D4 => 16.DATAIN
Q5 <= 15.DB_MAX_OUTPUT_PORT_TYPE
D5 => 15.DATAIN
Q6 <= 14.DB_MAX_OUTPUT_PORT_TYPE
D6 => 14.DATAIN
Q7 <= 13.DB_MAX_OUTPUT_PORT_TYPE
D7 => 13.DATAIN
Q8 <= 12.DB_MAX_OUTPUT_PORT_TYPE
D8 => 12.DATAIN


|MyCPU|IBUS_X:inst7|74273:inst1
Q1 <= 19.DB_MAX_OUTPUT_PORT_TYPE
CLRN => 19.ACLR
CLRN => 18.ACLR
CLRN => 17.ACLR
CLRN => 16.ACLR
CLRN => 15.ACLR
CLRN => 14.ACLR
CLRN => 13.ACLR
CLRN => 12.ACLR
CLK => 19.CLK
CLK => 18.CLK
CLK => 17.CLK
CLK => 16.CLK
CLK => 15.CLK
CLK => 14.CLK
CLK => 13.CLK
CLK => 12.CLK
D1 => 19.DATAIN
Q2 <= 18.DB_MAX_OUTPUT_PORT_TYPE
D2 => 18.DATAIN
Q3 <= 17.DB_MAX_OUTPUT_PORT_TYPE
D3 => 17.DATAIN
Q4 <= 16.DB_MAX_OUTPUT_PORT_TYPE
D4 => 16.DATAIN
Q5 <= 15.DB_MAX_OUTPUT_PORT_TYPE
D5 => 15.DATAIN
Q6 <= 14.DB_MAX_OUTPUT_PORT_TYPE
D6 => 14.DATAIN
Q7 <= 13.DB_MAX_OUTPUT_PORT_TYPE
D7 => 13.DATAIN
Q8 <= 12.DB_MAX_OUTPUT_PORT_TYPE
D8 => 12.DATAIN


|MyCPU|MDR_MUX:inst14
DBUS_OUT[0] <= 74244:inst11.1Y1
DBUS_OUT[1] <= 74244:inst11.1Y2
DBUS_OUT[2] <= 74244:inst11.1Y3
DBUS_OUT[3] <= 74244:inst11.1Y4
DBUS_OUT[4] <= 74244:inst11.2Y1
DBUS_OUT[5] <= 74244:inst11.2Y2
DBUS_OUT[6] <= 74244:inst11.2Y3
DBUS_OUT[7] <= 74244:inst11.2Y4
DBUS_OUT[8] <= 74244:inst12.1Y1
DBUS_OUT[9] <= 74244:inst12.1Y2
DBUS_OUT[10] <= 74244:inst12.1Y3
DBUS_OUT[11] <= 74244:inst12.1Y4
DBUS_OUT[12] <= 74244:inst12.2Y1
DBUS_OUT[13] <= 74244:inst12.2Y2
DBUS_OUT[14] <= 74244:inst12.2Y3
DBUS_OUT[15] <= 74244:inst12.2Y4
DBUS[0] => 74244:inst.1A1
DBUS[1] => 74244:inst.1A2
DBUS[2] => 74244:inst.1A3
DBUS[3] => 74244:inst.1A4
DBUS[4] => 74244:inst.2A1
DBUS[5] => 74244:inst.2A2
DBUS[6] => 74244:inst.2A3
DBUS[7] => 74244:inst.2A4
DBUS[8] => 74244:inst1.1A1
DBUS[9] => 74244:inst1.1A2
DBUS[10] => 74244:inst1.1A3
DBUS[11] => 74244:inst1.1A4
DBUS[12] => 74244:inst1.2A1
DBUS[13] => 74244:inst1.2A2
DBUS[14] => 74244:inst1.2A3
DBUS[15] => 74244:inst1.2A4
I_DBUS => inst5.IN0
I_DBUS => 74244:inst3.1GN
I_DBUS => 74244:inst3.2GN
I_DBUS => 74244:inst4.1GN
I_DBUS => 74244:inst4.2GN
IBUS[0] => 74244:inst3.1A1
IBUS[1] => 74244:inst3.1A2
IBUS[2] => 74244:inst3.1A3
IBUS[3] => 74244:inst3.1A4
IBUS[4] => 74244:inst3.2A1
IBUS[5] => 74244:inst3.2A2
IBUS[6] => 74244:inst3.2A3
IBUS[7] => 74244:inst3.2A4
IBUS[8] => 74244:inst4.1A1
IBUS[9] => 74244:inst4.1A2
IBUS[10] => 74244:inst4.1A3
IBUS[11] => 74244:inst4.1A4
IBUS[12] => 74244:inst4.2A1
IBUS[13] => 74244:inst4.2A2
IBUS[14] => 74244:inst4.2A3
IBUS[15] => 74244:inst4.2A4
BUS_MDR => 74273:inst2.CLK
BUS_MDR => 74273:inst33.CLK
MDR_DBUS => inst9.IN0
IBUS_OUT[0] <= 74244:inst7.1Y1
IBUS_OUT[1] <= 74244:inst7.1Y2
IBUS_OUT[2] <= 74244:inst7.1Y3
IBUS_OUT[3] <= 74244:inst7.1Y4
IBUS_OUT[4] <= 74244:inst7.2Y1
IBUS_OUT[5] <= 74244:inst7.2Y2
IBUS_OUT[6] <= 74244:inst7.2Y3
IBUS_OUT[7] <= 74244:inst7.2Y4
IBUS_OUT[8] <= 74244:inst6.1Y1
IBUS_OUT[9] <= 74244:inst6.1Y2
IBUS_OUT[10] <= 74244:inst6.1Y3
IBUS_OUT[11] <= 74244:inst6.1Y4
IBUS_OUT[12] <= 74244:inst6.2Y1
IBUS_OUT[13] <= 74244:inst6.2Y2
IBUS_OUT[14] <= 74244:inst6.2Y3
IBUS_OUT[15] <= 74244:inst6.2Y4
MDR_IBUS => inst10.IN0


|MyCPU|MDR_MUX:inst14|74244:inst11
2Y4 <= 26.DB_MAX_OUTPUT_PORT_TYPE
2A4 => 26.DATAIN
2GN => 33.IN0
2Y3 <= 27.DB_MAX_OUTPUT_PORT_TYPE
2A3 => 27.DATAIN
2Y2 <= 31.DB_MAX_OUTPUT_PORT_TYPE
2A2 => 31.DATAIN
2Y1 <= 36.DB_MAX_OUTPUT_PORT_TYPE
2A1 => 36.DATAIN
1Y1 <= 1.DB_MAX_OUTPUT_PORT_TYPE
1A1 => 1.DATAIN
1GN => 4.IN0
1Y2 <= 6.DB_MAX_OUTPUT_PORT_TYPE
1A2 => 6.DATAIN
1Y3 <= 10.DB_MAX_OUTPUT_PORT_TYPE
1A3 => 10.DATAIN
1Y4 <= 11.DB_MAX_OUTPUT_PORT_TYPE
1A4 => 11.DATAIN


|MyCPU|MDR_MUX:inst14|74273:inst2
Q1 <= 19.DB_MAX_OUTPUT_PORT_TYPE
CLRN => 19.ACLR
CLRN => 18.ACLR
CLRN => 17.ACLR
CLRN => 16.ACLR
CLRN => 15.ACLR
CLRN => 14.ACLR
CLRN => 13.ACLR
CLRN => 12.ACLR
CLK => 19.CLK
CLK => 18.CLK
CLK => 17.CLK
CLK => 16.CLK
CLK => 15.CLK
CLK => 14.CLK
CLK => 13.CLK
CLK => 12.CLK
D1 => 19.DATAIN
Q2 <= 18.DB_MAX_OUTPUT_PORT_TYPE
D2 => 18.DATAIN
Q3 <= 17.DB_MAX_OUTPUT_PORT_TYPE
D3 => 17.DATAIN
Q4 <= 16.DB_MAX_OUTPUT_PORT_TYPE
D4 => 16.DATAIN
Q5 <= 15.DB_MAX_OUTPUT_PORT_TYPE
D5 => 15.DATAIN
Q6 <= 14.DB_MAX_OUTPUT_PORT_TYPE
D6 => 14.DATAIN
Q7 <= 13.DB_MAX_OUTPUT_PORT_TYPE
D7 => 13.DATAIN
Q8 <= 12.DB_MAX_OUTPUT_PORT_TYPE
D8 => 12.DATAIN


|MyCPU|MDR_MUX:inst14|74244:inst
2Y4 <= 26.DB_MAX_OUTPUT_PORT_TYPE
2A4 => 26.DATAIN
2GN => 33.IN0
2Y3 <= 27.DB_MAX_OUTPUT_PORT_TYPE
2A3 => 27.DATAIN
2Y2 <= 31.DB_MAX_OUTPUT_PORT_TYPE
2A2 => 31.DATAIN
2Y1 <= 36.DB_MAX_OUTPUT_PORT_TYPE
2A1 => 36.DATAIN
1Y1 <= 1.DB_MAX_OUTPUT_PORT_TYPE
1A1 => 1.DATAIN
1GN => 4.IN0
1Y2 <= 6.DB_MAX_OUTPUT_PORT_TYPE
1A2 => 6.DATAIN
1Y3 <= 10.DB_MAX_OUTPUT_PORT_TYPE
1A3 => 10.DATAIN
1Y4 <= 11.DB_MAX_OUTPUT_PORT_TYPE
1A4 => 11.DATAIN


|MyCPU|MDR_MUX:inst14|74244:inst3
2Y4 <= 26.DB_MAX_OUTPUT_PORT_TYPE
2A4 => 26.DATAIN
2GN => 33.IN0
2Y3 <= 27.DB_MAX_OUTPUT_PORT_TYPE
2A3 => 27.DATAIN
2Y2 <= 31.DB_MAX_OUTPUT_PORT_TYPE
2A2 => 31.DATAIN
2Y1 <= 36.DB_MAX_OUTPUT_PORT_TYPE
2A1 => 36.DATAIN
1Y1 <= 1.DB_MAX_OUTPUT_PORT_TYPE
1A1 => 1.DATAIN
1GN => 4.IN0
1Y2 <= 6.DB_MAX_OUTPUT_PORT_TYPE
1A2 => 6.DATAIN
1Y3 <= 10.DB_MAX_OUTPUT_PORT_TYPE
1A3 => 10.DATAIN
1Y4 <= 11.DB_MAX_OUTPUT_PORT_TYPE
1A4 => 11.DATAIN


|MyCPU|MDR_MUX:inst14|74244:inst12
2Y4 <= 26.DB_MAX_OUTPUT_PORT_TYPE
2A4 => 26.DATAIN
2GN => 33.IN0
2Y3 <= 27.DB_MAX_OUTPUT_PORT_TYPE
2A3 => 27.DATAIN
2Y2 <= 31.DB_MAX_OUTPUT_PORT_TYPE
2A2 => 31.DATAIN
2Y1 <= 36.DB_MAX_OUTPUT_PORT_TYPE
2A1 => 36.DATAIN
1Y1 <= 1.DB_MAX_OUTPUT_PORT_TYPE
1A1 => 1.DATAIN
1GN => 4.IN0
1Y2 <= 6.DB_MAX_OUTPUT_PORT_TYPE
1A2 => 6.DATAIN
1Y3 <= 10.DB_MAX_OUTPUT_PORT_TYPE
1A3 => 10.DATAIN
1Y4 <= 11.DB_MAX_OUTPUT_PORT_TYPE
1A4 => 11.DATAIN


|MyCPU|MDR_MUX:inst14|74273:inst33
Q1 <= 19.DB_MAX_OUTPUT_PORT_TYPE
CLRN => 19.ACLR
CLRN => 18.ACLR
CLRN => 17.ACLR
CLRN => 16.ACLR
CLRN => 15.ACLR
CLRN => 14.ACLR
CLRN => 13.ACLR
CLRN => 12.ACLR
CLK => 19.CLK
CLK => 18.CLK
CLK => 17.CLK
CLK => 16.CLK
CLK => 15.CLK
CLK => 14.CLK
CLK => 13.CLK
CLK => 12.CLK
D1 => 19.DATAIN
Q2 <= 18.DB_MAX_OUTPUT_PORT_TYPE
D2 => 18.DATAIN
Q3 <= 17.DB_MAX_OUTPUT_PORT_TYPE
D3 => 17.DATAIN
Q4 <= 16.DB_MAX_OUTPUT_PORT_TYPE
D4 => 16.DATAIN
Q5 <= 15.DB_MAX_OUTPUT_PORT_TYPE
D5 => 15.DATAIN
Q6 <= 14.DB_MAX_OUTPUT_PORT_TYPE
D6 => 14.DATAIN
Q7 <= 13.DB_MAX_OUTPUT_PORT_TYPE
D7 => 13.DATAIN
Q8 <= 12.DB_MAX_OUTPUT_PORT_TYPE
D8 => 12.DATAIN


|MyCPU|MDR_MUX:inst14|74244:inst1
2Y4 <= 26.DB_MAX_OUTPUT_PORT_TYPE
2A4 => 26.DATAIN
2GN => 33.IN0
2Y3 <= 27.DB_MAX_OUTPUT_PORT_TYPE
2A3 => 27.DATAIN
2Y2 <= 31.DB_MAX_OUTPUT_PORT_TYPE
2A2 => 31.DATAIN
2Y1 <= 36.DB_MAX_OUTPUT_PORT_TYPE
2A1 => 36.DATAIN
1Y1 <= 1.DB_MAX_OUTPUT_PORT_TYPE
1A1 => 1.DATAIN
1GN => 4.IN0
1Y2 <= 6.DB_MAX_OUTPUT_PORT_TYPE
1A2 => 6.DATAIN
1Y3 <= 10.DB_MAX_OUTPUT_PORT_TYPE
1A3 => 10.DATAIN
1Y4 <= 11.DB_MAX_OUTPUT_PORT_TYPE
1A4 => 11.DATAIN


|MyCPU|MDR_MUX:inst14|74244:inst4
2Y4 <= 26.DB_MAX_OUTPUT_PORT_TYPE
2A4 => 26.DATAIN
2GN => 33.IN0
2Y3 <= 27.DB_MAX_OUTPUT_PORT_TYPE
2A3 => 27.DATAIN
2Y2 <= 31.DB_MAX_OUTPUT_PORT_TYPE
2A2 => 31.DATAIN
2Y1 <= 36.DB_MAX_OUTPUT_PORT_TYPE
2A1 => 36.DATAIN
1Y1 <= 1.DB_MAX_OUTPUT_PORT_TYPE
1A1 => 1.DATAIN
1GN => 4.IN0
1Y2 <= 6.DB_MAX_OUTPUT_PORT_TYPE
1A2 => 6.DATAIN
1Y3 <= 10.DB_MAX_OUTPUT_PORT_TYPE
1A3 => 10.DATAIN
1Y4 <= 11.DB_MAX_OUTPUT_PORT_TYPE
1A4 => 11.DATAIN


|MyCPU|MDR_MUX:inst14|74244:inst7
2Y4 <= 26.DB_MAX_OUTPUT_PORT_TYPE
2A4 => 26.DATAIN
2GN => 33.IN0
2Y3 <= 27.DB_MAX_OUTPUT_PORT_TYPE
2A3 => 27.DATAIN
2Y2 <= 31.DB_MAX_OUTPUT_PORT_TYPE
2A2 => 31.DATAIN
2Y1 <= 36.DB_MAX_OUTPUT_PORT_TYPE
2A1 => 36.DATAIN
1Y1 <= 1.DB_MAX_OUTPUT_PORT_TYPE
1A1 => 1.DATAIN
1GN => 4.IN0
1Y2 <= 6.DB_MAX_OUTPUT_PORT_TYPE
1A2 => 6.DATAIN
1Y3 <= 10.DB_MAX_OUTPUT_PORT_TYPE
1A3 => 10.DATAIN
1Y4 <= 11.DB_MAX_OUTPUT_PORT_TYPE
1A4 => 11.DATAIN


|MyCPU|MDR_MUX:inst14|74244:inst6
2Y4 <= 26.DB_MAX_OUTPUT_PORT_TYPE
2A4 => 26.DATAIN
2GN => 33.IN0
2Y3 <= 27.DB_MAX_OUTPUT_PORT_TYPE
2A3 => 27.DATAIN
2Y2 <= 31.DB_MAX_OUTPUT_PORT_TYPE
2A2 => 31.DATAIN
2Y1 <= 36.DB_MAX_OUTPUT_PORT_TYPE
2A1 => 36.DATAIN
1Y1 <= 1.DB_MAX_OUTPUT_PORT_TYPE
1A1 => 1.DATAIN
1GN => 4.IN0
1Y2 <= 6.DB_MAX_OUTPUT_PORT_TYPE
1A2 => 6.DATAIN
1Y3 <= 10.DB_MAX_OUTPUT_PORT_TYPE
1A3 => 10.DATAIN
1Y4 <= 11.DB_MAX_OUTPUT_PORT_TYPE
1A4 => 11.DATAIN


|MyCPU|Memory:inst24
A_plus[0] <= M_ctrl:inst.A_plus[0]
A_plus[1] <= M_ctrl:inst.A_plus[1]
A_plus[2] <= M_ctrl:inst.A_plus[2]
A_plus[3] <= M_ctrl:inst.A_plus[3]
A_plus[4] <= M_ctrl:inst.A_plus[4]
A_plus[5] <= M_ctrl:inst.A_plus[5]
A_plus[6] <= M_ctrl:inst.A_plus[6]
A_plus[7] <= M_ctrl:inst.A_plus[7]
A_plus[8] <= M_ctrl:inst.A_plus[8]
A_plus[9] <= M_ctrl:inst.A_plus[9]
A_plus[10] <= M_ctrl:inst.A_plus[10]
A_plus[11] <= M_ctrl:inst.A_plus[11]
A_plus[12] <= M_ctrl:inst.A_plus[12]
A_plus[13] <= M_ctrl:inst.A_plus[13]
A_plus[14] <= M_ctrl:inst.A_plus[14]
A_plus[15] <= M_ctrl:inst.A_plus[15]
W_B => M_ctrl:inst.W_B
W_B => inst15.IN0
W_B => inst14.IN0
ABUS[0] => M_ctrl:inst.ABUS[0]
ABUS[1] => M_ctrl:inst.ABUS[1]
ABUS[1] => LPM_RAM_DQ:inst1.address[0]
ABUS[2] => M_ctrl:inst.ABUS[2]
ABUS[2] => LPM_RAM_DQ:inst1.address[1]
ABUS[3] => M_ctrl:inst.ABUS[3]
ABUS[3] => LPM_RAM_DQ:inst1.address[2]
ABUS[4] => M_ctrl:inst.ABUS[4]
ABUS[4] => LPM_RAM_DQ:inst1.address[3]
ABUS[5] => M_ctrl:inst.ABUS[5]
ABUS[5] => LPM_RAM_DQ:inst1.address[4]
ABUS[6] => M_ctrl:inst.ABUS[6]
ABUS[6] => LPM_RAM_DQ:inst1.address[5]
ABUS[7] => M_ctrl:inst.ABUS[7]
ABUS[7] => LPM_RAM_DQ:inst1.address[6]
ABUS[8] => M_ctrl:inst.ABUS[8]
ABUS[8] => LPM_RAM_DQ:inst1.address[7]
ABUS[9] => M_ctrl:inst.ABUS[9]
ABUS[9] => LPM_RAM_DQ:inst1.address[8]
ABUS[10] => M_ctrl:inst.ABUS[10]
ABUS[10] => LPM_RAM_DQ:inst1.address[9]
ABUS[11] => M_ctrl:inst.ABUS[11]
ABUS[11] => LPM_RAM_DQ:inst1.address[10]
ABUS[12] => M_ctrl:inst.ABUS[12]
ABUS[12] => LPM_RAM_DQ:inst1.address[11]
ABUS[13] => M_ctrl:inst.ABUS[13]
ABUS[13] => LPM_RAM_DQ:inst1.address[12]
ABUS[14] => M_ctrl:inst.ABUS[14]
ABUS[14] => LPM_RAM_DQ:inst1.address[13]
ABUS[15] => M_ctrl:inst.ABUS[15]
ABUS[15] => LPM_RAM_DQ:inst1.address[14]
DBUS[0] => M_ctrl:inst.DBUS[0]
DBUS[1] => M_ctrl:inst.DBUS[1]
DBUS[2] => M_ctrl:inst.DBUS[2]
DBUS[3] => M_ctrl:inst.DBUS[3]
DBUS[4] => M_ctrl:inst.DBUS[4]
DBUS[5] => M_ctrl:inst.DBUS[5]
DBUS[6] => M_ctrl:inst.DBUS[6]
DBUS[7] => M_ctrl:inst.DBUS[7]
DBUS[8] => M_ctrl:inst.DBUS[8]
DBUS[9] => M_ctrl:inst.DBUS[9]
DBUS[10] => M_ctrl:inst.DBUS[10]
DBUS[11] => M_ctrl:inst.DBUS[11]
DBUS[12] => M_ctrl:inst.DBUS[12]
DBUS[13] => M_ctrl:inst.DBUS[13]
DBUS[14] => M_ctrl:inst.DBUS[14]
DBUS[15] => M_ctrl:inst.DBUS[15]
clk => LPM_RAM_DQ:inst2.inclock
clk => LPM_RAM_DQ:inst1.inclock
MWR => inst12.IN1
MWR => inst15.IN1
MRD => inst10.IN1
MRD => inst14.IN1
MRD => X_IBUS:inst5.X_IBUS
DBUS_OUT[0] <= X_IBUS:inst5.Dout[0]
DBUS_OUT[1] <= X_IBUS:inst5.Dout[1]
DBUS_OUT[2] <= X_IBUS:inst5.Dout[2]
DBUS_OUT[3] <= X_IBUS:inst5.Dout[3]
DBUS_OUT[4] <= X_IBUS:inst5.Dout[4]
DBUS_OUT[5] <= X_IBUS:inst5.Dout[5]
DBUS_OUT[6] <= X_IBUS:inst5.Dout[6]
DBUS_OUT[7] <= X_IBUS:inst5.Dout[7]
DBUS_OUT[8] <= X_IBUS:inst5.Dout[8]
DBUS_OUT[9] <= X_IBUS:inst5.Dout[9]
DBUS_OUT[10] <= X_IBUS:inst5.Dout[10]
DBUS_OUT[11] <= X_IBUS:inst5.Dout[11]
DBUS_OUT[12] <= X_IBUS:inst5.Dout[12]
DBUS_OUT[13] <= X_IBUS:inst5.Dout[13]
DBUS_OUT[14] <= X_IBUS:inst5.Dout[14]
DBUS_OUT[15] <= X_IBUS:inst5.Dout[15]


|MyCPU|Memory:inst24|M_ctrl:inst
W_B => always0.IN0
ABUS[0] => always0.IN1
ABUS[0] => Add0.IN32
ABUS[0] => A_plus.DATAA
ABUS[0] => DBUS_.OUTPUTSELECT
ABUS[0] => DBUS_.OUTPUTSELECT
ABUS[0] => DBUS_.OUTPUTSELECT
ABUS[0] => DBUS_.OUTPUTSELECT
ABUS[0] => DBUS_.OUTPUTSELECT
ABUS[0] => DBUS_.OUTPUTSELECT
ABUS[0] => DBUS_.OUTPUTSELECT
ABUS[0] => DBUS_.OUTPUTSELECT
ABUS[0] => DBUS_.OUTPUTSELECT
ABUS[0] => DBUS_.OUTPUTSELECT
ABUS[0] => DBUS_.OUTPUTSELECT
ABUS[0] => DBUS_.OUTPUTSELECT
ABUS[0] => DBUS_.OUTPUTSELECT
ABUS[0] => DBUS_.OUTPUTSELECT
ABUS[0] => DBUS_.OUTPUTSELECT
ABUS[0] => DBUS_.OUTPUTSELECT
ABUS[1] => Add0.IN31
ABUS[1] => A_plus.DATAA
ABUS[2] => Add0.IN30
ABUS[2] => A_plus.DATAA
ABUS[3] => Add0.IN29
ABUS[3] => A_plus.DATAA
ABUS[4] => Add0.IN28
ABUS[4] => A_plus.DATAA
ABUS[5] => Add0.IN27
ABUS[5] => A_plus.DATAA
ABUS[6] => Add0.IN26
ABUS[6] => A_plus.DATAA
ABUS[7] => Add0.IN25
ABUS[7] => A_plus.DATAA
ABUS[8] => Add0.IN24
ABUS[8] => A_plus.DATAA
ABUS[9] => Add0.IN23
ABUS[9] => A_plus.DATAA
ABUS[10] => Add0.IN22
ABUS[10] => A_plus.DATAA
ABUS[11] => Add0.IN21
ABUS[11] => A_plus.DATAA
ABUS[12] => Add0.IN20
ABUS[12] => A_plus.DATAA
ABUS[13] => Add0.IN19
ABUS[13] => A_plus.DATAA
ABUS[14] => Add0.IN18
ABUS[14] => A_plus.DATAA
ABUS[15] => Add0.IN17
ABUS[15] => A_plus.DATAA
DBUS[0] => Dout.DATAB
DBUS[0] => Dout.DATAA
DBUS[1] => Dout.DATAB
DBUS[1] => Dout.DATAA
DBUS[2] => Dout.DATAB
DBUS[2] => Dout.DATAA
DBUS[3] => Dout.DATAB
DBUS[3] => Dout.DATAA
DBUS[4] => Dout.DATAB
DBUS[4] => Dout.DATAA
DBUS[5] => Dout.DATAB
DBUS[5] => Dout.DATAA
DBUS[6] => Dout.DATAB
DBUS[6] => Dout.DATAA
DBUS[7] => Dout.DATAB
DBUS[7] => Dout.DATAA
DBUS[8] => Dout.DATAA
DBUS[8] => Dout.DATAB
DBUS[9] => Dout.DATAA
DBUS[9] => Dout.DATAB
DBUS[10] => Dout.DATAA
DBUS[10] => Dout.DATAB
DBUS[11] => Dout.DATAA
DBUS[11] => Dout.DATAB
DBUS[12] => Dout.DATAA
DBUS[12] => Dout.DATAB
DBUS[13] => Dout.DATAA
DBUS[13] => Dout.DATAB
DBUS[14] => Dout.DATAA
DBUS[14] => Dout.DATAB
DBUS[15] => Dout.DATAA
DBUS[15] => Dout.DATAB
Q[0] => DBUS_.DATAB
Q[0] => DBUS_.DATAA
Q[1] => DBUS_.DATAB
Q[1] => DBUS_.DATAA
Q[2] => DBUS_.DATAB
Q[2] => DBUS_.DATAA
Q[3] => DBUS_.DATAB
Q[3] => DBUS_.DATAA
Q[4] => DBUS_.DATAB
Q[4] => DBUS_.DATAA
Q[5] => DBUS_.DATAB
Q[5] => DBUS_.DATAA
Q[6] => DBUS_.DATAB
Q[6] => DBUS_.DATAA
Q[7] => DBUS_.DATAB
Q[7] => DBUS_.DATAA
Q[8] => DBUS_.DATAA
Q[8] => DBUS_.DATAB
Q[9] => DBUS_.DATAA
Q[9] => DBUS_.DATAB
Q[10] => DBUS_.DATAA
Q[10] => DBUS_.DATAB
Q[11] => DBUS_.DATAA
Q[11] => DBUS_.DATAB
Q[12] => DBUS_.DATAA
Q[12] => DBUS_.DATAB
Q[13] => DBUS_.DATAA
Q[13] => DBUS_.DATAB
Q[14] => DBUS_.DATAA
Q[14] => DBUS_.DATAB
Q[15] => DBUS_.DATAA
Q[15] => DBUS_.DATAB
A_plus[0] <= A_plus.DB_MAX_OUTPUT_PORT_TYPE
A_plus[1] <= A_plus.DB_MAX_OUTPUT_PORT_TYPE
A_plus[2] <= A_plus.DB_MAX_OUTPUT_PORT_TYPE
A_plus[3] <= A_plus.DB_MAX_OUTPUT_PORT_TYPE
A_plus[4] <= A_plus.DB_MAX_OUTPUT_PORT_TYPE
A_plus[5] <= A_plus.DB_MAX_OUTPUT_PORT_TYPE
A_plus[6] <= A_plus.DB_MAX_OUTPUT_PORT_TYPE
A_plus[7] <= A_plus.DB_MAX_OUTPUT_PORT_TYPE
A_plus[8] <= A_plus.DB_MAX_OUTPUT_PORT_TYPE
A_plus[9] <= A_plus.DB_MAX_OUTPUT_PORT_TYPE
A_plus[10] <= A_plus.DB_MAX_OUTPUT_PORT_TYPE
A_plus[11] <= A_plus.DB_MAX_OUTPUT_PORT_TYPE
A_plus[12] <= A_plus.DB_MAX_OUTPUT_PORT_TYPE
A_plus[13] <= A_plus.DB_MAX_OUTPUT_PORT_TYPE
A_plus[14] <= A_plus.DB_MAX_OUTPUT_PORT_TYPE
A_plus[15] <= A_plus.DB_MAX_OUTPUT_PORT_TYPE
DBUS_[0] <= DBUS_.DB_MAX_OUTPUT_PORT_TYPE
DBUS_[1] <= DBUS_.DB_MAX_OUTPUT_PORT_TYPE
DBUS_[2] <= DBUS_.DB_MAX_OUTPUT_PORT_TYPE
DBUS_[3] <= DBUS_.DB_MAX_OUTPUT_PORT_TYPE
DBUS_[4] <= DBUS_.DB_MAX_OUTPUT_PORT_TYPE
DBUS_[5] <= DBUS_.DB_MAX_OUTPUT_PORT_TYPE
DBUS_[6] <= DBUS_.DB_MAX_OUTPUT_PORT_TYPE
DBUS_[7] <= DBUS_.DB_MAX_OUTPUT_PORT_TYPE
DBUS_[8] <= DBUS_.DB_MAX_OUTPUT_PORT_TYPE
DBUS_[9] <= DBUS_.DB_MAX_OUTPUT_PORT_TYPE
DBUS_[10] <= DBUS_.DB_MAX_OUTPUT_PORT_TYPE
DBUS_[11] <= DBUS_.DB_MAX_OUTPUT_PORT_TYPE
DBUS_[12] <= DBUS_.DB_MAX_OUTPUT_PORT_TYPE
DBUS_[13] <= DBUS_.DB_MAX_OUTPUT_PORT_TYPE
DBUS_[14] <= DBUS_.DB_MAX_OUTPUT_PORT_TYPE
DBUS_[15] <= DBUS_.DB_MAX_OUTPUT_PORT_TYPE
Dout[0] <= Dout.DB_MAX_OUTPUT_PORT_TYPE
Dout[1] <= Dout.DB_MAX_OUTPUT_PORT_TYPE
Dout[2] <= Dout.DB_MAX_OUTPUT_PORT_TYPE
Dout[3] <= Dout.DB_MAX_OUTPUT_PORT_TYPE
Dout[4] <= Dout.DB_MAX_OUTPUT_PORT_TYPE
Dout[5] <= Dout.DB_MAX_OUTPUT_PORT_TYPE
Dout[6] <= Dout.DB_MAX_OUTPUT_PORT_TYPE
Dout[7] <= Dout.DB_MAX_OUTPUT_PORT_TYPE
Dout[8] <= Dout.DB_MAX_OUTPUT_PORT_TYPE
Dout[9] <= Dout.DB_MAX_OUTPUT_PORT_TYPE
Dout[10] <= Dout.DB_MAX_OUTPUT_PORT_TYPE
Dout[11] <= Dout.DB_MAX_OUTPUT_PORT_TYPE
Dout[12] <= Dout.DB_MAX_OUTPUT_PORT_TYPE
Dout[13] <= Dout.DB_MAX_OUTPUT_PORT_TYPE
Dout[14] <= Dout.DB_MAX_OUTPUT_PORT_TYPE
Dout[15] <= Dout.DB_MAX_OUTPUT_PORT_TYPE


|MyCPU|Memory:inst24|LPM_RAM_DQ:inst2
data[0] => altram:sram.data[0]
data[1] => altram:sram.data[1]
data[2] => altram:sram.data[2]
data[3] => altram:sram.data[3]
data[4] => altram:sram.data[4]
data[5] => altram:sram.data[5]
data[6] => altram:sram.data[6]
data[7] => altram:sram.data[7]
address[0] => altram:sram.address[0]
address[1] => altram:sram.address[1]
address[2] => altram:sram.address[2]
address[3] => altram:sram.address[3]
address[4] => altram:sram.address[4]
address[5] => altram:sram.address[5]
address[6] => altram:sram.address[6]
address[7] => altram:sram.address[7]
address[8] => altram:sram.address[8]
address[9] => altram:sram.address[9]
address[10] => altram:sram.address[10]
address[11] => altram:sram.address[11]
address[12] => altram:sram.address[12]
address[13] => altram:sram.address[13]
address[14] => altram:sram.address[14]
inclock => altram:sram.clocki
outclock => altram:sram.clocko
we => altram:sram.we
q[0] <= altram:sram.q[0]
q[1] <= altram:sram.q[1]
q[2] <= altram:sram.q[2]
q[3] <= altram:sram.q[3]
q[4] <= altram:sram.q[4]
q[5] <= altram:sram.q[5]
q[6] <= altram:sram.q[6]
q[7] <= altram:sram.q[7]


|MyCPU|Memory:inst24|LPM_RAM_DQ:inst2|altram:sram
we => _.IN0
data[0] => altsyncram:ram_block.data_a[0]
data[1] => altsyncram:ram_block.data_a[1]
data[2] => altsyncram:ram_block.data_a[2]
data[3] => altsyncram:ram_block.data_a[3]
data[4] => altsyncram:ram_block.data_a[4]
data[5] => altsyncram:ram_block.data_a[5]
data[6] => altsyncram:ram_block.data_a[6]
data[7] => altsyncram:ram_block.data_a[7]
address[0] => altsyncram:ram_block.address_a[0]
address[1] => altsyncram:ram_block.address_a[1]
address[2] => altsyncram:ram_block.address_a[2]
address[3] => altsyncram:ram_block.address_a[3]
address[4] => altsyncram:ram_block.address_a[4]
address[5] => altsyncram:ram_block.address_a[5]
address[6] => altsyncram:ram_block.address_a[6]
address[7] => altsyncram:ram_block.address_a[7]
address[8] => altsyncram:ram_block.address_a[8]
address[9] => altsyncram:ram_block.address_a[9]
address[10] => altsyncram:ram_block.address_a[10]
address[11] => altsyncram:ram_block.address_a[11]
address[12] => altsyncram:ram_block.address_a[12]
address[13] => altsyncram:ram_block.address_a[13]
address[14] => altsyncram:ram_block.address_a[14]
clocki => altsyncram:ram_block.clock0
clocko => altsyncram:ram_block.clock1
be => _.IN1
q[0] <= altsyncram:ram_block.q_a[0]
q[1] <= altsyncram:ram_block.q_a[1]
q[2] <= altsyncram:ram_block.q_a[2]
q[3] <= altsyncram:ram_block.q_a[3]
q[4] <= altsyncram:ram_block.q_a[4]
q[5] <= altsyncram:ram_block.q_a[5]
q[6] <= altsyncram:ram_block.q_a[6]
q[7] <= altsyncram:ram_block.q_a[7]


|MyCPU|Memory:inst24|LPM_RAM_DQ:inst2|altram:sram|altsyncram:ram_block
wren_a => altsyncram_1c91:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_1c91:auto_generated.data_a[0]
data_a[1] => altsyncram_1c91:auto_generated.data_a[1]
data_a[2] => altsyncram_1c91:auto_generated.data_a[2]
data_a[3] => altsyncram_1c91:auto_generated.data_a[3]
data_a[4] => altsyncram_1c91:auto_generated.data_a[4]
data_a[5] => altsyncram_1c91:auto_generated.data_a[5]
data_a[6] => altsyncram_1c91:auto_generated.data_a[6]
data_a[7] => altsyncram_1c91:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_1c91:auto_generated.address_a[0]
address_a[1] => altsyncram_1c91:auto_generated.address_a[1]
address_a[2] => altsyncram_1c91:auto_generated.address_a[2]
address_a[3] => altsyncram_1c91:auto_generated.address_a[3]
address_a[4] => altsyncram_1c91:auto_generated.address_a[4]
address_a[5] => altsyncram_1c91:auto_generated.address_a[5]
address_a[6] => altsyncram_1c91:auto_generated.address_a[6]
address_a[7] => altsyncram_1c91:auto_generated.address_a[7]
address_a[8] => altsyncram_1c91:auto_generated.address_a[8]
address_a[9] => altsyncram_1c91:auto_generated.address_a[9]
address_a[10] => altsyncram_1c91:auto_generated.address_a[10]
address_a[11] => altsyncram_1c91:auto_generated.address_a[11]
address_a[12] => altsyncram_1c91:auto_generated.address_a[12]
address_a[13] => altsyncram_1c91:auto_generated.address_a[13]
address_a[14] => altsyncram_1c91:auto_generated.address_a[14]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_1c91:auto_generated.clock0
clock1 => altsyncram_1c91:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_1c91:auto_generated.q_a[0]
q_a[1] <= altsyncram_1c91:auto_generated.q_a[1]
q_a[2] <= altsyncram_1c91:auto_generated.q_a[2]
q_a[3] <= altsyncram_1c91:auto_generated.q_a[3]
q_a[4] <= altsyncram_1c91:auto_generated.q_a[4]
q_a[5] <= altsyncram_1c91:auto_generated.q_a[5]
q_a[6] <= altsyncram_1c91:auto_generated.q_a[6]
q_a[7] <= altsyncram_1c91:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|MyCPU|Memory:inst24|LPM_RAM_DQ:inst2|altram:sram|altsyncram:ram_block|altsyncram_1c91:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[9] => ram_block1a30.PORTAADDR9
address_a[9] => ram_block1a31.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[10] => ram_block1a18.PORTAADDR10
address_a[10] => ram_block1a19.PORTAADDR10
address_a[10] => ram_block1a20.PORTAADDR10
address_a[10] => ram_block1a21.PORTAADDR10
address_a[10] => ram_block1a22.PORTAADDR10
address_a[10] => ram_block1a23.PORTAADDR10
address_a[10] => ram_block1a24.PORTAADDR10
address_a[10] => ram_block1a25.PORTAADDR10
address_a[10] => ram_block1a26.PORTAADDR10
address_a[10] => ram_block1a27.PORTAADDR10
address_a[10] => ram_block1a28.PORTAADDR10
address_a[10] => ram_block1a29.PORTAADDR10
address_a[10] => ram_block1a30.PORTAADDR10
address_a[10] => ram_block1a31.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[11] => ram_block1a16.PORTAADDR11
address_a[11] => ram_block1a17.PORTAADDR11
address_a[11] => ram_block1a18.PORTAADDR11
address_a[11] => ram_block1a19.PORTAADDR11
address_a[11] => ram_block1a20.PORTAADDR11
address_a[11] => ram_block1a21.PORTAADDR11
address_a[11] => ram_block1a22.PORTAADDR11
address_a[11] => ram_block1a23.PORTAADDR11
address_a[11] => ram_block1a24.PORTAADDR11
address_a[11] => ram_block1a25.PORTAADDR11
address_a[11] => ram_block1a26.PORTAADDR11
address_a[11] => ram_block1a27.PORTAADDR11
address_a[11] => ram_block1a28.PORTAADDR11
address_a[11] => ram_block1a29.PORTAADDR11
address_a[11] => ram_block1a30.PORTAADDR11
address_a[11] => ram_block1a31.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[12] => ram_block1a6.PORTAADDR12
address_a[12] => ram_block1a7.PORTAADDR12
address_a[12] => ram_block1a8.PORTAADDR12
address_a[12] => ram_block1a9.PORTAADDR12
address_a[12] => ram_block1a10.PORTAADDR12
address_a[12] => ram_block1a11.PORTAADDR12
address_a[12] => ram_block1a12.PORTAADDR12
address_a[12] => ram_block1a13.PORTAADDR12
address_a[12] => ram_block1a14.PORTAADDR12
address_a[12] => ram_block1a15.PORTAADDR12
address_a[12] => ram_block1a16.PORTAADDR12
address_a[12] => ram_block1a17.PORTAADDR12
address_a[12] => ram_block1a18.PORTAADDR12
address_a[12] => ram_block1a19.PORTAADDR12
address_a[12] => ram_block1a20.PORTAADDR12
address_a[12] => ram_block1a21.PORTAADDR12
address_a[12] => ram_block1a22.PORTAADDR12
address_a[12] => ram_block1a23.PORTAADDR12
address_a[12] => ram_block1a24.PORTAADDR12
address_a[12] => ram_block1a25.PORTAADDR12
address_a[12] => ram_block1a26.PORTAADDR12
address_a[12] => ram_block1a27.PORTAADDR12
address_a[12] => ram_block1a28.PORTAADDR12
address_a[12] => ram_block1a29.PORTAADDR12
address_a[12] => ram_block1a30.PORTAADDR12
address_a[12] => ram_block1a31.PORTAADDR12
address_a[13] => address_reg_a[0].DATAIN
address_a[13] => decode_dra:decode3.data[0]
address_a[13] => decode_67a:rden_decode.data[0]
address_a[14] => address_reg_a[1].DATAIN
address_a[14] => decode_dra:decode3.data[1]
address_a[14] => decode_67a:rden_decode.data[1]
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock0 => address_reg_a[1].CLK
clock0 => address_reg_a[0].CLK
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => ram_block1a16.CLK1
clock1 => ram_block1a17.CLK1
clock1 => ram_block1a18.CLK1
clock1 => ram_block1a19.CLK1
clock1 => ram_block1a20.CLK1
clock1 => ram_block1a21.CLK1
clock1 => ram_block1a22.CLK1
clock1 => ram_block1a23.CLK1
clock1 => ram_block1a24.CLK1
clock1 => ram_block1a25.CLK1
clock1 => ram_block1a26.CLK1
clock1 => ram_block1a27.CLK1
clock1 => ram_block1a28.CLK1
clock1 => ram_block1a29.CLK1
clock1 => ram_block1a30.CLK1
clock1 => ram_block1a31.CLK1
clock1 => out_address_reg_a[1].CLK
clock1 => out_address_reg_a[0].CLK
data_a[0] => ram_block1a0.PORTADATAIN
data_a[0] => ram_block1a8.PORTADATAIN
data_a[0] => ram_block1a16.PORTADATAIN
data_a[0] => ram_block1a24.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[1] => ram_block1a9.PORTADATAIN
data_a[1] => ram_block1a17.PORTADATAIN
data_a[1] => ram_block1a25.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[2] => ram_block1a10.PORTADATAIN
data_a[2] => ram_block1a18.PORTADATAIN
data_a[2] => ram_block1a26.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[3] => ram_block1a11.PORTADATAIN
data_a[3] => ram_block1a19.PORTADATAIN
data_a[3] => ram_block1a27.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[4] => ram_block1a12.PORTADATAIN
data_a[4] => ram_block1a20.PORTADATAIN
data_a[4] => ram_block1a28.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[5] => ram_block1a13.PORTADATAIN
data_a[5] => ram_block1a21.PORTADATAIN
data_a[5] => ram_block1a29.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[6] => ram_block1a14.PORTADATAIN
data_a[6] => ram_block1a22.PORTADATAIN
data_a[6] => ram_block1a30.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[7] => ram_block1a15.PORTADATAIN
data_a[7] => ram_block1a23.PORTADATAIN
data_a[7] => ram_block1a31.PORTADATAIN
q_a[0] <= mux_tlb:mux2.result[0]
q_a[1] <= mux_tlb:mux2.result[1]
q_a[2] <= mux_tlb:mux2.result[2]
q_a[3] <= mux_tlb:mux2.result[3]
q_a[4] <= mux_tlb:mux2.result[4]
q_a[5] <= mux_tlb:mux2.result[5]
q_a[6] <= mux_tlb:mux2.result[6]
q_a[7] <= mux_tlb:mux2.result[7]
wren_a => decode_dra:decode3.enable


|MyCPU|Memory:inst24|LPM_RAM_DQ:inst2|altram:sram|altsyncram:ram_block|altsyncram_1c91:auto_generated|decode_dra:decode3
data[0] => w_anode223w[1].IN0
data[0] => w_anode236w[1].IN1
data[0] => w_anode244w[1].IN0
data[0] => w_anode252w[1].IN1
data[1] => w_anode223w[2].IN0
data[1] => w_anode236w[2].IN0
data[1] => w_anode244w[2].IN1
data[1] => w_anode252w[2].IN1
enable => w_anode223w[1].IN0
enable => w_anode236w[1].IN0
enable => w_anode244w[1].IN0
enable => w_anode252w[1].IN0
eq[0] <= w_anode223w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode236w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode244w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode252w[2].DB_MAX_OUTPUT_PORT_TYPE


|MyCPU|Memory:inst24|LPM_RAM_DQ:inst2|altram:sram|altsyncram:ram_block|altsyncram_1c91:auto_generated|decode_67a:rden_decode
data[0] => w_anode261w[1].IN0
data[0] => w_anode275w[1].IN1
data[0] => w_anode284w[1].IN0
data[0] => w_anode293w[1].IN1
data[1] => w_anode261w[2].IN0
data[1] => w_anode275w[2].IN0
data[1] => w_anode284w[2].IN1
data[1] => w_anode293w[2].IN1
eq[0] <= w_anode261w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode275w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode284w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode293w[2].DB_MAX_OUTPUT_PORT_TYPE


|MyCPU|Memory:inst24|LPM_RAM_DQ:inst2|altram:sram|altsyncram:ram_block|altsyncram_1c91:auto_generated|mux_tlb:mux2
data[0] => _.IN0
data[0] => _.IN0
data[1] => _.IN0
data[1] => _.IN0
data[2] => _.IN0
data[2] => _.IN0
data[3] => _.IN0
data[3] => _.IN0
data[4] => _.IN0
data[4] => _.IN0
data[5] => _.IN0
data[5] => _.IN0
data[6] => _.IN0
data[6] => _.IN0
data[7] => _.IN0
data[7] => _.IN0
data[8] => _.IN0
data[9] => _.IN0
data[10] => _.IN0
data[11] => _.IN0
data[12] => _.IN0
data[13] => _.IN0
data[14] => _.IN0
data[15] => _.IN0
data[16] => _.IN1
data[16] => _.IN1
data[17] => _.IN1
data[17] => _.IN1
data[18] => _.IN1
data[18] => _.IN1
data[19] => _.IN1
data[19] => _.IN1
data[20] => _.IN1
data[20] => _.IN1
data[21] => _.IN1
data[21] => _.IN1
data[22] => _.IN1
data[22] => _.IN1
data[23] => _.IN1
data[23] => _.IN1
data[24] => _.IN0
data[25] => _.IN0
data[26] => _.IN0
data[27] => _.IN0
data[28] => _.IN0
data[29] => _.IN0
data[30] => _.IN0
data[31] => _.IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0


|MyCPU|Memory:inst24|LPM_RAM_DQ:inst1
data[0] => altram:sram.data[0]
data[1] => altram:sram.data[1]
data[2] => altram:sram.data[2]
data[3] => altram:sram.data[3]
data[4] => altram:sram.data[4]
data[5] => altram:sram.data[5]
data[6] => altram:sram.data[6]
data[7] => altram:sram.data[7]
address[0] => altram:sram.address[0]
address[1] => altram:sram.address[1]
address[2] => altram:sram.address[2]
address[3] => altram:sram.address[3]
address[4] => altram:sram.address[4]
address[5] => altram:sram.address[5]
address[6] => altram:sram.address[6]
address[7] => altram:sram.address[7]
address[8] => altram:sram.address[8]
address[9] => altram:sram.address[9]
address[10] => altram:sram.address[10]
address[11] => altram:sram.address[11]
address[12] => altram:sram.address[12]
address[13] => altram:sram.address[13]
address[14] => altram:sram.address[14]
inclock => altram:sram.clocki
outclock => altram:sram.clocko
we => altram:sram.we
q[0] <= altram:sram.q[0]
q[1] <= altram:sram.q[1]
q[2] <= altram:sram.q[2]
q[3] <= altram:sram.q[3]
q[4] <= altram:sram.q[4]
q[5] <= altram:sram.q[5]
q[6] <= altram:sram.q[6]
q[7] <= altram:sram.q[7]


|MyCPU|Memory:inst24|LPM_RAM_DQ:inst1|altram:sram
we => _.IN0
data[0] => altsyncram:ram_block.data_a[0]
data[1] => altsyncram:ram_block.data_a[1]
data[2] => altsyncram:ram_block.data_a[2]
data[3] => altsyncram:ram_block.data_a[3]
data[4] => altsyncram:ram_block.data_a[4]
data[5] => altsyncram:ram_block.data_a[5]
data[6] => altsyncram:ram_block.data_a[6]
data[7] => altsyncram:ram_block.data_a[7]
address[0] => altsyncram:ram_block.address_a[0]
address[1] => altsyncram:ram_block.address_a[1]
address[2] => altsyncram:ram_block.address_a[2]
address[3] => altsyncram:ram_block.address_a[3]
address[4] => altsyncram:ram_block.address_a[4]
address[5] => altsyncram:ram_block.address_a[5]
address[6] => altsyncram:ram_block.address_a[6]
address[7] => altsyncram:ram_block.address_a[7]
address[8] => altsyncram:ram_block.address_a[8]
address[9] => altsyncram:ram_block.address_a[9]
address[10] => altsyncram:ram_block.address_a[10]
address[11] => altsyncram:ram_block.address_a[11]
address[12] => altsyncram:ram_block.address_a[12]
address[13] => altsyncram:ram_block.address_a[13]
address[14] => altsyncram:ram_block.address_a[14]
clocki => altsyncram:ram_block.clock0
clocko => altsyncram:ram_block.clock1
be => _.IN1
q[0] <= altsyncram:ram_block.q_a[0]
q[1] <= altsyncram:ram_block.q_a[1]
q[2] <= altsyncram:ram_block.q_a[2]
q[3] <= altsyncram:ram_block.q_a[3]
q[4] <= altsyncram:ram_block.q_a[4]
q[5] <= altsyncram:ram_block.q_a[5]
q[6] <= altsyncram:ram_block.q_a[6]
q[7] <= altsyncram:ram_block.q_a[7]


|MyCPU|Memory:inst24|LPM_RAM_DQ:inst1|altram:sram|altsyncram:ram_block
wren_a => altsyncram_2c91:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_2c91:auto_generated.data_a[0]
data_a[1] => altsyncram_2c91:auto_generated.data_a[1]
data_a[2] => altsyncram_2c91:auto_generated.data_a[2]
data_a[3] => altsyncram_2c91:auto_generated.data_a[3]
data_a[4] => altsyncram_2c91:auto_generated.data_a[4]
data_a[5] => altsyncram_2c91:auto_generated.data_a[5]
data_a[6] => altsyncram_2c91:auto_generated.data_a[6]
data_a[7] => altsyncram_2c91:auto_generated.data_a[7]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_2c91:auto_generated.address_a[0]
address_a[1] => altsyncram_2c91:auto_generated.address_a[1]
address_a[2] => altsyncram_2c91:auto_generated.address_a[2]
address_a[3] => altsyncram_2c91:auto_generated.address_a[3]
address_a[4] => altsyncram_2c91:auto_generated.address_a[4]
address_a[5] => altsyncram_2c91:auto_generated.address_a[5]
address_a[6] => altsyncram_2c91:auto_generated.address_a[6]
address_a[7] => altsyncram_2c91:auto_generated.address_a[7]
address_a[8] => altsyncram_2c91:auto_generated.address_a[8]
address_a[9] => altsyncram_2c91:auto_generated.address_a[9]
address_a[10] => altsyncram_2c91:auto_generated.address_a[10]
address_a[11] => altsyncram_2c91:auto_generated.address_a[11]
address_a[12] => altsyncram_2c91:auto_generated.address_a[12]
address_a[13] => altsyncram_2c91:auto_generated.address_a[13]
address_a[14] => altsyncram_2c91:auto_generated.address_a[14]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_2c91:auto_generated.clock0
clock1 => altsyncram_2c91:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_2c91:auto_generated.q_a[0]
q_a[1] <= altsyncram_2c91:auto_generated.q_a[1]
q_a[2] <= altsyncram_2c91:auto_generated.q_a[2]
q_a[3] <= altsyncram_2c91:auto_generated.q_a[3]
q_a[4] <= altsyncram_2c91:auto_generated.q_a[4]
q_a[5] <= altsyncram_2c91:auto_generated.q_a[5]
q_a[6] <= altsyncram_2c91:auto_generated.q_a[6]
q_a[7] <= altsyncram_2c91:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|MyCPU|Memory:inst24|LPM_RAM_DQ:inst1|altram:sram|altsyncram:ram_block|altsyncram_2c91:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[9] => ram_block1a30.PORTAADDR9
address_a[9] => ram_block1a31.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[10] => ram_block1a18.PORTAADDR10
address_a[10] => ram_block1a19.PORTAADDR10
address_a[10] => ram_block1a20.PORTAADDR10
address_a[10] => ram_block1a21.PORTAADDR10
address_a[10] => ram_block1a22.PORTAADDR10
address_a[10] => ram_block1a23.PORTAADDR10
address_a[10] => ram_block1a24.PORTAADDR10
address_a[10] => ram_block1a25.PORTAADDR10
address_a[10] => ram_block1a26.PORTAADDR10
address_a[10] => ram_block1a27.PORTAADDR10
address_a[10] => ram_block1a28.PORTAADDR10
address_a[10] => ram_block1a29.PORTAADDR10
address_a[10] => ram_block1a30.PORTAADDR10
address_a[10] => ram_block1a31.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[11] => ram_block1a16.PORTAADDR11
address_a[11] => ram_block1a17.PORTAADDR11
address_a[11] => ram_block1a18.PORTAADDR11
address_a[11] => ram_block1a19.PORTAADDR11
address_a[11] => ram_block1a20.PORTAADDR11
address_a[11] => ram_block1a21.PORTAADDR11
address_a[11] => ram_block1a22.PORTAADDR11
address_a[11] => ram_block1a23.PORTAADDR11
address_a[11] => ram_block1a24.PORTAADDR11
address_a[11] => ram_block1a25.PORTAADDR11
address_a[11] => ram_block1a26.PORTAADDR11
address_a[11] => ram_block1a27.PORTAADDR11
address_a[11] => ram_block1a28.PORTAADDR11
address_a[11] => ram_block1a29.PORTAADDR11
address_a[11] => ram_block1a30.PORTAADDR11
address_a[11] => ram_block1a31.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[12] => ram_block1a6.PORTAADDR12
address_a[12] => ram_block1a7.PORTAADDR12
address_a[12] => ram_block1a8.PORTAADDR12
address_a[12] => ram_block1a9.PORTAADDR12
address_a[12] => ram_block1a10.PORTAADDR12
address_a[12] => ram_block1a11.PORTAADDR12
address_a[12] => ram_block1a12.PORTAADDR12
address_a[12] => ram_block1a13.PORTAADDR12
address_a[12] => ram_block1a14.PORTAADDR12
address_a[12] => ram_block1a15.PORTAADDR12
address_a[12] => ram_block1a16.PORTAADDR12
address_a[12] => ram_block1a17.PORTAADDR12
address_a[12] => ram_block1a18.PORTAADDR12
address_a[12] => ram_block1a19.PORTAADDR12
address_a[12] => ram_block1a20.PORTAADDR12
address_a[12] => ram_block1a21.PORTAADDR12
address_a[12] => ram_block1a22.PORTAADDR12
address_a[12] => ram_block1a23.PORTAADDR12
address_a[12] => ram_block1a24.PORTAADDR12
address_a[12] => ram_block1a25.PORTAADDR12
address_a[12] => ram_block1a26.PORTAADDR12
address_a[12] => ram_block1a27.PORTAADDR12
address_a[12] => ram_block1a28.PORTAADDR12
address_a[12] => ram_block1a29.PORTAADDR12
address_a[12] => ram_block1a30.PORTAADDR12
address_a[12] => ram_block1a31.PORTAADDR12
address_a[13] => address_reg_a[0].DATAIN
address_a[13] => decode_dra:decode3.data[0]
address_a[13] => decode_67a:rden_decode.data[0]
address_a[14] => address_reg_a[1].DATAIN
address_a[14] => decode_dra:decode3.data[1]
address_a[14] => decode_67a:rden_decode.data[1]
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock0 => address_reg_a[1].CLK
clock0 => address_reg_a[0].CLK
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clock1 => ram_block1a13.CLK1
clock1 => ram_block1a14.CLK1
clock1 => ram_block1a15.CLK1
clock1 => ram_block1a16.CLK1
clock1 => ram_block1a17.CLK1
clock1 => ram_block1a18.CLK1
clock1 => ram_block1a19.CLK1
clock1 => ram_block1a20.CLK1
clock1 => ram_block1a21.CLK1
clock1 => ram_block1a22.CLK1
clock1 => ram_block1a23.CLK1
clock1 => ram_block1a24.CLK1
clock1 => ram_block1a25.CLK1
clock1 => ram_block1a26.CLK1
clock1 => ram_block1a27.CLK1
clock1 => ram_block1a28.CLK1
clock1 => ram_block1a29.CLK1
clock1 => ram_block1a30.CLK1
clock1 => ram_block1a31.CLK1
clock1 => out_address_reg_a[1].CLK
clock1 => out_address_reg_a[0].CLK
data_a[0] => ram_block1a0.PORTADATAIN
data_a[0] => ram_block1a8.PORTADATAIN
data_a[0] => ram_block1a16.PORTADATAIN
data_a[0] => ram_block1a24.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[1] => ram_block1a9.PORTADATAIN
data_a[1] => ram_block1a17.PORTADATAIN
data_a[1] => ram_block1a25.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[2] => ram_block1a10.PORTADATAIN
data_a[2] => ram_block1a18.PORTADATAIN
data_a[2] => ram_block1a26.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[3] => ram_block1a11.PORTADATAIN
data_a[3] => ram_block1a19.PORTADATAIN
data_a[3] => ram_block1a27.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[4] => ram_block1a12.PORTADATAIN
data_a[4] => ram_block1a20.PORTADATAIN
data_a[4] => ram_block1a28.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[5] => ram_block1a13.PORTADATAIN
data_a[5] => ram_block1a21.PORTADATAIN
data_a[5] => ram_block1a29.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[6] => ram_block1a14.PORTADATAIN
data_a[6] => ram_block1a22.PORTADATAIN
data_a[6] => ram_block1a30.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[7] => ram_block1a15.PORTADATAIN
data_a[7] => ram_block1a23.PORTADATAIN
data_a[7] => ram_block1a31.PORTADATAIN
q_a[0] <= mux_tlb:mux2.result[0]
q_a[1] <= mux_tlb:mux2.result[1]
q_a[2] <= mux_tlb:mux2.result[2]
q_a[3] <= mux_tlb:mux2.result[3]
q_a[4] <= mux_tlb:mux2.result[4]
q_a[5] <= mux_tlb:mux2.result[5]
q_a[6] <= mux_tlb:mux2.result[6]
q_a[7] <= mux_tlb:mux2.result[7]
wren_a => decode_dra:decode3.enable


|MyCPU|Memory:inst24|LPM_RAM_DQ:inst1|altram:sram|altsyncram:ram_block|altsyncram_2c91:auto_generated|decode_dra:decode3
data[0] => w_anode223w[1].IN0
data[0] => w_anode236w[1].IN1
data[0] => w_anode244w[1].IN0
data[0] => w_anode252w[1].IN1
data[1] => w_anode223w[2].IN0
data[1] => w_anode236w[2].IN0
data[1] => w_anode244w[2].IN1
data[1] => w_anode252w[2].IN1
enable => w_anode223w[1].IN0
enable => w_anode236w[1].IN0
enable => w_anode244w[1].IN0
enable => w_anode252w[1].IN0
eq[0] <= w_anode223w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode236w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode244w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode252w[2].DB_MAX_OUTPUT_PORT_TYPE


|MyCPU|Memory:inst24|LPM_RAM_DQ:inst1|altram:sram|altsyncram:ram_block|altsyncram_2c91:auto_generated|decode_67a:rden_decode
data[0] => w_anode261w[1].IN0
data[0] => w_anode275w[1].IN1
data[0] => w_anode284w[1].IN0
data[0] => w_anode293w[1].IN1
data[1] => w_anode261w[2].IN0
data[1] => w_anode275w[2].IN0
data[1] => w_anode284w[2].IN1
data[1] => w_anode293w[2].IN1
eq[0] <= w_anode261w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode275w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode284w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode293w[2].DB_MAX_OUTPUT_PORT_TYPE


|MyCPU|Memory:inst24|LPM_RAM_DQ:inst1|altram:sram|altsyncram:ram_block|altsyncram_2c91:auto_generated|mux_tlb:mux2
data[0] => _.IN0
data[0] => _.IN0
data[1] => _.IN0
data[1] => _.IN0
data[2] => _.IN0
data[2] => _.IN0
data[3] => _.IN0
data[3] => _.IN0
data[4] => _.IN0
data[4] => _.IN0
data[5] => _.IN0
data[5] => _.IN0
data[6] => _.IN0
data[6] => _.IN0
data[7] => _.IN0
data[7] => _.IN0
data[8] => _.IN0
data[9] => _.IN0
data[10] => _.IN0
data[11] => _.IN0
data[12] => _.IN0
data[13] => _.IN0
data[14] => _.IN0
data[15] => _.IN0
data[16] => _.IN1
data[16] => _.IN1
data[17] => _.IN1
data[17] => _.IN1
data[18] => _.IN1
data[18] => _.IN1
data[19] => _.IN1
data[19] => _.IN1
data[20] => _.IN1
data[20] => _.IN1
data[21] => _.IN1
data[21] => _.IN1
data[22] => _.IN1
data[22] => _.IN1
data[23] => _.IN1
data[23] => _.IN1
data[24] => _.IN0
data[25] => _.IN0
data[26] => _.IN0
data[27] => _.IN0
data[28] => _.IN0
data[29] => _.IN0
data[30] => _.IN0
data[31] => _.IN0
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN1
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0


|MyCPU|Memory:inst24|X_IBUS:inst5
Dout[0] <= 74373:inst.Q1
Dout[1] <= 74373:inst.Q2
Dout[2] <= 74373:inst.Q3
Dout[3] <= 74373:inst.Q4
Dout[4] <= 74373:inst.Q5
Dout[5] <= 74373:inst.Q6
Dout[6] <= 74373:inst.Q7
Dout[7] <= 74373:inst.Q8
Dout[8] <= 74373:inst1.Q1
Dout[9] <= 74373:inst1.Q2
Dout[10] <= 74373:inst1.Q3
Dout[11] <= 74373:inst1.Q4
Dout[12] <= 74373:inst1.Q5
Dout[13] <= 74373:inst1.Q6
Dout[14] <= 74373:inst1.Q7
Dout[15] <= 74373:inst1.Q8
DIn[0] => 74373:inst.D1
DIn[1] => 74373:inst.D2
DIn[2] => 74373:inst.D3
DIn[3] => 74373:inst.D4
DIn[4] => 74373:inst.D5
DIn[5] => 74373:inst.D6
DIn[6] => 74373:inst.D7
DIn[7] => 74373:inst.D8
DIn[8] => 74373:inst1.D1
DIn[9] => 74373:inst1.D2
DIn[10] => 74373:inst1.D3
DIn[11] => 74373:inst1.D4
DIn[12] => 74373:inst1.D5
DIn[13] => 74373:inst1.D6
DIn[14] => 74373:inst1.D7
DIn[15] => 74373:inst1.D8
BUS_X => 74373:inst.G
BUS_X => 74373:inst1.G
X_IBUS => inst2.IN0


|MyCPU|Memory:inst24|X_IBUS:inst5|74373:inst
Q8 <= 74.DB_MAX_OUTPUT_PORT_TYPE
D8 => 19.DATAIN
G => 19.LATCH_ENABLE
G => 18.LATCH_ENABLE
G => 17.LATCH_ENABLE
G => 16.LATCH_ENABLE
G => 15.LATCH_ENABLE
G => 14.LATCH_ENABLE
G => 13.LATCH_ENABLE
G => 12.LATCH_ENABLE
OEN => 1.IN0
Q7 <= 73.DB_MAX_OUTPUT_PORT_TYPE
D7 => 18.DATAIN
Q6 <= 72.DB_MAX_OUTPUT_PORT_TYPE
D6 => 17.DATAIN
Q5 <= 71.DB_MAX_OUTPUT_PORT_TYPE
D5 => 16.DATAIN
Q4 <= 70.DB_MAX_OUTPUT_PORT_TYPE
D4 => 15.DATAIN
Q3 <= 69.DB_MAX_OUTPUT_PORT_TYPE
D3 => 14.DATAIN
Q2 <= 68.DB_MAX_OUTPUT_PORT_TYPE
D2 => 13.DATAIN
Q1 <= 67.DB_MAX_OUTPUT_PORT_TYPE
D1 => 12.DATAIN


|MyCPU|Memory:inst24|X_IBUS:inst5|74373:inst1
Q8 <= 74.DB_MAX_OUTPUT_PORT_TYPE
D8 => 19.DATAIN
G => 19.LATCH_ENABLE
G => 18.LATCH_ENABLE
G => 17.LATCH_ENABLE
G => 16.LATCH_ENABLE
G => 15.LATCH_ENABLE
G => 14.LATCH_ENABLE
G => 13.LATCH_ENABLE
G => 12.LATCH_ENABLE
OEN => 1.IN0
Q7 <= 73.DB_MAX_OUTPUT_PORT_TYPE
D7 => 18.DATAIN
Q6 <= 72.DB_MAX_OUTPUT_PORT_TYPE
D6 => 17.DATAIN
Q5 <= 71.DB_MAX_OUTPUT_PORT_TYPE
D5 => 16.DATAIN
Q4 <= 70.DB_MAX_OUTPUT_PORT_TYPE
D4 => 15.DATAIN
Q3 <= 69.DB_MAX_OUTPUT_PORT_TYPE
D3 => 14.DATAIN
Q2 <= 68.DB_MAX_OUTPUT_PORT_TYPE
D2 => 13.DATAIN
Q1 <= 67.DB_MAX_OUTPUT_PORT_TYPE
D1 => 12.DATAIN


|MyCPU|MAR:inst15
ABUS_OUT[0] <= 74244:inst11.1Y1
ABUS_OUT[1] <= 74244:inst11.1Y2
ABUS_OUT[2] <= 74244:inst11.1Y3
ABUS_OUT[3] <= 74244:inst11.1Y4
ABUS_OUT[4] <= 74244:inst11.2Y1
ABUS_OUT[5] <= 74244:inst11.2Y2
ABUS_OUT[6] <= 74244:inst11.2Y3
ABUS_OUT[7] <= 74244:inst11.2Y4
ABUS_OUT[8] <= 74244:inst12.1Y1
ABUS_OUT[9] <= 74244:inst12.1Y2
ABUS_OUT[10] <= 74244:inst12.1Y3
ABUS_OUT[11] <= 74244:inst12.1Y4
ABUS_OUT[12] <= 74244:inst12.2Y1
ABUS_OUT[13] <= 74244:inst12.2Y2
ABUS_OUT[14] <= 74244:inst12.2Y3
ABUS_OUT[15] <= 74244:inst12.2Y4
D[0] => 74273:inst2.D1
D[1] => 74273:inst2.D2
D[2] => 74273:inst2.D3
D[3] => 74273:inst2.D4
D[4] => 74273:inst2.D5
D[5] => 74273:inst2.D6
D[6] => 74273:inst2.D7
D[7] => 74273:inst2.D8
D[8] => 74273:inst33.D1
D[9] => 74273:inst33.D2
D[10] => 74273:inst33.D3
D[11] => 74273:inst33.D4
D[12] => 74273:inst33.D5
D[13] => 74273:inst33.D6
D[14] => 74273:inst33.D7
D[15] => 74273:inst33.D8
IBUS_MAR => 74273:inst2.CLK
IBUS_MAR => 74273:inst33.CLK
MAR_ABUS => inst9.IN0
IBUS_OUT[0] <= 74244:inst7.1Y1
IBUS_OUT[1] <= 74244:inst7.1Y2
IBUS_OUT[2] <= 74244:inst7.1Y3
IBUS_OUT[3] <= 74244:inst7.1Y4
IBUS_OUT[4] <= 74244:inst7.2Y1
IBUS_OUT[5] <= 74244:inst7.2Y2
IBUS_OUT[6] <= 74244:inst7.2Y3
IBUS_OUT[7] <= 74244:inst7.2Y4
IBUS_OUT[8] <= 74244:inst6.1Y1
IBUS_OUT[9] <= 74244:inst6.1Y2
IBUS_OUT[10] <= 74244:inst6.1Y3
IBUS_OUT[11] <= 74244:inst6.1Y4
IBUS_OUT[12] <= 74244:inst6.2Y1
IBUS_OUT[13] <= 74244:inst6.2Y2
IBUS_OUT[14] <= 74244:inst6.2Y3
IBUS_OUT[15] <= 74244:inst6.2Y4
MAR_IBUS => inst10.IN0


|MyCPU|MAR:inst15|74244:inst11
2Y4 <= 26.DB_MAX_OUTPUT_PORT_TYPE
2A4 => 26.DATAIN
2GN => 33.IN0
2Y3 <= 27.DB_MAX_OUTPUT_PORT_TYPE
2A3 => 27.DATAIN
2Y2 <= 31.DB_MAX_OUTPUT_PORT_TYPE
2A2 => 31.DATAIN
2Y1 <= 36.DB_MAX_OUTPUT_PORT_TYPE
2A1 => 36.DATAIN
1Y1 <= 1.DB_MAX_OUTPUT_PORT_TYPE
1A1 => 1.DATAIN
1GN => 4.IN0
1Y2 <= 6.DB_MAX_OUTPUT_PORT_TYPE
1A2 => 6.DATAIN
1Y3 <= 10.DB_MAX_OUTPUT_PORT_TYPE
1A3 => 10.DATAIN
1Y4 <= 11.DB_MAX_OUTPUT_PORT_TYPE
1A4 => 11.DATAIN


|MyCPU|MAR:inst15|74273:inst2
Q1 <= 19.DB_MAX_OUTPUT_PORT_TYPE
CLRN => 19.ACLR
CLRN => 18.ACLR
CLRN => 17.ACLR
CLRN => 16.ACLR
CLRN => 15.ACLR
CLRN => 14.ACLR
CLRN => 13.ACLR
CLRN => 12.ACLR
CLK => 19.CLK
CLK => 18.CLK
CLK => 17.CLK
CLK => 16.CLK
CLK => 15.CLK
CLK => 14.CLK
CLK => 13.CLK
CLK => 12.CLK
D1 => 19.DATAIN
Q2 <= 18.DB_MAX_OUTPUT_PORT_TYPE
D2 => 18.DATAIN
Q3 <= 17.DB_MAX_OUTPUT_PORT_TYPE
D3 => 17.DATAIN
Q4 <= 16.DB_MAX_OUTPUT_PORT_TYPE
D4 => 16.DATAIN
Q5 <= 15.DB_MAX_OUTPUT_PORT_TYPE
D5 => 15.DATAIN
Q6 <= 14.DB_MAX_OUTPUT_PORT_TYPE
D6 => 14.DATAIN
Q7 <= 13.DB_MAX_OUTPUT_PORT_TYPE
D7 => 13.DATAIN
Q8 <= 12.DB_MAX_OUTPUT_PORT_TYPE
D8 => 12.DATAIN


|MyCPU|MAR:inst15|74244:inst12
2Y4 <= 26.DB_MAX_OUTPUT_PORT_TYPE
2A4 => 26.DATAIN
2GN => 33.IN0
2Y3 <= 27.DB_MAX_OUTPUT_PORT_TYPE
2A3 => 27.DATAIN
2Y2 <= 31.DB_MAX_OUTPUT_PORT_TYPE
2A2 => 31.DATAIN
2Y1 <= 36.DB_MAX_OUTPUT_PORT_TYPE
2A1 => 36.DATAIN
1Y1 <= 1.DB_MAX_OUTPUT_PORT_TYPE
1A1 => 1.DATAIN
1GN => 4.IN0
1Y2 <= 6.DB_MAX_OUTPUT_PORT_TYPE
1A2 => 6.DATAIN
1Y3 <= 10.DB_MAX_OUTPUT_PORT_TYPE
1A3 => 10.DATAIN
1Y4 <= 11.DB_MAX_OUTPUT_PORT_TYPE
1A4 => 11.DATAIN


|MyCPU|MAR:inst15|74273:inst33
Q1 <= 19.DB_MAX_OUTPUT_PORT_TYPE
CLRN => 19.ACLR
CLRN => 18.ACLR
CLRN => 17.ACLR
CLRN => 16.ACLR
CLRN => 15.ACLR
CLRN => 14.ACLR
CLRN => 13.ACLR
CLRN => 12.ACLR
CLK => 19.CLK
CLK => 18.CLK
CLK => 17.CLK
CLK => 16.CLK
CLK => 15.CLK
CLK => 14.CLK
CLK => 13.CLK
CLK => 12.CLK
D1 => 19.DATAIN
Q2 <= 18.DB_MAX_OUTPUT_PORT_TYPE
D2 => 18.DATAIN
Q3 <= 17.DB_MAX_OUTPUT_PORT_TYPE
D3 => 17.DATAIN
Q4 <= 16.DB_MAX_OUTPUT_PORT_TYPE
D4 => 16.DATAIN
Q5 <= 15.DB_MAX_OUTPUT_PORT_TYPE
D5 => 15.DATAIN
Q6 <= 14.DB_MAX_OUTPUT_PORT_TYPE
D6 => 14.DATAIN
Q7 <= 13.DB_MAX_OUTPUT_PORT_TYPE
D7 => 13.DATAIN
Q8 <= 12.DB_MAX_OUTPUT_PORT_TYPE
D8 => 12.DATAIN


|MyCPU|MAR:inst15|74244:inst7
2Y4 <= 26.DB_MAX_OUTPUT_PORT_TYPE
2A4 => 26.DATAIN
2GN => 33.IN0
2Y3 <= 27.DB_MAX_OUTPUT_PORT_TYPE
2A3 => 27.DATAIN
2Y2 <= 31.DB_MAX_OUTPUT_PORT_TYPE
2A2 => 31.DATAIN
2Y1 <= 36.DB_MAX_OUTPUT_PORT_TYPE
2A1 => 36.DATAIN
1Y1 <= 1.DB_MAX_OUTPUT_PORT_TYPE
1A1 => 1.DATAIN
1GN => 4.IN0
1Y2 <= 6.DB_MAX_OUTPUT_PORT_TYPE
1A2 => 6.DATAIN
1Y3 <= 10.DB_MAX_OUTPUT_PORT_TYPE
1A3 => 10.DATAIN
1Y4 <= 11.DB_MAX_OUTPUT_PORT_TYPE
1A4 => 11.DATAIN


|MyCPU|MAR:inst15|74244:inst6
2Y4 <= 26.DB_MAX_OUTPUT_PORT_TYPE
2A4 => 26.DATAIN
2GN => 33.IN0
2Y3 <= 27.DB_MAX_OUTPUT_PORT_TYPE
2A3 => 27.DATAIN
2Y2 <= 31.DB_MAX_OUTPUT_PORT_TYPE
2A2 => 31.DATAIN
2Y1 <= 36.DB_MAX_OUTPUT_PORT_TYPE
2A1 => 36.DATAIN
1Y1 <= 1.DB_MAX_OUTPUT_PORT_TYPE
1A1 => 1.DATAIN
1GN => 4.IN0
1Y2 <= 6.DB_MAX_OUTPUT_PORT_TYPE
1A2 => 6.DATAIN
1Y3 <= 10.DB_MAX_OUTPUT_PORT_TYPE
1A3 => 10.DATAIN
1Y4 <= 11.DB_MAX_OUTPUT_PORT_TYPE
1A4 => 11.DATAIN


|MyCPU|RBL:inst16
Dout[0] <= 74244:inst2.1Y1
Dout[1] <= 74244:inst2.1Y2
Dout[2] <= 74244:inst2.1Y3
Dout[3] <= 74244:inst2.1Y4
Dout[4] <= 74244:inst2.2Y1
Dout[5] <= 74244:inst2.2Y2
Dout[6] <= 74244:inst2.2Y3
Dout[7] <= 74244:inst2.2Y4
Dout[8] <= 74244:inst3.1Y1
Dout[9] <= 74244:inst3.1Y2
Dout[10] <= 74244:inst3.1Y3
Dout[11] <= 74244:inst3.1Y4
Dout[12] <= 74244:inst3.2Y1
Dout[13] <= 74244:inst3.2Y2
Dout[14] <= 74244:inst3.2Y3
Dout[15] <= 74244:inst3.2Y4
DIn[0] => 74273:inst.D1
DIn[1] => 74273:inst.D2
DIn[2] => 74273:inst.D3
DIn[3] => 74273:inst.D4
DIn[4] => 74273:inst.D5
DIn[5] => 74273:inst.D6
DIn[6] => 74273:inst.D7
DIn[7] => 74273:inst.D8
DIn[8] => 74273:inst1.D1
DIn[9] => 74273:inst1.D2
DIn[10] => 74273:inst1.D3
DIn[11] => 74273:inst1.D4
DIn[12] => 74273:inst1.D5
DIn[13] => 74273:inst1.D6
DIn[14] => 74273:inst1.D7
DIn[15] => 74273:inst1.D8
IBUS_RBL => 74273:inst.CLK
IBUS_RBL => 74273:inst1.CLK
RBL_IBUS => inst4.IN0


|MyCPU|RBL:inst16|74244:inst2
2Y4 <= 26.DB_MAX_OUTPUT_PORT_TYPE
2A4 => 26.DATAIN
2GN => 33.IN0
2Y3 <= 27.DB_MAX_OUTPUT_PORT_TYPE
2A3 => 27.DATAIN
2Y2 <= 31.DB_MAX_OUTPUT_PORT_TYPE
2A2 => 31.DATAIN
2Y1 <= 36.DB_MAX_OUTPUT_PORT_TYPE
2A1 => 36.DATAIN
1Y1 <= 1.DB_MAX_OUTPUT_PORT_TYPE
1A1 => 1.DATAIN
1GN => 4.IN0
1Y2 <= 6.DB_MAX_OUTPUT_PORT_TYPE
1A2 => 6.DATAIN
1Y3 <= 10.DB_MAX_OUTPUT_PORT_TYPE
1A3 => 10.DATAIN
1Y4 <= 11.DB_MAX_OUTPUT_PORT_TYPE
1A4 => 11.DATAIN


|MyCPU|RBL:inst16|74273:inst
Q1 <= 19.DB_MAX_OUTPUT_PORT_TYPE
CLRN => 19.ACLR
CLRN => 18.ACLR
CLRN => 17.ACLR
CLRN => 16.ACLR
CLRN => 15.ACLR
CLRN => 14.ACLR
CLRN => 13.ACLR
CLRN => 12.ACLR
CLK => 19.CLK
CLK => 18.CLK
CLK => 17.CLK
CLK => 16.CLK
CLK => 15.CLK
CLK => 14.CLK
CLK => 13.CLK
CLK => 12.CLK
D1 => 19.DATAIN
Q2 <= 18.DB_MAX_OUTPUT_PORT_TYPE
D2 => 18.DATAIN
Q3 <= 17.DB_MAX_OUTPUT_PORT_TYPE
D3 => 17.DATAIN
Q4 <= 16.DB_MAX_OUTPUT_PORT_TYPE
D4 => 16.DATAIN
Q5 <= 15.DB_MAX_OUTPUT_PORT_TYPE
D5 => 15.DATAIN
Q6 <= 14.DB_MAX_OUTPUT_PORT_TYPE
D6 => 14.DATAIN
Q7 <= 13.DB_MAX_OUTPUT_PORT_TYPE
D7 => 13.DATAIN
Q8 <= 12.DB_MAX_OUTPUT_PORT_TYPE
D8 => 12.DATAIN


|MyCPU|RBL:inst16|74244:inst3
2Y4 <= 26.DB_MAX_OUTPUT_PORT_TYPE
2A4 => 26.DATAIN
2GN => 33.IN0
2Y3 <= 27.DB_MAX_OUTPUT_PORT_TYPE
2A3 => 27.DATAIN
2Y2 <= 31.DB_MAX_OUTPUT_PORT_TYPE
2A2 => 31.DATAIN
2Y1 <= 36.DB_MAX_OUTPUT_PORT_TYPE
2A1 => 36.DATAIN
1Y1 <= 1.DB_MAX_OUTPUT_PORT_TYPE
1A1 => 1.DATAIN
1GN => 4.IN0
1Y2 <= 6.DB_MAX_OUTPUT_PORT_TYPE
1A2 => 6.DATAIN
1Y3 <= 10.DB_MAX_OUTPUT_PORT_TYPE
1A3 => 10.DATAIN
1Y4 <= 11.DB_MAX_OUTPUT_PORT_TYPE
1A4 => 11.DATAIN


|MyCPU|RBL:inst16|74273:inst1
Q1 <= 19.DB_MAX_OUTPUT_PORT_TYPE
CLRN => 19.ACLR
CLRN => 18.ACLR
CLRN => 17.ACLR
CLRN => 16.ACLR
CLRN => 15.ACLR
CLRN => 14.ACLR
CLRN => 13.ACLR
CLRN => 12.ACLR
CLK => 19.CLK
CLK => 18.CLK
CLK => 17.CLK
CLK => 16.CLK
CLK => 15.CLK
CLK => 14.CLK
CLK => 13.CLK
CLK => 12.CLK
D1 => 19.DATAIN
Q2 <= 18.DB_MAX_OUTPUT_PORT_TYPE
D2 => 18.DATAIN
Q3 <= 17.DB_MAX_OUTPUT_PORT_TYPE
D3 => 17.DATAIN
Q4 <= 16.DB_MAX_OUTPUT_PORT_TYPE
D4 => 16.DATAIN
Q5 <= 15.DB_MAX_OUTPUT_PORT_TYPE
D5 => 15.DATAIN
Q6 <= 14.DB_MAX_OUTPUT_PORT_TYPE
D6 => 14.DATAIN
Q7 <= 13.DB_MAX_OUTPUT_PORT_TYPE
D7 => 13.DATAIN
Q8 <= 12.DB_MAX_OUTPUT_PORT_TYPE
D8 => 12.DATAIN


|MyCPU|X_IBUS:inst10
Dout[0] <= 74373:inst.Q1
Dout[1] <= 74373:inst.Q2
Dout[2] <= 74373:inst.Q3
Dout[3] <= 74373:inst.Q4
Dout[4] <= 74373:inst.Q5
Dout[5] <= 74373:inst.Q6
Dout[6] <= 74373:inst.Q7
Dout[7] <= 74373:inst.Q8
Dout[8] <= 74373:inst1.Q1
Dout[9] <= 74373:inst1.Q2
Dout[10] <= 74373:inst1.Q3
Dout[11] <= 74373:inst1.Q4
Dout[12] <= 74373:inst1.Q5
Dout[13] <= 74373:inst1.Q6
Dout[14] <= 74373:inst1.Q7
Dout[15] <= 74373:inst1.Q8
DIn[0] => 74373:inst.D1
DIn[1] => 74373:inst.D2
DIn[2] => 74373:inst.D3
DIn[3] => 74373:inst.D4
DIn[4] => 74373:inst.D5
DIn[5] => 74373:inst.D6
DIn[6] => 74373:inst.D7
DIn[7] => 74373:inst.D8
DIn[8] => 74373:inst1.D1
DIn[9] => 74373:inst1.D2
DIn[10] => 74373:inst1.D3
DIn[11] => 74373:inst1.D4
DIn[12] => 74373:inst1.D5
DIn[13] => 74373:inst1.D6
DIn[14] => 74373:inst1.D7
DIn[15] => 74373:inst1.D8
BUS_X => 74373:inst.G
BUS_X => 74373:inst1.G
X_IBUS => inst2.IN0


|MyCPU|X_IBUS:inst10|74373:inst
Q8 <= 74.DB_MAX_OUTPUT_PORT_TYPE
D8 => 19.DATAIN
G => 19.LATCH_ENABLE
G => 18.LATCH_ENABLE
G => 17.LATCH_ENABLE
G => 16.LATCH_ENABLE
G => 15.LATCH_ENABLE
G => 14.LATCH_ENABLE
G => 13.LATCH_ENABLE
G => 12.LATCH_ENABLE
OEN => 1.IN0
Q7 <= 73.DB_MAX_OUTPUT_PORT_TYPE
D7 => 18.DATAIN
Q6 <= 72.DB_MAX_OUTPUT_PORT_TYPE
D6 => 17.DATAIN
Q5 <= 71.DB_MAX_OUTPUT_PORT_TYPE
D5 => 16.DATAIN
Q4 <= 70.DB_MAX_OUTPUT_PORT_TYPE
D4 => 15.DATAIN
Q3 <= 69.DB_MAX_OUTPUT_PORT_TYPE
D3 => 14.DATAIN
Q2 <= 68.DB_MAX_OUTPUT_PORT_TYPE
D2 => 13.DATAIN
Q1 <= 67.DB_MAX_OUTPUT_PORT_TYPE
D1 => 12.DATAIN


|MyCPU|X_IBUS:inst10|74373:inst1
Q8 <= 74.DB_MAX_OUTPUT_PORT_TYPE
D8 => 19.DATAIN
G => 19.LATCH_ENABLE
G => 18.LATCH_ENABLE
G => 17.LATCH_ENABLE
G => 16.LATCH_ENABLE
G => 15.LATCH_ENABLE
G => 14.LATCH_ENABLE
G => 13.LATCH_ENABLE
G => 12.LATCH_ENABLE
OEN => 1.IN0
Q7 <= 73.DB_MAX_OUTPUT_PORT_TYPE
D7 => 18.DATAIN
Q6 <= 72.DB_MAX_OUTPUT_PORT_TYPE
D6 => 17.DATAIN
Q5 <= 71.DB_MAX_OUTPUT_PORT_TYPE
D5 => 16.DATAIN
Q4 <= 70.DB_MAX_OUTPUT_PORT_TYPE
D4 => 15.DATAIN
Q3 <= 69.DB_MAX_OUTPUT_PORT_TYPE
D3 => 14.DATAIN
Q2 <= 68.DB_MAX_OUTPUT_PORT_TYPE
D2 => 13.DATAIN
Q1 <= 67.DB_MAX_OUTPUT_PORT_TYPE
D1 => 12.DATAIN


|MyCPU|MY_REG:inst2
DATA[0] => Selector7.IN4
DATA[0] => Selector15.IN4
DATA[0] => Selector23.IN4
DATA[0] => Selector31.IN4
DATA[0] => Selector39.IN4
DATA[0] => Reg_DX.DATAB
DATA[0] => Selector47.IN4
DATA[0] => Reg_CX.DATAB
DATA[0] => Selector55.IN4
DATA[0] => Reg_BX.DATAB
DATA[0] => Selector63.IN4
DATA[0] => Reg_AX.DATAB
DATA[0] => Reg_SP[0].DATAIN
DATA[0] => Reg_BP[0].DATAIN
DATA[0] => Reg_SI[0].DATAIN
DATA[0] => Reg_DI[0].DATAIN
DATA[0] => Reg_IP[0].DATAIN
DATA[1] => Selector6.IN4
DATA[1] => Selector14.IN4
DATA[1] => Selector22.IN4
DATA[1] => Selector30.IN4
DATA[1] => Selector38.IN4
DATA[1] => Reg_DX.DATAB
DATA[1] => Selector46.IN4
DATA[1] => Reg_CX.DATAB
DATA[1] => Selector54.IN4
DATA[1] => Reg_BX.DATAB
DATA[1] => Selector62.IN4
DATA[1] => Reg_AX.DATAB
DATA[1] => Reg_SP[1].DATAIN
DATA[1] => Reg_BP[1].DATAIN
DATA[1] => Reg_SI[1].DATAIN
DATA[1] => Reg_DI[1].DATAIN
DATA[1] => Reg_IP[1].DATAIN
DATA[2] => Selector5.IN4
DATA[2] => Selector13.IN4
DATA[2] => Selector21.IN4
DATA[2] => Selector29.IN4
DATA[2] => Selector37.IN4
DATA[2] => Reg_DX.DATAB
DATA[2] => Selector45.IN4
DATA[2] => Reg_CX.DATAB
DATA[2] => Selector53.IN4
DATA[2] => Reg_BX.DATAB
DATA[2] => Selector61.IN4
DATA[2] => Reg_AX.DATAB
DATA[2] => Reg_SP[2].DATAIN
DATA[2] => Reg_BP[2].DATAIN
DATA[2] => Reg_SI[2].DATAIN
DATA[2] => Reg_DI[2].DATAIN
DATA[2] => Reg_IP[2].DATAIN
DATA[3] => Selector4.IN4
DATA[3] => Selector12.IN4
DATA[3] => Selector20.IN4
DATA[3] => Selector28.IN4
DATA[3] => Selector36.IN4
DATA[3] => Reg_DX.DATAB
DATA[3] => Selector44.IN4
DATA[3] => Reg_CX.DATAB
DATA[3] => Selector52.IN4
DATA[3] => Reg_BX.DATAB
DATA[3] => Selector60.IN4
DATA[3] => Reg_AX.DATAB
DATA[3] => Reg_SP[3].DATAIN
DATA[3] => Reg_BP[3].DATAIN
DATA[3] => Reg_SI[3].DATAIN
DATA[3] => Reg_DI[3].DATAIN
DATA[3] => Reg_IP[3].DATAIN
DATA[4] => Selector3.IN4
DATA[4] => Selector11.IN4
DATA[4] => Selector19.IN4
DATA[4] => Selector27.IN4
DATA[4] => Selector35.IN4
DATA[4] => Reg_DX.DATAB
DATA[4] => Selector43.IN4
DATA[4] => Reg_CX.DATAB
DATA[4] => Selector51.IN4
DATA[4] => Reg_BX.DATAB
DATA[4] => Selector59.IN4
DATA[4] => Reg_AX.DATAB
DATA[4] => Reg_SP[4].DATAIN
DATA[4] => Reg_BP[4].DATAIN
DATA[4] => Reg_SI[4].DATAIN
DATA[4] => Reg_DI[4].DATAIN
DATA[4] => Reg_IP[4].DATAIN
DATA[5] => Selector2.IN4
DATA[5] => Selector10.IN4
DATA[5] => Selector18.IN4
DATA[5] => Selector26.IN4
DATA[5] => Selector34.IN4
DATA[5] => Reg_DX.DATAB
DATA[5] => Selector42.IN4
DATA[5] => Reg_CX.DATAB
DATA[5] => Selector50.IN4
DATA[5] => Reg_BX.DATAB
DATA[5] => Selector58.IN4
DATA[5] => Reg_AX.DATAB
DATA[5] => Reg_SP[5].DATAIN
DATA[5] => Reg_BP[5].DATAIN
DATA[5] => Reg_SI[5].DATAIN
DATA[5] => Reg_DI[5].DATAIN
DATA[5] => Reg_IP[5].DATAIN
DATA[6] => Selector1.IN4
DATA[6] => Selector9.IN4
DATA[6] => Selector17.IN4
DATA[6] => Selector25.IN4
DATA[6] => Selector33.IN4
DATA[6] => Reg_DX.DATAB
DATA[6] => Selector41.IN4
DATA[6] => Reg_CX.DATAB
DATA[6] => Selector49.IN4
DATA[6] => Reg_BX.DATAB
DATA[6] => Selector57.IN4
DATA[6] => Reg_AX.DATAB
DATA[6] => Reg_SP[6].DATAIN
DATA[6] => Reg_BP[6].DATAIN
DATA[6] => Reg_SI[6].DATAIN
DATA[6] => Reg_DI[6].DATAIN
DATA[6] => Reg_IP[6].DATAIN
DATA[7] => Selector0.IN4
DATA[7] => Selector8.IN4
DATA[7] => Selector16.IN4
DATA[7] => Selector24.IN4
DATA[7] => Selector32.IN4
DATA[7] => Reg_DX.DATAB
DATA[7] => Selector40.IN4
DATA[7] => Reg_CX.DATAB
DATA[7] => Selector48.IN4
DATA[7] => Reg_BX.DATAB
DATA[7] => Selector56.IN4
DATA[7] => Reg_AX.DATAB
DATA[7] => Reg_SP[7].DATAIN
DATA[7] => Reg_BP[7].DATAIN
DATA[7] => Reg_SI[7].DATAIN
DATA[7] => Reg_DI[7].DATAIN
DATA[7] => Reg_IP[7].DATAIN
DATA[8] => Reg_DX.DATAB
DATA[8] => Selector7.IN3
DATA[8] => Reg_CX.DATAB
DATA[8] => Selector15.IN3
DATA[8] => Reg_BX.DATAB
DATA[8] => Selector23.IN3
DATA[8] => Reg_AX.DATAB
DATA[8] => Selector31.IN3
DATA[8] => Selector39.IN3
DATA[8] => Selector47.IN3
DATA[8] => Selector55.IN3
DATA[8] => Selector63.IN3
DATA[8] => Reg_SP[8].DATAIN
DATA[8] => Reg_BP[8].DATAIN
DATA[8] => Reg_SI[8].DATAIN
DATA[8] => Reg_DI[8].DATAIN
DATA[8] => Reg_IP[8].DATAIN
DATA[9] => Reg_DX.DATAB
DATA[9] => Selector6.IN3
DATA[9] => Reg_CX.DATAB
DATA[9] => Selector14.IN3
DATA[9] => Reg_BX.DATAB
DATA[9] => Selector22.IN3
DATA[9] => Reg_AX.DATAB
DATA[9] => Selector30.IN3
DATA[9] => Selector38.IN3
DATA[9] => Selector46.IN3
DATA[9] => Selector54.IN3
DATA[9] => Selector62.IN3
DATA[9] => Reg_SP[9].DATAIN
DATA[9] => Reg_BP[9].DATAIN
DATA[9] => Reg_SI[9].DATAIN
DATA[9] => Reg_DI[9].DATAIN
DATA[9] => Reg_IP[9].DATAIN
DATA[10] => Reg_DX.DATAB
DATA[10] => Selector5.IN3
DATA[10] => Reg_CX.DATAB
DATA[10] => Selector13.IN3
DATA[10] => Reg_BX.DATAB
DATA[10] => Selector21.IN3
DATA[10] => Reg_AX.DATAB
DATA[10] => Selector29.IN3
DATA[10] => Selector37.IN3
DATA[10] => Selector45.IN3
DATA[10] => Selector53.IN3
DATA[10] => Selector61.IN3
DATA[10] => Reg_SP[10].DATAIN
DATA[10] => Reg_BP[10].DATAIN
DATA[10] => Reg_SI[10].DATAIN
DATA[10] => Reg_DI[10].DATAIN
DATA[10] => Reg_IP[10].DATAIN
DATA[11] => Reg_DX.DATAB
DATA[11] => Selector4.IN3
DATA[11] => Reg_CX.DATAB
DATA[11] => Selector12.IN3
DATA[11] => Reg_BX.DATAB
DATA[11] => Selector20.IN3
DATA[11] => Reg_AX.DATAB
DATA[11] => Selector28.IN3
DATA[11] => Selector36.IN3
DATA[11] => Selector44.IN3
DATA[11] => Selector52.IN3
DATA[11] => Selector60.IN3
DATA[11] => Reg_SP[11].DATAIN
DATA[11] => Reg_BP[11].DATAIN
DATA[11] => Reg_SI[11].DATAIN
DATA[11] => Reg_DI[11].DATAIN
DATA[11] => Reg_IP[11].DATAIN
DATA[12] => Reg_DX.DATAB
DATA[12] => Selector3.IN3
DATA[12] => Reg_CX.DATAB
DATA[12] => Selector11.IN3
DATA[12] => Reg_BX.DATAB
DATA[12] => Selector19.IN3
DATA[12] => Reg_AX.DATAB
DATA[12] => Selector27.IN3
DATA[12] => Selector35.IN3
DATA[12] => Selector43.IN3
DATA[12] => Selector51.IN3
DATA[12] => Selector59.IN3
DATA[12] => Reg_SP[12].DATAIN
DATA[12] => Reg_BP[12].DATAIN
DATA[12] => Reg_SI[12].DATAIN
DATA[12] => Reg_DI[12].DATAIN
DATA[12] => Reg_IP[12].DATAIN
DATA[13] => Reg_DX.DATAB
DATA[13] => Selector2.IN3
DATA[13] => Reg_CX.DATAB
DATA[13] => Selector10.IN3
DATA[13] => Reg_BX.DATAB
DATA[13] => Selector18.IN3
DATA[13] => Reg_AX.DATAB
DATA[13] => Selector26.IN3
DATA[13] => Selector34.IN3
DATA[13] => Selector42.IN3
DATA[13] => Selector50.IN3
DATA[13] => Selector58.IN3
DATA[13] => Reg_SP[13].DATAIN
DATA[13] => Reg_BP[13].DATAIN
DATA[13] => Reg_SI[13].DATAIN
DATA[13] => Reg_DI[13].DATAIN
DATA[13] => Reg_IP[13].DATAIN
DATA[14] => Reg_DX.DATAB
DATA[14] => Selector1.IN3
DATA[14] => Reg_CX.DATAB
DATA[14] => Selector9.IN3
DATA[14] => Reg_BX.DATAB
DATA[14] => Selector17.IN3
DATA[14] => Reg_AX.DATAB
DATA[14] => Selector25.IN3
DATA[14] => Selector33.IN3
DATA[14] => Selector41.IN3
DATA[14] => Selector49.IN3
DATA[14] => Selector57.IN3
DATA[14] => Reg_SP[14].DATAIN
DATA[14] => Reg_BP[14].DATAIN
DATA[14] => Reg_SI[14].DATAIN
DATA[14] => Reg_DI[14].DATAIN
DATA[14] => Reg_IP[14].DATAIN
DATA[15] => Reg_DX.DATAB
DATA[15] => Selector0.IN3
DATA[15] => Reg_CX.DATAB
DATA[15] => Selector8.IN3
DATA[15] => Reg_BX.DATAB
DATA[15] => Selector16.IN3
DATA[15] => Reg_AX.DATAB
DATA[15] => Selector24.IN3
DATA[15] => Selector32.IN3
DATA[15] => Selector40.IN3
DATA[15] => Selector48.IN3
DATA[15] => Selector56.IN3
DATA[15] => Reg_SP[15].DATAIN
DATA[15] => Reg_BP[15].DATAIN
DATA[15] => Reg_SI[15].DATAIN
DATA[15] => Reg_DI[15].DATAIN
DATA[15] => Reg_IP[15].DATAIN
RE => Rout[0]~reg0.CLK
RE => Rout[1]~reg0.CLK
RE => Rout[2]~reg0.CLK
RE => Rout[3]~reg0.CLK
RE => Rout[4]~reg0.CLK
RE => Rout[5]~reg0.CLK
RE => Rout[6]~reg0.CLK
RE => Rout[7]~reg0.CLK
RE => Rout[8]~reg0.CLK
RE => Rout[9]~reg0.CLK
RE => Rout[10]~reg0.CLK
RE => Rout[11]~reg0.CLK
RE => Rout[12]~reg0.CLK
RE => Rout[13]~reg0.CLK
RE => Rout[14]~reg0.CLK
RE => Rout[15]~reg0.CLK
WE => Reg_IP[0].CLK
WE => Reg_IP[1].CLK
WE => Reg_IP[2].CLK
WE => Reg_IP[3].CLK
WE => Reg_IP[4].CLK
WE => Reg_IP[5].CLK
WE => Reg_IP[6].CLK
WE => Reg_IP[7].CLK
WE => Reg_IP[8].CLK
WE => Reg_IP[9].CLK
WE => Reg_IP[10].CLK
WE => Reg_IP[11].CLK
WE => Reg_IP[12].CLK
WE => Reg_IP[13].CLK
WE => Reg_IP[14].CLK
WE => Reg_IP[15].CLK
WE => Reg_DI[0].CLK
WE => Reg_DI[1].CLK
WE => Reg_DI[2].CLK
WE => Reg_DI[3].CLK
WE => Reg_DI[4].CLK
WE => Reg_DI[5].CLK
WE => Reg_DI[6].CLK
WE => Reg_DI[7].CLK
WE => Reg_DI[8].CLK
WE => Reg_DI[9].CLK
WE => Reg_DI[10].CLK
WE => Reg_DI[11].CLK
WE => Reg_DI[12].CLK
WE => Reg_DI[13].CLK
WE => Reg_DI[14].CLK
WE => Reg_DI[15].CLK
WE => Reg_SI[0].CLK
WE => Reg_SI[1].CLK
WE => Reg_SI[2].CLK
WE => Reg_SI[3].CLK
WE => Reg_SI[4].CLK
WE => Reg_SI[5].CLK
WE => Reg_SI[6].CLK
WE => Reg_SI[7].CLK
WE => Reg_SI[8].CLK
WE => Reg_SI[9].CLK
WE => Reg_SI[10].CLK
WE => Reg_SI[11].CLK
WE => Reg_SI[12].CLK
WE => Reg_SI[13].CLK
WE => Reg_SI[14].CLK
WE => Reg_SI[15].CLK
WE => Reg_BP[0].CLK
WE => Reg_BP[1].CLK
WE => Reg_BP[2].CLK
WE => Reg_BP[3].CLK
WE => Reg_BP[4].CLK
WE => Reg_BP[5].CLK
WE => Reg_BP[6].CLK
WE => Reg_BP[7].CLK
WE => Reg_BP[8].CLK
WE => Reg_BP[9].CLK
WE => Reg_BP[10].CLK
WE => Reg_BP[11].CLK
WE => Reg_BP[12].CLK
WE => Reg_BP[13].CLK
WE => Reg_BP[14].CLK
WE => Reg_BP[15].CLK
WE => Reg_SP[0].CLK
WE => Reg_SP[1].CLK
WE => Reg_SP[2].CLK
WE => Reg_SP[3].CLK
WE => Reg_SP[4].CLK
WE => Reg_SP[5].CLK
WE => Reg_SP[6].CLK
WE => Reg_SP[7].CLK
WE => Reg_SP[8].CLK
WE => Reg_SP[9].CLK
WE => Reg_SP[10].CLK
WE => Reg_SP[11].CLK
WE => Reg_SP[12].CLK
WE => Reg_SP[13].CLK
WE => Reg_SP[14].CLK
WE => Reg_SP[15].CLK
WE => Reg_DX[0].CLK
WE => Reg_DX[1].CLK
WE => Reg_DX[2].CLK
WE => Reg_DX[3].CLK
WE => Reg_DX[4].CLK
WE => Reg_DX[5].CLK
WE => Reg_DX[6].CLK
WE => Reg_DX[7].CLK
WE => Reg_DX[8].CLK
WE => Reg_DX[9].CLK
WE => Reg_DX[10].CLK
WE => Reg_DX[11].CLK
WE => Reg_DX[12].CLK
WE => Reg_DX[13].CLK
WE => Reg_DX[14].CLK
WE => Reg_DX[15].CLK
WE => Reg_CX[0].CLK
WE => Reg_CX[1].CLK
WE => Reg_CX[2].CLK
WE => Reg_CX[3].CLK
WE => Reg_CX[4].CLK
WE => Reg_CX[5].CLK
WE => Reg_CX[6].CLK
WE => Reg_CX[7].CLK
WE => Reg_CX[8].CLK
WE => Reg_CX[9].CLK
WE => Reg_CX[10].CLK
WE => Reg_CX[11].CLK
WE => Reg_CX[12].CLK
WE => Reg_CX[13].CLK
WE => Reg_CX[14].CLK
WE => Reg_CX[15].CLK
WE => Reg_BX[0].CLK
WE => Reg_BX[1].CLK
WE => Reg_BX[2].CLK
WE => Reg_BX[3].CLK
WE => Reg_BX[4].CLK
WE => Reg_BX[5].CLK
WE => Reg_BX[6].CLK
WE => Reg_BX[7].CLK
WE => Reg_BX[8].CLK
WE => Reg_BX[9].CLK
WE => Reg_BX[10].CLK
WE => Reg_BX[11].CLK
WE => Reg_BX[12].CLK
WE => Reg_BX[13].CLK
WE => Reg_BX[14].CLK
WE => Reg_BX[15].CLK
WE => Reg_AX[0].CLK
WE => Reg_AX[1].CLK
WE => Reg_AX[2].CLK
WE => Reg_AX[3].CLK
WE => Reg_AX[4].CLK
WE => Reg_AX[5].CLK
WE => Reg_AX[6].CLK
WE => Reg_AX[7].CLK
WE => Reg_AX[8].CLK
WE => Reg_AX[9].CLK
WE => Reg_AX[10].CLK
WE => Reg_AX[11].CLK
WE => Reg_AX[12].CLK
WE => Reg_AX[13].CLK
WE => Reg_AX[14].CLK
WE => Reg_AX[15].CLK
WB => Reg_DX.OUTPUTSELECT
WB => Reg_DX.OUTPUTSELECT
WB => Reg_DX.OUTPUTSELECT
WB => Reg_DX.OUTPUTSELECT
WB => Reg_DX.OUTPUTSELECT
WB => Reg_DX.OUTPUTSELECT
WB => Reg_DX.OUTPUTSELECT
WB => Reg_DX.OUTPUTSELECT
WB => Reg_DX.OUTPUTSELECT
WB => Reg_DX.OUTPUTSELECT
WB => Reg_DX.OUTPUTSELECT
WB => Reg_DX.OUTPUTSELECT
WB => Reg_DX.OUTPUTSELECT
WB => Reg_DX.OUTPUTSELECT
WB => Reg_DX.OUTPUTSELECT
WB => Reg_DX.OUTPUTSELECT
WB => Reg_CX.OUTPUTSELECT
WB => Reg_CX.OUTPUTSELECT
WB => Reg_CX.OUTPUTSELECT
WB => Reg_CX.OUTPUTSELECT
WB => Reg_CX.OUTPUTSELECT
WB => Reg_CX.OUTPUTSELECT
WB => Reg_CX.OUTPUTSELECT
WB => Reg_CX.OUTPUTSELECT
WB => Reg_CX.OUTPUTSELECT
WB => Reg_CX.OUTPUTSELECT
WB => Reg_CX.OUTPUTSELECT
WB => Reg_CX.OUTPUTSELECT
WB => Reg_CX.OUTPUTSELECT
WB => Reg_CX.OUTPUTSELECT
WB => Reg_CX.OUTPUTSELECT
WB => Reg_CX.OUTPUTSELECT
WB => Reg_BX.OUTPUTSELECT
WB => Reg_BX.OUTPUTSELECT
WB => Reg_BX.OUTPUTSELECT
WB => Reg_BX.OUTPUTSELECT
WB => Reg_BX.OUTPUTSELECT
WB => Reg_BX.OUTPUTSELECT
WB => Reg_BX.OUTPUTSELECT
WB => Reg_BX.OUTPUTSELECT
WB => Reg_BX.OUTPUTSELECT
WB => Reg_BX.OUTPUTSELECT
WB => Reg_BX.OUTPUTSELECT
WB => Reg_BX.OUTPUTSELECT
WB => Reg_BX.OUTPUTSELECT
WB => Reg_BX.OUTPUTSELECT
WB => Reg_BX.OUTPUTSELECT
WB => Reg_BX.OUTPUTSELECT
WB => Reg_AX.OUTPUTSELECT
WB => Reg_AX.OUTPUTSELECT
WB => Reg_AX.OUTPUTSELECT
WB => Reg_AX.OUTPUTSELECT
WB => Reg_AX.OUTPUTSELECT
WB => Reg_AX.OUTPUTSELECT
WB => Reg_AX.OUTPUTSELECT
WB => Reg_AX.OUTPUTSELECT
WB => Reg_AX.OUTPUTSELECT
WB => Reg_AX.OUTPUTSELECT
WB => Reg_AX.OUTPUTSELECT
WB => Reg_AX.OUTPUTSELECT
WB => Reg_AX.OUTPUTSELECT
WB => Reg_AX.OUTPUTSELECT
WB => Reg_AX.OUTPUTSELECT
WB => Reg_AX.OUTPUTSELECT
WB => Rout.OUTPUTSELECT
WB => Rout.OUTPUTSELECT
WB => Rout.OUTPUTSELECT
WB => Rout.OUTPUTSELECT
WB => Rout.OUTPUTSELECT
WB => Rout.OUTPUTSELECT
WB => Rout.OUTPUTSELECT
WB => Rout.OUTPUTSELECT
WB => Rout.OUTPUTSELECT
WB => Rout.OUTPUTSELECT
WB => Rout.OUTPUTSELECT
WB => Rout.OUTPUTSELECT
WB => Rout.OUTPUTSELECT
WB => Rout.OUTPUTSELECT
WB => Rout.OUTPUTSELECT
WB => Rout.OUTPUTSELECT
AX => Equal0.IN17
AX => Equal1.IN17
AX => Equal2.IN17
AX => Equal3.IN17
AX => Equal4.IN17
AX => Equal5.IN17
AX => Equal6.IN17
AX => Equal7.IN17
AX => Equal8.IN17
AX => Equal9.IN17
AX => Equal10.IN17
AX => Equal11.IN17
AX => Equal12.IN17
AX => Equal13.IN17
AX => Equal14.IN17
AX => Equal15.IN17
AX => Equal16.IN17
BX => Equal0.IN18
BX => Equal1.IN18
BX => Equal2.IN18
BX => Equal3.IN18
BX => Equal4.IN18
BX => Equal5.IN18
BX => Equal6.IN18
BX => Equal7.IN18
BX => Equal8.IN18
BX => Equal9.IN18
BX => Equal10.IN18
BX => Equal11.IN18
BX => Equal12.IN18
BX => Equal13.IN18
BX => Equal14.IN18
BX => Equal15.IN18
BX => Equal16.IN18
CX => Equal0.IN19
CX => Equal1.IN19
CX => Equal2.IN19
CX => Equal3.IN19
CX => Equal4.IN19
CX => Equal5.IN19
CX => Equal6.IN19
CX => Equal7.IN19
CX => Equal8.IN19
CX => Equal9.IN19
CX => Equal10.IN19
CX => Equal11.IN19
CX => Equal12.IN19
CX => Equal13.IN19
CX => Equal14.IN19
CX => Equal15.IN19
CX => Equal16.IN19
DX => Equal0.IN20
DX => Equal1.IN20
DX => Equal2.IN20
DX => Equal3.IN20
DX => Equal4.IN20
DX => Equal5.IN20
DX => Equal6.IN20
DX => Equal7.IN20
DX => Equal8.IN20
DX => Equal9.IN20
DX => Equal10.IN20
DX => Equal11.IN20
DX => Equal12.IN20
DX => Equal13.IN20
DX => Equal14.IN20
DX => Equal15.IN20
DX => Equal16.IN20
AH => Equal0.IN21
AH => Equal1.IN21
AH => Equal2.IN21
AH => Equal3.IN21
AH => Equal4.IN21
AH => Equal5.IN21
AH => Equal6.IN21
AH => Equal7.IN21
AH => Equal8.IN21
AH => Equal9.IN21
AH => Equal10.IN21
AH => Equal11.IN21
AH => Equal12.IN21
AH => Equal13.IN21
AH => Equal14.IN21
AH => Equal15.IN21
AH => Equal16.IN21
BH => Equal0.IN22
BH => Equal1.IN22
BH => Equal2.IN22
BH => Equal3.IN22
BH => Equal4.IN22
BH => Equal5.IN22
BH => Equal6.IN22
BH => Equal7.IN22
BH => Equal8.IN22
BH => Equal9.IN22
BH => Equal10.IN22
BH => Equal11.IN22
BH => Equal12.IN22
BH => Equal13.IN22
BH => Equal14.IN22
BH => Equal15.IN22
BH => Equal16.IN22
CH => Equal0.IN23
CH => Equal1.IN23
CH => Equal2.IN23
CH => Equal3.IN23
CH => Equal4.IN23
CH => Equal5.IN23
CH => Equal6.IN23
CH => Equal7.IN23
CH => Equal8.IN23
CH => Equal9.IN23
CH => Equal10.IN23
CH => Equal11.IN23
CH => Equal12.IN23
CH => Equal13.IN23
CH => Equal14.IN23
CH => Equal15.IN23
CH => Equal16.IN23
DH => Equal0.IN24
DH => Equal1.IN24
DH => Equal2.IN24
DH => Equal3.IN24
DH => Equal4.IN24
DH => Equal5.IN24
DH => Equal6.IN24
DH => Equal7.IN24
DH => Equal8.IN24
DH => Equal9.IN24
DH => Equal10.IN24
DH => Equal11.IN24
DH => Equal12.IN24
DH => Equal13.IN24
DH => Equal14.IN24
DH => Equal15.IN24
DH => Equal16.IN24
AL => Equal0.IN25
AL => Equal1.IN25
AL => Equal2.IN25
AL => Equal3.IN25
AL => Equal4.IN25
AL => Equal5.IN25
AL => Equal6.IN25
AL => Equal7.IN25
AL => Equal8.IN25
AL => Equal9.IN25
AL => Equal10.IN25
AL => Equal11.IN25
AL => Equal12.IN25
AL => Equal13.IN25
AL => Equal14.IN25
AL => Equal15.IN25
AL => Equal16.IN25
BL => Equal0.IN26
BL => Equal1.IN26
BL => Equal2.IN26
BL => Equal3.IN26
BL => Equal4.IN26
BL => Equal5.IN26
BL => Equal6.IN26
BL => Equal7.IN26
BL => Equal8.IN26
BL => Equal9.IN26
BL => Equal10.IN26
BL => Equal11.IN26
BL => Equal12.IN26
BL => Equal13.IN26
BL => Equal14.IN26
BL => Equal15.IN26
BL => Equal16.IN26
CL => Equal0.IN27
CL => Equal1.IN27
CL => Equal2.IN27
CL => Equal3.IN27
CL => Equal4.IN27
CL => Equal5.IN27
CL => Equal6.IN27
CL => Equal7.IN27
CL => Equal8.IN27
CL => Equal9.IN27
CL => Equal10.IN27
CL => Equal11.IN27
CL => Equal12.IN27
CL => Equal13.IN27
CL => Equal14.IN27
CL => Equal15.IN27
CL => Equal16.IN27
DL => Equal0.IN28
DL => Equal1.IN28
DL => Equal2.IN28
DL => Equal3.IN28
DL => Equal4.IN28
DL => Equal5.IN28
DL => Equal6.IN28
DL => Equal7.IN28
DL => Equal8.IN28
DL => Equal9.IN28
DL => Equal10.IN28
DL => Equal11.IN28
DL => Equal12.IN28
DL => Equal13.IN28
DL => Equal14.IN28
DL => Equal15.IN28
DL => Equal16.IN28
SP => Equal0.IN29
SP => Equal1.IN29
SP => Equal2.IN29
SP => Equal3.IN29
SP => Equal4.IN29
SP => Equal5.IN29
SP => Equal6.IN29
SP => Equal7.IN29
SP => Equal8.IN29
SP => Equal9.IN29
SP => Equal10.IN29
SP => Equal11.IN29
SP => Equal12.IN29
SP => Equal13.IN29
SP => Equal14.IN29
SP => Equal15.IN29
SP => Equal16.IN29
BP => Equal0.IN30
BP => Equal1.IN30
BP => Equal2.IN30
BP => Equal3.IN30
BP => Equal4.IN30
BP => Equal5.IN30
BP => Equal6.IN30
BP => Equal7.IN30
BP => Equal8.IN30
BP => Equal9.IN30
BP => Equal10.IN30
BP => Equal11.IN30
BP => Equal12.IN30
BP => Equal13.IN30
BP => Equal14.IN30
BP => Equal15.IN30
BP => Equal16.IN30
SI => Equal0.IN31
SI => Equal1.IN31
SI => Equal2.IN31
SI => Equal3.IN31
SI => Equal4.IN31
SI => Equal5.IN31
SI => Equal6.IN31
SI => Equal7.IN31
SI => Equal8.IN31
SI => Equal9.IN31
SI => Equal10.IN31
SI => Equal11.IN31
SI => Equal12.IN31
SI => Equal13.IN31
SI => Equal14.IN31
SI => Equal15.IN31
SI => Equal16.IN31
DI => Equal0.IN32
DI => Equal1.IN32
DI => Equal2.IN32
DI => Equal3.IN32
DI => Equal4.IN32
DI => Equal5.IN32
DI => Equal6.IN32
DI => Equal7.IN32
DI => Equal8.IN32
DI => Equal9.IN32
DI => Equal10.IN32
DI => Equal11.IN32
DI => Equal12.IN32
DI => Equal13.IN32
DI => Equal14.IN32
DI => Equal15.IN32
DI => Equal16.IN32
IP => Equal0.IN33
IP => Equal1.IN33
IP => Equal2.IN33
IP => Equal3.IN33
IP => Equal4.IN33
IP => Equal5.IN33
IP => Equal6.IN33
IP => Equal7.IN33
IP => Equal8.IN33
IP => Equal9.IN33
IP => Equal10.IN33
IP => Equal11.IN33
IP => Equal12.IN33
IP => Equal13.IN33
IP => Equal14.IN33
IP => Equal15.IN33
IP => Equal16.IN33
reset => Reg_IP[0].ACLR
reset => Reg_IP[1].ACLR
reset => Reg_IP[2].ACLR
reset => Reg_IP[3].ACLR
reset => Reg_IP[4].ACLR
reset => Reg_IP[5].ACLR
reset => Reg_IP[6].ACLR
reset => Reg_IP[7].ACLR
reset => Reg_IP[8].ACLR
reset => Reg_IP[9].ACLR
reset => Reg_IP[10].ACLR
reset => Reg_IP[11].ACLR
reset => Reg_IP[12].ACLR
reset => Reg_IP[13].ACLR
reset => Reg_IP[14].ACLR
reset => Reg_IP[15].ACLR
reset => Reg_DI[0].ACLR
reset => Reg_DI[1].ACLR
reset => Reg_DI[2].ACLR
reset => Reg_DI[3].ACLR
reset => Reg_DI[4].ACLR
reset => Reg_DI[5].ACLR
reset => Reg_DI[6].ACLR
reset => Reg_DI[7].ACLR
reset => Reg_DI[8].ACLR
reset => Reg_DI[9].ACLR
reset => Reg_DI[10].ACLR
reset => Reg_DI[11].ACLR
reset => Reg_DI[12].ACLR
reset => Reg_DI[13].ACLR
reset => Reg_DI[14].ACLR
reset => Reg_DI[15].ACLR
reset => Reg_SI[0].ACLR
reset => Reg_SI[1].ACLR
reset => Reg_SI[2].ACLR
reset => Reg_SI[3].ACLR
reset => Reg_SI[4].ACLR
reset => Reg_SI[5].ACLR
reset => Reg_SI[6].ACLR
reset => Reg_SI[7].ACLR
reset => Reg_SI[8].ACLR
reset => Reg_SI[9].ACLR
reset => Reg_SI[10].ACLR
reset => Reg_SI[11].ACLR
reset => Reg_SI[12].ACLR
reset => Reg_SI[13].ACLR
reset => Reg_SI[14].ACLR
reset => Reg_SI[15].ACLR
reset => Reg_BP[0].ACLR
reset => Reg_BP[1].ACLR
reset => Reg_BP[2].ACLR
reset => Reg_BP[3].ACLR
reset => Reg_BP[4].ACLR
reset => Reg_BP[5].ACLR
reset => Reg_BP[6].ACLR
reset => Reg_BP[7].ACLR
reset => Reg_BP[8].ACLR
reset => Reg_BP[9].ACLR
reset => Reg_BP[10].ACLR
reset => Reg_BP[11].ACLR
reset => Reg_BP[12].ACLR
reset => Reg_BP[13].ACLR
reset => Reg_BP[14].ACLR
reset => Reg_BP[15].ACLR
reset => Reg_SP[0].ACLR
reset => Reg_SP[1].ACLR
reset => Reg_SP[2].ACLR
reset => Reg_SP[3].ACLR
reset => Reg_SP[4].ACLR
reset => Reg_SP[5].ACLR
reset => Reg_SP[6].ACLR
reset => Reg_SP[7].ACLR
reset => Reg_SP[8].ACLR
reset => Reg_SP[9].ACLR
reset => Reg_SP[10].ACLR
reset => Reg_SP[11].ACLR
reset => Reg_SP[12].ACLR
reset => Reg_SP[13].ACLR
reset => Reg_SP[14].ACLR
reset => Reg_SP[15].ACLR
reset => Reg_DX[0].ACLR
reset => Reg_DX[1].ACLR
reset => Reg_DX[2].ACLR
reset => Reg_DX[3].ACLR
reset => Reg_DX[4].ACLR
reset => Reg_DX[5].ACLR
reset => Reg_DX[6].ACLR
reset => Reg_DX[7].ACLR
reset => Reg_DX[8].ACLR
reset => Reg_DX[9].ACLR
reset => Reg_DX[10].ACLR
reset => Reg_DX[11].ACLR
reset => Reg_DX[12].ACLR
reset => Reg_DX[13].ACLR
reset => Reg_DX[14].ACLR
reset => Reg_DX[15].ACLR
reset => Reg_CX[0].ACLR
reset => Reg_CX[1].ACLR
reset => Reg_CX[2].ACLR
reset => Reg_CX[3].ACLR
reset => Reg_CX[4].ACLR
reset => Reg_CX[5].ACLR
reset => Reg_CX[6].ACLR
reset => Reg_CX[7].ACLR
reset => Reg_CX[8].ACLR
reset => Reg_CX[9].ACLR
reset => Reg_CX[10].ACLR
reset => Reg_CX[11].ACLR
reset => Reg_CX[12].ACLR
reset => Reg_CX[13].ACLR
reset => Reg_CX[14].ACLR
reset => Reg_CX[15].ACLR
reset => Reg_BX[0].ACLR
reset => Reg_BX[1].ACLR
reset => Reg_BX[2].ACLR
reset => Reg_BX[3].ACLR
reset => Reg_BX[4].ACLR
reset => Reg_BX[5].ACLR
reset => Reg_BX[6].ACLR
reset => Reg_BX[7].ACLR
reset => Reg_BX[8].ACLR
reset => Reg_BX[9].ACLR
reset => Reg_BX[10].ACLR
reset => Reg_BX[11].ACLR
reset => Reg_BX[12].ACLR
reset => Reg_BX[13].ACLR
reset => Reg_BX[14].ACLR
reset => Reg_BX[15].ACLR
reset => Reg_AX[0].ACLR
reset => Reg_AX[1].ACLR
reset => Reg_AX[2].ACLR
reset => Reg_AX[3].ACLR
reset => Reg_AX[4].ACLR
reset => Reg_AX[5].ACLR
reset => Reg_AX[6].ACLR
reset => Reg_AX[7].ACLR
reset => Reg_AX[8].ACLR
reset => Reg_AX[9].ACLR
reset => Reg_AX[10].ACLR
reset => Reg_AX[11].ACLR
reset => Reg_AX[12].ACLR
reset => Reg_AX[13].ACLR
reset => Reg_AX[14].ACLR
reset => Reg_AX[15].ACLR
Rout[0] <= Rout[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Rout[1] <= Rout[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Rout[2] <= Rout[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Rout[3] <= Rout[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Rout[4] <= Rout[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Rout[5] <= Rout[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Rout[6] <= Rout[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Rout[7] <= Rout[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Rout[8] <= Rout[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Rout[9] <= Rout[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Rout[10] <= Rout[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Rout[11] <= Rout[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Rout[12] <= Rout[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Rout[13] <= Rout[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Rout[14] <= Rout[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Rout[15] <= Rout[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|MyCPU|R_addr:inst17
d => always0.IN1
d => always0.IN1
d => always0.IN1
d => always0.IN1
_reg[0] => Decoder0.IN2
_reg[1] => Decoder0.IN1
_reg[2] => Decoder0.IN0
r_m[0] => Decoder1.IN2
r_m[0] => Decoder2.IN2
r_m[1] => Decoder1.IN1
r_m[1] => Decoder2.IN1
r_m[2] => Decoder1.IN0
r_m[2] => Decoder2.IN0
w => Decoder0.IN3
w => Decoder1.IN3
DST => D_E.IN0
EXC => D_E.IN1
MOD[0] => MD.IN0
MOD[1] => MD.IN1
T[0] => Beat.IN0
T[1] => Beat.IN1
T[2] => Beat.IN1
T[3] => Beat.IN1
R[0] <= R.DB_MAX_OUTPUT_PORT_TYPE
R[1] <= R.DB_MAX_OUTPUT_PORT_TYPE
R[2] <= R.DB_MAX_OUTPUT_PORT_TYPE
R[3] <= R.DB_MAX_OUTPUT_PORT_TYPE
R[4] <= R.DB_MAX_OUTPUT_PORT_TYPE
R[5] <= R.DB_MAX_OUTPUT_PORT_TYPE
R[6] <= R.DB_MAX_OUTPUT_PORT_TYPE
R[7] <= R.DB_MAX_OUTPUT_PORT_TYPE
R[8] <= R.DB_MAX_OUTPUT_PORT_TYPE
R[9] <= R.DB_MAX_OUTPUT_PORT_TYPE
R[10] <= R.DB_MAX_OUTPUT_PORT_TYPE
R[11] <= R.DB_MAX_OUTPUT_PORT_TYPE
R[12] <= R.DB_MAX_OUTPUT_PORT_TYPE
R[13] <= R.DB_MAX_OUTPUT_PORT_TYPE
R[14] <= R.DB_MAX_OUTPUT_PORT_TYPE
R[15] <= R.DB_MAX_OUTPUT_PORT_TYPE


|MyCPU|RBL:inst9
Dout[0] <= 74244:inst2.1Y1
Dout[1] <= 74244:inst2.1Y2
Dout[2] <= 74244:inst2.1Y3
Dout[3] <= 74244:inst2.1Y4
Dout[4] <= 74244:inst2.2Y1
Dout[5] <= 74244:inst2.2Y2
Dout[6] <= 74244:inst2.2Y3
Dout[7] <= 74244:inst2.2Y4
Dout[8] <= 74244:inst3.1Y1
Dout[9] <= 74244:inst3.1Y2
Dout[10] <= 74244:inst3.1Y3
Dout[11] <= 74244:inst3.1Y4
Dout[12] <= 74244:inst3.2Y1
Dout[13] <= 74244:inst3.2Y2
Dout[14] <= 74244:inst3.2Y3
Dout[15] <= 74244:inst3.2Y4
DIn[0] => 74273:inst.D1
DIn[1] => 74273:inst.D2
DIn[2] => 74273:inst.D3
DIn[3] => 74273:inst.D4
DIn[4] => 74273:inst.D5
DIn[5] => 74273:inst.D6
DIn[6] => 74273:inst.D7
DIn[7] => 74273:inst.D8
DIn[8] => 74273:inst1.D1
DIn[9] => 74273:inst1.D2
DIn[10] => 74273:inst1.D3
DIn[11] => 74273:inst1.D4
DIn[12] => 74273:inst1.D5
DIn[13] => 74273:inst1.D6
DIn[14] => 74273:inst1.D7
DIn[15] => 74273:inst1.D8
IBUS_RBL => 74273:inst.CLK
IBUS_RBL => 74273:inst1.CLK
RBL_IBUS => inst4.IN0


|MyCPU|RBL:inst9|74244:inst2
2Y4 <= 26.DB_MAX_OUTPUT_PORT_TYPE
2A4 => 26.DATAIN
2GN => 33.IN0
2Y3 <= 27.DB_MAX_OUTPUT_PORT_TYPE
2A3 => 27.DATAIN
2Y2 <= 31.DB_MAX_OUTPUT_PORT_TYPE
2A2 => 31.DATAIN
2Y1 <= 36.DB_MAX_OUTPUT_PORT_TYPE
2A1 => 36.DATAIN
1Y1 <= 1.DB_MAX_OUTPUT_PORT_TYPE
1A1 => 1.DATAIN
1GN => 4.IN0
1Y2 <= 6.DB_MAX_OUTPUT_PORT_TYPE
1A2 => 6.DATAIN
1Y3 <= 10.DB_MAX_OUTPUT_PORT_TYPE
1A3 => 10.DATAIN
1Y4 <= 11.DB_MAX_OUTPUT_PORT_TYPE
1A4 => 11.DATAIN


|MyCPU|RBL:inst9|74273:inst
Q1 <= 19.DB_MAX_OUTPUT_PORT_TYPE
CLRN => 19.ACLR
CLRN => 18.ACLR
CLRN => 17.ACLR
CLRN => 16.ACLR
CLRN => 15.ACLR
CLRN => 14.ACLR
CLRN => 13.ACLR
CLRN => 12.ACLR
CLK => 19.CLK
CLK => 18.CLK
CLK => 17.CLK
CLK => 16.CLK
CLK => 15.CLK
CLK => 14.CLK
CLK => 13.CLK
CLK => 12.CLK
D1 => 19.DATAIN
Q2 <= 18.DB_MAX_OUTPUT_PORT_TYPE
D2 => 18.DATAIN
Q3 <= 17.DB_MAX_OUTPUT_PORT_TYPE
D3 => 17.DATAIN
Q4 <= 16.DB_MAX_OUTPUT_PORT_TYPE
D4 => 16.DATAIN
Q5 <= 15.DB_MAX_OUTPUT_PORT_TYPE
D5 => 15.DATAIN
Q6 <= 14.DB_MAX_OUTPUT_PORT_TYPE
D6 => 14.DATAIN
Q7 <= 13.DB_MAX_OUTPUT_PORT_TYPE
D7 => 13.DATAIN
Q8 <= 12.DB_MAX_OUTPUT_PORT_TYPE
D8 => 12.DATAIN


|MyCPU|RBL:inst9|74244:inst3
2Y4 <= 26.DB_MAX_OUTPUT_PORT_TYPE
2A4 => 26.DATAIN
2GN => 33.IN0
2Y3 <= 27.DB_MAX_OUTPUT_PORT_TYPE
2A3 => 27.DATAIN
2Y2 <= 31.DB_MAX_OUTPUT_PORT_TYPE
2A2 => 31.DATAIN
2Y1 <= 36.DB_MAX_OUTPUT_PORT_TYPE
2A1 => 36.DATAIN
1Y1 <= 1.DB_MAX_OUTPUT_PORT_TYPE
1A1 => 1.DATAIN
1GN => 4.IN0
1Y2 <= 6.DB_MAX_OUTPUT_PORT_TYPE
1A2 => 6.DATAIN
1Y3 <= 10.DB_MAX_OUTPUT_PORT_TYPE
1A3 => 10.DATAIN
1Y4 <= 11.DB_MAX_OUTPUT_PORT_TYPE
1A4 => 11.DATAIN


|MyCPU|RBL:inst9|74273:inst1
Q1 <= 19.DB_MAX_OUTPUT_PORT_TYPE
CLRN => 19.ACLR
CLRN => 18.ACLR
CLRN => 17.ACLR
CLRN => 16.ACLR
CLRN => 15.ACLR
CLRN => 14.ACLR
CLRN => 13.ACLR
CLRN => 12.ACLR
CLK => 19.CLK
CLK => 18.CLK
CLK => 17.CLK
CLK => 16.CLK
CLK => 15.CLK
CLK => 14.CLK
CLK => 13.CLK
CLK => 12.CLK
D1 => 19.DATAIN
Q2 <= 18.DB_MAX_OUTPUT_PORT_TYPE
D2 => 18.DATAIN
Q3 <= 17.DB_MAX_OUTPUT_PORT_TYPE
D3 => 17.DATAIN
Q4 <= 16.DB_MAX_OUTPUT_PORT_TYPE
D4 => 16.DATAIN
Q5 <= 15.DB_MAX_OUTPUT_PORT_TYPE
D5 => 15.DATAIN
Q6 <= 14.DB_MAX_OUTPUT_PORT_TYPE
D6 => 14.DATAIN
Q7 <= 13.DB_MAX_OUTPUT_PORT_TYPE
D7 => 13.DATAIN
Q8 <= 12.DB_MAX_OUTPUT_PORT_TYPE
D8 => 12.DATAIN


|MyCPU|PC:inst13
Dout[0] <= 74244:inst7.1Y1
Dout[1] <= 74244:inst7.1Y2
Dout[2] <= 74244:inst7.1Y3
Dout[3] <= 74244:inst7.1Y4
Dout[4] <= 74244:inst7.2Y1
Dout[5] <= 74244:inst7.2Y2
Dout[6] <= 74244:inst7.2Y3
Dout[7] <= 74244:inst7.2Y4
Dout[8] <= 74244:inst8.1Y1
Dout[9] <= 74244:inst8.1Y2
Dout[10] <= 74244:inst8.1Y3
Dout[11] <= 74244:inst8.1Y4
Dout[12] <= 74244:inst8.2Y1
Dout[13] <= 74244:inst8.2Y2
Dout[14] <= 74244:inst8.2Y3
Dout[15] <= 74244:inst8.2Y4
zero_PC => inst6.IN0
IBUS_PC => 74161:inst.CLK
IBUS_PC => 74161:inst1.CLK
IBUS_PC => 74161:inst2.CLK
IBUS_PC => 74161:inst3.CLK
PCplus1 => 74161:inst.LDN
PCplus1 => 74161:inst1.LDN
PCplus1 => 74161:inst2.LDN
PCplus1 => 74161:inst3.LDN
IBUS[0] => 74161:inst.A
IBUS[1] => 74161:inst.B
IBUS[2] => 74161:inst.C
IBUS[3] => 74161:inst.D
IBUS[4] => 74161:inst1.A
IBUS[5] => 74161:inst1.B
IBUS[6] => 74161:inst1.C
IBUS[7] => 74161:inst1.D
IBUS[8] => 74161:inst2.A
IBUS[9] => 74161:inst2.B
IBUS[10] => 74161:inst2.C
IBUS[11] => 74161:inst2.D
IBUS[12] => 74161:inst3.A
IBUS[13] => 74161:inst3.B
IBUS[14] => 74161:inst3.C
IBUS[15] => 74161:inst3.D
PC_IBUS => inst11.IN0


|MyCPU|PC:inst13|74244:inst7
2Y4 <= 26.DB_MAX_OUTPUT_PORT_TYPE
2A4 => 26.DATAIN
2GN => 33.IN0
2Y3 <= 27.DB_MAX_OUTPUT_PORT_TYPE
2A3 => 27.DATAIN
2Y2 <= 31.DB_MAX_OUTPUT_PORT_TYPE
2A2 => 31.DATAIN
2Y1 <= 36.DB_MAX_OUTPUT_PORT_TYPE
2A1 => 36.DATAIN
1Y1 <= 1.DB_MAX_OUTPUT_PORT_TYPE
1A1 => 1.DATAIN
1GN => 4.IN0
1Y2 <= 6.DB_MAX_OUTPUT_PORT_TYPE
1A2 => 6.DATAIN
1Y3 <= 10.DB_MAX_OUTPUT_PORT_TYPE
1A3 => 10.DATAIN
1Y4 <= 11.DB_MAX_OUTPUT_PORT_TYPE
1A4 => 11.DATAIN


|MyCPU|PC:inst13|74161:inst
clk => f74161:sub.clk
ldn => f74161:sub.ldn
clrn => f74161:sub.clrn
enp => f74161:sub.enp
ent => f74161:sub.ent
d => f74161:sub.d
c => f74161:sub.c
b => f74161:sub.b
a => f74161:sub.a
qd <= f74161:sub.qd
qc <= f74161:sub.qc
qb <= f74161:sub.qb
qa <= f74161:sub.qa
rco <= f74161:sub.rco


|MyCPU|PC:inst13|74161:inst|f74161:sub
RCO <= 105.DB_MAX_OUTPUT_PORT_TYPE
CLRN => 110.ACLR
CLRN => 99.ACLR
CLRN => 87.ACLR
CLRN => 9.ACLR
CLK => 110.CLK
CLK => 99.CLK
CLK => 87.CLK
CLK => 9.CLK
D => 113.IN0
LDN => 117.IN0
LDN => 77.IN1
LDN => 86.IN1
LDN => 98.IN1
LDN => 108.IN1
ENP => 106.IN0
ENP => 96.IN0
ENP => 89.IN0
ENP => 79.IN0
C => 101.IN0
B => 91.IN0
A => 76.IN0
ENT => 82.DATAIN
QD <= 110.DB_MAX_OUTPUT_PORT_TYPE
QC <= 99.DB_MAX_OUTPUT_PORT_TYPE
QB <= 87.DB_MAX_OUTPUT_PORT_TYPE
QA <= 9.DB_MAX_OUTPUT_PORT_TYPE


|MyCPU|PC:inst13|74161:inst1
clk => f74161:sub.clk
ldn => f74161:sub.ldn
clrn => f74161:sub.clrn
enp => f74161:sub.enp
ent => f74161:sub.ent
d => f74161:sub.d
c => f74161:sub.c
b => f74161:sub.b
a => f74161:sub.a
qd <= f74161:sub.qd
qc <= f74161:sub.qc
qb <= f74161:sub.qb
qa <= f74161:sub.qa
rco <= f74161:sub.rco


|MyCPU|PC:inst13|74161:inst1|f74161:sub
RCO <= 105.DB_MAX_OUTPUT_PORT_TYPE
CLRN => 110.ACLR
CLRN => 99.ACLR
CLRN => 87.ACLR
CLRN => 9.ACLR
CLK => 110.CLK
CLK => 99.CLK
CLK => 87.CLK
CLK => 9.CLK
D => 113.IN0
LDN => 117.IN0
LDN => 77.IN1
LDN => 86.IN1
LDN => 98.IN1
LDN => 108.IN1
ENP => 106.IN0
ENP => 96.IN0
ENP => 89.IN0
ENP => 79.IN0
C => 101.IN0
B => 91.IN0
A => 76.IN0
ENT => 82.DATAIN
QD <= 110.DB_MAX_OUTPUT_PORT_TYPE
QC <= 99.DB_MAX_OUTPUT_PORT_TYPE
QB <= 87.DB_MAX_OUTPUT_PORT_TYPE
QA <= 9.DB_MAX_OUTPUT_PORT_TYPE


|MyCPU|PC:inst13|74244:inst8
2Y4 <= 26.DB_MAX_OUTPUT_PORT_TYPE
2A4 => 26.DATAIN
2GN => 33.IN0
2Y3 <= 27.DB_MAX_OUTPUT_PORT_TYPE
2A3 => 27.DATAIN
2Y2 <= 31.DB_MAX_OUTPUT_PORT_TYPE
2A2 => 31.DATAIN
2Y1 <= 36.DB_MAX_OUTPUT_PORT_TYPE
2A1 => 36.DATAIN
1Y1 <= 1.DB_MAX_OUTPUT_PORT_TYPE
1A1 => 1.DATAIN
1GN => 4.IN0
1Y2 <= 6.DB_MAX_OUTPUT_PORT_TYPE
1A2 => 6.DATAIN
1Y3 <= 10.DB_MAX_OUTPUT_PORT_TYPE
1A3 => 10.DATAIN
1Y4 <= 11.DB_MAX_OUTPUT_PORT_TYPE
1A4 => 11.DATAIN


|MyCPU|PC:inst13|74161:inst2
clk => f74161:sub.clk
ldn => f74161:sub.ldn
clrn => f74161:sub.clrn
enp => f74161:sub.enp
ent => f74161:sub.ent
d => f74161:sub.d
c => f74161:sub.c
b => f74161:sub.b
a => f74161:sub.a
qd <= f74161:sub.qd
qc <= f74161:sub.qc
qb <= f74161:sub.qb
qa <= f74161:sub.qa
rco <= f74161:sub.rco


|MyCPU|PC:inst13|74161:inst2|f74161:sub
RCO <= 105.DB_MAX_OUTPUT_PORT_TYPE
CLRN => 110.ACLR
CLRN => 99.ACLR
CLRN => 87.ACLR
CLRN => 9.ACLR
CLK => 110.CLK
CLK => 99.CLK
CLK => 87.CLK
CLK => 9.CLK
D => 113.IN0
LDN => 117.IN0
LDN => 77.IN1
LDN => 86.IN1
LDN => 98.IN1
LDN => 108.IN1
ENP => 106.IN0
ENP => 96.IN0
ENP => 89.IN0
ENP => 79.IN0
C => 101.IN0
B => 91.IN0
A => 76.IN0
ENT => 82.DATAIN
QD <= 110.DB_MAX_OUTPUT_PORT_TYPE
QC <= 99.DB_MAX_OUTPUT_PORT_TYPE
QB <= 87.DB_MAX_OUTPUT_PORT_TYPE
QA <= 9.DB_MAX_OUTPUT_PORT_TYPE


|MyCPU|PC:inst13|74161:inst3
clk => f74161:sub.clk
ldn => f74161:sub.ldn
clrn => f74161:sub.clrn
enp => f74161:sub.enp
ent => f74161:sub.ent
d => f74161:sub.d
c => f74161:sub.c
b => f74161:sub.b
a => f74161:sub.a
qd <= f74161:sub.qd
qc <= f74161:sub.qc
qb <= f74161:sub.qb
qa <= f74161:sub.qa
rco <= f74161:sub.rco


|MyCPU|PC:inst13|74161:inst3|f74161:sub
RCO <= 105.DB_MAX_OUTPUT_PORT_TYPE
CLRN => 110.ACLR
CLRN => 99.ACLR
CLRN => 87.ACLR
CLRN => 9.ACLR
CLK => 110.CLK
CLK => 99.CLK
CLK => 87.CLK
CLK => 9.CLK
D => 113.IN0
LDN => 117.IN0
LDN => 77.IN1
LDN => 86.IN1
LDN => 98.IN1
LDN => 108.IN1
ENP => 106.IN0
ENP => 96.IN0
ENP => 89.IN0
ENP => 79.IN0
C => 101.IN0
B => 91.IN0
A => 76.IN0
ENT => 82.DATAIN
QD <= 110.DB_MAX_OUTPUT_PORT_TYPE
QC <= 99.DB_MAX_OUTPUT_PORT_TYPE
QB <= 87.DB_MAX_OUTPUT_PORT_TYPE
QA <= 9.DB_MAX_OUTPUT_PORT_TYPE


