Implement a shift register with four D flops. Reset is active-low synchronous resettable.
