{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1703376768323 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1703376768323 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 24 09:12:48 2023 " "Processing started: Sun Dec 24 09:12:48 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1703376768323 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1703376768323 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off game -c game " "Command: quartus_map --read_settings_files=on --write_settings_files=off game -c game" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1703376768323 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1703376768652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/research/sim/newsnake/seg7disp.v 1 1 " "Found 1 design units, including 1 entities, in source file /research/sim/newsnake/seg7disp.v" { { "Info" "ISGN_ENTITY_NAME" "1 Seg7disp " "Found entity 1: Seg7disp" {  } { { "../../SIM/NewSnake/Seg7disp.v" "" { Text "C:/Research/SIM/NewSnake/Seg7disp.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703376768694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1703376768694 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "move.v(67) " "Verilog HDL information at move.v(67): always construct contains both blocking and non-blocking assignments" {  } { { "../../SIM/NewSnake/move.v" "" { Text "C:/Research/SIM/NewSnake/move.v" 67 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1703376768705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/research/sim/newsnake/move.v 1 1 " "Found 1 design units, including 1 entities, in source file /research/sim/newsnake/move.v" { { "Info" "ISGN_ENTITY_NAME" "1 move " "Found entity 1: move" {  } { { "../../SIM/NewSnake/move.v" "" { Text "C:/Research/SIM/NewSnake/move.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703376768705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1703376768705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/research/sim/newsnake/led_scanner.v 1 1 " "Found 1 design units, including 1 entities, in source file /research/sim/newsnake/led_scanner.v" { { "Info" "ISGN_ENTITY_NAME" "1 led_scanner " "Found entity 1: led_scanner" {  } { { "../../SIM/NewSnake/led_scanner.v" "" { Text "C:/Research/SIM/NewSnake/led_scanner.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703376768707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1703376768707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/research/sim/newsnake/game.v 1 1 " "Found 1 design units, including 1 entities, in source file /research/sim/newsnake/game.v" { { "Info" "ISGN_ENTITY_NAME" "1 game " "Found entity 1: game" {  } { { "../../SIM/NewSnake/game.v" "" { Text "C:/Research/SIM/NewSnake/game.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703376768709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1703376768709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/research/sim/newsnake/freq_divider.v 1 1 " "Found 1 design units, including 1 entities, in source file /research/sim/newsnake/freq_divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 freq_divider " "Found entity 1: freq_divider" {  } { { "../../SIM/NewSnake/freq_divider.v" "" { Text "C:/Research/SIM/NewSnake/freq_divider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703376768711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1703376768711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/research/sim/newsnake/bin2bcd.v 1 1 " "Found 1 design units, including 1 entities, in source file /research/sim/newsnake/bin2bcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 bin2bcd " "Found entity 1: bin2bcd" {  } { { "../../SIM/NewSnake/bin2bcd.v" "" { Text "C:/Research/SIM/NewSnake/bin2bcd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1703376768713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1703376768713 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "state game.v(31) " "Verilog HDL Implicit Net warning at game.v(31): created implicit net for \"state\"" {  } { { "../../SIM/NewSnake/game.v" "" { Text "C:/Research/SIM/NewSnake/game.v" 31 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1703376768713 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "game " "Elaborating entity \"game\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1703376768824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "move move:snake_move " "Elaborating entity \"move\" for hierarchy \"move:snake_move\"" {  } { { "../../SIM/NewSnake/game.v" "snake_move" { Text "C:/Research/SIM/NewSnake/game.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703376768840 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "fRealStart move.v(10) " "Verilog HDL or VHDL warning at move.v(10): object \"fRealStart\" assigned a value but never read" {  } { { "../../SIM/NewSnake/move.v" "" { Text "C:/Research/SIM/NewSnake/move.v" 10 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1703376768841 "|game|move:snake_move"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "fcmpStart move.v(11) " "Verilog HDL or VHDL warning at move.v(11): object \"fcmpStart\" assigned a value but never read" {  } { { "../../SIM/NewSnake/move.v" "" { Text "C:/Research/SIM/NewSnake/move.v" 11 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1703376768841 "|game|move:snake_move"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "led_scanner led_scanner:led " "Elaborating entity \"led_scanner\" for hierarchy \"led_scanner:led\"" {  } { { "../../SIM/NewSnake/game.v" "led" { Text "C:/Research/SIM/NewSnake/game.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1703376768860 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "led_scanner.v(10) " "Verilog HDL Case Statement information at led_scanner.v(10): all case item expressions in this case statement are onehot" {  } { { "../../SIM/NewSnake/led_scanner.v" "" { Text "C:/Research/SIM/NewSnake/led_scanner.v" 10 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1703376768872 "|game|led_scanner:led"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1703376769233 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1703376769401 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Research/FPGA/NewSnake/output_files/game.map.smsg " "Generated suppressed messages file C:/Research/FPGA/NewSnake/output_files/game.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1703376769653 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1703376770033 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1703376770033 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "No output dependent on input pin \"reset\"" {  } { { "../../SIM/NewSnake/game.v" "" { Text "C:/Research/SIM/NewSnake/game.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1703376770085 "|game|reset"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1703376770085 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "359 " "Implemented 359 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1703376770087 ""} { "Info" "ICUT_CUT_TM_OPINS" "16 " "Implemented 16 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1703376770087 ""} { "Info" "ICUT_CUT_TM_LCELLS" "336 " "Implemented 336 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1703376770087 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1703376770087 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4685 " "Peak virtual memory: 4685 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1703376770102 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 24 09:12:50 2023 " "Processing ended: Sun Dec 24 09:12:50 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1703376770102 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1703376770102 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1703376770102 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1703376770102 ""}
