/*
 * Copyright (c) Huawei Technologies Co., Ltd. 2020-2020. All rights reserved.
 * Description: Phy driver for platform oct.
 *
 * This software is distributed under the terms of the GNU General
 * Public License ("GPL") as published by the Free Software Foundation,
 * either version 2 of that License or (at your option) any later version.
 */

#include <linux/delay.h>
#include <linux/gpio.h>
#include <linux/platform_drivers/usb/dwc3_usb_interface.h>
#include <linux/platform_drivers/usb/chip_usb_helper.h>
#include <linux/platform_drivers/usb/chip_usb_interface.h>
#include <linux/io.h>
#include <linux/jiffies.h>
#include <platform_include/basicplatform/linux/mfd/pmic_platform.h>
#include <linux/module.h>
#include <linux/of.h>
#include <linux/of_address.h>
#include <linux/of_platform.h>
#include <linux/platform_device.h>

#include <pmic_interface.h>

#include "common.h"
#include "dwc3-chip.h"
#include "vregbypass.h"
#include "chip_usb_hw.h"

struct plat_chip_usb_phy {
	struct chip_usb_phy phy;
	void __iomem *pericfg_reg_base;
	void __iomem *sctrl_reg_base;
	void __iomem *sys_bus_reg_base;

	struct clk *clk;
	struct clk *gt_clk_usb2phy_ref;
	struct clk *gt_clk_usb2_drd_32k;
	struct clk *gt_hclk_usb3otg;
};

static struct plat_chip_usb_phy *_chip_usb_phy;

#define CLK_FREQ_19_2M			19200000
#define CLK_FREQ_96_M			9600000

/* SCTRL register */
/* 0x8 */
#define SCTRL_SCDEEPSLEEPED                          0x8
/* bit20 */
#define USB_INIT_CLK_SEL					(1 << 20)
/* bit7 */
#define USB_20PHY_POWER_SEL				(1 << 7)

/* 0x8B4 */
#define SCTRL_MODEM_CTRL_DIS		 0x8B4
/* bit0 */
#define ABB_DIG2ANA_ISO_EN			(1 << 0)

/* CRGPERIPH register */
/* 0x4c */
#define PERI_CRG_PERSTAT4					 0x4c
/* bit 1 */
#define GT_HCLK_USB2DRD					(1 << 1)
/* bit 0 */
#define GT_CLK_USB2DRD_REF				(1 << 0)

/* 0x90 */
#define PERI_CRG_PERRSTEN4				 0x90
/* 0x94 */
#define PERI_CRG_PERRSTDIS4				 0x94
/* 0x98 */
#define PERI_CRG_PERRSTSTAT4				 0x98
/* bit 23 */
#define IP_RST_USB2DRD_PHY			 (1 << 23)
/* bit 16 */
#define IP_HRST_USB2DRD_AHBIF			 (1 << 16)
/* bit 15 */
#define IP_HRST_USB2DRD_MUX			(1 << 15)
/* bit 6 */
#define IP_RST_USB2DRD_ADP				(1 << 6)

/* 0xfc */
#define PERI_CRG_CLKDIV21                                0xfc
/* bit 8 */
#define SEL_ABB_BACKUP                                  (1 << 8)
#define CLKDIV21_MSK_START                               16

/* USB BC register */
#define USBOTG2_CTRL2					 0x08
/* bit 14 */
#define USB2PHY_POR_N					 14
/* bit 12 */
#define USB3C_RESET_N					 12
/* bit 3 */
#define USB2_VBUSVLDEXT				 3
/* bit 2 */
#define USB2_VBUSVLDSEL				 2

#define USBOTG2_CTRL3					 0x0C

#define USBOTG2_CTRL4					 0x10
/* bit 1 */
#define USB2_VREGBYPASS					 1
/* bit 0 */
#define USB2_SIDDQ							 0

#define USB3OTG_QOS_REG_OFFSET		 0x0088
#define USB3OTG_QOS_PRI_3				 0x0303

static uint32_t is_abb_clk_selected(const void __iomem *sctrl_base)
{
	volatile uint32_t scdeepsleeped;

	scdeepsleeped = (uint32_t)readl(SCTRL_SCDEEPSLEEPED + sctrl_base);
	if ((scdeepsleeped & (USB_INIT_CLK_SEL)) != 0)
		return 1;

	return 0;
}

static int usb2_otg_bc_is_unreset(const void __iomem *pericfg_base)
{
	volatile uint32_t regval;

	regval = (uint32_t)readl(PERI_CRG_PERRSTSTAT4 + pericfg_base);
	return !((IP_HRST_USB2DRD_AHBIF | IP_HRST_USB2DRD_MUX) & regval);
}

static int config_usb_clk(struct plat_chip_usb_phy *usb_phy)
{
	void __iomem *sctrl_base;
	int ret;

	sctrl_base = usb_phy->sctrl_reg_base;

	if (is_abb_clk_selected(sctrl_base)) {
		writel(ABB_DIG2ANA_ISO_EN, SCTRL_MODEM_CTRL_DIS + sctrl_base);

		/* enable USB20 PHY 19.2M clk gt_clk_usb2phy_ref */
		ret = clk_set_rate(usb_phy->gt_clk_usb2phy_ref, CLK_FREQ_96_M);
		if (ret) {
			usb_err("usb2phy_ref set 96M rate failed, ret=%d\n", ret);
			return ret;
		}
	} else {
		/* enable USB20 PHY 19.2MHz clk gt_clk_usb2phy_ref */
		ret = clk_set_rate(usb_phy->gt_clk_usb2phy_ref, CLK_FREQ_19_2M);
		if (ret) {
			usb_err("usb2phy_ref set 19.2M rate failed, ret=%d\n", ret);
			return ret;
		}
	}

	ret = clk_prepare_enable(usb_phy->gt_clk_usb2phy_ref);
	if (ret) {
		usb_err("clk_prepare_enable gt_clk_usb2phy_ref failed\n");
		return ret;
	}

	return 0;
}

static void config_usb_phy_controller(void __iomem *otg_bc_reg_base)
{
	/* Release USB20 PHY out of IDDQ mode */
	usb3_rw_reg_clrbit(USB2_SIDDQ, otg_bc_reg_base, USBOTG2_CTRL4);
}

int usb_clk_is_open(const void __iomem *pericfg_base)
{
	volatile uint32_t hclk;
	uint32_t hclk_mask = (GT_CLK_USB2DRD_REF | GT_HCLK_USB2DRD);

	hclk = (uint32_t)readl(PERI_CRG_PERSTAT4 + pericfg_base);

	return ((hclk_mask & hclk) == hclk_mask);
}

static void usb20phy_init_vregbypass(const void __iomem *sctrl_base)
{
	volatile uint32_t scdeepsleeped;
	bool need_init = false;

	scdeepsleeped = (uint32_t)readl(SCTRL_SCDEEPSLEEPED + sctrl_base);
	if ((scdeepsleeped & USB_20PHY_POWER_SEL) != 0)
		need_init = false;
	else
		need_init = true;

	pr_info("%s: usb20phy vregbypass %s init\n",
		__func__, need_init ? "need" : "not need");

	if (need_init)
		usb20phy_vregbypass_init();
}

static void config_usbphy_power(void __iomem *otg_bc_reg_base,
		const void __iomem *sctrl_base)
{
	usb3_rw_reg_clrbit(USB2_VREGBYPASS, otg_bc_reg_base, USBOTG2_CTRL4);
	usb_dbg("clear usb vregbypass\n");
}

static int dwc3_release(struct plat_chip_usb_phy *usb_phy)
{
	int ret;
	void __iomem *pericfg_reg_base = NULL;
	void __iomem *sctrl_base = NULL;

	pericfg_reg_base = usb_phy->pericfg_reg_base;
	sctrl_base = usb_phy->sctrl_reg_base;

	usb_dbg("+\n");

	/* make sure at reset status */
	/* WO */
	writel(IP_HRST_USB2DRD_AHBIF | IP_HRST_USB2DRD_MUX | IP_RST_USB2DRD_ADP,
				pericfg_reg_base + PERI_CRG_PERRSTEN4);

	udelay(100); /* delay 100us */

	/* enable gt_hclk_usb2drd */
	ret = clk_prepare_enable(usb_phy->gt_hclk_usb3otg);
	if (ret) {
		usb_err("clk_prepare_enable gt_hclk_usb3otg failed\n");
		return ret;
	}

	/* enable gt_clk_usb2drd_ref */
	ret = clk_prepare_enable(usb_phy->clk);
	if (ret) {
		clk_disable_unprepare(usb_phy->gt_hclk_usb3otg);
		usb_err("clk_prepare_enable clk failed\n");
		return ret;
	}

	/* enable gt_clk_usb2_drd_32k */
	ret = clk_prepare_enable(usb_phy->gt_clk_usb2_drd_32k);
	if (ret) {
		clk_disable_unprepare(usb_phy->gt_hclk_usb3otg);
		clk_disable_unprepare(usb_phy->clk);
		usb_err("clk_prepare_enable gt_clk_usb2_drd_32k failed\n");
		return ret;
	}

	/* dis-reset usb misc ctrl module */
	/* WO */
	writel(IP_HRST_USB2DRD_AHBIF | IP_HRST_USB2DRD_MUX | IP_RST_USB2DRD_ADP,
				pericfg_reg_base + PERI_CRG_PERRSTDIS4);

	config_usbphy_power(usb_phy->phy.otg_bc_reg_base, sctrl_base);

	ret = config_usb_clk(usb_phy);
	if (ret) {
		clk_disable_unprepare(usb_phy->gt_hclk_usb3otg);
		clk_disable_unprepare(usb_phy->clk);
		clk_disable_unprepare(usb_phy->gt_clk_usb2_drd_32k);
		usb_err("config_usb_clk failed\n");
		return ret;
	}

	config_usb_phy_controller(usb_phy->phy.otg_bc_reg_base);

	udelay(100); /* wait status stable */

	/* unreset phy */
	usb3_rw_reg_setbit(USB2PHY_POR_N, usb_phy->phy.otg_bc_reg_base, USBOTG2_CTRL2);

	udelay(100); /* wait status stable */

	chip_usb_unreset_phy_if_fpga();

	/* unreset phy reset sync unit */
	/* WO */
	writel(IP_RST_USB2DRD_PHY, pericfg_reg_base + PERI_CRG_PERRSTDIS4);

	udelay(100); /* wait status stable */

	/* unreset controller */
	usb3_rw_reg_setbit(USB3C_RESET_N, usb_phy->phy.otg_bc_reg_base, USBOTG2_CTRL2);

	udelay(100); /* wait status stable */

	/* set vbus valid */
	usb3_rw_reg_setvalue(BIT(USB2_VBUSVLDSEL) | BIT(USB2_VBUSVLDEXT),
			usb_phy->phy.otg_bc_reg_base, USBOTG2_CTRL2);
	usb_dbg("-\n");

	return ret;
}

static void dwc3_reset(struct plat_chip_usb_phy *usb_phy)
{
	void __iomem *pericfg_reg_base = usb_phy->pericfg_reg_base;
	void __iomem *sctrl_base = usb_phy->sctrl_reg_base;

	usb_dbg("+\n");
	if (usb2_otg_bc_is_unreset(pericfg_reg_base) && usb_clk_is_open(pericfg_reg_base)) {
		/* reset controller */
		usb3_rw_reg_clrbit(USB3C_RESET_N, usb_phy->phy.otg_bc_reg_base,
				USBOTG2_CTRL2);

		/* reset phy */
		usb3_rw_reg_clrbit(USB2PHY_POR_N, usb_phy->phy.otg_bc_reg_base,
				USBOTG2_CTRL2);

		if (is_abb_clk_selected(sctrl_base))
			writel(ABB_DIG2ANA_ISO_EN, SCTRL_MODEM_CTRL_DIS + sctrl_base);

		/* close phy 19.2M ref clk gt_clk_usb2phy_ref */
		clk_disable_unprepare(usb_phy->gt_clk_usb2phy_ref);
	}

	/* reset usb misc ctrl module */
	/* WO */
	writel(IP_HRST_USB2DRD_AHBIF | IP_HRST_USB2DRD_MUX | IP_RST_USB2DRD_ADP | IP_RST_USB2DRD_PHY,
			pericfg_reg_base + PERI_CRG_PERRSTEN4);

	clk_disable_unprepare(usb_phy->gt_hclk_usb3otg);
	clk_disable_unprepare(usb_phy->clk);
	clk_disable_unprepare(usb_phy->gt_clk_usb2_drd_32k);

	usb_dbg("-\n");
}

void set_usb2_eye_diagram_param(struct plat_chip_usb_phy *usb_phy,
		unsigned int eye_diagram_param)
{
	void __iomem *otg_bc_base = usb_phy->phy.otg_bc_reg_base;

	if (!otg_bc_base)
		return;

	if (chip_dwc3_is_fpga())
		return;

	/* set high speed phy parameter */
	writel(eye_diagram_param, otg_bc_base + USBOTG2_CTRL3);
	usb_dbg("set hs phy param 0x%x for host\n",
			readl(otg_bc_base + USBOTG2_CTRL3));
}

static int oct_usb3phy_shutdown(unsigned int support_dp)
{
	usb_dbg("+\n");
	if (!_chip_usb_phy)
		return -ENODEV;

	if (chip_dwc3_is_powerdown()) {
		usb_dbg("already shutdown, just return!\n");
		return 0;
	}
	set_chip_dwc3_power_flag(USB_POWER_OFF);

	dwc3_reset(_chip_usb_phy);

	usb_dbg("-\n");

	return 0;
}

static int oct_get_dts_resource(struct device *dev, struct plat_chip_usb_phy *usb_phy)
{
	void __iomem *regs = NULL;

	/* get h clk handler */
	usb_phy->gt_hclk_usb3otg = devm_clk_get(dev, "hclk_usb2drd");
	if (IS_ERR_OR_NULL(usb_phy->gt_hclk_usb3otg)) {
		dev_err(dev, "get hclk_usb3otg failed\n");
		return -EINVAL;
	}

	/* get clk handler */
	usb_phy->clk = devm_clk_get(dev, "clk_usb2drd_ref");
	if (IS_ERR_OR_NULL(usb_phy->clk)) {
		dev_err(dev, "get clk failed\n");
		return -EINVAL;
	}

	/* get gt_clk_usb2_drd_32k handler */
	usb_phy->gt_clk_usb2_drd_32k = devm_clk_get(dev, "clk_usb2_drd_32k");
	if (IS_ERR_OR_NULL(usb_phy->gt_clk_usb2_drd_32k)) {
		dev_err(dev, "get gt_clk_usb2_drd_32k failed\n");
		return -EINVAL;
	}

	/* get usb2phy ref clk handler */
	usb_phy->gt_clk_usb2phy_ref = devm_clk_get(dev, "clk_usb2phy_ref");
	if (IS_ERR_OR_NULL(usb_phy->gt_clk_usb2phy_ref)) {
		dev_err(dev, "get gt_clk_usb2phy_ref failed\n");
		return -EINVAL;
	}

	/* get otg bc */
	usb_phy->phy.otg_bc_reg_base = of_iomap(dev->of_node, 0);
	if (!usb_phy->phy.otg_bc_reg_base) {
		dev_err(dev, "ioremap res 0 failed\n");
		return -ENOMEM;
	}

	regs = of_devm_ioremap(dev, "hisilicon,crgctrl");
	if (IS_ERR(regs)) {
		dev_err(dev, "iomap pericfg_reg_base failed!\n");
		return -EINVAL;
	}
	usb_phy->pericfg_reg_base = regs;

	regs = of_devm_ioremap(dev, "hisilicon,sys_bus");
	if (IS_ERR(regs)) {
		dev_err(dev, "iomap sys_bus_reg_base failed!\n");
		return -EINVAL;
	}
	usb_phy->sys_bus_reg_base = regs;

	/*
	 * map SCTRL region
	 */
	regs = of_devm_ioremap(dev, "hisilicon,sysctrl");
	if (IS_ERR(regs)) {
		usb_err("iomap sctrl_reg_base failed!\n");
		return PTR_ERR(regs);
	}
	usb_phy->sctrl_reg_base = regs;

	return 0;
}

static int oct_usb3phy_init(unsigned int support_dp,
		unsigned int eye_diagram_param,
		unsigned int usb3_phy_tx_vboost_lvl)
{
	int ret;

	usb_dbg("+\n");
	if (!_chip_usb_phy)
		return -ENODEV;

	if (!chip_dwc3_is_powerdown()) {
		usb_dbg("already release, just return!\n");
		return 0;
	}

	ret = dwc3_release(_chip_usb_phy);
	if (ret) {
		usb_err("[RELEASE.ERR] release error, need check clk!\n");
		return ret;
	}

	set_usb2_eye_diagram_param(_chip_usb_phy, eye_diagram_param);

	set_chip_dwc3_power_flag(USB_POWER_ON);

	usb_dbg("-\n");

	return 0;
}

static int oct_shared_phy_init(unsigned int support_dp, unsigned int eye_diagram_param,
		unsigned int combophy_flag)
{
	if (!_chip_usb_phy)
		return -ENODEV;

	writel(USB3OTG_QOS_PRI_3, _chip_usb_phy->sys_bus_reg_base + USB3OTG_QOS_REG_OFFSET);

	return oct_usb3phy_init(0, eye_diagram_param, 0);
}

static int oct_shared_phy_shutdown(unsigned int support_dp, unsigned int combophy_flag, unsigned int keep_power)
{
	return oct_usb3phy_shutdown(0);
}

static int dwc3_oct_probe(struct platform_device *pdev)
{
	int ret;

	_chip_usb_phy = devm_kzalloc(&pdev->dev, sizeof(*_chip_usb_phy),
			GFP_KERNEL);
	if (!_chip_usb_phy)
		return -ENOMEM;

	ret = oct_get_dts_resource(&pdev->dev, _chip_usb_phy);
	if (ret) {
		usb_err("get_dts_resource failed\n");
		goto err_out;
	}

	usb20phy_init_vregbypass(_chip_usb_phy->sctrl_reg_base);
	_chip_usb_phy->phy.init = oct_usb3phy_init;
	_chip_usb_phy->phy.shutdown = oct_usb3phy_shutdown;
	_chip_usb_phy->phy.shared_phy_init = oct_shared_phy_init;
	_chip_usb_phy->phy.shared_phy_shutdown = oct_shared_phy_shutdown;

	ret = chip_usb_dwc3_register_phy(&_chip_usb_phy->phy);
	if (ret) {
		usb_err("usb_dwc3_register_phy failed\n");
		goto err_out;
	}

	return 0;
err_out:
	_chip_usb_phy = NULL;
	return ret;
}

static int dwc3_oct_remove(struct platform_device *pdev)
{
	int ret;

	ret = chip_usb_dwc3_unregister_phy(&_chip_usb_phy->phy);
	_chip_usb_phy = NULL;

	return ret;
}

#ifdef CONFIG_OF
static const struct of_device_id dwc3_oct_match[] = {
	{ .compatible = "hisilicon,oct-dwc3" },
	{},
};
MODULE_DEVICE_TABLE(of, dwc3_oct_match);
#else
#define dwc3_oct_match NULL
#endif

static struct platform_driver dwc3_oct_driver = {
	.probe		= dwc3_oct_probe,
	.remove		= dwc3_oct_remove,
	.driver		= {
		.name	= "usb3-oct",
		.of_match_table = of_match_ptr(dwc3_oct_match),
	},
};
module_platform_driver(dwc3_oct_driver);
MODULE_LICENSE("GPL");
