;redcode
;assert 1
	SPL 0, <332
	CMP -207, <-126
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB <0, @2
	SUB #0, -407
	ADD 100, 10
	SLT 0, @46
	SPL -100, -100
	SLT 0, @46
	SUB #0, -4
	SPL 100, 10
	SPL 100, 10
	JMZ 100, 10
	SUB -0, 0
	SUB @121, 103
	SUB #72, @162
	SUB <0, @2
	SUB 0, 100
	MOV #300, 0
	JMZ @10, 1
	DAT #100, #10
	SPL <127, 100
	SUB #0, -4
	DAT #210, #30
	JMN 0, 100
	DAT #210, #30
	SUB <-340, 90
	SPL 10, #10
	DAT #100, #10
	SPL 10, #10
	SUB #0, -407
	ADD 0, -120
	SPL @0, -407
	SUB #0, -407
	SLT -1, -20
	SPL -100, -100
	SPL 0, -120
	SPL -100, -100
	SPL -500, -300
	SPL 0, #2
	JMP -0
	SPL -207, @-126
	SLT 721, 624
	JMN @10, #209
	CMP -207, <-126
	SPL 0, <332
	SPL 0, <332
	SPL 0, <332
	SPL 0, <332
	SPL 0, <332
