{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1616266502540 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1616266502540 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 20 15:55:02 2021 " "Processing started: Sat Mar 20 15:55:02 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1616266502540 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616266502540 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Projeto1 -c Projeto1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Projeto1 -c Projeto1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616266502540 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1616266502924 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1616266502924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "intermed.tdf 1 1 " "Found 1 design units, including 1 entities, in source file intermed.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 intermed " "Found entity 1: intermed" {  } { { "intermed.tdf" "" { Text "D:/Estudo/Eletrônica Digital/P1/intermed.tdf" 2 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616266511152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616266511152 ""}
{ "Warning" "WTDFX_BIT0_FOUND_AS_MSB" "out 7 " "Group MSB out7 overrides BIT0 = LSB in actual or default Options Statement" {  } { { "display.tdf" "" { Text "D:/Estudo/Eletrônica Digital/P1/display.tdf" 6 1 0 } }  } 0 287002 "Group MSB %1!s!%2!d! overrides BIT0 = LSB in actual or default Options Statement" 0 0 "Analysis & Synthesis" 0 -1 1616266511154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display.tdf 1 1 " "Found 1 design units, including 1 entities, in source file display.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 display " "Found entity 1: display" {  } { { "display.tdf" "" { Text "D:/Estudo/Eletrônica Digital/P1/display.tdf" 1 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616266511155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616266511155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisor.tdf 1 1 " "Found 1 design units, including 1 entities, in source file divisor.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 divisor " "Found entity 1: divisor" {  } { { "divisor.tdf" "" { Text "D:/Estudo/Eletrônica Digital/P1/divisor.tdf" 1 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616266511158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616266511158 ""}
{ "Warning" "WTDFX_BIT0_FOUND_AS_MSB" "sel 1 " "Group MSB sel1 overrides BIT0 = LSB in actual or default Options Statement" {  } { { "seletor.tdf" "" { Text "D:/Estudo/Eletrônica Digital/P1/seletor.tdf" 6 5 0 } }  } 0 287002 "Group MSB %1!s!%2!d! overrides BIT0 = LSB in actual or default Options Statement" 0 0 "Analysis & Synthesis" 0 -1 1616266511161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seletor.tdf 1 1 " "Found 1 design units, including 1 entities, in source file seletor.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 seletor " "Found entity 1: seletor" {  } { { "seletor.tdf" "" { Text "D:/Estudo/Eletrônica Digital/P1/seletor.tdf" 1 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616266511162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616266511162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxamfm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file muxamfm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 MUXamfm " "Found entity 1: MUXamfm" {  } { { "MUXamfm.tdf" "" { Text "D:/Estudo/Eletrônica Digital/P1/MUXamfm.tdf" 1 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616266511165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616266511165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blocoproj.bdf 1 1 " "Found 1 design units, including 1 entities, in source file blocoproj.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 blocoproj " "Found entity 1: blocoproj" {  } { { "blocoproj.bdf" "" { Schematic "D:/Estudo/Eletrônica Digital/P1/blocoproj.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616266511167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616266511167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisormeio.tdf 1 1 " "Found 1 design units, including 1 entities, in source file divisormeio.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 divisormeio " "Found entity 1: divisormeio" {  } { { "divisormeio.tdf" "" { Text "D:/Estudo/Eletrônica Digital/P1/divisormeio.tdf" 1 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616266511171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616266511171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cont.tdf 1 1 " "Found 1 design units, including 1 entities, in source file cont.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cont " "Found entity 1: cont" {  } { { "cont.tdf" "" { Text "D:/Estudo/Eletrônica Digital/P1/cont.tdf" 1 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616266511174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616266511174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testecont.bdf 1 1 " "Found 1 design units, including 1 entities, in source file testecont.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 testecont " "Found entity 1: testecont" {  } { { "testecont.bdf" "" { Schematic "D:/Estudo/Eletrônica Digital/P1/testecont.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616266511177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616266511177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "parametrosfm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file parametrosfm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 parametrosfm " "Found entity 1: parametrosfm" {  } { { "parametrosfm.tdf" "" { Text "D:/Estudo/Eletrônica Digital/P1/parametrosfm.tdf" 1 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616266511180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616266511180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contfm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file contfm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 contfm " "Found entity 1: contfm" {  } { { "contfm.tdf" "" { Text "D:/Estudo/Eletrônica Digital/P1/contfm.tdf" 1 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616266511182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616266511182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debouncers/debouncer_monitor.tdf 1 1 " "Found 1 design units, including 1 entities, in source file debouncers/debouncer_monitor.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 debouncer_monitor " "Found entity 1: debouncer_monitor" {  } { { "debouncers/debouncer_monitor.tdf" "" { Text "D:/Estudo/Eletrônica Digital/P1/debouncers/debouncer_monitor.tdf" 1 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616266511186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616266511186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testeparams.bdf 1 1 " "Found 1 design units, including 1 entities, in source file testeparams.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 testeparams " "Found entity 1: testeparams" {  } { { "testeparams.bdf" "" { Schematic "D:/Estudo/Eletrônica Digital/P1/testeparams.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616266511188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616266511188 ""}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "maisum " "Variable or input pin \"maisum\" is defined but never used." {  } { { "contadorfm.tdf" "" { Text "D:/Estudo/Eletrônica Digital/P1/contadorfm.tdf" 17 2 0 } }  } 0 287013 "Variable or input pin \"%1!s!\" is defined but never used." 0 0 "Analysis & Synthesis" 0 -1 1616266511191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contadorfm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file contadorfm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 contadorfm " "Found entity 1: contadorfm" {  } { { "contadorfm.tdf" "" { Text "D:/Estudo/Eletrônica Digital/P1/contadorfm.tdf" 3 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616266511191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616266511191 ""}
{ "Warning" "WTDFX_BIT0_FOUND_AS_MSB" "sel 1 " "Group MSB sel1 overrides BIT0 = LSB in actual or default Options Statement" {  } { { "sipo.tdf" "" { Text "D:/Estudo/Eletrônica Digital/P1/sipo.tdf" 3 19 0 } }  } 0 287002 "Group MSB %1!s!%2!d! overrides BIT0 = LSB in actual or default Options Statement" 0 0 "Analysis & Synthesis" 0 -1 1616266511194 ""}
{ "Warning" "WTDFX_MISSING_1D_BRACKETS" "sel " "Group name \"sel\" is missing brackets (\[ \])" {  } { { "sipo.tdf" "" { Text "D:/Estudo/Eletrônica Digital/P1/sipo.tdf" 24 8 0 } }  } 0 287004 "Group name \"%1!s!\" is missing brackets (\[ \])" 0 0 "Analysis & Synthesis" 0 -1 1616266511194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sipo.tdf 1 1 " "Found 1 design units, including 1 entities, in source file sipo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sipo " "Found entity 1: sipo" {  } { { "sipo.tdf" "" { Text "D:/Estudo/Eletrônica Digital/P1/sipo.tdf" 1 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616266511194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616266511194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sipo_ada.bdf 1 1 " "Found 1 design units, including 1 entities, in source file sipo_ada.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 sipo_ada " "Found entity 1: sipo_ada" {  } { { "sipo_ada.bdf" "" { Schematic "D:/Estudo/Eletrônica Digital/P1/sipo_ada.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616266511197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616266511197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contsipofm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file contsipofm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 contsipofm " "Found entity 1: contsipofm" {  } { { "contsipofm.tdf" "" { Text "D:/Estudo/Eletrônica Digital/P1/contsipofm.tdf" 2 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616266511200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616266511200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contsipoam.tdf 1 1 " "Found 1 design units, including 1 entities, in source file contsipoam.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 contsipoam " "Found entity 1: contsipoam" {  } { { "contsipoam.tdf" "" { Text "D:/Estudo/Eletrônica Digital/P1/contsipoam.tdf" 2 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616266511204 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616266511204 ""}
{ "Warning" "WTDFX_BIT0_FOUND_AS_MSB" "teste 2 " "Group MSB teste2 overrides BIT0 = LSB in actual or default Options Statement" {  } { { "MUXamfmfav.tdf" "" { Text "D:/Estudo/Eletrônica Digital/P1/MUXamfmfav.tdf" 7 2 0 } }  } 0 287002 "Group MSB %1!s!%2!d! overrides BIT0 = LSB in actual or default Options Statement" 0 0 "Analysis & Synthesis" 0 -1 1616266511207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxamfmfav.tdf 1 1 " "Found 1 design units, including 1 entities, in source file muxamfmfav.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 MUXamfmfav " "Found entity 1: MUXamfmfav" {  } { { "MUXamfmfav.tdf" "" { Text "D:/Estudo/Eletrônica Digital/P1/MUXamfmfav.tdf" 1 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616266511208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616266511208 ""}
{ "Warning" "WTDFX_BIT0_FOUND_AS_MSB" "teste 2 " "Group MSB teste2 overrides BIT0 = LSB in actual or default Options Statement" {  } { { "testmux.tdf" "" { Text "D:/Estudo/Eletrônica Digital/P1/testmux.tdf" 6 2 0 } }  } 0 287002 "Group MSB %1!s!%2!d! overrides BIT0 = LSB in actual or default Options Statement" 0 0 "Analysis & Synthesis" 0 -1 1616266511210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testmux.tdf 1 1 " "Found 1 design units, including 1 entities, in source file testmux.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 testmux " "Found entity 1: testmux" {  } { { "testmux.tdf" "" { Text "D:/Estudo/Eletrônica Digital/P1/testmux.tdf" 1 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616266511211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616266511211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testemux.bdf 1 1 " "Found 1 design units, including 1 entities, in source file testemux.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 testemux " "Found entity 1: testemux" {  } { { "testemux.bdf" "" { Schematic "D:/Estudo/Eletrônica Digital/P1/testemux.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1616266511213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1616266511213 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "testemux " "Elaborating entity \"testemux\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1616266511255 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst11 " "Block or symbol \"NOT\" of instance \"inst11\" overlaps another block or symbol" {  } { { "testemux.bdf" "" { Schematic "D:/Estudo/Eletrônica Digital/P1/testemux.bdf" { { 376 392 440 408 "inst11" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1616266511255 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display display:inst2 " "Elaborating entity \"display\" for hierarchy \"display:inst2\"" {  } { { "testemux.bdf" "inst2" { Schematic "D:/Estudo/Eletrônica Digital/P1/testemux.bdf" { { 264 1288 1448 408 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616266511256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "testmux testmux:inst " "Elaborating entity \"testmux\" for hierarchy \"testmux:inst\"" {  } { { "testemux.bdf" "inst" { Schematic "D:/Estudo/Eletrônica Digital/P1/testemux.bdf" { { 264 952 1136 504 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616266511258 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debouncer_monitor debouncer_monitor:inst12 " "Elaborating entity \"debouncer_monitor\" for hierarchy \"debouncer_monitor:inst12\"" {  } { { "testemux.bdf" "inst12" { Schematic "D:/Estudo/Eletrônica Digital/P1/testemux.bdf" { { 256 208 352 336 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616266511278 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seletor seletor:inst1 " "Elaborating entity \"seletor\" for hierarchy \"seletor:inst1\"" {  } { { "testemux.bdf" "inst1" { Schematic "D:/Estudo/Eletrônica Digital/P1/testemux.bdf" { { 488 208 376 600 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616266511280 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisor divisor:inst4 " "Elaborating entity \"divisor\" for hierarchy \"divisor:inst4\"" {  } { { "testemux.bdf" "inst4" { Schematic "D:/Estudo/Eletrônica Digital/P1/testemux.bdf" { { 576 504 672 656 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616266511281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contsipofm contsipofm:inst3 " "Elaborating entity \"contsipofm\" for hierarchy \"contsipofm:inst3\"" {  } { { "testemux.bdf" "inst3" { Schematic "D:/Estudo/Eletrônica Digital/P1/testemux.bdf" { { 376 656 808 488 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616266511282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sipo contsipofm:inst3\|sipo:uni " "Elaborating entity \"sipo\" for hierarchy \"contsipofm:inst3\|sipo:uni\"" {  } { { "contsipofm.tdf" "uni" { Text "D:/Estudo/Eletrônica Digital/P1/contsipofm.tdf" 8 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616266511284 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sipo contsipofm:inst3\|sipo:mil " "Elaborating entity \"sipo\" for hierarchy \"contsipofm:inst3\|sipo:mil\"" {  } { { "contsipofm.tdf" "mil" { Text "D:/Estudo/Eletrônica Digital/P1/contsipofm.tdf" 8 17 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616266511285 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1616266512073 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1616266512790 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1616266512790 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "348 " "Implemented 348 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1616266512880 ""} { "Info" "ICUT_CUT_TM_OPINS" "15 " "Implemented 15 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1616266512880 ""} { "Info" "ICUT_CUT_TM_LCELLS" "328 " "Implemented 328 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1616266512880 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1616266512880 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4769 " "Peak virtual memory: 4769 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1616266512923 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 20 15:55:12 2021 " "Processing ended: Sat Mar 20 15:55:12 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1616266512923 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1616266512923 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1616266512923 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1616266512923 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1616266514175 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1616266514175 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 20 15:55:13 2021 " "Processing started: Sat Mar 20 15:55:13 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1616266514175 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1616266514175 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Projeto1 -c Projeto1 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Projeto1 -c Projeto1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1616266514175 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1616266514274 ""}
{ "Info" "0" "" "Project  = Projeto1" {  } {  } 0 0 "Project  = Projeto1" 0 0 "Fitter" 0 0 1616266514275 ""}
{ "Info" "0" "" "Revision = Projeto1" {  } {  } 0 0 "Revision = Projeto1" 0 0 "Fitter" 0 0 1616266514275 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1616266514365 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1616266514365 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Projeto1 EP4CE6E22C8 " "Selected device EP4CE6E22C8 for design \"Projeto1\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1616266514375 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1616266514416 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1616266514416 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1616266514522 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1616266514526 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22C8 " "Device EP4CE10E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1616266514632 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C8 " "Device EP4CE15E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1616266514632 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C8 " "Device EP4CE22E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1616266514632 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1616266514632 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "D:/Estudo/Eletrônica Digital/P1/" { { 0 { 0 ""} 0 686 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1616266514634 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "D:/Estudo/Eletrônica Digital/P1/" { { 0 { 0 ""} 0 688 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1616266514634 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "D:/Estudo/Eletrônica Digital/P1/" { { 0 { 0 ""} 0 690 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1616266514634 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "D:/Estudo/Eletrônica Digital/P1/" { { 0 { 0 ""} 0 692 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1616266514634 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 101 " "Pin ~ALTERA_nCEO~ is reserved at location 101" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "D:/Estudo/Eletrônica Digital/P1/" { { 0 { 0 ""} 0 694 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1616266514634 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1616266514634 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1616266514635 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Projeto1.sdc " "Synopsys Design Constraints File file not found: 'Projeto1.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1616266514992 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1616266514992 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst\|out2\[3\]~27\|combout " "Node \"inst\|out2\[3\]~27\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616266514994 ""} { "Warning" "WSTA_SCC_NODE" "inst\|out2\[3\]~26\|datac " "Node \"inst\|out2\[3\]~26\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616266514994 ""} { "Warning" "WSTA_SCC_NODE" "inst\|out2\[3\]~26\|combout " "Node \"inst\|out2\[3\]~26\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616266514994 ""} { "Warning" "WSTA_SCC_NODE" "inst\|out2\[3\]~27\|dataa " "Node \"inst\|out2\[3\]~27\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616266514994 ""}  } { { "testmux.tdf" "" { Text "D:/Estudo/Eletrônica Digital/P1/testmux.tdf" 5 16 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1616266514994 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst\|out1\[3\]~28\|combout " "Node \"inst\|out1\[3\]~28\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616266514994 ""} { "Warning" "WSTA_SCC_NODE" "inst\|out1\[3\]~27\|datac " "Node \"inst\|out1\[3\]~27\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616266514994 ""} { "Warning" "WSTA_SCC_NODE" "inst\|out1\[3\]~27\|combout " "Node \"inst\|out1\[3\]~27\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616266514994 ""} { "Warning" "WSTA_SCC_NODE" "inst\|out1\[3\]~28\|dataa " "Node \"inst\|out1\[3\]~28\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616266514994 ""}  } { { "testmux.tdf" "" { Text "D:/Estudo/Eletrônica Digital/P1/testmux.tdf" 5 4 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1616266514994 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst\|out4\[3\]~27\|combout " "Node \"inst\|out4\[3\]~27\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616266514994 ""} { "Warning" "WSTA_SCC_NODE" "inst\|out4\[3\]~26\|datac " "Node \"inst\|out4\[3\]~26\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616266514994 ""} { "Warning" "WSTA_SCC_NODE" "inst\|out4\[3\]~26\|combout " "Node \"inst\|out4\[3\]~26\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616266514994 ""} { "Warning" "WSTA_SCC_NODE" "inst\|out4\[3\]~27\|dataa " "Node \"inst\|out4\[3\]~27\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616266514994 ""}  } { { "testmux.tdf" "" { Text "D:/Estudo/Eletrônica Digital/P1/testmux.tdf" 5 40 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1616266514994 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst\|out3\[3\]~27\|combout " "Node \"inst\|out3\[3\]~27\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616266514995 ""} { "Warning" "WSTA_SCC_NODE" "inst\|out3\[3\]~26\|datac " "Node \"inst\|out3\[3\]~26\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616266514995 ""} { "Warning" "WSTA_SCC_NODE" "inst\|out3\[3\]~26\|combout " "Node \"inst\|out3\[3\]~26\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616266514995 ""} { "Warning" "WSTA_SCC_NODE" "inst\|out3\[3\]~27\|dataa " "Node \"inst\|out3\[3\]~27\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616266514995 ""}  } { { "testmux.tdf" "" { Text "D:/Estudo/Eletrônica Digital/P1/testmux.tdf" 5 28 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1616266514995 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst\|out2\[2\]~25\|combout " "Node \"inst\|out2\[2\]~25\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616266514995 ""} { "Warning" "WSTA_SCC_NODE" "inst\|out2\[2\]~24\|datac " "Node \"inst\|out2\[2\]~24\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616266514995 ""} { "Warning" "WSTA_SCC_NODE" "inst\|out2\[2\]~24\|combout " "Node \"inst\|out2\[2\]~24\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616266514995 ""} { "Warning" "WSTA_SCC_NODE" "inst\|out2\[2\]~25\|dataa " "Node \"inst\|out2\[2\]~25\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616266514995 ""}  } { { "testmux.tdf" "" { Text "D:/Estudo/Eletrônica Digital/P1/testmux.tdf" 5 16 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1616266514995 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst\|out1\[2\]~26\|combout " "Node \"inst\|out1\[2\]~26\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616266514995 ""} { "Warning" "WSTA_SCC_NODE" "inst\|out1\[2\]~25\|datac " "Node \"inst\|out1\[2\]~25\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616266514995 ""} { "Warning" "WSTA_SCC_NODE" "inst\|out1\[2\]~25\|combout " "Node \"inst\|out1\[2\]~25\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616266514995 ""} { "Warning" "WSTA_SCC_NODE" "inst\|out1\[2\]~26\|dataa " "Node \"inst\|out1\[2\]~26\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616266514995 ""}  } { { "testmux.tdf" "" { Text "D:/Estudo/Eletrônica Digital/P1/testmux.tdf" 5 4 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1616266514995 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst\|out4\[2\]~25\|combout " "Node \"inst\|out4\[2\]~25\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616266514995 ""} { "Warning" "WSTA_SCC_NODE" "inst\|out4\[2\]~24\|datac " "Node \"inst\|out4\[2\]~24\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616266514995 ""} { "Warning" "WSTA_SCC_NODE" "inst\|out4\[2\]~24\|combout " "Node \"inst\|out4\[2\]~24\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616266514995 ""} { "Warning" "WSTA_SCC_NODE" "inst\|out4\[2\]~25\|dataa " "Node \"inst\|out4\[2\]~25\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616266514995 ""}  } { { "testmux.tdf" "" { Text "D:/Estudo/Eletrônica Digital/P1/testmux.tdf" 5 40 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1616266514995 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst\|out3\[2\]~25\|combout " "Node \"inst\|out3\[2\]~25\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616266514995 ""} { "Warning" "WSTA_SCC_NODE" "inst\|out3\[2\]~24\|datac " "Node \"inst\|out3\[2\]~24\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616266514995 ""} { "Warning" "WSTA_SCC_NODE" "inst\|out3\[2\]~24\|combout " "Node \"inst\|out3\[2\]~24\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616266514995 ""} { "Warning" "WSTA_SCC_NODE" "inst\|out3\[2\]~25\|dataa " "Node \"inst\|out3\[2\]~25\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616266514995 ""}  } { { "testmux.tdf" "" { Text "D:/Estudo/Eletrônica Digital/P1/testmux.tdf" 5 28 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1616266514995 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst\|out2\[1\]~23\|combout " "Node \"inst\|out2\[1\]~23\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616266514995 ""} { "Warning" "WSTA_SCC_NODE" "inst\|out2\[1\]~22\|datac " "Node \"inst\|out2\[1\]~22\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616266514995 ""} { "Warning" "WSTA_SCC_NODE" "inst\|out2\[1\]~22\|combout " "Node \"inst\|out2\[1\]~22\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616266514995 ""} { "Warning" "WSTA_SCC_NODE" "inst\|out2\[1\]~23\|dataa " "Node \"inst\|out2\[1\]~23\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616266514995 ""}  } { { "testmux.tdf" "" { Text "D:/Estudo/Eletrônica Digital/P1/testmux.tdf" 5 16 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1616266514995 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst\|out1\[1\]~24\|combout " "Node \"inst\|out1\[1\]~24\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616266514995 ""} { "Warning" "WSTA_SCC_NODE" "inst\|out1\[1\]~23\|datac " "Node \"inst\|out1\[1\]~23\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616266514995 ""} { "Warning" "WSTA_SCC_NODE" "inst\|out1\[1\]~23\|combout " "Node \"inst\|out1\[1\]~23\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616266514995 ""} { "Warning" "WSTA_SCC_NODE" "inst\|out1\[1\]~24\|dataa " "Node \"inst\|out1\[1\]~24\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616266514995 ""}  } { { "testmux.tdf" "" { Text "D:/Estudo/Eletrônica Digital/P1/testmux.tdf" 5 4 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1616266514995 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst\|out4\[1\]~23\|combout " "Node \"inst\|out4\[1\]~23\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616266514995 ""} { "Warning" "WSTA_SCC_NODE" "inst\|out4\[1\]~22\|datac " "Node \"inst\|out4\[1\]~22\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616266514995 ""} { "Warning" "WSTA_SCC_NODE" "inst\|out4\[1\]~22\|combout " "Node \"inst\|out4\[1\]~22\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616266514995 ""} { "Warning" "WSTA_SCC_NODE" "inst\|out4\[1\]~23\|dataa " "Node \"inst\|out4\[1\]~23\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616266514995 ""}  } { { "testmux.tdf" "" { Text "D:/Estudo/Eletrônica Digital/P1/testmux.tdf" 5 40 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1616266514995 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst\|out3\[1\]~23\|combout " "Node \"inst\|out3\[1\]~23\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616266514996 ""} { "Warning" "WSTA_SCC_NODE" "inst\|out3\[1\]~22\|datac " "Node \"inst\|out3\[1\]~22\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616266514996 ""} { "Warning" "WSTA_SCC_NODE" "inst\|out3\[1\]~22\|combout " "Node \"inst\|out3\[1\]~22\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616266514996 ""} { "Warning" "WSTA_SCC_NODE" "inst\|out3\[1\]~23\|dataa " "Node \"inst\|out3\[1\]~23\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616266514996 ""}  } { { "testmux.tdf" "" { Text "D:/Estudo/Eletrônica Digital/P1/testmux.tdf" 5 28 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1616266514996 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst\|out2\[0\]~21\|combout " "Node \"inst\|out2\[0\]~21\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616266514996 ""} { "Warning" "WSTA_SCC_NODE" "inst\|out2\[0\]~20\|datac " "Node \"inst\|out2\[0\]~20\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616266514996 ""} { "Warning" "WSTA_SCC_NODE" "inst\|out2\[0\]~20\|combout " "Node \"inst\|out2\[0\]~20\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616266514996 ""} { "Warning" "WSTA_SCC_NODE" "inst\|out2\[0\]~21\|dataa " "Node \"inst\|out2\[0\]~21\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616266514996 ""}  } { { "testmux.tdf" "" { Text "D:/Estudo/Eletrônica Digital/P1/testmux.tdf" 5 16 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1616266514996 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst\|out1\[0\]~22\|combout " "Node \"inst\|out1\[0\]~22\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616266514996 ""} { "Warning" "WSTA_SCC_NODE" "inst\|out1\[0\]~21\|datac " "Node \"inst\|out1\[0\]~21\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616266514996 ""} { "Warning" "WSTA_SCC_NODE" "inst\|out1\[0\]~21\|combout " "Node \"inst\|out1\[0\]~21\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616266514996 ""} { "Warning" "WSTA_SCC_NODE" "inst\|out1\[0\]~22\|dataa " "Node \"inst\|out1\[0\]~22\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616266514996 ""}  } { { "testmux.tdf" "" { Text "D:/Estudo/Eletrônica Digital/P1/testmux.tdf" 5 4 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1616266514996 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst\|out4\[0\]~21\|combout " "Node \"inst\|out4\[0\]~21\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616266514996 ""} { "Warning" "WSTA_SCC_NODE" "inst\|out4\[0\]~20\|datac " "Node \"inst\|out4\[0\]~20\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616266514996 ""} { "Warning" "WSTA_SCC_NODE" "inst\|out4\[0\]~20\|combout " "Node \"inst\|out4\[0\]~20\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616266514996 ""} { "Warning" "WSTA_SCC_NODE" "inst\|out4\[0\]~21\|dataa " "Node \"inst\|out4\[0\]~21\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616266514996 ""}  } { { "testmux.tdf" "" { Text "D:/Estudo/Eletrônica Digital/P1/testmux.tdf" 5 40 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1616266514996 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst\|out3\[0\]~21\|combout " "Node \"inst\|out3\[0\]~21\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616266514996 ""} { "Warning" "WSTA_SCC_NODE" "inst\|out3\[0\]~20\|datac " "Node \"inst\|out3\[0\]~20\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616266514996 ""} { "Warning" "WSTA_SCC_NODE" "inst\|out3\[0\]~20\|combout " "Node \"inst\|out3\[0\]~20\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616266514996 ""} { "Warning" "WSTA_SCC_NODE" "inst\|out3\[0\]~21\|dataa " "Node \"inst\|out3\[0\]~21\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616266514996 ""}  } { { "testmux.tdf" "" { Text "D:/Estudo/Eletrônica Digital/P1/testmux.tdf" 5 28 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1616266514996 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1616266514999 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1616266514999 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1616266515000 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Clock_Placa~input (placed in PIN 23 (CLK1, DIFFCLK_0n)) " "Automatically promoted node Clock_Placa~input (placed in PIN 23 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1616266515031 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "debouncer_monitor:inst12\|aux " "Destination node debouncer_monitor:inst12\|aux" {  } { { "debouncers/debouncer_monitor.tdf" "" { Text "D:/Estudo/Eletrônica Digital/P1/debouncers/debouncer_monitor.tdf" 10 2 0 } } { "temporary_test_loc" "" { Generic "D:/Estudo/Eletrônica Digital/P1/" { { 0 { 0 ""} 0 116 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1616266515031 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "debouncer_monitor:inst13\|aux " "Destination node debouncer_monitor:inst13\|aux" {  } { { "debouncers/debouncer_monitor.tdf" "" { Text "D:/Estudo/Eletrônica Digital/P1/debouncers/debouncer_monitor.tdf" 10 2 0 } } { "temporary_test_loc" "" { Generic "D:/Estudo/Eletrônica Digital/P1/" { { 0 { 0 ""} 0 247 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1616266515031 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "divisor:inst4\|fft " "Destination node divisor:inst4\|fft" {  } { { "divisor.tdf" "" { Text "D:/Estudo/Eletrônica Digital/P1/divisor.tdf" 9 2 0 } } { "temporary_test_loc" "" { Generic "D:/Estudo/Eletrônica Digital/P1/" { { 0 { 0 ""} 0 85 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1616266515031 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1616266515031 ""}  } { { "testemux.bdf" "" { Schematic "D:/Estudo/Eletrônica Digital/P1/testemux.bdf" { { 120 144 312 136 "Clock_Placa" "" } } } } { "temporary_test_loc" "" { Generic "D:/Estudo/Eletrônica Digital/P1/" { { 0 { 0 ""} 0 679 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1616266515031 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "contsipofm:inst3\|_~6  " "Automatically promoted node contsipofm:inst3\|_~6 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1616266515031 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "contsipofm:inst3\|sipo:cem\|count\[3\] " "Destination node contsipofm:inst3\|sipo:cem\|count\[3\]" {  } { { "sipo.tdf" "" { Text "D:/Estudo/Eletrônica Digital/P1/sipo.tdf" 8 7 0 } } { "temporary_test_loc" "" { Generic "D:/Estudo/Eletrônica Digital/P1/" { { 0 { 0 ""} 0 211 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1616266515031 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "contsipofm:inst3\|sipo:cem\|plusone " "Destination node contsipofm:inst3\|sipo:cem\|plusone" {  } { { "sipo.tdf" "" { Text "D:/Estudo/Eletrônica Digital/P1/sipo.tdf" 9 2 0 } } { "temporary_test_loc" "" { Generic "D:/Estudo/Eletrônica Digital/P1/" { { 0 { 0 ""} 0 216 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1616266515031 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1616266515031 ""}  } { { "testemux.bdf" "" { Schematic "D:/Estudo/Eletrônica Digital/P1/testemux.bdf" { { 376 656 808 488 "inst3" "" } } } } { "temporary_test_loc" "" { Generic "D:/Estudo/Eletrônica Digital/P1/" { { 0 { 0 ""} 0 252 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1616266515031 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "contsipofm:inst3\|_~8  " "Automatically promoted node contsipofm:inst3\|_~8 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1616266515031 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "contsipofm:inst3\|sipo:uni\|count\[3\] " "Destination node contsipofm:inst3\|sipo:uni\|count\[3\]" {  } { { "sipo.tdf" "" { Text "D:/Estudo/Eletrônica Digital/P1/sipo.tdf" 8 7 0 } } { "temporary_test_loc" "" { Generic "D:/Estudo/Eletrônica Digital/P1/" { { 0 { 0 ""} 0 46 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1616266515031 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "contsipofm:inst3\|sipo:uni\|plusone " "Destination node contsipofm:inst3\|sipo:uni\|plusone" {  } { { "sipo.tdf" "" { Text "D:/Estudo/Eletrônica Digital/P1/sipo.tdf" 9 2 0 } } { "temporary_test_loc" "" { Generic "D:/Estudo/Eletrônica Digital/P1/" { { 0 { 0 ""} 0 52 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1616266515031 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1616266515031 ""}  } { { "testemux.bdf" "" { Schematic "D:/Estudo/Eletrônica Digital/P1/testemux.bdf" { { 376 656 808 488 "inst3" "" } } } } { "temporary_test_loc" "" { Generic "D:/Estudo/Eletrônica Digital/P1/" { { 0 { 0 ""} 0 254 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1616266515031 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "contsipofm:inst3\|_~7  " "Automatically promoted node contsipofm:inst3\|_~7 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1616266515031 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "contsipofm:inst3\|sipo:dez\|count\[3\] " "Destination node contsipofm:inst3\|sipo:dez\|count\[3\]" {  } { { "sipo.tdf" "" { Text "D:/Estudo/Eletrônica Digital/P1/sipo.tdf" 8 7 0 } } { "temporary_test_loc" "" { Generic "D:/Estudo/Eletrônica Digital/P1/" { { 0 { 0 ""} 0 220 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1616266515031 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "contsipofm:inst3\|sipo:dez\|count\[2\] " "Destination node contsipofm:inst3\|sipo:dez\|count\[2\]" {  } { { "sipo.tdf" "" { Text "D:/Estudo/Eletrônica Digital/P1/sipo.tdf" 8 7 0 } } { "temporary_test_loc" "" { Generic "D:/Estudo/Eletrônica Digital/P1/" { { 0 { 0 ""} 0 221 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1616266515031 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "contsipofm:inst3\|sipo:dez\|plusone " "Destination node contsipofm:inst3\|sipo:dez\|plusone" {  } { { "sipo.tdf" "" { Text "D:/Estudo/Eletrônica Digital/P1/sipo.tdf" 9 2 0 } } { "temporary_test_loc" "" { Generic "D:/Estudo/Eletrônica Digital/P1/" { { 0 { 0 ""} 0 224 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1616266515031 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1616266515031 ""}  } { { "testemux.bdf" "" { Schematic "D:/Estudo/Eletrônica Digital/P1/testemux.bdf" { { 376 656 808 488 "inst3" "" } } } } { "temporary_test_loc" "" { Generic "D:/Estudo/Eletrônica Digital/P1/" { { 0 { 0 ""} 0 253 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1616266515031 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1616266515231 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1616266515231 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1616266515231 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1616266515232 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1616266515233 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1616266515234 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1616266515234 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1616266515234 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1616266515234 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1616266515235 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1616266515235 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "led\[3\] " "Node \"led\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "led\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1616266515252 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1616266515252 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1616266515252 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1616266515260 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1616266515648 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1616266515738 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1616266515749 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1616266516541 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1616266516542 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1616266516769 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "3 X23_Y12 X34_Y24 " "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X23_Y12 to location X34_Y24" {  } { { "loc" "" { Generic "D:/Estudo/Eletrônica Digital/P1/" { { 1 { 0 "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X23_Y12 to location X34_Y24"} { { 12 { 0 ""} 23 12 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1616266517450 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1616266517450 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1616266518564 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1616266518564 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1616266518568 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.49 " "Total time spent on timing analysis during the Fitter is 0.49 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1616266518685 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1616266518691 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1616266518828 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1616266518828 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1616266518984 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1616266519319 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1616266519498 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Estudo/Eletrônica Digital/P1/output_files/Projeto1.fit.smsg " "Generated suppressed messages file D:/Estudo/Eletrônica Digital/P1/output_files/Projeto1.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1616266519557 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 87 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 87 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5505 " "Peak virtual memory: 5505 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1616266520015 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 20 15:55:20 2021 " "Processing ended: Sat Mar 20 15:55:20 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1616266520015 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1616266520015 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1616266520015 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1616266520015 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1616266521079 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1616266521080 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 20 15:55:20 2021 " "Processing started: Sat Mar 20 15:55:20 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1616266521080 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1616266521080 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Projeto1 -c Projeto1 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Projeto1 -c Projeto1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1616266521080 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1616266521359 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1616266521639 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1616266521659 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4687 " "Peak virtual memory: 4687 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1616266521833 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 20 15:55:21 2021 " "Processing ended: Sat Mar 20 15:55:21 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1616266521833 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1616266521833 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1616266521833 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1616266521833 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1616266522514 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1616266523107 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1616266523107 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 20 15:55:22 2021 " "Processing started: Sat Mar 20 15:55:22 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1616266523107 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1616266523107 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Projeto1 -c Projeto1 " "Command: quartus_sta Projeto1 -c Projeto1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1616266523107 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1616266523209 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1616266523370 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1616266523370 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1616266523411 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1616266523411 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Projeto1.sdc " "Synopsys Design Constraints File file not found: 'Projeto1.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1616266523583 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1616266523584 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Clock_Placa Clock_Placa " "create_clock -period 1.000 -name Clock_Placa Clock_Placa" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1616266523585 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name switch2 switch2 " "create_clock -period 1.000 -name switch2 switch2" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1616266523585 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1616266523585 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst\|out1\[3\]~28\|combout " "Node \"inst\|out1\[3\]~28\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616266523586 ""} { "Warning" "WSTA_SCC_NODE" "inst\|out1\[3\]~27\|dataa " "Node \"inst\|out1\[3\]~27\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616266523586 ""} { "Warning" "WSTA_SCC_NODE" "inst\|out1\[3\]~27\|combout " "Node \"inst\|out1\[3\]~27\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616266523586 ""} { "Warning" "WSTA_SCC_NODE" "inst\|out1\[3\]~28\|datad " "Node \"inst\|out1\[3\]~28\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616266523586 ""}  } { { "testmux.tdf" "" { Text "D:/Estudo/Eletrônica Digital/P1/testmux.tdf" 5 4 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1616266523586 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst\|out2\[3\]~27\|combout " "Node \"inst\|out2\[3\]~27\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616266523586 ""} { "Warning" "WSTA_SCC_NODE" "inst\|out2\[3\]~26\|datad " "Node \"inst\|out2\[3\]~26\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616266523586 ""} { "Warning" "WSTA_SCC_NODE" "inst\|out2\[3\]~26\|combout " "Node \"inst\|out2\[3\]~26\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616266523586 ""} { "Warning" "WSTA_SCC_NODE" "inst\|out2\[3\]~27\|datad " "Node \"inst\|out2\[3\]~27\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616266523586 ""}  } { { "testmux.tdf" "" { Text "D:/Estudo/Eletrônica Digital/P1/testmux.tdf" 5 16 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1616266523586 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst\|out4\[3\]~27\|combout " "Node \"inst\|out4\[3\]~27\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616266523587 ""} { "Warning" "WSTA_SCC_NODE" "inst\|out4\[3\]~26\|datad " "Node \"inst\|out4\[3\]~26\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616266523587 ""} { "Warning" "WSTA_SCC_NODE" "inst\|out4\[3\]~26\|combout " "Node \"inst\|out4\[3\]~26\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616266523587 ""} { "Warning" "WSTA_SCC_NODE" "inst\|out4\[3\]~27\|datad " "Node \"inst\|out4\[3\]~27\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616266523587 ""}  } { { "testmux.tdf" "" { Text "D:/Estudo/Eletrônica Digital/P1/testmux.tdf" 5 40 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1616266523587 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst\|out3\[3\]~27\|combout " "Node \"inst\|out3\[3\]~27\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616266523587 ""} { "Warning" "WSTA_SCC_NODE" "inst\|out3\[3\]~26\|datad " "Node \"inst\|out3\[3\]~26\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616266523587 ""} { "Warning" "WSTA_SCC_NODE" "inst\|out3\[3\]~26\|combout " "Node \"inst\|out3\[3\]~26\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616266523587 ""} { "Warning" "WSTA_SCC_NODE" "inst\|out3\[3\]~27\|datad " "Node \"inst\|out3\[3\]~27\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616266523587 ""}  } { { "testmux.tdf" "" { Text "D:/Estudo/Eletrônica Digital/P1/testmux.tdf" 5 28 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1616266523587 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst\|out1\[2\]~26\|combout " "Node \"inst\|out1\[2\]~26\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616266523587 ""} { "Warning" "WSTA_SCC_NODE" "inst\|out1\[2\]~25\|datac " "Node \"inst\|out1\[2\]~25\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616266523587 ""} { "Warning" "WSTA_SCC_NODE" "inst\|out1\[2\]~25\|combout " "Node \"inst\|out1\[2\]~25\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616266523587 ""} { "Warning" "WSTA_SCC_NODE" "inst\|out1\[2\]~26\|datad " "Node \"inst\|out1\[2\]~26\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616266523587 ""}  } { { "testmux.tdf" "" { Text "D:/Estudo/Eletrônica Digital/P1/testmux.tdf" 5 4 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1616266523587 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst\|out2\[2\]~25\|combout " "Node \"inst\|out2\[2\]~25\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616266523587 ""} { "Warning" "WSTA_SCC_NODE" "inst\|out2\[2\]~24\|datac " "Node \"inst\|out2\[2\]~24\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616266523587 ""} { "Warning" "WSTA_SCC_NODE" "inst\|out2\[2\]~24\|combout " "Node \"inst\|out2\[2\]~24\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616266523587 ""} { "Warning" "WSTA_SCC_NODE" "inst\|out2\[2\]~25\|datad " "Node \"inst\|out2\[2\]~25\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616266523587 ""}  } { { "testmux.tdf" "" { Text "D:/Estudo/Eletrônica Digital/P1/testmux.tdf" 5 16 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1616266523587 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst\|out4\[2\]~25\|combout " "Node \"inst\|out4\[2\]~25\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616266523587 ""} { "Warning" "WSTA_SCC_NODE" "inst\|out4\[2\]~24\|datac " "Node \"inst\|out4\[2\]~24\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616266523587 ""} { "Warning" "WSTA_SCC_NODE" "inst\|out4\[2\]~24\|combout " "Node \"inst\|out4\[2\]~24\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616266523587 ""} { "Warning" "WSTA_SCC_NODE" "inst\|out4\[2\]~25\|datad " "Node \"inst\|out4\[2\]~25\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616266523587 ""}  } { { "testmux.tdf" "" { Text "D:/Estudo/Eletrônica Digital/P1/testmux.tdf" 5 40 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1616266523587 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst\|out3\[2\]~25\|combout " "Node \"inst\|out3\[2\]~25\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616266523587 ""} { "Warning" "WSTA_SCC_NODE" "inst\|out3\[2\]~24\|datac " "Node \"inst\|out3\[2\]~24\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616266523587 ""} { "Warning" "WSTA_SCC_NODE" "inst\|out3\[2\]~24\|combout " "Node \"inst\|out3\[2\]~24\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616266523587 ""} { "Warning" "WSTA_SCC_NODE" "inst\|out3\[2\]~25\|datad " "Node \"inst\|out3\[2\]~25\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616266523587 ""}  } { { "testmux.tdf" "" { Text "D:/Estudo/Eletrônica Digital/P1/testmux.tdf" 5 28 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1616266523587 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst\|out2\[1\]~23\|combout " "Node \"inst\|out2\[1\]~23\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616266523587 ""} { "Warning" "WSTA_SCC_NODE" "inst\|out2\[1\]~22\|datad " "Node \"inst\|out2\[1\]~22\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616266523587 ""} { "Warning" "WSTA_SCC_NODE" "inst\|out2\[1\]~22\|combout " "Node \"inst\|out2\[1\]~22\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616266523587 ""} { "Warning" "WSTA_SCC_NODE" "inst\|out2\[1\]~23\|datad " "Node \"inst\|out2\[1\]~23\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616266523587 ""}  } { { "testmux.tdf" "" { Text "D:/Estudo/Eletrônica Digital/P1/testmux.tdf" 5 16 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1616266523587 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst\|out1\[1\]~24\|combout " "Node \"inst\|out1\[1\]~24\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616266523588 ""} { "Warning" "WSTA_SCC_NODE" "inst\|out1\[1\]~23\|datac " "Node \"inst\|out1\[1\]~23\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616266523588 ""} { "Warning" "WSTA_SCC_NODE" "inst\|out1\[1\]~23\|combout " "Node \"inst\|out1\[1\]~23\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616266523588 ""} { "Warning" "WSTA_SCC_NODE" "inst\|out1\[1\]~24\|datab " "Node \"inst\|out1\[1\]~24\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616266523588 ""}  } { { "testmux.tdf" "" { Text "D:/Estudo/Eletrônica Digital/P1/testmux.tdf" 5 4 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1616266523588 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst\|out3\[1\]~23\|combout " "Node \"inst\|out3\[1\]~23\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616266523588 ""} { "Warning" "WSTA_SCC_NODE" "inst\|out3\[1\]~22\|datac " "Node \"inst\|out3\[1\]~22\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616266523588 ""} { "Warning" "WSTA_SCC_NODE" "inst\|out3\[1\]~22\|combout " "Node \"inst\|out3\[1\]~22\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616266523588 ""} { "Warning" "WSTA_SCC_NODE" "inst\|out3\[1\]~23\|datad " "Node \"inst\|out3\[1\]~23\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616266523588 ""}  } { { "testmux.tdf" "" { Text "D:/Estudo/Eletrônica Digital/P1/testmux.tdf" 5 28 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1616266523588 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst\|out4\[1\]~23\|combout " "Node \"inst\|out4\[1\]~23\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616266523588 ""} { "Warning" "WSTA_SCC_NODE" "inst\|out4\[1\]~22\|datad " "Node \"inst\|out4\[1\]~22\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616266523588 ""} { "Warning" "WSTA_SCC_NODE" "inst\|out4\[1\]~22\|combout " "Node \"inst\|out4\[1\]~22\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616266523588 ""} { "Warning" "WSTA_SCC_NODE" "inst\|out4\[1\]~23\|datad " "Node \"inst\|out4\[1\]~23\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616266523588 ""}  } { { "testmux.tdf" "" { Text "D:/Estudo/Eletrônica Digital/P1/testmux.tdf" 5 40 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1616266523588 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst\|out2\[0\]~21\|combout " "Node \"inst\|out2\[0\]~21\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616266523588 ""} { "Warning" "WSTA_SCC_NODE" "inst\|out2\[0\]~20\|datac " "Node \"inst\|out2\[0\]~20\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616266523588 ""} { "Warning" "WSTA_SCC_NODE" "inst\|out2\[0\]~20\|combout " "Node \"inst\|out2\[0\]~20\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616266523588 ""} { "Warning" "WSTA_SCC_NODE" "inst\|out2\[0\]~21\|datad " "Node \"inst\|out2\[0\]~21\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616266523588 ""}  } { { "testmux.tdf" "" { Text "D:/Estudo/Eletrônica Digital/P1/testmux.tdf" 5 16 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1616266523588 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst\|out1\[0\]~22\|combout " "Node \"inst\|out1\[0\]~22\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616266523588 ""} { "Warning" "WSTA_SCC_NODE" "inst\|out1\[0\]~21\|datad " "Node \"inst\|out1\[0\]~21\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616266523588 ""} { "Warning" "WSTA_SCC_NODE" "inst\|out1\[0\]~21\|combout " "Node \"inst\|out1\[0\]~21\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616266523588 ""} { "Warning" "WSTA_SCC_NODE" "inst\|out1\[0\]~22\|datad " "Node \"inst\|out1\[0\]~22\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616266523588 ""}  } { { "testmux.tdf" "" { Text "D:/Estudo/Eletrônica Digital/P1/testmux.tdf" 5 4 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1616266523588 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst\|out4\[0\]~21\|combout " "Node \"inst\|out4\[0\]~21\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616266523588 ""} { "Warning" "WSTA_SCC_NODE" "inst\|out4\[0\]~20\|datad " "Node \"inst\|out4\[0\]~20\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616266523588 ""} { "Warning" "WSTA_SCC_NODE" "inst\|out4\[0\]~20\|combout " "Node \"inst\|out4\[0\]~20\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616266523588 ""} { "Warning" "WSTA_SCC_NODE" "inst\|out4\[0\]~21\|datad " "Node \"inst\|out4\[0\]~21\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616266523588 ""}  } { { "testmux.tdf" "" { Text "D:/Estudo/Eletrônica Digital/P1/testmux.tdf" 5 40 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1616266523588 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst\|out3\[0\]~21\|combout " "Node \"inst\|out3\[0\]~21\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616266523589 ""} { "Warning" "WSTA_SCC_NODE" "inst\|out3\[0\]~20\|datac " "Node \"inst\|out3\[0\]~20\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616266523589 ""} { "Warning" "WSTA_SCC_NODE" "inst\|out3\[0\]~20\|combout " "Node \"inst\|out3\[0\]~20\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616266523589 ""} { "Warning" "WSTA_SCC_NODE" "inst\|out3\[0\]~21\|datad " "Node \"inst\|out3\[0\]~21\|datad\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1616266523589 ""}  } { { "testmux.tdf" "" { Text "D:/Estudo/Eletrônica Digital/P1/testmux.tdf" 5 28 0 } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Timing Analyzer" 0 -1 1616266523589 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1616266523591 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1616266523591 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1616266523592 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1616266523601 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1616266523639 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1616266523639 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -9.485 " "Worst-case setup slack is -9.485" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616266523646 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616266523646 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.485            -176.628 switch2  " "   -9.485            -176.628 switch2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616266523646 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.000            -382.553 Clock_Placa  " "   -5.000            -382.553 Clock_Placa " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616266523646 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1616266523646 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.264 " "Worst-case hold slack is -0.264" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616266523656 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616266523656 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.264              -0.721 switch2  " "   -0.264              -0.721 switch2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616266523656 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.453               0.000 Clock_Placa  " "    0.453               0.000 Clock_Placa " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616266523656 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1616266523656 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1616266523665 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1616266523677 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616266523689 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616266523689 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -171.031 Clock_Placa  " "   -3.000            -171.031 Clock_Placa " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616266523689 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -71.764 switch2  " "   -3.000             -71.764 switch2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616266523689 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1616266523689 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1616266523783 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1616266523804 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1616266524004 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1616266524084 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1616266524098 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1616266524098 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -8.937 " "Worst-case setup slack is -8.937" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616266524110 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616266524110 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.937            -165.741 switch2  " "   -8.937            -165.741 switch2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616266524110 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.574            -351.007 Clock_Placa  " "   -4.574            -351.007 Clock_Placa " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616266524110 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1616266524110 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.444 " "Worst-case hold slack is -0.444" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616266524123 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616266524123 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.444              -1.091 switch2  " "   -0.444              -1.091 switch2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616266524123 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.402               0.000 Clock_Placa  " "    0.402               0.000 Clock_Placa " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616266524123 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1616266524123 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1616266524134 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1616266524144 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616266524154 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616266524154 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -171.031 Clock_Placa  " "   -3.000            -171.031 Clock_Placa " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616266524154 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -68.819 switch2  " "   -3.000             -68.819 switch2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616266524154 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1616266524154 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1616266524241 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1616266524358 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1616266524361 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1616266524361 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.680 " "Worst-case setup slack is -3.680" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616266524373 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616266524373 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.680             -66.203 switch2  " "   -3.680             -66.203 switch2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616266524373 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.601             -97.878 Clock_Placa  " "   -1.601             -97.878 Clock_Placa " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616266524373 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1616266524373 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.024 " "Worst-case hold slack is 0.024" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616266524384 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616266524384 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.024               0.000 switch2  " "    0.024               0.000 switch2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616266524384 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.187               0.000 Clock_Placa  " "    0.187               0.000 Clock_Placa " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616266524384 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1616266524384 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1616266524393 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1616266524406 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616266524422 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616266524422 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000            -123.176 Clock_Placa  " "   -3.000            -123.176 Clock_Placa " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616266524422 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -39.664 switch2  " "   -3.000             -39.664 switch2 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1616266524422 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1616266524422 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1616266524874 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1616266524875 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 85 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 85 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4763 " "Peak virtual memory: 4763 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1616266524994 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 20 15:55:24 2021 " "Processing ended: Sat Mar 20 15:55:24 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1616266524994 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1616266524994 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1616266524994 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1616266524994 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 182 s " "Quartus Prime Full Compilation was successful. 0 errors, 182 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1616266525689 ""}
