library ieee;
use ieee.std_logic_1164.all;

entity memoryRegister is
port(
	MemRead,MemWrite,clk : in std_logic;
	i_MemAddress, i_WriteData : in std_logic_vector(31 downto 0);
	i_ReadData : out std_logic_vector(31 downto 0)
	);
end memoryRegister;

architecture rtl of memoryRegister is
	
	type signal_array_t is array (0 to 4294967296) of std_logic_vector(31 downto 0);
	signal int_reg : signal_array_t;
	
	

component register32bit is
	port(
		i_d : in std_logic_vector(31 downto 0);
		i_clk, i_en : in std_logic;
		o_q : out std_logic_vector(31 downto 0)
		);
end component;

begin

	gen_Reg : for i in 0 to 4294967296 generate
		reg_inst : register32bit
		port map(
			i_d => i_WriteData,
			i_clk => clk,
			i_en => MemWrite,
			o_q => int_reg(i)
			);
	
	
			
			