

================================================================
== Vitis HLS Report for 'mem_streaming_Pipeline_VITIS_LOOP_40_1'
================================================================
* Date:           Mon May 27 19:22:01 2024

* Version:        2023.2.1 (Build 4070103 on Dec 13 2023)
* Project:        axi_port_fixed_point
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.991 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       52|       52|  0.520 us|  0.520 us|   52|   52|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_40_1  |       50|       50|         2|          1|          1|    50|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.80>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%phi_urem = alloca i32 1"   --->   Operation 5 'alloca' 'phi_urem' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%phi_mul = alloca i32 1"   --->   Operation 6 'alloca' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%i_1 = alloca i32 1" [axi_port_fixed_point/utils.cpp:40->axi_port_fixed_point/mem_streaming.cpp:20]   --->   Operation 7 'alloca' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.42ns)   --->   "%store_ln40 = store i6 0, i6 %i_1" [axi_port_fixed_point/utils.cpp:40->axi_port_fixed_point/mem_streaming.cpp:20]   --->   Operation 8 'store' 'store_ln40' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 9 [1/1] (0.42ns)   --->   "%store_ln0 = store i13 0, i13 %phi_mul"   --->   Operation 9 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 10 [1/1] (0.42ns)   --->   "%store_ln0 = store i6 0, i6 %phi_urem"   --->   Operation 10 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body.i"   --->   Operation 11 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%phi_urem_load = load i6 %phi_urem" [axi_port_fixed_point/utils.cpp:40->axi_port_fixed_point/mem_streaming.cpp:20]   --->   Operation 12 'load' 'phi_urem_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%i = load i6 %i_1" [axi_port_fixed_point/utils.cpp:40->axi_port_fixed_point/mem_streaming.cpp:20]   --->   Operation 13 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.78ns)   --->   "%icmp_ln40 = icmp_eq  i6 %i, i6 50" [axi_port_fixed_point/utils.cpp:40->axi_port_fixed_point/mem_streaming.cpp:20]   --->   Operation 14 'icmp' 'icmp_ln40' <Predicate = true> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.78ns)   --->   "%add_ln40 = add i6 %i, i6 1" [axi_port_fixed_point/utils.cpp:40->axi_port_fixed_point/mem_streaming.cpp:20]   --->   Operation 15 'add' 'add_ln40' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln40 = br i1 %icmp_ln40, void %for.body.i.split, void %_Z12data_processP8ap_fixedILi16ELi4EL9ap_q_mode5EL9ap_o_mode3ELi0EE.exit.exitStub" [axi_port_fixed_point/utils.cpp:40->axi_port_fixed_point/mem_streaming.cpp:20]   --->   Operation 16 'br' 'br_ln40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%phi_mul_load = load i13 %phi_mul" [axi_port_fixed_point/utils.cpp:40->axi_port_fixed_point/mem_streaming.cpp:20]   --->   Operation 17 'load' 'phi_mul_load' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.82ns)   --->   "%add_ln40_1 = add i13 %phi_mul_load, i13 103" [axi_port_fixed_point/utils.cpp:40->axi_port_fixed_point/mem_streaming.cpp:20]   --->   Operation 18 'add' 'add_ln40_1' <Predicate = (!icmp_ln40)> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%tmp = partselect i4 @_ssdm_op_PartSelect.i4.i13.i32.i32, i13 %phi_mul_load, i32 9, i32 12" [axi_port_fixed_point/utils.cpp:40->axi_port_fixed_point/mem_streaming.cpp:20]   --->   Operation 19 'partselect' 'tmp' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln40 = zext i4 %tmp" [axi_port_fixed_point/utils.cpp:40->axi_port_fixed_point/mem_streaming.cpp:20]   --->   Operation 20 'zext' 'zext_ln40' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%trunc_ln40 = trunc i6 %phi_urem_load" [axi_port_fixed_point/utils.cpp:40->axi_port_fixed_point/mem_streaming.cpp:20]   --->   Operation 21 'trunc' 'trunc_ln40' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%data_buf_addr = getelementptr i16 %data_buf, i64 0, i64 %zext_ln40" [axi_port_fixed_point/utils.cpp:41->axi_port_fixed_point/mem_streaming.cpp:20]   --->   Operation 22 'getelementptr' 'data_buf_addr' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%data_buf_1_addr = getelementptr i16 %data_buf_1, i64 0, i64 %zext_ln40" [axi_port_fixed_point/utils.cpp:41->axi_port_fixed_point/mem_streaming.cpp:20]   --->   Operation 23 'getelementptr' 'data_buf_1_addr' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%data_buf_2_addr = getelementptr i16 %data_buf_2, i64 0, i64 %zext_ln40" [axi_port_fixed_point/utils.cpp:41->axi_port_fixed_point/mem_streaming.cpp:20]   --->   Operation 24 'getelementptr' 'data_buf_2_addr' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%data_buf_3_addr = getelementptr i16 %data_buf_3, i64 0, i64 %zext_ln40" [axi_port_fixed_point/utils.cpp:41->axi_port_fixed_point/mem_streaming.cpp:20]   --->   Operation 25 'getelementptr' 'data_buf_3_addr' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%data_buf_4_addr = getelementptr i16 %data_buf_4, i64 0, i64 %zext_ln40" [axi_port_fixed_point/utils.cpp:41->axi_port_fixed_point/mem_streaming.cpp:20]   --->   Operation 26 'getelementptr' 'data_buf_4_addr' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 27 [2/2] (0.67ns)   --->   "%data_buf_load = load i4 %data_buf_addr" [axi_port_fixed_point/utils.cpp:41->axi_port_fixed_point/mem_streaming.cpp:20]   --->   Operation 27 'load' 'data_buf_load' <Predicate = (!icmp_ln40)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_1 : Operation 28 [2/2] (0.67ns)   --->   "%data_buf_1_load = load i4 %data_buf_1_addr" [axi_port_fixed_point/utils.cpp:41->axi_port_fixed_point/mem_streaming.cpp:20]   --->   Operation 28 'load' 'data_buf_1_load' <Predicate = (!icmp_ln40)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_1 : Operation 29 [2/2] (0.67ns)   --->   "%data_buf_2_load = load i4 %data_buf_2_addr" [axi_port_fixed_point/utils.cpp:41->axi_port_fixed_point/mem_streaming.cpp:20]   --->   Operation 29 'load' 'data_buf_2_load' <Predicate = (!icmp_ln40)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_1 : Operation 30 [2/2] (0.67ns)   --->   "%data_buf_3_load = load i4 %data_buf_3_addr" [axi_port_fixed_point/utils.cpp:41->axi_port_fixed_point/mem_streaming.cpp:20]   --->   Operation 30 'load' 'data_buf_3_load' <Predicate = (!icmp_ln40)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_1 : Operation 31 [2/2] (0.67ns)   --->   "%data_buf_4_load = load i4 %data_buf_4_addr" [axi_port_fixed_point/utils.cpp:41->axi_port_fixed_point/mem_streaming.cpp:20]   --->   Operation 31 'load' 'data_buf_4_load' <Predicate = (!icmp_ln40)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_1 : Operation 32 [1/1] (0.73ns)   --->   "%switch_ln41 = switch i3 %trunc_ln40, void %.case.4, i3 0, void %.case.0, i3 1, void %.case.1, i3 2, void %.case.2, i3 3, void %.case.3" [axi_port_fixed_point/utils.cpp:41->axi_port_fixed_point/mem_streaming.cpp:20]   --->   Operation 32 'switch' 'switch_ln41' <Predicate = (!icmp_ln40)> <Delay = 0.73>
ST_1 : Operation 33 [1/1] (0.78ns)   --->   "%add_ln40_2 = add i6 %phi_urem_load, i6 1" [axi_port_fixed_point/utils.cpp:40->axi_port_fixed_point/mem_streaming.cpp:20]   --->   Operation 33 'add' 'add_ln40_2' <Predicate = (!icmp_ln40)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.78ns)   --->   "%icmp_ln40_1 = icmp_ult  i6 %add_ln40_2, i6 5" [axi_port_fixed_point/utils.cpp:40->axi_port_fixed_point/mem_streaming.cpp:20]   --->   Operation 34 'icmp' 'icmp_ln40_1' <Predicate = (!icmp_ln40)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.38ns)   --->   "%select_ln40 = select i1 %icmp_ln40_1, i6 %add_ln40_2, i6 0" [axi_port_fixed_point/utils.cpp:40->axi_port_fixed_point/mem_streaming.cpp:20]   --->   Operation 35 'select' 'select_ln40' <Predicate = (!icmp_ln40)> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.42ns)   --->   "%store_ln40 = store i6 %add_ln40, i6 %i_1" [axi_port_fixed_point/utils.cpp:40->axi_port_fixed_point/mem_streaming.cpp:20]   --->   Operation 36 'store' 'store_ln40' <Predicate = (!icmp_ln40)> <Delay = 0.42>
ST_1 : Operation 37 [1/1] (0.42ns)   --->   "%store_ln40 = store i13 %add_ln40_1, i13 %phi_mul" [axi_port_fixed_point/utils.cpp:40->axi_port_fixed_point/mem_streaming.cpp:20]   --->   Operation 37 'store' 'store_ln40' <Predicate = (!icmp_ln40)> <Delay = 0.42>
ST_1 : Operation 38 [1/1] (0.42ns)   --->   "%store_ln40 = store i6 %select_ln40, i6 %phi_urem" [axi_port_fixed_point/utils.cpp:40->axi_port_fixed_point/mem_streaming.cpp:20]   --->   Operation 38 'store' 'store_ln40' <Predicate = (!icmp_ln40)> <Delay = 0.42>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln40 = br void %for.body.i" [axi_port_fixed_point/utils.cpp:40->axi_port_fixed_point/mem_streaming.cpp:20]   --->   Operation 39 'br' 'br_ln40' <Predicate = (!icmp_ln40)> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 67 'ret' 'ret_ln0' <Predicate = (icmp_ln40)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.99>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%specpipeline_ln40 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [axi_port_fixed_point/utils.cpp:40->axi_port_fixed_point/mem_streaming.cpp:20]   --->   Operation 40 'specpipeline' 'specpipeline_ln40' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%speclooptripcount_ln40 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 50, i64 50, i64 50" [axi_port_fixed_point/utils.cpp:40->axi_port_fixed_point/mem_streaming.cpp:20]   --->   Operation 41 'speclooptripcount' 'speclooptripcount_ln40' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%specloopname_ln40 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12" [axi_port_fixed_point/utils.cpp:40->axi_port_fixed_point/mem_streaming.cpp:20]   --->   Operation 42 'specloopname' 'specloopname_ln40' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/2] (0.67ns)   --->   "%data_buf_load = load i4 %data_buf_addr" [axi_port_fixed_point/utils.cpp:41->axi_port_fixed_point/mem_streaming.cpp:20]   --->   Operation 43 'load' 'data_buf_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_2 : Operation 44 [1/2] (0.67ns)   --->   "%data_buf_1_load = load i4 %data_buf_1_addr" [axi_port_fixed_point/utils.cpp:41->axi_port_fixed_point/mem_streaming.cpp:20]   --->   Operation 44 'load' 'data_buf_1_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_2 : Operation 45 [1/2] (0.67ns)   --->   "%data_buf_2_load = load i4 %data_buf_2_addr" [axi_port_fixed_point/utils.cpp:41->axi_port_fixed_point/mem_streaming.cpp:20]   --->   Operation 45 'load' 'data_buf_2_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_2 : Operation 46 [1/2] (0.67ns)   --->   "%data_buf_3_load = load i4 %data_buf_3_addr" [axi_port_fixed_point/utils.cpp:41->axi_port_fixed_point/mem_streaming.cpp:20]   --->   Operation 46 'load' 'data_buf_3_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_2 : Operation 47 [1/2] (0.67ns)   --->   "%data_buf_4_load = load i4 %data_buf_4_addr" [axi_port_fixed_point/utils.cpp:41->axi_port_fixed_point/mem_streaming.cpp:20]   --->   Operation 47 'load' 'data_buf_4_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_2 : Operation 48 [1/1] (0.57ns)   --->   "%tmp_s = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.5i16.i16.i3, i3 0, i16 %data_buf_load, i3 1, i16 %data_buf_1_load, i3 2, i16 %data_buf_2_load, i3 3, i16 %data_buf_3_load, i3 4, i16 %data_buf_4_load, i16 0, i3 %trunc_ln40" [axi_port_fixed_point/utils.cpp:41->axi_port_fixed_point/mem_streaming.cpp:20]   --->   Operation 48 'sparsemux' 'tmp_s' <Predicate = true> <Delay = 0.57> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%sext_ln41 = sext i16 %tmp_s" [axi_port_fixed_point/utils.cpp:41->axi_port_fixed_point/mem_streaming.cpp:20]   --->   Operation 49 'sext' 'sext_ln41' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %tmp_s, i32 15" [axi_port_fixed_point/utils.cpp:41->axi_port_fixed_point/mem_streaming.cpp:20]   --->   Operation 50 'bitselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.85ns)   --->   "%sub_ln41 = sub i17 0, i17 %sext_ln41" [axi_port_fixed_point/utils.cpp:41->axi_port_fixed_point/mem_streaming.cpp:20]   --->   Operation 51 'sub' 'sub_ln41' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%trunc_ln41_1 = partselect i16 @_ssdm_op_PartSelect.i16.i17.i32.i32, i17 %sub_ln41, i32 1, i32 16" [axi_port_fixed_point/utils.cpp:41->axi_port_fixed_point/mem_streaming.cpp:20]   --->   Operation 52 'partselect' 'trunc_ln41_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%trunc_ln41_2 = partselect i15 @_ssdm_op_PartSelect.i15.i16.i32.i32, i16 %tmp_s, i32 1, i32 15" [axi_port_fixed_point/utils.cpp:41->axi_port_fixed_point/mem_streaming.cpp:20]   --->   Operation 53 'partselect' 'trunc_ln41_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%sext_ln41_1 = sext i15 %trunc_ln41_2" [axi_port_fixed_point/utils.cpp:41->axi_port_fixed_point/mem_streaming.cpp:20]   --->   Operation 54 'sext' 'sext_ln41_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.85ns)   --->   "%sub_ln41_1 = sub i16 0, i16 %trunc_ln41_1" [axi_port_fixed_point/utils.cpp:41->axi_port_fixed_point/mem_streaming.cpp:20]   --->   Operation 55 'sub' 'sub_ln41_1' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.35ns)   --->   "%select_ln41 = select i1 %tmp_1, i16 %sub_ln41_1, i16 %sext_ln41_1" [axi_port_fixed_point/utils.cpp:41->axi_port_fixed_point/mem_streaming.cpp:20]   --->   Operation 56 'select' 'select_ln41' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (0.67ns)   --->   "%store_ln41 = store i16 %select_ln41, i4 %data_buf_3_addr" [axi_port_fixed_point/utils.cpp:41->axi_port_fixed_point/mem_streaming.cpp:20]   --->   Operation 57 'store' 'store_ln41' <Predicate = (trunc_ln40 == 3)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln41 = br void %.exit" [axi_port_fixed_point/utils.cpp:41->axi_port_fixed_point/mem_streaming.cpp:20]   --->   Operation 58 'br' 'br_ln41' <Predicate = (trunc_ln40 == 3)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.67ns)   --->   "%store_ln41 = store i16 %select_ln41, i4 %data_buf_2_addr" [axi_port_fixed_point/utils.cpp:41->axi_port_fixed_point/mem_streaming.cpp:20]   --->   Operation 59 'store' 'store_ln41' <Predicate = (trunc_ln40 == 2)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln41 = br void %.exit" [axi_port_fixed_point/utils.cpp:41->axi_port_fixed_point/mem_streaming.cpp:20]   --->   Operation 60 'br' 'br_ln41' <Predicate = (trunc_ln40 == 2)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.67ns)   --->   "%store_ln41 = store i16 %select_ln41, i4 %data_buf_1_addr" [axi_port_fixed_point/utils.cpp:41->axi_port_fixed_point/mem_streaming.cpp:20]   --->   Operation 61 'store' 'store_ln41' <Predicate = (trunc_ln40 == 1)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%br_ln41 = br void %.exit" [axi_port_fixed_point/utils.cpp:41->axi_port_fixed_point/mem_streaming.cpp:20]   --->   Operation 62 'br' 'br_ln41' <Predicate = (trunc_ln40 == 1)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.67ns)   --->   "%store_ln41 = store i16 %select_ln41, i4 %data_buf_addr" [axi_port_fixed_point/utils.cpp:41->axi_port_fixed_point/mem_streaming.cpp:20]   --->   Operation 63 'store' 'store_ln41' <Predicate = (trunc_ln40 == 0)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%br_ln41 = br void %.exit" [axi_port_fixed_point/utils.cpp:41->axi_port_fixed_point/mem_streaming.cpp:20]   --->   Operation 64 'br' 'br_ln41' <Predicate = (trunc_ln40 == 0)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.67ns)   --->   "%store_ln41 = store i16 %select_ln41, i4 %data_buf_4_addr" [axi_port_fixed_point/utils.cpp:41->axi_port_fixed_point/mem_streaming.cpp:20]   --->   Operation 65 'store' 'store_ln41' <Predicate = (trunc_ln40 != 0 & trunc_ln40 != 1 & trunc_ln40 != 2 & trunc_ln40 != 3)> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 10> <RAM>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%br_ln41 = br void %.exit" [axi_port_fixed_point/utils.cpp:41->axi_port_fixed_point/mem_streaming.cpp:20]   --->   Operation 66 'br' 'br_ln41' <Predicate = (trunc_ln40 != 0 & trunc_ln40 != 1 & trunc_ln40 != 2 & trunc_ln40 != 3)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ data_buf_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ data_buf_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ data_buf_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ data_buf_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ data_buf]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
phi_urem               (alloca           ) [ 010]
phi_mul                (alloca           ) [ 010]
i_1                    (alloca           ) [ 010]
store_ln40             (store            ) [ 000]
store_ln0              (store            ) [ 000]
store_ln0              (store            ) [ 000]
br_ln0                 (br               ) [ 000]
phi_urem_load          (load             ) [ 000]
i                      (load             ) [ 000]
icmp_ln40              (icmp             ) [ 010]
add_ln40               (add              ) [ 000]
br_ln40                (br               ) [ 000]
phi_mul_load           (load             ) [ 000]
add_ln40_1             (add              ) [ 000]
tmp                    (partselect       ) [ 000]
zext_ln40              (zext             ) [ 000]
trunc_ln40             (trunc            ) [ 011]
data_buf_addr          (getelementptr    ) [ 011]
data_buf_1_addr        (getelementptr    ) [ 011]
data_buf_2_addr        (getelementptr    ) [ 011]
data_buf_3_addr        (getelementptr    ) [ 011]
data_buf_4_addr        (getelementptr    ) [ 011]
switch_ln41            (switch           ) [ 000]
add_ln40_2             (add              ) [ 000]
icmp_ln40_1            (icmp             ) [ 000]
select_ln40            (select           ) [ 000]
store_ln40             (store            ) [ 000]
store_ln40             (store            ) [ 000]
store_ln40             (store            ) [ 000]
br_ln40                (br               ) [ 000]
specpipeline_ln40      (specpipeline     ) [ 000]
speclooptripcount_ln40 (speclooptripcount) [ 000]
specloopname_ln40      (specloopname     ) [ 000]
data_buf_load          (load             ) [ 000]
data_buf_1_load        (load             ) [ 000]
data_buf_2_load        (load             ) [ 000]
data_buf_3_load        (load             ) [ 000]
data_buf_4_load        (load             ) [ 000]
tmp_s                  (sparsemux        ) [ 000]
sext_ln41              (sext             ) [ 000]
tmp_1                  (bitselect        ) [ 000]
sub_ln41               (sub              ) [ 000]
trunc_ln41_1           (partselect       ) [ 000]
trunc_ln41_2           (partselect       ) [ 000]
sext_ln41_1            (sext             ) [ 000]
sub_ln41_1             (sub              ) [ 000]
select_ln41            (select           ) [ 000]
store_ln41             (store            ) [ 000]
br_ln41                (br               ) [ 000]
store_ln41             (store            ) [ 000]
br_ln41                (br               ) [ 000]
store_ln41             (store            ) [ 000]
br_ln41                (br               ) [ 000]
store_ln41             (store            ) [ 000]
br_ln41                (br               ) [ 000]
store_ln41             (store            ) [ 000]
br_ln41                (br               ) [ 000]
ret_ln0                (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="data_buf_4">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_buf_4"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="data_buf_3">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_buf_3"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="data_buf_2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_buf_2"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="data_buf_1">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_buf_1"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="data_buf">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_buf"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i13.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SparseMux.ap_auto.5i16.i16.i3"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i16.i32"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i17.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i15.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1004" name="phi_urem_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="phi_urem/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="phi_mul_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="phi_mul/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="i_1_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_1/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="data_buf_addr_gep_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="16" slack="0"/>
<pin id="90" dir="0" index="1" bw="1" slack="0"/>
<pin id="91" dir="0" index="2" bw="4" slack="0"/>
<pin id="92" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_buf_addr/1 "/>
</bind>
</comp>

<comp id="95" class="1004" name="data_buf_1_addr_gep_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="16" slack="0"/>
<pin id="97" dir="0" index="1" bw="1" slack="0"/>
<pin id="98" dir="0" index="2" bw="4" slack="0"/>
<pin id="99" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_buf_1_addr/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="data_buf_2_addr_gep_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="16" slack="0"/>
<pin id="104" dir="0" index="1" bw="1" slack="0"/>
<pin id="105" dir="0" index="2" bw="4" slack="0"/>
<pin id="106" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_buf_2_addr/1 "/>
</bind>
</comp>

<comp id="109" class="1004" name="data_buf_3_addr_gep_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="16" slack="0"/>
<pin id="111" dir="0" index="1" bw="1" slack="0"/>
<pin id="112" dir="0" index="2" bw="4" slack="0"/>
<pin id="113" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_buf_3_addr/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="data_buf_4_addr_gep_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="16" slack="0"/>
<pin id="118" dir="0" index="1" bw="1" slack="0"/>
<pin id="119" dir="0" index="2" bw="4" slack="0"/>
<pin id="120" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="data_buf_4_addr/1 "/>
</bind>
</comp>

<comp id="123" class="1004" name="grp_access_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="4" slack="1"/>
<pin id="125" dir="0" index="1" bw="16" slack="0"/>
<pin id="126" dir="0" index="2" bw="0" slack="0"/>
<pin id="128" dir="0" index="4" bw="4" slack="2147483647"/>
<pin id="129" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="130" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="127" dir="1" index="3" bw="16" slack="2147483647"/>
<pin id="131" dir="1" index="7" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="data_buf_load/1 store_ln41/2 "/>
</bind>
</comp>

<comp id="133" class="1004" name="grp_access_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="4" slack="1"/>
<pin id="135" dir="0" index="1" bw="16" slack="0"/>
<pin id="136" dir="0" index="2" bw="0" slack="0"/>
<pin id="138" dir="0" index="4" bw="4" slack="2147483647"/>
<pin id="139" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="140" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="137" dir="1" index="3" bw="16" slack="2147483647"/>
<pin id="141" dir="1" index="7" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="data_buf_1_load/1 store_ln41/2 "/>
</bind>
</comp>

<comp id="143" class="1004" name="grp_access_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="4" slack="1"/>
<pin id="145" dir="0" index="1" bw="16" slack="0"/>
<pin id="146" dir="0" index="2" bw="0" slack="0"/>
<pin id="148" dir="0" index="4" bw="4" slack="2147483647"/>
<pin id="149" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="150" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="147" dir="1" index="3" bw="16" slack="2147483647"/>
<pin id="151" dir="1" index="7" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="data_buf_2_load/1 store_ln41/2 "/>
</bind>
</comp>

<comp id="153" class="1004" name="grp_access_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="4" slack="1"/>
<pin id="155" dir="0" index="1" bw="16" slack="0"/>
<pin id="156" dir="0" index="2" bw="0" slack="0"/>
<pin id="158" dir="0" index="4" bw="4" slack="2147483647"/>
<pin id="159" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="160" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="157" dir="1" index="3" bw="16" slack="2147483647"/>
<pin id="161" dir="1" index="7" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="data_buf_3_load/1 store_ln41/2 "/>
</bind>
</comp>

<comp id="163" class="1004" name="grp_access_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="4" slack="1"/>
<pin id="165" dir="0" index="1" bw="16" slack="0"/>
<pin id="166" dir="0" index="2" bw="0" slack="0"/>
<pin id="168" dir="0" index="4" bw="4" slack="2147483647"/>
<pin id="169" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="170" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="167" dir="1" index="3" bw="16" slack="2147483647"/>
<pin id="171" dir="1" index="7" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="data_buf_4_load/1 store_ln41/2 "/>
</bind>
</comp>

<comp id="173" class="1004" name="store_ln40_store_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="1" slack="0"/>
<pin id="175" dir="0" index="1" bw="6" slack="0"/>
<pin id="176" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln40/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="store_ln0_store_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="1" slack="0"/>
<pin id="180" dir="0" index="1" bw="13" slack="0"/>
<pin id="181" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="183" class="1004" name="store_ln0_store_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="1" slack="0"/>
<pin id="185" dir="0" index="1" bw="6" slack="0"/>
<pin id="186" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="phi_urem_load_load_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="6" slack="0"/>
<pin id="190" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="phi_urem_load/1 "/>
</bind>
</comp>

<comp id="191" class="1004" name="i_load_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="6" slack="0"/>
<pin id="193" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="icmp_ln40_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="6" slack="0"/>
<pin id="196" dir="0" index="1" bw="5" slack="0"/>
<pin id="197" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln40/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="add_ln40_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="6" slack="0"/>
<pin id="202" dir="0" index="1" bw="1" slack="0"/>
<pin id="203" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln40/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="phi_mul_load_load_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="13" slack="0"/>
<pin id="208" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="phi_mul_load/1 "/>
</bind>
</comp>

<comp id="209" class="1004" name="add_ln40_1_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="13" slack="0"/>
<pin id="211" dir="0" index="1" bw="8" slack="0"/>
<pin id="212" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln40_1/1 "/>
</bind>
</comp>

<comp id="215" class="1004" name="tmp_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="4" slack="0"/>
<pin id="217" dir="0" index="1" bw="13" slack="0"/>
<pin id="218" dir="0" index="2" bw="5" slack="0"/>
<pin id="219" dir="0" index="3" bw="5" slack="0"/>
<pin id="220" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="225" class="1004" name="zext_ln40_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="4" slack="0"/>
<pin id="227" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln40/1 "/>
</bind>
</comp>

<comp id="234" class="1004" name="trunc_ln40_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="6" slack="0"/>
<pin id="236" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln40/1 "/>
</bind>
</comp>

<comp id="238" class="1004" name="add_ln40_2_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="6" slack="0"/>
<pin id="240" dir="0" index="1" bw="1" slack="0"/>
<pin id="241" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln40_2/1 "/>
</bind>
</comp>

<comp id="244" class="1004" name="icmp_ln40_1_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="6" slack="0"/>
<pin id="246" dir="0" index="1" bw="4" slack="0"/>
<pin id="247" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln40_1/1 "/>
</bind>
</comp>

<comp id="250" class="1004" name="select_ln40_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="1" slack="0"/>
<pin id="252" dir="0" index="1" bw="6" slack="0"/>
<pin id="253" dir="0" index="2" bw="1" slack="0"/>
<pin id="254" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln40/1 "/>
</bind>
</comp>

<comp id="258" class="1004" name="store_ln40_store_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="6" slack="0"/>
<pin id="260" dir="0" index="1" bw="6" slack="0"/>
<pin id="261" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln40/1 "/>
</bind>
</comp>

<comp id="263" class="1004" name="store_ln40_store_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="13" slack="0"/>
<pin id="265" dir="0" index="1" bw="13" slack="0"/>
<pin id="266" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln40/1 "/>
</bind>
</comp>

<comp id="268" class="1004" name="store_ln40_store_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="6" slack="0"/>
<pin id="270" dir="0" index="1" bw="6" slack="0"/>
<pin id="271" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln40/1 "/>
</bind>
</comp>

<comp id="273" class="1004" name="tmp_s_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="16" slack="0"/>
<pin id="275" dir="0" index="1" bw="1" slack="0"/>
<pin id="276" dir="0" index="2" bw="16" slack="0"/>
<pin id="277" dir="0" index="3" bw="1" slack="0"/>
<pin id="278" dir="0" index="4" bw="16" slack="0"/>
<pin id="279" dir="0" index="5" bw="3" slack="0"/>
<pin id="280" dir="0" index="6" bw="16" slack="0"/>
<pin id="281" dir="0" index="7" bw="3" slack="0"/>
<pin id="282" dir="0" index="8" bw="16" slack="0"/>
<pin id="283" dir="0" index="9" bw="3" slack="0"/>
<pin id="284" dir="0" index="10" bw="16" slack="0"/>
<pin id="285" dir="0" index="11" bw="1" slack="0"/>
<pin id="286" dir="0" index="12" bw="3" slack="1"/>
<pin id="287" dir="1" index="13" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sparsemux(1197) " fcode="sparsemux"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="300" class="1004" name="sext_ln41_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="16" slack="0"/>
<pin id="302" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln41/2 "/>
</bind>
</comp>

<comp id="304" class="1004" name="tmp_1_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="1" slack="0"/>
<pin id="306" dir="0" index="1" bw="16" slack="0"/>
<pin id="307" dir="0" index="2" bw="5" slack="0"/>
<pin id="308" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="312" class="1004" name="sub_ln41_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="1" slack="0"/>
<pin id="314" dir="0" index="1" bw="16" slack="0"/>
<pin id="315" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln41/2 "/>
</bind>
</comp>

<comp id="318" class="1004" name="trunc_ln41_1_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="16" slack="0"/>
<pin id="320" dir="0" index="1" bw="17" slack="0"/>
<pin id="321" dir="0" index="2" bw="1" slack="0"/>
<pin id="322" dir="0" index="3" bw="6" slack="0"/>
<pin id="323" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln41_1/2 "/>
</bind>
</comp>

<comp id="328" class="1004" name="trunc_ln41_2_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="15" slack="0"/>
<pin id="330" dir="0" index="1" bw="16" slack="0"/>
<pin id="331" dir="0" index="2" bw="1" slack="0"/>
<pin id="332" dir="0" index="3" bw="5" slack="0"/>
<pin id="333" dir="1" index="4" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln41_2/2 "/>
</bind>
</comp>

<comp id="338" class="1004" name="sext_ln41_1_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="15" slack="0"/>
<pin id="340" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln41_1/2 "/>
</bind>
</comp>

<comp id="342" class="1004" name="sub_ln41_1_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="1" slack="0"/>
<pin id="344" dir="0" index="1" bw="16" slack="0"/>
<pin id="345" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln41_1/2 "/>
</bind>
</comp>

<comp id="348" class="1004" name="select_ln41_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="1" slack="0"/>
<pin id="350" dir="0" index="1" bw="16" slack="0"/>
<pin id="351" dir="0" index="2" bw="15" slack="0"/>
<pin id="352" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln41/2 "/>
</bind>
</comp>

<comp id="361" class="1005" name="phi_urem_reg_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="6" slack="0"/>
<pin id="363" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="phi_urem "/>
</bind>
</comp>

<comp id="368" class="1005" name="phi_mul_reg_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="13" slack="0"/>
<pin id="370" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="phi_mul "/>
</bind>
</comp>

<comp id="375" class="1005" name="i_1_reg_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="6" slack="0"/>
<pin id="377" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="385" class="1005" name="trunc_ln40_reg_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="3" slack="1"/>
<pin id="387" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln40 "/>
</bind>
</comp>

<comp id="390" class="1005" name="data_buf_addr_reg_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="4" slack="1"/>
<pin id="392" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="data_buf_addr "/>
</bind>
</comp>

<comp id="396" class="1005" name="data_buf_1_addr_reg_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="4" slack="1"/>
<pin id="398" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="data_buf_1_addr "/>
</bind>
</comp>

<comp id="402" class="1005" name="data_buf_2_addr_reg_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="4" slack="1"/>
<pin id="404" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="data_buf_2_addr "/>
</bind>
</comp>

<comp id="408" class="1005" name="data_buf_3_addr_reg_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="4" slack="1"/>
<pin id="410" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="data_buf_3_addr "/>
</bind>
</comp>

<comp id="414" class="1005" name="data_buf_4_addr_reg_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="4" slack="1"/>
<pin id="416" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="data_buf_4_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="79"><net_src comp="10" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="83"><net_src comp="10" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="87"><net_src comp="10" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="93"><net_src comp="8" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="94"><net_src comp="28" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="100"><net_src comp="6" pin="0"/><net_sink comp="95" pin=0"/></net>

<net id="101"><net_src comp="28" pin="0"/><net_sink comp="95" pin=1"/></net>

<net id="107"><net_src comp="4" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="108"><net_src comp="28" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="114"><net_src comp="2" pin="0"/><net_sink comp="109" pin=0"/></net>

<net id="115"><net_src comp="28" pin="0"/><net_sink comp="109" pin=1"/></net>

<net id="121"><net_src comp="0" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="122"><net_src comp="28" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="132"><net_src comp="88" pin="3"/><net_sink comp="123" pin=2"/></net>

<net id="142"><net_src comp="95" pin="3"/><net_sink comp="133" pin=2"/></net>

<net id="152"><net_src comp="102" pin="3"/><net_sink comp="143" pin=2"/></net>

<net id="162"><net_src comp="109" pin="3"/><net_sink comp="153" pin=2"/></net>

<net id="172"><net_src comp="116" pin="3"/><net_sink comp="163" pin=2"/></net>

<net id="177"><net_src comp="12" pin="0"/><net_sink comp="173" pin=0"/></net>

<net id="182"><net_src comp="14" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="187"><net_src comp="12" pin="0"/><net_sink comp="183" pin=0"/></net>

<net id="198"><net_src comp="191" pin="1"/><net_sink comp="194" pin=0"/></net>

<net id="199"><net_src comp="16" pin="0"/><net_sink comp="194" pin=1"/></net>

<net id="204"><net_src comp="191" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="205"><net_src comp="18" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="213"><net_src comp="206" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="214"><net_src comp="20" pin="0"/><net_sink comp="209" pin=1"/></net>

<net id="221"><net_src comp="22" pin="0"/><net_sink comp="215" pin=0"/></net>

<net id="222"><net_src comp="206" pin="1"/><net_sink comp="215" pin=1"/></net>

<net id="223"><net_src comp="24" pin="0"/><net_sink comp="215" pin=2"/></net>

<net id="224"><net_src comp="26" pin="0"/><net_sink comp="215" pin=3"/></net>

<net id="228"><net_src comp="215" pin="4"/><net_sink comp="225" pin=0"/></net>

<net id="229"><net_src comp="225" pin="1"/><net_sink comp="88" pin=2"/></net>

<net id="230"><net_src comp="225" pin="1"/><net_sink comp="95" pin=2"/></net>

<net id="231"><net_src comp="225" pin="1"/><net_sink comp="102" pin=2"/></net>

<net id="232"><net_src comp="225" pin="1"/><net_sink comp="109" pin=2"/></net>

<net id="233"><net_src comp="225" pin="1"/><net_sink comp="116" pin=2"/></net>

<net id="237"><net_src comp="188" pin="1"/><net_sink comp="234" pin=0"/></net>

<net id="242"><net_src comp="188" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="243"><net_src comp="18" pin="0"/><net_sink comp="238" pin=1"/></net>

<net id="248"><net_src comp="238" pin="2"/><net_sink comp="244" pin=0"/></net>

<net id="249"><net_src comp="38" pin="0"/><net_sink comp="244" pin=1"/></net>

<net id="255"><net_src comp="244" pin="2"/><net_sink comp="250" pin=0"/></net>

<net id="256"><net_src comp="238" pin="2"/><net_sink comp="250" pin=1"/></net>

<net id="257"><net_src comp="12" pin="0"/><net_sink comp="250" pin=2"/></net>

<net id="262"><net_src comp="200" pin="2"/><net_sink comp="258" pin=0"/></net>

<net id="267"><net_src comp="209" pin="2"/><net_sink comp="263" pin=0"/></net>

<net id="272"><net_src comp="250" pin="3"/><net_sink comp="268" pin=0"/></net>

<net id="288"><net_src comp="56" pin="0"/><net_sink comp="273" pin=0"/></net>

<net id="289"><net_src comp="30" pin="0"/><net_sink comp="273" pin=1"/></net>

<net id="290"><net_src comp="123" pin="7"/><net_sink comp="273" pin=2"/></net>

<net id="291"><net_src comp="32" pin="0"/><net_sink comp="273" pin=3"/></net>

<net id="292"><net_src comp="133" pin="7"/><net_sink comp="273" pin=4"/></net>

<net id="293"><net_src comp="34" pin="0"/><net_sink comp="273" pin=5"/></net>

<net id="294"><net_src comp="143" pin="7"/><net_sink comp="273" pin=6"/></net>

<net id="295"><net_src comp="36" pin="0"/><net_sink comp="273" pin=7"/></net>

<net id="296"><net_src comp="153" pin="7"/><net_sink comp="273" pin=8"/></net>

<net id="297"><net_src comp="58" pin="0"/><net_sink comp="273" pin=9"/></net>

<net id="298"><net_src comp="163" pin="7"/><net_sink comp="273" pin=10"/></net>

<net id="299"><net_src comp="60" pin="0"/><net_sink comp="273" pin=11"/></net>

<net id="303"><net_src comp="273" pin="13"/><net_sink comp="300" pin=0"/></net>

<net id="309"><net_src comp="62" pin="0"/><net_sink comp="304" pin=0"/></net>

<net id="310"><net_src comp="273" pin="13"/><net_sink comp="304" pin=1"/></net>

<net id="311"><net_src comp="64" pin="0"/><net_sink comp="304" pin=2"/></net>

<net id="316"><net_src comp="66" pin="0"/><net_sink comp="312" pin=0"/></net>

<net id="317"><net_src comp="300" pin="1"/><net_sink comp="312" pin=1"/></net>

<net id="324"><net_src comp="68" pin="0"/><net_sink comp="318" pin=0"/></net>

<net id="325"><net_src comp="312" pin="2"/><net_sink comp="318" pin=1"/></net>

<net id="326"><net_src comp="10" pin="0"/><net_sink comp="318" pin=2"/></net>

<net id="327"><net_src comp="70" pin="0"/><net_sink comp="318" pin=3"/></net>

<net id="334"><net_src comp="72" pin="0"/><net_sink comp="328" pin=0"/></net>

<net id="335"><net_src comp="273" pin="13"/><net_sink comp="328" pin=1"/></net>

<net id="336"><net_src comp="10" pin="0"/><net_sink comp="328" pin=2"/></net>

<net id="337"><net_src comp="64" pin="0"/><net_sink comp="328" pin=3"/></net>

<net id="341"><net_src comp="328" pin="4"/><net_sink comp="338" pin=0"/></net>

<net id="346"><net_src comp="74" pin="0"/><net_sink comp="342" pin=0"/></net>

<net id="347"><net_src comp="318" pin="4"/><net_sink comp="342" pin=1"/></net>

<net id="353"><net_src comp="304" pin="3"/><net_sink comp="348" pin=0"/></net>

<net id="354"><net_src comp="342" pin="2"/><net_sink comp="348" pin=1"/></net>

<net id="355"><net_src comp="338" pin="1"/><net_sink comp="348" pin=2"/></net>

<net id="356"><net_src comp="348" pin="3"/><net_sink comp="153" pin=1"/></net>

<net id="357"><net_src comp="348" pin="3"/><net_sink comp="143" pin=1"/></net>

<net id="358"><net_src comp="348" pin="3"/><net_sink comp="133" pin=1"/></net>

<net id="359"><net_src comp="348" pin="3"/><net_sink comp="123" pin=1"/></net>

<net id="360"><net_src comp="348" pin="3"/><net_sink comp="163" pin=1"/></net>

<net id="364"><net_src comp="76" pin="1"/><net_sink comp="361" pin=0"/></net>

<net id="365"><net_src comp="361" pin="1"/><net_sink comp="183" pin=1"/></net>

<net id="366"><net_src comp="361" pin="1"/><net_sink comp="188" pin=0"/></net>

<net id="367"><net_src comp="361" pin="1"/><net_sink comp="268" pin=1"/></net>

<net id="371"><net_src comp="80" pin="1"/><net_sink comp="368" pin=0"/></net>

<net id="372"><net_src comp="368" pin="1"/><net_sink comp="178" pin=1"/></net>

<net id="373"><net_src comp="368" pin="1"/><net_sink comp="206" pin=0"/></net>

<net id="374"><net_src comp="368" pin="1"/><net_sink comp="263" pin=1"/></net>

<net id="378"><net_src comp="84" pin="1"/><net_sink comp="375" pin=0"/></net>

<net id="379"><net_src comp="375" pin="1"/><net_sink comp="173" pin=1"/></net>

<net id="380"><net_src comp="375" pin="1"/><net_sink comp="191" pin=0"/></net>

<net id="381"><net_src comp="375" pin="1"/><net_sink comp="258" pin=1"/></net>

<net id="388"><net_src comp="234" pin="1"/><net_sink comp="385" pin=0"/></net>

<net id="389"><net_src comp="385" pin="1"/><net_sink comp="273" pin=12"/></net>

<net id="393"><net_src comp="88" pin="3"/><net_sink comp="390" pin=0"/></net>

<net id="394"><net_src comp="390" pin="1"/><net_sink comp="123" pin=2"/></net>

<net id="395"><net_src comp="390" pin="1"/><net_sink comp="123" pin=0"/></net>

<net id="399"><net_src comp="95" pin="3"/><net_sink comp="396" pin=0"/></net>

<net id="400"><net_src comp="396" pin="1"/><net_sink comp="133" pin=2"/></net>

<net id="401"><net_src comp="396" pin="1"/><net_sink comp="133" pin=0"/></net>

<net id="405"><net_src comp="102" pin="3"/><net_sink comp="402" pin=0"/></net>

<net id="406"><net_src comp="402" pin="1"/><net_sink comp="143" pin=2"/></net>

<net id="407"><net_src comp="402" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="411"><net_src comp="109" pin="3"/><net_sink comp="408" pin=0"/></net>

<net id="412"><net_src comp="408" pin="1"/><net_sink comp="153" pin=2"/></net>

<net id="413"><net_src comp="408" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="417"><net_src comp="116" pin="3"/><net_sink comp="414" pin=0"/></net>

<net id="418"><net_src comp="414" pin="1"/><net_sink comp="163" pin=2"/></net>

<net id="419"><net_src comp="414" pin="1"/><net_sink comp="163" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: data_buf_4 | {2 }
	Port: data_buf_3 | {2 }
	Port: data_buf_2 | {2 }
	Port: data_buf_1 | {2 }
	Port: data_buf | {2 }
 - Input state : 
	Port: mem_streaming_Pipeline_VITIS_LOOP_40_1 : data_buf_4 | {1 2 }
	Port: mem_streaming_Pipeline_VITIS_LOOP_40_1 : data_buf_3 | {1 2 }
	Port: mem_streaming_Pipeline_VITIS_LOOP_40_1 : data_buf_2 | {1 2 }
	Port: mem_streaming_Pipeline_VITIS_LOOP_40_1 : data_buf_1 | {1 2 }
	Port: mem_streaming_Pipeline_VITIS_LOOP_40_1 : data_buf | {1 2 }
  - Chain level:
	State 1
		store_ln40 : 1
		store_ln0 : 1
		store_ln0 : 1
		phi_urem_load : 1
		i : 1
		icmp_ln40 : 2
		add_ln40 : 2
		br_ln40 : 3
		phi_mul_load : 1
		add_ln40_1 : 2
		tmp : 2
		zext_ln40 : 3
		trunc_ln40 : 2
		data_buf_addr : 4
		data_buf_1_addr : 4
		data_buf_2_addr : 4
		data_buf_3_addr : 4
		data_buf_4_addr : 4
		data_buf_load : 5
		data_buf_1_load : 5
		data_buf_2_load : 5
		data_buf_3_load : 5
		data_buf_4_load : 5
		switch_ln41 : 3
		add_ln40_2 : 2
		icmp_ln40_1 : 3
		select_ln40 : 4
		store_ln40 : 3
		store_ln40 : 3
		store_ln40 : 5
	State 2
		tmp_s : 1
		sext_ln41 : 2
		tmp_1 : 2
		sub_ln41 : 3
		trunc_ln41_1 : 4
		trunc_ln41_2 : 2
		sext_ln41_1 : 3
		sub_ln41_1 : 5
		select_ln41 : 6
		store_ln41 : 7
		store_ln41 : 7
		store_ln41 : 7
		store_ln41 : 7
		store_ln41 : 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|
| Operation|   Functional Unit   |    FF   |   LUT   |
|----------|---------------------|---------|---------|
|          |   add_ln40_fu_200   |    0    |    13   |
|    add   |  add_ln40_1_fu_209  |    0    |    20   |
|          |  add_ln40_2_fu_238  |    0    |    13   |
|----------|---------------------|---------|---------|
|    sub   |   sub_ln41_fu_312   |    0    |    23   |
|          |  sub_ln41_1_fu_342  |    0    |    23   |
|----------|---------------------|---------|---------|
|   icmp   |   icmp_ln40_fu_194  |    0    |    13   |
|          |  icmp_ln40_1_fu_244 |    0    |    13   |
|----------|---------------------|---------|---------|
| sparsemux|     tmp_s_fu_273    |    0    |    26   |
|----------|---------------------|---------|---------|
|  select  |  select_ln40_fu_250 |    0    |    6    |
|          |  select_ln41_fu_348 |    0    |    16   |
|----------|---------------------|---------|---------|
|          |      tmp_fu_215     |    0    |    0    |
|partselect| trunc_ln41_1_fu_318 |    0    |    0    |
|          | trunc_ln41_2_fu_328 |    0    |    0    |
|----------|---------------------|---------|---------|
|   zext   |   zext_ln40_fu_225  |    0    |    0    |
|----------|---------------------|---------|---------|
|   trunc  |  trunc_ln40_fu_234  |    0    |    0    |
|----------|---------------------|---------|---------|
|   sext   |   sext_ln41_fu_300  |    0    |    0    |
|          |  sext_ln41_1_fu_338 |    0    |    0    |
|----------|---------------------|---------|---------|
| bitselect|     tmp_1_fu_304    |    0    |    0    |
|----------|---------------------|---------|---------|
|   Total  |                     |    0    |   166   |
|----------|---------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|data_buf_1_addr_reg_396|    4   |
|data_buf_2_addr_reg_402|    4   |
|data_buf_3_addr_reg_408|    4   |
|data_buf_4_addr_reg_414|    4   |
| data_buf_addr_reg_390 |    4   |
|      i_1_reg_375      |    6   |
|    phi_mul_reg_368    |   13   |
|    phi_urem_reg_361   |    6   |
|   trunc_ln40_reg_385  |    3   |
+-----------------------+--------+
|         Total         |   48   |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_123 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_133 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_143 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_153 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_163 |  p2  |   2  |   0  |    0   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |    0   ||  2.135  ||    45   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   166  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    2   |    -   |   45   |
|  Register |    -   |   48   |    -   |
+-----------+--------+--------+--------+
|   Total   |    2   |   48   |   211  |
+-----------+--------+--------+--------+
