
build/ch.elf:     file format elf32-littlearm


Disassembly of section .vectors:

08000000 <__vectors_base__>:
 8000000:	20000400 	.word	0x20000400
 8000004:	080003d9 	.word	0x080003d9
 8000008:	080003db 	.word	0x080003db
 800000c:	080003db 	.word	0x080003db
 8000010:	080003db 	.word	0x080003db
 8000014:	080003db 	.word	0x080003db
 8000018:	080003db 	.word	0x080003db
 800001c:	080003db 	.word	0x080003db
 8000020:	080003db 	.word	0x080003db
 8000024:	080003db 	.word	0x080003db
 8000028:	080003db 	.word	0x080003db
 800002c:	08009261 	.word	0x08009261
 8000030:	080003db 	.word	0x080003db
 8000034:	080003db 	.word	0x080003db
 8000038:	080003db 	.word	0x080003db
 800003c:	080003db 	.word	0x080003db
 8000040:	080003db 	.word	0x080003db
 8000044:	080003db 	.word	0x080003db
 8000048:	080003db 	.word	0x080003db
 800004c:	080003db 	.word	0x080003db
 8000050:	080003db 	.word	0x080003db
 8000054:	080003db 	.word	0x080003db
 8000058:	080003db 	.word	0x080003db
 800005c:	080003db 	.word	0x080003db
 8000060:	080003db 	.word	0x080003db
 8000064:	080003db 	.word	0x080003db
 8000068:	080003db 	.word	0x080003db
 800006c:	080042c9 	.word	0x080042c9
 8000070:	08004319 	.word	0x08004319
 8000074:	0800436d 	.word	0x0800436d
 8000078:	080043c1 	.word	0x080043c1
 800007c:	08004415 	.word	0x08004415
 8000080:	08004465 	.word	0x08004465
 8000084:	080044b9 	.word	0x080044b9
 8000088:	080037fd 	.word	0x080037fd
 800008c:	080003db 	.word	0x080003db
 8000090:	080003db 	.word	0x080003db
 8000094:	080003db 	.word	0x080003db
 8000098:	080003db 	.word	0x080003db
 800009c:	080003db 	.word	0x080003db
 80000a0:	080003db 	.word	0x080003db
 80000a4:	080003db 	.word	0x080003db
 80000a8:	080003db 	.word	0x080003db
 80000ac:	080003db 	.word	0x080003db
 80000b0:	08002b4d 	.word	0x08002b4d
 80000b4:	080003db 	.word	0x080003db
 80000b8:	080003db 	.word	0x080003db
 80000bc:	080003db 	.word	0x080003db
 80000c0:	080003db 	.word	0x080003db
 80000c4:	08004f41 	.word	0x08004f41
 80000c8:	08004f85 	.word	0x08004f85
 80000cc:	08006c55 	.word	0x08006c55
 80000d0:	08006c7d 	.word	0x08006c7d
 80000d4:	08002a65 	.word	0x08002a65
 80000d8:	080003db 	.word	0x080003db
 80000dc:	080003db 	.word	0x080003db
 80000e0:	080003db 	.word	0x080003db
 80000e4:	080003db 	.word	0x080003db
 80000e8:	080003db 	.word	0x080003db
 80000ec:	080003db 	.word	0x080003db
 80000f0:	080003db 	.word	0x080003db
 80000f4:	080003db 	.word	0x080003db
 80000f8:	080003db 	.word	0x080003db
 80000fc:	0800450d 	.word	0x0800450d
 8000100:	080028b1 	.word	0x080028b1
 8000104:	080003db 	.word	0x080003db
 8000108:	080003db 	.word	0x080003db
 800010c:	08006ca5 	.word	0x08006ca5
 8000110:	080003db 	.word	0x080003db
 8000114:	08002ac1 	.word	0x08002ac1
 8000118:	080003db 	.word	0x080003db
 800011c:	080003db 	.word	0x080003db
 8000120:	08004561 	.word	0x08004561
 8000124:	080045b1 	.word	0x080045b1
 8000128:	08004605 	.word	0x08004605
 800012c:	08004659 	.word	0x08004659
 8000130:	080046ad 	.word	0x080046ad
 8000134:	080003db 	.word	0x080003db
 8000138:	080003db 	.word	0x080003db
 800013c:	080003db 	.word	0x080003db
 8000140:	080003db 	.word	0x080003db
 8000144:	080003db 	.word	0x080003db
 8000148:	080003db 	.word	0x080003db
 800014c:	080003db 	.word	0x080003db
 8000150:	080046fd 	.word	0x080046fd
 8000154:	08004751 	.word	0x08004751
 8000158:	080047a5 	.word	0x080047a5
 800015c:	080003db 	.word	0x080003db
 8000160:	080003db 	.word	0x080003db
 8000164:	080003db 	.word	0x080003db
 8000168:	080003db 	.word	0x080003db
 800016c:	080003db 	.word	0x080003db
 8000170:	080003db 	.word	0x080003db
 8000174:	080003db 	.word	0x080003db
 8000178:	080003db 	.word	0x080003db
 800017c:	080003db 	.word	0x080003db
 8000180:	080003db 	.word	0x080003db
 8000184:	080003db 	.word	0x080003db
 8000188:	080003db 	.word	0x080003db
 800018c:	080003db 	.word	0x080003db
 8000190:	080003db 	.word	0x080003db
 8000194:	08006ccd 	.word	0x08006ccd
 8000198:	08006cf5 	.word	0x08006cf5
 800019c:	080003db 	.word	0x080003db
 80001a0:	080003db 	.word	0x080003db
 80001a4:	080003db 	.word	0x080003db
 80001a8:	080003db 	.word	0x080003db
 80001ac:	080003db 	.word	0x080003db
 80001b0:	080003db 	.word	0x080003db
 80001b4:	080003db 	.word	0x080003db
 80001b8:	080003db 	.word	0x080003db
 80001bc:	080003db 	.word	0x080003db
 80001c0:	080003db 	.word	0x080003db
 80001c4:	080003db 	.word	0x080003db
 80001c8:	080003db 	.word	0x080003db
 80001cc:	080003db 	.word	0x080003db
 80001d0:	080003db 	.word	0x080003db
 80001d4:	08005c41 	.word	0x08005c41
 80001d8:	080003db 	.word	0x080003db
 80001dc:	080003db 	.word	0x080003db
 80001e0:	080003db 	.word	0x080003db
 80001e4:	080003db 	.word	0x080003db
 80001e8:	080003db 	.word	0x080003db
 80001ec:	080003db 	.word	0x080003db
 80001f0:	080003db 	.word	0x080003db
 80001f4:	080003db 	.word	0x080003db
 80001f8:	080003db 	.word	0x080003db
 80001fc:	080003db 	.word	0x080003db
 8000200:	080003db 	.word	0x080003db
 8000204:	080003db 	.word	0x080003db
 8000208:	080003db 	.word	0x080003db
 800020c:	080003db 	.word	0x080003db
 8000210:	080003db 	.word	0x080003db
 8000214:	080003db 	.word	0x080003db
 8000218:	080003db 	.word	0x080003db
 800021c:	080003db 	.word	0x080003db
 8000220:	080003db 	.word	0x080003db
 8000224:	080003db 	.word	0x080003db
 8000228:	080003db 	.word	0x080003db
 800022c:	080003db 	.word	0x080003db
 8000230:	080003db 	.word	0x080003db
 8000234:	080003db 	.word	0x080003db
 8000238:	080003db 	.word	0x080003db
 800023c:	0800383d 	.word	0x0800383d
 8000240:	080003db 	.word	0x080003db
 8000244:	08003db1 	.word	0x08003db1
 8000248:	08003e01 	.word	0x08003e01
 800024c:	08003e55 	.word	0x08003e55
 8000250:	08003ea9 	.word	0x08003ea9
 8000254:	08003efd 	.word	0x08003efd
 8000258:	08003f51 	.word	0x08003f51
 800025c:	08003fa5 	.word	0x08003fa5
 8000260:	08003ff9 	.word	0x08003ff9
 8000264:	080003db 	.word	0x080003db
 8000268:	080003db 	.word	0x080003db
 800026c:	080003db 	.word	0x080003db
 8000270:	080003db 	.word	0x080003db
 8000274:	080003db 	.word	0x080003db
 8000278:	080003db 	.word	0x080003db
 800027c:	080003db 	.word	0x080003db
 8000280:	080003db 	.word	0x080003db
 8000284:	080003db 	.word	0x080003db
 8000288:	080003db 	.word	0x080003db
 800028c:	080003db 	.word	0x080003db
 8000290:	080003db 	.word	0x080003db
 8000294:	080003db 	.word	0x080003db
 8000298:	080003db 	.word	0x080003db
 800029c:	080003db 	.word	0x080003db
 80002a0:	080003db 	.word	0x080003db
 80002a4:	080003db 	.word	0x080003db
 80002a8:	080003db 	.word	0x080003db
 80002ac:	080003db 	.word	0x080003db
 80002b0:	080003db 	.word	0x080003db
 80002b4:	080003db 	.word	0x080003db
 80002b8:	080003db 	.word	0x080003db
 80002bc:	080003db 	.word	0x080003db
 80002c0:	080003db 	.word	0x080003db
 80002c4:	080003db 	.word	0x080003db
 80002c8:	080003db 	.word	0x080003db
 80002cc:	080003db 	.word	0x080003db
 80002d0:	080003db 	.word	0x080003db
 80002d4:	080003db 	.word	0x080003db
 80002d8:	080003db 	.word	0x080003db
 80002dc:	080003db 	.word	0x080003db

Disassembly of section .text:

08000300 <_crt0_entry>:
                .align  2
                .thumb_func
                .global _crt0_entry
_crt0_entry:
                /* Interrupts are globally masked initially.*/
                cpsid   i
 8000300:	b672      	cpsid	i

#if CRT0_FORCE_MSP_INIT == TRUE
                /* MSP stack pointers initialization.*/
                ldr     r0, =__main_stack_end__
 8000302:	4826      	ldr	r0, [pc, #152]	; (800039c <_crt0_entry+0x9c>)
                msr     MSP, r0
 8000304:	f380 8808 	msr	MSP, r0
#endif

                /* PSP stack pointers initialization.*/
                ldr     r0, =__process_stack_end__
 8000308:	4825      	ldr	r0, [pc, #148]	; (80003a0 <_crt0_entry+0xa0>)
                msr     PSP, r0
 800030a:	f380 8809 	msr	PSP, r0

#if CRT0_VTOR_INIT == TRUE
                /* Initial VTOR position enforced.*/
                ldr     r0, =_vectors
 800030e:	4825      	ldr	r0, [pc, #148]	; (80003a4 <_crt0_entry+0xa4>)
                ldr     r1, =SCB_VTOR
 8000310:	4925      	ldr	r1, [pc, #148]	; (80003a8 <_crt0_entry+0xa8>)
                str     r0, [r1]
 8000312:	6008      	str	r0, [r1, #0]
                movt    r1, #SCB_FPDSCR >> 16
                str     r0, [r1]
#endif

                /* CONTROL register initialization as configured.*/
                movs    r0, #CRT0_CONTROL_INIT
 8000314:	2002      	movs	r0, #2
                msr     CONTROL, r0
 8000316:	f380 8814 	msr	CONTROL, r0
                isb
 800031a:	f3bf 8f6f 	isb	sy

#if CRT0_INIT_CORE == TRUE
                /* Core initialization.*/
                bl      __cpu_init
 800031e:	f000 ff2b 	bl	8001178 <__cpu_init>
#endif

                /* Early initialization.*/
                bl      __early_init
 8000322:	f007 fad1 	bl	80078c8 <__early_init>

#if CRT0_INIT_STACKS == TRUE
                ldr     r0, =CRT0_STACKS_FILL_PATTERN
 8000326:	f04f 3055 	mov.w	r0, #1431655765	; 0x55555555
                /* Main Stack initialization. Note, it assumes that the
                   stack size is a multiple of 4 so the linker file must
                   ensure this.*/
                ldr     r1, =__main_stack_base__
 800032a:	4920      	ldr	r1, [pc, #128]	; (80003ac <_crt0_entry+0xac>)
                ldr     r2, =__main_stack_end__
 800032c:	4a1b      	ldr	r2, [pc, #108]	; (800039c <_crt0_entry+0x9c>)
.Lmsloop:
                cmp     r1, r2
 800032e:	4291      	cmp	r1, r2
                itt     lo
 8000330:	bf3c      	itt	cc
                strlo   r0, [r1], #4
 8000332:	f841 0b04 	strcc.w	r0, [r1], #4
                blo     .Lmsloop
 8000336:	e7fa      	bcc.n	800032e <_crt0_entry+0x2e>

                /* Process Stack initialization. Note, it assumes that the
                   stack size is a multiple of 4 so the linker file must
                   ensure this.*/
                ldr     r1, =__process_stack_base__
 8000338:	491d      	ldr	r1, [pc, #116]	; (80003b0 <_crt0_entry+0xb0>)
                ldr     r2, =__process_stack_end__
 800033a:	4a19      	ldr	r2, [pc, #100]	; (80003a0 <_crt0_entry+0xa0>)
.Lpsloop:
                cmp     r1, r2
 800033c:	4291      	cmp	r1, r2
                itt     lo
 800033e:	bf3c      	itt	cc
                strlo   r0, [r1], #4
 8000340:	f841 0b04 	strcc.w	r0, [r1], #4
                blo     .Lpsloop
 8000344:	e7fa      	bcc.n	800033c <_crt0_entry+0x3c>

#if CRT0_INIT_DATA == TRUE
                /* Data initialization. Note, it assumes that the DATA
                   size is a multiple of 4 so the linker file must ensure
                   this.*/
                ldr     r1, =__textdata_base__
 8000346:	491b      	ldr	r1, [pc, #108]	; (80003b4 <_crt0_entry+0xb4>)
                ldr     r2, =__data_base__
 8000348:	4a1b      	ldr	r2, [pc, #108]	; (80003b8 <_crt0_entry+0xb8>)
                ldr     r3, =__data_end__
 800034a:	4b1c      	ldr	r3, [pc, #112]	; (80003bc <_crt0_entry+0xbc>)
.Ldloop:
                cmp     r2, r3
 800034c:	429a      	cmp	r2, r3
                ittt    lo
 800034e:	bf3e      	ittt	cc
                ldrlo   r0, [r1], #4
 8000350:	f851 0b04 	ldrcc.w	r0, [r1], #4
                strlo   r0, [r2], #4
 8000354:	f842 0b04 	strcc.w	r0, [r2], #4
                blo     .Ldloop
 8000358:	e7f8      	bcc.n	800034c <_crt0_entry+0x4c>

#if CRT0_INIT_BSS == TRUE
                /* BSS initialization. Note, it assumes that the BSS
                   size is a multiple of 4 so the linker file must ensure
                   this.*/
                movs    r0, #0
 800035a:	2000      	movs	r0, #0
                ldr     r1, =__bss_base__
 800035c:	4918      	ldr	r1, [pc, #96]	; (80003c0 <_crt0_entry+0xc0>)
                ldr     r2, =__bss_end__
 800035e:	4a19      	ldr	r2, [pc, #100]	; (80003c4 <_crt0_entry+0xc4>)
.Lbloop:
                cmp     r1, r2
 8000360:	4291      	cmp	r1, r2
                itt     lo
 8000362:	bf3c      	itt	cc
                strlo   r0, [r1], #4
 8000364:	f841 0b04 	strcc.w	r0, [r1], #4
                blo     .Lbloop
 8000368:	e7fa      	bcc.n	8000360 <_crt0_entry+0x60>
#endif

#if CRT0_INIT_RAM_AREAS == TRUE
                /* RAM areas initialization.*/
                bl      __init_ram_areas
 800036a:	f000 ff17 	bl	800119c <__init_ram_areas>
#endif

                /* Late initialization..*/
                bl      __late_init
 800036e:	f000 ff0b 	bl	8001188 <__late_init>

#if CRT0_CALL_CONSTRUCTORS == TRUE
                /* Constructors invocation.*/
                ldr     r4, =__init_array_base__
 8000372:	4c15      	ldr	r4, [pc, #84]	; (80003c8 <_crt0_entry+0xc8>)
                ldr     r5, =__init_array_end__
 8000374:	4d15      	ldr	r5, [pc, #84]	; (80003cc <_crt0_entry+0xcc>)
.Linitloop:
                cmp     r4, r5
 8000376:	42ac      	cmp	r4, r5
                bge     .Lendinitloop
 8000378:	da03      	bge.n	8000382 <_crt0_entry+0x82>
                ldr     r1, [r4], #4
 800037a:	f854 1b04 	ldr.w	r1, [r4], #4
                blx     r1
 800037e:	4788      	blx	r1
                b       .Linitloop
 8000380:	e7f9      	b.n	8000376 <_crt0_entry+0x76>
.Lendinitloop:
#endif

                /* Main program invocation, r0 contains the returned value.*/
                bl      main
 8000382:	f009 f8f3 	bl	800956c <main>

#if CRT0_CALL_DESTRUCTORS == TRUE
                /* Destructors invocation.*/
                ldr     r4, =__fini_array_base__
 8000386:	4c12      	ldr	r4, [pc, #72]	; (80003d0 <_crt0_entry+0xd0>)
                ldr     r5, =__fini_array_end__
 8000388:	4d12      	ldr	r5, [pc, #72]	; (80003d4 <_crt0_entry+0xd4>)
.Lfiniloop:
                cmp     r4, r5
 800038a:	42ac      	cmp	r4, r5
                bge     .Lendfiniloop
 800038c:	da03      	bge.n	8000396 <_crt0_entry+0x96>
                ldr     r1, [r4], #4
 800038e:	f854 1b04 	ldr.w	r1, [r4], #4
                blx     r1
 8000392:	4788      	blx	r1
                b       .Lfiniloop
 8000394:	e7f9      	b.n	800038a <_crt0_entry+0x8a>
.Lendfiniloop:
#endif

                /* Branching to the defined exit handler.*/
                b       __default_exit
 8000396:	f000 befd 	b.w	8001194 <__default_exit>
 800039a:	0000      	.short	0x0000
                ldr     r0, =__main_stack_end__
 800039c:	20000400 	.word	0x20000400
                ldr     r0, =__process_stack_end__
 80003a0:	20000800 	.word	0x20000800
                ldr     r0, =_vectors
 80003a4:	08000000 	.word	0x08000000
                ldr     r1, =SCB_VTOR
 80003a8:	e000ed08 	.word	0xe000ed08
                ldr     r1, =__main_stack_base__
 80003ac:	20000000 	.word	0x20000000
                ldr     r1, =__process_stack_base__
 80003b0:	20000400 	.word	0x20000400
                ldr     r1, =__textdata_base__
 80003b4:	08010a24 	.word	0x08010a24
                ldr     r2, =__data_base__
 80003b8:	24000000 	.word	0x24000000
                ldr     r3, =__data_end__
 80003bc:	240006ac 	.word	0x240006ac
                ldr     r1, =__bss_base__
 80003c0:	240006b0 	.word	0x240006b0
                ldr     r2, =__bss_end__
 80003c4:	24001ad8 	.word	0x24001ad8
                ldr     r4, =__init_array_base__
 80003c8:	080002e0 	.word	0x080002e0
                ldr     r5, =__init_array_end__
 80003cc:	080002e0 	.word	0x080002e0
                ldr     r4, =__fini_array_base__
 80003d0:	080002e0 	.word	0x080002e0
                ldr     r5, =__fini_array_end__
 80003d4:	080002e0 	.word	0x080002e0

080003d8 <Reset_Handler>:

        .align      2
        .thumb_func
        .weak       Reset_Handler
Reset_Handler:
         b          _crt0_entry
 80003d8:	e792      	b.n	8000300 <_crt0_entry>

080003da <BusFault_Handler>:
        .thumb_func
Vector3F8:
        .thumb_func
Vector3FC:
#endif
        bl          _unhandled_exception
 80003da:	f000 f800 	bl	80003de <_unhandled_exception>

080003de <_unhandled_exception>:

        .thumb_func
        .weak       _unhandled_exception
_unhandled_exception:
.stay:
        b           .stay
 80003de:	e7fe      	b.n	80003de <_unhandled_exception>

080003e0 <__port_switch>:
 * Performs a context switch between two threads.
 *--------------------------------------------------------------------------*/
                .thumb_func
                .globl  __port_switch
__port_switch:
                push    {r4, r5, r6, r7, r8, r9, r10, r11, lr}
 80003e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
#if PORT_SWITCHED_REGIONS_NUMBER == 4
                push    {r4, r5, r6, r7, r8, r9, r10, r11}
#endif
#endif

                str     sp, [r1, #CONTEXT_OFFSET]
 80003e4:	f8c1 d00c 	str.w	sp, [r1, #12]
                /* Workaround for ARM errata 752419, only applied if
                   condition exists for it to be triggered.*/
                ldr     r3, [r0, #CONTEXT_OFFSET]
                mov     sp, r3
#else
                ldr     sp, [r0, #CONTEXT_OFFSET]
 80003e8:	f8d0 d00c 	ldr.w	sp, [r0, #12]

#if CORTEX_USE_FPU
                /* Restoring FPU context.*/
                vpop    {s16-s31}
#endif
                pop     {r4, r5, r6, r7, r8, r9, r10, r11, pc}
 80003ec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080003f0 <__port_thread_start>:
                bl      __stats_stop_measure_crit_thd
#endif
#if CORTEX_SIMPLIFIED_PRIORITY
                cpsie   i
#else
                movs    r3, #0              /* CORTEX_BASEPRI_DISABLED */
 80003f0:	2300      	movs	r3, #0
                msr     BASEPRI, r3
 80003f2:	f383 8811 	msr	BASEPRI, r3
#endif
                mov     r0, r5
 80003f6:	4628      	mov	r0, r5
                blx     r4
 80003f8:	47a0      	blx	r4
                movs    r0, #0              /* MSG_OK */
 80003fa:	2000      	movs	r0, #0
                bl      chThdExit
 80003fc:	f008 fbda 	bl	8008bb4 <chThdExit>

08000400 <.zombies>:
.zombies:       b       .zombies
 8000400:	e7fe      	b.n	8000400 <.zombies>

08000402 <__port_switch_from_isr>:
                bl      __stats_start_measure_crit_thd
#endif
#if CH_DBG_SYSTEM_STATE_CHECK
                bl      __dbg_check_lock
#endif
                bl      chSchDoPreemption
 8000402:	f008 f96f 	bl	80086e4 <chSchDoPreemption>

08000406 <__port_exit_from_isr>:
                movt    r3, #:upper16:SCB_ICSR
                mov     r2, ICSR_PENDSVSET
                str     r2, [r3, #0]
                cpsie   i
#else /* !CORTEX_SIMPLIFIED_PRIORITY */
                svc     #0
 8000406:	df00      	svc	0
#endif /* !CORTEX_SIMPLIFIED_PRIORITY */
.L1:            b       .L1
 8000408:	e7fe      	b.n	8000408 <__port_exit_from_isr+0x2>
	...

0800040c <memcpy>:
 800040c:	4684      	mov	ip, r0
 800040e:	ea41 0300 	orr.w	r3, r1, r0
 8000412:	f013 0303 	ands.w	r3, r3, #3
 8000416:	d16d      	bne.n	80004f4 <memcpy+0xe8>
 8000418:	3a40      	subs	r2, #64	; 0x40
 800041a:	d341      	bcc.n	80004a0 <memcpy+0x94>
 800041c:	f851 3b04 	ldr.w	r3, [r1], #4
 8000420:	f840 3b04 	str.w	r3, [r0], #4
 8000424:	f851 3b04 	ldr.w	r3, [r1], #4
 8000428:	f840 3b04 	str.w	r3, [r0], #4
 800042c:	f851 3b04 	ldr.w	r3, [r1], #4
 8000430:	f840 3b04 	str.w	r3, [r0], #4
 8000434:	f851 3b04 	ldr.w	r3, [r1], #4
 8000438:	f840 3b04 	str.w	r3, [r0], #4
 800043c:	f851 3b04 	ldr.w	r3, [r1], #4
 8000440:	f840 3b04 	str.w	r3, [r0], #4
 8000444:	f851 3b04 	ldr.w	r3, [r1], #4
 8000448:	f840 3b04 	str.w	r3, [r0], #4
 800044c:	f851 3b04 	ldr.w	r3, [r1], #4
 8000450:	f840 3b04 	str.w	r3, [r0], #4
 8000454:	f851 3b04 	ldr.w	r3, [r1], #4
 8000458:	f840 3b04 	str.w	r3, [r0], #4
 800045c:	f851 3b04 	ldr.w	r3, [r1], #4
 8000460:	f840 3b04 	str.w	r3, [r0], #4
 8000464:	f851 3b04 	ldr.w	r3, [r1], #4
 8000468:	f840 3b04 	str.w	r3, [r0], #4
 800046c:	f851 3b04 	ldr.w	r3, [r1], #4
 8000470:	f840 3b04 	str.w	r3, [r0], #4
 8000474:	f851 3b04 	ldr.w	r3, [r1], #4
 8000478:	f840 3b04 	str.w	r3, [r0], #4
 800047c:	f851 3b04 	ldr.w	r3, [r1], #4
 8000480:	f840 3b04 	str.w	r3, [r0], #4
 8000484:	f851 3b04 	ldr.w	r3, [r1], #4
 8000488:	f840 3b04 	str.w	r3, [r0], #4
 800048c:	f851 3b04 	ldr.w	r3, [r1], #4
 8000490:	f840 3b04 	str.w	r3, [r0], #4
 8000494:	f851 3b04 	ldr.w	r3, [r1], #4
 8000498:	f840 3b04 	str.w	r3, [r0], #4
 800049c:	3a40      	subs	r2, #64	; 0x40
 800049e:	d2bd      	bcs.n	800041c <memcpy+0x10>
 80004a0:	3230      	adds	r2, #48	; 0x30
 80004a2:	d311      	bcc.n	80004c8 <memcpy+0xbc>
 80004a4:	f851 3b04 	ldr.w	r3, [r1], #4
 80004a8:	f840 3b04 	str.w	r3, [r0], #4
 80004ac:	f851 3b04 	ldr.w	r3, [r1], #4
 80004b0:	f840 3b04 	str.w	r3, [r0], #4
 80004b4:	f851 3b04 	ldr.w	r3, [r1], #4
 80004b8:	f840 3b04 	str.w	r3, [r0], #4
 80004bc:	f851 3b04 	ldr.w	r3, [r1], #4
 80004c0:	f840 3b04 	str.w	r3, [r0], #4
 80004c4:	3a10      	subs	r2, #16
 80004c6:	d2ed      	bcs.n	80004a4 <memcpy+0x98>
 80004c8:	320c      	adds	r2, #12
 80004ca:	d305      	bcc.n	80004d8 <memcpy+0xcc>
 80004cc:	f851 3b04 	ldr.w	r3, [r1], #4
 80004d0:	f840 3b04 	str.w	r3, [r0], #4
 80004d4:	3a04      	subs	r2, #4
 80004d6:	d2f9      	bcs.n	80004cc <memcpy+0xc0>
 80004d8:	3204      	adds	r2, #4
 80004da:	d008      	beq.n	80004ee <memcpy+0xe2>
 80004dc:	07d2      	lsls	r2, r2, #31
 80004de:	bf1c      	itt	ne
 80004e0:	f811 3b01 	ldrbne.w	r3, [r1], #1
 80004e4:	f800 3b01 	strbne.w	r3, [r0], #1
 80004e8:	d301      	bcc.n	80004ee <memcpy+0xe2>
 80004ea:	880b      	ldrh	r3, [r1, #0]
 80004ec:	8003      	strh	r3, [r0, #0]
 80004ee:	4660      	mov	r0, ip
 80004f0:	4770      	bx	lr
 80004f2:	bf00      	nop
 80004f4:	2a08      	cmp	r2, #8
 80004f6:	d313      	bcc.n	8000520 <memcpy+0x114>
 80004f8:	078b      	lsls	r3, r1, #30
 80004fa:	d08d      	beq.n	8000418 <memcpy+0xc>
 80004fc:	f010 0303 	ands.w	r3, r0, #3
 8000500:	d08a      	beq.n	8000418 <memcpy+0xc>
 8000502:	f1c3 0304 	rsb	r3, r3, #4
 8000506:	1ad2      	subs	r2, r2, r3
 8000508:	07db      	lsls	r3, r3, #31
 800050a:	bf1c      	itt	ne
 800050c:	f811 3b01 	ldrbne.w	r3, [r1], #1
 8000510:	f800 3b01 	strbne.w	r3, [r0], #1
 8000514:	d380      	bcc.n	8000418 <memcpy+0xc>
 8000516:	f831 3b02 	ldrh.w	r3, [r1], #2
 800051a:	f820 3b02 	strh.w	r3, [r0], #2
 800051e:	e77b      	b.n	8000418 <memcpy+0xc>
 8000520:	3a04      	subs	r2, #4
 8000522:	d3d9      	bcc.n	80004d8 <memcpy+0xcc>
 8000524:	3a01      	subs	r2, #1
 8000526:	f811 3b01 	ldrb.w	r3, [r1], #1
 800052a:	f800 3b01 	strb.w	r3, [r0], #1
 800052e:	d2f9      	bcs.n	8000524 <memcpy+0x118>
 8000530:	780b      	ldrb	r3, [r1, #0]
 8000532:	7003      	strb	r3, [r0, #0]
 8000534:	784b      	ldrb	r3, [r1, #1]
 8000536:	7043      	strb	r3, [r0, #1]
 8000538:	788b      	ldrb	r3, [r1, #2]
 800053a:	7083      	strb	r3, [r0, #2]
 800053c:	4660      	mov	r0, ip
 800053e:	4770      	bx	lr

08000540 <memchr>:
 8000540:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000544:	2a10      	cmp	r2, #16
 8000546:	db2b      	blt.n	80005a0 <memchr+0x60>
 8000548:	f010 0f07 	tst.w	r0, #7
 800054c:	d008      	beq.n	8000560 <memchr+0x20>
 800054e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000552:	3a01      	subs	r2, #1
 8000554:	428b      	cmp	r3, r1
 8000556:	d02d      	beq.n	80005b4 <memchr+0x74>
 8000558:	f010 0f07 	tst.w	r0, #7
 800055c:	b342      	cbz	r2, 80005b0 <memchr+0x70>
 800055e:	d1f6      	bne.n	800054e <memchr+0xe>
 8000560:	b4f0      	push	{r4, r5, r6, r7}
 8000562:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000566:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800056a:	f022 0407 	bic.w	r4, r2, #7
 800056e:	f07f 0700 	mvns.w	r7, #0
 8000572:	2300      	movs	r3, #0
 8000574:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000578:	3c08      	subs	r4, #8
 800057a:	ea85 0501 	eor.w	r5, r5, r1
 800057e:	ea86 0601 	eor.w	r6, r6, r1
 8000582:	fa85 f547 	uadd8	r5, r5, r7
 8000586:	faa3 f587 	sel	r5, r3, r7
 800058a:	fa86 f647 	uadd8	r6, r6, r7
 800058e:	faa5 f687 	sel	r6, r5, r7
 8000592:	b98e      	cbnz	r6, 80005b8 <memchr+0x78>
 8000594:	d1ee      	bne.n	8000574 <memchr+0x34>
 8000596:	bcf0      	pop	{r4, r5, r6, r7}
 8000598:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800059c:	f002 0207 	and.w	r2, r2, #7
 80005a0:	b132      	cbz	r2, 80005b0 <memchr+0x70>
 80005a2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80005a6:	3a01      	subs	r2, #1
 80005a8:	ea83 0301 	eor.w	r3, r3, r1
 80005ac:	b113      	cbz	r3, 80005b4 <memchr+0x74>
 80005ae:	d1f8      	bne.n	80005a2 <memchr+0x62>
 80005b0:	2000      	movs	r0, #0
 80005b2:	4770      	bx	lr
 80005b4:	3801      	subs	r0, #1
 80005b6:	4770      	bx	lr
 80005b8:	2d00      	cmp	r5, #0
 80005ba:	bf06      	itte	eq
 80005bc:	4635      	moveq	r5, r6
 80005be:	3803      	subeq	r0, #3
 80005c0:	3807      	subne	r0, #7
 80005c2:	f015 0f01 	tst.w	r5, #1
 80005c6:	d107      	bne.n	80005d8 <memchr+0x98>
 80005c8:	3001      	adds	r0, #1
 80005ca:	f415 7f80 	tst.w	r5, #256	; 0x100
 80005ce:	bf02      	ittt	eq
 80005d0:	3001      	addeq	r0, #1
 80005d2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80005d6:	3001      	addeq	r0, #1
 80005d8:	bcf0      	pop	{r4, r5, r6, r7}
 80005da:	3801      	subs	r0, #1
 80005dc:	4770      	bx	lr
 80005de:	bf00      	nop
	...

08000600 <strlen>:
 8000600:	f890 f000 	pld	[r0]
 8000604:	e96d 4502 	strd	r4, r5, [sp, #-8]!
 8000608:	f020 0107 	bic.w	r1, r0, #7
 800060c:	f06f 0c00 	mvn.w	ip, #0
 8000610:	f010 0407 	ands.w	r4, r0, #7
 8000614:	f891 f020 	pld	[r1, #32]
 8000618:	f040 8049 	bne.w	80006ae <strlen+0xae>
 800061c:	f04f 0400 	mov.w	r4, #0
 8000620:	f06f 0007 	mvn.w	r0, #7
 8000624:	e9d1 2300 	ldrd	r2, r3, [r1]
 8000628:	f891 f040 	pld	[r1, #64]	; 0x40
 800062c:	f100 0008 	add.w	r0, r0, #8
 8000630:	fa82 f24c 	uadd8	r2, r2, ip
 8000634:	faa4 f28c 	sel	r2, r4, ip
 8000638:	fa83 f34c 	uadd8	r3, r3, ip
 800063c:	faa2 f38c 	sel	r3, r2, ip
 8000640:	bb4b      	cbnz	r3, 8000696 <strlen+0x96>
 8000642:	e9d1 2302 	ldrd	r2, r3, [r1, #8]
 8000646:	fa82 f24c 	uadd8	r2, r2, ip
 800064a:	f100 0008 	add.w	r0, r0, #8
 800064e:	faa4 f28c 	sel	r2, r4, ip
 8000652:	fa83 f34c 	uadd8	r3, r3, ip
 8000656:	faa2 f38c 	sel	r3, r2, ip
 800065a:	b9e3      	cbnz	r3, 8000696 <strlen+0x96>
 800065c:	e9d1 2304 	ldrd	r2, r3, [r1, #16]
 8000660:	fa82 f24c 	uadd8	r2, r2, ip
 8000664:	f100 0008 	add.w	r0, r0, #8
 8000668:	faa4 f28c 	sel	r2, r4, ip
 800066c:	fa83 f34c 	uadd8	r3, r3, ip
 8000670:	faa2 f38c 	sel	r3, r2, ip
 8000674:	b97b      	cbnz	r3, 8000696 <strlen+0x96>
 8000676:	e9d1 2306 	ldrd	r2, r3, [r1, #24]
 800067a:	f101 0120 	add.w	r1, r1, #32
 800067e:	fa82 f24c 	uadd8	r2, r2, ip
 8000682:	f100 0008 	add.w	r0, r0, #8
 8000686:	faa4 f28c 	sel	r2, r4, ip
 800068a:	fa83 f34c 	uadd8	r3, r3, ip
 800068e:	faa2 f38c 	sel	r3, r2, ip
 8000692:	2b00      	cmp	r3, #0
 8000694:	d0c6      	beq.n	8000624 <strlen+0x24>
 8000696:	2a00      	cmp	r2, #0
 8000698:	bf04      	itt	eq
 800069a:	3004      	addeq	r0, #4
 800069c:	461a      	moveq	r2, r3
 800069e:	ba12      	rev	r2, r2
 80006a0:	fab2 f282 	clz	r2, r2
 80006a4:	e8fd 4502 	ldrd	r4, r5, [sp], #8
 80006a8:	eb00 00d2 	add.w	r0, r0, r2, lsr #3
 80006ac:	4770      	bx	lr
 80006ae:	e9d1 2300 	ldrd	r2, r3, [r1]
 80006b2:	f004 0503 	and.w	r5, r4, #3
 80006b6:	f1c4 0000 	rsb	r0, r4, #0
 80006ba:	ea4f 05c5 	mov.w	r5, r5, lsl #3
 80006be:	f014 0f04 	tst.w	r4, #4
 80006c2:	f891 f040 	pld	[r1, #64]	; 0x40
 80006c6:	fa0c f505 	lsl.w	r5, ip, r5
 80006ca:	ea62 0205 	orn	r2, r2, r5
 80006ce:	bf1c      	itt	ne
 80006d0:	ea63 0305 	ornne	r3, r3, r5
 80006d4:	4662      	movne	r2, ip
 80006d6:	f04f 0400 	mov.w	r4, #0
 80006da:	e7a9      	b.n	8000630 <strlen+0x30>

080006dc <__aeabi_drsub>:
 80006dc:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80006e0:	e002      	b.n	80006e8 <__adddf3>
 80006e2:	bf00      	nop

080006e4 <__aeabi_dsub>:
 80006e4:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080006e8 <__adddf3>:
 80006e8:	b530      	push	{r4, r5, lr}
 80006ea:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80006ee:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80006f2:	ea94 0f05 	teq	r4, r5
 80006f6:	bf08      	it	eq
 80006f8:	ea90 0f02 	teqeq	r0, r2
 80006fc:	bf1f      	itttt	ne
 80006fe:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000702:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000706:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800070a:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800070e:	f000 80e2 	beq.w	80008d6 <__adddf3+0x1ee>
 8000712:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000716:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800071a:	bfb8      	it	lt
 800071c:	426d      	neglt	r5, r5
 800071e:	dd0c      	ble.n	800073a <__adddf3+0x52>
 8000720:	442c      	add	r4, r5
 8000722:	ea80 0202 	eor.w	r2, r0, r2
 8000726:	ea81 0303 	eor.w	r3, r1, r3
 800072a:	ea82 0000 	eor.w	r0, r2, r0
 800072e:	ea83 0101 	eor.w	r1, r3, r1
 8000732:	ea80 0202 	eor.w	r2, r0, r2
 8000736:	ea81 0303 	eor.w	r3, r1, r3
 800073a:	2d36      	cmp	r5, #54	; 0x36
 800073c:	bf88      	it	hi
 800073e:	bd30      	pophi	{r4, r5, pc}
 8000740:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000744:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000748:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 800074c:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000750:	d002      	beq.n	8000758 <__adddf3+0x70>
 8000752:	4240      	negs	r0, r0
 8000754:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000758:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 800075c:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000760:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000764:	d002      	beq.n	800076c <__adddf3+0x84>
 8000766:	4252      	negs	r2, r2
 8000768:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 800076c:	ea94 0f05 	teq	r4, r5
 8000770:	f000 80a7 	beq.w	80008c2 <__adddf3+0x1da>
 8000774:	f1a4 0401 	sub.w	r4, r4, #1
 8000778:	f1d5 0e20 	rsbs	lr, r5, #32
 800077c:	db0d      	blt.n	800079a <__adddf3+0xb2>
 800077e:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000782:	fa22 f205 	lsr.w	r2, r2, r5
 8000786:	1880      	adds	r0, r0, r2
 8000788:	f141 0100 	adc.w	r1, r1, #0
 800078c:	fa03 f20e 	lsl.w	r2, r3, lr
 8000790:	1880      	adds	r0, r0, r2
 8000792:	fa43 f305 	asr.w	r3, r3, r5
 8000796:	4159      	adcs	r1, r3
 8000798:	e00e      	b.n	80007b8 <__adddf3+0xd0>
 800079a:	f1a5 0520 	sub.w	r5, r5, #32
 800079e:	f10e 0e20 	add.w	lr, lr, #32
 80007a2:	2a01      	cmp	r2, #1
 80007a4:	fa03 fc0e 	lsl.w	ip, r3, lr
 80007a8:	bf28      	it	cs
 80007aa:	f04c 0c02 	orrcs.w	ip, ip, #2
 80007ae:	fa43 f305 	asr.w	r3, r3, r5
 80007b2:	18c0      	adds	r0, r0, r3
 80007b4:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80007b8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80007bc:	d507      	bpl.n	80007ce <__adddf3+0xe6>
 80007be:	f04f 0e00 	mov.w	lr, #0
 80007c2:	f1dc 0c00 	rsbs	ip, ip, #0
 80007c6:	eb7e 0000 	sbcs.w	r0, lr, r0
 80007ca:	eb6e 0101 	sbc.w	r1, lr, r1
 80007ce:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80007d2:	d31b      	bcc.n	800080c <__adddf3+0x124>
 80007d4:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80007d8:	d30c      	bcc.n	80007f4 <__adddf3+0x10c>
 80007da:	0849      	lsrs	r1, r1, #1
 80007dc:	ea5f 0030 	movs.w	r0, r0, rrx
 80007e0:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80007e4:	f104 0401 	add.w	r4, r4, #1
 80007e8:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80007ec:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80007f0:	f080 809a 	bcs.w	8000928 <__adddf3+0x240>
 80007f4:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80007f8:	bf08      	it	eq
 80007fa:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80007fe:	f150 0000 	adcs.w	r0, r0, #0
 8000802:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000806:	ea41 0105 	orr.w	r1, r1, r5
 800080a:	bd30      	pop	{r4, r5, pc}
 800080c:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000810:	4140      	adcs	r0, r0
 8000812:	eb41 0101 	adc.w	r1, r1, r1
 8000816:	3c01      	subs	r4, #1
 8000818:	bf28      	it	cs
 800081a:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 800081e:	d2e9      	bcs.n	80007f4 <__adddf3+0x10c>
 8000820:	f091 0f00 	teq	r1, #0
 8000824:	bf04      	itt	eq
 8000826:	4601      	moveq	r1, r0
 8000828:	2000      	moveq	r0, #0
 800082a:	fab1 f381 	clz	r3, r1
 800082e:	bf08      	it	eq
 8000830:	3320      	addeq	r3, #32
 8000832:	f1a3 030b 	sub.w	r3, r3, #11
 8000836:	f1b3 0220 	subs.w	r2, r3, #32
 800083a:	da0c      	bge.n	8000856 <__adddf3+0x16e>
 800083c:	320c      	adds	r2, #12
 800083e:	dd08      	ble.n	8000852 <__adddf3+0x16a>
 8000840:	f102 0c14 	add.w	ip, r2, #20
 8000844:	f1c2 020c 	rsb	r2, r2, #12
 8000848:	fa01 f00c 	lsl.w	r0, r1, ip
 800084c:	fa21 f102 	lsr.w	r1, r1, r2
 8000850:	e00c      	b.n	800086c <__adddf3+0x184>
 8000852:	f102 0214 	add.w	r2, r2, #20
 8000856:	bfd8      	it	le
 8000858:	f1c2 0c20 	rsble	ip, r2, #32
 800085c:	fa01 f102 	lsl.w	r1, r1, r2
 8000860:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000864:	bfdc      	itt	le
 8000866:	ea41 010c 	orrle.w	r1, r1, ip
 800086a:	4090      	lslle	r0, r2
 800086c:	1ae4      	subs	r4, r4, r3
 800086e:	bfa2      	ittt	ge
 8000870:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000874:	4329      	orrge	r1, r5
 8000876:	bd30      	popge	{r4, r5, pc}
 8000878:	ea6f 0404 	mvn.w	r4, r4
 800087c:	3c1f      	subs	r4, #31
 800087e:	da1c      	bge.n	80008ba <__adddf3+0x1d2>
 8000880:	340c      	adds	r4, #12
 8000882:	dc0e      	bgt.n	80008a2 <__adddf3+0x1ba>
 8000884:	f104 0414 	add.w	r4, r4, #20
 8000888:	f1c4 0220 	rsb	r2, r4, #32
 800088c:	fa20 f004 	lsr.w	r0, r0, r4
 8000890:	fa01 f302 	lsl.w	r3, r1, r2
 8000894:	ea40 0003 	orr.w	r0, r0, r3
 8000898:	fa21 f304 	lsr.w	r3, r1, r4
 800089c:	ea45 0103 	orr.w	r1, r5, r3
 80008a0:	bd30      	pop	{r4, r5, pc}
 80008a2:	f1c4 040c 	rsb	r4, r4, #12
 80008a6:	f1c4 0220 	rsb	r2, r4, #32
 80008aa:	fa20 f002 	lsr.w	r0, r0, r2
 80008ae:	fa01 f304 	lsl.w	r3, r1, r4
 80008b2:	ea40 0003 	orr.w	r0, r0, r3
 80008b6:	4629      	mov	r1, r5
 80008b8:	bd30      	pop	{r4, r5, pc}
 80008ba:	fa21 f004 	lsr.w	r0, r1, r4
 80008be:	4629      	mov	r1, r5
 80008c0:	bd30      	pop	{r4, r5, pc}
 80008c2:	f094 0f00 	teq	r4, #0
 80008c6:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80008ca:	bf06      	itte	eq
 80008cc:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80008d0:	3401      	addeq	r4, #1
 80008d2:	3d01      	subne	r5, #1
 80008d4:	e74e      	b.n	8000774 <__adddf3+0x8c>
 80008d6:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80008da:	bf18      	it	ne
 80008dc:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80008e0:	d029      	beq.n	8000936 <__adddf3+0x24e>
 80008e2:	ea94 0f05 	teq	r4, r5
 80008e6:	bf08      	it	eq
 80008e8:	ea90 0f02 	teqeq	r0, r2
 80008ec:	d005      	beq.n	80008fa <__adddf3+0x212>
 80008ee:	ea54 0c00 	orrs.w	ip, r4, r0
 80008f2:	bf04      	itt	eq
 80008f4:	4619      	moveq	r1, r3
 80008f6:	4610      	moveq	r0, r2
 80008f8:	bd30      	pop	{r4, r5, pc}
 80008fa:	ea91 0f03 	teq	r1, r3
 80008fe:	bf1e      	ittt	ne
 8000900:	2100      	movne	r1, #0
 8000902:	2000      	movne	r0, #0
 8000904:	bd30      	popne	{r4, r5, pc}
 8000906:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800090a:	d105      	bne.n	8000918 <__adddf3+0x230>
 800090c:	0040      	lsls	r0, r0, #1
 800090e:	4149      	adcs	r1, r1
 8000910:	bf28      	it	cs
 8000912:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000916:	bd30      	pop	{r4, r5, pc}
 8000918:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 800091c:	bf3c      	itt	cc
 800091e:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000922:	bd30      	popcc	{r4, r5, pc}
 8000924:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000928:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 800092c:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000930:	f04f 0000 	mov.w	r0, #0
 8000934:	bd30      	pop	{r4, r5, pc}
 8000936:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800093a:	bf1a      	itte	ne
 800093c:	4619      	movne	r1, r3
 800093e:	4610      	movne	r0, r2
 8000940:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000944:	bf1c      	itt	ne
 8000946:	460b      	movne	r3, r1
 8000948:	4602      	movne	r2, r0
 800094a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800094e:	bf06      	itte	eq
 8000950:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000954:	ea91 0f03 	teqeq	r1, r3
 8000958:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 800095c:	bd30      	pop	{r4, r5, pc}
 800095e:	bf00      	nop

08000960 <__aeabi_ui2d>:
 8000960:	f090 0f00 	teq	r0, #0
 8000964:	bf04      	itt	eq
 8000966:	2100      	moveq	r1, #0
 8000968:	4770      	bxeq	lr
 800096a:	b530      	push	{r4, r5, lr}
 800096c:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000970:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000974:	f04f 0500 	mov.w	r5, #0
 8000978:	f04f 0100 	mov.w	r1, #0
 800097c:	e750      	b.n	8000820 <__adddf3+0x138>
 800097e:	bf00      	nop

08000980 <__aeabi_i2d>:
 8000980:	f090 0f00 	teq	r0, #0
 8000984:	bf04      	itt	eq
 8000986:	2100      	moveq	r1, #0
 8000988:	4770      	bxeq	lr
 800098a:	b530      	push	{r4, r5, lr}
 800098c:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000990:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000994:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000998:	bf48      	it	mi
 800099a:	4240      	negmi	r0, r0
 800099c:	f04f 0100 	mov.w	r1, #0
 80009a0:	e73e      	b.n	8000820 <__adddf3+0x138>
 80009a2:	bf00      	nop

080009a4 <__aeabi_f2d>:
 80009a4:	0042      	lsls	r2, r0, #1
 80009a6:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80009aa:	ea4f 0131 	mov.w	r1, r1, rrx
 80009ae:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80009b2:	bf1f      	itttt	ne
 80009b4:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80009b8:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80009bc:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80009c0:	4770      	bxne	lr
 80009c2:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80009c6:	bf08      	it	eq
 80009c8:	4770      	bxeq	lr
 80009ca:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80009ce:	bf04      	itt	eq
 80009d0:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80009d4:	4770      	bxeq	lr
 80009d6:	b530      	push	{r4, r5, lr}
 80009d8:	f44f 7460 	mov.w	r4, #896	; 0x380
 80009dc:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80009e0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80009e4:	e71c      	b.n	8000820 <__adddf3+0x138>
 80009e6:	bf00      	nop

080009e8 <__aeabi_ul2d>:
 80009e8:	ea50 0201 	orrs.w	r2, r0, r1
 80009ec:	bf08      	it	eq
 80009ee:	4770      	bxeq	lr
 80009f0:	b530      	push	{r4, r5, lr}
 80009f2:	f04f 0500 	mov.w	r5, #0
 80009f6:	e00a      	b.n	8000a0e <__aeabi_l2d+0x16>

080009f8 <__aeabi_l2d>:
 80009f8:	ea50 0201 	orrs.w	r2, r0, r1
 80009fc:	bf08      	it	eq
 80009fe:	4770      	bxeq	lr
 8000a00:	b530      	push	{r4, r5, lr}
 8000a02:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8000a06:	d502      	bpl.n	8000a0e <__aeabi_l2d+0x16>
 8000a08:	4240      	negs	r0, r0
 8000a0a:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000a0e:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000a12:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000a16:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000a1a:	f43f aed8 	beq.w	80007ce <__adddf3+0xe6>
 8000a1e:	f04f 0203 	mov.w	r2, #3
 8000a22:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000a26:	bf18      	it	ne
 8000a28:	3203      	addne	r2, #3
 8000a2a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000a2e:	bf18      	it	ne
 8000a30:	3203      	addne	r2, #3
 8000a32:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000a36:	f1c2 0320 	rsb	r3, r2, #32
 8000a3a:	fa00 fc03 	lsl.w	ip, r0, r3
 8000a3e:	fa20 f002 	lsr.w	r0, r0, r2
 8000a42:	fa01 fe03 	lsl.w	lr, r1, r3
 8000a46:	ea40 000e 	orr.w	r0, r0, lr
 8000a4a:	fa21 f102 	lsr.w	r1, r1, r2
 8000a4e:	4414      	add	r4, r2
 8000a50:	e6bd      	b.n	80007ce <__adddf3+0xe6>
 8000a52:	bf00      	nop

08000a54 <__aeabi_dmul>:
 8000a54:	b570      	push	{r4, r5, r6, lr}
 8000a56:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000a5a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000a5e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000a62:	bf1d      	ittte	ne
 8000a64:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000a68:	ea94 0f0c 	teqne	r4, ip
 8000a6c:	ea95 0f0c 	teqne	r5, ip
 8000a70:	f000 f8de 	bleq	8000c30 <__aeabi_dmul+0x1dc>
 8000a74:	442c      	add	r4, r5
 8000a76:	ea81 0603 	eor.w	r6, r1, r3
 8000a7a:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000a7e:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000a82:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000a86:	bf18      	it	ne
 8000a88:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000a8c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000a90:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000a94:	d038      	beq.n	8000b08 <__aeabi_dmul+0xb4>
 8000a96:	fba0 ce02 	umull	ip, lr, r0, r2
 8000a9a:	f04f 0500 	mov.w	r5, #0
 8000a9e:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000aa2:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8000aa6:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000aaa:	f04f 0600 	mov.w	r6, #0
 8000aae:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000ab2:	f09c 0f00 	teq	ip, #0
 8000ab6:	bf18      	it	ne
 8000ab8:	f04e 0e01 	orrne.w	lr, lr, #1
 8000abc:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000ac0:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000ac4:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 8000ac8:	d204      	bcs.n	8000ad4 <__aeabi_dmul+0x80>
 8000aca:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000ace:	416d      	adcs	r5, r5
 8000ad0:	eb46 0606 	adc.w	r6, r6, r6
 8000ad4:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 8000ad8:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000adc:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000ae0:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000ae4:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000ae8:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000aec:	bf88      	it	hi
 8000aee:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000af2:	d81e      	bhi.n	8000b32 <__aeabi_dmul+0xde>
 8000af4:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 8000af8:	bf08      	it	eq
 8000afa:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000afe:	f150 0000 	adcs.w	r0, r0, #0
 8000b02:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000b06:	bd70      	pop	{r4, r5, r6, pc}
 8000b08:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000b0c:	ea46 0101 	orr.w	r1, r6, r1
 8000b10:	ea40 0002 	orr.w	r0, r0, r2
 8000b14:	ea81 0103 	eor.w	r1, r1, r3
 8000b18:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000b1c:	bfc2      	ittt	gt
 8000b1e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000b22:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000b26:	bd70      	popgt	{r4, r5, r6, pc}
 8000b28:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000b2c:	f04f 0e00 	mov.w	lr, #0
 8000b30:	3c01      	subs	r4, #1
 8000b32:	f300 80ab 	bgt.w	8000c8c <__aeabi_dmul+0x238>
 8000b36:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000b3a:	bfde      	ittt	le
 8000b3c:	2000      	movle	r0, #0
 8000b3e:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000b42:	bd70      	pople	{r4, r5, r6, pc}
 8000b44:	f1c4 0400 	rsb	r4, r4, #0
 8000b48:	3c20      	subs	r4, #32
 8000b4a:	da35      	bge.n	8000bb8 <__aeabi_dmul+0x164>
 8000b4c:	340c      	adds	r4, #12
 8000b4e:	dc1b      	bgt.n	8000b88 <__aeabi_dmul+0x134>
 8000b50:	f104 0414 	add.w	r4, r4, #20
 8000b54:	f1c4 0520 	rsb	r5, r4, #32
 8000b58:	fa00 f305 	lsl.w	r3, r0, r5
 8000b5c:	fa20 f004 	lsr.w	r0, r0, r4
 8000b60:	fa01 f205 	lsl.w	r2, r1, r5
 8000b64:	ea40 0002 	orr.w	r0, r0, r2
 8000b68:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000b6c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000b70:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000b74:	fa21 f604 	lsr.w	r6, r1, r4
 8000b78:	eb42 0106 	adc.w	r1, r2, r6
 8000b7c:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000b80:	bf08      	it	eq
 8000b82:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000b86:	bd70      	pop	{r4, r5, r6, pc}
 8000b88:	f1c4 040c 	rsb	r4, r4, #12
 8000b8c:	f1c4 0520 	rsb	r5, r4, #32
 8000b90:	fa00 f304 	lsl.w	r3, r0, r4
 8000b94:	fa20 f005 	lsr.w	r0, r0, r5
 8000b98:	fa01 f204 	lsl.w	r2, r1, r4
 8000b9c:	ea40 0002 	orr.w	r0, r0, r2
 8000ba0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000ba4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000ba8:	f141 0100 	adc.w	r1, r1, #0
 8000bac:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000bb0:	bf08      	it	eq
 8000bb2:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000bb6:	bd70      	pop	{r4, r5, r6, pc}
 8000bb8:	f1c4 0520 	rsb	r5, r4, #32
 8000bbc:	fa00 f205 	lsl.w	r2, r0, r5
 8000bc0:	ea4e 0e02 	orr.w	lr, lr, r2
 8000bc4:	fa20 f304 	lsr.w	r3, r0, r4
 8000bc8:	fa01 f205 	lsl.w	r2, r1, r5
 8000bcc:	ea43 0302 	orr.w	r3, r3, r2
 8000bd0:	fa21 f004 	lsr.w	r0, r1, r4
 8000bd4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000bd8:	fa21 f204 	lsr.w	r2, r1, r4
 8000bdc:	ea20 0002 	bic.w	r0, r0, r2
 8000be0:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000be4:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000be8:	bf08      	it	eq
 8000bea:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000bee:	bd70      	pop	{r4, r5, r6, pc}
 8000bf0:	f094 0f00 	teq	r4, #0
 8000bf4:	d10f      	bne.n	8000c16 <__aeabi_dmul+0x1c2>
 8000bf6:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8000bfa:	0040      	lsls	r0, r0, #1
 8000bfc:	eb41 0101 	adc.w	r1, r1, r1
 8000c00:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000c04:	bf08      	it	eq
 8000c06:	3c01      	subeq	r4, #1
 8000c08:	d0f7      	beq.n	8000bfa <__aeabi_dmul+0x1a6>
 8000c0a:	ea41 0106 	orr.w	r1, r1, r6
 8000c0e:	f095 0f00 	teq	r5, #0
 8000c12:	bf18      	it	ne
 8000c14:	4770      	bxne	lr
 8000c16:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000c1a:	0052      	lsls	r2, r2, #1
 8000c1c:	eb43 0303 	adc.w	r3, r3, r3
 8000c20:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000c24:	bf08      	it	eq
 8000c26:	3d01      	subeq	r5, #1
 8000c28:	d0f7      	beq.n	8000c1a <__aeabi_dmul+0x1c6>
 8000c2a:	ea43 0306 	orr.w	r3, r3, r6
 8000c2e:	4770      	bx	lr
 8000c30:	ea94 0f0c 	teq	r4, ip
 8000c34:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000c38:	bf18      	it	ne
 8000c3a:	ea95 0f0c 	teqne	r5, ip
 8000c3e:	d00c      	beq.n	8000c5a <__aeabi_dmul+0x206>
 8000c40:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000c44:	bf18      	it	ne
 8000c46:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000c4a:	d1d1      	bne.n	8000bf0 <__aeabi_dmul+0x19c>
 8000c4c:	ea81 0103 	eor.w	r1, r1, r3
 8000c50:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000c54:	f04f 0000 	mov.w	r0, #0
 8000c58:	bd70      	pop	{r4, r5, r6, pc}
 8000c5a:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000c5e:	bf06      	itte	eq
 8000c60:	4610      	moveq	r0, r2
 8000c62:	4619      	moveq	r1, r3
 8000c64:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000c68:	d019      	beq.n	8000c9e <__aeabi_dmul+0x24a>
 8000c6a:	ea94 0f0c 	teq	r4, ip
 8000c6e:	d102      	bne.n	8000c76 <__aeabi_dmul+0x222>
 8000c70:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000c74:	d113      	bne.n	8000c9e <__aeabi_dmul+0x24a>
 8000c76:	ea95 0f0c 	teq	r5, ip
 8000c7a:	d105      	bne.n	8000c88 <__aeabi_dmul+0x234>
 8000c7c:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000c80:	bf1c      	itt	ne
 8000c82:	4610      	movne	r0, r2
 8000c84:	4619      	movne	r1, r3
 8000c86:	d10a      	bne.n	8000c9e <__aeabi_dmul+0x24a>
 8000c88:	ea81 0103 	eor.w	r1, r1, r3
 8000c8c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000c90:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000c94:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000c98:	f04f 0000 	mov.w	r0, #0
 8000c9c:	bd70      	pop	{r4, r5, r6, pc}
 8000c9e:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000ca2:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000ca6:	bd70      	pop	{r4, r5, r6, pc}

08000ca8 <__aeabi_ddiv>:
 8000ca8:	b570      	push	{r4, r5, r6, lr}
 8000caa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000cae:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000cb2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000cb6:	bf1d      	ittte	ne
 8000cb8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000cbc:	ea94 0f0c 	teqne	r4, ip
 8000cc0:	ea95 0f0c 	teqne	r5, ip
 8000cc4:	f000 f8a7 	bleq	8000e16 <__aeabi_ddiv+0x16e>
 8000cc8:	eba4 0405 	sub.w	r4, r4, r5
 8000ccc:	ea81 0e03 	eor.w	lr, r1, r3
 8000cd0:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000cd4:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000cd8:	f000 8088 	beq.w	8000dec <__aeabi_ddiv+0x144>
 8000cdc:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000ce0:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000ce4:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000ce8:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000cec:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000cf0:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000cf4:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000cf8:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000cfc:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000d00:	429d      	cmp	r5, r3
 8000d02:	bf08      	it	eq
 8000d04:	4296      	cmpeq	r6, r2
 8000d06:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 8000d0a:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000d0e:	d202      	bcs.n	8000d16 <__aeabi_ddiv+0x6e>
 8000d10:	085b      	lsrs	r3, r3, #1
 8000d12:	ea4f 0232 	mov.w	r2, r2, rrx
 8000d16:	1ab6      	subs	r6, r6, r2
 8000d18:	eb65 0503 	sbc.w	r5, r5, r3
 8000d1c:	085b      	lsrs	r3, r3, #1
 8000d1e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000d22:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000d26:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000d2a:	ebb6 0e02 	subs.w	lr, r6, r2
 8000d2e:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000d32:	bf22      	ittt	cs
 8000d34:	1ab6      	subcs	r6, r6, r2
 8000d36:	4675      	movcs	r5, lr
 8000d38:	ea40 000c 	orrcs.w	r0, r0, ip
 8000d3c:	085b      	lsrs	r3, r3, #1
 8000d3e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000d42:	ebb6 0e02 	subs.w	lr, r6, r2
 8000d46:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000d4a:	bf22      	ittt	cs
 8000d4c:	1ab6      	subcs	r6, r6, r2
 8000d4e:	4675      	movcs	r5, lr
 8000d50:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000d54:	085b      	lsrs	r3, r3, #1
 8000d56:	ea4f 0232 	mov.w	r2, r2, rrx
 8000d5a:	ebb6 0e02 	subs.w	lr, r6, r2
 8000d5e:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000d62:	bf22      	ittt	cs
 8000d64:	1ab6      	subcs	r6, r6, r2
 8000d66:	4675      	movcs	r5, lr
 8000d68:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000d6c:	085b      	lsrs	r3, r3, #1
 8000d6e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000d72:	ebb6 0e02 	subs.w	lr, r6, r2
 8000d76:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000d7a:	bf22      	ittt	cs
 8000d7c:	1ab6      	subcs	r6, r6, r2
 8000d7e:	4675      	movcs	r5, lr
 8000d80:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000d84:	ea55 0e06 	orrs.w	lr, r5, r6
 8000d88:	d018      	beq.n	8000dbc <__aeabi_ddiv+0x114>
 8000d8a:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000d8e:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000d92:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000d96:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000d9a:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000d9e:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000da2:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000da6:	d1c0      	bne.n	8000d2a <__aeabi_ddiv+0x82>
 8000da8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000dac:	d10b      	bne.n	8000dc6 <__aeabi_ddiv+0x11e>
 8000dae:	ea41 0100 	orr.w	r1, r1, r0
 8000db2:	f04f 0000 	mov.w	r0, #0
 8000db6:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8000dba:	e7b6      	b.n	8000d2a <__aeabi_ddiv+0x82>
 8000dbc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000dc0:	bf04      	itt	eq
 8000dc2:	4301      	orreq	r1, r0
 8000dc4:	2000      	moveq	r0, #0
 8000dc6:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000dca:	bf88      	it	hi
 8000dcc:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000dd0:	f63f aeaf 	bhi.w	8000b32 <__aeabi_dmul+0xde>
 8000dd4:	ebb5 0c03 	subs.w	ip, r5, r3
 8000dd8:	bf04      	itt	eq
 8000dda:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000dde:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000de2:	f150 0000 	adcs.w	r0, r0, #0
 8000de6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000dea:	bd70      	pop	{r4, r5, r6, pc}
 8000dec:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000df0:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000df4:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000df8:	bfc2      	ittt	gt
 8000dfa:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000dfe:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000e02:	bd70      	popgt	{r4, r5, r6, pc}
 8000e04:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000e08:	f04f 0e00 	mov.w	lr, #0
 8000e0c:	3c01      	subs	r4, #1
 8000e0e:	e690      	b.n	8000b32 <__aeabi_dmul+0xde>
 8000e10:	ea45 0e06 	orr.w	lr, r5, r6
 8000e14:	e68d      	b.n	8000b32 <__aeabi_dmul+0xde>
 8000e16:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000e1a:	ea94 0f0c 	teq	r4, ip
 8000e1e:	bf08      	it	eq
 8000e20:	ea95 0f0c 	teqeq	r5, ip
 8000e24:	f43f af3b 	beq.w	8000c9e <__aeabi_dmul+0x24a>
 8000e28:	ea94 0f0c 	teq	r4, ip
 8000e2c:	d10a      	bne.n	8000e44 <__aeabi_ddiv+0x19c>
 8000e2e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000e32:	f47f af34 	bne.w	8000c9e <__aeabi_dmul+0x24a>
 8000e36:	ea95 0f0c 	teq	r5, ip
 8000e3a:	f47f af25 	bne.w	8000c88 <__aeabi_dmul+0x234>
 8000e3e:	4610      	mov	r0, r2
 8000e40:	4619      	mov	r1, r3
 8000e42:	e72c      	b.n	8000c9e <__aeabi_dmul+0x24a>
 8000e44:	ea95 0f0c 	teq	r5, ip
 8000e48:	d106      	bne.n	8000e58 <__aeabi_ddiv+0x1b0>
 8000e4a:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000e4e:	f43f aefd 	beq.w	8000c4c <__aeabi_dmul+0x1f8>
 8000e52:	4610      	mov	r0, r2
 8000e54:	4619      	mov	r1, r3
 8000e56:	e722      	b.n	8000c9e <__aeabi_dmul+0x24a>
 8000e58:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000e5c:	bf18      	it	ne
 8000e5e:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000e62:	f47f aec5 	bne.w	8000bf0 <__aeabi_dmul+0x19c>
 8000e66:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000e6a:	f47f af0d 	bne.w	8000c88 <__aeabi_dmul+0x234>
 8000e6e:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000e72:	f47f aeeb 	bne.w	8000c4c <__aeabi_dmul+0x1f8>
 8000e76:	e712      	b.n	8000c9e <__aeabi_dmul+0x24a>

08000e78 <__gedf2>:
 8000e78:	f04f 3cff 	mov.w	ip, #4294967295
 8000e7c:	e006      	b.n	8000e8c <__cmpdf2+0x4>
 8000e7e:	bf00      	nop

08000e80 <__ledf2>:
 8000e80:	f04f 0c01 	mov.w	ip, #1
 8000e84:	e002      	b.n	8000e8c <__cmpdf2+0x4>
 8000e86:	bf00      	nop

08000e88 <__cmpdf2>:
 8000e88:	f04f 0c01 	mov.w	ip, #1
 8000e8c:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000e90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000e94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000e98:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000e9c:	bf18      	it	ne
 8000e9e:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000ea2:	d01b      	beq.n	8000edc <__cmpdf2+0x54>
 8000ea4:	b001      	add	sp, #4
 8000ea6:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000eaa:	bf0c      	ite	eq
 8000eac:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000eb0:	ea91 0f03 	teqne	r1, r3
 8000eb4:	bf02      	ittt	eq
 8000eb6:	ea90 0f02 	teqeq	r0, r2
 8000eba:	2000      	moveq	r0, #0
 8000ebc:	4770      	bxeq	lr
 8000ebe:	f110 0f00 	cmn.w	r0, #0
 8000ec2:	ea91 0f03 	teq	r1, r3
 8000ec6:	bf58      	it	pl
 8000ec8:	4299      	cmppl	r1, r3
 8000eca:	bf08      	it	eq
 8000ecc:	4290      	cmpeq	r0, r2
 8000ece:	bf2c      	ite	cs
 8000ed0:	17d8      	asrcs	r0, r3, #31
 8000ed2:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000ed6:	f040 0001 	orr.w	r0, r0, #1
 8000eda:	4770      	bx	lr
 8000edc:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ee0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ee4:	d102      	bne.n	8000eec <__cmpdf2+0x64>
 8000ee6:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000eea:	d107      	bne.n	8000efc <__cmpdf2+0x74>
 8000eec:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ef0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ef4:	d1d6      	bne.n	8000ea4 <__cmpdf2+0x1c>
 8000ef6:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000efa:	d0d3      	beq.n	8000ea4 <__cmpdf2+0x1c>
 8000efc:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000f00:	4770      	bx	lr
 8000f02:	bf00      	nop

08000f04 <__aeabi_cdrcmple>:
 8000f04:	4684      	mov	ip, r0
 8000f06:	4610      	mov	r0, r2
 8000f08:	4662      	mov	r2, ip
 8000f0a:	468c      	mov	ip, r1
 8000f0c:	4619      	mov	r1, r3
 8000f0e:	4663      	mov	r3, ip
 8000f10:	e000      	b.n	8000f14 <__aeabi_cdcmpeq>
 8000f12:	bf00      	nop

08000f14 <__aeabi_cdcmpeq>:
 8000f14:	b501      	push	{r0, lr}
 8000f16:	f7ff ffb7 	bl	8000e88 <__cmpdf2>
 8000f1a:	2800      	cmp	r0, #0
 8000f1c:	bf48      	it	mi
 8000f1e:	f110 0f00 	cmnmi.w	r0, #0
 8000f22:	bd01      	pop	{r0, pc}

08000f24 <__aeabi_dcmpeq>:
 8000f24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000f28:	f7ff fff4 	bl	8000f14 <__aeabi_cdcmpeq>
 8000f2c:	bf0c      	ite	eq
 8000f2e:	2001      	moveq	r0, #1
 8000f30:	2000      	movne	r0, #0
 8000f32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000f36:	bf00      	nop

08000f38 <__aeabi_dcmplt>:
 8000f38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000f3c:	f7ff ffea 	bl	8000f14 <__aeabi_cdcmpeq>
 8000f40:	bf34      	ite	cc
 8000f42:	2001      	movcc	r0, #1
 8000f44:	2000      	movcs	r0, #0
 8000f46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000f4a:	bf00      	nop

08000f4c <__aeabi_dcmple>:
 8000f4c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000f50:	f7ff ffe0 	bl	8000f14 <__aeabi_cdcmpeq>
 8000f54:	bf94      	ite	ls
 8000f56:	2001      	movls	r0, #1
 8000f58:	2000      	movhi	r0, #0
 8000f5a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000f5e:	bf00      	nop

08000f60 <__aeabi_dcmpge>:
 8000f60:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000f64:	f7ff ffce 	bl	8000f04 <__aeabi_cdrcmple>
 8000f68:	bf94      	ite	ls
 8000f6a:	2001      	movls	r0, #1
 8000f6c:	2000      	movhi	r0, #0
 8000f6e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000f72:	bf00      	nop

08000f74 <__aeabi_dcmpgt>:
 8000f74:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000f78:	f7ff ffc4 	bl	8000f04 <__aeabi_cdrcmple>
 8000f7c:	bf34      	ite	cc
 8000f7e:	2001      	movcc	r0, #1
 8000f80:	2000      	movcs	r0, #0
 8000f82:	f85d fb08 	ldr.w	pc, [sp], #8
 8000f86:	bf00      	nop

08000f88 <__aeabi_dcmpun>:
 8000f88:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000f8c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000f90:	d102      	bne.n	8000f98 <__aeabi_dcmpun+0x10>
 8000f92:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000f96:	d10a      	bne.n	8000fae <__aeabi_dcmpun+0x26>
 8000f98:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000f9c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000fa0:	d102      	bne.n	8000fa8 <__aeabi_dcmpun+0x20>
 8000fa2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000fa6:	d102      	bne.n	8000fae <__aeabi_dcmpun+0x26>
 8000fa8:	f04f 0000 	mov.w	r0, #0
 8000fac:	4770      	bx	lr
 8000fae:	f04f 0001 	mov.w	r0, #1
 8000fb2:	4770      	bx	lr

08000fb4 <__aeabi_d2iz>:
 8000fb4:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000fb8:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000fbc:	d215      	bcs.n	8000fea <__aeabi_d2iz+0x36>
 8000fbe:	d511      	bpl.n	8000fe4 <__aeabi_d2iz+0x30>
 8000fc0:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000fc4:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000fc8:	d912      	bls.n	8000ff0 <__aeabi_d2iz+0x3c>
 8000fca:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000fce:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000fd2:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000fd6:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000fda:	fa23 f002 	lsr.w	r0, r3, r2
 8000fde:	bf18      	it	ne
 8000fe0:	4240      	negne	r0, r0
 8000fe2:	4770      	bx	lr
 8000fe4:	f04f 0000 	mov.w	r0, #0
 8000fe8:	4770      	bx	lr
 8000fea:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000fee:	d105      	bne.n	8000ffc <__aeabi_d2iz+0x48>
 8000ff0:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000ff4:	bf08      	it	eq
 8000ff6:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000ffa:	4770      	bx	lr
 8000ffc:	f04f 0000 	mov.w	r0, #0
 8001000:	4770      	bx	lr
 8001002:	bf00      	nop

08001004 <SCB_EnableICache>:
/**
  \brief   Enable I-Cache
  \details Turns on I-Cache
  */
__STATIC_INLINE void SCB_EnableICache (void)
{
 8001004:	b480      	push	{r7}
 8001006:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8001008:	f3bf 8f4f 	dsb	sy
}
 800100c:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800100e:	f3bf 8f6f 	isb	sy
}
 8001012:	bf00      	nop
  #if defined (__ICACHE_PRESENT) && (__ICACHE_PRESENT == 1U)
    __DSB();
    __ISB();
    SCB->ICIALLU = 0UL;                     /* invalidate I-Cache */
 8001014:	4b0c      	ldr	r3, [pc, #48]	; (8001048 <SCB_EnableICache+0x44>)
 8001016:	2200      	movs	r2, #0
 8001018:	f8c3 2250 	str.w	r2, [r3, #592]	; 0x250
  __ASM volatile ("dsb 0xF":::"memory");
 800101c:	f3bf 8f4f 	dsb	sy
}
 8001020:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8001022:	f3bf 8f6f 	isb	sy
}
 8001026:	bf00      	nop
    __DSB();
    __ISB();
    SCB->CCR |=  (uint32_t)SCB_CCR_IC_Msk;  /* enable I-Cache */
 8001028:	4b07      	ldr	r3, [pc, #28]	; (8001048 <SCB_EnableICache+0x44>)
 800102a:	695b      	ldr	r3, [r3, #20]
 800102c:	4a06      	ldr	r2, [pc, #24]	; (8001048 <SCB_EnableICache+0x44>)
 800102e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001032:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 8001034:	f3bf 8f4f 	dsb	sy
}
 8001038:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800103a:	f3bf 8f6f 	isb	sy
}
 800103e:	bf00      	nop
    __DSB();
    __ISB();
  #endif
}
 8001040:	bf00      	nop
 8001042:	46bd      	mov	sp, r7
 8001044:	bc80      	pop	{r7}
 8001046:	4770      	bx	lr
 8001048:	e000ed00 	.word	0xe000ed00

0800104c <SCB_InvalidateICache>:
/**
  \brief   Invalidate I-Cache
  \details Invalidates I-Cache
  */
__STATIC_INLINE void SCB_InvalidateICache (void)
{
 800104c:	b480      	push	{r7}
 800104e:	af00      	add	r7, sp, #0
  __ASM volatile ("dsb 0xF":::"memory");
 8001050:	f3bf 8f4f 	dsb	sy
}
 8001054:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8001056:	f3bf 8f6f 	isb	sy
}
 800105a:	bf00      	nop
  #if defined (__ICACHE_PRESENT) && (__ICACHE_PRESENT == 1U)
    __DSB();
    __ISB();
    SCB->ICIALLU = 0UL;
 800105c:	4b06      	ldr	r3, [pc, #24]	; (8001078 <SCB_InvalidateICache+0x2c>)
 800105e:	2200      	movs	r2, #0
 8001060:	f8c3 2250 	str.w	r2, [r3, #592]	; 0x250
  __ASM volatile ("dsb 0xF":::"memory");
 8001064:	f3bf 8f4f 	dsb	sy
}
 8001068:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 800106a:	f3bf 8f6f 	isb	sy
}
 800106e:	bf00      	nop
    __DSB();
    __ISB();
  #endif
}
 8001070:	bf00      	nop
 8001072:	46bd      	mov	sp, r7
 8001074:	bc80      	pop	{r7}
 8001076:	4770      	bx	lr
 8001078:	e000ed00 	.word	0xe000ed00

0800107c <SCB_EnableDCache>:
/**
  \brief   Enable D-Cache
  \details Turns on D-Cache
  */
__STATIC_INLINE void SCB_EnableDCache (void)
{
 800107c:	b480      	push	{r7}
 800107e:	b085      	sub	sp, #20
 8001080:	af00      	add	r7, sp, #0
  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
    uint32_t ccsidr;
    uint32_t sets;
    uint32_t ways;

    SCB->CSSELR = 0U; /*(0U << 1U) | 0U;*/  /* Level 1 data cache */
 8001082:	4b1f      	ldr	r3, [pc, #124]	; (8001100 <SCB_EnableDCache+0x84>)
 8001084:	2200      	movs	r2, #0
 8001086:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  __ASM volatile ("dsb 0xF":::"memory");
 800108a:	f3bf 8f4f 	dsb	sy
}
 800108e:	bf00      	nop
    __DSB();

    ccsidr = SCB->CCSIDR;
 8001090:	4b1b      	ldr	r3, [pc, #108]	; (8001100 <SCB_EnableDCache+0x84>)
 8001092:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8001096:	607b      	str	r3, [r7, #4]

                                            /* invalidate D-Cache */
    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
 8001098:	687b      	ldr	r3, [r7, #4]
 800109a:	0b5b      	lsrs	r3, r3, #13
 800109c:	f3c3 030e 	ubfx	r3, r3, #0, #15
 80010a0:	60fb      	str	r3, [r7, #12]
    do {
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 80010a2:	687b      	ldr	r3, [r7, #4]
 80010a4:	08db      	lsrs	r3, r3, #3
 80010a6:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80010aa:	60bb      	str	r3, [r7, #8]
      do {
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 80010ac:	68fb      	ldr	r3, [r7, #12]
 80010ae:	015a      	lsls	r2, r3, #5
 80010b0:	f643 73e0 	movw	r3, #16352	; 0x3fe0
 80010b4:	4013      	ands	r3, r2
                      ((ways << SCB_DCISW_WAY_Pos) & SCB_DCISW_WAY_Msk)  );
 80010b6:	68ba      	ldr	r2, [r7, #8]
 80010b8:	0792      	lsls	r2, r2, #30
        SCB->DCISW = (((sets << SCB_DCISW_SET_Pos) & SCB_DCISW_SET_Msk) |
 80010ba:	4911      	ldr	r1, [pc, #68]	; (8001100 <SCB_EnableDCache+0x84>)
 80010bc:	4313      	orrs	r3, r2
 80010be:	f8c1 3260 	str.w	r3, [r1, #608]	; 0x260
        #if defined ( __CC_ARM )
          __schedule_barrier();
        #endif
      } while (ways-- != 0U);
 80010c2:	68bb      	ldr	r3, [r7, #8]
 80010c4:	1e5a      	subs	r2, r3, #1
 80010c6:	60ba      	str	r2, [r7, #8]
 80010c8:	2b00      	cmp	r3, #0
 80010ca:	d1ef      	bne.n	80010ac <SCB_EnableDCache+0x30>
    } while(sets-- != 0U);
 80010cc:	68fb      	ldr	r3, [r7, #12]
 80010ce:	1e5a      	subs	r2, r3, #1
 80010d0:	60fa      	str	r2, [r7, #12]
 80010d2:	2b00      	cmp	r3, #0
 80010d4:	d1e5      	bne.n	80010a2 <SCB_EnableDCache+0x26>
  __ASM volatile ("dsb 0xF":::"memory");
 80010d6:	f3bf 8f4f 	dsb	sy
}
 80010da:	bf00      	nop
    __DSB();

    SCB->CCR |=  (uint32_t)SCB_CCR_DC_Msk;  /* enable D-Cache */
 80010dc:	4b08      	ldr	r3, [pc, #32]	; (8001100 <SCB_EnableDCache+0x84>)
 80010de:	695b      	ldr	r3, [r3, #20]
 80010e0:	4a07      	ldr	r2, [pc, #28]	; (8001100 <SCB_EnableDCache+0x84>)
 80010e2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80010e6:	6153      	str	r3, [r2, #20]
  __ASM volatile ("dsb 0xF":::"memory");
 80010e8:	f3bf 8f4f 	dsb	sy
}
 80010ec:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80010ee:	f3bf 8f6f 	isb	sy
}
 80010f2:	bf00      	nop

    __DSB();
    __ISB();
  #endif
}
 80010f4:	bf00      	nop
 80010f6:	3714      	adds	r7, #20
 80010f8:	46bd      	mov	sp, r7
 80010fa:	bc80      	pop	{r7}
 80010fc:	4770      	bx	lr
 80010fe:	bf00      	nop
 8001100:	e000ed00 	.word	0xe000ed00

08001104 <SCB_CleanDCache>:
/**
  \brief   Clean D-Cache
  \details Cleans D-Cache
  */
__STATIC_INLINE void SCB_CleanDCache (void)
{
 8001104:	b480      	push	{r7}
 8001106:	b085      	sub	sp, #20
 8001108:	af00      	add	r7, sp, #0
  #if defined (__DCACHE_PRESENT) && (__DCACHE_PRESENT == 1U)
    uint32_t ccsidr;
    uint32_t sets;
    uint32_t ways;

     SCB->CSSELR = 0U; /*(0U << 1U) | 0U;*/  /* Level 1 data cache */
 800110a:	4b1a      	ldr	r3, [pc, #104]	; (8001174 <SCB_CleanDCache+0x70>)
 800110c:	2200      	movs	r2, #0
 800110e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  __ASM volatile ("dsb 0xF":::"memory");
 8001112:	f3bf 8f4f 	dsb	sy
}
 8001116:	bf00      	nop
   __DSB();

    ccsidr = SCB->CCSIDR;
 8001118:	4b16      	ldr	r3, [pc, #88]	; (8001174 <SCB_CleanDCache+0x70>)
 800111a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800111e:	607b      	str	r3, [r7, #4]

                                            /* clean D-Cache */
    sets = (uint32_t)(CCSIDR_SETS(ccsidr));
 8001120:	687b      	ldr	r3, [r7, #4]
 8001122:	0b5b      	lsrs	r3, r3, #13
 8001124:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8001128:	60fb      	str	r3, [r7, #12]
    do {
      ways = (uint32_t)(CCSIDR_WAYS(ccsidr));
 800112a:	687b      	ldr	r3, [r7, #4]
 800112c:	08db      	lsrs	r3, r3, #3
 800112e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8001132:	60bb      	str	r3, [r7, #8]
      do {
        SCB->DCCSW = (((sets << SCB_DCCSW_SET_Pos) & SCB_DCCSW_SET_Msk) |
 8001134:	68fb      	ldr	r3, [r7, #12]
 8001136:	015a      	lsls	r2, r3, #5
 8001138:	f643 73e0 	movw	r3, #16352	; 0x3fe0
 800113c:	4013      	ands	r3, r2
                      ((ways << SCB_DCCSW_WAY_Pos) & SCB_DCCSW_WAY_Msk)  );
 800113e:	68ba      	ldr	r2, [r7, #8]
 8001140:	0792      	lsls	r2, r2, #30
        SCB->DCCSW = (((sets << SCB_DCCSW_SET_Pos) & SCB_DCCSW_SET_Msk) |
 8001142:	490c      	ldr	r1, [pc, #48]	; (8001174 <SCB_CleanDCache+0x70>)
 8001144:	4313      	orrs	r3, r2
 8001146:	f8c1 326c 	str.w	r3, [r1, #620]	; 0x26c
        #if defined ( __CC_ARM )
          __schedule_barrier();
        #endif
      } while (ways-- != 0U);
 800114a:	68bb      	ldr	r3, [r7, #8]
 800114c:	1e5a      	subs	r2, r3, #1
 800114e:	60ba      	str	r2, [r7, #8]
 8001150:	2b00      	cmp	r3, #0
 8001152:	d1ef      	bne.n	8001134 <SCB_CleanDCache+0x30>
    } while(sets-- != 0U);
 8001154:	68fb      	ldr	r3, [r7, #12]
 8001156:	1e5a      	subs	r2, r3, #1
 8001158:	60fa      	str	r2, [r7, #12]
 800115a:	2b00      	cmp	r3, #0
 800115c:	d1e5      	bne.n	800112a <SCB_CleanDCache+0x26>
  __ASM volatile ("dsb 0xF":::"memory");
 800115e:	f3bf 8f4f 	dsb	sy
}
 8001162:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8001164:	f3bf 8f6f 	isb	sy
}
 8001168:	bf00      	nop

    __DSB();
    __ISB();
  #endif
}
 800116a:	bf00      	nop
 800116c:	3714      	adds	r7, #20
 800116e:	46bd      	mov	sp, r7
 8001170:	bc80      	pop	{r7}
 8001172:	4770      	bx	lr
 8001174:	e000ed00 	.word	0xe000ed00

08001178 <__cpu_init>:
 */
#if !defined(__DOXYGEN__)
__attribute__((weak))
#endif
/*lint -save -e9075 [8.4] All symbols are invoked from asm context.*/
void __cpu_init(void) {
 8001178:	b580      	push	{r7, lr}
 800117a:	af00      	add	r7, sp, #0

#if CORTEX_MODEL == 7
  SCB_EnableICache();
 800117c:	f7ff ff42 	bl	8001004 <SCB_EnableICache>
  SCB_EnableDCache();
 8001180:	f7ff ff7c 	bl	800107c <SCB_EnableDCache>
#endif
}
 8001184:	bf00      	nop
 8001186:	bd80      	pop	{r7, pc}

08001188 <__late_init>:
 */
#if !defined(__DOXYGEN__)
__attribute__((weak))
#endif
/*lint -save -e9075 [8.4] All symbols are invoked from asm context.*/
void __late_init(void) {}
 8001188:	b480      	push	{r7}
 800118a:	af00      	add	r7, sp, #0
 800118c:	bf00      	nop
 800118e:	46bd      	mov	sp, r7
 8001190:	bc80      	pop	{r7}
 8001192:	4770      	bx	lr

08001194 <__default_exit>:
 */
#if !defined(__DOXYGEN__)
__attribute__((noreturn, weak))
#endif
/*lint -save -e9075 [8.4] All symbols are invoked from asm context.*/
void __default_exit(void) {
 8001194:	b480      	push	{r7}
 8001196:	af00      	add	r7, sp, #0
/*lint -restore*/

  while (true) {
 8001198:	e7fe      	b.n	8001198 <__default_exit+0x4>
	...

0800119c <__init_ram_areas>:
#endif

/**
 * @brief   Performs the initialization of the various RAM areas.
 */
void __init_ram_areas(void) {
 800119c:	b580      	push	{r7, lr}
 800119e:	b084      	sub	sp, #16
 80011a0:	af00      	add	r7, sp, #0
#if CRT0_AREAS_NUMBER > 0
  const ram_init_area_t *rap = ram_areas;
 80011a2:	4b19      	ldr	r3, [pc, #100]	; (8001208 <__init_ram_areas+0x6c>)
 80011a4:	60fb      	str	r3, [r7, #12]

  do {
    uint32_t *tp = rap->init_text_area;
 80011a6:	68fb      	ldr	r3, [r7, #12]
 80011a8:	681b      	ldr	r3, [r3, #0]
 80011aa:	60bb      	str	r3, [r7, #8]
    uint32_t *p = rap->init_area;
 80011ac:	68fb      	ldr	r3, [r7, #12]
 80011ae:	685b      	ldr	r3, [r3, #4]
 80011b0:	607b      	str	r3, [r7, #4]

    /* Copying initialization data.*/
    while (p < rap->clear_area) {
 80011b2:	e009      	b.n	80011c8 <__init_ram_areas+0x2c>
      *p = *tp;
 80011b4:	68bb      	ldr	r3, [r7, #8]
 80011b6:	681a      	ldr	r2, [r3, #0]
 80011b8:	687b      	ldr	r3, [r7, #4]
 80011ba:	601a      	str	r2, [r3, #0]
      p++;
 80011bc:	687b      	ldr	r3, [r7, #4]
 80011be:	3304      	adds	r3, #4
 80011c0:	607b      	str	r3, [r7, #4]
      tp++;
 80011c2:	68bb      	ldr	r3, [r7, #8]
 80011c4:	3304      	adds	r3, #4
 80011c6:	60bb      	str	r3, [r7, #8]
    while (p < rap->clear_area) {
 80011c8:	68fb      	ldr	r3, [r7, #12]
 80011ca:	689b      	ldr	r3, [r3, #8]
 80011cc:	687a      	ldr	r2, [r7, #4]
 80011ce:	429a      	cmp	r2, r3
 80011d0:	d3f0      	bcc.n	80011b4 <__init_ram_areas+0x18>
    }

    /* Zeroing clear area.*/
    while (p < rap->no_init_area) {
 80011d2:	e005      	b.n	80011e0 <__init_ram_areas+0x44>
      *p = 0;
 80011d4:	687b      	ldr	r3, [r7, #4]
 80011d6:	2200      	movs	r2, #0
 80011d8:	601a      	str	r2, [r3, #0]
      p++;
 80011da:	687b      	ldr	r3, [r7, #4]
 80011dc:	3304      	adds	r3, #4
 80011de:	607b      	str	r3, [r7, #4]
    while (p < rap->no_init_area) {
 80011e0:	68fb      	ldr	r3, [r7, #12]
 80011e2:	68db      	ldr	r3, [r3, #12]
 80011e4:	687a      	ldr	r2, [r7, #4]
 80011e6:	429a      	cmp	r2, r3
 80011e8:	d3f4      	bcc.n	80011d4 <__init_ram_areas+0x38>
    }
    rap++;
 80011ea:	68fb      	ldr	r3, [r7, #12]
 80011ec:	3310      	adds	r3, #16
 80011ee:	60fb      	str	r3, [r7, #12]
  }
  while (rap < &ram_areas[CRT0_AREAS_NUMBER]);
 80011f0:	68fb      	ldr	r3, [r7, #12]
 80011f2:	4a06      	ldr	r2, [pc, #24]	; (800120c <__init_ram_areas+0x70>)
 80011f4:	4293      	cmp	r3, r2
 80011f6:	d3d6      	bcc.n	80011a6 <__init_ram_areas+0xa>
#if CORTEX_MODEL == 7
  /* PM0253 - 4.8.7 Cache maintenance design hints and tips - required
     for self-modifying code.*/
  SCB_CleanDCache();
 80011f8:	f7ff ff84 	bl	8001104 <SCB_CleanDCache>
  SCB_InvalidateICache();
 80011fc:	f7ff ff26 	bl	800104c <SCB_InvalidateICache>
#endif
#endif
}
 8001200:	bf00      	nop
 8001202:	3710      	adds	r7, #16
 8001204:	46bd      	mov	sp, r7
 8001206:	bd80      	pop	{r7, pc}
 8001208:	0800fe08 	.word	0x0800fe08
 800120c:	0800fe88 	.word	0x0800fe88

08001210 <osalInit>:
/**
 * @brief   OSAL module initialization.
 *
 * @api
 */
static inline void osalInit(void) {
 8001210:	b480      	push	{r7}
 8001212:	af00      	add	r7, sp, #0

}
 8001214:	bf00      	nop
 8001216:	46bd      	mov	sp, r7
 8001218:	bc80      	pop	{r7}
 800121a:	4770      	bx	lr

0800121c <halInit>:
 *          board-specific initialization is performed by invoking
 *          @p boardInit() (usually defined in @p board.c).
 *
 * @init
 */
void halInit(void) {
 800121c:	b580      	push	{r7, lr}
 800121e:	af00      	add	r7, sp, #0

  /* Initializes the OS Abstraction Layer.*/
  osalInit();
 8001220:	f7ff fff6 	bl	8001210 <osalInit>

  /* Platform low level initializations.*/
  hal_lld_init();
 8001224:	f001 fef2 	bl	800300c <hal_lld_init>

#if (HAL_USE_PAL == TRUE) || defined(__DOXYGEN__)
#if defined(PAL_NEW_INIT)
  palInit();
 8001228:	f003 fbf6 	bl	8004a18 <_pal_lld_init>
#else
  palInit(&pal_default_config);
#endif
#endif
#if (HAL_USE_ADC == TRUE) || defined(__DOXYGEN__)
  adcInit();
 800122c:	f000 fb9c 	bl	8001968 <adcInit>
#endif
#if (HAL_USE_GPT == TRUE) || defined(__DOXYGEN__)
  gptInit();
#endif
#if (HAL_USE_I2C == TRUE) || defined(__DOXYGEN__)
  i2cInit();
 8001230:	f000 fc1f 	bl	8001a72 <i2cInit>
#endif
#if (HAL_USE_PWM == TRUE) || defined(__DOXYGEN__)
  pwmInit();
#endif
#if (HAL_USE_SERIAL == TRUE) || defined(__DOXYGEN__)
  sdInit();
 8001234:	f000 fd11 	bl	8001c5a <sdInit>
#endif
#if (HAL_USE_SIO == TRUE) || defined(__DOXYGEN__)
  sioInit();
#endif
#if (HAL_USE_SPI == TRUE) || defined(__DOXYGEN__)
  spiInit();
 8001238:	f000 fd86 	bl	8001d48 <spiInit>
#endif
#if (HAL_USE_UART == TRUE) || defined(__DOXYGEN__)
  uartInit();
#endif
#if (HAL_USE_USB == TRUE) || defined(__DOXYGEN__)
  usbInit();
 800123c:	f001 f82a 	bl	8002294 <usbInit>
#endif
#if (HAL_USE_MMC_SPI == TRUE) || defined(__DOXYGEN__)
  mmcInit();
 8001240:	f000 fc30 	bl	8001aa4 <mmcInit>
#endif

  /* Community driver overlay initialization.*/
#if defined(HAL_USE_COMMUNITY) || defined(__DOXYGEN__)
#if (HAL_USE_COMMUNITY == TRUE) || defined(__DOXYGEN__)
  halCommunityInit();
 8001244:	f001 fb1a 	bl	800287c <halCommunityInit>
#endif
#endif

  /* Board specific initialization.*/
  boardInit();
 8001248:	f006 fb46 	bl	80078d8 <boardInit>
/*
 *  The ST driver is a special case, it is only initialized if the OSAL is
 *  configured to require it.
 */
#if OSAL_ST_MODE != OSAL_ST_MODE_NONE
  stInit();
 800124c:	f000 f837 	bl	80012be <stInit>
#endif
}
 8001250:	bf00      	nop
 8001252:	bd80      	pop	{r7, pc}

08001254 <st_lld_get_counter>:
 *
 * @return              The counter value.
 *
 * @notapi
 */
static inline systime_t st_lld_get_counter(void) {
 8001254:	b480      	push	{r7}
 8001256:	af00      	add	r7, sp, #0

  return (systime_t)STM32_ST_TIM->CNT;
 8001258:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800125c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
}
 800125e:	4618      	mov	r0, r3
 8001260:	46bd      	mov	sp, r7
 8001262:	bc80      	pop	{r7}
 8001264:	4770      	bx	lr

08001266 <st_lld_start_alarm>:
 *
 * @param[in] abstime   the time to be set for the first alarm
 *
 * @notapi
 */
static inline void st_lld_start_alarm(systime_t abstime) {
 8001266:	b480      	push	{r7}
 8001268:	b083      	sub	sp, #12
 800126a:	af00      	add	r7, sp, #0
 800126c:	6078      	str	r0, [r7, #4]

  STM32_ST_TIM->CCR[0] = (uint32_t)abstime;
 800126e:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001272:	687b      	ldr	r3, [r7, #4]
 8001274:	6353      	str	r3, [r2, #52]	; 0x34
  STM32_ST_TIM->SR     = 0;
 8001276:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800127a:	2200      	movs	r2, #0
 800127c:	611a      	str	r2, [r3, #16]
#if ST_LLD_NUM_ALARMS == 1
  STM32_ST_TIM->DIER   = STM32_TIM_DIER_CC1IE;
 800127e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001282:	2202      	movs	r2, #2
 8001284:	60da      	str	r2, [r3, #12]
#else
  STM32_ST_TIM->DIER  |= STM32_TIM_DIER_CC1IE;
#endif
}
 8001286:	bf00      	nop
 8001288:	370c      	adds	r7, #12
 800128a:	46bd      	mov	sp, r7
 800128c:	bc80      	pop	{r7}
 800128e:	4770      	bx	lr

08001290 <st_lld_stop_alarm>:
/**
 * @brief   Stops the alarm interrupt.
 *
 * @notapi
 */
static inline void st_lld_stop_alarm(void) {
 8001290:	b480      	push	{r7}
 8001292:	af00      	add	r7, sp, #0

#if ST_LLD_NUM_ALARMS == 1
  STM32_ST_TIM->DIER = 0U;
 8001294:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001298:	2200      	movs	r2, #0
 800129a:	60da      	str	r2, [r3, #12]
#else
 STM32_ST_TIM->DIER &= ~STM32_TIM_DIER_CC1IE;
#endif
}
 800129c:	bf00      	nop
 800129e:	46bd      	mov	sp, r7
 80012a0:	bc80      	pop	{r7}
 80012a2:	4770      	bx	lr

080012a4 <st_lld_set_alarm>:
 *
 * @param[in] abstime   the time to be set for the next alarm
 *
 * @notapi
 */
static inline void st_lld_set_alarm(systime_t abstime) {
 80012a4:	b480      	push	{r7}
 80012a6:	b083      	sub	sp, #12
 80012a8:	af00      	add	r7, sp, #0
 80012aa:	6078      	str	r0, [r7, #4]

  STM32_ST_TIM->CCR[0] = (uint32_t)abstime;
 80012ac:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80012b0:	687b      	ldr	r3, [r7, #4]
 80012b2:	6353      	str	r3, [r2, #52]	; 0x34
}
 80012b4:	bf00      	nop
 80012b6:	370c      	adds	r7, #12
 80012b8:	46bd      	mov	sp, r7
 80012ba:	bc80      	pop	{r7}
 80012bc:	4770      	bx	lr

080012be <stInit>:
 * @note    This function is implicitly invoked by @p halInit(), there is
 *          no need to explicitly initialize the driver.
 *
 * @init
 */
void stInit(void) {
 80012be:	b580      	push	{r7, lr}
 80012c0:	af00      	add	r7, sp, #0

  for (i = 0U; i < (unsigned)ST_LLD_NUM_ALARMS; i++) {
    st_callbacks[i] = NULL;
  }
#endif
  st_lld_init();
 80012c2:	f006 f849 	bl	8007358 <st_lld_init>
}
 80012c6:	bf00      	nop
 80012c8:	bd80      	pop	{r7, pc}

080012ca <stGetCounter>:
 *
 * @return              The counter value.
 *
 * @api
 */
systime_t stGetCounter(void) {
 80012ca:	b580      	push	{r7, lr}
 80012cc:	af00      	add	r7, sp, #0

  return st_lld_get_counter();
 80012ce:	f7ff ffc1 	bl	8001254 <st_lld_get_counter>
 80012d2:	4603      	mov	r3, r0
}
 80012d4:	4618      	mov	r0, r3
 80012d6:	bd80      	pop	{r7, pc}

080012d8 <stStartAlarm>:
 *
 * @param[in] abstime   the time to be set for the first alarm
 *
 * @api
 */
void stStartAlarm(systime_t abstime) {
 80012d8:	b580      	push	{r7, lr}
 80012da:	b082      	sub	sp, #8
 80012dc:	af00      	add	r7, sp, #0
 80012de:	6078      	str	r0, [r7, #4]

  osalDbgAssert(stIsAlarmActive() == false, "already active");

  st_lld_start_alarm(abstime);
 80012e0:	6878      	ldr	r0, [r7, #4]
 80012e2:	f7ff ffc0 	bl	8001266 <st_lld_start_alarm>
}
 80012e6:	bf00      	nop
 80012e8:	3708      	adds	r7, #8
 80012ea:	46bd      	mov	sp, r7
 80012ec:	bd80      	pop	{r7, pc}

080012ee <stStopAlarm>:
 * @note    This functionality is only available in free running mode, the
 *          behavior in periodic mode is undefined.
 *
 * @api
 */
void stStopAlarm(void) {
 80012ee:	b580      	push	{r7, lr}
 80012f0:	af00      	add	r7, sp, #0

  st_lld_stop_alarm();
 80012f2:	f7ff ffcd 	bl	8001290 <st_lld_stop_alarm>
}
 80012f6:	bf00      	nop
 80012f8:	bd80      	pop	{r7, pc}

080012fa <stSetAlarm>:
 *
 * @param[in] abstime   the time to be set for the next alarm
 *
 * @api
 */
void stSetAlarm(systime_t abstime) {
 80012fa:	b580      	push	{r7, lr}
 80012fc:	b082      	sub	sp, #8
 80012fe:	af00      	add	r7, sp, #0
 8001300:	6078      	str	r0, [r7, #4]

  osalDbgAssert(stIsAlarmActive() != false, "not active");

  st_lld_set_alarm(abstime);
 8001302:	6878      	ldr	r0, [r7, #4]
 8001304:	f7ff ffce 	bl	80012a4 <st_lld_set_alarm>
}
 8001308:	bf00      	nop
 800130a:	3708      	adds	r7, #8
 800130c:	46bd      	mov	sp, r7
 800130e:	bd80      	pop	{r7, pc}

08001310 <ch_queue_init>:
 *
 * @param[out] qp       pointer to the queue header
 *
 * @notapi
 */
static inline void ch_queue_init(ch_queue_t *qp) {
 8001310:	b480      	push	{r7}
 8001312:	b083      	sub	sp, #12
 8001314:	af00      	add	r7, sp, #0
 8001316:	6078      	str	r0, [r7, #4]

  qp->next = qp;
 8001318:	687b      	ldr	r3, [r7, #4]
 800131a:	687a      	ldr	r2, [r7, #4]
 800131c:	601a      	str	r2, [r3, #0]
  qp->prev = qp;
 800131e:	687b      	ldr	r3, [r7, #4]
 8001320:	687a      	ldr	r2, [r7, #4]
 8001322:	605a      	str	r2, [r3, #4]
}
 8001324:	bf00      	nop
 8001326:	370c      	adds	r7, #12
 8001328:	46bd      	mov	sp, r7
 800132a:	bc80      	pop	{r7}
 800132c:	4770      	bx	lr

0800132e <chSysLock>:
 * @note    The exact behavior of this function is port-dependent and could
 *          not be limited to disabling interrupts.
 *
 * @special
 */
static inline void chSysLock(void) {
 800132e:	b480      	push	{r7}
 8001330:	b083      	sub	sp, #12
 8001332:	af00      	add	r7, sp, #0
 8001334:	2330      	movs	r3, #48	; 0x30
 8001336:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 8001338:	687b      	ldr	r3, [r7, #4]
 800133a:	f383 8811 	msr	BASEPRI, r3
}
 800133e:	bf00      	nop
#endif
#endif
#else /* CORTEX_SIMPLIFIED_PRIORITY */
  __disable_irq();
#endif /* CORTEX_SIMPLIFIED_PRIORITY */
}
 8001340:	bf00      	nop

  port_lock();
  __stats_start_measure_crit_thd();
  __dbg_check_lock();
}
 8001342:	bf00      	nop
 8001344:	370c      	adds	r7, #12
 8001346:	46bd      	mov	sp, r7
 8001348:	bc80      	pop	{r7}
 800134a:	4770      	bx	lr

0800134c <chSysUnlock>:
 * @note    The exact behavior of this function is port-dependent and could
 *          not be limited to enabling interrupts.
 *
 * @special
 */
static inline void chSysUnlock(void) {
 800134c:	b480      	push	{r7}
 800134e:	b083      	sub	sp, #12
 8001350:	af00      	add	r7, sp, #0
 8001352:	2300      	movs	r3, #0
 8001354:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 8001356:	687b      	ldr	r3, [r7, #4]
 8001358:	f383 8811 	msr	BASEPRI, r3
}
 800135c:	bf00      	nop
#if CORTEX_SIMPLIFIED_PRIORITY == FALSE
  __set_BASEPRI(CORTEX_BASEPRI_DISABLED);
#else /* CORTEX_SIMPLIFIED_PRIORITY */
  __enable_irq();
#endif /* CORTEX_SIMPLIFIED_PRIORITY */
}
 800135e:	bf00      	nop
  chDbgAssert((currcore->rlist.pqueue.next == &currcore->rlist.pqueue) ||
              (currcore->rlist.current->hdr.pqueue.prio >= currcore->rlist.pqueue.next->prio),
              "priority order violation");

  port_unlock();
}
 8001360:	bf00      	nop
 8001362:	370c      	adds	r7, #12
 8001364:	46bd      	mov	sp, r7
 8001366:	bc80      	pop	{r7}
 8001368:	4770      	bx	lr

0800136a <chThdQueueObjectInit>:
 *
 * @param[out] tqp      pointer to the threads queue object
 *
 * @init
 */
static inline void chThdQueueObjectInit(threads_queue_t *tqp) {
 800136a:	b580      	push	{r7, lr}
 800136c:	b082      	sub	sp, #8
 800136e:	af00      	add	r7, sp, #0
 8001370:	6078      	str	r0, [r7, #4]

  ch_queue_init(&tqp->queue);
 8001372:	687b      	ldr	r3, [r7, #4]
 8001374:	4618      	mov	r0, r3
 8001376:	f7ff ffcb 	bl	8001310 <ch_queue_init>
}
 800137a:	bf00      	nop
 800137c:	3708      	adds	r7, #8
 800137e:	46bd      	mov	sp, r7
 8001380:	bd80      	pop	{r7, pc}

08001382 <osalSysLock>:
 * @brief   Enters a critical zone from thread context.
 * @note    This function cannot be used for reentrant critical zones.
 *
 * @special
 */
static inline void osalSysLock(void) {
 8001382:	b580      	push	{r7, lr}
 8001384:	af00      	add	r7, sp, #0

  chSysLock();
 8001386:	f7ff ffd2 	bl	800132e <chSysLock>
}
 800138a:	bf00      	nop
 800138c:	bd80      	pop	{r7, pc}

0800138e <osalSysUnlock>:
 * @brief   Leaves a critical zone from thread context.
 * @note    This function cannot be used for reentrant critical zones.
 *
 * @special
 */
static inline void osalSysUnlock(void) {
 800138e:	b580      	push	{r7, lr}
 8001390:	af00      	add	r7, sp, #0

  chSysUnlock();
 8001392:	f7ff ffdb 	bl	800134c <chSysUnlock>
}
 8001396:	bf00      	nop
 8001398:	bd80      	pop	{r7, pc}

0800139a <osalThreadQueueObjectInit>:
 *
 * @param[out] tqp      pointer to the threads queue object
 *
 * @init
 */
static inline void osalThreadQueueObjectInit(threads_queue_t *tqp) {
 800139a:	b580      	push	{r7, lr}
 800139c:	b082      	sub	sp, #8
 800139e:	af00      	add	r7, sp, #0
 80013a0:	6078      	str	r0, [r7, #4]

  chThdQueueObjectInit(tqp);
 80013a2:	6878      	ldr	r0, [r7, #4]
 80013a4:	f7ff ffe1 	bl	800136a <chThdQueueObjectInit>
}
 80013a8:	bf00      	nop
 80013aa:	3708      	adds	r7, #8
 80013ac:	46bd      	mov	sp, r7
 80013ae:	bd80      	pop	{r7, pc}

080013b0 <osalThreadEnqueueTimeoutS>:
 *                      specification.
 *
 * @sclass
 */
static inline msg_t osalThreadEnqueueTimeoutS(threads_queue_t *tqp,
                                              sysinterval_t timeout) {
 80013b0:	b580      	push	{r7, lr}
 80013b2:	b082      	sub	sp, #8
 80013b4:	af00      	add	r7, sp, #0
 80013b6:	6078      	str	r0, [r7, #4]
 80013b8:	6039      	str	r1, [r7, #0]

  return chThdEnqueueTimeoutS(tqp, timeout);
 80013ba:	6839      	ldr	r1, [r7, #0]
 80013bc:	6878      	ldr	r0, [r7, #4]
 80013be:	f007 fc8e 	bl	8008cde <chThdEnqueueTimeoutS>
 80013c2:	4603      	mov	r3, r0
}
 80013c4:	4618      	mov	r0, r3
 80013c6:	3708      	adds	r7, #8
 80013c8:	46bd      	mov	sp, r7
 80013ca:	bd80      	pop	{r7, pc}

080013cc <osalThreadDequeueNextI>:
 * @param[in] tqp       pointer to the threads queue object
 * @param[in] msg       the message code
 *
 * @iclass
 */
static inline void osalThreadDequeueNextI(threads_queue_t *tqp, msg_t msg) {
 80013cc:	b580      	push	{r7, lr}
 80013ce:	b082      	sub	sp, #8
 80013d0:	af00      	add	r7, sp, #0
 80013d2:	6078      	str	r0, [r7, #4]
 80013d4:	6039      	str	r1, [r7, #0]

  chThdDequeueNextI(tqp, msg);
 80013d6:	6839      	ldr	r1, [r7, #0]
 80013d8:	6878      	ldr	r0, [r7, #4]
 80013da:	f007 fca1 	bl	8008d20 <chThdDequeueNextI>
}
 80013de:	bf00      	nop
 80013e0:	3708      	adds	r7, #8
 80013e2:	46bd      	mov	sp, r7
 80013e4:	bd80      	pop	{r7, pc}

080013e6 <iq_read>:
 *                      value 0 is reserved
 * @return              The number of bytes effectively transferred.
 *
 * @notapi
 */
static size_t iq_read(input_queue_t *iqp, uint8_t *bp, size_t n) {
 80013e6:	b580      	push	{r7, lr}
 80013e8:	b086      	sub	sp, #24
 80013ea:	af00      	add	r7, sp, #0
 80013ec:	60f8      	str	r0, [r7, #12]
 80013ee:	60b9      	str	r1, [r7, #8]
 80013f0:	607a      	str	r2, [r7, #4]
  size_t s1, s2;

  osalDbgCheck(n > 0U);

  /* Number of bytes that can be read in a single atomic operation.*/
  if (n > iqGetFullI(iqp)) {
 80013f2:	68fb      	ldr	r3, [r7, #12]
 80013f4:	689b      	ldr	r3, [r3, #8]
 80013f6:	687a      	ldr	r2, [r7, #4]
 80013f8:	429a      	cmp	r2, r3
 80013fa:	d902      	bls.n	8001402 <iq_read+0x1c>
    n = iqGetFullI(iqp);
 80013fc:	68fb      	ldr	r3, [r7, #12]
 80013fe:	689b      	ldr	r3, [r3, #8]
 8001400:	607b      	str	r3, [r7, #4]
  }

  /* Number of bytes before buffer limit.*/
  /*lint -save -e9033 [10.8] Checked to be safe.*/
  s1 = (size_t)(iqp->q_top - iqp->q_rdptr);
 8001402:	68fb      	ldr	r3, [r7, #12]
 8001404:	691a      	ldr	r2, [r3, #16]
 8001406:	68fb      	ldr	r3, [r7, #12]
 8001408:	699b      	ldr	r3, [r3, #24]
 800140a:	1ad3      	subs	r3, r2, r3
 800140c:	617b      	str	r3, [r7, #20]
  /*lint -restore*/
  if (n < s1) {
 800140e:	687a      	ldr	r2, [r7, #4]
 8001410:	697b      	ldr	r3, [r7, #20]
 8001412:	429a      	cmp	r2, r3
 8001414:	d20d      	bcs.n	8001432 <iq_read+0x4c>
    memcpy((void *)bp, (void *)iqp->q_rdptr, n);
 8001416:	68fb      	ldr	r3, [r7, #12]
 8001418:	699b      	ldr	r3, [r3, #24]
 800141a:	687a      	ldr	r2, [r7, #4]
 800141c:	4619      	mov	r1, r3
 800141e:	68b8      	ldr	r0, [r7, #8]
 8001420:	f7fe fff4 	bl	800040c <memcpy>
    iqp->q_rdptr += n;
 8001424:	68fb      	ldr	r3, [r7, #12]
 8001426:	699a      	ldr	r2, [r3, #24]
 8001428:	687b      	ldr	r3, [r7, #4]
 800142a:	441a      	add	r2, r3
 800142c:	68fb      	ldr	r3, [r7, #12]
 800142e:	619a      	str	r2, [r3, #24]
 8001430:	e02b      	b.n	800148a <iq_read+0xa4>
  }
  else if (n > s1) {
 8001432:	687a      	ldr	r2, [r7, #4]
 8001434:	697b      	ldr	r3, [r7, #20]
 8001436:	429a      	cmp	r2, r3
 8001438:	d91c      	bls.n	8001474 <iq_read+0x8e>
    memcpy((void *)bp, (void *)iqp->q_rdptr, s1);
 800143a:	68fb      	ldr	r3, [r7, #12]
 800143c:	699b      	ldr	r3, [r3, #24]
 800143e:	697a      	ldr	r2, [r7, #20]
 8001440:	4619      	mov	r1, r3
 8001442:	68b8      	ldr	r0, [r7, #8]
 8001444:	f7fe ffe2 	bl	800040c <memcpy>
    bp += s1;
 8001448:	68ba      	ldr	r2, [r7, #8]
 800144a:	697b      	ldr	r3, [r7, #20]
 800144c:	4413      	add	r3, r2
 800144e:	60bb      	str	r3, [r7, #8]
    s2 = n - s1;
 8001450:	687a      	ldr	r2, [r7, #4]
 8001452:	697b      	ldr	r3, [r7, #20]
 8001454:	1ad3      	subs	r3, r2, r3
 8001456:	613b      	str	r3, [r7, #16]
    memcpy((void *)bp, (void *)iqp->q_buffer, s2);
 8001458:	68fb      	ldr	r3, [r7, #12]
 800145a:	68db      	ldr	r3, [r3, #12]
 800145c:	693a      	ldr	r2, [r7, #16]
 800145e:	4619      	mov	r1, r3
 8001460:	68b8      	ldr	r0, [r7, #8]
 8001462:	f7fe ffd3 	bl	800040c <memcpy>
    iqp->q_rdptr = iqp->q_buffer + s2;
 8001466:	68fb      	ldr	r3, [r7, #12]
 8001468:	68da      	ldr	r2, [r3, #12]
 800146a:	693b      	ldr	r3, [r7, #16]
 800146c:	441a      	add	r2, r3
 800146e:	68fb      	ldr	r3, [r7, #12]
 8001470:	619a      	str	r2, [r3, #24]
 8001472:	e00a      	b.n	800148a <iq_read+0xa4>
  }
  else {
    memcpy((void *)bp, (void *)iqp->q_rdptr, n);
 8001474:	68fb      	ldr	r3, [r7, #12]
 8001476:	699b      	ldr	r3, [r3, #24]
 8001478:	687a      	ldr	r2, [r7, #4]
 800147a:	4619      	mov	r1, r3
 800147c:	68b8      	ldr	r0, [r7, #8]
 800147e:	f7fe ffc5 	bl	800040c <memcpy>
    iqp->q_rdptr = iqp->q_buffer;
 8001482:	68fb      	ldr	r3, [r7, #12]
 8001484:	68da      	ldr	r2, [r3, #12]
 8001486:	68fb      	ldr	r3, [r7, #12]
 8001488:	619a      	str	r2, [r3, #24]
  }

  iqp->q_counter -= n;
 800148a:	68fb      	ldr	r3, [r7, #12]
 800148c:	689a      	ldr	r2, [r3, #8]
 800148e:	687b      	ldr	r3, [r7, #4]
 8001490:	1ad2      	subs	r2, r2, r3
 8001492:	68fb      	ldr	r3, [r7, #12]
 8001494:	609a      	str	r2, [r3, #8]
  return n;
 8001496:	687b      	ldr	r3, [r7, #4]
}
 8001498:	4618      	mov	r0, r3
 800149a:	3718      	adds	r7, #24
 800149c:	46bd      	mov	sp, r7
 800149e:	bd80      	pop	{r7, pc}

080014a0 <oq_write>:
 *                      value 0 is reserved
 * @return              The number of bytes effectively transferred.
 *
 * @notapi
 */
static size_t oq_write(output_queue_t *oqp, const uint8_t *bp, size_t n) {
 80014a0:	b580      	push	{r7, lr}
 80014a2:	b086      	sub	sp, #24
 80014a4:	af00      	add	r7, sp, #0
 80014a6:	60f8      	str	r0, [r7, #12]
 80014a8:	60b9      	str	r1, [r7, #8]
 80014aa:	607a      	str	r2, [r7, #4]
  size_t s1, s2;

  osalDbgCheck(n > 0U);

  /* Number of bytes that can be written in a single atomic operation.*/
  if (n > oqGetEmptyI(oqp)) {
 80014ac:	68fb      	ldr	r3, [r7, #12]
 80014ae:	689b      	ldr	r3, [r3, #8]
 80014b0:	687a      	ldr	r2, [r7, #4]
 80014b2:	429a      	cmp	r2, r3
 80014b4:	d902      	bls.n	80014bc <oq_write+0x1c>
    n = oqGetEmptyI(oqp);
 80014b6:	68fb      	ldr	r3, [r7, #12]
 80014b8:	689b      	ldr	r3, [r3, #8]
 80014ba:	607b      	str	r3, [r7, #4]
  }

  /* Number of bytes before buffer limit.*/
  /*lint -save -e9033 [10.8] Checked to be safe.*/
  s1 = (size_t)(oqp->q_top - oqp->q_wrptr);
 80014bc:	68fb      	ldr	r3, [r7, #12]
 80014be:	691a      	ldr	r2, [r3, #16]
 80014c0:	68fb      	ldr	r3, [r7, #12]
 80014c2:	695b      	ldr	r3, [r3, #20]
 80014c4:	1ad3      	subs	r3, r2, r3
 80014c6:	617b      	str	r3, [r7, #20]
  /*lint -restore*/
  if (n < s1) {
 80014c8:	687a      	ldr	r2, [r7, #4]
 80014ca:	697b      	ldr	r3, [r7, #20]
 80014cc:	429a      	cmp	r2, r3
 80014ce:	d20d      	bcs.n	80014ec <oq_write+0x4c>
    memcpy((void *)oqp->q_wrptr, (const void *)bp, n);
 80014d0:	68fb      	ldr	r3, [r7, #12]
 80014d2:	695b      	ldr	r3, [r3, #20]
 80014d4:	687a      	ldr	r2, [r7, #4]
 80014d6:	68b9      	ldr	r1, [r7, #8]
 80014d8:	4618      	mov	r0, r3
 80014da:	f7fe ff97 	bl	800040c <memcpy>
    oqp->q_wrptr += n;
 80014de:	68fb      	ldr	r3, [r7, #12]
 80014e0:	695a      	ldr	r2, [r3, #20]
 80014e2:	687b      	ldr	r3, [r7, #4]
 80014e4:	441a      	add	r2, r3
 80014e6:	68fb      	ldr	r3, [r7, #12]
 80014e8:	615a      	str	r2, [r3, #20]
 80014ea:	e02b      	b.n	8001544 <oq_write+0xa4>
  }
  else if (n > s1) {
 80014ec:	687a      	ldr	r2, [r7, #4]
 80014ee:	697b      	ldr	r3, [r7, #20]
 80014f0:	429a      	cmp	r2, r3
 80014f2:	d91c      	bls.n	800152e <oq_write+0x8e>
    memcpy((void *)oqp->q_wrptr, (const void *)bp, s1);
 80014f4:	68fb      	ldr	r3, [r7, #12]
 80014f6:	695b      	ldr	r3, [r3, #20]
 80014f8:	697a      	ldr	r2, [r7, #20]
 80014fa:	68b9      	ldr	r1, [r7, #8]
 80014fc:	4618      	mov	r0, r3
 80014fe:	f7fe ff85 	bl	800040c <memcpy>
    bp += s1;
 8001502:	68ba      	ldr	r2, [r7, #8]
 8001504:	697b      	ldr	r3, [r7, #20]
 8001506:	4413      	add	r3, r2
 8001508:	60bb      	str	r3, [r7, #8]
    s2 = n - s1;
 800150a:	687a      	ldr	r2, [r7, #4]
 800150c:	697b      	ldr	r3, [r7, #20]
 800150e:	1ad3      	subs	r3, r2, r3
 8001510:	613b      	str	r3, [r7, #16]
    memcpy((void *)oqp->q_buffer, (const void *)bp, s2);
 8001512:	68fb      	ldr	r3, [r7, #12]
 8001514:	68db      	ldr	r3, [r3, #12]
 8001516:	693a      	ldr	r2, [r7, #16]
 8001518:	68b9      	ldr	r1, [r7, #8]
 800151a:	4618      	mov	r0, r3
 800151c:	f7fe ff76 	bl	800040c <memcpy>
    oqp->q_wrptr = oqp->q_buffer + s2;
 8001520:	68fb      	ldr	r3, [r7, #12]
 8001522:	68da      	ldr	r2, [r3, #12]
 8001524:	693b      	ldr	r3, [r7, #16]
 8001526:	441a      	add	r2, r3
 8001528:	68fb      	ldr	r3, [r7, #12]
 800152a:	615a      	str	r2, [r3, #20]
 800152c:	e00a      	b.n	8001544 <oq_write+0xa4>
  }
  else {
    memcpy((void *)oqp->q_wrptr, (const void *)bp, n);
 800152e:	68fb      	ldr	r3, [r7, #12]
 8001530:	695b      	ldr	r3, [r3, #20]
 8001532:	687a      	ldr	r2, [r7, #4]
 8001534:	68b9      	ldr	r1, [r7, #8]
 8001536:	4618      	mov	r0, r3
 8001538:	f7fe ff68 	bl	800040c <memcpy>
    oqp->q_wrptr = oqp->q_buffer;
 800153c:	68fb      	ldr	r3, [r7, #12]
 800153e:	68da      	ldr	r2, [r3, #12]
 8001540:	68fb      	ldr	r3, [r7, #12]
 8001542:	615a      	str	r2, [r3, #20]
  }

  oqp->q_counter -= n;
 8001544:	68fb      	ldr	r3, [r7, #12]
 8001546:	689a      	ldr	r2, [r3, #8]
 8001548:	687b      	ldr	r3, [r7, #4]
 800154a:	1ad2      	subs	r2, r2, r3
 800154c:	68fb      	ldr	r3, [r7, #12]
 800154e:	609a      	str	r2, [r3, #8]
  return n;
 8001550:	687b      	ldr	r3, [r7, #4]
}
 8001552:	4618      	mov	r0, r3
 8001554:	3718      	adds	r7, #24
 8001556:	46bd      	mov	sp, r7
 8001558:	bd80      	pop	{r7, pc}

0800155a <iqObjectInit>:
 * @param[in] link      application defined pointer
 *
 * @init
 */
void iqObjectInit(input_queue_t *iqp, uint8_t *bp, size_t size,
                  qnotify_t infy, void *link) {
 800155a:	b580      	push	{r7, lr}
 800155c:	b084      	sub	sp, #16
 800155e:	af00      	add	r7, sp, #0
 8001560:	60f8      	str	r0, [r7, #12]
 8001562:	60b9      	str	r1, [r7, #8]
 8001564:	607a      	str	r2, [r7, #4]
 8001566:	603b      	str	r3, [r7, #0]

  osalThreadQueueObjectInit(&iqp->q_waiting);
 8001568:	68fb      	ldr	r3, [r7, #12]
 800156a:	4618      	mov	r0, r3
 800156c:	f7ff ff15 	bl	800139a <osalThreadQueueObjectInit>
  iqp->q_counter = 0;
 8001570:	68fb      	ldr	r3, [r7, #12]
 8001572:	2200      	movs	r2, #0
 8001574:	609a      	str	r2, [r3, #8]
  iqp->q_buffer  = bp;
 8001576:	68fb      	ldr	r3, [r7, #12]
 8001578:	68ba      	ldr	r2, [r7, #8]
 800157a:	60da      	str	r2, [r3, #12]
  iqp->q_rdptr   = bp;
 800157c:	68fb      	ldr	r3, [r7, #12]
 800157e:	68ba      	ldr	r2, [r7, #8]
 8001580:	619a      	str	r2, [r3, #24]
  iqp->q_wrptr   = bp;
 8001582:	68fb      	ldr	r3, [r7, #12]
 8001584:	68ba      	ldr	r2, [r7, #8]
 8001586:	615a      	str	r2, [r3, #20]
  iqp->q_top     = bp + size;
 8001588:	68ba      	ldr	r2, [r7, #8]
 800158a:	687b      	ldr	r3, [r7, #4]
 800158c:	441a      	add	r2, r3
 800158e:	68fb      	ldr	r3, [r7, #12]
 8001590:	611a      	str	r2, [r3, #16]
  iqp->q_notify  = infy;
 8001592:	68fb      	ldr	r3, [r7, #12]
 8001594:	683a      	ldr	r2, [r7, #0]
 8001596:	61da      	str	r2, [r3, #28]
  iqp->q_link    = link;
 8001598:	68fb      	ldr	r3, [r7, #12]
 800159a:	69ba      	ldr	r2, [r7, #24]
 800159c:	621a      	str	r2, [r3, #32]
}
 800159e:	bf00      	nop
 80015a0:	3710      	adds	r7, #16
 80015a2:	46bd      	mov	sp, r7
 80015a4:	bd80      	pop	{r7, pc}

080015a6 <iqPutI>:
 * @retval MSG_OK       if the operation has been completed with success.
 * @retval MSG_TIMEOUT  if the queue is full.
 *
 * @iclass
 */
msg_t iqPutI(input_queue_t *iqp, uint8_t b) {
 80015a6:	b580      	push	{r7, lr}
 80015a8:	b082      	sub	sp, #8
 80015aa:	af00      	add	r7, sp, #0
 80015ac:	6078      	str	r0, [r7, #4]
 80015ae:	460b      	mov	r3, r1
 80015b0:	70fb      	strb	r3, [r7, #3]

  osalDbgCheckClassI();

  /* Queue space check.*/
  if (!iqIsFullI(iqp)) {
 80015b2:	687b      	ldr	r3, [r7, #4]
 80015b4:	695a      	ldr	r2, [r3, #20]
 80015b6:	687b      	ldr	r3, [r7, #4]
 80015b8:	699b      	ldr	r3, [r3, #24]
 80015ba:	429a      	cmp	r2, r3
 80015bc:	d105      	bne.n	80015ca <iqPutI+0x24>
 80015be:	687b      	ldr	r3, [r7, #4]
 80015c0:	689b      	ldr	r3, [r3, #8]
 80015c2:	2b00      	cmp	r3, #0
 80015c4:	d001      	beq.n	80015ca <iqPutI+0x24>
 80015c6:	2301      	movs	r3, #1
 80015c8:	e000      	b.n	80015cc <iqPutI+0x26>
 80015ca:	2300      	movs	r3, #0
 80015cc:	f003 0301 	and.w	r3, r3, #1
 80015d0:	b2db      	uxtb	r3, r3
 80015d2:	f083 0301 	eor.w	r3, r3, #1
 80015d6:	b2db      	uxtb	r3, r3
 80015d8:	2b00      	cmp	r3, #0
 80015da:	d01c      	beq.n	8001616 <iqPutI+0x70>
    iqp->q_counter++;
 80015dc:	687b      	ldr	r3, [r7, #4]
 80015de:	689b      	ldr	r3, [r3, #8]
 80015e0:	1c5a      	adds	r2, r3, #1
 80015e2:	687b      	ldr	r3, [r7, #4]
 80015e4:	609a      	str	r2, [r3, #8]
    *iqp->q_wrptr++ = b;
 80015e6:	687b      	ldr	r3, [r7, #4]
 80015e8:	695b      	ldr	r3, [r3, #20]
 80015ea:	1c59      	adds	r1, r3, #1
 80015ec:	687a      	ldr	r2, [r7, #4]
 80015ee:	6151      	str	r1, [r2, #20]
 80015f0:	78fa      	ldrb	r2, [r7, #3]
 80015f2:	701a      	strb	r2, [r3, #0]
    if (iqp->q_wrptr >= iqp->q_top) {
 80015f4:	687b      	ldr	r3, [r7, #4]
 80015f6:	695a      	ldr	r2, [r3, #20]
 80015f8:	687b      	ldr	r3, [r7, #4]
 80015fa:	691b      	ldr	r3, [r3, #16]
 80015fc:	429a      	cmp	r2, r3
 80015fe:	d303      	bcc.n	8001608 <iqPutI+0x62>
      iqp->q_wrptr = iqp->q_buffer;
 8001600:	687b      	ldr	r3, [r7, #4]
 8001602:	68da      	ldr	r2, [r3, #12]
 8001604:	687b      	ldr	r3, [r7, #4]
 8001606:	615a      	str	r2, [r3, #20]
    }

    osalThreadDequeueNextI(&iqp->q_waiting, MSG_OK);
 8001608:	687b      	ldr	r3, [r7, #4]
 800160a:	2100      	movs	r1, #0
 800160c:	4618      	mov	r0, r3
 800160e:	f7ff fedd 	bl	80013cc <osalThreadDequeueNextI>

    return MSG_OK;
 8001612:	2300      	movs	r3, #0
 8001614:	e001      	b.n	800161a <iqPutI+0x74>
  }

  return MSG_TIMEOUT;
 8001616:	f04f 33ff 	mov.w	r3, #4294967295
}
 800161a:	4618      	mov	r0, r3
 800161c:	3708      	adds	r7, #8
 800161e:	46bd      	mov	sp, r7
 8001620:	bd80      	pop	{r7, pc}

08001622 <iqGetTimeout>:
 * @retval MSG_TIMEOUT  if the specified time expired.
 * @retval MSG_RESET    if the queue has been reset.
 *
 * @api
 */
msg_t iqGetTimeout(input_queue_t *iqp, sysinterval_t timeout) {
 8001622:	b580      	push	{r7, lr}
 8001624:	b084      	sub	sp, #16
 8001626:	af00      	add	r7, sp, #0
 8001628:	6078      	str	r0, [r7, #4]
 800162a:	6039      	str	r1, [r7, #0]
  uint8_t b;

  osalSysLock();
 800162c:	f7ff fea9 	bl	8001382 <osalSysLock>

  /* Waiting until there is a character available or a timeout occurs.*/
  while (iqIsEmptyI(iqp)) {
 8001630:	e00c      	b.n	800164c <iqGetTimeout+0x2a>
    msg_t msg = osalThreadEnqueueTimeoutS(&iqp->q_waiting, timeout);
 8001632:	687b      	ldr	r3, [r7, #4]
 8001634:	6839      	ldr	r1, [r7, #0]
 8001636:	4618      	mov	r0, r3
 8001638:	f7ff feba 	bl	80013b0 <osalThreadEnqueueTimeoutS>
 800163c:	60b8      	str	r0, [r7, #8]
    if (msg < MSG_OK) {
 800163e:	68bb      	ldr	r3, [r7, #8]
 8001640:	2b00      	cmp	r3, #0
 8001642:	da03      	bge.n	800164c <iqGetTimeout+0x2a>
      osalSysUnlock();
 8001644:	f7ff fea3 	bl	800138e <osalSysUnlock>
      return msg;
 8001648:	68bb      	ldr	r3, [r7, #8]
 800164a:	e024      	b.n	8001696 <iqGetTimeout+0x74>
  while (iqIsEmptyI(iqp)) {
 800164c:	687b      	ldr	r3, [r7, #4]
 800164e:	689b      	ldr	r3, [r3, #8]
 8001650:	2b00      	cmp	r3, #0
 8001652:	d0ee      	beq.n	8001632 <iqGetTimeout+0x10>
    }
  }

  /* Getting the character from the queue.*/
  iqp->q_counter--;
 8001654:	687b      	ldr	r3, [r7, #4]
 8001656:	689b      	ldr	r3, [r3, #8]
 8001658:	1e5a      	subs	r2, r3, #1
 800165a:	687b      	ldr	r3, [r7, #4]
 800165c:	609a      	str	r2, [r3, #8]
  b = *iqp->q_rdptr++;
 800165e:	687b      	ldr	r3, [r7, #4]
 8001660:	699b      	ldr	r3, [r3, #24]
 8001662:	1c59      	adds	r1, r3, #1
 8001664:	687a      	ldr	r2, [r7, #4]
 8001666:	6191      	str	r1, [r2, #24]
 8001668:	781b      	ldrb	r3, [r3, #0]
 800166a:	73fb      	strb	r3, [r7, #15]
  if (iqp->q_rdptr >= iqp->q_top) {
 800166c:	687b      	ldr	r3, [r7, #4]
 800166e:	699a      	ldr	r2, [r3, #24]
 8001670:	687b      	ldr	r3, [r7, #4]
 8001672:	691b      	ldr	r3, [r3, #16]
 8001674:	429a      	cmp	r2, r3
 8001676:	d303      	bcc.n	8001680 <iqGetTimeout+0x5e>
    iqp->q_rdptr = iqp->q_buffer;
 8001678:	687b      	ldr	r3, [r7, #4]
 800167a:	68da      	ldr	r2, [r3, #12]
 800167c:	687b      	ldr	r3, [r7, #4]
 800167e:	619a      	str	r2, [r3, #24]
  }

  /* Inform the low side that the queue has at least one slot available.*/
  if (iqp->q_notify != NULL) {
 8001680:	687b      	ldr	r3, [r7, #4]
 8001682:	69db      	ldr	r3, [r3, #28]
 8001684:	2b00      	cmp	r3, #0
 8001686:	d003      	beq.n	8001690 <iqGetTimeout+0x6e>
    iqp->q_notify(iqp);
 8001688:	687b      	ldr	r3, [r7, #4]
 800168a:	69db      	ldr	r3, [r3, #28]
 800168c:	6878      	ldr	r0, [r7, #4]
 800168e:	4798      	blx	r3
  }

  osalSysUnlock();
 8001690:	f7ff fe7d 	bl	800138e <osalSysUnlock>

  return (msg_t)b;
 8001694:	7bfb      	ldrb	r3, [r7, #15]
}
 8001696:	4618      	mov	r0, r3
 8001698:	3710      	adds	r7, #16
 800169a:	46bd      	mov	sp, r7
 800169c:	bd80      	pop	{r7, pc}

0800169e <iqReadTimeout>:
 * @return              The number of bytes effectively transferred.
 *
 * @api
 */
size_t iqReadTimeout(input_queue_t *iqp, uint8_t *bp,
                     size_t n, sysinterval_t timeout) {
 800169e:	b580      	push	{r7, lr}
 80016a0:	b088      	sub	sp, #32
 80016a2:	af00      	add	r7, sp, #0
 80016a4:	60f8      	str	r0, [r7, #12]
 80016a6:	60b9      	str	r1, [r7, #8]
 80016a8:	607a      	str	r2, [r7, #4]
 80016aa:	603b      	str	r3, [r7, #0]
  qnotify_t nfy = iqp->q_notify;
 80016ac:	68fb      	ldr	r3, [r7, #12]
 80016ae:	69db      	ldr	r3, [r3, #28]
 80016b0:	61fb      	str	r3, [r7, #28]
  size_t max = n;
 80016b2:	687b      	ldr	r3, [r7, #4]
 80016b4:	61bb      	str	r3, [r7, #24]

  osalDbgCheck(n > 0U);

  osalSysLock();
 80016b6:	f7ff fe64 	bl	8001382 <osalSysLock>

  while (n > 0U) {
 80016ba:	e024      	b.n	8001706 <iqReadTimeout+0x68>
    size_t done;

    done = iq_read(iqp, bp, n);
 80016bc:	687a      	ldr	r2, [r7, #4]
 80016be:	68b9      	ldr	r1, [r7, #8]
 80016c0:	68f8      	ldr	r0, [r7, #12]
 80016c2:	f7ff fe90 	bl	80013e6 <iq_read>
 80016c6:	6178      	str	r0, [r7, #20]
    if (done == (size_t)0) {
 80016c8:	697b      	ldr	r3, [r7, #20]
 80016ca:	2b00      	cmp	r3, #0
 80016cc:	d109      	bne.n	80016e2 <iqReadTimeout+0x44>
      msg_t msg = osalThreadEnqueueTimeoutS(&iqp->q_waiting, timeout);
 80016ce:	68fb      	ldr	r3, [r7, #12]
 80016d0:	6839      	ldr	r1, [r7, #0]
 80016d2:	4618      	mov	r0, r3
 80016d4:	f7ff fe6c 	bl	80013b0 <osalThreadEnqueueTimeoutS>
 80016d8:	6138      	str	r0, [r7, #16]

      /* Anything except MSG_OK causes the operation to stop.*/
      if (msg != MSG_OK) {
 80016da:	693b      	ldr	r3, [r7, #16]
 80016dc:	2b00      	cmp	r3, #0
 80016de:	d012      	beq.n	8001706 <iqReadTimeout+0x68>
        break;
 80016e0:	e014      	b.n	800170c <iqReadTimeout+0x6e>
      }
    }
    else {
      /* Inform the low side that the queue has at least one empty slot
         available.*/
      if (nfy != NULL) {
 80016e2:	69fb      	ldr	r3, [r7, #28]
 80016e4:	2b00      	cmp	r3, #0
 80016e6:	d002      	beq.n	80016ee <iqReadTimeout+0x50>
        nfy(iqp);
 80016e8:	69fb      	ldr	r3, [r7, #28]
 80016ea:	68f8      	ldr	r0, [r7, #12]
 80016ec:	4798      	blx	r3
      }

      /* Giving a preemption chance in a controlled point.*/
      osalSysUnlock();
 80016ee:	f7ff fe4e 	bl	800138e <osalSysUnlock>

      n  -= done;
 80016f2:	687a      	ldr	r2, [r7, #4]
 80016f4:	697b      	ldr	r3, [r7, #20]
 80016f6:	1ad3      	subs	r3, r2, r3
 80016f8:	607b      	str	r3, [r7, #4]
      bp += done;
 80016fa:	68ba      	ldr	r2, [r7, #8]
 80016fc:	697b      	ldr	r3, [r7, #20]
 80016fe:	4413      	add	r3, r2
 8001700:	60bb      	str	r3, [r7, #8]

      osalSysLock();
 8001702:	f7ff fe3e 	bl	8001382 <osalSysLock>
  while (n > 0U) {
 8001706:	687b      	ldr	r3, [r7, #4]
 8001708:	2b00      	cmp	r3, #0
 800170a:	d1d7      	bne.n	80016bc <iqReadTimeout+0x1e>
    }
  }

  osalSysUnlock();
 800170c:	f7ff fe3f 	bl	800138e <osalSysUnlock>
  return max - n;
 8001710:	69ba      	ldr	r2, [r7, #24]
 8001712:	687b      	ldr	r3, [r7, #4]
 8001714:	1ad3      	subs	r3, r2, r3
}
 8001716:	4618      	mov	r0, r3
 8001718:	3720      	adds	r7, #32
 800171a:	46bd      	mov	sp, r7
 800171c:	bd80      	pop	{r7, pc}

0800171e <oqObjectInit>:
 * @param[in] link      application defined pointer
 *
 * @init
 */
void oqObjectInit(output_queue_t *oqp, uint8_t *bp, size_t size,
                  qnotify_t onfy, void *link) {
 800171e:	b580      	push	{r7, lr}
 8001720:	b084      	sub	sp, #16
 8001722:	af00      	add	r7, sp, #0
 8001724:	60f8      	str	r0, [r7, #12]
 8001726:	60b9      	str	r1, [r7, #8]
 8001728:	607a      	str	r2, [r7, #4]
 800172a:	603b      	str	r3, [r7, #0]

  osalThreadQueueObjectInit(&oqp->q_waiting);
 800172c:	68fb      	ldr	r3, [r7, #12]
 800172e:	4618      	mov	r0, r3
 8001730:	f7ff fe33 	bl	800139a <osalThreadQueueObjectInit>
  oqp->q_counter = size;
 8001734:	68fb      	ldr	r3, [r7, #12]
 8001736:	687a      	ldr	r2, [r7, #4]
 8001738:	609a      	str	r2, [r3, #8]
  oqp->q_buffer  = bp;
 800173a:	68fb      	ldr	r3, [r7, #12]
 800173c:	68ba      	ldr	r2, [r7, #8]
 800173e:	60da      	str	r2, [r3, #12]
  oqp->q_rdptr   = bp;
 8001740:	68fb      	ldr	r3, [r7, #12]
 8001742:	68ba      	ldr	r2, [r7, #8]
 8001744:	619a      	str	r2, [r3, #24]
  oqp->q_wrptr   = bp;
 8001746:	68fb      	ldr	r3, [r7, #12]
 8001748:	68ba      	ldr	r2, [r7, #8]
 800174a:	615a      	str	r2, [r3, #20]
  oqp->q_top     = bp + size;
 800174c:	68ba      	ldr	r2, [r7, #8]
 800174e:	687b      	ldr	r3, [r7, #4]
 8001750:	441a      	add	r2, r3
 8001752:	68fb      	ldr	r3, [r7, #12]
 8001754:	611a      	str	r2, [r3, #16]
  oqp->q_notify  = onfy;
 8001756:	68fb      	ldr	r3, [r7, #12]
 8001758:	683a      	ldr	r2, [r7, #0]
 800175a:	61da      	str	r2, [r3, #28]
  oqp->q_link    = link;
 800175c:	68fb      	ldr	r3, [r7, #12]
 800175e:	69ba      	ldr	r2, [r7, #24]
 8001760:	621a      	str	r2, [r3, #32]
}
 8001762:	bf00      	nop
 8001764:	3710      	adds	r7, #16
 8001766:	46bd      	mov	sp, r7
 8001768:	bd80      	pop	{r7, pc}

0800176a <oqPutTimeout>:
 * @retval MSG_TIMEOUT  if the specified time expired.
 * @retval MSG_RESET    if the queue has been reset.
 *
 * @api
 */
msg_t oqPutTimeout(output_queue_t *oqp, uint8_t b, sysinterval_t timeout) {
 800176a:	b580      	push	{r7, lr}
 800176c:	b086      	sub	sp, #24
 800176e:	af00      	add	r7, sp, #0
 8001770:	60f8      	str	r0, [r7, #12]
 8001772:	460b      	mov	r3, r1
 8001774:	607a      	str	r2, [r7, #4]
 8001776:	72fb      	strb	r3, [r7, #11]

  osalSysLock();
 8001778:	f7ff fe03 	bl	8001382 <osalSysLock>

  /* Waiting until there is a slot available or a timeout occurs.*/
  while (oqIsFullI(oqp)) {
 800177c:	e00c      	b.n	8001798 <oqPutTimeout+0x2e>
    msg_t msg = osalThreadEnqueueTimeoutS(&oqp->q_waiting, timeout);
 800177e:	68fb      	ldr	r3, [r7, #12]
 8001780:	6879      	ldr	r1, [r7, #4]
 8001782:	4618      	mov	r0, r3
 8001784:	f7ff fe14 	bl	80013b0 <osalThreadEnqueueTimeoutS>
 8001788:	6178      	str	r0, [r7, #20]
    if (msg < MSG_OK) {
 800178a:	697b      	ldr	r3, [r7, #20]
 800178c:	2b00      	cmp	r3, #0
 800178e:	da03      	bge.n	8001798 <oqPutTimeout+0x2e>
      osalSysUnlock();
 8001790:	f7ff fdfd 	bl	800138e <osalSysUnlock>
      return msg;
 8001794:	697b      	ldr	r3, [r7, #20]
 8001796:	e024      	b.n	80017e2 <oqPutTimeout+0x78>
  while (oqIsFullI(oqp)) {
 8001798:	68fb      	ldr	r3, [r7, #12]
 800179a:	689b      	ldr	r3, [r3, #8]
 800179c:	2b00      	cmp	r3, #0
 800179e:	d0ee      	beq.n	800177e <oqPutTimeout+0x14>
    }
  }

  /* Putting the character into the queue.*/
  oqp->q_counter--;
 80017a0:	68fb      	ldr	r3, [r7, #12]
 80017a2:	689b      	ldr	r3, [r3, #8]
 80017a4:	1e5a      	subs	r2, r3, #1
 80017a6:	68fb      	ldr	r3, [r7, #12]
 80017a8:	609a      	str	r2, [r3, #8]
  *oqp->q_wrptr++ = b;
 80017aa:	68fb      	ldr	r3, [r7, #12]
 80017ac:	695b      	ldr	r3, [r3, #20]
 80017ae:	1c59      	adds	r1, r3, #1
 80017b0:	68fa      	ldr	r2, [r7, #12]
 80017b2:	6151      	str	r1, [r2, #20]
 80017b4:	7afa      	ldrb	r2, [r7, #11]
 80017b6:	701a      	strb	r2, [r3, #0]
  if (oqp->q_wrptr >= oqp->q_top) {
 80017b8:	68fb      	ldr	r3, [r7, #12]
 80017ba:	695a      	ldr	r2, [r3, #20]
 80017bc:	68fb      	ldr	r3, [r7, #12]
 80017be:	691b      	ldr	r3, [r3, #16]
 80017c0:	429a      	cmp	r2, r3
 80017c2:	d303      	bcc.n	80017cc <oqPutTimeout+0x62>
    oqp->q_wrptr = oqp->q_buffer;
 80017c4:	68fb      	ldr	r3, [r7, #12]
 80017c6:	68da      	ldr	r2, [r3, #12]
 80017c8:	68fb      	ldr	r3, [r7, #12]
 80017ca:	615a      	str	r2, [r3, #20]
  }

  /* Inform the low side that the queue has at least one character available.*/
  if (oqp->q_notify != NULL) {
 80017cc:	68fb      	ldr	r3, [r7, #12]
 80017ce:	69db      	ldr	r3, [r3, #28]
 80017d0:	2b00      	cmp	r3, #0
 80017d2:	d003      	beq.n	80017dc <oqPutTimeout+0x72>
    oqp->q_notify(oqp);
 80017d4:	68fb      	ldr	r3, [r7, #12]
 80017d6:	69db      	ldr	r3, [r3, #28]
 80017d8:	68f8      	ldr	r0, [r7, #12]
 80017da:	4798      	blx	r3
  }

  osalSysUnlock();
 80017dc:	f7ff fdd7 	bl	800138e <osalSysUnlock>

  return MSG_OK;
 80017e0:	2300      	movs	r3, #0
}
 80017e2:	4618      	mov	r0, r3
 80017e4:	3718      	adds	r7, #24
 80017e6:	46bd      	mov	sp, r7
 80017e8:	bd80      	pop	{r7, pc}

080017ea <oqGetI>:
 * @return              The byte value from the queue.
 * @retval MSG_TIMEOUT  if the queue is empty.
 *
 * @iclass
 */
msg_t oqGetI(output_queue_t *oqp) {
 80017ea:	b580      	push	{r7, lr}
 80017ec:	b084      	sub	sp, #16
 80017ee:	af00      	add	r7, sp, #0
 80017f0:	6078      	str	r0, [r7, #4]

  osalDbgCheckClassI();

  /* Queue data check.*/
  if (!oqIsEmptyI(oqp)) {
 80017f2:	687b      	ldr	r3, [r7, #4]
 80017f4:	695a      	ldr	r2, [r3, #20]
 80017f6:	687b      	ldr	r3, [r7, #4]
 80017f8:	699b      	ldr	r3, [r3, #24]
 80017fa:	429a      	cmp	r2, r3
 80017fc:	d105      	bne.n	800180a <oqGetI+0x20>
 80017fe:	687b      	ldr	r3, [r7, #4]
 8001800:	689b      	ldr	r3, [r3, #8]
 8001802:	2b00      	cmp	r3, #0
 8001804:	d001      	beq.n	800180a <oqGetI+0x20>
 8001806:	2301      	movs	r3, #1
 8001808:	e000      	b.n	800180c <oqGetI+0x22>
 800180a:	2300      	movs	r3, #0
 800180c:	f003 0301 	and.w	r3, r3, #1
 8001810:	b2db      	uxtb	r3, r3
 8001812:	f083 0301 	eor.w	r3, r3, #1
 8001816:	b2db      	uxtb	r3, r3
 8001818:	2b00      	cmp	r3, #0
 800181a:	d01c      	beq.n	8001856 <oqGetI+0x6c>
    uint8_t b;

    oqp->q_counter++;
 800181c:	687b      	ldr	r3, [r7, #4]
 800181e:	689b      	ldr	r3, [r3, #8]
 8001820:	1c5a      	adds	r2, r3, #1
 8001822:	687b      	ldr	r3, [r7, #4]
 8001824:	609a      	str	r2, [r3, #8]
    b = *oqp->q_rdptr++;
 8001826:	687b      	ldr	r3, [r7, #4]
 8001828:	699b      	ldr	r3, [r3, #24]
 800182a:	1c59      	adds	r1, r3, #1
 800182c:	687a      	ldr	r2, [r7, #4]
 800182e:	6191      	str	r1, [r2, #24]
 8001830:	781b      	ldrb	r3, [r3, #0]
 8001832:	73fb      	strb	r3, [r7, #15]
    if (oqp->q_rdptr >= oqp->q_top) {
 8001834:	687b      	ldr	r3, [r7, #4]
 8001836:	699a      	ldr	r2, [r3, #24]
 8001838:	687b      	ldr	r3, [r7, #4]
 800183a:	691b      	ldr	r3, [r3, #16]
 800183c:	429a      	cmp	r2, r3
 800183e:	d303      	bcc.n	8001848 <oqGetI+0x5e>
      oqp->q_rdptr = oqp->q_buffer;
 8001840:	687b      	ldr	r3, [r7, #4]
 8001842:	68da      	ldr	r2, [r3, #12]
 8001844:	687b      	ldr	r3, [r7, #4]
 8001846:	619a      	str	r2, [r3, #24]
    }

    osalThreadDequeueNextI(&oqp->q_waiting, MSG_OK);
 8001848:	687b      	ldr	r3, [r7, #4]
 800184a:	2100      	movs	r1, #0
 800184c:	4618      	mov	r0, r3
 800184e:	f7ff fdbd 	bl	80013cc <osalThreadDequeueNextI>

    return (msg_t)b;
 8001852:	7bfb      	ldrb	r3, [r7, #15]
 8001854:	e001      	b.n	800185a <oqGetI+0x70>
  }

  return MSG_TIMEOUT;
 8001856:	f04f 33ff 	mov.w	r3, #4294967295
}
 800185a:	4618      	mov	r0, r3
 800185c:	3710      	adds	r7, #16
 800185e:	46bd      	mov	sp, r7
 8001860:	bd80      	pop	{r7, pc}

08001862 <oqWriteTimeout>:
 * @return              The number of bytes effectively transferred.
 *
 * @api
 */
size_t oqWriteTimeout(output_queue_t *oqp, const uint8_t *bp,
                      size_t n, sysinterval_t timeout) {
 8001862:	b580      	push	{r7, lr}
 8001864:	b088      	sub	sp, #32
 8001866:	af00      	add	r7, sp, #0
 8001868:	60f8      	str	r0, [r7, #12]
 800186a:	60b9      	str	r1, [r7, #8]
 800186c:	607a      	str	r2, [r7, #4]
 800186e:	603b      	str	r3, [r7, #0]
  qnotify_t nfy = oqp->q_notify;
 8001870:	68fb      	ldr	r3, [r7, #12]
 8001872:	69db      	ldr	r3, [r3, #28]
 8001874:	61fb      	str	r3, [r7, #28]
  size_t max = n;
 8001876:	687b      	ldr	r3, [r7, #4]
 8001878:	61bb      	str	r3, [r7, #24]

  osalDbgCheck(n > 0U);

  osalSysLock();
 800187a:	f7ff fd82 	bl	8001382 <osalSysLock>

  while (n > 0U) {
 800187e:	e024      	b.n	80018ca <oqWriteTimeout+0x68>
    size_t done;

    done = oq_write(oqp, bp, n);
 8001880:	687a      	ldr	r2, [r7, #4]
 8001882:	68b9      	ldr	r1, [r7, #8]
 8001884:	68f8      	ldr	r0, [r7, #12]
 8001886:	f7ff fe0b 	bl	80014a0 <oq_write>
 800188a:	6178      	str	r0, [r7, #20]
    if (done == (size_t)0) {
 800188c:	697b      	ldr	r3, [r7, #20]
 800188e:	2b00      	cmp	r3, #0
 8001890:	d109      	bne.n	80018a6 <oqWriteTimeout+0x44>
      msg_t msg = osalThreadEnqueueTimeoutS(&oqp->q_waiting, timeout);
 8001892:	68fb      	ldr	r3, [r7, #12]
 8001894:	6839      	ldr	r1, [r7, #0]
 8001896:	4618      	mov	r0, r3
 8001898:	f7ff fd8a 	bl	80013b0 <osalThreadEnqueueTimeoutS>
 800189c:	6138      	str	r0, [r7, #16]

      /* Anything except MSG_OK causes the operation to stop.*/
      if (msg != MSG_OK) {
 800189e:	693b      	ldr	r3, [r7, #16]
 80018a0:	2b00      	cmp	r3, #0
 80018a2:	d012      	beq.n	80018ca <oqWriteTimeout+0x68>
        break;
 80018a4:	e014      	b.n	80018d0 <oqWriteTimeout+0x6e>
      }
    }
    else {
      /* Inform the low side that the queue has at least one character
         available.*/
      if (nfy != NULL) {
 80018a6:	69fb      	ldr	r3, [r7, #28]
 80018a8:	2b00      	cmp	r3, #0
 80018aa:	d002      	beq.n	80018b2 <oqWriteTimeout+0x50>
        nfy(oqp);
 80018ac:	69fb      	ldr	r3, [r7, #28]
 80018ae:	68f8      	ldr	r0, [r7, #12]
 80018b0:	4798      	blx	r3
      }

      /* Giving a preemption chance in a controlled point.*/
      osalSysUnlock();
 80018b2:	f7ff fd6c 	bl	800138e <osalSysUnlock>

      n  -= done;
 80018b6:	687a      	ldr	r2, [r7, #4]
 80018b8:	697b      	ldr	r3, [r7, #20]
 80018ba:	1ad3      	subs	r3, r2, r3
 80018bc:	607b      	str	r3, [r7, #4]
      bp += done;
 80018be:	68ba      	ldr	r2, [r7, #8]
 80018c0:	697b      	ldr	r3, [r7, #20]
 80018c2:	4413      	add	r3, r2
 80018c4:	60bb      	str	r3, [r7, #8]

      osalSysLock();
 80018c6:	f7ff fd5c 	bl	8001382 <osalSysLock>
  while (n > 0U) {
 80018ca:	687b      	ldr	r3, [r7, #4]
 80018cc:	2b00      	cmp	r3, #0
 80018ce:	d1d7      	bne.n	8001880 <oqWriteTimeout+0x1e>
    }
  }

  osalSysUnlock();
 80018d0:	f7ff fd5d 	bl	800138e <osalSysUnlock>
  return max - n;
 80018d4:	69ba      	ldr	r2, [r7, #24]
 80018d6:	687b      	ldr	r3, [r7, #4]
 80018d8:	1ad3      	subs	r3, r2, r3
}
 80018da:	4618      	mov	r0, r3
 80018dc:	3720      	adds	r7, #32
 80018de:	46bd      	mov	sp, r7
 80018e0:	bd80      	pop	{r7, pc}

080018e2 <chSysLock>:
static inline void chSysLock(void) {
 80018e2:	b480      	push	{r7}
 80018e4:	b083      	sub	sp, #12
 80018e6:	af00      	add	r7, sp, #0
 80018e8:	2330      	movs	r3, #48	; 0x30
 80018ea:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 80018ec:	687b      	ldr	r3, [r7, #4]
 80018ee:	f383 8811 	msr	BASEPRI, r3
}
 80018f2:	bf00      	nop
}
 80018f4:	bf00      	nop
}
 80018f6:	bf00      	nop
 80018f8:	370c      	adds	r7, #12
 80018fa:	46bd      	mov	sp, r7
 80018fc:	bc80      	pop	{r7}
 80018fe:	4770      	bx	lr

08001900 <chSysUnlock>:
static inline void chSysUnlock(void) {
 8001900:	b480      	push	{r7}
 8001902:	b083      	sub	sp, #12
 8001904:	af00      	add	r7, sp, #0
 8001906:	2300      	movs	r3, #0
 8001908:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 800190a:	687b      	ldr	r3, [r7, #4]
 800190c:	f383 8811 	msr	BASEPRI, r3
}
 8001910:	bf00      	nop
}
 8001912:	bf00      	nop
}
 8001914:	bf00      	nop
 8001916:	370c      	adds	r7, #12
 8001918:	46bd      	mov	sp, r7
 800191a:	bc80      	pop	{r7}
 800191c:	4770      	bx	lr

0800191e <osalSysLock>:
static inline void osalSysLock(void) {
 800191e:	b580      	push	{r7, lr}
 8001920:	af00      	add	r7, sp, #0
  chSysLock();
 8001922:	f7ff ffde 	bl	80018e2 <chSysLock>
}
 8001926:	bf00      	nop
 8001928:	bd80      	pop	{r7, pc}

0800192a <osalSysUnlock>:
static inline void osalSysUnlock(void) {
 800192a:	b580      	push	{r7, lr}
 800192c:	af00      	add	r7, sp, #0
  chSysUnlock();
 800192e:	f7ff ffe7 	bl	8001900 <chSysUnlock>
}
 8001932:	bf00      	nop
 8001934:	bd80      	pop	{r7, pc}

08001936 <osalThreadSuspendS>:
static inline msg_t osalThreadSuspendS(thread_reference_t *trp) {
 8001936:	b580      	push	{r7, lr}
 8001938:	b082      	sub	sp, #8
 800193a:	af00      	add	r7, sp, #0
 800193c:	6078      	str	r0, [r7, #4]
  return chThdSuspendTimeoutS(trp, TIME_INFINITE);
 800193e:	f04f 31ff 	mov.w	r1, #4294967295
 8001942:	6878      	ldr	r0, [r7, #4]
 8001944:	f007 f990 	bl	8008c68 <chThdSuspendTimeoutS>
 8001948:	4603      	mov	r3, r0
}
 800194a:	4618      	mov	r0, r3
 800194c:	3708      	adds	r7, #8
 800194e:	46bd      	mov	sp, r7
 8001950:	bd80      	pop	{r7, pc}

08001952 <osalMutexObjectInit>:
 *
 * @param[out] mp       pointer to the @p mutex_t object
 *
 * @init
 */
static inline void osalMutexObjectInit(mutex_t *mp) {
 8001952:	b580      	push	{r7, lr}
 8001954:	b082      	sub	sp, #8
 8001956:	af00      	add	r7, sp, #0
 8001958:	6078      	str	r0, [r7, #4]

#if CH_CFG_USE_MUTEXES
  chMtxObjectInit(mp);
 800195a:	6878      	ldr	r0, [r7, #4]
 800195c:	f007 fa81 	bl	8008e62 <chMtxObjectInit>
#elif CH_CFG_USE_SEMAPHORES
  chSemObjectInit((semaphore_t *)mp, 1);
#else
 *mp = 0;
#endif
}
 8001960:	bf00      	nop
 8001962:	3708      	adds	r7, #8
 8001964:	46bd      	mov	sp, r7
 8001966:	bd80      	pop	{r7, pc}

08001968 <adcInit>:
 * @note    This function is implicitly invoked by @p halInit(), there is
 *          no need to explicitly initialize the driver.
 *
 * @init
 */
void adcInit(void) {
 8001968:	b580      	push	{r7, lr}
 800196a:	af00      	add	r7, sp, #0

  adc_lld_init();
 800196c:	f001 ff86 	bl	800387c <adc_lld_init>
}
 8001970:	bf00      	nop
 8001972:	bd80      	pop	{r7, pc}

08001974 <adcObjectInit>:
 *
 * @param[out] adcp     pointer to the @p ADCDriver object
 *
 * @init
 */
void adcObjectInit(ADCDriver *adcp) {
 8001974:	b580      	push	{r7, lr}
 8001976:	b082      	sub	sp, #8
 8001978:	af00      	add	r7, sp, #0
 800197a:	6078      	str	r0, [r7, #4]

  adcp->state    = ADC_STOP;
 800197c:	687b      	ldr	r3, [r7, #4]
 800197e:	2201      	movs	r2, #1
 8001980:	701a      	strb	r2, [r3, #0]
  adcp->config   = NULL;
 8001982:	687b      	ldr	r3, [r7, #4]
 8001984:	2200      	movs	r2, #0
 8001986:	605a      	str	r2, [r3, #4]
  adcp->samples  = NULL;
 8001988:	687b      	ldr	r3, [r7, #4]
 800198a:	2200      	movs	r2, #0
 800198c:	609a      	str	r2, [r3, #8]
  adcp->depth    = 0;
 800198e:	687b      	ldr	r3, [r7, #4]
 8001990:	2200      	movs	r2, #0
 8001992:	60da      	str	r2, [r3, #12]
  adcp->grpp     = NULL;
 8001994:	687b      	ldr	r3, [r7, #4]
 8001996:	2200      	movs	r2, #0
 8001998:	611a      	str	r2, [r3, #16]
#if ADC_USE_WAIT == TRUE
  adcp->thread   = NULL;
 800199a:	687b      	ldr	r3, [r7, #4]
 800199c:	2200      	movs	r2, #0
 800199e:	615a      	str	r2, [r3, #20]
#endif
#if ADC_USE_MUTUAL_EXCLUSION == TRUE
  osalMutexObjectInit(&adcp->mutex);
 80019a0:	687b      	ldr	r3, [r7, #4]
 80019a2:	3318      	adds	r3, #24
 80019a4:	4618      	mov	r0, r3
 80019a6:	f7ff ffd4 	bl	8001952 <osalMutexObjectInit>
#endif
#if defined(ADC_DRIVER_EXT_INIT_HOOK)
  ADC_DRIVER_EXT_INIT_HOOK(adcp);
#endif
}
 80019aa:	bf00      	nop
 80019ac:	3708      	adds	r7, #8
 80019ae:	46bd      	mov	sp, r7
 80019b0:	bd80      	pop	{r7, pc}

080019b2 <adcStart>:
 *                      the implementation the value can be @p NULL.
 * @return              The operation status.
 *
 * @api
 */
msg_t adcStart(ADCDriver *adcp, const ADCConfig *config) {
 80019b2:	b580      	push	{r7, lr}
 80019b4:	b084      	sub	sp, #16
 80019b6:	af00      	add	r7, sp, #0
 80019b8:	6078      	str	r0, [r7, #4]
 80019ba:	6039      	str	r1, [r7, #0]
  msg_t msg;

  osalDbgCheck(adcp != NULL);

  osalSysLock();
 80019bc:	f7ff ffaf 	bl	800191e <osalSysLock>
  osalDbgAssert((adcp->state == ADC_STOP) || (adcp->state == ADC_READY),
                "invalid state");
  adcp->config = config;
 80019c0:	687b      	ldr	r3, [r7, #4]
 80019c2:	683a      	ldr	r2, [r7, #0]
 80019c4:	605a      	str	r2, [r3, #4]

#if defined(ADC_LLD_ENHANCED_API)
  msg = adc_lld_start(adcp);
 80019c6:	6878      	ldr	r0, [r7, #4]
 80019c8:	f001 ffae 	bl	8003928 <adc_lld_start>
 80019cc:	60f8      	str	r0, [r7, #12]
  if (msg == HAL_RET_SUCCESS) {
 80019ce:	68fb      	ldr	r3, [r7, #12]
 80019d0:	2b00      	cmp	r3, #0
 80019d2:	d103      	bne.n	80019dc <adcStart+0x2a>
    adcp->state = ADC_READY;
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	2202      	movs	r2, #2
 80019d8:	701a      	strb	r2, [r3, #0]
 80019da:	e002      	b.n	80019e2 <adcStart+0x30>
  }
  else {
    adcp->state = ADC_STOP;
 80019dc:	687b      	ldr	r3, [r7, #4]
 80019de:	2201      	movs	r2, #1
 80019e0:	701a      	strb	r2, [r3, #0]
  adc_lld_start(adcp);
  adcp->state = ADC_READY;
  msg = HAL_RET_SUCCESS;
#endif

  osalSysUnlock();
 80019e2:	f7ff ffa2 	bl	800192a <osalSysUnlock>

  return msg;
 80019e6:	68fb      	ldr	r3, [r7, #12]
}
 80019e8:	4618      	mov	r0, r3
 80019ea:	3710      	adds	r7, #16
 80019ec:	46bd      	mov	sp, r7
 80019ee:	bd80      	pop	{r7, pc}

080019f0 <adcStartConversionI>:
 * @iclass
 */
void adcStartConversionI(ADCDriver *adcp,
                         const ADCConversionGroup *grpp,
                         adcsample_t *samples,
                         size_t depth) {
 80019f0:	b580      	push	{r7, lr}
 80019f2:	b084      	sub	sp, #16
 80019f4:	af00      	add	r7, sp, #0
 80019f6:	60f8      	str	r0, [r7, #12]
 80019f8:	60b9      	str	r1, [r7, #8]
 80019fa:	607a      	str	r2, [r7, #4]
 80019fc:	603b      	str	r3, [r7, #0]
               (depth > 0U) && ((depth == 1U) || ((depth & 1U) == 0U)));
  osalDbgAssert((adcp->state == ADC_READY) ||
                (adcp->state == ADC_ERROR),
                "not ready");

  adcp->samples  = samples;
 80019fe:	68fb      	ldr	r3, [r7, #12]
 8001a00:	687a      	ldr	r2, [r7, #4]
 8001a02:	609a      	str	r2, [r3, #8]
  adcp->depth    = depth;
 8001a04:	68fb      	ldr	r3, [r7, #12]
 8001a06:	683a      	ldr	r2, [r7, #0]
 8001a08:	60da      	str	r2, [r3, #12]
  adcp->grpp     = grpp;
 8001a0a:	68fb      	ldr	r3, [r7, #12]
 8001a0c:	68ba      	ldr	r2, [r7, #8]
 8001a0e:	611a      	str	r2, [r3, #16]
  adcp->state    = ADC_ACTIVE;
 8001a10:	68fb      	ldr	r3, [r7, #12]
 8001a12:	2203      	movs	r2, #3
 8001a14:	701a      	strb	r2, [r3, #0]
  adc_lld_start_conversion(adcp);
 8001a16:	68f8      	ldr	r0, [r7, #12]
 8001a18:	f002 f822 	bl	8003a60 <adc_lld_start_conversion>
}
 8001a1c:	bf00      	nop
 8001a1e:	3710      	adds	r7, #16
 8001a20:	46bd      	mov	sp, r7
 8001a22:	bd80      	pop	{r7, pc}

08001a24 <adcConvert>:
 * @api
 */
msg_t adcConvert(ADCDriver *adcp,
                 const ADCConversionGroup *grpp,
                 adcsample_t *samples,
                 size_t depth) {
 8001a24:	b580      	push	{r7, lr}
 8001a26:	b086      	sub	sp, #24
 8001a28:	af00      	add	r7, sp, #0
 8001a2a:	60f8      	str	r0, [r7, #12]
 8001a2c:	60b9      	str	r1, [r7, #8]
 8001a2e:	607a      	str	r2, [r7, #4]
 8001a30:	603b      	str	r3, [r7, #0]
  msg_t msg;

  osalSysLock();
 8001a32:	f7ff ff74 	bl	800191e <osalSysLock>
  osalDbgAssert(adcp->thread == NULL, "already waiting");
  adcStartConversionI(adcp, grpp, samples, depth);
 8001a36:	683b      	ldr	r3, [r7, #0]
 8001a38:	687a      	ldr	r2, [r7, #4]
 8001a3a:	68b9      	ldr	r1, [r7, #8]
 8001a3c:	68f8      	ldr	r0, [r7, #12]
 8001a3e:	f7ff ffd7 	bl	80019f0 <adcStartConversionI>
  msg = osalThreadSuspendS(&adcp->thread);
 8001a42:	68fb      	ldr	r3, [r7, #12]
 8001a44:	3314      	adds	r3, #20
 8001a46:	4618      	mov	r0, r3
 8001a48:	f7ff ff75 	bl	8001936 <osalThreadSuspendS>
 8001a4c:	6178      	str	r0, [r7, #20]
  osalSysUnlock();
 8001a4e:	f7ff ff6c 	bl	800192a <osalSysUnlock>
  return msg;
 8001a52:	697b      	ldr	r3, [r7, #20]
}
 8001a54:	4618      	mov	r0, r3
 8001a56:	3718      	adds	r7, #24
 8001a58:	46bd      	mov	sp, r7
 8001a5a:	bd80      	pop	{r7, pc}

08001a5c <osalMutexObjectInit>:
static inline void osalMutexObjectInit(mutex_t *mp) {
 8001a5c:	b580      	push	{r7, lr}
 8001a5e:	b082      	sub	sp, #8
 8001a60:	af00      	add	r7, sp, #0
 8001a62:	6078      	str	r0, [r7, #4]
  chMtxObjectInit(mp);
 8001a64:	6878      	ldr	r0, [r7, #4]
 8001a66:	f007 f9fc 	bl	8008e62 <chMtxObjectInit>
}
 8001a6a:	bf00      	nop
 8001a6c:	3708      	adds	r7, #8
 8001a6e:	46bd      	mov	sp, r7
 8001a70:	bd80      	pop	{r7, pc}

08001a72 <i2cInit>:
 * @note    This function is implicitly invoked by @p halInit(), there is
 *          no need to explicitly initialize the driver.
 *
 * @init
 */
void i2cInit(void) {
 8001a72:	b580      	push	{r7, lr}
 8001a74:	af00      	add	r7, sp, #0

  i2c_lld_init();
 8001a76:	f003 faa7 	bl	8004fc8 <i2c_lld_init>
}
 8001a7a:	bf00      	nop
 8001a7c:	bd80      	pop	{r7, pc}

08001a7e <i2cObjectInit>:
 *
 * @param[out] i2cp     pointer to the @p I2CDriver object
 *
 * @init
 */
void i2cObjectInit(I2CDriver *i2cp) {
 8001a7e:	b580      	push	{r7, lr}
 8001a80:	b082      	sub	sp, #8
 8001a82:	af00      	add	r7, sp, #0
 8001a84:	6078      	str	r0, [r7, #4]

  i2cp->state  = I2C_STOP;
 8001a86:	687b      	ldr	r3, [r7, #4]
 8001a88:	2201      	movs	r2, #1
 8001a8a:	701a      	strb	r2, [r3, #0]
  i2cp->config = NULL;
 8001a8c:	687b      	ldr	r3, [r7, #4]
 8001a8e:	2200      	movs	r2, #0
 8001a90:	605a      	str	r2, [r3, #4]

#if I2C_USE_MUTUAL_EXCLUSION == TRUE
  osalMutexObjectInit(&i2cp->mutex);
 8001a92:	687b      	ldr	r3, [r7, #4]
 8001a94:	330c      	adds	r3, #12
 8001a96:	4618      	mov	r0, r3
 8001a98:	f7ff ffe0 	bl	8001a5c <osalMutexObjectInit>
#endif

#if defined(I2C_DRIVER_EXT_INIT_HOOK)
  I2C_DRIVER_EXT_INIT_HOOK(i2cp);
#endif
}
 8001a9c:	bf00      	nop
 8001a9e:	3708      	adds	r7, #8
 8001aa0:	46bd      	mov	sp, r7
 8001aa2:	bd80      	pop	{r7, pc}

08001aa4 <mmcInit>:
 * @note    This function is implicitly invoked by @p halInit(), there is
 *          no need to explicitly initialize the driver.
 *
 * @init
 */
void mmcInit(void) {
 8001aa4:	b480      	push	{r7}
 8001aa6:	af00      	add	r7, sp, #0

}
 8001aa8:	bf00      	nop
 8001aaa:	46bd      	mov	sp, r7
 8001aac:	bc80      	pop	{r7}
 8001aae:	4770      	bx	lr

08001ab0 <chEvtObjectInit>:
 *
 * @param[in] esp       pointer to the @p event_source_t structure
 *
 * @init
 */
static inline void chEvtObjectInit(event_source_t *esp) {
 8001ab0:	b480      	push	{r7}
 8001ab2:	b083      	sub	sp, #12
 8001ab4:	af00      	add	r7, sp, #0
 8001ab6:	6078      	str	r0, [r7, #4]

  esp->next = (event_listener_t *)esp;
 8001ab8:	687b      	ldr	r3, [r7, #4]
 8001aba:	687a      	ldr	r2, [r7, #4]
 8001abc:	601a      	str	r2, [r3, #0]
}
 8001abe:	bf00      	nop
 8001ac0:	370c      	adds	r7, #12
 8001ac2:	46bd      	mov	sp, r7
 8001ac4:	bc80      	pop	{r7}
 8001ac6:	4770      	bx	lr

08001ac8 <osalEventObjectInit>:
static inline void osalEventObjectInit(event_source_t *esp) {
 8001ac8:	b580      	push	{r7, lr}
 8001aca:	b082      	sub	sp, #8
 8001acc:	af00      	add	r7, sp, #0
 8001ace:	6078      	str	r0, [r7, #4]
  chEvtObjectInit(esp);
 8001ad0:	6878      	ldr	r0, [r7, #4]
 8001ad2:	f7ff ffed 	bl	8001ab0 <chEvtObjectInit>
}
 8001ad6:	bf00      	nop
 8001ad8:	3708      	adds	r7, #8
 8001ada:	46bd      	mov	sp, r7
 8001adc:	bd80      	pop	{r7, pc}

08001ade <osalEventBroadcastFlagsI>:
                                            eventflags_t flags) {
 8001ade:	b580      	push	{r7, lr}
 8001ae0:	b082      	sub	sp, #8
 8001ae2:	af00      	add	r7, sp, #0
 8001ae4:	6078      	str	r0, [r7, #4]
 8001ae6:	6039      	str	r1, [r7, #0]
  chEvtBroadcastFlagsI(esp, flags);
 8001ae8:	6839      	ldr	r1, [r7, #0]
 8001aea:	6878      	ldr	r0, [r7, #4]
 8001aec:	f007 f9f7 	bl	8008ede <chEvtBroadcastFlagsI>
}
 8001af0:	bf00      	nop
 8001af2:	3708      	adds	r7, #8
 8001af4:	46bd      	mov	sp, r7
 8001af6:	bd80      	pop	{r7, pc}

08001af8 <_write>:
/*
 * Interface implementation, the following functions just invoke the equivalent
 * queue-level function or macro.
 */

static size_t _write(void *ip, const uint8_t *bp, size_t n) {
 8001af8:	b580      	push	{r7, lr}
 8001afa:	b084      	sub	sp, #16
 8001afc:	af00      	add	r7, sp, #0
 8001afe:	60f8      	str	r0, [r7, #12]
 8001b00:	60b9      	str	r1, [r7, #8]
 8001b02:	607a      	str	r2, [r7, #4]

  return oqWriteTimeout(&((SerialDriver *)ip)->oqueue, bp,
 8001b04:	68fb      	ldr	r3, [r7, #12]
 8001b06:	f103 0030 	add.w	r0, r3, #48	; 0x30
 8001b0a:	f04f 33ff 	mov.w	r3, #4294967295
 8001b0e:	687a      	ldr	r2, [r7, #4]
 8001b10:	68b9      	ldr	r1, [r7, #8]
 8001b12:	f7ff fea6 	bl	8001862 <oqWriteTimeout>
 8001b16:	4603      	mov	r3, r0
                        n, TIME_INFINITE);
}
 8001b18:	4618      	mov	r0, r3
 8001b1a:	3710      	adds	r7, #16
 8001b1c:	46bd      	mov	sp, r7
 8001b1e:	bd80      	pop	{r7, pc}

08001b20 <_read>:

static size_t _read(void *ip, uint8_t *bp, size_t n) {
 8001b20:	b580      	push	{r7, lr}
 8001b22:	b084      	sub	sp, #16
 8001b24:	af00      	add	r7, sp, #0
 8001b26:	60f8      	str	r0, [r7, #12]
 8001b28:	60b9      	str	r1, [r7, #8]
 8001b2a:	607a      	str	r2, [r7, #4]

  return iqReadTimeout(&((SerialDriver *)ip)->iqueue, bp,
 8001b2c:	68fb      	ldr	r3, [r7, #12]
 8001b2e:	f103 000c 	add.w	r0, r3, #12
 8001b32:	f04f 33ff 	mov.w	r3, #4294967295
 8001b36:	687a      	ldr	r2, [r7, #4]
 8001b38:	68b9      	ldr	r1, [r7, #8]
 8001b3a:	f7ff fdb0 	bl	800169e <iqReadTimeout>
 8001b3e:	4603      	mov	r3, r0
                       n, TIME_INFINITE);
}
 8001b40:	4618      	mov	r0, r3
 8001b42:	3710      	adds	r7, #16
 8001b44:	46bd      	mov	sp, r7
 8001b46:	bd80      	pop	{r7, pc}

08001b48 <_put>:

static msg_t _put(void *ip, uint8_t b) {
 8001b48:	b580      	push	{r7, lr}
 8001b4a:	b082      	sub	sp, #8
 8001b4c:	af00      	add	r7, sp, #0
 8001b4e:	6078      	str	r0, [r7, #4]
 8001b50:	460b      	mov	r3, r1
 8001b52:	70fb      	strb	r3, [r7, #3]

  return oqPutTimeout(&((SerialDriver *)ip)->oqueue, b, TIME_INFINITE);
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	3330      	adds	r3, #48	; 0x30
 8001b58:	78f9      	ldrb	r1, [r7, #3]
 8001b5a:	f04f 32ff 	mov.w	r2, #4294967295
 8001b5e:	4618      	mov	r0, r3
 8001b60:	f7ff fe03 	bl	800176a <oqPutTimeout>
 8001b64:	4603      	mov	r3, r0
}
 8001b66:	4618      	mov	r0, r3
 8001b68:	3708      	adds	r7, #8
 8001b6a:	46bd      	mov	sp, r7
 8001b6c:	bd80      	pop	{r7, pc}

08001b6e <_get>:

static msg_t _get(void *ip) {
 8001b6e:	b580      	push	{r7, lr}
 8001b70:	b082      	sub	sp, #8
 8001b72:	af00      	add	r7, sp, #0
 8001b74:	6078      	str	r0, [r7, #4]

  return iqGetTimeout(&((SerialDriver *)ip)->iqueue, TIME_INFINITE);
 8001b76:	687b      	ldr	r3, [r7, #4]
 8001b78:	330c      	adds	r3, #12
 8001b7a:	f04f 31ff 	mov.w	r1, #4294967295
 8001b7e:	4618      	mov	r0, r3
 8001b80:	f7ff fd4f 	bl	8001622 <iqGetTimeout>
 8001b84:	4603      	mov	r3, r0
}
 8001b86:	4618      	mov	r0, r3
 8001b88:	3708      	adds	r7, #8
 8001b8a:	46bd      	mov	sp, r7
 8001b8c:	bd80      	pop	{r7, pc}

08001b8e <_putt>:

static msg_t _putt(void *ip, uint8_t b, sysinterval_t timeout) {
 8001b8e:	b580      	push	{r7, lr}
 8001b90:	b084      	sub	sp, #16
 8001b92:	af00      	add	r7, sp, #0
 8001b94:	60f8      	str	r0, [r7, #12]
 8001b96:	460b      	mov	r3, r1
 8001b98:	607a      	str	r2, [r7, #4]
 8001b9a:	72fb      	strb	r3, [r7, #11]

  return oqPutTimeout(&((SerialDriver *)ip)->oqueue, b, timeout);
 8001b9c:	68fb      	ldr	r3, [r7, #12]
 8001b9e:	3330      	adds	r3, #48	; 0x30
 8001ba0:	7af9      	ldrb	r1, [r7, #11]
 8001ba2:	687a      	ldr	r2, [r7, #4]
 8001ba4:	4618      	mov	r0, r3
 8001ba6:	f7ff fde0 	bl	800176a <oqPutTimeout>
 8001baa:	4603      	mov	r3, r0
}
 8001bac:	4618      	mov	r0, r3
 8001bae:	3710      	adds	r7, #16
 8001bb0:	46bd      	mov	sp, r7
 8001bb2:	bd80      	pop	{r7, pc}

08001bb4 <_gett>:

static msg_t _gett(void *ip, sysinterval_t timeout) {
 8001bb4:	b580      	push	{r7, lr}
 8001bb6:	b082      	sub	sp, #8
 8001bb8:	af00      	add	r7, sp, #0
 8001bba:	6078      	str	r0, [r7, #4]
 8001bbc:	6039      	str	r1, [r7, #0]

  return iqGetTimeout(&((SerialDriver *)ip)->iqueue, timeout);
 8001bbe:	687b      	ldr	r3, [r7, #4]
 8001bc0:	330c      	adds	r3, #12
 8001bc2:	6839      	ldr	r1, [r7, #0]
 8001bc4:	4618      	mov	r0, r3
 8001bc6:	f7ff fd2c 	bl	8001622 <iqGetTimeout>
 8001bca:	4603      	mov	r3, r0
}
 8001bcc:	4618      	mov	r0, r3
 8001bce:	3708      	adds	r7, #8
 8001bd0:	46bd      	mov	sp, r7
 8001bd2:	bd80      	pop	{r7, pc}

08001bd4 <_writet>:

static size_t _writet(void *ip, const uint8_t *bp, size_t n,
                      sysinterval_t timeout) {
 8001bd4:	b580      	push	{r7, lr}
 8001bd6:	b084      	sub	sp, #16
 8001bd8:	af00      	add	r7, sp, #0
 8001bda:	60f8      	str	r0, [r7, #12]
 8001bdc:	60b9      	str	r1, [r7, #8]
 8001bde:	607a      	str	r2, [r7, #4]
 8001be0:	603b      	str	r3, [r7, #0]

  return oqWriteTimeout(&((SerialDriver *)ip)->oqueue, bp, n, timeout);
 8001be2:	68fb      	ldr	r3, [r7, #12]
 8001be4:	f103 0030 	add.w	r0, r3, #48	; 0x30
 8001be8:	683b      	ldr	r3, [r7, #0]
 8001bea:	687a      	ldr	r2, [r7, #4]
 8001bec:	68b9      	ldr	r1, [r7, #8]
 8001bee:	f7ff fe38 	bl	8001862 <oqWriteTimeout>
 8001bf2:	4603      	mov	r3, r0
}
 8001bf4:	4618      	mov	r0, r3
 8001bf6:	3710      	adds	r7, #16
 8001bf8:	46bd      	mov	sp, r7
 8001bfa:	bd80      	pop	{r7, pc}

08001bfc <_readt>:

static size_t _readt(void *ip, uint8_t *bp, size_t n,
                     sysinterval_t timeout) {
 8001bfc:	b580      	push	{r7, lr}
 8001bfe:	b084      	sub	sp, #16
 8001c00:	af00      	add	r7, sp, #0
 8001c02:	60f8      	str	r0, [r7, #12]
 8001c04:	60b9      	str	r1, [r7, #8]
 8001c06:	607a      	str	r2, [r7, #4]
 8001c08:	603b      	str	r3, [r7, #0]

  return iqReadTimeout(&((SerialDriver *)ip)->iqueue, bp, n, timeout);
 8001c0a:	68fb      	ldr	r3, [r7, #12]
 8001c0c:	f103 000c 	add.w	r0, r3, #12
 8001c10:	683b      	ldr	r3, [r7, #0]
 8001c12:	687a      	ldr	r2, [r7, #4]
 8001c14:	68b9      	ldr	r1, [r7, #8]
 8001c16:	f7ff fd42 	bl	800169e <iqReadTimeout>
 8001c1a:	4603      	mov	r3, r0
}
 8001c1c:	4618      	mov	r0, r3
 8001c1e:	3710      	adds	r7, #16
 8001c20:	46bd      	mov	sp, r7
 8001c22:	bd80      	pop	{r7, pc}

08001c24 <_ctl>:

static msg_t _ctl(void *ip, unsigned int operation, void *arg) {
 8001c24:	b480      	push	{r7}
 8001c26:	b087      	sub	sp, #28
 8001c28:	af00      	add	r7, sp, #0
 8001c2a:	60f8      	str	r0, [r7, #12]
 8001c2c:	60b9      	str	r1, [r7, #8]
 8001c2e:	607a      	str	r2, [r7, #4]
  SerialDriver *sdp = (SerialDriver *)ip;
 8001c30:	68fb      	ldr	r3, [r7, #12]
 8001c32:	617b      	str	r3, [r7, #20]

  osalDbgCheck(sdp != NULL);

  switch (operation) {
 8001c34:	68bb      	ldr	r3, [r7, #8]
 8001c36:	2b00      	cmp	r3, #0
 8001c38:	d003      	beq.n	8001c42 <_ctl+0x1e>
 8001c3a:	68bb      	ldr	r3, [r7, #8]
 8001c3c:	2b01      	cmp	r3, #1
 8001c3e:	d103      	bne.n	8001c48 <_ctl+0x24>
  case CHN_CTL_NOP:
    osalDbgCheck(arg == NULL);
    break;
 8001c40:	e005      	b.n	8001c4e <_ctl+0x2a>
  case CHN_CTL_INVALID:
    return HAL_RET_UNKNOWN_CTL;
 8001c42:	f06f 0313 	mvn.w	r3, #19
 8001c46:	e003      	b.n	8001c50 <_ctl+0x2c>
  default:
#if defined(SD_LLD_IMPLEMENTS_CTL)
    /* Delegating to the LLD if supported.*/
    return sd_lld_control(sdp, operation, arg);
#else
    return HAL_RET_UNKNOWN_CTL;
 8001c48:	f06f 0313 	mvn.w	r3, #19
 8001c4c:	e000      	b.n	8001c50 <_ctl+0x2c>
#endif
  }
  return HAL_RET_SUCCESS;
 8001c4e:	2300      	movs	r3, #0
}
 8001c50:	4618      	mov	r0, r3
 8001c52:	371c      	adds	r7, #28
 8001c54:	46bd      	mov	sp, r7
 8001c56:	bc80      	pop	{r7}
 8001c58:	4770      	bx	lr

08001c5a <sdInit>:
 * @note    This function is implicitly invoked by @p halInit(), there is
 *          no need to explicitly initialize the driver.
 *
 * @init
 */
void sdInit(void) {
 8001c5a:	b580      	push	{r7, lr}
 8001c5c:	af00      	add	r7, sp, #0

  sd_lld_init();
 8001c5e:	f005 fc65 	bl	800752c <sd_lld_init>
}
 8001c62:	bf00      	nop
 8001c64:	bd80      	pop	{r7, pc}
	...

08001c68 <sdObjectInit>:
  sdp->state = SD_STOP;
  iqObjectInit(&sdp->iqueue, sdp->ib, SERIAL_BUFFERS_SIZE, inotify, sdp);
  oqObjectInit(&sdp->oqueue, sdp->ob, SERIAL_BUFFERS_SIZE, onotify, sdp);
}
#else
void sdObjectInit(SerialDriver *sdp) {
 8001c68:	b580      	push	{r7, lr}
 8001c6a:	b082      	sub	sp, #8
 8001c6c:	af00      	add	r7, sp, #0
 8001c6e:	6078      	str	r0, [r7, #4]

  sdp->vmt = &vmt;
 8001c70:	687b      	ldr	r3, [r7, #4]
 8001c72:	4a07      	ldr	r2, [pc, #28]	; (8001c90 <sdObjectInit+0x28>)
 8001c74:	601a      	str	r2, [r3, #0]
  osalEventObjectInit(&sdp->event);
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	3304      	adds	r3, #4
 8001c7a:	4618      	mov	r0, r3
 8001c7c:	f7ff ff24 	bl	8001ac8 <osalEventObjectInit>
  sdp->state = SD_STOP;
 8001c80:	687b      	ldr	r3, [r7, #4]
 8001c82:	2201      	movs	r2, #1
 8001c84:	721a      	strb	r2, [r3, #8]
}
 8001c86:	bf00      	nop
 8001c88:	3708      	adds	r7, #8
 8001c8a:	46bd      	mov	sp, r7
 8001c8c:	bd80      	pop	{r7, pc}
 8001c8e:	bf00      	nop
 8001c90:	0800fe88 	.word	0x0800fe88

08001c94 <sdIncomingDataI>:
 * @param[in] sdp       pointer to a @p SerialDriver structure
 * @param[in] b         the byte to be written in the driver's Input Queue
 *
 * @iclass
 */
void sdIncomingDataI(SerialDriver *sdp, uint8_t b) {
 8001c94:	b580      	push	{r7, lr}
 8001c96:	b082      	sub	sp, #8
 8001c98:	af00      	add	r7, sp, #0
 8001c9a:	6078      	str	r0, [r7, #4]
 8001c9c:	460b      	mov	r3, r1
 8001c9e:	70fb      	strb	r3, [r7, #3]

  osalDbgCheckClassI();
  osalDbgCheck(sdp != NULL);

  if (iqIsEmptyI(&sdp->iqueue))
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	695b      	ldr	r3, [r3, #20]
 8001ca4:	2b00      	cmp	r3, #0
 8001ca6:	d105      	bne.n	8001cb4 <sdIncomingDataI+0x20>
    chnAddFlagsI(sdp, CHN_INPUT_AVAILABLE);
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	3304      	adds	r3, #4
 8001cac:	2104      	movs	r1, #4
 8001cae:	4618      	mov	r0, r3
 8001cb0:	f7ff ff15 	bl	8001ade <osalEventBroadcastFlagsI>
  if (iqPutI(&sdp->iqueue, b) < MSG_OK)
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	330c      	adds	r3, #12
 8001cb8:	78fa      	ldrb	r2, [r7, #3]
 8001cba:	4611      	mov	r1, r2
 8001cbc:	4618      	mov	r0, r3
 8001cbe:	f7ff fc72 	bl	80015a6 <iqPutI>
 8001cc2:	4603      	mov	r3, r0
 8001cc4:	2b00      	cmp	r3, #0
 8001cc6:	da06      	bge.n	8001cd6 <sdIncomingDataI+0x42>
    chnAddFlagsI(sdp, SD_QUEUE_FULL_ERROR);
 8001cc8:	687b      	ldr	r3, [r7, #4]
 8001cca:	3304      	adds	r3, #4
 8001ccc:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001cd0:	4618      	mov	r0, r3
 8001cd2:	f7ff ff04 	bl	8001ade <osalEventBroadcastFlagsI>
}
 8001cd6:	bf00      	nop
 8001cd8:	3708      	adds	r7, #8
 8001cda:	46bd      	mov	sp, r7
 8001cdc:	bd80      	pop	{r7, pc}

08001cde <chSysLock>:
static inline void chSysLock(void) {
 8001cde:	b480      	push	{r7}
 8001ce0:	b083      	sub	sp, #12
 8001ce2:	af00      	add	r7, sp, #0
 8001ce4:	2330      	movs	r3, #48	; 0x30
 8001ce6:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	f383 8811 	msr	BASEPRI, r3
}
 8001cee:	bf00      	nop
}
 8001cf0:	bf00      	nop
}
 8001cf2:	bf00      	nop
 8001cf4:	370c      	adds	r7, #12
 8001cf6:	46bd      	mov	sp, r7
 8001cf8:	bc80      	pop	{r7}
 8001cfa:	4770      	bx	lr

08001cfc <chSysUnlock>:
static inline void chSysUnlock(void) {
 8001cfc:	b480      	push	{r7}
 8001cfe:	b083      	sub	sp, #12
 8001d00:	af00      	add	r7, sp, #0
 8001d02:	2300      	movs	r3, #0
 8001d04:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 8001d06:	687b      	ldr	r3, [r7, #4]
 8001d08:	f383 8811 	msr	BASEPRI, r3
}
 8001d0c:	bf00      	nop
}
 8001d0e:	bf00      	nop
}
 8001d10:	bf00      	nop
 8001d12:	370c      	adds	r7, #12
 8001d14:	46bd      	mov	sp, r7
 8001d16:	bc80      	pop	{r7}
 8001d18:	4770      	bx	lr

08001d1a <osalSysLock>:
static inline void osalSysLock(void) {
 8001d1a:	b580      	push	{r7, lr}
 8001d1c:	af00      	add	r7, sp, #0
  chSysLock();
 8001d1e:	f7ff ffde 	bl	8001cde <chSysLock>
}
 8001d22:	bf00      	nop
 8001d24:	bd80      	pop	{r7, pc}

08001d26 <osalSysUnlock>:
static inline void osalSysUnlock(void) {
 8001d26:	b580      	push	{r7, lr}
 8001d28:	af00      	add	r7, sp, #0
  chSysUnlock();
 8001d2a:	f7ff ffe7 	bl	8001cfc <chSysUnlock>
}
 8001d2e:	bf00      	nop
 8001d30:	bd80      	pop	{r7, pc}

08001d32 <osalMutexObjectInit>:
static inline void osalMutexObjectInit(mutex_t *mp) {
 8001d32:	b580      	push	{r7, lr}
 8001d34:	b082      	sub	sp, #8
 8001d36:	af00      	add	r7, sp, #0
 8001d38:	6078      	str	r0, [r7, #4]
  chMtxObjectInit(mp);
 8001d3a:	6878      	ldr	r0, [r7, #4]
 8001d3c:	f007 f891 	bl	8008e62 <chMtxObjectInit>
}
 8001d40:	bf00      	nop
 8001d42:	3708      	adds	r7, #8
 8001d44:	46bd      	mov	sp, r7
 8001d46:	bd80      	pop	{r7, pc}

08001d48 <spiInit>:
 * @note    This function is implicitly invoked by @p halInit(), there is
 *          no need to explicitly initialize the driver.
 *
 * @init
 */
void spiInit(void) {
 8001d48:	b580      	push	{r7, lr}
 8001d4a:	af00      	add	r7, sp, #0

  spi_lld_init();
 8001d4c:	f004 ffe6 	bl	8006d1c <spi_lld_init>
}
 8001d50:	bf00      	nop
 8001d52:	bd80      	pop	{r7, pc}

08001d54 <spiObjectInit>:
 *
 * @param[out] spip             pointer to the @p SPIDriver object
 *
 * @init
 */
void spiObjectInit(SPIDriver *spip) {
 8001d54:	b580      	push	{r7, lr}
 8001d56:	b082      	sub	sp, #8
 8001d58:	af00      	add	r7, sp, #0
 8001d5a:	6078      	str	r0, [r7, #4]

  spip->state           = SPI_STOP;
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	2201      	movs	r2, #1
 8001d60:	701a      	strb	r2, [r3, #0]
  spip->config          = NULL;
 8001d62:	687b      	ldr	r3, [r7, #4]
 8001d64:	2200      	movs	r2, #0
 8001d66:	605a      	str	r2, [r3, #4]
#if SPI_USE_SYNCHRONIZATION == TRUE
  spip->sync_transfer   = NULL;
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	2200      	movs	r2, #0
 8001d6c:	609a      	str	r2, [r3, #8]
#endif
#if SPI_USE_MUTUAL_EXCLUSION == TRUE
  osalMutexObjectInit(&spip->mutex);
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	330c      	adds	r3, #12
 8001d72:	4618      	mov	r0, r3
 8001d74:	f7ff ffdd 	bl	8001d32 <osalMutexObjectInit>
#endif
#if defined(SPI_DRIVER_EXT_INIT_HOOK)
  SPI_DRIVER_EXT_INIT_HOOK(spip);
#endif
}
 8001d78:	bf00      	nop
 8001d7a:	3708      	adds	r7, #8
 8001d7c:	46bd      	mov	sp, r7
 8001d7e:	bd80      	pop	{r7, pc}

08001d80 <spiStart>:
 * @param[in] config            pointer to the @p SPIConfig object
 * @return                      The operation status.
 *
 * @api
 */
msg_t spiStart(SPIDriver *spip, const SPIConfig *config) {
 8001d80:	b580      	push	{r7, lr}
 8001d82:	b084      	sub	sp, #16
 8001d84:	af00      	add	r7, sp, #0
 8001d86:	6078      	str	r0, [r7, #4]
 8001d88:	6039      	str	r1, [r7, #0]
  msg_t msg;

  osalDbgCheck((spip != NULL) && (config != NULL));

  osalSysLock();
 8001d8a:	f7ff ffc6 	bl	8001d1a <osalSysLock>
  osalDbgAssert((spip->state == SPI_STOP) || (spip->state == SPI_READY),
                "invalid state");

  spip->config = config;
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	683a      	ldr	r2, [r7, #0]
 8001d92:	605a      	str	r2, [r3, #4]

  msg = spi_lld_start(spip);
 8001d94:	6878      	ldr	r0, [r7, #4]
 8001d96:	f005 f861 	bl	8006e5c <spi_lld_start>
 8001d9a:	60f8      	str	r0, [r7, #12]
  if (msg == HAL_RET_SUCCESS) {
 8001d9c:	68fb      	ldr	r3, [r7, #12]
 8001d9e:	2b00      	cmp	r3, #0
 8001da0:	d103      	bne.n	8001daa <spiStart+0x2a>
    spip->state = SPI_READY;
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	2202      	movs	r2, #2
 8001da6:	701a      	strb	r2, [r3, #0]
 8001da8:	e002      	b.n	8001db0 <spiStart+0x30>
  }
  else {
    spip->state = SPI_STOP;
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	2201      	movs	r2, #1
 8001dae:	701a      	strb	r2, [r3, #0]
  }

  osalSysUnlock();
 8001db0:	f7ff ffb9 	bl	8001d26 <osalSysUnlock>

#if SPI_USE_ASSERT_ON_ERROR == TRUE
  osalDbgAssert(msg == HAL_RET_SUCCESS, "function failed");
#endif

  return msg;
 8001db4:	68fb      	ldr	r3, [r7, #12]
}
 8001db6:	4618      	mov	r0, r3
 8001db8:	3710      	adds	r7, #16
 8001dba:	46bd      	mov	sp, r7
 8001dbc:	bd80      	pop	{r7, pc}

08001dbe <chSysLockFromISR>:
 *          not be limited to disabling interrupts.
 * @note    This API must be invoked exclusively from interrupt handlers.
 *
 * @special
 */
static inline void chSysLockFromISR(void) {
 8001dbe:	b480      	push	{r7}
 8001dc0:	b083      	sub	sp, #12
 8001dc2:	af00      	add	r7, sp, #0
 8001dc4:	2330      	movs	r3, #48	; 0x30
 8001dc6:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	f383 8811 	msr	BASEPRI, r3
}
 8001dce:	bf00      	nop
}
 8001dd0:	bf00      	nop
 * @note    Same as @p port_lock() in this port.
 */
__STATIC_FORCEINLINE void port_lock_from_isr(void) {

  port_lock();
}
 8001dd2:	bf00      	nop

  port_lock_from_isr();
  __stats_start_measure_crit_isr();
  __dbg_check_lock_from_isr();
}
 8001dd4:	bf00      	nop
 8001dd6:	370c      	adds	r7, #12
 8001dd8:	46bd      	mov	sp, r7
 8001dda:	bc80      	pop	{r7}
 8001ddc:	4770      	bx	lr

08001dde <chSysUnlockFromISR>:
 *          not be limited to enabling interrupts.
 * @note    This API must be invoked exclusively from interrupt handlers.
 *
 * @special
 */
static inline void chSysUnlockFromISR(void) {
 8001dde:	b480      	push	{r7}
 8001de0:	b083      	sub	sp, #12
 8001de2:	af00      	add	r7, sp, #0
 8001de4:	2300      	movs	r3, #0
 8001de6:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	f383 8811 	msr	BASEPRI, r3
}
 8001dee:	bf00      	nop
}
 8001df0:	bf00      	nop
 * @note    Same as @p port_unlock() in this port.
 */
__STATIC_FORCEINLINE void port_unlock_from_isr(void) {

  port_unlock();
}
 8001df2:	bf00      	nop

  __dbg_check_unlock_from_isr();
  __stats_stop_measure_crit_isr();
  port_unlock_from_isr();
}
 8001df4:	bf00      	nop
 8001df6:	370c      	adds	r7, #12
 8001df8:	46bd      	mov	sp, r7
 8001dfa:	bc80      	pop	{r7}
 8001dfc:	4770      	bx	lr

08001dfe <osalSysLockFromISR>:
static inline void osalSysLockFromISR(void) {
 8001dfe:	b580      	push	{r7, lr}
 8001e00:	af00      	add	r7, sp, #0
  chSysLockFromISR();
 8001e02:	f7ff ffdc 	bl	8001dbe <chSysLockFromISR>
}
 8001e06:	bf00      	nop
 8001e08:	bd80      	pop	{r7, pc}

08001e0a <osalSysUnlockFromISR>:
static inline void osalSysUnlockFromISR(void) {
 8001e0a:	b580      	push	{r7, lr}
 8001e0c:	af00      	add	r7, sp, #0
  chSysUnlockFromISR();
 8001e0e:	f7ff ffe6 	bl	8001dde <chSysUnlockFromISR>
}
 8001e12:	bf00      	nop
 8001e14:	bd80      	pop	{r7, pc}

08001e16 <get_hword>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static uint16_t get_hword(uint8_t *p) {
 8001e16:	b480      	push	{r7}
 8001e18:	b085      	sub	sp, #20
 8001e1a:	af00      	add	r7, sp, #0
 8001e1c:	6078      	str	r0, [r7, #4]
  uint16_t hw;

  hw  = (uint16_t)*p++;
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	1c5a      	adds	r2, r3, #1
 8001e22:	607a      	str	r2, [r7, #4]
 8001e24:	781b      	ldrb	r3, [r3, #0]
 8001e26:	81fb      	strh	r3, [r7, #14]
  hw |= (uint16_t)*p << 8U;
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	781b      	ldrb	r3, [r3, #0]
 8001e2c:	021b      	lsls	r3, r3, #8
 8001e2e:	b21a      	sxth	r2, r3
 8001e30:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001e34:	4313      	orrs	r3, r2
 8001e36:	b21b      	sxth	r3, r3
 8001e38:	81fb      	strh	r3, [r7, #14]
  return hw;
 8001e3a:	89fb      	ldrh	r3, [r7, #14]
}
 8001e3c:	4618      	mov	r0, r3
 8001e3e:	3714      	adds	r7, #20
 8001e40:	46bd      	mov	sp, r7
 8001e42:	bc80      	pop	{r7}
 8001e44:	4770      	bx	lr

08001e46 <set_address>:
/**
 * @brief  SET ADDRESS transaction callback.
 *
 * @param[in] usbp      pointer to the @p USBDriver object
 */
static void set_address(USBDriver *usbp) {
 8001e46:	b580      	push	{r7, lr}
 8001e48:	b082      	sub	sp, #8
 8001e4a:	af00      	add	r7, sp, #0
 8001e4c:	6078      	str	r0, [r7, #4]

  usbp->address = usbp->setup[2];
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	f893 2082 	ldrb.w	r2, [r3, #130]	; 0x82
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	f883 208a 	strb.w	r2, [r3, #138]	; 0x8a
  usb_lld_set_address(usbp);
 8001e5a:	6878      	ldr	r0, [r7, #4]
 8001e5c:	f003 ffb6 	bl	8005dcc <usb_lld_set_address>
  _usb_isr_invoke_event_cb(usbp, USB_EVENT_ADDRESS);
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	685b      	ldr	r3, [r3, #4]
 8001e64:	681b      	ldr	r3, [r3, #0]
 8001e66:	2b00      	cmp	r3, #0
 8001e68:	d005      	beq.n	8001e76 <set_address+0x30>
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	685b      	ldr	r3, [r3, #4]
 8001e6e:	681b      	ldr	r3, [r3, #0]
 8001e70:	2101      	movs	r1, #1
 8001e72:	6878      	ldr	r0, [r7, #4]
 8001e74:	4798      	blx	r3
  usbp->state = USB_SELECTED;
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	2203      	movs	r2, #3
 8001e7a:	701a      	strb	r2, [r3, #0]
}
 8001e7c:	bf00      	nop
 8001e7e:	3708      	adds	r7, #8
 8001e80:	46bd      	mov	sp, r7
 8001e82:	bd80      	pop	{r7, pc}

08001e84 <default_handler>:
 * @param[in] usbp      pointer to the @p USBDriver object
 * @return              The request handling exit code.
 * @retval false        Request not recognized by the handler or error.
 * @retval true         Request handled.
 */
static bool default_handler(USBDriver *usbp) {
 8001e84:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001e86:	b085      	sub	sp, #20
 8001e88:	af00      	add	r7, sp, #0
 8001e8a:	6078      	str	r0, [r7, #4]
  const USBDescriptor *dp;

  /* Decoding the request.*/
  switch ((((uint32_t)usbp->setup[0] & (USB_RTYPE_RECIPIENT_MASK |
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8001e92:	f003 027f 	and.w	r2, r3, #127	; 0x7f
                                        USB_RTYPE_TYPE_MASK)) |
           ((uint32_t)usbp->setup[1] << 8U))) {
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
 8001e9c:	021b      	lsls	r3, r3, #8
                                        USB_RTYPE_TYPE_MASK)) |
 8001e9e:	4313      	orrs	r3, r2
  switch ((((uint32_t)usbp->setup[0] & (USB_RTYPE_RECIPIENT_MASK |
 8001ea0:	f640 4202 	movw	r2, #3074	; 0xc02
 8001ea4:	4293      	cmp	r3, r2
 8001ea6:	f000 8120 	beq.w	80020ea <default_handler+0x266>
 8001eaa:	f640 4202 	movw	r2, #3074	; 0xc02
 8001eae:	4293      	cmp	r3, r2
 8001eb0:	f200 81e4 	bhi.w	800227c <default_handler+0x3f8>
 8001eb4:	f5b3 6f10 	cmp.w	r3, #2304	; 0x900
 8001eb8:	f000 80d6 	beq.w	8002068 <default_handler+0x1e4>
 8001ebc:	f5b3 6f10 	cmp.w	r3, #2304	; 0x900
 8001ec0:	f200 81dc 	bhi.w	800227c <default_handler+0x3f8>
 8001ec4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8001ec8:	f000 80c1 	beq.w	800204e <default_handler+0x1ca>
 8001ecc:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8001ed0:	f200 81d4 	bhi.w	800227c <default_handler+0x3f8>
 8001ed4:	f240 6201 	movw	r2, #1537	; 0x601
 8001ed8:	4293      	cmp	r3, r2
 8001eda:	f200 81cf 	bhi.w	800227c <default_handler+0x3f8>
 8001ede:	f5b3 6fc0 	cmp.w	r3, #1536	; 0x600
 8001ee2:	f080 808e 	bcs.w	8002002 <default_handler+0x17e>
 8001ee6:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 8001eea:	d072      	beq.n	8001fd2 <default_handler+0x14e>
 8001eec:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 8001ef0:	f200 81c4 	bhi.w	800227c <default_handler+0x3f8>
 8001ef4:	f240 3202 	movw	r2, #770	; 0x302
 8001ef8:	4293      	cmp	r3, r2
 8001efa:	f000 818b 	beq.w	8002214 <default_handler+0x390>
 8001efe:	f240 3202 	movw	r2, #770	; 0x302
 8001f02:	4293      	cmp	r3, r2
 8001f04:	f200 81ba 	bhi.w	800227c <default_handler+0x3f8>
 8001f08:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8001f0c:	d046      	beq.n	8001f9c <default_handler+0x118>
 8001f0e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8001f12:	f200 81b3 	bhi.w	800227c <default_handler+0x3f8>
 8001f16:	f5b3 7f81 	cmp.w	r3, #258	; 0x102
 8001f1a:	f000 8147 	beq.w	80021ac <default_handler+0x328>
 8001f1e:	f5b3 7f81 	cmp.w	r3, #258	; 0x102
 8001f22:	f200 81ab 	bhi.w	800227c <default_handler+0x3f8>
 8001f26:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001f2a:	d01c      	beq.n	8001f66 <default_handler+0xe2>
 8001f2c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001f30:	f200 81a4 	bhi.w	800227c <default_handler+0x3f8>
 8001f34:	2b02      	cmp	r3, #2
 8001f36:	f000 80e3 	beq.w	8002100 <default_handler+0x27c>
 8001f3a:	2b02      	cmp	r3, #2
 8001f3c:	f200 819e 	bhi.w	800227c <default_handler+0x3f8>
 8001f40:	2b00      	cmp	r3, #0
 8001f42:	d003      	beq.n	8001f4c <default_handler+0xc8>
 8001f44:	2b01      	cmp	r3, #1
 8001f46:	f000 80d0 	beq.w	80020ea <default_handler+0x266>
 8001f4a:	e197      	b.n	800227c <default_handler+0x3f8>
  case (uint32_t)USB_RTYPE_RECIPIENT_DEVICE | ((uint32_t)USB_REQ_GET_STATUS << 8):
    /* Just returns the current status word.*/
    usbSetupTransfer(usbp, (uint8_t *)&usbp->status, 2, NULL);
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	f103 0288 	add.w	r2, r3, #136	; 0x88
 8001f52:	687b      	ldr	r3, [r7, #4]
 8001f54:	675a      	str	r2, [r3, #116]	; 0x74
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	2202      	movs	r2, #2
 8001f5a:	679a      	str	r2, [r3, #120]	; 0x78
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	2200      	movs	r2, #0
 8001f60:	67da      	str	r2, [r3, #124]	; 0x7c
    return true;
 8001f62:	2301      	movs	r3, #1
 8001f64:	e18b      	b.n	800227e <default_handler+0x3fa>
  case (uint32_t)USB_RTYPE_RECIPIENT_DEVICE | ((uint32_t)USB_REQ_CLEAR_FEATURE << 8):
    /* Only the DEVICE_REMOTE_WAKEUP is handled here, any other feature
       number is handled as an error.*/
    if (usbp->setup[2] == USB_FEATURE_DEVICE_REMOTE_WAKEUP) {
 8001f66:	687b      	ldr	r3, [r7, #4]
 8001f68:	f893 3082 	ldrb.w	r3, [r3, #130]	; 0x82
 8001f6c:	2b01      	cmp	r3, #1
 8001f6e:	d113      	bne.n	8001f98 <default_handler+0x114>
      usbp->status &= ~2U;
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	f8b3 3088 	ldrh.w	r3, [r3, #136]	; 0x88
 8001f76:	f023 0302 	bic.w	r3, r3, #2
 8001f7a:	b29a      	uxth	r2, r3
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	f8a3 2088 	strh.w	r2, [r3, #136]	; 0x88
      usbSetupTransfer(usbp, NULL, 0, NULL);
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	2200      	movs	r2, #0
 8001f86:	675a      	str	r2, [r3, #116]	; 0x74
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	2200      	movs	r2, #0
 8001f8c:	679a      	str	r2, [r3, #120]	; 0x78
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	2200      	movs	r2, #0
 8001f92:	67da      	str	r2, [r3, #124]	; 0x7c
      return true;
 8001f94:	2301      	movs	r3, #1
 8001f96:	e172      	b.n	800227e <default_handler+0x3fa>
    }
    return false;
 8001f98:	2300      	movs	r3, #0
 8001f9a:	e170      	b.n	800227e <default_handler+0x3fa>
  case (uint32_t)USB_RTYPE_RECIPIENT_DEVICE | ((uint32_t)USB_REQ_SET_FEATURE << 8):
    /* Only the DEVICE_REMOTE_WAKEUP is handled here, any other feature
       number is handled as an error.*/
    if (usbp->setup[2] == USB_FEATURE_DEVICE_REMOTE_WAKEUP) {
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	f893 3082 	ldrb.w	r3, [r3, #130]	; 0x82
 8001fa2:	2b01      	cmp	r3, #1
 8001fa4:	d113      	bne.n	8001fce <default_handler+0x14a>
      usbp->status |= 2U;
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	f8b3 3088 	ldrh.w	r3, [r3, #136]	; 0x88
 8001fac:	f043 0302 	orr.w	r3, r3, #2
 8001fb0:	b29a      	uxth	r2, r3
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	f8a3 2088 	strh.w	r2, [r3, #136]	; 0x88
      usbSetupTransfer(usbp, NULL, 0, NULL);
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	2200      	movs	r2, #0
 8001fbc:	675a      	str	r2, [r3, #116]	; 0x74
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	2200      	movs	r2, #0
 8001fc2:	679a      	str	r2, [r3, #120]	; 0x78
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	2200      	movs	r2, #0
 8001fc8:	67da      	str	r2, [r3, #124]	; 0x7c
      return true;
 8001fca:	2301      	movs	r3, #1
 8001fcc:	e157      	b.n	800227e <default_handler+0x3fa>
    }
    return false;
 8001fce:	2300      	movs	r3, #0
 8001fd0:	e155      	b.n	800227e <default_handler+0x3fa>
  case (uint32_t)USB_RTYPE_RECIPIENT_DEVICE | ((uint32_t)USB_REQ_SET_ADDRESS << 8):
    /* The SET_ADDRESS handling can be performed here or postponed after
       the status packed depending on the USB_SET_ADDRESS_MODE low
       driver setting.*/
#if USB_SET_ADDRESS_MODE == USB_EARLY_SET_ADDRESS
    if ((usbp->setup[0] == USB_RTYPE_RECIPIENT_DEVICE) &&
 8001fd2:	687b      	ldr	r3, [r7, #4]
 8001fd4:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8001fd8:	2b00      	cmp	r3, #0
 8001fda:	d107      	bne.n	8001fec <default_handler+0x168>
        (usbp->setup[1] == USB_REQ_SET_ADDRESS)) {
 8001fdc:	687b      	ldr	r3, [r7, #4]
 8001fde:	f893 3081 	ldrb.w	r3, [r3, #129]	; 0x81
    if ((usbp->setup[0] == USB_RTYPE_RECIPIENT_DEVICE) &&
 8001fe2:	2b05      	cmp	r3, #5
 8001fe4:	d102      	bne.n	8001fec <default_handler+0x168>
      set_address(usbp);
 8001fe6:	6878      	ldr	r0, [r7, #4]
 8001fe8:	f7ff ff2d 	bl	8001e46 <set_address>
    }
    usbSetupTransfer(usbp, NULL, 0, NULL);
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	2200      	movs	r2, #0
 8001ff0:	675a      	str	r2, [r3, #116]	; 0x74
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	2200      	movs	r2, #0
 8001ff6:	679a      	str	r2, [r3, #120]	; 0x78
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	2200      	movs	r2, #0
 8001ffc:	67da      	str	r2, [r3, #124]	; 0x7c
#else
    usbSetupTransfer(usbp, NULL, 0, set_address);
#endif
    return true;
 8001ffe:	2301      	movs	r3, #1
 8002000:	e13d      	b.n	800227e <default_handler+0x3fa>
  case (uint32_t)USB_RTYPE_RECIPIENT_DEVICE | ((uint32_t)USB_REQ_GET_DESCRIPTOR << 8):
  case (uint32_t)USB_RTYPE_RECIPIENT_INTERFACE | ((uint32_t)USB_REQ_GET_DESCRIPTOR << 8):
    /* Handling descriptor requests from the host.*/
    dp = usbp->config->get_descriptor_cb(usbp, usbp->setup[3],
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	685b      	ldr	r3, [r3, #4]
 8002006:	685c      	ldr	r4, [r3, #4]
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	f893 5083 	ldrb.w	r5, [r3, #131]	; 0x83
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	f893 6082 	ldrb.w	r6, [r3, #130]	; 0x82
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	3384      	adds	r3, #132	; 0x84
 8002018:	4618      	mov	r0, r3
 800201a:	f7ff fefc 	bl	8001e16 <get_hword>
 800201e:	4603      	mov	r3, r0
 8002020:	4632      	mov	r2, r6
 8002022:	4629      	mov	r1, r5
 8002024:	6878      	ldr	r0, [r7, #4]
 8002026:	47a0      	blx	r4
 8002028:	60f8      	str	r0, [r7, #12]
                                         usbp->setup[2],
                                         get_hword(&usbp->setup[4]));
    if (dp == NULL) {
 800202a:	68fb      	ldr	r3, [r7, #12]
 800202c:	2b00      	cmp	r3, #0
 800202e:	d101      	bne.n	8002034 <default_handler+0x1b0>
      return false;
 8002030:	2300      	movs	r3, #0
 8002032:	e124      	b.n	800227e <default_handler+0x3fa>
    }
    /*lint -save -e9005 [11.8] Removing const is fine.*/
    usbSetupTransfer(usbp, (uint8_t *)dp->ud_string, dp->ud_size, NULL);
 8002034:	68fb      	ldr	r3, [r7, #12]
 8002036:	685a      	ldr	r2, [r3, #4]
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	675a      	str	r2, [r3, #116]	; 0x74
 800203c:	68fb      	ldr	r3, [r7, #12]
 800203e:	681a      	ldr	r2, [r3, #0]
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	679a      	str	r2, [r3, #120]	; 0x78
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	2200      	movs	r2, #0
 8002048:	67da      	str	r2, [r3, #124]	; 0x7c
    /*lint -restore*/
    return true;
 800204a:	2301      	movs	r3, #1
 800204c:	e117      	b.n	800227e <default_handler+0x3fa>
  case (uint32_t)USB_RTYPE_RECIPIENT_DEVICE | ((uint32_t)USB_REQ_GET_CONFIGURATION << 8):
    /* Returning the last selected configuration.*/
    usbSetupTransfer(usbp, &usbp->configuration, 1, NULL);
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	f103 028b 	add.w	r2, r3, #139	; 0x8b
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	675a      	str	r2, [r3, #116]	; 0x74
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	2201      	movs	r2, #1
 800205c:	679a      	str	r2, [r3, #120]	; 0x78
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	2200      	movs	r2, #0
 8002062:	67da      	str	r2, [r3, #124]	; 0x7c
    return true;
 8002064:	2301      	movs	r3, #1
 8002066:	e10a      	b.n	800227e <default_handler+0x3fa>
    if (usbp->configuration != usbp->setup[2])
#endif
    {
      /* If the USB device is already active then we have to perform the clear
         procedure on the current configuration.*/
      if (usbp->state == USB_ACTIVE) {
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	781b      	ldrb	r3, [r3, #0]
 800206c:	2b04      	cmp	r3, #4
 800206e:	d118      	bne.n	80020a2 <default_handler+0x21e>
        /* Current configuration cleared.*/
        osalSysLockFromISR ();
 8002070:	f7ff fec5 	bl	8001dfe <osalSysLockFromISR>
        usbDisableEndpointsI(usbp);
 8002074:	6878      	ldr	r0, [r7, #4]
 8002076:	f000 f93d 	bl	80022f4 <usbDisableEndpointsI>
        osalSysUnlockFromISR ();
 800207a:	f7ff fec6 	bl	8001e0a <osalSysUnlockFromISR>
        usbp->configuration = 0U;
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	2200      	movs	r2, #0
 8002082:	f883 208b 	strb.w	r2, [r3, #139]	; 0x8b
        usbp->state = USB_SELECTED;
 8002086:	687b      	ldr	r3, [r7, #4]
 8002088:	2203      	movs	r2, #3
 800208a:	701a      	strb	r2, [r3, #0]
        _usb_isr_invoke_event_cb(usbp, USB_EVENT_UNCONFIGURED);
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	685b      	ldr	r3, [r3, #4]
 8002090:	681b      	ldr	r3, [r3, #0]
 8002092:	2b00      	cmp	r3, #0
 8002094:	d005      	beq.n	80020a2 <default_handler+0x21e>
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	685b      	ldr	r3, [r3, #4]
 800209a:	681b      	ldr	r3, [r3, #0]
 800209c:	2103      	movs	r1, #3
 800209e:	6878      	ldr	r0, [r7, #4]
 80020a0:	4798      	blx	r3
      }
      if (usbp->setup[2] != 0U) {
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	f893 3082 	ldrb.w	r3, [r3, #130]	; 0x82
 80020a8:	2b00      	cmp	r3, #0
 80020aa:	d013      	beq.n	80020d4 <default_handler+0x250>
        /* New configuration.*/
        usbp->configuration = usbp->setup[2];
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	f893 2082 	ldrb.w	r2, [r3, #130]	; 0x82
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	f883 208b 	strb.w	r2, [r3, #139]	; 0x8b
        usbp->state = USB_ACTIVE;
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	2204      	movs	r2, #4
 80020bc:	701a      	strb	r2, [r3, #0]
        _usb_isr_invoke_event_cb(usbp, USB_EVENT_CONFIGURED);
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	685b      	ldr	r3, [r3, #4]
 80020c2:	681b      	ldr	r3, [r3, #0]
 80020c4:	2b00      	cmp	r3, #0
 80020c6:	d005      	beq.n	80020d4 <default_handler+0x250>
 80020c8:	687b      	ldr	r3, [r7, #4]
 80020ca:	685b      	ldr	r3, [r3, #4]
 80020cc:	681b      	ldr	r3, [r3, #0]
 80020ce:	2102      	movs	r1, #2
 80020d0:	6878      	ldr	r0, [r7, #4]
 80020d2:	4798      	blx	r3
      }
    }
    usbSetupTransfer(usbp, NULL, 0, NULL);
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	2200      	movs	r2, #0
 80020d8:	675a      	str	r2, [r3, #116]	; 0x74
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	2200      	movs	r2, #0
 80020de:	679a      	str	r2, [r3, #120]	; 0x78
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	2200      	movs	r2, #0
 80020e4:	67da      	str	r2, [r3, #124]	; 0x7c
    return true;
 80020e6:	2301      	movs	r3, #1
 80020e8:	e0c9      	b.n	800227e <default_handler+0x3fa>
  case (uint32_t)USB_RTYPE_RECIPIENT_INTERFACE | ((uint32_t)USB_REQ_GET_STATUS << 8):
  case (uint32_t)USB_RTYPE_RECIPIENT_ENDPOINT | ((uint32_t)USB_REQ_SYNCH_FRAME << 8):
    /* Just sending two zero bytes, the application can change the behavior
       using a hook..*/
    /*lint -save -e9005 [11.8] Removing const is fine.*/
    usbSetupTransfer(usbp, (uint8_t *)zero_status, 2, NULL);
 80020ea:	687b      	ldr	r3, [r7, #4]
 80020ec:	4a66      	ldr	r2, [pc, #408]	; (8002288 <default_handler+0x404>)
 80020ee:	675a      	str	r2, [r3, #116]	; 0x74
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	2202      	movs	r2, #2
 80020f4:	679a      	str	r2, [r3, #120]	; 0x78
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	2200      	movs	r2, #0
 80020fa:	67da      	str	r2, [r3, #124]	; 0x7c
    /*lint -restore*/
    return true;
 80020fc:	2301      	movs	r3, #1
 80020fe:	e0be      	b.n	800227e <default_handler+0x3fa>
  case (uint32_t)USB_RTYPE_RECIPIENT_ENDPOINT | ((uint32_t)USB_REQ_GET_STATUS << 8):
    /* Sending the EP status.*/
    if ((usbp->setup[4] & 0x80U) != 0U) {
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8002106:	b25b      	sxtb	r3, r3
 8002108:	2b00      	cmp	r3, #0
 800210a:	da27      	bge.n	800215c <default_handler+0x2d8>
      switch (usb_lld_get_status_in(usbp, usbp->setup[4] & 0x0FU)) {
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8002112:	f003 030f 	and.w	r3, r3, #15
 8002116:	b2db      	uxtb	r3, r3
 8002118:	4619      	mov	r1, r3
 800211a:	6878      	ldr	r0, [r7, #4]
 800211c:	f003 fea1 	bl	8005e62 <usb_lld_get_status_in>
 8002120:	4603      	mov	r3, r0
 8002122:	2b01      	cmp	r3, #1
 8002124:	d002      	beq.n	800212c <default_handler+0x2a8>
 8002126:	2b02      	cmp	r3, #2
 8002128:	d00b      	beq.n	8002142 <default_handler+0x2be>
 800212a:	e015      	b.n	8002158 <default_handler+0x2d4>
      case EP_STATUS_STALLED:
        /*lint -save -e9005 [11.8] Removing const is fine.*/
        usbSetupTransfer(usbp, (uint8_t *)halted_status, 2, NULL);
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	4a57      	ldr	r2, [pc, #348]	; (800228c <default_handler+0x408>)
 8002130:	675a      	str	r2, [r3, #116]	; 0x74
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	2202      	movs	r2, #2
 8002136:	679a      	str	r2, [r3, #120]	; 0x78
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	2200      	movs	r2, #0
 800213c:	67da      	str	r2, [r3, #124]	; 0x7c
        /*lint -restore*/
        return true;
 800213e:	2301      	movs	r3, #1
 8002140:	e09d      	b.n	800227e <default_handler+0x3fa>
      case EP_STATUS_ACTIVE:
        /*lint -save -e9005 [11.8] Removing const is fine.*/
        usbSetupTransfer(usbp, (uint8_t *)active_status, 2, NULL);
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	4a52      	ldr	r2, [pc, #328]	; (8002290 <default_handler+0x40c>)
 8002146:	675a      	str	r2, [r3, #116]	; 0x74
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	2202      	movs	r2, #2
 800214c:	679a      	str	r2, [r3, #120]	; 0x78
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	2200      	movs	r2, #0
 8002152:	67da      	str	r2, [r3, #124]	; 0x7c
        /*lint -restore*/
        return true;
 8002154:	2301      	movs	r3, #1
 8002156:	e092      	b.n	800227e <default_handler+0x3fa>
      case EP_STATUS_DISABLED:
      default:
        return false;
 8002158:	2300      	movs	r3, #0
 800215a:	e090      	b.n	800227e <default_handler+0x3fa>
      }
    }
    else {
      switch (usb_lld_get_status_out(usbp, usbp->setup[4] & 0x0FU)) {
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8002162:	f003 030f 	and.w	r3, r3, #15
 8002166:	b2db      	uxtb	r3, r3
 8002168:	4619      	mov	r1, r3
 800216a:	6878      	ldr	r0, [r7, #4]
 800216c:	f003 fe56 	bl	8005e1c <usb_lld_get_status_out>
 8002170:	4603      	mov	r3, r0
 8002172:	2b01      	cmp	r3, #1
 8002174:	d002      	beq.n	800217c <default_handler+0x2f8>
 8002176:	2b02      	cmp	r3, #2
 8002178:	d00b      	beq.n	8002192 <default_handler+0x30e>
 800217a:	e015      	b.n	80021a8 <default_handler+0x324>
      case EP_STATUS_STALLED:
        /*lint -save -e9005 [11.8] Removing const is fine.*/
        usbSetupTransfer(usbp, (uint8_t *)halted_status, 2, NULL);
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	4a43      	ldr	r2, [pc, #268]	; (800228c <default_handler+0x408>)
 8002180:	675a      	str	r2, [r3, #116]	; 0x74
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	2202      	movs	r2, #2
 8002186:	679a      	str	r2, [r3, #120]	; 0x78
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	2200      	movs	r2, #0
 800218c:	67da      	str	r2, [r3, #124]	; 0x7c
        /*lint -restore*/
        return true;
 800218e:	2301      	movs	r3, #1
 8002190:	e075      	b.n	800227e <default_handler+0x3fa>
      case EP_STATUS_ACTIVE:
        /*lint -save -e9005 [11.8] Removing const is fine.*/
        usbSetupTransfer(usbp, (uint8_t *)active_status, 2, NULL);
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	4a3e      	ldr	r2, [pc, #248]	; (8002290 <default_handler+0x40c>)
 8002196:	675a      	str	r2, [r3, #116]	; 0x74
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	2202      	movs	r2, #2
 800219c:	679a      	str	r2, [r3, #120]	; 0x78
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	2200      	movs	r2, #0
 80021a2:	67da      	str	r2, [r3, #124]	; 0x7c
        /*lint -restore*/
        return true;
 80021a4:	2301      	movs	r3, #1
 80021a6:	e06a      	b.n	800227e <default_handler+0x3fa>
      case EP_STATUS_DISABLED:
      default:
        return false;
 80021a8:	2300      	movs	r3, #0
 80021aa:	e068      	b.n	800227e <default_handler+0x3fa>
      }
    }
  case (uint32_t)USB_RTYPE_RECIPIENT_ENDPOINT | ((uint32_t)USB_REQ_CLEAR_FEATURE << 8):
    /* Only ENDPOINT_HALT is handled as feature.*/
    if (usbp->setup[2] != USB_FEATURE_ENDPOINT_HALT) {
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	f893 3082 	ldrb.w	r3, [r3, #130]	; 0x82
 80021b2:	2b00      	cmp	r3, #0
 80021b4:	d001      	beq.n	80021ba <default_handler+0x336>
      return false;
 80021b6:	2300      	movs	r3, #0
 80021b8:	e061      	b.n	800227e <default_handler+0x3fa>
    }
    /* Clearing the EP status, not valid for EP0, it is ignored in that case.*/
    if ((usbp->setup[4] & 0x0FU) != 0U) {
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 80021c0:	f003 030f 	and.w	r3, r3, #15
 80021c4:	2b00      	cmp	r3, #0
 80021c6:	d01a      	beq.n	80021fe <default_handler+0x37a>
      if ((usbp->setup[4] & 0x80U) != 0U) {
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 80021ce:	b25b      	sxtb	r3, r3
 80021d0:	2b00      	cmp	r3, #0
 80021d2:	da0a      	bge.n	80021ea <default_handler+0x366>
        usb_lld_clear_in(usbp, usbp->setup[4] & 0x0FU);
 80021d4:	687b      	ldr	r3, [r7, #4]
 80021d6:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 80021da:	f003 030f 	and.w	r3, r3, #15
 80021de:	b2db      	uxtb	r3, r3
 80021e0:	4619      	mov	r1, r3
 80021e2:	6878      	ldr	r0, [r7, #4]
 80021e4:	f004 f81c 	bl	8006220 <usb_lld_clear_in>
 80021e8:	e009      	b.n	80021fe <default_handler+0x37a>
      }
      else {
        usb_lld_clear_out(usbp, usbp->setup[4] & 0x0FU);
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 80021f0:	f003 030f 	and.w	r3, r3, #15
 80021f4:	b2db      	uxtb	r3, r3
 80021f6:	4619      	mov	r1, r3
 80021f8:	6878      	ldr	r0, [r7, #4]
 80021fa:	f003 fff4 	bl	80061e6 <usb_lld_clear_out>
      }
    }
    usbSetupTransfer(usbp, NULL, 0, NULL);
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	2200      	movs	r2, #0
 8002202:	675a      	str	r2, [r3, #116]	; 0x74
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	2200      	movs	r2, #0
 8002208:	679a      	str	r2, [r3, #120]	; 0x78
 800220a:	687b      	ldr	r3, [r7, #4]
 800220c:	2200      	movs	r2, #0
 800220e:	67da      	str	r2, [r3, #124]	; 0x7c
    return true;
 8002210:	2301      	movs	r3, #1
 8002212:	e034      	b.n	800227e <default_handler+0x3fa>
  case (uint32_t)USB_RTYPE_RECIPIENT_ENDPOINT | ((uint32_t)USB_REQ_SET_FEATURE << 8):
    /* Only ENDPOINT_HALT is handled as feature.*/
    if (usbp->setup[2] != USB_FEATURE_ENDPOINT_HALT) {
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	f893 3082 	ldrb.w	r3, [r3, #130]	; 0x82
 800221a:	2b00      	cmp	r3, #0
 800221c:	d001      	beq.n	8002222 <default_handler+0x39e>
      return false;
 800221e:	2300      	movs	r3, #0
 8002220:	e02d      	b.n	800227e <default_handler+0x3fa>
    }
    /* Stalling the EP, not valid for EP0, it is ignored in that case.*/
    if ((usbp->setup[4] & 0x0FU) != 0U) {
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8002228:	f003 030f 	and.w	r3, r3, #15
 800222c:	2b00      	cmp	r3, #0
 800222e:	d01a      	beq.n	8002266 <default_handler+0x3e2>
      if ((usbp->setup[4] & 0x80U) != 0U) {
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8002236:	b25b      	sxtb	r3, r3
 8002238:	2b00      	cmp	r3, #0
 800223a:	da0a      	bge.n	8002252 <default_handler+0x3ce>
        usb_lld_stall_in(usbp, usbp->setup[4] & 0x0FU);
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8002242:	f003 030f 	and.w	r3, r3, #15
 8002246:	b2db      	uxtb	r3, r3
 8002248:	4619      	mov	r1, r3
 800224a:	6878      	ldr	r0, [r7, #4]
 800224c:	f003 ffae 	bl	80061ac <usb_lld_stall_in>
 8002250:	e009      	b.n	8002266 <default_handler+0x3e2>
      }
      else {
        usb_lld_stall_out(usbp, usbp->setup[4] & 0x0FU);
 8002252:	687b      	ldr	r3, [r7, #4]
 8002254:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8002258:	f003 030f 	and.w	r3, r3, #15
 800225c:	b2db      	uxtb	r3, r3
 800225e:	4619      	mov	r1, r3
 8002260:	6878      	ldr	r0, [r7, #4]
 8002262:	f003 ff86 	bl	8006172 <usb_lld_stall_out>
      }
    }
    usbSetupTransfer(usbp, NULL, 0, NULL);
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	2200      	movs	r2, #0
 800226a:	675a      	str	r2, [r3, #116]	; 0x74
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	2200      	movs	r2, #0
 8002270:	679a      	str	r2, [r3, #120]	; 0x78
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	2200      	movs	r2, #0
 8002276:	67da      	str	r2, [r3, #124]	; 0x7c
    return true;
 8002278:	2301      	movs	r3, #1
 800227a:	e000      	b.n	800227e <default_handler+0x3fa>
  case (uint32_t)USB_RTYPE_RECIPIENT_INTERFACE | ((uint32_t)USB_REQ_GET_INTERFACE << 8):
  case (uint32_t)USB_RTYPE_RECIPIENT_INTERFACE | ((uint32_t)USB_REQ_SET_INTERFACE << 8):
    /* All the above requests are not handled here, if you need them then
       use the hook mechanism and provide handling.*/
  default:
    return false;
 800227c:	2300      	movs	r3, #0
  }
}
 800227e:	4618      	mov	r0, r3
 8002280:	3714      	adds	r7, #20
 8002282:	46bd      	mov	sp, r7
 8002284:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002286:	bf00      	nop
 8002288:	0800feb0 	.word	0x0800feb0
 800228c:	0800feb8 	.word	0x0800feb8
 8002290:	0800feb4 	.word	0x0800feb4

08002294 <usbInit>:
 * @note    This function is implicitly invoked by @p halInit(), there is
 *          no need to explicitly initialize the driver.
 *
 * @init
 */
void usbInit(void) {
 8002294:	b580      	push	{r7, lr}
 8002296:	af00      	add	r7, sp, #0

  usb_lld_init();
 8002298:	f003 fce6 	bl	8005c68 <usb_lld_init>
}
 800229c:	bf00      	nop
 800229e:	bd80      	pop	{r7, pc}

080022a0 <usbObjectInit>:
 *
 * @param[out] usbp     pointer to the @p USBDriver object
 *
 * @init
 */
void usbObjectInit(USBDriver *usbp) {
 80022a0:	b480      	push	{r7}
 80022a2:	b085      	sub	sp, #20
 80022a4:	af00      	add	r7, sp, #0
 80022a6:	6078      	str	r0, [r7, #4]
  unsigned i;

  usbp->state        = USB_STOP;
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	2201      	movs	r2, #1
 80022ac:	701a      	strb	r2, [r3, #0]
  usbp->config       = NULL;
 80022ae:	687b      	ldr	r3, [r7, #4]
 80022b0:	2200      	movs	r2, #0
 80022b2:	605a      	str	r2, [r3, #4]
  for (i = 0; i < (unsigned)USB_MAX_ENDPOINTS; i++) {
 80022b4:	2300      	movs	r3, #0
 80022b6:	60fb      	str	r3, [r7, #12]
 80022b8:	e00e      	b.n	80022d8 <usbObjectInit+0x38>
    usbp->in_params[i]  = NULL;
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	68fa      	ldr	r2, [r7, #12]
 80022be:	320c      	adds	r2, #12
 80022c0:	2100      	movs	r1, #0
 80022c2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    usbp->out_params[i] = NULL;
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	68fa      	ldr	r2, [r7, #12]
 80022ca:	3214      	adds	r2, #20
 80022cc:	2100      	movs	r1, #0
 80022ce:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  for (i = 0; i < (unsigned)USB_MAX_ENDPOINTS; i++) {
 80022d2:	68fb      	ldr	r3, [r7, #12]
 80022d4:	3301      	adds	r3, #1
 80022d6:	60fb      	str	r3, [r7, #12]
 80022d8:	68fb      	ldr	r3, [r7, #12]
 80022da:	2b07      	cmp	r3, #7
 80022dc:	d9ed      	bls.n	80022ba <usbObjectInit+0x1a>
  }
  usbp->transmitting = 0;
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	2200      	movs	r2, #0
 80022e2:	811a      	strh	r2, [r3, #8]
  usbp->receiving    = 0;
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	2200      	movs	r2, #0
 80022e8:	815a      	strh	r2, [r3, #10]
}
 80022ea:	bf00      	nop
 80022ec:	3714      	adds	r7, #20
 80022ee:	46bd      	mov	sp, r7
 80022f0:	bc80      	pop	{r7}
 80022f2:	4770      	bx	lr

080022f4 <usbDisableEndpointsI>:
 *
 * @param[in] usbp      pointer to the @p USBDriver object
 *
 * @iclass
 */
void usbDisableEndpointsI(USBDriver *usbp) {
 80022f4:	b580      	push	{r7, lr}
 80022f6:	b084      	sub	sp, #16
 80022f8:	af00      	add	r7, sp, #0
 80022fa:	6078      	str	r0, [r7, #4]

  osalDbgCheckClassI();
  osalDbgCheck(usbp != NULL);
  osalDbgAssert(usbp->state == USB_ACTIVE, "invalid state");

  usbp->transmitting &= 1U;
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	891b      	ldrh	r3, [r3, #8]
 8002300:	f003 0301 	and.w	r3, r3, #1
 8002304:	b29a      	uxth	r2, r3
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	811a      	strh	r2, [r3, #8]
  usbp->receiving    &= 1U;
 800230a:	687b      	ldr	r3, [r7, #4]
 800230c:	895b      	ldrh	r3, [r3, #10]
 800230e:	f003 0301 	and.w	r3, r3, #1
 8002312:	b29a      	uxth	r2, r3
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	815a      	strh	r2, [r3, #10]

  for (i = 1; i <= (unsigned)USB_MAX_ENDPOINTS; i++) {
 8002318:	2301      	movs	r3, #1
 800231a:	60fb      	str	r3, [r7, #12]
 800231c:	e009      	b.n	8002332 <usbDisableEndpointsI+0x3e>
      if (usbp->epc[i]->out_state != NULL) {
        osalThreadResumeI(&usbp->epc[i]->out_state->thread, MSG_RESET);
      }
    }
#endif
    usbp->epc[i] = NULL;
 800231e:	687a      	ldr	r2, [r7, #4]
 8002320:	68fb      	ldr	r3, [r7, #12]
 8002322:	3302      	adds	r3, #2
 8002324:	009b      	lsls	r3, r3, #2
 8002326:	4413      	add	r3, r2
 8002328:	2200      	movs	r2, #0
 800232a:	605a      	str	r2, [r3, #4]
  for (i = 1; i <= (unsigned)USB_MAX_ENDPOINTS; i++) {
 800232c:	68fb      	ldr	r3, [r7, #12]
 800232e:	3301      	adds	r3, #1
 8002330:	60fb      	str	r3, [r7, #12]
 8002332:	68fb      	ldr	r3, [r7, #12]
 8002334:	2b08      	cmp	r3, #8
 8002336:	d9f2      	bls.n	800231e <usbDisableEndpointsI+0x2a>
  }

  /* Low level endpoints deactivation.*/
  usb_lld_disable_endpoints(usbp);
 8002338:	6878      	ldr	r0, [r7, #4]
 800233a:	f003 fd61 	bl	8005e00 <usb_lld_disable_endpoints>
}
 800233e:	bf00      	nop
 8002340:	3710      	adds	r7, #16
 8002342:	46bd      	mov	sp, r7
 8002344:	bd80      	pop	{r7, pc}

08002346 <usbStartReceiveI>:
 *                      the packet size because the excess is discarded.
 *
 * @iclass
 */
void usbStartReceiveI(USBDriver *usbp, usbep_t ep,
                      uint8_t *buf, size_t n) {
 8002346:	b580      	push	{r7, lr}
 8002348:	b086      	sub	sp, #24
 800234a:	af00      	add	r7, sp, #0
 800234c:	60f8      	str	r0, [r7, #12]
 800234e:	607a      	str	r2, [r7, #4]
 8002350:	603b      	str	r3, [r7, #0]
 8002352:	460b      	mov	r3, r1
 8002354:	72fb      	strb	r3, [r7, #11]
  osalDbgCheckClassI();
  osalDbgCheck((usbp != NULL) && (ep <= (usbep_t)USB_MAX_ENDPOINTS));
  osalDbgAssert(!usbGetReceiveStatusI(usbp, ep), "already receiving");

  /* Marking the endpoint as active.*/
  usbp->receiving |= (uint16_t)((unsigned)1U << (unsigned)ep);
 8002356:	68fb      	ldr	r3, [r7, #12]
 8002358:	895a      	ldrh	r2, [r3, #10]
 800235a:	7afb      	ldrb	r3, [r7, #11]
 800235c:	2101      	movs	r1, #1
 800235e:	fa01 f303 	lsl.w	r3, r1, r3
 8002362:	b29b      	uxth	r3, r3
 8002364:	4313      	orrs	r3, r2
 8002366:	b29a      	uxth	r2, r3
 8002368:	68fb      	ldr	r3, [r7, #12]
 800236a:	815a      	strh	r2, [r3, #10]

  /* Setting up the transfer.*/
  /*lint -save -e661 [18.1] pclint is confused by the check on ep.*/
  osp = usbp->epc[ep]->out_state;
 800236c:	7afb      	ldrb	r3, [r7, #11]
 800236e:	68fa      	ldr	r2, [r7, #12]
 8002370:	3302      	adds	r3, #2
 8002372:	009b      	lsls	r3, r3, #2
 8002374:	4413      	add	r3, r2
 8002376:	685b      	ldr	r3, [r3, #4]
 8002378:	699b      	ldr	r3, [r3, #24]
 800237a:	617b      	str	r3, [r7, #20]
  /*lint -restore*/
  osp->rxbuf  = buf;
 800237c:	697b      	ldr	r3, [r7, #20]
 800237e:	687a      	ldr	r2, [r7, #4]
 8002380:	609a      	str	r2, [r3, #8]
  osp->rxsize = n;
 8002382:	697b      	ldr	r3, [r7, #20]
 8002384:	683a      	ldr	r2, [r7, #0]
 8002386:	601a      	str	r2, [r3, #0]
  osp->rxcnt  = 0;
 8002388:	697b      	ldr	r3, [r7, #20]
 800238a:	2200      	movs	r2, #0
 800238c:	605a      	str	r2, [r3, #4]
#if USB_USE_WAIT == TRUE
  osp->thread = NULL;
#endif

  /* Starting transfer.*/
  usb_lld_start_out(usbp, ep);
 800238e:	7afb      	ldrb	r3, [r7, #11]
 8002390:	4619      	mov	r1, r3
 8002392:	68f8      	ldr	r0, [r7, #12]
 8002394:	f003 fd9f 	bl	8005ed6 <usb_lld_start_out>
}
 8002398:	bf00      	nop
 800239a:	3718      	adds	r7, #24
 800239c:	46bd      	mov	sp, r7
 800239e:	bd80      	pop	{r7, pc}

080023a0 <usbStartTransmitI>:
 * @param[in] n         transaction size
 *
 * @iclass
 */
void usbStartTransmitI(USBDriver *usbp, usbep_t ep,
                       const uint8_t *buf, size_t n) {
 80023a0:	b580      	push	{r7, lr}
 80023a2:	b086      	sub	sp, #24
 80023a4:	af00      	add	r7, sp, #0
 80023a6:	60f8      	str	r0, [r7, #12]
 80023a8:	607a      	str	r2, [r7, #4]
 80023aa:	603b      	str	r3, [r7, #0]
 80023ac:	460b      	mov	r3, r1
 80023ae:	72fb      	strb	r3, [r7, #11]
  osalDbgCheckClassI();
  osalDbgCheck((usbp != NULL) && (ep <= (usbep_t)USB_MAX_ENDPOINTS));
  osalDbgAssert(!usbGetTransmitStatusI(usbp, ep), "already transmitting");

  /* Marking the endpoint as active.*/
  usbp->transmitting |= (uint16_t)((unsigned)1U << (unsigned)ep);
 80023b0:	68fb      	ldr	r3, [r7, #12]
 80023b2:	891a      	ldrh	r2, [r3, #8]
 80023b4:	7afb      	ldrb	r3, [r7, #11]
 80023b6:	2101      	movs	r1, #1
 80023b8:	fa01 f303 	lsl.w	r3, r1, r3
 80023bc:	b29b      	uxth	r3, r3
 80023be:	4313      	orrs	r3, r2
 80023c0:	b29a      	uxth	r2, r3
 80023c2:	68fb      	ldr	r3, [r7, #12]
 80023c4:	811a      	strh	r2, [r3, #8]

  /* Setting up the transfer.*/
  /*lint -save -e661 [18.1] pclint is confused by the check on ep.*/
  isp = usbp->epc[ep]->in_state;
 80023c6:	7afb      	ldrb	r3, [r7, #11]
 80023c8:	68fa      	ldr	r2, [r7, #12]
 80023ca:	3302      	adds	r3, #2
 80023cc:	009b      	lsls	r3, r3, #2
 80023ce:	4413      	add	r3, r2
 80023d0:	685b      	ldr	r3, [r3, #4]
 80023d2:	695b      	ldr	r3, [r3, #20]
 80023d4:	617b      	str	r3, [r7, #20]
  /*lint -restore*/
  isp->txbuf  = buf;
 80023d6:	697b      	ldr	r3, [r7, #20]
 80023d8:	687a      	ldr	r2, [r7, #4]
 80023da:	609a      	str	r2, [r3, #8]
  isp->txsize = n;
 80023dc:	697b      	ldr	r3, [r7, #20]
 80023de:	683a      	ldr	r2, [r7, #0]
 80023e0:	601a      	str	r2, [r3, #0]
  isp->txcnt  = 0;
 80023e2:	697b      	ldr	r3, [r7, #20]
 80023e4:	2200      	movs	r2, #0
 80023e6:	605a      	str	r2, [r3, #4]
#if USB_USE_WAIT == TRUE
  isp->thread = NULL;
#endif

  /* Starting transfer.*/
  usb_lld_start_in(usbp, ep);
 80023e8:	7afb      	ldrb	r3, [r7, #11]
 80023ea:	4619      	mov	r1, r3
 80023ec:	68f8      	ldr	r0, [r7, #12]
 80023ee:	f003 fe11 	bl	8006014 <usb_lld_start_in>
}
 80023f2:	bf00      	nop
 80023f4:	3718      	adds	r7, #24
 80023f6:	46bd      	mov	sp, r7
 80023f8:	bd80      	pop	{r7, pc}

080023fa <_usb_reset>:
 *
 * @param[in] usbp      pointer to the @p USBDriver object
 *
 * @notapi
 */
void _usb_reset(USBDriver *usbp) {
 80023fa:	b580      	push	{r7, lr}
 80023fc:	b084      	sub	sp, #16
 80023fe:	af00      	add	r7, sp, #0
 8002400:	6078      	str	r0, [r7, #4]
  unsigned i;

  /* State transition.*/
  usbp->state         = USB_READY;
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	2202      	movs	r2, #2
 8002406:	701a      	strb	r2, [r3, #0]

  /* Resetting internal state.*/
  usbp->status        = 0;
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	2200      	movs	r2, #0
 800240c:	f8a3 2088 	strh.w	r2, [r3, #136]	; 0x88
  usbp->address       = 0;
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	2200      	movs	r2, #0
 8002414:	f883 208a 	strb.w	r2, [r3, #138]	; 0x8a
  usbp->configuration = 0;
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	2200      	movs	r2, #0
 800241c:	f883 208b 	strb.w	r2, [r3, #139]	; 0x8b
  usbp->transmitting  = 0;
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	2200      	movs	r2, #0
 8002424:	811a      	strh	r2, [r3, #8]
  usbp->receiving     = 0;
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	2200      	movs	r2, #0
 800242a:	815a      	strh	r2, [r3, #10]

  /* Invalidates all endpoints into the USBDriver structure.*/
  for (i = 0; i <= (unsigned)USB_MAX_ENDPOINTS; i++) {
 800242c:	2300      	movs	r3, #0
 800242e:	60fb      	str	r3, [r7, #12]
 8002430:	e009      	b.n	8002446 <_usb_reset+0x4c>
        osalThreadResumeI(&usbp->epc[i]->out_state->thread, MSG_RESET);
      }
      osalSysUnlockFromISR();
    }
#endif
    usbp->epc[i] = NULL;
 8002432:	687a      	ldr	r2, [r7, #4]
 8002434:	68fb      	ldr	r3, [r7, #12]
 8002436:	3302      	adds	r3, #2
 8002438:	009b      	lsls	r3, r3, #2
 800243a:	4413      	add	r3, r2
 800243c:	2200      	movs	r2, #0
 800243e:	605a      	str	r2, [r3, #4]
  for (i = 0; i <= (unsigned)USB_MAX_ENDPOINTS; i++) {
 8002440:	68fb      	ldr	r3, [r7, #12]
 8002442:	3301      	adds	r3, #1
 8002444:	60fb      	str	r3, [r7, #12]
 8002446:	68fb      	ldr	r3, [r7, #12]
 8002448:	2b08      	cmp	r3, #8
 800244a:	d9f2      	bls.n	8002432 <_usb_reset+0x38>
  }

  /* EP0 state machine initialization.*/
  usbp->ep0state = USB_EP0_STP_WAITING;
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	2200      	movs	r2, #0
 8002450:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70

  /* Low level reset.*/
  usb_lld_reset(usbp);
 8002454:	6878      	ldr	r0, [r7, #4]
 8002456:	f003 fc1d 	bl	8005c94 <usb_lld_reset>

  /* Notification of reset event.*/
  _usb_isr_invoke_event_cb(usbp, USB_EVENT_RESET);
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	685b      	ldr	r3, [r3, #4]
 800245e:	681b      	ldr	r3, [r3, #0]
 8002460:	2b00      	cmp	r3, #0
 8002462:	d005      	beq.n	8002470 <_usb_reset+0x76>
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	685b      	ldr	r3, [r3, #4]
 8002468:	681b      	ldr	r3, [r3, #0]
 800246a:	2100      	movs	r1, #0
 800246c:	6878      	ldr	r0, [r7, #4]
 800246e:	4798      	blx	r3
}
 8002470:	bf00      	nop
 8002472:	3710      	adds	r7, #16
 8002474:	46bd      	mov	sp, r7
 8002476:	bd80      	pop	{r7, pc}

08002478 <_usb_suspend>:
 *
 * @param[in] usbp      pointer to the @p USBDriver object
 *
 * @notapi
 */
void _usb_suspend(USBDriver *usbp) {
 8002478:	b580      	push	{r7, lr}
 800247a:	b082      	sub	sp, #8
 800247c:	af00      	add	r7, sp, #0
 800247e:	6078      	str	r0, [r7, #4]

  /* It could happen that multiple suspend events are triggered.*/
  if (usbp->state != USB_SUSPENDED) {
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	781b      	ldrb	r3, [r3, #0]
 8002484:	2b05      	cmp	r3, #5
 8002486:	d018      	beq.n	80024ba <_usb_suspend+0x42>

    /* State transition, saving the current state.*/
    usbp->saved_state = usbp->state;
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	781a      	ldrb	r2, [r3, #0]
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	f883 208c 	strb.w	r2, [r3, #140]	; 0x8c
    usbp->state       = USB_SUSPENDED;
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	2205      	movs	r2, #5
 8002496:	701a      	strb	r2, [r3, #0]

    /* Notification of suspend event.*/
    _usb_isr_invoke_event_cb(usbp, USB_EVENT_SUSPEND);
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	685b      	ldr	r3, [r3, #4]
 800249c:	681b      	ldr	r3, [r3, #0]
 800249e:	2b00      	cmp	r3, #0
 80024a0:	d005      	beq.n	80024ae <_usb_suspend+0x36>
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	685b      	ldr	r3, [r3, #4]
 80024a6:	681b      	ldr	r3, [r3, #0]
 80024a8:	2104      	movs	r1, #4
 80024aa:	6878      	ldr	r0, [r7, #4]
 80024ac:	4798      	blx	r3

    /* Terminating all pending transactions.*/
    usbp->transmitting  = 0;
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	2200      	movs	r2, #0
 80024b2:	811a      	strh	r2, [r3, #8]
    usbp->receiving     = 0;
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	2200      	movs	r2, #0
 80024b8:	815a      	strh	r2, [r3, #10]
        }
      }
    }
  #endif
  }
}
 80024ba:	bf00      	nop
 80024bc:	3708      	adds	r7, #8
 80024be:	46bd      	mov	sp, r7
 80024c0:	bd80      	pop	{r7, pc}

080024c2 <_usb_wakeup>:
 *
 * @param[in] usbp      pointer to the @p USBDriver object
 *
 * @notapi
 */
void _usb_wakeup(USBDriver *usbp) {
 80024c2:	b580      	push	{r7, lr}
 80024c4:	b082      	sub	sp, #8
 80024c6:	af00      	add	r7, sp, #0
 80024c8:	6078      	str	r0, [r7, #4]

  /* It could happen that multiple waakeup events are triggered.*/
  if (usbp->state == USB_SUSPENDED) {
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	781b      	ldrb	r3, [r3, #0]
 80024ce:	2b05      	cmp	r3, #5
 80024d0:	d10f      	bne.n	80024f2 <_usb_wakeup+0x30>

    /* State transition, returning to the previous state.*/
    usbp->state = usbp->saved_state;
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	f893 208c 	ldrb.w	r2, [r3, #140]	; 0x8c
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	701a      	strb	r2, [r3, #0]

    /* Notification of suspend event.*/
    _usb_isr_invoke_event_cb(usbp, USB_EVENT_WAKEUP);
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	685b      	ldr	r3, [r3, #4]
 80024e0:	681b      	ldr	r3, [r3, #0]
 80024e2:	2b00      	cmp	r3, #0
 80024e4:	d005      	beq.n	80024f2 <_usb_wakeup+0x30>
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	685b      	ldr	r3, [r3, #4]
 80024ea:	681b      	ldr	r3, [r3, #0]
 80024ec:	2105      	movs	r1, #5
 80024ee:	6878      	ldr	r0, [r7, #4]
 80024f0:	4798      	blx	r3
  }
}
 80024f2:	bf00      	nop
 80024f4:	3708      	adds	r7, #8
 80024f6:	46bd      	mov	sp, r7
 80024f8:	bd80      	pop	{r7, pc}

080024fa <_usb_ep0setup>:
 * @param[in] usbp      pointer to the @p USBDriver object
 * @param[in] ep        endpoint number, always zero
 *
 * @notapi
 */
void _usb_ep0setup(USBDriver *usbp, usbep_t ep) {
 80024fa:	b580      	push	{r7, lr}
 80024fc:	b084      	sub	sp, #16
 80024fe:	af00      	add	r7, sp, #0
 8002500:	6078      	str	r0, [r7, #4]
 8002502:	460b      	mov	r3, r1
 8002504:	70fb      	strb	r3, [r7, #3]
  size_t max;

  /* Is the EP0 state machine in the correct state for handling setup
     packets?*/
  if (usbp->ep0state != USB_EP0_STP_WAITING) {
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 800250c:	2b00      	cmp	r3, #0
 800250e:	d003      	beq.n	8002518 <_usb_ep0setup+0x1e>
    /* This is unexpected could require handling with a warning event.*/
    /* CHTODO: handling here.*/

    /* Resetting the EP0 state machine and going ahead.*/
    usbp->ep0state = USB_EP0_STP_WAITING;
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	2200      	movs	r2, #0
 8002514:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
  }

  /* Reading the setup data into the driver buffer.*/
  usbReadSetup(usbp, ep, usbp->setup);
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	f103 0280 	add.w	r2, r3, #128	; 0x80
 800251e:	78fb      	ldrb	r3, [r7, #3]
 8002520:	4619      	mov	r1, r3
 8002522:	6878      	ldr	r0, [r7, #4]
 8002524:	f003 fcc0 	bl	8005ea8 <usb_lld_read_setup>

  /* First verify if the application has an handler installed for this
     request.*/
  /*lint -save -e9007 [13.5] No side effects, it is intentional.*/
  if ((usbp->config->requests_hook_cb == NULL) ||
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	685b      	ldr	r3, [r3, #4]
 800252c:	689b      	ldr	r3, [r3, #8]
 800252e:	2b00      	cmp	r3, #0
 8002530:	d00a      	beq.n	8002548 <_usb_ep0setup+0x4e>
      !(usbp->config->requests_hook_cb(usbp))) {
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	685b      	ldr	r3, [r3, #4]
 8002536:	689b      	ldr	r3, [r3, #8]
 8002538:	6878      	ldr	r0, [r7, #4]
 800253a:	4798      	blx	r3
 800253c:	4603      	mov	r3, r0
 800253e:	f083 0301 	eor.w	r3, r3, #1
 8002542:	b2db      	uxtb	r3, r3
  if ((usbp->config->requests_hook_cb == NULL) ||
 8002544:	2b00      	cmp	r3, #0
 8002546:	d027      	beq.n	8002598 <_usb_ep0setup+0x9e>
  /*lint -restore*/
    /* Invoking the default handler, if this fails then stalls the
       endpoint zero as error.*/
    /*lint -save -e9007 [13.5] No side effects, it is intentional.*/
    if (((usbp->setup[0] & USB_RTYPE_TYPE_MASK) != USB_RTYPE_TYPE_STD) ||
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800254e:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8002552:	2b00      	cmp	r3, #0
 8002554:	d108      	bne.n	8002568 <_usb_ep0setup+0x6e>
        !default_handler(usbp)) {
 8002556:	6878      	ldr	r0, [r7, #4]
 8002558:	f7ff fc94 	bl	8001e84 <default_handler>
 800255c:	4603      	mov	r3, r0
 800255e:	f083 0301 	eor.w	r3, r3, #1
 8002562:	b2db      	uxtb	r3, r3
    if (((usbp->setup[0] & USB_RTYPE_TYPE_MASK) != USB_RTYPE_TYPE_STD) ||
 8002564:	2b00      	cmp	r3, #0
 8002566:	d017      	beq.n	8002598 <_usb_ep0setup+0x9e>
    /*lint -restore*/
      /* Error response, the state machine goes into an error state, the low
         level layer will have to reset it to USB_EP0_WAITING_SETUP after
         receiving a SETUP packet.*/
      usb_lld_stall_in(usbp, 0);
 8002568:	2100      	movs	r1, #0
 800256a:	6878      	ldr	r0, [r7, #4]
 800256c:	f003 fe1e 	bl	80061ac <usb_lld_stall_in>
      usb_lld_stall_out(usbp, 0);
 8002570:	2100      	movs	r1, #0
 8002572:	6878      	ldr	r0, [r7, #4]
 8002574:	f003 fdfd 	bl	8006172 <usb_lld_stall_out>
      _usb_isr_invoke_event_cb(usbp, USB_EVENT_STALLED);
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	685b      	ldr	r3, [r3, #4]
 800257c:	681b      	ldr	r3, [r3, #0]
 800257e:	2b00      	cmp	r3, #0
 8002580:	d005      	beq.n	800258e <_usb_ep0setup+0x94>
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	685b      	ldr	r3, [r3, #4]
 8002586:	681b      	ldr	r3, [r3, #0]
 8002588:	2106      	movs	r1, #6
 800258a:	6878      	ldr	r0, [r7, #4]
 800258c:	4798      	blx	r3
      usbp->ep0state = USB_EP0_ERROR;
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	2206      	movs	r2, #6
 8002592:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
      return;
 8002596:	e05b      	b.n	8002650 <_usb_ep0setup+0x156>
  }
#endif
  /* Transfer preparation. The request handler must have populated
     correctly the fields ep0next, ep0n and ep0endcb using the macro
     usbSetupTransfer().*/
  max = (size_t)get_hword(&usbp->setup[6]);
 8002598:	687b      	ldr	r3, [r7, #4]
 800259a:	3386      	adds	r3, #134	; 0x86
 800259c:	4618      	mov	r0, r3
 800259e:	f7ff fc3a 	bl	8001e16 <get_hword>
 80025a2:	4603      	mov	r3, r0
 80025a4:	60fb      	str	r3, [r7, #12]
  /* The transfer size cannot exceed the specified amount.*/
  if (usbp->ep0n > max) {
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80025aa:	68fa      	ldr	r2, [r7, #12]
 80025ac:	429a      	cmp	r2, r3
 80025ae:	d202      	bcs.n	80025b6 <_usb_ep0setup+0xbc>
    usbp->ep0n = max;
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	68fa      	ldr	r2, [r7, #12]
 80025b4:	679a      	str	r2, [r3, #120]	; 0x78
  }
  if ((usbp->setup[0] & USB_RTYPE_DIR_MASK) == USB_RTYPE_DIR_DEV2HOST) {
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 80025bc:	b25b      	sxtb	r3, r3
 80025be:	2b00      	cmp	r3, #0
 80025c0:	da23      	bge.n	800260a <_usb_ep0setup+0x110>
    /* IN phase.*/
    if (usbp->ep0n != 0U) {
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80025c6:	2b00      	cmp	r3, #0
 80025c8:	d010      	beq.n	80025ec <_usb_ep0setup+0xf2>
      /* Starts the transmit phase.*/
      usbp->ep0state = USB_EP0_IN_TX;
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	2209      	movs	r2, #9
 80025ce:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
      osalSysLockFromISR();
 80025d2:	f7ff fc14 	bl	8001dfe <osalSysLockFromISR>
      usbStartTransmitI(usbp, 0, usbp->ep0next, usbp->ep0n);
 80025d6:	687b      	ldr	r3, [r7, #4]
 80025d8:	6f5a      	ldr	r2, [r3, #116]	; 0x74
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80025de:	2100      	movs	r1, #0
 80025e0:	6878      	ldr	r0, [r7, #4]
 80025e2:	f7ff fedd 	bl	80023a0 <usbStartTransmitI>
      osalSysUnlockFromISR();
 80025e6:	f7ff fc10 	bl	8001e0a <osalSysUnlockFromISR>
 80025ea:	e031      	b.n	8002650 <_usb_ep0setup+0x156>
    }
    else {
      /* No transmission phase, directly receiving the zero sized status
         packet.*/
      usbp->ep0state = USB_EP0_OUT_WAITING_STS;
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	2214      	movs	r2, #20
 80025f0:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
#if (USB_EP0_STATUS_STAGE == USB_EP0_STATUS_STAGE_SW)
      osalSysLockFromISR();
 80025f4:	f7ff fc03 	bl	8001dfe <osalSysLockFromISR>
      usbStartReceiveI(usbp, 0, NULL, 0);
 80025f8:	2300      	movs	r3, #0
 80025fa:	2200      	movs	r2, #0
 80025fc:	2100      	movs	r1, #0
 80025fe:	6878      	ldr	r0, [r7, #4]
 8002600:	f7ff fea1 	bl	8002346 <usbStartReceiveI>
      osalSysUnlockFromISR();
 8002604:	f7ff fc01 	bl	8001e0a <osalSysUnlockFromISR>
 8002608:	e022      	b.n	8002650 <_usb_ep0setup+0x156>
#endif
    }
  }
  else {
    /* OUT phase.*/
    if (usbp->ep0n != 0U) {
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800260e:	2b00      	cmp	r3, #0
 8002610:	d010      	beq.n	8002634 <_usb_ep0setup+0x13a>
      /* Starts the receive phase.*/
      usbp->ep0state = USB_EP0_OUT_RX;
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	2215      	movs	r2, #21
 8002616:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
      osalSysLockFromISR();
 800261a:	f7ff fbf0 	bl	8001dfe <osalSysLockFromISR>
      usbStartReceiveI(usbp, 0, (uint8_t *)usbp->ep0next, usbp->ep0n);
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	6f5a      	ldr	r2, [r3, #116]	; 0x74
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8002626:	2100      	movs	r1, #0
 8002628:	6878      	ldr	r0, [r7, #4]
 800262a:	f7ff fe8c 	bl	8002346 <usbStartReceiveI>
      osalSysUnlockFromISR();
 800262e:	f7ff fbec 	bl	8001e0a <osalSysUnlockFromISR>
 8002632:	e00d      	b.n	8002650 <_usb_ep0setup+0x156>
    }
    else {
      /* No receive phase, directly sending the zero sized status
         packet.*/
      usbp->ep0state = USB_EP0_IN_SENDING_STS;
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	220b      	movs	r2, #11
 8002638:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
#if (USB_EP0_STATUS_STAGE == USB_EP0_STATUS_STAGE_SW)
      osalSysLockFromISR();
 800263c:	f7ff fbdf 	bl	8001dfe <osalSysLockFromISR>
      usbStartTransmitI(usbp, 0, NULL, 0);
 8002640:	2300      	movs	r3, #0
 8002642:	2200      	movs	r2, #0
 8002644:	2100      	movs	r1, #0
 8002646:	6878      	ldr	r0, [r7, #4]
 8002648:	f7ff feaa 	bl	80023a0 <usbStartTransmitI>
      osalSysUnlockFromISR();
 800264c:	f7ff fbdd 	bl	8001e0a <osalSysUnlockFromISR>
#else
      usb_lld_end_setup(usbp, ep);
#endif
    }
  }
}
 8002650:	3710      	adds	r7, #16
 8002652:	46bd      	mov	sp, r7
 8002654:	bd80      	pop	{r7, pc}
	...

08002658 <_usb_ep0in>:
 * @param[in] usbp      pointer to the @p USBDriver object
 * @param[in] ep        endpoint number, always zero
 *
 * @notapi
 */
void _usb_ep0in(USBDriver *usbp, usbep_t ep) {
 8002658:	b580      	push	{r7, lr}
 800265a:	b084      	sub	sp, #16
 800265c:	af00      	add	r7, sp, #0
 800265e:	6078      	str	r0, [r7, #4]
 8002660:	460b      	mov	r3, r1
 8002662:	70fb      	strb	r3, [r7, #3]
  size_t max;

  (void)ep;
  switch (usbp->ep0state) {
 8002664:	687b      	ldr	r3, [r7, #4]
 8002666:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 800266a:	2b15      	cmp	r3, #21
 800266c:	f200 808b 	bhi.w	8002786 <_usb_ep0in+0x12e>
 8002670:	a201      	add	r2, pc, #4	; (adr r2, 8002678 <_usb_ep0in+0x20>)
 8002672:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002676:	bf00      	nop
 8002678:	08002757 	.word	0x08002757
 800267c:	08002787 	.word	0x08002787
 8002680:	08002787 	.word	0x08002787
 8002684:	08002787 	.word	0x08002787
 8002688:	08002787 	.word	0x08002787
 800268c:	08002787 	.word	0x08002787
 8002690:	08002757 	.word	0x08002757
 8002694:	08002787 	.word	0x08002787
 8002698:	08002787 	.word	0x08002787
 800269c:	080026d1 	.word	0x080026d1
 80026a0:	0800271f 	.word	0x0800271f
 80026a4:	0800273d 	.word	0x0800273d
 80026a8:	08002787 	.word	0x08002787
 80026ac:	08002787 	.word	0x08002787
 80026b0:	08002787 	.word	0x08002787
 80026b4:	08002787 	.word	0x08002787
 80026b8:	08002787 	.word	0x08002787
 80026bc:	08002787 	.word	0x08002787
 80026c0:	08002787 	.word	0x08002787
 80026c4:	08002787 	.word	0x08002787
 80026c8:	08002757 	.word	0x08002757
 80026cc:	08002757 	.word	0x08002757
  case USB_EP0_IN_TX:
    max = (size_t)get_hword(&usbp->setup[6]);
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	3386      	adds	r3, #134	; 0x86
 80026d4:	4618      	mov	r0, r3
 80026d6:	f7ff fb9e 	bl	8001e16 <get_hword>
 80026da:	4603      	mov	r3, r0
 80026dc:	60fb      	str	r3, [r7, #12]
    /* If the transmitted size is less than the requested size and it is a
       multiple of the maximum packet size then a zero size packet must be
       transmitted.*/
    if ((usbp->ep0n < max) &&
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80026e2:	68fa      	ldr	r2, [r7, #12]
 80026e4:	429a      	cmp	r2, r3
 80026e6:	d91a      	bls.n	800271e <_usb_ep0in+0xc6>
        ((usbp->ep0n % usbp->epc[0]->in_maxsize) == 0U)) {
 80026e8:	687b      	ldr	r3, [r7, #4]
 80026ea:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80026ec:	687a      	ldr	r2, [r7, #4]
 80026ee:	68d2      	ldr	r2, [r2, #12]
 80026f0:	8a12      	ldrh	r2, [r2, #16]
 80026f2:	fbb3 f1f2 	udiv	r1, r3, r2
 80026f6:	fb01 f202 	mul.w	r2, r1, r2
 80026fa:	1a9b      	subs	r3, r3, r2
    if ((usbp->ep0n < max) &&
 80026fc:	2b00      	cmp	r3, #0
 80026fe:	d10e      	bne.n	800271e <_usb_ep0in+0xc6>
      osalSysLockFromISR();
 8002700:	f7ff fb7d 	bl	8001dfe <osalSysLockFromISR>
      usbStartTransmitI(usbp, 0, NULL, 0);
 8002704:	2300      	movs	r3, #0
 8002706:	2200      	movs	r2, #0
 8002708:	2100      	movs	r1, #0
 800270a:	6878      	ldr	r0, [r7, #4]
 800270c:	f7ff fe48 	bl	80023a0 <usbStartTransmitI>
      osalSysUnlockFromISR();
 8002710:	f7ff fb7b 	bl	8001e0a <osalSysUnlockFromISR>
      usbp->ep0state = USB_EP0_IN_WAITING_TX0;
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	220a      	movs	r2, #10
 8002718:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
      return;
 800271c:	e033      	b.n	8002786 <_usb_ep0in+0x12e>
    }
    /* Falls through.*/
  case USB_EP0_IN_WAITING_TX0:
    /* Transmit phase over, receiving the zero sized status packet.*/
    usbp->ep0state = USB_EP0_OUT_WAITING_STS;
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	2214      	movs	r2, #20
 8002722:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
#if (USB_EP0_STATUS_STAGE == USB_EP0_STATUS_STAGE_SW)
    osalSysLockFromISR();
 8002726:	f7ff fb6a 	bl	8001dfe <osalSysLockFromISR>
    usbStartReceiveI(usbp, 0, NULL, 0);
 800272a:	2300      	movs	r3, #0
 800272c:	2200      	movs	r2, #0
 800272e:	2100      	movs	r1, #0
 8002730:	6878      	ldr	r0, [r7, #4]
 8002732:	f7ff fe08 	bl	8002346 <usbStartReceiveI>
    osalSysUnlockFromISR();
 8002736:	f7ff fb68 	bl	8001e0a <osalSysUnlockFromISR>
#else
    usb_lld_end_setup(usbp, ep);
#endif
    return;
 800273a:	e024      	b.n	8002786 <_usb_ep0in+0x12e>
  case USB_EP0_IN_SENDING_STS:
    /* Status packet sent, invoking the callback if defined.*/
    if (usbp->ep0endcb != NULL) {
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8002740:	2b00      	cmp	r3, #0
 8002742:	d003      	beq.n	800274c <_usb_ep0in+0xf4>
      usbp->ep0endcb(usbp);
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8002748:	6878      	ldr	r0, [r7, #4]
 800274a:	4798      	blx	r3
    }
    usbp->ep0state = USB_EP0_STP_WAITING;
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	2200      	movs	r2, #0
 8002750:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
    return;
 8002754:	e017      	b.n	8002786 <_usb_ep0in+0x12e>
    /* Falls through.*/
  case USB_EP0_ERROR:
    /* Error response, the state machine goes into an error state, the low
       level layer will have to reset it to USB_EP0_WAITING_SETUP after
       receiving a SETUP packet.*/
    usb_lld_stall_in(usbp, 0);
 8002756:	2100      	movs	r1, #0
 8002758:	6878      	ldr	r0, [r7, #4]
 800275a:	f003 fd27 	bl	80061ac <usb_lld_stall_in>
    usb_lld_stall_out(usbp, 0);
 800275e:	2100      	movs	r1, #0
 8002760:	6878      	ldr	r0, [r7, #4]
 8002762:	f003 fd06 	bl	8006172 <usb_lld_stall_out>
    _usb_isr_invoke_event_cb(usbp, USB_EVENT_STALLED);
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	685b      	ldr	r3, [r3, #4]
 800276a:	681b      	ldr	r3, [r3, #0]
 800276c:	2b00      	cmp	r3, #0
 800276e:	d005      	beq.n	800277c <_usb_ep0in+0x124>
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	685b      	ldr	r3, [r3, #4]
 8002774:	681b      	ldr	r3, [r3, #0]
 8002776:	2106      	movs	r1, #6
 8002778:	6878      	ldr	r0, [r7, #4]
 800277a:	4798      	blx	r3
    usbp->ep0state = USB_EP0_ERROR;
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	2206      	movs	r2, #6
 8002780:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
    return;
 8002784:	bf00      	nop
  default:
    osalDbgAssert(false, "EP0 state machine invalid state");
  }
}
 8002786:	3710      	adds	r7, #16
 8002788:	46bd      	mov	sp, r7
 800278a:	bd80      	pop	{r7, pc}

0800278c <_usb_ep0out>:
 * @param[in] usbp      pointer to the @p USBDriver object
 * @param[in] ep        endpoint number, always zero
 *
 * @notapi
 */
void _usb_ep0out(USBDriver *usbp, usbep_t ep) {
 800278c:	b580      	push	{r7, lr}
 800278e:	b082      	sub	sp, #8
 8002790:	af00      	add	r7, sp, #0
 8002792:	6078      	str	r0, [r7, #4]
 8002794:	460b      	mov	r3, r1
 8002796:	70fb      	strb	r3, [r7, #3]

  (void)ep;
  switch (usbp->ep0state) {
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	f893 3070 	ldrb.w	r3, [r3, #112]	; 0x70
 800279e:	2b15      	cmp	r3, #21
 80027a0:	d869      	bhi.n	8002876 <_usb_ep0out+0xea>
 80027a2:	a201      	add	r2, pc, #4	; (adr r2, 80027a8 <_usb_ep0out+0x1c>)
 80027a4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80027a8:	08002845 	.word	0x08002845
 80027ac:	08002877 	.word	0x08002877
 80027b0:	08002877 	.word	0x08002877
 80027b4:	08002877 	.word	0x08002877
 80027b8:	08002877 	.word	0x08002877
 80027bc:	08002877 	.word	0x08002877
 80027c0:	08002845 	.word	0x08002845
 80027c4:	08002877 	.word	0x08002877
 80027c8:	08002877 	.word	0x08002877
 80027cc:	08002845 	.word	0x08002845
 80027d0:	08002845 	.word	0x08002845
 80027d4:	08002845 	.word	0x08002845
 80027d8:	08002877 	.word	0x08002877
 80027dc:	08002877 	.word	0x08002877
 80027e0:	08002877 	.word	0x08002877
 80027e4:	08002877 	.word	0x08002877
 80027e8:	08002877 	.word	0x08002877
 80027ec:	08002877 	.word	0x08002877
 80027f0:	08002877 	.word	0x08002877
 80027f4:	08002877 	.word	0x08002877
 80027f8:	0800281f 	.word	0x0800281f
 80027fc:	08002801 	.word	0x08002801
  case USB_EP0_OUT_RX:
    /* Receive phase over, sending the zero sized status packet.*/
    usbp->ep0state = USB_EP0_IN_SENDING_STS;
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	220b      	movs	r2, #11
 8002804:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
#if (USB_EP0_STATUS_STAGE == USB_EP0_STATUS_STAGE_SW)
    osalSysLockFromISR();
 8002808:	f7ff faf9 	bl	8001dfe <osalSysLockFromISR>
    usbStartTransmitI(usbp, 0, NULL, 0);
 800280c:	2300      	movs	r3, #0
 800280e:	2200      	movs	r2, #0
 8002810:	2100      	movs	r1, #0
 8002812:	6878      	ldr	r0, [r7, #4]
 8002814:	f7ff fdc4 	bl	80023a0 <usbStartTransmitI>
    osalSysUnlockFromISR();
 8002818:	f7ff faf7 	bl	8001e0a <osalSysUnlockFromISR>
#else
    usb_lld_end_setup(usbp, ep);
#endif
    return;
 800281c:	e02b      	b.n	8002876 <_usb_ep0out+0xea>
  case USB_EP0_OUT_WAITING_STS:
    /* Status packet received, it must be zero sized, invoking the callback
       if defined.*/
#if (USB_EP0_STATUS_STAGE == USB_EP0_STATUS_STAGE_SW)
    if (usbGetReceiveTransactionSizeX(usbp, 0) != 0U) {
 800281e:	687b      	ldr	r3, [r7, #4]
 8002820:	68db      	ldr	r3, [r3, #12]
 8002822:	699b      	ldr	r3, [r3, #24]
 8002824:	685b      	ldr	r3, [r3, #4]
 8002826:	2b00      	cmp	r3, #0
 8002828:	d124      	bne.n	8002874 <_usb_ep0out+0xe8>
      break;
    }
#endif
    if (usbp->ep0endcb != NULL) {
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800282e:	2b00      	cmp	r3, #0
 8002830:	d003      	beq.n	800283a <_usb_ep0out+0xae>
      usbp->ep0endcb(usbp);
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8002836:	6878      	ldr	r0, [r7, #4]
 8002838:	4798      	blx	r3
    }
    usbp->ep0state = USB_EP0_STP_WAITING;
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	2200      	movs	r2, #0
 800283e:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
    return;
 8002842:	e018      	b.n	8002876 <_usb_ep0out+0xea>
    /* Falls through.*/
  case USB_EP0_ERROR:
    /* Error response, the state machine goes into an error state, the low
       level layer will have to reset it to USB_EP0_WAITING_SETUP after
       receiving a SETUP packet.*/
    usb_lld_stall_in(usbp, 0);
 8002844:	2100      	movs	r1, #0
 8002846:	6878      	ldr	r0, [r7, #4]
 8002848:	f003 fcb0 	bl	80061ac <usb_lld_stall_in>
    usb_lld_stall_out(usbp, 0);
 800284c:	2100      	movs	r1, #0
 800284e:	6878      	ldr	r0, [r7, #4]
 8002850:	f003 fc8f 	bl	8006172 <usb_lld_stall_out>
    _usb_isr_invoke_event_cb(usbp, USB_EVENT_STALLED);
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	685b      	ldr	r3, [r3, #4]
 8002858:	681b      	ldr	r3, [r3, #0]
 800285a:	2b00      	cmp	r3, #0
 800285c:	d005      	beq.n	800286a <_usb_ep0out+0xde>
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	685b      	ldr	r3, [r3, #4]
 8002862:	681b      	ldr	r3, [r3, #0]
 8002864:	2106      	movs	r1, #6
 8002866:	6878      	ldr	r0, [r7, #4]
 8002868:	4798      	blx	r3
    usbp->ep0state = USB_EP0_ERROR;
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	2206      	movs	r2, #6
 800286e:	f883 2070 	strb.w	r2, [r3, #112]	; 0x70
    return;
 8002872:	e000      	b.n	8002876 <_usb_ep0out+0xea>
      break;
 8002874:	bf00      	nop
  default:
    osalDbgAssert(false, "EP0 state machine invalid state");
  }
}
 8002876:	3708      	adds	r7, #8
 8002878:	46bd      	mov	sp, r7
 800287a:	bd80      	pop	{r7, pc}

0800287c <halCommunityInit>:
/**
 * @brief   HAL initialization (community part).
 *
 * @init
 */
void halCommunityInit(void) {
 800287c:	b580      	push	{r7, lr}
 800287e:	af00      	add	r7, sp, #0
#if HAL_USE_COMP || defined(__DOXYGEN__)
  compInit();
#endif

#if HAL_USE_FSMC || defined(__DOXYGEN__)
  fsmcInit();
 8002880:	f000 f802 	bl	8002888 <fsmcInit>
#endif
}
 8002884:	bf00      	nop
 8002886:	bd80      	pop	{r7, pc}

08002888 <fsmcInit>:
/**
 * @brief   Low level FSMC driver initialization.
 *
 * @notapi
 */
void fsmcInit(void) {
 8002888:	b480      	push	{r7}
 800288a:	af00      	add	r7, sp, #0

  if (FSMCD1.state == FSMC_UNINIT) {
 800288c:	4b06      	ldr	r3, [pc, #24]	; (80028a8 <fsmcInit+0x20>)
 800288e:	781b      	ldrb	r3, [r3, #0]
 8002890:	2b00      	cmp	r3, #0
 8002892:	d105      	bne.n	80028a0 <fsmcInit+0x18>
    FSMCD1.state  = FSMC_STOP;
 8002894:	4b04      	ldr	r3, [pc, #16]	; (80028a8 <fsmcInit+0x20>)
 8002896:	2201      	movs	r2, #1
 8002898:	701a      	strb	r2, [r3, #0]
     defined(STM32F745xx) || defined(STM32F746xx) || \
     defined(STM32F756xx) || defined(STM32F767xx) || \
     defined(STM32F769xx) || defined(STM32F777xx) || \
     defined(STM32F779xx)  || defined(STM32H743xx))
  #if STM32_SDRAM_USE_SDRAM1 || STM32_SDRAM_USE_SDRAM2
    FSMCD1.sdram = (FSMC_SDRAM_TypeDef *)FSMC_Bank5_6_R_BASE;
 800289a:	4b03      	ldr	r3, [pc, #12]	; (80028a8 <fsmcInit+0x20>)
 800289c:	4a03      	ldr	r2, [pc, #12]	; (80028ac <fsmcInit+0x24>)
 800289e:	605a      	str	r2, [r3, #4]
  #endif
#endif
#endif
  }
}
 80028a0:	bf00      	nop
 80028a2:	46bd      	mov	sp, r7
 80028a4:	bc80      	pop	{r7}
 80028a6:	4770      	bx	lr
 80028a8:	240006b0 	.word	0x240006b0
 80028ac:	52004140 	.word	0x52004140

080028b0 <Vector100>:
/**
 * @brief   FSMC shared interrupt handler.
 *
 * @notapi
 */
CH_IRQ_HANDLER(STM32_FSMC_HANDLER) {
 80028b0:	b580      	push	{r7, lr}
 80028b2:	af00      	add	r7, sp, #0

  CH_IRQ_PROLOGUE();
 80028b4:	4804      	ldr	r0, [pc, #16]	; (80028c8 <Vector100+0x18>)
 80028b6:	f005 f9bf 	bl	8007c38 <__trace_isr_enter>
  if (FSMCD1.nand2->SR & FSMC_SR_ISR_MASK) {
    NANDD2.isr_handler(&NANDD2);
  }
#endif
#endif
  CH_IRQ_EPILOGUE();
 80028ba:	4803      	ldr	r0, [pc, #12]	; (80028c8 <Vector100+0x18>)
 80028bc:	f005 f9f6 	bl	8007cac <__trace_isr_leave>
 80028c0:	f006 fd20 	bl	8009304 <__port_irq_epilogue>
}
 80028c4:	bf00      	nop
 80028c6:	bd80      	pop	{r7, pc}
 80028c8:	0800febc 	.word	0x0800febc

080028cc <nvicEnableVector>:
 * @brief   Sets the priority of an interrupt handler and enables it.
 *
 * @param[in] n         the interrupt number
 * @param[in] prio      the interrupt priority
 */
void nvicEnableVector(uint32_t n, uint32_t prio) {
 80028cc:	b480      	push	{r7}
 80028ce:	b083      	sub	sp, #12
 80028d0:	af00      	add	r7, sp, #0
 80028d2:	6078      	str	r0, [r7, #4]
 80028d4:	6039      	str	r1, [r7, #0]
#if defined(__CORE_CM0_H_GENERIC) || defined(__CORE_CM0PLUS_H_GENERIC) ||   \
    defined(__CORE_CM23_H_GENERIC)
  NVIC->__IPR[_IP_IDX(n)] = (NVIC->__IPR[_IP_IDX(n)] & ~(0xFFU << _BIT_SHIFT(n))) |
                            (NVIC_PRIORITY_MASK(prio) << _BIT_SHIFT(n));
#else
  NVIC->__IPR[n] = NVIC_PRIORITY_MASK(prio);
 80028d6:	683b      	ldr	r3, [r7, #0]
 80028d8:	b2db      	uxtb	r3, r3
 80028da:	4a12      	ldr	r2, [pc, #72]	; (8002924 <nvicEnableVector+0x58>)
 80028dc:	011b      	lsls	r3, r3, #4
 80028de:	b2d9      	uxtb	r1, r3
 80028e0:	687b      	ldr	r3, [r7, #4]
 80028e2:	4413      	add	r3, r2
 80028e4:	f503 7340 	add.w	r3, r3, #768	; 0x300
 80028e8:	460a      	mov	r2, r1
 80028ea:	701a      	strb	r2, [r3, #0]
#endif
  NVIC->__ICPR[n >> 5U] = 1U << (n & 0x1FU);
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	f003 021f 	and.w	r2, r3, #31
 80028f2:	490c      	ldr	r1, [pc, #48]	; (8002924 <nvicEnableVector+0x58>)
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	095b      	lsrs	r3, r3, #5
 80028f8:	2001      	movs	r0, #1
 80028fa:	fa00 f202 	lsl.w	r2, r0, r2
 80028fe:	3360      	adds	r3, #96	; 0x60
 8002900:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  NVIC->__ISER[n >> 5U] = 1U << (n & 0x1FU);
 8002904:	687b      	ldr	r3, [r7, #4]
 8002906:	f003 021f 	and.w	r2, r3, #31
 800290a:	4906      	ldr	r1, [pc, #24]	; (8002924 <nvicEnableVector+0x58>)
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	095b      	lsrs	r3, r3, #5
 8002910:	2001      	movs	r0, #1
 8002912:	fa00 f202 	lsl.w	r2, r0, r2
 8002916:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
#if defined(__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3)
  /* If the IRQ is enabled from secure mode then it is marked as secure
     interrupt in ITNS.*/
  NVIC->__ITNS[n >> 5U] &= ~(1U << (n & 0x1FU));
#endif
}
 800291a:	bf00      	nop
 800291c:	370c      	adds	r7, #12
 800291e:	46bd      	mov	sp, r7
 8002920:	bc80      	pop	{r7}
 8002922:	4770      	bx	lr
 8002924:	e000e100 	.word	0xe000e100

08002928 <nvicDisableVector>:
/**
 * @brief   Disables an interrupt handler.
 *
 * @param[in] n         the interrupt number
 */
void nvicDisableVector(uint32_t n) {
 8002928:	b480      	push	{r7}
 800292a:	b083      	sub	sp, #12
 800292c:	af00      	add	r7, sp, #0
 800292e:	6078      	str	r0, [r7, #4]

  NVIC->__ICER[n >> 5U] = 1U << (n & 0x1FU);
 8002930:	687b      	ldr	r3, [r7, #4]
 8002932:	f003 021f 	and.w	r2, r3, #31
 8002936:	4910      	ldr	r1, [pc, #64]	; (8002978 <nvicDisableVector+0x50>)
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	095b      	lsrs	r3, r3, #5
 800293c:	2001      	movs	r0, #1
 800293e:	fa00 f202 	lsl.w	r2, r0, r2
 8002942:	3320      	adds	r3, #32
 8002944:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  NVIC->__ICPR[n >> 5U] = 1U << (n & 0x1FU);
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	f003 021f 	and.w	r2, r3, #31
 800294e:	490a      	ldr	r1, [pc, #40]	; (8002978 <nvicDisableVector+0x50>)
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	095b      	lsrs	r3, r3, #5
 8002954:	2001      	movs	r0, #1
 8002956:	fa00 f202 	lsl.w	r2, r0, r2
 800295a:	3360      	adds	r3, #96	; 0x60
 800295c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
#if defined(__CORE_CM0_H_GENERIC) || defined(__CORE_CM0PLUS_H_GENERIC) ||   \
    defined(__CORE_CM23_H_GENERIC)
  NVIC->__IPR[_IP_IDX(n)] = NVIC->__IPR[_IP_IDX(n)] & ~(0xFFU << _BIT_SHIFT(n));
#else
  NVIC->__IPR[n] = 0U;
 8002960:	4a05      	ldr	r2, [pc, #20]	; (8002978 <nvicDisableVector+0x50>)
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	4413      	add	r3, r2
 8002966:	f503 7340 	add.w	r3, r3, #768	; 0x300
 800296a:	2200      	movs	r2, #0
 800296c:	701a      	strb	r2, [r3, #0]
#endif
#if defined(__ARM_FEATURE_CMSE) && (__ARM_FEATURE_CMSE == 3)
  /* Marked as not secure again.*/
  NVIC->__ITNS[n >> 5U] |= 1U << (n & 0x1FU);
#endif
}
 800296e:	bf00      	nop
 8002970:	370c      	adds	r7, #12
 8002972:	46bd      	mov	sp, r7
 8002974:	bc80      	pop	{r7}
 8002976:	4770      	bx	lr
 8002978:	e000e100 	.word	0xe000e100

0800297c <exti0_irq_init>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static inline void exti0_irq_init(void) {
 800297c:	b480      	push	{r7}
 800297e:	af00      	add	r7, sp, #0
#if (HAL_USE_PAL && (PAL_USE_WAIT || PAL_USE_CALLBACKS))
  nvicEnableVector(STM32_EXTI0_NUMBER, STM32_IRQ_EXTI0_PRIORITY);
#endif
}
 8002980:	bf00      	nop
 8002982:	46bd      	mov	sp, r7
 8002984:	bc80      	pop	{r7}
 8002986:	4770      	bx	lr

08002988 <exti1_irq_init>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static inline void exti1_irq_init(void) {
 8002988:	b480      	push	{r7}
 800298a:	af00      	add	r7, sp, #0
#if (HAL_USE_PAL && (PAL_USE_WAIT || PAL_USE_CALLBACKS))
  nvicEnableVector(STM32_EXTI1_NUMBER, STM32_IRQ_EXTI1_PRIORITY);
#endif
}
 800298c:	bf00      	nop
 800298e:	46bd      	mov	sp, r7
 8002990:	bc80      	pop	{r7}
 8002992:	4770      	bx	lr

08002994 <exti2_irq_init>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static inline void exti2_irq_init(void) {
 8002994:	b480      	push	{r7}
 8002996:	af00      	add	r7, sp, #0
#if (HAL_USE_PAL && (PAL_USE_WAIT || PAL_USE_CALLBACKS))
  nvicEnableVector(STM32_EXTI2_NUMBER, STM32_IRQ_EXTI2_PRIORITY);
#endif
}
 8002998:	bf00      	nop
 800299a:	46bd      	mov	sp, r7
 800299c:	bc80      	pop	{r7}
 800299e:	4770      	bx	lr

080029a0 <exti3_irq_init>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static inline void exti3_irq_init(void) {
 80029a0:	b480      	push	{r7}
 80029a2:	af00      	add	r7, sp, #0
#if (HAL_USE_PAL && (PAL_USE_WAIT || PAL_USE_CALLBACKS))
  nvicEnableVector(STM32_EXTI3_NUMBER, STM32_IRQ_EXTI3_PRIORITY);
#endif
}
 80029a4:	bf00      	nop
 80029a6:	46bd      	mov	sp, r7
 80029a8:	bc80      	pop	{r7}
 80029aa:	4770      	bx	lr

080029ac <exti4_irq_init>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static inline void exti4_irq_init(void) {
 80029ac:	b480      	push	{r7}
 80029ae:	af00      	add	r7, sp, #0
#if (HAL_USE_PAL && (PAL_USE_WAIT || PAL_USE_CALLBACKS))
  nvicEnableVector(STM32_EXTI4_NUMBER, STM32_IRQ_EXTI4_PRIORITY);
#endif
}
 80029b0:	bf00      	nop
 80029b2:	46bd      	mov	sp, r7
 80029b4:	bc80      	pop	{r7}
 80029b6:	4770      	bx	lr

080029b8 <exti5_9_irq_init>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static inline void exti5_9_irq_init(void) {
 80029b8:	b480      	push	{r7}
 80029ba:	af00      	add	r7, sp, #0
#if (HAL_USE_PAL && (PAL_USE_WAIT || PAL_USE_CALLBACKS))
  nvicEnableVector(STM32_EXTI5_9_NUMBER, STM32_IRQ_EXTI5_9_PRIORITY);
#endif
}
 80029bc:	bf00      	nop
 80029be:	46bd      	mov	sp, r7
 80029c0:	bc80      	pop	{r7}
 80029c2:	4770      	bx	lr

080029c4 <exti10_15_irq_init>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static inline void exti10_15_irq_init(void) {
 80029c4:	b480      	push	{r7}
 80029c6:	af00      	add	r7, sp, #0
#if (HAL_USE_PAL && (PAL_USE_WAIT || PAL_USE_CALLBACKS))
  nvicEnableVector(STM32_EXTI10_15_NUMBER, STM32_IRQ_EXTI10_15_PRIORITY);
#endif
}
 80029c8:	bf00      	nop
 80029ca:	46bd      	mov	sp, r7
 80029cc:	bc80      	pop	{r7}
 80029ce:	4770      	bx	lr

080029d0 <exti16_irq_init>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static inline void exti16_irq_init(void) {
 80029d0:	b480      	push	{r7}
 80029d2:	af00      	add	r7, sp, #0
#if defined(STM32_EXTI16_IS_USED)
  nvicEnableVector(STM32_EXTI16_NUMBER, STM32_IRQ_EXTI16_PRIORITY);
#endif
}
 80029d4:	bf00      	nop
 80029d6:	46bd      	mov	sp, r7
 80029d8:	bc80      	pop	{r7}
 80029da:	4770      	bx	lr

080029dc <exti17_irq_init>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static inline void exti17_irq_init(void) {
 80029dc:	b480      	push	{r7}
 80029de:	af00      	add	r7, sp, #0
#if defined(STM32_EXTI17_IS_USED)
  nvicEnableVector(STM32_EXTI17_NUMBER, STM32_IRQ_EXTI17_PRIORITY);
#endif
}
 80029e0:	bf00      	nop
 80029e2:	46bd      	mov	sp, r7
 80029e4:	bc80      	pop	{r7}
 80029e6:	4770      	bx	lr

080029e8 <exti18_irq_init>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static inline void exti18_irq_init(void) {
 80029e8:	b480      	push	{r7}
 80029ea:	af00      	add	r7, sp, #0
#if defined(STM32_EXTI18_IS_USED)
  nvicEnableVector(STM32_EXTI18_NUMBER, STM32_IRQ_EXTI18_PRIORITY);
#endif
}
 80029ec:	bf00      	nop
 80029ee:	46bd      	mov	sp, r7
 80029f0:	bc80      	pop	{r7}
 80029f2:	4770      	bx	lr

080029f4 <exti19_irq_init>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static inline void exti19_irq_init(void) {
 80029f4:	b480      	push	{r7}
 80029f6:	af00      	add	r7, sp, #0
#if defined(STM32_EXTI19_IS_USED)
  nvicEnableVector(STM32_EXTI19_NUMBER, STM32_IRQ_EXTI19_PRIORITY);
#endif
}
 80029f8:	bf00      	nop
 80029fa:	46bd      	mov	sp, r7
 80029fc:	bc80      	pop	{r7}
 80029fe:	4770      	bx	lr

08002a00 <exti20_exti21_irq_init>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static inline void exti20_exti21_irq_init(void) {
 8002a00:	b480      	push	{r7}
 8002a02:	af00      	add	r7, sp, #0
#if defined(STM32_EXTI20_IS_USED) || defined(STM32_EXTI21_IS_USED)
  nvicEnableVector(STM32_EXTI20_21_NUMBER, STM32_IRQ_EXTI20_21_PRIORITY);
#endif
}
 8002a04:	bf00      	nop
 8002a06:	46bd      	mov	sp, r7
 8002a08:	bc80      	pop	{r7}
 8002a0a:	4770      	bx	lr

08002a0c <fdcan1_irq_init>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static inline void fdcan1_irq_init(void) {
 8002a0c:	b480      	push	{r7}
 8002a0e:	af00      	add	r7, sp, #0
#if STM32_FDCAN1_IS_USED
  nvicEnableVector(STM32_FDCAN1_IT0_NUMBER, STM32_IRQ_FDCAN1_PRIORITY);
#endif
}
 8002a10:	bf00      	nop
 8002a12:	46bd      	mov	sp, r7
 8002a14:	bc80      	pop	{r7}
 8002a16:	4770      	bx	lr

08002a18 <fdcan2_irq_init>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static inline void fdcan2_irq_init(void) {
 8002a18:	b480      	push	{r7}
 8002a1a:	af00      	add	r7, sp, #0
#if STM32_FDCAN2_IS_USED
  nvicEnableVector(STM32_FDCAN2_IT0_NUMBER, STM32_IRQ_FDCAN2_PRIORITY);
#endif
}
 8002a1c:	bf00      	nop
 8002a1e:	46bd      	mov	sp, r7
 8002a20:	bc80      	pop	{r7}
 8002a22:	4770      	bx	lr

08002a24 <fdcan3_irq_init>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static inline void fdcan3_irq_init(void) {
 8002a24:	b480      	push	{r7}
 8002a26:	af00      	add	r7, sp, #0
#if STM32_FDCAN3_IS_USED
  nvicEnableVector(STM32_FDCAN3_IT0_NUMBER, STM32_IRQ_FDCAN3_PRIORITY);
#endif
}
 8002a28:	bf00      	nop
 8002a2a:	46bd      	mov	sp, r7
 8002a2c:	bc80      	pop	{r7}
 8002a2e:	4770      	bx	lr

08002a30 <quadspi1_irq_init>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static inline void quadspi1_irq_init(void) {
 8002a30:	b480      	push	{r7}
 8002a32:	af00      	add	r7, sp, #0
#if STM32_QUADSPI1_IS_USED
  nvicEnableVector(STM32_QUADSPI1_NUMBER, STM32_IRQ_QUADSPI1_PRIORITY);
#endif
}
 8002a34:	bf00      	nop
 8002a36:	46bd      	mov	sp, r7
 8002a38:	bc80      	pop	{r7}
 8002a3a:	4770      	bx	lr

08002a3c <sdmmc1_irq_init>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static inline void sdmmc1_irq_init(void) {
 8002a3c:	b480      	push	{r7}
 8002a3e:	af00      	add	r7, sp, #0
#if STM32_SDMMC1_IS_USED
  nvicEnableVector(STM32_SDMMC1_NUMBER, STM32_IRQ_SDMMC1_PRIORITY);
#endif
}
 8002a40:	bf00      	nop
 8002a42:	46bd      	mov	sp, r7
 8002a44:	bc80      	pop	{r7}
 8002a46:	4770      	bx	lr

08002a48 <sdmmc2_irq_init>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static inline void sdmmc2_irq_init(void) {
 8002a48:	b480      	push	{r7}
 8002a4a:	af00      	add	r7, sp, #0
#if STM32_SDMMC2_IS_USED
  nvicEnableVector(STM32_SDMMC2_NUMBER, STM32_IRQ_SDMMC2_PRIORITY);
#endif
}
 8002a4c:	bf00      	nop
 8002a4e:	46bd      	mov	sp, r7
 8002a50:	bc80      	pop	{r7}
 8002a52:	4770      	bx	lr

08002a54 <usart1_irq_init>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static inline void usart1_irq_init(void) {
 8002a54:	b580      	push	{r7, lr}
 8002a56:	af00      	add	r7, sp, #0
#if defined(STM32_USART1_IS_USED)
  nvicEnableVector(STM32_USART1_NUMBER, STM32_IRQ_USART1_PRIORITY);
 8002a58:	210c      	movs	r1, #12
 8002a5a:	2025      	movs	r0, #37	; 0x25
 8002a5c:	f7ff ff36 	bl	80028cc <nvicEnableVector>
#endif
}
 8002a60:	bf00      	nop
 8002a62:	bd80      	pop	{r7, pc}

08002a64 <VectorD4>:
/**
 * @brief   USART1 interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_USART1_HANDLER) {
 8002a64:	b580      	push	{r7, lr}
 8002a66:	af00      	add	r7, sp, #0

  OSAL_IRQ_PROLOGUE();
 8002a68:	4806      	ldr	r0, [pc, #24]	; (8002a84 <VectorD4+0x20>)
 8002a6a:	f005 f8e5 	bl	8007c38 <__trace_isr_enter>

#if HAL_USE_SERIAL
#if STM32_SERIAL_USE_USART1
  sd_lld_serve_interrupt(&SD1);
 8002a6e:	4806      	ldr	r0, [pc, #24]	; (8002a88 <VectorD4+0x24>)
 8002a70:	f004 fdb2 	bl	80075d8 <sd_lld_serve_interrupt>
#if STM32_UART_USE_USART1
  uart_lld_serve_interrupt(&UARTD1);
#endif
#endif

  OSAL_IRQ_EPILOGUE();
 8002a74:	4803      	ldr	r0, [pc, #12]	; (8002a84 <VectorD4+0x20>)
 8002a76:	f005 f919 	bl	8007cac <__trace_isr_leave>
 8002a7a:	f006 fc43 	bl	8009304 <__port_irq_epilogue>
}
 8002a7e:	bf00      	nop
 8002a80:	bd80      	pop	{r7, pc}
 8002a82:	bf00      	nop
 8002a84:	0800fec8 	.word	0x0800fec8
 8002a88:	24000a0c 	.word	0x24000a0c

08002a8c <usart2_irq_init>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static inline void usart2_irq_init(void) {
 8002a8c:	b480      	push	{r7}
 8002a8e:	af00      	add	r7, sp, #0
#if defined(STM32_USART2_IS_USED)
  nvicEnableVector(STM32_USART2_NUMBER, STM32_IRQ_USART2_PRIORITY);
#endif
}
 8002a90:	bf00      	nop
 8002a92:	46bd      	mov	sp, r7
 8002a94:	bc80      	pop	{r7}
 8002a96:	4770      	bx	lr

08002a98 <usart3_irq_init>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static inline void usart3_irq_init(void) {
 8002a98:	b480      	push	{r7}
 8002a9a:	af00      	add	r7, sp, #0
#if defined(STM32_USART3_IS_USED)
  nvicEnableVector(STM32_USART3_NUMBER, STM32_IRQ_USART3_PRIORITY);
#endif
}
 8002a9c:	bf00      	nop
 8002a9e:	46bd      	mov	sp, r7
 8002aa0:	bc80      	pop	{r7}
 8002aa2:	4770      	bx	lr

08002aa4 <uart4_irq_init>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static inline void uart4_irq_init(void) {
 8002aa4:	b480      	push	{r7}
 8002aa6:	af00      	add	r7, sp, #0
#if defined(STM32_UART4_IS_USED)
  nvicEnableVector(STM32_UART4_NUMBER, STM32_IRQ_UART4_PRIORITY);
#endif
}
 8002aa8:	bf00      	nop
 8002aaa:	46bd      	mov	sp, r7
 8002aac:	bc80      	pop	{r7}
 8002aae:	4770      	bx	lr

08002ab0 <uart5_irq_init>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static inline void uart5_irq_init(void) {
 8002ab0:	b580      	push	{r7, lr}
 8002ab2:	af00      	add	r7, sp, #0
#if defined(STM32_UART5_IS_USED)
  nvicEnableVector(STM32_UART5_NUMBER, STM32_IRQ_UART5_PRIORITY);
 8002ab4:	210c      	movs	r1, #12
 8002ab6:	2035      	movs	r0, #53	; 0x35
 8002ab8:	f7ff ff08 	bl	80028cc <nvicEnableVector>
#endif
}
 8002abc:	bf00      	nop
 8002abe:	bd80      	pop	{r7, pc}

08002ac0 <Vector114>:
/**
 * @brief   UART5 interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_UART5_HANDLER) {
 8002ac0:	b580      	push	{r7, lr}
 8002ac2:	af00      	add	r7, sp, #0

  OSAL_IRQ_PROLOGUE();
 8002ac4:	4806      	ldr	r0, [pc, #24]	; (8002ae0 <Vector114+0x20>)
 8002ac6:	f005 f8b7 	bl	8007c38 <__trace_isr_enter>

#if HAL_USE_SERIAL
#if STM32_SERIAL_USE_UART5
  sd_lld_serve_interrupt(&SD5);
 8002aca:	4806      	ldr	r0, [pc, #24]	; (8002ae4 <Vector114+0x24>)
 8002acc:	f004 fd84 	bl	80075d8 <sd_lld_serve_interrupt>
#if STM32_UART_USE_UART5
  uart_lld_serve_interrupt(&UARTD5);
#endif
#endif

  OSAL_IRQ_EPILOGUE();
 8002ad0:	4803      	ldr	r0, [pc, #12]	; (8002ae0 <Vector114+0x20>)
 8002ad2:	f005 f8eb 	bl	8007cac <__trace_isr_leave>
 8002ad6:	f006 fc15 	bl	8009304 <__port_irq_epilogue>
}
 8002ada:	bf00      	nop
 8002adc:	bd80      	pop	{r7, pc}
 8002ade:	bf00      	nop
 8002ae0:	0800fed4 	.word	0x0800fed4
 8002ae4:	24000a6c 	.word	0x24000a6c

08002ae8 <usart6_irq_init>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static inline void usart6_irq_init(void) {
 8002ae8:	b480      	push	{r7}
 8002aea:	af00      	add	r7, sp, #0
#if defined(STM32_USART6_IS_USED)
  nvicEnableVector(STM32_USART6_NUMBER, STM32_IRQ_USART6_PRIORITY);
#endif
}
 8002aec:	bf00      	nop
 8002aee:	46bd      	mov	sp, r7
 8002af0:	bc80      	pop	{r7}
 8002af2:	4770      	bx	lr

08002af4 <uart7_irq_init>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static inline void uart7_irq_init(void) {
 8002af4:	b480      	push	{r7}
 8002af6:	af00      	add	r7, sp, #0
#if defined(STM32_UART7_IS_USED)
  nvicEnableVector(STM32_UART7_NUMBER, STM32_IRQ_UART7_PRIORITY);
#endif
}
 8002af8:	bf00      	nop
 8002afa:	46bd      	mov	sp, r7
 8002afc:	bc80      	pop	{r7}
 8002afe:	4770      	bx	lr

08002b00 <uart8_irq_init>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static inline void uart8_irq_init(void) {
 8002b00:	b480      	push	{r7}
 8002b02:	af00      	add	r7, sp, #0
#if defined(STM32_UART8_IS_USED)
  nvicEnableVector(STM32_UART8_NUMBER, STM32_IRQ_UART8_PRIORITY);
#endif
}
 8002b04:	bf00      	nop
 8002b06:	46bd      	mov	sp, r7
 8002b08:	bc80      	pop	{r7}
 8002b0a:	4770      	bx	lr

08002b0c <uart9_irq_init>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static inline void uart9_irq_init(void) {
 8002b0c:	b480      	push	{r7}
 8002b0e:	af00      	add	r7, sp, #0
#if defined(STM32_UART9_IS_USED)
  nvicEnableVector(STM32_UART9_NUMBER, STM32_IRQ_UART9_PRIORITY);
#endif
}
 8002b10:	bf00      	nop
 8002b12:	46bd      	mov	sp, r7
 8002b14:	bc80      	pop	{r7}
 8002b16:	4770      	bx	lr

08002b18 <usart10_irq_init>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static inline void usart10_irq_init(void) {
 8002b18:	b480      	push	{r7}
 8002b1a:	af00      	add	r7, sp, #0
#if defined(STM32_USART10_IS_USED)
  nvicEnableVector(STM32_USART10_NUMBER, STM32_IRQ_USART10_PRIORITY);
#endif
}
 8002b1c:	bf00      	nop
 8002b1e:	46bd      	mov	sp, r7
 8002b20:	bc80      	pop	{r7}
 8002b22:	4770      	bx	lr

08002b24 <lpuart1_irq_init>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static inline void lpuart1_irq_init(void) {
 8002b24:	b480      	push	{r7}
 8002b26:	af00      	add	r7, sp, #0
#if defined(STM32_LPUART1_IS_USED)
  nvicEnableVector(STM32_LPUART1_NUMBER, STM32_IRQ_LPUART1_PRIORITY);
#endif
}
 8002b28:	bf00      	nop
 8002b2a:	46bd      	mov	sp, r7
 8002b2c:	bc80      	pop	{r7}
 8002b2e:	4770      	bx	lr

08002b30 <tim1_irq_init>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static inline void tim1_irq_init(void) {
 8002b30:	b480      	push	{r7}
 8002b32:	af00      	add	r7, sp, #0
#if defined(STM32_TIM1_IS_USED)
  nvicEnableVector(STM32_TIM1_UP_NUMBER, STM32_IRQ_TIM1_UP_PRIORITY);
  nvicEnableVector(STM32_TIM1_CC_NUMBER, STM32_IRQ_TIM1_CC_PRIORITY);
#endif
}
 8002b34:	bf00      	nop
 8002b36:	46bd      	mov	sp, r7
 8002b38:	bc80      	pop	{r7}
 8002b3a:	4770      	bx	lr

08002b3c <tim2_irq_init>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static inline void tim2_irq_init(void) {
 8002b3c:	b580      	push	{r7, lr}
 8002b3e:	af00      	add	r7, sp, #0
#if defined(STM32_TIM2_IS_USED)
  nvicEnableVector(STM32_TIM2_NUMBER, STM32_IRQ_TIM2_PRIORITY);
 8002b40:	2107      	movs	r1, #7
 8002b42:	201c      	movs	r0, #28
 8002b44:	f7ff fec2 	bl	80028cc <nvicEnableVector>
#endif
}
 8002b48:	bf00      	nop
 8002b4a:	bd80      	pop	{r7, pc}

08002b4c <VectorB0>:
/**
 * @brief   TIM2 interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_TIM2_HANDLER) {
 8002b4c:	b580      	push	{r7, lr}
 8002b4e:	af00      	add	r7, sp, #0

  OSAL_IRQ_PROLOGUE();
 8002b50:	4805      	ldr	r0, [pc, #20]	; (8002b68 <VectorB0+0x1c>)
 8002b52:	f005 f871 	bl	8007c38 <__trace_isr_enter>
  pwm_lld_serve_interrupt(&PWMD2);
#endif
#endif
#if 1
#if STM32_ST_USE_TIM2
  st_lld_serve_interrupt();
 8002b56:	f004 fc31 	bl	80073bc <st_lld_serve_interrupt>
#endif
#endif

  OSAL_IRQ_EPILOGUE();
 8002b5a:	4803      	ldr	r0, [pc, #12]	; (8002b68 <VectorB0+0x1c>)
 8002b5c:	f005 f8a6 	bl	8007cac <__trace_isr_leave>
 8002b60:	f006 fbd0 	bl	8009304 <__port_irq_epilogue>
}
 8002b64:	bf00      	nop
 8002b66:	bd80      	pop	{r7, pc}
 8002b68:	0800fee0 	.word	0x0800fee0

08002b6c <tim3_irq_init>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static inline void tim3_irq_init(void) {
 8002b6c:	b480      	push	{r7}
 8002b6e:	af00      	add	r7, sp, #0
#if defined(STM32_TIM3_IS_USED)
  nvicEnableVector(STM32_TIM3_NUMBER, STM32_IRQ_TIM3_PRIORITY);
#endif
}
 8002b70:	bf00      	nop
 8002b72:	46bd      	mov	sp, r7
 8002b74:	bc80      	pop	{r7}
 8002b76:	4770      	bx	lr

08002b78 <tim4_irq_init>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static inline void tim4_irq_init(void) {
 8002b78:	b480      	push	{r7}
 8002b7a:	af00      	add	r7, sp, #0
#if defined(STM32_TIM4_IS_USED)
  nvicEnableVector(STM32_TIM4_NUMBER, STM32_IRQ_TIM4_PRIORITY);
#endif
}
 8002b7c:	bf00      	nop
 8002b7e:	46bd      	mov	sp, r7
 8002b80:	bc80      	pop	{r7}
 8002b82:	4770      	bx	lr

08002b84 <tim5_irq_init>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static inline void tim5_irq_init(void) {
 8002b84:	b480      	push	{r7}
 8002b86:	af00      	add	r7, sp, #0
#if defined(STM32_TIM5_IS_USED)
  nvicEnableVector(STM32_TIM5_NUMBER, STM32_IRQ_TIM5_PRIORITY);
#endif
}
 8002b88:	bf00      	nop
 8002b8a:	46bd      	mov	sp, r7
 8002b8c:	bc80      	pop	{r7}
 8002b8e:	4770      	bx	lr

08002b90 <tim6_irq_init>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static inline void tim6_irq_init(void) {
 8002b90:	b480      	push	{r7}
 8002b92:	af00      	add	r7, sp, #0
#if defined(STM32_TIM6_IS_USED)
  nvicEnableVector(STM32_TIM6_NUMBER, STM32_IRQ_TIM6_PRIORITY);
#endif
}
 8002b94:	bf00      	nop
 8002b96:	46bd      	mov	sp, r7
 8002b98:	bc80      	pop	{r7}
 8002b9a:	4770      	bx	lr

08002b9c <tim7_irq_init>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static inline void tim7_irq_init(void) {
 8002b9c:	b480      	push	{r7}
 8002b9e:	af00      	add	r7, sp, #0
#if defined(STM32_TIM7_IS_USED)
  nvicEnableVector(STM32_TIM7_NUMBER, STM32_IRQ_TIM7_PRIORITY);
#endif
}
 8002ba0:	bf00      	nop
 8002ba2:	46bd      	mov	sp, r7
 8002ba4:	bc80      	pop	{r7}
 8002ba6:	4770      	bx	lr

08002ba8 <tim8_tim12_tim13_tim14_irq_init>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static inline void tim8_tim12_tim13_tim14_irq_init(void) {
 8002ba8:	b480      	push	{r7}
 8002baa:	af00      	add	r7, sp, #0
#endif
#if defined(STM32_TIM8_IS_USED)
  nvicEnableVector(STM32_TIM8_CC_NUMBER,
                   STM32_IRQ_TIM8_CC_PRIORITY);
#endif
}
 8002bac:	bf00      	nop
 8002bae:	46bd      	mov	sp, r7
 8002bb0:	bc80      	pop	{r7}
 8002bb2:	4770      	bx	lr

08002bb4 <tim15_irq_init>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static inline void tim15_irq_init(void) {
 8002bb4:	b480      	push	{r7}
 8002bb6:	af00      	add	r7, sp, #0
#if defined(STM32_TIM15_IS_USED)
  nvicEnableVector(STM32_TIM15_NUMBER, STM32_IRQ_TIM15_PRIORITY);
#endif
}
 8002bb8:	bf00      	nop
 8002bba:	46bd      	mov	sp, r7
 8002bbc:	bc80      	pop	{r7}
 8002bbe:	4770      	bx	lr

08002bc0 <tim16_irq_init>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static inline void tim16_irq_init(void) {
 8002bc0:	b480      	push	{r7}
 8002bc2:	af00      	add	r7, sp, #0
#if defined(STM32_TIM16_IS_USED)
  nvicEnableVector(STM32_TIM16_NUMBER, STM32_IRQ_TIM16_PRIORITY);
#endif
}
 8002bc4:	bf00      	nop
 8002bc6:	46bd      	mov	sp, r7
 8002bc8:	bc80      	pop	{r7}
 8002bca:	4770      	bx	lr

08002bcc <tim17_irq_init>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static inline void tim17_irq_init(void) {
 8002bcc:	b480      	push	{r7}
 8002bce:	af00      	add	r7, sp, #0
#if defined(STM32_TIM17_IS_USED)
  nvicEnableVector(STM32_TIM17_NUMBER, STM32_IRQ_TIM17_PRIORITY);
#endif
}
 8002bd0:	bf00      	nop
 8002bd2:	46bd      	mov	sp, r7
 8002bd4:	bc80      	pop	{r7}
 8002bd6:	4770      	bx	lr

08002bd8 <irqInit>:
/**
 * @brief   Enables IRQ sources.
 *
 * @notapi
 */
void irqInit(void) {
 8002bd8:	b580      	push	{r7, lr}
 8002bda:	af00      	add	r7, sp, #0

  exti0_irq_init();
 8002bdc:	f7ff fece 	bl	800297c <exti0_irq_init>
  exti1_irq_init();
 8002be0:	f7ff fed2 	bl	8002988 <exti1_irq_init>
  exti2_irq_init();
 8002be4:	f7ff fed6 	bl	8002994 <exti2_irq_init>
  exti3_irq_init();
 8002be8:	f7ff feda 	bl	80029a0 <exti3_irq_init>
  exti4_irq_init();
 8002bec:	f7ff fede 	bl	80029ac <exti4_irq_init>
  exti5_9_irq_init();
 8002bf0:	f7ff fee2 	bl	80029b8 <exti5_9_irq_init>
  exti10_15_irq_init();
 8002bf4:	f7ff fee6 	bl	80029c4 <exti10_15_irq_init>
  exti16_irq_init();
 8002bf8:	f7ff feea 	bl	80029d0 <exti16_irq_init>
  exti17_irq_init();
 8002bfc:	f7ff feee 	bl	80029dc <exti17_irq_init>
  exti18_irq_init();
 8002c00:	f7ff fef2 	bl	80029e8 <exti18_irq_init>
  exti19_irq_init();
 8002c04:	f7ff fef6 	bl	80029f4 <exti19_irq_init>
  exti20_exti21_irq_init();
 8002c08:	f7ff fefa 	bl	8002a00 <exti20_exti21_irq_init>

  fdcan1_irq_init();
 8002c0c:	f7ff fefe 	bl	8002a0c <fdcan1_irq_init>
  fdcan2_irq_init();
 8002c10:	f7ff ff02 	bl	8002a18 <fdcan2_irq_init>
  fdcan3_irq_init();
 8002c14:	f7ff ff06 	bl	8002a24 <fdcan3_irq_init>

  mdma_irq_init();
 8002c18:	2109      	movs	r1, #9
 8002c1a:	207a      	movs	r0, #122	; 0x7a
 8002c1c:	f7ff fe56 	bl	80028cc <nvicEnableVector>

#if defined(HAL_LLD_TYPE1_H)
  quadspi1_irq_init();
 8002c20:	f7ff ff06 	bl	8002a30 <quadspi1_irq_init>
#elif defined(HAL_LLD_TYPE2_H)
  octospi1_irq_init();
  octospi2_irq_init();
#endif

  sdmmc1_irq_init();
 8002c24:	f7ff ff0a 	bl	8002a3c <sdmmc1_irq_init>
  sdmmc2_irq_init();
 8002c28:	f7ff ff0e 	bl	8002a48 <sdmmc2_irq_init>

  tim1_irq_init();
 8002c2c:	f7ff ff80 	bl	8002b30 <tim1_irq_init>
  tim2_irq_init();
 8002c30:	f7ff ff84 	bl	8002b3c <tim2_irq_init>
  tim3_irq_init();
 8002c34:	f7ff ff9a 	bl	8002b6c <tim3_irq_init>
  tim4_irq_init();
 8002c38:	f7ff ff9e 	bl	8002b78 <tim4_irq_init>
  tim5_irq_init();
 8002c3c:	f7ff ffa2 	bl	8002b84 <tim5_irq_init>
  tim6_irq_init();
 8002c40:	f7ff ffa6 	bl	8002b90 <tim6_irq_init>
  tim7_irq_init();
 8002c44:	f7ff ffaa 	bl	8002b9c <tim7_irq_init>
  tim8_tim12_tim13_tim14_irq_init();
 8002c48:	f7ff ffae 	bl	8002ba8 <tim8_tim12_tim13_tim14_irq_init>
  tim15_irq_init();
 8002c4c:	f7ff ffb2 	bl	8002bb4 <tim15_irq_init>
  tim16_irq_init();
 8002c50:	f7ff ffb6 	bl	8002bc0 <tim16_irq_init>
  tim17_irq_init();
 8002c54:	f7ff ffba 	bl	8002bcc <tim17_irq_init>

  usart1_irq_init();
 8002c58:	f7ff fefc 	bl	8002a54 <usart1_irq_init>
  usart2_irq_init();
 8002c5c:	f7ff ff16 	bl	8002a8c <usart2_irq_init>
  usart3_irq_init();
 8002c60:	f7ff ff1a 	bl	8002a98 <usart3_irq_init>
  uart4_irq_init();
 8002c64:	f7ff ff1e 	bl	8002aa4 <uart4_irq_init>
  uart5_irq_init();
 8002c68:	f7ff ff22 	bl	8002ab0 <uart5_irq_init>
  usart6_irq_init();
 8002c6c:	f7ff ff3c 	bl	8002ae8 <usart6_irq_init>
  uart7_irq_init();
 8002c70:	f7ff ff40 	bl	8002af4 <uart7_irq_init>
  uart8_irq_init();
 8002c74:	f7ff ff44 	bl	8002b00 <uart8_irq_init>
  uart9_irq_init();
 8002c78:	f7ff ff48 	bl	8002b0c <uart9_irq_init>
  usart10_irq_init();
 8002c7c:	f7ff ff4c 	bl	8002b18 <usart10_irq_init>
  lpuart1_irq_init();
 8002c80:	f7ff ff50 	bl	8002b24 <lpuart1_irq_init>
}
 8002c84:	bf00      	nop
 8002c86:	bd80      	pop	{r7, pc}

08002c88 <__rccResetAPB1L>:

/*===========================================================================*/
/* Driver macros.                                                            */
/*===========================================================================*/

__STATIC_INLINE void __rccResetAPB1L(uint32_t mask) {
 8002c88:	b480      	push	{r7}
 8002c8a:	b083      	sub	sp, #12
 8002c8c:	af00      	add	r7, sp, #0
 8002c8e:	6078      	str	r0, [r7, #4]

  /* Resetting the peripherals.*/
  RCC->APB1LRSTR |= mask;
 8002c90:	4b0c      	ldr	r3, [pc, #48]	; (8002cc4 <__rccResetAPB1L+0x3c>)
 8002c92:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 8002c96:	490b      	ldr	r1, [pc, #44]	; (8002cc4 <__rccResetAPB1L+0x3c>)
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	4313      	orrs	r3, r2
 8002c9c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  RCC->APB1LRSTR &= ~mask;
 8002ca0:	4b08      	ldr	r3, [pc, #32]	; (8002cc4 <__rccResetAPB1L+0x3c>)
 8002ca2:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	43db      	mvns	r3, r3
 8002caa:	4906      	ldr	r1, [pc, #24]	; (8002cc4 <__rccResetAPB1L+0x3c>)
 8002cac:	4013      	ands	r3, r2
 8002cae:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  (void)RCC->APB1LRSTR;
 8002cb2:	4b04      	ldr	r3, [pc, #16]	; (8002cc4 <__rccResetAPB1L+0x3c>)
 8002cb4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
}
 8002cb8:	bf00      	nop
 8002cba:	370c      	adds	r7, #12
 8002cbc:	46bd      	mov	sp, r7
 8002cbe:	bc80      	pop	{r7}
 8002cc0:	4770      	bx	lr
 8002cc2:	bf00      	nop
 8002cc4:	58024400 	.word	0x58024400

08002cc8 <__rccResetAPB1H>:

__STATIC_INLINE void __rccResetAPB1H(uint32_t mask) {
 8002cc8:	b480      	push	{r7}
 8002cca:	b083      	sub	sp, #12
 8002ccc:	af00      	add	r7, sp, #0
 8002cce:	6078      	str	r0, [r7, #4]

  /* Resetting the peripherals.*/
  RCC->APB1HRSTR |= mask;
 8002cd0:	4b0c      	ldr	r3, [pc, #48]	; (8002d04 <__rccResetAPB1H+0x3c>)
 8002cd2:	f8d3 2094 	ldr.w	r2, [r3, #148]	; 0x94
 8002cd6:	490b      	ldr	r1, [pc, #44]	; (8002d04 <__rccResetAPB1H+0x3c>)
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	4313      	orrs	r3, r2
 8002cdc:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
  RCC->APB1HRSTR &= ~mask;
 8002ce0:	4b08      	ldr	r3, [pc, #32]	; (8002d04 <__rccResetAPB1H+0x3c>)
 8002ce2:	f8d3 2094 	ldr.w	r2, [r3, #148]	; 0x94
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	43db      	mvns	r3, r3
 8002cea:	4906      	ldr	r1, [pc, #24]	; (8002d04 <__rccResetAPB1H+0x3c>)
 8002cec:	4013      	ands	r3, r2
 8002cee:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
  (void)RCC->APB1HRSTR;
 8002cf2:	4b04      	ldr	r3, [pc, #16]	; (8002d04 <__rccResetAPB1H+0x3c>)
 8002cf4:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
}
 8002cf8:	bf00      	nop
 8002cfa:	370c      	adds	r7, #12
 8002cfc:	46bd      	mov	sp, r7
 8002cfe:	bc80      	pop	{r7}
 8002d00:	4770      	bx	lr
 8002d02:	bf00      	nop
 8002d04:	58024400 	.word	0x58024400

08002d08 <__rccResetAPB2>:

__STATIC_INLINE void __rccResetAPB2(uint32_t mask) {
 8002d08:	b480      	push	{r7}
 8002d0a:	b083      	sub	sp, #12
 8002d0c:	af00      	add	r7, sp, #0
 8002d0e:	6078      	str	r0, [r7, #4]

  /* Resetting the peripherals.*/
  RCC->APB2RSTR |= mask;
 8002d10:	4b0c      	ldr	r3, [pc, #48]	; (8002d44 <__rccResetAPB2+0x3c>)
 8002d12:	f8d3 2098 	ldr.w	r2, [r3, #152]	; 0x98
 8002d16:	490b      	ldr	r1, [pc, #44]	; (8002d44 <__rccResetAPB2+0x3c>)
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	4313      	orrs	r3, r2
 8002d1c:	f8c1 3098 	str.w	r3, [r1, #152]	; 0x98
  RCC->APB2RSTR &= ~mask;
 8002d20:	4b08      	ldr	r3, [pc, #32]	; (8002d44 <__rccResetAPB2+0x3c>)
 8002d22:	f8d3 2098 	ldr.w	r2, [r3, #152]	; 0x98
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	43db      	mvns	r3, r3
 8002d2a:	4906      	ldr	r1, [pc, #24]	; (8002d44 <__rccResetAPB2+0x3c>)
 8002d2c:	4013      	ands	r3, r2
 8002d2e:	f8c1 3098 	str.w	r3, [r1, #152]	; 0x98
  (void)RCC->APB2RSTR;
 8002d32:	4b04      	ldr	r3, [pc, #16]	; (8002d44 <__rccResetAPB2+0x3c>)
 8002d34:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
}
 8002d38:	bf00      	nop
 8002d3a:	370c      	adds	r7, #12
 8002d3c:	46bd      	mov	sp, r7
 8002d3e:	bc80      	pop	{r7}
 8002d40:	4770      	bx	lr
 8002d42:	bf00      	nop
 8002d44:	58024400 	.word	0x58024400

08002d48 <__rccResetAPB3>:

__STATIC_INLINE void __rccResetAPB3(uint32_t mask) {
 8002d48:	b480      	push	{r7}
 8002d4a:	b083      	sub	sp, #12
 8002d4c:	af00      	add	r7, sp, #0
 8002d4e:	6078      	str	r0, [r7, #4]

  /* Resetting the peripherals.*/
  RCC->APB3RSTR |= mask;
 8002d50:	4b0c      	ldr	r3, [pc, #48]	; (8002d84 <__rccResetAPB3+0x3c>)
 8002d52:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 8002d56:	490b      	ldr	r1, [pc, #44]	; (8002d84 <__rccResetAPB3+0x3c>)
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	4313      	orrs	r3, r2
 8002d5c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  RCC->APB3RSTR &= ~mask;
 8002d60:	4b08      	ldr	r3, [pc, #32]	; (8002d84 <__rccResetAPB3+0x3c>)
 8002d62:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 8002d66:	687b      	ldr	r3, [r7, #4]
 8002d68:	43db      	mvns	r3, r3
 8002d6a:	4906      	ldr	r1, [pc, #24]	; (8002d84 <__rccResetAPB3+0x3c>)
 8002d6c:	4013      	ands	r3, r2
 8002d6e:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
  (void)RCC->APB3RSTR;
 8002d72:	4b04      	ldr	r3, [pc, #16]	; (8002d84 <__rccResetAPB3+0x3c>)
 8002d74:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
}
 8002d78:	bf00      	nop
 8002d7a:	370c      	adds	r7, #12
 8002d7c:	46bd      	mov	sp, r7
 8002d7e:	bc80      	pop	{r7}
 8002d80:	4770      	bx	lr
 8002d82:	bf00      	nop
 8002d84:	58024400 	.word	0x58024400

08002d88 <__rccResetAPB4>:

__STATIC_INLINE void __rccResetAPB4(uint32_t mask) {
 8002d88:	b480      	push	{r7}
 8002d8a:	b083      	sub	sp, #12
 8002d8c:	af00      	add	r7, sp, #0
 8002d8e:	6078      	str	r0, [r7, #4]

  /* Resetting the peripherals.*/
  RCC->APB4RSTR |= mask;
 8002d90:	4b0c      	ldr	r3, [pc, #48]	; (8002dc4 <__rccResetAPB4+0x3c>)
 8002d92:	f8d3 209c 	ldr.w	r2, [r3, #156]	; 0x9c
 8002d96:	490b      	ldr	r1, [pc, #44]	; (8002dc4 <__rccResetAPB4+0x3c>)
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	4313      	orrs	r3, r2
 8002d9c:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
  RCC->APB4RSTR &= ~mask;
 8002da0:	4b08      	ldr	r3, [pc, #32]	; (8002dc4 <__rccResetAPB4+0x3c>)
 8002da2:	f8d3 209c 	ldr.w	r2, [r3, #156]	; 0x9c
 8002da6:	687b      	ldr	r3, [r7, #4]
 8002da8:	43db      	mvns	r3, r3
 8002daa:	4906      	ldr	r1, [pc, #24]	; (8002dc4 <__rccResetAPB4+0x3c>)
 8002dac:	4013      	ands	r3, r2
 8002dae:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
  (void)RCC->APB4RSTR;
 8002db2:	4b04      	ldr	r3, [pc, #16]	; (8002dc4 <__rccResetAPB4+0x3c>)
 8002db4:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
}
 8002db8:	bf00      	nop
 8002dba:	370c      	adds	r7, #12
 8002dbc:	46bd      	mov	sp, r7
 8002dbe:	bc80      	pop	{r7}
 8002dc0:	4770      	bx	lr
 8002dc2:	bf00      	nop
 8002dc4:	58024400 	.word	0x58024400

08002dc8 <__rccResetAHB1>:

__STATIC_INLINE void __rccResetAHB1(uint32_t mask) {
 8002dc8:	b480      	push	{r7}
 8002dca:	b083      	sub	sp, #12
 8002dcc:	af00      	add	r7, sp, #0
 8002dce:	6078      	str	r0, [r7, #4]

  /* Resetting the peripherals.*/
  RCC->AHB1RSTR |= mask;
 8002dd0:	4b0c      	ldr	r3, [pc, #48]	; (8002e04 <__rccResetAHB1+0x3c>)
 8002dd2:	f8d3 2080 	ldr.w	r2, [r3, #128]	; 0x80
 8002dd6:	490b      	ldr	r1, [pc, #44]	; (8002e04 <__rccResetAHB1+0x3c>)
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	4313      	orrs	r3, r2
 8002ddc:	f8c1 3080 	str.w	r3, [r1, #128]	; 0x80
  RCC->AHB1RSTR &= ~mask;
 8002de0:	4b08      	ldr	r3, [pc, #32]	; (8002e04 <__rccResetAHB1+0x3c>)
 8002de2:	f8d3 2080 	ldr.w	r2, [r3, #128]	; 0x80
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	43db      	mvns	r3, r3
 8002dea:	4906      	ldr	r1, [pc, #24]	; (8002e04 <__rccResetAHB1+0x3c>)
 8002dec:	4013      	ands	r3, r2
 8002dee:	f8c1 3080 	str.w	r3, [r1, #128]	; 0x80
  (void)RCC->AHB1RSTR;
 8002df2:	4b04      	ldr	r3, [pc, #16]	; (8002e04 <__rccResetAHB1+0x3c>)
 8002df4:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
}
 8002df8:	bf00      	nop
 8002dfa:	370c      	adds	r7, #12
 8002dfc:	46bd      	mov	sp, r7
 8002dfe:	bc80      	pop	{r7}
 8002e00:	4770      	bx	lr
 8002e02:	bf00      	nop
 8002e04:	58024400 	.word	0x58024400

08002e08 <__rccResetAHB2>:

__STATIC_INLINE void __rccResetAHB2(uint32_t mask) {
 8002e08:	b480      	push	{r7}
 8002e0a:	b083      	sub	sp, #12
 8002e0c:	af00      	add	r7, sp, #0
 8002e0e:	6078      	str	r0, [r7, #4]

  /* Resetting the peripherals.*/
  RCC->AHB2RSTR |= mask;
 8002e10:	4b0c      	ldr	r3, [pc, #48]	; (8002e44 <__rccResetAHB2+0x3c>)
 8002e12:	f8d3 2084 	ldr.w	r2, [r3, #132]	; 0x84
 8002e16:	490b      	ldr	r1, [pc, #44]	; (8002e44 <__rccResetAHB2+0x3c>)
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	4313      	orrs	r3, r2
 8002e1c:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
  RCC->AHB2RSTR &= ~mask;
 8002e20:	4b08      	ldr	r3, [pc, #32]	; (8002e44 <__rccResetAHB2+0x3c>)
 8002e22:	f8d3 2084 	ldr.w	r2, [r3, #132]	; 0x84
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	43db      	mvns	r3, r3
 8002e2a:	4906      	ldr	r1, [pc, #24]	; (8002e44 <__rccResetAHB2+0x3c>)
 8002e2c:	4013      	ands	r3, r2
 8002e2e:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
  (void)RCC->AHB2RSTR;
 8002e32:	4b04      	ldr	r3, [pc, #16]	; (8002e44 <__rccResetAHB2+0x3c>)
 8002e34:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
}
 8002e38:	bf00      	nop
 8002e3a:	370c      	adds	r7, #12
 8002e3c:	46bd      	mov	sp, r7
 8002e3e:	bc80      	pop	{r7}
 8002e40:	4770      	bx	lr
 8002e42:	bf00      	nop
 8002e44:	58024400 	.word	0x58024400

08002e48 <__rccResetAHB3>:

__STATIC_INLINE void __rccResetAHB3(uint32_t mask) {
 8002e48:	b480      	push	{r7}
 8002e4a:	b083      	sub	sp, #12
 8002e4c:	af00      	add	r7, sp, #0
 8002e4e:	6078      	str	r0, [r7, #4]

  /* Resetting the peripherals.*/
  RCC->AHB3RSTR |= mask;
 8002e50:	4b09      	ldr	r3, [pc, #36]	; (8002e78 <__rccResetAHB3+0x30>)
 8002e52:	6fda      	ldr	r2, [r3, #124]	; 0x7c
 8002e54:	4908      	ldr	r1, [pc, #32]	; (8002e78 <__rccResetAHB3+0x30>)
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	4313      	orrs	r3, r2
 8002e5a:	67cb      	str	r3, [r1, #124]	; 0x7c
  RCC->AHB3RSTR &= ~mask;
 8002e5c:	4b06      	ldr	r3, [pc, #24]	; (8002e78 <__rccResetAHB3+0x30>)
 8002e5e:	6fda      	ldr	r2, [r3, #124]	; 0x7c
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	43db      	mvns	r3, r3
 8002e64:	4904      	ldr	r1, [pc, #16]	; (8002e78 <__rccResetAHB3+0x30>)
 8002e66:	4013      	ands	r3, r2
 8002e68:	67cb      	str	r3, [r1, #124]	; 0x7c
  (void)RCC->AHB3RSTR;
 8002e6a:	4b03      	ldr	r3, [pc, #12]	; (8002e78 <__rccResetAHB3+0x30>)
 8002e6c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
}
 8002e6e:	bf00      	nop
 8002e70:	370c      	adds	r7, #12
 8002e72:	46bd      	mov	sp, r7
 8002e74:	bc80      	pop	{r7}
 8002e76:	4770      	bx	lr
 8002e78:	58024400 	.word	0x58024400

08002e7c <__rccResetAHB4>:

__STATIC_INLINE void __rccResetAHB4(uint32_t mask) {
 8002e7c:	b480      	push	{r7}
 8002e7e:	b083      	sub	sp, #12
 8002e80:	af00      	add	r7, sp, #0
 8002e82:	6078      	str	r0, [r7, #4]

  /* Resetting the peripherals.*/
  RCC->AHB4RSTR |= mask;
 8002e84:	4b0c      	ldr	r3, [pc, #48]	; (8002eb8 <__rccResetAHB4+0x3c>)
 8002e86:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8002e8a:	490b      	ldr	r1, [pc, #44]	; (8002eb8 <__rccResetAHB4+0x3c>)
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	4313      	orrs	r3, r2
 8002e90:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  RCC->AHB4RSTR &= ~mask;
 8002e94:	4b08      	ldr	r3, [pc, #32]	; (8002eb8 <__rccResetAHB4+0x3c>)
 8002e96:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	43db      	mvns	r3, r3
 8002e9e:	4906      	ldr	r1, [pc, #24]	; (8002eb8 <__rccResetAHB4+0x3c>)
 8002ea0:	4013      	ands	r3, r2
 8002ea2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  (void)RCC->AHB4RSTR;
 8002ea6:	4b04      	ldr	r3, [pc, #16]	; (8002eb8 <__rccResetAHB4+0x3c>)
 8002ea8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
}
 8002eac:	bf00      	nop
 8002eae:	370c      	adds	r7, #12
 8002eb0:	46bd      	mov	sp, r7
 8002eb2:	bc80      	pop	{r7}
 8002eb4:	4770      	bx	lr
 8002eb6:	bf00      	nop
 8002eb8:	58024400 	.word	0x58024400

08002ebc <rccEnableAPB4>:
 * @param[in] mask              mask of peripherals to be enabled
 * @param[in] lp                low power enable flag
 *
 * @api
 */
__STATIC_INLINE void rccEnableAPB4(uint32_t mask, bool lp) {
 8002ebc:	b480      	push	{r7}
 8002ebe:	b083      	sub	sp, #12
 8002ec0:	af00      	add	r7, sp, #0
 8002ec2:	6078      	str	r0, [r7, #4]
 8002ec4:	460b      	mov	r3, r1
 8002ec6:	70fb      	strb	r3, [r7, #3]

#if STM32_TARGET_CORE == 1
  /* Allocating and enabling the peripherals.*/
  RCC_C1->APB4ENR |= mask;
 8002ec8:	4b12      	ldr	r3, [pc, #72]	; (8002f14 <rccEnableAPB4+0x58>)
 8002eca:	f8d3 20f4 	ldr.w	r2, [r3, #244]	; 0xf4
 8002ece:	4911      	ldr	r1, [pc, #68]	; (8002f14 <rccEnableAPB4+0x58>)
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	4313      	orrs	r3, r2
 8002ed4:	f8c1 30f4 	str.w	r3, [r1, #244]	; 0xf4
  if (lp) {
 8002ed8:	78fb      	ldrb	r3, [r7, #3]
 8002eda:	2b00      	cmp	r3, #0
 8002edc:	d008      	beq.n	8002ef0 <rccEnableAPB4+0x34>
    RCC_C1->APB4LPENR |= mask;
 8002ede:	4b0d      	ldr	r3, [pc, #52]	; (8002f14 <rccEnableAPB4+0x58>)
 8002ee0:	f8d3 211c 	ldr.w	r2, [r3, #284]	; 0x11c
 8002ee4:	490b      	ldr	r1, [pc, #44]	; (8002f14 <rccEnableAPB4+0x58>)
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	4313      	orrs	r3, r2
 8002eea:	f8c1 311c 	str.w	r3, [r1, #284]	; 0x11c
 8002eee:	e008      	b.n	8002f02 <rccEnableAPB4+0x46>
  }
  else {
    RCC_C1->APB4LPENR &= ~mask;
 8002ef0:	4b08      	ldr	r3, [pc, #32]	; (8002f14 <rccEnableAPB4+0x58>)
 8002ef2:	f8d3 211c 	ldr.w	r2, [r3, #284]	; 0x11c
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	43db      	mvns	r3, r3
 8002efa:	4906      	ldr	r1, [pc, #24]	; (8002f14 <rccEnableAPB4+0x58>)
 8002efc:	4013      	ands	r3, r2
 8002efe:	f8c1 311c 	str.w	r3, [r1, #284]	; 0x11c
  }
  (void)RCC_C1->APB4LPENR;
 8002f02:	4b04      	ldr	r3, [pc, #16]	; (8002f14 <rccEnableAPB4+0x58>)
 8002f04:	f8d3 311c 	ldr.w	r3, [r3, #284]	; 0x11c
  else {
    RCC_C2->APB4LPENR &= ~mask;
  }
  (void)RCC_C2->APB4LPENR;
#endif
}
 8002f08:	bf00      	nop
 8002f0a:	370c      	adds	r7, #12
 8002f0c:	46bd      	mov	sp, r7
 8002f0e:	bc80      	pop	{r7}
 8002f10:	4770      	bx	lr
 8002f12:	bf00      	nop
 8002f14:	58024400 	.word	0x58024400

08002f18 <rccEnableAHB2>:
 * @param[in] mask              mask of peripherals to be enabled
 * @param[in] lp                low power enable flag
 *
 * @api
 */
__STATIC_INLINE void rccEnableAHB2(uint32_t mask, bool lp) {
 8002f18:	b480      	push	{r7}
 8002f1a:	b083      	sub	sp, #12
 8002f1c:	af00      	add	r7, sp, #0
 8002f1e:	6078      	str	r0, [r7, #4]
 8002f20:	460b      	mov	r3, r1
 8002f22:	70fb      	strb	r3, [r7, #3]

#if STM32_TARGET_CORE == 1
  /* Allocating and enabling the peripherals.*/
  RCC_C1->AHB2ENR |= mask;
 8002f24:	4b12      	ldr	r3, [pc, #72]	; (8002f70 <rccEnableAHB2+0x58>)
 8002f26:	f8d3 20dc 	ldr.w	r2, [r3, #220]	; 0xdc
 8002f2a:	4911      	ldr	r1, [pc, #68]	; (8002f70 <rccEnableAHB2+0x58>)
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	4313      	orrs	r3, r2
 8002f30:	f8c1 30dc 	str.w	r3, [r1, #220]	; 0xdc
  if (lp) {
 8002f34:	78fb      	ldrb	r3, [r7, #3]
 8002f36:	2b00      	cmp	r3, #0
 8002f38:	d008      	beq.n	8002f4c <rccEnableAHB2+0x34>
    RCC_C1->AHB2LPENR |= mask;
 8002f3a:	4b0d      	ldr	r3, [pc, #52]	; (8002f70 <rccEnableAHB2+0x58>)
 8002f3c:	f8d3 2104 	ldr.w	r2, [r3, #260]	; 0x104
 8002f40:	490b      	ldr	r1, [pc, #44]	; (8002f70 <rccEnableAHB2+0x58>)
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	4313      	orrs	r3, r2
 8002f46:	f8c1 3104 	str.w	r3, [r1, #260]	; 0x104
 8002f4a:	e008      	b.n	8002f5e <rccEnableAHB2+0x46>
  }
  else {
    RCC_C1->AHB2LPENR &= ~mask;
 8002f4c:	4b08      	ldr	r3, [pc, #32]	; (8002f70 <rccEnableAHB2+0x58>)
 8002f4e:	f8d3 2104 	ldr.w	r2, [r3, #260]	; 0x104
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	43db      	mvns	r3, r3
 8002f56:	4906      	ldr	r1, [pc, #24]	; (8002f70 <rccEnableAHB2+0x58>)
 8002f58:	4013      	ands	r3, r2
 8002f5a:	f8c1 3104 	str.w	r3, [r1, #260]	; 0x104
  }
  (void)RCC_C1->AHB2LPENR;
 8002f5e:	4b04      	ldr	r3, [pc, #16]	; (8002f70 <rccEnableAHB2+0x58>)
 8002f60:	f8d3 3104 	ldr.w	r3, [r3, #260]	; 0x104
  else {
    RCC_C2->AHB2LPENR &= ~mask;
  }
  (void)RCC_C2->AHB2LPENR;
#endif
}
 8002f64:	bf00      	nop
 8002f66:	370c      	adds	r7, #12
 8002f68:	46bd      	mov	sp, r7
 8002f6a:	bc80      	pop	{r7}
 8002f6c:	4770      	bx	lr
 8002f6e:	bf00      	nop
 8002f70:	58024400 	.word	0x58024400

08002f74 <init_bkp_domain>:
/**
 * @brief   Initializes the backup domain.
 * @note    WARNING! Changing clock source impossible without resetting
 *          of the whole BKP domain.
 */
static inline void init_bkp_domain(void) {
 8002f74:	b480      	push	{r7}
 8002f76:	af00      	add	r7, sp, #0

  /* Backup domain access enabled and left open.*/
  PWR->CR1 |= PWR_CR1_DBP;
 8002f78:	4b0b      	ldr	r3, [pc, #44]	; (8002fa8 <init_bkp_domain+0x34>)
 8002f7a:	681b      	ldr	r3, [r3, #0]
 8002f7c:	4a0a      	ldr	r2, [pc, #40]	; (8002fa8 <init_bkp_domain+0x34>)
 8002f7e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002f82:	6013      	str	r3, [r2, #0]

  /* Reset BKP domain if different clock source selected.*/
  if ((RCC->BDCR & STM32_RTCSEL_MASK) != STM32_RTCSEL) {
 8002f84:	4b09      	ldr	r3, [pc, #36]	; (8002fac <init_bkp_domain+0x38>)
 8002f86:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002f88:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002f8c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002f90:	d006      	beq.n	8002fa0 <init_bkp_domain+0x2c>
    /* Backup domain reset.*/
    RCC->BDCR = RCC_BDCR_BDRST;
 8002f92:	4b06      	ldr	r3, [pc, #24]	; (8002fac <init_bkp_domain+0x38>)
 8002f94:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8002f98:	671a      	str	r2, [r3, #112]	; 0x70
    RCC->BDCR = 0;
 8002f9a:	4b04      	ldr	r3, [pc, #16]	; (8002fac <init_bkp_domain+0x38>)
 8002f9c:	2200      	movs	r2, #0
 8002f9e:	671a      	str	r2, [r3, #112]	; 0x70

    /* RTC clock enabled.*/
    RCC->BDCR |= RCC_BDCR_RTCEN;
  }
#endif /* HAL_USE_RTC */
}
 8002fa0:	bf00      	nop
 8002fa2:	46bd      	mov	sp, r7
 8002fa4:	bc80      	pop	{r7}
 8002fa6:	4770      	bx	lr
 8002fa8:	58024800 	.word	0x58024800
 8002fac:	58024400 	.word	0x58024400

08002fb0 <init_pwr>:

/**
 * @brief   Initializes the PWR unit.
 */
static inline void init_pwr(void) {
 8002fb0:	b480      	push	{r7}
 8002fb2:	af00      	add	r7, sp, #0
  (void)pwr;
#endif

  /* Lower C3 byte, it must be programmed at very first, then waiting for
     power supply to stabilize.*/
  PWR->CR3   = STM32_PWR_CR3 & 0x000000FFU;
 8002fb4:	4b12      	ldr	r3, [pc, #72]	; (8003000 <init_pwr+0x50>)
 8002fb6:	2202      	movs	r2, #2
 8002fb8:	60da      	str	r2, [r3, #12]
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0)
 8002fba:	bf00      	nop
 8002fbc:	4b10      	ldr	r3, [pc, #64]	; (8003000 <init_pwr+0x50>)
 8002fbe:	685b      	ldr	r3, [r3, #4]
 8002fc0:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002fc4:	2b00      	cmp	r3, #0
 8002fc6:	d0f9      	beq.n	8002fbc <init_pwr+0xc>
    ; /* CHTODO timeout handling.*/

  PWR->CR1   = STM32_PWR_CR1 | 0xF0000000U;
 8002fc8:	4b0d      	ldr	r3, [pc, #52]	; (8003000 <init_pwr+0x50>)
 8002fca:	4a0e      	ldr	r2, [pc, #56]	; (8003004 <init_pwr+0x54>)
 8002fcc:	601a      	str	r2, [r3, #0]
  PWR->CR2   = STM32_PWR_CR2;
 8002fce:	4b0c      	ldr	r3, [pc, #48]	; (8003000 <init_pwr+0x50>)
 8002fd0:	2201      	movs	r2, #1
 8002fd2:	609a      	str	r2, [r3, #8]
  PWR->CR3   = STM32_PWR_CR3;   /* Other bits, lower byte is not changed.   */
 8002fd4:	4b0a      	ldr	r3, [pc, #40]	; (8003000 <init_pwr+0x50>)
 8002fd6:	4a0c      	ldr	r2, [pc, #48]	; (8003008 <init_pwr+0x58>)
 8002fd8:	60da      	str	r2, [r3, #12]
  PWR->CPUCR = STM32_PWR_CPUCR;
 8002fda:	4b09      	ldr	r3, [pc, #36]	; (8003000 <init_pwr+0x50>)
 8002fdc:	2200      	movs	r2, #0
 8002fde:	611a      	str	r2, [r3, #16]
#if defined(HAL_LLD_TYPE3_H)
  PWR->SRDCR = STM32_VOS;
#else
  PWR->D3CR  = STM32_VOS;
 8002fe0:	4b07      	ldr	r3, [pc, #28]	; (8003000 <init_pwr+0x50>)
 8002fe2:	f44f 4240 	mov.w	r2, #49152	; 0xc000
 8002fe6:	619a      	str	r2, [r3, #24]
#endif
#endif
#if defined(HAL_LLD_TYPE3_H)
  while ((PWR->SRDCR & PWR_SRDCR_VOSRDY) == 0)
#else
  while ((PWR->D3CR & PWR_D3CR_VOSRDY) == 0)
 8002fe8:	bf00      	nop
 8002fea:	4b05      	ldr	r3, [pc, #20]	; (8003000 <init_pwr+0x50>)
 8002fec:	699b      	ldr	r3, [r3, #24]
 8002fee:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002ff2:	2b00      	cmp	r3, #0
 8002ff4:	d0f9      	beq.n	8002fea <init_pwr+0x3a>
#if STM32_PWR_CR2 & PWR_CR2_BREN
//  while ((PWR->CR2 & PWR_CR2_BRRDY) == 0)
//    ;
//  rccEnableBKPRAM(true);
#endif
}
 8002ff6:	bf00      	nop
 8002ff8:	bf00      	nop
 8002ffa:	46bd      	mov	sp, r7
 8002ffc:	bc80      	pop	{r7}
 8002ffe:	4770      	bx	lr
 8003000:	58024800 	.word	0x58024800
 8003004:	f000c000 	.word	0xf000c000
 8003008:	01000002 	.word	0x01000002

0800300c <hal_lld_init>:
/**
 * @brief   Low level HAL driver initialization.
 *
 * @notapi
 */
void hal_lld_init(void) {
 800300c:	b580      	push	{r7, lr}
 800300e:	af00      	add	r7, sp, #0
     Note, GPIOs are not reset because initialized before this point in
     board files.
     Note that there is an undocumented bit in AHB1, presumably the cache
     reset, which must not be touched because the cache is write-back and
     latest writes could be lost.*/
  __rccResetAHB1(~RCC_AHB1RSTR_DONOTTOUCH);
 8003010:	f06f 4000 	mvn.w	r0, #2147483648	; 0x80000000
 8003014:	f7ff fed8 	bl	8002dc8 <__rccResetAHB1>
  __rccResetAHB2(~0);
 8003018:	f04f 30ff 	mov.w	r0, #4294967295
 800301c:	f7ff fef4 	bl	8002e08 <__rccResetAHB2>
  __rccResetAHB3(~(RCC_AHB3RSTR_FMCRST    |
 8003020:	4810      	ldr	r0, [pc, #64]	; (8003064 <hal_lld_init+0x58>)
 8003022:	f7ff ff11 	bl	8002e48 <__rccResetAHB3>
                   RCC_AHB3RSTR_OSPI2RST  |
                   RCC_AHB3RSTR_IOMNGRRST |
                   RCC_AHB3RSTR_MDMARST   |
#endif
                   0x80000000U));   /* Was RCC_AHB3RSTR_CPURST in Rev-V.*/
  __rccResetAHB4(~(RCC_APB4RSTR_SYSCFGRST | STM32_GPIO_EN_MASK));
 8003026:	4810      	ldr	r0, [pc, #64]	; (8003068 <hal_lld_init+0x5c>)
 8003028:	f7ff ff28 	bl	8002e7c <__rccResetAHB4>
  __rccResetAPB1L(~0);
 800302c:	f04f 30ff 	mov.w	r0, #4294967295
 8003030:	f7ff fe2a 	bl	8002c88 <__rccResetAPB1L>
  __rccResetAPB1H(~0);
 8003034:	f04f 30ff 	mov.w	r0, #4294967295
 8003038:	f7ff fe46 	bl	8002cc8 <__rccResetAPB1H>
  __rccResetAPB2(~0);
 800303c:	f04f 30ff 	mov.w	r0, #4294967295
 8003040:	f7ff fe62 	bl	8002d08 <__rccResetAPB2>
  __rccResetAPB3(~0);
 8003044:	f04f 30ff 	mov.w	r0, #4294967295
 8003048:	f7ff fe7e 	bl	8002d48 <__rccResetAPB3>
  __rccResetAPB4(~0);
 800304c:	f04f 30ff 	mov.w	r0, #4294967295
 8003050:	f7ff fe9a 	bl	8002d88 <__rccResetAPB4>
#endif /* STM32_NO_INIT == FALSE */

  /* DMA subsystems initialization.*/
#if defined(STM32_BDMA_REQUIRED)
  bdmaInit();
 8003054:	f000 fffa 	bl	800404c <bdmaInit>
#endif
#if defined(STM32_DMA_REQUIRED)
  dmaInit();
 8003058:	f001 fbd0 	bl	80047fc <dmaInit>
#if defined(STM32_MDMA_REQUIRED)
  mdmaInit();
#endif

  /* IRQ subsystem initialization.*/
  irqInit();
 800305c:	f7ff fdbc 	bl	8002bd8 <irqInit>
       immediately.*/
    SCB_CleanInvalidateDCache();
#endif
  }
#endif
}
 8003060:	bf00      	nop
 8003062:	bd80      	pop	{r7, pc}
 8003064:	7fffefff 	.word	0x7fffefff
 8003068:	fffff800 	.word	0xfffff800

0800306c <stm32_clock_init>:
 * @note    All the involved constants come from the file @p board.h.
 * @note    This function should be invoked just after the system reset.
 *
 * @special
 */
void stm32_clock_init(void) {
 800306c:	b580      	push	{r7, lr}
 800306e:	b084      	sub	sp, #16
 8003070:	af00      	add	r7, sp, #0

#if defined(STM32_ENFORCE_H7_REV_XY)
  /* Fix for errata 2.2.15: Reading from AXI SRAM might lead to data
     read corruption.
     AXI->TARG7_FN_MOD.*/
  *((volatile uint32_t *)(0x51000000 + 0x1108 + 0x7000)) = 0x00000001U;
 8003072:	4b7a      	ldr	r3, [pc, #488]	; (800325c <stm32_clock_init+0x1f0>)
 8003074:	2201      	movs	r2, #1
 8003076:	601a      	str	r2, [r3, #0]
#endif

  /* SYSCFG clock enabled here because it is a multi-functional unit shared
     among multiple drivers.*/
  rccEnableAPB4(RCC_APB4ENR_SYSCFGEN, true);
 8003078:	2101      	movs	r1, #1
 800307a:	2002      	movs	r0, #2
 800307c:	f7ff ff1e 	bl	8002ebc <rccEnableAPB4>

  /* PWR initialization.*/
  init_pwr();
 8003080:	f7ff ff96 	bl	8002fb0 <init_pwr>

  /* Backup domain initialization.*/
  init_bkp_domain();
 8003084:	f7ff ff76 	bl	8002f74 <init_bkp_domain>

  /* HSI setup, it enforces the reset situation in order to handle possible
     problems with JTAG probes and re-initializations.*/
  RCC->CR |= RCC_CR_HSION;                  /* Make sure HSI is ON.         */
 8003088:	4b75      	ldr	r3, [pc, #468]	; (8003260 <stm32_clock_init+0x1f4>)
 800308a:	681b      	ldr	r3, [r3, #0]
 800308c:	4a74      	ldr	r2, [pc, #464]	; (8003260 <stm32_clock_init+0x1f4>)
 800308e:	f043 0301 	orr.w	r3, r3, #1
 8003092:	6013      	str	r3, [r2, #0]
  while (!(RCC->CR & RCC_CR_HSIRDY))
 8003094:	bf00      	nop
 8003096:	4b72      	ldr	r3, [pc, #456]	; (8003260 <stm32_clock_init+0x1f4>)
 8003098:	681b      	ldr	r3, [r3, #0]
 800309a:	f003 0304 	and.w	r3, r3, #4
 800309e:	2b00      	cmp	r3, #0
 80030a0:	d0f9      	beq.n	8003096 <stm32_clock_init+0x2a>
    ;                                       /* Wait until HSI is stable.    */

  /* HSI is selected as new source without touching the other fields in
     CFGR. This is only required when using a debugger than can cause
     restarts.*/
  RCC->CFGR    = 0x00000000U;               /* Reset SW to HSI.             */
 80030a2:	4b6f      	ldr	r3, [pc, #444]	; (8003260 <stm32_clock_init+0x1f4>)
 80030a4:	2200      	movs	r2, #0
 80030a6:	611a      	str	r2, [r3, #16]
  while ((RCC->CFGR & RCC_CFGR_SWS) != RCC_CFGR_SWS_HSI)
 80030a8:	bf00      	nop
 80030aa:	4b6d      	ldr	r3, [pc, #436]	; (8003260 <stm32_clock_init+0x1f4>)
 80030ac:	691b      	ldr	r3, [r3, #16]
 80030ae:	f003 0338 	and.w	r3, r3, #56	; 0x38
 80030b2:	2b00      	cmp	r3, #0
 80030b4:	d1f9      	bne.n	80030aa <stm32_clock_init+0x3e>
    ;                                       /* Wait until HSI is selected.  */

  /* Registers cleared to reset values.*/
  RCC->CR      = RCC_CR_HSION;             /* CR Reset value.              */
 80030b6:	4b6a      	ldr	r3, [pc, #424]	; (8003260 <stm32_clock_init+0x1f4>)
 80030b8:	2201      	movs	r2, #1
 80030ba:	601a      	str	r2, [r3, #0]
  RCC->HSICFGR = 0x40000000U;              /* HSICFGR Reset value.         */
 80030bc:	4b68      	ldr	r3, [pc, #416]	; (8003260 <stm32_clock_init+0x1f4>)
 80030be:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80030c2:	605a      	str	r2, [r3, #4]
#if !defined(STM32_ENFORCE_H7_REV_XY)
  RCC->CSICFGR = 0x20000000U;              /* CSICFGR Reset value.         */
#endif
  RCC->CSR     = 0x00000000U;              /* CSR reset value.             */
 80030c4:	4b66      	ldr	r3, [pc, #408]	; (8003260 <stm32_clock_init+0x1f4>)
 80030c6:	2200      	movs	r2, #0
 80030c8:	675a      	str	r2, [r3, #116]	; 0x74
  RCC->PLLCFGR = 0x01FF0000U;              /* PLLCFGR reset value.         */
 80030ca:	4b65      	ldr	r3, [pc, #404]	; (8003260 <stm32_clock_init+0x1f4>)
 80030cc:	4a65      	ldr	r2, [pc, #404]	; (8003264 <stm32_clock_init+0x1f8>)
 80030ce:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Other clock-related settings, done before other things because
     recommended in the RM.*/
  cfgr = STM32_MCO2SEL | RCC_CFGR_MCO2PRE_VALUE(STM32_MCO2PRE_VALUE) |
 80030d0:	4b65      	ldr	r3, [pc, #404]	; (8003268 <stm32_clock_init+0x1fc>)
 80030d2:	60fb      	str	r3, [r7, #12]
         STM32_STOPKERWUCK | STM32_STOPWUCK;
#if !defined(HAL_LLD_TYPE3_H)
  cfgr |= STM32_HRTIMSEL;
#endif
#if STM32_TIMPRE_ENABLE == TRUE
  cfgr |= RCC_CFGR_TIMPRE;
 80030d4:	68fb      	ldr	r3, [r7, #12]
 80030d6:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80030da:	60fb      	str	r3, [r7, #12]
#endif
  RCC->CFGR = cfgr;
 80030dc:	4a60      	ldr	r2, [pc, #384]	; (8003260 <stm32_clock_init+0x1f4>)
 80030de:	68fb      	ldr	r3, [r7, #12]
 80030e0:	6113      	str	r3, [r2, #16]
  /* HSE activation with optional bypass.*/
#if STM32_HSE_ENABLED == TRUE
#if defined(STM32_HSE_BYPASS)
  RCC->CR |= RCC_CR_HSEON | RCC_CR_HSEBYP;
#else
  RCC->CR |= RCC_CR_HSEON;
 80030e2:	4b5f      	ldr	r3, [pc, #380]	; (8003260 <stm32_clock_init+0x1f4>)
 80030e4:	681b      	ldr	r3, [r3, #0]
 80030e6:	4a5e      	ldr	r2, [pc, #376]	; (8003260 <stm32_clock_init+0x1f4>)
 80030e8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80030ec:	6013      	str	r3, [r2, #0]
#endif
  while ((RCC->CR & RCC_CR_HSERDY) == 0)
 80030ee:	bf00      	nop
 80030f0:	4b5b      	ldr	r3, [pc, #364]	; (8003260 <stm32_clock_init+0x1f4>)
 80030f2:	681b      	ldr	r3, [r3, #0]
 80030f4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80030f8:	2b00      	cmp	r3, #0
 80030fa:	d0f9      	beq.n	80030f0 <stm32_clock_init+0x84>
    ;                           /* Waits until HSE is stable.               */
#endif /* STM32_HSE_ENABLED == TRUE */

  /* HSI48 activation.*/
#if STM32_HSI48_ENABLED == TRUE
  RCC->CR |= RCC_CR_HSI48ON;
 80030fc:	4b58      	ldr	r3, [pc, #352]	; (8003260 <stm32_clock_init+0x1f4>)
 80030fe:	681b      	ldr	r3, [r3, #0]
 8003100:	4a57      	ldr	r2, [pc, #348]	; (8003260 <stm32_clock_init+0x1f4>)
 8003102:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8003106:	6013      	str	r3, [r2, #0]
  while ((RCC->CR & RCC_CR_HSI48RDY) == 0)
 8003108:	bf00      	nop
 800310a:	4b55      	ldr	r3, [pc, #340]	; (8003260 <stm32_clock_init+0x1f4>)
 800310c:	681b      	ldr	r3, [r3, #0]
 800310e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003112:	2b00      	cmp	r3, #0
 8003114:	d0f9      	beq.n	800310a <stm32_clock_init+0x9e>
     reduce boot time.*/
#if (STM32_PLL1_ENABLED == TRUE) ||                                         \
    (STM32_PLL2_ENABLED == TRUE) ||                                         \
    (STM32_PLL3_ENABLED == TRUE)
  {
    uint32_t onmask = 0;
 8003116:	2300      	movs	r3, #0
 8003118:	60bb      	str	r3, [r7, #8]
    uint32_t rdymask = 0;
 800311a:	2300      	movs	r3, #0
 800311c:	607b      	str	r3, [r7, #4]
    uint32_t cfgmask = 0;
 800311e:	2300      	movs	r3, #0
 8003120:	603b      	str	r3, [r7, #0]

    RCC->PLLCKSELR = RCC_PLLCKSELR_DIVM3_VALUE(STM32_PLL3_DIVM_VALUE) |
 8003122:	4b4f      	ldr	r3, [pc, #316]	; (8003260 <stm32_clock_init+0x1f4>)
 8003124:	4a51      	ldr	r2, [pc, #324]	; (800326c <stm32_clock_init+0x200>)
 8003126:	629a      	str	r2, [r3, #40]	; 0x28
                     RCC_PLLCKSELR_DIVM2_VALUE(STM32_PLL2_DIVM_VALUE) |
                     RCC_PLLCKSELR_DIVM1_VALUE(STM32_PLL1_DIVM_VALUE) |
                     RCC_PLLCKSELR_PLLSRC_VALUE(STM32_PLLSRC);

    cfgmask = STM32_PLLCFGR_PLL3RGE | STM32_PLLCFGR_PLL3VCOSEL | RCC_PLLCFGR_PLL3FRACEN |
 8003128:	f240 7355 	movw	r3, #1877	; 0x755
 800312c:	603b      	str	r3, [r7, #0]
              STM32_PLLCFGR_PLL2RGE | STM32_PLLCFGR_PLL2VCOSEL | RCC_PLLCFGR_PLL2FRACEN |
              STM32_PLLCFGR_PLL1RGE | STM32_PLLCFGR_PLL1VCOSEL | RCC_PLLCFGR_PLL1FRACEN;

#if STM32_PLL1_ENABLED == TRUE
    RCC->PLL1FRACR = STM32_PLL1_FRACN;
 800312e:	4b4c      	ldr	r3, [pc, #304]	; (8003260 <stm32_clock_init+0x1f4>)
 8003130:	2200      	movs	r2, #0
 8003132:	635a      	str	r2, [r3, #52]	; 0x34
    RCC->PLL1DIVR  = STM32_PLL1_DIVR | STM32_PLL1_DIVQ |
 8003134:	4b4a      	ldr	r3, [pc, #296]	; (8003260 <stm32_clock_init+0x1f4>)
 8003136:	4a4e      	ldr	r2, [pc, #312]	; (8003270 <stm32_clock_init+0x204>)
 8003138:	631a      	str	r2, [r3, #48]	; 0x30
                     STM32_PLL1_DIVP | STM32_PLL1_DIVN;
    onmask  |= RCC_CR_PLL1ON;
 800313a:	68bb      	ldr	r3, [r7, #8]
 800313c:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003140:	60bb      	str	r3, [r7, #8]
    rdymask |= RCC_CR_PLL1RDY;
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8003148:	607b      	str	r3, [r7, #4]
#if STM32_PLL1_P_ENABLED == TRUE
    cfgmask |= RCC_PLLCFGR_DIVP1EN;
 800314a:	683b      	ldr	r3, [r7, #0]
 800314c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003150:	603b      	str	r3, [r7, #0]
#endif
#if STM32_PLL1_Q_ENABLED == TRUE
    cfgmask |= RCC_PLLCFGR_DIVQ1EN;
 8003152:	683b      	ldr	r3, [r7, #0]
 8003154:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003158:	603b      	str	r3, [r7, #0]
    cfgmask |= RCC_PLLCFGR_DIVR1EN;
#endif
#endif /* STM32_PLL1_ENABLED == TRUE */

#if STM32_PLL2_ENABLED == TRUE
    RCC->PLL2FRACR = STM32_PLL2_FRACN;
 800315a:	4b41      	ldr	r3, [pc, #260]	; (8003260 <stm32_clock_init+0x1f4>)
 800315c:	f24c 2290 	movw	r2, #49808	; 0xc290
 8003160:	63da      	str	r2, [r3, #60]	; 0x3c
    RCC->PLL2DIVR  = STM32_PLL2_DIVR | STM32_PLL2_DIVQ |
 8003162:	4b3f      	ldr	r3, [pc, #252]	; (8003260 <stm32_clock_init+0x1f4>)
 8003164:	4a43      	ldr	r2, [pc, #268]	; (8003274 <stm32_clock_init+0x208>)
 8003166:	639a      	str	r2, [r3, #56]	; 0x38
                     STM32_PLL2_DIVP | STM32_PLL2_DIVN;
    onmask  |= RCC_CR_PLL2ON;
 8003168:	68bb      	ldr	r3, [r7, #8]
 800316a:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800316e:	60bb      	str	r3, [r7, #8]
    rdymask |= RCC_CR_PLL2RDY;
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8003176:	607b      	str	r3, [r7, #4]
#if STM32_PLL2_P_ENABLED == TRUE
    cfgmask |= RCC_PLLCFGR_DIVP2EN;
 8003178:	683b      	ldr	r3, [r7, #0]
 800317a:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 800317e:	603b      	str	r3, [r7, #0]
#endif
#if STM32_PLL2_Q_ENABLED == TRUE
    cfgmask |= RCC_PLLCFGR_DIVQ2EN;
#endif
#if STM32_PLL2_R_ENABLED == TRUE
    cfgmask |= RCC_PLLCFGR_DIVR2EN;
 8003180:	683b      	ldr	r3, [r7, #0]
 8003182:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8003186:	603b      	str	r3, [r7, #0]
#endif
#endif /* STM32_PLL2_ENABLED == TRUE */

#if STM32_PLL3_ENABLED == TRUE
    RCC->PLL3FRACR = STM32_PLL3_FRACN;
 8003188:	4b35      	ldr	r3, [pc, #212]	; (8003260 <stm32_clock_init+0x1f4>)
 800318a:	2200      	movs	r2, #0
 800318c:	645a      	str	r2, [r3, #68]	; 0x44
    RCC->PLL3DIVR  = STM32_PLL3_DIVR | STM32_PLL3_DIVQ |
 800318e:	4b34      	ldr	r3, [pc, #208]	; (8003260 <stm32_clock_init+0x1f4>)
 8003190:	4a39      	ldr	r2, [pc, #228]	; (8003278 <stm32_clock_init+0x20c>)
 8003192:	641a      	str	r2, [r3, #64]	; 0x40
                     STM32_PLL3_DIVP | STM32_PLL3_DIVN;
    onmask  |= RCC_CR_PLL3ON;
 8003194:	68bb      	ldr	r3, [r7, #8]
 8003196:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800319a:	60bb      	str	r3, [r7, #8]
    rdymask |= RCC_CR_PLL3RDY;
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80031a2:	607b      	str	r3, [r7, #4]
#if STM32_PLL3_P_ENABLED == TRUE
    cfgmask |= RCC_PLLCFGR_DIVP3EN;
 80031a4:	683b      	ldr	r3, [r7, #0]
 80031a6:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80031aa:	603b      	str	r3, [r7, #0]
#endif
#if STM32_PLL3_Q_ENABLED == TRUE
    cfgmask |= RCC_PLLCFGR_DIVQ3EN;
#endif
#if STM32_PLL3_R_ENABLED == TRUE
    cfgmask |= RCC_PLLCFGR_DIVR3EN;
 80031ac:	683b      	ldr	r3, [r7, #0]
 80031ae:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80031b2:	603b      	str	r3, [r7, #0]
#endif
#endif /* STM32_PLL3_ENABLED == TRUE */

    /* Activating enabled PLLs and waiting for all of them to become ready.*/
    RCC->PLLCFGR = cfgmask & STM32_PLLCFGR_MASK;
 80031b4:	4a2a      	ldr	r2, [pc, #168]	; (8003260 <stm32_clock_init+0x1f4>)
 80031b6:	683b      	ldr	r3, [r7, #0]
 80031b8:	62d3      	str	r3, [r2, #44]	; 0x2c
    RCC->CR     |= onmask;
 80031ba:	4b29      	ldr	r3, [pc, #164]	; (8003260 <stm32_clock_init+0x1f4>)
 80031bc:	681a      	ldr	r2, [r3, #0]
 80031be:	4928      	ldr	r1, [pc, #160]	; (8003260 <stm32_clock_init+0x1f4>)
 80031c0:	68bb      	ldr	r3, [r7, #8]
 80031c2:	4313      	orrs	r3, r2
 80031c4:	600b      	str	r3, [r1, #0]
    while ((RCC->CR & rdymask) != rdymask)
 80031c6:	bf00      	nop
 80031c8:	4b25      	ldr	r3, [pc, #148]	; (8003260 <stm32_clock_init+0x1f4>)
 80031ca:	681a      	ldr	r2, [r3, #0]
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	4013      	ands	r3, r2
 80031d0:	687a      	ldr	r2, [r7, #4]
 80031d2:	429a      	cmp	r2, r3
 80031d4:	d1f8      	bne.n	80031c8 <stm32_clock_init+0x15c>
#if defined(HAL_LLD_TYPE3_H)
  RCC->CDCFGR1 = STM32_CDCPRE  | STM32_CDPPRE | STM32_CDHPRE;
  RCC->CDCFGR2 = STM32_CDPPRE2 | STM32_CDPPRE1;
  RCC->SRDCFGR = STM32_SRDPPRE;
#else
  RCC->D1CFGR = STM32_D1CPRE  | STM32_D1PPRE3 | STM32_D1HPRE;
 80031d6:	4b22      	ldr	r3, [pc, #136]	; (8003260 <stm32_clock_init+0x1f4>)
 80031d8:	2248      	movs	r2, #72	; 0x48
 80031da:	619a      	str	r2, [r3, #24]
  RCC->D2CFGR = STM32_D2PPRE2 | STM32_D2PPRE1;
 80031dc:	4b20      	ldr	r3, [pc, #128]	; (8003260 <stm32_clock_init+0x1f4>)
 80031de:	f44f 6288 	mov.w	r2, #1088	; 0x440
 80031e2:	61da      	str	r2, [r3, #28]
  RCC->D3CFGR = STM32_D3PPRE4;
 80031e4:	4b1e      	ldr	r3, [pc, #120]	; (8003260 <stm32_clock_init+0x1f4>)
 80031e6:	2240      	movs	r2, #64	; 0x40
 80031e8:	621a      	str	r2, [r3, #32]
#endif

  /* Peripherals clocks.*/
#if defined(HAL_LLD_TYPE1_H)
  RCC->D1CCIPR  = STM32_CKPERSEL   | STM32_SDMMCSEL    | STM32_QSPISEL       |
 80031ea:	4b1d      	ldr	r3, [pc, #116]	; (8003260 <stm32_clock_init+0x1f4>)
 80031ec:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 80031f0:	64da      	str	r2, [r3, #76]	; 0x4c
                  STM32_FMCSEL;
  RCC->D2CCIP1R = STM32_SWPSEL     | STM32_FDCANSEL    | STM32_DFSDM1SEL     |
 80031f2:	4b1b      	ldr	r3, [pc, #108]	; (8003260 <stm32_clock_init+0x1f4>)
 80031f4:	4a21      	ldr	r2, [pc, #132]	; (800327c <stm32_clock_init+0x210>)
 80031f6:	651a      	str	r2, [r3, #80]	; 0x50
                  STM32_SPDIFSEL   | STM32_SPDIFSEL    | STM32_SPI45SEL      |
                  STM32_SPI123SEL  | STM32_SAI23SEL    | STM32_SAI1SEL;
  RCC->D2CCIP2R = STM32_LPTIM1SEL  | STM32_CECSEL      | STM32_USBSEL        |
 80031f8:	4b19      	ldr	r3, [pc, #100]	; (8003260 <stm32_clock_init+0x1f4>)
 80031fa:	f44f 02e0 	mov.w	r2, #7340032	; 0x700000
 80031fe:	655a      	str	r2, [r3, #84]	; 0x54
                  STM32_I2C123SEL  | STM32_RNGSEL      | STM32_USART16SEL    |
                  STM32_USART234578SEL;
  RCC->D3CCIPR  = STM32_SPI6SEL    | STM32_SAI4BSEL    | STM32_SAI4ASEL      |
 8003200:	4b17      	ldr	r3, [pc, #92]	; (8003260 <stm32_clock_init+0x1f4>)
 8003202:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8003206:	659a      	str	r2, [r3, #88]	; 0x58
                  STM32_LPTIM3SEL  | STM32_LPTIM2SEL   | STM32_I2C4SEL       |
                  STM32_LPUART1SEL;
#endif

  /* Flash setup.*/
  FLASH->ACR = FLASH_ACR_WRHIGHFREQ_1 | FLASH_ACR_WRHIGHFREQ_0 |
 8003208:	4b1d      	ldr	r3, [pc, #116]	; (8003280 <stm32_clock_init+0x214>)
 800320a:	2232      	movs	r2, #50	; 0x32
 800320c:	601a      	str	r2, [r3, #0]
               STM32_FLASHBITS;
  while ((FLASH->ACR & FLASH_ACR_LATENCY) !=
 800320e:	bf00      	nop
 8003210:	4b1b      	ldr	r3, [pc, #108]	; (8003280 <stm32_clock_init+0x214>)
 8003212:	681b      	ldr	r3, [r3, #0]
 8003214:	f003 030f 	and.w	r3, r3, #15
 8003218:	2b02      	cmp	r3, #2
 800321a:	d1f9      	bne.n	8003210 <stm32_clock_init+0x1a4>
  }

  /* Switching to the configured clock source if it is different
     from HSI.*/
#if STM32_SW != STM32_SW_HSI_CK
  RCC->CFGR |= STM32_SW;        /* Switches on the selected clock source.   */
 800321c:	4b10      	ldr	r3, [pc, #64]	; (8003260 <stm32_clock_init+0x1f4>)
 800321e:	691b      	ldr	r3, [r3, #16]
 8003220:	4a0f      	ldr	r2, [pc, #60]	; (8003260 <stm32_clock_init+0x1f4>)
 8003222:	f043 0303 	orr.w	r3, r3, #3
 8003226:	6113      	str	r3, [r2, #16]
  while ((RCC->CFGR & RCC_CFGR_SWS_Msk) != (STM32_SW << RCC_CFGR_SWS_Pos))
 8003228:	bf00      	nop
 800322a:	4b0d      	ldr	r3, [pc, #52]	; (8003260 <stm32_clock_init+0x1f4>)
 800322c:	691b      	ldr	r3, [r3, #16]
 800322e:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8003232:	2b18      	cmp	r3, #24
 8003234:	d1f9      	bne.n	800322a <stm32_clock_init+0x1be>
                  STM32_UART4SEL  | STM32_USART3SEL | STM32_USART2SEL |
                  STM32_USART1SEL;
#endif

  /* RAM1 2 and 3 clocks enabled.*/
  rccEnableSRAM1(true);
 8003236:	2101      	movs	r1, #1
 8003238:	f04f 5000 	mov.w	r0, #536870912	; 0x20000000
 800323c:	f7ff fe6c 	bl	8002f18 <rccEnableAHB2>
  rccEnableSRAM2(true);
 8003240:	2101      	movs	r1, #1
 8003242:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8003246:	f7ff fe67 	bl	8002f18 <rccEnableAHB2>
#if !(defined(HAL_LLD_TYPE2_H) || defined(HAL_LLD_TYPE3_H))
  rccEnableSRAM3(true);
 800324a:	2101      	movs	r1, #1
 800324c:	f04f 4000 	mov.w	r0, #2147483648	; 0x80000000
 8003250:	f7ff fe62 	bl	8002f18 <rccEnableAHB2>
#endif
#endif /* STM32_NO_INIT */
}
 8003254:	bf00      	nop
 8003256:	3710      	adds	r7, #16
 8003258:	46bd      	mov	sp, r7
 800325a:	bd80      	pop	{r7, pc}
 800325c:	51008108 	.word	0x51008108
 8003260:	58024400 	.word	0x58024400
 8003264:	01ff0000 	.word	0x01ff0000
 8003268:	08100800 	.word	0x08100800
 800326c:	00404042 	.word	0x00404042
 8003270:	0109038f 	.word	0x0109038f
 8003274:	0b0112f4 	.word	0x0b0112f4
 8003278:	0705068f 	.word	0x0705068f
 800327c:	10000040 	.word	0x10000040
 8003280:	52002000 	.word	0x52002000

08003284 <chSysLockFromISR>:
static inline void chSysLockFromISR(void) {
 8003284:	b480      	push	{r7}
 8003286:	b083      	sub	sp, #12
 8003288:	af00      	add	r7, sp, #0
 800328a:	2330      	movs	r3, #48	; 0x30
 800328c:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	f383 8811 	msr	BASEPRI, r3
}
 8003294:	bf00      	nop
}
 8003296:	bf00      	nop
}
 8003298:	bf00      	nop
}
 800329a:	bf00      	nop
 800329c:	370c      	adds	r7, #12
 800329e:	46bd      	mov	sp, r7
 80032a0:	bc80      	pop	{r7}
 80032a2:	4770      	bx	lr

080032a4 <chSysUnlockFromISR>:
static inline void chSysUnlockFromISR(void) {
 80032a4:	b480      	push	{r7}
 80032a6:	b083      	sub	sp, #12
 80032a8:	af00      	add	r7, sp, #0
 80032aa:	2300      	movs	r3, #0
 80032ac:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	f383 8811 	msr	BASEPRI, r3
}
 80032b4:	bf00      	nop
}
 80032b6:	bf00      	nop
}
 80032b8:	bf00      	nop
}
 80032ba:	bf00      	nop
 80032bc:	370c      	adds	r7, #12
 80032be:	46bd      	mov	sp, r7
 80032c0:	bc80      	pop	{r7}
 80032c2:	4770      	bx	lr

080032c4 <osalSysLockFromISR>:
static inline void osalSysLockFromISR(void) {
 80032c4:	b580      	push	{r7, lr}
 80032c6:	af00      	add	r7, sp, #0
  chSysLockFromISR();
 80032c8:	f7ff ffdc 	bl	8003284 <chSysLockFromISR>
}
 80032cc:	bf00      	nop
 80032ce:	bd80      	pop	{r7, pc}

080032d0 <osalSysUnlockFromISR>:
static inline void osalSysUnlockFromISR(void) {
 80032d0:	b580      	push	{r7, lr}
 80032d2:	af00      	add	r7, sp, #0
  chSysUnlockFromISR();
 80032d4:	f7ff ffe6 	bl	80032a4 <chSysUnlockFromISR>
}
 80032d8:	bf00      	nop
 80032da:	bd80      	pop	{r7, pc}

080032dc <osalSysPolledDelayX>:
static inline void osalSysPolledDelayX(rtcnt_t cycles) {
 80032dc:	b580      	push	{r7, lr}
 80032de:	b082      	sub	sp, #8
 80032e0:	af00      	add	r7, sp, #0
 80032e2:	6078      	str	r0, [r7, #4]
  chSysPolledDelayX(cycles);
 80032e4:	6878      	ldr	r0, [r7, #4]
 80032e6:	f004 fb9d 	bl	8007a24 <chSysPolledDelayX>
}
 80032ea:	bf00      	nop
 80032ec:	3708      	adds	r7, #8
 80032ee:	46bd      	mov	sp, r7
 80032f0:	bd80      	pop	{r7, pc}

080032f2 <osalThreadResumeI>:
static inline void osalThreadResumeI(thread_reference_t *trp, msg_t msg) {
 80032f2:	b580      	push	{r7, lr}
 80032f4:	b082      	sub	sp, #8
 80032f6:	af00      	add	r7, sp, #0
 80032f8:	6078      	str	r0, [r7, #4]
 80032fa:	6039      	str	r1, [r7, #0]
  chThdResumeI(trp, msg);
 80032fc:	6839      	ldr	r1, [r7, #0]
 80032fe:	6878      	ldr	r0, [r7, #4]
 8003300:	f005 fcd4 	bl	8008cac <chThdResumeI>
}
 8003304:	bf00      	nop
 8003306:	3708      	adds	r7, #8
 8003308:	46bd      	mov	sp, r7
 800330a:	bd80      	pop	{r7, pc}

0800330c <__rccResetAHB1>:
__STATIC_INLINE void __rccResetAHB1(uint32_t mask) {
 800330c:	b480      	push	{r7}
 800330e:	b083      	sub	sp, #12
 8003310:	af00      	add	r7, sp, #0
 8003312:	6078      	str	r0, [r7, #4]
  RCC->AHB1RSTR |= mask;
 8003314:	4b0c      	ldr	r3, [pc, #48]	; (8003348 <__rccResetAHB1+0x3c>)
 8003316:	f8d3 2080 	ldr.w	r2, [r3, #128]	; 0x80
 800331a:	490b      	ldr	r1, [pc, #44]	; (8003348 <__rccResetAHB1+0x3c>)
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	4313      	orrs	r3, r2
 8003320:	f8c1 3080 	str.w	r3, [r1, #128]	; 0x80
  RCC->AHB1RSTR &= ~mask;
 8003324:	4b08      	ldr	r3, [pc, #32]	; (8003348 <__rccResetAHB1+0x3c>)
 8003326:	f8d3 2080 	ldr.w	r2, [r3, #128]	; 0x80
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	43db      	mvns	r3, r3
 800332e:	4906      	ldr	r1, [pc, #24]	; (8003348 <__rccResetAHB1+0x3c>)
 8003330:	4013      	ands	r3, r2
 8003332:	f8c1 3080 	str.w	r3, [r1, #128]	; 0x80
  (void)RCC->AHB1RSTR;
 8003336:	4b04      	ldr	r3, [pc, #16]	; (8003348 <__rccResetAHB1+0x3c>)
 8003338:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
}
 800333c:	bf00      	nop
 800333e:	370c      	adds	r7, #12
 8003340:	46bd      	mov	sp, r7
 8003342:	bc80      	pop	{r7}
 8003344:	4770      	bx	lr
 8003346:	bf00      	nop
 8003348:	58024400 	.word	0x58024400

0800334c <__rccResetAHB4>:
__STATIC_INLINE void __rccResetAHB4(uint32_t mask) {
 800334c:	b480      	push	{r7}
 800334e:	b083      	sub	sp, #12
 8003350:	af00      	add	r7, sp, #0
 8003352:	6078      	str	r0, [r7, #4]
  RCC->AHB4RSTR |= mask;
 8003354:	4b0c      	ldr	r3, [pc, #48]	; (8003388 <__rccResetAHB4+0x3c>)
 8003356:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 800335a:	490b      	ldr	r1, [pc, #44]	; (8003388 <__rccResetAHB4+0x3c>)
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	4313      	orrs	r3, r2
 8003360:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  RCC->AHB4RSTR &= ~mask;
 8003364:	4b08      	ldr	r3, [pc, #32]	; (8003388 <__rccResetAHB4+0x3c>)
 8003366:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	43db      	mvns	r3, r3
 800336e:	4906      	ldr	r1, [pc, #24]	; (8003388 <__rccResetAHB4+0x3c>)
 8003370:	4013      	ands	r3, r2
 8003372:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  (void)RCC->AHB4RSTR;
 8003376:	4b04      	ldr	r3, [pc, #16]	; (8003388 <__rccResetAHB4+0x3c>)
 8003378:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
}
 800337c:	bf00      	nop
 800337e:	370c      	adds	r7, #12
 8003380:	46bd      	mov	sp, r7
 8003382:	bc80      	pop	{r7}
 8003384:	4770      	bx	lr
 8003386:	bf00      	nop
 8003388:	58024400 	.word	0x58024400

0800338c <rccEnableAHB1>:
__STATIC_INLINE void rccEnableAHB1(uint32_t mask, bool lp) {
 800338c:	b480      	push	{r7}
 800338e:	b083      	sub	sp, #12
 8003390:	af00      	add	r7, sp, #0
 8003392:	6078      	str	r0, [r7, #4]
 8003394:	460b      	mov	r3, r1
 8003396:	70fb      	strb	r3, [r7, #3]
  RCC_C1->AHB1ENR |= mask;
 8003398:	4b12      	ldr	r3, [pc, #72]	; (80033e4 <rccEnableAHB1+0x58>)
 800339a:	f8d3 20d8 	ldr.w	r2, [r3, #216]	; 0xd8
 800339e:	4911      	ldr	r1, [pc, #68]	; (80033e4 <rccEnableAHB1+0x58>)
 80033a0:	687b      	ldr	r3, [r7, #4]
 80033a2:	4313      	orrs	r3, r2
 80033a4:	f8c1 30d8 	str.w	r3, [r1, #216]	; 0xd8
  if (lp) {
 80033a8:	78fb      	ldrb	r3, [r7, #3]
 80033aa:	2b00      	cmp	r3, #0
 80033ac:	d008      	beq.n	80033c0 <rccEnableAHB1+0x34>
    RCC_C1->AHB1LPENR |= mask;
 80033ae:	4b0d      	ldr	r3, [pc, #52]	; (80033e4 <rccEnableAHB1+0x58>)
 80033b0:	f8d3 2100 	ldr.w	r2, [r3, #256]	; 0x100
 80033b4:	490b      	ldr	r1, [pc, #44]	; (80033e4 <rccEnableAHB1+0x58>)
 80033b6:	687b      	ldr	r3, [r7, #4]
 80033b8:	4313      	orrs	r3, r2
 80033ba:	f8c1 3100 	str.w	r3, [r1, #256]	; 0x100
 80033be:	e008      	b.n	80033d2 <rccEnableAHB1+0x46>
    RCC_C1->AHB1LPENR &= ~mask;
 80033c0:	4b08      	ldr	r3, [pc, #32]	; (80033e4 <rccEnableAHB1+0x58>)
 80033c2:	f8d3 2100 	ldr.w	r2, [r3, #256]	; 0x100
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	43db      	mvns	r3, r3
 80033ca:	4906      	ldr	r1, [pc, #24]	; (80033e4 <rccEnableAHB1+0x58>)
 80033cc:	4013      	ands	r3, r2
 80033ce:	f8c1 3100 	str.w	r3, [r1, #256]	; 0x100
  (void)RCC_C1->AHB1LPENR;
 80033d2:	4b04      	ldr	r3, [pc, #16]	; (80033e4 <rccEnableAHB1+0x58>)
 80033d4:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
}
 80033d8:	bf00      	nop
 80033da:	370c      	adds	r7, #12
 80033dc:	46bd      	mov	sp, r7
 80033de:	bc80      	pop	{r7}
 80033e0:	4770      	bx	lr
 80033e2:	bf00      	nop
 80033e4:	58024400 	.word	0x58024400

080033e8 <rccDisableAHB1>:
__STATIC_INLINE void rccDisableAHB1(uint32_t mask) {
 80033e8:	b480      	push	{r7}
 80033ea:	b083      	sub	sp, #12
 80033ec:	af00      	add	r7, sp, #0
 80033ee:	6078      	str	r0, [r7, #4]
  RCC_C1->AHB1ENR &= ~mask;
 80033f0:	4b0c      	ldr	r3, [pc, #48]	; (8003424 <rccDisableAHB1+0x3c>)
 80033f2:	f8d3 20d8 	ldr.w	r2, [r3, #216]	; 0xd8
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	43db      	mvns	r3, r3
 80033fa:	490a      	ldr	r1, [pc, #40]	; (8003424 <rccDisableAHB1+0x3c>)
 80033fc:	4013      	ands	r3, r2
 80033fe:	f8c1 30d8 	str.w	r3, [r1, #216]	; 0xd8
  RCC_C1->AHB1LPENR &= ~mask;
 8003402:	4b08      	ldr	r3, [pc, #32]	; (8003424 <rccDisableAHB1+0x3c>)
 8003404:	f8d3 2100 	ldr.w	r2, [r3, #256]	; 0x100
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	43db      	mvns	r3, r3
 800340c:	4905      	ldr	r1, [pc, #20]	; (8003424 <rccDisableAHB1+0x3c>)
 800340e:	4013      	ands	r3, r2
 8003410:	f8c1 3100 	str.w	r3, [r1, #256]	; 0x100
  (void)RCC_C1->AHB1LPENR;
 8003414:	4b03      	ldr	r3, [pc, #12]	; (8003424 <rccDisableAHB1+0x3c>)
 8003416:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
}
 800341a:	bf00      	nop
 800341c:	370c      	adds	r7, #12
 800341e:	46bd      	mov	sp, r7
 8003420:	bc80      	pop	{r7}
 8003422:	4770      	bx	lr
 8003424:	58024400 	.word	0x58024400

08003428 <rccResetAHB1>:
__STATIC_INLINE void rccResetAHB1(uint32_t mask) {
 8003428:	b580      	push	{r7, lr}
 800342a:	b082      	sub	sp, #8
 800342c:	af00      	add	r7, sp, #0
 800342e:	6078      	str	r0, [r7, #4]
  __rccResetAHB1(mask);
 8003430:	6878      	ldr	r0, [r7, #4]
 8003432:	f7ff ff6b 	bl	800330c <__rccResetAHB1>
}
 8003436:	bf00      	nop
 8003438:	3708      	adds	r7, #8
 800343a:	46bd      	mov	sp, r7
 800343c:	bd80      	pop	{r7, pc}
	...

08003440 <rccEnableAHB4>:
 * @param[in] mask              mask of peripherals to be enabled
 * @param[in] lp                low power enable flag
 *
 * @api
 */
__STATIC_INLINE void rccEnableAHB4(uint32_t mask, bool lp) {
 8003440:	b480      	push	{r7}
 8003442:	b083      	sub	sp, #12
 8003444:	af00      	add	r7, sp, #0
 8003446:	6078      	str	r0, [r7, #4]
 8003448:	460b      	mov	r3, r1
 800344a:	70fb      	strb	r3, [r7, #3]

#if STM32_TARGET_CORE == 1
  /* Allocating and enabling the peripherals.*/
  RCC_C1->AHB4ENR |= mask;
 800344c:	4b12      	ldr	r3, [pc, #72]	; (8003498 <rccEnableAHB4+0x58>)
 800344e:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 8003452:	4911      	ldr	r1, [pc, #68]	; (8003498 <rccEnableAHB4+0x58>)
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	4313      	orrs	r3, r2
 8003458:	f8c1 30e0 	str.w	r3, [r1, #224]	; 0xe0
  if (lp) {
 800345c:	78fb      	ldrb	r3, [r7, #3]
 800345e:	2b00      	cmp	r3, #0
 8003460:	d008      	beq.n	8003474 <rccEnableAHB4+0x34>
    RCC_C1->AHB4LPENR |= mask;
 8003462:	4b0d      	ldr	r3, [pc, #52]	; (8003498 <rccEnableAHB4+0x58>)
 8003464:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
 8003468:	490b      	ldr	r1, [pc, #44]	; (8003498 <rccEnableAHB4+0x58>)
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	4313      	orrs	r3, r2
 800346e:	f8c1 3108 	str.w	r3, [r1, #264]	; 0x108
 8003472:	e008      	b.n	8003486 <rccEnableAHB4+0x46>
  }
  else {
    RCC_C1->AHB4LPENR &= ~mask;
 8003474:	4b08      	ldr	r3, [pc, #32]	; (8003498 <rccEnableAHB4+0x58>)
 8003476:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	43db      	mvns	r3, r3
 800347e:	4906      	ldr	r1, [pc, #24]	; (8003498 <rccEnableAHB4+0x58>)
 8003480:	4013      	ands	r3, r2
 8003482:	f8c1 3108 	str.w	r3, [r1, #264]	; 0x108
  }
  (void)RCC_C1->AHB4LPENR;
 8003486:	4b04      	ldr	r3, [pc, #16]	; (8003498 <rccEnableAHB4+0x58>)
 8003488:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
  else {
    RCC_C2->AHB4LPENR &= ~mask;
  }
  (void)RCC_C2->AHB4LPENR;
#endif
}
 800348c:	bf00      	nop
 800348e:	370c      	adds	r7, #12
 8003490:	46bd      	mov	sp, r7
 8003492:	bc80      	pop	{r7}
 8003494:	4770      	bx	lr
 8003496:	bf00      	nop
 8003498:	58024400 	.word	0x58024400

0800349c <rccDisableAHB4>:
 *
 * @param[in] mask              mask of peripherals to be disabled
 *
 * @api
 */
__STATIC_INLINE void rccDisableAHB4(uint32_t mask) {
 800349c:	b480      	push	{r7}
 800349e:	b083      	sub	sp, #12
 80034a0:	af00      	add	r7, sp, #0
 80034a2:	6078      	str	r0, [r7, #4]
     allocation.*/
  osalDbgAssert((RCC_C1->AHB4ENR & mask) == mask, "peripherals not allocated");
#endif

  /* Disabling the peripherals.*/
  RCC_C1->AHB4ENR &= ~mask;
 80034a4:	4b0c      	ldr	r3, [pc, #48]	; (80034d8 <rccDisableAHB4+0x3c>)
 80034a6:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	43db      	mvns	r3, r3
 80034ae:	490a      	ldr	r1, [pc, #40]	; (80034d8 <rccDisableAHB4+0x3c>)
 80034b0:	4013      	ands	r3, r2
 80034b2:	f8c1 30e0 	str.w	r3, [r1, #224]	; 0xe0
  RCC_C1->AHB4LPENR &= ~mask;
 80034b6:	4b08      	ldr	r3, [pc, #32]	; (80034d8 <rccDisableAHB4+0x3c>)
 80034b8:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	43db      	mvns	r3, r3
 80034c0:	4905      	ldr	r1, [pc, #20]	; (80034d8 <rccDisableAHB4+0x3c>)
 80034c2:	4013      	ands	r3, r2
 80034c4:	f8c1 3108 	str.w	r3, [r1, #264]	; 0x108
  (void)RCC_C1->AHB4LPENR;
 80034c8:	4b03      	ldr	r3, [pc, #12]	; (80034d8 <rccDisableAHB4+0x3c>)
 80034ca:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
  /* Disabling the peripherals.*/
  RCC_C2->AHB4ENR &= ~mask;
  RCC_C2->AHB4LPENR &= ~mask;
  (void)RCC_C1->AHB4LPENR;
#endif
}
 80034ce:	bf00      	nop
 80034d0:	370c      	adds	r7, #12
 80034d2:	46bd      	mov	sp, r7
 80034d4:	bc80      	pop	{r7}
 80034d6:	4770      	bx	lr
 80034d8:	58024400 	.word	0x58024400

080034dc <rccResetAHB4>:
 *
 * @param[in] mask              mask of peripherals to be reset
 *
 * @api
 */
__STATIC_INLINE void rccResetAHB4(uint32_t mask) {
 80034dc:	b580      	push	{r7, lr}
 80034de:	b082      	sub	sp, #8
 80034e0:	af00      	add	r7, sp, #0
 80034e2:	6078      	str	r0, [r7, #4]
#else
  osalDbgAssert((RCC_C2->AHB4ENR & mask) == mask, "peripherals not allocated");
#endif
#endif

  __rccResetAHB4(mask);
 80034e4:	6878      	ldr	r0, [r7, #4]
 80034e6:	f7ff ff31 	bl	800334c <__rccResetAHB4>
}
 80034ea:	bf00      	nop
 80034ec:	3708      	adds	r7, #8
 80034ee:	46bd      	mov	sp, r7
 80034f0:	bd80      	pop	{r7, pc}

080034f2 <adc_lld_vreg_on>:
/**
 * @brief   Enables the ADC voltage regulator.
 *
 * @param[in] adcp      pointer to the @p ADCDriver object
 */
static void adc_lld_vreg_on(ADCDriver *adcp) {
 80034f2:	b580      	push	{r7, lr}
 80034f4:	b082      	sub	sp, #8
 80034f6:	af00      	add	r7, sp, #0
 80034f8:	6078      	str	r0, [r7, #4]

  adcp->adcm->CR = ADC_CR_ADVREGEN;
 80034fa:	687b      	ldr	r3, [r7, #4]
 80034fc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80034fe:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8003502:	609a      	str	r2, [r3, #8]
#if STM32_ADC_DUAL_MODE
  if (&ADCD1 == adcp) {
    adcp->adcs->CR = ADC_CR_ADVREGEN;
  }
#endif
  osalSysPolledDelayX(OSAL_US2RTC(STM32_SYS_CK, 10U));
 8003504:	f44f 607a 	mov.w	r0, #4000	; 0xfa0
 8003508:	f7ff fee8 	bl	80032dc <osalSysPolledDelayX>
}
 800350c:	bf00      	nop
 800350e:	3708      	adds	r7, #8
 8003510:	46bd      	mov	sp, r7
 8003512:	bd80      	pop	{r7, pc}

08003514 <adc_lld_analog_on>:
/**
 * @brief   Enables the ADC analog circuit.
 *
 * @param[in] adcp      pointer to the @p ADCDriver object
 */
static void adc_lld_analog_on(ADCDriver *adcp) {
 8003514:	b480      	push	{r7}
 8003516:	b083      	sub	sp, #12
 8003518:	af00      	add	r7, sp, #0
 800351a:	6078      	str	r0, [r7, #4]

  adcp->adcm->ISR = ADC_ISR_ADRDY;
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003520:	2201      	movs	r2, #1
 8003522:	601a      	str	r2, [r3, #0]
  adcp->adcm->CR |= ADC_CR_ADEN;
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003528:	689a      	ldr	r2, [r3, #8]
 800352a:	687b      	ldr	r3, [r7, #4]
 800352c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800352e:	f042 0201 	orr.w	r2, r2, #1
 8003532:	609a      	str	r2, [r3, #8]
  while ((adcp->adcm->ISR & ADC_ISR_ADRDY) == 0U)
 8003534:	bf00      	nop
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800353a:	681b      	ldr	r3, [r3, #0]
 800353c:	f003 0301 	and.w	r3, r3, #1
 8003540:	2b00      	cmp	r3, #0
 8003542:	d0f8      	beq.n	8003536 <adc_lld_analog_on+0x22>
    adcp->adcs->CR |= ADC_CR_ADEN;
    while ((adcp->adcs->ISR & ADC_ISR_ADRDY) == 0U)
      ;
  }
#endif
}
 8003544:	bf00      	nop
 8003546:	bf00      	nop
 8003548:	370c      	adds	r7, #12
 800354a:	46bd      	mov	sp, r7
 800354c:	bc80      	pop	{r7}
 800354e:	4770      	bx	lr

08003550 <adc_lld_calibrate>:
/**
 * @brief   Calibrates an ADC unit.
 *
 * @param[in] adcp      pointer to the @p ADCDriver object
 */
static void adc_lld_calibrate(ADCDriver *adcp) {
 8003550:	b480      	push	{r7}
 8003552:	b083      	sub	sp, #12
 8003554:	af00      	add	r7, sp, #0
 8003556:	6078      	str	r0, [r7, #4]

  osalDbgAssert(adcp->adcm->CR == ADC_CR_ADVREGEN, "invalid register state");

  adcp->adcm->CR &= ~(ADC_CR_ADCALDIF | ADC_CR_ADCALLIN);
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800355c:	6899      	ldr	r1, [r3, #8]
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003562:	4b11      	ldr	r3, [pc, #68]	; (80035a8 <adc_lld_calibrate+0x58>)
 8003564:	400b      	ands	r3, r1
 8003566:	6093      	str	r3, [r2, #8]
  adcp->adcm->CR |= adcp->config->calibration & (ADC_CR_ADCALDIF |
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800356c:	6899      	ldr	r1, [r3, #8]
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	685b      	ldr	r3, [r3, #4]
 8003572:	685a      	ldr	r2, [r3, #4]
 8003574:	4b0d      	ldr	r3, [pc, #52]	; (80035ac <adc_lld_calibrate+0x5c>)
 8003576:	4013      	ands	r3, r2
 8003578:	687a      	ldr	r2, [r7, #4]
 800357a:	6a92      	ldr	r2, [r2, #40]	; 0x28
 800357c:	430b      	orrs	r3, r1
 800357e:	6093      	str	r3, [r2, #8]
                                                 ADC_CR_ADCALLIN);
  adcp->adcm->CR |= ADC_CR_ADCAL;
 8003580:	687b      	ldr	r3, [r7, #4]
 8003582:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003584:	689a      	ldr	r2, [r3, #8]
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800358a:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 800358e:	609a      	str	r2, [r3, #8]
  while ((adcp->adcm->CR & ADC_CR_ADCAL) != 0U)
 8003590:	bf00      	nop
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003596:	689b      	ldr	r3, [r3, #8]
 8003598:	2b00      	cmp	r3, #0
 800359a:	dbfa      	blt.n	8003592 <adc_lld_calibrate+0x42>
    adcp->adcs->CR |= ADC_CR_ADCAL;
    while ((adcp->adcs->CR & ADC_CR_ADCAL) != 0U)
      ;
  }
#endif
}
 800359c:	bf00      	nop
 800359e:	bf00      	nop
 80035a0:	370c      	adds	r7, #12
 80035a2:	46bd      	mov	sp, r7
 80035a4:	bc80      	pop	{r7}
 80035a6:	4770      	bx	lr
 80035a8:	bffeffff 	.word	0xbffeffff
 80035ac:	40010000 	.word	0x40010000

080035b0 <adc_lld_stop_adc>:
/**
 * @brief   Stops an ongoing conversion, if any.
 *
 * @param[in] adcp      pointer to the @p ADCDriver object
 */
static void adc_lld_stop_adc(ADCDriver *adcp) {
 80035b0:	b480      	push	{r7}
 80035b2:	b083      	sub	sp, #12
 80035b4:	af00      	add	r7, sp, #0
 80035b6:	6078      	str	r0, [r7, #4]

  if (adcp->adcm->CR & ADC_CR_ADSTART) {
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80035bc:	689b      	ldr	r3, [r3, #8]
 80035be:	f003 0304 	and.w	r3, r3, #4
 80035c2:	2b00      	cmp	r3, #0
 80035c4:	d00f      	beq.n	80035e6 <adc_lld_stop_adc+0x36>
    adcp->adcm->CR |= ADC_CR_ADSTP;
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80035ca:	689a      	ldr	r2, [r3, #8]
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80035d0:	f042 0210 	orr.w	r2, r2, #16
 80035d4:	609a      	str	r2, [r3, #8]
    while (adcp->adcm->CR & ADC_CR_ADSTP)
 80035d6:	bf00      	nop
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80035dc:	689b      	ldr	r3, [r3, #8]
 80035de:	f003 0310 	and.w	r3, r3, #16
 80035e2:	2b00      	cmp	r3, #0
 80035e4:	d1f8      	bne.n	80035d8 <adc_lld_stop_adc+0x28>
      ;
  }
  adcp->adcm->PCSEL = 0U;
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80035ea:	2200      	movs	r2, #0
 80035ec:	61da      	str	r2, [r3, #28]
}
 80035ee:	bf00      	nop
 80035f0:	370c      	adds	r7, #12
 80035f2:	46bd      	mov	sp, r7
 80035f4:	bc80      	pop	{r7}
 80035f6:	4770      	bx	lr

080035f8 <adc_lld_serve_dma_interrupt>:
 * @brief   ADC DMA service routine.
 *
 * @param[in] adcp      pointer to the @p ADCDriver object
 * @param[in] flags     pre-shifted content of the ISR register
 */
static void adc_lld_serve_dma_interrupt(ADCDriver *adcp, uint32_t flags) {
 80035f8:	b580      	push	{r7, lr}
 80035fa:	b082      	sub	sp, #8
 80035fc:	af00      	add	r7, sp, #0
 80035fe:	6078      	str	r0, [r7, #4]
 8003600:	6039      	str	r1, [r7, #0]

  /* DMA errors handling.*/
  if ((flags & (STM32_DMA_ISR_TEIF | STM32_DMA_ISR_DMEIF)) != 0) {
 8003602:	683b      	ldr	r3, [r7, #0]
 8003604:	f003 030c 	and.w	r3, r3, #12
 8003608:	2b00      	cmp	r3, #0
 800360a:	d02d      	beq.n	8003668 <adc_lld_serve_dma_interrupt+0x70>
    /* DMA, this could help only if the DMA tries to access an unmapped
       address space or violates alignment rules.*/
    _adc_isr_error_code(adcp, ADC_ERR_DMAFAILURE);
 800360c:	6878      	ldr	r0, [r7, #4]
 800360e:	f000 fb31 	bl	8003c74 <adc_lld_stop_conversion>
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	691b      	ldr	r3, [r3, #16]
 8003616:	68db      	ldr	r3, [r3, #12]
 8003618:	2b00      	cmp	r3, #0
 800361a:	d013      	beq.n	8003644 <adc_lld_serve_dma_interrupt+0x4c>
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	2205      	movs	r2, #5
 8003620:	701a      	strb	r2, [r3, #0]
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	691b      	ldr	r3, [r3, #16]
 8003626:	68db      	ldr	r3, [r3, #12]
 8003628:	2101      	movs	r1, #1
 800362a:	6878      	ldr	r0, [r7, #4]
 800362c:	4798      	blx	r3
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	781b      	ldrb	r3, [r3, #0]
 8003632:	2b05      	cmp	r3, #5
 8003634:	d10c      	bne.n	8003650 <adc_lld_serve_dma_interrupt+0x58>
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	2202      	movs	r2, #2
 800363a:	701a      	strb	r2, [r3, #0]
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	2200      	movs	r2, #0
 8003640:	611a      	str	r2, [r3, #16]
 8003642:	e005      	b.n	8003650 <adc_lld_serve_dma_interrupt+0x58>
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	2202      	movs	r2, #2
 8003648:	701a      	strb	r2, [r3, #0]
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	2200      	movs	r2, #0
 800364e:	611a      	str	r2, [r3, #16]
 8003650:	f7ff fe38 	bl	80032c4 <osalSysLockFromISR>
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	3314      	adds	r3, #20
 8003658:	f04f 31ff 	mov.w	r1, #4294967295
 800365c:	4618      	mov	r0, r3
 800365e:	f7ff fe48 	bl	80032f2 <osalThreadResumeI>
 8003662:	f7ff fe35 	bl	80032d0 <osalSysUnlockFromISR>
        /* Half transfer processing.*/
        _adc_isr_half_code(adcp);
      }
    }
  }
}
 8003666:	e05d      	b.n	8003724 <adc_lld_serve_dma_interrupt+0x12c>
    if (adcp->grpp != NULL) {
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	691b      	ldr	r3, [r3, #16]
 800366c:	2b00      	cmp	r3, #0
 800366e:	d059      	beq.n	8003724 <adc_lld_serve_dma_interrupt+0x12c>
      if ((flags & STM32_DMA_ISR_TCIF) != 0) {
 8003670:	683b      	ldr	r3, [r7, #0]
 8003672:	f003 0320 	and.w	r3, r3, #32
 8003676:	2b00      	cmp	r3, #0
 8003678:	d045      	beq.n	8003706 <adc_lld_serve_dma_interrupt+0x10e>
        _adc_isr_full_code(adcp);
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	691b      	ldr	r3, [r3, #16]
 800367e:	781b      	ldrb	r3, [r3, #0]
 8003680:	2b00      	cmp	r3, #0
 8003682:	d014      	beq.n	80036ae <adc_lld_serve_dma_interrupt+0xb6>
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	691b      	ldr	r3, [r3, #16]
 8003688:	689b      	ldr	r3, [r3, #8]
 800368a:	2b00      	cmp	r3, #0
 800368c:	d04a      	beq.n	8003724 <adc_lld_serve_dma_interrupt+0x12c>
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	2204      	movs	r2, #4
 8003692:	701a      	strb	r2, [r3, #0]
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	691b      	ldr	r3, [r3, #16]
 8003698:	689b      	ldr	r3, [r3, #8]
 800369a:	6878      	ldr	r0, [r7, #4]
 800369c:	4798      	blx	r3
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	781b      	ldrb	r3, [r3, #0]
 80036a2:	2b04      	cmp	r3, #4
 80036a4:	d13e      	bne.n	8003724 <adc_lld_serve_dma_interrupt+0x12c>
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	2203      	movs	r2, #3
 80036aa:	701a      	strb	r2, [r3, #0]
}
 80036ac:	e03a      	b.n	8003724 <adc_lld_serve_dma_interrupt+0x12c>
        _adc_isr_full_code(adcp);
 80036ae:	6878      	ldr	r0, [r7, #4]
 80036b0:	f000 fae0 	bl	8003c74 <adc_lld_stop_conversion>
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	691b      	ldr	r3, [r3, #16]
 80036b8:	689b      	ldr	r3, [r3, #8]
 80036ba:	2b00      	cmp	r3, #0
 80036bc:	d012      	beq.n	80036e4 <adc_lld_serve_dma_interrupt+0xec>
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	2204      	movs	r2, #4
 80036c2:	701a      	strb	r2, [r3, #0]
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	691b      	ldr	r3, [r3, #16]
 80036c8:	689b      	ldr	r3, [r3, #8]
 80036ca:	6878      	ldr	r0, [r7, #4]
 80036cc:	4798      	blx	r3
 80036ce:	687b      	ldr	r3, [r7, #4]
 80036d0:	781b      	ldrb	r3, [r3, #0]
 80036d2:	2b04      	cmp	r3, #4
 80036d4:	d10c      	bne.n	80036f0 <adc_lld_serve_dma_interrupt+0xf8>
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	2202      	movs	r2, #2
 80036da:	701a      	strb	r2, [r3, #0]
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	2200      	movs	r2, #0
 80036e0:	611a      	str	r2, [r3, #16]
 80036e2:	e005      	b.n	80036f0 <adc_lld_serve_dma_interrupt+0xf8>
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	2202      	movs	r2, #2
 80036e8:	701a      	strb	r2, [r3, #0]
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	2200      	movs	r2, #0
 80036ee:	611a      	str	r2, [r3, #16]
 80036f0:	f7ff fde8 	bl	80032c4 <osalSysLockFromISR>
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	3314      	adds	r3, #20
 80036f8:	2100      	movs	r1, #0
 80036fa:	4618      	mov	r0, r3
 80036fc:	f7ff fdf9 	bl	80032f2 <osalThreadResumeI>
 8003700:	f7ff fde6 	bl	80032d0 <osalSysUnlockFromISR>
}
 8003704:	e00e      	b.n	8003724 <adc_lld_serve_dma_interrupt+0x12c>
      else if ((flags & STM32_DMA_ISR_HTIF) != 0) {
 8003706:	683b      	ldr	r3, [r7, #0]
 8003708:	f003 0310 	and.w	r3, r3, #16
 800370c:	2b00      	cmp	r3, #0
 800370e:	d009      	beq.n	8003724 <adc_lld_serve_dma_interrupt+0x12c>
        _adc_isr_half_code(adcp);
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	691b      	ldr	r3, [r3, #16]
 8003714:	689b      	ldr	r3, [r3, #8]
 8003716:	2b00      	cmp	r3, #0
 8003718:	d004      	beq.n	8003724 <adc_lld_serve_dma_interrupt+0x12c>
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	691b      	ldr	r3, [r3, #16]
 800371e:	689b      	ldr	r3, [r3, #8]
 8003720:	6878      	ldr	r0, [r7, #4]
 8003722:	4798      	blx	r3
}
 8003724:	bf00      	nop
 8003726:	3708      	adds	r7, #8
 8003728:	46bd      	mov	sp, r7
 800372a:	bd80      	pop	{r7, pc}

0800372c <adc_lld_serve_interrupt>:
 * @brief   ADC IRQ service routine.
 *
 * @param[in] adcp      pointer to the @p ADCDriver object
 * @param[in] isr       content of the ISR register
 */
static void adc_lld_serve_interrupt(ADCDriver *adcp, uint32_t isr) {
 800372c:	b580      	push	{r7, lr}
 800372e:	b084      	sub	sp, #16
 8003730:	af00      	add	r7, sp, #0
 8003732:	6078      	str	r0, [r7, #4]
 8003734:	6039      	str	r1, [r7, #0]

  /* It could be a spurious interrupt caused by overflows after DMA disabling,
     just ignore it in this case.*/
  if (adcp->grpp != NULL) {
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	691b      	ldr	r3, [r3, #16]
 800373a:	2b00      	cmp	r3, #0
 800373c:	d059      	beq.n	80037f2 <adc_lld_serve_interrupt+0xc6>
    adcerror_t emask = 0U;
 800373e:	2300      	movs	r3, #0
 8003740:	60fb      	str	r3, [r7, #12]

    /* Note, an overflow may occur after the conversion ended before the driver
       is able to stop the ADC, this is why the state is checked too.*/
    if ((isr & ADC_ISR_OVR) && (adcp->state == ADC_ACTIVE)) {
 8003742:	683b      	ldr	r3, [r7, #0]
 8003744:	f003 0310 	and.w	r3, r3, #16
 8003748:	2b00      	cmp	r3, #0
 800374a:	d007      	beq.n	800375c <adc_lld_serve_interrupt+0x30>
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	781b      	ldrb	r3, [r3, #0]
 8003750:	2b03      	cmp	r3, #3
 8003752:	d103      	bne.n	800375c <adc_lld_serve_interrupt+0x30>
      /* ADC overflow condition, this could happen only if the DMA is unable
         to read data fast enough.*/
      emask |= ADC_ERR_OVERFLOW;
 8003754:	68fb      	ldr	r3, [r7, #12]
 8003756:	f043 0302 	orr.w	r3, r3, #2
 800375a:	60fb      	str	r3, [r7, #12]
    }
    if (isr & ADC_ISR_AWD1) {
 800375c:	683b      	ldr	r3, [r7, #0]
 800375e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003762:	2b00      	cmp	r3, #0
 8003764:	d003      	beq.n	800376e <adc_lld_serve_interrupt+0x42>
      /* Analog watchdog 1 error.*/
      emask |= ADC_ERR_AWD1;
 8003766:	68fb      	ldr	r3, [r7, #12]
 8003768:	f043 0304 	orr.w	r3, r3, #4
 800376c:	60fb      	str	r3, [r7, #12]
    }
    if (isr & ADC_ISR_AWD2) {
 800376e:	683b      	ldr	r3, [r7, #0]
 8003770:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003774:	2b00      	cmp	r3, #0
 8003776:	d003      	beq.n	8003780 <adc_lld_serve_interrupt+0x54>
      /* Analog watchdog 2 error.*/
      emask |= ADC_ERR_AWD2;
 8003778:	68fb      	ldr	r3, [r7, #12]
 800377a:	f043 0308 	orr.w	r3, r3, #8
 800377e:	60fb      	str	r3, [r7, #12]
    }
    if (isr & ADC_ISR_AWD3) {
 8003780:	683b      	ldr	r3, [r7, #0]
 8003782:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003786:	2b00      	cmp	r3, #0
 8003788:	d003      	beq.n	8003792 <adc_lld_serve_interrupt+0x66>
      /* Analog watchdog 3 error.*/
      emask |= ADC_ERR_AWD3;
 800378a:	68fb      	ldr	r3, [r7, #12]
 800378c:	f043 0310 	orr.w	r3, r3, #16
 8003790:	60fb      	str	r3, [r7, #12]
    }
    if (emask != 0U) {
 8003792:	68fb      	ldr	r3, [r7, #12]
 8003794:	2b00      	cmp	r3, #0
 8003796:	d02c      	beq.n	80037f2 <adc_lld_serve_interrupt+0xc6>
      _adc_isr_error_code(adcp, emask);
 8003798:	6878      	ldr	r0, [r7, #4]
 800379a:	f000 fa6b 	bl	8003c74 <adc_lld_stop_conversion>
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	691b      	ldr	r3, [r3, #16]
 80037a2:	68db      	ldr	r3, [r3, #12]
 80037a4:	2b00      	cmp	r3, #0
 80037a6:	d013      	beq.n	80037d0 <adc_lld_serve_interrupt+0xa4>
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	2205      	movs	r2, #5
 80037ac:	701a      	strb	r2, [r3, #0]
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	691b      	ldr	r3, [r3, #16]
 80037b2:	68db      	ldr	r3, [r3, #12]
 80037b4:	68f9      	ldr	r1, [r7, #12]
 80037b6:	6878      	ldr	r0, [r7, #4]
 80037b8:	4798      	blx	r3
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	781b      	ldrb	r3, [r3, #0]
 80037be:	2b05      	cmp	r3, #5
 80037c0:	d10c      	bne.n	80037dc <adc_lld_serve_interrupt+0xb0>
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	2202      	movs	r2, #2
 80037c6:	701a      	strb	r2, [r3, #0]
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	2200      	movs	r2, #0
 80037cc:	611a      	str	r2, [r3, #16]
 80037ce:	e005      	b.n	80037dc <adc_lld_serve_interrupt+0xb0>
 80037d0:	687b      	ldr	r3, [r7, #4]
 80037d2:	2202      	movs	r2, #2
 80037d4:	701a      	strb	r2, [r3, #0]
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	2200      	movs	r2, #0
 80037da:	611a      	str	r2, [r3, #16]
 80037dc:	f7ff fd72 	bl	80032c4 <osalSysLockFromISR>
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	3314      	adds	r3, #20
 80037e4:	f04f 31ff 	mov.w	r1, #4294967295
 80037e8:	4618      	mov	r0, r3
 80037ea:	f7ff fd82 	bl	80032f2 <osalThreadResumeI>
 80037ee:	f7ff fd6f 	bl	80032d0 <osalSysUnlockFromISR>
    }
  }
}
 80037f2:	bf00      	nop
 80037f4:	3710      	adds	r7, #16
 80037f6:	46bd      	mov	sp, r7
 80037f8:	bd80      	pop	{r7, pc}
	...

080037fc <Vector88>:
/**
 * @brief   ADC1/ADC2 interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_ADC12_HANDLER) {
 80037fc:	b580      	push	{r7, lr}
 80037fe:	b082      	sub	sp, #8
 8003800:	af00      	add	r7, sp, #0
  uint32_t isr;

  OSAL_IRQ_PROLOGUE();
 8003802:	480b      	ldr	r0, [pc, #44]	; (8003830 <Vector88+0x34>)
 8003804:	f004 fa18 	bl	8007c38 <__trace_isr_enter>

  /* Handle ADC1 ISR first in adc_lld_serve_interrupt. */
  isr  = ADC1->ISR;
 8003808:	4b0a      	ldr	r3, [pc, #40]	; (8003834 <Vector88+0x38>)
 800380a:	681b      	ldr	r3, [r3, #0]
 800380c:	607b      	str	r3, [r7, #4]
  ADC1->ISR = isr;
 800380e:	4a09      	ldr	r2, [pc, #36]	; (8003834 <Vector88+0x38>)
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	6013      	str	r3, [r2, #0]
#if defined(STM32_ADC_ADC12_IRQ_HOOK)
  STM32_ADC_ADC12_IRQ_HOOK
#endif
  adc_lld_serve_interrupt(&ADCD1, isr);
 8003814:	6879      	ldr	r1, [r7, #4]
 8003816:	4808      	ldr	r0, [pc, #32]	; (8003838 <Vector88+0x3c>)
 8003818:	f7ff ff88 	bl	800372c <adc_lld_serve_interrupt>
  STM32_ADC_ADC12_IRQ_HOOK
#endif
  adc_lld_serve_interrupt(&ADCD1, isr);
#endif

  OSAL_IRQ_EPILOGUE();
 800381c:	4804      	ldr	r0, [pc, #16]	; (8003830 <Vector88+0x34>)
 800381e:	f004 fa45 	bl	8007cac <__trace_isr_leave>
 8003822:	f005 fd6f 	bl	8009304 <__port_irq_epilogue>
}
 8003826:	bf00      	nop
 8003828:	3708      	adds	r7, #8
 800382a:	46bd      	mov	sp, r7
 800382c:	bd80      	pop	{r7, pc}
 800382e:	bf00      	nop
 8003830:	0800fef4 	.word	0x0800fef4
 8003834:	40022000 	.word	0x40022000
 8003838:	240006b8 	.word	0x240006b8

0800383c <Vector23C>:
/**
 * @brief   ADC3 interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_ADC3_HANDLER) {
 800383c:	b580      	push	{r7, lr}
 800383e:	b082      	sub	sp, #8
 8003840:	af00      	add	r7, sp, #0
  uint32_t isr;

  OSAL_IRQ_PROLOGUE();
 8003842:	480b      	ldr	r0, [pc, #44]	; (8003870 <Vector23C+0x34>)
 8003844:	f004 f9f8 	bl	8007c38 <__trace_isr_enter>

  isr  = ADC3->ISR;
 8003848:	4b0a      	ldr	r3, [pc, #40]	; (8003874 <Vector23C+0x38>)
 800384a:	681b      	ldr	r3, [r3, #0]
 800384c:	607b      	str	r3, [r7, #4]
  ADC3->ISR = isr;
 800384e:	4a09      	ldr	r2, [pc, #36]	; (8003874 <Vector23C+0x38>)
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	6013      	str	r3, [r2, #0]
#if defined(STM32_ADC_ADC3_IRQ_HOOK)
  STM32_ADC_ADC3_IRQ_HOOK
#endif
  adc_lld_serve_interrupt(&ADCD3, isr);
 8003854:	6879      	ldr	r1, [r7, #4]
 8003856:	4808      	ldr	r0, [pc, #32]	; (8003878 <Vector23C+0x3c>)
 8003858:	f7ff ff68 	bl	800372c <adc_lld_serve_interrupt>

  OSAL_IRQ_EPILOGUE();
 800385c:	4804      	ldr	r0, [pc, #16]	; (8003870 <Vector23C+0x34>)
 800385e:	f004 fa25 	bl	8007cac <__trace_isr_leave>
 8003862:	f005 fd4f 	bl	8009304 <__port_irq_epilogue>
}
 8003866:	bf00      	nop
 8003868:	3708      	adds	r7, #8
 800386a:	46bd      	mov	sp, r7
 800386c:	bd80      	pop	{r7, pc}
 800386e:	bf00      	nop
 8003870:	0800ff00 	.word	0x0800ff00
 8003874:	58026000 	.word	0x58026000
 8003878:	240006f0 	.word	0x240006f0

0800387c <adc_lld_init>:
/**
 * @brief   Low level ADC driver initialization.
 *
 * @notapi
 */
void adc_lld_init(void) {
 800387c:	b580      	push	{r7, lr}
 800387e:	af00      	add	r7, sp, #0

#if STM32_ADC_USE_ADC12 == TRUE
  /* Driver initialization.*/
  adcObjectInit(&ADCD1);
 8003880:	4822      	ldr	r0, [pc, #136]	; (800390c <adc_lld_init+0x90>)
 8003882:	f7fe f877 	bl	8001974 <adcObjectInit>
  ADCD1.adcc        = ADC12_COMMON;
 8003886:	4b21      	ldr	r3, [pc, #132]	; (800390c <adc_lld_init+0x90>)
 8003888:	4a21      	ldr	r2, [pc, #132]	; (8003910 <adc_lld_init+0x94>)
 800388a:	62da      	str	r2, [r3, #44]	; 0x2c
  ADCD1.adcm        = ADC1;
 800388c:	4b1f      	ldr	r3, [pc, #124]	; (800390c <adc_lld_init+0x90>)
 800388e:	4a21      	ldr	r2, [pc, #132]	; (8003914 <adc_lld_init+0x98>)
 8003890:	629a      	str	r2, [r3, #40]	; 0x28
#if STM32_ADC_DUAL_MODE
  ADCD1.adcs        = ADC2;
#endif
  ADCD1.data.dma    = NULL;
 8003892:	4b1e      	ldr	r3, [pc, #120]	; (800390c <adc_lld_init+0x90>)
 8003894:	2200      	movs	r2, #0
 8003896:	631a      	str	r2, [r3, #48]	; 0x30
  ADCD1.dmamode     = ADC12_DMA_SIZE |
 8003898:	4b1c      	ldr	r3, [pc, #112]	; (800390c <adc_lld_init+0x90>)
 800389a:	4a1f      	ldr	r2, [pc, #124]	; (8003918 <adc_lld_init+0x9c>)
 800389c:	635a      	str	r2, [r3, #52]	; 0x34
                      STM32_DMA_CR_PL(STM32_ADC_ADC12_DMA_PRIORITY) |
                      STM32_DMA_CR_DIR_P2M  |
                      STM32_DMA_CR_MINC     | STM32_DMA_CR_TCIE     |
                      STM32_DMA_CR_DMEIE    | STM32_DMA_CR_TEIE;
  nvicEnableVector(STM32_ADC12_NUMBER, STM32_ADC_ADC12_IRQ_PRIORITY);
 800389e:	2105      	movs	r1, #5
 80038a0:	2012      	movs	r0, #18
 80038a2:	f7ff f813 	bl	80028cc <nvicEnableVector>
#endif /* STM32_ADC_USE_ADC12 == TRUE */

#if STM32_ADC_USE_ADC3 == TRUE
  /* Driver initialization.*/
  adcObjectInit(&ADCD3);
 80038a6:	481d      	ldr	r0, [pc, #116]	; (800391c <adc_lld_init+0xa0>)
 80038a8:	f7fe f864 	bl	8001974 <adcObjectInit>
  ADCD3.adcc        = ADC3_COMMON;
 80038ac:	4b1b      	ldr	r3, [pc, #108]	; (800391c <adc_lld_init+0xa0>)
 80038ae:	4a1c      	ldr	r2, [pc, #112]	; (8003920 <adc_lld_init+0xa4>)
 80038b0:	62da      	str	r2, [r3, #44]	; 0x2c
  ADCD3.adcm        = ADC3;
 80038b2:	4b1a      	ldr	r3, [pc, #104]	; (800391c <adc_lld_init+0xa0>)
 80038b4:	4a1b      	ldr	r2, [pc, #108]	; (8003924 <adc_lld_init+0xa8>)
 80038b6:	629a      	str	r2, [r3, #40]	; 0x28
                      STM32_BDMA_CR_DIR_P2M  |
                      STM32_BDMA_CR_MINC     | STM32_BDMA_CR_TCIE     |
                                               STM32_BDMA_CR_TEIE;
  nvicEnableVector(STM32_ADC3_NUMBER, STM32_ADC_ADC3_IRQ_PRIORITY);
#else
  ADCD3.data.dma    = NULL;
 80038b8:	4b18      	ldr	r3, [pc, #96]	; (800391c <adc_lld_init+0xa0>)
 80038ba:	2200      	movs	r2, #0
 80038bc:	631a      	str	r2, [r3, #48]	; 0x30
  ADCD3.dmamode     = ADC3_DMA_SIZE |
 80038be:	4b17      	ldr	r3, [pc, #92]	; (800391c <adc_lld_init+0xa0>)
 80038c0:	4a15      	ldr	r2, [pc, #84]	; (8003918 <adc_lld_init+0x9c>)
 80038c2:	635a      	str	r2, [r3, #52]	; 0x34
                      STM32_DMA_CR_PL(STM32_ADC_ADC3_DMA_PRIORITY) |
                      STM32_DMA_CR_DIR_P2M  |
                      STM32_DMA_CR_MINC     | STM32_DMA_CR_TCIE     |
                      STM32_DMA_CR_DMEIE    | STM32_DMA_CR_TEIE;
  nvicEnableVector(STM32_ADC3_NUMBER, STM32_ADC_ADC3_IRQ_PRIORITY);
 80038c4:	2105      	movs	r1, #5
 80038c6:	207f      	movs	r0, #127	; 0x7f
 80038c8:	f7ff f800 	bl	80028cc <nvicEnableVector>
#endif /* STM32_ADC_USE_ADC3 == TRUE */

  /* ADC units pre-initializations.*/
#if (STM32_HAS_ADC1 == TRUE) && (STM32_HAS_ADC2 == TRUE)
#if STM32_ADC_USE_ADC12 == TRUE
  rccEnableADC12(true);
 80038cc:	2101      	movs	r1, #1
 80038ce:	2020      	movs	r0, #32
 80038d0:	f7ff fd5c 	bl	800338c <rccEnableAHB1>
  rccResetADC12();
 80038d4:	2020      	movs	r0, #32
 80038d6:	f7ff fda7 	bl	8003428 <rccResetAHB1>
  ADC12_COMMON->CCR = STM32_ADC_ADC12_CLOCK_MODE | ADC_DMA_DAMDF;
 80038da:	4b0d      	ldr	r3, [pc, #52]	; (8003910 <adc_lld_init+0x94>)
 80038dc:	2200      	movs	r2, #0
 80038de:	609a      	str	r2, [r3, #8]
  rccDisableADC12();
 80038e0:	2020      	movs	r0, #32
 80038e2:	f7ff fd81 	bl	80033e8 <rccDisableAHB1>
#endif
#if STM32_ADC_USE_ADC3 == TRUE
  rccEnableADC3(true);
 80038e6:	2101      	movs	r1, #1
 80038e8:	f04f 7080 	mov.w	r0, #16777216	; 0x1000000
 80038ec:	f7ff fda8 	bl	8003440 <rccEnableAHB4>
  rccResetADC3();
 80038f0:	f04f 7080 	mov.w	r0, #16777216	; 0x1000000
 80038f4:	f7ff fdf2 	bl	80034dc <rccResetAHB4>
  ADC3_COMMON->CCR = STM32_ADC_ADC3_CLOCK_MODE;
 80038f8:	4b09      	ldr	r3, [pc, #36]	; (8003920 <adc_lld_init+0xa4>)
 80038fa:	2200      	movs	r2, #0
 80038fc:	609a      	str	r2, [r3, #8]
  rccDisableADC3();
 80038fe:	f04f 7080 	mov.w	r0, #16777216	; 0x1000000
 8003902:	f7ff fdcb 	bl	800349c <rccDisableAHB4>
#endif
#endif
}
 8003906:	bf00      	nop
 8003908:	bd80      	pop	{r7, pc}
 800390a:	bf00      	nop
 800390c:	240006b8 	.word	0x240006b8
 8003910:	40022300 	.word	0x40022300
 8003914:	40022000 	.word	0x40022000
 8003918:	00022c16 	.word	0x00022c16
 800391c:	240006f0 	.word	0x240006f0
 8003920:	58026300 	.word	0x58026300
 8003924:	58026000 	.word	0x58026000

08003928 <adc_lld_start>:
 * @param[in] adcp      pointer to the @p ADCDriver object
 * @return              The operation status.
 *
 * @notapi
 */
msg_t adc_lld_start(ADCDriver *adcp) {
 8003928:	b580      	push	{r7, lr}
 800392a:	b082      	sub	sp, #8
 800392c:	af00      	add	r7, sp, #0
 800392e:	6078      	str	r0, [r7, #4]

  /* Handling the default configuration.*/
  if (adcp->config == NULL) {
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	685b      	ldr	r3, [r3, #4]
 8003934:	2b00      	cmp	r3, #0
 8003936:	d102      	bne.n	800393e <adc_lld_start+0x16>
    adcp->config = &default_config;
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	4a45      	ldr	r2, [pc, #276]	; (8003a50 <adc_lld_start+0x128>)
 800393c:	605a      	str	r2, [r3, #4]
  }

  /* If in stopped state then enables the ADC and DMA clocks.*/
  if (adcp->state == ADC_STOP) {
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	781b      	ldrb	r3, [r3, #0]
 8003942:	2b01      	cmp	r3, #1
 8003944:	d17f      	bne.n	8003a46 <adc_lld_start+0x11e>
#if STM32_ADC_USE_ADC12 == TRUE
    if (&ADCD1 == adcp) {
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	4a42      	ldr	r2, [pc, #264]	; (8003a54 <adc_lld_start+0x12c>)
 800394a:	4293      	cmp	r3, r2
 800394c:	d128      	bne.n	80039a0 <adc_lld_start+0x78>
      adcp->data.dma = dmaStreamAllocI(STM32_ADC_ADC12_DMA_STREAM,
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	4a41      	ldr	r2, [pc, #260]	; (8003a58 <adc_lld_start+0x130>)
 8003952:	2105      	movs	r1, #5
 8003954:	2010      	movs	r0, #16
 8003956:	f000 ff8b 	bl	8004870 <dmaStreamAllocI>
 800395a:	4602      	mov	r2, r0
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	631a      	str	r2, [r3, #48]	; 0x30
                                       STM32_ADC_ADC12_IRQ_PRIORITY,
                                       (stm32_dmaisr_t)adc_lld_serve_dma_interrupt,
                                       (void *)adcp);
      if (adcp->data.dma == NULL) {
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003964:	2b00      	cmp	r3, #0
 8003966:	d102      	bne.n	800396e <adc_lld_start+0x46>
        return HAL_RET_NO_RESOURCE;
 8003968:	f06f 0310 	mvn.w	r3, #16
 800396c:	e06c      	b.n	8003a48 <adc_lld_start+0x120>
      }

      rccEnableADC12(true);
 800396e:	2101      	movs	r1, #1
 8003970:	2020      	movs	r0, #32
 8003972:	f7ff fd0b 	bl	800338c <rccEnableAHB1>

      dmaSetRequestSource(adcp->data.dma, STM32_DMAMUX1_ADC1);
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800397a:	2109      	movs	r1, #9
 800397c:	4618      	mov	r0, r3
 800397e:	f001 f83d 	bl	80049fc <dmaSetRequestSource>

      /* Setting DMA peripheral-side pointer.*/
#if STM32_ADC_DUAL_MODE
      dmaStreamSetPeripheral(adcp->data.dma, &adcp->adcc->CDR);
#else
      dmaStreamSetPeripheral(adcp->data.dma, &adcp->adcm->DR);
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003986:	f103 0240 	add.w	r2, r3, #64	; 0x40
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800398e:	681b      	ldr	r3, [r3, #0]
 8003990:	609a      	str	r2, [r3, #8]
      /* Differential channels setting.*/
#if STM32_ADC_DUAL_MODE
      adcp->adcm->DIFSEL = adcp->config->difsel;
      adcp->adcs->DIFSEL = adcp->config->difsel;
#else
      adcp->adcm->DIFSEL = adcp->config->difsel;
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	685a      	ldr	r2, [r3, #4]
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800399a:	6812      	ldr	r2, [r2, #0]
 800399c:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
#endif
    }
#endif /* STM32_ADC_USE_ADC12 == TRUE */

#if STM32_ADC_USE_ADC3 == TRUE
    if (&ADCD3 == adcp) {
 80039a0:	687b      	ldr	r3, [r7, #4]
 80039a2:	4a2e      	ldr	r2, [pc, #184]	; (8003a5c <adc_lld_start+0x134>)
 80039a4:	4293      	cmp	r3, r2
 80039a6:	d12d      	bne.n	8003a04 <adc_lld_start+0xdc>
      bdmaStreamSetPeripheral(adcp->data.bdma, &adcp->adcm->DR);

      /* Differential channels setting.*/
      adcp->adcm->DIFSEL = adcp->config->difsel;
#else
      adcp->data.dma = dmaStreamAllocI(STM32_ADC_ADC3_DMA_STREAM,
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	4a2b      	ldr	r2, [pc, #172]	; (8003a58 <adc_lld_start+0x130>)
 80039ac:	2105      	movs	r1, #5
 80039ae:	2010      	movs	r0, #16
 80039b0:	f000 ff5e 	bl	8004870 <dmaStreamAllocI>
 80039b4:	4602      	mov	r2, r0
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	631a      	str	r2, [r3, #48]	; 0x30
                                       STM32_ADC_ADC3_IRQ_PRIORITY,
                                       (stm32_dmaisr_t)adc_lld_serve_dma_interrupt,
                                       (void *)adcp);
      if (adcp->data.dma == NULL) {
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80039be:	2b00      	cmp	r3, #0
 80039c0:	d102      	bne.n	80039c8 <adc_lld_start+0xa0>
        return HAL_RET_NO_RESOURCE;
 80039c2:	f06f 0310 	mvn.w	r3, #16
 80039c6:	e03f      	b.n	8003a48 <adc_lld_start+0x120>
      }

      rccEnableADC3(true);
 80039c8:	2101      	movs	r1, #1
 80039ca:	f04f 7080 	mov.w	r0, #16777216	; 0x1000000
 80039ce:	f7ff fd37 	bl	8003440 <rccEnableAHB4>
      rccResetADC3();
 80039d2:	f04f 7080 	mov.w	r0, #16777216	; 0x1000000
 80039d6:	f7ff fd81 	bl	80034dc <rccResetAHB4>

      dmaSetRequestSource(adcp->data.dma, STM32_DMAMUX1_ADC3);
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80039de:	2173      	movs	r1, #115	; 0x73
 80039e0:	4618      	mov	r0, r3
 80039e2:	f001 f80b 	bl	80049fc <dmaSetRequestSource>

      /* Setting DMA peripheral-side pointer.*/

      dmaStreamSetPeripheral(adcp->data.dma, &adcp->adcm->DR);
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80039ea:	f103 0240 	add.w	r2, r3, #64	; 0x40
 80039ee:	687b      	ldr	r3, [r7, #4]
 80039f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80039f2:	681b      	ldr	r3, [r3, #0]
 80039f4:	609a      	str	r2, [r3, #8]

      /* Differential channels setting.*/

      adcp->adcm->DIFSEL = adcp->config->difsel;
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	685a      	ldr	r2, [r3, #4]
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80039fe:	6812      	ldr	r2, [r2, #0]
 8003a00:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
#endif /* STM32_ADC_ADC3_USE_BDMA */
    }
#endif /* STM32_ADC_USE_ADC3 == TRUE */

    /* Master ADC calibration.*/
    adc_lld_vreg_on(adcp);
 8003a04:	6878      	ldr	r0, [r7, #4]
 8003a06:	f7ff fd74 	bl	80034f2 <adc_lld_vreg_on>
    adc_lld_calibrate(adcp);
 8003a0a:	6878      	ldr	r0, [r7, #4]
 8003a0c:	f7ff fda0 	bl	8003550 <adc_lld_calibrate>
    ADC12_COMMON->CCR |= ADC12_CCR_DUAL;
#endif

    /* Configure the ADC boost. */
#if STM32_ADC_USE_ADC12 == TRUE
    if (&ADCD1 == adcp) {
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	4a10      	ldr	r2, [pc, #64]	; (8003a54 <adc_lld_start+0x12c>)
 8003a14:	4293      	cmp	r3, r2
 8003a16:	d107      	bne.n	8003a28 <adc_lld_start+0x100>
      adcp->adcm->CR |= STM32_ADC12_BOOST;
 8003a18:	687b      	ldr	r3, [r7, #4]
 8003a1a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003a1c:	689a      	ldr	r2, [r3, #8]
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003a22:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003a26:	609a      	str	r2, [r3, #8]
#endif
    }
#endif

#if STM32_ADC_USE_ADC3 == TRUE
    if (&ADCD3 == adcp) {
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	4a0c      	ldr	r2, [pc, #48]	; (8003a5c <adc_lld_start+0x134>)
 8003a2c:	4293      	cmp	r3, r2
 8003a2e:	d107      	bne.n	8003a40 <adc_lld_start+0x118>
      adcp->adcm->CR |= STM32_ADC3_BOOST;
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003a34:	689a      	ldr	r2, [r3, #8]
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003a3a:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003a3e:	609a      	str	r2, [r3, #8]
    }
#endif

    /* Master ADC enabled here in order to reduce conversions latencies.*/
    adc_lld_analog_on(adcp);
 8003a40:	6878      	ldr	r0, [r7, #4]
 8003a42:	f7ff fd67 	bl	8003514 <adc_lld_analog_on>
  }

  return HAL_RET_SUCCESS;
 8003a46:	2300      	movs	r3, #0
}
 8003a48:	4618      	mov	r0, r3
 8003a4a:	3708      	adds	r7, #8
 8003a4c:	46bd      	mov	sp, r7
 8003a4e:	bd80      	pop	{r7, pc}
 8003a50:	0800feec 	.word	0x0800feec
 8003a54:	240006b8 	.word	0x240006b8
 8003a58:	080035f9 	.word	0x080035f9
 8003a5c:	240006f0 	.word	0x240006f0

08003a60 <adc_lld_start_conversion>:
 *
 * @param[in] adcp      pointer to the @p ADCDriver object
 *
 * @notapi
 */
void adc_lld_start_conversion(ADCDriver *adcp) {
 8003a60:	b480      	push	{r7}
 8003a62:	b087      	sub	sp, #28
 8003a64:	af00      	add	r7, sp, #0
 8003a66:	6078      	str	r0, [r7, #4]
  uint32_t dmamode, cfgr = 0U;
 8003a68:	2300      	movs	r3, #0
 8003a6a:	613b      	str	r3, [r7, #16]
  const ADCConversionGroup *grpp = adcp->grpp;
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	691b      	ldr	r3, [r3, #16]
 8003a70:	60fb      	str	r3, [r7, #12]

#if STM32_ADC_USE_ADC12 == TRUE
#if STM32_ADC_DUAL_MODE
  uint32_t ccr;
#endif
  if (&ADCD1 == adcp) {
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	4a7d      	ldr	r2, [pc, #500]	; (8003c6c <adc_lld_start_conversion+0x20c>)
 8003a76:	4293      	cmp	r3, r2
 8003a78:	d13c      	bne.n	8003af4 <adc_lld_start_conversion+0x94>
    osalDbgAssert(!STM32_ADC_DUAL_MODE || ((grpp->num_channels & 1) == 0),
                  "odd number of channels in dual mode");
#endif

    /* Calculating control registers values.*/
    dmamode = adcp->dmamode;
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003a7e:	617b      	str	r3, [r7, #20]
    if (grpp->circular) {
 8003a80:	68fb      	ldr	r3, [r7, #12]
 8003a82:	781b      	ldrb	r3, [r3, #0]
 8003a84:	2b00      	cmp	r3, #0
 8003a86:	d011      	beq.n	8003aac <adc_lld_start_conversion+0x4c>
      dmamode |= STM32_DMA_CR_CIRC;
 8003a88:	697b      	ldr	r3, [r7, #20]
 8003a8a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003a8e:	617b      	str	r3, [r7, #20]
      cfgr = grpp->cfgr | ADC_CFGR_DMNGT_CIRCULAR;
 8003a90:	68fb      	ldr	r3, [r7, #12]
 8003a92:	691b      	ldr	r3, [r3, #16]
 8003a94:	f043 0303 	orr.w	r3, r3, #3
 8003a98:	613b      	str	r3, [r7, #16]
      if (adcp->depth > 1) {
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	68db      	ldr	r3, [r3, #12]
 8003a9e:	2b01      	cmp	r3, #1
 8003aa0:	d909      	bls.n	8003ab6 <adc_lld_start_conversion+0x56>
        /* If circular buffer depth > 1, then the half transfer interrupt
           is enabled in order to allow streaming processing.*/
        dmamode |= STM32_DMA_CR_HTIE;
 8003aa2:	697b      	ldr	r3, [r7, #20]
 8003aa4:	f043 0308 	orr.w	r3, r3, #8
 8003aa8:	617b      	str	r3, [r7, #20]
 8003aaa:	e004      	b.n	8003ab6 <adc_lld_start_conversion+0x56>
      }
    }
    else {
      cfgr = grpp->cfgr | ADC_CFGR_DMNGT_ONESHOT;
 8003aac:	68fb      	ldr	r3, [r7, #12]
 8003aae:	691b      	ldr	r3, [r3, #16]
 8003ab0:	f043 0301 	orr.w	r3, r3, #1
 8003ab4:	613b      	str	r3, [r7, #16]
    }

    /* DMA setup.*/
    dmaStreamSetMemory0(adcp->data.dma, adcp->samples);
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	689a      	ldr	r2, [r3, #8]
 8003aba:	687b      	ldr	r3, [r7, #4]
 8003abc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003abe:	681b      	ldr	r3, [r3, #0]
 8003ac0:	60da      	str	r2, [r3, #12]
#if STM32_ADC_DUAL_MODE
    dmaStreamSetTransactionSize(adcp->data.dma, ((uint32_t)grpp->num_channels / 2U) *
                                                (uint32_t)adcp->depth);
#else
    dmaStreamSetTransactionSize(adcp->data.dma, (uint32_t)grpp->num_channels *
 8003ac2:	68fb      	ldr	r3, [r7, #12]
 8003ac4:	685a      	ldr	r2, [r3, #4]
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	68d9      	ldr	r1, [r3, #12]
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ace:	681b      	ldr	r3, [r3, #0]
 8003ad0:	fb01 f202 	mul.w	r2, r1, r2
 8003ad4:	605a      	str	r2, [r3, #4]
                                                (uint32_t)adcp->depth);
#endif
    dmaStreamSetMode(adcp->data.dma, dmamode);
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ada:	681b      	ldr	r3, [r3, #0]
 8003adc:	697a      	ldr	r2, [r7, #20]
 8003ade:	601a      	str	r2, [r3, #0]
    dmaStreamEnable(adcp->data.dma);
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003ae4:	681b      	ldr	r3, [r3, #0]
 8003ae6:	681a      	ldr	r2, [r3, #0]
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003aec:	681b      	ldr	r3, [r3, #0]
 8003aee:	f042 0201 	orr.w	r2, r2, #1
 8003af2:	601a      	str	r2, [r3, #0]
  }
#endif /* STM32_ADC_USE_ADC12 == TRUE */

#if STM32_ADC_USE_ADC3 == TRUE
  if (&ADCD3 == adcp) {
 8003af4:	687b      	ldr	r3, [r7, #4]
 8003af6:	4a5e      	ldr	r2, [pc, #376]	; (8003c70 <adc_lld_start_conversion+0x210>)
 8003af8:	4293      	cmp	r3, r2
 8003afa:	d13c      	bne.n	8003b76 <adc_lld_start_conversion+0x116>
    dmamode = adcp->dmamode;
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003b00:	617b      	str	r3, [r7, #20]
                                                (uint32_t)adcp->depth);
    bdmaStreamSetMode(adcp->data.bdma, dmamode);
    bdmaStreamEnable(adcp->data.bdma);
#else
    /* Calculating control registers values.*/
    if (grpp->circular) {
 8003b02:	68fb      	ldr	r3, [r7, #12]
 8003b04:	781b      	ldrb	r3, [r3, #0]
 8003b06:	2b00      	cmp	r3, #0
 8003b08:	d011      	beq.n	8003b2e <adc_lld_start_conversion+0xce>
      dmamode |= STM32_DMA_CR_CIRC;
 8003b0a:	697b      	ldr	r3, [r7, #20]
 8003b0c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003b10:	617b      	str	r3, [r7, #20]
      cfgr = grpp->cfgr | ADC_CFGR_DMNGT_CIRCULAR;
 8003b12:	68fb      	ldr	r3, [r7, #12]
 8003b14:	691b      	ldr	r3, [r3, #16]
 8003b16:	f043 0303 	orr.w	r3, r3, #3
 8003b1a:	613b      	str	r3, [r7, #16]
      if (adcp->depth > 1) {
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	68db      	ldr	r3, [r3, #12]
 8003b20:	2b01      	cmp	r3, #1
 8003b22:	d909      	bls.n	8003b38 <adc_lld_start_conversion+0xd8>
        /* If circular buffer depth > 1, then the half transfer interrupt
           is enabled in order to allow streaming processing.*/
        dmamode |= STM32_DMA_CR_HTIE;
 8003b24:	697b      	ldr	r3, [r7, #20]
 8003b26:	f043 0308 	orr.w	r3, r3, #8
 8003b2a:	617b      	str	r3, [r7, #20]
 8003b2c:	e004      	b.n	8003b38 <adc_lld_start_conversion+0xd8>
      }
    }
    else {
      cfgr = grpp->cfgr | ADC_CFGR_DMNGT_ONESHOT;
 8003b2e:	68fb      	ldr	r3, [r7, #12]
 8003b30:	691b      	ldr	r3, [r3, #16]
 8003b32:	f043 0301 	orr.w	r3, r3, #1
 8003b36:	613b      	str	r3, [r7, #16]
    }
    /* DMA setup.*/
    dmaStreamSetMemory0(adcp->data.dma, adcp->samples);
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	689a      	ldr	r2, [r3, #8]
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b40:	681b      	ldr	r3, [r3, #0]
 8003b42:	60da      	str	r2, [r3, #12]
    dmaStreamSetTransactionSize(adcp->data.dma, (uint32_t)grpp->num_channels *
 8003b44:	68fb      	ldr	r3, [r7, #12]
 8003b46:	685a      	ldr	r2, [r3, #4]
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	68d9      	ldr	r1, [r3, #12]
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b50:	681b      	ldr	r3, [r3, #0]
 8003b52:	fb01 f202 	mul.w	r2, r1, r2
 8003b56:	605a      	str	r2, [r3, #4]
                                                (uint32_t)adcp->depth);
    dmaStreamSetMode(adcp->data.dma, dmamode);
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b5c:	681b      	ldr	r3, [r3, #0]
 8003b5e:	697a      	ldr	r2, [r7, #20]
 8003b60:	601a      	str	r2, [r3, #0]
    dmaStreamEnable(adcp->data.dma);
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b66:	681b      	ldr	r3, [r3, #0]
 8003b68:	681a      	ldr	r2, [r3, #0]
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003b6e:	681b      	ldr	r3, [r3, #0]
 8003b70:	f042 0201 	orr.w	r2, r2, #1
 8003b74:	601a      	str	r2, [r3, #0]
#endif /* STM32_ADC_USE_ADC3 == TRUE */

  /* ADC setup, if it is defined a callback for the analog watch dog then it
     is enabled.*/
  /* clear AWD1..3 flags */
  adcp->adcm->ISR   = adcp->adcm->ISR;
 8003b76:	687b      	ldr	r3, [r7, #4]
 8003b78:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003b7e:	6812      	ldr	r2, [r2, #0]
 8003b80:	601a      	str	r2, [r3, #0]
  /* If a callback is set enable the overflow and analog watch dog interrupts. */
  if (grpp->error_cb != NULL) {
 8003b82:	68fb      	ldr	r3, [r7, #12]
 8003b84:	68db      	ldr	r3, [r3, #12]
 8003b86:	2b00      	cmp	r3, #0
 8003b88:	d004      	beq.n	8003b94 <adc_lld_start_conversion+0x134>
    adcp->adcm->IER   = ADC_IER_OVRIE | ADC_IER_AWD1IE |
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003b8e:	f44f 7264 	mov.w	r2, #912	; 0x390
 8003b92:	605a      	str	r2, [r3, #4]
#endif /* STM32_ADC_DUAL_MODE == TRUE && STM32_ADC_USE_ADC12 == TRUE */

#if STM32_ADC_DUAL_MODE == FALSE || STM32_ADC_USE_ADC3 == TRUE
  /* Configuration for ADC3 and single mode ADC1 */

    adcp->adcm->CFGR2   = grpp->cfgr2;
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003b98:	68fa      	ldr	r2, [r7, #12]
 8003b9a:	6952      	ldr	r2, [r2, #20]
 8003b9c:	611a      	str	r2, [r3, #16]
    adcp->adcm->PCSEL   = grpp->pcsel;
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003ba2:	68fa      	ldr	r2, [r7, #12]
 8003ba4:	69d2      	ldr	r2, [r2, #28]
 8003ba6:	61da      	str	r2, [r3, #28]
    adcp->adcm->LTR1    = grpp->ltr1;
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003bac:	68fa      	ldr	r2, [r7, #12]
 8003bae:	6a12      	ldr	r2, [r2, #32]
 8003bb0:	621a      	str	r2, [r3, #32]
    adcp->adcm->HTR1    = grpp->htr1;
 8003bb2:	687b      	ldr	r3, [r7, #4]
 8003bb4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003bb6:	68fa      	ldr	r2, [r7, #12]
 8003bb8:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8003bba:	625a      	str	r2, [r3, #36]	; 0x24
    adcp->adcm->LTR2    = grpp->ltr2;
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003bc0:	68fa      	ldr	r2, [r7, #12]
 8003bc2:	6a92      	ldr	r2, [r2, #40]	; 0x28
 8003bc4:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
    adcp->adcm->HTR2    = grpp->htr2;
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003bcc:	68fa      	ldr	r2, [r7, #12]
 8003bce:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 8003bd0:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
    adcp->adcm->LTR3    = grpp->ltr3;
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003bd8:	68fa      	ldr	r2, [r7, #12]
 8003bda:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8003bdc:	f8c3 20b8 	str.w	r2, [r3, #184]	; 0xb8
    adcp->adcm->HTR3    = grpp->htr3;
 8003be0:	687b      	ldr	r3, [r7, #4]
 8003be2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003be4:	68fa      	ldr	r2, [r7, #12]
 8003be6:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8003be8:	f8c3 20bc 	str.w	r2, [r3, #188]	; 0xbc
    adcp->adcm->AWD2CR  = grpp->awd2cr;
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003bf0:	68fa      	ldr	r2, [r7, #12]
 8003bf2:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8003bf4:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
    adcp->adcm->AWD3CR  = grpp->awd3cr;
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003bfc:	68fa      	ldr	r2, [r7, #12]
 8003bfe:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8003c00:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
    adcp->adcm->SMPR1   = grpp->smpr[0];
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003c08:	68fa      	ldr	r2, [r7, #12]
 8003c0a:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8003c0c:	615a      	str	r2, [r3, #20]
    adcp->adcm->SMPR2   = grpp->smpr[1];
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003c12:	68fa      	ldr	r2, [r7, #12]
 8003c14:	6c52      	ldr	r2, [r2, #68]	; 0x44
 8003c16:	619a      	str	r2, [r3, #24]
    adcp->adcm->SQR1    = grpp->sqr[0] | ADC_SQR1_NUM_CH(grpp->num_channels);
 8003c18:	68fb      	ldr	r3, [r7, #12]
 8003c1a:	6c99      	ldr	r1, [r3, #72]	; 0x48
 8003c1c:	68fb      	ldr	r3, [r7, #12]
 8003c1e:	685b      	ldr	r3, [r3, #4]
 8003c20:	1e5a      	subs	r2, r3, #1
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003c26:	430a      	orrs	r2, r1
 8003c28:	631a      	str	r2, [r3, #48]	; 0x30
    adcp->adcm->SQR2    = grpp->sqr[1];
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003c2e:	68fa      	ldr	r2, [r7, #12]
 8003c30:	6cd2      	ldr	r2, [r2, #76]	; 0x4c
 8003c32:	635a      	str	r2, [r3, #52]	; 0x34
    adcp->adcm->SQR3    = grpp->sqr[2];
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003c38:	68fa      	ldr	r2, [r7, #12]
 8003c3a:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8003c3c:	639a      	str	r2, [r3, #56]	; 0x38
    adcp->adcm->SQR4    = grpp->sqr[3];
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003c42:	68fa      	ldr	r2, [r7, #12]
 8003c44:	6d52      	ldr	r2, [r2, #84]	; 0x54
 8003c46:	63da      	str	r2, [r3, #60]	; 0x3c

    /* ADC configuration.*/
    adcp->adcm->CFGR  = cfgr;
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003c4c:	693a      	ldr	r2, [r7, #16]
 8003c4e:	60da      	str	r2, [r3, #12]
#endif

  /* Starting conversion.*/
  adcp->adcm->CR   |= ADC_CR_ADSTART;
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003c54:	689a      	ldr	r2, [r3, #8]
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003c5a:	f042 0204 	orr.w	r2, r2, #4
 8003c5e:	609a      	str	r2, [r3, #8]
}
 8003c60:	bf00      	nop
 8003c62:	371c      	adds	r7, #28
 8003c64:	46bd      	mov	sp, r7
 8003c66:	bc80      	pop	{r7}
 8003c68:	4770      	bx	lr
 8003c6a:	bf00      	nop
 8003c6c:	240006b8 	.word	0x240006b8
 8003c70:	240006f0 	.word	0x240006f0

08003c74 <adc_lld_stop_conversion>:
 *
 * @param[in] adcp      pointer to the @p ADCDriver object
 *
 * @notapi
 */
void adc_lld_stop_conversion(ADCDriver *adcp) {
 8003c74:	b580      	push	{r7, lr}
 8003c76:	b082      	sub	sp, #8
 8003c78:	af00      	add	r7, sp, #0
 8003c7a:	6078      	str	r0, [r7, #4]

#if STM32_ADC_USE_ADC12 == TRUE
  if (&ADCD1 == adcp) {
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	4a23      	ldr	r2, [pc, #140]	; (8003d0c <adc_lld_stop_conversion+0x98>)
 8003c80:	4293      	cmp	r3, r2
 8003c82:	d11b      	bne.n	8003cbc <adc_lld_stop_conversion+0x48>
    dmaStreamDisable(adcp->data.dma);
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c88:	681b      	ldr	r3, [r3, #0]
 8003c8a:	681a      	ldr	r2, [r3, #0]
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c90:	681b      	ldr	r3, [r3, #0]
 8003c92:	f022 021f 	bic.w	r2, r2, #31
 8003c96:	601a      	str	r2, [r3, #0]
 8003c98:	687b      	ldr	r3, [r7, #4]
 8003c9a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003c9c:	681b      	ldr	r3, [r3, #0]
 8003c9e:	681b      	ldr	r3, [r3, #0]
 8003ca0:	f003 0301 	and.w	r3, r3, #1
 8003ca4:	2b00      	cmp	r3, #0
 8003ca6:	d1f7      	bne.n	8003c98 <adc_lld_stop_conversion+0x24>
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003cac:	7b1b      	ldrb	r3, [r3, #12]
 8003cae:	4619      	mov	r1, r3
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003cb4:	685b      	ldr	r3, [r3, #4]
 8003cb6:	223d      	movs	r2, #61	; 0x3d
 8003cb8:	408a      	lsls	r2, r1
 8003cba:	601a      	str	r2, [r3, #0]
  }
#endif /* STM32_ADC_USE_ADC12 == TRUE */

#if STM32_ADC_USE_ADC3 == TRUE
  if (&ADCD3 == adcp) {
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	4a14      	ldr	r2, [pc, #80]	; (8003d10 <adc_lld_stop_conversion+0x9c>)
 8003cc0:	4293      	cmp	r3, r2
 8003cc2:	d11b      	bne.n	8003cfc <adc_lld_stop_conversion+0x88>
#if STM32_ADC_ADC3_USE_BDMA == TRUE
    bdmaStreamDisable(adcp->data.bdma);
#else
    dmaStreamDisable(adcp->data.dma);
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003cc8:	681b      	ldr	r3, [r3, #0]
 8003cca:	681a      	ldr	r2, [r3, #0]
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003cd0:	681b      	ldr	r3, [r3, #0]
 8003cd2:	f022 021f 	bic.w	r2, r2, #31
 8003cd6:	601a      	str	r2, [r3, #0]
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003cdc:	681b      	ldr	r3, [r3, #0]
 8003cde:	681b      	ldr	r3, [r3, #0]
 8003ce0:	f003 0301 	and.w	r3, r3, #1
 8003ce4:	2b00      	cmp	r3, #0
 8003ce6:	d1f7      	bne.n	8003cd8 <adc_lld_stop_conversion+0x64>
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003cec:	7b1b      	ldrb	r3, [r3, #12]
 8003cee:	4619      	mov	r1, r3
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003cf4:	685b      	ldr	r3, [r3, #4]
 8003cf6:	223d      	movs	r2, #61	; 0x3d
 8003cf8:	408a      	lsls	r2, r1
 8003cfa:	601a      	str	r2, [r3, #0]
#endif
  }
#endif /* STM32_ADC_USE_ADC3 == TRUE */

  adc_lld_stop_adc(adcp);
 8003cfc:	6878      	ldr	r0, [r7, #4]
 8003cfe:	f7ff fc57 	bl	80035b0 <adc_lld_stop_adc>
}
 8003d02:	bf00      	nop
 8003d04:	3708      	adds	r7, #8
 8003d06:	46bd      	mov	sp, r7
 8003d08:	bd80      	pop	{r7, pc}
 8003d0a:	bf00      	nop
 8003d0c:	240006b8 	.word	0x240006b8
 8003d10:	240006f0 	.word	0x240006f0

08003d14 <rccEnableAHB4>:
__STATIC_INLINE void rccEnableAHB4(uint32_t mask, bool lp) {
 8003d14:	b480      	push	{r7}
 8003d16:	b083      	sub	sp, #12
 8003d18:	af00      	add	r7, sp, #0
 8003d1a:	6078      	str	r0, [r7, #4]
 8003d1c:	460b      	mov	r3, r1
 8003d1e:	70fb      	strb	r3, [r7, #3]
  RCC_C1->AHB4ENR |= mask;
 8003d20:	4b12      	ldr	r3, [pc, #72]	; (8003d6c <rccEnableAHB4+0x58>)
 8003d22:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 8003d26:	4911      	ldr	r1, [pc, #68]	; (8003d6c <rccEnableAHB4+0x58>)
 8003d28:	687b      	ldr	r3, [r7, #4]
 8003d2a:	4313      	orrs	r3, r2
 8003d2c:	f8c1 30e0 	str.w	r3, [r1, #224]	; 0xe0
  if (lp) {
 8003d30:	78fb      	ldrb	r3, [r7, #3]
 8003d32:	2b00      	cmp	r3, #0
 8003d34:	d008      	beq.n	8003d48 <rccEnableAHB4+0x34>
    RCC_C1->AHB4LPENR |= mask;
 8003d36:	4b0d      	ldr	r3, [pc, #52]	; (8003d6c <rccEnableAHB4+0x58>)
 8003d38:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
 8003d3c:	490b      	ldr	r1, [pc, #44]	; (8003d6c <rccEnableAHB4+0x58>)
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	4313      	orrs	r3, r2
 8003d42:	f8c1 3108 	str.w	r3, [r1, #264]	; 0x108
 8003d46:	e008      	b.n	8003d5a <rccEnableAHB4+0x46>
    RCC_C1->AHB4LPENR &= ~mask;
 8003d48:	4b08      	ldr	r3, [pc, #32]	; (8003d6c <rccEnableAHB4+0x58>)
 8003d4a:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	43db      	mvns	r3, r3
 8003d52:	4906      	ldr	r1, [pc, #24]	; (8003d6c <rccEnableAHB4+0x58>)
 8003d54:	4013      	ands	r3, r2
 8003d56:	f8c1 3108 	str.w	r3, [r1, #264]	; 0x108
  (void)RCC_C1->AHB4LPENR;
 8003d5a:	4b04      	ldr	r3, [pc, #16]	; (8003d6c <rccEnableAHB4+0x58>)
 8003d5c:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
}
 8003d60:	bf00      	nop
 8003d62:	370c      	adds	r7, #12
 8003d64:	46bd      	mov	sp, r7
 8003d66:	bc80      	pop	{r7}
 8003d68:	4770      	bx	lr
 8003d6a:	bf00      	nop
 8003d6c:	58024400 	.word	0x58024400

08003d70 <rccDisableAHB4>:
__STATIC_INLINE void rccDisableAHB4(uint32_t mask) {
 8003d70:	b480      	push	{r7}
 8003d72:	b083      	sub	sp, #12
 8003d74:	af00      	add	r7, sp, #0
 8003d76:	6078      	str	r0, [r7, #4]
  RCC_C1->AHB4ENR &= ~mask;
 8003d78:	4b0c      	ldr	r3, [pc, #48]	; (8003dac <rccDisableAHB4+0x3c>)
 8003d7a:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	43db      	mvns	r3, r3
 8003d82:	490a      	ldr	r1, [pc, #40]	; (8003dac <rccDisableAHB4+0x3c>)
 8003d84:	4013      	ands	r3, r2
 8003d86:	f8c1 30e0 	str.w	r3, [r1, #224]	; 0xe0
  RCC_C1->AHB4LPENR &= ~mask;
 8003d8a:	4b08      	ldr	r3, [pc, #32]	; (8003dac <rccDisableAHB4+0x3c>)
 8003d8c:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	43db      	mvns	r3, r3
 8003d94:	4905      	ldr	r1, [pc, #20]	; (8003dac <rccDisableAHB4+0x3c>)
 8003d96:	4013      	ands	r3, r2
 8003d98:	f8c1 3108 	str.w	r3, [r1, #264]	; 0x108
  (void)RCC_C1->AHB4LPENR;
 8003d9c:	4b03      	ldr	r3, [pc, #12]	; (8003dac <rccDisableAHB4+0x3c>)
 8003d9e:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
}
 8003da2:	bf00      	nop
 8003da4:	370c      	adds	r7, #12
 8003da6:	46bd      	mov	sp, r7
 8003da8:	bc80      	pop	{r7}
 8003daa:	4770      	bx	lr
 8003dac:	58024400 	.word	0x58024400

08003db0 <Vector244>:
/**
 * @brief   BDMA1 stream 0 shared ISR.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_BDMA1_CH0_HANDLER) {
 8003db0:	b580      	push	{r7, lr}
 8003db2:	b082      	sub	sp, #8
 8003db4:	af00      	add	r7, sp, #0
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 8003db6:	480f      	ldr	r0, [pc, #60]	; (8003df4 <Vector244+0x44>)
 8003db8:	f003 ff3e 	bl	8007c38 <__trace_isr_enter>

  flags = (BDMA->ISR >> 0U) & STM32_BDMA_ISR_MASK;
 8003dbc:	4b0e      	ldr	r3, [pc, #56]	; (8003df8 <Vector244+0x48>)
 8003dbe:	681b      	ldr	r3, [r3, #0]
 8003dc0:	f003 030e 	and.w	r3, r3, #14
 8003dc4:	607b      	str	r3, [r7, #4]
  BDMA->IFCR = flags << 0U;
 8003dc6:	4a0c      	ldr	r2, [pc, #48]	; (8003df8 <Vector244+0x48>)
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	6053      	str	r3, [r2, #4]
  if (bdma.streams[0].func)
 8003dcc:	4b0b      	ldr	r3, [pc, #44]	; (8003dfc <Vector244+0x4c>)
 8003dce:	685b      	ldr	r3, [r3, #4]
 8003dd0:	2b00      	cmp	r3, #0
 8003dd2:	d006      	beq.n	8003de2 <Vector244+0x32>
    bdma.streams[0].func(bdma.streams[0].param, flags);
 8003dd4:	4b09      	ldr	r3, [pc, #36]	; (8003dfc <Vector244+0x4c>)
 8003dd6:	685b      	ldr	r3, [r3, #4]
 8003dd8:	4a08      	ldr	r2, [pc, #32]	; (8003dfc <Vector244+0x4c>)
 8003dda:	6892      	ldr	r2, [r2, #8]
 8003ddc:	6879      	ldr	r1, [r7, #4]
 8003dde:	4610      	mov	r0, r2
 8003de0:	4798      	blx	r3

  OSAL_IRQ_EPILOGUE();
 8003de2:	4804      	ldr	r0, [pc, #16]	; (8003df4 <Vector244+0x44>)
 8003de4:	f003 ff62 	bl	8007cac <__trace_isr_leave>
 8003de8:	f005 fa8c 	bl	8009304 <__port_irq_epilogue>
}
 8003dec:	bf00      	nop
 8003dee:	3708      	adds	r7, #8
 8003df0:	46bd      	mov	sp, r7
 8003df2:	bd80      	pop	{r7, pc}
 8003df4:	0800ffac 	.word	0x0800ffac
 8003df8:	58025400 	.word	0x58025400
 8003dfc:	24000728 	.word	0x24000728

08003e00 <Vector248>:
/**
 * @brief   BDMA1 stream 1 shared ISR.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_BDMA1_CH1_HANDLER) {
 8003e00:	b580      	push	{r7, lr}
 8003e02:	b082      	sub	sp, #8
 8003e04:	af00      	add	r7, sp, #0
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 8003e06:	4810      	ldr	r0, [pc, #64]	; (8003e48 <Vector248+0x48>)
 8003e08:	f003 ff16 	bl	8007c38 <__trace_isr_enter>

  flags = (BDMA->ISR >> 4U) & STM32_BDMA_ISR_MASK;
 8003e0c:	4b0f      	ldr	r3, [pc, #60]	; (8003e4c <Vector248+0x4c>)
 8003e0e:	681b      	ldr	r3, [r3, #0]
 8003e10:	091b      	lsrs	r3, r3, #4
 8003e12:	f003 030e 	and.w	r3, r3, #14
 8003e16:	607b      	str	r3, [r7, #4]
  BDMA->IFCR = flags << 4U;
 8003e18:	4a0c      	ldr	r2, [pc, #48]	; (8003e4c <Vector248+0x4c>)
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	011b      	lsls	r3, r3, #4
 8003e1e:	6053      	str	r3, [r2, #4]
  if (bdma.streams[1].func)
 8003e20:	4b0b      	ldr	r3, [pc, #44]	; (8003e50 <Vector248+0x50>)
 8003e22:	68db      	ldr	r3, [r3, #12]
 8003e24:	2b00      	cmp	r3, #0
 8003e26:	d006      	beq.n	8003e36 <Vector248+0x36>
    bdma.streams[1].func(bdma.streams[1].param, flags);
 8003e28:	4b09      	ldr	r3, [pc, #36]	; (8003e50 <Vector248+0x50>)
 8003e2a:	68db      	ldr	r3, [r3, #12]
 8003e2c:	4a08      	ldr	r2, [pc, #32]	; (8003e50 <Vector248+0x50>)
 8003e2e:	6912      	ldr	r2, [r2, #16]
 8003e30:	6879      	ldr	r1, [r7, #4]
 8003e32:	4610      	mov	r0, r2
 8003e34:	4798      	blx	r3

  OSAL_IRQ_EPILOGUE();
 8003e36:	4804      	ldr	r0, [pc, #16]	; (8003e48 <Vector248+0x48>)
 8003e38:	f003 ff38 	bl	8007cac <__trace_isr_leave>
 8003e3c:	f005 fa62 	bl	8009304 <__port_irq_epilogue>
}
 8003e40:	bf00      	nop
 8003e42:	3708      	adds	r7, #8
 8003e44:	46bd      	mov	sp, r7
 8003e46:	bd80      	pop	{r7, pc}
 8003e48:	0800ffb8 	.word	0x0800ffb8
 8003e4c:	58025400 	.word	0x58025400
 8003e50:	24000728 	.word	0x24000728

08003e54 <Vector24C>:
/**
 * @brief   BDMA1 stream 2 shared ISR.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_BDMA1_CH2_HANDLER) {
 8003e54:	b580      	push	{r7, lr}
 8003e56:	b082      	sub	sp, #8
 8003e58:	af00      	add	r7, sp, #0
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 8003e5a:	4810      	ldr	r0, [pc, #64]	; (8003e9c <Vector24C+0x48>)
 8003e5c:	f003 feec 	bl	8007c38 <__trace_isr_enter>

  flags = (BDMA->ISR >> 8U) & STM32_BDMA_ISR_MASK;
 8003e60:	4b0f      	ldr	r3, [pc, #60]	; (8003ea0 <Vector24C+0x4c>)
 8003e62:	681b      	ldr	r3, [r3, #0]
 8003e64:	0a1b      	lsrs	r3, r3, #8
 8003e66:	f003 030e 	and.w	r3, r3, #14
 8003e6a:	607b      	str	r3, [r7, #4]
  BDMA->IFCR = flags << 8U;
 8003e6c:	4a0c      	ldr	r2, [pc, #48]	; (8003ea0 <Vector24C+0x4c>)
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	021b      	lsls	r3, r3, #8
 8003e72:	6053      	str	r3, [r2, #4]
  if (bdma.streams[2].func)
 8003e74:	4b0b      	ldr	r3, [pc, #44]	; (8003ea4 <Vector24C+0x50>)
 8003e76:	695b      	ldr	r3, [r3, #20]
 8003e78:	2b00      	cmp	r3, #0
 8003e7a:	d006      	beq.n	8003e8a <Vector24C+0x36>
    bdma.streams[2].func(bdma.streams[2].param, flags);
 8003e7c:	4b09      	ldr	r3, [pc, #36]	; (8003ea4 <Vector24C+0x50>)
 8003e7e:	695b      	ldr	r3, [r3, #20]
 8003e80:	4a08      	ldr	r2, [pc, #32]	; (8003ea4 <Vector24C+0x50>)
 8003e82:	6992      	ldr	r2, [r2, #24]
 8003e84:	6879      	ldr	r1, [r7, #4]
 8003e86:	4610      	mov	r0, r2
 8003e88:	4798      	blx	r3

  OSAL_IRQ_EPILOGUE();
 8003e8a:	4804      	ldr	r0, [pc, #16]	; (8003e9c <Vector24C+0x48>)
 8003e8c:	f003 ff0e 	bl	8007cac <__trace_isr_leave>
 8003e90:	f005 fa38 	bl	8009304 <__port_irq_epilogue>
}
 8003e94:	bf00      	nop
 8003e96:	3708      	adds	r7, #8
 8003e98:	46bd      	mov	sp, r7
 8003e9a:	bd80      	pop	{r7, pc}
 8003e9c:	0800ffc4 	.word	0x0800ffc4
 8003ea0:	58025400 	.word	0x58025400
 8003ea4:	24000728 	.word	0x24000728

08003ea8 <Vector250>:
/**
 * @brief   BDMA1 stream 3 shared ISR.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_BDMA1_CH3_HANDLER) {
 8003ea8:	b580      	push	{r7, lr}
 8003eaa:	b082      	sub	sp, #8
 8003eac:	af00      	add	r7, sp, #0
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 8003eae:	4810      	ldr	r0, [pc, #64]	; (8003ef0 <Vector250+0x48>)
 8003eb0:	f003 fec2 	bl	8007c38 <__trace_isr_enter>

  flags = (BDMA->ISR >> 12U) & STM32_BDMA_ISR_MASK;
 8003eb4:	4b0f      	ldr	r3, [pc, #60]	; (8003ef4 <Vector250+0x4c>)
 8003eb6:	681b      	ldr	r3, [r3, #0]
 8003eb8:	0b1b      	lsrs	r3, r3, #12
 8003eba:	f003 030e 	and.w	r3, r3, #14
 8003ebe:	607b      	str	r3, [r7, #4]
  BDMA->IFCR = flags << 12U;
 8003ec0:	4a0c      	ldr	r2, [pc, #48]	; (8003ef4 <Vector250+0x4c>)
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	031b      	lsls	r3, r3, #12
 8003ec6:	6053      	str	r3, [r2, #4]
  if (bdma.streams[3].func)
 8003ec8:	4b0b      	ldr	r3, [pc, #44]	; (8003ef8 <Vector250+0x50>)
 8003eca:	69db      	ldr	r3, [r3, #28]
 8003ecc:	2b00      	cmp	r3, #0
 8003ece:	d006      	beq.n	8003ede <Vector250+0x36>
    bdma.streams[3].func(bdma.streams[3].param, flags);
 8003ed0:	4b09      	ldr	r3, [pc, #36]	; (8003ef8 <Vector250+0x50>)
 8003ed2:	69db      	ldr	r3, [r3, #28]
 8003ed4:	4a08      	ldr	r2, [pc, #32]	; (8003ef8 <Vector250+0x50>)
 8003ed6:	6a12      	ldr	r2, [r2, #32]
 8003ed8:	6879      	ldr	r1, [r7, #4]
 8003eda:	4610      	mov	r0, r2
 8003edc:	4798      	blx	r3

  OSAL_IRQ_EPILOGUE();
 8003ede:	4804      	ldr	r0, [pc, #16]	; (8003ef0 <Vector250+0x48>)
 8003ee0:	f003 fee4 	bl	8007cac <__trace_isr_leave>
 8003ee4:	f005 fa0e 	bl	8009304 <__port_irq_epilogue>
}
 8003ee8:	bf00      	nop
 8003eea:	3708      	adds	r7, #8
 8003eec:	46bd      	mov	sp, r7
 8003eee:	bd80      	pop	{r7, pc}
 8003ef0:	0800ffd0 	.word	0x0800ffd0
 8003ef4:	58025400 	.word	0x58025400
 8003ef8:	24000728 	.word	0x24000728

08003efc <Vector254>:
/**
 * @brief   BDMA1 stream 4 shared ISR.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_BDMA1_CH4_HANDLER) {
 8003efc:	b580      	push	{r7, lr}
 8003efe:	b082      	sub	sp, #8
 8003f00:	af00      	add	r7, sp, #0
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 8003f02:	4810      	ldr	r0, [pc, #64]	; (8003f44 <Vector254+0x48>)
 8003f04:	f003 fe98 	bl	8007c38 <__trace_isr_enter>

  flags = (BDMA->ISR >> 16U) & STM32_BDMA_ISR_MASK;
 8003f08:	4b0f      	ldr	r3, [pc, #60]	; (8003f48 <Vector254+0x4c>)
 8003f0a:	681b      	ldr	r3, [r3, #0]
 8003f0c:	0c1b      	lsrs	r3, r3, #16
 8003f0e:	f003 030e 	and.w	r3, r3, #14
 8003f12:	607b      	str	r3, [r7, #4]
  BDMA->IFCR = flags << 16U;
 8003f14:	4a0c      	ldr	r2, [pc, #48]	; (8003f48 <Vector254+0x4c>)
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	041b      	lsls	r3, r3, #16
 8003f1a:	6053      	str	r3, [r2, #4]
  if (bdma.streams[4].func)
 8003f1c:	4b0b      	ldr	r3, [pc, #44]	; (8003f4c <Vector254+0x50>)
 8003f1e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f20:	2b00      	cmp	r3, #0
 8003f22:	d006      	beq.n	8003f32 <Vector254+0x36>
    bdma.streams[4].func(bdma.streams[4].param, flags);
 8003f24:	4b09      	ldr	r3, [pc, #36]	; (8003f4c <Vector254+0x50>)
 8003f26:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f28:	4a08      	ldr	r2, [pc, #32]	; (8003f4c <Vector254+0x50>)
 8003f2a:	6a92      	ldr	r2, [r2, #40]	; 0x28
 8003f2c:	6879      	ldr	r1, [r7, #4]
 8003f2e:	4610      	mov	r0, r2
 8003f30:	4798      	blx	r3

  OSAL_IRQ_EPILOGUE();
 8003f32:	4804      	ldr	r0, [pc, #16]	; (8003f44 <Vector254+0x48>)
 8003f34:	f003 feba 	bl	8007cac <__trace_isr_leave>
 8003f38:	f005 f9e4 	bl	8009304 <__port_irq_epilogue>
}
 8003f3c:	bf00      	nop
 8003f3e:	3708      	adds	r7, #8
 8003f40:	46bd      	mov	sp, r7
 8003f42:	bd80      	pop	{r7, pc}
 8003f44:	0800ffdc 	.word	0x0800ffdc
 8003f48:	58025400 	.word	0x58025400
 8003f4c:	24000728 	.word	0x24000728

08003f50 <Vector258>:
/**
 * @brief   BDMA1 stream 5 shared ISR.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_BDMA1_CH5_HANDLER) {
 8003f50:	b580      	push	{r7, lr}
 8003f52:	b082      	sub	sp, #8
 8003f54:	af00      	add	r7, sp, #0
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 8003f56:	4810      	ldr	r0, [pc, #64]	; (8003f98 <Vector258+0x48>)
 8003f58:	f003 fe6e 	bl	8007c38 <__trace_isr_enter>

  flags = (BDMA->ISR >> 20U) & STM32_BDMA_ISR_MASK;
 8003f5c:	4b0f      	ldr	r3, [pc, #60]	; (8003f9c <Vector258+0x4c>)
 8003f5e:	681b      	ldr	r3, [r3, #0]
 8003f60:	0d1b      	lsrs	r3, r3, #20
 8003f62:	f003 030e 	and.w	r3, r3, #14
 8003f66:	607b      	str	r3, [r7, #4]
  BDMA->IFCR = flags << 20U;
 8003f68:	4a0c      	ldr	r2, [pc, #48]	; (8003f9c <Vector258+0x4c>)
 8003f6a:	687b      	ldr	r3, [r7, #4]
 8003f6c:	051b      	lsls	r3, r3, #20
 8003f6e:	6053      	str	r3, [r2, #4]
  if (bdma.streams[5].func)
 8003f70:	4b0b      	ldr	r3, [pc, #44]	; (8003fa0 <Vector258+0x50>)
 8003f72:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003f74:	2b00      	cmp	r3, #0
 8003f76:	d006      	beq.n	8003f86 <Vector258+0x36>
    bdma.streams[5].func(bdma.streams[5].param, flags);
 8003f78:	4b09      	ldr	r3, [pc, #36]	; (8003fa0 <Vector258+0x50>)
 8003f7a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003f7c:	4a08      	ldr	r2, [pc, #32]	; (8003fa0 <Vector258+0x50>)
 8003f7e:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8003f80:	6879      	ldr	r1, [r7, #4]
 8003f82:	4610      	mov	r0, r2
 8003f84:	4798      	blx	r3

  OSAL_IRQ_EPILOGUE();
 8003f86:	4804      	ldr	r0, [pc, #16]	; (8003f98 <Vector258+0x48>)
 8003f88:	f003 fe90 	bl	8007cac <__trace_isr_leave>
 8003f8c:	f005 f9ba 	bl	8009304 <__port_irq_epilogue>
}
 8003f90:	bf00      	nop
 8003f92:	3708      	adds	r7, #8
 8003f94:	46bd      	mov	sp, r7
 8003f96:	bd80      	pop	{r7, pc}
 8003f98:	0800ffe8 	.word	0x0800ffe8
 8003f9c:	58025400 	.word	0x58025400
 8003fa0:	24000728 	.word	0x24000728

08003fa4 <Vector25C>:
/**
 * @brief   BDMA1 stream 6 shared ISR.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_BDMA1_CH6_HANDLER) {
 8003fa4:	b580      	push	{r7, lr}
 8003fa6:	b082      	sub	sp, #8
 8003fa8:	af00      	add	r7, sp, #0
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 8003faa:	4810      	ldr	r0, [pc, #64]	; (8003fec <Vector25C+0x48>)
 8003fac:	f003 fe44 	bl	8007c38 <__trace_isr_enter>

  flags = (BDMA->ISR >> 24U) & STM32_BDMA_ISR_MASK;
 8003fb0:	4b0f      	ldr	r3, [pc, #60]	; (8003ff0 <Vector25C+0x4c>)
 8003fb2:	681b      	ldr	r3, [r3, #0]
 8003fb4:	0e1b      	lsrs	r3, r3, #24
 8003fb6:	f003 030e 	and.w	r3, r3, #14
 8003fba:	607b      	str	r3, [r7, #4]
  BDMA->IFCR = flags << 24U;
 8003fbc:	4a0c      	ldr	r2, [pc, #48]	; (8003ff0 <Vector25C+0x4c>)
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	061b      	lsls	r3, r3, #24
 8003fc2:	6053      	str	r3, [r2, #4]
  if (bdma.streams[6].func)
 8003fc4:	4b0b      	ldr	r3, [pc, #44]	; (8003ff4 <Vector25C+0x50>)
 8003fc6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003fc8:	2b00      	cmp	r3, #0
 8003fca:	d006      	beq.n	8003fda <Vector25C+0x36>
    bdma.streams[6].func(bdma.streams[6].param, flags);
 8003fcc:	4b09      	ldr	r3, [pc, #36]	; (8003ff4 <Vector25C+0x50>)
 8003fce:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003fd0:	4a08      	ldr	r2, [pc, #32]	; (8003ff4 <Vector25C+0x50>)
 8003fd2:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8003fd4:	6879      	ldr	r1, [r7, #4]
 8003fd6:	4610      	mov	r0, r2
 8003fd8:	4798      	blx	r3

  OSAL_IRQ_EPILOGUE();
 8003fda:	4804      	ldr	r0, [pc, #16]	; (8003fec <Vector25C+0x48>)
 8003fdc:	f003 fe66 	bl	8007cac <__trace_isr_leave>
 8003fe0:	f005 f990 	bl	8009304 <__port_irq_epilogue>
}
 8003fe4:	bf00      	nop
 8003fe6:	3708      	adds	r7, #8
 8003fe8:	46bd      	mov	sp, r7
 8003fea:	bd80      	pop	{r7, pc}
 8003fec:	0800fff4 	.word	0x0800fff4
 8003ff0:	58025400 	.word	0x58025400
 8003ff4:	24000728 	.word	0x24000728

08003ff8 <Vector260>:
/**
 * @brief   BDMA1 stream 7 shared ISR.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_BDMA1_CH7_HANDLER) {
 8003ff8:	b580      	push	{r7, lr}
 8003ffa:	b082      	sub	sp, #8
 8003ffc:	af00      	add	r7, sp, #0
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 8003ffe:	4810      	ldr	r0, [pc, #64]	; (8004040 <Vector260+0x48>)
 8004000:	f003 fe1a 	bl	8007c38 <__trace_isr_enter>

  flags = (BDMA->ISR >> 28U) & STM32_BDMA_ISR_MASK;
 8004004:	4b0f      	ldr	r3, [pc, #60]	; (8004044 <Vector260+0x4c>)
 8004006:	681b      	ldr	r3, [r3, #0]
 8004008:	0f1b      	lsrs	r3, r3, #28
 800400a:	f003 030e 	and.w	r3, r3, #14
 800400e:	607b      	str	r3, [r7, #4]
  BDMA->IFCR = flags << 28U;
 8004010:	4a0c      	ldr	r2, [pc, #48]	; (8004044 <Vector260+0x4c>)
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	071b      	lsls	r3, r3, #28
 8004016:	6053      	str	r3, [r2, #4]
  if (bdma.streams[7].func)
 8004018:	4b0b      	ldr	r3, [pc, #44]	; (8004048 <Vector260+0x50>)
 800401a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800401c:	2b00      	cmp	r3, #0
 800401e:	d006      	beq.n	800402e <Vector260+0x36>
    bdma.streams[7].func(bdma.streams[7].param, flags);
 8004020:	4b09      	ldr	r3, [pc, #36]	; (8004048 <Vector260+0x50>)
 8004022:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004024:	4a08      	ldr	r2, [pc, #32]	; (8004048 <Vector260+0x50>)
 8004026:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8004028:	6879      	ldr	r1, [r7, #4]
 800402a:	4610      	mov	r0, r2
 800402c:	4798      	blx	r3

  OSAL_IRQ_EPILOGUE();
 800402e:	4804      	ldr	r0, [pc, #16]	; (8004040 <Vector260+0x48>)
 8004030:	f003 fe3c 	bl	8007cac <__trace_isr_leave>
 8004034:	f005 f966 	bl	8009304 <__port_irq_epilogue>
}
 8004038:	bf00      	nop
 800403a:	3708      	adds	r7, #8
 800403c:	46bd      	mov	sp, r7
 800403e:	bd80      	pop	{r7, pc}
 8004040:	08010000 	.word	0x08010000
 8004044:	58025400 	.word	0x58025400
 8004048:	24000728 	.word	0x24000728

0800404c <bdmaInit>:
/**
 * @brief   STM32 BDMA helper initialization.
 *
 * @init
 */
void bdmaInit(void) {
 800404c:	b480      	push	{r7}
 800404e:	b083      	sub	sp, #12
 8004050:	af00      	add	r7, sp, #0
  unsigned i;

  bdma.allocated_mask = 0U;
 8004052:	4b16      	ldr	r3, [pc, #88]	; (80040ac <bdmaInit+0x60>)
 8004054:	2200      	movs	r2, #0
 8004056:	601a      	str	r2, [r3, #0]
  for (i = 0; i < STM32_BDMA_STREAMS; i++) {
 8004058:	2300      	movs	r3, #0
 800405a:	607b      	str	r3, [r7, #4]
 800405c:	e019      	b.n	8004092 <bdmaInit+0x46>
    _stm32_bdma_streams[i].channel->CCR = 0U;
 800405e:	4914      	ldr	r1, [pc, #80]	; (80040b0 <bdmaInit+0x64>)
 8004060:	687a      	ldr	r2, [r7, #4]
 8004062:	4613      	mov	r3, r2
 8004064:	009b      	lsls	r3, r3, #2
 8004066:	4413      	add	r3, r2
 8004068:	009b      	lsls	r3, r3, #2
 800406a:	440b      	add	r3, r1
 800406c:	3304      	adds	r3, #4
 800406e:	681b      	ldr	r3, [r3, #0]
 8004070:	2200      	movs	r2, #0
 8004072:	601a      	str	r2, [r3, #0]
    bdma.streams[i].func  = NULL;
 8004074:	4a0d      	ldr	r2, [pc, #52]	; (80040ac <bdmaInit+0x60>)
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	00db      	lsls	r3, r3, #3
 800407a:	4413      	add	r3, r2
 800407c:	2200      	movs	r2, #0
 800407e:	605a      	str	r2, [r3, #4]
    bdma.streams[i].param = NULL;
 8004080:	4a0a      	ldr	r2, [pc, #40]	; (80040ac <bdmaInit+0x60>)
 8004082:	687b      	ldr	r3, [r7, #4]
 8004084:	00db      	lsls	r3, r3, #3
 8004086:	4413      	add	r3, r2
 8004088:	2200      	movs	r2, #0
 800408a:	609a      	str	r2, [r3, #8]
  for (i = 0; i < STM32_BDMA_STREAMS; i++) {
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	3301      	adds	r3, #1
 8004090:	607b      	str	r3, [r7, #4]
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	2b07      	cmp	r3, #7
 8004096:	d9e2      	bls.n	800405e <bdmaInit+0x12>
  }
  BDMA->IFCR = 0xFFFFFFFFU;
 8004098:	4b06      	ldr	r3, [pc, #24]	; (80040b4 <bdmaInit+0x68>)
 800409a:	f04f 32ff 	mov.w	r2, #4294967295
 800409e:	605a      	str	r2, [r3, #4]
}
 80040a0:	bf00      	nop
 80040a2:	370c      	adds	r7, #12
 80040a4:	46bd      	mov	sp, r7
 80040a6:	bc80      	pop	{r7}
 80040a8:	4770      	bx	lr
 80040aa:	bf00      	nop
 80040ac:	24000728 	.word	0x24000728
 80040b0:	0800ff0c 	.word	0x0800ff0c
 80040b4:	58025400 	.word	0x58025400

080040b8 <bdmaStreamAllocI>:
 * @iclass
 */
const stm32_bdma_stream_t *bdmaStreamAllocI(uint32_t id,
                                            uint32_t priority,
                                            stm32_bdmaisr_t func,
                                            void *param) {
 80040b8:	b580      	push	{r7, lr}
 80040ba:	b08a      	sub	sp, #40	; 0x28
 80040bc:	af00      	add	r7, sp, #0
 80040be:	60f8      	str	r0, [r7, #12]
 80040c0:	60b9      	str	r1, [r7, #8]
 80040c2:	607a      	str	r2, [r7, #4]
 80040c4:	603b      	str	r3, [r7, #0]
  uint32_t i, startid, endid;

  osalDbgCheckClassI();

  if (id < STM32_BDMA_STREAMS) {
 80040c6:	68fb      	ldr	r3, [r7, #12]
 80040c8:	2b07      	cmp	r3, #7
 80040ca:	d804      	bhi.n	80040d6 <bdmaStreamAllocI+0x1e>
    startid = id;
 80040cc:	68fb      	ldr	r3, [r7, #12]
 80040ce:	623b      	str	r3, [r7, #32]
    endid   = id;
 80040d0:	68fb      	ldr	r3, [r7, #12]
 80040d2:	61fb      	str	r3, [r7, #28]
 80040d4:	e009      	b.n	80040ea <bdmaStreamAllocI+0x32>
  }
  else if (id == STM32_BDMA_STREAM_ID_ANY) {
 80040d6:	68fb      	ldr	r3, [r7, #12]
 80040d8:	2b08      	cmp	r3, #8
 80040da:	d104      	bne.n	80040e6 <bdmaStreamAllocI+0x2e>
    startid = 0U;
 80040dc:	2300      	movs	r3, #0
 80040de:	623b      	str	r3, [r7, #32]
    endid   = STM32_BDMA_STREAMS - 1U;
 80040e0:	2307      	movs	r3, #7
 80040e2:	61fb      	str	r3, [r7, #28]
 80040e4:	e001      	b.n	80040ea <bdmaStreamAllocI+0x32>
  }
  else {
    osalDbgCheck(false);
    return NULL;
 80040e6:	2300      	movs	r3, #0
 80040e8:	e057      	b.n	800419a <bdmaStreamAllocI+0xe2>
  }

  for (i = startid; i <= endid; i++) {
 80040ea:	6a3b      	ldr	r3, [r7, #32]
 80040ec:	627b      	str	r3, [r7, #36]	; 0x24
 80040ee:	e04f      	b.n	8004190 <bdmaStreamAllocI+0xd8>
    uint32_t mask = (1U << i);
 80040f0:	2201      	movs	r2, #1
 80040f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80040f4:	fa02 f303 	lsl.w	r3, r2, r3
 80040f8:	61bb      	str	r3, [r7, #24]
    if ((bdma.allocated_mask & mask) == 0U) {
 80040fa:	4b2a      	ldr	r3, [pc, #168]	; (80041a4 <bdmaStreamAllocI+0xec>)
 80040fc:	681a      	ldr	r2, [r3, #0]
 80040fe:	69bb      	ldr	r3, [r7, #24]
 8004100:	4013      	ands	r3, r2
 8004102:	2b00      	cmp	r3, #0
 8004104:	d141      	bne.n	800418a <bdmaStreamAllocI+0xd2>
      const stm32_bdma_stream_t *stp = STM32_BDMA_STREAM(i);
 8004106:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004108:	4613      	mov	r3, r2
 800410a:	009b      	lsls	r3, r3, #2
 800410c:	4413      	add	r3, r2
 800410e:	009b      	lsls	r3, r3, #2
 8004110:	4a25      	ldr	r2, [pc, #148]	; (80041a8 <bdmaStreamAllocI+0xf0>)
 8004112:	4413      	add	r3, r2
 8004114:	617b      	str	r3, [r7, #20]

      /* Installs the DMA handler.*/
      bdma.streams[i].func  = func;
 8004116:	4a23      	ldr	r2, [pc, #140]	; (80041a4 <bdmaStreamAllocI+0xec>)
 8004118:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800411a:	00db      	lsls	r3, r3, #3
 800411c:	4413      	add	r3, r2
 800411e:	687a      	ldr	r2, [r7, #4]
 8004120:	605a      	str	r2, [r3, #4]
      bdma.streams[i].param = param;
 8004122:	4a20      	ldr	r2, [pc, #128]	; (80041a4 <bdmaStreamAllocI+0xec>)
 8004124:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004126:	00db      	lsls	r3, r3, #3
 8004128:	4413      	add	r3, r2
 800412a:	683a      	ldr	r2, [r7, #0]
 800412c:	609a      	str	r2, [r3, #8]
      bdma.allocated_mask  |= mask;
 800412e:	4b1d      	ldr	r3, [pc, #116]	; (80041a4 <bdmaStreamAllocI+0xec>)
 8004130:	681a      	ldr	r2, [r3, #0]
 8004132:	69bb      	ldr	r3, [r7, #24]
 8004134:	4313      	orrs	r3, r2
 8004136:	4a1b      	ldr	r2, [pc, #108]	; (80041a4 <bdmaStreamAllocI+0xec>)
 8004138:	6013      	str	r3, [r2, #0]

      /* Enabling DMA clocks required by the current streams set.*/
      if ((STM32_BDMA_STREAMS_MASK & mask) != 0U) {
 800413a:	69bb      	ldr	r3, [r7, #24]
 800413c:	b2db      	uxtb	r3, r3
 800413e:	2b00      	cmp	r3, #0
 8004140:	d004      	beq.n	800414c <bdmaStreamAllocI+0x94>
        rccEnableBDMA1(true);
 8004142:	2101      	movs	r1, #1
 8004144:	f44f 1000 	mov.w	r0, #2097152	; 0x200000
 8004148:	f7ff fde4 	bl	8003d14 <rccEnableAHB4>
      }
#endif

      /* Enables the associated IRQ vector if not already enabled and if a
         callback is defined.*/
      if (func != NULL) {
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	2b00      	cmp	r3, #0
 8004150:	d005      	beq.n	800415e <bdmaStreamAllocI+0xa6>
        nvicEnableVector(stp->vector, priority);
 8004152:	697b      	ldr	r3, [r7, #20]
 8004154:	7c5b      	ldrb	r3, [r3, #17]
 8004156:	68b9      	ldr	r1, [r7, #8]
 8004158:	4618      	mov	r0, r3
 800415a:	f7fe fbb7 	bl	80028cc <nvicEnableVector>
      }

      /* Putting the stream in a known state.*/
      bdmaStreamDisable(stp);
 800415e:	697b      	ldr	r3, [r7, #20]
 8004160:	685b      	ldr	r3, [r3, #4]
 8004162:	681a      	ldr	r2, [r3, #0]
 8004164:	697b      	ldr	r3, [r7, #20]
 8004166:	685b      	ldr	r3, [r3, #4]
 8004168:	f022 020f 	bic.w	r2, r2, #15
 800416c:	601a      	str	r2, [r3, #0]
 800416e:	697b      	ldr	r3, [r7, #20]
 8004170:	7a1b      	ldrb	r3, [r3, #8]
 8004172:	4619      	mov	r1, r3
 8004174:	697b      	ldr	r3, [r7, #20]
 8004176:	681b      	ldr	r3, [r3, #0]
 8004178:	220e      	movs	r2, #14
 800417a:	408a      	lsls	r2, r1
 800417c:	605a      	str	r2, [r3, #4]
      stp->channel->CCR = STM32_BDMA_CR_RESET_VALUE;
 800417e:	697b      	ldr	r3, [r7, #20]
 8004180:	685b      	ldr	r3, [r3, #4]
 8004182:	2200      	movs	r2, #0
 8004184:	601a      	str	r2, [r3, #0]

      return stp;
 8004186:	697b      	ldr	r3, [r7, #20]
 8004188:	e007      	b.n	800419a <bdmaStreamAllocI+0xe2>
  for (i = startid; i <= endid; i++) {
 800418a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800418c:	3301      	adds	r3, #1
 800418e:	627b      	str	r3, [r7, #36]	; 0x24
 8004190:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004192:	69fb      	ldr	r3, [r7, #28]
 8004194:	429a      	cmp	r2, r3
 8004196:	d9ab      	bls.n	80040f0 <bdmaStreamAllocI+0x38>
    }
  }

  return NULL;
 8004198:	2300      	movs	r3, #0
}
 800419a:	4618      	mov	r0, r3
 800419c:	3728      	adds	r7, #40	; 0x28
 800419e:	46bd      	mov	sp, r7
 80041a0:	bd80      	pop	{r7, pc}
 80041a2:	bf00      	nop
 80041a4:	24000728 	.word	0x24000728
 80041a8:	0800ff0c 	.word	0x0800ff0c

080041ac <bdmaStreamFreeI>:
 *
 * @param[in] stp       pointer to an @p stm32_bdma_stream_t structure
 *
 * @iclass
 */
void bdmaStreamFreeI(const stm32_bdma_stream_t *stp) {
 80041ac:	b580      	push	{r7, lr}
 80041ae:	b082      	sub	sp, #8
 80041b0:	af00      	add	r7, sp, #0
 80041b2:	6078      	str	r0, [r7, #4]
  /* Check if the streams is not taken.*/
  osalDbgAssert((bdma.allocated_mask & (1U << stp->selfindex)) != 0U,
                "not allocated");

  /* Disables the associated IRQ vector.*/
  nvicDisableVector(stp->vector);
 80041b4:	687b      	ldr	r3, [r7, #4]
 80041b6:	7c5b      	ldrb	r3, [r3, #17]
 80041b8:	4618      	mov	r0, r3
 80041ba:	f7fe fbb5 	bl	8002928 <nvicDisableVector>

  /* Marks the stream as not allocated.*/
  bdma.allocated_mask &= ~(1U << stp->selfindex);
 80041be:	4b13      	ldr	r3, [pc, #76]	; (800420c <bdmaStreamFreeI+0x60>)
 80041c0:	681a      	ldr	r2, [r3, #0]
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	7c1b      	ldrb	r3, [r3, #16]
 80041c6:	4619      	mov	r1, r3
 80041c8:	2301      	movs	r3, #1
 80041ca:	408b      	lsls	r3, r1
 80041cc:	43db      	mvns	r3, r3
 80041ce:	4013      	ands	r3, r2
 80041d0:	4a0e      	ldr	r2, [pc, #56]	; (800420c <bdmaStreamFreeI+0x60>)
 80041d2:	6013      	str	r3, [r2, #0]

  /* Clearing associated handler and parameter.*/
  bdma.streams[stp->selfindex].func  = NULL;
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	7c1b      	ldrb	r3, [r3, #16]
 80041d8:	4a0c      	ldr	r2, [pc, #48]	; (800420c <bdmaStreamFreeI+0x60>)
 80041da:	00db      	lsls	r3, r3, #3
 80041dc:	4413      	add	r3, r2
 80041de:	2200      	movs	r2, #0
 80041e0:	605a      	str	r2, [r3, #4]
  bdma.streams[stp->selfindex].param = NULL;
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	7c1b      	ldrb	r3, [r3, #16]
 80041e6:	4a09      	ldr	r2, [pc, #36]	; (800420c <bdmaStreamFreeI+0x60>)
 80041e8:	00db      	lsls	r3, r3, #3
 80041ea:	4413      	add	r3, r2
 80041ec:	2200      	movs	r2, #0
 80041ee:	609a      	str	r2, [r3, #8]

  /* Shutting down clocks that are no more required, if any.*/
  if ((bdma.allocated_mask & STM32_BDMA_STREAMS_MASK) == 0U) {
 80041f0:	4b06      	ldr	r3, [pc, #24]	; (800420c <bdmaStreamFreeI+0x60>)
 80041f2:	681b      	ldr	r3, [r3, #0]
 80041f4:	b2db      	uxtb	r3, r3
 80041f6:	2b00      	cmp	r3, #0
 80041f8:	d103      	bne.n	8004202 <bdmaStreamFreeI+0x56>
    rccDisableBDMA1();
 80041fa:	f44f 1000 	mov.w	r0, #2097152	; 0x200000
 80041fe:	f7ff fdb7 	bl	8003d70 <rccDisableAHB4>
  }
}
 8004202:	bf00      	nop
 8004204:	3708      	adds	r7, #8
 8004206:	46bd      	mov	sp, r7
 8004208:	bd80      	pop	{r7, pc}
 800420a:	bf00      	nop
 800420c:	24000728 	.word	0x24000728

08004210 <bdmaSetRequestSource>:
 * @param[in] stp       pointer to a @p stm32_bdma_stream_t structure
 * @param[in] per       peripheral identifier
 *
 * @special
 */
void bdmaSetRequestSource(const stm32_bdma_stream_t *stp, uint32_t per) {
 8004210:	b480      	push	{r7}
 8004212:	b083      	sub	sp, #12
 8004214:	af00      	add	r7, sp, #0
 8004216:	6078      	str	r0, [r7, #4]
 8004218:	6039      	str	r1, [r7, #0]

  osalDbgCheck(per < 256U);

  stp->mux->CCR = per;
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	68db      	ldr	r3, [r3, #12]
 800421e:	683a      	ldr	r2, [r7, #0]
 8004220:	601a      	str	r2, [r3, #0]
}
 8004222:	bf00      	nop
 8004224:	370c      	adds	r7, #12
 8004226:	46bd      	mov	sp, r7
 8004228:	bc80      	pop	{r7}
 800422a:	4770      	bx	lr

0800422c <rccEnableAHB1>:
__STATIC_INLINE void rccEnableAHB1(uint32_t mask, bool lp) {
 800422c:	b480      	push	{r7}
 800422e:	b083      	sub	sp, #12
 8004230:	af00      	add	r7, sp, #0
 8004232:	6078      	str	r0, [r7, #4]
 8004234:	460b      	mov	r3, r1
 8004236:	70fb      	strb	r3, [r7, #3]
  RCC_C1->AHB1ENR |= mask;
 8004238:	4b12      	ldr	r3, [pc, #72]	; (8004284 <rccEnableAHB1+0x58>)
 800423a:	f8d3 20d8 	ldr.w	r2, [r3, #216]	; 0xd8
 800423e:	4911      	ldr	r1, [pc, #68]	; (8004284 <rccEnableAHB1+0x58>)
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	4313      	orrs	r3, r2
 8004244:	f8c1 30d8 	str.w	r3, [r1, #216]	; 0xd8
  if (lp) {
 8004248:	78fb      	ldrb	r3, [r7, #3]
 800424a:	2b00      	cmp	r3, #0
 800424c:	d008      	beq.n	8004260 <rccEnableAHB1+0x34>
    RCC_C1->AHB1LPENR |= mask;
 800424e:	4b0d      	ldr	r3, [pc, #52]	; (8004284 <rccEnableAHB1+0x58>)
 8004250:	f8d3 2100 	ldr.w	r2, [r3, #256]	; 0x100
 8004254:	490b      	ldr	r1, [pc, #44]	; (8004284 <rccEnableAHB1+0x58>)
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	4313      	orrs	r3, r2
 800425a:	f8c1 3100 	str.w	r3, [r1, #256]	; 0x100
 800425e:	e008      	b.n	8004272 <rccEnableAHB1+0x46>
    RCC_C1->AHB1LPENR &= ~mask;
 8004260:	4b08      	ldr	r3, [pc, #32]	; (8004284 <rccEnableAHB1+0x58>)
 8004262:	f8d3 2100 	ldr.w	r2, [r3, #256]	; 0x100
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	43db      	mvns	r3, r3
 800426a:	4906      	ldr	r1, [pc, #24]	; (8004284 <rccEnableAHB1+0x58>)
 800426c:	4013      	ands	r3, r2
 800426e:	f8c1 3100 	str.w	r3, [r1, #256]	; 0x100
  (void)RCC_C1->AHB1LPENR;
 8004272:	4b04      	ldr	r3, [pc, #16]	; (8004284 <rccEnableAHB1+0x58>)
 8004274:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
}
 8004278:	bf00      	nop
 800427a:	370c      	adds	r7, #12
 800427c:	46bd      	mov	sp, r7
 800427e:	bc80      	pop	{r7}
 8004280:	4770      	bx	lr
 8004282:	bf00      	nop
 8004284:	58024400 	.word	0x58024400

08004288 <rccDisableAHB1>:
__STATIC_INLINE void rccDisableAHB1(uint32_t mask) {
 8004288:	b480      	push	{r7}
 800428a:	b083      	sub	sp, #12
 800428c:	af00      	add	r7, sp, #0
 800428e:	6078      	str	r0, [r7, #4]
  RCC_C1->AHB1ENR &= ~mask;
 8004290:	4b0c      	ldr	r3, [pc, #48]	; (80042c4 <rccDisableAHB1+0x3c>)
 8004292:	f8d3 20d8 	ldr.w	r2, [r3, #216]	; 0xd8
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	43db      	mvns	r3, r3
 800429a:	490a      	ldr	r1, [pc, #40]	; (80042c4 <rccDisableAHB1+0x3c>)
 800429c:	4013      	ands	r3, r2
 800429e:	f8c1 30d8 	str.w	r3, [r1, #216]	; 0xd8
  RCC_C1->AHB1LPENR &= ~mask;
 80042a2:	4b08      	ldr	r3, [pc, #32]	; (80042c4 <rccDisableAHB1+0x3c>)
 80042a4:	f8d3 2100 	ldr.w	r2, [r3, #256]	; 0x100
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	43db      	mvns	r3, r3
 80042ac:	4905      	ldr	r1, [pc, #20]	; (80042c4 <rccDisableAHB1+0x3c>)
 80042ae:	4013      	ands	r3, r2
 80042b0:	f8c1 3100 	str.w	r3, [r1, #256]	; 0x100
  (void)RCC_C1->AHB1LPENR;
 80042b4:	4b03      	ldr	r3, [pc, #12]	; (80042c4 <rccDisableAHB1+0x3c>)
 80042b6:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
}
 80042ba:	bf00      	nop
 80042bc:	370c      	adds	r7, #12
 80042be:	46bd      	mov	sp, r7
 80042c0:	bc80      	pop	{r7}
 80042c2:	4770      	bx	lr
 80042c4:	58024400 	.word	0x58024400

080042c8 <Vector6C>:
/**
 * @brief   DMA1 stream 0 shared interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_DMA1_CH0_HANDLER) {
 80042c8:	b580      	push	{r7, lr}
 80042ca:	b082      	sub	sp, #8
 80042cc:	af00      	add	r7, sp, #0
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 80042ce:	480f      	ldr	r0, [pc, #60]	; (800430c <Vector6C+0x44>)
 80042d0:	f003 fcb2 	bl	8007c38 <__trace_isr_enter>

  flags = (DMA1->LISR >> 0U) & STM32_DMA_ISR_MASK;
 80042d4:	4b0e      	ldr	r3, [pc, #56]	; (8004310 <Vector6C+0x48>)
 80042d6:	681b      	ldr	r3, [r3, #0]
 80042d8:	f003 033d 	and.w	r3, r3, #61	; 0x3d
 80042dc:	607b      	str	r3, [r7, #4]
  DMA1->LIFCR = flags << 0U;
 80042de:	4a0c      	ldr	r2, [pc, #48]	; (8004310 <Vector6C+0x48>)
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	6093      	str	r3, [r2, #8]
  if (dma.streams[0].func)
 80042e4:	4b0b      	ldr	r3, [pc, #44]	; (8004314 <Vector6C+0x4c>)
 80042e6:	685b      	ldr	r3, [r3, #4]
 80042e8:	2b00      	cmp	r3, #0
 80042ea:	d006      	beq.n	80042fa <Vector6C+0x32>
    dma.streams[0].func(dma.streams[0].param, flags);
 80042ec:	4b09      	ldr	r3, [pc, #36]	; (8004314 <Vector6C+0x4c>)
 80042ee:	685b      	ldr	r3, [r3, #4]
 80042f0:	4a08      	ldr	r2, [pc, #32]	; (8004314 <Vector6C+0x4c>)
 80042f2:	6892      	ldr	r2, [r2, #8]
 80042f4:	6879      	ldr	r1, [r7, #4]
 80042f6:	4610      	mov	r0, r2
 80042f8:	4798      	blx	r3

  OSAL_IRQ_EPILOGUE();
 80042fa:	4804      	ldr	r0, [pc, #16]	; (800430c <Vector6C+0x44>)
 80042fc:	f003 fcd6 	bl	8007cac <__trace_isr_leave>
 8004300:	f005 f800 	bl	8009304 <__port_irq_epilogue>
}
 8004304:	bf00      	nop
 8004306:	3708      	adds	r7, #8
 8004308:	46bd      	mov	sp, r7
 800430a:	bd80      	pop	{r7, pc}
 800430c:	0801010c 	.word	0x0801010c
 8004310:	40020000 	.word	0x40020000
 8004314:	2400076c 	.word	0x2400076c

08004318 <Vector70>:
/**
 * @brief   DMA1 stream 1 shared interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_DMA1_CH1_HANDLER) {
 8004318:	b580      	push	{r7, lr}
 800431a:	b082      	sub	sp, #8
 800431c:	af00      	add	r7, sp, #0
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 800431e:	4810      	ldr	r0, [pc, #64]	; (8004360 <Vector70+0x48>)
 8004320:	f003 fc8a 	bl	8007c38 <__trace_isr_enter>

  flags = (DMA1->LISR >> 6U) & STM32_DMA_ISR_MASK;
 8004324:	4b0f      	ldr	r3, [pc, #60]	; (8004364 <Vector70+0x4c>)
 8004326:	681b      	ldr	r3, [r3, #0]
 8004328:	099b      	lsrs	r3, r3, #6
 800432a:	f003 033d 	and.w	r3, r3, #61	; 0x3d
 800432e:	607b      	str	r3, [r7, #4]
  DMA1->LIFCR = flags << 6U;
 8004330:	4a0c      	ldr	r2, [pc, #48]	; (8004364 <Vector70+0x4c>)
 8004332:	687b      	ldr	r3, [r7, #4]
 8004334:	019b      	lsls	r3, r3, #6
 8004336:	6093      	str	r3, [r2, #8]
  if (dma.streams[1].func)
 8004338:	4b0b      	ldr	r3, [pc, #44]	; (8004368 <Vector70+0x50>)
 800433a:	68db      	ldr	r3, [r3, #12]
 800433c:	2b00      	cmp	r3, #0
 800433e:	d006      	beq.n	800434e <Vector70+0x36>
    dma.streams[1].func(dma.streams[1].param, flags);
 8004340:	4b09      	ldr	r3, [pc, #36]	; (8004368 <Vector70+0x50>)
 8004342:	68db      	ldr	r3, [r3, #12]
 8004344:	4a08      	ldr	r2, [pc, #32]	; (8004368 <Vector70+0x50>)
 8004346:	6912      	ldr	r2, [r2, #16]
 8004348:	6879      	ldr	r1, [r7, #4]
 800434a:	4610      	mov	r0, r2
 800434c:	4798      	blx	r3

  OSAL_IRQ_EPILOGUE();
 800434e:	4804      	ldr	r0, [pc, #16]	; (8004360 <Vector70+0x48>)
 8004350:	f003 fcac 	bl	8007cac <__trace_isr_leave>
 8004354:	f004 ffd6 	bl	8009304 <__port_irq_epilogue>
}
 8004358:	bf00      	nop
 800435a:	3708      	adds	r7, #8
 800435c:	46bd      	mov	sp, r7
 800435e:	bd80      	pop	{r7, pc}
 8004360:	08010118 	.word	0x08010118
 8004364:	40020000 	.word	0x40020000
 8004368:	2400076c 	.word	0x2400076c

0800436c <Vector74>:
/**
 * @brief   DMA1 stream 2 shared interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_DMA1_CH2_HANDLER) {
 800436c:	b580      	push	{r7, lr}
 800436e:	b082      	sub	sp, #8
 8004370:	af00      	add	r7, sp, #0
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 8004372:	4810      	ldr	r0, [pc, #64]	; (80043b4 <Vector74+0x48>)
 8004374:	f003 fc60 	bl	8007c38 <__trace_isr_enter>

  flags = (DMA1->LISR >> 16U) & STM32_DMA_ISR_MASK;
 8004378:	4b0f      	ldr	r3, [pc, #60]	; (80043b8 <Vector74+0x4c>)
 800437a:	681b      	ldr	r3, [r3, #0]
 800437c:	0c1b      	lsrs	r3, r3, #16
 800437e:	f003 033d 	and.w	r3, r3, #61	; 0x3d
 8004382:	607b      	str	r3, [r7, #4]
  DMA1->LIFCR = flags << 16U;
 8004384:	4a0c      	ldr	r2, [pc, #48]	; (80043b8 <Vector74+0x4c>)
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	041b      	lsls	r3, r3, #16
 800438a:	6093      	str	r3, [r2, #8]
  if (dma.streams[2].func)
 800438c:	4b0b      	ldr	r3, [pc, #44]	; (80043bc <Vector74+0x50>)
 800438e:	695b      	ldr	r3, [r3, #20]
 8004390:	2b00      	cmp	r3, #0
 8004392:	d006      	beq.n	80043a2 <Vector74+0x36>
    dma.streams[2].func(dma.streams[2].param, flags);
 8004394:	4b09      	ldr	r3, [pc, #36]	; (80043bc <Vector74+0x50>)
 8004396:	695b      	ldr	r3, [r3, #20]
 8004398:	4a08      	ldr	r2, [pc, #32]	; (80043bc <Vector74+0x50>)
 800439a:	6992      	ldr	r2, [r2, #24]
 800439c:	6879      	ldr	r1, [r7, #4]
 800439e:	4610      	mov	r0, r2
 80043a0:	4798      	blx	r3

  OSAL_IRQ_EPILOGUE();
 80043a2:	4804      	ldr	r0, [pc, #16]	; (80043b4 <Vector74+0x48>)
 80043a4:	f003 fc82 	bl	8007cac <__trace_isr_leave>
 80043a8:	f004 ffac 	bl	8009304 <__port_irq_epilogue>
}
 80043ac:	bf00      	nop
 80043ae:	3708      	adds	r7, #8
 80043b0:	46bd      	mov	sp, r7
 80043b2:	bd80      	pop	{r7, pc}
 80043b4:	08010124 	.word	0x08010124
 80043b8:	40020000 	.word	0x40020000
 80043bc:	2400076c 	.word	0x2400076c

080043c0 <Vector78>:
/**
 * @brief   DMA1 stream 3 shared interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_DMA1_CH3_HANDLER) {
 80043c0:	b580      	push	{r7, lr}
 80043c2:	b082      	sub	sp, #8
 80043c4:	af00      	add	r7, sp, #0
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 80043c6:	4810      	ldr	r0, [pc, #64]	; (8004408 <Vector78+0x48>)
 80043c8:	f003 fc36 	bl	8007c38 <__trace_isr_enter>

  flags = (DMA1->LISR >> 22U) & STM32_DMA_ISR_MASK;
 80043cc:	4b0f      	ldr	r3, [pc, #60]	; (800440c <Vector78+0x4c>)
 80043ce:	681b      	ldr	r3, [r3, #0]
 80043d0:	0d9b      	lsrs	r3, r3, #22
 80043d2:	f003 033d 	and.w	r3, r3, #61	; 0x3d
 80043d6:	607b      	str	r3, [r7, #4]
  DMA1->LIFCR = flags << 22U;
 80043d8:	4a0c      	ldr	r2, [pc, #48]	; (800440c <Vector78+0x4c>)
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	059b      	lsls	r3, r3, #22
 80043de:	6093      	str	r3, [r2, #8]
  if (dma.streams[3].func)
 80043e0:	4b0b      	ldr	r3, [pc, #44]	; (8004410 <Vector78+0x50>)
 80043e2:	69db      	ldr	r3, [r3, #28]
 80043e4:	2b00      	cmp	r3, #0
 80043e6:	d006      	beq.n	80043f6 <Vector78+0x36>
    dma.streams[3].func(dma.streams[3].param, flags);
 80043e8:	4b09      	ldr	r3, [pc, #36]	; (8004410 <Vector78+0x50>)
 80043ea:	69db      	ldr	r3, [r3, #28]
 80043ec:	4a08      	ldr	r2, [pc, #32]	; (8004410 <Vector78+0x50>)
 80043ee:	6a12      	ldr	r2, [r2, #32]
 80043f0:	6879      	ldr	r1, [r7, #4]
 80043f2:	4610      	mov	r0, r2
 80043f4:	4798      	blx	r3

  OSAL_IRQ_EPILOGUE();
 80043f6:	4804      	ldr	r0, [pc, #16]	; (8004408 <Vector78+0x48>)
 80043f8:	f003 fc58 	bl	8007cac <__trace_isr_leave>
 80043fc:	f004 ff82 	bl	8009304 <__port_irq_epilogue>
}
 8004400:	bf00      	nop
 8004402:	3708      	adds	r7, #8
 8004404:	46bd      	mov	sp, r7
 8004406:	bd80      	pop	{r7, pc}
 8004408:	08010130 	.word	0x08010130
 800440c:	40020000 	.word	0x40020000
 8004410:	2400076c 	.word	0x2400076c

08004414 <Vector7C>:
/**
 * @brief   DMA1 stream 4 shared interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_DMA1_CH4_HANDLER) {
 8004414:	b580      	push	{r7, lr}
 8004416:	b082      	sub	sp, #8
 8004418:	af00      	add	r7, sp, #0
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 800441a:	480f      	ldr	r0, [pc, #60]	; (8004458 <Vector7C+0x44>)
 800441c:	f003 fc0c 	bl	8007c38 <__trace_isr_enter>

  flags = (DMA1->HISR >> 0U) & STM32_DMA_ISR_MASK;
 8004420:	4b0e      	ldr	r3, [pc, #56]	; (800445c <Vector7C+0x48>)
 8004422:	685b      	ldr	r3, [r3, #4]
 8004424:	f003 033d 	and.w	r3, r3, #61	; 0x3d
 8004428:	607b      	str	r3, [r7, #4]
  DMA1->HIFCR = flags << 0U;
 800442a:	4a0c      	ldr	r2, [pc, #48]	; (800445c <Vector7C+0x48>)
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	60d3      	str	r3, [r2, #12]
  if (dma.streams[4].func)
 8004430:	4b0b      	ldr	r3, [pc, #44]	; (8004460 <Vector7C+0x4c>)
 8004432:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004434:	2b00      	cmp	r3, #0
 8004436:	d006      	beq.n	8004446 <Vector7C+0x32>
    dma.streams[4].func(dma.streams[4].param, flags);
 8004438:	4b09      	ldr	r3, [pc, #36]	; (8004460 <Vector7C+0x4c>)
 800443a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800443c:	4a08      	ldr	r2, [pc, #32]	; (8004460 <Vector7C+0x4c>)
 800443e:	6a92      	ldr	r2, [r2, #40]	; 0x28
 8004440:	6879      	ldr	r1, [r7, #4]
 8004442:	4610      	mov	r0, r2
 8004444:	4798      	blx	r3

  OSAL_IRQ_EPILOGUE();
 8004446:	4804      	ldr	r0, [pc, #16]	; (8004458 <Vector7C+0x44>)
 8004448:	f003 fc30 	bl	8007cac <__trace_isr_leave>
 800444c:	f004 ff5a 	bl	8009304 <__port_irq_epilogue>
}
 8004450:	bf00      	nop
 8004452:	3708      	adds	r7, #8
 8004454:	46bd      	mov	sp, r7
 8004456:	bd80      	pop	{r7, pc}
 8004458:	0801013c 	.word	0x0801013c
 800445c:	40020000 	.word	0x40020000
 8004460:	2400076c 	.word	0x2400076c

08004464 <Vector80>:
/**
 * @brief   DMA1 stream 5 shared interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_DMA1_CH5_HANDLER) {
 8004464:	b580      	push	{r7, lr}
 8004466:	b082      	sub	sp, #8
 8004468:	af00      	add	r7, sp, #0
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 800446a:	4810      	ldr	r0, [pc, #64]	; (80044ac <Vector80+0x48>)
 800446c:	f003 fbe4 	bl	8007c38 <__trace_isr_enter>

  flags = (DMA1->HISR >> 6U) & STM32_DMA_ISR_MASK;
 8004470:	4b0f      	ldr	r3, [pc, #60]	; (80044b0 <Vector80+0x4c>)
 8004472:	685b      	ldr	r3, [r3, #4]
 8004474:	099b      	lsrs	r3, r3, #6
 8004476:	f003 033d 	and.w	r3, r3, #61	; 0x3d
 800447a:	607b      	str	r3, [r7, #4]
  DMA1->HIFCR = flags << 6U;
 800447c:	4a0c      	ldr	r2, [pc, #48]	; (80044b0 <Vector80+0x4c>)
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	019b      	lsls	r3, r3, #6
 8004482:	60d3      	str	r3, [r2, #12]
  if (dma.streams[5].func)
 8004484:	4b0b      	ldr	r3, [pc, #44]	; (80044b4 <Vector80+0x50>)
 8004486:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004488:	2b00      	cmp	r3, #0
 800448a:	d006      	beq.n	800449a <Vector80+0x36>
    dma.streams[5].func(dma.streams[5].param, flags);
 800448c:	4b09      	ldr	r3, [pc, #36]	; (80044b4 <Vector80+0x50>)
 800448e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004490:	4a08      	ldr	r2, [pc, #32]	; (80044b4 <Vector80+0x50>)
 8004492:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8004494:	6879      	ldr	r1, [r7, #4]
 8004496:	4610      	mov	r0, r2
 8004498:	4798      	blx	r3

  OSAL_IRQ_EPILOGUE();
 800449a:	4804      	ldr	r0, [pc, #16]	; (80044ac <Vector80+0x48>)
 800449c:	f003 fc06 	bl	8007cac <__trace_isr_leave>
 80044a0:	f004 ff30 	bl	8009304 <__port_irq_epilogue>
}
 80044a4:	bf00      	nop
 80044a6:	3708      	adds	r7, #8
 80044a8:	46bd      	mov	sp, r7
 80044aa:	bd80      	pop	{r7, pc}
 80044ac:	08010148 	.word	0x08010148
 80044b0:	40020000 	.word	0x40020000
 80044b4:	2400076c 	.word	0x2400076c

080044b8 <Vector84>:
/**
 * @brief   DMA1 stream 6 shared interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_DMA1_CH6_HANDLER) {
 80044b8:	b580      	push	{r7, lr}
 80044ba:	b082      	sub	sp, #8
 80044bc:	af00      	add	r7, sp, #0
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 80044be:	4810      	ldr	r0, [pc, #64]	; (8004500 <Vector84+0x48>)
 80044c0:	f003 fbba 	bl	8007c38 <__trace_isr_enter>

  flags = (DMA1->HISR >> 16U) & STM32_DMA_ISR_MASK;
 80044c4:	4b0f      	ldr	r3, [pc, #60]	; (8004504 <Vector84+0x4c>)
 80044c6:	685b      	ldr	r3, [r3, #4]
 80044c8:	0c1b      	lsrs	r3, r3, #16
 80044ca:	f003 033d 	and.w	r3, r3, #61	; 0x3d
 80044ce:	607b      	str	r3, [r7, #4]
  DMA1->HIFCR = flags << 16U;
 80044d0:	4a0c      	ldr	r2, [pc, #48]	; (8004504 <Vector84+0x4c>)
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	041b      	lsls	r3, r3, #16
 80044d6:	60d3      	str	r3, [r2, #12]
  if (dma.streams[6].func)
 80044d8:	4b0b      	ldr	r3, [pc, #44]	; (8004508 <Vector84+0x50>)
 80044da:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80044dc:	2b00      	cmp	r3, #0
 80044de:	d006      	beq.n	80044ee <Vector84+0x36>
    dma.streams[6].func(dma.streams[6].param, flags);
 80044e0:	4b09      	ldr	r3, [pc, #36]	; (8004508 <Vector84+0x50>)
 80044e2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80044e4:	4a08      	ldr	r2, [pc, #32]	; (8004508 <Vector84+0x50>)
 80044e6:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80044e8:	6879      	ldr	r1, [r7, #4]
 80044ea:	4610      	mov	r0, r2
 80044ec:	4798      	blx	r3

  OSAL_IRQ_EPILOGUE();
 80044ee:	4804      	ldr	r0, [pc, #16]	; (8004500 <Vector84+0x48>)
 80044f0:	f003 fbdc 	bl	8007cac <__trace_isr_leave>
 80044f4:	f004 ff06 	bl	8009304 <__port_irq_epilogue>
}
 80044f8:	bf00      	nop
 80044fa:	3708      	adds	r7, #8
 80044fc:	46bd      	mov	sp, r7
 80044fe:	bd80      	pop	{r7, pc}
 8004500:	08010154 	.word	0x08010154
 8004504:	40020000 	.word	0x40020000
 8004508:	2400076c 	.word	0x2400076c

0800450c <VectorFC>:
/**
 * @brief   DMA1 stream 7 shared interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_DMA1_CH7_HANDLER) {
 800450c:	b580      	push	{r7, lr}
 800450e:	b082      	sub	sp, #8
 8004510:	af00      	add	r7, sp, #0
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 8004512:	4810      	ldr	r0, [pc, #64]	; (8004554 <VectorFC+0x48>)
 8004514:	f003 fb90 	bl	8007c38 <__trace_isr_enter>

  flags = (DMA1->HISR >> 22U) & STM32_DMA_ISR_MASK;
 8004518:	4b0f      	ldr	r3, [pc, #60]	; (8004558 <VectorFC+0x4c>)
 800451a:	685b      	ldr	r3, [r3, #4]
 800451c:	0d9b      	lsrs	r3, r3, #22
 800451e:	f003 033d 	and.w	r3, r3, #61	; 0x3d
 8004522:	607b      	str	r3, [r7, #4]
  DMA1->HIFCR = flags << 22U;
 8004524:	4a0c      	ldr	r2, [pc, #48]	; (8004558 <VectorFC+0x4c>)
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	059b      	lsls	r3, r3, #22
 800452a:	60d3      	str	r3, [r2, #12]
  if (dma.streams[7].func)
 800452c:	4b0b      	ldr	r3, [pc, #44]	; (800455c <VectorFC+0x50>)
 800452e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004530:	2b00      	cmp	r3, #0
 8004532:	d006      	beq.n	8004542 <VectorFC+0x36>
    dma.streams[7].func(dma.streams[7].param, flags);
 8004534:	4b09      	ldr	r3, [pc, #36]	; (800455c <VectorFC+0x50>)
 8004536:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004538:	4a08      	ldr	r2, [pc, #32]	; (800455c <VectorFC+0x50>)
 800453a:	6c12      	ldr	r2, [r2, #64]	; 0x40
 800453c:	6879      	ldr	r1, [r7, #4]
 800453e:	4610      	mov	r0, r2
 8004540:	4798      	blx	r3

  OSAL_IRQ_EPILOGUE();
 8004542:	4804      	ldr	r0, [pc, #16]	; (8004554 <VectorFC+0x48>)
 8004544:	f003 fbb2 	bl	8007cac <__trace_isr_leave>
 8004548:	f004 fedc 	bl	8009304 <__port_irq_epilogue>
}
 800454c:	bf00      	nop
 800454e:	3708      	adds	r7, #8
 8004550:	46bd      	mov	sp, r7
 8004552:	bd80      	pop	{r7, pc}
 8004554:	08010160 	.word	0x08010160
 8004558:	40020000 	.word	0x40020000
 800455c:	2400076c 	.word	0x2400076c

08004560 <Vector120>:
/**
 * @brief   DMA2 stream 0 shared interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_DMA2_CH0_HANDLER) {
 8004560:	b580      	push	{r7, lr}
 8004562:	b082      	sub	sp, #8
 8004564:	af00      	add	r7, sp, #0
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 8004566:	480f      	ldr	r0, [pc, #60]	; (80045a4 <Vector120+0x44>)
 8004568:	f003 fb66 	bl	8007c38 <__trace_isr_enter>

  flags = (DMA2->LISR >> 0U) & STM32_DMA_ISR_MASK;
 800456c:	4b0e      	ldr	r3, [pc, #56]	; (80045a8 <Vector120+0x48>)
 800456e:	681b      	ldr	r3, [r3, #0]
 8004570:	f003 033d 	and.w	r3, r3, #61	; 0x3d
 8004574:	607b      	str	r3, [r7, #4]
  DMA2->LIFCR = flags << 0U;
 8004576:	4a0c      	ldr	r2, [pc, #48]	; (80045a8 <Vector120+0x48>)
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	6093      	str	r3, [r2, #8]
  if (dma.streams[8].func)
 800457c:	4b0b      	ldr	r3, [pc, #44]	; (80045ac <Vector120+0x4c>)
 800457e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004580:	2b00      	cmp	r3, #0
 8004582:	d006      	beq.n	8004592 <Vector120+0x32>
    dma.streams[8].func(dma.streams[8].param, flags);
 8004584:	4b09      	ldr	r3, [pc, #36]	; (80045ac <Vector120+0x4c>)
 8004586:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004588:	4a08      	ldr	r2, [pc, #32]	; (80045ac <Vector120+0x4c>)
 800458a:	6c92      	ldr	r2, [r2, #72]	; 0x48
 800458c:	6879      	ldr	r1, [r7, #4]
 800458e:	4610      	mov	r0, r2
 8004590:	4798      	blx	r3

  OSAL_IRQ_EPILOGUE();
 8004592:	4804      	ldr	r0, [pc, #16]	; (80045a4 <Vector120+0x44>)
 8004594:	f003 fb8a 	bl	8007cac <__trace_isr_leave>
 8004598:	f004 feb4 	bl	8009304 <__port_irq_epilogue>
}
 800459c:	bf00      	nop
 800459e:	3708      	adds	r7, #8
 80045a0:	46bd      	mov	sp, r7
 80045a2:	bd80      	pop	{r7, pc}
 80045a4:	0801016c 	.word	0x0801016c
 80045a8:	40020400 	.word	0x40020400
 80045ac:	2400076c 	.word	0x2400076c

080045b0 <Vector124>:
/**
 * @brief   DMA2 stream 1 shared interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_DMA2_CH1_HANDLER) {
 80045b0:	b580      	push	{r7, lr}
 80045b2:	b082      	sub	sp, #8
 80045b4:	af00      	add	r7, sp, #0
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 80045b6:	4810      	ldr	r0, [pc, #64]	; (80045f8 <Vector124+0x48>)
 80045b8:	f003 fb3e 	bl	8007c38 <__trace_isr_enter>

  flags = (DMA2->LISR >> 6U) & STM32_DMA_ISR_MASK;
 80045bc:	4b0f      	ldr	r3, [pc, #60]	; (80045fc <Vector124+0x4c>)
 80045be:	681b      	ldr	r3, [r3, #0]
 80045c0:	099b      	lsrs	r3, r3, #6
 80045c2:	f003 033d 	and.w	r3, r3, #61	; 0x3d
 80045c6:	607b      	str	r3, [r7, #4]
  DMA2->LIFCR = flags << 6U;
 80045c8:	4a0c      	ldr	r2, [pc, #48]	; (80045fc <Vector124+0x4c>)
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	019b      	lsls	r3, r3, #6
 80045ce:	6093      	str	r3, [r2, #8]
  if (dma.streams[9].func)
 80045d0:	4b0b      	ldr	r3, [pc, #44]	; (8004600 <Vector124+0x50>)
 80045d2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80045d4:	2b00      	cmp	r3, #0
 80045d6:	d006      	beq.n	80045e6 <Vector124+0x36>
    dma.streams[9].func(dma.streams[9].param, flags);
 80045d8:	4b09      	ldr	r3, [pc, #36]	; (8004600 <Vector124+0x50>)
 80045da:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80045dc:	4a08      	ldr	r2, [pc, #32]	; (8004600 <Vector124+0x50>)
 80045de:	6d12      	ldr	r2, [r2, #80]	; 0x50
 80045e0:	6879      	ldr	r1, [r7, #4]
 80045e2:	4610      	mov	r0, r2
 80045e4:	4798      	blx	r3

  OSAL_IRQ_EPILOGUE();
 80045e6:	4804      	ldr	r0, [pc, #16]	; (80045f8 <Vector124+0x48>)
 80045e8:	f003 fb60 	bl	8007cac <__trace_isr_leave>
 80045ec:	f004 fe8a 	bl	8009304 <__port_irq_epilogue>
}
 80045f0:	bf00      	nop
 80045f2:	3708      	adds	r7, #8
 80045f4:	46bd      	mov	sp, r7
 80045f6:	bd80      	pop	{r7, pc}
 80045f8:	08010178 	.word	0x08010178
 80045fc:	40020400 	.word	0x40020400
 8004600:	2400076c 	.word	0x2400076c

08004604 <Vector128>:
/**
 * @brief   DMA2 stream 2 shared interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_DMA2_CH2_HANDLER) {
 8004604:	b580      	push	{r7, lr}
 8004606:	b082      	sub	sp, #8
 8004608:	af00      	add	r7, sp, #0
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 800460a:	4810      	ldr	r0, [pc, #64]	; (800464c <Vector128+0x48>)
 800460c:	f003 fb14 	bl	8007c38 <__trace_isr_enter>

  flags = (DMA2->LISR >> 16U) & STM32_DMA_ISR_MASK;
 8004610:	4b0f      	ldr	r3, [pc, #60]	; (8004650 <Vector128+0x4c>)
 8004612:	681b      	ldr	r3, [r3, #0]
 8004614:	0c1b      	lsrs	r3, r3, #16
 8004616:	f003 033d 	and.w	r3, r3, #61	; 0x3d
 800461a:	607b      	str	r3, [r7, #4]
  DMA2->LIFCR = flags << 16U;
 800461c:	4a0c      	ldr	r2, [pc, #48]	; (8004650 <Vector128+0x4c>)
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	041b      	lsls	r3, r3, #16
 8004622:	6093      	str	r3, [r2, #8]
  if (dma.streams[10].func)
 8004624:	4b0b      	ldr	r3, [pc, #44]	; (8004654 <Vector128+0x50>)
 8004626:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004628:	2b00      	cmp	r3, #0
 800462a:	d006      	beq.n	800463a <Vector128+0x36>
    dma.streams[10].func(dma.streams[10].param, flags);
 800462c:	4b09      	ldr	r3, [pc, #36]	; (8004654 <Vector128+0x50>)
 800462e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004630:	4a08      	ldr	r2, [pc, #32]	; (8004654 <Vector128+0x50>)
 8004632:	6d92      	ldr	r2, [r2, #88]	; 0x58
 8004634:	6879      	ldr	r1, [r7, #4]
 8004636:	4610      	mov	r0, r2
 8004638:	4798      	blx	r3

  OSAL_IRQ_EPILOGUE();
 800463a:	4804      	ldr	r0, [pc, #16]	; (800464c <Vector128+0x48>)
 800463c:	f003 fb36 	bl	8007cac <__trace_isr_leave>
 8004640:	f004 fe60 	bl	8009304 <__port_irq_epilogue>
}
 8004644:	bf00      	nop
 8004646:	3708      	adds	r7, #8
 8004648:	46bd      	mov	sp, r7
 800464a:	bd80      	pop	{r7, pc}
 800464c:	08010184 	.word	0x08010184
 8004650:	40020400 	.word	0x40020400
 8004654:	2400076c 	.word	0x2400076c

08004658 <Vector12C>:
/**
 * @brief   DMA2 stream 3 shared interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_DMA2_CH3_HANDLER) {
 8004658:	b580      	push	{r7, lr}
 800465a:	b082      	sub	sp, #8
 800465c:	af00      	add	r7, sp, #0
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 800465e:	4810      	ldr	r0, [pc, #64]	; (80046a0 <Vector12C+0x48>)
 8004660:	f003 faea 	bl	8007c38 <__trace_isr_enter>

  flags = (DMA2->LISR >> 22U) & STM32_DMA_ISR_MASK;
 8004664:	4b0f      	ldr	r3, [pc, #60]	; (80046a4 <Vector12C+0x4c>)
 8004666:	681b      	ldr	r3, [r3, #0]
 8004668:	0d9b      	lsrs	r3, r3, #22
 800466a:	f003 033d 	and.w	r3, r3, #61	; 0x3d
 800466e:	607b      	str	r3, [r7, #4]
  DMA2->LIFCR = flags << 22U;
 8004670:	4a0c      	ldr	r2, [pc, #48]	; (80046a4 <Vector12C+0x4c>)
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	059b      	lsls	r3, r3, #22
 8004676:	6093      	str	r3, [r2, #8]
  if (dma.streams[11].func)
 8004678:	4b0b      	ldr	r3, [pc, #44]	; (80046a8 <Vector12C+0x50>)
 800467a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800467c:	2b00      	cmp	r3, #0
 800467e:	d006      	beq.n	800468e <Vector12C+0x36>
    dma.streams[11].func(dma.streams[11].param, flags);
 8004680:	4b09      	ldr	r3, [pc, #36]	; (80046a8 <Vector12C+0x50>)
 8004682:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004684:	4a08      	ldr	r2, [pc, #32]	; (80046a8 <Vector12C+0x50>)
 8004686:	6e12      	ldr	r2, [r2, #96]	; 0x60
 8004688:	6879      	ldr	r1, [r7, #4]
 800468a:	4610      	mov	r0, r2
 800468c:	4798      	blx	r3

  OSAL_IRQ_EPILOGUE();
 800468e:	4804      	ldr	r0, [pc, #16]	; (80046a0 <Vector12C+0x48>)
 8004690:	f003 fb0c 	bl	8007cac <__trace_isr_leave>
 8004694:	f004 fe36 	bl	8009304 <__port_irq_epilogue>
}
 8004698:	bf00      	nop
 800469a:	3708      	adds	r7, #8
 800469c:	46bd      	mov	sp, r7
 800469e:	bd80      	pop	{r7, pc}
 80046a0:	08010190 	.word	0x08010190
 80046a4:	40020400 	.word	0x40020400
 80046a8:	2400076c 	.word	0x2400076c

080046ac <Vector130>:
/**
 * @brief   DMA2 stream 4 shared interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_DMA2_CH4_HANDLER) {
 80046ac:	b580      	push	{r7, lr}
 80046ae:	b082      	sub	sp, #8
 80046b0:	af00      	add	r7, sp, #0
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 80046b2:	480f      	ldr	r0, [pc, #60]	; (80046f0 <Vector130+0x44>)
 80046b4:	f003 fac0 	bl	8007c38 <__trace_isr_enter>

  flags = (DMA2->HISR >> 0U) & STM32_DMA_ISR_MASK;
 80046b8:	4b0e      	ldr	r3, [pc, #56]	; (80046f4 <Vector130+0x48>)
 80046ba:	685b      	ldr	r3, [r3, #4]
 80046bc:	f003 033d 	and.w	r3, r3, #61	; 0x3d
 80046c0:	607b      	str	r3, [r7, #4]
  DMA2->HIFCR = flags << 0U;
 80046c2:	4a0c      	ldr	r2, [pc, #48]	; (80046f4 <Vector130+0x48>)
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	60d3      	str	r3, [r2, #12]
  if (dma.streams[12].func)
 80046c8:	4b0b      	ldr	r3, [pc, #44]	; (80046f8 <Vector130+0x4c>)
 80046ca:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80046cc:	2b00      	cmp	r3, #0
 80046ce:	d006      	beq.n	80046de <Vector130+0x32>
    dma.streams[12].func(dma.streams[12].param, flags);
 80046d0:	4b09      	ldr	r3, [pc, #36]	; (80046f8 <Vector130+0x4c>)
 80046d2:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80046d4:	4a08      	ldr	r2, [pc, #32]	; (80046f8 <Vector130+0x4c>)
 80046d6:	6e92      	ldr	r2, [r2, #104]	; 0x68
 80046d8:	6879      	ldr	r1, [r7, #4]
 80046da:	4610      	mov	r0, r2
 80046dc:	4798      	blx	r3

  OSAL_IRQ_EPILOGUE();
 80046de:	4804      	ldr	r0, [pc, #16]	; (80046f0 <Vector130+0x44>)
 80046e0:	f003 fae4 	bl	8007cac <__trace_isr_leave>
 80046e4:	f004 fe0e 	bl	8009304 <__port_irq_epilogue>
}
 80046e8:	bf00      	nop
 80046ea:	3708      	adds	r7, #8
 80046ec:	46bd      	mov	sp, r7
 80046ee:	bd80      	pop	{r7, pc}
 80046f0:	0801019c 	.word	0x0801019c
 80046f4:	40020400 	.word	0x40020400
 80046f8:	2400076c 	.word	0x2400076c

080046fc <Vector150>:
/**
 * @brief   DMA2 stream 5 shared interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_DMA2_CH5_HANDLER) {
 80046fc:	b580      	push	{r7, lr}
 80046fe:	b082      	sub	sp, #8
 8004700:	af00      	add	r7, sp, #0
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 8004702:	4810      	ldr	r0, [pc, #64]	; (8004744 <Vector150+0x48>)
 8004704:	f003 fa98 	bl	8007c38 <__trace_isr_enter>

  flags = (DMA2->HISR >> 6U) & STM32_DMA_ISR_MASK;
 8004708:	4b0f      	ldr	r3, [pc, #60]	; (8004748 <Vector150+0x4c>)
 800470a:	685b      	ldr	r3, [r3, #4]
 800470c:	099b      	lsrs	r3, r3, #6
 800470e:	f003 033d 	and.w	r3, r3, #61	; 0x3d
 8004712:	607b      	str	r3, [r7, #4]
  DMA2->HIFCR = flags << 6U;
 8004714:	4a0c      	ldr	r2, [pc, #48]	; (8004748 <Vector150+0x4c>)
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	019b      	lsls	r3, r3, #6
 800471a:	60d3      	str	r3, [r2, #12]
  if (dma.streams[13].func)
 800471c:	4b0b      	ldr	r3, [pc, #44]	; (800474c <Vector150+0x50>)
 800471e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004720:	2b00      	cmp	r3, #0
 8004722:	d006      	beq.n	8004732 <Vector150+0x36>
    dma.streams[13].func(dma.streams[13].param, flags);
 8004724:	4b09      	ldr	r3, [pc, #36]	; (800474c <Vector150+0x50>)
 8004726:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004728:	4a08      	ldr	r2, [pc, #32]	; (800474c <Vector150+0x50>)
 800472a:	6f12      	ldr	r2, [r2, #112]	; 0x70
 800472c:	6879      	ldr	r1, [r7, #4]
 800472e:	4610      	mov	r0, r2
 8004730:	4798      	blx	r3

  OSAL_IRQ_EPILOGUE();
 8004732:	4804      	ldr	r0, [pc, #16]	; (8004744 <Vector150+0x48>)
 8004734:	f003 faba 	bl	8007cac <__trace_isr_leave>
 8004738:	f004 fde4 	bl	8009304 <__port_irq_epilogue>
}
 800473c:	bf00      	nop
 800473e:	3708      	adds	r7, #8
 8004740:	46bd      	mov	sp, r7
 8004742:	bd80      	pop	{r7, pc}
 8004744:	080101a8 	.word	0x080101a8
 8004748:	40020400 	.word	0x40020400
 800474c:	2400076c 	.word	0x2400076c

08004750 <Vector154>:
/**
 * @brief   DMA2 stream 6 shared interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_DMA2_CH6_HANDLER) {
 8004750:	b580      	push	{r7, lr}
 8004752:	b082      	sub	sp, #8
 8004754:	af00      	add	r7, sp, #0
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 8004756:	4810      	ldr	r0, [pc, #64]	; (8004798 <Vector154+0x48>)
 8004758:	f003 fa6e 	bl	8007c38 <__trace_isr_enter>

  flags = (DMA2->HISR >> 16U) & STM32_DMA_ISR_MASK;
 800475c:	4b0f      	ldr	r3, [pc, #60]	; (800479c <Vector154+0x4c>)
 800475e:	685b      	ldr	r3, [r3, #4]
 8004760:	0c1b      	lsrs	r3, r3, #16
 8004762:	f003 033d 	and.w	r3, r3, #61	; 0x3d
 8004766:	607b      	str	r3, [r7, #4]
  DMA2->HIFCR = flags << 16U;
 8004768:	4a0c      	ldr	r2, [pc, #48]	; (800479c <Vector154+0x4c>)
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	041b      	lsls	r3, r3, #16
 800476e:	60d3      	str	r3, [r2, #12]
  if (dma.streams[14].func)
 8004770:	4b0b      	ldr	r3, [pc, #44]	; (80047a0 <Vector154+0x50>)
 8004772:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004774:	2b00      	cmp	r3, #0
 8004776:	d006      	beq.n	8004786 <Vector154+0x36>
    dma.streams[14].func(dma.streams[14].param, flags);
 8004778:	4b09      	ldr	r3, [pc, #36]	; (80047a0 <Vector154+0x50>)
 800477a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800477c:	4a08      	ldr	r2, [pc, #32]	; (80047a0 <Vector154+0x50>)
 800477e:	6f92      	ldr	r2, [r2, #120]	; 0x78
 8004780:	6879      	ldr	r1, [r7, #4]
 8004782:	4610      	mov	r0, r2
 8004784:	4798      	blx	r3

  OSAL_IRQ_EPILOGUE();
 8004786:	4804      	ldr	r0, [pc, #16]	; (8004798 <Vector154+0x48>)
 8004788:	f003 fa90 	bl	8007cac <__trace_isr_leave>
 800478c:	f004 fdba 	bl	8009304 <__port_irq_epilogue>
}
 8004790:	bf00      	nop
 8004792:	3708      	adds	r7, #8
 8004794:	46bd      	mov	sp, r7
 8004796:	bd80      	pop	{r7, pc}
 8004798:	080101b4 	.word	0x080101b4
 800479c:	40020400 	.word	0x40020400
 80047a0:	2400076c 	.word	0x2400076c

080047a4 <Vector158>:
/**
 * @brief   DMA2 stream 7 shared interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_DMA2_CH7_HANDLER) {
 80047a4:	b580      	push	{r7, lr}
 80047a6:	b082      	sub	sp, #8
 80047a8:	af00      	add	r7, sp, #0
  uint32_t flags;

  OSAL_IRQ_PROLOGUE();
 80047aa:	4811      	ldr	r0, [pc, #68]	; (80047f0 <Vector158+0x4c>)
 80047ac:	f003 fa44 	bl	8007c38 <__trace_isr_enter>

  flags = (DMA2->HISR >> 22U) & STM32_DMA_ISR_MASK;
 80047b0:	4b10      	ldr	r3, [pc, #64]	; (80047f4 <Vector158+0x50>)
 80047b2:	685b      	ldr	r3, [r3, #4]
 80047b4:	0d9b      	lsrs	r3, r3, #22
 80047b6:	f003 033d 	and.w	r3, r3, #61	; 0x3d
 80047ba:	607b      	str	r3, [r7, #4]
  DMA2->HIFCR = flags << 22U;
 80047bc:	4a0d      	ldr	r2, [pc, #52]	; (80047f4 <Vector158+0x50>)
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	059b      	lsls	r3, r3, #22
 80047c2:	60d3      	str	r3, [r2, #12]
  if (dma.streams[15].func)
 80047c4:	4b0c      	ldr	r3, [pc, #48]	; (80047f8 <Vector158+0x54>)
 80047c6:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80047c8:	2b00      	cmp	r3, #0
 80047ca:	d007      	beq.n	80047dc <Vector158+0x38>
    dma.streams[15].func(dma.streams[15].param, flags);
 80047cc:	4b0a      	ldr	r3, [pc, #40]	; (80047f8 <Vector158+0x54>)
 80047ce:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80047d0:	4a09      	ldr	r2, [pc, #36]	; (80047f8 <Vector158+0x54>)
 80047d2:	f8d2 2080 	ldr.w	r2, [r2, #128]	; 0x80
 80047d6:	6879      	ldr	r1, [r7, #4]
 80047d8:	4610      	mov	r0, r2
 80047da:	4798      	blx	r3

  OSAL_IRQ_EPILOGUE();
 80047dc:	4804      	ldr	r0, [pc, #16]	; (80047f0 <Vector158+0x4c>)
 80047de:	f003 fa65 	bl	8007cac <__trace_isr_leave>
 80047e2:	f004 fd8f 	bl	8009304 <__port_irq_epilogue>
}
 80047e6:	bf00      	nop
 80047e8:	3708      	adds	r7, #8
 80047ea:	46bd      	mov	sp, r7
 80047ec:	bd80      	pop	{r7, pc}
 80047ee:	bf00      	nop
 80047f0:	080101c0 	.word	0x080101c0
 80047f4:	40020400 	.word	0x40020400
 80047f8:	2400076c 	.word	0x2400076c

080047fc <dmaInit>:
/**
 * @brief   STM32 DMA helper initialization.
 *
 * @init
 */
void dmaInit(void) {
 80047fc:	b480      	push	{r7}
 80047fe:	b083      	sub	sp, #12
 8004800:	af00      	add	r7, sp, #0
  unsigned i;

  dma.allocated_mask = 0U;
 8004802:	4b17      	ldr	r3, [pc, #92]	; (8004860 <dmaInit+0x64>)
 8004804:	2200      	movs	r2, #0
 8004806:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < STM32_DMA_STREAMS; i++) {
 8004808:	2300      	movs	r3, #0
 800480a:	607b      	str	r3, [r7, #4]
 800480c:	e00f      	b.n	800482e <dmaInit+0x32>
    _stm32_dma_streams[i].stream->CR = STM32_DMA_CR_RESET_VALUE;
 800480e:	4a15      	ldr	r2, [pc, #84]	; (8004864 <dmaInit+0x68>)
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	011b      	lsls	r3, r3, #4
 8004814:	4413      	add	r3, r2
 8004816:	681b      	ldr	r3, [r3, #0]
 8004818:	2200      	movs	r2, #0
 800481a:	601a      	str	r2, [r3, #0]
    dma.streams[i].func = NULL;
 800481c:	4a10      	ldr	r2, [pc, #64]	; (8004860 <dmaInit+0x64>)
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	00db      	lsls	r3, r3, #3
 8004822:	4413      	add	r3, r2
 8004824:	2200      	movs	r2, #0
 8004826:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < STM32_DMA_STREAMS; i++) {
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	3301      	adds	r3, #1
 800482c:	607b      	str	r3, [r7, #4]
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	2b0f      	cmp	r3, #15
 8004832:	d9ec      	bls.n	800480e <dmaInit+0x12>
  }
  DMA1->LIFCR = 0xFFFFFFFFU;
 8004834:	4b0c      	ldr	r3, [pc, #48]	; (8004868 <dmaInit+0x6c>)
 8004836:	f04f 32ff 	mov.w	r2, #4294967295
 800483a:	609a      	str	r2, [r3, #8]
  DMA1->HIFCR = 0xFFFFFFFFU;
 800483c:	4b0a      	ldr	r3, [pc, #40]	; (8004868 <dmaInit+0x6c>)
 800483e:	f04f 32ff 	mov.w	r2, #4294967295
 8004842:	60da      	str	r2, [r3, #12]
  DMA2->LIFCR = 0xFFFFFFFFU;
 8004844:	4b09      	ldr	r3, [pc, #36]	; (800486c <dmaInit+0x70>)
 8004846:	f04f 32ff 	mov.w	r2, #4294967295
 800484a:	609a      	str	r2, [r3, #8]
  DMA2->HIFCR = 0xFFFFFFFFU;
 800484c:	4b07      	ldr	r3, [pc, #28]	; (800486c <dmaInit+0x70>)
 800484e:	f04f 32ff 	mov.w	r2, #4294967295
 8004852:	60da      	str	r2, [r3, #12]
}
 8004854:	bf00      	nop
 8004856:	370c      	adds	r7, #12
 8004858:	46bd      	mov	sp, r7
 800485a:	bc80      	pop	{r7}
 800485c:	4770      	bx	lr
 800485e:	bf00      	nop
 8004860:	2400076c 	.word	0x2400076c
 8004864:	0801000c 	.word	0x0801000c
 8004868:	40020000 	.word	0x40020000
 800486c:	40020400 	.word	0x40020400

08004870 <dmaStreamAllocI>:
 * @iclass
 */
const stm32_dma_stream_t *dmaStreamAllocI(uint32_t id,
                                          uint32_t priority,
                                          stm32_dmaisr_t func,
                                          void *param) {
 8004870:	b580      	push	{r7, lr}
 8004872:	b08a      	sub	sp, #40	; 0x28
 8004874:	af00      	add	r7, sp, #0
 8004876:	60f8      	str	r0, [r7, #12]
 8004878:	60b9      	str	r1, [r7, #8]
 800487a:	607a      	str	r2, [r7, #4]
 800487c:	603b      	str	r3, [r7, #0]
  uint32_t i, startid, endid;

  osalDbgCheckClassI();

  if (id < STM32_DMA_STREAMS) {
 800487e:	68fb      	ldr	r3, [r7, #12]
 8004880:	2b0f      	cmp	r3, #15
 8004882:	d804      	bhi.n	800488e <dmaStreamAllocI+0x1e>
    startid = id;
 8004884:	68fb      	ldr	r3, [r7, #12]
 8004886:	623b      	str	r3, [r7, #32]
    endid   = id;
 8004888:	68fb      	ldr	r3, [r7, #12]
 800488a:	61fb      	str	r3, [r7, #28]
 800488c:	e019      	b.n	80048c2 <dmaStreamAllocI+0x52>
  }
#if STM32_DMA_SUPPORTS_DMAMUX == TRUE
  else if (id == STM32_DMA_STREAM_ID_ANY) {
 800488e:	68fb      	ldr	r3, [r7, #12]
 8004890:	2b10      	cmp	r3, #16
 8004892:	d104      	bne.n	800489e <dmaStreamAllocI+0x2e>
    startid = 0U;
 8004894:	2300      	movs	r3, #0
 8004896:	623b      	str	r3, [r7, #32]
    endid   = STM32_DMA_STREAMS - 1U;
 8004898:	230f      	movs	r3, #15
 800489a:	61fb      	str	r3, [r7, #28]
 800489c:	e011      	b.n	80048c2 <dmaStreamAllocI+0x52>
  }
  else if (id == STM32_DMA_STREAM_ID_ANY_DMA1) {
 800489e:	68fb      	ldr	r3, [r7, #12]
 80048a0:	2b11      	cmp	r3, #17
 80048a2:	d104      	bne.n	80048ae <dmaStreamAllocI+0x3e>
    startid = 0U;
 80048a4:	2300      	movs	r3, #0
 80048a6:	623b      	str	r3, [r7, #32]
    endid   = (STM32_DMA_STREAMS / 2U) - 1U;
 80048a8:	2307      	movs	r3, #7
 80048aa:	61fb      	str	r3, [r7, #28]
 80048ac:	e009      	b.n	80048c2 <dmaStreamAllocI+0x52>
  }
  else if (id == STM32_DMA_STREAM_ID_ANY_DMA2) {
 80048ae:	68fb      	ldr	r3, [r7, #12]
 80048b0:	2b12      	cmp	r3, #18
 80048b2:	d104      	bne.n	80048be <dmaStreamAllocI+0x4e>
    startid = (STM32_DMA_STREAMS / 2U) - 1U;
 80048b4:	2307      	movs	r3, #7
 80048b6:	623b      	str	r3, [r7, #32]
    endid   = STM32_DMA_STREAMS - 1U;
 80048b8:	230f      	movs	r3, #15
 80048ba:	61fb      	str	r3, [r7, #28]
 80048bc:	e001      	b.n	80048c2 <dmaStreamAllocI+0x52>
  }
#endif
  else {
    osalDbgCheck(false);
    return NULL;
 80048be:	2300      	movs	r3, #0
 80048c0:	e067      	b.n	8004992 <dmaStreamAllocI+0x122>
  }

  for (i = startid; i <= endid; i++) {
 80048c2:	6a3b      	ldr	r3, [r7, #32]
 80048c4:	627b      	str	r3, [r7, #36]	; 0x24
 80048c6:	e05f      	b.n	8004988 <dmaStreamAllocI+0x118>
    uint32_t mask = (1U << i);
 80048c8:	2201      	movs	r2, #1
 80048ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80048cc:	fa02 f303 	lsl.w	r3, r2, r3
 80048d0:	61bb      	str	r3, [r7, #24]
    if ((dma.allocated_mask & mask) == 0U) {
 80048d2:	4b32      	ldr	r3, [pc, #200]	; (800499c <dmaStreamAllocI+0x12c>)
 80048d4:	681a      	ldr	r2, [r3, #0]
 80048d6:	69bb      	ldr	r3, [r7, #24]
 80048d8:	4013      	ands	r3, r2
 80048da:	2b00      	cmp	r3, #0
 80048dc:	d151      	bne.n	8004982 <dmaStreamAllocI+0x112>
      const stm32_dma_stream_t *dmastp = STM32_DMA_STREAM(i);
 80048de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80048e0:	011b      	lsls	r3, r3, #4
 80048e2:	4a2f      	ldr	r2, [pc, #188]	; (80049a0 <dmaStreamAllocI+0x130>)
 80048e4:	4413      	add	r3, r2
 80048e6:	617b      	str	r3, [r7, #20]

      /* Installs the DMA handler.*/
      dma.streams[i].func  = func;
 80048e8:	4a2c      	ldr	r2, [pc, #176]	; (800499c <dmaStreamAllocI+0x12c>)
 80048ea:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80048ec:	00db      	lsls	r3, r3, #3
 80048ee:	4413      	add	r3, r2
 80048f0:	687a      	ldr	r2, [r7, #4]
 80048f2:	605a      	str	r2, [r3, #4]
      dma.streams[i].param = param;
 80048f4:	4a29      	ldr	r2, [pc, #164]	; (800499c <dmaStreamAllocI+0x12c>)
 80048f6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80048f8:	00db      	lsls	r3, r3, #3
 80048fa:	4413      	add	r3, r2
 80048fc:	683a      	ldr	r2, [r7, #0]
 80048fe:	609a      	str	r2, [r3, #8]
      dma.allocated_mask  |= mask;
 8004900:	4b26      	ldr	r3, [pc, #152]	; (800499c <dmaStreamAllocI+0x12c>)
 8004902:	681a      	ldr	r2, [r3, #0]
 8004904:	69bb      	ldr	r3, [r7, #24]
 8004906:	4313      	orrs	r3, r2
 8004908:	4a24      	ldr	r2, [pc, #144]	; (800499c <dmaStreamAllocI+0x12c>)
 800490a:	6013      	str	r3, [r2, #0]

      /* Enabling DMA clocks required by the current streams set.*/
      if ((STM32_DMA1_STREAMS_MASK & mask) != 0U) {
 800490c:	69bb      	ldr	r3, [r7, #24]
 800490e:	b2db      	uxtb	r3, r3
 8004910:	2b00      	cmp	r3, #0
 8004912:	d003      	beq.n	800491c <dmaStreamAllocI+0xac>
        rccEnableDMA1(true);
 8004914:	2101      	movs	r1, #1
 8004916:	2001      	movs	r0, #1
 8004918:	f7ff fc88 	bl	800422c <rccEnableAHB1>
      }
      if ((STM32_DMA2_STREAMS_MASK & mask) != 0U) {
 800491c:	69bb      	ldr	r3, [r7, #24]
 800491e:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 8004922:	2b00      	cmp	r3, #0
 8004924:	d003      	beq.n	800492e <dmaStreamAllocI+0xbe>
        rccEnableDMA2(true);
 8004926:	2101      	movs	r1, #1
 8004928:	2002      	movs	r0, #2
 800492a:	f7ff fc7f 	bl	800422c <rccEnableAHB1>
        rccEnableDMAMUX(true);
      }
#endif

      /* Putting the stream in a safe state.*/
      dmaStreamDisable(dmastp);
 800492e:	697b      	ldr	r3, [r7, #20]
 8004930:	681b      	ldr	r3, [r3, #0]
 8004932:	681a      	ldr	r2, [r3, #0]
 8004934:	697b      	ldr	r3, [r7, #20]
 8004936:	681b      	ldr	r3, [r3, #0]
 8004938:	f022 021f 	bic.w	r2, r2, #31
 800493c:	601a      	str	r2, [r3, #0]
 800493e:	697b      	ldr	r3, [r7, #20]
 8004940:	681b      	ldr	r3, [r3, #0]
 8004942:	681b      	ldr	r3, [r3, #0]
 8004944:	f003 0301 	and.w	r3, r3, #1
 8004948:	2b00      	cmp	r3, #0
 800494a:	d1f8      	bne.n	800493e <dmaStreamAllocI+0xce>
 800494c:	697b      	ldr	r3, [r7, #20]
 800494e:	7b1b      	ldrb	r3, [r3, #12]
 8004950:	4619      	mov	r1, r3
 8004952:	697b      	ldr	r3, [r7, #20]
 8004954:	685b      	ldr	r3, [r3, #4]
 8004956:	223d      	movs	r2, #61	; 0x3d
 8004958:	408a      	lsls	r2, r1
 800495a:	601a      	str	r2, [r3, #0]
      dmastp->stream->CR = STM32_DMA_CR_RESET_VALUE;
 800495c:	697b      	ldr	r3, [r7, #20]
 800495e:	681b      	ldr	r3, [r3, #0]
 8004960:	2200      	movs	r2, #0
 8004962:	601a      	str	r2, [r3, #0]
      dmastp->stream->FCR = STM32_DMA_FCR_RESET_VALUE;
 8004964:	697b      	ldr	r3, [r7, #20]
 8004966:	681b      	ldr	r3, [r3, #0]
 8004968:	2221      	movs	r2, #33	; 0x21
 800496a:	615a      	str	r2, [r3, #20]

      /* Enables the associated IRQ vector if a callback is defined.*/
      if (func != NULL) {
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	2b00      	cmp	r3, #0
 8004970:	d005      	beq.n	800497e <dmaStreamAllocI+0x10e>
        nvicEnableVector(dmastp->vector, priority);
 8004972:	697b      	ldr	r3, [r7, #20]
 8004974:	7b9b      	ldrb	r3, [r3, #14]
 8004976:	68b9      	ldr	r1, [r7, #8]
 8004978:	4618      	mov	r0, r3
 800497a:	f7fd ffa7 	bl	80028cc <nvicEnableVector>
      }

      return dmastp;
 800497e:	697b      	ldr	r3, [r7, #20]
 8004980:	e007      	b.n	8004992 <dmaStreamAllocI+0x122>
  for (i = startid; i <= endid; i++) {
 8004982:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004984:	3301      	adds	r3, #1
 8004986:	627b      	str	r3, [r7, #36]	; 0x24
 8004988:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800498a:	69fb      	ldr	r3, [r7, #28]
 800498c:	429a      	cmp	r2, r3
 800498e:	d99b      	bls.n	80048c8 <dmaStreamAllocI+0x58>
    }
  }

  return NULL;
 8004990:	2300      	movs	r3, #0
}
 8004992:	4618      	mov	r0, r3
 8004994:	3728      	adds	r7, #40	; 0x28
 8004996:	46bd      	mov	sp, r7
 8004998:	bd80      	pop	{r7, pc}
 800499a:	bf00      	nop
 800499c:	2400076c 	.word	0x2400076c
 80049a0:	0801000c 	.word	0x0801000c

080049a4 <dmaStreamFreeI>:
 *
 * @param[in] dmastp    pointer to a stm32_dma_stream_t structure
 *
 * @iclass
 */
void dmaStreamFreeI(const stm32_dma_stream_t *dmastp) {
 80049a4:	b580      	push	{r7, lr}
 80049a6:	b082      	sub	sp, #8
 80049a8:	af00      	add	r7, sp, #0
 80049aa:	6078      	str	r0, [r7, #4]
  /* Check if the streams is not taken.*/
  osalDbgAssert((dma.allocated_mask & (1U << dmastp->selfindex)) != 0U,
                "not allocated");

  /* Disables the associated IRQ vector.*/
  nvicDisableVector(dmastp->vector);
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	7b9b      	ldrb	r3, [r3, #14]
 80049b0:	4618      	mov	r0, r3
 80049b2:	f7fd ffb9 	bl	8002928 <nvicDisableVector>

  /* Marks the stream as not allocated.*/
  dma.allocated_mask &= ~(1U << dmastp->selfindex);
 80049b6:	4b10      	ldr	r3, [pc, #64]	; (80049f8 <dmaStreamFreeI+0x54>)
 80049b8:	681a      	ldr	r2, [r3, #0]
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	7b5b      	ldrb	r3, [r3, #13]
 80049be:	4619      	mov	r1, r3
 80049c0:	2301      	movs	r3, #1
 80049c2:	408b      	lsls	r3, r1
 80049c4:	43db      	mvns	r3, r3
 80049c6:	4013      	ands	r3, r2
 80049c8:	4a0b      	ldr	r2, [pc, #44]	; (80049f8 <dmaStreamFreeI+0x54>)
 80049ca:	6013      	str	r3, [r2, #0]

  /* Shutting down clocks that are no more required, if any.*/
  if ((dma.allocated_mask & STM32_DMA1_STREAMS_MASK) == 0U) {
 80049cc:	4b0a      	ldr	r3, [pc, #40]	; (80049f8 <dmaStreamFreeI+0x54>)
 80049ce:	681b      	ldr	r3, [r3, #0]
 80049d0:	b2db      	uxtb	r3, r3
 80049d2:	2b00      	cmp	r3, #0
 80049d4:	d102      	bne.n	80049dc <dmaStreamFreeI+0x38>
    rccDisableDMA1();
 80049d6:	2001      	movs	r0, #1
 80049d8:	f7ff fc56 	bl	8004288 <rccDisableAHB1>
  }
  if ((dma.allocated_mask & STM32_DMA2_STREAMS_MASK) == 0U) {
 80049dc:	4b06      	ldr	r3, [pc, #24]	; (80049f8 <dmaStreamFreeI+0x54>)
 80049de:	681b      	ldr	r3, [r3, #0]
 80049e0:	f403 437f 	and.w	r3, r3, #65280	; 0xff00
 80049e4:	2b00      	cmp	r3, #0
 80049e6:	d102      	bne.n	80049ee <dmaStreamFreeI+0x4a>
    rccDisableDMA2();
 80049e8:	2002      	movs	r0, #2
 80049ea:	f7ff fc4d 	bl	8004288 <rccDisableAHB1>
  /* Shutting down DMAMUX if present.*/
  if (dma.allocated_mask == 0U) {
    rccDisableDMAMUX();
  }
#endif
}
 80049ee:	bf00      	nop
 80049f0:	3708      	adds	r7, #8
 80049f2:	46bd      	mov	sp, r7
 80049f4:	bd80      	pop	{r7, pc}
 80049f6:	bf00      	nop
 80049f8:	2400076c 	.word	0x2400076c

080049fc <dmaSetRequestSource>:
 * @param[in] dmastp    pointer to a @p stm32_dma_stream_t structure
 * @param[in] per       peripheral identifier
 *
 * @special
 */
void dmaSetRequestSource(const stm32_dma_stream_t *dmastp, uint32_t per) {
 80049fc:	b480      	push	{r7}
 80049fe:	b083      	sub	sp, #12
 8004a00:	af00      	add	r7, sp, #0
 8004a02:	6078      	str	r0, [r7, #4]
 8004a04:	6039      	str	r1, [r7, #0]

  osalDbgCheck(per < 256U);

  dmastp->mux->CCR = per;
 8004a06:	687b      	ldr	r3, [r7, #4]
 8004a08:	689b      	ldr	r3, [r3, #8]
 8004a0a:	683a      	ldr	r2, [r7, #0]
 8004a0c:	601a      	str	r2, [r3, #0]
}
 8004a0e:	bf00      	nop
 8004a10:	370c      	adds	r7, #12
 8004a12:	46bd      	mov	sp, r7
 8004a14:	bc80      	pop	{r7}
 8004a16:	4770      	bx	lr

08004a18 <_pal_lld_init>:
/**
 * @brief   PAL driver initialization.
 *
 * @notapi
 */
void _pal_lld_init(void) {
 8004a18:	b480      	push	{r7}
 8004a1a:	af00      	add	r7, sp, #0

  for (i = 0; i < 16; i++) {
    _pal_init_event(i);
  }
#endif
}
 8004a1c:	bf00      	nop
 8004a1e:	46bd      	mov	sp, r7
 8004a20:	bc80      	pop	{r7}
 8004a22:	4770      	bx	lr

08004a24 <_pal_lld_setgroupmode>:
 *
 * @notapi
 */
void _pal_lld_setgroupmode(ioportid_t port,
                           ioportmask_t mask,
                           iomode_t mode) {
 8004a24:	b480      	push	{r7}
 8004a26:	b08f      	sub	sp, #60	; 0x3c
 8004a28:	af00      	add	r7, sp, #0
 8004a2a:	60f8      	str	r0, [r7, #12]
 8004a2c:	60b9      	str	r1, [r7, #8]
 8004a2e:	607a      	str	r2, [r7, #4]

  uint32_t moder   = (mode & PAL_STM32_MODE_MASK) >> 0;
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	f003 0303 	and.w	r3, r3, #3
 8004a36:	637b      	str	r3, [r7, #52]	; 0x34
  uint32_t otyper  = (mode & PAL_STM32_OTYPE_MASK) >> 2;
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	089b      	lsrs	r3, r3, #2
 8004a3c:	f003 0301 	and.w	r3, r3, #1
 8004a40:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t ospeedr = (mode & PAL_STM32_OSPEED_MASK) >> 3;
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	08db      	lsrs	r3, r3, #3
 8004a46:	f003 0303 	and.w	r3, r3, #3
 8004a4a:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t pupdr   = (mode & PAL_STM32_PUPDR_MASK) >> 5;
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	095b      	lsrs	r3, r3, #5
 8004a50:	f003 0303 	and.w	r3, r3, #3
 8004a54:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t altr    = (mode & PAL_STM32_ALTERNATE_MASK) >> 7;
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	09db      	lsrs	r3, r3, #7
 8004a5a:	f003 030f 	and.w	r3, r3, #15
 8004a5e:	623b      	str	r3, [r7, #32]
  uint32_t bit     = 0;
 8004a60:	2300      	movs	r3, #0
 8004a62:	627b      	str	r3, [r7, #36]	; 0x24
  while (true) {
    if ((mask & 1) != 0) {
 8004a64:	68bb      	ldr	r3, [r7, #8]
 8004a66:	f003 0301 	and.w	r3, r3, #1
 8004a6a:	2b00      	cmp	r3, #0
 8004a6c:	d079      	beq.n	8004b62 <_pal_lld_setgroupmode+0x13e>
      uint32_t altrmask, m1, m2, m4;

      altrmask = altr << ((bit & 7) * 4);
 8004a6e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a70:	f003 0307 	and.w	r3, r3, #7
 8004a74:	009b      	lsls	r3, r3, #2
 8004a76:	6a3a      	ldr	r2, [r7, #32]
 8004a78:	fa02 f303 	lsl.w	r3, r2, r3
 8004a7c:	61fb      	str	r3, [r7, #28]
      m1 = 1 << bit;
 8004a7e:	2201      	movs	r2, #1
 8004a80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a82:	fa02 f303 	lsl.w	r3, r2, r3
 8004a86:	61bb      	str	r3, [r7, #24]
      m2 = 3 << (bit * 2);
 8004a88:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a8a:	005b      	lsls	r3, r3, #1
 8004a8c:	2203      	movs	r2, #3
 8004a8e:	fa02 f303 	lsl.w	r3, r2, r3
 8004a92:	617b      	str	r3, [r7, #20]
      m4 = 15 << ((bit & 7) * 4);
 8004a94:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004a96:	f003 0307 	and.w	r3, r3, #7
 8004a9a:	009b      	lsls	r3, r3, #2
 8004a9c:	220f      	movs	r2, #15
 8004a9e:	fa02 f303 	lsl.w	r3, r2, r3
 8004aa2:	613b      	str	r3, [r7, #16]
      port->OTYPER  = (port->OTYPER & ~m1) | otyper;
 8004aa4:	68fb      	ldr	r3, [r7, #12]
 8004aa6:	685a      	ldr	r2, [r3, #4]
 8004aa8:	69bb      	ldr	r3, [r7, #24]
 8004aaa:	43db      	mvns	r3, r3
 8004aac:	401a      	ands	r2, r3
 8004aae:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004ab0:	431a      	orrs	r2, r3
 8004ab2:	68fb      	ldr	r3, [r7, #12]
 8004ab4:	605a      	str	r2, [r3, #4]
      port->OSPEEDR = (port->OSPEEDR & ~m2) | ospeedr;
 8004ab6:	68fb      	ldr	r3, [r7, #12]
 8004ab8:	689a      	ldr	r2, [r3, #8]
 8004aba:	697b      	ldr	r3, [r7, #20]
 8004abc:	43db      	mvns	r3, r3
 8004abe:	401a      	ands	r2, r3
 8004ac0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004ac2:	431a      	orrs	r2, r3
 8004ac4:	68fb      	ldr	r3, [r7, #12]
 8004ac6:	609a      	str	r2, [r3, #8]
      port->PUPDR   = (port->PUPDR & ~m2) | pupdr;
 8004ac8:	68fb      	ldr	r3, [r7, #12]
 8004aca:	68da      	ldr	r2, [r3, #12]
 8004acc:	697b      	ldr	r3, [r7, #20]
 8004ace:	43db      	mvns	r3, r3
 8004ad0:	401a      	ands	r2, r3
 8004ad2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004ad4:	431a      	orrs	r2, r3
 8004ad6:	68fb      	ldr	r3, [r7, #12]
 8004ad8:	60da      	str	r2, [r3, #12]
      if ((mode & PAL_STM32_MODE_MASK) == PAL_STM32_MODE_ALTERNATE) {
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	f003 0303 	and.w	r3, r3, #3
 8004ae0:	2b02      	cmp	r3, #2
 8004ae2:	d11f      	bne.n	8004b24 <_pal_lld_setgroupmode+0x100>
        /* If going in alternate mode then the alternate number is set
           before switching mode in order to avoid glitches.*/
        if (bit < 8)
 8004ae4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ae6:	2b07      	cmp	r3, #7
 8004ae8:	d809      	bhi.n	8004afe <_pal_lld_setgroupmode+0xda>
          port->AFRL = (port->AFRL & ~m4) | altrmask;
 8004aea:	68fb      	ldr	r3, [r7, #12]
 8004aec:	6a1a      	ldr	r2, [r3, #32]
 8004aee:	693b      	ldr	r3, [r7, #16]
 8004af0:	43db      	mvns	r3, r3
 8004af2:	401a      	ands	r2, r3
 8004af4:	69fb      	ldr	r3, [r7, #28]
 8004af6:	431a      	orrs	r2, r3
 8004af8:	68fb      	ldr	r3, [r7, #12]
 8004afa:	621a      	str	r2, [r3, #32]
 8004afc:	e008      	b.n	8004b10 <_pal_lld_setgroupmode+0xec>
        else
          port->AFRH = (port->AFRH & ~m4) | altrmask;
 8004afe:	68fb      	ldr	r3, [r7, #12]
 8004b00:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004b02:	693b      	ldr	r3, [r7, #16]
 8004b04:	43db      	mvns	r3, r3
 8004b06:	401a      	ands	r2, r3
 8004b08:	69fb      	ldr	r3, [r7, #28]
 8004b0a:	431a      	orrs	r2, r3
 8004b0c:	68fb      	ldr	r3, [r7, #12]
 8004b0e:	625a      	str	r2, [r3, #36]	; 0x24
        port->MODER   = (port->MODER & ~m2) | moder;
 8004b10:	68fb      	ldr	r3, [r7, #12]
 8004b12:	681a      	ldr	r2, [r3, #0]
 8004b14:	697b      	ldr	r3, [r7, #20]
 8004b16:	43db      	mvns	r3, r3
 8004b18:	401a      	ands	r2, r3
 8004b1a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004b1c:	431a      	orrs	r2, r3
 8004b1e:	68fb      	ldr	r3, [r7, #12]
 8004b20:	601a      	str	r2, [r3, #0]
 8004b22:	e01e      	b.n	8004b62 <_pal_lld_setgroupmode+0x13e>
      }
      else {
        /* If going into a non-alternate mode then the mode is switched
           before setting the alternate mode in order to avoid glitches.*/
        port->MODER   = (port->MODER & ~m2) | moder;
 8004b24:	68fb      	ldr	r3, [r7, #12]
 8004b26:	681a      	ldr	r2, [r3, #0]
 8004b28:	697b      	ldr	r3, [r7, #20]
 8004b2a:	43db      	mvns	r3, r3
 8004b2c:	401a      	ands	r2, r3
 8004b2e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004b30:	431a      	orrs	r2, r3
 8004b32:	68fb      	ldr	r3, [r7, #12]
 8004b34:	601a      	str	r2, [r3, #0]
        if (bit < 8)
 8004b36:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b38:	2b07      	cmp	r3, #7
 8004b3a:	d809      	bhi.n	8004b50 <_pal_lld_setgroupmode+0x12c>
          port->AFRL = (port->AFRL & ~m4) | altrmask;
 8004b3c:	68fb      	ldr	r3, [r7, #12]
 8004b3e:	6a1a      	ldr	r2, [r3, #32]
 8004b40:	693b      	ldr	r3, [r7, #16]
 8004b42:	43db      	mvns	r3, r3
 8004b44:	401a      	ands	r2, r3
 8004b46:	69fb      	ldr	r3, [r7, #28]
 8004b48:	431a      	orrs	r2, r3
 8004b4a:	68fb      	ldr	r3, [r7, #12]
 8004b4c:	621a      	str	r2, [r3, #32]
 8004b4e:	e008      	b.n	8004b62 <_pal_lld_setgroupmode+0x13e>
        else
          port->AFRH = (port->AFRH & ~m4) | altrmask;
 8004b50:	68fb      	ldr	r3, [r7, #12]
 8004b52:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004b54:	693b      	ldr	r3, [r7, #16]
 8004b56:	43db      	mvns	r3, r3
 8004b58:	401a      	ands	r2, r3
 8004b5a:	69fb      	ldr	r3, [r7, #28]
 8004b5c:	431a      	orrs	r2, r3
 8004b5e:	68fb      	ldr	r3, [r7, #12]
 8004b60:	625a      	str	r2, [r3, #36]	; 0x24
      }
    }
    mask >>= 1;
 8004b62:	68bb      	ldr	r3, [r7, #8]
 8004b64:	085b      	lsrs	r3, r3, #1
 8004b66:	60bb      	str	r3, [r7, #8]
    if (!mask)
 8004b68:	68bb      	ldr	r3, [r7, #8]
 8004b6a:	2b00      	cmp	r3, #0
 8004b6c:	d00f      	beq.n	8004b8e <_pal_lld_setgroupmode+0x16a>
      return;
    otyper <<= 1;
 8004b6e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004b70:	005b      	lsls	r3, r3, #1
 8004b72:	633b      	str	r3, [r7, #48]	; 0x30
    ospeedr <<= 2;
 8004b74:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004b76:	009b      	lsls	r3, r3, #2
 8004b78:	62fb      	str	r3, [r7, #44]	; 0x2c
    pupdr <<= 2;
 8004b7a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004b7c:	009b      	lsls	r3, r3, #2
 8004b7e:	62bb      	str	r3, [r7, #40]	; 0x28
    moder <<= 2;
 8004b80:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004b82:	009b      	lsls	r3, r3, #2
 8004b84:	637b      	str	r3, [r7, #52]	; 0x34
    bit++;
 8004b86:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b88:	3301      	adds	r3, #1
 8004b8a:	627b      	str	r3, [r7, #36]	; 0x24
    if ((mask & 1) != 0) {
 8004b8c:	e76a      	b.n	8004a64 <_pal_lld_setgroupmode+0x40>
      return;
 8004b8e:	bf00      	nop
  }
}
 8004b90:	373c      	adds	r7, #60	; 0x3c
 8004b92:	46bd      	mov	sp, r7
 8004b94:	bc80      	pop	{r7}
 8004b96:	4770      	bx	lr

08004b98 <chSysLockFromISR>:
static inline void chSysLockFromISR(void) {
 8004b98:	b480      	push	{r7}
 8004b9a:	b083      	sub	sp, #12
 8004b9c:	af00      	add	r7, sp, #0
 8004b9e:	2330      	movs	r3, #48	; 0x30
 8004ba0:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	f383 8811 	msr	BASEPRI, r3
}
 8004ba8:	bf00      	nop
}
 8004baa:	bf00      	nop
}
 8004bac:	bf00      	nop
}
 8004bae:	bf00      	nop
 8004bb0:	370c      	adds	r7, #12
 8004bb2:	46bd      	mov	sp, r7
 8004bb4:	bc80      	pop	{r7}
 8004bb6:	4770      	bx	lr

08004bb8 <chSysUnlockFromISR>:
static inline void chSysUnlockFromISR(void) {
 8004bb8:	b480      	push	{r7}
 8004bba:	b083      	sub	sp, #12
 8004bbc:	af00      	add	r7, sp, #0
 8004bbe:	2300      	movs	r3, #0
 8004bc0:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	f383 8811 	msr	BASEPRI, r3
}
 8004bc8:	bf00      	nop
}
 8004bca:	bf00      	nop
}
 8004bcc:	bf00      	nop
}
 8004bce:	bf00      	nop
 8004bd0:	370c      	adds	r7, #12
 8004bd2:	46bd      	mov	sp, r7
 8004bd4:	bc80      	pop	{r7}
 8004bd6:	4770      	bx	lr

08004bd8 <osalSysLockFromISR>:
static inline void osalSysLockFromISR(void) {
 8004bd8:	b580      	push	{r7, lr}
 8004bda:	af00      	add	r7, sp, #0
  chSysLockFromISR();
 8004bdc:	f7ff ffdc 	bl	8004b98 <chSysLockFromISR>
}
 8004be0:	bf00      	nop
 8004be2:	bd80      	pop	{r7, pc}

08004be4 <osalSysUnlockFromISR>:
static inline void osalSysUnlockFromISR(void) {
 8004be4:	b580      	push	{r7, lr}
 8004be6:	af00      	add	r7, sp, #0
  chSysUnlockFromISR();
 8004be8:	f7ff ffe6 	bl	8004bb8 <chSysUnlockFromISR>
}
 8004bec:	bf00      	nop
 8004bee:	bd80      	pop	{r7, pc}

08004bf0 <osalThreadResumeI>:
static inline void osalThreadResumeI(thread_reference_t *trp, msg_t msg) {
 8004bf0:	b580      	push	{r7, lr}
 8004bf2:	b082      	sub	sp, #8
 8004bf4:	af00      	add	r7, sp, #0
 8004bf6:	6078      	str	r0, [r7, #4]
 8004bf8:	6039      	str	r1, [r7, #0]
  chThdResumeI(trp, msg);
 8004bfa:	6839      	ldr	r1, [r7, #0]
 8004bfc:	6878      	ldr	r0, [r7, #4]
 8004bfe:	f004 f855 	bl	8008cac <chThdResumeI>
}
 8004c02:	bf00      	nop
 8004c04:	3708      	adds	r7, #8
 8004c06:	46bd      	mov	sp, r7
 8004c08:	bd80      	pop	{r7, pc}

08004c0a <i2c_lld_get_rxbytes>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static inline size_t i2c_lld_get_rxbytes (I2CDriver *i2cp) {
 8004c0a:	b480      	push	{r7}
 8004c0c:	b083      	sub	sp, #12
 8004c0e:	af00      	add	r7, sp, #0
 8004c10:	6078      	str	r0, [r7, #4]
#if defined(STM32_I2C_DMA_REQUIRED) && defined(STM32_I2C_BDMA_REQUIRED)
  else
#endif
#if defined(STM32_I2C_DMA_REQUIRED)
  {
    return dmaStreamGetTransactionSize((i2cp)->rx.dma);
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004c16:	681b      	ldr	r3, [r3, #0]
 8004c18:	685b      	ldr	r3, [r3, #4]
  }
#endif
#else
  return i2cp->rxbytes;
#endif
}
 8004c1a:	4618      	mov	r0, r3
 8004c1c:	370c      	adds	r7, #12
 8004c1e:	46bd      	mov	sp, r7
 8004c20:	bc80      	pop	{r7}
 8004c22:	4770      	bx	lr

08004c24 <i2c_lld_get_txbytes>:

static inline size_t i2c_lld_get_txbytes (I2CDriver *i2cp) {
 8004c24:	b480      	push	{r7}
 8004c26:	b083      	sub	sp, #12
 8004c28:	af00      	add	r7, sp, #0
 8004c2a:	6078      	str	r0, [r7, #4]
#if defined(STM32_I2C_DMA_REQUIRED) && defined(STM32_I2C_BDMA_REQUIRED)
  else
#endif
#if defined(STM32_I2C_DMA_REQUIRED)
  {
    return dmaStreamGetTransactionSize((i2cp)->tx.dma);
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004c30:	681b      	ldr	r3, [r3, #0]
 8004c32:	685b      	ldr	r3, [r3, #4]
  }
#endif
#else
  return i2cp->txbytes;
#endif
}
 8004c34:	4618      	mov	r0, r3
 8004c36:	370c      	adds	r7, #12
 8004c38:	46bd      	mov	sp, r7
 8004c3a:	bc80      	pop	{r7}
 8004c3c:	4770      	bx	lr

08004c3e <i2c_lld_start_rx_dma>:

#if STM32_I2C_USE_DMA == TRUE
static inline void i2c_lld_start_rx_dma(I2CDriver *i2cp) {
 8004c3e:	b480      	push	{r7}
 8004c40:	b083      	sub	sp, #12
 8004c42:	af00      	add	r7, sp, #0
 8004c44:	6078      	str	r0, [r7, #4]
  else
#endif
#endif /* STM32_I2C4_USE_BDMA == TRUE */
#if defined(STM32_I2C_DMA_REQUIRED)
  {
    dmaStreamEnable(i2cp->rx.dma);
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004c4a:	681b      	ldr	r3, [r3, #0]
 8004c4c:	681a      	ldr	r2, [r3, #0]
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004c52:	681b      	ldr	r3, [r3, #0]
 8004c54:	f042 0201 	orr.w	r2, r2, #1
 8004c58:	601a      	str	r2, [r3, #0]
  }
#endif
}
 8004c5a:	bf00      	nop
 8004c5c:	370c      	adds	r7, #12
 8004c5e:	46bd      	mov	sp, r7
 8004c60:	bc80      	pop	{r7}
 8004c62:	4770      	bx	lr

08004c64 <i2c_lld_stop_rx_dma>:
    dmaStreamEnable(i2cp->tx.dma);
  }
#endif
}

static inline void i2c_lld_stop_rx_dma(I2CDriver *i2cp) {
 8004c64:	b480      	push	{r7}
 8004c66:	b083      	sub	sp, #12
 8004c68:	af00      	add	r7, sp, #0
 8004c6a:	6078      	str	r0, [r7, #4]
  else
#endif
#endif /* STM32_I2C4_USE_BDMA == TRUE */
#if defined(STM32_I2C_DMA_REQUIRED)
  {
    dmaStreamDisable(i2cp->rx.dma);
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004c70:	681b      	ldr	r3, [r3, #0]
 8004c72:	681a      	ldr	r2, [r3, #0]
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004c78:	681b      	ldr	r3, [r3, #0]
 8004c7a:	f022 021f 	bic.w	r2, r2, #31
 8004c7e:	601a      	str	r2, [r3, #0]
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004c84:	681b      	ldr	r3, [r3, #0]
 8004c86:	681b      	ldr	r3, [r3, #0]
 8004c88:	f003 0301 	and.w	r3, r3, #1
 8004c8c:	2b00      	cmp	r3, #0
 8004c8e:	d1f7      	bne.n	8004c80 <i2c_lld_stop_rx_dma+0x1c>
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004c94:	7b1b      	ldrb	r3, [r3, #12]
 8004c96:	4619      	mov	r1, r3
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004c9c:	685b      	ldr	r3, [r3, #4]
 8004c9e:	223d      	movs	r2, #61	; 0x3d
 8004ca0:	408a      	lsls	r2, r1
 8004ca2:	601a      	str	r2, [r3, #0]
  }
#endif
}
 8004ca4:	bf00      	nop
 8004ca6:	370c      	adds	r7, #12
 8004ca8:	46bd      	mov	sp, r7
 8004caa:	bc80      	pop	{r7}
 8004cac:	4770      	bx	lr

08004cae <i2c_lld_stop_tx_dma>:

static inline void i2c_lld_stop_tx_dma(I2CDriver *i2cp) {
 8004cae:	b480      	push	{r7}
 8004cb0:	b083      	sub	sp, #12
 8004cb2:	af00      	add	r7, sp, #0
 8004cb4:	6078      	str	r0, [r7, #4]
  else
#endif
#endif /* STM32_I2C4_USE_BDMA == TRUE */
#if defined(STM32_I2C_DMA_REQUIRED)
  {
    dmaStreamDisable(i2cp->tx.dma);
 8004cb6:	687b      	ldr	r3, [r7, #4]
 8004cb8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004cba:	681b      	ldr	r3, [r3, #0]
 8004cbc:	681a      	ldr	r2, [r3, #0]
 8004cbe:	687b      	ldr	r3, [r7, #4]
 8004cc0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004cc2:	681b      	ldr	r3, [r3, #0]
 8004cc4:	f022 021f 	bic.w	r2, r2, #31
 8004cc8:	601a      	str	r2, [r3, #0]
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004cce:	681b      	ldr	r3, [r3, #0]
 8004cd0:	681b      	ldr	r3, [r3, #0]
 8004cd2:	f003 0301 	and.w	r3, r3, #1
 8004cd6:	2b00      	cmp	r3, #0
 8004cd8:	d1f7      	bne.n	8004cca <i2c_lld_stop_tx_dma+0x1c>
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004cde:	7b1b      	ldrb	r3, [r3, #12]
 8004ce0:	4619      	mov	r1, r3
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004ce6:	685b      	ldr	r3, [r3, #4]
 8004ce8:	223d      	movs	r2, #61	; 0x3d
 8004cea:	408a      	lsls	r2, r1
 8004cec:	601a      	str	r2, [r3, #0]
  }
#endif
}
 8004cee:	bf00      	nop
 8004cf0:	370c      	adds	r7, #12
 8004cf2:	46bd      	mov	sp, r7
 8004cf4:	bc80      	pop	{r7}
 8004cf6:	4770      	bx	lr

08004cf8 <i2c_lld_setup_rx_transfer>:
 *
 * @param[in] i2cp      pointer to the @p I2CDriver object
 *
 * @notapi
 */
static void i2c_lld_setup_rx_transfer(I2CDriver *i2cp) {
 8004cf8:	b580      	push	{r7, lr}
 8004cfa:	b086      	sub	sp, #24
 8004cfc:	af00      	add	r7, sp, #0
 8004cfe:	6078      	str	r0, [r7, #4]
  I2C_TypeDef *dp = i2cp->i2c;
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004d04:	60fb      	str	r3, [r7, #12]
  uint32_t reload;
  size_t n;

  /* The unit can transfer 255 bytes maximum in a single operation.*/
  n = i2c_lld_get_rxbytes(i2cp);
 8004d06:	6878      	ldr	r0, [r7, #4]
 8004d08:	f7ff ff7f 	bl	8004c0a <i2c_lld_get_rxbytes>
 8004d0c:	6138      	str	r0, [r7, #16]
  if (n > 255U) {
 8004d0e:	693b      	ldr	r3, [r7, #16]
 8004d10:	2bff      	cmp	r3, #255	; 0xff
 8004d12:	d905      	bls.n	8004d20 <i2c_lld_setup_rx_transfer+0x28>
    n = 255U;
 8004d14:	23ff      	movs	r3, #255	; 0xff
 8004d16:	613b      	str	r3, [r7, #16]
    reload = I2C_CR2_RELOAD;
 8004d18:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8004d1c:	617b      	str	r3, [r7, #20]
 8004d1e:	e001      	b.n	8004d24 <i2c_lld_setup_rx_transfer+0x2c>
  }
  else {
    reload = 0U;
 8004d20:	2300      	movs	r3, #0
 8004d22:	617b      	str	r3, [r7, #20]
  }

  /* Configures the CR2 registers with both the calculated and static
     settings.*/
  dp->CR2 = (dp->CR2 & ~(I2C_CR2_NBYTES | I2C_CR2_RELOAD)) | i2cp->config->cr2 |
 8004d24:	68fb      	ldr	r3, [r7, #12]
 8004d26:	685a      	ldr	r2, [r3, #4]
 8004d28:	4b09      	ldr	r3, [pc, #36]	; (8004d50 <i2c_lld_setup_rx_transfer+0x58>)
 8004d2a:	4013      	ands	r3, r2
 8004d2c:	687a      	ldr	r2, [r7, #4]
 8004d2e:	6852      	ldr	r2, [r2, #4]
 8004d30:	6892      	ldr	r2, [r2, #8]
 8004d32:	431a      	orrs	r2, r3
            I2C_CR2_RD_WRN | (n << 16U) | reload;
 8004d34:	693b      	ldr	r3, [r7, #16]
 8004d36:	041b      	lsls	r3, r3, #16
 8004d38:	431a      	orrs	r2, r3
 8004d3a:	697b      	ldr	r3, [r7, #20]
 8004d3c:	4313      	orrs	r3, r2
 8004d3e:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
  dp->CR2 = (dp->CR2 & ~(I2C_CR2_NBYTES | I2C_CR2_RELOAD)) | i2cp->config->cr2 |
 8004d42:	68fb      	ldr	r3, [r7, #12]
 8004d44:	605a      	str	r2, [r3, #4]
}
 8004d46:	bf00      	nop
 8004d48:	3718      	adds	r7, #24
 8004d4a:	46bd      	mov	sp, r7
 8004d4c:	bd80      	pop	{r7, pc}
 8004d4e:	bf00      	nop
 8004d50:	fe00ffff 	.word	0xfe00ffff

08004d54 <i2c_lld_setup_tx_transfer>:
 *
 * @param[in] i2cp      pointer to the @p I2CDriver object
 *
 * @notapi
 */
static void i2c_lld_setup_tx_transfer(I2CDriver *i2cp) {
 8004d54:	b580      	push	{r7, lr}
 8004d56:	b086      	sub	sp, #24
 8004d58:	af00      	add	r7, sp, #0
 8004d5a:	6078      	str	r0, [r7, #4]
  I2C_TypeDef *dp = i2cp->i2c;
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004d60:	60fb      	str	r3, [r7, #12]
  uint32_t reload;
  size_t n;

  /* The unit can transfer 255 bytes maximum in a single operation.*/
  n = i2c_lld_get_txbytes(i2cp);
 8004d62:	6878      	ldr	r0, [r7, #4]
 8004d64:	f7ff ff5e 	bl	8004c24 <i2c_lld_get_txbytes>
 8004d68:	6138      	str	r0, [r7, #16]
  if (n > 255U) {
 8004d6a:	693b      	ldr	r3, [r7, #16]
 8004d6c:	2bff      	cmp	r3, #255	; 0xff
 8004d6e:	d905      	bls.n	8004d7c <i2c_lld_setup_tx_transfer+0x28>
    n = 255U;
 8004d70:	23ff      	movs	r3, #255	; 0xff
 8004d72:	613b      	str	r3, [r7, #16]
    reload = I2C_CR2_RELOAD;
 8004d74:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8004d78:	617b      	str	r3, [r7, #20]
 8004d7a:	e001      	b.n	8004d80 <i2c_lld_setup_tx_transfer+0x2c>
  }
  else {
    reload = 0U;
 8004d7c:	2300      	movs	r3, #0
 8004d7e:	617b      	str	r3, [r7, #20]
  }

  /* Configures the CR2 registers with both the calculated and static
     settings.*/
  dp->CR2 = (dp->CR2 & ~(I2C_CR2_NBYTES | I2C_CR2_RELOAD)) | i2cp->config->cr2 |
 8004d80:	68fb      	ldr	r3, [r7, #12]
 8004d82:	685a      	ldr	r2, [r3, #4]
 8004d84:	4b08      	ldr	r3, [pc, #32]	; (8004da8 <i2c_lld_setup_tx_transfer+0x54>)
 8004d86:	4013      	ands	r3, r2
 8004d88:	687a      	ldr	r2, [r7, #4]
 8004d8a:	6852      	ldr	r2, [r2, #4]
 8004d8c:	6892      	ldr	r2, [r2, #8]
 8004d8e:	431a      	orrs	r2, r3
            (n << 16U) | reload;
 8004d90:	693b      	ldr	r3, [r7, #16]
 8004d92:	041b      	lsls	r3, r3, #16
  dp->CR2 = (dp->CR2 & ~(I2C_CR2_NBYTES | I2C_CR2_RELOAD)) | i2cp->config->cr2 |
 8004d94:	431a      	orrs	r2, r3
            (n << 16U) | reload;
 8004d96:	697b      	ldr	r3, [r7, #20]
 8004d98:	431a      	orrs	r2, r3
  dp->CR2 = (dp->CR2 & ~(I2C_CR2_NBYTES | I2C_CR2_RELOAD)) | i2cp->config->cr2 |
 8004d9a:	68fb      	ldr	r3, [r7, #12]
 8004d9c:	605a      	str	r2, [r3, #4]
}
 8004d9e:	bf00      	nop
 8004da0:	3718      	adds	r7, #24
 8004da2:	46bd      	mov	sp, r7
 8004da4:	bd80      	pop	{r7, pc}
 8004da6:	bf00      	nop
 8004da8:	fe00ffff 	.word	0xfe00ffff

08004dac <i2c_lld_serve_interrupt>:
 * @param[in] i2cp      pointer to the @p I2CDriver object
 * @param[in] isr       content of the ISR register to be decoded
 *
 * @notapi
 */
static void i2c_lld_serve_interrupt(I2CDriver *i2cp, uint32_t isr) {
 8004dac:	b580      	push	{r7, lr}
 8004dae:	b084      	sub	sp, #16
 8004db0:	af00      	add	r7, sp, #0
 8004db2:	6078      	str	r0, [r7, #4]
 8004db4:	6039      	str	r1, [r7, #0]
  I2C_TypeDef *dp = i2cp->i2c;
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004dba:	60fb      	str	r3, [r7, #12]
#if (STM32_I2C_USE_DMA == FALSE) || (I2C_ENABLE_SLAVE_MODE == TRUE)
  uint32_t cr1 = dp->CR1;
#endif

  /* Special case of a received NACK, the transfer is aborted.*/
  if ((isr & I2C_ISR_NACKF) != 0U) {
 8004dbc:	683b      	ldr	r3, [r7, #0]
 8004dbe:	f003 0310 	and.w	r3, r3, #16
 8004dc2:	2b00      	cmp	r3, #0
 8004dc4:	d023      	beq.n	8004e0e <i2c_lld_serve_interrupt+0x62>

#if STM32_I2C_USE_DMA == TRUE
    /* Stops the associated DMA streams.*/
    i2c_lld_stop_rx_dma(i2cp);
 8004dc6:	6878      	ldr	r0, [r7, #4]
 8004dc8:	f7ff ff4c 	bl	8004c64 <i2c_lld_stop_rx_dma>
    i2c_lld_stop_tx_dma(i2cp);
 8004dcc:	6878      	ldr	r0, [r7, #4]
 8004dce:	f7ff ff6e 	bl	8004cae <i2c_lld_stop_tx_dma>
      }
    }
#endif

    /* Error flag.*/
    i2cp->errors |= I2C_ACK_FAILURE;
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	689b      	ldr	r3, [r3, #8]
 8004dd6:	f043 0204 	orr.w	r2, r3, #4
 8004dda:	687b      	ldr	r3, [r7, #4]
 8004ddc:	609a      	str	r2, [r3, #8]

    /* Transaction finished sending the STOP.*/
    dp->CR2 |= I2C_CR2_STOP;
 8004dde:	68fb      	ldr	r3, [r7, #12]
 8004de0:	685b      	ldr	r3, [r3, #4]
 8004de2:	f443 4280 	orr.w	r2, r3, #16384	; 0x4000
 8004de6:	68fb      	ldr	r3, [r7, #12]
 8004de8:	605a      	str	r2, [r3, #4]

    /* Make sure no more interrupts.*/
    dp->CR1 &= ~(I2C_CR1_TCIE | I2C_CR1_TXIE | I2C_CR1_RXIE);
 8004dea:	68fb      	ldr	r3, [r7, #12]
 8004dec:	681b      	ldr	r3, [r3, #0]
 8004dee:	f023 0246 	bic.w	r2, r3, #70	; 0x46
 8004df2:	68fb      	ldr	r3, [r7, #12]
 8004df4:	601a      	str	r2, [r3, #0]

    /* Errors are signaled to the upper layer.*/
    _i2c_wakeup_error_isr(i2cp);
 8004df6:	f7ff feef 	bl	8004bd8 <osalSysLockFromISR>
 8004dfa:	687b      	ldr	r3, [r7, #4]
 8004dfc:	331c      	adds	r3, #28
 8004dfe:	f06f 0101 	mvn.w	r1, #1
 8004e02:	4618      	mov	r0, r3
 8004e04:	f7ff fef4 	bl	8004bf0 <osalThreadResumeI>
 8004e08:	f7ff feec 	bl	8004be4 <osalSysUnlockFromISR>

    return;
 8004e0c:	e04b      	b.n	8004ea6 <i2c_lld_serve_interrupt+0xfa>
    }
  }
#endif

  /* Partial transfer handling, restarting the transfer and returning.*/
  if ((isr & I2C_ISR_TCR) != 0U) {
 8004e0e:	683b      	ldr	r3, [r7, #0]
 8004e10:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004e14:	2b00      	cmp	r3, #0
 8004e16:	d00b      	beq.n	8004e30 <i2c_lld_serve_interrupt+0x84>
    if (i2cp->state == I2C_ACTIVE_TX) {
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	781b      	ldrb	r3, [r3, #0]
 8004e1c:	2b03      	cmp	r3, #3
 8004e1e:	d103      	bne.n	8004e28 <i2c_lld_serve_interrupt+0x7c>
      i2c_lld_setup_tx_transfer(i2cp);
 8004e20:	6878      	ldr	r0, [r7, #4]
 8004e22:	f7ff ff97 	bl	8004d54 <i2c_lld_setup_tx_transfer>
    }
    else {
      i2c_lld_setup_rx_transfer(i2cp);
    }
    return;
 8004e26:	e03e      	b.n	8004ea6 <i2c_lld_serve_interrupt+0xfa>
      i2c_lld_setup_rx_transfer(i2cp);
 8004e28:	6878      	ldr	r0, [r7, #4]
 8004e2a:	f7ff ff65 	bl	8004cf8 <i2c_lld_setup_rx_transfer>
    return;
 8004e2e:	e03a      	b.n	8004ea6 <i2c_lld_serve_interrupt+0xfa>
  }

  /* The following condition is true if a transfer phase has been completed.*/
  if ((isr & I2C_ISR_TC) != 0U) {
 8004e30:	683b      	ldr	r3, [r7, #0]
 8004e32:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004e36:	2b00      	cmp	r3, #0
 8004e38:	d035      	beq.n	8004ea6 <i2c_lld_serve_interrupt+0xfa>
    if (i2cp->state == I2C_ACTIVE_TX) {
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	781b      	ldrb	r3, [r3, #0]
 8004e3e:	2b03      	cmp	r3, #3
 8004e40:	d118      	bne.n	8004e74 <i2c_lld_serve_interrupt+0xc8>
      /* End of the transmit phase.*/

#if STM32_I2C_USE_DMA == TRUE
      /* Disabling TX DMA channel.*/
      i2c_lld_stop_tx_dma(i2cp);
 8004e42:	6878      	ldr	r0, [r7, #4]
 8004e44:	f7ff ff33 	bl	8004cae <i2c_lld_stop_tx_dma>
#endif

      /* Starting receive phase if necessary.*/
      if ((i2c_lld_get_rxbytes(i2cp)) > 0U) {
 8004e48:	6878      	ldr	r0, [r7, #4]
 8004e4a:	f7ff fede 	bl	8004c0a <i2c_lld_get_rxbytes>
 8004e4e:	4603      	mov	r3, r0
 8004e50:	2b00      	cmp	r3, #0
 8004e52:	d012      	beq.n	8004e7a <i2c_lld_serve_interrupt+0xce>
        /* Setting up the peripheral.*/
        i2c_lld_setup_rx_transfer(i2cp);
 8004e54:	6878      	ldr	r0, [r7, #4]
 8004e56:	f7ff ff4f 	bl	8004cf8 <i2c_lld_setup_rx_transfer>

#if STM32_I2C_USE_DMA == TRUE
        /* Enabling RX DMA.*/
        i2c_lld_start_rx_dma(i2cp);
 8004e5a:	6878      	ldr	r0, [r7, #4]
 8004e5c:	f7ff feef 	bl	8004c3e <i2c_lld_start_rx_dma>
        /* RX interrupt enabled.*/
        dp->CR1 |= I2C_CR1_RXIE;
#endif

        /* Starts the read operation.*/
        dp->CR2 |= I2C_CR2_START;
 8004e60:	68fb      	ldr	r3, [r7, #12]
 8004e62:	685b      	ldr	r3, [r3, #4]
 8004e64:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 8004e68:	68fb      	ldr	r3, [r7, #12]
 8004e6a:	605a      	str	r2, [r3, #4]

        /* State change.*/
        i2cp->state = I2C_ACTIVE_RX;
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	2204      	movs	r2, #4
 8004e70:	701a      	strb	r2, [r3, #0]

        /* Note, returning because the transaction is not over yet.*/
        return;
 8004e72:	e018      	b.n	8004ea6 <i2c_lld_serve_interrupt+0xfa>
    }
    else {
      /* End of the receive phase.*/
#if STM32_I2C_USE_DMA == TRUE
      /* Disabling RX DMA channel.*/
      i2c_lld_stop_rx_dma(i2cp);
 8004e74:	6878      	ldr	r0, [r7, #4]
 8004e76:	f7ff fef5 	bl	8004c64 <i2c_lld_stop_rx_dma>
#endif
    }

    /* Transaction finished sending the STOP.*/
    dp->CR2 |= I2C_CR2_STOP;
 8004e7a:	68fb      	ldr	r3, [r7, #12]
 8004e7c:	685b      	ldr	r3, [r3, #4]
 8004e7e:	f443 4280 	orr.w	r2, r3, #16384	; 0x4000
 8004e82:	68fb      	ldr	r3, [r7, #12]
 8004e84:	605a      	str	r2, [r3, #4]

    /* Make sure no more 'Transfer Complete' interrupts.*/
    dp->CR1 &= ~I2C_CR1_TCIE;
 8004e86:	68fb      	ldr	r3, [r7, #12]
 8004e88:	681b      	ldr	r3, [r3, #0]
 8004e8a:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 8004e8e:	68fb      	ldr	r3, [r7, #12]
 8004e90:	601a      	str	r2, [r3, #0]

    /* Normal transaction end.*/
    _i2c_wakeup_isr(i2cp);
 8004e92:	f7ff fea1 	bl	8004bd8 <osalSysLockFromISR>
 8004e96:	687b      	ldr	r3, [r7, #4]
 8004e98:	331c      	adds	r3, #28
 8004e9a:	2100      	movs	r1, #0
 8004e9c:	4618      	mov	r0, r3
 8004e9e:	f7ff fea7 	bl	8004bf0 <osalThreadResumeI>
 8004ea2:	f7ff fe9f 	bl	8004be4 <osalSysUnlockFromISR>
  }
}
 8004ea6:	3710      	adds	r7, #16
 8004ea8:	46bd      	mov	sp, r7
 8004eaa:	bd80      	pop	{r7, pc}

08004eac <i2c_lld_serve_error_interrupt>:
 * @param[in] i2cp      pointer to the @p I2CDriver object
 * @param[in] isr       content of the ISR register to be decoded
 *
 * @notapi
 */
static void i2c_lld_serve_error_interrupt(I2CDriver *i2cp, uint32_t isr) {
 8004eac:	b580      	push	{r7, lr}
 8004eae:	b082      	sub	sp, #8
 8004eb0:	af00      	add	r7, sp, #0
 8004eb2:	6078      	str	r0, [r7, #4]
 8004eb4:	6039      	str	r1, [r7, #0]

#if STM32_I2C_USE_DMA == TRUE
  /* Clears DMA interrupt flags just to be safe.*/
  i2c_lld_stop_rx_dma(i2cp);
 8004eb6:	6878      	ldr	r0, [r7, #4]
 8004eb8:	f7ff fed4 	bl	8004c64 <i2c_lld_stop_rx_dma>
  i2c_lld_stop_tx_dma(i2cp);
 8004ebc:	6878      	ldr	r0, [r7, #4]
 8004ebe:	f7ff fef6 	bl	8004cae <i2c_lld_stop_tx_dma>
#else
  /* Disabling RX and TX interrupts.*/
  i2cp->i2c->CR1 &= ~(I2C_CR1_TXIE | I2C_CR1_RXIE);
#endif

  if (isr & I2C_ISR_BERR)
 8004ec2:	683b      	ldr	r3, [r7, #0]
 8004ec4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004ec8:	2b00      	cmp	r3, #0
 8004eca:	d005      	beq.n	8004ed8 <i2c_lld_serve_error_interrupt+0x2c>
    i2cp->errors |= I2C_BUS_ERROR;
 8004ecc:	687b      	ldr	r3, [r7, #4]
 8004ece:	689b      	ldr	r3, [r3, #8]
 8004ed0:	f043 0201 	orr.w	r2, r3, #1
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	609a      	str	r2, [r3, #8]

  if (isr & I2C_ISR_ARLO)
 8004ed8:	683b      	ldr	r3, [r7, #0]
 8004eda:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004ede:	2b00      	cmp	r3, #0
 8004ee0:	d005      	beq.n	8004eee <i2c_lld_serve_error_interrupt+0x42>
    i2cp->errors |= I2C_ARBITRATION_LOST;
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	689b      	ldr	r3, [r3, #8]
 8004ee6:	f043 0202 	orr.w	r2, r3, #2
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	609a      	str	r2, [r3, #8]

  if (isr & I2C_ISR_OVR)
 8004eee:	683b      	ldr	r3, [r7, #0]
 8004ef0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004ef4:	2b00      	cmp	r3, #0
 8004ef6:	d005      	beq.n	8004f04 <i2c_lld_serve_error_interrupt+0x58>
    i2cp->errors |= I2C_OVERRUN;
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	689b      	ldr	r3, [r3, #8]
 8004efc:	f043 0208 	orr.w	r2, r3, #8
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	609a      	str	r2, [r3, #8]

  if (isr & I2C_ISR_TIMEOUT)
 8004f04:	683b      	ldr	r3, [r7, #0]
 8004f06:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004f0a:	2b00      	cmp	r3, #0
 8004f0c:	d005      	beq.n	8004f1a <i2c_lld_serve_error_interrupt+0x6e>
    i2cp->errors |= I2C_TIMEOUT;
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	689b      	ldr	r3, [r3, #8]
 8004f12:	f043 0220 	orr.w	r2, r3, #32
 8004f16:	687b      	ldr	r3, [r7, #4]
 8004f18:	609a      	str	r2, [r3, #8]

  /* If some error has been identified then wake the waiting thread.*/
  if (i2cp->errors != I2C_NO_ERROR)
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	689b      	ldr	r3, [r3, #8]
 8004f1e:	2b00      	cmp	r3, #0
 8004f20:	d00a      	beq.n	8004f38 <i2c_lld_serve_error_interrupt+0x8c>
    _i2c_wakeup_error_isr(i2cp);
 8004f22:	f7ff fe59 	bl	8004bd8 <osalSysLockFromISR>
 8004f26:	687b      	ldr	r3, [r7, #4]
 8004f28:	331c      	adds	r3, #28
 8004f2a:	f06f 0101 	mvn.w	r1, #1
 8004f2e:	4618      	mov	r0, r3
 8004f30:	f7ff fe5e 	bl	8004bf0 <osalThreadResumeI>
 8004f34:	f7ff fe56 	bl	8004be4 <osalSysUnlockFromISR>
}
 8004f38:	bf00      	nop
 8004f3a:	3708      	adds	r7, #8
 8004f3c:	46bd      	mov	sp, r7
 8004f3e:	bd80      	pop	{r7, pc}

08004f40 <VectorC4>:

  OSAL_IRQ_EPILOGUE();
}

#elif defined(STM32_I2C2_EVENT_HANDLER) && defined(STM32_I2C2_ERROR_HANDLER)
OSAL_IRQ_HANDLER(STM32_I2C2_EVENT_HANDLER) {
 8004f40:	b580      	push	{r7, lr}
 8004f42:	b082      	sub	sp, #8
 8004f44:	af00      	add	r7, sp, #0
  uint32_t isr = I2CD2.i2c->ISR;
 8004f46:	4b0d      	ldr	r3, [pc, #52]	; (8004f7c <VectorC4+0x3c>)
 8004f48:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004f4a:	699b      	ldr	r3, [r3, #24]
 8004f4c:	607b      	str	r3, [r7, #4]

  OSAL_IRQ_PROLOGUE();
 8004f4e:	480c      	ldr	r0, [pc, #48]	; (8004f80 <VectorC4+0x40>)
 8004f50:	f002 fe72 	bl	8007c38 <__trace_isr_enter>

  /* Clearing IRQ bits.*/
  I2CD2.i2c->ICR = isr & I2C_INT_MASK;
 8004f54:	4b09      	ldr	r3, [pc, #36]	; (8004f7c <VectorC4+0x3c>)
 8004f56:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004f58:	687a      	ldr	r2, [r7, #4]
 8004f5a:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8004f5e:	61da      	str	r2, [r3, #28]

  i2c_lld_serve_interrupt(&I2CD2, isr);
 8004f60:	6879      	ldr	r1, [r7, #4]
 8004f62:	4806      	ldr	r0, [pc, #24]	; (8004f7c <VectorC4+0x3c>)
 8004f64:	f7ff ff22 	bl	8004dac <i2c_lld_serve_interrupt>

  OSAL_IRQ_EPILOGUE();
 8004f68:	4805      	ldr	r0, [pc, #20]	; (8004f80 <VectorC4+0x40>)
 8004f6a:	f002 fe9f 	bl	8007cac <__trace_isr_leave>
 8004f6e:	f004 f9c9 	bl	8009304 <__port_irq_epilogue>
}
 8004f72:	bf00      	nop
 8004f74:	3708      	adds	r7, #8
 8004f76:	46bd      	mov	sp, r7
 8004f78:	bd80      	pop	{r7, pc}
 8004f7a:	bf00      	nop
 8004f7c:	240007f0 	.word	0x240007f0
 8004f80:	080101cc 	.word	0x080101cc

08004f84 <VectorC8>:

OSAL_IRQ_HANDLER(STM32_I2C2_ERROR_HANDLER) {
 8004f84:	b580      	push	{r7, lr}
 8004f86:	b082      	sub	sp, #8
 8004f88:	af00      	add	r7, sp, #0
  uint32_t isr = I2CD2.i2c->ISR;
 8004f8a:	4b0d      	ldr	r3, [pc, #52]	; (8004fc0 <VectorC8+0x3c>)
 8004f8c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004f8e:	699b      	ldr	r3, [r3, #24]
 8004f90:	607b      	str	r3, [r7, #4]

  OSAL_IRQ_PROLOGUE();
 8004f92:	480c      	ldr	r0, [pc, #48]	; (8004fc4 <VectorC8+0x40>)
 8004f94:	f002 fe50 	bl	8007c38 <__trace_isr_enter>

  /* Clearing IRQ bits.*/
  I2CD2.i2c->ICR = isr & I2C_ERROR_MASK;
 8004f98:	4b09      	ldr	r3, [pc, #36]	; (8004fc0 <VectorC8+0x3c>)
 8004f9a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004f9c:	687a      	ldr	r2, [r7, #4]
 8004f9e:	f402 527c 	and.w	r2, r2, #16128	; 0x3f00
 8004fa2:	61da      	str	r2, [r3, #28]

  i2c_lld_serve_error_interrupt(&I2CD2, isr);
 8004fa4:	6879      	ldr	r1, [r7, #4]
 8004fa6:	4806      	ldr	r0, [pc, #24]	; (8004fc0 <VectorC8+0x3c>)
 8004fa8:	f7ff ff80 	bl	8004eac <i2c_lld_serve_error_interrupt>

  OSAL_IRQ_EPILOGUE();
 8004fac:	4805      	ldr	r0, [pc, #20]	; (8004fc4 <VectorC8+0x40>)
 8004fae:	f002 fe7d 	bl	8007cac <__trace_isr_leave>
 8004fb2:	f004 f9a7 	bl	8009304 <__port_irq_epilogue>
}
 8004fb6:	bf00      	nop
 8004fb8:	3708      	adds	r7, #8
 8004fba:	46bd      	mov	sp, r7
 8004fbc:	bd80      	pop	{r7, pc}
 8004fbe:	bf00      	nop
 8004fc0:	240007f0 	.word	0x240007f0
 8004fc4:	080101d8 	.word	0x080101d8

08004fc8 <i2c_lld_init>:
/**
 * @brief   Low level I2C driver initialization.
 *
 * @notapi
 */
void i2c_lld_init(void) {
 8004fc8:	b580      	push	{r7, lr}
 8004fca:	af00      	add	r7, sp, #0
#error "I2C1 interrupt numbers not defined"
#endif
#endif /* STM32_I2C_USE_I2C1 */

#if STM32_I2C_USE_I2C2
  i2cObjectInit(&I2CD2);
 8004fcc:	480c      	ldr	r0, [pc, #48]	; (8005000 <i2c_lld_init+0x38>)
 8004fce:	f7fc fd56 	bl	8001a7e <i2cObjectInit>
  I2CD2.thread  = NULL;
 8004fd2:	4b0b      	ldr	r3, [pc, #44]	; (8005000 <i2c_lld_init+0x38>)
 8004fd4:	2200      	movs	r2, #0
 8004fd6:	61da      	str	r2, [r3, #28]
  I2CD2.i2c     = I2C2;
 8004fd8:	4b09      	ldr	r3, [pc, #36]	; (8005000 <i2c_lld_init+0x38>)
 8004fda:	4a0a      	ldr	r2, [pc, #40]	; (8005004 <i2c_lld_init+0x3c>)
 8004fdc:	639a      	str	r2, [r3, #56]	; 0x38
#if STM32_I2C_USE_DMA == TRUE
#if defined(STM32_I2C_DMA_REQUIRED) && defined(STM32_I2C_BDMA_REQUIRED)
  I2CD2.is_bdma = false;
#endif
  I2CD2.rx.dma  = NULL;
 8004fde:	4b08      	ldr	r3, [pc, #32]	; (8005000 <i2c_lld_init+0x38>)
 8004fe0:	2200      	movs	r2, #0
 8004fe2:	631a      	str	r2, [r3, #48]	; 0x30
  I2CD2.tx.dma  = NULL;
 8004fe4:	4b06      	ldr	r3, [pc, #24]	; (8005000 <i2c_lld_init+0x38>)
 8004fe6:	2200      	movs	r2, #0
 8004fe8:	635a      	str	r2, [r3, #52]	; 0x34
#endif
#if defined(STM32_I2C2_GLOBAL_NUMBER) || defined(__DOXYGEN__)
      nvicEnableVector(STM32_I2C2_GLOBAL_NUMBER, STM32_I2C_I2C2_IRQ_PRIORITY);
#elif defined(STM32_I2C2_EVENT_NUMBER) && defined(STM32_I2C2_ERROR_NUMBER)
      nvicEnableVector(STM32_I2C2_EVENT_NUMBER, STM32_I2C_I2C2_IRQ_PRIORITY);
 8004fea:	2105      	movs	r1, #5
 8004fec:	2021      	movs	r0, #33	; 0x21
 8004fee:	f7fd fc6d 	bl	80028cc <nvicEnableVector>
      nvicEnableVector(STM32_I2C2_ERROR_NUMBER, STM32_I2C_I2C2_IRQ_PRIORITY);
 8004ff2:	2105      	movs	r1, #5
 8004ff4:	2022      	movs	r0, #34	; 0x22
 8004ff6:	f7fd fc69 	bl	80028cc <nvicEnableVector>
      nvicEnableVector(STM32_I2C5_ERROR_NUMBER, STM32_I2C_I2C5_IRQ_PRIORITY);
#else
#error "I2C5 interrupt numbers not defined"
#endif
#endif /* STM32_I2C_USE_I2C5 */
}
 8004ffa:	bf00      	nop
 8004ffc:	bd80      	pop	{r7, pc}
 8004ffe:	bf00      	nop
 8005000:	240007f0 	.word	0x240007f0
 8005004:	40005800 	.word	0x40005800

08005008 <chSysLockFromISR>:
static inline void chSysLockFromISR(void) {
 8005008:	b480      	push	{r7}
 800500a:	b083      	sub	sp, #12
 800500c:	af00      	add	r7, sp, #0
 800500e:	2330      	movs	r3, #48	; 0x30
 8005010:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 8005012:	687b      	ldr	r3, [r7, #4]
 8005014:	f383 8811 	msr	BASEPRI, r3
}
 8005018:	bf00      	nop
}
 800501a:	bf00      	nop
}
 800501c:	bf00      	nop
}
 800501e:	bf00      	nop
 8005020:	370c      	adds	r7, #12
 8005022:	46bd      	mov	sp, r7
 8005024:	bc80      	pop	{r7}
 8005026:	4770      	bx	lr

08005028 <chSysUnlockFromISR>:
static inline void chSysUnlockFromISR(void) {
 8005028:	b480      	push	{r7}
 800502a:	b083      	sub	sp, #12
 800502c:	af00      	add	r7, sp, #0
 800502e:	2300      	movs	r3, #0
 8005030:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	f383 8811 	msr	BASEPRI, r3
}
 8005038:	bf00      	nop
}
 800503a:	bf00      	nop
}
 800503c:	bf00      	nop
}
 800503e:	bf00      	nop
 8005040:	370c      	adds	r7, #12
 8005042:	46bd      	mov	sp, r7
 8005044:	bc80      	pop	{r7}
 8005046:	4770      	bx	lr

08005048 <osalSysLockFromISR>:
static inline void osalSysLockFromISR(void) {
 8005048:	b580      	push	{r7, lr}
 800504a:	af00      	add	r7, sp, #0
  chSysLockFromISR();
 800504c:	f7ff ffdc 	bl	8005008 <chSysLockFromISR>
}
 8005050:	bf00      	nop
 8005052:	bd80      	pop	{r7, pc}

08005054 <osalSysUnlockFromISR>:
static inline void osalSysUnlockFromISR(void) {
 8005054:	b580      	push	{r7, lr}
 8005056:	af00      	add	r7, sp, #0
  chSysUnlockFromISR();
 8005058:	f7ff ffe6 	bl	8005028 <chSysUnlockFromISR>
}
 800505c:	bf00      	nop
 800505e:	bd80      	pop	{r7, pc}

08005060 <osalSysPolledDelayX>:
static inline void osalSysPolledDelayX(rtcnt_t cycles) {
 8005060:	b580      	push	{r7, lr}
 8005062:	b082      	sub	sp, #8
 8005064:	af00      	add	r7, sp, #0
 8005066:	6078      	str	r0, [r7, #4]
  chSysPolledDelayX(cycles);
 8005068:	6878      	ldr	r0, [r7, #4]
 800506a:	f002 fcdb 	bl	8007a24 <chSysPolledDelayX>
}
 800506e:	bf00      	nop
 8005070:	3708      	adds	r7, #8
 8005072:	46bd      	mov	sp, r7
 8005074:	bd80      	pop	{r7, pc}

08005076 <otg_disable_ep>:
  /* Wait AHB idle condition again.*/
  while ((otgp->GRSTCTL & GRSTCTL_AHBIDL) == 0)
    ;
}

static void otg_disable_ep(USBDriver *usbp) {
 8005076:	b480      	push	{r7}
 8005078:	b085      	sub	sp, #20
 800507a:	af00      	add	r7, sp, #0
 800507c:	6078      	str	r0, [r7, #4]
  stm32_otg_t *otgp = usbp->otg;
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005084:	60bb      	str	r3, [r7, #8]
  unsigned i;

  for (i = 0; i <= usbp->otgparams->num_endpoints; i++) {
 8005086:	2300      	movs	r3, #0
 8005088:	60fb      	str	r3, [r7, #12]
 800508a:	e040      	b.n	800510e <otg_disable_ep+0x98>

    if ((otgp->ie[i].DIEPCTL & DIEPCTL_EPENA) != 0U) {
 800508c:	68ba      	ldr	r2, [r7, #8]
 800508e:	68fb      	ldr	r3, [r7, #12]
 8005090:	3348      	adds	r3, #72	; 0x48
 8005092:	015b      	lsls	r3, r3, #5
 8005094:	4413      	add	r3, r2
 8005096:	681b      	ldr	r3, [r3, #0]
 8005098:	2b00      	cmp	r3, #0
 800509a:	da0d      	bge.n	80050b8 <otg_disable_ep+0x42>
      otgp->ie[i].DIEPCTL |= DIEPCTL_EPDIS;
 800509c:	68ba      	ldr	r2, [r7, #8]
 800509e:	68fb      	ldr	r3, [r7, #12]
 80050a0:	3348      	adds	r3, #72	; 0x48
 80050a2:	015b      	lsls	r3, r3, #5
 80050a4:	4413      	add	r3, r2
 80050a6:	681b      	ldr	r3, [r3, #0]
 80050a8:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 80050ac:	68b9      	ldr	r1, [r7, #8]
 80050ae:	68fb      	ldr	r3, [r7, #12]
 80050b0:	3348      	adds	r3, #72	; 0x48
 80050b2:	015b      	lsls	r3, r3, #5
 80050b4:	440b      	add	r3, r1
 80050b6:	601a      	str	r2, [r3, #0]
    }

    if ((otgp->oe[i].DOEPCTL & DIEPCTL_EPENA) != 0U) {
 80050b8:	68ba      	ldr	r2, [r7, #8]
 80050ba:	68fb      	ldr	r3, [r7, #12]
 80050bc:	3358      	adds	r3, #88	; 0x58
 80050be:	015b      	lsls	r3, r3, #5
 80050c0:	4413      	add	r3, r2
 80050c2:	681b      	ldr	r3, [r3, #0]
 80050c4:	2b00      	cmp	r3, #0
 80050c6:	da0d      	bge.n	80050e4 <otg_disable_ep+0x6e>
      otgp->oe[i].DOEPCTL |= DIEPCTL_EPDIS;
 80050c8:	68ba      	ldr	r2, [r7, #8]
 80050ca:	68fb      	ldr	r3, [r7, #12]
 80050cc:	3358      	adds	r3, #88	; 0x58
 80050ce:	015b      	lsls	r3, r3, #5
 80050d0:	4413      	add	r3, r2
 80050d2:	681b      	ldr	r3, [r3, #0]
 80050d4:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 80050d8:	68b9      	ldr	r1, [r7, #8]
 80050da:	68fb      	ldr	r3, [r7, #12]
 80050dc:	3358      	adds	r3, #88	; 0x58
 80050de:	015b      	lsls	r3, r3, #5
 80050e0:	440b      	add	r3, r1
 80050e2:	601a      	str	r2, [r3, #0]
    }

    otgp->ie[i].DIEPINT = 0xFFFFFFFF;
 80050e4:	68ba      	ldr	r2, [r7, #8]
 80050e6:	68fb      	ldr	r3, [r7, #12]
 80050e8:	015b      	lsls	r3, r3, #5
 80050ea:	4413      	add	r3, r2
 80050ec:	f603 1308 	addw	r3, r3, #2312	; 0x908
 80050f0:	f04f 32ff 	mov.w	r2, #4294967295
 80050f4:	601a      	str	r2, [r3, #0]
    otgp->oe[i].DOEPINT = 0xFFFFFFFF;
 80050f6:	68ba      	ldr	r2, [r7, #8]
 80050f8:	68fb      	ldr	r3, [r7, #12]
 80050fa:	015b      	lsls	r3, r3, #5
 80050fc:	4413      	add	r3, r2
 80050fe:	f603 3308 	addw	r3, r3, #2824	; 0xb08
 8005102:	f04f 32ff 	mov.w	r2, #4294967295
 8005106:	601a      	str	r2, [r3, #0]
  for (i = 0; i <= usbp->otgparams->num_endpoints; i++) {
 8005108:	68fb      	ldr	r3, [r7, #12]
 800510a:	3301      	adds	r3, #1
 800510c:	60fb      	str	r3, [r7, #12]
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005114:	689b      	ldr	r3, [r3, #8]
 8005116:	68fa      	ldr	r2, [r7, #12]
 8005118:	429a      	cmp	r2, r3
 800511a:	d9b7      	bls.n	800508c <otg_disable_ep+0x16>
  }
  otgp->DAINTMSK = DAINTMSK_OEPM(0) | DAINTMSK_IEPM(0);
 800511c:	68bb      	ldr	r3, [r7, #8]
 800511e:	f04f 1201 	mov.w	r2, #65537	; 0x10001
 8005122:	f8c3 281c 	str.w	r2, [r3, #2076]	; 0x81c
}
 8005126:	bf00      	nop
 8005128:	3714      	adds	r7, #20
 800512a:	46bd      	mov	sp, r7
 800512c:	bc80      	pop	{r7}
 800512e:	4770      	bx	lr

08005130 <otg_enable_ep>:

static void otg_enable_ep(USBDriver *usbp) {
 8005130:	b480      	push	{r7}
 8005132:	b085      	sub	sp, #20
 8005134:	af00      	add	r7, sp, #0
 8005136:	6078      	str	r0, [r7, #4]
  stm32_otg_t *otgp = usbp->otg;
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800513e:	60bb      	str	r3, [r7, #8]
  unsigned i;

  for (i = 0; i <= usbp->otgparams->num_endpoints; i++) {
 8005140:	2300      	movs	r3, #0
 8005142:	60fb      	str	r3, [r7, #12]
 8005144:	e02b      	b.n	800519e <otg_enable_ep+0x6e>
    if (usbp->epc[i]->out_state != NULL) {
 8005146:	687a      	ldr	r2, [r7, #4]
 8005148:	68fb      	ldr	r3, [r7, #12]
 800514a:	3302      	adds	r3, #2
 800514c:	009b      	lsls	r3, r3, #2
 800514e:	4413      	add	r3, r2
 8005150:	685b      	ldr	r3, [r3, #4]
 8005152:	699b      	ldr	r3, [r3, #24]
 8005154:	2b00      	cmp	r3, #0
 8005156:	d00b      	beq.n	8005170 <otg_enable_ep+0x40>
      otgp->DAINTMSK |= DAINTMSK_OEPM(i);
 8005158:	68bb      	ldr	r3, [r7, #8]
 800515a:	f8d3 281c 	ldr.w	r2, [r3, #2076]	; 0x81c
 800515e:	68fb      	ldr	r3, [r7, #12]
 8005160:	3310      	adds	r3, #16
 8005162:	2101      	movs	r1, #1
 8005164:	fa01 f303 	lsl.w	r3, r1, r3
 8005168:	431a      	orrs	r2, r3
 800516a:	68bb      	ldr	r3, [r7, #8]
 800516c:	f8c3 281c 	str.w	r2, [r3, #2076]	; 0x81c
    }
    if (usbp->epc[i]->in_state != NULL) {
 8005170:	687a      	ldr	r2, [r7, #4]
 8005172:	68fb      	ldr	r3, [r7, #12]
 8005174:	3302      	adds	r3, #2
 8005176:	009b      	lsls	r3, r3, #2
 8005178:	4413      	add	r3, r2
 800517a:	685b      	ldr	r3, [r3, #4]
 800517c:	695b      	ldr	r3, [r3, #20]
 800517e:	2b00      	cmp	r3, #0
 8005180:	d00a      	beq.n	8005198 <otg_enable_ep+0x68>
      otgp->DAINTMSK |= DAINTMSK_IEPM(i);
 8005182:	68bb      	ldr	r3, [r7, #8]
 8005184:	f8d3 281c 	ldr.w	r2, [r3, #2076]	; 0x81c
 8005188:	2101      	movs	r1, #1
 800518a:	68fb      	ldr	r3, [r7, #12]
 800518c:	fa01 f303 	lsl.w	r3, r1, r3
 8005190:	431a      	orrs	r2, r3
 8005192:	68bb      	ldr	r3, [r7, #8]
 8005194:	f8c3 281c 	str.w	r2, [r3, #2076]	; 0x81c
  for (i = 0; i <= usbp->otgparams->num_endpoints; i++) {
 8005198:	68fb      	ldr	r3, [r7, #12]
 800519a:	3301      	adds	r3, #1
 800519c:	60fb      	str	r3, [r7, #12]
 800519e:	687b      	ldr	r3, [r7, #4]
 80051a0:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80051a4:	689b      	ldr	r3, [r3, #8]
 80051a6:	68fa      	ldr	r2, [r7, #12]
 80051a8:	429a      	cmp	r2, r3
 80051aa:	d9cc      	bls.n	8005146 <otg_enable_ep+0x16>
    }
  }
}
 80051ac:	bf00      	nop
 80051ae:	bf00      	nop
 80051b0:	3714      	adds	r7, #20
 80051b2:	46bd      	mov	sp, r7
 80051b4:	bc80      	pop	{r7}
 80051b6:	4770      	bx	lr

080051b8 <otg_rxfifo_flush>:

static void otg_rxfifo_flush(USBDriver *usbp) {
 80051b8:	b580      	push	{r7, lr}
 80051ba:	b084      	sub	sp, #16
 80051bc:	af00      	add	r7, sp, #0
 80051be:	6078      	str	r0, [r7, #4]
  stm32_otg_t *otgp = usbp->otg;
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80051c6:	60fb      	str	r3, [r7, #12]

  otgp->GRSTCTL = GRSTCTL_RXFFLSH;
 80051c8:	68fb      	ldr	r3, [r7, #12]
 80051ca:	2210      	movs	r2, #16
 80051cc:	611a      	str	r2, [r3, #16]
  while ((otgp->GRSTCTL & GRSTCTL_RXFFLSH) != 0)
 80051ce:	bf00      	nop
 80051d0:	68fb      	ldr	r3, [r7, #12]
 80051d2:	691b      	ldr	r3, [r3, #16]
 80051d4:	f003 0310 	and.w	r3, r3, #16
 80051d8:	2b00      	cmp	r3, #0
 80051da:	d1f9      	bne.n	80051d0 <otg_rxfifo_flush+0x18>
    ;
  /* Wait for 3 PHY Clocks.*/
  osalSysPolledDelayX(18);
 80051dc:	2012      	movs	r0, #18
 80051de:	f7ff ff3f 	bl	8005060 <osalSysPolledDelayX>
}
 80051e2:	bf00      	nop
 80051e4:	3710      	adds	r7, #16
 80051e6:	46bd      	mov	sp, r7
 80051e8:	bd80      	pop	{r7, pc}

080051ea <otg_txfifo_flush>:

static void otg_txfifo_flush(USBDriver *usbp, uint32_t fifo) {
 80051ea:	b580      	push	{r7, lr}
 80051ec:	b084      	sub	sp, #16
 80051ee:	af00      	add	r7, sp, #0
 80051f0:	6078      	str	r0, [r7, #4]
 80051f2:	6039      	str	r1, [r7, #0]
  stm32_otg_t *otgp = usbp->otg;
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80051fa:	60fb      	str	r3, [r7, #12]

  otgp->GRSTCTL = GRSTCTL_TXFNUM(fifo) | GRSTCTL_TXFFLSH;
 80051fc:	683b      	ldr	r3, [r7, #0]
 80051fe:	019b      	lsls	r3, r3, #6
 8005200:	f043 0220 	orr.w	r2, r3, #32
 8005204:	68fb      	ldr	r3, [r7, #12]
 8005206:	611a      	str	r2, [r3, #16]
  while ((otgp->GRSTCTL & GRSTCTL_TXFFLSH) != 0)
 8005208:	bf00      	nop
 800520a:	68fb      	ldr	r3, [r7, #12]
 800520c:	691b      	ldr	r3, [r3, #16]
 800520e:	f003 0320 	and.w	r3, r3, #32
 8005212:	2b00      	cmp	r3, #0
 8005214:	d1f9      	bne.n	800520a <otg_txfifo_flush+0x20>
    ;
  /* Wait for 3 PHY Clocks.*/
  osalSysPolledDelayX(18);
 8005216:	2012      	movs	r0, #18
 8005218:	f7ff ff22 	bl	8005060 <osalSysPolledDelayX>
}
 800521c:	bf00      	nop
 800521e:	3710      	adds	r7, #16
 8005220:	46bd      	mov	sp, r7
 8005222:	bd80      	pop	{r7, pc}

08005224 <otg_ram_reset>:
 *
 * @param[in] usbp      pointer to the @p USBDriver object
 *
 * @notapi
 */
static void otg_ram_reset(USBDriver *usbp) {
 8005224:	b480      	push	{r7}
 8005226:	b083      	sub	sp, #12
 8005228:	af00      	add	r7, sp, #0
 800522a:	6078      	str	r0, [r7, #4]

  usbp->pmnext = usbp->otgparams->rx_fifo_size;
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005232:	681a      	ldr	r2, [r3, #0]
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
}
 800523a:	bf00      	nop
 800523c:	370c      	adds	r7, #12
 800523e:	46bd      	mov	sp, r7
 8005240:	bc80      	pop	{r7}
 8005242:	4770      	bx	lr

08005244 <otg_ram_alloc>:
 * @param[in] usbp      pointer to the @p USBDriver object
 * @param[in] size      size of the packet buffer to allocate in words
 *
 * @notapi
 */
static uint32_t otg_ram_alloc(USBDriver *usbp, size_t size) {
 8005244:	b480      	push	{r7}
 8005246:	b085      	sub	sp, #20
 8005248:	af00      	add	r7, sp, #0
 800524a:	6078      	str	r0, [r7, #4]
 800524c:	6039      	str	r1, [r7, #0]
  uint32_t next;

  next = usbp->pmnext;
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8005254:	60fb      	str	r3, [r7, #12]
  usbp->pmnext += size;
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	f8d3 2098 	ldr.w	r2, [r3, #152]	; 0x98
 800525c:	683b      	ldr	r3, [r7, #0]
 800525e:	441a      	add	r2, r3
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
  osalDbgAssert(usbp->pmnext <= usbp->otgparams->otg_ram_size,
                "OTG FIFO memory overflow");
  return next;
 8005266:	68fb      	ldr	r3, [r7, #12]
}
 8005268:	4618      	mov	r0, r3
 800526a:	3714      	adds	r7, #20
 800526c:	46bd      	mov	sp, r7
 800526e:	bc80      	pop	{r7}
 8005270:	4770      	bx	lr

08005272 <otg_fifo_write_from_buffer>:
 *
 * @notapi
 */
static void otg_fifo_write_from_buffer(volatile uint32_t *fifop,
                                       const uint8_t *buf,
                                       size_t n) {
 8005272:	b480      	push	{r7}
 8005274:	b085      	sub	sp, #20
 8005276:	af00      	add	r7, sp, #0
 8005278:	60f8      	str	r0, [r7, #12]
 800527a:	60b9      	str	r1, [r7, #8]
 800527c:	607a      	str	r2, [r7, #4]

  osalDbgAssert(n > 0, "is zero");

  while (true) {
    *fifop = *((uint32_t *)buf);
 800527e:	68bb      	ldr	r3, [r7, #8]
 8005280:	681a      	ldr	r2, [r3, #0]
 8005282:	68fb      	ldr	r3, [r7, #12]
 8005284:	601a      	str	r2, [r3, #0]
    if (n <= 4) {
 8005286:	687b      	ldr	r3, [r7, #4]
 8005288:	2b04      	cmp	r3, #4
 800528a:	d906      	bls.n	800529a <otg_fifo_write_from_buffer+0x28>
      break;
    }
    n -= 4;
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	3b04      	subs	r3, #4
 8005290:	607b      	str	r3, [r7, #4]
    buf += 4;
 8005292:	68bb      	ldr	r3, [r7, #8]
 8005294:	3304      	adds	r3, #4
 8005296:	60bb      	str	r3, [r7, #8]
    *fifop = *((uint32_t *)buf);
 8005298:	e7f1      	b.n	800527e <otg_fifo_write_from_buffer+0xc>
      break;
 800529a:	bf00      	nop
  }
}
 800529c:	bf00      	nop
 800529e:	3714      	adds	r7, #20
 80052a0:	46bd      	mov	sp, r7
 80052a2:	bc80      	pop	{r7}
 80052a4:	4770      	bx	lr

080052a6 <otg_fifo_read_to_buffer>:
 * @notapi
 */
static void otg_fifo_read_to_buffer(volatile uint32_t *fifop,
                                    uint8_t *buf,
                                    size_t n,
                                    size_t max) {
 80052a6:	b480      	push	{r7}
 80052a8:	b087      	sub	sp, #28
 80052aa:	af00      	add	r7, sp, #0
 80052ac:	60f8      	str	r0, [r7, #12]
 80052ae:	60b9      	str	r1, [r7, #8]
 80052b0:	607a      	str	r2, [r7, #4]
 80052b2:	603b      	str	r3, [r7, #0]
  uint32_t w = 0;
 80052b4:	2300      	movs	r3, #0
 80052b6:	617b      	str	r3, [r7, #20]
  size_t i = 0;
 80052b8:	2300      	movs	r3, #0
 80052ba:	613b      	str	r3, [r7, #16]

  while (i < n) {
 80052bc:	e017      	b.n	80052ee <otg_fifo_read_to_buffer+0x48>
    if ((i & 3) == 0) {
 80052be:	693b      	ldr	r3, [r7, #16]
 80052c0:	f003 0303 	and.w	r3, r3, #3
 80052c4:	2b00      	cmp	r3, #0
 80052c6:	d102      	bne.n	80052ce <otg_fifo_read_to_buffer+0x28>
      w = *fifop;
 80052c8:	68fb      	ldr	r3, [r7, #12]
 80052ca:	681b      	ldr	r3, [r3, #0]
 80052cc:	617b      	str	r3, [r7, #20]
    }
    if (i < max) {
 80052ce:	693a      	ldr	r2, [r7, #16]
 80052d0:	683b      	ldr	r3, [r7, #0]
 80052d2:	429a      	cmp	r2, r3
 80052d4:	d208      	bcs.n	80052e8 <otg_fifo_read_to_buffer+0x42>
      *buf++ = (uint8_t)w;
 80052d6:	68bb      	ldr	r3, [r7, #8]
 80052d8:	1c5a      	adds	r2, r3, #1
 80052da:	60ba      	str	r2, [r7, #8]
 80052dc:	697a      	ldr	r2, [r7, #20]
 80052de:	b2d2      	uxtb	r2, r2
 80052e0:	701a      	strb	r2, [r3, #0]
      w >>= 8;
 80052e2:	697b      	ldr	r3, [r7, #20]
 80052e4:	0a1b      	lsrs	r3, r3, #8
 80052e6:	617b      	str	r3, [r7, #20]
    }
    i++;
 80052e8:	693b      	ldr	r3, [r7, #16]
 80052ea:	3301      	adds	r3, #1
 80052ec:	613b      	str	r3, [r7, #16]
  while (i < n) {
 80052ee:	693a      	ldr	r2, [r7, #16]
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	429a      	cmp	r2, r3
 80052f4:	d3e3      	bcc.n	80052be <otg_fifo_read_to_buffer+0x18>
  }
}
 80052f6:	bf00      	nop
 80052f8:	bf00      	nop
 80052fa:	371c      	adds	r7, #28
 80052fc:	46bd      	mov	sp, r7
 80052fe:	bc80      	pop	{r7}
 8005300:	4770      	bx	lr

08005302 <otg_rxfifo_handler>:
 *
 * @param[in] usbp      pointer to the @p USBDriver object
 *
 * @notapi
 */
static void otg_rxfifo_handler(USBDriver *usbp) {
 8005302:	b580      	push	{r7, lr}
 8005304:	b086      	sub	sp, #24
 8005306:	af00      	add	r7, sp, #0
 8005308:	6078      	str	r0, [r7, #4]
  uint32_t sts, ep;
  size_t n, max;

  /* Popping the event word out of the RX FIFO.*/
  sts = usbp->otg->GRXSTSP;
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005310:	6a1b      	ldr	r3, [r3, #32]
 8005312:	617b      	str	r3, [r7, #20]

  /* Event details.*/
  n  = (size_t)((sts & GRXSTSP_BCNT_MASK) >> GRXSTSP_BCNT_OFF);
 8005314:	697b      	ldr	r3, [r7, #20]
 8005316:	091b      	lsrs	r3, r3, #4
 8005318:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800531c:	613b      	str	r3, [r7, #16]
  ep = (sts & GRXSTSP_EPNUM_MASK) >> GRXSTSP_EPNUM_OFF;
 800531e:	697b      	ldr	r3, [r7, #20]
 8005320:	f003 030f 	and.w	r3, r3, #15
 8005324:	60fb      	str	r3, [r7, #12]

  switch (sts & GRXSTSP_PKTSTS_MASK) {
 8005326:	697b      	ldr	r3, [r7, #20]
 8005328:	f403 13f0 	and.w	r3, r3, #1966080	; 0x1e0000
 800532c:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 8005330:	d01b      	beq.n	800536a <otg_rxfifo_handler+0x68>
 8005332:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 8005336:	f200 809a 	bhi.w	800546e <otg_rxfifo_handler+0x16c>
 800533a:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 800533e:	f000 8098 	beq.w	8005472 <otg_rxfifo_handler+0x170>
 8005342:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8005346:	f200 8092 	bhi.w	800546e <otg_rxfifo_handler+0x16c>
 800534a:	f5b3 2fc0 	cmp.w	r3, #393216	; 0x60000
 800534e:	f000 8092 	beq.w	8005476 <otg_rxfifo_handler+0x174>
 8005352:	f5b3 2fc0 	cmp.w	r3, #393216	; 0x60000
 8005356:	f200 808a 	bhi.w	800546e <otg_rxfifo_handler+0x16c>
 800535a:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 800535e:	f000 808c 	beq.w	800547a <otg_rxfifo_handler+0x178>
 8005362:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8005366:	d011      	beq.n	800538c <otg_rxfifo_handler+0x8a>
  case GRXSTSP_OUT_COMP:
    break;
  case GRXSTSP_OUT_GLOBAL_NAK:
    break;
  default:
    break;
 8005368:	e081      	b.n	800546e <otg_rxfifo_handler+0x16c>
    otg_fifo_read_to_buffer(usbp->otg->FIFO[0], usbp->epc[ep]->setup_buf,
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005370:	f503 5080 	add.w	r0, r3, #4096	; 0x1000
 8005374:	687a      	ldr	r2, [r7, #4]
 8005376:	68fb      	ldr	r3, [r7, #12]
 8005378:	3302      	adds	r3, #2
 800537a:	009b      	lsls	r3, r3, #2
 800537c:	4413      	add	r3, r2
 800537e:	685b      	ldr	r3, [r3, #4]
 8005380:	6a19      	ldr	r1, [r3, #32]
 8005382:	2308      	movs	r3, #8
 8005384:	693a      	ldr	r2, [r7, #16]
 8005386:	f7ff ff8e 	bl	80052a6 <otg_fifo_read_to_buffer>
    break;
 800538a:	e077      	b.n	800547c <otg_rxfifo_handler+0x17a>
    max = usbp->epc[ep]->out_state->rxsize - usbp->epc[ep]->out_state->rxcnt;
 800538c:	687a      	ldr	r2, [r7, #4]
 800538e:	68fb      	ldr	r3, [r7, #12]
 8005390:	3302      	adds	r3, #2
 8005392:	009b      	lsls	r3, r3, #2
 8005394:	4413      	add	r3, r2
 8005396:	685b      	ldr	r3, [r3, #4]
 8005398:	699b      	ldr	r3, [r3, #24]
 800539a:	681a      	ldr	r2, [r3, #0]
 800539c:	6879      	ldr	r1, [r7, #4]
 800539e:	68fb      	ldr	r3, [r7, #12]
 80053a0:	3302      	adds	r3, #2
 80053a2:	009b      	lsls	r3, r3, #2
 80053a4:	440b      	add	r3, r1
 80053a6:	685b      	ldr	r3, [r3, #4]
 80053a8:	699b      	ldr	r3, [r3, #24]
 80053aa:	685b      	ldr	r3, [r3, #4]
 80053ac:	1ad3      	subs	r3, r2, r3
 80053ae:	60bb      	str	r3, [r7, #8]
    otg_fifo_read_to_buffer(usbp->otg->FIFO[0],
 80053b0:	687b      	ldr	r3, [r7, #4]
 80053b2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80053b6:	f503 5080 	add.w	r0, r3, #4096	; 0x1000
                            usbp->epc[ep]->out_state->rxbuf,
 80053ba:	687a      	ldr	r2, [r7, #4]
 80053bc:	68fb      	ldr	r3, [r7, #12]
 80053be:	3302      	adds	r3, #2
 80053c0:	009b      	lsls	r3, r3, #2
 80053c2:	4413      	add	r3, r2
 80053c4:	685b      	ldr	r3, [r3, #4]
 80053c6:	699b      	ldr	r3, [r3, #24]
    otg_fifo_read_to_buffer(usbp->otg->FIFO[0],
 80053c8:	6899      	ldr	r1, [r3, #8]
 80053ca:	68bb      	ldr	r3, [r7, #8]
 80053cc:	693a      	ldr	r2, [r7, #16]
 80053ce:	f7ff ff6a 	bl	80052a6 <otg_fifo_read_to_buffer>
    if (n < max) {
 80053d2:	693a      	ldr	r2, [r7, #16]
 80053d4:	68bb      	ldr	r3, [r7, #8]
 80053d6:	429a      	cmp	r2, r3
 80053d8:	d224      	bcs.n	8005424 <otg_rxfifo_handler+0x122>
      usbp->epc[ep]->out_state->rxbuf += n;
 80053da:	687a      	ldr	r2, [r7, #4]
 80053dc:	68fb      	ldr	r3, [r7, #12]
 80053de:	3302      	adds	r3, #2
 80053e0:	009b      	lsls	r3, r3, #2
 80053e2:	4413      	add	r3, r2
 80053e4:	685b      	ldr	r3, [r3, #4]
 80053e6:	699b      	ldr	r3, [r3, #24]
 80053e8:	6899      	ldr	r1, [r3, #8]
 80053ea:	687a      	ldr	r2, [r7, #4]
 80053ec:	68fb      	ldr	r3, [r7, #12]
 80053ee:	3302      	adds	r3, #2
 80053f0:	009b      	lsls	r3, r3, #2
 80053f2:	4413      	add	r3, r2
 80053f4:	685b      	ldr	r3, [r3, #4]
 80053f6:	699b      	ldr	r3, [r3, #24]
 80053f8:	693a      	ldr	r2, [r7, #16]
 80053fa:	440a      	add	r2, r1
 80053fc:	609a      	str	r2, [r3, #8]
      usbp->epc[ep]->out_state->rxcnt += n;
 80053fe:	687a      	ldr	r2, [r7, #4]
 8005400:	68fb      	ldr	r3, [r7, #12]
 8005402:	3302      	adds	r3, #2
 8005404:	009b      	lsls	r3, r3, #2
 8005406:	4413      	add	r3, r2
 8005408:	685b      	ldr	r3, [r3, #4]
 800540a:	699b      	ldr	r3, [r3, #24]
 800540c:	6859      	ldr	r1, [r3, #4]
 800540e:	687a      	ldr	r2, [r7, #4]
 8005410:	68fb      	ldr	r3, [r7, #12]
 8005412:	3302      	adds	r3, #2
 8005414:	009b      	lsls	r3, r3, #2
 8005416:	4413      	add	r3, r2
 8005418:	685b      	ldr	r3, [r3, #4]
 800541a:	699b      	ldr	r3, [r3, #24]
 800541c:	693a      	ldr	r2, [r7, #16]
 800541e:	440a      	add	r2, r1
 8005420:	605a      	str	r2, [r3, #4]
    break;
 8005422:	e02b      	b.n	800547c <otg_rxfifo_handler+0x17a>
      usbp->epc[ep]->out_state->rxbuf += max;
 8005424:	687a      	ldr	r2, [r7, #4]
 8005426:	68fb      	ldr	r3, [r7, #12]
 8005428:	3302      	adds	r3, #2
 800542a:	009b      	lsls	r3, r3, #2
 800542c:	4413      	add	r3, r2
 800542e:	685b      	ldr	r3, [r3, #4]
 8005430:	699b      	ldr	r3, [r3, #24]
 8005432:	6899      	ldr	r1, [r3, #8]
 8005434:	687a      	ldr	r2, [r7, #4]
 8005436:	68fb      	ldr	r3, [r7, #12]
 8005438:	3302      	adds	r3, #2
 800543a:	009b      	lsls	r3, r3, #2
 800543c:	4413      	add	r3, r2
 800543e:	685b      	ldr	r3, [r3, #4]
 8005440:	699b      	ldr	r3, [r3, #24]
 8005442:	68ba      	ldr	r2, [r7, #8]
 8005444:	440a      	add	r2, r1
 8005446:	609a      	str	r2, [r3, #8]
      usbp->epc[ep]->out_state->rxcnt += max;
 8005448:	687a      	ldr	r2, [r7, #4]
 800544a:	68fb      	ldr	r3, [r7, #12]
 800544c:	3302      	adds	r3, #2
 800544e:	009b      	lsls	r3, r3, #2
 8005450:	4413      	add	r3, r2
 8005452:	685b      	ldr	r3, [r3, #4]
 8005454:	699b      	ldr	r3, [r3, #24]
 8005456:	6859      	ldr	r1, [r3, #4]
 8005458:	687a      	ldr	r2, [r7, #4]
 800545a:	68fb      	ldr	r3, [r7, #12]
 800545c:	3302      	adds	r3, #2
 800545e:	009b      	lsls	r3, r3, #2
 8005460:	4413      	add	r3, r2
 8005462:	685b      	ldr	r3, [r3, #4]
 8005464:	699b      	ldr	r3, [r3, #24]
 8005466:	68ba      	ldr	r2, [r7, #8]
 8005468:	440a      	add	r2, r1
 800546a:	605a      	str	r2, [r3, #4]
    break;
 800546c:	e006      	b.n	800547c <otg_rxfifo_handler+0x17a>
    break;
 800546e:	bf00      	nop
 8005470:	e004      	b.n	800547c <otg_rxfifo_handler+0x17a>
    break;
 8005472:	bf00      	nop
 8005474:	e002      	b.n	800547c <otg_rxfifo_handler+0x17a>
    break;
 8005476:	bf00      	nop
 8005478:	e000      	b.n	800547c <otg_rxfifo_handler+0x17a>
    break;
 800547a:	bf00      	nop
  }
}
 800547c:	bf00      	nop
 800547e:	3718      	adds	r7, #24
 8005480:	46bd      	mov	sp, r7
 8005482:	bd80      	pop	{r7, pc}

08005484 <otg_txfifo_handler>:
 * @param[in] usbp      pointer to the @p USBDriver object
 * @param[in] ep        endpoint number
 *
 * @notapi
 */
static bool otg_txfifo_handler(USBDriver *usbp, usbep_t ep) {
 8005484:	b580      	push	{r7, lr}
 8005486:	b084      	sub	sp, #16
 8005488:	af00      	add	r7, sp, #0
 800548a:	6078      	str	r0, [r7, #4]
 800548c:	460b      	mov	r3, r1
 800548e:	70fb      	strb	r3, [r7, #3]
  /* The TXFIFO is filled until there is space and data to be transmitted.*/
  while (true) {
    uint32_t n;

    /* Transaction end condition.*/
    if (usbp->epc[ep]->in_state->txcnt >= usbp->epc[ep]->in_state->txsize) {
 8005490:	78fb      	ldrb	r3, [r7, #3]
 8005492:	687a      	ldr	r2, [r7, #4]
 8005494:	3302      	adds	r3, #2
 8005496:	009b      	lsls	r3, r3, #2
 8005498:	4413      	add	r3, r2
 800549a:	685b      	ldr	r3, [r3, #4]
 800549c:	695b      	ldr	r3, [r3, #20]
 800549e:	685a      	ldr	r2, [r3, #4]
 80054a0:	78fb      	ldrb	r3, [r7, #3]
 80054a2:	6879      	ldr	r1, [r7, #4]
 80054a4:	3302      	adds	r3, #2
 80054a6:	009b      	lsls	r3, r3, #2
 80054a8:	440b      	add	r3, r1
 80054aa:	685b      	ldr	r3, [r3, #4]
 80054ac:	695b      	ldr	r3, [r3, #20]
 80054ae:	681b      	ldr	r3, [r3, #0]
 80054b0:	429a      	cmp	r2, r3
 80054b2:	d311      	bcc.n	80054d8 <otg_txfifo_handler+0x54>
#if 1
      usbp->otg->DIEPEMPMSK &= ~DIEPEMPMSK_INEPTXFEM(ep);
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80054ba:	f8d3 1834 	ldr.w	r1, [r3, #2100]	; 0x834
 80054be:	78fb      	ldrb	r3, [r7, #3]
 80054c0:	2201      	movs	r2, #1
 80054c2:	fa02 f303 	lsl.w	r3, r2, r3
 80054c6:	43da      	mvns	r2, r3
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80054ce:	400a      	ands	r2, r1
 80054d0:	f8c3 2834 	str.w	r2, [r3, #2100]	; 0x834
#endif
      return true;
 80054d4:	2301      	movs	r3, #1
 80054d6:	e06c      	b.n	80055b2 <otg_txfifo_handler+0x12e>
    }

    /* Number of bytes remaining in current transaction.*/
    n = usbp->epc[ep]->in_state->txsize - usbp->epc[ep]->in_state->txcnt;
 80054d8:	78fb      	ldrb	r3, [r7, #3]
 80054da:	687a      	ldr	r2, [r7, #4]
 80054dc:	3302      	adds	r3, #2
 80054de:	009b      	lsls	r3, r3, #2
 80054e0:	4413      	add	r3, r2
 80054e2:	685b      	ldr	r3, [r3, #4]
 80054e4:	695b      	ldr	r3, [r3, #20]
 80054e6:	681a      	ldr	r2, [r3, #0]
 80054e8:	78fb      	ldrb	r3, [r7, #3]
 80054ea:	6879      	ldr	r1, [r7, #4]
 80054ec:	3302      	adds	r3, #2
 80054ee:	009b      	lsls	r3, r3, #2
 80054f0:	440b      	add	r3, r1
 80054f2:	685b      	ldr	r3, [r3, #4]
 80054f4:	695b      	ldr	r3, [r3, #20]
 80054f6:	685b      	ldr	r3, [r3, #4]
 80054f8:	1ad3      	subs	r3, r2, r3
 80054fa:	60fb      	str	r3, [r7, #12]
    if (n > usbp->epc[ep]->in_maxsize)
 80054fc:	78fb      	ldrb	r3, [r7, #3]
 80054fe:	687a      	ldr	r2, [r7, #4]
 8005500:	3302      	adds	r3, #2
 8005502:	009b      	lsls	r3, r3, #2
 8005504:	4413      	add	r3, r2
 8005506:	685b      	ldr	r3, [r3, #4]
 8005508:	8a1b      	ldrh	r3, [r3, #16]
 800550a:	461a      	mov	r2, r3
 800550c:	68fb      	ldr	r3, [r7, #12]
 800550e:	4293      	cmp	r3, r2
 8005510:	d907      	bls.n	8005522 <otg_txfifo_handler+0x9e>
      n = usbp->epc[ep]->in_maxsize;
 8005512:	78fb      	ldrb	r3, [r7, #3]
 8005514:	687a      	ldr	r2, [r7, #4]
 8005516:	3302      	adds	r3, #2
 8005518:	009b      	lsls	r3, r3, #2
 800551a:	4413      	add	r3, r2
 800551c:	685b      	ldr	r3, [r3, #4]
 800551e:	8a1b      	ldrh	r3, [r3, #16]
 8005520:	60fb      	str	r3, [r7, #12]

    /* Checks if in the TXFIFO there is enough space to accommodate the
       next packet.*/
    if (((usbp->otg->ie[ep].DTXFSTS & DTXFSTS_INEPTFSAV_MASK) * 4) < n)
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 8005528:	78fb      	ldrb	r3, [r7, #3]
 800552a:	015b      	lsls	r3, r3, #5
 800552c:	4413      	add	r3, r2
 800552e:	f603 1318 	addw	r3, r3, #2328	; 0x918
 8005532:	681b      	ldr	r3, [r3, #0]
 8005534:	b29b      	uxth	r3, r3
 8005536:	009b      	lsls	r3, r3, #2
 8005538:	68fa      	ldr	r2, [r7, #12]
 800553a:	429a      	cmp	r2, r3
 800553c:	d901      	bls.n	8005542 <otg_txfifo_handler+0xbe>
      return false;
 800553e:	2300      	movs	r3, #0
 8005540:	e037      	b.n	80055b2 <otg_txfifo_handler+0x12e>

#if STM32_USB_OTGFIFO_FILL_BASEPRI
    __set_BASEPRI(CORTEX_PRIO_MASK(STM32_USB_OTGFIFO_FILL_BASEPRI));
#endif
    otg_fifo_write_from_buffer(usbp->otg->FIFO[ep],
 8005542:	687b      	ldr	r3, [r7, #4]
 8005544:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 8005548:	78fb      	ldrb	r3, [r7, #3]
 800554a:	3301      	adds	r3, #1
 800554c:	031b      	lsls	r3, r3, #12
 800554e:	18d0      	adds	r0, r2, r3
                               usbp->epc[ep]->in_state->txbuf,
 8005550:	78fb      	ldrb	r3, [r7, #3]
 8005552:	687a      	ldr	r2, [r7, #4]
 8005554:	3302      	adds	r3, #2
 8005556:	009b      	lsls	r3, r3, #2
 8005558:	4413      	add	r3, r2
 800555a:	685b      	ldr	r3, [r3, #4]
 800555c:	695b      	ldr	r3, [r3, #20]
    otg_fifo_write_from_buffer(usbp->otg->FIFO[ep],
 800555e:	689b      	ldr	r3, [r3, #8]
 8005560:	68fa      	ldr	r2, [r7, #12]
 8005562:	4619      	mov	r1, r3
 8005564:	f7ff fe85 	bl	8005272 <otg_fifo_write_from_buffer>
                               n);
    usbp->epc[ep]->in_state->txbuf += n;
 8005568:	78fb      	ldrb	r3, [r7, #3]
 800556a:	687a      	ldr	r2, [r7, #4]
 800556c:	3302      	adds	r3, #2
 800556e:	009b      	lsls	r3, r3, #2
 8005570:	4413      	add	r3, r2
 8005572:	685b      	ldr	r3, [r3, #4]
 8005574:	695b      	ldr	r3, [r3, #20]
 8005576:	6899      	ldr	r1, [r3, #8]
 8005578:	78fb      	ldrb	r3, [r7, #3]
 800557a:	687a      	ldr	r2, [r7, #4]
 800557c:	3302      	adds	r3, #2
 800557e:	009b      	lsls	r3, r3, #2
 8005580:	4413      	add	r3, r2
 8005582:	685b      	ldr	r3, [r3, #4]
 8005584:	695b      	ldr	r3, [r3, #20]
 8005586:	68fa      	ldr	r2, [r7, #12]
 8005588:	440a      	add	r2, r1
 800558a:	609a      	str	r2, [r3, #8]
    usbp->epc[ep]->in_state->txcnt += n;
 800558c:	78fb      	ldrb	r3, [r7, #3]
 800558e:	687a      	ldr	r2, [r7, #4]
 8005590:	3302      	adds	r3, #2
 8005592:	009b      	lsls	r3, r3, #2
 8005594:	4413      	add	r3, r2
 8005596:	685b      	ldr	r3, [r3, #4]
 8005598:	695b      	ldr	r3, [r3, #20]
 800559a:	6859      	ldr	r1, [r3, #4]
 800559c:	78fb      	ldrb	r3, [r7, #3]
 800559e:	687a      	ldr	r2, [r7, #4]
 80055a0:	3302      	adds	r3, #2
 80055a2:	009b      	lsls	r3, r3, #2
 80055a4:	4413      	add	r3, r2
 80055a6:	685b      	ldr	r3, [r3, #4]
 80055a8:	695b      	ldr	r3, [r3, #20]
 80055aa:	68fa      	ldr	r2, [r7, #12]
 80055ac:	440a      	add	r2, r1
 80055ae:	605a      	str	r2, [r3, #4]
  while (true) {
 80055b0:	e76e      	b.n	8005490 <otg_txfifo_handler+0xc>
#if STM32_USB_OTGFIFO_FILL_BASEPRI
  __set_BASEPRI(0);
#endif
  }
}
 80055b2:	4618      	mov	r0, r3
 80055b4:	3710      	adds	r7, #16
 80055b6:	46bd      	mov	sp, r7
 80055b8:	bd80      	pop	{r7, pc}

080055ba <otg_epin_handler>:
 * @param[in] usbp      pointer to the @p USBDriver object
 * @param[in] ep        endpoint number
 *
 * @notapi
 */
static void otg_epin_handler(USBDriver *usbp, usbep_t ep) {
 80055ba:	b580      	push	{r7, lr}
 80055bc:	b086      	sub	sp, #24
 80055be:	af00      	add	r7, sp, #0
 80055c0:	6078      	str	r0, [r7, #4]
 80055c2:	460b      	mov	r3, r1
 80055c4:	70fb      	strb	r3, [r7, #3]
  stm32_otg_t *otgp = usbp->otg;
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80055cc:	617b      	str	r3, [r7, #20]
  uint32_t epint = otgp->ie[ep].DIEPINT;
 80055ce:	78fb      	ldrb	r3, [r7, #3]
 80055d0:	697a      	ldr	r2, [r7, #20]
 80055d2:	015b      	lsls	r3, r3, #5
 80055d4:	4413      	add	r3, r2
 80055d6:	f603 1308 	addw	r3, r3, #2312	; 0x908
 80055da:	681b      	ldr	r3, [r3, #0]
 80055dc:	613b      	str	r3, [r7, #16]

  otgp->ie[ep].DIEPINT = epint;
 80055de:	78fb      	ldrb	r3, [r7, #3]
 80055e0:	697a      	ldr	r2, [r7, #20]
 80055e2:	015b      	lsls	r3, r3, #5
 80055e4:	4413      	add	r3, r2
 80055e6:	f603 1308 	addw	r3, r3, #2312	; 0x908
 80055ea:	693a      	ldr	r2, [r7, #16]
 80055ec:	601a      	str	r2, [r3, #0]

  if (epint & DIEPINT_TOC) {
    /* Timeouts not handled yet, not sure how to handle.*/
  }
  if ((epint & DIEPINT_XFRC) && (otgp->DIEPMSK & DIEPMSK_XFRCM)) {
 80055ee:	693b      	ldr	r3, [r7, #16]
 80055f0:	f003 0301 	and.w	r3, r3, #1
 80055f4:	2b00      	cmp	r3, #0
 80055f6:	d04b      	beq.n	8005690 <otg_epin_handler+0xd6>
 80055f8:	697b      	ldr	r3, [r7, #20]
 80055fa:	f8d3 3810 	ldr.w	r3, [r3, #2064]	; 0x810
 80055fe:	f003 0301 	and.w	r3, r3, #1
 8005602:	2b00      	cmp	r3, #0
 8005604:	d044      	beq.n	8005690 <otg_epin_handler+0xd6>
    /* Transmit transfer complete.*/
    USBInEndpointState *isp = usbp->epc[ep]->in_state;
 8005606:	78fb      	ldrb	r3, [r7, #3]
 8005608:	687a      	ldr	r2, [r7, #4]
 800560a:	3302      	adds	r3, #2
 800560c:	009b      	lsls	r3, r3, #2
 800560e:	4413      	add	r3, r2
 8005610:	685b      	ldr	r3, [r3, #4]
 8005612:	695b      	ldr	r3, [r3, #20]
 8005614:	60fb      	str	r3, [r7, #12]

    if (isp->txsize < isp->totsize) {
 8005616:	68fb      	ldr	r3, [r7, #12]
 8005618:	681a      	ldr	r2, [r3, #0]
 800561a:	68fb      	ldr	r3, [r7, #12]
 800561c:	68db      	ldr	r3, [r3, #12]
 800561e:	429a      	cmp	r2, r3
 8005620:	d213      	bcs.n	800564a <otg_epin_handler+0x90>
      /* In case the transaction covered only part of the total transfer
         then another transaction is immediately started in order to
         cover the remaining.*/
      isp->txsize = isp->totsize - isp->txsize;
 8005622:	68fb      	ldr	r3, [r7, #12]
 8005624:	68da      	ldr	r2, [r3, #12]
 8005626:	68fb      	ldr	r3, [r7, #12]
 8005628:	681b      	ldr	r3, [r3, #0]
 800562a:	1ad2      	subs	r2, r2, r3
 800562c:	68fb      	ldr	r3, [r7, #12]
 800562e:	601a      	str	r2, [r3, #0]
      isp->txcnt  = 0;
 8005630:	68fb      	ldr	r3, [r7, #12]
 8005632:	2200      	movs	r2, #0
 8005634:	605a      	str	r2, [r3, #4]
      osalSysLockFromISR();
 8005636:	f7ff fd07 	bl	8005048 <osalSysLockFromISR>
      usb_lld_start_in(usbp, ep);
 800563a:	78fb      	ldrb	r3, [r7, #3]
 800563c:	4619      	mov	r1, r3
 800563e:	6878      	ldr	r0, [r7, #4]
 8005640:	f000 fce8 	bl	8006014 <usb_lld_start_in>
      osalSysUnlockFromISR();
 8005644:	f7ff fd06 	bl	8005054 <osalSysUnlockFromISR>
 8005648:	e022      	b.n	8005690 <otg_epin_handler+0xd6>
    }
    else {
      /* End on IN transfer.*/
      _usb_isr_invoke_in_cb(usbp, ep);
 800564a:	687b      	ldr	r3, [r7, #4]
 800564c:	891b      	ldrh	r3, [r3, #8]
 800564e:	b21a      	sxth	r2, r3
 8005650:	78fb      	ldrb	r3, [r7, #3]
 8005652:	2101      	movs	r1, #1
 8005654:	fa01 f303 	lsl.w	r3, r1, r3
 8005658:	b21b      	sxth	r3, r3
 800565a:	43db      	mvns	r3, r3
 800565c:	b21b      	sxth	r3, r3
 800565e:	4013      	ands	r3, r2
 8005660:	b21b      	sxth	r3, r3
 8005662:	b29a      	uxth	r2, r3
 8005664:	687b      	ldr	r3, [r7, #4]
 8005666:	811a      	strh	r2, [r3, #8]
 8005668:	78fb      	ldrb	r3, [r7, #3]
 800566a:	687a      	ldr	r2, [r7, #4]
 800566c:	3302      	adds	r3, #2
 800566e:	009b      	lsls	r3, r3, #2
 8005670:	4413      	add	r3, r2
 8005672:	685b      	ldr	r3, [r3, #4]
 8005674:	689b      	ldr	r3, [r3, #8]
 8005676:	2b00      	cmp	r3, #0
 8005678:	d00a      	beq.n	8005690 <otg_epin_handler+0xd6>
 800567a:	78fb      	ldrb	r3, [r7, #3]
 800567c:	687a      	ldr	r2, [r7, #4]
 800567e:	3302      	adds	r3, #2
 8005680:	009b      	lsls	r3, r3, #2
 8005682:	4413      	add	r3, r2
 8005684:	685b      	ldr	r3, [r3, #4]
 8005686:	689b      	ldr	r3, [r3, #8]
 8005688:	78fa      	ldrb	r2, [r7, #3]
 800568a:	4611      	mov	r1, r2
 800568c:	6878      	ldr	r0, [r7, #4]
 800568e:	4798      	blx	r3
    }
  }
  if ((epint & DIEPINT_TXFE) &&
 8005690:	693b      	ldr	r3, [r7, #16]
 8005692:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005696:	2b00      	cmp	r3, #0
 8005698:	d00e      	beq.n	80056b8 <otg_epin_handler+0xfe>
      (otgp->DIEPEMPMSK & DIEPEMPMSK_INEPTXFEM(ep))) {
 800569a:	697b      	ldr	r3, [r7, #20]
 800569c:	f8d3 2834 	ldr.w	r2, [r3, #2100]	; 0x834
 80056a0:	78fb      	ldrb	r3, [r7, #3]
 80056a2:	2101      	movs	r1, #1
 80056a4:	fa01 f303 	lsl.w	r3, r1, r3
 80056a8:	4013      	ands	r3, r2
  if ((epint & DIEPINT_TXFE) &&
 80056aa:	2b00      	cmp	r3, #0
 80056ac:	d004      	beq.n	80056b8 <otg_epin_handler+0xfe>
    /* TX FIFO empty or emptying.*/
    otg_txfifo_handler(usbp, ep);
 80056ae:	78fb      	ldrb	r3, [r7, #3]
 80056b0:	4619      	mov	r1, r3
 80056b2:	6878      	ldr	r0, [r7, #4]
 80056b4:	f7ff fee6 	bl	8005484 <otg_txfifo_handler>
  }
}
 80056b8:	bf00      	nop
 80056ba:	3718      	adds	r7, #24
 80056bc:	46bd      	mov	sp, r7
 80056be:	bd80      	pop	{r7, pc}

080056c0 <otg_epout_handler>:
 * @param[in] usbp      pointer to the @p USBDriver object
 * @param[in] ep        endpoint number
 *
 * @notapi
 */
static void otg_epout_handler(USBDriver *usbp, usbep_t ep) {
 80056c0:	b580      	push	{r7, lr}
 80056c2:	b086      	sub	sp, #24
 80056c4:	af00      	add	r7, sp, #0
 80056c6:	6078      	str	r0, [r7, #4]
 80056c8:	460b      	mov	r3, r1
 80056ca:	70fb      	strb	r3, [r7, #3]
  stm32_otg_t *otgp = usbp->otg;
 80056cc:	687b      	ldr	r3, [r7, #4]
 80056ce:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80056d2:	617b      	str	r3, [r7, #20]
  uint32_t epint = otgp->oe[ep].DOEPINT;
 80056d4:	78fb      	ldrb	r3, [r7, #3]
 80056d6:	697a      	ldr	r2, [r7, #20]
 80056d8:	015b      	lsls	r3, r3, #5
 80056da:	4413      	add	r3, r2
 80056dc:	f603 3308 	addw	r3, r3, #2824	; 0xb08
 80056e0:	681b      	ldr	r3, [r3, #0]
 80056e2:	613b      	str	r3, [r7, #16]

  /* Resets all EP IRQ sources.*/
  otgp->oe[ep].DOEPINT = epint;
 80056e4:	78fb      	ldrb	r3, [r7, #3]
 80056e6:	697a      	ldr	r2, [r7, #20]
 80056e8:	015b      	lsls	r3, r3, #5
 80056ea:	4413      	add	r3, r2
 80056ec:	f603 3308 	addw	r3, r3, #2824	; 0xb08
 80056f0:	693a      	ldr	r2, [r7, #16]
 80056f2:	601a      	str	r2, [r3, #0]

  if ((epint & DOEPINT_STUP) && (otgp->DOEPMSK & DOEPMSK_STUPM)) {
 80056f4:	693b      	ldr	r3, [r7, #16]
 80056f6:	f003 0308 	and.w	r3, r3, #8
 80056fa:	2b00      	cmp	r3, #0
 80056fc:	d011      	beq.n	8005722 <otg_epout_handler+0x62>
 80056fe:	697b      	ldr	r3, [r7, #20]
 8005700:	f8d3 3814 	ldr.w	r3, [r3, #2068]	; 0x814
 8005704:	f003 0308 	and.w	r3, r3, #8
 8005708:	2b00      	cmp	r3, #0
 800570a:	d00a      	beq.n	8005722 <otg_epout_handler+0x62>
    /* Setup packets handling, setup packets are handled using a
       specific callback.*/
    _usb_isr_invoke_setup_cb(usbp, ep);
 800570c:	78fb      	ldrb	r3, [r7, #3]
 800570e:	687a      	ldr	r2, [r7, #4]
 8005710:	3302      	adds	r3, #2
 8005712:	009b      	lsls	r3, r3, #2
 8005714:	4413      	add	r3, r2
 8005716:	685b      	ldr	r3, [r3, #4]
 8005718:	685b      	ldr	r3, [r3, #4]
 800571a:	78fa      	ldrb	r2, [r7, #3]
 800571c:	4611      	mov	r1, r2
 800571e:	6878      	ldr	r0, [r7, #4]
 8005720:	4798      	blx	r3
  }

  if ((epint & DOEPINT_XFRC) && (otgp->DOEPMSK & DOEPMSK_XFRCM)) {
 8005722:	693b      	ldr	r3, [r7, #16]
 8005724:	f003 0301 	and.w	r3, r3, #1
 8005728:	2b00      	cmp	r3, #0
 800572a:	d05e      	beq.n	80057ea <otg_epout_handler+0x12a>
 800572c:	697b      	ldr	r3, [r7, #20]
 800572e:	f8d3 3814 	ldr.w	r3, [r3, #2068]	; 0x814
 8005732:	f003 0301 	and.w	r3, r3, #1
 8005736:	2b00      	cmp	r3, #0
 8005738:	d057      	beq.n	80057ea <otg_epout_handler+0x12a>
    USBOutEndpointState *osp;

    /* OUT state structure pointer for this endpoint.*/
    osp = usbp->epc[ep]->out_state;
 800573a:	78fb      	ldrb	r3, [r7, #3]
 800573c:	687a      	ldr	r2, [r7, #4]
 800573e:	3302      	adds	r3, #2
 8005740:	009b      	lsls	r3, r3, #2
 8005742:	4413      	add	r3, r2
 8005744:	685b      	ldr	r3, [r3, #4]
 8005746:	699b      	ldr	r3, [r3, #24]
 8005748:	60fb      	str	r3, [r7, #12]

    /* EP0 requires special handling.*/
    if (ep == 0) {
 800574a:	78fb      	ldrb	r3, [r7, #3]
 800574c:	2b00      	cmp	r3, #0
 800574e:	d129      	bne.n	80057a4 <otg_epout_handler+0xe4>
#endif

      /* In case the transaction covered only part of the total transfer
         then another transaction is immediately started in order to
         cover the remaining.*/
      if (((osp->rxcnt % usbp->epc[ep]->out_maxsize) == 0) &&
 8005750:	68fb      	ldr	r3, [r7, #12]
 8005752:	685a      	ldr	r2, [r3, #4]
 8005754:	78fb      	ldrb	r3, [r7, #3]
 8005756:	6879      	ldr	r1, [r7, #4]
 8005758:	3302      	adds	r3, #2
 800575a:	009b      	lsls	r3, r3, #2
 800575c:	440b      	add	r3, r1
 800575e:	685b      	ldr	r3, [r3, #4]
 8005760:	8a5b      	ldrh	r3, [r3, #18]
 8005762:	fbb2 f1f3 	udiv	r1, r2, r3
 8005766:	fb01 f303 	mul.w	r3, r1, r3
 800576a:	1ad3      	subs	r3, r2, r3
 800576c:	2b00      	cmp	r3, #0
 800576e:	d119      	bne.n	80057a4 <otg_epout_handler+0xe4>
          (osp->rxsize < osp->totsize)) {
 8005770:	68fb      	ldr	r3, [r7, #12]
 8005772:	681a      	ldr	r2, [r3, #0]
 8005774:	68fb      	ldr	r3, [r7, #12]
 8005776:	68db      	ldr	r3, [r3, #12]
      if (((osp->rxcnt % usbp->epc[ep]->out_maxsize) == 0) &&
 8005778:	429a      	cmp	r2, r3
 800577a:	d213      	bcs.n	80057a4 <otg_epout_handler+0xe4>
        osp->rxsize = osp->totsize - osp->rxsize;
 800577c:	68fb      	ldr	r3, [r7, #12]
 800577e:	68da      	ldr	r2, [r3, #12]
 8005780:	68fb      	ldr	r3, [r7, #12]
 8005782:	681b      	ldr	r3, [r3, #0]
 8005784:	1ad2      	subs	r2, r2, r3
 8005786:	68fb      	ldr	r3, [r7, #12]
 8005788:	601a      	str	r2, [r3, #0]
        osp->rxcnt  = 0;
 800578a:	68fb      	ldr	r3, [r7, #12]
 800578c:	2200      	movs	r2, #0
 800578e:	605a      	str	r2, [r3, #4]
        osalSysLockFromISR();
 8005790:	f7ff fc5a 	bl	8005048 <osalSysLockFromISR>
        usb_lld_start_out(usbp, ep);
 8005794:	78fb      	ldrb	r3, [r7, #3]
 8005796:	4619      	mov	r1, r3
 8005798:	6878      	ldr	r0, [r7, #4]
 800579a:	f000 fb9c 	bl	8005ed6 <usb_lld_start_out>
        osalSysUnlockFromISR();
 800579e:	f7ff fc59 	bl	8005054 <osalSysUnlockFromISR>
        return;
 80057a2:	e022      	b.n	80057ea <otg_epout_handler+0x12a>
      }
    }

    /* End on OUT transfer.*/
    _usb_isr_invoke_out_cb(usbp, ep);
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	895b      	ldrh	r3, [r3, #10]
 80057a8:	b21a      	sxth	r2, r3
 80057aa:	78fb      	ldrb	r3, [r7, #3]
 80057ac:	2101      	movs	r1, #1
 80057ae:	fa01 f303 	lsl.w	r3, r1, r3
 80057b2:	b21b      	sxth	r3, r3
 80057b4:	43db      	mvns	r3, r3
 80057b6:	b21b      	sxth	r3, r3
 80057b8:	4013      	ands	r3, r2
 80057ba:	b21b      	sxth	r3, r3
 80057bc:	b29a      	uxth	r2, r3
 80057be:	687b      	ldr	r3, [r7, #4]
 80057c0:	815a      	strh	r2, [r3, #10]
 80057c2:	78fb      	ldrb	r3, [r7, #3]
 80057c4:	687a      	ldr	r2, [r7, #4]
 80057c6:	3302      	adds	r3, #2
 80057c8:	009b      	lsls	r3, r3, #2
 80057ca:	4413      	add	r3, r2
 80057cc:	685b      	ldr	r3, [r3, #4]
 80057ce:	68db      	ldr	r3, [r3, #12]
 80057d0:	2b00      	cmp	r3, #0
 80057d2:	d00a      	beq.n	80057ea <otg_epout_handler+0x12a>
 80057d4:	78fb      	ldrb	r3, [r7, #3]
 80057d6:	687a      	ldr	r2, [r7, #4]
 80057d8:	3302      	adds	r3, #2
 80057da:	009b      	lsls	r3, r3, #2
 80057dc:	4413      	add	r3, r2
 80057de:	685b      	ldr	r3, [r3, #4]
 80057e0:	68db      	ldr	r3, [r3, #12]
 80057e2:	78fa      	ldrb	r2, [r7, #3]
 80057e4:	4611      	mov	r1, r2
 80057e6:	6878      	ldr	r0, [r7, #4]
 80057e8:	4798      	blx	r3
  }
}
 80057ea:	3718      	adds	r7, #24
 80057ec:	46bd      	mov	sp, r7
 80057ee:	bd80      	pop	{r7, pc}

080057f0 <otg_isoc_in_failed_handler>:
 *
 * @param[in] usbp      pointer to the @p USBDriver object
 *
 * @notapi
 */
static void otg_isoc_in_failed_handler(USBDriver *usbp) {
 80057f0:	b580      	push	{r7, lr}
 80057f2:	b084      	sub	sp, #16
 80057f4:	af00      	add	r7, sp, #0
 80057f6:	6078      	str	r0, [r7, #4]
  usbep_t ep;
  stm32_otg_t *otgp = usbp->otg;
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80057fe:	60bb      	str	r3, [r7, #8]

  for (ep = 0; ep <= usbp->otgparams->num_endpoints; ep++) {
 8005800:	2300      	movs	r3, #0
 8005802:	73fb      	strb	r3, [r7, #15]
 8005804:	e054      	b.n	80058b0 <otg_isoc_in_failed_handler+0xc0>
    if (((otgp->ie[ep].DIEPCTL & DIEPCTL_EPTYP_MASK) == DIEPCTL_EPTYP_ISO) &&
 8005806:	7bfb      	ldrb	r3, [r7, #15]
 8005808:	68ba      	ldr	r2, [r7, #8]
 800580a:	3348      	adds	r3, #72	; 0x48
 800580c:	015b      	lsls	r3, r3, #5
 800580e:	4413      	add	r3, r2
 8005810:	681b      	ldr	r3, [r3, #0]
 8005812:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
 8005816:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800581a:	d146      	bne.n	80058aa <otg_isoc_in_failed_handler+0xba>
        ((otgp->ie[ep].DIEPCTL & DIEPCTL_EPENA) != 0)) {
 800581c:	7bfb      	ldrb	r3, [r7, #15]
 800581e:	68ba      	ldr	r2, [r7, #8]
 8005820:	3348      	adds	r3, #72	; 0x48
 8005822:	015b      	lsls	r3, r3, #5
 8005824:	4413      	add	r3, r2
 8005826:	681b      	ldr	r3, [r3, #0]
    if (((otgp->ie[ep].DIEPCTL & DIEPCTL_EPTYP_MASK) == DIEPCTL_EPTYP_ISO) &&
 8005828:	2b00      	cmp	r3, #0
 800582a:	da3e      	bge.n	80058aa <otg_isoc_in_failed_handler+0xba>
      /* Endpoint enabled -> ISOC IN transfer failed.*/
      /* Disable endpoint.*/
      otgp->ie[ep].DIEPCTL |= (DIEPCTL_EPDIS | DIEPCTL_SNAK);
 800582c:	7bfb      	ldrb	r3, [r7, #15]
 800582e:	68ba      	ldr	r2, [r7, #8]
 8005830:	3348      	adds	r3, #72	; 0x48
 8005832:	015b      	lsls	r3, r3, #5
 8005834:	4413      	add	r3, r2
 8005836:	681a      	ldr	r2, [r3, #0]
 8005838:	7bfb      	ldrb	r3, [r7, #15]
 800583a:	f042 4290 	orr.w	r2, r2, #1207959552	; 0x48000000
 800583e:	68b9      	ldr	r1, [r7, #8]
 8005840:	3348      	adds	r3, #72	; 0x48
 8005842:	015b      	lsls	r3, r3, #5
 8005844:	440b      	add	r3, r1
 8005846:	601a      	str	r2, [r3, #0]
      while (otgp->ie[ep].DIEPCTL & DIEPCTL_EPENA)
 8005848:	bf00      	nop
 800584a:	7bfb      	ldrb	r3, [r7, #15]
 800584c:	68ba      	ldr	r2, [r7, #8]
 800584e:	3348      	adds	r3, #72	; 0x48
 8005850:	015b      	lsls	r3, r3, #5
 8005852:	4413      	add	r3, r2
 8005854:	681b      	ldr	r3, [r3, #0]
 8005856:	2b00      	cmp	r3, #0
 8005858:	dbf7      	blt.n	800584a <otg_isoc_in_failed_handler+0x5a>
        ;

      /* Flush FIFO.*/
      otg_txfifo_flush(usbp, ep);
 800585a:	7bfb      	ldrb	r3, [r7, #15]
 800585c:	4619      	mov	r1, r3
 800585e:	6878      	ldr	r0, [r7, #4]
 8005860:	f7ff fcc3 	bl	80051ea <otg_txfifo_flush>

      /* Prepare data for next frame.*/
      _usb_isr_invoke_in_cb(usbp, ep);
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	891b      	ldrh	r3, [r3, #8]
 8005868:	b21a      	sxth	r2, r3
 800586a:	7bfb      	ldrb	r3, [r7, #15]
 800586c:	2101      	movs	r1, #1
 800586e:	fa01 f303 	lsl.w	r3, r1, r3
 8005872:	b21b      	sxth	r3, r3
 8005874:	43db      	mvns	r3, r3
 8005876:	b21b      	sxth	r3, r3
 8005878:	4013      	ands	r3, r2
 800587a:	b21b      	sxth	r3, r3
 800587c:	b29a      	uxth	r2, r3
 800587e:	687b      	ldr	r3, [r7, #4]
 8005880:	811a      	strh	r2, [r3, #8]
 8005882:	7bfb      	ldrb	r3, [r7, #15]
 8005884:	687a      	ldr	r2, [r7, #4]
 8005886:	3302      	adds	r3, #2
 8005888:	009b      	lsls	r3, r3, #2
 800588a:	4413      	add	r3, r2
 800588c:	685b      	ldr	r3, [r3, #4]
 800588e:	689b      	ldr	r3, [r3, #8]
 8005890:	2b00      	cmp	r3, #0
 8005892:	d00a      	beq.n	80058aa <otg_isoc_in_failed_handler+0xba>
 8005894:	7bfb      	ldrb	r3, [r7, #15]
 8005896:	687a      	ldr	r2, [r7, #4]
 8005898:	3302      	adds	r3, #2
 800589a:	009b      	lsls	r3, r3, #2
 800589c:	4413      	add	r3, r2
 800589e:	685b      	ldr	r3, [r3, #4]
 80058a0:	689b      	ldr	r3, [r3, #8]
 80058a2:	7bfa      	ldrb	r2, [r7, #15]
 80058a4:	4611      	mov	r1, r2
 80058a6:	6878      	ldr	r0, [r7, #4]
 80058a8:	4798      	blx	r3
  for (ep = 0; ep <= usbp->otgparams->num_endpoints; ep++) {
 80058aa:	7bfb      	ldrb	r3, [r7, #15]
 80058ac:	3301      	adds	r3, #1
 80058ae:	73fb      	strb	r3, [r7, #15]
 80058b0:	7bfa      	ldrb	r2, [r7, #15]
 80058b2:	687b      	ldr	r3, [r7, #4]
 80058b4:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80058b8:	689b      	ldr	r3, [r3, #8]
 80058ba:	429a      	cmp	r2, r3
 80058bc:	d9a3      	bls.n	8005806 <otg_isoc_in_failed_handler+0x16>
    }
  }
}
 80058be:	bf00      	nop
 80058c0:	bf00      	nop
 80058c2:	3710      	adds	r7, #16
 80058c4:	46bd      	mov	sp, r7
 80058c6:	bd80      	pop	{r7, pc}

080058c8 <otg_isoc_out_failed_handler>:
 *
 * @param[in] usbp      pointer to the @p USBDriver object
 *
 * @notapi
 */
static void otg_isoc_out_failed_handler(USBDriver *usbp) {
 80058c8:	b580      	push	{r7, lr}
 80058ca:	b084      	sub	sp, #16
 80058cc:	af00      	add	r7, sp, #0
 80058ce:	6078      	str	r0, [r7, #4]
  usbep_t ep;
  stm32_otg_t *otgp = usbp->otg;
 80058d0:	687b      	ldr	r3, [r7, #4]
 80058d2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80058d6:	60bb      	str	r3, [r7, #8]

  for (ep = 0; ep <= usbp->otgparams->num_endpoints; ep++) {
 80058d8:	2300      	movs	r3, #0
 80058da:	73fb      	strb	r3, [r7, #15]
 80058dc:	e038      	b.n	8005950 <otg_isoc_out_failed_handler+0x88>
    if (((otgp->oe[ep].DOEPCTL & DOEPCTL_EPTYP_MASK) == DOEPCTL_EPTYP_ISO) &&
 80058de:	7bfb      	ldrb	r3, [r7, #15]
 80058e0:	68ba      	ldr	r2, [r7, #8]
 80058e2:	3358      	adds	r3, #88	; 0x58
 80058e4:	015b      	lsls	r3, r3, #5
 80058e6:	4413      	add	r3, r2
 80058e8:	681b      	ldr	r3, [r3, #0]
 80058ea:	f403 2340 	and.w	r3, r3, #786432	; 0xc0000
 80058ee:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 80058f2:	d12a      	bne.n	800594a <otg_isoc_out_failed_handler+0x82>
        ((otgp->oe[ep].DOEPCTL & DOEPCTL_EPENA) != 0)) {
 80058f4:	7bfb      	ldrb	r3, [r7, #15]
 80058f6:	68ba      	ldr	r2, [r7, #8]
 80058f8:	3358      	adds	r3, #88	; 0x58
 80058fa:	015b      	lsls	r3, r3, #5
 80058fc:	4413      	add	r3, r2
 80058fe:	681b      	ldr	r3, [r3, #0]
    if (((otgp->oe[ep].DOEPCTL & DOEPCTL_EPTYP_MASK) == DOEPCTL_EPTYP_ISO) &&
 8005900:	2b00      	cmp	r3, #0
 8005902:	da22      	bge.n	800594a <otg_isoc_out_failed_handler+0x82>
      otgp->oe[ep].DOEPCTL |= (DOEPCTL_EPDIS | DOEPCTL_SNAK);
      while (otgp->oe[ep].DOEPCTL & DOEPCTL_EPENA)
        ;
#endif
      /* Prepare transfer for next frame.*/
      _usb_isr_invoke_out_cb(usbp, ep);
 8005904:	687b      	ldr	r3, [r7, #4]
 8005906:	895b      	ldrh	r3, [r3, #10]
 8005908:	b21a      	sxth	r2, r3
 800590a:	7bfb      	ldrb	r3, [r7, #15]
 800590c:	2101      	movs	r1, #1
 800590e:	fa01 f303 	lsl.w	r3, r1, r3
 8005912:	b21b      	sxth	r3, r3
 8005914:	43db      	mvns	r3, r3
 8005916:	b21b      	sxth	r3, r3
 8005918:	4013      	ands	r3, r2
 800591a:	b21b      	sxth	r3, r3
 800591c:	b29a      	uxth	r2, r3
 800591e:	687b      	ldr	r3, [r7, #4]
 8005920:	815a      	strh	r2, [r3, #10]
 8005922:	7bfb      	ldrb	r3, [r7, #15]
 8005924:	687a      	ldr	r2, [r7, #4]
 8005926:	3302      	adds	r3, #2
 8005928:	009b      	lsls	r3, r3, #2
 800592a:	4413      	add	r3, r2
 800592c:	685b      	ldr	r3, [r3, #4]
 800592e:	68db      	ldr	r3, [r3, #12]
 8005930:	2b00      	cmp	r3, #0
 8005932:	d00a      	beq.n	800594a <otg_isoc_out_failed_handler+0x82>
 8005934:	7bfb      	ldrb	r3, [r7, #15]
 8005936:	687a      	ldr	r2, [r7, #4]
 8005938:	3302      	adds	r3, #2
 800593a:	009b      	lsls	r3, r3, #2
 800593c:	4413      	add	r3, r2
 800593e:	685b      	ldr	r3, [r3, #4]
 8005940:	68db      	ldr	r3, [r3, #12]
 8005942:	7bfa      	ldrb	r2, [r7, #15]
 8005944:	4611      	mov	r1, r2
 8005946:	6878      	ldr	r0, [r7, #4]
 8005948:	4798      	blx	r3
  for (ep = 0; ep <= usbp->otgparams->num_endpoints; ep++) {
 800594a:	7bfb      	ldrb	r3, [r7, #15]
 800594c:	3301      	adds	r3, #1
 800594e:	73fb      	strb	r3, [r7, #15]
 8005950:	7bfa      	ldrb	r2, [r7, #15]
 8005952:	687b      	ldr	r3, [r7, #4]
 8005954:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005958:	689b      	ldr	r3, [r3, #8]
 800595a:	429a      	cmp	r2, r3
 800595c:	d9bf      	bls.n	80058de <otg_isoc_out_failed_handler+0x16>
    }
  }
}
 800595e:	bf00      	nop
 8005960:	bf00      	nop
 8005962:	3710      	adds	r7, #16
 8005964:	46bd      	mov	sp, r7
 8005966:	bd80      	pop	{r7, pc}

08005968 <usb_lld_serve_interrupt>:
 *
 * @param[in] usbp      pointer to the @p USBDriver object
 *
 * @notapi
 */
static void usb_lld_serve_interrupt(USBDriver *usbp) {
 8005968:	b580      	push	{r7, lr}
 800596a:	b086      	sub	sp, #24
 800596c:	af00      	add	r7, sp, #0
 800596e:	6078      	str	r0, [r7, #4]
  stm32_otg_t *otgp = usbp->otg;
 8005970:	687b      	ldr	r3, [r7, #4]
 8005972:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005976:	613b      	str	r3, [r7, #16]
  uint32_t sts, src;
  unsigned retry = 64U;
 8005978:	2340      	movs	r3, #64	; 0x40
 800597a:	617b      	str	r3, [r7, #20]

irq_retry:

  sts  = otgp->GINTSTS;
 800597c:	693b      	ldr	r3, [r7, #16]
 800597e:	695b      	ldr	r3, [r3, #20]
 8005980:	60fb      	str	r3, [r7, #12]
  sts &= otgp->GINTMSK;
 8005982:	693b      	ldr	r3, [r7, #16]
 8005984:	699b      	ldr	r3, [r3, #24]
 8005986:	68fa      	ldr	r2, [r7, #12]
 8005988:	4013      	ands	r3, r2
 800598a:	60fb      	str	r3, [r7, #12]
  otgp->GINTSTS = sts;
 800598c:	693b      	ldr	r3, [r7, #16]
 800598e:	68fa      	ldr	r2, [r7, #12]
 8005990:	615a      	str	r2, [r3, #20]

  /* Reset interrupt handling.*/
  if (sts & GINTSTS_USBRST) {
 8005992:	68fb      	ldr	r3, [r7, #12]
 8005994:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8005998:	2b00      	cmp	r3, #0
 800599a:	d003      	beq.n	80059a4 <usb_lld_serve_interrupt+0x3c>
    /* Default reset action.*/
    _usb_reset(usbp);
 800599c:	6878      	ldr	r0, [r7, #4]
 800599e:	f7fc fd2c 	bl	80023fa <_usb_reset>

    /* Preventing execution of more handlers, the core has been reset.*/
    return;
 80059a2:	e147      	b.n	8005c34 <usb_lld_serve_interrupt+0x2cc>
  }

  /* Wake-up handling.*/
  if (sts & GINTSTS_WKUPINT) {
 80059a4:	68fb      	ldr	r3, [r7, #12]
 80059a6:	2b00      	cmp	r3, #0
 80059a8:	da1c      	bge.n	80059e4 <usb_lld_serve_interrupt+0x7c>
    /* If clocks are gated off, turn them back on (may be the case if
       coming out of suspend mode).*/
    if (otgp->PCGCCTL & (PCGCCTL_STPPCLK | PCGCCTL_GATEHCLK)) {
 80059aa:	693b      	ldr	r3, [r7, #16]
 80059ac:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	; 0xe00
 80059b0:	f003 0303 	and.w	r3, r3, #3
 80059b4:	2b00      	cmp	r3, #0
 80059b6:	d007      	beq.n	80059c8 <usb_lld_serve_interrupt+0x60>
      /* Set to zero to un-gate the USB core clocks.*/
      otgp->PCGCCTL &= ~(PCGCCTL_STPPCLK | PCGCCTL_GATEHCLK);
 80059b8:	693b      	ldr	r3, [r7, #16]
 80059ba:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	; 0xe00
 80059be:	f023 0203 	bic.w	r2, r3, #3
 80059c2:	693b      	ldr	r3, [r7, #16]
 80059c4:	f8c3 2e00 	str.w	r2, [r3, #3584]	; 0xe00
    }

    /* Re-enable endpoint IRQs if they have been disabled by suspend before.*/
    otg_enable_ep(usbp);
 80059c8:	6878      	ldr	r0, [r7, #4]
 80059ca:	f7ff fbb1 	bl	8005130 <otg_enable_ep>

    /* Clear the Remote Wake-up Signaling.*/
    otgp->DCTL &= ~DCTL_RWUSIG;
 80059ce:	693b      	ldr	r3, [r7, #16]
 80059d0:	f8d3 3804 	ldr.w	r3, [r3, #2052]	; 0x804
 80059d4:	f023 0201 	bic.w	r2, r3, #1
 80059d8:	693b      	ldr	r3, [r7, #16]
 80059da:	f8c3 2804 	str.w	r2, [r3, #2052]	; 0x804

    _usb_wakeup(usbp);
 80059de:	6878      	ldr	r0, [r7, #4]
 80059e0:	f7fc fd6f 	bl	80024c2 <_usb_wakeup>
  }

  /* Suspend handling.*/
  if (sts & GINTSTS_USBSUSP) {
 80059e4:	68fb      	ldr	r3, [r7, #12]
 80059e6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80059ea:	2b00      	cmp	r3, #0
 80059ec:	d005      	beq.n	80059fa <usb_lld_serve_interrupt+0x92>
    /* Stopping all ongoing transfers.*/
    otg_disable_ep(usbp);
 80059ee:	6878      	ldr	r0, [r7, #4]
 80059f0:	f7ff fb41 	bl	8005076 <otg_disable_ep>

    /* Default suspend action.*/
    _usb_suspend(usbp);
 80059f4:	6878      	ldr	r0, [r7, #4]
 80059f6:	f7fc fd3f 	bl	8002478 <_usb_suspend>
  }

  /* Enumeration done.*/
  if (sts & GINTSTS_ENUMDNE) {
 80059fa:	68fb      	ldr	r3, [r7, #12]
 80059fc:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8005a00:	2b00      	cmp	r3, #0
 8005a02:	d017      	beq.n	8005a34 <usb_lld_serve_interrupt+0xcc>
    /* Full or High speed timing selection.*/
    if ((otgp->DSTS & DSTS_ENUMSPD_MASK) == DSTS_ENUMSPD_HS_480) {
 8005a04:	693b      	ldr	r3, [r7, #16]
 8005a06:	f8d3 3808 	ldr.w	r3, [r3, #2056]	; 0x808
 8005a0a:	f003 0306 	and.w	r3, r3, #6
 8005a0e:	2b00      	cmp	r3, #0
 8005a10:	d108      	bne.n	8005a24 <usb_lld_serve_interrupt+0xbc>
      otgp->GUSBCFG = (otgp->GUSBCFG & ~(GUSBCFG_TRDT_MASK)) |
 8005a12:	693b      	ldr	r3, [r7, #16]
 8005a14:	68db      	ldr	r3, [r3, #12]
 8005a16:	f423 5370 	bic.w	r3, r3, #15360	; 0x3c00
 8005a1a:	f443 5210 	orr.w	r2, r3, #9216	; 0x2400
 8005a1e:	693b      	ldr	r3, [r7, #16]
 8005a20:	60da      	str	r2, [r3, #12]
 8005a22:	e007      	b.n	8005a34 <usb_lld_serve_interrupt+0xcc>
                      GUSBCFG_TRDT(TRDT_VALUE_HS);
    }
    else {
      otgp->GUSBCFG = (otgp->GUSBCFG & ~(GUSBCFG_TRDT_MASK)) |
 8005a24:	693b      	ldr	r3, [r7, #16]
 8005a26:	68db      	ldr	r3, [r3, #12]
 8005a28:	f423 5370 	bic.w	r3, r3, #15360	; 0x3c00
 8005a2c:	f443 52a0 	orr.w	r2, r3, #5120	; 0x1400
 8005a30:	693b      	ldr	r3, [r7, #16]
 8005a32:	60da      	str	r2, [r3, #12]
                      GUSBCFG_TRDT(TRDT_VALUE_FS);
    }
  }

  /* SOF interrupt handling.*/
  if (sts & GINTSTS_SOF) {
 8005a34:	68fb      	ldr	r3, [r7, #12]
 8005a36:	f003 0308 	and.w	r3, r3, #8
 8005a3a:	2b00      	cmp	r3, #0
 8005a3c:	d026      	beq.n	8005a8c <usb_lld_serve_interrupt+0x124>
    /* SOF interrupt was used to detect resume of the USB bus after issuing a
       remote wake up of the host, therefore we disable it again.*/
    if (usbp->config->sof_cb == NULL) {
 8005a3e:	687b      	ldr	r3, [r7, #4]
 8005a40:	685b      	ldr	r3, [r3, #4]
 8005a42:	68db      	ldr	r3, [r3, #12]
 8005a44:	2b00      	cmp	r3, #0
 8005a46:	d105      	bne.n	8005a54 <usb_lld_serve_interrupt+0xec>
      otgp->GINTMSK &= ~GINTMSK_SOFM;
 8005a48:	693b      	ldr	r3, [r7, #16]
 8005a4a:	699b      	ldr	r3, [r3, #24]
 8005a4c:	f023 0208 	bic.w	r2, r3, #8
 8005a50:	693b      	ldr	r3, [r7, #16]
 8005a52:	619a      	str	r2, [r3, #24]
    }
    if (usbp->state == USB_SUSPENDED) {
 8005a54:	687b      	ldr	r3, [r7, #4]
 8005a56:	781b      	ldrb	r3, [r3, #0]
 8005a58:	2b05      	cmp	r3, #5
 8005a5a:	d10a      	bne.n	8005a72 <usb_lld_serve_interrupt+0x10a>
      /* Set to zero to un-gate the USB core clocks.*/
      otgp->PCGCCTL &= ~(PCGCCTL_STPPCLK | PCGCCTL_GATEHCLK);
 8005a5c:	693b      	ldr	r3, [r7, #16]
 8005a5e:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	; 0xe00
 8005a62:	f023 0203 	bic.w	r2, r3, #3
 8005a66:	693b      	ldr	r3, [r7, #16]
 8005a68:	f8c3 2e00 	str.w	r2, [r3, #3584]	; 0xe00
      _usb_wakeup(usbp);
 8005a6c:	6878      	ldr	r0, [r7, #4]
 8005a6e:	f7fc fd28 	bl	80024c2 <_usb_wakeup>
    }

    /* Re-enable endpoint irqs if they have been disabled by suspend before.*/
    otg_enable_ep(usbp);
 8005a72:	6878      	ldr	r0, [r7, #4]
 8005a74:	f7ff fb5c 	bl	8005130 <otg_enable_ep>

    _usb_isr_invoke_sof_cb(usbp);
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	685b      	ldr	r3, [r3, #4]
 8005a7c:	68db      	ldr	r3, [r3, #12]
 8005a7e:	2b00      	cmp	r3, #0
 8005a80:	d004      	beq.n	8005a8c <usb_lld_serve_interrupt+0x124>
 8005a82:	687b      	ldr	r3, [r7, #4]
 8005a84:	685b      	ldr	r3, [r3, #4]
 8005a86:	68db      	ldr	r3, [r3, #12]
 8005a88:	6878      	ldr	r0, [r7, #4]
 8005a8a:	4798      	blx	r3
  }

  /* Isochronous IN failed handling */
  if (sts & GINTSTS_IISOIXFR) {
 8005a8c:	68fb      	ldr	r3, [r7, #12]
 8005a8e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8005a92:	2b00      	cmp	r3, #0
 8005a94:	d002      	beq.n	8005a9c <usb_lld_serve_interrupt+0x134>
    otg_isoc_in_failed_handler(usbp);
 8005a96:	6878      	ldr	r0, [r7, #4]
 8005a98:	f7ff feaa 	bl	80057f0 <otg_isoc_in_failed_handler>
  }

  /* Isochronous OUT failed handling */
  if (sts & GINTSTS_IISOOXFR) {
 8005a9c:	68fb      	ldr	r3, [r7, #12]
 8005a9e:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005aa2:	2b00      	cmp	r3, #0
 8005aa4:	d002      	beq.n	8005aac <usb_lld_serve_interrupt+0x144>
    otg_isoc_out_failed_handler(usbp);
 8005aa6:	6878      	ldr	r0, [r7, #4]
 8005aa8:	f7ff ff0e 	bl	80058c8 <otg_isoc_out_failed_handler>
  }

  /* IN/OUT endpoints event handling.*/
  src = otgp->DAINT;
 8005aac:	693b      	ldr	r3, [r7, #16]
 8005aae:	f8d3 3818 	ldr.w	r3, [r3, #2072]	; 0x818
 8005ab2:	60bb      	str	r3, [r7, #8]
  if (sts & GINTSTS_OEPINT) {
 8005ab4:	68fb      	ldr	r3, [r7, #12]
 8005ab6:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8005aba:	2b00      	cmp	r3, #0
 8005abc:	d050      	beq.n	8005b60 <usb_lld_serve_interrupt+0x1f8>
    if (src & (1 << 16))
 8005abe:	68bb      	ldr	r3, [r7, #8]
 8005ac0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005ac4:	2b00      	cmp	r3, #0
 8005ac6:	d003      	beq.n	8005ad0 <usb_lld_serve_interrupt+0x168>
      otg_epout_handler(usbp, 0);
 8005ac8:	2100      	movs	r1, #0
 8005aca:	6878      	ldr	r0, [r7, #4]
 8005acc:	f7ff fdf8 	bl	80056c0 <otg_epout_handler>
    if (src & (1 << 17))
 8005ad0:	68bb      	ldr	r3, [r7, #8]
 8005ad2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005ad6:	2b00      	cmp	r3, #0
 8005ad8:	d003      	beq.n	8005ae2 <usb_lld_serve_interrupt+0x17a>
      otg_epout_handler(usbp, 1);
 8005ada:	2101      	movs	r1, #1
 8005adc:	6878      	ldr	r0, [r7, #4]
 8005ade:	f7ff fdef 	bl	80056c0 <otg_epout_handler>
    if (src & (1 << 18))
 8005ae2:	68bb      	ldr	r3, [r7, #8]
 8005ae4:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005ae8:	2b00      	cmp	r3, #0
 8005aea:	d003      	beq.n	8005af4 <usb_lld_serve_interrupt+0x18c>
      otg_epout_handler(usbp, 2);
 8005aec:	2102      	movs	r1, #2
 8005aee:	6878      	ldr	r0, [r7, #4]
 8005af0:	f7ff fde6 	bl	80056c0 <otg_epout_handler>
    if (src & (1 << 19))
 8005af4:	68bb      	ldr	r3, [r7, #8]
 8005af6:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8005afa:	2b00      	cmp	r3, #0
 8005afc:	d003      	beq.n	8005b06 <usb_lld_serve_interrupt+0x19e>
      otg_epout_handler(usbp, 3);
 8005afe:	2103      	movs	r1, #3
 8005b00:	6878      	ldr	r0, [r7, #4]
 8005b02:	f7ff fddd 	bl	80056c0 <otg_epout_handler>
#if USB_MAX_ENDPOINTS >= 4
    if (src & (1 << 20))
 8005b06:	68bb      	ldr	r3, [r7, #8]
 8005b08:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8005b0c:	2b00      	cmp	r3, #0
 8005b0e:	d003      	beq.n	8005b18 <usb_lld_serve_interrupt+0x1b0>
      otg_epout_handler(usbp, 4);
 8005b10:	2104      	movs	r1, #4
 8005b12:	6878      	ldr	r0, [r7, #4]
 8005b14:	f7ff fdd4 	bl	80056c0 <otg_epout_handler>
#endif
#if USB_MAX_ENDPOINTS >= 5
    if (src & (1 << 21))
 8005b18:	68bb      	ldr	r3, [r7, #8]
 8005b1a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005b1e:	2b00      	cmp	r3, #0
 8005b20:	d003      	beq.n	8005b2a <usb_lld_serve_interrupt+0x1c2>
      otg_epout_handler(usbp, 5);
 8005b22:	2105      	movs	r1, #5
 8005b24:	6878      	ldr	r0, [r7, #4]
 8005b26:	f7ff fdcb 	bl	80056c0 <otg_epout_handler>
#endif
#if USB_MAX_ENDPOINTS >= 6
    if (src & (1 << 22))
 8005b2a:	68bb      	ldr	r3, [r7, #8]
 8005b2c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005b30:	2b00      	cmp	r3, #0
 8005b32:	d003      	beq.n	8005b3c <usb_lld_serve_interrupt+0x1d4>
      otg_epout_handler(usbp, 6);
 8005b34:	2106      	movs	r1, #6
 8005b36:	6878      	ldr	r0, [r7, #4]
 8005b38:	f7ff fdc2 	bl	80056c0 <otg_epout_handler>
#endif
#if USB_MAX_ENDPOINTS >= 7
    if (src & (1 << 23))
 8005b3c:	68bb      	ldr	r3, [r7, #8]
 8005b3e:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8005b42:	2b00      	cmp	r3, #0
 8005b44:	d003      	beq.n	8005b4e <usb_lld_serve_interrupt+0x1e6>
      otg_epout_handler(usbp, 7);
 8005b46:	2107      	movs	r1, #7
 8005b48:	6878      	ldr	r0, [r7, #4]
 8005b4a:	f7ff fdb9 	bl	80056c0 <otg_epout_handler>
#endif
#if USB_MAX_ENDPOINTS >= 8
    if (src & (1 << 24))
 8005b4e:	68bb      	ldr	r3, [r7, #8]
 8005b50:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005b54:	2b00      	cmp	r3, #0
 8005b56:	d003      	beq.n	8005b60 <usb_lld_serve_interrupt+0x1f8>
      otg_epout_handler(usbp, 8);
 8005b58:	2108      	movs	r1, #8
 8005b5a:	6878      	ldr	r0, [r7, #4]
 8005b5c:	f7ff fdb0 	bl	80056c0 <otg_epout_handler>
#endif
  }
  if (sts & GINTSTS_IEPINT) {
 8005b60:	68fb      	ldr	r3, [r7, #12]
 8005b62:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005b66:	2b00      	cmp	r3, #0
 8005b68:	d050      	beq.n	8005c0c <usb_lld_serve_interrupt+0x2a4>
    if (src & (1 << 0))
 8005b6a:	68bb      	ldr	r3, [r7, #8]
 8005b6c:	f003 0301 	and.w	r3, r3, #1
 8005b70:	2b00      	cmp	r3, #0
 8005b72:	d003      	beq.n	8005b7c <usb_lld_serve_interrupt+0x214>
      otg_epin_handler(usbp, 0);
 8005b74:	2100      	movs	r1, #0
 8005b76:	6878      	ldr	r0, [r7, #4]
 8005b78:	f7ff fd1f 	bl	80055ba <otg_epin_handler>
    if (src & (1 << 1))
 8005b7c:	68bb      	ldr	r3, [r7, #8]
 8005b7e:	f003 0302 	and.w	r3, r3, #2
 8005b82:	2b00      	cmp	r3, #0
 8005b84:	d003      	beq.n	8005b8e <usb_lld_serve_interrupt+0x226>
      otg_epin_handler(usbp, 1);
 8005b86:	2101      	movs	r1, #1
 8005b88:	6878      	ldr	r0, [r7, #4]
 8005b8a:	f7ff fd16 	bl	80055ba <otg_epin_handler>
    if (src & (1 << 2))
 8005b8e:	68bb      	ldr	r3, [r7, #8]
 8005b90:	f003 0304 	and.w	r3, r3, #4
 8005b94:	2b00      	cmp	r3, #0
 8005b96:	d003      	beq.n	8005ba0 <usb_lld_serve_interrupt+0x238>
      otg_epin_handler(usbp, 2);
 8005b98:	2102      	movs	r1, #2
 8005b9a:	6878      	ldr	r0, [r7, #4]
 8005b9c:	f7ff fd0d 	bl	80055ba <otg_epin_handler>
    if (src & (1 << 3))
 8005ba0:	68bb      	ldr	r3, [r7, #8]
 8005ba2:	f003 0308 	and.w	r3, r3, #8
 8005ba6:	2b00      	cmp	r3, #0
 8005ba8:	d003      	beq.n	8005bb2 <usb_lld_serve_interrupt+0x24a>
      otg_epin_handler(usbp, 3);
 8005baa:	2103      	movs	r1, #3
 8005bac:	6878      	ldr	r0, [r7, #4]
 8005bae:	f7ff fd04 	bl	80055ba <otg_epin_handler>
#if USB_MAX_ENDPOINTS >= 4
    if (src & (1 << 4))
 8005bb2:	68bb      	ldr	r3, [r7, #8]
 8005bb4:	f003 0310 	and.w	r3, r3, #16
 8005bb8:	2b00      	cmp	r3, #0
 8005bba:	d003      	beq.n	8005bc4 <usb_lld_serve_interrupt+0x25c>
      otg_epin_handler(usbp, 4);
 8005bbc:	2104      	movs	r1, #4
 8005bbe:	6878      	ldr	r0, [r7, #4]
 8005bc0:	f7ff fcfb 	bl	80055ba <otg_epin_handler>
#endif
#if USB_MAX_ENDPOINTS >= 5
    if (src & (1 << 5))
 8005bc4:	68bb      	ldr	r3, [r7, #8]
 8005bc6:	f003 0320 	and.w	r3, r3, #32
 8005bca:	2b00      	cmp	r3, #0
 8005bcc:	d003      	beq.n	8005bd6 <usb_lld_serve_interrupt+0x26e>
      otg_epin_handler(usbp, 5);
 8005bce:	2105      	movs	r1, #5
 8005bd0:	6878      	ldr	r0, [r7, #4]
 8005bd2:	f7ff fcf2 	bl	80055ba <otg_epin_handler>
#endif
#if USB_MAX_ENDPOINTS >= 6
    if (src & (1 << 6))
 8005bd6:	68bb      	ldr	r3, [r7, #8]
 8005bd8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005bdc:	2b00      	cmp	r3, #0
 8005bde:	d003      	beq.n	8005be8 <usb_lld_serve_interrupt+0x280>
      otg_epin_handler(usbp, 6);
 8005be0:	2106      	movs	r1, #6
 8005be2:	6878      	ldr	r0, [r7, #4]
 8005be4:	f7ff fce9 	bl	80055ba <otg_epin_handler>
#endif
#if USB_MAX_ENDPOINTS >= 7
    if (src & (1 << 7))
 8005be8:	68bb      	ldr	r3, [r7, #8]
 8005bea:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005bee:	2b00      	cmp	r3, #0
 8005bf0:	d003      	beq.n	8005bfa <usb_lld_serve_interrupt+0x292>
      otg_epin_handler(usbp, 7);
 8005bf2:	2107      	movs	r1, #7
 8005bf4:	6878      	ldr	r0, [r7, #4]
 8005bf6:	f7ff fce0 	bl	80055ba <otg_epin_handler>
#endif
#if USB_MAX_ENDPOINTS >= 8
    if (src & (1 << 8))
 8005bfa:	68bb      	ldr	r3, [r7, #8]
 8005bfc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005c00:	2b00      	cmp	r3, #0
 8005c02:	d003      	beq.n	8005c0c <usb_lld_serve_interrupt+0x2a4>
      otg_epin_handler(usbp, 8);
 8005c04:	2108      	movs	r1, #8
 8005c06:	6878      	ldr	r0, [r7, #4]
 8005c08:	f7ff fcd7 	bl	80055ba <otg_epin_handler>
#endif
  }

  /* Performing the whole FIFO emptying in the ISR, it is advised to keep
     this IRQ at a very low priority level.*/
  if ((sts & GINTSTS_RXFLVL) != 0U) {
 8005c0c:	68fb      	ldr	r3, [r7, #12]
 8005c0e:	f003 0310 	and.w	r3, r3, #16
 8005c12:	2b00      	cmp	r3, #0
 8005c14:	d002      	beq.n	8005c1c <usb_lld_serve_interrupt+0x2b4>
    otg_rxfifo_handler(usbp);
 8005c16:	6878      	ldr	r0, [r7, #4]
 8005c18:	f7ff fb73 	bl	8005302 <otg_rxfifo_handler>
  }

  if ((sts & IRQ_RETRY_MASK) && (--retry > 0U))
 8005c1c:	68fa      	ldr	r2, [r7, #12]
 8005c1e:	4b07      	ldr	r3, [pc, #28]	; (8005c3c <usb_lld_serve_interrupt+0x2d4>)
 8005c20:	4013      	ands	r3, r2
 8005c22:	2b00      	cmp	r3, #0
 8005c24:	d006      	beq.n	8005c34 <usb_lld_serve_interrupt+0x2cc>
 8005c26:	697b      	ldr	r3, [r7, #20]
 8005c28:	3b01      	subs	r3, #1
 8005c2a:	617b      	str	r3, [r7, #20]
 8005c2c:	697b      	ldr	r3, [r7, #20]
 8005c2e:	2b00      	cmp	r3, #0
 8005c30:	d000      	beq.n	8005c34 <usb_lld_serve_interrupt+0x2cc>
    goto irq_retry;
 8005c32:	e6a3      	b.n	800597c <usb_lld_serve_interrupt+0x14>
}
 8005c34:	3718      	adds	r7, #24
 8005c36:	46bd      	mov	sp, r7
 8005c38:	bd80      	pop	{r7, pc}
 8005c3a:	bf00      	nop
 8005c3c:	04000030 	.word	0x04000030

08005c40 <Vector1D4>:
/**
 * @brief   OTG1 interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_OTG1_HANDLER) {
 8005c40:	b580      	push	{r7, lr}
 8005c42:	af00      	add	r7, sp, #0

  OSAL_IRQ_PROLOGUE();
 8005c44:	4806      	ldr	r0, [pc, #24]	; (8005c60 <Vector1D4+0x20>)
 8005c46:	f001 fff7 	bl	8007c38 <__trace_isr_enter>

  usb_lld_serve_interrupt(&USBD1);
 8005c4a:	4806      	ldr	r0, [pc, #24]	; (8005c64 <Vector1D4+0x24>)
 8005c4c:	f7ff fe8c 	bl	8005968 <usb_lld_serve_interrupt>

  OSAL_IRQ_EPILOGUE();
 8005c50:	4803      	ldr	r0, [pc, #12]	; (8005c60 <Vector1D4+0x20>)
 8005c52:	f002 f82b 	bl	8007cac <__trace_isr_leave>
 8005c56:	f003 fb55 	bl	8009304 <__port_irq_epilogue>
}
 8005c5a:	bf00      	nop
 8005c5c:	bd80      	pop	{r7, pc}
 8005c5e:	bf00      	nop
 8005c60:	08010214 	.word	0x08010214
 8005c64:	2400082c 	.word	0x2400082c

08005c68 <usb_lld_init>:
/**
 * @brief   Low level USB driver initialization.
 *
 * @notapi
 */
void usb_lld_init(void) {
 8005c68:	b580      	push	{r7, lr}
 8005c6a:	af00      	add	r7, sp, #0

  /* Driver initialization.*/
#if STM32_USB_USE_OTG1
  usbObjectInit(&USBD1);
 8005c6c:	4806      	ldr	r0, [pc, #24]	; (8005c88 <usb_lld_init+0x20>)
 8005c6e:	f7fc fb17 	bl	80022a0 <usbObjectInit>
  USBD1.otg       = OTG_FS;
 8005c72:	4b05      	ldr	r3, [pc, #20]	; (8005c88 <usb_lld_init+0x20>)
 8005c74:	4a05      	ldr	r2, [pc, #20]	; (8005c8c <usb_lld_init+0x24>)
 8005c76:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
  USBD1.otgparams = &fsparams;
 8005c7a:	4b03      	ldr	r3, [pc, #12]	; (8005c88 <usb_lld_init+0x20>)
 8005c7c:	4a04      	ldr	r2, [pc, #16]	; (8005c90 <usb_lld_init+0x28>)
 8005c7e:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
#if STM32_USB_USE_OTG2
  usbObjectInit(&USBD2);
  USBD2.otg       = OTG_HS;
  USBD2.otgparams = &hsparams;
#endif
}
 8005c82:	bf00      	nop
 8005c84:	bd80      	pop	{r7, pc}
 8005c86:	bf00      	nop
 8005c88:	2400082c 	.word	0x2400082c
 8005c8c:	40080000 	.word	0x40080000
 8005c90:	08010208 	.word	0x08010208

08005c94 <usb_lld_reset>:
 *
 * @param[in] usbp      pointer to the @p USBDriver object
 *
 * @notapi
 */
void usb_lld_reset(USBDriver *usbp) {
 8005c94:	b590      	push	{r4, r7, lr}
 8005c96:	b085      	sub	sp, #20
 8005c98:	af00      	add	r7, sp, #0
 8005c9a:	6078      	str	r0, [r7, #4]
  unsigned i;
  stm32_otg_t *otgp = usbp->otg;
 8005c9c:	687b      	ldr	r3, [r7, #4]
 8005c9e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005ca2:	60bb      	str	r3, [r7, #8]

  /* Flush the Tx FIFO.*/
  otg_txfifo_flush(usbp, 0);
 8005ca4:	2100      	movs	r1, #0
 8005ca6:	6878      	ldr	r0, [r7, #4]
 8005ca8:	f7ff fa9f 	bl	80051ea <otg_txfifo_flush>

  /* Endpoint interrupts all disabled and cleared.*/
  otgp->DIEPEMPMSK = 0;
 8005cac:	68bb      	ldr	r3, [r7, #8]
 8005cae:	2200      	movs	r2, #0
 8005cb0:	f8c3 2834 	str.w	r2, [r3, #2100]	; 0x834
  otgp->DAINTMSK   = DAINTMSK_OEPM(0) | DAINTMSK_IEPM(0);
 8005cb4:	68bb      	ldr	r3, [r7, #8]
 8005cb6:	f04f 1201 	mov.w	r2, #65537	; 0x10001
 8005cba:	f8c3 281c 	str.w	r2, [r3, #2076]	; 0x81c

  /* All endpoints in NAK mode, interrupts cleared.*/
  for (i = 0; i <= usbp->otgparams->num_endpoints; i++) {
 8005cbe:	2300      	movs	r3, #0
 8005cc0:	60fb      	str	r3, [r7, #12]
 8005cc2:	e024      	b.n	8005d0e <usb_lld_reset+0x7a>
    otgp->ie[i].DIEPCTL = DIEPCTL_SNAK;
 8005cc4:	68ba      	ldr	r2, [r7, #8]
 8005cc6:	68fb      	ldr	r3, [r7, #12]
 8005cc8:	3348      	adds	r3, #72	; 0x48
 8005cca:	015b      	lsls	r3, r3, #5
 8005ccc:	4413      	add	r3, r2
 8005cce:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8005cd2:	601a      	str	r2, [r3, #0]
    otgp->oe[i].DOEPCTL = DOEPCTL_SNAK;
 8005cd4:	68ba      	ldr	r2, [r7, #8]
 8005cd6:	68fb      	ldr	r3, [r7, #12]
 8005cd8:	3358      	adds	r3, #88	; 0x58
 8005cda:	015b      	lsls	r3, r3, #5
 8005cdc:	4413      	add	r3, r2
 8005cde:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8005ce2:	601a      	str	r2, [r3, #0]
    otgp->ie[i].DIEPINT = 0xFFFFFFFF;
 8005ce4:	68ba      	ldr	r2, [r7, #8]
 8005ce6:	68fb      	ldr	r3, [r7, #12]
 8005ce8:	015b      	lsls	r3, r3, #5
 8005cea:	4413      	add	r3, r2
 8005cec:	f603 1308 	addw	r3, r3, #2312	; 0x908
 8005cf0:	f04f 32ff 	mov.w	r2, #4294967295
 8005cf4:	601a      	str	r2, [r3, #0]
    otgp->oe[i].DOEPINT = 0xFFFFFFFF;
 8005cf6:	68ba      	ldr	r2, [r7, #8]
 8005cf8:	68fb      	ldr	r3, [r7, #12]
 8005cfa:	015b      	lsls	r3, r3, #5
 8005cfc:	4413      	add	r3, r2
 8005cfe:	f603 3308 	addw	r3, r3, #2824	; 0xb08
 8005d02:	f04f 32ff 	mov.w	r2, #4294967295
 8005d06:	601a      	str	r2, [r3, #0]
  for (i = 0; i <= usbp->otgparams->num_endpoints; i++) {
 8005d08:	68fb      	ldr	r3, [r7, #12]
 8005d0a:	3301      	adds	r3, #1
 8005d0c:	60fb      	str	r3, [r7, #12]
 8005d0e:	687b      	ldr	r3, [r7, #4]
 8005d10:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005d14:	689b      	ldr	r3, [r3, #8]
 8005d16:	68fa      	ldr	r2, [r7, #12]
 8005d18:	429a      	cmp	r2, r3
 8005d1a:	d9d3      	bls.n	8005cc4 <usb_lld_reset+0x30>
  }

  /* Resets the FIFO memory allocator.*/
  otg_ram_reset(usbp);
 8005d1c:	6878      	ldr	r0, [r7, #4]
 8005d1e:	f7ff fa81 	bl	8005224 <otg_ram_reset>

  /* Receive FIFO size initialization, the address is always zero.*/
  otgp->GRXFSIZ = usbp->otgparams->rx_fifo_size;
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005d28:	681a      	ldr	r2, [r3, #0]
 8005d2a:	68bb      	ldr	r3, [r7, #8]
 8005d2c:	625a      	str	r2, [r3, #36]	; 0x24
  otg_rxfifo_flush(usbp);
 8005d2e:	6878      	ldr	r0, [r7, #4]
 8005d30:	f7ff fa42 	bl	80051b8 <otg_rxfifo_flush>

  /* Resets the device address to zero.*/
  otgp->DCFG = (otgp->DCFG & ~DCFG_DAD_MASK) | DCFG_DAD(0) | BOARD_OTG2_ULPI_CHIRP_DELAY_MASK;
 8005d34:	68bb      	ldr	r3, [r7, #8]
 8005d36:	f8d3 3800 	ldr.w	r3, [r3, #2048]	; 0x800
 8005d3a:	f423 62fe 	bic.w	r2, r3, #2032	; 0x7f0
 8005d3e:	68bb      	ldr	r3, [r7, #8]
 8005d40:	f8c3 2800 	str.w	r2, [r3, #2048]	; 0x800

  /* Enables also EP-related interrupt sources.*/
  otgp->GINTMSK  |= GINTMSK_RXFLVLM | GINTMSK_OEPM  | GINTMSK_IEPM;
 8005d44:	68bb      	ldr	r3, [r7, #8]
 8005d46:	699a      	ldr	r2, [r3, #24]
 8005d48:	4b1d      	ldr	r3, [pc, #116]	; (8005dc0 <usb_lld_reset+0x12c>)
 8005d4a:	4313      	orrs	r3, r2
 8005d4c:	68ba      	ldr	r2, [r7, #8]
 8005d4e:	6193      	str	r3, [r2, #24]
  otgp->DIEPMSK   = DIEPMSK_TOCM    | DIEPMSK_XFRCM;
 8005d50:	68bb      	ldr	r3, [r7, #8]
 8005d52:	2209      	movs	r2, #9
 8005d54:	f8c3 2810 	str.w	r2, [r3, #2064]	; 0x810
  otgp->DOEPMSK   = DOEPMSK_STUPM   | DOEPMSK_XFRCM;
 8005d58:	68bb      	ldr	r3, [r7, #8]
 8005d5a:	2209      	movs	r2, #9
 8005d5c:	f8c3 2814 	str.w	r2, [r3, #2068]	; 0x814

  /* EP0 initialization, it is a special case.*/
  usbp->epc[0] = &ep0config;
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	4a18      	ldr	r2, [pc, #96]	; (8005dc4 <usb_lld_reset+0x130>)
 8005d64:	60da      	str	r2, [r3, #12]
  otgp->oe[0].DOEPTSIZ = DOEPTSIZ_STUPCNT(3);
 8005d66:	68bb      	ldr	r3, [r7, #8]
 8005d68:	f04f 42c0 	mov.w	r2, #1610612736	; 0x60000000
 8005d6c:	f8c3 2b10 	str.w	r2, [r3, #2832]	; 0xb10
  otgp->oe[0].DOEPCTL = DOEPCTL_SD0PID | DOEPCTL_USBAEP | DOEPCTL_EPTYP_CTRL |
                        DOEPCTL_MPSIZ(ep0config.out_maxsize);
 8005d70:	2340      	movs	r3, #64	; 0x40
 8005d72:	461a      	mov	r2, r3
  otgp->oe[0].DOEPCTL = DOEPCTL_SD0PID | DOEPCTL_USBAEP | DOEPCTL_EPTYP_CTRL |
 8005d74:	4b14      	ldr	r3, [pc, #80]	; (8005dc8 <usb_lld_reset+0x134>)
 8005d76:	4313      	orrs	r3, r2
 8005d78:	68ba      	ldr	r2, [r7, #8]
 8005d7a:	f8c2 3b00 	str.w	r3, [r2, #2816]	; 0xb00
  otgp->ie[0].DIEPTSIZ = 0;
 8005d7e:	68bb      	ldr	r3, [r7, #8]
 8005d80:	2200      	movs	r2, #0
 8005d82:	f8c3 2910 	str.w	r2, [r3, #2320]	; 0x910
  otgp->ie[0].DIEPCTL = DIEPCTL_SD0PID | DIEPCTL_USBAEP | DIEPCTL_EPTYP_CTRL |
                        DIEPCTL_TXFNUM(0) | DIEPCTL_MPSIZ(ep0config.in_maxsize);
 8005d86:	2340      	movs	r3, #64	; 0x40
 8005d88:	461a      	mov	r2, r3
 8005d8a:	4b0f      	ldr	r3, [pc, #60]	; (8005dc8 <usb_lld_reset+0x134>)
 8005d8c:	4313      	orrs	r3, r2
  otgp->ie[0].DIEPCTL = DIEPCTL_SD0PID | DIEPCTL_USBAEP | DIEPCTL_EPTYP_CTRL |
 8005d8e:	68ba      	ldr	r2, [r7, #8]
 8005d90:	f8c2 3900 	str.w	r3, [r2, #2304]	; 0x900
  otgp->DIEPTXF0 = DIEPTXF_INEPTXFD(ep0config.in_maxsize / 4) |
 8005d94:	2340      	movs	r3, #64	; 0x40
 8005d96:	089b      	lsrs	r3, r3, #2
 8005d98:	b29b      	uxth	r3, r3
 8005d9a:	041b      	lsls	r3, r3, #16
 8005d9c:	461c      	mov	r4, r3
                   DIEPTXF_INEPTXSA(otg_ram_alloc(usbp,
 8005d9e:	2340      	movs	r3, #64	; 0x40
 8005da0:	089b      	lsrs	r3, r3, #2
 8005da2:	b29b      	uxth	r3, r3
 8005da4:	4619      	mov	r1, r3
 8005da6:	6878      	ldr	r0, [r7, #4]
 8005da8:	f7ff fa4c 	bl	8005244 <otg_ram_alloc>
 8005dac:	4603      	mov	r3, r0
  otgp->DIEPTXF0 = DIEPTXF_INEPTXFD(ep0config.in_maxsize / 4) |
 8005dae:	ea44 0203 	orr.w	r2, r4, r3
 8005db2:	68bb      	ldr	r3, [r7, #8]
 8005db4:	629a      	str	r2, [r3, #40]	; 0x28
                                                  ep0config.in_maxsize / 4));
}
 8005db6:	bf00      	nop
 8005db8:	3714      	adds	r7, #20
 8005dba:	46bd      	mov	sp, r7
 8005dbc:	bd90      	pop	{r4, r7, pc}
 8005dbe:	bf00      	nop
 8005dc0:	000c0010 	.word	0x000c0010
 8005dc4:	080101e4 	.word	0x080101e4
 8005dc8:	10008000 	.word	0x10008000

08005dcc <usb_lld_set_address>:
 *
 * @param[in] usbp      pointer to the @p USBDriver object
 *
 * @notapi
 */
void usb_lld_set_address(USBDriver *usbp) {
 8005dcc:	b480      	push	{r7}
 8005dce:	b085      	sub	sp, #20
 8005dd0:	af00      	add	r7, sp, #0
 8005dd2:	6078      	str	r0, [r7, #4]
  stm32_otg_t *otgp = usbp->otg;
 8005dd4:	687b      	ldr	r3, [r7, #4]
 8005dd6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005dda:	60fb      	str	r3, [r7, #12]

  otgp->DCFG = (otgp->DCFG & ~DCFG_DAD_MASK) | DCFG_DAD(usbp->address);
 8005ddc:	68fb      	ldr	r3, [r7, #12]
 8005dde:	f8d3 3800 	ldr.w	r3, [r3, #2048]	; 0x800
 8005de2:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 8005de6:	687a      	ldr	r2, [r7, #4]
 8005de8:	f892 208a 	ldrb.w	r2, [r2, #138]	; 0x8a
 8005dec:	0112      	lsls	r2, r2, #4
 8005dee:	431a      	orrs	r2, r3
 8005df0:	68fb      	ldr	r3, [r7, #12]
 8005df2:	f8c3 2800 	str.w	r2, [r3, #2048]	; 0x800
}
 8005df6:	bf00      	nop
 8005df8:	3714      	adds	r7, #20
 8005dfa:	46bd      	mov	sp, r7
 8005dfc:	bc80      	pop	{r7}
 8005dfe:	4770      	bx	lr

08005e00 <usb_lld_disable_endpoints>:
 *
 * @param[in] usbp      pointer to the @p USBDriver object
 *
 * @notapi
 */
void usb_lld_disable_endpoints(USBDriver *usbp) {
 8005e00:	b580      	push	{r7, lr}
 8005e02:	b082      	sub	sp, #8
 8005e04:	af00      	add	r7, sp, #0
 8005e06:	6078      	str	r0, [r7, #4]

  /* Resets the FIFO memory allocator.*/
  otg_ram_reset(usbp);
 8005e08:	6878      	ldr	r0, [r7, #4]
 8005e0a:	f7ff fa0b 	bl	8005224 <otg_ram_reset>

  /* Disabling all endpoints.*/
  otg_disable_ep(usbp);
 8005e0e:	6878      	ldr	r0, [r7, #4]
 8005e10:	f7ff f931 	bl	8005076 <otg_disable_ep>
}
 8005e14:	bf00      	nop
 8005e16:	3708      	adds	r7, #8
 8005e18:	46bd      	mov	sp, r7
 8005e1a:	bd80      	pop	{r7, pc}

08005e1c <usb_lld_get_status_out>:
 * @retval EP_STATUS_STALLED  The endpoint is stalled.
 * @retval EP_STATUS_ACTIVE   The endpoint is active.
 *
 * @notapi
 */
usbepstatus_t usb_lld_get_status_out(USBDriver *usbp, usbep_t ep) {
 8005e1c:	b480      	push	{r7}
 8005e1e:	b085      	sub	sp, #20
 8005e20:	af00      	add	r7, sp, #0
 8005e22:	6078      	str	r0, [r7, #4]
 8005e24:	460b      	mov	r3, r1
 8005e26:	70fb      	strb	r3, [r7, #3]
  uint32_t ctl;

  (void)usbp;

  ctl = usbp->otg->oe[ep].DOEPCTL;
 8005e28:	687b      	ldr	r3, [r7, #4]
 8005e2a:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 8005e2e:	78fb      	ldrb	r3, [r7, #3]
 8005e30:	3358      	adds	r3, #88	; 0x58
 8005e32:	015b      	lsls	r3, r3, #5
 8005e34:	4413      	add	r3, r2
 8005e36:	681b      	ldr	r3, [r3, #0]
 8005e38:	60fb      	str	r3, [r7, #12]
  if (!(ctl & DOEPCTL_USBAEP))
 8005e3a:	68fb      	ldr	r3, [r7, #12]
 8005e3c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8005e40:	2b00      	cmp	r3, #0
 8005e42:	d101      	bne.n	8005e48 <usb_lld_get_status_out+0x2c>
    return EP_STATUS_DISABLED;
 8005e44:	2300      	movs	r3, #0
 8005e46:	e007      	b.n	8005e58 <usb_lld_get_status_out+0x3c>
  if (ctl & DOEPCTL_STALL)
 8005e48:	68fb      	ldr	r3, [r7, #12]
 8005e4a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005e4e:	2b00      	cmp	r3, #0
 8005e50:	d001      	beq.n	8005e56 <usb_lld_get_status_out+0x3a>
    return EP_STATUS_STALLED;
 8005e52:	2301      	movs	r3, #1
 8005e54:	e000      	b.n	8005e58 <usb_lld_get_status_out+0x3c>
  return EP_STATUS_ACTIVE;
 8005e56:	2302      	movs	r3, #2
}
 8005e58:	4618      	mov	r0, r3
 8005e5a:	3714      	adds	r7, #20
 8005e5c:	46bd      	mov	sp, r7
 8005e5e:	bc80      	pop	{r7}
 8005e60:	4770      	bx	lr

08005e62 <usb_lld_get_status_in>:
 * @retval EP_STATUS_STALLED  The endpoint is stalled.
 * @retval EP_STATUS_ACTIVE   The endpoint is active.
 *
 * @notapi
 */
usbepstatus_t usb_lld_get_status_in(USBDriver *usbp, usbep_t ep) {
 8005e62:	b480      	push	{r7}
 8005e64:	b085      	sub	sp, #20
 8005e66:	af00      	add	r7, sp, #0
 8005e68:	6078      	str	r0, [r7, #4]
 8005e6a:	460b      	mov	r3, r1
 8005e6c:	70fb      	strb	r3, [r7, #3]
  uint32_t ctl;

  (void)usbp;

  ctl = usbp->otg->ie[ep].DIEPCTL;
 8005e6e:	687b      	ldr	r3, [r7, #4]
 8005e70:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 8005e74:	78fb      	ldrb	r3, [r7, #3]
 8005e76:	3348      	adds	r3, #72	; 0x48
 8005e78:	015b      	lsls	r3, r3, #5
 8005e7a:	4413      	add	r3, r2
 8005e7c:	681b      	ldr	r3, [r3, #0]
 8005e7e:	60fb      	str	r3, [r7, #12]
  if (!(ctl & DIEPCTL_USBAEP))
 8005e80:	68fb      	ldr	r3, [r7, #12]
 8005e82:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8005e86:	2b00      	cmp	r3, #0
 8005e88:	d101      	bne.n	8005e8e <usb_lld_get_status_in+0x2c>
    return EP_STATUS_DISABLED;
 8005e8a:	2300      	movs	r3, #0
 8005e8c:	e007      	b.n	8005e9e <usb_lld_get_status_in+0x3c>
  if (ctl & DIEPCTL_STALL)
 8005e8e:	68fb      	ldr	r3, [r7, #12]
 8005e90:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005e94:	2b00      	cmp	r3, #0
 8005e96:	d001      	beq.n	8005e9c <usb_lld_get_status_in+0x3a>
    return EP_STATUS_STALLED;
 8005e98:	2301      	movs	r3, #1
 8005e9a:	e000      	b.n	8005e9e <usb_lld_get_status_in+0x3c>
  return EP_STATUS_ACTIVE;
 8005e9c:	2302      	movs	r3, #2
}
 8005e9e:	4618      	mov	r0, r3
 8005ea0:	3714      	adds	r7, #20
 8005ea2:	46bd      	mov	sp, r7
 8005ea4:	bc80      	pop	{r7}
 8005ea6:	4770      	bx	lr

08005ea8 <usb_lld_read_setup>:
 * @param[in] ep        endpoint number
 * @param[out] buf      buffer where to copy the packet data
 *
 * @notapi
 */
void usb_lld_read_setup(USBDriver *usbp, usbep_t ep, uint8_t *buf) {
 8005ea8:	b580      	push	{r7, lr}
 8005eaa:	b084      	sub	sp, #16
 8005eac:	af00      	add	r7, sp, #0
 8005eae:	60f8      	str	r0, [r7, #12]
 8005eb0:	460b      	mov	r3, r1
 8005eb2:	607a      	str	r2, [r7, #4]
 8005eb4:	72fb      	strb	r3, [r7, #11]

  memcpy(buf, usbp->epc[ep]->setup_buf, 8);
 8005eb6:	7afb      	ldrb	r3, [r7, #11]
 8005eb8:	68fa      	ldr	r2, [r7, #12]
 8005eba:	3302      	adds	r3, #2
 8005ebc:	009b      	lsls	r3, r3, #2
 8005ebe:	4413      	add	r3, r2
 8005ec0:	685b      	ldr	r3, [r3, #4]
 8005ec2:	6a1b      	ldr	r3, [r3, #32]
 8005ec4:	2208      	movs	r2, #8
 8005ec6:	4619      	mov	r1, r3
 8005ec8:	6878      	ldr	r0, [r7, #4]
 8005eca:	f7fa fa9f 	bl	800040c <memcpy>
}
 8005ece:	bf00      	nop
 8005ed0:	3710      	adds	r7, #16
 8005ed2:	46bd      	mov	sp, r7
 8005ed4:	bd80      	pop	{r7, pc}

08005ed6 <usb_lld_start_out>:
 * @param[in] usbp      pointer to the @p USBDriver object
 * @param[in] ep        endpoint number
 *
 * @notapi
 */
void usb_lld_start_out(USBDriver *usbp, usbep_t ep) {
 8005ed6:	b480      	push	{r7}
 8005ed8:	b087      	sub	sp, #28
 8005eda:	af00      	add	r7, sp, #0
 8005edc:	6078      	str	r0, [r7, #4]
 8005ede:	460b      	mov	r3, r1
 8005ee0:	70fb      	strb	r3, [r7, #3]
  uint32_t pcnt, rxsize;
  USBOutEndpointState *osp = usbp->epc[ep]->out_state;
 8005ee2:	78fb      	ldrb	r3, [r7, #3]
 8005ee4:	687a      	ldr	r2, [r7, #4]
 8005ee6:	3302      	adds	r3, #2
 8005ee8:	009b      	lsls	r3, r3, #2
 8005eea:	4413      	add	r3, r2
 8005eec:	685b      	ldr	r3, [r3, #4]
 8005eee:	699b      	ldr	r3, [r3, #24]
 8005ef0:	617b      	str	r3, [r7, #20]

  /* Transfer initialization.*/
  osp->totsize = osp->rxsize;
 8005ef2:	697b      	ldr	r3, [r7, #20]
 8005ef4:	681a      	ldr	r2, [r3, #0]
 8005ef6:	697b      	ldr	r3, [r7, #20]
 8005ef8:	60da      	str	r2, [r3, #12]
  if ((ep == 0) && (osp->rxsize > EP0_MAX_OUTSIZE))
 8005efa:	78fb      	ldrb	r3, [r7, #3]
 8005efc:	2b00      	cmp	r3, #0
 8005efe:	d106      	bne.n	8005f0e <usb_lld_start_out+0x38>
 8005f00:	697b      	ldr	r3, [r7, #20]
 8005f02:	681b      	ldr	r3, [r3, #0]
 8005f04:	2b40      	cmp	r3, #64	; 0x40
 8005f06:	d902      	bls.n	8005f0e <usb_lld_start_out+0x38>
    osp->rxsize = EP0_MAX_OUTSIZE;
 8005f08:	697b      	ldr	r3, [r7, #20]
 8005f0a:	2240      	movs	r2, #64	; 0x40
 8005f0c:	601a      	str	r2, [r3, #0]
  /* Transaction size is rounded to a multiple of packet size because the
     following requirement in the RM:
     "For OUT transfers, the transfer size field in the endpoint's transfer
     size register must be a multiple of the maximum packet size of the
     endpoint, adjusted to the Word boundary".*/
  pcnt   = (osp->rxsize + usbp->epc[ep]->out_maxsize - 1U) /
 8005f0e:	697b      	ldr	r3, [r7, #20]
 8005f10:	681a      	ldr	r2, [r3, #0]
 8005f12:	78fb      	ldrb	r3, [r7, #3]
 8005f14:	6879      	ldr	r1, [r7, #4]
 8005f16:	3302      	adds	r3, #2
 8005f18:	009b      	lsls	r3, r3, #2
 8005f1a:	440b      	add	r3, r1
 8005f1c:	685b      	ldr	r3, [r3, #4]
 8005f1e:	8a5b      	ldrh	r3, [r3, #18]
 8005f20:	4413      	add	r3, r2
 8005f22:	1e5a      	subs	r2, r3, #1
           usbp->epc[ep]->out_maxsize;
 8005f24:	78fb      	ldrb	r3, [r7, #3]
 8005f26:	6879      	ldr	r1, [r7, #4]
 8005f28:	3302      	adds	r3, #2
 8005f2a:	009b      	lsls	r3, r3, #2
 8005f2c:	440b      	add	r3, r1
 8005f2e:	685b      	ldr	r3, [r3, #4]
 8005f30:	8a5b      	ldrh	r3, [r3, #18]
  pcnt   = (osp->rxsize + usbp->epc[ep]->out_maxsize - 1U) /
 8005f32:	fbb2 f3f3 	udiv	r3, r2, r3
 8005f36:	613b      	str	r3, [r7, #16]
  rxsize = (pcnt * usbp->epc[ep]->out_maxsize + 3U) & 0xFFFFFFFCU;
 8005f38:	78fb      	ldrb	r3, [r7, #3]
 8005f3a:	687a      	ldr	r2, [r7, #4]
 8005f3c:	3302      	adds	r3, #2
 8005f3e:	009b      	lsls	r3, r3, #2
 8005f40:	4413      	add	r3, r2
 8005f42:	685b      	ldr	r3, [r3, #4]
 8005f44:	8a5b      	ldrh	r3, [r3, #18]
 8005f46:	461a      	mov	r2, r3
 8005f48:	693b      	ldr	r3, [r7, #16]
 8005f4a:	fb02 f303 	mul.w	r3, r2, r3
 8005f4e:	3303      	adds	r3, #3
 8005f50:	f023 0303 	bic.w	r3, r3, #3
 8005f54:	60fb      	str	r3, [r7, #12]

  /* Setting up transaction parameters in DOEPTSIZ.*/
  usbp->otg->oe[ep].DOEPTSIZ = DOEPTSIZ_STUPCNT(3) | DOEPTSIZ_PKTCNT(pcnt) |
 8005f56:	693b      	ldr	r3, [r7, #16]
 8005f58:	04da      	lsls	r2, r3, #19
 8005f5a:	68fb      	ldr	r3, [r7, #12]
 8005f5c:	431a      	orrs	r2, r3
 8005f5e:	687b      	ldr	r3, [r7, #4]
 8005f60:	f8d3 1090 	ldr.w	r1, [r3, #144]	; 0x90
 8005f64:	78fb      	ldrb	r3, [r7, #3]
 8005f66:	f042 42c0 	orr.w	r2, r2, #1610612736	; 0x60000000
 8005f6a:	015b      	lsls	r3, r3, #5
 8005f6c:	440b      	add	r3, r1
 8005f6e:	f503 6331 	add.w	r3, r3, #2832	; 0xb10
 8005f72:	601a      	str	r2, [r3, #0]
                               DOEPTSIZ_XFRSIZ(rxsize);

  /* Special case of isochronous endpoint.*/
  if ((usbp->epc[ep]->ep_mode & USB_EP_MODE_TYPE) == USB_EP_MODE_TYPE_ISOC) {
 8005f74:	78fb      	ldrb	r3, [r7, #3]
 8005f76:	687a      	ldr	r2, [r7, #4]
 8005f78:	3302      	adds	r3, #2
 8005f7a:	009b      	lsls	r3, r3, #2
 8005f7c:	4413      	add	r3, r2
 8005f7e:	685b      	ldr	r3, [r3, #4]
 8005f80:	681b      	ldr	r3, [r3, #0]
 8005f82:	f003 0303 	and.w	r3, r3, #3
 8005f86:	2b01      	cmp	r3, #1
 8005f88:	d12d      	bne.n	8005fe6 <usb_lld_start_out+0x110>
    /* Odd/even bit toggling for isochronous endpoint.*/
    if (usbp->otg->DSTS & DSTS_FNSOF_ODD)
 8005f8a:	687b      	ldr	r3, [r7, #4]
 8005f8c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005f90:	f8d3 3808 	ldr.w	r3, [r3, #2056]	; 0x808
 8005f94:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005f98:	2b00      	cmp	r3, #0
 8005f9a:	d012      	beq.n	8005fc2 <usb_lld_start_out+0xec>
      usbp->otg->oe[ep].DOEPCTL |= DOEPCTL_SEVNFRM;
 8005f9c:	687b      	ldr	r3, [r7, #4]
 8005f9e:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 8005fa2:	78fb      	ldrb	r3, [r7, #3]
 8005fa4:	3358      	adds	r3, #88	; 0x58
 8005fa6:	015b      	lsls	r3, r3, #5
 8005fa8:	4413      	add	r3, r2
 8005faa:	681a      	ldr	r2, [r3, #0]
 8005fac:	687b      	ldr	r3, [r7, #4]
 8005fae:	f8d3 1090 	ldr.w	r1, [r3, #144]	; 0x90
 8005fb2:	78fb      	ldrb	r3, [r7, #3]
 8005fb4:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8005fb8:	3358      	adds	r3, #88	; 0x58
 8005fba:	015b      	lsls	r3, r3, #5
 8005fbc:	440b      	add	r3, r1
 8005fbe:	601a      	str	r2, [r3, #0]
 8005fc0:	e011      	b.n	8005fe6 <usb_lld_start_out+0x110>
    else
      usbp->otg->oe[ep].DOEPCTL |= DOEPCTL_SODDFRM;
 8005fc2:	687b      	ldr	r3, [r7, #4]
 8005fc4:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 8005fc8:	78fb      	ldrb	r3, [r7, #3]
 8005fca:	3358      	adds	r3, #88	; 0x58
 8005fcc:	015b      	lsls	r3, r3, #5
 8005fce:	4413      	add	r3, r2
 8005fd0:	681a      	ldr	r2, [r3, #0]
 8005fd2:	687b      	ldr	r3, [r7, #4]
 8005fd4:	f8d3 1090 	ldr.w	r1, [r3, #144]	; 0x90
 8005fd8:	78fb      	ldrb	r3, [r7, #3]
 8005fda:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
 8005fde:	3358      	adds	r3, #88	; 0x58
 8005fe0:	015b      	lsls	r3, r3, #5
 8005fe2:	440b      	add	r3, r1
 8005fe4:	601a      	str	r2, [r3, #0]
  }

  /* Starting operation.*/
  usbp->otg->oe[ep].DOEPCTL |= DOEPCTL_EPENA | DOEPCTL_CNAK;
 8005fe6:	687b      	ldr	r3, [r7, #4]
 8005fe8:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 8005fec:	78fb      	ldrb	r3, [r7, #3]
 8005fee:	3358      	adds	r3, #88	; 0x58
 8005ff0:	015b      	lsls	r3, r3, #5
 8005ff2:	4413      	add	r3, r2
 8005ff4:	681a      	ldr	r2, [r3, #0]
 8005ff6:	687b      	ldr	r3, [r7, #4]
 8005ff8:	f8d3 1090 	ldr.w	r1, [r3, #144]	; 0x90
 8005ffc:	78fb      	ldrb	r3, [r7, #3]
 8005ffe:	f042 4204 	orr.w	r2, r2, #2214592512	; 0x84000000
 8006002:	3358      	adds	r3, #88	; 0x58
 8006004:	015b      	lsls	r3, r3, #5
 8006006:	440b      	add	r3, r1
 8006008:	601a      	str	r2, [r3, #0]
}
 800600a:	bf00      	nop
 800600c:	371c      	adds	r7, #28
 800600e:	46bd      	mov	sp, r7
 8006010:	bc80      	pop	{r7}
 8006012:	4770      	bx	lr

08006014 <usb_lld_start_in>:
 * @param[in] usbp      pointer to the @p USBDriver object
 * @param[in] ep        endpoint number
 *
 * @notapi
 */
void usb_lld_start_in(USBDriver *usbp, usbep_t ep) {
 8006014:	b480      	push	{r7}
 8006016:	b085      	sub	sp, #20
 8006018:	af00      	add	r7, sp, #0
 800601a:	6078      	str	r0, [r7, #4]
 800601c:	460b      	mov	r3, r1
 800601e:	70fb      	strb	r3, [r7, #3]
  USBInEndpointState *isp = usbp->epc[ep]->in_state;
 8006020:	78fb      	ldrb	r3, [r7, #3]
 8006022:	687a      	ldr	r2, [r7, #4]
 8006024:	3302      	adds	r3, #2
 8006026:	009b      	lsls	r3, r3, #2
 8006028:	4413      	add	r3, r2
 800602a:	685b      	ldr	r3, [r3, #4]
 800602c:	695b      	ldr	r3, [r3, #20]
 800602e:	60fb      	str	r3, [r7, #12]

  /* Transfer initialization.*/
  isp->totsize = isp->txsize;
 8006030:	68fb      	ldr	r3, [r7, #12]
 8006032:	681a      	ldr	r2, [r3, #0]
 8006034:	68fb      	ldr	r3, [r7, #12]
 8006036:	60da      	str	r2, [r3, #12]
  if (isp->txsize == 0) {
 8006038:	68fb      	ldr	r3, [r7, #12]
 800603a:	681b      	ldr	r3, [r3, #0]
 800603c:	2b00      	cmp	r3, #0
 800603e:	d10b      	bne.n	8006058 <usb_lld_start_in+0x44>
    /* Special case, sending zero size packet.*/
    usbp->otg->ie[ep].DIEPTSIZ = DIEPTSIZ_PKTCNT(1) | DIEPTSIZ_XFRSIZ(0);
 8006040:	687b      	ldr	r3, [r7, #4]
 8006042:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 8006046:	78fb      	ldrb	r3, [r7, #3]
 8006048:	015b      	lsls	r3, r3, #5
 800604a:	4413      	add	r3, r2
 800604c:	f503 6311 	add.w	r3, r3, #2320	; 0x910
 8006050:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 8006054:	601a      	str	r2, [r3, #0]
 8006056:	e02e      	b.n	80060b6 <usb_lld_start_in+0xa2>
  }
  else {
    if ((ep == 0) && (isp->txsize > EP0_MAX_INSIZE))
 8006058:	78fb      	ldrb	r3, [r7, #3]
 800605a:	2b00      	cmp	r3, #0
 800605c:	d106      	bne.n	800606c <usb_lld_start_in+0x58>
 800605e:	68fb      	ldr	r3, [r7, #12]
 8006060:	681b      	ldr	r3, [r3, #0]
 8006062:	2b40      	cmp	r3, #64	; 0x40
 8006064:	d902      	bls.n	800606c <usb_lld_start_in+0x58>
      isp->txsize = EP0_MAX_INSIZE;
 8006066:	68fb      	ldr	r3, [r7, #12]
 8006068:	2240      	movs	r2, #64	; 0x40
 800606a:	601a      	str	r2, [r3, #0]

    /* Normal case.*/
    uint32_t pcnt = (isp->txsize + usbp->epc[ep]->in_maxsize - 1) /
 800606c:	68fb      	ldr	r3, [r7, #12]
 800606e:	681a      	ldr	r2, [r3, #0]
 8006070:	78fb      	ldrb	r3, [r7, #3]
 8006072:	6879      	ldr	r1, [r7, #4]
 8006074:	3302      	adds	r3, #2
 8006076:	009b      	lsls	r3, r3, #2
 8006078:	440b      	add	r3, r1
 800607a:	685b      	ldr	r3, [r3, #4]
 800607c:	8a1b      	ldrh	r3, [r3, #16]
 800607e:	4413      	add	r3, r2
 8006080:	1e5a      	subs	r2, r3, #1
                    usbp->epc[ep]->in_maxsize;
 8006082:	78fb      	ldrb	r3, [r7, #3]
 8006084:	6879      	ldr	r1, [r7, #4]
 8006086:	3302      	adds	r3, #2
 8006088:	009b      	lsls	r3, r3, #2
 800608a:	440b      	add	r3, r1
 800608c:	685b      	ldr	r3, [r3, #4]
 800608e:	8a1b      	ldrh	r3, [r3, #16]
    uint32_t pcnt = (isp->txsize + usbp->epc[ep]->in_maxsize - 1) /
 8006090:	fbb2 f3f3 	udiv	r3, r2, r3
 8006094:	60bb      	str	r3, [r7, #8]
    /* CHTODO: Support more than one packet per frame for isochronous transfers.*/
    usbp->otg->ie[ep].DIEPTSIZ = DIEPTSIZ_MCNT(1) | DIEPTSIZ_PKTCNT(pcnt) |
 8006096:	68bb      	ldr	r3, [r7, #8]
 8006098:	04da      	lsls	r2, r3, #19
                                 DIEPTSIZ_XFRSIZ(isp->txsize);
 800609a:	68fb      	ldr	r3, [r7, #12]
 800609c:	681b      	ldr	r3, [r3, #0]
    usbp->otg->ie[ep].DIEPTSIZ = DIEPTSIZ_MCNT(1) | DIEPTSIZ_PKTCNT(pcnt) |
 800609e:	431a      	orrs	r2, r3
 80060a0:	687b      	ldr	r3, [r7, #4]
 80060a2:	f8d3 1090 	ldr.w	r1, [r3, #144]	; 0x90
 80060a6:	78fb      	ldrb	r3, [r7, #3]
 80060a8:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
 80060ac:	015b      	lsls	r3, r3, #5
 80060ae:	440b      	add	r3, r1
 80060b0:	f503 6311 	add.w	r3, r3, #2320	; 0x910
 80060b4:	601a      	str	r2, [r3, #0]
  }

  /* Special case of isochronous endpoint.*/
  if ((usbp->epc[ep]->ep_mode & USB_EP_MODE_TYPE) == USB_EP_MODE_TYPE_ISOC) {
 80060b6:	78fb      	ldrb	r3, [r7, #3]
 80060b8:	687a      	ldr	r2, [r7, #4]
 80060ba:	3302      	adds	r3, #2
 80060bc:	009b      	lsls	r3, r3, #2
 80060be:	4413      	add	r3, r2
 80060c0:	685b      	ldr	r3, [r3, #4]
 80060c2:	681b      	ldr	r3, [r3, #0]
 80060c4:	f003 0303 	and.w	r3, r3, #3
 80060c8:	2b01      	cmp	r3, #1
 80060ca:	d12d      	bne.n	8006128 <usb_lld_start_in+0x114>
    /* Odd/even bit toggling.*/
    if (usbp->otg->DSTS & DSTS_FNSOF_ODD)
 80060cc:	687b      	ldr	r3, [r7, #4]
 80060ce:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80060d2:	f8d3 3808 	ldr.w	r3, [r3, #2056]	; 0x808
 80060d6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80060da:	2b00      	cmp	r3, #0
 80060dc:	d012      	beq.n	8006104 <usb_lld_start_in+0xf0>
      usbp->otg->ie[ep].DIEPCTL |= DIEPCTL_SEVNFRM;
 80060de:	687b      	ldr	r3, [r7, #4]
 80060e0:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 80060e4:	78fb      	ldrb	r3, [r7, #3]
 80060e6:	3348      	adds	r3, #72	; 0x48
 80060e8:	015b      	lsls	r3, r3, #5
 80060ea:	4413      	add	r3, r2
 80060ec:	681a      	ldr	r2, [r3, #0]
 80060ee:	687b      	ldr	r3, [r7, #4]
 80060f0:	f8d3 1090 	ldr.w	r1, [r3, #144]	; 0x90
 80060f4:	78fb      	ldrb	r3, [r7, #3]
 80060f6:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 80060fa:	3348      	adds	r3, #72	; 0x48
 80060fc:	015b      	lsls	r3, r3, #5
 80060fe:	440b      	add	r3, r1
 8006100:	601a      	str	r2, [r3, #0]
 8006102:	e011      	b.n	8006128 <usb_lld_start_in+0x114>
    else
      usbp->otg->ie[ep].DIEPCTL |= DIEPCTL_SODDFRM;
 8006104:	687b      	ldr	r3, [r7, #4]
 8006106:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 800610a:	78fb      	ldrb	r3, [r7, #3]
 800610c:	3348      	adds	r3, #72	; 0x48
 800610e:	015b      	lsls	r3, r3, #5
 8006110:	4413      	add	r3, r2
 8006112:	681a      	ldr	r2, [r3, #0]
 8006114:	687b      	ldr	r3, [r7, #4]
 8006116:	f8d3 1090 	ldr.w	r1, [r3, #144]	; 0x90
 800611a:	78fb      	ldrb	r3, [r7, #3]
 800611c:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
 8006120:	3348      	adds	r3, #72	; 0x48
 8006122:	015b      	lsls	r3, r3, #5
 8006124:	440b      	add	r3, r1
 8006126:	601a      	str	r2, [r3, #0]
  }

  /* Starting operation.*/
  usbp->otg->ie[ep].DIEPCTL |= DIEPCTL_EPENA | DIEPCTL_CNAK;
 8006128:	687b      	ldr	r3, [r7, #4]
 800612a:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 800612e:	78fb      	ldrb	r3, [r7, #3]
 8006130:	3348      	adds	r3, #72	; 0x48
 8006132:	015b      	lsls	r3, r3, #5
 8006134:	4413      	add	r3, r2
 8006136:	681a      	ldr	r2, [r3, #0]
 8006138:	687b      	ldr	r3, [r7, #4]
 800613a:	f8d3 1090 	ldr.w	r1, [r3, #144]	; 0x90
 800613e:	78fb      	ldrb	r3, [r7, #3]
 8006140:	f042 4204 	orr.w	r2, r2, #2214592512	; 0x84000000
 8006144:	3348      	adds	r3, #72	; 0x48
 8006146:	015b      	lsls	r3, r3, #5
 8006148:	440b      	add	r3, r1
 800614a:	601a      	str	r2, [r3, #0]
  usbp->otg->DIEPEMPMSK |= DIEPEMPMSK_INEPTXFEM(ep);
 800614c:	687b      	ldr	r3, [r7, #4]
 800614e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006152:	f8d3 1834 	ldr.w	r1, [r3, #2100]	; 0x834
 8006156:	78fb      	ldrb	r3, [r7, #3]
 8006158:	2201      	movs	r2, #1
 800615a:	409a      	lsls	r2, r3
 800615c:	687b      	ldr	r3, [r7, #4]
 800615e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006162:	430a      	orrs	r2, r1
 8006164:	f8c3 2834 	str.w	r2, [r3, #2100]	; 0x834
}
 8006168:	bf00      	nop
 800616a:	3714      	adds	r7, #20
 800616c:	46bd      	mov	sp, r7
 800616e:	bc80      	pop	{r7}
 8006170:	4770      	bx	lr

08006172 <usb_lld_stall_out>:
 * @param[in] usbp      pointer to the @p USBDriver object
 * @param[in] ep        endpoint number
 *
 * @notapi
 */
void usb_lld_stall_out(USBDriver *usbp, usbep_t ep) {
 8006172:	b480      	push	{r7}
 8006174:	b083      	sub	sp, #12
 8006176:	af00      	add	r7, sp, #0
 8006178:	6078      	str	r0, [r7, #4]
 800617a:	460b      	mov	r3, r1
 800617c:	70fb      	strb	r3, [r7, #3]

  usbp->otg->oe[ep].DOEPCTL |= DOEPCTL_STALL;
 800617e:	687b      	ldr	r3, [r7, #4]
 8006180:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 8006184:	78fb      	ldrb	r3, [r7, #3]
 8006186:	3358      	adds	r3, #88	; 0x58
 8006188:	015b      	lsls	r3, r3, #5
 800618a:	4413      	add	r3, r2
 800618c:	681a      	ldr	r2, [r3, #0]
 800618e:	687b      	ldr	r3, [r7, #4]
 8006190:	f8d3 1090 	ldr.w	r1, [r3, #144]	; 0x90
 8006194:	78fb      	ldrb	r3, [r7, #3]
 8006196:	f442 1200 	orr.w	r2, r2, #2097152	; 0x200000
 800619a:	3358      	adds	r3, #88	; 0x58
 800619c:	015b      	lsls	r3, r3, #5
 800619e:	440b      	add	r3, r1
 80061a0:	601a      	str	r2, [r3, #0]
}
 80061a2:	bf00      	nop
 80061a4:	370c      	adds	r7, #12
 80061a6:	46bd      	mov	sp, r7
 80061a8:	bc80      	pop	{r7}
 80061aa:	4770      	bx	lr

080061ac <usb_lld_stall_in>:
 * @param[in] usbp      pointer to the @p USBDriver object
 * @param[in] ep        endpoint number
 *
 * @notapi
 */
void usb_lld_stall_in(USBDriver *usbp, usbep_t ep) {
 80061ac:	b480      	push	{r7}
 80061ae:	b083      	sub	sp, #12
 80061b0:	af00      	add	r7, sp, #0
 80061b2:	6078      	str	r0, [r7, #4]
 80061b4:	460b      	mov	r3, r1
 80061b6:	70fb      	strb	r3, [r7, #3]

  usbp->otg->ie[ep].DIEPCTL |= DIEPCTL_STALL;
 80061b8:	687b      	ldr	r3, [r7, #4]
 80061ba:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 80061be:	78fb      	ldrb	r3, [r7, #3]
 80061c0:	3348      	adds	r3, #72	; 0x48
 80061c2:	015b      	lsls	r3, r3, #5
 80061c4:	4413      	add	r3, r2
 80061c6:	681a      	ldr	r2, [r3, #0]
 80061c8:	687b      	ldr	r3, [r7, #4]
 80061ca:	f8d3 1090 	ldr.w	r1, [r3, #144]	; 0x90
 80061ce:	78fb      	ldrb	r3, [r7, #3]
 80061d0:	f442 1200 	orr.w	r2, r2, #2097152	; 0x200000
 80061d4:	3348      	adds	r3, #72	; 0x48
 80061d6:	015b      	lsls	r3, r3, #5
 80061d8:	440b      	add	r3, r1
 80061da:	601a      	str	r2, [r3, #0]
}
 80061dc:	bf00      	nop
 80061de:	370c      	adds	r7, #12
 80061e0:	46bd      	mov	sp, r7
 80061e2:	bc80      	pop	{r7}
 80061e4:	4770      	bx	lr

080061e6 <usb_lld_clear_out>:
 * @param[in] usbp      pointer to the @p USBDriver object
 * @param[in] ep        endpoint number
 *
 * @notapi
 */
void usb_lld_clear_out(USBDriver *usbp, usbep_t ep) {
 80061e6:	b480      	push	{r7}
 80061e8:	b083      	sub	sp, #12
 80061ea:	af00      	add	r7, sp, #0
 80061ec:	6078      	str	r0, [r7, #4]
 80061ee:	460b      	mov	r3, r1
 80061f0:	70fb      	strb	r3, [r7, #3]

  usbp->otg->oe[ep].DOEPCTL &= ~DOEPCTL_STALL;
 80061f2:	687b      	ldr	r3, [r7, #4]
 80061f4:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 80061f8:	78fb      	ldrb	r3, [r7, #3]
 80061fa:	3358      	adds	r3, #88	; 0x58
 80061fc:	015b      	lsls	r3, r3, #5
 80061fe:	4413      	add	r3, r2
 8006200:	681a      	ldr	r2, [r3, #0]
 8006202:	687b      	ldr	r3, [r7, #4]
 8006204:	f8d3 1090 	ldr.w	r1, [r3, #144]	; 0x90
 8006208:	78fb      	ldrb	r3, [r7, #3]
 800620a:	f422 1200 	bic.w	r2, r2, #2097152	; 0x200000
 800620e:	3358      	adds	r3, #88	; 0x58
 8006210:	015b      	lsls	r3, r3, #5
 8006212:	440b      	add	r3, r1
 8006214:	601a      	str	r2, [r3, #0]
}
 8006216:	bf00      	nop
 8006218:	370c      	adds	r7, #12
 800621a:	46bd      	mov	sp, r7
 800621c:	bc80      	pop	{r7}
 800621e:	4770      	bx	lr

08006220 <usb_lld_clear_in>:
 * @param[in] usbp      pointer to the @p USBDriver object
 * @param[in] ep        endpoint number
 *
 * @notapi
 */
void usb_lld_clear_in(USBDriver *usbp, usbep_t ep) {
 8006220:	b480      	push	{r7}
 8006222:	b083      	sub	sp, #12
 8006224:	af00      	add	r7, sp, #0
 8006226:	6078      	str	r0, [r7, #4]
 8006228:	460b      	mov	r3, r1
 800622a:	70fb      	strb	r3, [r7, #3]

  usbp->otg->ie[ep].DIEPCTL &= ~DIEPCTL_STALL;
 800622c:	687b      	ldr	r3, [r7, #4]
 800622e:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 8006232:	78fb      	ldrb	r3, [r7, #3]
 8006234:	3348      	adds	r3, #72	; 0x48
 8006236:	015b      	lsls	r3, r3, #5
 8006238:	4413      	add	r3, r2
 800623a:	681a      	ldr	r2, [r3, #0]
 800623c:	687b      	ldr	r3, [r7, #4]
 800623e:	f8d3 1090 	ldr.w	r1, [r3, #144]	; 0x90
 8006242:	78fb      	ldrb	r3, [r7, #3]
 8006244:	f422 1200 	bic.w	r2, r2, #2097152	; 0x200000
 8006248:	3348      	adds	r3, #72	; 0x48
 800624a:	015b      	lsls	r3, r3, #5
 800624c:	440b      	add	r3, r1
 800624e:	601a      	str	r2, [r3, #0]
}
 8006250:	bf00      	nop
 8006252:	370c      	adds	r7, #12
 8006254:	46bd      	mov	sp, r7
 8006256:	bc80      	pop	{r7}
 8006258:	4770      	bx	lr

0800625a <chSysLockFromISR>:
static inline void chSysLockFromISR(void) {
 800625a:	b480      	push	{r7}
 800625c:	b083      	sub	sp, #12
 800625e:	af00      	add	r7, sp, #0
 8006260:	2330      	movs	r3, #48	; 0x30
 8006262:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 8006264:	687b      	ldr	r3, [r7, #4]
 8006266:	f383 8811 	msr	BASEPRI, r3
}
 800626a:	bf00      	nop
}
 800626c:	bf00      	nop
}
 800626e:	bf00      	nop
}
 8006270:	bf00      	nop
 8006272:	370c      	adds	r7, #12
 8006274:	46bd      	mov	sp, r7
 8006276:	bc80      	pop	{r7}
 8006278:	4770      	bx	lr

0800627a <chSysUnlockFromISR>:
static inline void chSysUnlockFromISR(void) {
 800627a:	b480      	push	{r7}
 800627c:	b083      	sub	sp, #12
 800627e:	af00      	add	r7, sp, #0
 8006280:	2300      	movs	r3, #0
 8006282:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 8006284:	687b      	ldr	r3, [r7, #4]
 8006286:	f383 8811 	msr	BASEPRI, r3
}
 800628a:	bf00      	nop
}
 800628c:	bf00      	nop
}
 800628e:	bf00      	nop
}
 8006290:	bf00      	nop
 8006292:	370c      	adds	r7, #12
 8006294:	46bd      	mov	sp, r7
 8006296:	bc80      	pop	{r7}
 8006298:	4770      	bx	lr

0800629a <osalSysHalt>:
static inline void osalSysHalt(const char *reason) {
 800629a:	b580      	push	{r7, lr}
 800629c:	b082      	sub	sp, #8
 800629e:	af00      	add	r7, sp, #0
 80062a0:	6078      	str	r0, [r7, #4]
  chSysHalt(reason);
 80062a2:	6878      	ldr	r0, [r7, #4]
 80062a4:	f001 fb8c 	bl	80079c0 <chSysHalt>
}
 80062a8:	bf00      	nop
 80062aa:	3708      	adds	r7, #8
 80062ac:	46bd      	mov	sp, r7
 80062ae:	bd80      	pop	{r7, pc}

080062b0 <osalSysLockFromISR>:
static inline void osalSysLockFromISR(void) {
 80062b0:	b580      	push	{r7, lr}
 80062b2:	af00      	add	r7, sp, #0
  chSysLockFromISR();
 80062b4:	f7ff ffd1 	bl	800625a <chSysLockFromISR>
}
 80062b8:	bf00      	nop
 80062ba:	bd80      	pop	{r7, pc}

080062bc <osalSysUnlockFromISR>:
static inline void osalSysUnlockFromISR(void) {
 80062bc:	b580      	push	{r7, lr}
 80062be:	af00      	add	r7, sp, #0
  chSysUnlockFromISR();
 80062c0:	f7ff ffdb 	bl	800627a <chSysUnlockFromISR>
}
 80062c4:	bf00      	nop
 80062c6:	bd80      	pop	{r7, pc}

080062c8 <osalThreadResumeI>:
static inline void osalThreadResumeI(thread_reference_t *trp, msg_t msg) {
 80062c8:	b580      	push	{r7, lr}
 80062ca:	b082      	sub	sp, #8
 80062cc:	af00      	add	r7, sp, #0
 80062ce:	6078      	str	r0, [r7, #4]
 80062d0:	6039      	str	r1, [r7, #0]
  chThdResumeI(trp, msg);
 80062d2:	6839      	ldr	r1, [r7, #0]
 80062d4:	6878      	ldr	r0, [r7, #4]
 80062d6:	f002 fce9 	bl	8008cac <chThdResumeI>
}
 80062da:	bf00      	nop
 80062dc:	3708      	adds	r7, #8
 80062de:	46bd      	mov	sp, r7
 80062e0:	bd80      	pop	{r7, pc}
	...

080062e4 <__rccResetAPB1L>:
__STATIC_INLINE void __rccResetAPB1L(uint32_t mask) {
 80062e4:	b480      	push	{r7}
 80062e6:	b083      	sub	sp, #12
 80062e8:	af00      	add	r7, sp, #0
 80062ea:	6078      	str	r0, [r7, #4]
  RCC->APB1LRSTR |= mask;
 80062ec:	4b0c      	ldr	r3, [pc, #48]	; (8006320 <__rccResetAPB1L+0x3c>)
 80062ee:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 80062f2:	490b      	ldr	r1, [pc, #44]	; (8006320 <__rccResetAPB1L+0x3c>)
 80062f4:	687b      	ldr	r3, [r7, #4]
 80062f6:	4313      	orrs	r3, r2
 80062f8:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  RCC->APB1LRSTR &= ~mask;
 80062fc:	4b08      	ldr	r3, [pc, #32]	; (8006320 <__rccResetAPB1L+0x3c>)
 80062fe:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 8006302:	687b      	ldr	r3, [r7, #4]
 8006304:	43db      	mvns	r3, r3
 8006306:	4906      	ldr	r1, [pc, #24]	; (8006320 <__rccResetAPB1L+0x3c>)
 8006308:	4013      	ands	r3, r2
 800630a:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
  (void)RCC->APB1LRSTR;
 800630e:	4b04      	ldr	r3, [pc, #16]	; (8006320 <__rccResetAPB1L+0x3c>)
 8006310:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
}
 8006314:	bf00      	nop
 8006316:	370c      	adds	r7, #12
 8006318:	46bd      	mov	sp, r7
 800631a:	bc80      	pop	{r7}
 800631c:	4770      	bx	lr
 800631e:	bf00      	nop
 8006320:	58024400 	.word	0x58024400

08006324 <__rccResetAPB2>:
__STATIC_INLINE void __rccResetAPB2(uint32_t mask) {
 8006324:	b480      	push	{r7}
 8006326:	b083      	sub	sp, #12
 8006328:	af00      	add	r7, sp, #0
 800632a:	6078      	str	r0, [r7, #4]
  RCC->APB2RSTR |= mask;
 800632c:	4b0c      	ldr	r3, [pc, #48]	; (8006360 <__rccResetAPB2+0x3c>)
 800632e:	f8d3 2098 	ldr.w	r2, [r3, #152]	; 0x98
 8006332:	490b      	ldr	r1, [pc, #44]	; (8006360 <__rccResetAPB2+0x3c>)
 8006334:	687b      	ldr	r3, [r7, #4]
 8006336:	4313      	orrs	r3, r2
 8006338:	f8c1 3098 	str.w	r3, [r1, #152]	; 0x98
  RCC->APB2RSTR &= ~mask;
 800633c:	4b08      	ldr	r3, [pc, #32]	; (8006360 <__rccResetAPB2+0x3c>)
 800633e:	f8d3 2098 	ldr.w	r2, [r3, #152]	; 0x98
 8006342:	687b      	ldr	r3, [r7, #4]
 8006344:	43db      	mvns	r3, r3
 8006346:	4906      	ldr	r1, [pc, #24]	; (8006360 <__rccResetAPB2+0x3c>)
 8006348:	4013      	ands	r3, r2
 800634a:	f8c1 3098 	str.w	r3, [r1, #152]	; 0x98
  (void)RCC->APB2RSTR;
 800634e:	4b04      	ldr	r3, [pc, #16]	; (8006360 <__rccResetAPB2+0x3c>)
 8006350:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
}
 8006354:	bf00      	nop
 8006356:	370c      	adds	r7, #12
 8006358:	46bd      	mov	sp, r7
 800635a:	bc80      	pop	{r7}
 800635c:	4770      	bx	lr
 800635e:	bf00      	nop
 8006360:	58024400 	.word	0x58024400

08006364 <__rccResetAPB4>:
__STATIC_INLINE void __rccResetAPB4(uint32_t mask) {
 8006364:	b480      	push	{r7}
 8006366:	b083      	sub	sp, #12
 8006368:	af00      	add	r7, sp, #0
 800636a:	6078      	str	r0, [r7, #4]
  RCC->APB4RSTR |= mask;
 800636c:	4b0c      	ldr	r3, [pc, #48]	; (80063a0 <__rccResetAPB4+0x3c>)
 800636e:	f8d3 209c 	ldr.w	r2, [r3, #156]	; 0x9c
 8006372:	490b      	ldr	r1, [pc, #44]	; (80063a0 <__rccResetAPB4+0x3c>)
 8006374:	687b      	ldr	r3, [r7, #4]
 8006376:	4313      	orrs	r3, r2
 8006378:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
  RCC->APB4RSTR &= ~mask;
 800637c:	4b08      	ldr	r3, [pc, #32]	; (80063a0 <__rccResetAPB4+0x3c>)
 800637e:	f8d3 209c 	ldr.w	r2, [r3, #156]	; 0x9c
 8006382:	687b      	ldr	r3, [r7, #4]
 8006384:	43db      	mvns	r3, r3
 8006386:	4906      	ldr	r1, [pc, #24]	; (80063a0 <__rccResetAPB4+0x3c>)
 8006388:	4013      	ands	r3, r2
 800638a:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
  (void)RCC->APB4RSTR;
 800638e:	4b04      	ldr	r3, [pc, #16]	; (80063a0 <__rccResetAPB4+0x3c>)
 8006390:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
}
 8006394:	bf00      	nop
 8006396:	370c      	adds	r7, #12
 8006398:	46bd      	mov	sp, r7
 800639a:	bc80      	pop	{r7}
 800639c:	4770      	bx	lr
 800639e:	bf00      	nop
 80063a0:	58024400 	.word	0x58024400

080063a4 <rccEnableAPB1L>:
__STATIC_INLINE void rccEnableAPB1L(uint32_t mask, bool lp) {
 80063a4:	b480      	push	{r7}
 80063a6:	b083      	sub	sp, #12
 80063a8:	af00      	add	r7, sp, #0
 80063aa:	6078      	str	r0, [r7, #4]
 80063ac:	460b      	mov	r3, r1
 80063ae:	70fb      	strb	r3, [r7, #3]
  RCC_C1->APB1LENR |= mask;
 80063b0:	4b12      	ldr	r3, [pc, #72]	; (80063fc <rccEnableAPB1L+0x58>)
 80063b2:	f8d3 20e8 	ldr.w	r2, [r3, #232]	; 0xe8
 80063b6:	4911      	ldr	r1, [pc, #68]	; (80063fc <rccEnableAPB1L+0x58>)
 80063b8:	687b      	ldr	r3, [r7, #4]
 80063ba:	4313      	orrs	r3, r2
 80063bc:	f8c1 30e8 	str.w	r3, [r1, #232]	; 0xe8
  if (lp) {
 80063c0:	78fb      	ldrb	r3, [r7, #3]
 80063c2:	2b00      	cmp	r3, #0
 80063c4:	d008      	beq.n	80063d8 <rccEnableAPB1L+0x34>
    RCC_C1->APB1LLPENR |= mask;
 80063c6:	4b0d      	ldr	r3, [pc, #52]	; (80063fc <rccEnableAPB1L+0x58>)
 80063c8:	f8d3 2110 	ldr.w	r2, [r3, #272]	; 0x110
 80063cc:	490b      	ldr	r1, [pc, #44]	; (80063fc <rccEnableAPB1L+0x58>)
 80063ce:	687b      	ldr	r3, [r7, #4]
 80063d0:	4313      	orrs	r3, r2
 80063d2:	f8c1 3110 	str.w	r3, [r1, #272]	; 0x110
 80063d6:	e008      	b.n	80063ea <rccEnableAPB1L+0x46>
    RCC_C1->APB1LLPENR &= ~mask;
 80063d8:	4b08      	ldr	r3, [pc, #32]	; (80063fc <rccEnableAPB1L+0x58>)
 80063da:	f8d3 2110 	ldr.w	r2, [r3, #272]	; 0x110
 80063de:	687b      	ldr	r3, [r7, #4]
 80063e0:	43db      	mvns	r3, r3
 80063e2:	4906      	ldr	r1, [pc, #24]	; (80063fc <rccEnableAPB1L+0x58>)
 80063e4:	4013      	ands	r3, r2
 80063e6:	f8c1 3110 	str.w	r3, [r1, #272]	; 0x110
  (void)RCC_C1->APB1LLPENR;
 80063ea:	4b04      	ldr	r3, [pc, #16]	; (80063fc <rccEnableAPB1L+0x58>)
 80063ec:	f8d3 3110 	ldr.w	r3, [r3, #272]	; 0x110
}
 80063f0:	bf00      	nop
 80063f2:	370c      	adds	r7, #12
 80063f4:	46bd      	mov	sp, r7
 80063f6:	bc80      	pop	{r7}
 80063f8:	4770      	bx	lr
 80063fa:	bf00      	nop
 80063fc:	58024400 	.word	0x58024400

08006400 <rccResetAPB1L>:
__STATIC_INLINE void rccResetAPB1L(uint32_t mask) {
 8006400:	b580      	push	{r7, lr}
 8006402:	b082      	sub	sp, #8
 8006404:	af00      	add	r7, sp, #0
 8006406:	6078      	str	r0, [r7, #4]
  __rccResetAPB1L(mask);
 8006408:	6878      	ldr	r0, [r7, #4]
 800640a:	f7ff ff6b 	bl	80062e4 <__rccResetAPB1L>
}
 800640e:	bf00      	nop
 8006410:	3708      	adds	r7, #8
 8006412:	46bd      	mov	sp, r7
 8006414:	bd80      	pop	{r7, pc}
	...

08006418 <rccEnableAPB2>:
__STATIC_INLINE void rccEnableAPB2(uint32_t mask, bool lp) {
 8006418:	b480      	push	{r7}
 800641a:	b083      	sub	sp, #12
 800641c:	af00      	add	r7, sp, #0
 800641e:	6078      	str	r0, [r7, #4]
 8006420:	460b      	mov	r3, r1
 8006422:	70fb      	strb	r3, [r7, #3]
  RCC_C1->APB2ENR |= mask;
 8006424:	4b12      	ldr	r3, [pc, #72]	; (8006470 <rccEnableAPB2+0x58>)
 8006426:	f8d3 20f0 	ldr.w	r2, [r3, #240]	; 0xf0
 800642a:	4911      	ldr	r1, [pc, #68]	; (8006470 <rccEnableAPB2+0x58>)
 800642c:	687b      	ldr	r3, [r7, #4]
 800642e:	4313      	orrs	r3, r2
 8006430:	f8c1 30f0 	str.w	r3, [r1, #240]	; 0xf0
  if (lp) {
 8006434:	78fb      	ldrb	r3, [r7, #3]
 8006436:	2b00      	cmp	r3, #0
 8006438:	d008      	beq.n	800644c <rccEnableAPB2+0x34>
    RCC_C1->APB2LPENR |= mask;
 800643a:	4b0d      	ldr	r3, [pc, #52]	; (8006470 <rccEnableAPB2+0x58>)
 800643c:	f8d3 2118 	ldr.w	r2, [r3, #280]	; 0x118
 8006440:	490b      	ldr	r1, [pc, #44]	; (8006470 <rccEnableAPB2+0x58>)
 8006442:	687b      	ldr	r3, [r7, #4]
 8006444:	4313      	orrs	r3, r2
 8006446:	f8c1 3118 	str.w	r3, [r1, #280]	; 0x118
 800644a:	e008      	b.n	800645e <rccEnableAPB2+0x46>
    RCC_C1->APB2LPENR &= ~mask;
 800644c:	4b08      	ldr	r3, [pc, #32]	; (8006470 <rccEnableAPB2+0x58>)
 800644e:	f8d3 2118 	ldr.w	r2, [r3, #280]	; 0x118
 8006452:	687b      	ldr	r3, [r7, #4]
 8006454:	43db      	mvns	r3, r3
 8006456:	4906      	ldr	r1, [pc, #24]	; (8006470 <rccEnableAPB2+0x58>)
 8006458:	4013      	ands	r3, r2
 800645a:	f8c1 3118 	str.w	r3, [r1, #280]	; 0x118
  (void)RCC_C1->APB2LPENR;
 800645e:	4b04      	ldr	r3, [pc, #16]	; (8006470 <rccEnableAPB2+0x58>)
 8006460:	f8d3 3118 	ldr.w	r3, [r3, #280]	; 0x118
}
 8006464:	bf00      	nop
 8006466:	370c      	adds	r7, #12
 8006468:	46bd      	mov	sp, r7
 800646a:	bc80      	pop	{r7}
 800646c:	4770      	bx	lr
 800646e:	bf00      	nop
 8006470:	58024400 	.word	0x58024400

08006474 <rccResetAPB2>:
__STATIC_INLINE void rccResetAPB2(uint32_t mask) {
 8006474:	b580      	push	{r7, lr}
 8006476:	b082      	sub	sp, #8
 8006478:	af00      	add	r7, sp, #0
 800647a:	6078      	str	r0, [r7, #4]
  __rccResetAPB2(mask);
 800647c:	6878      	ldr	r0, [r7, #4]
 800647e:	f7ff ff51 	bl	8006324 <__rccResetAPB2>
}
 8006482:	bf00      	nop
 8006484:	3708      	adds	r7, #8
 8006486:	46bd      	mov	sp, r7
 8006488:	bd80      	pop	{r7, pc}
	...

0800648c <rccEnableAPB4>:
__STATIC_INLINE void rccEnableAPB4(uint32_t mask, bool lp) {
 800648c:	b480      	push	{r7}
 800648e:	b083      	sub	sp, #12
 8006490:	af00      	add	r7, sp, #0
 8006492:	6078      	str	r0, [r7, #4]
 8006494:	460b      	mov	r3, r1
 8006496:	70fb      	strb	r3, [r7, #3]
  RCC_C1->APB4ENR |= mask;
 8006498:	4b12      	ldr	r3, [pc, #72]	; (80064e4 <rccEnableAPB4+0x58>)
 800649a:	f8d3 20f4 	ldr.w	r2, [r3, #244]	; 0xf4
 800649e:	4911      	ldr	r1, [pc, #68]	; (80064e4 <rccEnableAPB4+0x58>)
 80064a0:	687b      	ldr	r3, [r7, #4]
 80064a2:	4313      	orrs	r3, r2
 80064a4:	f8c1 30f4 	str.w	r3, [r1, #244]	; 0xf4
  if (lp) {
 80064a8:	78fb      	ldrb	r3, [r7, #3]
 80064aa:	2b00      	cmp	r3, #0
 80064ac:	d008      	beq.n	80064c0 <rccEnableAPB4+0x34>
    RCC_C1->APB4LPENR |= mask;
 80064ae:	4b0d      	ldr	r3, [pc, #52]	; (80064e4 <rccEnableAPB4+0x58>)
 80064b0:	f8d3 211c 	ldr.w	r2, [r3, #284]	; 0x11c
 80064b4:	490b      	ldr	r1, [pc, #44]	; (80064e4 <rccEnableAPB4+0x58>)
 80064b6:	687b      	ldr	r3, [r7, #4]
 80064b8:	4313      	orrs	r3, r2
 80064ba:	f8c1 311c 	str.w	r3, [r1, #284]	; 0x11c
 80064be:	e008      	b.n	80064d2 <rccEnableAPB4+0x46>
    RCC_C1->APB4LPENR &= ~mask;
 80064c0:	4b08      	ldr	r3, [pc, #32]	; (80064e4 <rccEnableAPB4+0x58>)
 80064c2:	f8d3 211c 	ldr.w	r2, [r3, #284]	; 0x11c
 80064c6:	687b      	ldr	r3, [r7, #4]
 80064c8:	43db      	mvns	r3, r3
 80064ca:	4906      	ldr	r1, [pc, #24]	; (80064e4 <rccEnableAPB4+0x58>)
 80064cc:	4013      	ands	r3, r2
 80064ce:	f8c1 311c 	str.w	r3, [r1, #284]	; 0x11c
  (void)RCC_C1->APB4LPENR;
 80064d2:	4b04      	ldr	r3, [pc, #16]	; (80064e4 <rccEnableAPB4+0x58>)
 80064d4:	f8d3 311c 	ldr.w	r3, [r3, #284]	; 0x11c
}
 80064d8:	bf00      	nop
 80064da:	370c      	adds	r7, #12
 80064dc:	46bd      	mov	sp, r7
 80064de:	bc80      	pop	{r7}
 80064e0:	4770      	bx	lr
 80064e2:	bf00      	nop
 80064e4:	58024400 	.word	0x58024400

080064e8 <rccResetAPB4>:
__STATIC_INLINE void rccResetAPB4(uint32_t mask) {
 80064e8:	b580      	push	{r7, lr}
 80064ea:	b082      	sub	sp, #8
 80064ec:	af00      	add	r7, sp, #0
 80064ee:	6078      	str	r0, [r7, #4]
  __rccResetAPB4(mask);
 80064f0:	6878      	ldr	r0, [r7, #4]
 80064f2:	f7ff ff37 	bl	8006364 <__rccResetAPB4>
}
 80064f6:	bf00      	nop
 80064f8:	3708      	adds	r7, #8
 80064fa:	46bd      	mov	sp, r7
 80064fc:	bd80      	pop	{r7, pc}
	...

08006500 <spi_lld_configure>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static void spi_lld_configure(SPIDriver *spip) {
 8006500:	b480      	push	{r7}
 8006502:	b083      	sub	sp, #12
 8006504:	af00      	add	r7, sp, #0
 8006506:	6078      	str	r0, [r7, #4]

  /* SPI setup and enable.*/
  spip->spi->CR1  = 0U;
 8006508:	687b      	ldr	r3, [r7, #4]
 800650a:	69db      	ldr	r3, [r3, #28]
 800650c:	2200      	movs	r2, #0
 800650e:	601a      	str	r2, [r3, #0]
  spip->spi->CR2  = 0U;
 8006510:	687b      	ldr	r3, [r7, #4]
 8006512:	69db      	ldr	r3, [r3, #28]
 8006514:	2200      	movs	r2, #0
 8006516:	605a      	str	r2, [r3, #4]
  spip->spi->IER  = SPI_IER_OVRIE;
 8006518:	687b      	ldr	r3, [r7, #4]
 800651a:	69db      	ldr	r3, [r3, #28]
 800651c:	2240      	movs	r2, #64	; 0x40
 800651e:	611a      	str	r2, [r3, #16]
  spip->spi->IFCR = 0xFFFFFFFFU;
 8006520:	687b      	ldr	r3, [r7, #4]
 8006522:	69db      	ldr	r3, [r3, #28]
 8006524:	f04f 32ff 	mov.w	r2, #4294967295
 8006528:	619a      	str	r2, [r3, #24]
  spip->spi->CFG1 = (spip->config->cfg1 & ~SPI_CFG1_FTHLV_Msk) |
 800652a:	687b      	ldr	r3, [r7, #4]
 800652c:	685b      	ldr	r3, [r3, #4]
 800652e:	695a      	ldr	r2, [r3, #20]
                    SPI_CFG1_RXDMAEN | SPI_CFG1_TXDMAEN;
 8006530:	4b14      	ldr	r3, [pc, #80]	; (8006584 <spi_lld_configure+0x84>)
 8006532:	4013      	ands	r3, r2
  spip->spi->CFG1 = (spip->config->cfg1 & ~SPI_CFG1_FTHLV_Msk) |
 8006534:	687a      	ldr	r2, [r7, #4]
 8006536:	69d2      	ldr	r2, [r2, #28]
                    SPI_CFG1_RXDMAEN | SPI_CFG1_TXDMAEN;
 8006538:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
  spip->spi->CFG1 = (spip->config->cfg1 & ~SPI_CFG1_FTHLV_Msk) |
 800653c:	6093      	str	r3, [r2, #8]
  if (spip->config->slave) {
 800653e:	687b      	ldr	r3, [r7, #4]
 8006540:	685b      	ldr	r3, [r3, #4]
 8006542:	785b      	ldrb	r3, [r3, #1]
 8006544:	2b00      	cmp	r3, #0
 8006546:	d008      	beq.n	800655a <spi_lld_configure+0x5a>
    spip->spi->CFG2 = spip->config->cfg2 & ~SPI_CFG2_COMM_Msk;
 8006548:	687b      	ldr	r3, [r7, #4]
 800654a:	685b      	ldr	r3, [r3, #4]
 800654c:	699a      	ldr	r2, [r3, #24]
 800654e:	687b      	ldr	r3, [r7, #4]
 8006550:	69db      	ldr	r3, [r3, #28]
 8006552:	f422 22c0 	bic.w	r2, r2, #393216	; 0x60000
 8006556:	60da      	str	r2, [r3, #12]
 8006558:	e009      	b.n	800656e <spi_lld_configure+0x6e>
  }
  else {
    spip->spi->CFG2 = (spip->config->cfg2 | SPI_CFG2_MASTER | SPI_CFG2_SSOE) &
 800655a:	687b      	ldr	r3, [r7, #4]
 800655c:	685b      	ldr	r3, [r3, #4]
 800655e:	699a      	ldr	r2, [r3, #24]
 8006560:	4b09      	ldr	r3, [pc, #36]	; (8006588 <spi_lld_configure+0x88>)
 8006562:	4013      	ands	r3, r2
 8006564:	687a      	ldr	r2, [r7, #4]
 8006566:	69d2      	ldr	r2, [r2, #28]
 8006568:	f043 5301 	orr.w	r3, r3, #541065216	; 0x20400000
 800656c:	60d3      	str	r3, [r2, #12]
                      ~SPI_CFG2_COMM_Msk;
  }
  spip->spi->CR1  = SPI_CR1_MASRX | SPI_CR1_SPE;
 800656e:	687b      	ldr	r3, [r7, #4]
 8006570:	69db      	ldr	r3, [r3, #28]
 8006572:	f240 1201 	movw	r2, #257	; 0x101
 8006576:	601a      	str	r2, [r3, #0]
}
 8006578:	bf00      	nop
 800657a:	370c      	adds	r7, #12
 800657c:	46bd      	mov	sp, r7
 800657e:	bc80      	pop	{r7}
 8006580:	4770      	bx	lr
 8006582:	bf00      	nop
 8006584:	ffff3e1f 	.word	0xffff3e1f
 8006588:	dfb9ffff 	.word	0xdfb9ffff

0800658c <spi_lld_resume>:

static void spi_lld_resume(SPIDriver *spip) {
 800658c:	b480      	push	{r7}
 800658e:	b083      	sub	sp, #12
 8006590:	af00      	add	r7, sp, #0
 8006592:	6078      	str	r0, [r7, #4]

  if (!spip->config->slave) {
 8006594:	687b      	ldr	r3, [r7, #4]
 8006596:	685b      	ldr	r3, [r3, #4]
 8006598:	785b      	ldrb	r3, [r3, #1]
 800659a:	f083 0301 	eor.w	r3, r3, #1
 800659e:	b2db      	uxtb	r3, r3
 80065a0:	2b00      	cmp	r3, #0
 80065a2:	d007      	beq.n	80065b4 <spi_lld_resume+0x28>
    spip->spi->CR1 |= SPI_CR1_CSTART;
 80065a4:	687b      	ldr	r3, [r7, #4]
 80065a6:	69db      	ldr	r3, [r3, #28]
 80065a8:	681a      	ldr	r2, [r3, #0]
 80065aa:	687b      	ldr	r3, [r7, #4]
 80065ac:	69db      	ldr	r3, [r3, #28]
 80065ae:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80065b2:	601a      	str	r2, [r3, #0]
  }
}
 80065b4:	bf00      	nop
 80065b6:	370c      	adds	r7, #12
 80065b8:	46bd      	mov	sp, r7
 80065ba:	bc80      	pop	{r7}
 80065bc:	4770      	bx	lr

080065be <spi_lld_suspend>:

static void spi_lld_suspend(SPIDriver *spip) {
 80065be:	b480      	push	{r7}
 80065c0:	b083      	sub	sp, #12
 80065c2:	af00      	add	r7, sp, #0
 80065c4:	6078      	str	r0, [r7, #4]

  if (!spip->config->slave) {
 80065c6:	687b      	ldr	r3, [r7, #4]
 80065c8:	685b      	ldr	r3, [r3, #4]
 80065ca:	785b      	ldrb	r3, [r3, #1]
 80065cc:	f083 0301 	eor.w	r3, r3, #1
 80065d0:	b2db      	uxtb	r3, r3
 80065d2:	2b00      	cmp	r3, #0
 80065d4:	d00f      	beq.n	80065f6 <spi_lld_suspend+0x38>
    spip->spi->CR1 |= SPI_CR1_CSUSP;
 80065d6:	687b      	ldr	r3, [r7, #4]
 80065d8:	69db      	ldr	r3, [r3, #28]
 80065da:	681a      	ldr	r2, [r3, #0]
 80065dc:	687b      	ldr	r3, [r7, #4]
 80065de:	69db      	ldr	r3, [r3, #28]
 80065e0:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80065e4:	601a      	str	r2, [r3, #0]
    while ((spip->spi->CR1 & SPI_CR1_CSTART) != 0U) {
 80065e6:	bf00      	nop
 80065e8:	687b      	ldr	r3, [r7, #4]
 80065ea:	69db      	ldr	r3, [r3, #28]
 80065ec:	681b      	ldr	r3, [r3, #0]
 80065ee:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80065f2:	2b00      	cmp	r3, #0
 80065f4:	d1f8      	bne.n	80065e8 <spi_lld_suspend+0x2a>
    }
  }
  spip->spi->IFCR = 0xFFFFFFFF;
 80065f6:	687b      	ldr	r3, [r7, #4]
 80065f8:	69db      	ldr	r3, [r3, #28]
 80065fa:	f04f 32ff 	mov.w	r2, #4294967295
 80065fe:	619a      	str	r2, [r3, #24]
}
 8006600:	bf00      	nop
 8006602:	370c      	adds	r7, #12
 8006604:	46bd      	mov	sp, r7
 8006606:	bc80      	pop	{r7}
 8006608:	4770      	bx	lr
	...

0800660c <spi_lld_stop_abort>:

/**
 * @brief   Stopping the SPI transaction quick and dirty.
 */
static void spi_lld_stop_abort(SPIDriver *spip) {
 800660c:	b580      	push	{r7, lr}
 800660e:	b082      	sub	sp, #8
 8006610:	af00      	add	r7, sp, #0
 8006612:	6078      	str	r0, [r7, #4]

  /* Stopping DMAs and waiting for FIFOs to be empty.*/
#if defined(STM32_SPI_DMA_REQUIRED) && defined(STM32_SPI_BDMA_REQUIRED)
  if (spip->is_bdma)
 8006614:	687b      	ldr	r3, [r7, #4]
 8006616:	f893 3020 	ldrb.w	r3, [r3, #32]
 800661a:	2b00      	cmp	r3, #0
 800661c:	d028      	beq.n	8006670 <spi_lld_stop_abort+0x64>
#endif
#if defined(STM32_SPI_BDMA_REQUIRED)
  {
    bdmaStreamDisable(spip->tx.bdma);
 800661e:	687b      	ldr	r3, [r7, #4]
 8006620:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006622:	685b      	ldr	r3, [r3, #4]
 8006624:	681a      	ldr	r2, [r3, #0]
 8006626:	687b      	ldr	r3, [r7, #4]
 8006628:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800662a:	685b      	ldr	r3, [r3, #4]
 800662c:	f022 020f 	bic.w	r2, r2, #15
 8006630:	601a      	str	r2, [r3, #0]
 8006632:	687b      	ldr	r3, [r7, #4]
 8006634:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006636:	7a1b      	ldrb	r3, [r3, #8]
 8006638:	4619      	mov	r1, r3
 800663a:	687b      	ldr	r3, [r7, #4]
 800663c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800663e:	681b      	ldr	r3, [r3, #0]
 8006640:	220e      	movs	r2, #14
 8006642:	408a      	lsls	r2, r1
 8006644:	605a      	str	r2, [r3, #4]
    bdmaStreamDisable(spip->rx.bdma);
 8006646:	687b      	ldr	r3, [r7, #4]
 8006648:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800664a:	685b      	ldr	r3, [r3, #4]
 800664c:	681a      	ldr	r2, [r3, #0]
 800664e:	687b      	ldr	r3, [r7, #4]
 8006650:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006652:	685b      	ldr	r3, [r3, #4]
 8006654:	f022 020f 	bic.w	r2, r2, #15
 8006658:	601a      	str	r2, [r3, #0]
 800665a:	687b      	ldr	r3, [r7, #4]
 800665c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800665e:	7a1b      	ldrb	r3, [r3, #8]
 8006660:	4619      	mov	r1, r3
 8006662:	687b      	ldr	r3, [r7, #4]
 8006664:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006666:	681b      	ldr	r3, [r3, #0]
 8006668:	220e      	movs	r2, #14
 800666a:	408a      	lsls	r2, r1
 800666c:	605a      	str	r2, [r3, #4]
 800666e:	e037      	b.n	80066e0 <spi_lld_stop_abort+0xd4>
#if defined(STM32_SPI_DMA_REQUIRED) && defined(STM32_SPI_BDMA_REQUIRED)
  else
#endif
#if defined(STM32_SPI_DMA_REQUIRED)
  {
    dmaStreamDisable(spip->tx.dma);
 8006670:	687b      	ldr	r3, [r7, #4]
 8006672:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006674:	681b      	ldr	r3, [r3, #0]
 8006676:	681a      	ldr	r2, [r3, #0]
 8006678:	687b      	ldr	r3, [r7, #4]
 800667a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800667c:	681b      	ldr	r3, [r3, #0]
 800667e:	f022 021f 	bic.w	r2, r2, #31
 8006682:	601a      	str	r2, [r3, #0]
 8006684:	687b      	ldr	r3, [r7, #4]
 8006686:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006688:	681b      	ldr	r3, [r3, #0]
 800668a:	681b      	ldr	r3, [r3, #0]
 800668c:	f003 0301 	and.w	r3, r3, #1
 8006690:	2b00      	cmp	r3, #0
 8006692:	d1f7      	bne.n	8006684 <spi_lld_stop_abort+0x78>
 8006694:	687b      	ldr	r3, [r7, #4]
 8006696:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006698:	7b1b      	ldrb	r3, [r3, #12]
 800669a:	4619      	mov	r1, r3
 800669c:	687b      	ldr	r3, [r7, #4]
 800669e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80066a0:	685b      	ldr	r3, [r3, #4]
 80066a2:	223d      	movs	r2, #61	; 0x3d
 80066a4:	408a      	lsls	r2, r1
 80066a6:	601a      	str	r2, [r3, #0]
    dmaStreamDisable(spip->rx.dma);
 80066a8:	687b      	ldr	r3, [r7, #4]
 80066aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80066ac:	681b      	ldr	r3, [r3, #0]
 80066ae:	681a      	ldr	r2, [r3, #0]
 80066b0:	687b      	ldr	r3, [r7, #4]
 80066b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80066b4:	681b      	ldr	r3, [r3, #0]
 80066b6:	f022 021f 	bic.w	r2, r2, #31
 80066ba:	601a      	str	r2, [r3, #0]
 80066bc:	687b      	ldr	r3, [r7, #4]
 80066be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80066c0:	681b      	ldr	r3, [r3, #0]
 80066c2:	681b      	ldr	r3, [r3, #0]
 80066c4:	f003 0301 	and.w	r3, r3, #1
 80066c8:	2b00      	cmp	r3, #0
 80066ca:	d1f7      	bne.n	80066bc <spi_lld_stop_abort+0xb0>
 80066cc:	687b      	ldr	r3, [r7, #4]
 80066ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80066d0:	7b1b      	ldrb	r3, [r3, #12]
 80066d2:	4619      	mov	r1, r3
 80066d4:	687b      	ldr	r3, [r7, #4]
 80066d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80066d8:	685b      	ldr	r3, [r3, #4]
 80066da:	223d      	movs	r2, #61	; 0x3d
 80066dc:	408a      	lsls	r2, r1
 80066de:	601a      	str	r2, [r3, #0]
     in a clean state.*/
  if (false) {
  }

#if STM32_SPI_USE_SPI1
  else if (&SPID1 == spip) {
 80066e0:	687b      	ldr	r3, [r7, #4]
 80066e2:	4a18      	ldr	r2, [pc, #96]	; (8006744 <spi_lld_stop_abort+0x138>)
 80066e4:	4293      	cmp	r3, r2
 80066e6:	d104      	bne.n	80066f2 <spi_lld_stop_abort+0xe6>
    rccResetSPI1();
 80066e8:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 80066ec:	f7ff fec2 	bl	8006474 <rccResetAPB2>
 80066f0:	e021      	b.n	8006736 <spi_lld_stop_abort+0x12a>
  }
#endif

#if STM32_SPI_USE_SPI2
  else if (&SPID2 == spip) {
 80066f2:	687b      	ldr	r3, [r7, #4]
 80066f4:	4a14      	ldr	r2, [pc, #80]	; (8006748 <spi_lld_stop_abort+0x13c>)
 80066f6:	4293      	cmp	r3, r2
 80066f8:	d104      	bne.n	8006704 <spi_lld_stop_abort+0xf8>
    rccResetSPI2();
 80066fa:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 80066fe:	f7ff fe7f 	bl	8006400 <rccResetAPB1L>
 8006702:	e018      	b.n	8006736 <spi_lld_stop_abort+0x12a>
  }
#endif

#if STM32_SPI_USE_SPI3
  else if (&SPID3 == spip) {
 8006704:	687b      	ldr	r3, [r7, #4]
 8006706:	4a11      	ldr	r2, [pc, #68]	; (800674c <spi_lld_stop_abort+0x140>)
 8006708:	4293      	cmp	r3, r2
 800670a:	d104      	bne.n	8006716 <spi_lld_stop_abort+0x10a>
    rccResetSPI3();
 800670c:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8006710:	f7ff fe76 	bl	8006400 <rccResetAPB1L>
 8006714:	e00f      	b.n	8006736 <spi_lld_stop_abort+0x12a>
    rccResetSPI4();
  }
#endif

#if STM32_SPI_USE_SPI5
  else if (&SPID5 == spip) {
 8006716:	687b      	ldr	r3, [r7, #4]
 8006718:	4a0d      	ldr	r2, [pc, #52]	; (8006750 <spi_lld_stop_abort+0x144>)
 800671a:	4293      	cmp	r3, r2
 800671c:	d104      	bne.n	8006728 <spi_lld_stop_abort+0x11c>
    rccResetSPI5();
 800671e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8006722:	f7ff fea7 	bl	8006474 <rccResetAPB2>
 8006726:	e006      	b.n	8006736 <spi_lld_stop_abort+0x12a>
  }
#endif

#if STM32_SPI_USE_SPI6
  else if (&SPID6 == spip) {
 8006728:	687b      	ldr	r3, [r7, #4]
 800672a:	4a0a      	ldr	r2, [pc, #40]	; (8006754 <spi_lld_stop_abort+0x148>)
 800672c:	4293      	cmp	r3, r2
 800672e:	d102      	bne.n	8006736 <spi_lld_stop_abort+0x12a>
    rccResetSPI6();
 8006730:	2020      	movs	r0, #32
 8006732:	f7ff fed9 	bl	80064e8 <rccResetAPB4>
  else {
    osalDbgAssert(false, "invalid SPI instance");
  }

  /* Reconfiguring SPI.*/
  spi_lld_configure(spip);
 8006736:	6878      	ldr	r0, [r7, #4]
 8006738:	f7ff fee2 	bl	8006500 <spi_lld_configure>
}
 800673c:	bf00      	nop
 800673e:	3708      	adds	r7, #8
 8006740:	46bd      	mov	sp, r7
 8006742:	bd80      	pop	{r7, pc}
 8006744:	240008e0 	.word	0x240008e0
 8006748:	2400091c 	.word	0x2400091c
 800674c:	24000958 	.word	0x24000958
 8006750:	24000994 	.word	0x24000994
 8006754:	240009d0 	.word	0x240009d0

08006758 <spi_lld_stop_nicely>:
/**
 * @brief   Stopping the SPI transaction in the nicest possible way.
 *
 * @param[in] spip      pointer to the @p SPIDriver object
 */
static msg_t spi_lld_stop_nicely(SPIDriver *spip) {
 8006758:	b580      	push	{r7, lr}
 800675a:	b082      	sub	sp, #8
 800675c:	af00      	add	r7, sp, #0
 800675e:	6078      	str	r0, [r7, #4]

  if (spip->config->slave) {
 8006760:	687b      	ldr	r3, [r7, #4]
 8006762:	685b      	ldr	r3, [r3, #4]
 8006764:	785b      	ldrb	r3, [r3, #1]
 8006766:	2b00      	cmp	r3, #0
 8006768:	d004      	beq.n	8006774 <spi_lld_stop_nicely+0x1c>

    spi_lld_stop_abort(spip);
 800676a:	6878      	ldr	r0, [r7, #4]
 800676c:	f7ff ff4e 	bl	800660c <spi_lld_stop_abort>

    return HAL_RET_SUCCESS;
 8006770:	2300      	movs	r3, #0
 8006772:	e079      	b.n	8006868 <spi_lld_stop_nicely+0x110>
  }

  /* Stopping DMAs and waiting for FIFOs to be empty.*/
#if defined(STM32_SPI_DMA_REQUIRED) && defined(STM32_SPI_BDMA_REQUIRED)
  if (spip->is_bdma)
 8006774:	687b      	ldr	r3, [r7, #4]
 8006776:	f893 3020 	ldrb.w	r3, [r3, #32]
 800677a:	2b00      	cmp	r3, #0
 800677c:	d030      	beq.n	80067e0 <spi_lld_stop_nicely+0x88>
#endif
#if defined(STM32_SPI_BDMA_REQUIRED)
  {
    bdmaStreamDisable(spip->tx.bdma);
 800677e:	687b      	ldr	r3, [r7, #4]
 8006780:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006782:	685b      	ldr	r3, [r3, #4]
 8006784:	681a      	ldr	r2, [r3, #0]
 8006786:	687b      	ldr	r3, [r7, #4]
 8006788:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800678a:	685b      	ldr	r3, [r3, #4]
 800678c:	f022 020f 	bic.w	r2, r2, #15
 8006790:	601a      	str	r2, [r3, #0]
 8006792:	687b      	ldr	r3, [r7, #4]
 8006794:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006796:	7a1b      	ldrb	r3, [r3, #8]
 8006798:	4619      	mov	r1, r3
 800679a:	687b      	ldr	r3, [r7, #4]
 800679c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800679e:	681b      	ldr	r3, [r3, #0]
 80067a0:	220e      	movs	r2, #14
 80067a2:	408a      	lsls	r2, r1
 80067a4:	605a      	str	r2, [r3, #4]

    /* Waiting for the RX FIFO to become empty.*/
    while ((spip->spi->SR & (SPI_SR_RXWNE | SPI_SR_RXPLVL)) != 0U) {
 80067a6:	bf00      	nop
 80067a8:	687b      	ldr	r3, [r7, #4]
 80067aa:	69db      	ldr	r3, [r3, #28]
 80067ac:	695b      	ldr	r3, [r3, #20]
 80067ae:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 80067b2:	2b00      	cmp	r3, #0
 80067b4:	d1f8      	bne.n	80067a8 <spi_lld_stop_nicely+0x50>
      /* Waiting.*/
    }

    bdmaStreamDisable(spip->rx.bdma);
 80067b6:	687b      	ldr	r3, [r7, #4]
 80067b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80067ba:	685b      	ldr	r3, [r3, #4]
 80067bc:	681a      	ldr	r2, [r3, #0]
 80067be:	687b      	ldr	r3, [r7, #4]
 80067c0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80067c2:	685b      	ldr	r3, [r3, #4]
 80067c4:	f022 020f 	bic.w	r2, r2, #15
 80067c8:	601a      	str	r2, [r3, #0]
 80067ca:	687b      	ldr	r3, [r7, #4]
 80067cc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80067ce:	7a1b      	ldrb	r3, [r3, #8]
 80067d0:	4619      	mov	r1, r3
 80067d2:	687b      	ldr	r3, [r7, #4]
 80067d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80067d6:	681b      	ldr	r3, [r3, #0]
 80067d8:	220e      	movs	r2, #14
 80067da:	408a      	lsls	r2, r1
 80067dc:	605a      	str	r2, [r3, #4]
 80067de:	e03f      	b.n	8006860 <spi_lld_stop_nicely+0x108>
#if defined(STM32_SPI_DMA_REQUIRED) && defined(STM32_SPI_BDMA_REQUIRED)
  else
#endif
#if defined(STM32_SPI_DMA_REQUIRED)
  {
    dmaStreamDisable(spip->tx.dma);
 80067e0:	687b      	ldr	r3, [r7, #4]
 80067e2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80067e4:	681b      	ldr	r3, [r3, #0]
 80067e6:	681a      	ldr	r2, [r3, #0]
 80067e8:	687b      	ldr	r3, [r7, #4]
 80067ea:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80067ec:	681b      	ldr	r3, [r3, #0]
 80067ee:	f022 021f 	bic.w	r2, r2, #31
 80067f2:	601a      	str	r2, [r3, #0]
 80067f4:	687b      	ldr	r3, [r7, #4]
 80067f6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80067f8:	681b      	ldr	r3, [r3, #0]
 80067fa:	681b      	ldr	r3, [r3, #0]
 80067fc:	f003 0301 	and.w	r3, r3, #1
 8006800:	2b00      	cmp	r3, #0
 8006802:	d1f7      	bne.n	80067f4 <spi_lld_stop_nicely+0x9c>
 8006804:	687b      	ldr	r3, [r7, #4]
 8006806:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006808:	7b1b      	ldrb	r3, [r3, #12]
 800680a:	4619      	mov	r1, r3
 800680c:	687b      	ldr	r3, [r7, #4]
 800680e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006810:	685b      	ldr	r3, [r3, #4]
 8006812:	223d      	movs	r2, #61	; 0x3d
 8006814:	408a      	lsls	r2, r1
 8006816:	601a      	str	r2, [r3, #0]

    /* Waiting for the RX FIFO to become empty.*/
    while ((spip->spi->SR & (SPI_SR_RXWNE | SPI_SR_RXPLVL)) != 0U) {
 8006818:	bf00      	nop
 800681a:	687b      	ldr	r3, [r7, #4]
 800681c:	69db      	ldr	r3, [r3, #28]
 800681e:	695b      	ldr	r3, [r3, #20]
 8006820:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 8006824:	2b00      	cmp	r3, #0
 8006826:	d1f8      	bne.n	800681a <spi_lld_stop_nicely+0xc2>
      /* Waiting.*/
    }

    dmaStreamDisable(spip->rx.dma);
 8006828:	687b      	ldr	r3, [r7, #4]
 800682a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800682c:	681b      	ldr	r3, [r3, #0]
 800682e:	681a      	ldr	r2, [r3, #0]
 8006830:	687b      	ldr	r3, [r7, #4]
 8006832:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006834:	681b      	ldr	r3, [r3, #0]
 8006836:	f022 021f 	bic.w	r2, r2, #31
 800683a:	601a      	str	r2, [r3, #0]
 800683c:	687b      	ldr	r3, [r7, #4]
 800683e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006840:	681b      	ldr	r3, [r3, #0]
 8006842:	681b      	ldr	r3, [r3, #0]
 8006844:	f003 0301 	and.w	r3, r3, #1
 8006848:	2b00      	cmp	r3, #0
 800684a:	d1f7      	bne.n	800683c <spi_lld_stop_nicely+0xe4>
 800684c:	687b      	ldr	r3, [r7, #4]
 800684e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006850:	7b1b      	ldrb	r3, [r3, #12]
 8006852:	4619      	mov	r1, r3
 8006854:	687b      	ldr	r3, [r7, #4]
 8006856:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006858:	685b      	ldr	r3, [r3, #4]
 800685a:	223d      	movs	r2, #61	; 0x3d
 800685c:	408a      	lsls	r2, r1
 800685e:	601a      	str	r2, [r3, #0]
  }
#endif

  /* Stopping SPI.*/
  spi_lld_suspend(spip);
 8006860:	6878      	ldr	r0, [r7, #4]
 8006862:	f7ff feac 	bl	80065be <spi_lld_suspend>
//  spip->spi->CR1 &= ~SPI_CR1_SPE;

  return HAL_RET_SUCCESS;
 8006866:	2300      	movs	r3, #0
}
 8006868:	4618      	mov	r0, r3
 800686a:	3708      	adds	r7, #8
 800686c:	46bd      	mov	sp, r7
 800686e:	bd80      	pop	{r7, pc}

08006870 <spi_lld_serve_bdma_rx_interrupt>:
 * @brief   Shared DMA end-of-rx service routine.
 *
 * @param[in] spip      pointer to the @p SPIDriver object
 * @param[in] flags     pre-shifted content of the ISR register
 */
static void spi_lld_serve_bdma_rx_interrupt(SPIDriver *spip, uint32_t flags) {
 8006870:	b580      	push	{r7, lr}
 8006872:	b082      	sub	sp, #8
 8006874:	af00      	add	r7, sp, #0
 8006876:	6078      	str	r0, [r7, #4]
 8006878:	6039      	str	r1, [r7, #0]

  /* DMA errors handling.*/
  if ((flags & STM32_BDMA_ISR_TEIF) != 0U) {
 800687a:	683b      	ldr	r3, [r7, #0]
 800687c:	f003 0308 	and.w	r3, r3, #8
 8006880:	2b00      	cmp	r3, #0
 8006882:	d01a      	beq.n	80068ba <spi_lld_serve_bdma_rx_interrupt+0x4a>
#if defined(STM32_SPI_DMA_ERROR_HOOK)
    STM32_SPI_DMA_ERROR_HOOK(spip);
 8006884:	4838      	ldr	r0, [pc, #224]	; (8006968 <spi_lld_serve_bdma_rx_interrupt+0xf8>)
 8006886:	f7ff fd08 	bl	800629a <osalSysHalt>
#endif

    /* Aborting the transfer.*/
    spi_lld_stop_abort(spip);
 800688a:	6878      	ldr	r0, [r7, #4]
 800688c:	f7ff febe 	bl	800660c <spi_lld_stop_abort>

    /* Reporting the failure.*/
    __spi_isr_error_code(spip, HAL_RET_HW_FAILURE);
 8006890:	687b      	ldr	r3, [r7, #4]
 8006892:	685b      	ldr	r3, [r3, #4]
 8006894:	689b      	ldr	r3, [r3, #8]
 8006896:	2b00      	cmp	r3, #0
 8006898:	d004      	beq.n	80068a4 <spi_lld_serve_bdma_rx_interrupt+0x34>
 800689a:	687b      	ldr	r3, [r7, #4]
 800689c:	685b      	ldr	r3, [r3, #4]
 800689e:	689b      	ldr	r3, [r3, #8]
 80068a0:	6878      	ldr	r0, [r7, #4]
 80068a2:	4798      	blx	r3
 80068a4:	f7ff fd04 	bl	80062b0 <osalSysLockFromISR>
 80068a8:	687b      	ldr	r3, [r7, #4]
 80068aa:	3308      	adds	r3, #8
 80068ac:	f06f 0112 	mvn.w	r1, #18
 80068b0:	4618      	mov	r0, r3
 80068b2:	f7ff fd09 	bl	80062c8 <osalThreadResumeI>
 80068b6:	f7ff fd01 	bl	80062bc <osalSysUnlockFromISR>
  }

  if (spip->config->circular) {
 80068ba:	687b      	ldr	r3, [r7, #4]
 80068bc:	685b      	ldr	r3, [r3, #4]
 80068be:	781b      	ldrb	r3, [r3, #0]
 80068c0:	2b00      	cmp	r3, #0
 80068c2:	d028      	beq.n	8006916 <spi_lld_serve_bdma_rx_interrupt+0xa6>
    if ((flags & STM32_BDMA_ISR_HTIF) != 0U) {
 80068c4:	683b      	ldr	r3, [r7, #0]
 80068c6:	f003 0304 	and.w	r3, r3, #4
 80068ca:	2b00      	cmp	r3, #0
 80068cc:	d009      	beq.n	80068e2 <spi_lld_serve_bdma_rx_interrupt+0x72>
      /* Half buffer interrupt.*/
      __spi_isr_half_code(spip);
 80068ce:	687b      	ldr	r3, [r7, #4]
 80068d0:	685b      	ldr	r3, [r3, #4]
 80068d2:	685b      	ldr	r3, [r3, #4]
 80068d4:	2b00      	cmp	r3, #0
 80068d6:	d004      	beq.n	80068e2 <spi_lld_serve_bdma_rx_interrupt+0x72>
 80068d8:	687b      	ldr	r3, [r7, #4]
 80068da:	685b      	ldr	r3, [r3, #4]
 80068dc:	685b      	ldr	r3, [r3, #4]
 80068de:	6878      	ldr	r0, [r7, #4]
 80068e0:	4798      	blx	r3
    }
    if ((flags & STM32_BDMA_ISR_TCIF) != 0U) {
 80068e2:	683b      	ldr	r3, [r7, #0]
 80068e4:	f003 0302 	and.w	r3, r3, #2
 80068e8:	2b00      	cmp	r3, #0
 80068ea:	d039      	beq.n	8006960 <spi_lld_serve_bdma_rx_interrupt+0xf0>
      /* End buffer interrupt.*/
      __spi_isr_full_code(spip);
 80068ec:	687b      	ldr	r3, [r7, #4]
 80068ee:	685b      	ldr	r3, [r3, #4]
 80068f0:	685b      	ldr	r3, [r3, #4]
 80068f2:	2b00      	cmp	r3, #0
 80068f4:	d034      	beq.n	8006960 <spi_lld_serve_bdma_rx_interrupt+0xf0>
 80068f6:	687b      	ldr	r3, [r7, #4]
 80068f8:	2204      	movs	r2, #4
 80068fa:	701a      	strb	r2, [r3, #0]
 80068fc:	687b      	ldr	r3, [r7, #4]
 80068fe:	685b      	ldr	r3, [r3, #4]
 8006900:	685b      	ldr	r3, [r3, #4]
 8006902:	6878      	ldr	r0, [r7, #4]
 8006904:	4798      	blx	r3
 8006906:	687b      	ldr	r3, [r7, #4]
 8006908:	781b      	ldrb	r3, [r3, #0]
 800690a:	2b04      	cmp	r3, #4
 800690c:	d128      	bne.n	8006960 <spi_lld_serve_bdma_rx_interrupt+0xf0>
 800690e:	687b      	ldr	r3, [r7, #4]
 8006910:	2203      	movs	r2, #3
 8006912:	701a      	strb	r2, [r3, #0]
    (void) spi_lld_stop_nicely(spip);

    /* Operation finished interrupt.*/
    __spi_isr_complete_code(spip);
  }
}
 8006914:	e024      	b.n	8006960 <spi_lld_serve_bdma_rx_interrupt+0xf0>
    (void) spi_lld_stop_nicely(spip);
 8006916:	6878      	ldr	r0, [r7, #4]
 8006918:	f7ff ff1e 	bl	8006758 <spi_lld_stop_nicely>
    __spi_isr_complete_code(spip);
 800691c:	687b      	ldr	r3, [r7, #4]
 800691e:	685b      	ldr	r3, [r3, #4]
 8006920:	685b      	ldr	r3, [r3, #4]
 8006922:	2b00      	cmp	r3, #0
 8006924:	d00f      	beq.n	8006946 <spi_lld_serve_bdma_rx_interrupt+0xd6>
 8006926:	687b      	ldr	r3, [r7, #4]
 8006928:	2204      	movs	r2, #4
 800692a:	701a      	strb	r2, [r3, #0]
 800692c:	687b      	ldr	r3, [r7, #4]
 800692e:	685b      	ldr	r3, [r3, #4]
 8006930:	685b      	ldr	r3, [r3, #4]
 8006932:	6878      	ldr	r0, [r7, #4]
 8006934:	4798      	blx	r3
 8006936:	687b      	ldr	r3, [r7, #4]
 8006938:	781b      	ldrb	r3, [r3, #0]
 800693a:	2b04      	cmp	r3, #4
 800693c:	d106      	bne.n	800694c <spi_lld_serve_bdma_rx_interrupt+0xdc>
 800693e:	687b      	ldr	r3, [r7, #4]
 8006940:	2202      	movs	r2, #2
 8006942:	701a      	strb	r2, [r3, #0]
 8006944:	e002      	b.n	800694c <spi_lld_serve_bdma_rx_interrupt+0xdc>
 8006946:	687b      	ldr	r3, [r7, #4]
 8006948:	2202      	movs	r2, #2
 800694a:	701a      	strb	r2, [r3, #0]
 800694c:	f7ff fcb0 	bl	80062b0 <osalSysLockFromISR>
 8006950:	687b      	ldr	r3, [r7, #4]
 8006952:	3308      	adds	r3, #8
 8006954:	2100      	movs	r1, #0
 8006956:	4618      	mov	r0, r3
 8006958:	f7ff fcb6 	bl	80062c8 <osalThreadResumeI>
 800695c:	f7ff fcae 	bl	80062bc <osalSysUnlockFromISR>
}
 8006960:	bf00      	nop
 8006962:	3708      	adds	r7, #8
 8006964:	46bd      	mov	sp, r7
 8006966:	bd80      	pop	{r7, pc}
 8006968:	0800fd98 	.word	0x0800fd98

0800696c <spi_lld_serve_bdma_tx_interrupt>:
 * @brief   Shared BDMA end-of-tx service routine.
 *
 * @param[in] spip      pointer to the @p SPIDriver object
 * @param[in] flags     pre-shifted content of the ISR register
 */
static void spi_lld_serve_bdma_tx_interrupt(SPIDriver *spip, uint32_t flags) {
 800696c:	b580      	push	{r7, lr}
 800696e:	b082      	sub	sp, #8
 8006970:	af00      	add	r7, sp, #0
 8006972:	6078      	str	r0, [r7, #4]
 8006974:	6039      	str	r1, [r7, #0]

  /* DMA errors handling.*/
  if ((flags & STM32_BDMA_ISR_TEIF) != 0) {
 8006976:	683b      	ldr	r3, [r7, #0]
 8006978:	f003 0308 	and.w	r3, r3, #8
 800697c:	2b00      	cmp	r3, #0
 800697e:	d01a      	beq.n	80069b6 <spi_lld_serve_bdma_tx_interrupt+0x4a>
#if defined(STM32_SPI_DMA_ERROR_HOOK)
    STM32_SPI_DMA_ERROR_HOOK(spip);
 8006980:	480f      	ldr	r0, [pc, #60]	; (80069c0 <spi_lld_serve_bdma_tx_interrupt+0x54>)
 8006982:	f7ff fc8a 	bl	800629a <osalSysHalt>
#endif

    /* Aborting the transfer.*/
    spi_lld_stop_abort(spip);
 8006986:	6878      	ldr	r0, [r7, #4]
 8006988:	f7ff fe40 	bl	800660c <spi_lld_stop_abort>

    /* Reporting the failure.*/
    __spi_isr_error_code(spip, HAL_RET_HW_FAILURE);
 800698c:	687b      	ldr	r3, [r7, #4]
 800698e:	685b      	ldr	r3, [r3, #4]
 8006990:	689b      	ldr	r3, [r3, #8]
 8006992:	2b00      	cmp	r3, #0
 8006994:	d004      	beq.n	80069a0 <spi_lld_serve_bdma_tx_interrupt+0x34>
 8006996:	687b      	ldr	r3, [r7, #4]
 8006998:	685b      	ldr	r3, [r3, #4]
 800699a:	689b      	ldr	r3, [r3, #8]
 800699c:	6878      	ldr	r0, [r7, #4]
 800699e:	4798      	blx	r3
 80069a0:	f7ff fc86 	bl	80062b0 <osalSysLockFromISR>
 80069a4:	687b      	ldr	r3, [r7, #4]
 80069a6:	3308      	adds	r3, #8
 80069a8:	f06f 0112 	mvn.w	r1, #18
 80069ac:	4618      	mov	r0, r3
 80069ae:	f7ff fc8b 	bl	80062c8 <osalThreadResumeI>
 80069b2:	f7ff fc83 	bl	80062bc <osalSysUnlockFromISR>
  }
}
 80069b6:	bf00      	nop
 80069b8:	3708      	adds	r7, #8
 80069ba:	46bd      	mov	sp, r7
 80069bc:	bd80      	pop	{r7, pc}
 80069be:	bf00      	nop
 80069c0:	0800fd98 	.word	0x0800fd98

080069c4 <spi_lld_serve_dma_rx_interrupt>:
 * @brief   Shared DMA end-of-rx service routine.
 *
 * @param[in] spip      pointer to the @p SPIDriver object
 * @param[in] flags     pre-shifted content of the ISR register
 */
static void spi_lld_serve_dma_rx_interrupt(SPIDriver *spip, uint32_t flags) {
 80069c4:	b580      	push	{r7, lr}
 80069c6:	b082      	sub	sp, #8
 80069c8:	af00      	add	r7, sp, #0
 80069ca:	6078      	str	r0, [r7, #4]
 80069cc:	6039      	str	r1, [r7, #0]

  /* DMA errors handling.*/
  if ((flags & (STM32_DMA_ISR_TEIF | STM32_DMA_ISR_DMEIF)) != 0U) {
 80069ce:	683b      	ldr	r3, [r7, #0]
 80069d0:	f003 030c 	and.w	r3, r3, #12
 80069d4:	2b00      	cmp	r3, #0
 80069d6:	d01a      	beq.n	8006a0e <spi_lld_serve_dma_rx_interrupt+0x4a>
#if defined(STM32_SPI_DMA_ERROR_HOOK)
    STM32_SPI_DMA_ERROR_HOOK(spip);
 80069d8:	4838      	ldr	r0, [pc, #224]	; (8006abc <spi_lld_serve_dma_rx_interrupt+0xf8>)
 80069da:	f7ff fc5e 	bl	800629a <osalSysHalt>
#endif

    /* Aborting the transfer.*/
    spi_lld_stop_abort(spip);
 80069de:	6878      	ldr	r0, [r7, #4]
 80069e0:	f7ff fe14 	bl	800660c <spi_lld_stop_abort>

    /* Reporting the failure.*/
    __spi_isr_error_code(spip, HAL_RET_HW_FAILURE);
 80069e4:	687b      	ldr	r3, [r7, #4]
 80069e6:	685b      	ldr	r3, [r3, #4]
 80069e8:	689b      	ldr	r3, [r3, #8]
 80069ea:	2b00      	cmp	r3, #0
 80069ec:	d004      	beq.n	80069f8 <spi_lld_serve_dma_rx_interrupt+0x34>
 80069ee:	687b      	ldr	r3, [r7, #4]
 80069f0:	685b      	ldr	r3, [r3, #4]
 80069f2:	689b      	ldr	r3, [r3, #8]
 80069f4:	6878      	ldr	r0, [r7, #4]
 80069f6:	4798      	blx	r3
 80069f8:	f7ff fc5a 	bl	80062b0 <osalSysLockFromISR>
 80069fc:	687b      	ldr	r3, [r7, #4]
 80069fe:	3308      	adds	r3, #8
 8006a00:	f06f 0112 	mvn.w	r1, #18
 8006a04:	4618      	mov	r0, r3
 8006a06:	f7ff fc5f 	bl	80062c8 <osalThreadResumeI>
 8006a0a:	f7ff fc57 	bl	80062bc <osalSysUnlockFromISR>
  }

  if (spip->config->circular) {
 8006a0e:	687b      	ldr	r3, [r7, #4]
 8006a10:	685b      	ldr	r3, [r3, #4]
 8006a12:	781b      	ldrb	r3, [r3, #0]
 8006a14:	2b00      	cmp	r3, #0
 8006a16:	d028      	beq.n	8006a6a <spi_lld_serve_dma_rx_interrupt+0xa6>
    if ((flags & STM32_DMA_ISR_HTIF) != 0U) {
 8006a18:	683b      	ldr	r3, [r7, #0]
 8006a1a:	f003 0310 	and.w	r3, r3, #16
 8006a1e:	2b00      	cmp	r3, #0
 8006a20:	d009      	beq.n	8006a36 <spi_lld_serve_dma_rx_interrupt+0x72>
      /* Half buffer interrupt.*/
      __spi_isr_half_code(spip);
 8006a22:	687b      	ldr	r3, [r7, #4]
 8006a24:	685b      	ldr	r3, [r3, #4]
 8006a26:	685b      	ldr	r3, [r3, #4]
 8006a28:	2b00      	cmp	r3, #0
 8006a2a:	d004      	beq.n	8006a36 <spi_lld_serve_dma_rx_interrupt+0x72>
 8006a2c:	687b      	ldr	r3, [r7, #4]
 8006a2e:	685b      	ldr	r3, [r3, #4]
 8006a30:	685b      	ldr	r3, [r3, #4]
 8006a32:	6878      	ldr	r0, [r7, #4]
 8006a34:	4798      	blx	r3
    }
    if ((flags & STM32_DMA_ISR_TCIF) != 0U) {
 8006a36:	683b      	ldr	r3, [r7, #0]
 8006a38:	f003 0320 	and.w	r3, r3, #32
 8006a3c:	2b00      	cmp	r3, #0
 8006a3e:	d039      	beq.n	8006ab4 <spi_lld_serve_dma_rx_interrupt+0xf0>
      /* End buffer interrupt.*/
      __spi_isr_full_code(spip);
 8006a40:	687b      	ldr	r3, [r7, #4]
 8006a42:	685b      	ldr	r3, [r3, #4]
 8006a44:	685b      	ldr	r3, [r3, #4]
 8006a46:	2b00      	cmp	r3, #0
 8006a48:	d034      	beq.n	8006ab4 <spi_lld_serve_dma_rx_interrupt+0xf0>
 8006a4a:	687b      	ldr	r3, [r7, #4]
 8006a4c:	2204      	movs	r2, #4
 8006a4e:	701a      	strb	r2, [r3, #0]
 8006a50:	687b      	ldr	r3, [r7, #4]
 8006a52:	685b      	ldr	r3, [r3, #4]
 8006a54:	685b      	ldr	r3, [r3, #4]
 8006a56:	6878      	ldr	r0, [r7, #4]
 8006a58:	4798      	blx	r3
 8006a5a:	687b      	ldr	r3, [r7, #4]
 8006a5c:	781b      	ldrb	r3, [r3, #0]
 8006a5e:	2b04      	cmp	r3, #4
 8006a60:	d128      	bne.n	8006ab4 <spi_lld_serve_dma_rx_interrupt+0xf0>
 8006a62:	687b      	ldr	r3, [r7, #4]
 8006a64:	2203      	movs	r2, #3
 8006a66:	701a      	strb	r2, [r3, #0]
    (void) spi_lld_stop_nicely(spip);

    /* Operation finished interrupt.*/
    __spi_isr_complete_code(spip);
  }
}
 8006a68:	e024      	b.n	8006ab4 <spi_lld_serve_dma_rx_interrupt+0xf0>
    (void) spi_lld_stop_nicely(spip);
 8006a6a:	6878      	ldr	r0, [r7, #4]
 8006a6c:	f7ff fe74 	bl	8006758 <spi_lld_stop_nicely>
    __spi_isr_complete_code(spip);
 8006a70:	687b      	ldr	r3, [r7, #4]
 8006a72:	685b      	ldr	r3, [r3, #4]
 8006a74:	685b      	ldr	r3, [r3, #4]
 8006a76:	2b00      	cmp	r3, #0
 8006a78:	d00f      	beq.n	8006a9a <spi_lld_serve_dma_rx_interrupt+0xd6>
 8006a7a:	687b      	ldr	r3, [r7, #4]
 8006a7c:	2204      	movs	r2, #4
 8006a7e:	701a      	strb	r2, [r3, #0]
 8006a80:	687b      	ldr	r3, [r7, #4]
 8006a82:	685b      	ldr	r3, [r3, #4]
 8006a84:	685b      	ldr	r3, [r3, #4]
 8006a86:	6878      	ldr	r0, [r7, #4]
 8006a88:	4798      	blx	r3
 8006a8a:	687b      	ldr	r3, [r7, #4]
 8006a8c:	781b      	ldrb	r3, [r3, #0]
 8006a8e:	2b04      	cmp	r3, #4
 8006a90:	d106      	bne.n	8006aa0 <spi_lld_serve_dma_rx_interrupt+0xdc>
 8006a92:	687b      	ldr	r3, [r7, #4]
 8006a94:	2202      	movs	r2, #2
 8006a96:	701a      	strb	r2, [r3, #0]
 8006a98:	e002      	b.n	8006aa0 <spi_lld_serve_dma_rx_interrupt+0xdc>
 8006a9a:	687b      	ldr	r3, [r7, #4]
 8006a9c:	2202      	movs	r2, #2
 8006a9e:	701a      	strb	r2, [r3, #0]
 8006aa0:	f7ff fc06 	bl	80062b0 <osalSysLockFromISR>
 8006aa4:	687b      	ldr	r3, [r7, #4]
 8006aa6:	3308      	adds	r3, #8
 8006aa8:	2100      	movs	r1, #0
 8006aaa:	4618      	mov	r0, r3
 8006aac:	f7ff fc0c 	bl	80062c8 <osalThreadResumeI>
 8006ab0:	f7ff fc04 	bl	80062bc <osalSysUnlockFromISR>
}
 8006ab4:	bf00      	nop
 8006ab6:	3708      	adds	r7, #8
 8006ab8:	46bd      	mov	sp, r7
 8006aba:	bd80      	pop	{r7, pc}
 8006abc:	0800fd98 	.word	0x0800fd98

08006ac0 <spi_lld_serve_dma_tx_interrupt>:
 * @brief   Shared DMA end-of-tx service routine.
 *
 * @param[in] spip      pointer to the @p SPIDriver object
 * @param[in] flags     pre-shifted content of the ISR register
 */
static void spi_lld_serve_dma_tx_interrupt(SPIDriver *spip, uint32_t flags) {
 8006ac0:	b580      	push	{r7, lr}
 8006ac2:	b082      	sub	sp, #8
 8006ac4:	af00      	add	r7, sp, #0
 8006ac6:	6078      	str	r0, [r7, #4]
 8006ac8:	6039      	str	r1, [r7, #0]

  /* DMA errors handling.*/
  if ((flags & (STM32_DMA_ISR_TEIF | STM32_DMA_ISR_DMEIF)) != 0) {
 8006aca:	683b      	ldr	r3, [r7, #0]
 8006acc:	f003 030c 	and.w	r3, r3, #12
 8006ad0:	2b00      	cmp	r3, #0
 8006ad2:	d01a      	beq.n	8006b0a <spi_lld_serve_dma_tx_interrupt+0x4a>
#if defined(STM32_SPI_DMA_ERROR_HOOK)
    STM32_SPI_DMA_ERROR_HOOK(spip);
 8006ad4:	480f      	ldr	r0, [pc, #60]	; (8006b14 <spi_lld_serve_dma_tx_interrupt+0x54>)
 8006ad6:	f7ff fbe0 	bl	800629a <osalSysHalt>
#endif

    /* Aborting the transfer.*/
    spi_lld_stop_abort(spip);
 8006ada:	6878      	ldr	r0, [r7, #4]
 8006adc:	f7ff fd96 	bl	800660c <spi_lld_stop_abort>

    /* Reporting the failure.*/
    __spi_isr_error_code(spip, HAL_RET_HW_FAILURE);
 8006ae0:	687b      	ldr	r3, [r7, #4]
 8006ae2:	685b      	ldr	r3, [r3, #4]
 8006ae4:	689b      	ldr	r3, [r3, #8]
 8006ae6:	2b00      	cmp	r3, #0
 8006ae8:	d004      	beq.n	8006af4 <spi_lld_serve_dma_tx_interrupt+0x34>
 8006aea:	687b      	ldr	r3, [r7, #4]
 8006aec:	685b      	ldr	r3, [r3, #4]
 8006aee:	689b      	ldr	r3, [r3, #8]
 8006af0:	6878      	ldr	r0, [r7, #4]
 8006af2:	4798      	blx	r3
 8006af4:	f7ff fbdc 	bl	80062b0 <osalSysLockFromISR>
 8006af8:	687b      	ldr	r3, [r7, #4]
 8006afa:	3308      	adds	r3, #8
 8006afc:	f06f 0112 	mvn.w	r1, #18
 8006b00:	4618      	mov	r0, r3
 8006b02:	f7ff fbe1 	bl	80062c8 <osalThreadResumeI>
 8006b06:	f7ff fbd9 	bl	80062bc <osalSysUnlockFromISR>
  }
}
 8006b0a:	bf00      	nop
 8006b0c:	3708      	adds	r7, #8
 8006b0e:	46bd      	mov	sp, r7
 8006b10:	bd80      	pop	{r7, pc}
 8006b12:	bf00      	nop
 8006b14:	0800fd98 	.word	0x0800fd98

08006b18 <spi_lld_serve_interrupt>:
/**
 * @brief   Shared SPI service routine.
 *
 * @param[in] spip      pointer to the @p SPIDriver object
 */
static void spi_lld_serve_interrupt(SPIDriver *spip) {
 8006b18:	b580      	push	{r7, lr}
 8006b1a:	b084      	sub	sp, #16
 8006b1c:	af00      	add	r7, sp, #0
 8006b1e:	6078      	str	r0, [r7, #4]
  uint32_t sr;

  sr = spip->spi->SR & spip->spi->IER;
 8006b20:	687b      	ldr	r3, [r7, #4]
 8006b22:	69db      	ldr	r3, [r3, #28]
 8006b24:	695a      	ldr	r2, [r3, #20]
 8006b26:	687b      	ldr	r3, [r7, #4]
 8006b28:	69db      	ldr	r3, [r3, #28]
 8006b2a:	691b      	ldr	r3, [r3, #16]
 8006b2c:	4013      	ands	r3, r2
 8006b2e:	60fb      	str	r3, [r7, #12]
  spip->spi->IFCR = sr;
 8006b30:	687b      	ldr	r3, [r7, #4]
 8006b32:	69db      	ldr	r3, [r3, #28]
 8006b34:	68fa      	ldr	r2, [r7, #12]
 8006b36:	619a      	str	r2, [r3, #24]

  if ((sr & SPI_SR_OVR) != 0U) {
 8006b38:	68fb      	ldr	r3, [r7, #12]
 8006b3a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006b3e:	2b00      	cmp	r3, #0
 8006b40:	d017      	beq.n	8006b72 <spi_lld_serve_interrupt+0x5a>

    /* Aborting the transfer.*/
    spi_lld_stop_abort(spip);
 8006b42:	6878      	ldr	r0, [r7, #4]
 8006b44:	f7ff fd62 	bl	800660c <spi_lld_stop_abort>

    /* Reporting the failure.*/
    __spi_isr_error_code(spip, HAL_RET_HW_FAILURE);
 8006b48:	687b      	ldr	r3, [r7, #4]
 8006b4a:	685b      	ldr	r3, [r3, #4]
 8006b4c:	689b      	ldr	r3, [r3, #8]
 8006b4e:	2b00      	cmp	r3, #0
 8006b50:	d004      	beq.n	8006b5c <spi_lld_serve_interrupt+0x44>
 8006b52:	687b      	ldr	r3, [r7, #4]
 8006b54:	685b      	ldr	r3, [r3, #4]
 8006b56:	689b      	ldr	r3, [r3, #8]
 8006b58:	6878      	ldr	r0, [r7, #4]
 8006b5a:	4798      	blx	r3
 8006b5c:	f7ff fba8 	bl	80062b0 <osalSysLockFromISR>
 8006b60:	687b      	ldr	r3, [r7, #4]
 8006b62:	3308      	adds	r3, #8
 8006b64:	f06f 0112 	mvn.w	r1, #18
 8006b68:	4618      	mov	r0, r3
 8006b6a:	f7ff fbad 	bl	80062c8 <osalThreadResumeI>
 8006b6e:	f7ff fba5 	bl	80062bc <osalSysUnlockFromISR>
  }
}
 8006b72:	bf00      	nop
 8006b74:	3710      	adds	r7, #16
 8006b76:	46bd      	mov	sp, r7
 8006b78:	bd80      	pop	{r7, pc}
	...

08006b7c <spi_lld_get_dma>:
 * @param[in] txstream  stream to be allocated for TX
 * @param[in] priority  streams IRQ priority
 * @return              The operation status.
 */
static msg_t spi_lld_get_dma(SPIDriver *spip, uint32_t rxstream,
                             uint32_t txstream, uint32_t priority) {
 8006b7c:	b580      	push	{r7, lr}
 8006b7e:	b084      	sub	sp, #16
 8006b80:	af00      	add	r7, sp, #0
 8006b82:	60f8      	str	r0, [r7, #12]
 8006b84:	60b9      	str	r1, [r7, #8]
 8006b86:	607a      	str	r2, [r7, #4]
 8006b88:	603b      	str	r3, [r7, #0]

  spip->rx.dma = dmaStreamAllocI(rxstream, priority,
 8006b8a:	68fb      	ldr	r3, [r7, #12]
 8006b8c:	4a14      	ldr	r2, [pc, #80]	; (8006be0 <spi_lld_get_dma+0x64>)
 8006b8e:	6839      	ldr	r1, [r7, #0]
 8006b90:	68b8      	ldr	r0, [r7, #8]
 8006b92:	f7fd fe6d 	bl	8004870 <dmaStreamAllocI>
 8006b96:	4602      	mov	r2, r0
 8006b98:	68fb      	ldr	r3, [r7, #12]
 8006b9a:	625a      	str	r2, [r3, #36]	; 0x24
                                 (stm32_dmaisr_t)spi_lld_serve_dma_rx_interrupt,
                                 (void *)spip);
  if (spip->rx.dma == NULL) {
 8006b9c:	68fb      	ldr	r3, [r7, #12]
 8006b9e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006ba0:	2b00      	cmp	r3, #0
 8006ba2:	d102      	bne.n	8006baa <spi_lld_get_dma+0x2e>
    return HAL_RET_NO_RESOURCE;
 8006ba4:	f06f 0310 	mvn.w	r3, #16
 8006ba8:	e015      	b.n	8006bd6 <spi_lld_get_dma+0x5a>
  }

  spip->tx.dma = dmaStreamAllocI(txstream, priority,
 8006baa:	68fb      	ldr	r3, [r7, #12]
 8006bac:	4a0d      	ldr	r2, [pc, #52]	; (8006be4 <spi_lld_get_dma+0x68>)
 8006bae:	6839      	ldr	r1, [r7, #0]
 8006bb0:	6878      	ldr	r0, [r7, #4]
 8006bb2:	f7fd fe5d 	bl	8004870 <dmaStreamAllocI>
 8006bb6:	4602      	mov	r2, r0
 8006bb8:	68fb      	ldr	r3, [r7, #12]
 8006bba:	629a      	str	r2, [r3, #40]	; 0x28
                                 (stm32_dmaisr_t)spi_lld_serve_dma_tx_interrupt,
                                 (void *)spip);
  if (spip->tx.dma == NULL) {
 8006bbc:	68fb      	ldr	r3, [r7, #12]
 8006bbe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006bc0:	2b00      	cmp	r3, #0
 8006bc2:	d107      	bne.n	8006bd4 <spi_lld_get_dma+0x58>
    dmaStreamFreeI(spip->rx.dma);
 8006bc4:	68fb      	ldr	r3, [r7, #12]
 8006bc6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006bc8:	4618      	mov	r0, r3
 8006bca:	f7fd feeb 	bl	80049a4 <dmaStreamFreeI>
    return HAL_RET_NO_RESOURCE;
 8006bce:	f06f 0310 	mvn.w	r3, #16
 8006bd2:	e000      	b.n	8006bd6 <spi_lld_get_dma+0x5a>
  }

  return HAL_RET_SUCCESS;
 8006bd4:	2300      	movs	r3, #0
}
 8006bd6:	4618      	mov	r0, r3
 8006bd8:	3710      	adds	r7, #16
 8006bda:	46bd      	mov	sp, r7
 8006bdc:	bd80      	pop	{r7, pc}
 8006bde:	bf00      	nop
 8006be0:	080069c5 	.word	0x080069c5
 8006be4:	08006ac1 	.word	0x08006ac1

08006be8 <spi_lld_get_bdma>:
 * @param[in] txstream  stream to be allocated for TX
 * @param[in] priority  streams IRQ priority
 * @return              The operation status.
 */
static msg_t spi_lld_get_bdma(SPIDriver *spip, uint32_t rxstream,
                              uint32_t txstream, uint32_t priority) {
 8006be8:	b580      	push	{r7, lr}
 8006bea:	b084      	sub	sp, #16
 8006bec:	af00      	add	r7, sp, #0
 8006bee:	60f8      	str	r0, [r7, #12]
 8006bf0:	60b9      	str	r1, [r7, #8]
 8006bf2:	607a      	str	r2, [r7, #4]
 8006bf4:	603b      	str	r3, [r7, #0]

  spip->rx.bdma = bdmaStreamAllocI(rxstream, priority,
 8006bf6:	68fb      	ldr	r3, [r7, #12]
 8006bf8:	4a14      	ldr	r2, [pc, #80]	; (8006c4c <spi_lld_get_bdma+0x64>)
 8006bfa:	6839      	ldr	r1, [r7, #0]
 8006bfc:	68b8      	ldr	r0, [r7, #8]
 8006bfe:	f7fd fa5b 	bl	80040b8 <bdmaStreamAllocI>
 8006c02:	4602      	mov	r2, r0
 8006c04:	68fb      	ldr	r3, [r7, #12]
 8006c06:	625a      	str	r2, [r3, #36]	; 0x24
                                   (stm32_bdmaisr_t)spi_lld_serve_bdma_rx_interrupt,
                                   (void *)spip);
  if (spip->rx.bdma == NULL) {
 8006c08:	68fb      	ldr	r3, [r7, #12]
 8006c0a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006c0c:	2b00      	cmp	r3, #0
 8006c0e:	d102      	bne.n	8006c16 <spi_lld_get_bdma+0x2e>
    return HAL_RET_NO_RESOURCE;
 8006c10:	f06f 0310 	mvn.w	r3, #16
 8006c14:	e015      	b.n	8006c42 <spi_lld_get_bdma+0x5a>
  }

  spip->tx.bdma = bdmaStreamAllocI(txstream, priority,
 8006c16:	68fb      	ldr	r3, [r7, #12]
 8006c18:	4a0d      	ldr	r2, [pc, #52]	; (8006c50 <spi_lld_get_bdma+0x68>)
 8006c1a:	6839      	ldr	r1, [r7, #0]
 8006c1c:	6878      	ldr	r0, [r7, #4]
 8006c1e:	f7fd fa4b 	bl	80040b8 <bdmaStreamAllocI>
 8006c22:	4602      	mov	r2, r0
 8006c24:	68fb      	ldr	r3, [r7, #12]
 8006c26:	629a      	str	r2, [r3, #40]	; 0x28
                                   (stm32_bdmaisr_t)spi_lld_serve_bdma_tx_interrupt,
                                   (void *)spip);
  if (spip->tx.bdma == NULL) {
 8006c28:	68fb      	ldr	r3, [r7, #12]
 8006c2a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006c2c:	2b00      	cmp	r3, #0
 8006c2e:	d107      	bne.n	8006c40 <spi_lld_get_bdma+0x58>
    bdmaStreamFreeI(spip->rx.bdma);
 8006c30:	68fb      	ldr	r3, [r7, #12]
 8006c32:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006c34:	4618      	mov	r0, r3
 8006c36:	f7fd fab9 	bl	80041ac <bdmaStreamFreeI>
    return HAL_RET_NO_RESOURCE;
 8006c3a:	f06f 0310 	mvn.w	r3, #16
 8006c3e:	e000      	b.n	8006c42 <spi_lld_get_bdma+0x5a>
  }

  return HAL_RET_SUCCESS;
 8006c40:	2300      	movs	r3, #0
}
 8006c42:	4618      	mov	r0, r3
 8006c44:	3710      	adds	r7, #16
 8006c46:	46bd      	mov	sp, r7
 8006c48:	bd80      	pop	{r7, pc}
 8006c4a:	bf00      	nop
 8006c4c:	08006871 	.word	0x08006871
 8006c50:	0800696d 	.word	0x0800696d

08006c54 <VectorCC>:
/**
 * @brief   SPI1 interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_SPI1_HANDLER) {
 8006c54:	b580      	push	{r7, lr}
 8006c56:	af00      	add	r7, sp, #0

  OSAL_IRQ_PROLOGUE();
 8006c58:	4806      	ldr	r0, [pc, #24]	; (8006c74 <VectorCC+0x20>)
 8006c5a:	f000 ffed 	bl	8007c38 <__trace_isr_enter>

  spi_lld_serve_interrupt(&SPID1);
 8006c5e:	4806      	ldr	r0, [pc, #24]	; (8006c78 <VectorCC+0x24>)
 8006c60:	f7ff ff5a 	bl	8006b18 <spi_lld_serve_interrupt>

  OSAL_IRQ_EPILOGUE();
 8006c64:	4803      	ldr	r0, [pc, #12]	; (8006c74 <VectorCC+0x20>)
 8006c66:	f001 f821 	bl	8007cac <__trace_isr_leave>
 8006c6a:	f002 fb4b 	bl	8009304 <__port_irq_epilogue>
}
 8006c6e:	bf00      	nop
 8006c70:	bd80      	pop	{r7, pc}
 8006c72:	bf00      	nop
 8006c74:	08010220 	.word	0x08010220
 8006c78:	240008e0 	.word	0x240008e0

08006c7c <VectorD0>:
/**
 * @brief   SPI2 interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_SPI2_HANDLER) {
 8006c7c:	b580      	push	{r7, lr}
 8006c7e:	af00      	add	r7, sp, #0

  OSAL_IRQ_PROLOGUE();
 8006c80:	4806      	ldr	r0, [pc, #24]	; (8006c9c <VectorD0+0x20>)
 8006c82:	f000 ffd9 	bl	8007c38 <__trace_isr_enter>

  spi_lld_serve_interrupt(&SPID2);
 8006c86:	4806      	ldr	r0, [pc, #24]	; (8006ca0 <VectorD0+0x24>)
 8006c88:	f7ff ff46 	bl	8006b18 <spi_lld_serve_interrupt>

  OSAL_IRQ_EPILOGUE();
 8006c8c:	4803      	ldr	r0, [pc, #12]	; (8006c9c <VectorD0+0x20>)
 8006c8e:	f001 f80d 	bl	8007cac <__trace_isr_leave>
 8006c92:	f002 fb37 	bl	8009304 <__port_irq_epilogue>
}
 8006c96:	bf00      	nop
 8006c98:	bd80      	pop	{r7, pc}
 8006c9a:	bf00      	nop
 8006c9c:	0801022c 	.word	0x0801022c
 8006ca0:	2400091c 	.word	0x2400091c

08006ca4 <Vector10C>:
/**
 * @brief   SPI3 interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_SPI3_HANDLER) {
 8006ca4:	b580      	push	{r7, lr}
 8006ca6:	af00      	add	r7, sp, #0

  OSAL_IRQ_PROLOGUE();
 8006ca8:	4806      	ldr	r0, [pc, #24]	; (8006cc4 <Vector10C+0x20>)
 8006caa:	f000 ffc5 	bl	8007c38 <__trace_isr_enter>

  spi_lld_serve_interrupt(&SPID3);
 8006cae:	4806      	ldr	r0, [pc, #24]	; (8006cc8 <Vector10C+0x24>)
 8006cb0:	f7ff ff32 	bl	8006b18 <spi_lld_serve_interrupt>

  OSAL_IRQ_EPILOGUE();
 8006cb4:	4803      	ldr	r0, [pc, #12]	; (8006cc4 <Vector10C+0x20>)
 8006cb6:	f000 fff9 	bl	8007cac <__trace_isr_leave>
 8006cba:	f002 fb23 	bl	8009304 <__port_irq_epilogue>
}
 8006cbe:	bf00      	nop
 8006cc0:	bd80      	pop	{r7, pc}
 8006cc2:	bf00      	nop
 8006cc4:	08010238 	.word	0x08010238
 8006cc8:	24000958 	.word	0x24000958

08006ccc <Vector194>:
/**
 * @brief   SPI5 interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_SPI5_HANDLER) {
 8006ccc:	b580      	push	{r7, lr}
 8006cce:	af00      	add	r7, sp, #0

  OSAL_IRQ_PROLOGUE();
 8006cd0:	4806      	ldr	r0, [pc, #24]	; (8006cec <Vector194+0x20>)
 8006cd2:	f000 ffb1 	bl	8007c38 <__trace_isr_enter>

  spi_lld_serve_interrupt(&SPID5);
 8006cd6:	4806      	ldr	r0, [pc, #24]	; (8006cf0 <Vector194+0x24>)
 8006cd8:	f7ff ff1e 	bl	8006b18 <spi_lld_serve_interrupt>

  OSAL_IRQ_EPILOGUE();
 8006cdc:	4803      	ldr	r0, [pc, #12]	; (8006cec <Vector194+0x20>)
 8006cde:	f000 ffe5 	bl	8007cac <__trace_isr_leave>
 8006ce2:	f002 fb0f 	bl	8009304 <__port_irq_epilogue>
}
 8006ce6:	bf00      	nop
 8006ce8:	bd80      	pop	{r7, pc}
 8006cea:	bf00      	nop
 8006cec:	08010244 	.word	0x08010244
 8006cf0:	24000994 	.word	0x24000994

08006cf4 <Vector198>:
/**
 * @brief   SPI6 interrupt handler.
 *
 * @isr
 */
OSAL_IRQ_HANDLER(STM32_SPI6_HANDLER) {
 8006cf4:	b580      	push	{r7, lr}
 8006cf6:	af00      	add	r7, sp, #0

  OSAL_IRQ_PROLOGUE();
 8006cf8:	4806      	ldr	r0, [pc, #24]	; (8006d14 <Vector198+0x20>)
 8006cfa:	f000 ff9d 	bl	8007c38 <__trace_isr_enter>

  spi_lld_serve_interrupt(&SPID6);
 8006cfe:	4806      	ldr	r0, [pc, #24]	; (8006d18 <Vector198+0x24>)
 8006d00:	f7ff ff0a 	bl	8006b18 <spi_lld_serve_interrupt>

  OSAL_IRQ_EPILOGUE();
 8006d04:	4803      	ldr	r0, [pc, #12]	; (8006d14 <Vector198+0x20>)
 8006d06:	f000 ffd1 	bl	8007cac <__trace_isr_leave>
 8006d0a:	f002 fafb 	bl	8009304 <__port_irq_epilogue>
}
 8006d0e:	bf00      	nop
 8006d10:	bd80      	pop	{r7, pc}
 8006d12:	bf00      	nop
 8006d14:	08010250 	.word	0x08010250
 8006d18:	240009d0 	.word	0x240009d0

08006d1c <spi_lld_init>:
/**
 * @brief   Low level SPI driver initialization.
 *
 * @notapi
 */
void spi_lld_init(void) {
 8006d1c:	b580      	push	{r7, lr}
 8006d1e:	af00      	add	r7, sp, #0

#if STM32_SPI_USE_SPI1
  spiObjectInit(&SPID1);
 8006d20:	4842      	ldr	r0, [pc, #264]	; (8006e2c <spi_lld_init+0x110>)
 8006d22:	f7fb f817 	bl	8001d54 <spiObjectInit>
  SPID1.spi       = SPI1;
 8006d26:	4b41      	ldr	r3, [pc, #260]	; (8006e2c <spi_lld_init+0x110>)
 8006d28:	4a41      	ldr	r2, [pc, #260]	; (8006e30 <spi_lld_init+0x114>)
 8006d2a:	61da      	str	r2, [r3, #28]
#if defined(STM32_SPI_DMA_REQUIRED) && defined(STM32_SPI_BDMA_REQUIRED)
  SPID1.is_bdma   = false;
 8006d2c:	4b3f      	ldr	r3, [pc, #252]	; (8006e2c <spi_lld_init+0x110>)
 8006d2e:	2200      	movs	r2, #0
 8006d30:	f883 2020 	strb.w	r2, [r3, #32]
#endif
  SPID1.rx.dma    = NULL;
 8006d34:	4b3d      	ldr	r3, [pc, #244]	; (8006e2c <spi_lld_init+0x110>)
 8006d36:	2200      	movs	r2, #0
 8006d38:	625a      	str	r2, [r3, #36]	; 0x24
  SPID1.tx.dma    = NULL;
 8006d3a:	4b3c      	ldr	r3, [pc, #240]	; (8006e2c <spi_lld_init+0x110>)
 8006d3c:	2200      	movs	r2, #0
 8006d3e:	629a      	str	r2, [r3, #40]	; 0x28
  SPID1.rxdmamode = STM32_DMA_CR_PL(STM32_SPI_SPI1_DMA_PRIORITY) |
 8006d40:	4b3a      	ldr	r3, [pc, #232]	; (8006e2c <spi_lld_init+0x110>)
 8006d42:	4a3c      	ldr	r2, [pc, #240]	; (8006e34 <spi_lld_init+0x118>)
 8006d44:	62da      	str	r2, [r3, #44]	; 0x2c
                    STM32_DMA_CR_DIR_P2M |
                    STM32_DMA_CR_TCIE |
                    STM32_DMA_CR_DMEIE |
                    STM32_DMA_CR_TEIE;
  SPID1.txdmamode = STM32_DMA_CR_PL(STM32_SPI_SPI1_DMA_PRIORITY) |
 8006d46:	4b39      	ldr	r3, [pc, #228]	; (8006e2c <spi_lld_init+0x110>)
 8006d48:	4a3b      	ldr	r2, [pc, #236]	; (8006e38 <spi_lld_init+0x11c>)
 8006d4a:	631a      	str	r2, [r3, #48]	; 0x30
                    STM32_DMA_CR_DIR_M2P |
                    STM32_DMA_CR_DMEIE |
                    STM32_DMA_CR_TEIE;
#if !defined(STM32_SPI1_SUPPRESS_ISR)
  nvicEnableVector(STM32_SPI1_NUMBER, STM32_SPI_SPI1_IRQ_PRIORITY);
 8006d4c:	210a      	movs	r1, #10
 8006d4e:	2023      	movs	r0, #35	; 0x23
 8006d50:	f7fb fdbc 	bl	80028cc <nvicEnableVector>
#endif
#endif

#if STM32_SPI_USE_SPI2
  spiObjectInit(&SPID2);
 8006d54:	4839      	ldr	r0, [pc, #228]	; (8006e3c <spi_lld_init+0x120>)
 8006d56:	f7fa fffd 	bl	8001d54 <spiObjectInit>
  SPID2.spi       = SPI2;
 8006d5a:	4b38      	ldr	r3, [pc, #224]	; (8006e3c <spi_lld_init+0x120>)
 8006d5c:	4a38      	ldr	r2, [pc, #224]	; (8006e40 <spi_lld_init+0x124>)
 8006d5e:	61da      	str	r2, [r3, #28]
#if defined(STM32_SPI_DMA_REQUIRED) && defined(STM32_SPI_BDMA_REQUIRED)
  SPID2.is_bdma   = false;
 8006d60:	4b36      	ldr	r3, [pc, #216]	; (8006e3c <spi_lld_init+0x120>)
 8006d62:	2200      	movs	r2, #0
 8006d64:	f883 2020 	strb.w	r2, [r3, #32]
#endif
  SPID2.rx.dma    = NULL;
 8006d68:	4b34      	ldr	r3, [pc, #208]	; (8006e3c <spi_lld_init+0x120>)
 8006d6a:	2200      	movs	r2, #0
 8006d6c:	625a      	str	r2, [r3, #36]	; 0x24
  SPID2.tx.dma    = NULL;
 8006d6e:	4b33      	ldr	r3, [pc, #204]	; (8006e3c <spi_lld_init+0x120>)
 8006d70:	2200      	movs	r2, #0
 8006d72:	629a      	str	r2, [r3, #40]	; 0x28
  SPID2.rxdmamode = STM32_DMA_CR_PL(STM32_SPI_SPI2_DMA_PRIORITY) |
 8006d74:	4b31      	ldr	r3, [pc, #196]	; (8006e3c <spi_lld_init+0x120>)
 8006d76:	4a2f      	ldr	r2, [pc, #188]	; (8006e34 <spi_lld_init+0x118>)
 8006d78:	62da      	str	r2, [r3, #44]	; 0x2c
                    STM32_DMA_CR_DIR_P2M |
                    STM32_DMA_CR_TCIE |
                    STM32_DMA_CR_DMEIE |
                    STM32_DMA_CR_TEIE;
  SPID2.txdmamode = STM32_DMA_CR_PL(STM32_SPI_SPI2_DMA_PRIORITY) |
 8006d7a:	4b30      	ldr	r3, [pc, #192]	; (8006e3c <spi_lld_init+0x120>)
 8006d7c:	4a2e      	ldr	r2, [pc, #184]	; (8006e38 <spi_lld_init+0x11c>)
 8006d7e:	631a      	str	r2, [r3, #48]	; 0x30
                    STM32_DMA_CR_DIR_M2P |
                    STM32_DMA_CR_DMEIE |
                    STM32_DMA_CR_TEIE;
#if !defined(STM32_SPI2_SUPPRESS_ISR)
  nvicEnableVector(STM32_SPI2_NUMBER, STM32_SPI_SPI2_IRQ_PRIORITY);
 8006d80:	210a      	movs	r1, #10
 8006d82:	2024      	movs	r0, #36	; 0x24
 8006d84:	f7fb fda2 	bl	80028cc <nvicEnableVector>
#endif
#endif

#if STM32_SPI_USE_SPI3
  spiObjectInit(&SPID3);
 8006d88:	482e      	ldr	r0, [pc, #184]	; (8006e44 <spi_lld_init+0x128>)
 8006d8a:	f7fa ffe3 	bl	8001d54 <spiObjectInit>
  SPID3.spi       = SPI3;
 8006d8e:	4b2d      	ldr	r3, [pc, #180]	; (8006e44 <spi_lld_init+0x128>)
 8006d90:	4a2d      	ldr	r2, [pc, #180]	; (8006e48 <spi_lld_init+0x12c>)
 8006d92:	61da      	str	r2, [r3, #28]
#if defined(STM32_SPI_DMA_REQUIRED) && defined(STM32_SPI_BDMA_REQUIRED)
  SPID3.is_bdma   = false;
 8006d94:	4b2b      	ldr	r3, [pc, #172]	; (8006e44 <spi_lld_init+0x128>)
 8006d96:	2200      	movs	r2, #0
 8006d98:	f883 2020 	strb.w	r2, [r3, #32]
#endif
  SPID3.rx.dma    = NULL;
 8006d9c:	4b29      	ldr	r3, [pc, #164]	; (8006e44 <spi_lld_init+0x128>)
 8006d9e:	2200      	movs	r2, #0
 8006da0:	625a      	str	r2, [r3, #36]	; 0x24
  SPID3.tx.dma    = NULL;
 8006da2:	4b28      	ldr	r3, [pc, #160]	; (8006e44 <spi_lld_init+0x128>)
 8006da4:	2200      	movs	r2, #0
 8006da6:	629a      	str	r2, [r3, #40]	; 0x28
  SPID3.rxdmamode = STM32_DMA_CR_PL(STM32_SPI_SPI3_DMA_PRIORITY) |
 8006da8:	4b26      	ldr	r3, [pc, #152]	; (8006e44 <spi_lld_init+0x128>)
 8006daa:	4a22      	ldr	r2, [pc, #136]	; (8006e34 <spi_lld_init+0x118>)
 8006dac:	62da      	str	r2, [r3, #44]	; 0x2c
                    STM32_DMA_CR_DIR_P2M |
                    STM32_DMA_CR_TCIE |
                    STM32_DMA_CR_DMEIE |
                    STM32_DMA_CR_TEIE;
  SPID3.txdmamode = STM32_DMA_CR_PL(STM32_SPI_SPI3_DMA_PRIORITY) |
 8006dae:	4b25      	ldr	r3, [pc, #148]	; (8006e44 <spi_lld_init+0x128>)
 8006db0:	4a21      	ldr	r2, [pc, #132]	; (8006e38 <spi_lld_init+0x11c>)
 8006db2:	631a      	str	r2, [r3, #48]	; 0x30
                    STM32_DMA_CR_DIR_M2P |
                    STM32_DMA_CR_DMEIE |
                    STM32_DMA_CR_TEIE;
#if !defined(STM32_SPI3_SUPPRESS_ISR)
  nvicEnableVector(STM32_SPI3_NUMBER, STM32_SPI_SPI3_IRQ_PRIORITY);
 8006db4:	210a      	movs	r1, #10
 8006db6:	2033      	movs	r0, #51	; 0x33
 8006db8:	f7fb fd88 	bl	80028cc <nvicEnableVector>
  nvicEnableVector(STM32_SPI4_NUMBER, STM32_SPI_SPI4_IRQ_PRIORITY);
#endif
#endif

#if STM32_SPI_USE_SPI5
  spiObjectInit(&SPID5);
 8006dbc:	4823      	ldr	r0, [pc, #140]	; (8006e4c <spi_lld_init+0x130>)
 8006dbe:	f7fa ffc9 	bl	8001d54 <spiObjectInit>
  SPID5.spi       = SPI5;
 8006dc2:	4b22      	ldr	r3, [pc, #136]	; (8006e4c <spi_lld_init+0x130>)
 8006dc4:	4a22      	ldr	r2, [pc, #136]	; (8006e50 <spi_lld_init+0x134>)
 8006dc6:	61da      	str	r2, [r3, #28]
#if defined(STM32_SPI_DMA_REQUIRED) && defined(STM32_SPI_BDMA_REQUIRED)
  SPID5.is_bdma   = false;
 8006dc8:	4b20      	ldr	r3, [pc, #128]	; (8006e4c <spi_lld_init+0x130>)
 8006dca:	2200      	movs	r2, #0
 8006dcc:	f883 2020 	strb.w	r2, [r3, #32]
#endif
  SPID5.rx.dma    = NULL;
 8006dd0:	4b1e      	ldr	r3, [pc, #120]	; (8006e4c <spi_lld_init+0x130>)
 8006dd2:	2200      	movs	r2, #0
 8006dd4:	625a      	str	r2, [r3, #36]	; 0x24
  SPID5.tx.dma    = NULL;
 8006dd6:	4b1d      	ldr	r3, [pc, #116]	; (8006e4c <spi_lld_init+0x130>)
 8006dd8:	2200      	movs	r2, #0
 8006dda:	629a      	str	r2, [r3, #40]	; 0x28
  SPID5.rxdmamode = STM32_DMA_CR_PL(STM32_SPI_SPI5_DMA_PRIORITY) |
 8006ddc:	4b1b      	ldr	r3, [pc, #108]	; (8006e4c <spi_lld_init+0x130>)
 8006dde:	4a15      	ldr	r2, [pc, #84]	; (8006e34 <spi_lld_init+0x118>)
 8006de0:	62da      	str	r2, [r3, #44]	; 0x2c
                    STM32_DMA_CR_DIR_P2M |
                    STM32_DMA_CR_TCIE |
                    STM32_DMA_CR_DMEIE |
                    STM32_DMA_CR_TEIE;
  SPID5.txdmamode = STM32_DMA_CR_PL(STM32_SPI_SPI5_DMA_PRIORITY) |
 8006de2:	4b1a      	ldr	r3, [pc, #104]	; (8006e4c <spi_lld_init+0x130>)
 8006de4:	4a14      	ldr	r2, [pc, #80]	; (8006e38 <spi_lld_init+0x11c>)
 8006de6:	631a      	str	r2, [r3, #48]	; 0x30
                    STM32_DMA_CR_DIR_M2P |
                    STM32_DMA_CR_DMEIE |
                    STM32_DMA_CR_TEIE;
#if !defined(STM32_SPI5_SUPPRESS_ISR)
  nvicEnableVector(STM32_SPI5_NUMBER, STM32_SPI_SPI5_IRQ_PRIORITY);
 8006de8:	210a      	movs	r1, #10
 8006dea:	2055      	movs	r0, #85	; 0x55
 8006dec:	f7fb fd6e 	bl	80028cc <nvicEnableVector>
#endif
#endif

#if STM32_SPI_USE_SPI6
  spiObjectInit(&SPID6);
 8006df0:	4818      	ldr	r0, [pc, #96]	; (8006e54 <spi_lld_init+0x138>)
 8006df2:	f7fa ffaf 	bl	8001d54 <spiObjectInit>
  SPID6.spi       = SPI6;
 8006df6:	4b17      	ldr	r3, [pc, #92]	; (8006e54 <spi_lld_init+0x138>)
 8006df8:	4a17      	ldr	r2, [pc, #92]	; (8006e58 <spi_lld_init+0x13c>)
 8006dfa:	61da      	str	r2, [r3, #28]
#if defined(STM32_SPI_DMA_REQUIRED) && defined(STM32_SPI_BDMA_REQUIRED)
  SPID6.is_bdma   = true;
 8006dfc:	4b15      	ldr	r3, [pc, #84]	; (8006e54 <spi_lld_init+0x138>)
 8006dfe:	2201      	movs	r2, #1
 8006e00:	f883 2020 	strb.w	r2, [r3, #32]
#endif
  SPID6.rx.bdma   = NULL;
 8006e04:	4b13      	ldr	r3, [pc, #76]	; (8006e54 <spi_lld_init+0x138>)
 8006e06:	2200      	movs	r2, #0
 8006e08:	625a      	str	r2, [r3, #36]	; 0x24
  SPID6.tx.bdma   = NULL;
 8006e0a:	4b12      	ldr	r3, [pc, #72]	; (8006e54 <spi_lld_init+0x138>)
 8006e0c:	2200      	movs	r2, #0
 8006e0e:	629a      	str	r2, [r3, #40]	; 0x28
  SPID6.rxdmamode = STM32_BDMA_CR_PL(STM32_SPI_SPI6_DMA_PRIORITY) |
 8006e10:	4b10      	ldr	r3, [pc, #64]	; (8006e54 <spi_lld_init+0x138>)
 8006e12:	f241 020a 	movw	r2, #4106	; 0x100a
 8006e16:	62da      	str	r2, [r3, #44]	; 0x2c
                    STM32_BDMA_CR_DIR_P2M |
                    STM32_BDMA_CR_TCIE |
                    STM32_BDMA_CR_TEIE;
  SPID6.txdmamode = STM32_BDMA_CR_PL(STM32_SPI_SPI6_DMA_PRIORITY) |
 8006e18:	4b0e      	ldr	r3, [pc, #56]	; (8006e54 <spi_lld_init+0x138>)
 8006e1a:	f241 0218 	movw	r2, #4120	; 0x1018
 8006e1e:	631a      	str	r2, [r3, #48]	; 0x30
                    STM32_BDMA_CR_DIR_M2P |
                    STM32_BDMA_CR_TEIE;
#if !defined(STM32_SPI6_SUPPRESS_ISR)
  nvicEnableVector(STM32_SPI6_NUMBER, STM32_SPI_SPI6_IRQ_PRIORITY);
 8006e20:	210a      	movs	r1, #10
 8006e22:	2056      	movs	r0, #86	; 0x56
 8006e24:	f7fb fd52 	bl	80028cc <nvicEnableVector>
#endif
#endif
}
 8006e28:	bf00      	nop
 8006e2a:	bd80      	pop	{r7, pc}
 8006e2c:	240008e0 	.word	0x240008e0
 8006e30:	40013000 	.word	0x40013000
 8006e34:	00010016 	.word	0x00010016
 8006e38:	00010046 	.word	0x00010046
 8006e3c:	2400091c 	.word	0x2400091c
 8006e40:	40003800 	.word	0x40003800
 8006e44:	24000958 	.word	0x24000958
 8006e48:	40003c00 	.word	0x40003c00
 8006e4c:	24000994 	.word	0x24000994
 8006e50:	40015000 	.word	0x40015000
 8006e54:	240009d0 	.word	0x240009d0
 8006e58:	58001400 	.word	0x58001400

08006e5c <spi_lld_start>:
 * @param[in] spip      pointer to the @p SPIDriver object
 * @return              The operation status.
 *
 * @notapi
 */
msg_t spi_lld_start(SPIDriver *spip) {
 8006e5c:	b580      	push	{r7, lr}
 8006e5e:	b084      	sub	sp, #16
 8006e60:	af00      	add	r7, sp, #0
 8006e62:	6078      	str	r0, [r7, #4]
  uint32_t dsize;
  msg_t msg;

  /* Resetting TX pattern source.*/
  spip->txsource = (uint32_t)STM32_SPI_FILLER_PATTERN;
 8006e64:	687b      	ldr	r3, [r7, #4]
 8006e66:	f04f 32ff 	mov.w	r2, #4294967295
 8006e6a:	639a      	str	r2, [r3, #56]	; 0x38

  /* If in stopped state then enables the SPI and DMA clocks.*/
  if (spip->state == SPI_STOP) {
 8006e6c:	687b      	ldr	r3, [r7, #4]
 8006e6e:	781b      	ldrb	r3, [r3, #0]
 8006e70:	2b01      	cmp	r3, #1
 8006e72:	f040 80e5 	bne.w	8007040 <spi_lld_start+0x1e4>
    /* Enables the peripheral.*/
    if (false) {
    }

#if STM32_SPI_USE_SPI1
    else if (&SPID1 == spip) {
 8006e76:	687b      	ldr	r3, [r7, #4]
 8006e78:	4aa1      	ldr	r2, [pc, #644]	; (8007100 <spi_lld_start+0x2a4>)
 8006e7a:	4293      	cmp	r3, r2
 8006e7c:	d121      	bne.n	8006ec2 <spi_lld_start+0x66>
      msg = spi_lld_get_dma(spip,
 8006e7e:	230a      	movs	r3, #10
 8006e80:	2210      	movs	r2, #16
 8006e82:	2110      	movs	r1, #16
 8006e84:	6878      	ldr	r0, [r7, #4]
 8006e86:	f7ff fe79 	bl	8006b7c <spi_lld_get_dma>
 8006e8a:	60f8      	str	r0, [r7, #12]
                            STM32_SPI_SPI1_RX_DMA_STREAM,
                            STM32_SPI_SPI1_TX_DMA_STREAM,
                            STM32_SPI_SPI1_IRQ_PRIORITY);
      if (msg != HAL_RET_SUCCESS) {
 8006e8c:	68fb      	ldr	r3, [r7, #12]
 8006e8e:	2b00      	cmp	r3, #0
 8006e90:	d001      	beq.n	8006e96 <spi_lld_start+0x3a>
        return msg;
 8006e92:	68fb      	ldr	r3, [r7, #12]
 8006e94:	e194      	b.n	80071c0 <spi_lld_start+0x364>
      }
      dmaSetRequestSource(spip->rx.dma, STM32_DMAMUX1_SPI1_RX);
 8006e96:	687b      	ldr	r3, [r7, #4]
 8006e98:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006e9a:	2125      	movs	r1, #37	; 0x25
 8006e9c:	4618      	mov	r0, r3
 8006e9e:	f7fd fdad 	bl	80049fc <dmaSetRequestSource>
      dmaSetRequestSource(spip->tx.dma, STM32_DMAMUX1_SPI1_TX);
 8006ea2:	687b      	ldr	r3, [r7, #4]
 8006ea4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006ea6:	2126      	movs	r1, #38	; 0x26
 8006ea8:	4618      	mov	r0, r3
 8006eaa:	f7fd fda7 	bl	80049fc <dmaSetRequestSource>

      rccEnableSPI1(true);
 8006eae:	2101      	movs	r1, #1
 8006eb0:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8006eb4:	f7ff fab0 	bl	8006418 <rccEnableAPB2>
      rccResetSPI1();
 8006eb8:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8006ebc:	f7ff fada 	bl	8006474 <rccResetAPB2>
 8006ec0:	e098      	b.n	8006ff4 <spi_lld_start+0x198>
    }
#endif

#if STM32_SPI_USE_SPI2
    else if (&SPID2 == spip) {
 8006ec2:	687b      	ldr	r3, [r7, #4]
 8006ec4:	4a8f      	ldr	r2, [pc, #572]	; (8007104 <spi_lld_start+0x2a8>)
 8006ec6:	4293      	cmp	r3, r2
 8006ec8:	d121      	bne.n	8006f0e <spi_lld_start+0xb2>
      msg = spi_lld_get_dma(spip,
 8006eca:	230a      	movs	r3, #10
 8006ecc:	2210      	movs	r2, #16
 8006ece:	2110      	movs	r1, #16
 8006ed0:	6878      	ldr	r0, [r7, #4]
 8006ed2:	f7ff fe53 	bl	8006b7c <spi_lld_get_dma>
 8006ed6:	60f8      	str	r0, [r7, #12]
                            STM32_SPI_SPI2_RX_DMA_STREAM,
                            STM32_SPI_SPI2_TX_DMA_STREAM,
                            STM32_SPI_SPI2_IRQ_PRIORITY);
      if (msg != HAL_RET_SUCCESS) {
 8006ed8:	68fb      	ldr	r3, [r7, #12]
 8006eda:	2b00      	cmp	r3, #0
 8006edc:	d001      	beq.n	8006ee2 <spi_lld_start+0x86>
        return msg;
 8006ede:	68fb      	ldr	r3, [r7, #12]
 8006ee0:	e16e      	b.n	80071c0 <spi_lld_start+0x364>
      }
      dmaSetRequestSource(spip->rx.dma, STM32_DMAMUX1_SPI2_RX);
 8006ee2:	687b      	ldr	r3, [r7, #4]
 8006ee4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006ee6:	2127      	movs	r1, #39	; 0x27
 8006ee8:	4618      	mov	r0, r3
 8006eea:	f7fd fd87 	bl	80049fc <dmaSetRequestSource>
      dmaSetRequestSource(spip->tx.dma, STM32_DMAMUX1_SPI2_TX);
 8006eee:	687b      	ldr	r3, [r7, #4]
 8006ef0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006ef2:	2128      	movs	r1, #40	; 0x28
 8006ef4:	4618      	mov	r0, r3
 8006ef6:	f7fd fd81 	bl	80049fc <dmaSetRequestSource>

      rccEnableSPI2(true);
 8006efa:	2101      	movs	r1, #1
 8006efc:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8006f00:	f7ff fa50 	bl	80063a4 <rccEnableAPB1L>
      rccResetSPI2();
 8006f04:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8006f08:	f7ff fa7a 	bl	8006400 <rccResetAPB1L>
 8006f0c:	e072      	b.n	8006ff4 <spi_lld_start+0x198>
}
#endif

#if STM32_SPI_USE_SPI3
    else if (&SPID3 == spip) {
 8006f0e:	687b      	ldr	r3, [r7, #4]
 8006f10:	4a7d      	ldr	r2, [pc, #500]	; (8007108 <spi_lld_start+0x2ac>)
 8006f12:	4293      	cmp	r3, r2
 8006f14:	d121      	bne.n	8006f5a <spi_lld_start+0xfe>
      msg = spi_lld_get_dma(spip,
 8006f16:	230a      	movs	r3, #10
 8006f18:	2210      	movs	r2, #16
 8006f1a:	2110      	movs	r1, #16
 8006f1c:	6878      	ldr	r0, [r7, #4]
 8006f1e:	f7ff fe2d 	bl	8006b7c <spi_lld_get_dma>
 8006f22:	60f8      	str	r0, [r7, #12]
                            STM32_SPI_SPI3_RX_DMA_STREAM,
                            STM32_SPI_SPI3_TX_DMA_STREAM,
                            STM32_SPI_SPI3_IRQ_PRIORITY);
      if (msg != HAL_RET_SUCCESS) {
 8006f24:	68fb      	ldr	r3, [r7, #12]
 8006f26:	2b00      	cmp	r3, #0
 8006f28:	d001      	beq.n	8006f2e <spi_lld_start+0xd2>
        return msg;
 8006f2a:	68fb      	ldr	r3, [r7, #12]
 8006f2c:	e148      	b.n	80071c0 <spi_lld_start+0x364>
      }
      dmaSetRequestSource(spip->rx.dma, STM32_DMAMUX1_SPI3_RX);
 8006f2e:	687b      	ldr	r3, [r7, #4]
 8006f30:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006f32:	213d      	movs	r1, #61	; 0x3d
 8006f34:	4618      	mov	r0, r3
 8006f36:	f7fd fd61 	bl	80049fc <dmaSetRequestSource>
      dmaSetRequestSource(spip->tx.dma, STM32_DMAMUX1_SPI3_TX);
 8006f3a:	687b      	ldr	r3, [r7, #4]
 8006f3c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006f3e:	213e      	movs	r1, #62	; 0x3e
 8006f40:	4618      	mov	r0, r3
 8006f42:	f7fd fd5b 	bl	80049fc <dmaSetRequestSource>

      rccEnableSPI3(true);
 8006f46:	2101      	movs	r1, #1
 8006f48:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8006f4c:	f7ff fa2a 	bl	80063a4 <rccEnableAPB1L>
      rccResetSPI3();
 8006f50:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8006f54:	f7ff fa54 	bl	8006400 <rccResetAPB1L>
 8006f58:	e04c      	b.n	8006ff4 <spi_lld_start+0x198>
      rccResetSPI4();
    }
#endif

#if STM32_SPI_USE_SPI5
    else if (&SPID5 == spip) {
 8006f5a:	687b      	ldr	r3, [r7, #4]
 8006f5c:	4a6b      	ldr	r2, [pc, #428]	; (800710c <spi_lld_start+0x2b0>)
 8006f5e:	4293      	cmp	r3, r2
 8006f60:	d121      	bne.n	8006fa6 <spi_lld_start+0x14a>
      msg = spi_lld_get_dma(spip,
 8006f62:	230a      	movs	r3, #10
 8006f64:	2210      	movs	r2, #16
 8006f66:	2110      	movs	r1, #16
 8006f68:	6878      	ldr	r0, [r7, #4]
 8006f6a:	f7ff fe07 	bl	8006b7c <spi_lld_get_dma>
 8006f6e:	60f8      	str	r0, [r7, #12]
                            STM32_SPI_SPI5_RX_DMA_STREAM,
                            STM32_SPI_SPI5_TX_DMA_STREAM,
                            STM32_SPI_SPI5_IRQ_PRIORITY);
      if (msg != HAL_RET_SUCCESS) {
 8006f70:	68fb      	ldr	r3, [r7, #12]
 8006f72:	2b00      	cmp	r3, #0
 8006f74:	d001      	beq.n	8006f7a <spi_lld_start+0x11e>
        return msg;
 8006f76:	68fb      	ldr	r3, [r7, #12]
 8006f78:	e122      	b.n	80071c0 <spi_lld_start+0x364>
      }
      dmaSetRequestSource(spip->rx.dma, STM32_DMAMUX1_SPI5_RX);
 8006f7a:	687b      	ldr	r3, [r7, #4]
 8006f7c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006f7e:	2155      	movs	r1, #85	; 0x55
 8006f80:	4618      	mov	r0, r3
 8006f82:	f7fd fd3b 	bl	80049fc <dmaSetRequestSource>
      dmaSetRequestSource(spip->tx.dma, STM32_DMAMUX1_SPI5_TX);
 8006f86:	687b      	ldr	r3, [r7, #4]
 8006f88:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006f8a:	2156      	movs	r1, #86	; 0x56
 8006f8c:	4618      	mov	r0, r3
 8006f8e:	f7fd fd35 	bl	80049fc <dmaSetRequestSource>

      rccEnableSPI5(true);
 8006f92:	2101      	movs	r1, #1
 8006f94:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8006f98:	f7ff fa3e 	bl	8006418 <rccEnableAPB2>
      rccResetSPI5();
 8006f9c:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8006fa0:	f7ff fa68 	bl	8006474 <rccResetAPB2>
 8006fa4:	e026      	b.n	8006ff4 <spi_lld_start+0x198>
    }
#endif

#if STM32_SPI_USE_SPI6
    else if (&SPID6 == spip) {
 8006fa6:	687b      	ldr	r3, [r7, #4]
 8006fa8:	4a59      	ldr	r2, [pc, #356]	; (8007110 <spi_lld_start+0x2b4>)
 8006faa:	4293      	cmp	r3, r2
 8006fac:	d11f      	bne.n	8006fee <spi_lld_start+0x192>
      msg = spi_lld_get_bdma(spip,
 8006fae:	230a      	movs	r3, #10
 8006fb0:	2208      	movs	r2, #8
 8006fb2:	2108      	movs	r1, #8
 8006fb4:	6878      	ldr	r0, [r7, #4]
 8006fb6:	f7ff fe17 	bl	8006be8 <spi_lld_get_bdma>
 8006fba:	60f8      	str	r0, [r7, #12]
                             STM32_SPI_SPI6_RX_BDMA_STREAM,
                             STM32_SPI_SPI6_TX_BDMA_STREAM,
                             STM32_SPI_SPI6_IRQ_PRIORITY);
      if (msg != HAL_RET_SUCCESS) {
 8006fbc:	68fb      	ldr	r3, [r7, #12]
 8006fbe:	2b00      	cmp	r3, #0
 8006fc0:	d001      	beq.n	8006fc6 <spi_lld_start+0x16a>
        return msg;
 8006fc2:	68fb      	ldr	r3, [r7, #12]
 8006fc4:	e0fc      	b.n	80071c0 <spi_lld_start+0x364>
      }
      bdmaSetRequestSource(spip->rx.bdma, STM32_DMAMUX2_SPI6_RX);
 8006fc6:	687b      	ldr	r3, [r7, #4]
 8006fc8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006fca:	210b      	movs	r1, #11
 8006fcc:	4618      	mov	r0, r3
 8006fce:	f7fd f91f 	bl	8004210 <bdmaSetRequestSource>
      bdmaSetRequestSource(spip->tx.bdma, STM32_DMAMUX2_SPI6_TX);
 8006fd2:	687b      	ldr	r3, [r7, #4]
 8006fd4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006fd6:	210c      	movs	r1, #12
 8006fd8:	4618      	mov	r0, r3
 8006fda:	f7fd f919 	bl	8004210 <bdmaSetRequestSource>

      rccEnableSPI6(true);
 8006fde:	2101      	movs	r1, #1
 8006fe0:	2020      	movs	r0, #32
 8006fe2:	f7ff fa53 	bl	800648c <rccEnableAPB4>
      rccResetSPI6();
 8006fe6:	2020      	movs	r0, #32
 8006fe8:	f7ff fa7e 	bl	80064e8 <rccResetAPB4>
 8006fec:	e002      	b.n	8006ff4 <spi_lld_start+0x198>
    }
#endif

    else {
      osalDbgAssert(false, "invalid SPI instance");
      return HAL_RET_IS_INVALID;
 8006fee:	f06f 0314 	mvn.w	r3, #20
 8006ff2:	e0e5      	b.n	80071c0 <spi_lld_start+0x364>
    }

    /* DMA setup.*/
#if defined(STM32_SPI_DMA_REQUIRED) && defined(STM32_SPI_BDMA_REQUIRED)
    if (spip->is_bdma)
 8006ff4:	687b      	ldr	r3, [r7, #4]
 8006ff6:	f893 3020 	ldrb.w	r3, [r3, #32]
 8006ffa:	2b00      	cmp	r3, #0
 8006ffc:	d010      	beq.n	8007020 <spi_lld_start+0x1c4>
#endif
#if defined(STM32_SPI_BDMA_REQUIRED)
    {
      bdmaStreamSetPeripheral(spip->rx.bdma, &spip->spi->RXDR);
 8006ffe:	687b      	ldr	r3, [r7, #4]
 8007000:	69db      	ldr	r3, [r3, #28]
 8007002:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8007006:	687b      	ldr	r3, [r7, #4]
 8007008:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800700a:	685b      	ldr	r3, [r3, #4]
 800700c:	609a      	str	r2, [r3, #8]
      bdmaStreamSetPeripheral(spip->tx.bdma, &spip->spi->TXDR);
 800700e:	687b      	ldr	r3, [r7, #4]
 8007010:	69db      	ldr	r3, [r3, #28]
 8007012:	f103 0220 	add.w	r2, r3, #32
 8007016:	687b      	ldr	r3, [r7, #4]
 8007018:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800701a:	685b      	ldr	r3, [r3, #4]
 800701c:	609a      	str	r2, [r3, #8]
 800701e:	e00f      	b.n	8007040 <spi_lld_start+0x1e4>
#if defined(STM32_SPI_DMA_REQUIRED) && defined(STM32_SPI_BDMA_REQUIRED)
    else
#endif
#if defined(STM32_SPI_DMA_REQUIRED)
    {
      dmaStreamSetPeripheral(spip->rx.dma, &spip->spi->RXDR);
 8007020:	687b      	ldr	r3, [r7, #4]
 8007022:	69db      	ldr	r3, [r3, #28]
 8007024:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8007028:	687b      	ldr	r3, [r7, #4]
 800702a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800702c:	681b      	ldr	r3, [r3, #0]
 800702e:	609a      	str	r2, [r3, #8]
      dmaStreamSetPeripheral(spip->tx.dma, &spip->spi->TXDR);
 8007030:	687b      	ldr	r3, [r7, #4]
 8007032:	69db      	ldr	r3, [r3, #28]
 8007034:	f103 0220 	add.w	r2, r3, #32
 8007038:	687b      	ldr	r3, [r7, #4]
 800703a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800703c:	681b      	ldr	r3, [r3, #0]
 800703e:	609a      	str	r2, [r3, #8]
    }
#endif
 }

  /* Configuration-specific DMA setup.*/
  dsize = (spip->config->cfg1 & SPI_CFG1_DSIZE_Msk) + 1U;
 8007040:	687b      	ldr	r3, [r7, #4]
 8007042:	685b      	ldr	r3, [r3, #4]
 8007044:	695b      	ldr	r3, [r3, #20]
 8007046:	f003 031f 	and.w	r3, r3, #31
 800704a:	3301      	adds	r3, #1
 800704c:	60bb      	str	r3, [r7, #8]
#if defined(STM32_SPI_DMA_REQUIRED) && defined(STM32_SPI_BDMA_REQUIRED)
  if (spip->is_bdma)
 800704e:	687b      	ldr	r3, [r7, #4]
 8007050:	f893 3020 	ldrb.w	r3, [r3, #32]
 8007054:	2b00      	cmp	r3, #0
 8007056:	d05d      	beq.n	8007114 <spi_lld_start+0x2b8>
#endif
#if defined(STM32_SPI_BDMA_REQUIRED)
  {
    if (dsize <= 8U) {
 8007058:	68bb      	ldr	r3, [r7, #8]
 800705a:	2b08      	cmp	r3, #8
 800705c:	d80c      	bhi.n	8007078 <spi_lld_start+0x21c>
      /* Frame width is between 4 and 8 bits.*/
      spip->rxdmamode = (spip->rxdmamode & ~STM32_BDMA_CR_SIZE_MASK) |
 800705e:	687b      	ldr	r3, [r7, #4]
 8007060:	6adb      	ldr	r3, [r3, #44]	; 0x2c
                        STM32_BDMA_CR_PSIZE_BYTE | STM32_BDMA_CR_MSIZE_BYTE;
 8007062:	f423 6270 	bic.w	r2, r3, #3840	; 0xf00
      spip->rxdmamode = (spip->rxdmamode & ~STM32_BDMA_CR_SIZE_MASK) |
 8007066:	687b      	ldr	r3, [r7, #4]
 8007068:	62da      	str	r2, [r3, #44]	; 0x2c
      spip->txdmamode = (spip->txdmamode & ~STM32_BDMA_CR_SIZE_MASK) |
 800706a:	687b      	ldr	r3, [r7, #4]
 800706c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
                        STM32_BDMA_CR_PSIZE_BYTE | STM32_BDMA_CR_MSIZE_BYTE;
 800706e:	f423 6270 	bic.w	r2, r3, #3840	; 0xf00
      spip->txdmamode = (spip->txdmamode & ~STM32_BDMA_CR_SIZE_MASK) |
 8007072:	687b      	ldr	r3, [r7, #4]
 8007074:	631a      	str	r2, [r3, #48]	; 0x30
 8007076:	e023      	b.n	80070c0 <spi_lld_start+0x264>
    }
    else if (dsize <= 16U) {
 8007078:	68bb      	ldr	r3, [r7, #8]
 800707a:	2b10      	cmp	r3, #16
 800707c:	d810      	bhi.n	80070a0 <spi_lld_start+0x244>
      /* Frame width is between 9 and 16 bits.*/
      spip->rxdmamode = (spip->rxdmamode & ~STM32_BDMA_CR_SIZE_MASK) |
 800707e:	687b      	ldr	r3, [r7, #4]
 8007080:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007082:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
                        STM32_BDMA_CR_PSIZE_HWORD | STM32_BDMA_CR_MSIZE_HWORD;
 8007086:	f443 62a0 	orr.w	r2, r3, #1280	; 0x500
      spip->rxdmamode = (spip->rxdmamode & ~STM32_BDMA_CR_SIZE_MASK) |
 800708a:	687b      	ldr	r3, [r7, #4]
 800708c:	62da      	str	r2, [r3, #44]	; 0x2c
      spip->txdmamode = (spip->txdmamode & ~STM32_BDMA_CR_SIZE_MASK) |
 800708e:	687b      	ldr	r3, [r7, #4]
 8007090:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007092:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
                        STM32_BDMA_CR_PSIZE_HWORD | STM32_BDMA_CR_MSIZE_HWORD;
 8007096:	f443 62a0 	orr.w	r2, r3, #1280	; 0x500
      spip->txdmamode = (spip->txdmamode & ~STM32_BDMA_CR_SIZE_MASK) |
 800709a:	687b      	ldr	r3, [r7, #4]
 800709c:	631a      	str	r2, [r3, #48]	; 0x30
 800709e:	e00f      	b.n	80070c0 <spi_lld_start+0x264>
    }
    else {
      /* Frame width is between 16 and 32 bits.*/
      spip->rxdmamode = (spip->rxdmamode & ~STM32_BDMA_CR_SIZE_MASK) |
 80070a0:	687b      	ldr	r3, [r7, #4]
 80070a2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80070a4:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
                        STM32_BDMA_CR_PSIZE_WORD | STM32_BDMA_CR_MSIZE_WORD;
 80070a8:	f443 6220 	orr.w	r2, r3, #2560	; 0xa00
      spip->rxdmamode = (spip->rxdmamode & ~STM32_BDMA_CR_SIZE_MASK) |
 80070ac:	687b      	ldr	r3, [r7, #4]
 80070ae:	62da      	str	r2, [r3, #44]	; 0x2c
      spip->txdmamode = (spip->txdmamode & ~STM32_BDMA_CR_SIZE_MASK) |
 80070b0:	687b      	ldr	r3, [r7, #4]
 80070b2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80070b4:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
                        STM32_BDMA_CR_PSIZE_WORD | STM32_BDMA_CR_MSIZE_WORD;
 80070b8:	f443 6220 	orr.w	r2, r3, #2560	; 0xa00
      spip->txdmamode = (spip->txdmamode & ~STM32_BDMA_CR_SIZE_MASK) |
 80070bc:	687b      	ldr	r3, [r7, #4]
 80070be:	631a      	str	r2, [r3, #48]	; 0x30
    }
    if (spip->config->circular) {
 80070c0:	687b      	ldr	r3, [r7, #4]
 80070c2:	685b      	ldr	r3, [r3, #4]
 80070c4:	781b      	ldrb	r3, [r3, #0]
 80070c6:	2b00      	cmp	r3, #0
 80070c8:	d00c      	beq.n	80070e4 <spi_lld_start+0x288>
      spip->rxdmamode |= (STM32_BDMA_CR_CIRC | STM32_BDMA_CR_HTIE);
 80070ca:	687b      	ldr	r3, [r7, #4]
 80070cc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80070ce:	f043 0224 	orr.w	r2, r3, #36	; 0x24
 80070d2:	687b      	ldr	r3, [r7, #4]
 80070d4:	62da      	str	r2, [r3, #44]	; 0x2c
      spip->txdmamode |= (STM32_BDMA_CR_CIRC | STM32_BDMA_CR_HTIE);
 80070d6:	687b      	ldr	r3, [r7, #4]
 80070d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80070da:	f043 0224 	orr.w	r2, r3, #36	; 0x24
 80070de:	687b      	ldr	r3, [r7, #4]
 80070e0:	631a      	str	r2, [r3, #48]	; 0x30
 80070e2:	e069      	b.n	80071b8 <spi_lld_start+0x35c>
    }
    else {
      spip->rxdmamode &= ~(STM32_BDMA_CR_CIRC | STM32_BDMA_CR_HTIE);
 80070e4:	687b      	ldr	r3, [r7, #4]
 80070e6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80070e8:	f023 0224 	bic.w	r2, r3, #36	; 0x24
 80070ec:	687b      	ldr	r3, [r7, #4]
 80070ee:	62da      	str	r2, [r3, #44]	; 0x2c
      spip->txdmamode &= ~(STM32_BDMA_CR_CIRC | STM32_BDMA_CR_HTIE);
 80070f0:	687b      	ldr	r3, [r7, #4]
 80070f2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80070f4:	f023 0224 	bic.w	r2, r3, #36	; 0x24
 80070f8:	687b      	ldr	r3, [r7, #4]
 80070fa:	631a      	str	r2, [r3, #48]	; 0x30
 80070fc:	e05c      	b.n	80071b8 <spi_lld_start+0x35c>
 80070fe:	bf00      	nop
 8007100:	240008e0 	.word	0x240008e0
 8007104:	2400091c 	.word	0x2400091c
 8007108:	24000958 	.word	0x24000958
 800710c:	24000994 	.word	0x24000994
 8007110:	240009d0 	.word	0x240009d0
#if defined(STM32_SPI_DMA_REQUIRED) && defined(STM32_SPI_BDMA_REQUIRED)
  else
#endif
#if defined(STM32_SPI_DMA_REQUIRED)
  {
    if (dsize <= 8U) {
 8007114:	68bb      	ldr	r3, [r7, #8]
 8007116:	2b08      	cmp	r3, #8
 8007118:	d80c      	bhi.n	8007134 <spi_lld_start+0x2d8>
      /* Frame width is between 4 and 8 bits.*/
      spip->rxdmamode = (spip->rxdmamode & ~STM32_DMA_CR_SIZE_MASK) |
 800711a:	687b      	ldr	r3, [r7, #4]
 800711c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
                        STM32_DMA_CR_PSIZE_BYTE | STM32_DMA_CR_MSIZE_BYTE;
 800711e:	f423 42f0 	bic.w	r2, r3, #30720	; 0x7800
      spip->rxdmamode = (spip->rxdmamode & ~STM32_DMA_CR_SIZE_MASK) |
 8007122:	687b      	ldr	r3, [r7, #4]
 8007124:	62da      	str	r2, [r3, #44]	; 0x2c
      spip->txdmamode = (spip->txdmamode & ~STM32_DMA_CR_SIZE_MASK) |
 8007126:	687b      	ldr	r3, [r7, #4]
 8007128:	6b1b      	ldr	r3, [r3, #48]	; 0x30
                        STM32_DMA_CR_PSIZE_BYTE | STM32_DMA_CR_MSIZE_BYTE;
 800712a:	f423 42f0 	bic.w	r2, r3, #30720	; 0x7800
      spip->txdmamode = (spip->txdmamode & ~STM32_DMA_CR_SIZE_MASK) |
 800712e:	687b      	ldr	r3, [r7, #4]
 8007130:	631a      	str	r2, [r3, #48]	; 0x30
 8007132:	e023      	b.n	800717c <spi_lld_start+0x320>
    }
    else if (dsize <= 16U) {
 8007134:	68bb      	ldr	r3, [r7, #8]
 8007136:	2b10      	cmp	r3, #16
 8007138:	d810      	bhi.n	800715c <spi_lld_start+0x300>
      /* Frame width is between 9 and 16 bits.*/
      spip->rxdmamode = (spip->rxdmamode & ~STM32_DMA_CR_SIZE_MASK) |
 800713a:	687b      	ldr	r3, [r7, #4]
 800713c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800713e:	f423 43f0 	bic.w	r3, r3, #30720	; 0x7800
                        STM32_DMA_CR_PSIZE_HWORD | STM32_DMA_CR_MSIZE_HWORD;
 8007142:	f443 5220 	orr.w	r2, r3, #10240	; 0x2800
      spip->rxdmamode = (spip->rxdmamode & ~STM32_DMA_CR_SIZE_MASK) |
 8007146:	687b      	ldr	r3, [r7, #4]
 8007148:	62da      	str	r2, [r3, #44]	; 0x2c
      spip->txdmamode = (spip->txdmamode & ~STM32_DMA_CR_SIZE_MASK) |
 800714a:	687b      	ldr	r3, [r7, #4]
 800714c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800714e:	f423 43f0 	bic.w	r3, r3, #30720	; 0x7800
                        STM32_DMA_CR_PSIZE_HWORD | STM32_DMA_CR_MSIZE_HWORD;
 8007152:	f443 5220 	orr.w	r2, r3, #10240	; 0x2800
      spip->txdmamode = (spip->txdmamode & ~STM32_DMA_CR_SIZE_MASK) |
 8007156:	687b      	ldr	r3, [r7, #4]
 8007158:	631a      	str	r2, [r3, #48]	; 0x30
 800715a:	e00f      	b.n	800717c <spi_lld_start+0x320>
    }
    else {
      /* Frame width is between 16 and 32 bits.*/
      spip->rxdmamode = (spip->rxdmamode & ~STM32_DMA_CR_SIZE_MASK) |
 800715c:	687b      	ldr	r3, [r7, #4]
 800715e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007160:	f423 43f0 	bic.w	r3, r3, #30720	; 0x7800
                        STM32_DMA_CR_PSIZE_WORD | STM32_DMA_CR_MSIZE_WORD;
 8007164:	f443 42a0 	orr.w	r2, r3, #20480	; 0x5000
      spip->rxdmamode = (spip->rxdmamode & ~STM32_DMA_CR_SIZE_MASK) |
 8007168:	687b      	ldr	r3, [r7, #4]
 800716a:	62da      	str	r2, [r3, #44]	; 0x2c
      spip->txdmamode = (spip->txdmamode & ~STM32_DMA_CR_SIZE_MASK) |
 800716c:	687b      	ldr	r3, [r7, #4]
 800716e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007170:	f423 43f0 	bic.w	r3, r3, #30720	; 0x7800
                        STM32_DMA_CR_PSIZE_WORD | STM32_DMA_CR_MSIZE_WORD;
 8007174:	f443 42a0 	orr.w	r2, r3, #20480	; 0x5000
      spip->txdmamode = (spip->txdmamode & ~STM32_DMA_CR_SIZE_MASK) |
 8007178:	687b      	ldr	r3, [r7, #4]
 800717a:	631a      	str	r2, [r3, #48]	; 0x30
    }
    if (spip->config->circular) {
 800717c:	687b      	ldr	r3, [r7, #4]
 800717e:	685b      	ldr	r3, [r3, #4]
 8007180:	781b      	ldrb	r3, [r3, #0]
 8007182:	2b00      	cmp	r3, #0
 8007184:	d00c      	beq.n	80071a0 <spi_lld_start+0x344>
      spip->rxdmamode |= (STM32_DMA_CR_CIRC | STM32_DMA_CR_HTIE);
 8007186:	687b      	ldr	r3, [r7, #4]
 8007188:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800718a:	f443 7284 	orr.w	r2, r3, #264	; 0x108
 800718e:	687b      	ldr	r3, [r7, #4]
 8007190:	62da      	str	r2, [r3, #44]	; 0x2c
      spip->txdmamode |= (STM32_DMA_CR_CIRC | STM32_DMA_CR_HTIE);
 8007192:	687b      	ldr	r3, [r7, #4]
 8007194:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007196:	f443 7284 	orr.w	r2, r3, #264	; 0x108
 800719a:	687b      	ldr	r3, [r7, #4]
 800719c:	631a      	str	r2, [r3, #48]	; 0x30
 800719e:	e00b      	b.n	80071b8 <spi_lld_start+0x35c>
    }
    else {
      spip->rxdmamode &= ~(STM32_DMA_CR_CIRC | STM32_DMA_CR_HTIE);
 80071a0:	687b      	ldr	r3, [r7, #4]
 80071a2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80071a4:	f423 7284 	bic.w	r2, r3, #264	; 0x108
 80071a8:	687b      	ldr	r3, [r7, #4]
 80071aa:	62da      	str	r2, [r3, #44]	; 0x2c
      spip->txdmamode &= ~(STM32_DMA_CR_CIRC | STM32_DMA_CR_HTIE);
 80071ac:	687b      	ldr	r3, [r7, #4]
 80071ae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80071b0:	f423 7284 	bic.w	r2, r3, #264	; 0x108
 80071b4:	687b      	ldr	r3, [r7, #4]
 80071b6:	631a      	str	r2, [r3, #48]	; 0x30
    }
  }
#endif

  /* SPI setup and enable.*/
  spi_lld_configure(spip);
 80071b8:	6878      	ldr	r0, [r7, #4]
 80071ba:	f7ff f9a1 	bl	8006500 <spi_lld_configure>

  return HAL_RET_SUCCESS;
 80071be:	2300      	movs	r3, #0
}
 80071c0:	4618      	mov	r0, r3
 80071c2:	3710      	adds	r7, #16
 80071c4:	46bd      	mov	sp, r7
 80071c6:	bd80      	pop	{r7, pc}

080071c8 <spi_lld_polled_exchange>:
 * @param[in] frame     the data frame to send over the SPI bus
 * @return              The received data frame from the SPI bus.
 *
 * @notapi
 */
uint32_t spi_lld_polled_exchange(SPIDriver *spip, uint32_t frame) {
 80071c8:	b580      	push	{r7, lr}
 80071ca:	b088      	sub	sp, #32
 80071cc:	af00      	add	r7, sp, #0
 80071ce:	6078      	str	r0, [r7, #4]
 80071d0:	6039      	str	r1, [r7, #0]
  uint32_t dsize = (spip->spi->CFG1 & SPI_CFG1_DSIZE_Msk) + 1U;
 80071d2:	687b      	ldr	r3, [r7, #4]
 80071d4:	69db      	ldr	r3, [r3, #28]
 80071d6:	689b      	ldr	r3, [r3, #8]
 80071d8:	f003 031f 	and.w	r3, r3, #31
 80071dc:	3301      	adds	r3, #1
 80071de:	61bb      	str	r3, [r7, #24]
  uint32_t rxframe;

  spi_lld_resume(spip);
 80071e0:	6878      	ldr	r0, [r7, #4]
 80071e2:	f7ff f9d3 	bl	800658c <spi_lld_resume>

  /* wait for room in TX FIFO.*/
  while ((spip->spi->SR & SPI_SR_TXP) == 0U)
 80071e6:	bf00      	nop
 80071e8:	687b      	ldr	r3, [r7, #4]
 80071ea:	69db      	ldr	r3, [r3, #28]
 80071ec:	695b      	ldr	r3, [r3, #20]
 80071ee:	f003 0302 	and.w	r3, r3, #2
 80071f2:	2b00      	cmp	r3, #0
 80071f4:	d0f8      	beq.n	80071e8 <spi_lld_polled_exchange+0x20>
    ;

  /* Data register must be accessed with the appropriate data size.
     Byte size access (uint8_t *) for transactions that are <= 8-bit etc.*/
  if (dsize <= 8U) {
 80071f6:	69bb      	ldr	r3, [r7, #24]
 80071f8:	2b08      	cmp	r3, #8
 80071fa:	d818      	bhi.n	800722e <spi_lld_polled_exchange+0x66>
    /* Frame width is between 4 and 8 bits.*/
    volatile uint8_t *txdrp8 = (volatile uint8_t *)&spip->spi->TXDR;
 80071fc:	687b      	ldr	r3, [r7, #4]
 80071fe:	69db      	ldr	r3, [r3, #28]
 8007200:	3320      	adds	r3, #32
 8007202:	60fb      	str	r3, [r7, #12]
    volatile uint8_t *rxdrp8 = (volatile uint8_t *)&spip->spi->RXDR;
 8007204:	687b      	ldr	r3, [r7, #4]
 8007206:	69db      	ldr	r3, [r3, #28]
 8007208:	3330      	adds	r3, #48	; 0x30
 800720a:	60bb      	str	r3, [r7, #8]
    *txdrp8 = (uint8_t)frame;
 800720c:	683b      	ldr	r3, [r7, #0]
 800720e:	b2da      	uxtb	r2, r3
 8007210:	68fb      	ldr	r3, [r7, #12]
 8007212:	701a      	strb	r2, [r3, #0]
    while ((spip->spi->SR & SPI_SR_RXP) == 0U)
 8007214:	bf00      	nop
 8007216:	687b      	ldr	r3, [r7, #4]
 8007218:	69db      	ldr	r3, [r3, #28]
 800721a:	695b      	ldr	r3, [r3, #20]
 800721c:	f003 0301 	and.w	r3, r3, #1
 8007220:	2b00      	cmp	r3, #0
 8007222:	d0f8      	beq.n	8007216 <spi_lld_polled_exchange+0x4e>
      ;
    rxframe = (uint32_t)*rxdrp8;
 8007224:	68bb      	ldr	r3, [r7, #8]
 8007226:	781b      	ldrb	r3, [r3, #0]
 8007228:	b2db      	uxtb	r3, r3
 800722a:	61fb      	str	r3, [r7, #28]
 800722c:	e02b      	b.n	8007286 <spi_lld_polled_exchange+0xbe>
  }
  else if (dsize <= 16U) {
 800722e:	69bb      	ldr	r3, [r7, #24]
 8007230:	2b10      	cmp	r3, #16
 8007232:	d818      	bhi.n	8007266 <spi_lld_polled_exchange+0x9e>
    /* Frame width is between 9 and 16 bits.*/
    volatile uint16_t *txdrp16 = (volatile uint16_t *)&spip->spi->TXDR;
 8007234:	687b      	ldr	r3, [r7, #4]
 8007236:	69db      	ldr	r3, [r3, #28]
 8007238:	3320      	adds	r3, #32
 800723a:	617b      	str	r3, [r7, #20]
    volatile uint16_t *rxdrp16 = (volatile uint16_t *)&spip->spi->RXDR;
 800723c:	687b      	ldr	r3, [r7, #4]
 800723e:	69db      	ldr	r3, [r3, #28]
 8007240:	3330      	adds	r3, #48	; 0x30
 8007242:	613b      	str	r3, [r7, #16]
    *txdrp16 = (uint16_t)frame;
 8007244:	683b      	ldr	r3, [r7, #0]
 8007246:	b29a      	uxth	r2, r3
 8007248:	697b      	ldr	r3, [r7, #20]
 800724a:	801a      	strh	r2, [r3, #0]
    while ((spip->spi->SR & SPI_SR_RXP) == 0U)
 800724c:	bf00      	nop
 800724e:	687b      	ldr	r3, [r7, #4]
 8007250:	69db      	ldr	r3, [r3, #28]
 8007252:	695b      	ldr	r3, [r3, #20]
 8007254:	f003 0301 	and.w	r3, r3, #1
 8007258:	2b00      	cmp	r3, #0
 800725a:	d0f8      	beq.n	800724e <spi_lld_polled_exchange+0x86>
      ;
    rxframe = (uint32_t)*rxdrp16;
 800725c:	693b      	ldr	r3, [r7, #16]
 800725e:	881b      	ldrh	r3, [r3, #0]
 8007260:	b29b      	uxth	r3, r3
 8007262:	61fb      	str	r3, [r7, #28]
 8007264:	e00f      	b.n	8007286 <spi_lld_polled_exchange+0xbe>
  }
  else {
    /* Frame width is between 16 and 32 bits.*/
    spip->spi->TXDR = frame;
 8007266:	687b      	ldr	r3, [r7, #4]
 8007268:	69db      	ldr	r3, [r3, #28]
 800726a:	683a      	ldr	r2, [r7, #0]
 800726c:	621a      	str	r2, [r3, #32]
    while ((spip->spi->SR & SPI_SR_RXP) == 0U)
 800726e:	bf00      	nop
 8007270:	687b      	ldr	r3, [r7, #4]
 8007272:	69db      	ldr	r3, [r3, #28]
 8007274:	695b      	ldr	r3, [r3, #20]
 8007276:	f003 0301 	and.w	r3, r3, #1
 800727a:	2b00      	cmp	r3, #0
 800727c:	d0f8      	beq.n	8007270 <spi_lld_polled_exchange+0xa8>
      ;
    rxframe = spip->spi->RXDR;
 800727e:	687b      	ldr	r3, [r7, #4]
 8007280:	69db      	ldr	r3, [r3, #28]
 8007282:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007284:	61fb      	str	r3, [r7, #28]
  }

  spi_lld_suspend(spip);
 8007286:	6878      	ldr	r0, [r7, #4]
 8007288:	f7ff f999 	bl	80065be <spi_lld_suspend>
//  spip->spi->CR1 &= ~SPI_CR1_SPE;

  return rxframe;
 800728c:	69fb      	ldr	r3, [r7, #28]
}
 800728e:	4618      	mov	r0, r3
 8007290:	3720      	adds	r7, #32
 8007292:	46bd      	mov	sp, r7
 8007294:	bd80      	pop	{r7, pc}

08007296 <chSysLockFromISR>:
static inline void chSysLockFromISR(void) {
 8007296:	b480      	push	{r7}
 8007298:	b083      	sub	sp, #12
 800729a:	af00      	add	r7, sp, #0
 800729c:	2330      	movs	r3, #48	; 0x30
 800729e:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 80072a0:	687b      	ldr	r3, [r7, #4]
 80072a2:	f383 8811 	msr	BASEPRI, r3
}
 80072a6:	bf00      	nop
}
 80072a8:	bf00      	nop
}
 80072aa:	bf00      	nop
}
 80072ac:	bf00      	nop
 80072ae:	370c      	adds	r7, #12
 80072b0:	46bd      	mov	sp, r7
 80072b2:	bc80      	pop	{r7}
 80072b4:	4770      	bx	lr

080072b6 <chSysUnlockFromISR>:
static inline void chSysUnlockFromISR(void) {
 80072b6:	b480      	push	{r7}
 80072b8:	b083      	sub	sp, #12
 80072ba:	af00      	add	r7, sp, #0
 80072bc:	2300      	movs	r3, #0
 80072be:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 80072c0:	687b      	ldr	r3, [r7, #4]
 80072c2:	f383 8811 	msr	BASEPRI, r3
}
 80072c6:	bf00      	nop
}
 80072c8:	bf00      	nop
}
 80072ca:	bf00      	nop
}
 80072cc:	bf00      	nop
 80072ce:	370c      	adds	r7, #12
 80072d0:	46bd      	mov	sp, r7
 80072d2:	bc80      	pop	{r7}
 80072d4:	4770      	bx	lr

080072d6 <osalSysLockFromISR>:
static inline void osalSysLockFromISR(void) {
 80072d6:	b580      	push	{r7, lr}
 80072d8:	af00      	add	r7, sp, #0
  chSysLockFromISR();
 80072da:	f7ff ffdc 	bl	8007296 <chSysLockFromISR>
}
 80072de:	bf00      	nop
 80072e0:	bd80      	pop	{r7, pc}

080072e2 <osalSysUnlockFromISR>:
static inline void osalSysUnlockFromISR(void) {
 80072e2:	b580      	push	{r7, lr}
 80072e4:	af00      	add	r7, sp, #0
  chSysUnlockFromISR();
 80072e6:	f7ff ffe6 	bl	80072b6 <chSysUnlockFromISR>
}
 80072ea:	bf00      	nop
 80072ec:	bd80      	pop	{r7, pc}

080072ee <osalOsTimerHandlerI>:
static inline void osalOsTimerHandlerI(void) {
 80072ee:	b580      	push	{r7, lr}
 80072f0:	af00      	add	r7, sp, #0
  chSysTimerHandlerI();
 80072f2:	f000 fb7b 	bl	80079ec <chSysTimerHandlerI>
}
 80072f6:	bf00      	nop
 80072f8:	bd80      	pop	{r7, pc}
	...

080072fc <rccEnableAPB1L>:
__STATIC_INLINE void rccEnableAPB1L(uint32_t mask, bool lp) {
 80072fc:	b480      	push	{r7}
 80072fe:	b083      	sub	sp, #12
 8007300:	af00      	add	r7, sp, #0
 8007302:	6078      	str	r0, [r7, #4]
 8007304:	460b      	mov	r3, r1
 8007306:	70fb      	strb	r3, [r7, #3]
  RCC_C1->APB1LENR |= mask;
 8007308:	4b12      	ldr	r3, [pc, #72]	; (8007354 <rccEnableAPB1L+0x58>)
 800730a:	f8d3 20e8 	ldr.w	r2, [r3, #232]	; 0xe8
 800730e:	4911      	ldr	r1, [pc, #68]	; (8007354 <rccEnableAPB1L+0x58>)
 8007310:	687b      	ldr	r3, [r7, #4]
 8007312:	4313      	orrs	r3, r2
 8007314:	f8c1 30e8 	str.w	r3, [r1, #232]	; 0xe8
  if (lp) {
 8007318:	78fb      	ldrb	r3, [r7, #3]
 800731a:	2b00      	cmp	r3, #0
 800731c:	d008      	beq.n	8007330 <rccEnableAPB1L+0x34>
    RCC_C1->APB1LLPENR |= mask;
 800731e:	4b0d      	ldr	r3, [pc, #52]	; (8007354 <rccEnableAPB1L+0x58>)
 8007320:	f8d3 2110 	ldr.w	r2, [r3, #272]	; 0x110
 8007324:	490b      	ldr	r1, [pc, #44]	; (8007354 <rccEnableAPB1L+0x58>)
 8007326:	687b      	ldr	r3, [r7, #4]
 8007328:	4313      	orrs	r3, r2
 800732a:	f8c1 3110 	str.w	r3, [r1, #272]	; 0x110
 800732e:	e008      	b.n	8007342 <rccEnableAPB1L+0x46>
    RCC_C1->APB1LLPENR &= ~mask;
 8007330:	4b08      	ldr	r3, [pc, #32]	; (8007354 <rccEnableAPB1L+0x58>)
 8007332:	f8d3 2110 	ldr.w	r2, [r3, #272]	; 0x110
 8007336:	687b      	ldr	r3, [r7, #4]
 8007338:	43db      	mvns	r3, r3
 800733a:	4906      	ldr	r1, [pc, #24]	; (8007354 <rccEnableAPB1L+0x58>)
 800733c:	4013      	ands	r3, r2
 800733e:	f8c1 3110 	str.w	r3, [r1, #272]	; 0x110
  (void)RCC_C1->APB1LLPENR;
 8007342:	4b04      	ldr	r3, [pc, #16]	; (8007354 <rccEnableAPB1L+0x58>)
 8007344:	f8d3 3110 	ldr.w	r3, [r3, #272]	; 0x110
}
 8007348:	bf00      	nop
 800734a:	370c      	adds	r7, #12
 800734c:	46bd      	mov	sp, r7
 800734e:	bc80      	pop	{r7}
 8007350:	4770      	bx	lr
 8007352:	bf00      	nop
 8007354:	58024400 	.word	0x58024400

08007358 <st_lld_init>:
/**
 * @brief   Low level ST driver initialization.
 *
 * @notapi
 */
void st_lld_init(void) {
 8007358:	b580      	push	{r7, lr}
 800735a:	af00      	add	r7, sp, #0
                "clock rounding error");
  osalDbgAssert(((ST_CLOCK_SRC / OSAL_ST_FREQUENCY) - 1U) < 0x10000,
                "clock prescaler overflow");

  /* Enabling timer clock.*/
  ST_ENABLE_CLOCK();
 800735c:	2101      	movs	r1, #1
 800735e:	2001      	movs	r0, #1
 8007360:	f7ff ffcc 	bl	80072fc <rccEnableAPB1L>

  /* Enabling the stop mode during debug for this timer.*/
  ST_ENABLE_STOP();
 8007364:	4b14      	ldr	r3, [pc, #80]	; (80073b8 <st_lld_init+0x60>)
 8007366:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007368:	4a13      	ldr	r2, [pc, #76]	; (80073b8 <st_lld_init+0x60>)
 800736a:	f043 0301 	orr.w	r3, r3, #1
 800736e:	63d3      	str	r3, [r2, #60]	; 0x3c

  /* Initializing the counter in free running mode.*/
  STM32_ST_TIM->PSC    = (ST_CLOCK_SRC / OSAL_ST_FREQUENCY) - 1;
 8007370:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8007374:	f644 621f 	movw	r2, #19999	; 0x4e1f
 8007378:	629a      	str	r2, [r3, #40]	; 0x28
  STM32_ST_TIM->ARR    = ST_ARR_INIT;
 800737a:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800737e:	f04f 32ff 	mov.w	r2, #4294967295
 8007382:	62da      	str	r2, [r3, #44]	; 0x2c
  STM32_ST_TIM->CCMR1  = 0;
 8007384:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8007388:	2200      	movs	r2, #0
 800738a:	619a      	str	r2, [r3, #24]
  STM32_ST_TIM->CCR[0] = 0;
 800738c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8007390:	2200      	movs	r2, #0
 8007392:	635a      	str	r2, [r3, #52]	; 0x34
  STM32_ST_TIM->CCR[2] = 0;
#endif
#if ST_LLD_NUM_ALARMS > 3
  STM32_ST_TIM->CCR[3] = 0;
#endif
  STM32_ST_TIM->DIER   = 0;
 8007394:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8007398:	2200      	movs	r2, #0
 800739a:	60da      	str	r2, [r3, #12]
  STM32_ST_TIM->CR2    = 0;
 800739c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80073a0:	2200      	movs	r2, #0
 80073a2:	605a      	str	r2, [r3, #4]
  STM32_ST_TIM->EGR    = TIM_EGR_UG;
 80073a4:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80073a8:	2201      	movs	r2, #1
 80073aa:	615a      	str	r2, [r3, #20]
  STM32_ST_TIM->CR1    = TIM_CR1_CEN;
 80073ac:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80073b0:	2201      	movs	r2, #1
 80073b2:	601a      	str	r2, [r3, #0]
                  SysTick_CTRL_TICKINT_Msk;

  /* IRQ enabled.*/
  nvicSetSystemHandlerPriority(HANDLER_SYSTICK, STM32_ST_IRQ_PRIORITY);
#endif /* OSAL_ST_MODE == OSAL_ST_MODE_PERIODIC */
}
 80073b4:	bf00      	nop
 80073b6:	bd80      	pop	{r7, pc}
 80073b8:	5c001000 	.word	0x5c001000

080073bc <st_lld_serve_interrupt>:

/**
 * @brief   IRQ handling code.
 */
void st_lld_serve_interrupt(void) {
 80073bc:	b580      	push	{r7, lr}
 80073be:	b082      	sub	sp, #8
 80073c0:	af00      	add	r7, sp, #0
#if OSAL_ST_MODE == OSAL_ST_MODE_FREERUNNING
  uint32_t sr;
  stm32_tim_t *timp = STM32_ST_TIM;
 80073c2:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80073c6:	607b      	str	r3, [r7, #4]

  sr  = timp->SR;
 80073c8:	687b      	ldr	r3, [r7, #4]
 80073ca:	691b      	ldr	r3, [r3, #16]
 80073cc:	603b      	str	r3, [r7, #0]
  sr &= timp->DIER & STM32_TIM_DIER_IRQ_MASK;
 80073ce:	687b      	ldr	r3, [r7, #4]
 80073d0:	68db      	ldr	r3, [r3, #12]
 80073d2:	b2db      	uxtb	r3, r3
 80073d4:	683a      	ldr	r2, [r7, #0]
 80073d6:	4013      	ands	r3, r2
 80073d8:	603b      	str	r3, [r7, #0]
  timp->SR = ~sr;
 80073da:	683b      	ldr	r3, [r7, #0]
 80073dc:	43da      	mvns	r2, r3
 80073de:	687b      	ldr	r3, [r7, #4]
 80073e0:	611a      	str	r2, [r3, #16]

  if ((sr & TIM_SR_CC1IF) != 0U)
 80073e2:	683b      	ldr	r3, [r7, #0]
 80073e4:	f003 0302 	and.w	r3, r3, #2
 80073e8:	2b00      	cmp	r3, #0
 80073ea:	d005      	beq.n	80073f8 <st_lld_serve_interrupt+0x3c>
#endif
  {
    osalSysLockFromISR();
 80073ec:	f7ff ff73 	bl	80072d6 <osalSysLockFromISR>
    osalOsTimerHandlerI();
 80073f0:	f7ff ff7d 	bl	80072ee <osalOsTimerHandlerI>
    osalSysUnlockFromISR();
 80073f4:	f7ff ff75 	bl	80072e2 <osalSysUnlockFromISR>
      st_callbacks[3](3U);
    }
  }
#endif
#endif
}
 80073f8:	bf00      	nop
 80073fa:	3708      	adds	r7, #8
 80073fc:	46bd      	mov	sp, r7
 80073fe:	bd80      	pop	{r7, pc}

08007400 <chSysLockFromISR>:
static inline void chSysLockFromISR(void) {
 8007400:	b480      	push	{r7}
 8007402:	b083      	sub	sp, #12
 8007404:	af00      	add	r7, sp, #0
 8007406:	2330      	movs	r3, #48	; 0x30
 8007408:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 800740a:	687b      	ldr	r3, [r7, #4]
 800740c:	f383 8811 	msr	BASEPRI, r3
}
 8007410:	bf00      	nop
}
 8007412:	bf00      	nop
}
 8007414:	bf00      	nop
}
 8007416:	bf00      	nop
 8007418:	370c      	adds	r7, #12
 800741a:	46bd      	mov	sp, r7
 800741c:	bc80      	pop	{r7}
 800741e:	4770      	bx	lr

08007420 <chSysUnlockFromISR>:
static inline void chSysUnlockFromISR(void) {
 8007420:	b480      	push	{r7}
 8007422:	b083      	sub	sp, #12
 8007424:	af00      	add	r7, sp, #0
 8007426:	2300      	movs	r3, #0
 8007428:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 800742a:	687b      	ldr	r3, [r7, #4]
 800742c:	f383 8811 	msr	BASEPRI, r3
}
 8007430:	bf00      	nop
}
 8007432:	bf00      	nop
}
 8007434:	bf00      	nop
}
 8007436:	bf00      	nop
 8007438:	370c      	adds	r7, #12
 800743a:	46bd      	mov	sp, r7
 800743c:	bc80      	pop	{r7}
 800743e:	4770      	bx	lr

08007440 <osalSysLockFromISR>:
static inline void osalSysLockFromISR(void) {
 8007440:	b580      	push	{r7, lr}
 8007442:	af00      	add	r7, sp, #0
  chSysLockFromISR();
 8007444:	f7ff ffdc 	bl	8007400 <chSysLockFromISR>
}
 8007448:	bf00      	nop
 800744a:	bd80      	pop	{r7, pc}

0800744c <osalSysUnlockFromISR>:
static inline void osalSysUnlockFromISR(void) {
 800744c:	b580      	push	{r7, lr}
 800744e:	af00      	add	r7, sp, #0
  chSysUnlockFromISR();
 8007450:	f7ff ffe6 	bl	8007420 <chSysUnlockFromISR>
}
 8007454:	bf00      	nop
 8007456:	bd80      	pop	{r7, pc}

08007458 <osalEventBroadcastFlagsI>:
                                            eventflags_t flags) {
 8007458:	b580      	push	{r7, lr}
 800745a:	b082      	sub	sp, #8
 800745c:	af00      	add	r7, sp, #0
 800745e:	6078      	str	r0, [r7, #4]
 8007460:	6039      	str	r1, [r7, #0]
  chEvtBroadcastFlagsI(esp, flags);
 8007462:	6839      	ldr	r1, [r7, #0]
 8007464:	6878      	ldr	r0, [r7, #4]
 8007466:	f001 fd3a 	bl	8008ede <chEvtBroadcastFlagsI>
}
 800746a:	bf00      	nop
 800746c:	3708      	adds	r7, #8
 800746e:	46bd      	mov	sp, r7
 8007470:	bd80      	pop	{r7, pc}

08007472 <set_error>:
 * @brief   Error handling routine.
 *
 * @param[in] sdp       pointer to a @p SerialDriver object
 * @param[in] isr       USART ISR register value
 */
static void set_error(SerialDriver *sdp, uint32_t isr) {
 8007472:	b580      	push	{r7, lr}
 8007474:	b084      	sub	sp, #16
 8007476:	af00      	add	r7, sp, #0
 8007478:	6078      	str	r0, [r7, #4]
 800747a:	6039      	str	r1, [r7, #0]
  eventflags_t sts = 0;
 800747c:	2300      	movs	r3, #0
 800747e:	60fb      	str	r3, [r7, #12]

  if (isr & USART_ISR_ORE)
 8007480:	683b      	ldr	r3, [r7, #0]
 8007482:	f003 0308 	and.w	r3, r3, #8
 8007486:	2b00      	cmp	r3, #0
 8007488:	d003      	beq.n	8007492 <set_error+0x20>
    sts |= SD_OVERRUN_ERROR;
 800748a:	68fb      	ldr	r3, [r7, #12]
 800748c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007490:	60fb      	str	r3, [r7, #12]
  if (isr & USART_ISR_PE)
 8007492:	683b      	ldr	r3, [r7, #0]
 8007494:	f003 0301 	and.w	r3, r3, #1
 8007498:	2b00      	cmp	r3, #0
 800749a:	d003      	beq.n	80074a4 <set_error+0x32>
    sts |= SD_PARITY_ERROR;
 800749c:	68fb      	ldr	r3, [r7, #12]
 800749e:	f043 0320 	orr.w	r3, r3, #32
 80074a2:	60fb      	str	r3, [r7, #12]
  if (isr & USART_ISR_FE)
 80074a4:	683b      	ldr	r3, [r7, #0]
 80074a6:	f003 0302 	and.w	r3, r3, #2
 80074aa:	2b00      	cmp	r3, #0
 80074ac:	d003      	beq.n	80074b6 <set_error+0x44>
    sts |= SD_FRAMING_ERROR;
 80074ae:	68fb      	ldr	r3, [r7, #12]
 80074b0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80074b4:	60fb      	str	r3, [r7, #12]
  if (isr & USART_ISR_NE)
 80074b6:	683b      	ldr	r3, [r7, #0]
 80074b8:	f003 0304 	and.w	r3, r3, #4
 80074bc:	2b00      	cmp	r3, #0
 80074be:	d003      	beq.n	80074c8 <set_error+0x56>
    sts |= SD_NOISE_ERROR;
 80074c0:	68fb      	ldr	r3, [r7, #12]
 80074c2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80074c6:	60fb      	str	r3, [r7, #12]
  osalSysLockFromISR();
 80074c8:	f7ff ffba 	bl	8007440 <osalSysLockFromISR>
  chnAddFlagsI(sdp, sts);
 80074cc:	687b      	ldr	r3, [r7, #4]
 80074ce:	3304      	adds	r3, #4
 80074d0:	68f9      	ldr	r1, [r7, #12]
 80074d2:	4618      	mov	r0, r3
 80074d4:	f7ff ffc0 	bl	8007458 <osalEventBroadcastFlagsI>
  osalSysUnlockFromISR();
 80074d8:	f7ff ffb8 	bl	800744c <osalSysUnlockFromISR>
}
 80074dc:	bf00      	nop
 80074de:	3710      	adds	r7, #16
 80074e0:	46bd      	mov	sp, r7
 80074e2:	bd80      	pop	{r7, pc}

080074e4 <notify1>:

#if STM32_SERIAL_USE_USART1 || defined(__DOXYGEN__)
static void notify1(io_queue_t *qp) {
 80074e4:	b480      	push	{r7}
 80074e6:	b083      	sub	sp, #12
 80074e8:	af00      	add	r7, sp, #0
 80074ea:	6078      	str	r0, [r7, #4]

  (void)qp;
  USART1->CR1 |= USART_CR1_TXEIE | USART_CR1_TCIE;
 80074ec:	4b05      	ldr	r3, [pc, #20]	; (8007504 <notify1+0x20>)
 80074ee:	681b      	ldr	r3, [r3, #0]
 80074f0:	4a04      	ldr	r2, [pc, #16]	; (8007504 <notify1+0x20>)
 80074f2:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 80074f6:	6013      	str	r3, [r2, #0]
}
 80074f8:	bf00      	nop
 80074fa:	370c      	adds	r7, #12
 80074fc:	46bd      	mov	sp, r7
 80074fe:	bc80      	pop	{r7}
 8007500:	4770      	bx	lr
 8007502:	bf00      	nop
 8007504:	40011000 	.word	0x40011000

08007508 <notify5>:
  UART4->CR1 |= USART_CR1_TXEIE | USART_CR1_TCIE;
}
#endif

#if STM32_SERIAL_USE_UART5 || defined(__DOXYGEN__)
static void notify5(io_queue_t *qp) {
 8007508:	b480      	push	{r7}
 800750a:	b083      	sub	sp, #12
 800750c:	af00      	add	r7, sp, #0
 800750e:	6078      	str	r0, [r7, #4]

  (void)qp;
  UART5->CR1 |= USART_CR1_TXEIE | USART_CR1_TCIE;
 8007510:	4b05      	ldr	r3, [pc, #20]	; (8007528 <notify5+0x20>)
 8007512:	681b      	ldr	r3, [r3, #0]
 8007514:	4a04      	ldr	r2, [pc, #16]	; (8007528 <notify5+0x20>)
 8007516:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 800751a:	6013      	str	r3, [r2, #0]
}
 800751c:	bf00      	nop
 800751e:	370c      	adds	r7, #12
 8007520:	46bd      	mov	sp, r7
 8007522:	bc80      	pop	{r7}
 8007524:	4770      	bx	lr
 8007526:	bf00      	nop
 8007528:	40005000 	.word	0x40005000

0800752c <sd_lld_init>:
/**
 * @brief   Low level serial driver initialization.
 *
 * @notapi
 */
void sd_lld_init(void) {
 800752c:	b580      	push	{r7, lr}
 800752e:	b082      	sub	sp, #8
 8007530:	af02      	add	r7, sp, #8

#if STM32_SERIAL_USE_USART1
  sdObjectInit(&SD1);
 8007532:	481a      	ldr	r0, [pc, #104]	; (800759c <sd_lld_init+0x70>)
 8007534:	f7fa fb98 	bl	8001c68 <sdObjectInit>
  iqObjectInit(&SD1.iqueue, sd_in_buf1, sizeof sd_in_buf1, NULL, &SD1);
 8007538:	4b18      	ldr	r3, [pc, #96]	; (800759c <sd_lld_init+0x70>)
 800753a:	9300      	str	r3, [sp, #0]
 800753c:	2300      	movs	r3, #0
 800753e:	2210      	movs	r2, #16
 8007540:	4917      	ldr	r1, [pc, #92]	; (80075a0 <sd_lld_init+0x74>)
 8007542:	4818      	ldr	r0, [pc, #96]	; (80075a4 <sd_lld_init+0x78>)
 8007544:	f7fa f809 	bl	800155a <iqObjectInit>
  oqObjectInit(&SD1.oqueue, sd_out_buf1, sizeof sd_out_buf1, notify1, &SD1);
 8007548:	4b14      	ldr	r3, [pc, #80]	; (800759c <sd_lld_init+0x70>)
 800754a:	9300      	str	r3, [sp, #0]
 800754c:	4b16      	ldr	r3, [pc, #88]	; (80075a8 <sd_lld_init+0x7c>)
 800754e:	2210      	movs	r2, #16
 8007550:	4916      	ldr	r1, [pc, #88]	; (80075ac <sd_lld_init+0x80>)
 8007552:	4817      	ldr	r0, [pc, #92]	; (80075b0 <sd_lld_init+0x84>)
 8007554:	f7fa f8e3 	bl	800171e <oqObjectInit>
  SD1.usart = USART1;
 8007558:	4b10      	ldr	r3, [pc, #64]	; (800759c <sd_lld_init+0x70>)
 800755a:	4a16      	ldr	r2, [pc, #88]	; (80075b4 <sd_lld_init+0x88>)
 800755c:	655a      	str	r2, [r3, #84]	; 0x54
  SD1.clock = STM32_USART1CLK;
 800755e:	4b0f      	ldr	r3, [pc, #60]	; (800759c <sd_lld_init+0x70>)
 8007560:	4a15      	ldr	r2, [pc, #84]	; (80075b8 <sd_lld_init+0x8c>)
 8007562:	659a      	str	r2, [r3, #88]	; 0x58
  nvicEnableVector(STM32_UART4_NUMBER, STM32_SERIAL_UART4_PRIORITY);
#endif
#endif

#if STM32_SERIAL_USE_UART5
  sdObjectInit(&SD5);
 8007564:	4815      	ldr	r0, [pc, #84]	; (80075bc <sd_lld_init+0x90>)
 8007566:	f7fa fb7f 	bl	8001c68 <sdObjectInit>
  iqObjectInit(&SD5.iqueue, sd_in_buf5, sizeof sd_in_buf5, NULL, &SD5);
 800756a:	4b14      	ldr	r3, [pc, #80]	; (80075bc <sd_lld_init+0x90>)
 800756c:	9300      	str	r3, [sp, #0]
 800756e:	2300      	movs	r3, #0
 8007570:	2210      	movs	r2, #16
 8007572:	4913      	ldr	r1, [pc, #76]	; (80075c0 <sd_lld_init+0x94>)
 8007574:	4813      	ldr	r0, [pc, #76]	; (80075c4 <sd_lld_init+0x98>)
 8007576:	f7f9 fff0 	bl	800155a <iqObjectInit>
  oqObjectInit(&SD5.oqueue, sd_out_buf5, sizeof sd_out_buf5, notify5, &SD5);
 800757a:	4b10      	ldr	r3, [pc, #64]	; (80075bc <sd_lld_init+0x90>)
 800757c:	9300      	str	r3, [sp, #0]
 800757e:	4b12      	ldr	r3, [pc, #72]	; (80075c8 <sd_lld_init+0x9c>)
 8007580:	2210      	movs	r2, #16
 8007582:	4912      	ldr	r1, [pc, #72]	; (80075cc <sd_lld_init+0xa0>)
 8007584:	4812      	ldr	r0, [pc, #72]	; (80075d0 <sd_lld_init+0xa4>)
 8007586:	f7fa f8ca 	bl	800171e <oqObjectInit>
  SD5.usart = UART5;
 800758a:	4b0c      	ldr	r3, [pc, #48]	; (80075bc <sd_lld_init+0x90>)
 800758c:	4a11      	ldr	r2, [pc, #68]	; (80075d4 <sd_lld_init+0xa8>)
 800758e:	655a      	str	r2, [r3, #84]	; 0x54
  SD5.clock = STM32_UART5CLK;
 8007590:	4b0a      	ldr	r3, [pc, #40]	; (80075bc <sd_lld_init+0x90>)
 8007592:	4a09      	ldr	r2, [pc, #36]	; (80075b8 <sd_lld_init+0x8c>)
 8007594:	659a      	str	r2, [r3, #88]	; 0x58
  LPSD1.clock = STM32_LPUART1CLK;
#if !defined(STM32_LPUART1_SUPPRESS_ISR) && defined(STM32_LPUART1_NUMBER)
  nvicEnableVector(STM32_LPUART1_NUMBER, STM32_SERIAL_LPUART1_PRIORITY);
#endif
#endif
}
 8007596:	bf00      	nop
 8007598:	46bd      	mov	sp, r7
 800759a:	bd80      	pop	{r7, pc}
 800759c:	24000a0c 	.word	0x24000a0c
 80075a0:	24000acc 	.word	0x24000acc
 80075a4:	24000a18 	.word	0x24000a18
 80075a8:	080074e5 	.word	0x080074e5
 80075ac:	24000adc 	.word	0x24000adc
 80075b0:	24000a3c 	.word	0x24000a3c
 80075b4:	40011000 	.word	0x40011000
 80075b8:	05f5e100 	.word	0x05f5e100
 80075bc:	24000a6c 	.word	0x24000a6c
 80075c0:	24000aec 	.word	0x24000aec
 80075c4:	24000a78 	.word	0x24000a78
 80075c8:	08007509 	.word	0x08007509
 80075cc:	24000afc 	.word	0x24000afc
 80075d0:	24000a9c 	.word	0x24000a9c
 80075d4:	40005000 	.word	0x40005000

080075d8 <sd_lld_serve_interrupt>:
/**
 * @brief   Common IRQ handler.
 *
 * @param[in] sdp       communication channel associated to the USART
 */
void sd_lld_serve_interrupt(SerialDriver *sdp) {
 80075d8:	b580      	push	{r7, lr}
 80075da:	b086      	sub	sp, #24
 80075dc:	af00      	add	r7, sp, #0
 80075de:	6078      	str	r0, [r7, #4]
  USART_TypeDef *u = sdp->usart;
 80075e0:	687b      	ldr	r3, [r7, #4]
 80075e2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80075e4:	60fb      	str	r3, [r7, #12]
  uint32_t cr1;
  uint32_t isr;

  /* Reading and clearing status.*/
  isr = u->ISR;
 80075e6:	68fb      	ldr	r3, [r7, #12]
 80075e8:	69db      	ldr	r3, [r3, #28]
 80075ea:	613b      	str	r3, [r7, #16]
  u->ICR = isr;
 80075ec:	68fb      	ldr	r3, [r7, #12]
 80075ee:	693a      	ldr	r2, [r7, #16]
 80075f0:	621a      	str	r2, [r3, #32]

  /* Error condition detection.*/
  if (isr & (USART_ISR_ORE | USART_ISR_NE | USART_ISR_FE  | USART_ISR_PE))
 80075f2:	693b      	ldr	r3, [r7, #16]
 80075f4:	f003 030f 	and.w	r3, r3, #15
 80075f8:	2b00      	cmp	r3, #0
 80075fa:	d003      	beq.n	8007604 <sd_lld_serve_interrupt+0x2c>
    set_error(sdp, isr);
 80075fc:	6939      	ldr	r1, [r7, #16]
 80075fe:	6878      	ldr	r0, [r7, #4]
 8007600:	f7ff ff37 	bl	8007472 <set_error>

  /* Special case, LIN break detection.*/
  if (isr & USART_ISR_LBDF) {
 8007604:	693b      	ldr	r3, [r7, #16]
 8007606:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800760a:	2b00      	cmp	r3, #0
 800760c:	d01e      	beq.n	800764c <sd_lld_serve_interrupt+0x74>
    osalSysLockFromISR();
 800760e:	f7ff ff17 	bl	8007440 <osalSysLockFromISR>
    chnAddFlagsI(sdp, SD_BREAK_DETECTED);
 8007612:	687b      	ldr	r3, [r7, #4]
 8007614:	3304      	adds	r3, #4
 8007616:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800761a:	4618      	mov	r0, r3
 800761c:	f7ff ff1c 	bl	8007458 <osalEventBroadcastFlagsI>
    osalSysUnlockFromISR();
 8007620:	f7ff ff14 	bl	800744c <osalSysUnlockFromISR>
  /* Data available, note it is a while in order to handle two situations:
     1) Another byte arrived after removing the previous one, this would cause
        an extra interrupt to serve.
     2) FIFO mode is enabled on devices that support it, we need to empty
        the FIFO.*/
  while (isr & USART_ISR_RXNE) {
 8007624:	e012      	b.n	800764c <sd_lld_serve_interrupt+0x74>
    osalSysLockFromISR();
 8007626:	f7ff ff0b 	bl	8007440 <osalSysLockFromISR>
    sdIncomingDataI(sdp, (uint8_t)u->RDR & sdp->rxmask);
 800762a:	68fb      	ldr	r3, [r7, #12]
 800762c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800762e:	b2da      	uxtb	r2, r3
 8007630:	687b      	ldr	r3, [r7, #4]
 8007632:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 8007636:	4013      	ands	r3, r2
 8007638:	b2db      	uxtb	r3, r3
 800763a:	4619      	mov	r1, r3
 800763c:	6878      	ldr	r0, [r7, #4]
 800763e:	f7fa fb29 	bl	8001c94 <sdIncomingDataI>
    osalSysUnlockFromISR();
 8007642:	f7ff ff03 	bl	800744c <osalSysUnlockFromISR>

    isr = u->ISR;
 8007646:	68fb      	ldr	r3, [r7, #12]
 8007648:	69db      	ldr	r3, [r3, #28]
 800764a:	613b      	str	r3, [r7, #16]
  while (isr & USART_ISR_RXNE) {
 800764c:	693b      	ldr	r3, [r7, #16]
 800764e:	f003 0320 	and.w	r3, r3, #32
 8007652:	2b00      	cmp	r3, #0
 8007654:	d1e7      	bne.n	8007626 <sd_lld_serve_interrupt+0x4e>
  }

  /* Caching CR1.*/
  cr1 = u->CR1;
 8007656:	68fb      	ldr	r3, [r7, #12]
 8007658:	681b      	ldr	r3, [r3, #0]
 800765a:	617b      	str	r3, [r7, #20]
     situations:
     1) The data registers has been emptied immediately after writing it, this
        would cause an extra interrupt to serve.
     2) FIFO mode is enabled on devices that support it, we need to fill
        the FIFO.*/
  if (cr1 & USART_CR1_TXEIE) {
 800765c:	697b      	ldr	r3, [r7, #20]
 800765e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007662:	2b00      	cmp	r3, #0
 8007664:	d025      	beq.n	80076b2 <sd_lld_serve_interrupt+0xda>
    while (isr & USART_ISR_TXE) {
 8007666:	e01f      	b.n	80076a8 <sd_lld_serve_interrupt+0xd0>
      msg_t b;

      osalSysLockFromISR();
 8007668:	f7ff feea 	bl	8007440 <osalSysLockFromISR>
      b = oqGetI(&sdp->oqueue);
 800766c:	687b      	ldr	r3, [r7, #4]
 800766e:	3330      	adds	r3, #48	; 0x30
 8007670:	4618      	mov	r0, r3
 8007672:	f7fa f8ba 	bl	80017ea <oqGetI>
 8007676:	60b8      	str	r0, [r7, #8]
      if (b < MSG_OK) {
 8007678:	68bb      	ldr	r3, [r7, #8]
 800767a:	2b00      	cmp	r3, #0
 800767c:	da0c      	bge.n	8007698 <sd_lld_serve_interrupt+0xc0>
        chnAddFlagsI(sdp, CHN_OUTPUT_EMPTY);
 800767e:	687b      	ldr	r3, [r7, #4]
 8007680:	3304      	adds	r3, #4
 8007682:	2108      	movs	r1, #8
 8007684:	4618      	mov	r0, r3
 8007686:	f7ff fee7 	bl	8007458 <osalEventBroadcastFlagsI>
        cr1 &= ~USART_CR1_TXEIE;
 800768a:	697b      	ldr	r3, [r7, #20]
 800768c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8007690:	617b      	str	r3, [r7, #20]
        osalSysUnlockFromISR();
 8007692:	f7ff fedb 	bl	800744c <osalSysUnlockFromISR>
        break;
 8007696:	e00c      	b.n	80076b2 <sd_lld_serve_interrupt+0xda>
      }
      u->TDR = b;
 8007698:	68ba      	ldr	r2, [r7, #8]
 800769a:	68fb      	ldr	r3, [r7, #12]
 800769c:	629a      	str	r2, [r3, #40]	; 0x28
      osalSysUnlockFromISR();
 800769e:	f7ff fed5 	bl	800744c <osalSysUnlockFromISR>

      isr = u->ISR;
 80076a2:	68fb      	ldr	r3, [r7, #12]
 80076a4:	69db      	ldr	r3, [r3, #28]
 80076a6:	613b      	str	r3, [r7, #16]
    while (isr & USART_ISR_TXE) {
 80076a8:	693b      	ldr	r3, [r7, #16]
 80076aa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80076ae:	2b00      	cmp	r3, #0
 80076b0:	d1da      	bne.n	8007668 <sd_lld_serve_interrupt+0x90>
    }
  }

  /* Physical transmission end.*/
  if ((cr1 & USART_CR1_TCIE) && (isr & USART_ISR_TC)) {
 80076b2:	697b      	ldr	r3, [r7, #20]
 80076b4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80076b8:	2b00      	cmp	r3, #0
 80076ba:	d024      	beq.n	8007706 <sd_lld_serve_interrupt+0x12e>
 80076bc:	693b      	ldr	r3, [r7, #16]
 80076be:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80076c2:	2b00      	cmp	r3, #0
 80076c4:	d01f      	beq.n	8007706 <sd_lld_serve_interrupt+0x12e>
    osalSysLockFromISR();
 80076c6:	f7ff febb 	bl	8007440 <osalSysLockFromISR>
    if (oqIsEmptyI(&sdp->oqueue)) {
 80076ca:	687b      	ldr	r3, [r7, #4]
 80076cc:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80076ce:	687b      	ldr	r3, [r7, #4]
 80076d0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80076d2:	429a      	cmp	r2, r3
 80076d4:	d105      	bne.n	80076e2 <sd_lld_serve_interrupt+0x10a>
 80076d6:	687b      	ldr	r3, [r7, #4]
 80076d8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80076da:	2b00      	cmp	r3, #0
 80076dc:	d001      	beq.n	80076e2 <sd_lld_serve_interrupt+0x10a>
 80076de:	2301      	movs	r3, #1
 80076e0:	e000      	b.n	80076e4 <sd_lld_serve_interrupt+0x10c>
 80076e2:	2300      	movs	r3, #0
 80076e4:	f003 0301 	and.w	r3, r3, #1
 80076e8:	b2db      	uxtb	r3, r3
 80076ea:	2b00      	cmp	r3, #0
 80076ec:	d009      	beq.n	8007702 <sd_lld_serve_interrupt+0x12a>
      chnAddFlagsI(sdp, CHN_TRANSMISSION_END);
 80076ee:	687b      	ldr	r3, [r7, #4]
 80076f0:	3304      	adds	r3, #4
 80076f2:	2110      	movs	r1, #16
 80076f4:	4618      	mov	r0, r3
 80076f6:	f7ff feaf 	bl	8007458 <osalEventBroadcastFlagsI>
      cr1 &= ~USART_CR1_TCIE;
 80076fa:	697b      	ldr	r3, [r7, #20]
 80076fc:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007700:	617b      	str	r3, [r7, #20]
    }
    osalSysUnlockFromISR();
 8007702:	f7ff fea3 	bl	800744c <osalSysUnlockFromISR>
  }

  /* Writing CR1 once.*/
  u->CR1 = cr1;
 8007706:	68fb      	ldr	r3, [r7, #12]
 8007708:	697a      	ldr	r2, [r7, #20]
 800770a:	601a      	str	r2, [r3, #0]
}
 800770c:	bf00      	nop
 800770e:	3718      	adds	r7, #24
 8007710:	46bd      	mov	sp, r7
 8007712:	bd80      	pop	{r7, pc}

08007714 <__rccResetAHB4>:
__STATIC_INLINE void __rccResetAHB4(uint32_t mask) {
 8007714:	b480      	push	{r7}
 8007716:	b083      	sub	sp, #12
 8007718:	af00      	add	r7, sp, #0
 800771a:	6078      	str	r0, [r7, #4]
  RCC->AHB4RSTR |= mask;
 800771c:	4b0c      	ldr	r3, [pc, #48]	; (8007750 <__rccResetAHB4+0x3c>)
 800771e:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8007722:	490b      	ldr	r1, [pc, #44]	; (8007750 <__rccResetAHB4+0x3c>)
 8007724:	687b      	ldr	r3, [r7, #4]
 8007726:	4313      	orrs	r3, r2
 8007728:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  RCC->AHB4RSTR &= ~mask;
 800772c:	4b08      	ldr	r3, [pc, #32]	; (8007750 <__rccResetAHB4+0x3c>)
 800772e:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8007732:	687b      	ldr	r3, [r7, #4]
 8007734:	43db      	mvns	r3, r3
 8007736:	4906      	ldr	r1, [pc, #24]	; (8007750 <__rccResetAHB4+0x3c>)
 8007738:	4013      	ands	r3, r2
 800773a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  (void)RCC->AHB4RSTR;
 800773e:	4b04      	ldr	r3, [pc, #16]	; (8007750 <__rccResetAHB4+0x3c>)
 8007740:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
}
 8007744:	bf00      	nop
 8007746:	370c      	adds	r7, #12
 8007748:	46bd      	mov	sp, r7
 800774a:	bc80      	pop	{r7}
 800774c:	4770      	bx	lr
 800774e:	bf00      	nop
 8007750:	58024400 	.word	0x58024400

08007754 <rccEnableAHB4>:
__STATIC_INLINE void rccEnableAHB4(uint32_t mask, bool lp) {
 8007754:	b480      	push	{r7}
 8007756:	b083      	sub	sp, #12
 8007758:	af00      	add	r7, sp, #0
 800775a:	6078      	str	r0, [r7, #4]
 800775c:	460b      	mov	r3, r1
 800775e:	70fb      	strb	r3, [r7, #3]
  RCC_C1->AHB4ENR |= mask;
 8007760:	4b12      	ldr	r3, [pc, #72]	; (80077ac <rccEnableAHB4+0x58>)
 8007762:	f8d3 20e0 	ldr.w	r2, [r3, #224]	; 0xe0
 8007766:	4911      	ldr	r1, [pc, #68]	; (80077ac <rccEnableAHB4+0x58>)
 8007768:	687b      	ldr	r3, [r7, #4]
 800776a:	4313      	orrs	r3, r2
 800776c:	f8c1 30e0 	str.w	r3, [r1, #224]	; 0xe0
  if (lp) {
 8007770:	78fb      	ldrb	r3, [r7, #3]
 8007772:	2b00      	cmp	r3, #0
 8007774:	d008      	beq.n	8007788 <rccEnableAHB4+0x34>
    RCC_C1->AHB4LPENR |= mask;
 8007776:	4b0d      	ldr	r3, [pc, #52]	; (80077ac <rccEnableAHB4+0x58>)
 8007778:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
 800777c:	490b      	ldr	r1, [pc, #44]	; (80077ac <rccEnableAHB4+0x58>)
 800777e:	687b      	ldr	r3, [r7, #4]
 8007780:	4313      	orrs	r3, r2
 8007782:	f8c1 3108 	str.w	r3, [r1, #264]	; 0x108
 8007786:	e008      	b.n	800779a <rccEnableAHB4+0x46>
    RCC_C1->AHB4LPENR &= ~mask;
 8007788:	4b08      	ldr	r3, [pc, #32]	; (80077ac <rccEnableAHB4+0x58>)
 800778a:	f8d3 2108 	ldr.w	r2, [r3, #264]	; 0x108
 800778e:	687b      	ldr	r3, [r7, #4]
 8007790:	43db      	mvns	r3, r3
 8007792:	4906      	ldr	r1, [pc, #24]	; (80077ac <rccEnableAHB4+0x58>)
 8007794:	4013      	ands	r3, r2
 8007796:	f8c1 3108 	str.w	r3, [r1, #264]	; 0x108
  (void)RCC_C1->AHB4LPENR;
 800779a:	4b04      	ldr	r3, [pc, #16]	; (80077ac <rccEnableAHB4+0x58>)
 800779c:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
}
 80077a0:	bf00      	nop
 80077a2:	370c      	adds	r7, #12
 80077a4:	46bd      	mov	sp, r7
 80077a6:	bc80      	pop	{r7}
 80077a8:	4770      	bx	lr
 80077aa:	bf00      	nop
 80077ac:	58024400 	.word	0x58024400

080077b0 <gpio_init>:

/*===========================================================================*/
/* Driver local functions.                                                   */
/*===========================================================================*/

static void gpio_init(stm32_gpio_t *gpiop, const gpio_setup_t *config) {
 80077b0:	b480      	push	{r7}
 80077b2:	b083      	sub	sp, #12
 80077b4:	af00      	add	r7, sp, #0
 80077b6:	6078      	str	r0, [r7, #4]
 80077b8:	6039      	str	r1, [r7, #0]

  gpiop->OTYPER  = config->otyper;
 80077ba:	683b      	ldr	r3, [r7, #0]
 80077bc:	685a      	ldr	r2, [r3, #4]
 80077be:	687b      	ldr	r3, [r7, #4]
 80077c0:	605a      	str	r2, [r3, #4]
  gpiop->OSPEEDR = config->ospeedr;
 80077c2:	683b      	ldr	r3, [r7, #0]
 80077c4:	689a      	ldr	r2, [r3, #8]
 80077c6:	687b      	ldr	r3, [r7, #4]
 80077c8:	609a      	str	r2, [r3, #8]
  gpiop->PUPDR   = config->pupdr;
 80077ca:	683b      	ldr	r3, [r7, #0]
 80077cc:	68da      	ldr	r2, [r3, #12]
 80077ce:	687b      	ldr	r3, [r7, #4]
 80077d0:	60da      	str	r2, [r3, #12]
  gpiop->ODR     = config->odr;
 80077d2:	683b      	ldr	r3, [r7, #0]
 80077d4:	691a      	ldr	r2, [r3, #16]
 80077d6:	687b      	ldr	r3, [r7, #4]
 80077d8:	615a      	str	r2, [r3, #20]
  gpiop->AFRL    = config->afrl;
 80077da:	683b      	ldr	r3, [r7, #0]
 80077dc:	695a      	ldr	r2, [r3, #20]
 80077de:	687b      	ldr	r3, [r7, #4]
 80077e0:	621a      	str	r2, [r3, #32]
  gpiop->AFRH    = config->afrh;
 80077e2:	683b      	ldr	r3, [r7, #0]
 80077e4:	699a      	ldr	r2, [r3, #24]
 80077e6:	687b      	ldr	r3, [r7, #4]
 80077e8:	625a      	str	r2, [r3, #36]	; 0x24
  gpiop->MODER   = config->moder;
 80077ea:	683b      	ldr	r3, [r7, #0]
 80077ec:	681a      	ldr	r2, [r3, #0]
 80077ee:	687b      	ldr	r3, [r7, #4]
 80077f0:	601a      	str	r2, [r3, #0]
}
 80077f2:	bf00      	nop
 80077f4:	370c      	adds	r7, #12
 80077f6:	46bd      	mov	sp, r7
 80077f8:	bc80      	pop	{r7}
 80077fa:	4770      	bx	lr

080077fc <stm32_gpio_init>:

static void stm32_gpio_init(void) {
 80077fc:	b580      	push	{r7, lr}
 80077fe:	af00      	add	r7, sp, #0

  /* Enabling GPIO-related clocks, the mask comes from the
     registry header file.*/
  __rccResetAHB4(STM32_GPIO_EN_MASK);
 8007800:	f240 70ff 	movw	r0, #2047	; 0x7ff
 8007804:	f7ff ff86 	bl	8007714 <__rccResetAHB4>
  rccEnableAHB4(STM32_GPIO_EN_MASK, true);
 8007808:	2101      	movs	r1, #1
 800780a:	f240 70ff 	movw	r0, #2047	; 0x7ff
 800780e:	f7ff ffa1 	bl	8007754 <rccEnableAHB4>

  /* Initializing all the defined GPIO ports.*/
#if STM32_HAS_GPIOA
  gpio_init(GPIOA, &gpio_default_config.PAData);
 8007812:	4917      	ldr	r1, [pc, #92]	; (8007870 <stm32_gpio_init+0x74>)
 8007814:	4817      	ldr	r0, [pc, #92]	; (8007874 <stm32_gpio_init+0x78>)
 8007816:	f7ff ffcb 	bl	80077b0 <gpio_init>
#endif
#if STM32_HAS_GPIOB
  gpio_init(GPIOB, &gpio_default_config.PBData);
 800781a:	4917      	ldr	r1, [pc, #92]	; (8007878 <stm32_gpio_init+0x7c>)
 800781c:	4817      	ldr	r0, [pc, #92]	; (800787c <stm32_gpio_init+0x80>)
 800781e:	f7ff ffc7 	bl	80077b0 <gpio_init>
#endif
#if STM32_HAS_GPIOC
  gpio_init(GPIOC, &gpio_default_config.PCData);
 8007822:	4917      	ldr	r1, [pc, #92]	; (8007880 <stm32_gpio_init+0x84>)
 8007824:	4817      	ldr	r0, [pc, #92]	; (8007884 <stm32_gpio_init+0x88>)
 8007826:	f7ff ffc3 	bl	80077b0 <gpio_init>
#endif
#if STM32_HAS_GPIOD
  gpio_init(GPIOD, &gpio_default_config.PDData);
 800782a:	4917      	ldr	r1, [pc, #92]	; (8007888 <stm32_gpio_init+0x8c>)
 800782c:	4817      	ldr	r0, [pc, #92]	; (800788c <stm32_gpio_init+0x90>)
 800782e:	f7ff ffbf 	bl	80077b0 <gpio_init>
#endif
#if STM32_HAS_GPIOE
  gpio_init(GPIOE, &gpio_default_config.PEData);
 8007832:	4917      	ldr	r1, [pc, #92]	; (8007890 <stm32_gpio_init+0x94>)
 8007834:	4817      	ldr	r0, [pc, #92]	; (8007894 <stm32_gpio_init+0x98>)
 8007836:	f7ff ffbb 	bl	80077b0 <gpio_init>
#endif
#if STM32_HAS_GPIOF
  gpio_init(GPIOF, &gpio_default_config.PFData);
 800783a:	4917      	ldr	r1, [pc, #92]	; (8007898 <stm32_gpio_init+0x9c>)
 800783c:	4817      	ldr	r0, [pc, #92]	; (800789c <stm32_gpio_init+0xa0>)
 800783e:	f7ff ffb7 	bl	80077b0 <gpio_init>
#endif
#if STM32_HAS_GPIOG
  gpio_init(GPIOG, &gpio_default_config.PGData);
 8007842:	4917      	ldr	r1, [pc, #92]	; (80078a0 <stm32_gpio_init+0xa4>)
 8007844:	4817      	ldr	r0, [pc, #92]	; (80078a4 <stm32_gpio_init+0xa8>)
 8007846:	f7ff ffb3 	bl	80077b0 <gpio_init>
#endif
#if STM32_HAS_GPIOH
  gpio_init(GPIOH, &gpio_default_config.PHData);
 800784a:	4917      	ldr	r1, [pc, #92]	; (80078a8 <stm32_gpio_init+0xac>)
 800784c:	4817      	ldr	r0, [pc, #92]	; (80078ac <stm32_gpio_init+0xb0>)
 800784e:	f7ff ffaf 	bl	80077b0 <gpio_init>
#endif
#if STM32_HAS_GPIOI
  gpio_init(GPIOI, &gpio_default_config.PIData);
 8007852:	4917      	ldr	r1, [pc, #92]	; (80078b0 <stm32_gpio_init+0xb4>)
 8007854:	4817      	ldr	r0, [pc, #92]	; (80078b4 <stm32_gpio_init+0xb8>)
 8007856:	f7ff ffab 	bl	80077b0 <gpio_init>
#endif
#if STM32_HAS_GPIOJ
  gpio_init(GPIOJ, &gpio_default_config.PJData);
 800785a:	4917      	ldr	r1, [pc, #92]	; (80078b8 <stm32_gpio_init+0xbc>)
 800785c:	4817      	ldr	r0, [pc, #92]	; (80078bc <stm32_gpio_init+0xc0>)
 800785e:	f7ff ffa7 	bl	80077b0 <gpio_init>
#endif
#if STM32_HAS_GPIOK
  gpio_init(GPIOK, &gpio_default_config.PKData);
 8007862:	4917      	ldr	r1, [pc, #92]	; (80078c0 <stm32_gpio_init+0xc4>)
 8007864:	4817      	ldr	r0, [pc, #92]	; (80078c4 <stm32_gpio_init+0xc8>)
 8007866:	f7ff ffa3 	bl	80077b0 <gpio_init>
#endif
}
 800786a:	bf00      	nop
 800786c:	bd80      	pop	{r7, pc}
 800786e:	bf00      	nop
 8007870:	0801025c 	.word	0x0801025c
 8007874:	58020000 	.word	0x58020000
 8007878:	08010278 	.word	0x08010278
 800787c:	58020400 	.word	0x58020400
 8007880:	08010294 	.word	0x08010294
 8007884:	58020800 	.word	0x58020800
 8007888:	080102b0 	.word	0x080102b0
 800788c:	58020c00 	.word	0x58020c00
 8007890:	080102cc 	.word	0x080102cc
 8007894:	58021000 	.word	0x58021000
 8007898:	080102e8 	.word	0x080102e8
 800789c:	58021400 	.word	0x58021400
 80078a0:	08010304 	.word	0x08010304
 80078a4:	58021800 	.word	0x58021800
 80078a8:	08010320 	.word	0x08010320
 80078ac:	58021c00 	.word	0x58021c00
 80078b0:	0801033c 	.word	0x0801033c
 80078b4:	58022000 	.word	0x58022000
 80078b8:	08010358 	.word	0x08010358
 80078bc:	58022400 	.word	0x58022400
 80078c0:	08010374 	.word	0x08010374
 80078c4:	58022800 	.word	0x58022800

080078c8 <__early_init>:
/**
 * @brief   Early initialization code.
 * @details GPIO ports and system clocks are initialized before everything
 *          else.
 */
void __early_init(void) {
 80078c8:	b580      	push	{r7, lr}
 80078ca:	af00      	add	r7, sp, #0

  stm32_gpio_init();
 80078cc:	f7ff ff96 	bl	80077fc <stm32_gpio_init>
  stm32_clock_init();
 80078d0:	f7fb fbcc 	bl	800306c <stm32_clock_init>
}
 80078d4:	bf00      	nop
 80078d6:	bd80      	pop	{r7, pc}

080078d8 <boardInit>:

/**
 * @brief   Board-specific initialization code.
 * @note    You can add your board-specific code here.
 */
void boardInit(void) {
 80078d8:	b480      	push	{r7}
 80078da:	af00      	add	r7, sp, #0
}
 80078dc:	bf00      	nop
 80078de:	46bd      	mov	sp, r7
 80078e0:	bc80      	pop	{r7}
 80078e2:	4770      	bx	lr

080078e4 <__tm_calibration_object_init>:
 *
 * @param[out] tcp      pointer to the @p tm_calibration_t structure
 *
 * @notapi
 */
static inline void __tm_calibration_object_init(tm_calibration_t *tcp) {
 80078e4:	b580      	push	{r7, lr}
 80078e6:	b08a      	sub	sp, #40	; 0x28
 80078e8:	af00      	add	r7, sp, #0
 80078ea:	6078      	str	r0, [r7, #4]
  time_measurement_t tm;

  /* Time Measurement subsystem calibration, it does a null measurement
     and calculates the call overhead which is subtracted to real
     measurements.*/
  tcp->offset = (rtcnt_t)0;
 80078ec:	687b      	ldr	r3, [r7, #4]
 80078ee:	2200      	movs	r2, #0
 80078f0:	601a      	str	r2, [r3, #0]
  chTMObjectInit(&tm);
 80078f2:	f107 0308 	add.w	r3, r7, #8
 80078f6:	4618      	mov	r0, r3
 80078f8:	f001 fa63 	bl	8008dc2 <chTMObjectInit>
  i = TM_CALIBRATION_LOOP;
 80078fc:	2304      	movs	r3, #4
 80078fe:	627b      	str	r3, [r7, #36]	; 0x24
  do {
    chTMStartMeasurementX(&tm);
 8007900:	f107 0308 	add.w	r3, r7, #8
 8007904:	4618      	mov	r0, r3
 8007906:	f001 fa79 	bl	8008dfc <chTMStartMeasurementX>
    chTMStopMeasurementX(&tm);
 800790a:	f107 0308 	add.w	r3, r7, #8
 800790e:	4618      	mov	r0, r3
 8007910:	f001 fa84 	bl	8008e1c <chTMStopMeasurementX>
    i--;
 8007914:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007916:	3b01      	subs	r3, #1
 8007918:	627b      	str	r3, [r7, #36]	; 0x24
  } while (i > 0U);
 800791a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800791c:	2b00      	cmp	r3, #0
 800791e:	d1ef      	bne.n	8007900 <__tm_calibration_object_init+0x1c>
  tcp->offset = tm.best;
 8007920:	68ba      	ldr	r2, [r7, #8]
 8007922:	687b      	ldr	r3, [r7, #4]
 8007924:	601a      	str	r2, [r3, #0]
}
 8007926:	bf00      	nop
 8007928:	3728      	adds	r7, #40	; 0x28
 800792a:	46bd      	mov	sp, r7
 800792c:	bd80      	pop	{r7, pc}

0800792e <chSysUnlock>:
static inline void chSysUnlock(void) {
 800792e:	b480      	push	{r7}
 8007930:	b083      	sub	sp, #12
 8007932:	af00      	add	r7, sp, #0
 8007934:	2300      	movs	r3, #0
 8007936:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 8007938:	687b      	ldr	r3, [r7, #4]
 800793a:	f383 8811 	msr	BASEPRI, r3
}
 800793e:	bf00      	nop
}
 8007940:	bf00      	nop
}
 8007942:	bf00      	nop
 8007944:	370c      	adds	r7, #12
 8007946:	46bd      	mov	sp, r7
 8007948:	bc80      	pop	{r7}
 800794a:	4770      	bx	lr

0800794c <__oslib_init>:
/**
 * @brief   Initialization of all library modules.
 *
 * @notapi
 */
static inline void __oslib_init(void) {
 800794c:	b580      	push	{r7, lr}
 800794e:	af00      	add	r7, sp, #0

#if CH_CFG_USE_MEMCORE == TRUE
  __core_init();
 8007950:	f001 fb10 	bl	8008f74 <__core_init>
#endif
#if CH_CFG_USE_HEAP == TRUE
  __heap_init();
 8007954:	f001 fba4 	bl	80090a0 <__heap_init>
#endif
#if CH_CFG_USE_FACTORY == TRUE
  __factory_init();
 8007958:	f001 fbfc 	bl	8009154 <__factory_init>
#endif
}
 800795c:	bf00      	nop
 800795e:	bd80      	pop	{r7, pc}

08007960 <chSysInit>:
 *          interrupts are enabled.
 * @post    the system is in @p ch_sys_running state.
 *
 * @special
 */
void chSysInit(void) {
 8007960:	b580      	push	{r7, lr}
 8007962:	b082      	sub	sp, #8
 8007964:	af00      	add	r7, sp, #0
  unsigned i;

  /* System object initialization.*/
  ch_system.state = ch_sys_initializing;
 8007966:	4b12      	ldr	r3, [pc, #72]	; (80079b0 <chSysInit+0x50>)
 8007968:	2201      	movs	r2, #1
 800796a:	701a      	strb	r2, [r3, #0]
  for (i = 0U; i < (unsigned)PORT_CORES_NUMBER; i++) {
 800796c:	2300      	movs	r3, #0
 800796e:	607b      	str	r3, [r7, #4]
 8007970:	e008      	b.n	8007984 <chSysInit+0x24>
    ch_system.instances[i] = NULL;
 8007972:	4a0f      	ldr	r2, [pc, #60]	; (80079b0 <chSysInit+0x50>)
 8007974:	687b      	ldr	r3, [r7, #4]
 8007976:	009b      	lsls	r3, r3, #2
 8007978:	4413      	add	r3, r2
 800797a:	2200      	movs	r2, #0
 800797c:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < (unsigned)PORT_CORES_NUMBER; i++) {
 800797e:	687b      	ldr	r3, [r7, #4]
 8007980:	3301      	adds	r3, #1
 8007982:	607b      	str	r3, [r7, #4]
 8007984:	687b      	ldr	r3, [r7, #4]
 8007986:	2b00      	cmp	r3, #0
 8007988:	d0f3      	beq.n	8007972 <chSysInit+0x12>
  }

#if CH_CFG_USE_TM == TRUE
  /* Time Measurement calibration.*/
  __tm_calibration_object_init(&ch_system.tmc);
 800798a:	480a      	ldr	r0, [pc, #40]	; (80079b4 <chSysInit+0x54>)
 800798c:	f7ff ffaa 	bl	80078e4 <__tm_calibration_object_init>

  /* User system initialization hook.*/
  CH_CFG_SYSTEM_INIT_HOOK();

  /* OS library modules.*/
  __oslib_init();
 8007990:	f7ff ffdc 	bl	800794c <__oslib_init>

  /* Initializing default OS instance.*/
  chInstanceObjectInit(&ch0, &ch_core0_cfg);
 8007994:	4908      	ldr	r1, [pc, #32]	; (80079b8 <chSysInit+0x58>)
 8007996:	4809      	ldr	r0, [pc, #36]	; (80079bc <chSysInit+0x5c>)
 8007998:	f000 ff4e 	bl	8008838 <chInstanceObjectInit>

  /* It is alive now.*/
  ch_system.state = ch_sys_running;
 800799c:	4b04      	ldr	r3, [pc, #16]	; (80079b0 <chSysInit+0x50>)
 800799e:	2202      	movs	r2, #2
 80079a0:	701a      	strb	r2, [r3, #0]
  chSysUnlock();
 80079a2:	f7ff ffc4 	bl	800792e <chSysUnlock>
}
 80079a6:	bf00      	nop
 80079a8:	3708      	adds	r7, #8
 80079aa:	46bd      	mov	sp, r7
 80079ac:	bd80      	pop	{r7, pc}
 80079ae:	bf00      	nop
 80079b0:	24000b0c 	.word	0x24000b0c
 80079b4:	24000b14 	.word	0x24000b14
 80079b8:	08010390 	.word	0x08010390
 80079bc:	24000b18 	.word	0x24000b18

080079c0 <chSysHalt>:
 *
 * @param[in] reason        pointer to an error string
 *
 * @special
 */
void chSysHalt(const char *reason) {
 80079c0:	b580      	push	{r7, lr}
 80079c2:	b082      	sub	sp, #8
 80079c4:	af00      	add	r7, sp, #0
 80079c6:	6078      	str	r0, [r7, #4]
  __ASM volatile ("cpsid i" : : : "memory");
 80079c8:	b672      	cpsid	i
}
 80079ca:	bf00      	nop
 *          the priority mask to level 0.
 */
__STATIC_FORCEINLINE void port_disable(void) {

  __disable_irq();
}
 80079cc:	bf00      	nop

  port_disable();

  /* Logging the event.*/
  __trace_halt(reason);
 80079ce:	6878      	ldr	r0, [r7, #4]
 80079d0:	f000 f9a6 	bl	8007d20 <__trace_halt>

  /* Pointing to the passed message.*/
  currcore->dbg.panic_msg = reason;
 80079d4:	4a03      	ldr	r2, [pc, #12]	; (80079e4 <chSysHalt+0x24>)
 80079d6:	687b      	ldr	r3, [r7, #4]
 80079d8:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
     via some inter-core messaging or other means.*/
  PORT_SYSTEM_HALT_HOOK();
#endif

  /* Entering the halted state.*/
  ch_system.state = ch_sys_halted;
 80079dc:	4b02      	ldr	r3, [pc, #8]	; (80079e8 <chSysHalt+0x28>)
 80079de:	2203      	movs	r2, #3
 80079e0:	701a      	strb	r2, [r3, #0]

  /* Harmless infinite loop.*/
  while (true) {
 80079e2:	e7fe      	b.n	80079e2 <chSysHalt+0x22>
 80079e4:	24000b18 	.word	0x24000b18
 80079e8:	24000b0c 	.word	0x24000b0c

080079ec <chSysTimerHandlerI>:
 *          and, together with the @p CH_CFG_TIME_QUANTUM macro, the round robin
 *          interval.
 *
 * @iclass
 */
void chSysTimerHandlerI(void) {
 80079ec:	b580      	push	{r7, lr}
 80079ee:	af00      	add	r7, sp, #0
  }
#endif
#if CH_DBG_THREADS_PROFILING == TRUE
  currtp->time++;
#endif
  chVTDoTickI();
 80079f0:	f000 fc1a 	bl	8008228 <chVTDoTickI>
  CH_CFG_SYSTEM_TICK_HOOK();
}
 80079f4:	bf00      	nop
 80079f6:	bd80      	pop	{r7, pc}

080079f8 <chSysIsCounterWithinX>:
 * @retval true         current time within the specified time window.
 * @retval false        current time not within the specified time window.
 *
 * @xclass
 */
bool chSysIsCounterWithinX(rtcnt_t cnt, rtcnt_t start, rtcnt_t end) {
 80079f8:	b480      	push	{r7}
 80079fa:	b085      	sub	sp, #20
 80079fc:	af00      	add	r7, sp, #0
 80079fe:	60f8      	str	r0, [r7, #12]
 8007a00:	60b9      	str	r1, [r7, #8]
 8007a02:	607a      	str	r2, [r7, #4]

  return (bool)(((rtcnt_t)cnt - (rtcnt_t)start) <
 8007a04:	68fa      	ldr	r2, [r7, #12]
 8007a06:	68bb      	ldr	r3, [r7, #8]
 8007a08:	1ad2      	subs	r2, r2, r3
                ((rtcnt_t)end - (rtcnt_t)start));
 8007a0a:	6879      	ldr	r1, [r7, #4]
 8007a0c:	68bb      	ldr	r3, [r7, #8]
 8007a0e:	1acb      	subs	r3, r1, r3
  return (bool)(((rtcnt_t)cnt - (rtcnt_t)start) <
 8007a10:	429a      	cmp	r2, r3
 8007a12:	bf34      	ite	cc
 8007a14:	2301      	movcc	r3, #1
 8007a16:	2300      	movcs	r3, #0
 8007a18:	b2db      	uxtb	r3, r3
}
 8007a1a:	4618      	mov	r0, r3
 8007a1c:	3714      	adds	r7, #20
 8007a1e:	46bd      	mov	sp, r7
 8007a20:	bc80      	pop	{r7}
 8007a22:	4770      	bx	lr

08007a24 <chSysPolledDelayX>:
 *
 * @param[in] cycles    number of cycles
 *
 * @xclass
 */
void chSysPolledDelayX(rtcnt_t cycles) {
 8007a24:	b580      	push	{r7, lr}
 8007a26:	b084      	sub	sp, #16
 8007a28:	af00      	add	r7, sp, #0
 8007a2a:	6078      	str	r0, [r7, #4]
 *
 * @return              The realtime counter value.
 */
__STATIC_FORCEINLINE rtcnt_t port_rt_get_counter_value(void) {

  return DWT->CYCCNT;
 8007a2c:	4b0b      	ldr	r3, [pc, #44]	; (8007a5c <chSysPolledDelayX+0x38>)
 8007a2e:	685b      	ldr	r3, [r3, #4]
  rtcnt_t start = chSysGetRealtimeCounterX();
 8007a30:	60fb      	str	r3, [r7, #12]
  rtcnt_t end  = start + cycles;
 8007a32:	68fa      	ldr	r2, [r7, #12]
 8007a34:	687b      	ldr	r3, [r7, #4]
 8007a36:	4413      	add	r3, r2
 8007a38:	60bb      	str	r3, [r7, #8]

  while (chSysIsCounterWithinX(chSysGetRealtimeCounterX(), start, end)) {
 8007a3a:	bf00      	nop
 8007a3c:	4b07      	ldr	r3, [pc, #28]	; (8007a5c <chSysPolledDelayX+0x38>)
 8007a3e:	685b      	ldr	r3, [r3, #4]
 8007a40:	68ba      	ldr	r2, [r7, #8]
 8007a42:	68f9      	ldr	r1, [r7, #12]
 8007a44:	4618      	mov	r0, r3
 8007a46:	f7ff ffd7 	bl	80079f8 <chSysIsCounterWithinX>
 8007a4a:	4603      	mov	r3, r0
 8007a4c:	2b00      	cmp	r3, #0
 8007a4e:	d1f5      	bne.n	8007a3c <chSysPolledDelayX+0x18>
  }
}
 8007a50:	bf00      	nop
 8007a52:	bf00      	nop
 8007a54:	3710      	adds	r7, #16
 8007a56:	46bd      	mov	sp, r7
 8007a58:	bd80      	pop	{r7, pc}
 8007a5a:	bf00      	nop
 8007a5c:	e0001000 	.word	0xe0001000

08007a60 <chRFCUCollectFaultsI>:
/**
 * @brief   Adds fault flags to the current mask.
 *
 * @param[in] mask      fault flags to be added
 */
void chRFCUCollectFaultsI(rfcu_mask_t mask) {
 8007a60:	b480      	push	{r7}
 8007a62:	b083      	sub	sp, #12
 8007a64:	af00      	add	r7, sp, #0
 8007a66:	6078      	str	r0, [r7, #4]

#if CH_CFG_SMP_MODE == FALSE
  currcore->rfcu.mask |= mask;
 8007a68:	4b05      	ldr	r3, [pc, #20]	; (8007a80 <chRFCUCollectFaultsI+0x20>)
 8007a6a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8007a6c:	687b      	ldr	r3, [r7, #4]
 8007a6e:	4313      	orrs	r3, r2
 8007a70:	4a03      	ldr	r2, [pc, #12]	; (8007a80 <chRFCUCollectFaultsI+0x20>)
 8007a72:	6353      	str	r3, [r2, #52]	; 0x34
#else
  ch_system.rfcu.mask |= mask;
#endif

  CH_CFG_RUNTIME_FAULTS_HOOK(mask);
}
 8007a74:	bf00      	nop
 8007a76:	370c      	adds	r7, #12
 8007a78:	46bd      	mov	sp, r7
 8007a7a:	bc80      	pop	{r7}
 8007a7c:	4770      	bx	lr
 8007a7e:	bf00      	nop
 8007a80:	24000b18 	.word	0x24000b18

08007a84 <port_timer_get_time>:
 *
 * @return              The system time.
 *
 * @notapi
 */
static inline systime_t port_timer_get_time(void) {
 8007a84:	b580      	push	{r7, lr}
 8007a86:	af00      	add	r7, sp, #0

  return stGetCounter();
 8007a88:	f7f9 fc1f 	bl	80012ca <stGetCounter>
 8007a8c:	4603      	mov	r3, r0
}
 8007a8e:	4618      	mov	r0, r3
 8007a90:	bd80      	pop	{r7, pc}

08007a92 <chVTGetSystemTimeX>:
 *
 * @return              The system time in ticks.
 *
 * @xclass
 */
static inline systime_t chVTGetSystemTimeX(void) {
 8007a92:	b580      	push	{r7, lr}
 8007a94:	af00      	add	r7, sp, #0

#if CH_CFG_ST_TIMEDELTA == 0
  return currcore->vtlist.systime;
#else /* CH_CFG_ST_TIMEDELTA > 0 */
  return port_timer_get_time();
 8007a96:	f7ff fff5 	bl	8007a84 <port_timer_get_time>
 8007a9a:	4603      	mov	r3, r0
#endif /* CH_CFG_ST_TIMEDELTA > 0 */
}
 8007a9c:	4618      	mov	r0, r3
 8007a9e:	bd80      	pop	{r7, pc}

08007aa0 <trace_next>:
/**
 * @brief   Writes a time stamp and increases the trace buffer pointer.
 *
 * @notapi
 */
NOINLINE static void trace_next(os_instance_t *oip) {
 8007aa0:	b590      	push	{r4, r7, lr}
 8007aa2:	b083      	sub	sp, #12
 8007aa4:	af00      	add	r7, sp, #0
 8007aa6:	6078      	str	r0, [r7, #4]

  oip->trace_buffer.ptr->time    = chVTGetSystemTimeX();
 8007aa8:	687b      	ldr	r3, [r7, #4]
 8007aaa:	f8d3 408c 	ldr.w	r4, [r3, #140]	; 0x8c
 8007aae:	f7ff fff0 	bl	8007a92 <chVTGetSystemTimeX>
 8007ab2:	4603      	mov	r3, r0
 8007ab4:	6063      	str	r3, [r4, #4]
 8007ab6:	4b12      	ldr	r3, [pc, #72]	; (8007b00 <trace_next+0x60>)
 8007ab8:	685b      	ldr	r3, [r3, #4]
#if PORT_SUPPORTS_RT == TRUE
  oip->trace_buffer.ptr->rtstamp = chSysGetRealtimeCounterX();
 8007aba:	687a      	ldr	r2, [r7, #4]
 8007abc:	f8d2 208c 	ldr.w	r2, [r2, #140]	; 0x8c
 8007ac0:	f023 417f 	bic.w	r1, r3, #4278190080	; 0xff000000
 8007ac4:	6813      	ldr	r3, [r2, #0]
 8007ac6:	f361 231f 	bfi	r3, r1, #8, #24
 8007aca:	6013      	str	r3, [r2, #0]
#endif

  /* Trace hook, useful in order to interface debug tools.*/
  CH_CFG_TRACE_HOOK(oip->trace_buffer.ptr);

  if (++oip->trace_buffer.ptr >= &oip->trace_buffer.buffer[CH_DBG_TRACE_BUFFER_SIZE]) {
 8007acc:	687b      	ldr	r3, [r7, #4]
 8007ace:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007ad2:	f103 0210 	add.w	r2, r3, #16
 8007ad6:	687b      	ldr	r3, [r7, #4]
 8007ad8:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
 8007adc:	687b      	ldr	r3, [r7, #4]
 8007ade:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 8007ae2:	687b      	ldr	r3, [r7, #4]
 8007ae4:	f503 6309 	add.w	r3, r3, #2192	; 0x890
 8007ae8:	429a      	cmp	r2, r3
 8007aea:	d305      	bcc.n	8007af8 <trace_next+0x58>
    oip->trace_buffer.ptr = &oip->trace_buffer.buffer[0];
 8007aec:	687b      	ldr	r3, [r7, #4]
 8007aee:	f103 0290 	add.w	r2, r3, #144	; 0x90
 8007af2:	687b      	ldr	r3, [r7, #4]
 8007af4:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  }
}
 8007af8:	bf00      	nop
 8007afa:	370c      	adds	r7, #12
 8007afc:	46bd      	mov	sp, r7
 8007afe:	bd90      	pop	{r4, r7, pc}
 8007b00:	e0001000 	.word	0xe0001000

08007b04 <__trace_object_init>:
 *
 * @param[out] tbp      pointer to the @p trace_buffer_t structure
 *
 * @notapi
 */
void __trace_object_init(trace_buffer_t *tbp) {
 8007b04:	b480      	push	{r7}
 8007b06:	b085      	sub	sp, #20
 8007b08:	af00      	add	r7, sp, #0
 8007b0a:	6078      	str	r0, [r7, #4]
  unsigned i;

  tbp->suspended = (uint16_t)~CH_DBG_TRACE_MASK;
 8007b0c:	687b      	ldr	r3, [r7, #4]
 8007b0e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8007b12:	801a      	strh	r2, [r3, #0]
  tbp->size      = CH_DBG_TRACE_BUFFER_SIZE;
 8007b14:	687b      	ldr	r3, [r7, #4]
 8007b16:	2280      	movs	r2, #128	; 0x80
 8007b18:	805a      	strh	r2, [r3, #2]
  tbp->ptr       = &tbp->buffer[0];
 8007b1a:	687b      	ldr	r3, [r7, #4]
 8007b1c:	f103 0208 	add.w	r2, r3, #8
 8007b20:	687b      	ldr	r3, [r7, #4]
 8007b22:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < (unsigned)CH_DBG_TRACE_BUFFER_SIZE; i++) {
 8007b24:	2300      	movs	r3, #0
 8007b26:	60fb      	str	r3, [r7, #12]
 8007b28:	e00c      	b.n	8007b44 <__trace_object_init+0x40>
    tbp->buffer[i].type = CH_TRACE_TYPE_UNUSED;
 8007b2a:	687a      	ldr	r2, [r7, #4]
 8007b2c:	68fb      	ldr	r3, [r7, #12]
 8007b2e:	011b      	lsls	r3, r3, #4
 8007b30:	4413      	add	r3, r2
 8007b32:	f103 0208 	add.w	r2, r3, #8
 8007b36:	7813      	ldrb	r3, [r2, #0]
 8007b38:	f36f 0302 	bfc	r3, #0, #3
 8007b3c:	7013      	strb	r3, [r2, #0]
  for (i = 0U; i < (unsigned)CH_DBG_TRACE_BUFFER_SIZE; i++) {
 8007b3e:	68fb      	ldr	r3, [r7, #12]
 8007b40:	3301      	adds	r3, #1
 8007b42:	60fb      	str	r3, [r7, #12]
 8007b44:	68fb      	ldr	r3, [r7, #12]
 8007b46:	2b7f      	cmp	r3, #127	; 0x7f
 8007b48:	d9ef      	bls.n	8007b2a <__trace_object_init+0x26>
  }
}
 8007b4a:	bf00      	nop
 8007b4c:	bf00      	nop
 8007b4e:	3714      	adds	r7, #20
 8007b50:	46bd      	mov	sp, r7
 8007b52:	bc80      	pop	{r7}
 8007b54:	4770      	bx	lr
	...

08007b58 <__trace_ready>:
 * @param[in] tp        the thread that just become ready
 * @param[in] msg       the thread ready message
 *
 * @notapi
 */
void __trace_ready(thread_t *tp, msg_t msg) {
 8007b58:	b580      	push	{r7, lr}
 8007b5a:	b084      	sub	sp, #16
 8007b5c:	af00      	add	r7, sp, #0
 8007b5e:	6078      	str	r0, [r7, #4]
 8007b60:	6039      	str	r1, [r7, #0]
  os_instance_t *oip = currcore;
 8007b62:	4b18      	ldr	r3, [pc, #96]	; (8007bc4 <__trace_ready+0x6c>)
 8007b64:	60fb      	str	r3, [r7, #12]

  if ((oip->trace_buffer.suspended & CH_DBG_TRACE_MASK_READY) == 0U) {
 8007b66:	68fb      	ldr	r3, [r7, #12]
 8007b68:	f8b3 3088 	ldrh.w	r3, [r3, #136]	; 0x88
 8007b6c:	f003 0301 	and.w	r3, r3, #1
 8007b70:	2b00      	cmp	r3, #0
 8007b72:	d122      	bne.n	8007bba <__trace_ready+0x62>
    oip->trace_buffer.ptr->type        = CH_TRACE_TYPE_READY;
 8007b74:	68fb      	ldr	r3, [r7, #12]
 8007b76:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 8007b7a:	7813      	ldrb	r3, [r2, #0]
 8007b7c:	2101      	movs	r1, #1
 8007b7e:	f361 0302 	bfi	r3, r1, #0, #3
 8007b82:	7013      	strb	r3, [r2, #0]
    oip->trace_buffer.ptr->state       = (uint8_t)tp->state;
 8007b84:	687b      	ldr	r3, [r7, #4]
 8007b86:	f893 1024 	ldrb.w	r1, [r3, #36]	; 0x24
 8007b8a:	68fb      	ldr	r3, [r7, #12]
 8007b8c:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 8007b90:	460b      	mov	r3, r1
 8007b92:	f003 031f 	and.w	r3, r3, #31
 8007b96:	b2d9      	uxtb	r1, r3
 8007b98:	7813      	ldrb	r3, [r2, #0]
 8007b9a:	f361 03c7 	bfi	r3, r1, #3, #5
 8007b9e:	7013      	strb	r3, [r2, #0]
    oip->trace_buffer.ptr->u.rdy.tp    = tp;
 8007ba0:	68fb      	ldr	r3, [r7, #12]
 8007ba2:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007ba6:	687a      	ldr	r2, [r7, #4]
 8007ba8:	609a      	str	r2, [r3, #8]
    oip->trace_buffer.ptr->u.rdy.msg   = msg;
 8007baa:	68fb      	ldr	r3, [r7, #12]
 8007bac:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007bb0:	683a      	ldr	r2, [r7, #0]
 8007bb2:	60da      	str	r2, [r3, #12]
    trace_next(oip);
 8007bb4:	68f8      	ldr	r0, [r7, #12]
 8007bb6:	f7ff ff73 	bl	8007aa0 <trace_next>
  }
}
 8007bba:	bf00      	nop
 8007bbc:	3710      	adds	r7, #16
 8007bbe:	46bd      	mov	sp, r7
 8007bc0:	bd80      	pop	{r7, pc}
 8007bc2:	bf00      	nop
 8007bc4:	24000b18 	.word	0x24000b18

08007bc8 <__trace_switch>:
 * @param[in] ntp       the thread being switched in
 * @param[in] otp       the thread being switched out
 *
 * @notapi
 */
void __trace_switch(thread_t *ntp, thread_t *otp) {
 8007bc8:	b580      	push	{r7, lr}
 8007bca:	b084      	sub	sp, #16
 8007bcc:	af00      	add	r7, sp, #0
 8007bce:	6078      	str	r0, [r7, #4]
 8007bd0:	6039      	str	r1, [r7, #0]
  os_instance_t *oip = currcore;
 8007bd2:	4b18      	ldr	r3, [pc, #96]	; (8007c34 <__trace_switch+0x6c>)
 8007bd4:	60fb      	str	r3, [r7, #12]

  if ((oip->trace_buffer.suspended & CH_DBG_TRACE_MASK_SWITCH) == 0U) {
 8007bd6:	68fb      	ldr	r3, [r7, #12]
 8007bd8:	f8b3 3088 	ldrh.w	r3, [r3, #136]	; 0x88
 8007bdc:	f003 0302 	and.w	r3, r3, #2
 8007be0:	2b00      	cmp	r3, #0
 8007be2:	d123      	bne.n	8007c2c <__trace_switch+0x64>
    oip->trace_buffer.ptr->type        = CH_TRACE_TYPE_SWITCH;
 8007be4:	68fb      	ldr	r3, [r7, #12]
 8007be6:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 8007bea:	7813      	ldrb	r3, [r2, #0]
 8007bec:	2102      	movs	r1, #2
 8007bee:	f361 0302 	bfi	r3, r1, #0, #3
 8007bf2:	7013      	strb	r3, [r2, #0]
    oip->trace_buffer.ptr->state       = (uint8_t)otp->state;
 8007bf4:	683b      	ldr	r3, [r7, #0]
 8007bf6:	f893 1024 	ldrb.w	r1, [r3, #36]	; 0x24
 8007bfa:	68fb      	ldr	r3, [r7, #12]
 8007bfc:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 8007c00:	460b      	mov	r3, r1
 8007c02:	f003 031f 	and.w	r3, r3, #31
 8007c06:	b2d9      	uxtb	r1, r3
 8007c08:	7813      	ldrb	r3, [r2, #0]
 8007c0a:	f361 03c7 	bfi	r3, r1, #3, #5
 8007c0e:	7013      	strb	r3, [r2, #0]
    oip->trace_buffer.ptr->u.sw.ntp    = ntp;
 8007c10:	68fb      	ldr	r3, [r7, #12]
 8007c12:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007c16:	687a      	ldr	r2, [r7, #4]
 8007c18:	609a      	str	r2, [r3, #8]
    oip->trace_buffer.ptr->u.sw.wtobjp = otp->u.wtobjp;
 8007c1a:	68fb      	ldr	r3, [r7, #12]
 8007c1c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007c20:	683a      	ldr	r2, [r7, #0]
 8007c22:	6a92      	ldr	r2, [r2, #40]	; 0x28
 8007c24:	60da      	str	r2, [r3, #12]
    trace_next(oip);
 8007c26:	68f8      	ldr	r0, [r7, #12]
 8007c28:	f7ff ff3a 	bl	8007aa0 <trace_next>
  }
}
 8007c2c:	bf00      	nop
 8007c2e:	3710      	adds	r7, #16
 8007c30:	46bd      	mov	sp, r7
 8007c32:	bd80      	pop	{r7, pc}
 8007c34:	24000b18 	.word	0x24000b18

08007c38 <__trace_isr_enter>:
 *
 * @param[in] isr       name of the isr
 *
 * @notapi
 */
void __trace_isr_enter(const char *isr) {
 8007c38:	b580      	push	{r7, lr}
 8007c3a:	b086      	sub	sp, #24
 8007c3c:	af00      	add	r7, sp, #0
 8007c3e:	6078      	str	r0, [r7, #4]
  os_instance_t *oip = currcore;
 8007c40:	4b19      	ldr	r3, [pc, #100]	; (8007ca8 <__trace_isr_enter+0x70>)
 8007c42:	617b      	str	r3, [r7, #20]

  if ((oip->trace_buffer.suspended & CH_DBG_TRACE_MASK_ISR) == 0U) {
 8007c44:	697b      	ldr	r3, [r7, #20]
 8007c46:	f8b3 3088 	ldrh.w	r3, [r3, #136]	; 0x88
 8007c4a:	f003 0304 	and.w	r3, r3, #4
 8007c4e:	2b00      	cmp	r3, #0
 8007c50:	d126      	bne.n	8007ca0 <__trace_isr_enter+0x68>
 8007c52:	2330      	movs	r3, #48	; 0x30
 8007c54:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 8007c56:	68fb      	ldr	r3, [r7, #12]
 8007c58:	f383 8811 	msr	BASEPRI, r3
}
 8007c5c:	bf00      	nop
}
 8007c5e:	bf00      	nop
}
 8007c60:	bf00      	nop
    port_lock_from_isr();
    oip->trace_buffer.ptr->type        = CH_TRACE_TYPE_ISR_ENTER;
 8007c62:	697b      	ldr	r3, [r7, #20]
 8007c64:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 8007c68:	7813      	ldrb	r3, [r2, #0]
 8007c6a:	2103      	movs	r1, #3
 8007c6c:	f361 0302 	bfi	r3, r1, #0, #3
 8007c70:	7013      	strb	r3, [r2, #0]
    oip->trace_buffer.ptr->state       = 0U;
 8007c72:	697b      	ldr	r3, [r7, #20]
 8007c74:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 8007c78:	7813      	ldrb	r3, [r2, #0]
 8007c7a:	f36f 03c7 	bfc	r3, #3, #5
 8007c7e:	7013      	strb	r3, [r2, #0]
    oip->trace_buffer.ptr->u.isr.name  = isr;
 8007c80:	697b      	ldr	r3, [r7, #20]
 8007c82:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007c86:	687a      	ldr	r2, [r7, #4]
 8007c88:	609a      	str	r2, [r3, #8]
    trace_next(oip);
 8007c8a:	6978      	ldr	r0, [r7, #20]
 8007c8c:	f7ff ff08 	bl	8007aa0 <trace_next>
 8007c90:	2300      	movs	r3, #0
 8007c92:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 8007c94:	693b      	ldr	r3, [r7, #16]
 8007c96:	f383 8811 	msr	BASEPRI, r3
}
 8007c9a:	bf00      	nop
}
 8007c9c:	bf00      	nop
}
 8007c9e:	bf00      	nop
    port_unlock_from_isr();
  }
}
 8007ca0:	bf00      	nop
 8007ca2:	3718      	adds	r7, #24
 8007ca4:	46bd      	mov	sp, r7
 8007ca6:	bd80      	pop	{r7, pc}
 8007ca8:	24000b18 	.word	0x24000b18

08007cac <__trace_isr_leave>:
 *
 * @param[in] isr       name of the isr
 *
 * @notapi
 */
void __trace_isr_leave(const char *isr) {
 8007cac:	b580      	push	{r7, lr}
 8007cae:	b086      	sub	sp, #24
 8007cb0:	af00      	add	r7, sp, #0
 8007cb2:	6078      	str	r0, [r7, #4]
  os_instance_t *oip = currcore;
 8007cb4:	4b19      	ldr	r3, [pc, #100]	; (8007d1c <__trace_isr_leave+0x70>)
 8007cb6:	617b      	str	r3, [r7, #20]

  if ((oip->trace_buffer.suspended & CH_DBG_TRACE_MASK_ISR) == 0U) {
 8007cb8:	697b      	ldr	r3, [r7, #20]
 8007cba:	f8b3 3088 	ldrh.w	r3, [r3, #136]	; 0x88
 8007cbe:	f003 0304 	and.w	r3, r3, #4
 8007cc2:	2b00      	cmp	r3, #0
 8007cc4:	d126      	bne.n	8007d14 <__trace_isr_leave+0x68>
 8007cc6:	2330      	movs	r3, #48	; 0x30
 8007cc8:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 8007cca:	68fb      	ldr	r3, [r7, #12]
 8007ccc:	f383 8811 	msr	BASEPRI, r3
}
 8007cd0:	bf00      	nop
}
 8007cd2:	bf00      	nop
}
 8007cd4:	bf00      	nop
    port_lock_from_isr();
    oip->trace_buffer.ptr->type        = CH_TRACE_TYPE_ISR_LEAVE;
 8007cd6:	697b      	ldr	r3, [r7, #20]
 8007cd8:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 8007cdc:	7813      	ldrb	r3, [r2, #0]
 8007cde:	2104      	movs	r1, #4
 8007ce0:	f361 0302 	bfi	r3, r1, #0, #3
 8007ce4:	7013      	strb	r3, [r2, #0]
    oip->trace_buffer.ptr->state       = 0U;
 8007ce6:	697b      	ldr	r3, [r7, #20]
 8007ce8:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 8007cec:	7813      	ldrb	r3, [r2, #0]
 8007cee:	f36f 03c7 	bfc	r3, #3, #5
 8007cf2:	7013      	strb	r3, [r2, #0]
    oip->trace_buffer.ptr->u.isr.name  = isr;
 8007cf4:	697b      	ldr	r3, [r7, #20]
 8007cf6:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007cfa:	687a      	ldr	r2, [r7, #4]
 8007cfc:	609a      	str	r2, [r3, #8]
    trace_next(oip);
 8007cfe:	6978      	ldr	r0, [r7, #20]
 8007d00:	f7ff fece 	bl	8007aa0 <trace_next>
 8007d04:	2300      	movs	r3, #0
 8007d06:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 8007d08:	693b      	ldr	r3, [r7, #16]
 8007d0a:	f383 8811 	msr	BASEPRI, r3
}
 8007d0e:	bf00      	nop
}
 8007d10:	bf00      	nop
}
 8007d12:	bf00      	nop
    port_unlock_from_isr();
  }
}
 8007d14:	bf00      	nop
 8007d16:	3718      	adds	r7, #24
 8007d18:	46bd      	mov	sp, r7
 8007d1a:	bd80      	pop	{r7, pc}
 8007d1c:	24000b18 	.word	0x24000b18

08007d20 <__trace_halt>:
 *
 * @param[in] reason    the halt error string
 *
 * @notapi
 */
void __trace_halt(const char *reason) {
 8007d20:	b580      	push	{r7, lr}
 8007d22:	b084      	sub	sp, #16
 8007d24:	af00      	add	r7, sp, #0
 8007d26:	6078      	str	r0, [r7, #4]
  os_instance_t *oip = currcore;
 8007d28:	4b11      	ldr	r3, [pc, #68]	; (8007d70 <__trace_halt+0x50>)
 8007d2a:	60fb      	str	r3, [r7, #12]

  if ((oip->trace_buffer.suspended & CH_DBG_TRACE_MASK_HALT) == 0U) {
 8007d2c:	68fb      	ldr	r3, [r7, #12]
 8007d2e:	f8b3 3088 	ldrh.w	r3, [r3, #136]	; 0x88
 8007d32:	f003 0308 	and.w	r3, r3, #8
 8007d36:	2b00      	cmp	r3, #0
 8007d38:	d116      	bne.n	8007d68 <__trace_halt+0x48>
    oip->trace_buffer.ptr->type          = CH_TRACE_TYPE_HALT;
 8007d3a:	68fb      	ldr	r3, [r7, #12]
 8007d3c:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 8007d40:	7813      	ldrb	r3, [r2, #0]
 8007d42:	2105      	movs	r1, #5
 8007d44:	f361 0302 	bfi	r3, r1, #0, #3
 8007d48:	7013      	strb	r3, [r2, #0]
    oip->trace_buffer.ptr->state         = 0;
 8007d4a:	68fb      	ldr	r3, [r7, #12]
 8007d4c:	f8d3 208c 	ldr.w	r2, [r3, #140]	; 0x8c
 8007d50:	7813      	ldrb	r3, [r2, #0]
 8007d52:	f36f 03c7 	bfc	r3, #3, #5
 8007d56:	7013      	strb	r3, [r2, #0]
    oip->trace_buffer.ptr->u.halt.reason = reason;
 8007d58:	68fb      	ldr	r3, [r7, #12]
 8007d5a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8007d5e:	687a      	ldr	r2, [r7, #4]
 8007d60:	609a      	str	r2, [r3, #8]
    trace_next(oip);
 8007d62:	68f8      	ldr	r0, [r7, #12]
 8007d64:	f7ff fe9c 	bl	8007aa0 <trace_next>
  }
}
 8007d68:	bf00      	nop
 8007d6a:	3710      	adds	r7, #16
 8007d6c:	46bd      	mov	sp, r7
 8007d6e:	bd80      	pop	{r7, pc}
 8007d70:	24000b18 	.word	0x24000b18

08007d74 <chTimeAddX>:
 * @return              The new system time.
 *
 * @xclass
 */
static inline systime_t chTimeAddX(systime_t systime,
                                   sysinterval_t interval) {
 8007d74:	b480      	push	{r7}
 8007d76:	b083      	sub	sp, #12
 8007d78:	af00      	add	r7, sp, #0
 8007d7a:	6078      	str	r0, [r7, #4]
 8007d7c:	6039      	str	r1, [r7, #0]

#if CH_CFG_ST_RESOLUTION != CH_CFG_INTERVALS_SIZE
  chDbgCheck(interval <= (sysinterval_t)TIME_MAX_SYSTIME);
#endif

  return systime + (systime_t)interval;
 8007d7e:	687a      	ldr	r2, [r7, #4]
 8007d80:	683b      	ldr	r3, [r7, #0]
 8007d82:	4413      	add	r3, r2
}
 8007d84:	4618      	mov	r0, r3
 8007d86:	370c      	adds	r7, #12
 8007d88:	46bd      	mov	sp, r7
 8007d8a:	bc80      	pop	{r7}
 8007d8c:	4770      	bx	lr

08007d8e <chTimeDiffX>:
 * @param[in] end       second system time
 * @return              The interval representing the time difference.
 *
 * @xclass
 */
static inline sysinterval_t chTimeDiffX(systime_t start, systime_t end) {
 8007d8e:	b480      	push	{r7}
 8007d90:	b083      	sub	sp, #12
 8007d92:	af00      	add	r7, sp, #0
 8007d94:	6078      	str	r0, [r7, #4]
 8007d96:	6039      	str	r1, [r7, #0]

  /*lint -save -e9033 [10.8] This cast is required by the operation, it is
    known that the destination type can be wider.*/
  return (sysinterval_t)((systime_t)(end - start));
 8007d98:	683a      	ldr	r2, [r7, #0]
 8007d9a:	687b      	ldr	r3, [r7, #4]
 8007d9c:	1ad3      	subs	r3, r2, r3
  /*lint -restore*/
}
 8007d9e:	4618      	mov	r0, r3
 8007da0:	370c      	adds	r7, #12
 8007da2:	46bd      	mov	sp, r7
 8007da4:	bc80      	pop	{r7}
 8007da6:	4770      	bx	lr

08007da8 <ch_dlist_isempty>:
 * @param[in] dlhp      pointer to the delta list header
 * @return              The status of the delta list.
 *
 * @notapi
 */
static inline bool ch_dlist_isempty(ch_delta_list_t *dlhp) {
 8007da8:	b480      	push	{r7}
 8007daa:	b083      	sub	sp, #12
 8007dac:	af00      	add	r7, sp, #0
 8007dae:	6078      	str	r0, [r7, #4]

  return (bool)(dlhp == dlhp->next);
 8007db0:	687b      	ldr	r3, [r7, #4]
 8007db2:	681b      	ldr	r3, [r3, #0]
 8007db4:	687a      	ldr	r2, [r7, #4]
 8007db6:	429a      	cmp	r2, r3
 8007db8:	bf0c      	ite	eq
 8007dba:	2301      	moveq	r3, #1
 8007dbc:	2300      	movne	r3, #0
 8007dbe:	b2db      	uxtb	r3, r3
}
 8007dc0:	4618      	mov	r0, r3
 8007dc2:	370c      	adds	r7, #12
 8007dc4:	46bd      	mov	sp, r7
 8007dc6:	bc80      	pop	{r7}
 8007dc8:	4770      	bx	lr

08007dca <ch_dlist_isfirst>:
 * @param[in] dlp       pointer to the delta list element
 *
 * @notapi
 */
static inline bool ch_dlist_isfirst(ch_delta_list_t *dlhp,
                                    ch_delta_list_t *dlp) {
 8007dca:	b480      	push	{r7}
 8007dcc:	b083      	sub	sp, #12
 8007dce:	af00      	add	r7, sp, #0
 8007dd0:	6078      	str	r0, [r7, #4]
 8007dd2:	6039      	str	r1, [r7, #0]

  return (bool)(dlhp->next == dlp);
 8007dd4:	687b      	ldr	r3, [r7, #4]
 8007dd6:	681b      	ldr	r3, [r3, #0]
 8007dd8:	683a      	ldr	r2, [r7, #0]
 8007dda:	429a      	cmp	r2, r3
 8007ddc:	bf0c      	ite	eq
 8007dde:	2301      	moveq	r3, #1
 8007de0:	2300      	movne	r3, #0
 8007de2:	b2db      	uxtb	r3, r3
}
 8007de4:	4618      	mov	r0, r3
 8007de6:	370c      	adds	r7, #12
 8007de8:	46bd      	mov	sp, r7
 8007dea:	bc80      	pop	{r7}
 8007dec:	4770      	bx	lr

08007dee <ch_dlist_insert_after>:
 *
 * @notapi
 */
static inline void ch_dlist_insert_after(ch_delta_list_t *dlhp,
                                         ch_delta_list_t *dlp,
                                         sysinterval_t delta) {
 8007dee:	b480      	push	{r7}
 8007df0:	b085      	sub	sp, #20
 8007df2:	af00      	add	r7, sp, #0
 8007df4:	60f8      	str	r0, [r7, #12]
 8007df6:	60b9      	str	r1, [r7, #8]
 8007df8:	607a      	str	r2, [r7, #4]

  dlp->delta      = delta;
 8007dfa:	68bb      	ldr	r3, [r7, #8]
 8007dfc:	687a      	ldr	r2, [r7, #4]
 8007dfe:	609a      	str	r2, [r3, #8]
  dlp->prev       = dlhp;
 8007e00:	68bb      	ldr	r3, [r7, #8]
 8007e02:	68fa      	ldr	r2, [r7, #12]
 8007e04:	605a      	str	r2, [r3, #4]
  dlp->next       = dlp->prev->next;
 8007e06:	68bb      	ldr	r3, [r7, #8]
 8007e08:	685b      	ldr	r3, [r3, #4]
 8007e0a:	681a      	ldr	r2, [r3, #0]
 8007e0c:	68bb      	ldr	r3, [r7, #8]
 8007e0e:	601a      	str	r2, [r3, #0]
  dlp->next->prev = dlp;
 8007e10:	68bb      	ldr	r3, [r7, #8]
 8007e12:	681b      	ldr	r3, [r3, #0]
 8007e14:	68ba      	ldr	r2, [r7, #8]
 8007e16:	605a      	str	r2, [r3, #4]
  dlhp->next      = dlp;
 8007e18:	68fb      	ldr	r3, [r7, #12]
 8007e1a:	68ba      	ldr	r2, [r7, #8]
 8007e1c:	601a      	str	r2, [r3, #0]
}
 8007e1e:	bf00      	nop
 8007e20:	3714      	adds	r7, #20
 8007e22:	46bd      	mov	sp, r7
 8007e24:	bc80      	pop	{r7}
 8007e26:	4770      	bx	lr

08007e28 <ch_dlist_insert_before>:
 *
 * @notapi
 */
static inline void ch_dlist_insert_before(ch_delta_list_t *dlhp,
                                          ch_delta_list_t *dlp,
                                          sysinterval_t delta) {
 8007e28:	b480      	push	{r7}
 8007e2a:	b085      	sub	sp, #20
 8007e2c:	af00      	add	r7, sp, #0
 8007e2e:	60f8      	str	r0, [r7, #12]
 8007e30:	60b9      	str	r1, [r7, #8]
 8007e32:	607a      	str	r2, [r7, #4]

  dlp->delta      = delta;
 8007e34:	68bb      	ldr	r3, [r7, #8]
 8007e36:	687a      	ldr	r2, [r7, #4]
 8007e38:	609a      	str	r2, [r3, #8]
  dlp->next       = dlhp;
 8007e3a:	68bb      	ldr	r3, [r7, #8]
 8007e3c:	68fa      	ldr	r2, [r7, #12]
 8007e3e:	601a      	str	r2, [r3, #0]
  dlp->prev       = dlp->next->prev;
 8007e40:	68bb      	ldr	r3, [r7, #8]
 8007e42:	681b      	ldr	r3, [r3, #0]
 8007e44:	685a      	ldr	r2, [r3, #4]
 8007e46:	68bb      	ldr	r3, [r7, #8]
 8007e48:	605a      	str	r2, [r3, #4]
  dlp->prev->next = dlp;
 8007e4a:	68bb      	ldr	r3, [r7, #8]
 8007e4c:	685b      	ldr	r3, [r3, #4]
 8007e4e:	68ba      	ldr	r2, [r7, #8]
 8007e50:	601a      	str	r2, [r3, #0]
  dlhp->prev      = dlp;
 8007e52:	68fb      	ldr	r3, [r7, #12]
 8007e54:	68ba      	ldr	r2, [r7, #8]
 8007e56:	605a      	str	r2, [r3, #4]
}
 8007e58:	bf00      	nop
 8007e5a:	3714      	adds	r7, #20
 8007e5c:	46bd      	mov	sp, r7
 8007e5e:	bc80      	pop	{r7}
 8007e60:	4770      	bx	lr

08007e62 <ch_dlist_insert>:
 *
 * @notapi
 */
static inline void ch_dlist_insert(ch_delta_list_t *dlhp,
                                   ch_delta_list_t *dlep,
                                   sysinterval_t delta) {
 8007e62:	b580      	push	{r7, lr}
 8007e64:	b086      	sub	sp, #24
 8007e66:	af00      	add	r7, sp, #0
 8007e68:	60f8      	str	r0, [r7, #12]
 8007e6a:	60b9      	str	r1, [r7, #8]
 8007e6c:	607a      	str	r2, [r7, #4]
  ch_delta_list_t *dlp;

  /* The delta list is scanned in order to find the correct position for
     this element. */
  dlp = dlhp->next;
 8007e6e:	68fb      	ldr	r3, [r7, #12]
 8007e70:	681b      	ldr	r3, [r3, #0]
 8007e72:	617b      	str	r3, [r7, #20]
  while (likely(dlp->delta < delta)) {
 8007e74:	e007      	b.n	8007e86 <ch_dlist_insert+0x24>
    /* Debug assert if the element is already in the list.*/
    chDbgAssert(dlp != dlep, "element already in list");

    delta -= dlp->delta;
 8007e76:	697b      	ldr	r3, [r7, #20]
 8007e78:	689b      	ldr	r3, [r3, #8]
 8007e7a:	687a      	ldr	r2, [r7, #4]
 8007e7c:	1ad3      	subs	r3, r2, r3
 8007e7e:	607b      	str	r3, [r7, #4]
    dlp = dlp->next;
 8007e80:	697b      	ldr	r3, [r7, #20]
 8007e82:	681b      	ldr	r3, [r3, #0]
 8007e84:	617b      	str	r3, [r7, #20]
  while (likely(dlp->delta < delta)) {
 8007e86:	697b      	ldr	r3, [r7, #20]
 8007e88:	689b      	ldr	r3, [r3, #8]
 8007e8a:	687a      	ldr	r2, [r7, #4]
 8007e8c:	429a      	cmp	r2, r3
 8007e8e:	bf8c      	ite	hi
 8007e90:	2301      	movhi	r3, #1
 8007e92:	2300      	movls	r3, #0
 8007e94:	b2db      	uxtb	r3, r3
 8007e96:	2b00      	cmp	r3, #0
 8007e98:	d1ed      	bne.n	8007e76 <ch_dlist_insert+0x14>
  }

  /* The timer is inserted in the delta list.*/
  ch_dlist_insert_before(dlp, dlep, delta);
 8007e9a:	687a      	ldr	r2, [r7, #4]
 8007e9c:	68b9      	ldr	r1, [r7, #8]
 8007e9e:	6978      	ldr	r0, [r7, #20]
 8007ea0:	f7ff ffc2 	bl	8007e28 <ch_dlist_insert_before>

  /* Adjusting delta for the following element.*/
  dlp->delta -= delta;
 8007ea4:	697b      	ldr	r3, [r7, #20]
 8007ea6:	689a      	ldr	r2, [r3, #8]
 8007ea8:	687b      	ldr	r3, [r7, #4]
 8007eaa:	1ad2      	subs	r2, r2, r3
 8007eac:	697b      	ldr	r3, [r7, #20]
 8007eae:	609a      	str	r2, [r3, #8]

  /* Special case when the inserted element is in last position in the list,
     the value in the header must be restored, just doing it is faster than
     checking then doing.*/
  dlhp->delta = (sysinterval_t)-1;
 8007eb0:	68fb      	ldr	r3, [r7, #12]
 8007eb2:	f04f 32ff 	mov.w	r2, #4294967295
 8007eb6:	609a      	str	r2, [r3, #8]
}
 8007eb8:	bf00      	nop
 8007eba:	3718      	adds	r7, #24
 8007ebc:	46bd      	mov	sp, r7
 8007ebe:	bd80      	pop	{r7, pc}

08007ec0 <ch_dlist_remove_first>:
 *
 * @param[in] dlhp      pointer to the delta list header
 *
 * @notapi
 */
static inline ch_delta_list_t *ch_dlist_remove_first(ch_delta_list_t *dlhp) {
 8007ec0:	b480      	push	{r7}
 8007ec2:	b085      	sub	sp, #20
 8007ec4:	af00      	add	r7, sp, #0
 8007ec6:	6078      	str	r0, [r7, #4]
  ch_delta_list_t *dlp = dlhp->next;
 8007ec8:	687b      	ldr	r3, [r7, #4]
 8007eca:	681b      	ldr	r3, [r3, #0]
 8007ecc:	60fb      	str	r3, [r7, #12]

  dlhp->next       = dlp->next;
 8007ece:	68fb      	ldr	r3, [r7, #12]
 8007ed0:	681a      	ldr	r2, [r3, #0]
 8007ed2:	687b      	ldr	r3, [r7, #4]
 8007ed4:	601a      	str	r2, [r3, #0]
  dlhp->next->prev = dlhp;
 8007ed6:	687b      	ldr	r3, [r7, #4]
 8007ed8:	681b      	ldr	r3, [r3, #0]
 8007eda:	687a      	ldr	r2, [r7, #4]
 8007edc:	605a      	str	r2, [r3, #4]

  return dlp;
 8007ede:	68fb      	ldr	r3, [r7, #12]
}
 8007ee0:	4618      	mov	r0, r3
 8007ee2:	3714      	adds	r7, #20
 8007ee4:	46bd      	mov	sp, r7
 8007ee6:	bc80      	pop	{r7}
 8007ee8:	4770      	bx	lr

08007eea <ch_dlist_dequeue>:
 *
 * @param[in] dlp       pointer to the delta list element
 *
 * @notapi
 */
static inline ch_delta_list_t *ch_dlist_dequeue(ch_delta_list_t *dlp) {
 8007eea:	b480      	push	{r7}
 8007eec:	b083      	sub	sp, #12
 8007eee:	af00      	add	r7, sp, #0
 8007ef0:	6078      	str	r0, [r7, #4]

  dlp->prev->next = dlp->next;
 8007ef2:	687b      	ldr	r3, [r7, #4]
 8007ef4:	685b      	ldr	r3, [r3, #4]
 8007ef6:	687a      	ldr	r2, [r7, #4]
 8007ef8:	6812      	ldr	r2, [r2, #0]
 8007efa:	601a      	str	r2, [r3, #0]
  dlp->next->prev = dlp->prev;
 8007efc:	687b      	ldr	r3, [r7, #4]
 8007efe:	681b      	ldr	r3, [r3, #0]
 8007f00:	687a      	ldr	r2, [r7, #4]
 8007f02:	6852      	ldr	r2, [r2, #4]
 8007f04:	605a      	str	r2, [r3, #4]

  return dlp;
 8007f06:	687b      	ldr	r3, [r7, #4]
}
 8007f08:	4618      	mov	r0, r3
 8007f0a:	370c      	adds	r7, #12
 8007f0c:	46bd      	mov	sp, r7
 8007f0e:	bc80      	pop	{r7}
 8007f10:	4770      	bx	lr

08007f12 <port_timer_start_alarm>:
static inline void port_timer_start_alarm(systime_t time) {
 8007f12:	b580      	push	{r7, lr}
 8007f14:	b082      	sub	sp, #8
 8007f16:	af00      	add	r7, sp, #0
 8007f18:	6078      	str	r0, [r7, #4]
  stStartAlarm(time);
 8007f1a:	6878      	ldr	r0, [r7, #4]
 8007f1c:	f7f9 f9dc 	bl	80012d8 <stStartAlarm>
}
 8007f20:	bf00      	nop
 8007f22:	3708      	adds	r7, #8
 8007f24:	46bd      	mov	sp, r7
 8007f26:	bd80      	pop	{r7, pc}

08007f28 <port_timer_stop_alarm>:
static inline void port_timer_stop_alarm(void) {
 8007f28:	b580      	push	{r7, lr}
 8007f2a:	af00      	add	r7, sp, #0
  stStopAlarm();
 8007f2c:	f7f9 f9df 	bl	80012ee <stStopAlarm>
}
 8007f30:	bf00      	nop
 8007f32:	bd80      	pop	{r7, pc}

08007f34 <port_timer_set_alarm>:
static inline void port_timer_set_alarm(systime_t time) {
 8007f34:	b580      	push	{r7, lr}
 8007f36:	b082      	sub	sp, #8
 8007f38:	af00      	add	r7, sp, #0
 8007f3a:	6078      	str	r0, [r7, #4]
  stSetAlarm(time);
 8007f3c:	6878      	ldr	r0, [r7, #4]
 8007f3e:	f7f9 f9dc 	bl	80012fa <stSetAlarm>
}
 8007f42:	bf00      	nop
 8007f44:	3708      	adds	r7, #8
 8007f46:	46bd      	mov	sp, r7
 8007f48:	bd80      	pop	{r7, pc}

08007f4a <port_timer_get_time>:
static inline systime_t port_timer_get_time(void) {
 8007f4a:	b580      	push	{r7, lr}
 8007f4c:	af00      	add	r7, sp, #0
  return stGetCounter();
 8007f4e:	f7f9 f9bc 	bl	80012ca <stGetCounter>
 8007f52:	4603      	mov	r3, r0
}
 8007f54:	4618      	mov	r0, r3
 8007f56:	bd80      	pop	{r7, pc}

08007f58 <chSysLockFromISR>:
static inline void chSysLockFromISR(void) {
 8007f58:	b480      	push	{r7}
 8007f5a:	b083      	sub	sp, #12
 8007f5c:	af00      	add	r7, sp, #0
 8007f5e:	2330      	movs	r3, #48	; 0x30
 8007f60:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 8007f62:	687b      	ldr	r3, [r7, #4]
 8007f64:	f383 8811 	msr	BASEPRI, r3
}
 8007f68:	bf00      	nop
}
 8007f6a:	bf00      	nop
}
 8007f6c:	bf00      	nop
}
 8007f6e:	bf00      	nop
 8007f70:	370c      	adds	r7, #12
 8007f72:	46bd      	mov	sp, r7
 8007f74:	bc80      	pop	{r7}
 8007f76:	4770      	bx	lr

08007f78 <chSysUnlockFromISR>:
static inline void chSysUnlockFromISR(void) {
 8007f78:	b480      	push	{r7}
 8007f7a:	b083      	sub	sp, #12
 8007f7c:	af00      	add	r7, sp, #0
 8007f7e:	2300      	movs	r3, #0
 8007f80:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 8007f82:	687b      	ldr	r3, [r7, #4]
 8007f84:	f383 8811 	msr	BASEPRI, r3
}
 8007f88:	bf00      	nop
}
 8007f8a:	bf00      	nop
}
 8007f8c:	bf00      	nop
}
 8007f8e:	bf00      	nop
 8007f90:	370c      	adds	r7, #12
 8007f92:	46bd      	mov	sp, r7
 8007f94:	bc80      	pop	{r7}
 8007f96:	4770      	bx	lr

08007f98 <chVTGetSystemTimeX>:
static inline systime_t chVTGetSystemTimeX(void) {
 8007f98:	b580      	push	{r7, lr}
 8007f9a:	af00      	add	r7, sp, #0
  return port_timer_get_time();
 8007f9c:	f7ff ffd5 	bl	8007f4a <port_timer_get_time>
 8007fa0:	4603      	mov	r3, r0
}
 8007fa2:	4618      	mov	r0, r3
 8007fa4:	bd80      	pop	{r7, pc}

08007fa6 <vt_set_alarm>:
 *          in order to compensate for the event.
 *
 * @param[in] now       last known system time
 * @param[in] delay     delay over @p now
 */
static void vt_set_alarm(systime_t now, sysinterval_t delay) {
 8007fa6:	b580      	push	{r7, lr}
 8007fa8:	b086      	sub	sp, #24
 8007faa:	af00      	add	r7, sp, #0
 8007fac:	6078      	str	r0, [r7, #4]
 8007fae:	6039      	str	r1, [r7, #0]
  sysinterval_t currdelta;

  /* Initial delta is what is configured statically.*/
  currdelta = (sysinterval_t)CH_CFG_ST_TIMEDELTA;
 8007fb0:	2302      	movs	r3, #2
 8007fb2:	617b      	str	r3, [r7, #20]

  if (delay < currdelta) {
 8007fb4:	683a      	ldr	r2, [r7, #0]
 8007fb6:	697b      	ldr	r3, [r7, #20]
 8007fb8:	429a      	cmp	r2, r3
 8007fba:	d201      	bcs.n	8007fc0 <vt_set_alarm+0x1a>
    /* We need to avoid that the system time goes past the alarm we are
       going to set before the alarm is actually set.*/
    delay = currdelta;
 8007fbc:	697b      	ldr	r3, [r7, #20]
 8007fbe:	603b      	str	r3, [r7, #0]
  while (true) {
    sysinterval_t nowdelta;
    systime_t newnow;

    /* Setting up the alarm on the next deadline.*/
    port_timer_set_alarm(chTimeAddX(now, delay));
 8007fc0:	6839      	ldr	r1, [r7, #0]
 8007fc2:	6878      	ldr	r0, [r7, #4]
 8007fc4:	f7ff fed6 	bl	8007d74 <chTimeAddX>
 8007fc8:	4603      	mov	r3, r0
 8007fca:	4618      	mov	r0, r3
 8007fcc:	f7ff ffb2 	bl	8007f34 <port_timer_set_alarm>
       current time skipped past the calculated deadline.
       Note that the "<" condition is intentional, we want to make sure
       that the alarm is set before the deadline is reached because the
       comparison could happen on the transition depending on the timer
       architecture.*/
    newnow = chVTGetSystemTimeX();
 8007fd0:	f7ff ffe2 	bl	8007f98 <chVTGetSystemTimeX>
 8007fd4:	6138      	str	r0, [r7, #16]
    nowdelta = chTimeDiffX(now, newnow);
 8007fd6:	6939      	ldr	r1, [r7, #16]
 8007fd8:	6878      	ldr	r0, [r7, #4]
 8007fda:	f7ff fed8 	bl	8007d8e <chTimeDiffX>
 8007fde:	60f8      	str	r0, [r7, #12]
    if (likely(nowdelta < delay)) {
 8007fe0:	68fa      	ldr	r2, [r7, #12]
 8007fe2:	683b      	ldr	r3, [r7, #0]
 8007fe4:	429a      	cmp	r2, r3
 8007fe6:	bf34      	ite	cc
 8007fe8:	2301      	movcc	r3, #1
 8007fea:	2300      	movcs	r3, #0
 8007fec:	b2db      	uxtb	r3, r3
 8007fee:	2b00      	cmp	r3, #0
 8007ff0:	d107      	bne.n	8008002 <vt_set_alarm+0x5c>
      break;
    }

    /* Trying again with a more relaxed minimum delta.*/
    currdelta += (sysinterval_t)1;
 8007ff2:	697b      	ldr	r3, [r7, #20]
 8007ff4:	3301      	adds	r3, #1
 8007ff6:	617b      	str	r3, [r7, #20]

    /* Current time becomes the new "base" time.*/
    now = newnow;
 8007ff8:	693b      	ldr	r3, [r7, #16]
 8007ffa:	607b      	str	r3, [r7, #4]
    delay = currdelta;
 8007ffc:	697b      	ldr	r3, [r7, #20]
 8007ffe:	603b      	str	r3, [r7, #0]
  while (true) {
 8008000:	e7de      	b.n	8007fc0 <vt_set_alarm+0x1a>
      break;
 8008002:	bf00      	nop
  }

#if !defined(CH_VT_RFCU_DISABLED)
  /* Checking if a skip occurred.*/
  if (currdelta > CH_CFG_ST_TIMEDELTA) {
 8008004:	697b      	ldr	r3, [r7, #20]
 8008006:	2b02      	cmp	r3, #2
 8008008:	d902      	bls.n	8008010 <vt_set_alarm+0x6a>
    chRFCUCollectFaultsI(CH_RFCU_VT_INSUFFICIENT_DELTA);
 800800a:	2001      	movs	r0, #1
 800800c:	f7ff fd28 	bl	8007a60 <chRFCUCollectFaultsI>
  }
#else
  /* Assertions as fallback.*/
  chDbgAssert(currdelta <= CH_CFG_ST_TIMEDELTA, "insufficient delta");
#endif
}
 8008010:	bf00      	nop
 8008012:	3718      	adds	r7, #24
 8008014:	46bd      	mov	sp, r7
 8008016:	bd80      	pop	{r7, pc}

08008018 <vt_insert_first>:
 * @note    This is the special case when the delta list is initially empty.
 */
static void vt_insert_first(virtual_timers_list_t *vtlp,
                            virtual_timer_t *vtp,
                            systime_t now,
                            sysinterval_t delay) {
 8008018:	b580      	push	{r7, lr}
 800801a:	b086      	sub	sp, #24
 800801c:	af00      	add	r7, sp, #0
 800801e:	60f8      	str	r0, [r7, #12]
 8008020:	60b9      	str	r1, [r7, #8]
 8008022:	607a      	str	r2, [r7, #4]
 8008024:	603b      	str	r3, [r7, #0]
  sysinterval_t currdelta;

  /* The delta list is empty, the current time becomes the new
     delta list base time, the timer is inserted.*/
  vtlp->lasttime = now;
 8008026:	68fb      	ldr	r3, [r7, #12]
 8008028:	687a      	ldr	r2, [r7, #4]
 800802a:	60da      	str	r2, [r3, #12]
  ch_dlist_insert_after(&vtlp->dlist, &vtp->dlist, delay);
 800802c:	68fb      	ldr	r3, [r7, #12]
 800802e:	68b9      	ldr	r1, [r7, #8]
 8008030:	683a      	ldr	r2, [r7, #0]
 8008032:	4618      	mov	r0, r3
 8008034:	f7ff fedb 	bl	8007dee <ch_dlist_insert_after>

  /* Initial delta is what is configured statically.*/
  currdelta = (sysinterval_t)CH_CFG_ST_TIMEDELTA;
 8008038:	2302      	movs	r3, #2
 800803a:	617b      	str	r3, [r7, #20]

  /* If the requested delay is lower than the minimum safe delta then it
     is raised to the minimum safe value.*/
  if (delay < currdelta) {
 800803c:	683a      	ldr	r2, [r7, #0]
 800803e:	697b      	ldr	r3, [r7, #20]
 8008040:	429a      	cmp	r2, r3
 8008042:	d201      	bcs.n	8008048 <vt_insert_first+0x30>
    /* We need to avoid that the system time goes past the alarm we are
       going to set before the alarm is actually set.*/
    delay = currdelta;
 8008044:	697b      	ldr	r3, [r7, #20]
 8008046:	603b      	str	r3, [r7, #0]
  }
#endif

  /* Being the first element inserted in the list the alarm timer
     is started.*/
  port_timer_start_alarm(chTimeAddX(vtlp->lasttime, delay));
 8008048:	68fb      	ldr	r3, [r7, #12]
 800804a:	68db      	ldr	r3, [r3, #12]
 800804c:	6839      	ldr	r1, [r7, #0]
 800804e:	4618      	mov	r0, r3
 8008050:	f7ff fe90 	bl	8007d74 <chTimeAddX>
 8008054:	4603      	mov	r3, r0
 8008056:	4618      	mov	r0, r3
 8008058:	f7ff ff5b 	bl	8007f12 <port_timer_start_alarm>
       current time skipped past the calculated deadline.
       Note that the "<" condition is intentional, we want to make sure
       that the alarm is set before the deadline is reached because the
       comparison could happen on the transition depending on the timer
       architecture.*/
    newnow = chVTGetSystemTimeX();
 800805c:	f7ff ff9c 	bl	8007f98 <chVTGetSystemTimeX>
 8008060:	6138      	str	r0, [r7, #16]
    if (likely(chTimeDiffX(now, newnow) < delay)) {
 8008062:	6939      	ldr	r1, [r7, #16]
 8008064:	6878      	ldr	r0, [r7, #4]
 8008066:	f7ff fe92 	bl	8007d8e <chTimeDiffX>
 800806a:	4602      	mov	r2, r0
 800806c:	683b      	ldr	r3, [r7, #0]
 800806e:	4293      	cmp	r3, r2
 8008070:	bf8c      	ite	hi
 8008072:	2301      	movhi	r3, #1
 8008074:	2300      	movls	r3, #0
 8008076:	b2db      	uxtb	r3, r3
 8008078:	2b00      	cmp	r3, #0
 800807a:	d10f      	bne.n	800809c <vt_insert_first+0x84>
      break;
    }

    /* Trying again with a more relaxed minimum delta.*/
    currdelta += (sysinterval_t)1;
 800807c:	697b      	ldr	r3, [r7, #20]
 800807e:	3301      	adds	r3, #1
 8008080:	617b      	str	r3, [r7, #20]

    /* Setting up the alarm on the next deadline.*/
    port_timer_set_alarm(chTimeAddX(now, currdelta));
 8008082:	6979      	ldr	r1, [r7, #20]
 8008084:	6878      	ldr	r0, [r7, #4]
 8008086:	f7ff fe75 	bl	8007d74 <chTimeAddX>
 800808a:	4603      	mov	r3, r0
 800808c:	4618      	mov	r0, r3
 800808e:	f7ff ff51 	bl	8007f34 <port_timer_set_alarm>

    /* Current time becomes the new "base" time.*/
    now = newnow;
 8008092:	693b      	ldr	r3, [r7, #16]
 8008094:	607b      	str	r3, [r7, #4]
    delay = currdelta;
 8008096:	697b      	ldr	r3, [r7, #20]
 8008098:	603b      	str	r3, [r7, #0]
  while (true) {
 800809a:	e7df      	b.n	800805c <vt_insert_first+0x44>
      break;
 800809c:	bf00      	nop
  }

#if !defined(CH_VT_RFCU_DISABLED)
  /* Checking if a skip occurred.*/
  if (currdelta > CH_CFG_ST_TIMEDELTA) {
 800809e:	697b      	ldr	r3, [r7, #20]
 80080a0:	2b02      	cmp	r3, #2
 80080a2:	d902      	bls.n	80080aa <vt_insert_first+0x92>
    chRFCUCollectFaultsI(CH_RFCU_VT_INSUFFICIENT_DELTA);
 80080a4:	2001      	movs	r0, #1
 80080a6:	f7ff fcdb 	bl	8007a60 <chRFCUCollectFaultsI>
  }
#else
  /* Assertions as fallback.*/
  chDbgAssert(currdelta <= CH_CFG_ST_TIMEDELTA, "insufficient delta");
#endif
}
 80080aa:	bf00      	nop
 80080ac:	3718      	adds	r7, #24
 80080ae:	46bd      	mov	sp, r7
 80080b0:	bd80      	pop	{r7, pc}

080080b2 <vt_enqueue>:
/**
 * @brief   Enqueues a virtual timer in a virtual timers list.
 */
static void vt_enqueue(virtual_timers_list_t *vtlp,
                       virtual_timer_t *vtp,
                       sysinterval_t delay) {
 80080b2:	b580      	push	{r7, lr}
 80080b4:	b088      	sub	sp, #32
 80080b6:	af00      	add	r7, sp, #0
 80080b8:	60f8      	str	r0, [r7, #12]
 80080ba:	60b9      	str	r1, [r7, #8]
 80080bc:	607a      	str	r2, [r7, #4]
  sysinterval_t delta;

#if CH_CFG_ST_TIMEDELTA > 0
  {
    sysinterval_t nowdelta;
    systime_t now = chVTGetSystemTimeX();
 80080be:	f7ff ff6b 	bl	8007f98 <chVTGetSystemTimeX>
 80080c2:	61b8      	str	r0, [r7, #24]

    /* Special case where the timers list is empty.*/
    if (ch_dlist_isempty(&vtlp->dlist)) {
 80080c4:	68fb      	ldr	r3, [r7, #12]
 80080c6:	4618      	mov	r0, r3
 80080c8:	f7ff fe6e 	bl	8007da8 <ch_dlist_isempty>
 80080cc:	4603      	mov	r3, r0
 80080ce:	2b00      	cmp	r3, #0
 80080d0:	d006      	beq.n	80080e0 <vt_enqueue+0x2e>

      vt_insert_first(vtlp, vtp, now, delay);
 80080d2:	687b      	ldr	r3, [r7, #4]
 80080d4:	69ba      	ldr	r2, [r7, #24]
 80080d6:	68b9      	ldr	r1, [r7, #8]
 80080d8:	68f8      	ldr	r0, [r7, #12]
 80080da:	f7ff ff9d 	bl	8008018 <vt_insert_first>

      return;
 80080de:	e020      	b.n	8008122 <vt_enqueue+0x70>
    }

    /* Delay as delta from 'lasttime'. Note, it can overflow and the value
       becomes lower than 'deltanow'.*/
    nowdelta = chTimeDiffX(vtlp->lasttime, now);
 80080e0:	68fb      	ldr	r3, [r7, #12]
 80080e2:	68db      	ldr	r3, [r3, #12]
 80080e4:	69b9      	ldr	r1, [r7, #24]
 80080e6:	4618      	mov	r0, r3
 80080e8:	f7ff fe51 	bl	8007d8e <chTimeDiffX>
 80080ec:	6178      	str	r0, [r7, #20]
    delta    = nowdelta + delay;
 80080ee:	697a      	ldr	r2, [r7, #20]
 80080f0:	687b      	ldr	r3, [r7, #4]
 80080f2:	4413      	add	r3, r2
 80080f4:	61fb      	str	r3, [r7, #28]

    /* Scenario where a very large delay exceeded the numeric range, the
       delta is shortened to make it fit the numeric range, the timer
       will be triggered "deltanow" cycles earlier.*/
    if (delta < nowdelta) {
 80080f6:	69fa      	ldr	r2, [r7, #28]
 80080f8:	697b      	ldr	r3, [r7, #20]
 80080fa:	429a      	cmp	r2, r3
 80080fc:	d201      	bcs.n	8008102 <vt_enqueue+0x50>
      delta = delay;
 80080fe:	687b      	ldr	r3, [r7, #4]
 8008100:	61fb      	str	r3, [r7, #28]
    }

    /* Checking if this timer would become the first in the delta list, this
       requires changing the current alarm setting.*/
    if (delta < vtlp->dlist.next->delta) {
 8008102:	68fb      	ldr	r3, [r7, #12]
 8008104:	681b      	ldr	r3, [r3, #0]
 8008106:	689b      	ldr	r3, [r3, #8]
 8008108:	69fa      	ldr	r2, [r7, #28]
 800810a:	429a      	cmp	r2, r3
 800810c:	d203      	bcs.n	8008116 <vt_enqueue+0x64>

      vt_set_alarm(now, delay);
 800810e:	6879      	ldr	r1, [r7, #4]
 8008110:	69b8      	ldr	r0, [r7, #24]
 8008112:	f7ff ff48 	bl	8007fa6 <vt_set_alarm>

  /* Delta is initially equal to the specified delay.*/
  delta = delay;
#endif /* CH_CFG_ST_TIMEDELTA == 0 */

  ch_dlist_insert(&vtlp->dlist, &vtp->dlist, delta);
 8008116:	68fb      	ldr	r3, [r7, #12]
 8008118:	68b9      	ldr	r1, [r7, #8]
 800811a:	69fa      	ldr	r2, [r7, #28]
 800811c:	4618      	mov	r0, r3
 800811e:	f7ff fea0 	bl	8007e62 <ch_dlist_insert>
}
 8008122:	3720      	adds	r7, #32
 8008124:	46bd      	mov	sp, r7
 8008126:	bd80      	pop	{r7, pc}

08008128 <chVTDoSetI>:
 *                      function
 *
 * @iclass
 */
void chVTDoSetI(virtual_timer_t *vtp, sysinterval_t delay,
                vtfunc_t vtfunc, void *par) {
 8008128:	b580      	push	{r7, lr}
 800812a:	b086      	sub	sp, #24
 800812c:	af00      	add	r7, sp, #0
 800812e:	60f8      	str	r0, [r7, #12]
 8008130:	60b9      	str	r1, [r7, #8]
 8008132:	607a      	str	r2, [r7, #4]
 8008134:	603b      	str	r3, [r7, #0]
  virtual_timers_list_t *vtlp = &currcore->vtlist;
 8008136:	4b0a      	ldr	r3, [pc, #40]	; (8008160 <chVTDoSetI+0x38>)
 8008138:	617b      	str	r3, [r7, #20]

  chDbgCheckClassI();
  chDbgCheck((vtp != NULL) && (vtfunc != NULL) && (delay != TIME_IMMEDIATE));

  /* Timer initialization.*/
  vtp->par     = par;
 800813a:	68fb      	ldr	r3, [r7, #12]
 800813c:	683a      	ldr	r2, [r7, #0]
 800813e:	611a      	str	r2, [r3, #16]
  vtp->func    = vtfunc;
 8008140:	68fb      	ldr	r3, [r7, #12]
 8008142:	687a      	ldr	r2, [r7, #4]
 8008144:	60da      	str	r2, [r3, #12]
  vtp->reload  = (sysinterval_t)0;
 8008146:	68fb      	ldr	r3, [r7, #12]
 8008148:	2200      	movs	r2, #0
 800814a:	615a      	str	r2, [r3, #20]

  /* Inserting the timer in the delta list.*/
  vt_enqueue(vtlp, vtp, delay);
 800814c:	68ba      	ldr	r2, [r7, #8]
 800814e:	68f9      	ldr	r1, [r7, #12]
 8008150:	6978      	ldr	r0, [r7, #20]
 8008152:	f7ff ffae 	bl	80080b2 <vt_enqueue>
}
 8008156:	bf00      	nop
 8008158:	3718      	adds	r7, #24
 800815a:	46bd      	mov	sp, r7
 800815c:	bd80      	pop	{r7, pc}
 800815e:	bf00      	nop
 8008160:	24000b28 	.word	0x24000b28

08008164 <chVTDoResetI>:
 *
 * @param[in] vtp       pointer to a @p virtual_timer_t structure
 *
 * @iclass
 */
void chVTDoResetI(virtual_timer_t *vtp) {
 8008164:	b580      	push	{r7, lr}
 8008166:	b086      	sub	sp, #24
 8008168:	af00      	add	r7, sp, #0
 800816a:	6078      	str	r0, [r7, #4]
  virtual_timers_list_t *vtlp = &currcore->vtlist;
 800816c:	4b2d      	ldr	r3, [pc, #180]	; (8008224 <chVTDoResetI+0xc0>)
 800816e:	617b      	str	r3, [r7, #20]
  systime_t now;
  sysinterval_t nowdelta, delta;

  /* If the timer is not the first of the list then it is simply unlinked
     else the operation is more complex.*/
  if (!ch_dlist_isfirst(&vtlp->dlist, &vtp->dlist)) {
 8008170:	697b      	ldr	r3, [r7, #20]
 8008172:	687a      	ldr	r2, [r7, #4]
 8008174:	4611      	mov	r1, r2
 8008176:	4618      	mov	r0, r3
 8008178:	f7ff fe27 	bl	8007dca <ch_dlist_isfirst>
 800817c:	4603      	mov	r3, r0
 800817e:	f083 0301 	eor.w	r3, r3, #1
 8008182:	b2db      	uxtb	r3, r3
 8008184:	2b00      	cmp	r3, #0
 8008186:	d014      	beq.n	80081b2 <chVTDoResetI+0x4e>

    /* Removing the element from the delta list.*/
    (void) ch_dlist_dequeue(&vtp->dlist);
 8008188:	687b      	ldr	r3, [r7, #4]
 800818a:	4618      	mov	r0, r3
 800818c:	f7ff fead 	bl	8007eea <ch_dlist_dequeue>

    /* Adding delta to the next element, if it is not the last one.*/
    vtp->dlist.next->delta += vtp->dlist.delta;
 8008190:	687b      	ldr	r3, [r7, #4]
 8008192:	681b      	ldr	r3, [r3, #0]
 8008194:	6899      	ldr	r1, [r3, #8]
 8008196:	687b      	ldr	r3, [r7, #4]
 8008198:	689a      	ldr	r2, [r3, #8]
 800819a:	687b      	ldr	r3, [r7, #4]
 800819c:	681b      	ldr	r3, [r3, #0]
 800819e:	440a      	add	r2, r1
 80081a0:	609a      	str	r2, [r3, #8]

    /* Marking timer as not armed.*/
    vtp->dlist.next = NULL;
 80081a2:	687b      	ldr	r3, [r7, #4]
 80081a4:	2200      	movs	r2, #0
 80081a6:	601a      	str	r2, [r3, #0]

    /* Special case when the removed element from the last position in the list,
       the value in the header must be restored, just doing it is faster than
       checking then doing.*/
    vtlp->dlist.delta = (sysinterval_t)-1;
 80081a8:	697b      	ldr	r3, [r7, #20]
 80081aa:	f04f 32ff 	mov.w	r2, #4294967295
 80081ae:	609a      	str	r2, [r3, #8]

    return;
 80081b0:	e035      	b.n	800821e <chVTDoResetI+0xba>
  }

  /* Removing the first timer from the list, marking it as not armed.*/
  ch_dlist_remove_first(&vtlp->dlist);
 80081b2:	697b      	ldr	r3, [r7, #20]
 80081b4:	4618      	mov	r0, r3
 80081b6:	f7ff fe83 	bl	8007ec0 <ch_dlist_remove_first>
  vtp->dlist.next = NULL;
 80081ba:	687b      	ldr	r3, [r7, #4]
 80081bc:	2200      	movs	r2, #0
 80081be:	601a      	str	r2, [r3, #0]

  /* If the list become empty then the alarm timer is stopped and done.*/
  if (ch_dlist_isempty(&vtlp->dlist)) {
 80081c0:	697b      	ldr	r3, [r7, #20]
 80081c2:	4618      	mov	r0, r3
 80081c4:	f7ff fdf0 	bl	8007da8 <ch_dlist_isempty>
 80081c8:	4603      	mov	r3, r0
 80081ca:	2b00      	cmp	r3, #0
 80081cc:	d002      	beq.n	80081d4 <chVTDoResetI+0x70>

    port_timer_stop_alarm();
 80081ce:	f7ff feab 	bl	8007f28 <port_timer_stop_alarm>

    return;
 80081d2:	e024      	b.n	800821e <chVTDoResetI+0xba>
  }

  /* The delta of the removed timer is added to the new first timer.*/
  vtlp->dlist.next->delta += vtp->dlist.delta;
 80081d4:	697b      	ldr	r3, [r7, #20]
 80081d6:	681b      	ldr	r3, [r3, #0]
 80081d8:	6899      	ldr	r1, [r3, #8]
 80081da:	687b      	ldr	r3, [r7, #4]
 80081dc:	689a      	ldr	r2, [r3, #8]
 80081de:	697b      	ldr	r3, [r7, #20]
 80081e0:	681b      	ldr	r3, [r3, #0]
 80081e2:	440a      	add	r2, r1
 80081e4:	609a      	str	r2, [r3, #8]

  /* Distance in ticks between the last alarm event and current time.*/
  now = chVTGetSystemTimeX();
 80081e6:	f7ff fed7 	bl	8007f98 <chVTGetSystemTimeX>
 80081ea:	6138      	str	r0, [r7, #16]
  nowdelta = chTimeDiffX(vtlp->lasttime, now);
 80081ec:	697b      	ldr	r3, [r7, #20]
 80081ee:	68db      	ldr	r3, [r3, #12]
 80081f0:	6939      	ldr	r1, [r7, #16]
 80081f2:	4618      	mov	r0, r3
 80081f4:	f7ff fdcb 	bl	8007d8e <chTimeDiffX>
 80081f8:	60f8      	str	r0, [r7, #12]

  /* If the current time surpassed the time of the next element in list
     then the event interrupt is already pending, just return.*/
  if (nowdelta >= vtlp->dlist.next->delta) {
 80081fa:	697b      	ldr	r3, [r7, #20]
 80081fc:	681b      	ldr	r3, [r3, #0]
 80081fe:	689b      	ldr	r3, [r3, #8]
 8008200:	68fa      	ldr	r2, [r7, #12]
 8008202:	429a      	cmp	r2, r3
 8008204:	d20a      	bcs.n	800821c <chVTDoResetI+0xb8>
    return;
  }

  /* Distance from the next scheduled event and now.*/
  delta = vtlp->dlist.next->delta - nowdelta;
 8008206:	697b      	ldr	r3, [r7, #20]
 8008208:	681b      	ldr	r3, [r3, #0]
 800820a:	689a      	ldr	r2, [r3, #8]
 800820c:	68fb      	ldr	r3, [r7, #12]
 800820e:	1ad3      	subs	r3, r2, r3
 8008210:	60bb      	str	r3, [r7, #8]

  /* Setting up the alarm.*/
  vt_set_alarm(now, delta);
 8008212:	68b9      	ldr	r1, [r7, #8]
 8008214:	6938      	ldr	r0, [r7, #16]
 8008216:	f7ff fec6 	bl	8007fa6 <vt_set_alarm>
 800821a:	e000      	b.n	800821e <chVTDoResetI+0xba>
    return;
 800821c:	bf00      	nop
#endif /* CH_CFG_ST_TIMEDELTA > 0 */
}
 800821e:	3718      	adds	r7, #24
 8008220:	46bd      	mov	sp, r7
 8008222:	bd80      	pop	{r7, pc}
 8008224:	24000b28 	.word	0x24000b28

08008228 <chVTDoTickI>:
 *          to acquire the lock if needed. This is done in order to reduce
 *          interrupts jitter when many timers are in use.
 *
 * @iclass
 */
void chVTDoTickI(void) {
 8008228:	b580      	push	{r7, lr}
 800822a:	b088      	sub	sp, #32
 800822c:	af00      	add	r7, sp, #0
  virtual_timers_list_t *vtlp = &currcore->vtlist;
 800822e:	4b4d      	ldr	r3, [pc, #308]	; (8008364 <chVTDoTickI+0x13c>)
 8008230:	617b      	str	r3, [r7, #20]
     than the interval between "now" and "lasttime".*/
  while (true) {
    systime_t lasttime;

    /* First timer in the delta list.*/
    vtp = (virtual_timer_t *)vtlp->dlist.next;
 8008232:	697b      	ldr	r3, [r7, #20]
 8008234:	681b      	ldr	r3, [r3, #0]
 8008236:	613b      	str	r3, [r7, #16]

    /* Delta between current time and last execution time.*/
    now = chVTGetSystemTimeX();
 8008238:	f7ff feae 	bl	8007f98 <chVTGetSystemTimeX>
 800823c:	60f8      	str	r0, [r7, #12]
    nowdelta = chTimeDiffX(vtlp->lasttime, now);
 800823e:	697b      	ldr	r3, [r7, #20]
 8008240:	68db      	ldr	r3, [r3, #12]
 8008242:	68f9      	ldr	r1, [r7, #12]
 8008244:	4618      	mov	r0, r3
 8008246:	f7ff fda2 	bl	8007d8e <chTimeDiffX>
 800824a:	60b8      	str	r0, [r7, #8]

    /* Loop break condition.
       Note that the list scan is limited by the delta list header having
       "vtlp->dlist.delta == (sysinterval_t)-1" which is greater than all
       deltas*/
    if (nowdelta < vtp->dlist.delta) {
 800824c:	693b      	ldr	r3, [r7, #16]
 800824e:	689b      	ldr	r3, [r3, #8]
 8008250:	68ba      	ldr	r2, [r7, #8]
 8008252:	429a      	cmp	r2, r3
 8008254:	d366      	bcc.n	8008324 <chVTDoTickI+0xfc>
      break;
    }

    /* Last time deadline is updated to the next timer's time.*/
    lasttime = chTimeAddX(vtlp->lasttime, vtp->dlist.delta);
 8008256:	697b      	ldr	r3, [r7, #20]
 8008258:	68da      	ldr	r2, [r3, #12]
 800825a:	693b      	ldr	r3, [r7, #16]
 800825c:	689b      	ldr	r3, [r3, #8]
 800825e:	4619      	mov	r1, r3
 8008260:	4610      	mov	r0, r2
 8008262:	f7ff fd87 	bl	8007d74 <chTimeAddX>
 8008266:	6078      	str	r0, [r7, #4]
    vtlp->lasttime = lasttime;
 8008268:	697b      	ldr	r3, [r7, #20]
 800826a:	687a      	ldr	r2, [r7, #4]
 800826c:	60da      	str	r2, [r3, #12]

    /* Removing the timer from the list, marking it as not armed.*/
    (void) ch_dlist_dequeue(&vtp->dlist);
 800826e:	693b      	ldr	r3, [r7, #16]
 8008270:	4618      	mov	r0, r3
 8008272:	f7ff fe3a 	bl	8007eea <ch_dlist_dequeue>
    vtp->dlist.next = NULL;
 8008276:	693b      	ldr	r3, [r7, #16]
 8008278:	2200      	movs	r2, #0
 800827a:	601a      	str	r2, [r3, #0]

    /* If the list becomes empty then the alarm is disabled.*/
    if (ch_dlist_isempty(&vtlp->dlist)) {
 800827c:	697b      	ldr	r3, [r7, #20]
 800827e:	4618      	mov	r0, r3
 8008280:	f7ff fd92 	bl	8007da8 <ch_dlist_isempty>
 8008284:	4603      	mov	r3, r0
 8008286:	2b00      	cmp	r3, #0
 8008288:	d001      	beq.n	800828e <chVTDoTickI+0x66>
      port_timer_stop_alarm();
 800828a:	f7ff fe4d 	bl	8007f28 <port_timer_stop_alarm>
    }

    /* The callback is invoked outside the kernel critical section, it
       is re-entered on the callback return. Note that "lasttime" can be
       modified within the callback if some timer function is called.*/
    chSysUnlockFromISR();
 800828e:	f7ff fe73 	bl	8007f78 <chSysUnlockFromISR>

    vtp->func(vtp, vtp->par);
 8008292:	693b      	ldr	r3, [r7, #16]
 8008294:	68db      	ldr	r3, [r3, #12]
 8008296:	693a      	ldr	r2, [r7, #16]
 8008298:	6912      	ldr	r2, [r2, #16]
 800829a:	4611      	mov	r1, r2
 800829c:	6938      	ldr	r0, [r7, #16]
 800829e:	4798      	blx	r3

    chSysLockFromISR();
 80082a0:	f7ff fe5a 	bl	8007f58 <chSysLockFromISR>

    /* If a reload is defined the timer needs to be restarted.*/
    if (unlikely(vtp->reload > (sysinterval_t)0)) {
 80082a4:	693b      	ldr	r3, [r7, #16]
 80082a6:	695b      	ldr	r3, [r3, #20]
 80082a8:	2b00      	cmp	r3, #0
 80082aa:	bf14      	ite	ne
 80082ac:	2301      	movne	r3, #1
 80082ae:	2300      	moveq	r3, #0
 80082b0:	b2db      	uxtb	r3, r3
 80082b2:	2b00      	cmp	r3, #0
 80082b4:	d0bd      	beq.n	8008232 <chVTDoTickI+0xa>
      sysinterval_t delta, delay;

      /* Refreshing the now delta after spending time in the callback for
         a more accurate detection of too fast reloads.*/
      now = chVTGetSystemTimeX();
 80082b6:	f7ff fe6f 	bl	8007f98 <chVTGetSystemTimeX>
 80082ba:	60f8      	str	r0, [r7, #12]
      nowdelta = chTimeDiffX(lasttime, now);
 80082bc:	68f9      	ldr	r1, [r7, #12]
 80082be:	6878      	ldr	r0, [r7, #4]
 80082c0:	f7ff fd65 	bl	8007d8e <chTimeDiffX>
 80082c4:	60b8      	str	r0, [r7, #8]

#if !defined(CH_VT_RFCU_DISABLED)
      /* Checking if the required reload is feasible.*/
      if (nowdelta > vtp->reload) {
 80082c6:	693b      	ldr	r3, [r7, #16]
 80082c8:	695b      	ldr	r3, [r3, #20]
 80082ca:	68ba      	ldr	r2, [r7, #8]
 80082cc:	429a      	cmp	r2, r3
 80082ce:	d905      	bls.n	80082dc <chVTDoTickI+0xb4>
        /* System time is already past the deadline, logging the fault and
           proceeding with a minimum delay.*/

        chDbgAssert(false, "skipped deadline");
        chRFCUCollectFaultsI(CH_RFCU_VT_SKIPPED_DEADLINE);
 80082d0:	2002      	movs	r0, #2
 80082d2:	f7ff fbc5 	bl	8007a60 <chRFCUCollectFaultsI>

        delay = (sysinterval_t)0;
 80082d6:	2300      	movs	r3, #0
 80082d8:	61bb      	str	r3, [r7, #24]
 80082da:	e004      	b.n	80082e6 <chVTDoTickI+0xbe>
      }
      else {
        /* Enqueuing the timer again using the calculated delta.*/
        delay = vtp->reload - nowdelta;
 80082dc:	693b      	ldr	r3, [r7, #16]
 80082de:	695a      	ldr	r2, [r3, #20]
 80082e0:	68bb      	ldr	r3, [r7, #8]
 80082e2:	1ad3      	subs	r3, r2, r3
 80082e4:	61bb      	str	r3, [r7, #24]
      /* Enqueuing the timer again using the calculated delta.*/
      delay = vtp->reload - nowdelta;
#endif

      /* Special case where the timers list is empty.*/
      if (ch_dlist_isempty(&vtlp->dlist)) {
 80082e6:	697b      	ldr	r3, [r7, #20]
 80082e8:	4618      	mov	r0, r3
 80082ea:	f7ff fd5d 	bl	8007da8 <ch_dlist_isempty>
 80082ee:	4603      	mov	r3, r0
 80082f0:	2b00      	cmp	r3, #0
 80082f2:	d006      	beq.n	8008302 <chVTDoTickI+0xda>

        vt_insert_first(vtlp, vtp, now, delay);
 80082f4:	69bb      	ldr	r3, [r7, #24]
 80082f6:	68fa      	ldr	r2, [r7, #12]
 80082f8:	6939      	ldr	r1, [r7, #16]
 80082fa:	6978      	ldr	r0, [r7, #20]
 80082fc:	f7ff fe8c 	bl	8008018 <vt_insert_first>

        return;
 8008300:	e02c      	b.n	800835c <chVTDoTickI+0x134>

      /* Delay as delta from 'lasttime'. Note, it can overflow and the value
         becomes lower than 'nowdelta'. In that case the delta is shortened
         to make it fit the numeric range and the timer will be triggered
         "nowdelta" cycles earlier.*/
      delta = nowdelta + delay;
 8008302:	68ba      	ldr	r2, [r7, #8]
 8008304:	69bb      	ldr	r3, [r7, #24]
 8008306:	4413      	add	r3, r2
 8008308:	61fb      	str	r3, [r7, #28]
      if (delta < nowdelta) {
 800830a:	69fa      	ldr	r2, [r7, #28]
 800830c:	68bb      	ldr	r3, [r7, #8]
 800830e:	429a      	cmp	r2, r3
 8008310:	d201      	bcs.n	8008316 <chVTDoTickI+0xee>
        delta = delay;
 8008312:	69bb      	ldr	r3, [r7, #24]
 8008314:	61fb      	str	r3, [r7, #28]
      }

      /* Insert into delta list. */
      ch_dlist_insert(&vtlp->dlist, &vtp->dlist, delta);
 8008316:	697b      	ldr	r3, [r7, #20]
 8008318:	6939      	ldr	r1, [r7, #16]
 800831a:	69fa      	ldr	r2, [r7, #28]
 800831c:	4618      	mov	r0, r3
 800831e:	f7ff fda0 	bl	8007e62 <ch_dlist_insert>
  while (true) {
 8008322:	e786      	b.n	8008232 <chVTDoTickI+0xa>
      break;
 8008324:	bf00      	nop
    }
  }

  /* If the list is empty, nothing else to do.*/
  if (ch_dlist_isempty(&vtlp->dlist)) {
 8008326:	697b      	ldr	r3, [r7, #20]
 8008328:	4618      	mov	r0, r3
 800832a:	f7ff fd3d 	bl	8007da8 <ch_dlist_isempty>
 800832e:	4603      	mov	r3, r0
 8008330:	2b00      	cmp	r3, #0
 8008332:	d112      	bne.n	800835a <chVTDoTickI+0x132>
    return;
  }

  /* The "unprocessed nowdelta" time slice is added to "last time"
     and subtracted to next timer's delta.*/
  vtlp->lasttime += nowdelta;
 8008334:	697b      	ldr	r3, [r7, #20]
 8008336:	68da      	ldr	r2, [r3, #12]
 8008338:	68bb      	ldr	r3, [r7, #8]
 800833a:	441a      	add	r2, r3
 800833c:	697b      	ldr	r3, [r7, #20]
 800833e:	60da      	str	r2, [r3, #12]
  vtp->dlist.delta -= nowdelta;
 8008340:	693b      	ldr	r3, [r7, #16]
 8008342:	689a      	ldr	r2, [r3, #8]
 8008344:	68bb      	ldr	r3, [r7, #8]
 8008346:	1ad2      	subs	r2, r2, r3
 8008348:	693b      	ldr	r3, [r7, #16]
 800834a:	609a      	str	r2, [r3, #8]

  /* Update alarm time to next timer.*/
  vt_set_alarm(now, vtp->dlist.delta);
 800834c:	693b      	ldr	r3, [r7, #16]
 800834e:	689b      	ldr	r3, [r3, #8]
 8008350:	4619      	mov	r1, r3
 8008352:	68f8      	ldr	r0, [r7, #12]
 8008354:	f7ff fe27 	bl	8007fa6 <vt_set_alarm>
 8008358:	e000      	b.n	800835c <chVTDoTickI+0x134>
    return;
 800835a:	bf00      	nop
#endif /* CH_CFG_ST_TIMEDELTA > 0 */
}
 800835c:	3720      	adds	r7, #32
 800835e:	46bd      	mov	sp, r7
 8008360:	bd80      	pop	{r7, pc}
 8008362:	bf00      	nop
 8008364:	24000b28 	.word	0x24000b28

08008368 <ch_queue_dequeue>:
static inline ch_queue_t *ch_queue_dequeue(ch_queue_t *p) {
 8008368:	b480      	push	{r7}
 800836a:	b083      	sub	sp, #12
 800836c:	af00      	add	r7, sp, #0
 800836e:	6078      	str	r0, [r7, #4]
  p->prev->next = p->next;
 8008370:	687b      	ldr	r3, [r7, #4]
 8008372:	685b      	ldr	r3, [r3, #4]
 8008374:	687a      	ldr	r2, [r7, #4]
 8008376:	6812      	ldr	r2, [r2, #0]
 8008378:	601a      	str	r2, [r3, #0]
  p->next->prev = p->prev;
 800837a:	687b      	ldr	r3, [r7, #4]
 800837c:	681b      	ldr	r3, [r3, #0]
 800837e:	687a      	ldr	r2, [r7, #4]
 8008380:	6852      	ldr	r2, [r2, #4]
 8008382:	605a      	str	r2, [r3, #4]
  return p;
 8008384:	687b      	ldr	r3, [r7, #4]
}
 8008386:	4618      	mov	r0, r3
 8008388:	370c      	adds	r7, #12
 800838a:	46bd      	mov	sp, r7
 800838c:	bc80      	pop	{r7}
 800838e:	4770      	bx	lr

08008390 <ch_pqueue_remove_highest>:
static inline ch_priority_queue_t *ch_pqueue_remove_highest(ch_priority_queue_t *pqp) {
 8008390:	b480      	push	{r7}
 8008392:	b085      	sub	sp, #20
 8008394:	af00      	add	r7, sp, #0
 8008396:	6078      	str	r0, [r7, #4]
  ch_priority_queue_t *p = pqp->next;
 8008398:	687b      	ldr	r3, [r7, #4]
 800839a:	681b      	ldr	r3, [r3, #0]
 800839c:	60fb      	str	r3, [r7, #12]
  pqp->next       = p->next;
 800839e:	68fb      	ldr	r3, [r7, #12]
 80083a0:	681a      	ldr	r2, [r3, #0]
 80083a2:	687b      	ldr	r3, [r7, #4]
 80083a4:	601a      	str	r2, [r3, #0]
  pqp->next->prev = pqp;
 80083a6:	687b      	ldr	r3, [r7, #4]
 80083a8:	681b      	ldr	r3, [r3, #0]
 80083aa:	687a      	ldr	r2, [r7, #4]
 80083ac:	605a      	str	r2, [r3, #4]
  return p;
 80083ae:	68fb      	ldr	r3, [r7, #12]
}
 80083b0:	4618      	mov	r0, r3
 80083b2:	3714      	adds	r7, #20
 80083b4:	46bd      	mov	sp, r7
 80083b6:	bc80      	pop	{r7}
 80083b8:	4770      	bx	lr

080083ba <ch_pqueue_insert_behind>:
                                                           ch_priority_queue_t *p) {
 80083ba:	b480      	push	{r7}
 80083bc:	b083      	sub	sp, #12
 80083be:	af00      	add	r7, sp, #0
 80083c0:	6078      	str	r0, [r7, #4]
 80083c2:	6039      	str	r1, [r7, #0]
    pqp = pqp->next;
 80083c4:	687b      	ldr	r3, [r7, #4]
 80083c6:	681b      	ldr	r3, [r3, #0]
 80083c8:	607b      	str	r3, [r7, #4]
  } while (unlikely(pqp->prio >= p->prio));
 80083ca:	687b      	ldr	r3, [r7, #4]
 80083cc:	689a      	ldr	r2, [r3, #8]
 80083ce:	683b      	ldr	r3, [r7, #0]
 80083d0:	689b      	ldr	r3, [r3, #8]
 80083d2:	429a      	cmp	r2, r3
 80083d4:	bf2c      	ite	cs
 80083d6:	2301      	movcs	r3, #1
 80083d8:	2300      	movcc	r3, #0
 80083da:	b2db      	uxtb	r3, r3
 80083dc:	2b00      	cmp	r3, #0
 80083de:	d1f1      	bne.n	80083c4 <ch_pqueue_insert_behind+0xa>
  p->next       = pqp;
 80083e0:	683b      	ldr	r3, [r7, #0]
 80083e2:	687a      	ldr	r2, [r7, #4]
 80083e4:	601a      	str	r2, [r3, #0]
  p->prev       = pqp->prev;
 80083e6:	687b      	ldr	r3, [r7, #4]
 80083e8:	685a      	ldr	r2, [r3, #4]
 80083ea:	683b      	ldr	r3, [r7, #0]
 80083ec:	605a      	str	r2, [r3, #4]
  p->prev->next = p;
 80083ee:	683b      	ldr	r3, [r7, #0]
 80083f0:	685b      	ldr	r3, [r3, #4]
 80083f2:	683a      	ldr	r2, [r7, #0]
 80083f4:	601a      	str	r2, [r3, #0]
  pqp->prev     = p;
 80083f6:	687b      	ldr	r3, [r7, #4]
 80083f8:	683a      	ldr	r2, [r7, #0]
 80083fa:	605a      	str	r2, [r3, #4]
  return p;
 80083fc:	683b      	ldr	r3, [r7, #0]
}
 80083fe:	4618      	mov	r0, r3
 8008400:	370c      	adds	r7, #12
 8008402:	46bd      	mov	sp, r7
 8008404:	bc80      	pop	{r7}
 8008406:	4770      	bx	lr

08008408 <ch_pqueue_insert_ahead>:
                                                          ch_priority_queue_t *p) {
 8008408:	b480      	push	{r7}
 800840a:	b083      	sub	sp, #12
 800840c:	af00      	add	r7, sp, #0
 800840e:	6078      	str	r0, [r7, #4]
 8008410:	6039      	str	r1, [r7, #0]
    pqp = pqp->next;
 8008412:	687b      	ldr	r3, [r7, #4]
 8008414:	681b      	ldr	r3, [r3, #0]
 8008416:	607b      	str	r3, [r7, #4]
  } while (unlikely(pqp->prio > p->prio));
 8008418:	687b      	ldr	r3, [r7, #4]
 800841a:	689a      	ldr	r2, [r3, #8]
 800841c:	683b      	ldr	r3, [r7, #0]
 800841e:	689b      	ldr	r3, [r3, #8]
 8008420:	429a      	cmp	r2, r3
 8008422:	bf8c      	ite	hi
 8008424:	2301      	movhi	r3, #1
 8008426:	2300      	movls	r3, #0
 8008428:	b2db      	uxtb	r3, r3
 800842a:	2b00      	cmp	r3, #0
 800842c:	d1f1      	bne.n	8008412 <ch_pqueue_insert_ahead+0xa>
  p->next       = pqp;
 800842e:	683b      	ldr	r3, [r7, #0]
 8008430:	687a      	ldr	r2, [r7, #4]
 8008432:	601a      	str	r2, [r3, #0]
  p->prev       = pqp->prev;
 8008434:	687b      	ldr	r3, [r7, #4]
 8008436:	685a      	ldr	r2, [r3, #4]
 8008438:	683b      	ldr	r3, [r7, #0]
 800843a:	605a      	str	r2, [r3, #4]
  p->prev->next = p;
 800843c:	683b      	ldr	r3, [r7, #0]
 800843e:	685b      	ldr	r3, [r3, #4]
 8008440:	683a      	ldr	r2, [r7, #0]
 8008442:	601a      	str	r2, [r3, #0]
  pqp->prev     = p;
 8008444:	687b      	ldr	r3, [r7, #4]
 8008446:	683a      	ldr	r2, [r7, #0]
 8008448:	605a      	str	r2, [r3, #4]
  return p;
 800844a:	683b      	ldr	r3, [r7, #0]
}
 800844c:	4618      	mov	r0, r3
 800844e:	370c      	adds	r7, #12
 8008450:	46bd      	mov	sp, r7
 8008452:	bc80      	pop	{r7}
 8008454:	4770      	bx	lr

08008456 <chSysLockFromISR>:
static inline void chSysLockFromISR(void) {
 8008456:	b480      	push	{r7}
 8008458:	b083      	sub	sp, #12
 800845a:	af00      	add	r7, sp, #0
 800845c:	2330      	movs	r3, #48	; 0x30
 800845e:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 8008460:	687b      	ldr	r3, [r7, #4]
 8008462:	f383 8811 	msr	BASEPRI, r3
}
 8008466:	bf00      	nop
}
 8008468:	bf00      	nop
}
 800846a:	bf00      	nop
}
 800846c:	bf00      	nop
 800846e:	370c      	adds	r7, #12
 8008470:	46bd      	mov	sp, r7
 8008472:	bc80      	pop	{r7}
 8008474:	4770      	bx	lr

08008476 <chSysUnlockFromISR>:
static inline void chSysUnlockFromISR(void) {
 8008476:	b480      	push	{r7}
 8008478:	b083      	sub	sp, #12
 800847a:	af00      	add	r7, sp, #0
 800847c:	2300      	movs	r3, #0
 800847e:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 8008480:	687b      	ldr	r3, [r7, #4]
 8008482:	f383 8811 	msr	BASEPRI, r3
}
 8008486:	bf00      	nop
}
 8008488:	bf00      	nop
}
 800848a:	bf00      	nop
}
 800848c:	bf00      	nop
 800848e:	370c      	adds	r7, #12
 8008490:	46bd      	mov	sp, r7
 8008492:	bc80      	pop	{r7}
 8008494:	4770      	bx	lr

08008496 <chVTIsArmedI>:
 * @param[in] vtp       the @p virtual_timer_t structure pointer
 * @return              true if the timer is armed.
 *
 * @iclass
 */
static inline bool chVTIsArmedI(const virtual_timer_t *vtp) {
 8008496:	b480      	push	{r7}
 8008498:	b083      	sub	sp, #12
 800849a:	af00      	add	r7, sp, #0
 800849c:	6078      	str	r0, [r7, #4]

  chDbgCheckClassI();

  return (bool)(vtp->dlist.next != NULL);
 800849e:	687b      	ldr	r3, [r7, #4]
 80084a0:	681b      	ldr	r3, [r3, #0]
 80084a2:	2b00      	cmp	r3, #0
 80084a4:	bf14      	ite	ne
 80084a6:	2301      	movne	r3, #1
 80084a8:	2300      	moveq	r3, #0
 80084aa:	b2db      	uxtb	r3, r3
}
 80084ac:	4618      	mov	r0, r3
 80084ae:	370c      	adds	r7, #12
 80084b0:	46bd      	mov	sp, r7
 80084b2:	bc80      	pop	{r7}
 80084b4:	4770      	bx	lr

080084b6 <chSemFastSignalI>:
 *
 * @param[in] sp        pointer to a @p semaphore_t structure
 *
 * @iclass
 */
static inline void chSemFastSignalI(semaphore_t *sp) {
 80084b6:	b480      	push	{r7}
 80084b8:	b083      	sub	sp, #12
 80084ba:	af00      	add	r7, sp, #0
 80084bc:	6078      	str	r0, [r7, #4]

  chDbgCheckClassI();

  sp->cnt++;
 80084be:	687b      	ldr	r3, [r7, #4]
 80084c0:	689b      	ldr	r3, [r3, #8]
 80084c2:	1c5a      	adds	r2, r3, #1
 80084c4:	687b      	ldr	r3, [r7, #4]
 80084c6:	609a      	str	r2, [r3, #8]
}
 80084c8:	bf00      	nop
 80084ca:	370c      	adds	r7, #12
 80084cc:	46bd      	mov	sp, r7
 80084ce:	bc80      	pop	{r7}
 80084d0:	4770      	bx	lr

080084d2 <__sch_ready_behind>:
 * @param[in] tp        the thread to be made ready
 * @return              The thread pointer.
 *
 * @notapi
 */
static thread_t *__sch_ready_behind(thread_t *tp) {
 80084d2:	b580      	push	{r7, lr}
 80084d4:	b082      	sub	sp, #8
 80084d6:	af00      	add	r7, sp, #0
 80084d8:	6078      	str	r0, [r7, #4]
  chDbgAssert((tp->state != CH_STATE_READY) &&
              (tp->state != CH_STATE_FINAL),
              "invalid state");

  /* Tracing the event.*/
  __trace_ready(tp, tp->u.rdymsg);
 80084da:	687b      	ldr	r3, [r7, #4]
 80084dc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80084de:	4619      	mov	r1, r3
 80084e0:	6878      	ldr	r0, [r7, #4]
 80084e2:	f7ff fb39 	bl	8007b58 <__trace_ready>

  /* The thread is marked ready.*/
  tp->state = CH_STATE_READY;
 80084e6:	687b      	ldr	r3, [r7, #4]
 80084e8:	2200      	movs	r2, #0
 80084ea:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  /* Insertion in the priority queue.*/
  return threadref(ch_pqueue_insert_behind(&tp->owner->rlist.pqueue,
 80084ee:	687b      	ldr	r3, [r7, #4]
 80084f0:	699b      	ldr	r3, [r3, #24]
 80084f2:	461a      	mov	r2, r3
 80084f4:	687b      	ldr	r3, [r7, #4]
 80084f6:	4619      	mov	r1, r3
 80084f8:	4610      	mov	r0, r2
 80084fa:	f7ff ff5e 	bl	80083ba <ch_pqueue_insert_behind>
 80084fe:	4603      	mov	r3, r0
                                           &tp->hdr.pqueue));
}
 8008500:	4618      	mov	r0, r3
 8008502:	3708      	adds	r7, #8
 8008504:	46bd      	mov	sp, r7
 8008506:	bd80      	pop	{r7, pc}

08008508 <__sch_ready_ahead>:
 * @param[in] tp        the thread to be made ready
 * @return              The thread pointer.
 *
 * @notapi
 */
static thread_t *__sch_ready_ahead(thread_t *tp) {
 8008508:	b580      	push	{r7, lr}
 800850a:	b082      	sub	sp, #8
 800850c:	af00      	add	r7, sp, #0
 800850e:	6078      	str	r0, [r7, #4]
  chDbgAssert((tp->state != CH_STATE_READY) &&
              (tp->state != CH_STATE_FINAL),
              "invalid state");

  /* Tracing the event.*/
  __trace_ready(tp, tp->u.rdymsg);
 8008510:	687b      	ldr	r3, [r7, #4]
 8008512:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008514:	4619      	mov	r1, r3
 8008516:	6878      	ldr	r0, [r7, #4]
 8008518:	f7ff fb1e 	bl	8007b58 <__trace_ready>

  /* The thread is marked ready.*/
  tp->state = CH_STATE_READY;
 800851c:	687b      	ldr	r3, [r7, #4]
 800851e:	2200      	movs	r2, #0
 8008520:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  /* Insertion in the priority queue.*/
  return threadref(ch_pqueue_insert_ahead(&tp->owner->rlist.pqueue,
 8008524:	687b      	ldr	r3, [r7, #4]
 8008526:	699b      	ldr	r3, [r3, #24]
 8008528:	461a      	mov	r2, r3
 800852a:	687b      	ldr	r3, [r7, #4]
 800852c:	4619      	mov	r1, r3
 800852e:	4610      	mov	r0, r2
 8008530:	f7ff ff6a 	bl	8008408 <ch_pqueue_insert_ahead>
 8008534:	4603      	mov	r3, r0
                                          &tp->hdr.pqueue));
}
 8008536:	4618      	mov	r0, r3
 8008538:	3708      	adds	r7, #8
 800853a:	46bd      	mov	sp, r7
 800853c:	bd80      	pop	{r7, pc}
	...

08008540 <__sch_wakeup>:
}

/*
 * Timeout wakeup callback.
 */
static void __sch_wakeup(virtual_timer_t *vtp, void *p) {
 8008540:	b580      	push	{r7, lr}
 8008542:	b084      	sub	sp, #16
 8008544:	af00      	add	r7, sp, #0
 8008546:	6078      	str	r0, [r7, #4]
 8008548:	6039      	str	r1, [r7, #0]
  thread_t *tp = threadref(p);
 800854a:	683b      	ldr	r3, [r7, #0]
 800854c:	60fb      	str	r3, [r7, #12]

  (void)vtp;

  chSysLockFromISR();
 800854e:	f7ff ff82 	bl	8008456 <chSysLockFromISR>
  switch (tp->state) {
 8008552:	68fb      	ldr	r3, [r7, #12]
 8008554:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8008558:	2b0c      	cmp	r3, #12
 800855a:	d82f      	bhi.n	80085bc <__sch_wakeup+0x7c>
 800855c:	a201      	add	r2, pc, #4	; (adr r2, 8008564 <__sch_wakeup+0x24>)
 800855e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008562:	bf00      	nop
 8008564:	08008599 	.word	0x08008599
 8008568:	080085bd 	.word	0x080085bd
 800856c:	080085bd 	.word	0x080085bd
 8008570:	0800859f 	.word	0x0800859f
 8008574:	080085b3 	.word	0x080085b3
 8008578:	080085a9 	.word	0x080085a9
 800857c:	080085bd 	.word	0x080085bd
 8008580:	080085b3 	.word	0x080085b3
 8008584:	080085bd 	.word	0x080085bd
 8008588:	080085bd 	.word	0x080085bd
 800858c:	080085bd 	.word	0x080085bd
 8008590:	080085bd 	.word	0x080085bd
 8008594:	080085b3 	.word	0x080085b3
  case CH_STATE_READY:
    /* Handling the special case where the thread has been made ready by
       another thread with higher priority.*/
    chSysUnlockFromISR();
 8008598:	f7ff ff6d 	bl	8008476 <chSysUnlockFromISR>
    return;
 800859c:	e019      	b.n	80085d2 <__sch_wakeup+0x92>
  case CH_STATE_SUSPENDED:
    *tp->u.wttrp = NULL;
 800859e:	68fb      	ldr	r3, [r7, #12]
 80085a0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80085a2:	2200      	movs	r2, #0
 80085a4:	601a      	str	r2, [r3, #0]
    break;
 80085a6:	e00a      	b.n	80085be <__sch_wakeup+0x7e>
#if CH_CFG_USE_SEMAPHORES == TRUE
  case CH_STATE_WTSEM:
    chSemFastSignalI(tp->u.wtsemp);
 80085a8:	68fb      	ldr	r3, [r7, #12]
 80085aa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80085ac:	4618      	mov	r0, r3
 80085ae:	f7ff ff82 	bl	80084b6 <chSemFastSignalI>
#endif
#if (CH_CFG_USE_CONDVARS == TRUE) && (CH_CFG_USE_CONDVARS_TIMEOUT == TRUE)
  case CH_STATE_WTCOND:
#endif
    /* States requiring dequeuing.*/
    (void) ch_queue_dequeue(&tp->hdr.queue);
 80085b2:	68fb      	ldr	r3, [r7, #12]
 80085b4:	4618      	mov	r0, r3
 80085b6:	f7ff fed7 	bl	8008368 <ch_queue_dequeue>
    break;
 80085ba:	e000      	b.n	80085be <__sch_wakeup+0x7e>
  default:
    /* Any other state, nothing to do.*/
    break;
 80085bc:	bf00      	nop
  }

  /* Standard message for timeout conditions.*/
  tp->u.rdymsg = MSG_TIMEOUT;
 80085be:	68fb      	ldr	r3, [r7, #12]
 80085c0:	f04f 32ff 	mov.w	r2, #4294967295
 80085c4:	629a      	str	r2, [r3, #40]	; 0x28

  /* Goes behind peers because it went to sleep voluntarily.*/
  (void) __sch_ready_behind(tp);
 80085c6:	68f8      	ldr	r0, [r7, #12]
 80085c8:	f7ff ff83 	bl	80084d2 <__sch_ready_behind>
  chSysUnlockFromISR();
 80085cc:	f7ff ff53 	bl	8008476 <chSysUnlockFromISR>

  return;
 80085d0:	bf00      	nop
}
 80085d2:	3710      	adds	r7, #16
 80085d4:	46bd      	mov	sp, r7
 80085d6:	bd80      	pop	{r7, pc}

080085d8 <chSchReadyI>:
 * @param[in] tp        the thread to be made ready
 * @return              The thread pointer.
 *
 * @iclass
 */
thread_t *chSchReadyI(thread_t *tp) {
 80085d8:	b580      	push	{r7, lr}
 80085da:	b082      	sub	sp, #8
 80085dc:	af00      	add	r7, sp, #0
 80085de:	6078      	str	r0, [r7, #4]
       the other core.*/
    chSysNotifyInstance(tp->owner);
  }
#endif

  return __sch_ready_behind(tp);
 80085e0:	6878      	ldr	r0, [r7, #4]
 80085e2:	f7ff ff76 	bl	80084d2 <__sch_ready_behind>
 80085e6:	4603      	mov	r3, r0
}
 80085e8:	4618      	mov	r0, r3
 80085ea:	3708      	adds	r7, #8
 80085ec:	46bd      	mov	sp, r7
 80085ee:	bd80      	pop	{r7, pc}

080085f0 <chSchGoSleepS>:
 *
 * @param[in] newstate  the new thread state
 *
 * @sclass
 */
void chSchGoSleepS(tstate_t newstate) {
 80085f0:	b580      	push	{r7, lr}
 80085f2:	b086      	sub	sp, #24
 80085f4:	af00      	add	r7, sp, #0
 80085f6:	4603      	mov	r3, r0
 80085f8:	71fb      	strb	r3, [r7, #7]
  os_instance_t *oip = currcore;
 80085fa:	4b10      	ldr	r3, [pc, #64]	; (800863c <chSchGoSleepS+0x4c>)
 80085fc:	613b      	str	r3, [r7, #16]
  thread_t *otp = __instance_get_currthread(oip);
 80085fe:	693b      	ldr	r3, [r7, #16]
 8008600:	68db      	ldr	r3, [r3, #12]
 8008602:	60fb      	str	r3, [r7, #12]

  chDbgAssert(otp != chSysGetIdleThreadX(), "sleeping in idle thread");
  chDbgAssert(otp->owner == oip, "invalid core");

  /* New state.*/
  otp->state = newstate;
 8008604:	68fb      	ldr	r3, [r7, #12]
 8008606:	79fa      	ldrb	r2, [r7, #7]
 8008608:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
     time quantum when it will wakeup.*/
  otp->ticks = (tslices_t)CH_CFG_TIME_QUANTUM;
#endif

  /* Next thread in ready list becomes current.*/
  ntp = threadref(ch_pqueue_remove_highest(&oip->rlist.pqueue));
 800860c:	693b      	ldr	r3, [r7, #16]
 800860e:	4618      	mov	r0, r3
 8008610:	f7ff febe 	bl	8008390 <ch_pqueue_remove_highest>
 8008614:	6178      	str	r0, [r7, #20]
  ntp->state = CH_STATE_CURRENT;
 8008616:	697b      	ldr	r3, [r7, #20]
 8008618:	2201      	movs	r2, #1
 800861a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  __instance_set_currthread(oip, ntp);
 800861e:	693b      	ldr	r3, [r7, #16]
 8008620:	697a      	ldr	r2, [r7, #20]
 8008622:	60da      	str	r2, [r3, #12]
  if (ntp->hdr.pqueue.prio == IDLEPRIO) {
    CH_CFG_IDLE_ENTER_HOOK();
  }

  /* Swap operation as tail call.*/
  chSysSwitch(ntp, otp);
 8008624:	68f9      	ldr	r1, [r7, #12]
 8008626:	6978      	ldr	r0, [r7, #20]
 8008628:	f7ff face 	bl	8007bc8 <__trace_switch>
 800862c:	68f9      	ldr	r1, [r7, #12]
 800862e:	6978      	ldr	r0, [r7, #20]
 8008630:	f7f7 fed6 	bl	80003e0 <__port_switch>
}
 8008634:	bf00      	nop
 8008636:	3718      	adds	r7, #24
 8008638:	46bd      	mov	sp, r7
 800863a:	bd80      	pop	{r7, pc}
 800863c:	24000b18 	.word	0x24000b18

08008640 <chSchGoSleepTimeoutS>:
 * @return              The wakeup message.
 * @retval MSG_TIMEOUT  if a timeout occurs.
 *
 * @sclass
 */
msg_t chSchGoSleepTimeoutS(tstate_t newstate, sysinterval_t timeout) {
 8008640:	b580      	push	{r7, lr}
 8008642:	b08a      	sub	sp, #40	; 0x28
 8008644:	af00      	add	r7, sp, #0
 8008646:	4603      	mov	r3, r0
 8008648:	6039      	str	r1, [r7, #0]
 800864a:	71fb      	strb	r3, [r7, #7]
  thread_t *tp = __instance_get_currthread(currcore);
 800864c:	4b14      	ldr	r3, [pc, #80]	; (80086a0 <chSchGoSleepTimeoutS+0x60>)
 800864e:	68db      	ldr	r3, [r3, #12]
 8008650:	627b      	str	r3, [r7, #36]	; 0x24

  chDbgCheckClassS();

  if (TIME_INFINITE != timeout) {
 8008652:	683b      	ldr	r3, [r7, #0]
 8008654:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008658:	d018      	beq.n	800868c <chSchGoSleepTimeoutS+0x4c>
    virtual_timer_t vt;

    chVTDoSetI(&vt, timeout, __sch_wakeup, (void *)tp);
 800865a:	f107 000c 	add.w	r0, r7, #12
 800865e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008660:	4a10      	ldr	r2, [pc, #64]	; (80086a4 <chSchGoSleepTimeoutS+0x64>)
 8008662:	6839      	ldr	r1, [r7, #0]
 8008664:	f7ff fd60 	bl	8008128 <chVTDoSetI>
    chSchGoSleepS(newstate);
 8008668:	79fb      	ldrb	r3, [r7, #7]
 800866a:	4618      	mov	r0, r3
 800866c:	f7ff ffc0 	bl	80085f0 <chSchGoSleepS>
    if (chVTIsArmedI(&vt)) {
 8008670:	f107 030c 	add.w	r3, r7, #12
 8008674:	4618      	mov	r0, r3
 8008676:	f7ff ff0e 	bl	8008496 <chVTIsArmedI>
 800867a:	4603      	mov	r3, r0
 800867c:	2b00      	cmp	r3, #0
 800867e:	d009      	beq.n	8008694 <chSchGoSleepTimeoutS+0x54>
      chVTDoResetI(&vt);
 8008680:	f107 030c 	add.w	r3, r7, #12
 8008684:	4618      	mov	r0, r3
 8008686:	f7ff fd6d 	bl	8008164 <chVTDoResetI>
 800868a:	e003      	b.n	8008694 <chSchGoSleepTimeoutS+0x54>
    }
  }
  else {
    chSchGoSleepS(newstate);
 800868c:	79fb      	ldrb	r3, [r7, #7]
 800868e:	4618      	mov	r0, r3
 8008690:	f7ff ffae 	bl	80085f0 <chSchGoSleepS>
  }

  return tp->u.rdymsg;
 8008694:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008696:	6a9b      	ldr	r3, [r3, #40]	; 0x28
}
 8008698:	4618      	mov	r0, r3
 800869a:	3728      	adds	r7, #40	; 0x28
 800869c:	46bd      	mov	sp, r7
 800869e:	bd80      	pop	{r7, pc}
 80086a0:	24000b18 	.word	0x24000b18
 80086a4:	08008541 	.word	0x08008541

080086a8 <chSchIsPreemptionRequired>:
 *                      immediately.
 * @retval false        if preemption is not required.
 *
 * @special
 */
bool chSchIsPreemptionRequired(void) {
 80086a8:	b480      	push	{r7}
 80086aa:	b085      	sub	sp, #20
 80086ac:	af00      	add	r7, sp, #0
  os_instance_t *oip = currcore;
 80086ae:	4b0c      	ldr	r3, [pc, #48]	; (80086e0 <chSchIsPreemptionRequired+0x38>)
 80086b0:	60fb      	str	r3, [r7, #12]
  thread_t *tp = __instance_get_currthread(oip);
 80086b2:	68fb      	ldr	r3, [r7, #12]
 80086b4:	68db      	ldr	r3, [r3, #12]
 80086b6:	60bb      	str	r3, [r7, #8]

  tprio_t p1 = firstprio(&oip->rlist.pqueue);
 80086b8:	68fb      	ldr	r3, [r7, #12]
 80086ba:	681b      	ldr	r3, [r3, #0]
 80086bc:	689b      	ldr	r3, [r3, #8]
 80086be:	607b      	str	r3, [r7, #4]
  tprio_t p2 = tp->hdr.pqueue.prio;
 80086c0:	68bb      	ldr	r3, [r7, #8]
 80086c2:	689b      	ldr	r3, [r3, #8]
 80086c4:	603b      	str	r3, [r7, #0]
     if the first thread on the ready queue has equal or higher priority.*/
  return (tp->ticks > (tslices_t)0) ? (p1 > p2) : (p1 >= p2);
#else
  /* If the round robin preemption feature is not enabled then performs a
     simpler comparison.*/
  return p1 > p2;
 80086c6:	687a      	ldr	r2, [r7, #4]
 80086c8:	683b      	ldr	r3, [r7, #0]
 80086ca:	429a      	cmp	r2, r3
 80086cc:	bf8c      	ite	hi
 80086ce:	2301      	movhi	r3, #1
 80086d0:	2300      	movls	r3, #0
 80086d2:	b2db      	uxtb	r3, r3
#endif
}
 80086d4:	4618      	mov	r0, r3
 80086d6:	3714      	adds	r7, #20
 80086d8:	46bd      	mov	sp, r7
 80086da:	bc80      	pop	{r7}
 80086dc:	4770      	bx	lr
 80086de:	bf00      	nop
 80086e0:	24000b18 	.word	0x24000b18

080086e4 <chSchDoPreemption>:
 * @note    Not a user function, it is meant to be invoked from within
 *          the port layer in the IRQ-related preemption code.
 *
 * @special
 */
void chSchDoPreemption(void) {
 80086e4:	b580      	push	{r7, lr}
 80086e6:	b084      	sub	sp, #16
 80086e8:	af00      	add	r7, sp, #0
  os_instance_t *oip = currcore;
 80086ea:	4b10      	ldr	r3, [pc, #64]	; (800872c <chSchDoPreemption+0x48>)
 80086ec:	60fb      	str	r3, [r7, #12]
  thread_t *otp = __instance_get_currthread(oip);
 80086ee:	68fb      	ldr	r3, [r7, #12]
 80086f0:	68db      	ldr	r3, [r3, #12]
 80086f2:	60bb      	str	r3, [r7, #8]
  thread_t *ntp;

  /* Picks the first thread from the ready queue and makes it current.*/
  ntp = threadref(ch_pqueue_remove_highest(&oip->rlist.pqueue));
 80086f4:	68fb      	ldr	r3, [r7, #12]
 80086f6:	4618      	mov	r0, r3
 80086f8:	f7ff fe4a 	bl	8008390 <ch_pqueue_remove_highest>
 80086fc:	6078      	str	r0, [r7, #4]
  ntp->state = CH_STATE_CURRENT;
 80086fe:	687b      	ldr	r3, [r7, #4]
 8008700:	2201      	movs	r2, #1
 8008702:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  __instance_set_currthread(oip, ntp);
 8008706:	68fb      	ldr	r3, [r7, #12]
 8008708:	687a      	ldr	r2, [r7, #4]
 800870a:	60da      	str	r2, [r3, #12]
    otp = __sch_ready_ahead(otp);
  }
#else /* !(CH_CFG_TIME_QUANTUM > 0) */
  /* If the round-robin mechanism is disabled then the thread goes always
     ahead of its peers.*/
  otp = __sch_ready_ahead(otp);
 800870c:	68b8      	ldr	r0, [r7, #8]
 800870e:	f7ff fefb 	bl	8008508 <__sch_ready_ahead>
 8008712:	60b8      	str	r0, [r7, #8]
#endif /* !(CH_CFG_TIME_QUANTUM > 0) */

  /* Swap operation as tail call.*/
  chSysSwitch(ntp, otp);
 8008714:	68b9      	ldr	r1, [r7, #8]
 8008716:	6878      	ldr	r0, [r7, #4]
 8008718:	f7ff fa56 	bl	8007bc8 <__trace_switch>
 800871c:	68b9      	ldr	r1, [r7, #8]
 800871e:	6878      	ldr	r0, [r7, #4]
 8008720:	f7f7 fe5e 	bl	80003e0 <__port_switch>
}
 8008724:	bf00      	nop
 8008726:	3710      	adds	r7, #16
 8008728:	46bd      	mov	sp, r7
 800872a:	bd80      	pop	{r7, pc}
 800872c:	24000b18 	.word	0x24000b18

08008730 <__rfcu_object_init>:
 *
 * @param[out] rfcup    pointer to the @p rfcu_t structure
 *
 * @notapi
 */
static inline void __rfcu_object_init(rfcu_t *rfcup) {
 8008730:	b480      	push	{r7}
 8008732:	b083      	sub	sp, #12
 8008734:	af00      	add	r7, sp, #0
 8008736:	6078      	str	r0, [r7, #4]

  rfcup->mask = (rfcu_mask_t)0;
 8008738:	687b      	ldr	r3, [r7, #4]
 800873a:	2200      	movs	r2, #0
 800873c:	601a      	str	r2, [r3, #0]
}
 800873e:	bf00      	nop
 8008740:	370c      	adds	r7, #12
 8008742:	46bd      	mov	sp, r7
 8008744:	bc80      	pop	{r7}
 8008746:	4770      	bx	lr

08008748 <__dbg_object_init>:
 *
 * @param[out] sdp      pointer to the @p system_debug_t structure
 *
 * @notapi
 */
static inline void __dbg_object_init(system_debug_t *sdp) {
 8008748:	b480      	push	{r7}
 800874a:	b083      	sub	sp, #12
 800874c:	af00      	add	r7, sp, #0
 800874e:	6078      	str	r0, [r7, #4]

  sdp->panic_msg = NULL;
 8008750:	687b      	ldr	r3, [r7, #4]
 8008752:	2200      	movs	r2, #0
 8008754:	601a      	str	r2, [r3, #0]
#if CH_DBG_SYSTEM_STATE_CHECK == TRUE
  /* The initial state is assumed to be within a critical zone.*/
  sdp->isr_cnt  = (cnt_t)0;
  sdp->lock_cnt = (cnt_t)1;
#endif
}
 8008756:	bf00      	nop
 8008758:	370c      	adds	r7, #12
 800875a:	46bd      	mov	sp, r7
 800875c:	bc80      	pop	{r7}
 800875e:	4770      	bx	lr

08008760 <ch_queue_init>:
static inline void ch_queue_init(ch_queue_t *qp) {
 8008760:	b480      	push	{r7}
 8008762:	b083      	sub	sp, #12
 8008764:	af00      	add	r7, sp, #0
 8008766:	6078      	str	r0, [r7, #4]
  qp->next = qp;
 8008768:	687b      	ldr	r3, [r7, #4]
 800876a:	687a      	ldr	r2, [r7, #4]
 800876c:	601a      	str	r2, [r3, #0]
  qp->prev = qp;
 800876e:	687b      	ldr	r3, [r7, #4]
 8008770:	687a      	ldr	r2, [r7, #4]
 8008772:	605a      	str	r2, [r3, #4]
}
 8008774:	bf00      	nop
 8008776:	370c      	adds	r7, #12
 8008778:	46bd      	mov	sp, r7
 800877a:	bc80      	pop	{r7}
 800877c:	4770      	bx	lr

0800877e <ch_pqueue_init>:
static inline void ch_pqueue_init(ch_priority_queue_t *pqp) {
 800877e:	b480      	push	{r7}
 8008780:	b083      	sub	sp, #12
 8008782:	af00      	add	r7, sp, #0
 8008784:	6078      	str	r0, [r7, #4]
  pqp->next = pqp;
 8008786:	687b      	ldr	r3, [r7, #4]
 8008788:	687a      	ldr	r2, [r7, #4]
 800878a:	601a      	str	r2, [r3, #0]
  pqp->prev = pqp;
 800878c:	687b      	ldr	r3, [r7, #4]
 800878e:	687a      	ldr	r2, [r7, #4]
 8008790:	605a      	str	r2, [r3, #4]
  pqp->prio = (tprio_t)0;
 8008792:	687b      	ldr	r3, [r7, #4]
 8008794:	2200      	movs	r2, #0
 8008796:	609a      	str	r2, [r3, #8]
}
 8008798:	bf00      	nop
 800879a:	370c      	adds	r7, #12
 800879c:	46bd      	mov	sp, r7
 800879e:	bc80      	pop	{r7}
 80087a0:	4770      	bx	lr

080087a2 <ch_dlist_init>:
static inline void ch_dlist_init(ch_delta_list_t *dlhp) {
 80087a2:	b480      	push	{r7}
 80087a4:	b083      	sub	sp, #12
 80087a6:	af00      	add	r7, sp, #0
 80087a8:	6078      	str	r0, [r7, #4]
  dlhp->next  = dlhp;
 80087aa:	687b      	ldr	r3, [r7, #4]
 80087ac:	687a      	ldr	r2, [r7, #4]
 80087ae:	601a      	str	r2, [r3, #0]
  dlhp->prev  = dlhp;
 80087b0:	687b      	ldr	r3, [r7, #4]
 80087b2:	687a      	ldr	r2, [r7, #4]
 80087b4:	605a      	str	r2, [r3, #4]
  dlhp->delta = (sysinterval_t)-1;
 80087b6:	687b      	ldr	r3, [r7, #4]
 80087b8:	f04f 32ff 	mov.w	r2, #4294967295
 80087bc:	609a      	str	r2, [r3, #8]
}
 80087be:	bf00      	nop
 80087c0:	370c      	adds	r7, #12
 80087c2:	46bd      	mov	sp, r7
 80087c4:	bc80      	pop	{r7}
 80087c6:	4770      	bx	lr

080087c8 <port_timer_get_time>:
static inline systime_t port_timer_get_time(void) {
 80087c8:	b580      	push	{r7, lr}
 80087ca:	af00      	add	r7, sp, #0
  return stGetCounter();
 80087cc:	f7f8 fd7d 	bl	80012ca <stGetCounter>
 80087d0:	4603      	mov	r3, r0
}
 80087d2:	4618      	mov	r0, r3
 80087d4:	bd80      	pop	{r7, pc}

080087d6 <chVTGetSystemTimeX>:
static inline systime_t chVTGetSystemTimeX(void) {
 80087d6:	b580      	push	{r7, lr}
 80087d8:	af00      	add	r7, sp, #0
  return port_timer_get_time();
 80087da:	f7ff fff5 	bl	80087c8 <port_timer_get_time>
 80087de:	4603      	mov	r3, r0
}
 80087e0:	4618      	mov	r0, r3
 80087e2:	bd80      	pop	{r7, pc}

080087e4 <__vt_object_init>:
 *
 * @param[out] vtlp     pointer to the @p virtual_timers_list_t structure
 *
 * @notapi
 */
static inline void __vt_object_init(virtual_timers_list_t *vtlp) {
 80087e4:	b5b0      	push	{r4, r5, r7, lr}
 80087e6:	b082      	sub	sp, #8
 80087e8:	af00      	add	r7, sp, #0
 80087ea:	6078      	str	r0, [r7, #4]

  ch_dlist_init(&vtlp->dlist);
 80087ec:	687b      	ldr	r3, [r7, #4]
 80087ee:	4618      	mov	r0, r3
 80087f0:	f7ff ffd7 	bl	80087a2 <ch_dlist_init>
#if CH_CFG_ST_TIMEDELTA == 0
  vtlp->systime = (systime_t)0;
#else /* CH_CFG_ST_TIMEDELTA > 0 */
  vtlp->lasttime = (systime_t)0;
 80087f4:	687b      	ldr	r3, [r7, #4]
 80087f6:	2200      	movs	r2, #0
 80087f8:	60da      	str	r2, [r3, #12]
#endif /* CH_CFG_ST_TIMEDELTA > 0 */
#if CH_CFG_USE_TIMESTAMP == TRUE
  vtlp->laststamp = (systimestamp_t)chVTGetSystemTimeX();
 80087fa:	f7ff ffec 	bl	80087d6 <chVTGetSystemTimeX>
 80087fe:	4603      	mov	r3, r0
 8008800:	2200      	movs	r2, #0
 8008802:	461c      	mov	r4, r3
 8008804:	4615      	mov	r5, r2
 8008806:	687b      	ldr	r3, [r7, #4]
 8008808:	e9c3 4504 	strd	r4, r5, [r3, #16]
#endif
}
 800880c:	bf00      	nop
 800880e:	3708      	adds	r7, #8
 8008810:	46bd      	mov	sp, r7
 8008812:	bdb0      	pop	{r4, r5, r7, pc}

08008814 <__reg_object_init>:
 *
 * @param[out] rp       pointer to a @p registry_t structure
 *
 * @init
 */
static inline void __reg_object_init(registry_t *rp) {
 8008814:	b580      	push	{r7, lr}
 8008816:	b082      	sub	sp, #8
 8008818:	af00      	add	r7, sp, #0
 800881a:	6078      	str	r0, [r7, #4]

  ch_queue_init(&rp->queue);
 800881c:	687b      	ldr	r3, [r7, #4]
 800881e:	4618      	mov	r0, r3
 8008820:	f7ff ff9e 	bl	8008760 <ch_queue_init>
}
 8008824:	bf00      	nop
 8008826:	3708      	adds	r7, #8
 8008828:	46bd      	mov	sp, r7
 800882a:	bd80      	pop	{r7, pc}

0800882c <__idle_thread>:
 *          that this thread is executed only if there are no other ready
 *          threads in the system.
 *
 * @param[in] p         the thread parameter, unused in this scenario
 */
static void __idle_thread(void *p) {
 800882c:	b480      	push	{r7}
 800882e:	b083      	sub	sp, #12
 8008830:	af00      	add	r7, sp, #0
 8008832:	6078      	str	r0, [r7, #4]
}
 8008834:	bf00      	nop
  (void)p;

  while (true) {
    /*lint -save -e522 [2.2] Apparently no side effects because it contains
      an asm instruction.*/
    port_wait_for_interrupt();
 8008836:	e7fd      	b.n	8008834 <__idle_thread+0x8>

08008838 <chInstanceObjectInit>:
 * @param[in] oicp      pointer to the @p os_instance_config_t structure
 *
 * @special
 */
void chInstanceObjectInit(os_instance_t *oip,
                          const os_instance_config_t *oicp) {
 8008838:	b580      	push	{r7, lr}
 800883a:	b08a      	sub	sp, #40	; 0x28
 800883c:	af00      	add	r7, sp, #0
 800883e:	6078      	str	r0, [r7, #4]
 8008840:	6039      	str	r1, [r7, #0]

  /* Registering into the global system structure.*/
#if CH_CFG_SMP_MODE == TRUE
  core_id = port_get_core_id();
#else
  core_id = 0U;
 8008842:	2300      	movs	r3, #0
 8008844:	627b      	str	r3, [r7, #36]	; 0x24
#endif
  chDbgAssert(ch_system.instances[core_id] == NULL, "instance already registered");
  ch_system.instances[core_id] = oip;
 8008846:	4a2c      	ldr	r2, [pc, #176]	; (80088f8 <chInstanceObjectInit+0xc0>)
 8008848:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800884a:	009b      	lsls	r3, r3, #2
 800884c:	4413      	add	r3, r2
 800884e:	687a      	ldr	r2, [r7, #4]
 8008850:	605a      	str	r2, [r3, #4]

  /* Core associated to this instance.*/
  oip->core_id = core_id;
 8008852:	687b      	ldr	r3, [r7, #4]
 8008854:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008856:	631a      	str	r2, [r3, #48]	; 0x30

  /* Keeping a reference to the configuration data.*/
  oip->config = oicp;
 8008858:	687b      	ldr	r3, [r7, #4]
 800885a:	683a      	ldr	r2, [r7, #0]
 800885c:	639a      	str	r2, [r3, #56]	; 0x38

  /* Port initialization for the current instance.*/
  port_init(oip);
 800885e:	6878      	ldr	r0, [r7, #4]
 8008860:	f000 fd1c 	bl	800929c <port_init>

  /* Ready list initialization.*/
  ch_pqueue_init(&oip->rlist.pqueue);
 8008864:	687b      	ldr	r3, [r7, #4]
 8008866:	4618      	mov	r0, r3
 8008868:	f7ff ff89 	bl	800877e <ch_pqueue_init>

#if (CH_CFG_USE_REGISTRY == TRUE) && (CH_CFG_SMP_MODE == FALSE)
  /* Registry initialization when SMP mode is disabled.*/
  __reg_object_init(&oip->reglist);
 800886c:	687b      	ldr	r3, [r7, #4]
 800886e:	3328      	adds	r3, #40	; 0x28
 8008870:	4618      	mov	r0, r3
 8008872:	f7ff ffcf 	bl	8008814 <__reg_object_init>
#endif

#if CH_CFG_SMP_MODE == FALSE
  /* RFCU initialization when SMP mode is disabled.*/
  __rfcu_object_init(&oip->rfcu);
 8008876:	687b      	ldr	r3, [r7, #4]
 8008878:	3334      	adds	r3, #52	; 0x34
 800887a:	4618      	mov	r0, r3
 800887c:	f7ff ff58 	bl	8008730 <__rfcu_object_init>
#endif

  /* Virtual timers list initialization.*/
  __vt_object_init(&oip->vtlist);
 8008880:	687b      	ldr	r3, [r7, #4]
 8008882:	3310      	adds	r3, #16
 8008884:	4618      	mov	r0, r3
 8008886:	f7ff ffad 	bl	80087e4 <__vt_object_init>

  /* Debug support initialization.*/
  __dbg_object_init(&oip->dbg);
 800888a:	687b      	ldr	r3, [r7, #4]
 800888c:	3384      	adds	r3, #132	; 0x84
 800888e:	4618      	mov	r0, r3
 8008890:	f7ff ff5a 	bl	8008748 <__dbg_object_init>

#if CH_DBG_TRACE_MASK != CH_DBG_TRACE_MASK_DISABLED
  /* Trace buffer initialization.*/
  __trace_object_init(&oip->trace_buffer);
 8008894:	687b      	ldr	r3, [r7, #4]
 8008896:	3388      	adds	r3, #136	; 0x88
 8008898:	4618      	mov	r0, r3
 800889a:	f7ff f933 	bl	8007b04 <__trace_object_init>
#endif

#if CH_CFG_NO_IDLE_THREAD == FALSE
  /* Now this instructions flow becomes the main thread.*/
#if CH_CFG_USE_REGISTRY == TRUE
  oip->rlist.current = __thd_object_init(oip, &oip->mainthread,
 800889e:	687b      	ldr	r3, [r7, #4]
 80088a0:	f103 013c 	add.w	r1, r3, #60	; 0x3c
 80088a4:	2380      	movs	r3, #128	; 0x80
 80088a6:	4a15      	ldr	r2, [pc, #84]	; (80088fc <chInstanceObjectInit+0xc4>)
 80088a8:	6878      	ldr	r0, [r7, #4]
 80088aa:	f000 f905 	bl	8008ab8 <__thd_object_init>
 80088ae:	4602      	mov	r2, r0
 80088b0:	687b      	ldr	r3, [r7, #4]
 80088b2:	60da      	str	r2, [r3, #12]
  oip->rlist.current = __thd_object_init(oip, &oip->mainthread,
                                         "idle", IDLEPRIO);
#endif

#if (CH_DBG_ENABLE_STACK_CHECK == TRUE) || (CH_CFG_USE_DYNAMIC == TRUE)
  oip->rlist.current->wabase = oicp->mainthread_base;
 80088b4:	687b      	ldr	r3, [r7, #4]
 80088b6:	68db      	ldr	r3, [r3, #12]
 80088b8:	683a      	ldr	r2, [r7, #0]
 80088ba:	6852      	ldr	r2, [r2, #4]
 80088bc:	621a      	str	r2, [r3, #32]
#endif

  /* Setting up the caller as current thread.*/
  oip->rlist.current->state = CH_STATE_CURRENT;
 80088be:	687b      	ldr	r3, [r7, #4]
 80088c0:	68db      	ldr	r3, [r3, #12]
 80088c2:	2201      	movs	r2, #1
 80088c4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  /* User instance initialization hook.*/
  CH_CFG_OS_INSTANCE_INIT_HOOK(oip);

#if CH_CFG_NO_IDLE_THREAD == FALSE
  {
    thread_descriptor_t idle_descriptor = {
 80088c8:	4b0d      	ldr	r3, [pc, #52]	; (8008900 <chInstanceObjectInit+0xc8>)
 80088ca:	60fb      	str	r3, [r7, #12]
      .name     = "idle",
      .wbase    = oicp->idlethread_base,
 80088cc:	683b      	ldr	r3, [r7, #0]
 80088ce:	68db      	ldr	r3, [r3, #12]
    thread_descriptor_t idle_descriptor = {
 80088d0:	613b      	str	r3, [r7, #16]
      .wend     = oicp->idlethread_end,
 80088d2:	683b      	ldr	r3, [r7, #0]
 80088d4:	691b      	ldr	r3, [r3, #16]
    thread_descriptor_t idle_descriptor = {
 80088d6:	617b      	str	r3, [r7, #20]
 80088d8:	2301      	movs	r3, #1
 80088da:	61bb      	str	r3, [r7, #24]
 80088dc:	4b09      	ldr	r3, [pc, #36]	; (8008904 <chInstanceObjectInit+0xcc>)
 80088de:	61fb      	str	r3, [r7, #28]
 80088e0:	2300      	movs	r3, #0
 80088e2:	623b      	str	r3, [r7, #32]
#endif

    /* This thread has the lowest priority in the system, its role is just to
       serve interrupts in its context while keeping the lowest energy saving
       mode compatible with the system status.*/
    (void) chThdCreateI(&idle_descriptor);
 80088e4:	f107 030c 	add.w	r3, r7, #12
 80088e8:	4618      	mov	r0, r3
 80088ea:	f000 f953 	bl	8008b94 <chThdCreateI>
  }
#endif
}
 80088ee:	bf00      	nop
 80088f0:	3728      	adds	r7, #40	; 0x28
 80088f2:	46bd      	mov	sp, r7
 80088f4:	bd80      	pop	{r7, pc}
 80088f6:	bf00      	nop
 80088f8:	24000b0c 	.word	0x24000b0c
 80088fc:	080103a4 	.word	0x080103a4
 8008900:	0800fda8 	.word	0x0800fda8
 8008904:	0800882d 	.word	0x0800882d

08008908 <ch_list_init>:
static inline void ch_list_init(ch_list_t *lp) {
 8008908:	b480      	push	{r7}
 800890a:	b083      	sub	sp, #12
 800890c:	af00      	add	r7, sp, #0
 800890e:	6078      	str	r0, [r7, #4]
  lp->next = lp;
 8008910:	687b      	ldr	r3, [r7, #4]
 8008912:	687a      	ldr	r2, [r7, #4]
 8008914:	601a      	str	r2, [r3, #0]
}
 8008916:	bf00      	nop
 8008918:	370c      	adds	r7, #12
 800891a:	46bd      	mov	sp, r7
 800891c:	bc80      	pop	{r7}
 800891e:	4770      	bx	lr

08008920 <ch_list_notempty>:
static inline bool ch_list_notempty(ch_list_t *lp) {
 8008920:	b480      	push	{r7}
 8008922:	b083      	sub	sp, #12
 8008924:	af00      	add	r7, sp, #0
 8008926:	6078      	str	r0, [r7, #4]
  return (bool)(lp->next != lp);
 8008928:	687b      	ldr	r3, [r7, #4]
 800892a:	681b      	ldr	r3, [r3, #0]
 800892c:	687a      	ldr	r2, [r7, #4]
 800892e:	429a      	cmp	r2, r3
 8008930:	bf14      	ite	ne
 8008932:	2301      	movne	r3, #1
 8008934:	2300      	moveq	r3, #0
 8008936:	b2db      	uxtb	r3, r3
}
 8008938:	4618      	mov	r0, r3
 800893a:	370c      	adds	r7, #12
 800893c:	46bd      	mov	sp, r7
 800893e:	bc80      	pop	{r7}
 8008940:	4770      	bx	lr

08008942 <ch_list_unlink>:
static inline ch_list_t *ch_list_unlink(ch_list_t *lp) {
 8008942:	b480      	push	{r7}
 8008944:	b085      	sub	sp, #20
 8008946:	af00      	add	r7, sp, #0
 8008948:	6078      	str	r0, [r7, #4]
  ch_list_t *p = lp->next;
 800894a:	687b      	ldr	r3, [r7, #4]
 800894c:	681b      	ldr	r3, [r3, #0]
 800894e:	60fb      	str	r3, [r7, #12]
  lp->next = p->next;
 8008950:	68fb      	ldr	r3, [r7, #12]
 8008952:	681a      	ldr	r2, [r3, #0]
 8008954:	687b      	ldr	r3, [r7, #4]
 8008956:	601a      	str	r2, [r3, #0]
  return p;
 8008958:	68fb      	ldr	r3, [r7, #12]
}
 800895a:	4618      	mov	r0, r3
 800895c:	3714      	adds	r7, #20
 800895e:	46bd      	mov	sp, r7
 8008960:	bc80      	pop	{r7}
 8008962:	4770      	bx	lr

08008964 <ch_queue_init>:
static inline void ch_queue_init(ch_queue_t *qp) {
 8008964:	b480      	push	{r7}
 8008966:	b083      	sub	sp, #12
 8008968:	af00      	add	r7, sp, #0
 800896a:	6078      	str	r0, [r7, #4]
  qp->next = qp;
 800896c:	687b      	ldr	r3, [r7, #4]
 800896e:	687a      	ldr	r2, [r7, #4]
 8008970:	601a      	str	r2, [r3, #0]
  qp->prev = qp;
 8008972:	687b      	ldr	r3, [r7, #4]
 8008974:	687a      	ldr	r2, [r7, #4]
 8008976:	605a      	str	r2, [r3, #4]
}
 8008978:	bf00      	nop
 800897a:	370c      	adds	r7, #12
 800897c:	46bd      	mov	sp, r7
 800897e:	bc80      	pop	{r7}
 8008980:	4770      	bx	lr

08008982 <ch_queue_notempty>:
static inline bool ch_queue_notempty(const ch_queue_t *qp) {
 8008982:	b480      	push	{r7}
 8008984:	b083      	sub	sp, #12
 8008986:	af00      	add	r7, sp, #0
 8008988:	6078      	str	r0, [r7, #4]
  return (bool)(qp->next != qp);
 800898a:	687b      	ldr	r3, [r7, #4]
 800898c:	681b      	ldr	r3, [r3, #0]
 800898e:	687a      	ldr	r2, [r7, #4]
 8008990:	429a      	cmp	r2, r3
 8008992:	bf14      	ite	ne
 8008994:	2301      	movne	r3, #1
 8008996:	2300      	moveq	r3, #0
 8008998:	b2db      	uxtb	r3, r3
}
 800899a:	4618      	mov	r0, r3
 800899c:	370c      	adds	r7, #12
 800899e:	46bd      	mov	sp, r7
 80089a0:	bc80      	pop	{r7}
 80089a2:	4770      	bx	lr

080089a4 <ch_queue_insert>:
static inline void ch_queue_insert(ch_queue_t *qp, ch_queue_t *p) {
 80089a4:	b480      	push	{r7}
 80089a6:	b083      	sub	sp, #12
 80089a8:	af00      	add	r7, sp, #0
 80089aa:	6078      	str	r0, [r7, #4]
 80089ac:	6039      	str	r1, [r7, #0]
  p->next       = qp;
 80089ae:	683b      	ldr	r3, [r7, #0]
 80089b0:	687a      	ldr	r2, [r7, #4]
 80089b2:	601a      	str	r2, [r3, #0]
  p->prev       = qp->prev;
 80089b4:	687b      	ldr	r3, [r7, #4]
 80089b6:	685a      	ldr	r2, [r3, #4]
 80089b8:	683b      	ldr	r3, [r7, #0]
 80089ba:	605a      	str	r2, [r3, #4]
  p->prev->next = p;
 80089bc:	683b      	ldr	r3, [r7, #0]
 80089be:	685b      	ldr	r3, [r3, #4]
 80089c0:	683a      	ldr	r2, [r7, #0]
 80089c2:	601a      	str	r2, [r3, #0]
  qp->prev      = p;
 80089c4:	687b      	ldr	r3, [r7, #4]
 80089c6:	683a      	ldr	r2, [r7, #0]
 80089c8:	605a      	str	r2, [r3, #4]
}
 80089ca:	bf00      	nop
 80089cc:	370c      	adds	r7, #12
 80089ce:	46bd      	mov	sp, r7
 80089d0:	bc80      	pop	{r7}
 80089d2:	4770      	bx	lr

080089d4 <ch_queue_fifo_remove>:
static inline ch_queue_t *ch_queue_fifo_remove(ch_queue_t *qp) {
 80089d4:	b480      	push	{r7}
 80089d6:	b085      	sub	sp, #20
 80089d8:	af00      	add	r7, sp, #0
 80089da:	6078      	str	r0, [r7, #4]
  ch_queue_t *p = qp->next;
 80089dc:	687b      	ldr	r3, [r7, #4]
 80089de:	681b      	ldr	r3, [r3, #0]
 80089e0:	60fb      	str	r3, [r7, #12]
  qp->next       = p->next;
 80089e2:	68fb      	ldr	r3, [r7, #12]
 80089e4:	681a      	ldr	r2, [r3, #0]
 80089e6:	687b      	ldr	r3, [r7, #4]
 80089e8:	601a      	str	r2, [r3, #0]
  qp->next->prev = qp;
 80089ea:	687b      	ldr	r3, [r7, #4]
 80089ec:	681b      	ldr	r3, [r3, #0]
 80089ee:	687a      	ldr	r2, [r7, #4]
 80089f0:	605a      	str	r2, [r3, #4]
  return p;
 80089f2:	68fb      	ldr	r3, [r7, #12]
}
 80089f4:	4618      	mov	r0, r3
 80089f6:	3714      	adds	r7, #20
 80089f8:	46bd      	mov	sp, r7
 80089fa:	bc80      	pop	{r7}
 80089fc:	4770      	bx	lr

080089fe <ch_queue_dequeue>:
static inline ch_queue_t *ch_queue_dequeue(ch_queue_t *p) {
 80089fe:	b480      	push	{r7}
 8008a00:	b083      	sub	sp, #12
 8008a02:	af00      	add	r7, sp, #0
 8008a04:	6078      	str	r0, [r7, #4]
  p->prev->next = p->next;
 8008a06:	687b      	ldr	r3, [r7, #4]
 8008a08:	685b      	ldr	r3, [r3, #4]
 8008a0a:	687a      	ldr	r2, [r7, #4]
 8008a0c:	6812      	ldr	r2, [r2, #0]
 8008a0e:	601a      	str	r2, [r3, #0]
  p->next->prev = p->prev;
 8008a10:	687b      	ldr	r3, [r7, #4]
 8008a12:	681b      	ldr	r3, [r3, #0]
 8008a14:	687a      	ldr	r2, [r7, #4]
 8008a16:	6852      	ldr	r2, [r2, #4]
 8008a18:	605a      	str	r2, [r3, #4]
  return p;
 8008a1a:	687b      	ldr	r3, [r7, #4]
}
 8008a1c:	4618      	mov	r0, r3
 8008a1e:	370c      	adds	r7, #12
 8008a20:	46bd      	mov	sp, r7
 8008a22:	bc80      	pop	{r7}
 8008a24:	4770      	bx	lr

08008a26 <chSysLock>:
static inline void chSysLock(void) {
 8008a26:	b480      	push	{r7}
 8008a28:	b083      	sub	sp, #12
 8008a2a:	af00      	add	r7, sp, #0
 8008a2c:	2330      	movs	r3, #48	; 0x30
 8008a2e:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 8008a30:	687b      	ldr	r3, [r7, #4]
 8008a32:	f383 8811 	msr	BASEPRI, r3
}
 8008a36:	bf00      	nop
}
 8008a38:	bf00      	nop
}
 8008a3a:	bf00      	nop
 8008a3c:	370c      	adds	r7, #12
 8008a3e:	46bd      	mov	sp, r7
 8008a40:	bc80      	pop	{r7}
 8008a42:	4770      	bx	lr

08008a44 <chSysUnlock>:
static inline void chSysUnlock(void) {
 8008a44:	b480      	push	{r7}
 8008a46:	b083      	sub	sp, #12
 8008a48:	af00      	add	r7, sp, #0
 8008a4a:	2300      	movs	r3, #0
 8008a4c:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 8008a4e:	687b      	ldr	r3, [r7, #4]
 8008a50:	f383 8811 	msr	BASEPRI, r3
}
 8008a54:	bf00      	nop
}
 8008a56:	bf00      	nop
}
 8008a58:	bf00      	nop
 8008a5a:	370c      	adds	r7, #12
 8008a5c:	46bd      	mov	sp, r7
 8008a5e:	bc80      	pop	{r7}
 8008a60:	4770      	bx	lr
	...

08008a64 <chThdGetSelfX>:
static inline thread_t *chThdGetSelfX(void) {
 8008a64:	b480      	push	{r7}
 8008a66:	af00      	add	r7, sp, #0
  return __sch_get_currthread();
 8008a68:	4b02      	ldr	r3, [pc, #8]	; (8008a74 <chThdGetSelfX+0x10>)
 8008a6a:	68db      	ldr	r3, [r3, #12]
}
 8008a6c:	4618      	mov	r0, r3
 8008a6e:	46bd      	mov	sp, r7
 8008a70:	bc80      	pop	{r7}
 8008a72:	4770      	bx	lr
 8008a74:	24000b18 	.word	0x24000b18

08008a78 <chThdSleepS>:
static inline void chThdSleepS(sysinterval_t ticks) {
 8008a78:	b580      	push	{r7, lr}
 8008a7a:	b082      	sub	sp, #8
 8008a7c:	af00      	add	r7, sp, #0
 8008a7e:	6078      	str	r0, [r7, #4]
  (void) chSchGoSleepTimeoutS(CH_STATE_SLEEPING, ticks);
 8008a80:	6879      	ldr	r1, [r7, #4]
 8008a82:	2008      	movs	r0, #8
 8008a84:	f7ff fddc 	bl	8008640 <chSchGoSleepTimeoutS>
}
 8008a88:	bf00      	nop
 8008a8a:	3708      	adds	r7, #8
 8008a8c:	46bd      	mov	sp, r7
 8008a8e:	bd80      	pop	{r7, pc}

08008a90 <chThdDoDequeueNextI>:
 * @param[in] tqp       pointer to the threads queue object
 * @param[in] msg       the message code
 *
 * @iclass
 */
static inline void chThdDoDequeueNextI(threads_queue_t *tqp, msg_t msg) {
 8008a90:	b580      	push	{r7, lr}
 8008a92:	b084      	sub	sp, #16
 8008a94:	af00      	add	r7, sp, #0
 8008a96:	6078      	str	r0, [r7, #4]
 8008a98:	6039      	str	r1, [r7, #0]
  thread_t *tp;

  chDbgAssert(ch_queue_notempty(&tqp->queue), "empty queue");

  tp = threadref(ch_queue_fifo_remove(&tqp->queue));
 8008a9a:	687b      	ldr	r3, [r7, #4]
 8008a9c:	4618      	mov	r0, r3
 8008a9e:	f7ff ff99 	bl	80089d4 <ch_queue_fifo_remove>
 8008aa2:	60f8      	str	r0, [r7, #12]

  chDbgAssert(tp->state == CH_STATE_QUEUED, "invalid state");

  tp->u.rdymsg = msg;
 8008aa4:	68fb      	ldr	r3, [r7, #12]
 8008aa6:	683a      	ldr	r2, [r7, #0]
 8008aa8:	629a      	str	r2, [r3, #40]	; 0x28
  (void) chSchReadyI(tp);
 8008aaa:	68f8      	ldr	r0, [r7, #12]
 8008aac:	f7ff fd94 	bl	80085d8 <chSchReadyI>
}
 8008ab0:	bf00      	nop
 8008ab2:	3710      	adds	r7, #16
 8008ab4:	46bd      	mov	sp, r7
 8008ab6:	bd80      	pop	{r7, pc}

08008ab8 <__thd_object_init>:
 * @notapi
 */
thread_t *__thd_object_init(os_instance_t *oip,
                            thread_t *tp,
                            const char *name,
                            tprio_t prio) {
 8008ab8:	b580      	push	{r7, lr}
 8008aba:	b084      	sub	sp, #16
 8008abc:	af00      	add	r7, sp, #0
 8008abe:	60f8      	str	r0, [r7, #12]
 8008ac0:	60b9      	str	r1, [r7, #8]
 8008ac2:	607a      	str	r2, [r7, #4]
 8008ac4:	603b      	str	r3, [r7, #0]

  tp->hdr.pqueue.prio   = prio;
 8008ac6:	68bb      	ldr	r3, [r7, #8]
 8008ac8:	683a      	ldr	r2, [r7, #0]
 8008aca:	609a      	str	r2, [r3, #8]
  tp->state             = CH_STATE_WTSTART;
 8008acc:	68bb      	ldr	r3, [r7, #8]
 8008ace:	2202      	movs	r2, #2
 8008ad0:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  tp->flags             = CH_FLAG_MODE_STATIC;
 8008ad4:	68bb      	ldr	r3, [r7, #8]
 8008ad6:	2200      	movs	r2, #0
 8008ad8:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
  tp->owner             = oip;
 8008adc:	68bb      	ldr	r3, [r7, #8]
 8008ade:	68fa      	ldr	r2, [r7, #12]
 8008ae0:	619a      	str	r2, [r3, #24]
#if CH_CFG_TIME_QUANTUM > 0
  tp->ticks             = (tslices_t)CH_CFG_TIME_QUANTUM;
#endif
#if CH_CFG_USE_MUTEXES == TRUE
  tp->realprio          = prio;
 8008ae2:	68bb      	ldr	r3, [r7, #8]
 8008ae4:	683a      	ldr	r2, [r7, #0]
 8008ae6:	641a      	str	r2, [r3, #64]	; 0x40
  tp->mtxlist           = NULL;
 8008ae8:	68bb      	ldr	r3, [r7, #8]
 8008aea:	2200      	movs	r2, #0
 8008aec:	63da      	str	r2, [r3, #60]	; 0x3c
#endif
#if CH_CFG_USE_EVENTS == TRUE
  tp->epending          = (eventmask_t)0;
 8008aee:	68bb      	ldr	r3, [r7, #8]
 8008af0:	2200      	movs	r2, #0
 8008af2:	639a      	str	r2, [r3, #56]	; 0x38
#endif
#if CH_DBG_THREADS_PROFILING == TRUE
  tp->time              = (systime_t)0;
#endif
#if CH_CFG_USE_REGISTRY == TRUE
  tp->refs              = (trefs_t)1;
 8008af4:	68bb      	ldr	r3, [r7, #8]
 8008af6:	2201      	movs	r2, #1
 8008af8:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26
  tp->name              = name;
 8008afc:	68bb      	ldr	r3, [r7, #8]
 8008afe:	687a      	ldr	r2, [r7, #4]
 8008b00:	61da      	str	r2, [r3, #28]
  REG_INSERT(oip, tp);
 8008b02:	68fb      	ldr	r3, [r7, #12]
 8008b04:	f103 0228 	add.w	r2, r3, #40	; 0x28
 8008b08:	68bb      	ldr	r3, [r7, #8]
 8008b0a:	3310      	adds	r3, #16
 8008b0c:	4619      	mov	r1, r3
 8008b0e:	4610      	mov	r0, r2
 8008b10:	f7ff ff48 	bl	80089a4 <ch_queue_insert>
#else
  (void)name;
#endif
#if CH_CFG_USE_WAITEXIT == TRUE
  ch_list_init(&tp->waiting);
 8008b14:	68bb      	ldr	r3, [r7, #8]
 8008b16:	332c      	adds	r3, #44	; 0x2c
 8008b18:	4618      	mov	r0, r3
 8008b1a:	f7ff fef5 	bl	8008908 <ch_list_init>
#endif
#if CH_CFG_USE_MESSAGES == TRUE
  ch_queue_init(&tp->msgqueue);
 8008b1e:	68bb      	ldr	r3, [r7, #8]
 8008b20:	3330      	adds	r3, #48	; 0x30
 8008b22:	4618      	mov	r0, r3
 8008b24:	f7ff ff1e 	bl	8008964 <ch_queue_init>
#endif
#if CH_DBG_STATISTICS == TRUE
  chTMObjectInit(&tp->stats);
#endif
  CH_CFG_THREAD_INIT_HOOK(tp);
  return tp;
 8008b28:	68bb      	ldr	r3, [r7, #8]
}
 8008b2a:	4618      	mov	r0, r3
 8008b2c:	3710      	adds	r7, #16
 8008b2e:	46bd      	mov	sp, r7
 8008b30:	bd80      	pop	{r7, pc}
	...

08008b34 <chThdCreateSuspendedI>:
 * @return              The pointer to the @p thread_t structure allocated for
 *                      the thread into the working space area.
 *
 * @iclass
 */
thread_t *chThdCreateSuspendedI(const thread_descriptor_t *tdp) {
 8008b34:	b580      	push	{r7, lr}
 8008b36:	b084      	sub	sp, #16
 8008b38:	af00      	add	r7, sp, #0
 8008b3a:	6078      	str	r0, [r7, #4]
  chDbgCheck((tdp->prio <= HIGHPRIO) && (tdp->funcp != NULL));

  /* The thread structure is laid out in the upper part of the thread
     workspace. The thread position structure is aligned to the required
     stack alignment because it represents the stack top.*/
  tp = threadref(((uint8_t *)tdp->wend -
 8008b3c:	687b      	ldr	r3, [r7, #4]
 8008b3e:	689b      	ldr	r3, [r3, #8]
 8008b40:	3b48      	subs	r3, #72	; 0x48
 8008b42:	60fb      	str	r3, [r7, #12]
                 MEM_ALIGN_NEXT(sizeof (thread_t), PORT_STACK_ALIGN)));

#if (CH_DBG_ENABLE_STACK_CHECK == TRUE) || (CH_CFG_USE_DYNAMIC == TRUE)
  /* Stack boundary.*/
  tp->wabase = tdp->wbase;
 8008b44:	687b      	ldr	r3, [r7, #4]
 8008b46:	685a      	ldr	r2, [r3, #4]
 8008b48:	68fb      	ldr	r3, [r7, #12]
 8008b4a:	621a      	str	r2, [r3, #32]
#endif

  /* Setting up the port-dependent part of the working area.*/
  PORT_SETUP_CONTEXT(tp, tdp->wbase, tp, tdp->funcp, tdp->arg);
 8008b4c:	68fb      	ldr	r3, [r7, #12]
 8008b4e:	f1a3 0224 	sub.w	r2, r3, #36	; 0x24
 8008b52:	68fb      	ldr	r3, [r7, #12]
 8008b54:	60da      	str	r2, [r3, #12]
 8008b56:	687b      	ldr	r3, [r7, #4]
 8008b58:	691a      	ldr	r2, [r3, #16]
 8008b5a:	68fb      	ldr	r3, [r7, #12]
 8008b5c:	68db      	ldr	r3, [r3, #12]
 8008b5e:	601a      	str	r2, [r3, #0]
 8008b60:	687b      	ldr	r3, [r7, #4]
 8008b62:	695a      	ldr	r2, [r3, #20]
 8008b64:	68fb      	ldr	r3, [r7, #12]
 8008b66:	68db      	ldr	r3, [r3, #12]
 8008b68:	605a      	str	r2, [r3, #4]
 8008b6a:	68fb      	ldr	r3, [r7, #12]
 8008b6c:	68db      	ldr	r3, [r3, #12]
 8008b6e:	4a07      	ldr	r2, [pc, #28]	; (8008b8c <chThdCreateSuspendedI+0x58>)
 8008b70:	621a      	str	r2, [r3, #32]
  if (tdp->instance != NULL) {
    return __thd_object_init(tdp->instance, tp, tdp->name, tdp->prio);
  }
#endif

  return __thd_object_init(currcore, tp, tdp->name, tdp->prio);
 8008b72:	687b      	ldr	r3, [r7, #4]
 8008b74:	681a      	ldr	r2, [r3, #0]
 8008b76:	687b      	ldr	r3, [r7, #4]
 8008b78:	68db      	ldr	r3, [r3, #12]
 8008b7a:	68f9      	ldr	r1, [r7, #12]
 8008b7c:	4804      	ldr	r0, [pc, #16]	; (8008b90 <chThdCreateSuspendedI+0x5c>)
 8008b7e:	f7ff ff9b 	bl	8008ab8 <__thd_object_init>
 8008b82:	4603      	mov	r3, r0
}
 8008b84:	4618      	mov	r0, r3
 8008b86:	3710      	adds	r7, #16
 8008b88:	46bd      	mov	sp, r7
 8008b8a:	bd80      	pop	{r7, pc}
 8008b8c:	080003f1 	.word	0x080003f1
 8008b90:	24000b18 	.word	0x24000b18

08008b94 <chThdCreateI>:
 * @return              The pointer to the @p thread_t structure allocated for
 *                      the thread into the working space area.
 *
 * @iclass
 */
thread_t *chThdCreateI(const thread_descriptor_t *tdp) {
 8008b94:	b580      	push	{r7, lr}
 8008b96:	b082      	sub	sp, #8
 8008b98:	af00      	add	r7, sp, #0
 8008b9a:	6078      	str	r0, [r7, #4]

  return chSchReadyI(chThdCreateSuspendedI(tdp));
 8008b9c:	6878      	ldr	r0, [r7, #4]
 8008b9e:	f7ff ffc9 	bl	8008b34 <chThdCreateSuspendedI>
 8008ba2:	4603      	mov	r3, r0
 8008ba4:	4618      	mov	r0, r3
 8008ba6:	f7ff fd17 	bl	80085d8 <chSchReadyI>
 8008baa:	4603      	mov	r3, r0
}
 8008bac:	4618      	mov	r0, r3
 8008bae:	3708      	adds	r7, #8
 8008bb0:	46bd      	mov	sp, r7
 8008bb2:	bd80      	pop	{r7, pc}

08008bb4 <chThdExit>:
 *
 * @param[in] msg       thread exit code
 *
 * @api
 */
void chThdExit(msg_t msg) {
 8008bb4:	b580      	push	{r7, lr}
 8008bb6:	b082      	sub	sp, #8
 8008bb8:	af00      	add	r7, sp, #0
 8008bba:	6078      	str	r0, [r7, #4]

  chSysLock();
 8008bbc:	f7ff ff33 	bl	8008a26 <chSysLock>
  chThdExitS(msg);
 8008bc0:	6878      	ldr	r0, [r7, #4]
 8008bc2:	f000 f804 	bl	8008bce <chThdExitS>
  /* The thread never returns here.*/
}
 8008bc6:	bf00      	nop
 8008bc8:	3708      	adds	r7, #8
 8008bca:	46bd      	mov	sp, r7
 8008bcc:	bd80      	pop	{r7, pc}

08008bce <chThdExitS>:
 *
 * @param[in] msg       thread exit code
 *
 * @sclass
 */
void chThdExitS(msg_t msg) {
 8008bce:	b580      	push	{r7, lr}
 8008bd0:	b084      	sub	sp, #16
 8008bd2:	af00      	add	r7, sp, #0
 8008bd4:	6078      	str	r0, [r7, #4]
  thread_t *currtp = chThdGetSelfX();
 8008bd6:	f7ff ff45 	bl	8008a64 <chThdGetSelfX>
 8008bda:	60f8      	str	r0, [r7, #12]

  /* Storing exit message.*/
  currtp->u.exitcode = msg;
 8008bdc:	68fb      	ldr	r3, [r7, #12]
 8008bde:	687a      	ldr	r2, [r7, #4]
 8008be0:	629a      	str	r2, [r3, #40]	; 0x28
  /* Exit handler hook.*/
  CH_CFG_THREAD_EXIT_HOOK(currtp);

#if CH_CFG_USE_WAITEXIT == TRUE
  /* Waking up any waiting thread.*/
  while (unlikely(ch_list_notempty(&currtp->waiting))) {
 8008be2:	e008      	b.n	8008bf6 <chThdExitS+0x28>
    (void) chSchReadyI(threadref(ch_list_unlink(&currtp->waiting)));
 8008be4:	68fb      	ldr	r3, [r7, #12]
 8008be6:	332c      	adds	r3, #44	; 0x2c
 8008be8:	4618      	mov	r0, r3
 8008bea:	f7ff feaa 	bl	8008942 <ch_list_unlink>
 8008bee:	4603      	mov	r3, r0
 8008bf0:	4618      	mov	r0, r3
 8008bf2:	f7ff fcf1 	bl	80085d8 <chSchReadyI>
  while (unlikely(ch_list_notempty(&currtp->waiting))) {
 8008bf6:	68fb      	ldr	r3, [r7, #12]
 8008bf8:	332c      	adds	r3, #44	; 0x2c
 8008bfa:	4618      	mov	r0, r3
 8008bfc:	f7ff fe90 	bl	8008920 <ch_list_notempty>
 8008c00:	4603      	mov	r3, r0
 8008c02:	2b00      	cmp	r3, #0
 8008c04:	d1ee      	bne.n	8008be4 <chThdExitS+0x16>
  }
#endif

#if CH_CFG_USE_REGISTRY == TRUE
  if (unlikely(currtp->refs == (trefs_t)0)) {
 8008c06:	68fb      	ldr	r3, [r7, #12]
 8008c08:	f893 3026 	ldrb.w	r3, [r3, #38]	; 0x26
 8008c0c:	2b00      	cmp	r3, #0
 8008c0e:	bf0c      	ite	eq
 8008c10:	2301      	moveq	r3, #1
 8008c12:	2300      	movne	r3, #0
 8008c14:	b2db      	uxtb	r3, r3
 8008c16:	2b00      	cmp	r3, #0
 8008c18:	d010      	beq.n	8008c3c <chThdExitS+0x6e>
#if CH_CFG_USE_DYNAMIC == TRUE
    /* Static threads are immediately removed from the registry because there
       is no memory to recover.*/
    if (unlikely(((currtp->flags & CH_FLAG_MODE_MASK) == CH_FLAG_MODE_STATIC))) {
 8008c1a:	68fb      	ldr	r3, [r7, #12]
 8008c1c:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8008c20:	f003 0303 	and.w	r3, r3, #3
 8008c24:	2b00      	cmp	r3, #0
 8008c26:	bf0c      	ite	eq
 8008c28:	2301      	moveq	r3, #1
 8008c2a:	2300      	movne	r3, #0
 8008c2c:	b2db      	uxtb	r3, r3
 8008c2e:	2b00      	cmp	r3, #0
 8008c30:	d004      	beq.n	8008c3c <chThdExitS+0x6e>
      REG_REMOVE(currtp);
 8008c32:	68fb      	ldr	r3, [r7, #12]
 8008c34:	3310      	adds	r3, #16
 8008c36:	4618      	mov	r0, r3
 8008c38:	f7ff fee1 	bl	80089fe <ch_queue_dequeue>
#endif
  }
#endif

  /* Going into final state.*/
  chSchGoSleepS(CH_STATE_FINAL);
 8008c3c:	200f      	movs	r0, #15
 8008c3e:	f7ff fcd7 	bl	80085f0 <chSchGoSleepS>

  /* The thread never returns here.*/
  chDbgAssert(false, "zombies apocalypse");
}
 8008c42:	bf00      	nop
 8008c44:	3710      	adds	r7, #16
 8008c46:	46bd      	mov	sp, r7
 8008c48:	bd80      	pop	{r7, pc}

08008c4a <chThdSleep>:
 *                      - @a TIME_IMMEDIATE this value is not allowed.
 *                      .
 *
 * @api
 */
void chThdSleep(sysinterval_t time) {
 8008c4a:	b580      	push	{r7, lr}
 8008c4c:	b082      	sub	sp, #8
 8008c4e:	af00      	add	r7, sp, #0
 8008c50:	6078      	str	r0, [r7, #4]

  chSysLock();
 8008c52:	f7ff fee8 	bl	8008a26 <chSysLock>
  chThdSleepS(time);
 8008c56:	6878      	ldr	r0, [r7, #4]
 8008c58:	f7ff ff0e 	bl	8008a78 <chThdSleepS>
  chSysUnlock();
 8008c5c:	f7ff fef2 	bl	8008a44 <chSysUnlock>
}
 8008c60:	bf00      	nop
 8008c62:	3708      	adds	r7, #8
 8008c64:	46bd      	mov	sp, r7
 8008c66:	bd80      	pop	{r7, pc}

08008c68 <chThdSuspendTimeoutS>:
 * @return              The wake up message.
 * @retval MSG_TIMEOUT  if the operation timed out.
 *
 * @sclass
 */
msg_t chThdSuspendTimeoutS(thread_reference_t *trp, sysinterval_t timeout) {
 8008c68:	b580      	push	{r7, lr}
 8008c6a:	b084      	sub	sp, #16
 8008c6c:	af00      	add	r7, sp, #0
 8008c6e:	6078      	str	r0, [r7, #4]
 8008c70:	6039      	str	r1, [r7, #0]
  thread_t *tp = chThdGetSelfX();
 8008c72:	f7ff fef7 	bl	8008a64 <chThdGetSelfX>
 8008c76:	60f8      	str	r0, [r7, #12]

  chDbgAssert(*trp == NULL, "not NULL");

  if (unlikely(TIME_IMMEDIATE == timeout)) {
 8008c78:	683b      	ldr	r3, [r7, #0]
 8008c7a:	2b00      	cmp	r3, #0
 8008c7c:	bf0c      	ite	eq
 8008c7e:	2301      	moveq	r3, #1
 8008c80:	2300      	movne	r3, #0
 8008c82:	b2db      	uxtb	r3, r3
 8008c84:	2b00      	cmp	r3, #0
 8008c86:	d002      	beq.n	8008c8e <chThdSuspendTimeoutS+0x26>
    return MSG_TIMEOUT;
 8008c88:	f04f 33ff 	mov.w	r3, #4294967295
 8008c8c:	e00a      	b.n	8008ca4 <chThdSuspendTimeoutS+0x3c>
  }

  *trp = tp;
 8008c8e:	687b      	ldr	r3, [r7, #4]
 8008c90:	68fa      	ldr	r2, [r7, #12]
 8008c92:	601a      	str	r2, [r3, #0]
  tp->u.wttrp = trp;
 8008c94:	68fb      	ldr	r3, [r7, #12]
 8008c96:	687a      	ldr	r2, [r7, #4]
 8008c98:	629a      	str	r2, [r3, #40]	; 0x28

  return chSchGoSleepTimeoutS(CH_STATE_SUSPENDED, timeout);
 8008c9a:	6839      	ldr	r1, [r7, #0]
 8008c9c:	2003      	movs	r0, #3
 8008c9e:	f7ff fccf 	bl	8008640 <chSchGoSleepTimeoutS>
 8008ca2:	4603      	mov	r3, r0
}
 8008ca4:	4618      	mov	r0, r3
 8008ca6:	3710      	adds	r7, #16
 8008ca8:	46bd      	mov	sp, r7
 8008caa:	bd80      	pop	{r7, pc}

08008cac <chThdResumeI>:
 * @param[in] trp       a pointer to a thread reference object
 * @param[in] msg       the message code
 *
 * @iclass
 */
void chThdResumeI(thread_reference_t *trp, msg_t msg) {
 8008cac:	b580      	push	{r7, lr}
 8008cae:	b084      	sub	sp, #16
 8008cb0:	af00      	add	r7, sp, #0
 8008cb2:	6078      	str	r0, [r7, #4]
 8008cb4:	6039      	str	r1, [r7, #0]

  if (*trp != NULL) {
 8008cb6:	687b      	ldr	r3, [r7, #4]
 8008cb8:	681b      	ldr	r3, [r3, #0]
 8008cba:	2b00      	cmp	r3, #0
 8008cbc:	d00b      	beq.n	8008cd6 <chThdResumeI+0x2a>
    thread_t *tp = *trp;
 8008cbe:	687b      	ldr	r3, [r7, #4]
 8008cc0:	681b      	ldr	r3, [r3, #0]
 8008cc2:	60fb      	str	r3, [r7, #12]

    chDbgAssert(tp->state == CH_STATE_SUSPENDED, "not CH_STATE_SUSPENDED");

    *trp = NULL;
 8008cc4:	687b      	ldr	r3, [r7, #4]
 8008cc6:	2200      	movs	r2, #0
 8008cc8:	601a      	str	r2, [r3, #0]
    tp->u.rdymsg = msg;
 8008cca:	68fb      	ldr	r3, [r7, #12]
 8008ccc:	683a      	ldr	r2, [r7, #0]
 8008cce:	629a      	str	r2, [r3, #40]	; 0x28
    (void) chSchReadyI(tp);
 8008cd0:	68f8      	ldr	r0, [r7, #12]
 8008cd2:	f7ff fc81 	bl	80085d8 <chSchReadyI>
  }
}
 8008cd6:	bf00      	nop
 8008cd8:	3710      	adds	r7, #16
 8008cda:	46bd      	mov	sp, r7
 8008cdc:	bd80      	pop	{r7, pc}

08008cde <chThdEnqueueTimeoutS>:
 *                      invoked with @p TIME_IMMEDIATE as timeout
 *                      specification.
 *
 * @sclass
 */
msg_t chThdEnqueueTimeoutS(threads_queue_t *tqp, sysinterval_t timeout) {
 8008cde:	b580      	push	{r7, lr}
 8008ce0:	b084      	sub	sp, #16
 8008ce2:	af00      	add	r7, sp, #0
 8008ce4:	6078      	str	r0, [r7, #4]
 8008ce6:	6039      	str	r1, [r7, #0]
  thread_t *currtp = chThdGetSelfX();
 8008ce8:	f7ff febc 	bl	8008a64 <chThdGetSelfX>
 8008cec:	60f8      	str	r0, [r7, #12]

  if (unlikely(TIME_IMMEDIATE == timeout)) {
 8008cee:	683b      	ldr	r3, [r7, #0]
 8008cf0:	2b00      	cmp	r3, #0
 8008cf2:	bf0c      	ite	eq
 8008cf4:	2301      	moveq	r3, #1
 8008cf6:	2300      	movne	r3, #0
 8008cf8:	b2db      	uxtb	r3, r3
 8008cfa:	2b00      	cmp	r3, #0
 8008cfc:	d002      	beq.n	8008d04 <chThdEnqueueTimeoutS+0x26>
    return MSG_TIMEOUT;
 8008cfe:	f04f 33ff 	mov.w	r3, #4294967295
 8008d02:	e009      	b.n	8008d18 <chThdEnqueueTimeoutS+0x3a>
  }

  ch_queue_insert(&tqp->queue, (ch_queue_t *)currtp);
 8008d04:	687b      	ldr	r3, [r7, #4]
 8008d06:	68f9      	ldr	r1, [r7, #12]
 8008d08:	4618      	mov	r0, r3
 8008d0a:	f7ff fe4b 	bl	80089a4 <ch_queue_insert>

  return chSchGoSleepTimeoutS(CH_STATE_QUEUED, timeout);
 8008d0e:	6839      	ldr	r1, [r7, #0]
 8008d10:	2004      	movs	r0, #4
 8008d12:	f7ff fc95 	bl	8008640 <chSchGoSleepTimeoutS>
 8008d16:	4603      	mov	r3, r0
}
 8008d18:	4618      	mov	r0, r3
 8008d1a:	3710      	adds	r7, #16
 8008d1c:	46bd      	mov	sp, r7
 8008d1e:	bd80      	pop	{r7, pc}

08008d20 <chThdDequeueNextI>:
 * @param[in] tqp       pointer to a @p threads_queue_t object
 * @param[in] msg       the message code
 *
 * @iclass
 */
void chThdDequeueNextI(threads_queue_t *tqp, msg_t msg) {
 8008d20:	b580      	push	{r7, lr}
 8008d22:	b082      	sub	sp, #8
 8008d24:	af00      	add	r7, sp, #0
 8008d26:	6078      	str	r0, [r7, #4]
 8008d28:	6039      	str	r1, [r7, #0]

  if (ch_queue_notempty(&tqp->queue)) {
 8008d2a:	687b      	ldr	r3, [r7, #4]
 8008d2c:	4618      	mov	r0, r3
 8008d2e:	f7ff fe28 	bl	8008982 <ch_queue_notempty>
 8008d32:	4603      	mov	r3, r0
 8008d34:	2b00      	cmp	r3, #0
 8008d36:	d003      	beq.n	8008d40 <chThdDequeueNextI+0x20>
    chThdDoDequeueNextI(tqp, msg);
 8008d38:	6839      	ldr	r1, [r7, #0]
 8008d3a:	6878      	ldr	r0, [r7, #4]
 8008d3c:	f7ff fea8 	bl	8008a90 <chThdDoDequeueNextI>
  }
}
 8008d40:	bf00      	nop
 8008d42:	3708      	adds	r7, #8
 8008d44:	46bd      	mov	sp, r7
 8008d46:	bd80      	pop	{r7, pc}

08008d48 <tm_stop>:
/* Module local functions.                                                   */
/*===========================================================================*/

static inline void tm_stop(time_measurement_t *tmp,
                           rtcnt_t now,
                           rtcnt_t offset) {
 8008d48:	e92d 03b0 	stmdb	sp!, {r4, r5, r7, r8, r9}
 8008d4c:	b085      	sub	sp, #20
 8008d4e:	af00      	add	r7, sp, #0
 8008d50:	60f8      	str	r0, [r7, #12]
 8008d52:	60b9      	str	r1, [r7, #8]
 8008d54:	607a      	str	r2, [r7, #4]

  tmp->n++;
 8008d56:	68fb      	ldr	r3, [r7, #12]
 8008d58:	68db      	ldr	r3, [r3, #12]
 8008d5a:	1c5a      	adds	r2, r3, #1
 8008d5c:	68fb      	ldr	r3, [r7, #12]
 8008d5e:	60da      	str	r2, [r3, #12]
  tmp->last = (now - tmp->last) - offset;
 8008d60:	68fb      	ldr	r3, [r7, #12]
 8008d62:	689b      	ldr	r3, [r3, #8]
 8008d64:	68ba      	ldr	r2, [r7, #8]
 8008d66:	1ad2      	subs	r2, r2, r3
 8008d68:	687b      	ldr	r3, [r7, #4]
 8008d6a:	1ad2      	subs	r2, r2, r3
 8008d6c:	68fb      	ldr	r3, [r7, #12]
 8008d6e:	609a      	str	r2, [r3, #8]
  tmp->cumulative += (rttime_t)tmp->last;
 8008d70:	68fb      	ldr	r3, [r7, #12]
 8008d72:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 8008d76:	68f9      	ldr	r1, [r7, #12]
 8008d78:	6889      	ldr	r1, [r1, #8]
 8008d7a:	2000      	movs	r0, #0
 8008d7c:	460c      	mov	r4, r1
 8008d7e:	4605      	mov	r5, r0
 8008d80:	eb12 0804 	adds.w	r8, r2, r4
 8008d84:	eb43 0905 	adc.w	r9, r3, r5
 8008d88:	68fb      	ldr	r3, [r7, #12]
 8008d8a:	e9c3 8904 	strd	r8, r9, [r3, #16]
  if (tmp->last > tmp->worst) {
 8008d8e:	68fb      	ldr	r3, [r7, #12]
 8008d90:	689a      	ldr	r2, [r3, #8]
 8008d92:	68fb      	ldr	r3, [r7, #12]
 8008d94:	685b      	ldr	r3, [r3, #4]
 8008d96:	429a      	cmp	r2, r3
 8008d98:	d903      	bls.n	8008da2 <tm_stop+0x5a>
    tmp->worst = tmp->last;
 8008d9a:	68fb      	ldr	r3, [r7, #12]
 8008d9c:	689a      	ldr	r2, [r3, #8]
 8008d9e:	68fb      	ldr	r3, [r7, #12]
 8008da0:	605a      	str	r2, [r3, #4]
  }
  if (tmp->last < tmp->best) {
 8008da2:	68fb      	ldr	r3, [r7, #12]
 8008da4:	689a      	ldr	r2, [r3, #8]
 8008da6:	68fb      	ldr	r3, [r7, #12]
 8008da8:	681b      	ldr	r3, [r3, #0]
 8008daa:	429a      	cmp	r2, r3
 8008dac:	d203      	bcs.n	8008db6 <tm_stop+0x6e>
    tmp->best = tmp->last;
 8008dae:	68fb      	ldr	r3, [r7, #12]
 8008db0:	689a      	ldr	r2, [r3, #8]
 8008db2:	68fb      	ldr	r3, [r7, #12]
 8008db4:	601a      	str	r2, [r3, #0]
  }
}
 8008db6:	bf00      	nop
 8008db8:	3714      	adds	r7, #20
 8008dba:	46bd      	mov	sp, r7
 8008dbc:	e8bd 03b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9}
 8008dc0:	4770      	bx	lr

08008dc2 <chTMObjectInit>:
 *
 * @param[out] tmp      pointer to a @p TimeMeasurement structure
 *
 * @init
 */
void chTMObjectInit(time_measurement_t *tmp) {
 8008dc2:	b480      	push	{r7}
 8008dc4:	b083      	sub	sp, #12
 8008dc6:	af00      	add	r7, sp, #0
 8008dc8:	6078      	str	r0, [r7, #4]

  tmp->best       = (rtcnt_t)-1;
 8008dca:	687b      	ldr	r3, [r7, #4]
 8008dcc:	f04f 32ff 	mov.w	r2, #4294967295
 8008dd0:	601a      	str	r2, [r3, #0]
  tmp->worst      = (rtcnt_t)0;
 8008dd2:	687b      	ldr	r3, [r7, #4]
 8008dd4:	2200      	movs	r2, #0
 8008dd6:	605a      	str	r2, [r3, #4]
  tmp->last       = (rtcnt_t)0;
 8008dd8:	687b      	ldr	r3, [r7, #4]
 8008dda:	2200      	movs	r2, #0
 8008ddc:	609a      	str	r2, [r3, #8]
  tmp->n          = (ucnt_t)0;
 8008dde:	687b      	ldr	r3, [r7, #4]
 8008de0:	2200      	movs	r2, #0
 8008de2:	60da      	str	r2, [r3, #12]
  tmp->cumulative = (rttime_t)0;
 8008de4:	6879      	ldr	r1, [r7, #4]
 8008de6:	f04f 0200 	mov.w	r2, #0
 8008dea:	f04f 0300 	mov.w	r3, #0
 8008dee:	e9c1 2304 	strd	r2, r3, [r1, #16]
}
 8008df2:	bf00      	nop
 8008df4:	370c      	adds	r7, #12
 8008df6:	46bd      	mov	sp, r7
 8008df8:	bc80      	pop	{r7}
 8008dfa:	4770      	bx	lr

08008dfc <chTMStartMeasurementX>:
 *
 * @param[in,out] tmp   pointer to a @p TimeMeasurement structure
 *
 * @xclass
 */
NOINLINE void chTMStartMeasurementX(time_measurement_t *tmp) {
 8008dfc:	b480      	push	{r7}
 8008dfe:	b083      	sub	sp, #12
 8008e00:	af00      	add	r7, sp, #0
 8008e02:	6078      	str	r0, [r7, #4]
  return DWT->CYCCNT;
 8008e04:	4b04      	ldr	r3, [pc, #16]	; (8008e18 <chTMStartMeasurementX+0x1c>)
 8008e06:	685a      	ldr	r2, [r3, #4]

  tmp->last = chSysGetRealtimeCounterX();
 8008e08:	687b      	ldr	r3, [r7, #4]
 8008e0a:	609a      	str	r2, [r3, #8]
}
 8008e0c:	bf00      	nop
 8008e0e:	370c      	adds	r7, #12
 8008e10:	46bd      	mov	sp, r7
 8008e12:	bc80      	pop	{r7}
 8008e14:	4770      	bx	lr
 8008e16:	bf00      	nop
 8008e18:	e0001000 	.word	0xe0001000

08008e1c <chTMStopMeasurementX>:
 *
 * @param[in,out] tmp   pointer to a @p time_measurement_t structure
 *
 * @xclass
 */
NOINLINE void chTMStopMeasurementX(time_measurement_t *tmp) {
 8008e1c:	b580      	push	{r7, lr}
 8008e1e:	b082      	sub	sp, #8
 8008e20:	af00      	add	r7, sp, #0
 8008e22:	6078      	str	r0, [r7, #4]
 8008e24:	4b05      	ldr	r3, [pc, #20]	; (8008e3c <chTMStopMeasurementX+0x20>)
 8008e26:	685b      	ldr	r3, [r3, #4]

  tm_stop(tmp, chSysGetRealtimeCounterX(), ch_system.tmc.offset);
 8008e28:	4a05      	ldr	r2, [pc, #20]	; (8008e40 <chTMStopMeasurementX+0x24>)
 8008e2a:	6892      	ldr	r2, [r2, #8]
 8008e2c:	4619      	mov	r1, r3
 8008e2e:	6878      	ldr	r0, [r7, #4]
 8008e30:	f7ff ff8a 	bl	8008d48 <tm_stop>
}
 8008e34:	bf00      	nop
 8008e36:	3708      	adds	r7, #8
 8008e38:	46bd      	mov	sp, r7
 8008e3a:	bd80      	pop	{r7, pc}
 8008e3c:	e0001000 	.word	0xe0001000
 8008e40:	24000b0c 	.word	0x24000b0c

08008e44 <ch_queue_init>:
static inline void ch_queue_init(ch_queue_t *qp) {
 8008e44:	b480      	push	{r7}
 8008e46:	b083      	sub	sp, #12
 8008e48:	af00      	add	r7, sp, #0
 8008e4a:	6078      	str	r0, [r7, #4]
  qp->next = qp;
 8008e4c:	687b      	ldr	r3, [r7, #4]
 8008e4e:	687a      	ldr	r2, [r7, #4]
 8008e50:	601a      	str	r2, [r3, #0]
  qp->prev = qp;
 8008e52:	687b      	ldr	r3, [r7, #4]
 8008e54:	687a      	ldr	r2, [r7, #4]
 8008e56:	605a      	str	r2, [r3, #4]
}
 8008e58:	bf00      	nop
 8008e5a:	370c      	adds	r7, #12
 8008e5c:	46bd      	mov	sp, r7
 8008e5e:	bc80      	pop	{r7}
 8008e60:	4770      	bx	lr

08008e62 <chMtxObjectInit>:
 *
 * @param[out] mp       pointer to a @p mutex_t structure
 *
 * @init
 */
void chMtxObjectInit(mutex_t *mp) {
 8008e62:	b580      	push	{r7, lr}
 8008e64:	b082      	sub	sp, #8
 8008e66:	af00      	add	r7, sp, #0
 8008e68:	6078      	str	r0, [r7, #4]

  chDbgCheck(mp != NULL);

  ch_queue_init(&mp->queue);
 8008e6a:	687b      	ldr	r3, [r7, #4]
 8008e6c:	4618      	mov	r0, r3
 8008e6e:	f7ff ffe9 	bl	8008e44 <ch_queue_init>
  mp->owner = NULL;
 8008e72:	687b      	ldr	r3, [r7, #4]
 8008e74:	2200      	movs	r2, #0
 8008e76:	609a      	str	r2, [r3, #8]
#if CH_CFG_USE_MUTEXES_RECURSIVE == TRUE
  mp->cnt = (cnt_t)0;
#endif
}
 8008e78:	bf00      	nop
 8008e7a:	3708      	adds	r7, #8
 8008e7c:	46bd      	mov	sp, r7
 8008e7e:	bd80      	pop	{r7, pc}

08008e80 <chEvtSignalI>:
 * @param[in] tp        the thread to be signaled
 * @param[in] events    the events set to be ORed
 *
 * @iclass
 */
void chEvtSignalI(thread_t *tp, eventmask_t events) {
 8008e80:	b580      	push	{r7, lr}
 8008e82:	b082      	sub	sp, #8
 8008e84:	af00      	add	r7, sp, #0
 8008e86:	6078      	str	r0, [r7, #4]
 8008e88:	6039      	str	r1, [r7, #0]

  chDbgCheckClassI();
  chDbgCheck(tp != NULL);

  tp->epending |= events;
 8008e8a:	687b      	ldr	r3, [r7, #4]
 8008e8c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008e8e:	683b      	ldr	r3, [r7, #0]
 8008e90:	431a      	orrs	r2, r3
 8008e92:	687b      	ldr	r3, [r7, #4]
 8008e94:	639a      	str	r2, [r3, #56]	; 0x38
  /* Test on the AND/OR conditions wait states.*/
  if (((tp->state == CH_STATE_WTOREVT) &&
 8008e96:	687b      	ldr	r3, [r7, #4]
 8008e98:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8008e9c:	2b0a      	cmp	r3, #10
 8008e9e:	d106      	bne.n	8008eae <chEvtSignalI+0x2e>
       ((tp->epending & tp->u.ewmask) != (eventmask_t)0)) ||
 8008ea0:	687b      	ldr	r3, [r7, #4]
 8008ea2:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008ea4:	687b      	ldr	r3, [r7, #4]
 8008ea6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008ea8:	4013      	ands	r3, r2
  if (((tp->state == CH_STATE_WTOREVT) &&
 8008eaa:	2b00      	cmp	r3, #0
 8008eac:	d10d      	bne.n	8008eca <chEvtSignalI+0x4a>
      ((tp->state == CH_STATE_WTANDEVT) &&
 8008eae:	687b      	ldr	r3, [r7, #4]
 8008eb0:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
       ((tp->epending & tp->u.ewmask) != (eventmask_t)0)) ||
 8008eb4:	2b0b      	cmp	r3, #11
 8008eb6:	d10e      	bne.n	8008ed6 <chEvtSignalI+0x56>
       ((tp->epending & tp->u.ewmask) == tp->u.ewmask))) {
 8008eb8:	687b      	ldr	r3, [r7, #4]
 8008eba:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008ebc:	687b      	ldr	r3, [r7, #4]
 8008ebe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008ec0:	401a      	ands	r2, r3
 8008ec2:	687b      	ldr	r3, [r7, #4]
 8008ec4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
      ((tp->state == CH_STATE_WTANDEVT) &&
 8008ec6:	429a      	cmp	r2, r3
 8008ec8:	d105      	bne.n	8008ed6 <chEvtSignalI+0x56>
    tp->u.rdymsg = MSG_OK;
 8008eca:	687b      	ldr	r3, [r7, #4]
 8008ecc:	2200      	movs	r2, #0
 8008ece:	629a      	str	r2, [r3, #40]	; 0x28
    (void) chSchReadyI(tp);
 8008ed0:	6878      	ldr	r0, [r7, #4]
 8008ed2:	f7ff fb81 	bl	80085d8 <chSchReadyI>
  }
}
 8008ed6:	bf00      	nop
 8008ed8:	3708      	adds	r7, #8
 8008eda:	46bd      	mov	sp, r7
 8008edc:	bd80      	pop	{r7, pc}

08008ede <chEvtBroadcastFlagsI>:
 * @param[in] esp       pointer to the @p event_source_t structure
 * @param[in] flags     the flags set to be added to the listener flags mask
 *
 * @iclass
 */
void chEvtBroadcastFlagsI(event_source_t *esp, eventflags_t flags) {
 8008ede:	b580      	push	{r7, lr}
 8008ee0:	b084      	sub	sp, #16
 8008ee2:	af00      	add	r7, sp, #0
 8008ee4:	6078      	str	r0, [r7, #4]
 8008ee6:	6039      	str	r1, [r7, #0]
  event_listener_t *elp;

  chDbgCheckClassI();
  chDbgCheck(esp != NULL);

  elp = esp->next;
 8008ee8:	687b      	ldr	r3, [r7, #4]
 8008eea:	681b      	ldr	r3, [r3, #0]
 8008eec:	60fb      	str	r3, [r7, #12]
  /*lint -save -e9087 -e740 [11.3, 1.3] Cast required by list handling.*/
  while (elp != (event_listener_t *)esp) {
 8008eee:	e019      	b.n	8008f24 <chEvtBroadcastFlagsI+0x46>
  /*lint -restore*/
    elp->flags |= flags;
 8008ef0:	68fb      	ldr	r3, [r7, #12]
 8008ef2:	68da      	ldr	r2, [r3, #12]
 8008ef4:	683b      	ldr	r3, [r7, #0]
 8008ef6:	431a      	orrs	r2, r3
 8008ef8:	68fb      	ldr	r3, [r7, #12]
 8008efa:	60da      	str	r2, [r3, #12]
    /* When flags == 0 the thread will always be signaled because the
       source does not emit any flag.*/
    if ((flags == (eventflags_t)0) ||
 8008efc:	683b      	ldr	r3, [r7, #0]
 8008efe:	2b00      	cmp	r3, #0
 8008f00:	d005      	beq.n	8008f0e <chEvtBroadcastFlagsI+0x30>
        ((flags & elp->wflags) != (eventflags_t)0)) {
 8008f02:	68fb      	ldr	r3, [r7, #12]
 8008f04:	691a      	ldr	r2, [r3, #16]
 8008f06:	683b      	ldr	r3, [r7, #0]
 8008f08:	4013      	ands	r3, r2
    if ((flags == (eventflags_t)0) ||
 8008f0a:	2b00      	cmp	r3, #0
 8008f0c:	d007      	beq.n	8008f1e <chEvtBroadcastFlagsI+0x40>
      chEvtSignalI(elp->listener, elp->events);
 8008f0e:	68fb      	ldr	r3, [r7, #12]
 8008f10:	685a      	ldr	r2, [r3, #4]
 8008f12:	68fb      	ldr	r3, [r7, #12]
 8008f14:	689b      	ldr	r3, [r3, #8]
 8008f16:	4619      	mov	r1, r3
 8008f18:	4610      	mov	r0, r2
 8008f1a:	f7ff ffb1 	bl	8008e80 <chEvtSignalI>
    }
    elp = elp->next;
 8008f1e:	68fb      	ldr	r3, [r7, #12]
 8008f20:	681b      	ldr	r3, [r3, #0]
 8008f22:	60fb      	str	r3, [r7, #12]
  while (elp != (event_listener_t *)esp) {
 8008f24:	68fa      	ldr	r2, [r7, #12]
 8008f26:	687b      	ldr	r3, [r7, #4]
 8008f28:	429a      	cmp	r2, r3
 8008f2a:	d1e1      	bne.n	8008ef0 <chEvtBroadcastFlagsI+0x12>
  }
}
 8008f2c:	bf00      	nop
 8008f2e:	bf00      	nop
 8008f30:	3710      	adds	r7, #16
 8008f32:	46bd      	mov	sp, r7
 8008f34:	bd80      	pop	{r7, pc}

08008f36 <chSysLock>:
static inline void chSysLock(void) {
 8008f36:	b480      	push	{r7}
 8008f38:	b083      	sub	sp, #12
 8008f3a:	af00      	add	r7, sp, #0
 8008f3c:	2330      	movs	r3, #48	; 0x30
 8008f3e:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 8008f40:	687b      	ldr	r3, [r7, #4]
 8008f42:	f383 8811 	msr	BASEPRI, r3
}
 8008f46:	bf00      	nop
}
 8008f48:	bf00      	nop
}
 8008f4a:	bf00      	nop
 8008f4c:	370c      	adds	r7, #12
 8008f4e:	46bd      	mov	sp, r7
 8008f50:	bc80      	pop	{r7}
 8008f52:	4770      	bx	lr

08008f54 <chSysUnlock>:
static inline void chSysUnlock(void) {
 8008f54:	b480      	push	{r7}
 8008f56:	b083      	sub	sp, #12
 8008f58:	af00      	add	r7, sp, #0
 8008f5a:	2300      	movs	r3, #0
 8008f5c:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 8008f5e:	687b      	ldr	r3, [r7, #4]
 8008f60:	f383 8811 	msr	BASEPRI, r3
}
 8008f64:	bf00      	nop
}
 8008f66:	bf00      	nop
}
 8008f68:	bf00      	nop
 8008f6a:	370c      	adds	r7, #12
 8008f6c:	46bd      	mov	sp, r7
 8008f6e:	bc80      	pop	{r7}
 8008f70:	4770      	bx	lr
	...

08008f74 <__core_init>:
/**
 * @brief   Low level memory manager initialization.
 *
 * @notapi
 */
void __core_init(void) {
 8008f74:	b480      	push	{r7}
 8008f76:	af00      	add	r7, sp, #0
#if CH_CFG_MEMCORE_SIZE == 0
  extern uint8_t __heap_base__[];
  extern uint8_t __heap_end__[];

  /*lint -save -e9033 [10.8] Required cast operations.*/
  ch_memcore.basemem = __heap_base__;
 8008f78:	4b04      	ldr	r3, [pc, #16]	; (8008f8c <__core_init+0x18>)
 8008f7a:	4a05      	ldr	r2, [pc, #20]	; (8008f90 <__core_init+0x1c>)
 8008f7c:	601a      	str	r2, [r3, #0]
  ch_memcore.topmem  = __heap_end__;
 8008f7e:	4b03      	ldr	r3, [pc, #12]	; (8008f8c <__core_init+0x18>)
 8008f80:	4a04      	ldr	r2, [pc, #16]	; (8008f94 <__core_init+0x20>)
 8008f82:	605a      	str	r2, [r3, #4]
  static uint8_t static_heap[CH_CFG_MEMCORE_SIZE];

  ch_memcore.basemem = &static_heap[0];
  ch_memcore.topmem  = &static_heap[CH_CFG_MEMCORE_SIZE];
#endif
}
 8008f84:	bf00      	nop
 8008f86:	46bd      	mov	sp, r7
 8008f88:	bc80      	pop	{r7}
 8008f8a:	4770      	bx	lr
 8008f8c:	240014d8 	.word	0x240014d8
 8008f90:	24001ad8 	.word	0x24001ad8
 8008f94:	24080000 	.word	0x24080000

08008f98 <chCoreAllocFromBaseI>:
 * @return              A pointer to the allocated memory block.
 * @retval NULL         allocation failed, core memory exhausted.
 *
 * @iclass
 */
void *chCoreAllocFromBaseI(size_t size, unsigned align, size_t offset) {
 8008f98:	b480      	push	{r7}
 8008f9a:	b087      	sub	sp, #28
 8008f9c:	af00      	add	r7, sp, #0
 8008f9e:	60f8      	str	r0, [r7, #12]
 8008fa0:	60b9      	str	r1, [r7, #8]
 8008fa2:	607a      	str	r2, [r7, #4]
  uint8_t *p, *next;

  chDbgCheckClassI();
  chDbgCheck(MEM_IS_VALID_ALIGNMENT(align));

  p = (uint8_t *)MEM_ALIGN_NEXT(ch_memcore.basemem + offset, align);
 8008fa4:	4b12      	ldr	r3, [pc, #72]	; (8008ff0 <chCoreAllocFromBaseI+0x58>)
 8008fa6:	681a      	ldr	r2, [r3, #0]
 8008fa8:	687b      	ldr	r3, [r7, #4]
 8008faa:	4413      	add	r3, r2
 8008fac:	461a      	mov	r2, r3
 8008fae:	68bb      	ldr	r3, [r7, #8]
 8008fb0:	4413      	add	r3, r2
 8008fb2:	1e5a      	subs	r2, r3, #1
 8008fb4:	68bb      	ldr	r3, [r7, #8]
 8008fb6:	425b      	negs	r3, r3
 8008fb8:	4013      	ands	r3, r2
 8008fba:	617b      	str	r3, [r7, #20]
  next = p + size;
 8008fbc:	697a      	ldr	r2, [r7, #20]
 8008fbe:	68fb      	ldr	r3, [r7, #12]
 8008fc0:	4413      	add	r3, r2
 8008fc2:	613b      	str	r3, [r7, #16]

  /* Considering also the case where there is numeric overflow.*/
  if ((next > ch_memcore.topmem) || (next < ch_memcore.basemem)) {
 8008fc4:	4b0a      	ldr	r3, [pc, #40]	; (8008ff0 <chCoreAllocFromBaseI+0x58>)
 8008fc6:	685b      	ldr	r3, [r3, #4]
 8008fc8:	693a      	ldr	r2, [r7, #16]
 8008fca:	429a      	cmp	r2, r3
 8008fcc:	d804      	bhi.n	8008fd8 <chCoreAllocFromBaseI+0x40>
 8008fce:	4b08      	ldr	r3, [pc, #32]	; (8008ff0 <chCoreAllocFromBaseI+0x58>)
 8008fd0:	681b      	ldr	r3, [r3, #0]
 8008fd2:	693a      	ldr	r2, [r7, #16]
 8008fd4:	429a      	cmp	r2, r3
 8008fd6:	d201      	bcs.n	8008fdc <chCoreAllocFromBaseI+0x44>
    return NULL;
 8008fd8:	2300      	movs	r3, #0
 8008fda:	e003      	b.n	8008fe4 <chCoreAllocFromBaseI+0x4c>
  }

  ch_memcore.basemem = next;
 8008fdc:	4a04      	ldr	r2, [pc, #16]	; (8008ff0 <chCoreAllocFromBaseI+0x58>)
 8008fde:	693b      	ldr	r3, [r7, #16]
 8008fe0:	6013      	str	r3, [r2, #0]

  return p;
 8008fe2:	697b      	ldr	r3, [r7, #20]
}
 8008fe4:	4618      	mov	r0, r3
 8008fe6:	371c      	adds	r7, #28
 8008fe8:	46bd      	mov	sp, r7
 8008fea:	bc80      	pop	{r7}
 8008fec:	4770      	bx	lr
 8008fee:	bf00      	nop
 8008ff0:	240014d8 	.word	0x240014d8

08008ff4 <chCoreAllocFromTopI>:
 * @return              A pointer to the allocated memory block.
 * @retval NULL         allocation failed, core memory exhausted.
 *
 * @iclass
 */
void *chCoreAllocFromTopI(size_t size, unsigned align, size_t offset) {
 8008ff4:	b480      	push	{r7}
 8008ff6:	b087      	sub	sp, #28
 8008ff8:	af00      	add	r7, sp, #0
 8008ffa:	60f8      	str	r0, [r7, #12]
 8008ffc:	60b9      	str	r1, [r7, #8]
 8008ffe:	607a      	str	r2, [r7, #4]
  uint8_t *p, *prev;

  chDbgCheckClassI();
  chDbgCheck(MEM_IS_VALID_ALIGNMENT(align));

  p = (uint8_t *)MEM_ALIGN_PREV(ch_memcore.topmem - size, align);
 8009000:	4b11      	ldr	r3, [pc, #68]	; (8009048 <chCoreAllocFromTopI+0x54>)
 8009002:	685a      	ldr	r2, [r3, #4]
 8009004:	68fb      	ldr	r3, [r7, #12]
 8009006:	425b      	negs	r3, r3
 8009008:	4413      	add	r3, r2
 800900a:	461a      	mov	r2, r3
 800900c:	68bb      	ldr	r3, [r7, #8]
 800900e:	425b      	negs	r3, r3
 8009010:	4013      	ands	r3, r2
 8009012:	617b      	str	r3, [r7, #20]
  prev = p - offset;
 8009014:	687b      	ldr	r3, [r7, #4]
 8009016:	425b      	negs	r3, r3
 8009018:	697a      	ldr	r2, [r7, #20]
 800901a:	4413      	add	r3, r2
 800901c:	613b      	str	r3, [r7, #16]

  /* Considering also the case where there is numeric overflow.*/
  if ((prev < ch_memcore.basemem) || (prev > ch_memcore.topmem)) {
 800901e:	4b0a      	ldr	r3, [pc, #40]	; (8009048 <chCoreAllocFromTopI+0x54>)
 8009020:	681b      	ldr	r3, [r3, #0]
 8009022:	693a      	ldr	r2, [r7, #16]
 8009024:	429a      	cmp	r2, r3
 8009026:	d304      	bcc.n	8009032 <chCoreAllocFromTopI+0x3e>
 8009028:	4b07      	ldr	r3, [pc, #28]	; (8009048 <chCoreAllocFromTopI+0x54>)
 800902a:	685b      	ldr	r3, [r3, #4]
 800902c:	693a      	ldr	r2, [r7, #16]
 800902e:	429a      	cmp	r2, r3
 8009030:	d901      	bls.n	8009036 <chCoreAllocFromTopI+0x42>
    return NULL;
 8009032:	2300      	movs	r3, #0
 8009034:	e003      	b.n	800903e <chCoreAllocFromTopI+0x4a>
  }

  ch_memcore.topmem = prev;
 8009036:	4a04      	ldr	r2, [pc, #16]	; (8009048 <chCoreAllocFromTopI+0x54>)
 8009038:	693b      	ldr	r3, [r7, #16]
 800903a:	6053      	str	r3, [r2, #4]

  return p;
 800903c:	697b      	ldr	r3, [r7, #20]
}
 800903e:	4618      	mov	r0, r3
 8009040:	371c      	adds	r7, #28
 8009042:	46bd      	mov	sp, r7
 8009044:	bc80      	pop	{r7}
 8009046:	4770      	bx	lr
 8009048:	240014d8 	.word	0x240014d8

0800904c <chCoreAllocFromBase>:
 * @return              A pointer to the allocated memory block.
 * @retval NULL         allocation failed, core memory exhausted.
 *
 * @api
 */
void *chCoreAllocFromBase(size_t size, unsigned align, size_t offset) {
 800904c:	b580      	push	{r7, lr}
 800904e:	b086      	sub	sp, #24
 8009050:	af00      	add	r7, sp, #0
 8009052:	60f8      	str	r0, [r7, #12]
 8009054:	60b9      	str	r1, [r7, #8]
 8009056:	607a      	str	r2, [r7, #4]
  void *p;

  chSysLock();
 8009058:	f7ff ff6d 	bl	8008f36 <chSysLock>
  p = chCoreAllocFromBaseI(size, align, offset);
 800905c:	687a      	ldr	r2, [r7, #4]
 800905e:	68b9      	ldr	r1, [r7, #8]
 8009060:	68f8      	ldr	r0, [r7, #12]
 8009062:	f7ff ff99 	bl	8008f98 <chCoreAllocFromBaseI>
 8009066:	6178      	str	r0, [r7, #20]
  chSysUnlock();
 8009068:	f7ff ff74 	bl	8008f54 <chSysUnlock>

  return p;
 800906c:	697b      	ldr	r3, [r7, #20]
}
 800906e:	4618      	mov	r0, r3
 8009070:	3718      	adds	r7, #24
 8009072:	46bd      	mov	sp, r7
 8009074:	bd80      	pop	{r7, pc}

08009076 <chCoreAllocFromTop>:
 * @return              A pointer to the allocated memory block.
 * @retval NULL         allocation failed, core memory exhausted.
 *
 * @api
 */
void *chCoreAllocFromTop(size_t size, unsigned align, size_t offset) {
 8009076:	b580      	push	{r7, lr}
 8009078:	b086      	sub	sp, #24
 800907a:	af00      	add	r7, sp, #0
 800907c:	60f8      	str	r0, [r7, #12]
 800907e:	60b9      	str	r1, [r7, #8]
 8009080:	607a      	str	r2, [r7, #4]
  void *p;

  chSysLock();
 8009082:	f7ff ff58 	bl	8008f36 <chSysLock>
  p = chCoreAllocFromTopI(size, align, offset);
 8009086:	687a      	ldr	r2, [r7, #4]
 8009088:	68b9      	ldr	r1, [r7, #8]
 800908a:	68f8      	ldr	r0, [r7, #12]
 800908c:	f7ff ffb2 	bl	8008ff4 <chCoreAllocFromTopI>
 8009090:	6178      	str	r0, [r7, #20]
  chSysUnlock();
 8009092:	f7ff ff5f 	bl	8008f54 <chSysUnlock>

  return p;
 8009096:	697b      	ldr	r3, [r7, #20]
}
 8009098:	4618      	mov	r0, r3
 800909a:	3718      	adds	r7, #24
 800909c:	46bd      	mov	sp, r7
 800909e:	bd80      	pop	{r7, pc}

080090a0 <__heap_init>:
/**
 * @brief   Initializes the default heap.
 *
 * @notapi
 */
void __heap_init(void) {
 80090a0:	b580      	push	{r7, lr}
 80090a2:	af00      	add	r7, sp, #0

  default_heap.provider = chCoreAllocAlignedWithOffset;
 80090a4:	4b06      	ldr	r3, [pc, #24]	; (80090c0 <__heap_init+0x20>)
 80090a6:	4a07      	ldr	r2, [pc, #28]	; (80090c4 <__heap_init+0x24>)
 80090a8:	601a      	str	r2, [r3, #0]
  H_NEXT(&default_heap.header) = NULL;
 80090aa:	4b05      	ldr	r3, [pc, #20]	; (80090c0 <__heap_init+0x20>)
 80090ac:	2200      	movs	r2, #0
 80090ae:	605a      	str	r2, [r3, #4]
  H_PAGES(&default_heap.header) = 0;
 80090b0:	4b03      	ldr	r3, [pc, #12]	; (80090c0 <__heap_init+0x20>)
 80090b2:	2200      	movs	r2, #0
 80090b4:	609a      	str	r2, [r3, #8]
#if (CH_CFG_USE_MUTEXES == TRUE) || defined(__DOXYGEN__)
  chMtxObjectInit(&default_heap.mtx);
 80090b6:	4804      	ldr	r0, [pc, #16]	; (80090c8 <__heap_init+0x28>)
 80090b8:	f7ff fed3 	bl	8008e62 <chMtxObjectInit>
#else
  chSemObjectInit(&default_heap.sem, (cnt_t)1);
#endif
}
 80090bc:	bf00      	nop
 80090be:	bd80      	pop	{r7, pc}
 80090c0:	240014e0 	.word	0x240014e0
 80090c4:	08009077 	.word	0x08009077
 80090c8:	240014ec 	.word	0x240014ec

080090cc <chPoolObjectInitAligned>:
 *                      automatically
 *
 * @init
 */
void chPoolObjectInitAligned(memory_pool_t *mp, size_t size,
                             unsigned align, memgetfunc_t provider) {
 80090cc:	b480      	push	{r7}
 80090ce:	b085      	sub	sp, #20
 80090d0:	af00      	add	r7, sp, #0
 80090d2:	60f8      	str	r0, [r7, #12]
 80090d4:	60b9      	str	r1, [r7, #8]
 80090d6:	607a      	str	r2, [r7, #4]
 80090d8:	603b      	str	r3, [r7, #0]
  chDbgCheck((mp != NULL) &&
             (size >= sizeof(void *)) &&
             (align >= PORT_NATURAL_ALIGN) &&
             MEM_IS_VALID_ALIGNMENT(align));

  mp->next = NULL;
 80090da:	68fb      	ldr	r3, [r7, #12]
 80090dc:	2200      	movs	r2, #0
 80090de:	601a      	str	r2, [r3, #0]
  mp->object_size = size;
 80090e0:	68fb      	ldr	r3, [r7, #12]
 80090e2:	68ba      	ldr	r2, [r7, #8]
 80090e4:	605a      	str	r2, [r3, #4]
  mp->align = align;
 80090e6:	68fb      	ldr	r3, [r7, #12]
 80090e8:	687a      	ldr	r2, [r7, #4]
 80090ea:	609a      	str	r2, [r3, #8]
  mp->provider = provider;
 80090ec:	68fb      	ldr	r3, [r7, #12]
 80090ee:	683a      	ldr	r2, [r7, #0]
 80090f0:	60da      	str	r2, [r3, #12]
}
 80090f2:	bf00      	nop
 80090f4:	3714      	adds	r7, #20
 80090f6:	46bd      	mov	sp, r7
 80090f8:	bc80      	pop	{r7}
 80090fa:	4770      	bx	lr

080090fc <chCoreAllocAlignedI>:
 * @return              A pointer to the allocated memory block.
 * @retval NULL         allocation failed, core memory exhausted.
 *
 * @iclass
 */
static inline void *chCoreAllocAlignedI(size_t size, unsigned align) {
 80090fc:	b580      	push	{r7, lr}
 80090fe:	b082      	sub	sp, #8
 8009100:	af00      	add	r7, sp, #0
 8009102:	6078      	str	r0, [r7, #4]
 8009104:	6039      	str	r1, [r7, #0]

  return chCoreAllocAlignedWithOffsetI(size, align, 0U);
 8009106:	2200      	movs	r2, #0
 8009108:	6839      	ldr	r1, [r7, #0]
 800910a:	6878      	ldr	r0, [r7, #4]
 800910c:	f7ff ff72 	bl	8008ff4 <chCoreAllocFromTopI>
 8009110:	4603      	mov	r3, r0
}
 8009112:	4618      	mov	r0, r3
 8009114:	3708      	adds	r7, #8
 8009116:	46bd      	mov	sp, r7
 8009118:	bd80      	pop	{r7, pc}

0800911a <chPoolObjectInit>:
 *
 * @init
 */
static inline void chPoolObjectInit(memory_pool_t *mp,
                                    size_t size,
                                    memgetfunc_t provider) {
 800911a:	b580      	push	{r7, lr}
 800911c:	b084      	sub	sp, #16
 800911e:	af00      	add	r7, sp, #0
 8009120:	60f8      	str	r0, [r7, #12]
 8009122:	60b9      	str	r1, [r7, #8]
 8009124:	607a      	str	r2, [r7, #4]

  chPoolObjectInitAligned(mp, size, PORT_NATURAL_ALIGN, provider);
 8009126:	687b      	ldr	r3, [r7, #4]
 8009128:	2204      	movs	r2, #4
 800912a:	68b9      	ldr	r1, [r7, #8]
 800912c:	68f8      	ldr	r0, [r7, #12]
 800912e:	f7ff ffcd 	bl	80090cc <chPoolObjectInitAligned>
}
 8009132:	bf00      	nop
 8009134:	3710      	adds	r7, #16
 8009136:	46bd      	mov	sp, r7
 8009138:	bd80      	pop	{r7, pc}

0800913a <dyn_list_init>:
    *dp++ = c;
    i--;
  } while ((c != (char)0) && (i > 0U));
}

static inline void dyn_list_init(dyn_list_t *dlp) {
 800913a:	b480      	push	{r7}
 800913c:	b083      	sub	sp, #12
 800913e:	af00      	add	r7, sp, #0
 8009140:	6078      	str	r0, [r7, #4]

  dlp->next = (dyn_element_t *)dlp;
 8009142:	687b      	ldr	r3, [r7, #4]
 8009144:	687a      	ldr	r2, [r7, #4]
 8009146:	601a      	str	r2, [r3, #0]
}
 8009148:	bf00      	nop
 800914a:	370c      	adds	r7, #12
 800914c:	46bd      	mov	sp, r7
 800914e:	bc80      	pop	{r7}
 8009150:	4770      	bx	lr
	...

08009154 <__factory_init>:
/**
 * @brief   Initializes the objects factory.
 *
 * @init
 */
void __factory_init(void) {
 8009154:	b580      	push	{r7, lr}
 8009156:	af00      	add	r7, sp, #0

#if (CH_CFG_USE_MUTEXES == TRUE) || defined(__DOXYGEN__)
  chMtxObjectInit(&ch_factory.mtx);
 8009158:	4810      	ldr	r0, [pc, #64]	; (800919c <__factory_init+0x48>)
 800915a:	f7ff fe82 	bl	8008e62 <chMtxObjectInit>
#else
  chSemObjectInit(&ch_factory.sem, (cnt_t)1);
#endif

#if CH_CFG_FACTORY_OBJECTS_REGISTRY == TRUE
  dyn_list_init(&ch_factory.obj_list);
 800915e:	4810      	ldr	r0, [pc, #64]	; (80091a0 <__factory_init+0x4c>)
 8009160:	f7ff ffeb 	bl	800913a <dyn_list_init>
  chPoolObjectInit(&ch_factory.obj_pool,
 8009164:	4a0f      	ldr	r2, [pc, #60]	; (80091a4 <__factory_init+0x50>)
 8009166:	2114      	movs	r1, #20
 8009168:	480f      	ldr	r0, [pc, #60]	; (80091a8 <__factory_init+0x54>)
 800916a:	f7ff ffd6 	bl	800911a <chPoolObjectInit>
                   sizeof (registered_object_t),
                   chCoreAllocAlignedI);
#endif
#if CH_CFG_FACTORY_GENERIC_BUFFERS == TRUE
  dyn_list_init(&ch_factory.buf_list);
 800916e:	480f      	ldr	r0, [pc, #60]	; (80091ac <__factory_init+0x58>)
 8009170:	f7ff ffe3 	bl	800913a <dyn_list_init>
#endif
#if CH_CFG_FACTORY_SEMAPHORES == TRUE
  dyn_list_init(&ch_factory.sem_list);
 8009174:	480e      	ldr	r0, [pc, #56]	; (80091b0 <__factory_init+0x5c>)
 8009176:	f7ff ffe0 	bl	800913a <dyn_list_init>
  chPoolObjectInit(&ch_factory.sem_pool,
 800917a:	4a0a      	ldr	r2, [pc, #40]	; (80091a4 <__factory_init+0x50>)
 800917c:	211c      	movs	r1, #28
 800917e:	480d      	ldr	r0, [pc, #52]	; (80091b4 <__factory_init+0x60>)
 8009180:	f7ff ffcb 	bl	800911a <chPoolObjectInit>
                   sizeof (dyn_semaphore_t),
                   chCoreAllocAlignedI);
#endif
#if CH_CFG_FACTORY_MAILBOXES == TRUE
  dyn_list_init(&ch_factory.mbx_list);
 8009184:	480c      	ldr	r0, [pc, #48]	; (80091b8 <__factory_init+0x64>)
 8009186:	f7ff ffd8 	bl	800913a <dyn_list_init>
#endif
#if CH_CFG_FACTORY_OBJ_FIFOS == TRUE
  dyn_list_init(&ch_factory.fifo_list);
 800918a:	480c      	ldr	r0, [pc, #48]	; (80091bc <__factory_init+0x68>)
 800918c:	f7ff ffd5 	bl	800913a <dyn_list_init>
#endif
#if CH_CFG_FACTORY_PIPES == TRUE
  dyn_list_init(&ch_factory.pipe_list);
 8009190:	480b      	ldr	r0, [pc, #44]	; (80091c0 <__factory_init+0x6c>)
 8009192:	f7ff ffd2 	bl	800913a <dyn_list_init>
#endif
}
 8009196:	bf00      	nop
 8009198:	bd80      	pop	{r7, pc}
 800919a:	bf00      	nop
 800919c:	240014fc 	.word	0x240014fc
 80091a0:	2400150c 	.word	0x2400150c
 80091a4:	080090fd 	.word	0x080090fd
 80091a8:	24001510 	.word	0x24001510
 80091ac:	24001520 	.word	0x24001520
 80091b0:	24001524 	.word	0x24001524
 80091b4:	24001528 	.word	0x24001528
 80091b8:	24001538 	.word	0x24001538
 80091bc:	2400153c 	.word	0x2400153c
 80091c0:	24001540 	.word	0x24001540

080091c4 <__NVIC_SetPriorityGrouping>:
{
 80091c4:	b480      	push	{r7}
 80091c6:	b085      	sub	sp, #20
 80091c8:	af00      	add	r7, sp, #0
 80091ca:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80091cc:	687b      	ldr	r3, [r7, #4]
 80091ce:	f003 0307 	and.w	r3, r3, #7
 80091d2:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80091d4:	4b0b      	ldr	r3, [pc, #44]	; (8009204 <__NVIC_SetPriorityGrouping+0x40>)
 80091d6:	68db      	ldr	r3, [r3, #12]
 80091d8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80091da:	68ba      	ldr	r2, [r7, #8]
 80091dc:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80091e0:	4013      	ands	r3, r2
 80091e2:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80091e4:	68fb      	ldr	r3, [r7, #12]
 80091e6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80091e8:	68bb      	ldr	r3, [r7, #8]
 80091ea:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 80091ec:	4b06      	ldr	r3, [pc, #24]	; (8009208 <__NVIC_SetPriorityGrouping+0x44>)
 80091ee:	4313      	orrs	r3, r2
 80091f0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80091f2:	4a04      	ldr	r2, [pc, #16]	; (8009204 <__NVIC_SetPriorityGrouping+0x40>)
 80091f4:	68bb      	ldr	r3, [r7, #8]
 80091f6:	60d3      	str	r3, [r2, #12]
}
 80091f8:	bf00      	nop
 80091fa:	3714      	adds	r7, #20
 80091fc:	46bd      	mov	sp, r7
 80091fe:	bc80      	pop	{r7}
 8009200:	4770      	bx	lr
 8009202:	bf00      	nop
 8009204:	e000ed00 	.word	0xe000ed00
 8009208:	05fa0000 	.word	0x05fa0000

0800920c <__NVIC_SetPriority>:
{
 800920c:	b480      	push	{r7}
 800920e:	b083      	sub	sp, #12
 8009210:	af00      	add	r7, sp, #0
 8009212:	4603      	mov	r3, r0
 8009214:	6039      	str	r1, [r7, #0]
 8009216:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8009218:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800921c:	2b00      	cmp	r3, #0
 800921e:	db0a      	blt.n	8009236 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8009220:	683b      	ldr	r3, [r7, #0]
 8009222:	b2da      	uxtb	r2, r3
 8009224:	490c      	ldr	r1, [pc, #48]	; (8009258 <__NVIC_SetPriority+0x4c>)
 8009226:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800922a:	0112      	lsls	r2, r2, #4
 800922c:	b2d2      	uxtb	r2, r2
 800922e:	440b      	add	r3, r1
 8009230:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8009234:	e00a      	b.n	800924c <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8009236:	683b      	ldr	r3, [r7, #0]
 8009238:	b2da      	uxtb	r2, r3
 800923a:	4908      	ldr	r1, [pc, #32]	; (800925c <__NVIC_SetPriority+0x50>)
 800923c:	88fb      	ldrh	r3, [r7, #6]
 800923e:	f003 030f 	and.w	r3, r3, #15
 8009242:	3b04      	subs	r3, #4
 8009244:	0112      	lsls	r2, r2, #4
 8009246:	b2d2      	uxtb	r2, r2
 8009248:	440b      	add	r3, r1
 800924a:	761a      	strb	r2, [r3, #24]
}
 800924c:	bf00      	nop
 800924e:	370c      	adds	r7, #12
 8009250:	46bd      	mov	sp, r7
 8009252:	bc80      	pop	{r7}
 8009254:	4770      	bx	lr
 8009256:	bf00      	nop
 8009258:	e000e100 	.word	0xe000e100
 800925c:	e000ed00 	.word	0xe000ed00

08009260 <SVC_Handler>:
 * @details The SVC vector is used for exception mode re-entering after a
 *          context switch and, optionally, for system calls.
 * @note    The SVC vector is only used in advanced kernel mode.
 */
/*lint -save -e9075 [8.4] All symbols are invoked from asm context.*/
void SVC_Handler(void) {
 8009260:	b480      	push	{r7}
 8009262:	b085      	sub	sp, #20
 8009264:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, psp"  : "=r" (result) );
 8009266:	f3ef 8309 	mrs	r3, PSP
 800926a:	603b      	str	r3, [r7, #0]
  return(result);
 800926c:	683b      	ldr	r3, [r7, #0]
/*lint -restore*/
  uint32_t psp = __get_PSP();
 800926e:	60fb      	str	r3, [r7, #12]
    /* From privileged mode, it is used for context discarding in the
       preemption code.*/

    /* Unstacking procedure, discarding the current exception context and
       positioning the stack to point to the real one.*/
    psp += sizeof (struct port_extctx);
 8009270:	68fb      	ldr	r3, [r7, #12]
 8009272:	3320      	adds	r3, #32
 8009274:	60fb      	str	r3, [r7, #12]
 8009276:	68fb      	ldr	r3, [r7, #12]
 8009278:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
 800927a:	687b      	ldr	r3, [r7, #4]
 800927c:	f383 8809 	msr	PSP, r3
}
 8009280:	bf00      	nop
 8009282:	2300      	movs	r3, #0
 8009284:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 8009286:	68bb      	ldr	r3, [r7, #8]
 8009288:	f383 8811 	msr	BASEPRI, r3
}
 800928c:	bf00      	nop
 800928e:	bf00      	nop
}
 8009290:	bf00      	nop
#endif

    /* Restoring the normal interrupts status.*/
    port_unlock_from_isr();
  }
}
 8009292:	bf00      	nop
 8009294:	3714      	adds	r7, #20
 8009296:	46bd      	mov	sp, r7
 8009298:	bc80      	pop	{r7}
 800929a:	4770      	bx	lr

0800929c <port_init>:
 *
 * @param[in, out] oip  pointer to the @p os_instance_t structure
 *
 * @notapi
 */
void port_init(os_instance_t *oip) {
 800929c:	b580      	push	{r7, lr}
 800929e:	b084      	sub	sp, #16
 80092a0:	af00      	add	r7, sp, #0
 80092a2:	6078      	str	r0, [r7, #4]
 80092a4:	2330      	movs	r3, #48	; 0x30
 80092a6:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 80092a8:	68fb      	ldr	r3, [r7, #12]
 80092aa:	f383 8811 	msr	BASEPRI, r3
}
 80092ae:	bf00      	nop
  __ASM volatile ("cpsie i" : : : "memory");
 80092b0:	b662      	cpsie	i
}
 80092b2:	bf00      	nop
}
 80092b4:	bf00      	nop

  /* Starting in a known IRQ configuration.*/
  port_suspend();

  /* Initializing priority grouping.*/
  NVIC_SetPriorityGrouping(CORTEX_PRIGROUP_INIT);
 80092b6:	2003      	movs	r0, #3
 80092b8:	f7ff ff84 	bl	80091c4 <__NVIC_SetPriorityGrouping>

  /* DWT cycle counter enable, note, the M7 requires DWT unlocking.*/
  CoreDebug->DEMCR |= CoreDebug_DEMCR_TRCENA_Msk;
 80092bc:	4b0e      	ldr	r3, [pc, #56]	; (80092f8 <port_init+0x5c>)
 80092be:	68db      	ldr	r3, [r3, #12]
 80092c0:	4a0d      	ldr	r2, [pc, #52]	; (80092f8 <port_init+0x5c>)
 80092c2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80092c6:	60d3      	str	r3, [r2, #12]
#if CORTEX_MODEL == 7
  DWT->LAR = 0xC5ACCE55U;
 80092c8:	4b0c      	ldr	r3, [pc, #48]	; (80092fc <port_init+0x60>)
 80092ca:	4a0d      	ldr	r2, [pc, #52]	; (8009300 <port_init+0x64>)
 80092cc:	f8c3 2fb0 	str.w	r2, [r3, #4016]	; 0xfb0
#endif
  DWT->CTRL |= DWT_CTRL_CYCCNTENA_Msk;
 80092d0:	4b0a      	ldr	r3, [pc, #40]	; (80092fc <port_init+0x60>)
 80092d2:	681b      	ldr	r3, [r3, #0]
 80092d4:	4a09      	ldr	r2, [pc, #36]	; (80092fc <port_init+0x60>)
 80092d6:	f043 0301 	orr.w	r3, r3, #1
 80092da:	6013      	str	r3, [r2, #0]

  /* Initialization of the system vectors used by the port.*/
#if CORTEX_SIMPLIFIED_PRIORITY == FALSE
  NVIC_SetPriority(SVCall_IRQn, CORTEX_PRIORITY_SVCALL);
 80092dc:	2102      	movs	r1, #2
 80092de:	f06f 0004 	mvn.w	r0, #4
 80092e2:	f7ff ff93 	bl	800920c <__NVIC_SetPriority>
#endif
  NVIC_SetPriority(PendSV_IRQn, CORTEX_PRIORITY_PENDSV);
 80092e6:	2103      	movs	r1, #3
 80092e8:	f06f 0001 	mvn.w	r0, #1
 80092ec:	f7ff ff8e 	bl	800920c <__NVIC_SetPriority>

#if (PORT_ENABLE_GUARD_PAGES == TRUE) || (PORT_USE_SYSCALL == TRUE)
  /* MPU is enabled.*/
  mpuEnable(MPU_CTRL_PRIVDEFENA);
#endif
}
 80092f0:	bf00      	nop
 80092f2:	3710      	adds	r7, #16
 80092f4:	46bd      	mov	sp, r7
 80092f6:	bd80      	pop	{r7, pc}
 80092f8:	e000edf0 	.word	0xe000edf0
 80092fc:	e0001000 	.word	0xe0001000
 8009300:	c5acce55 	.word	0xc5acce55

08009304 <__port_irq_epilogue>:
#endif

/**
 * @brief   Exception exit redirection to @p __port_switch_from_isr().
 */
void __port_irq_epilogue(void) {
 8009304:	b580      	push	{r7, lr}
 8009306:	b086      	sub	sp, #24
 8009308:	af00      	add	r7, sp, #0
 800930a:	2330      	movs	r3, #48	; 0x30
 800930c:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 800930e:	68fb      	ldr	r3, [r7, #12]
 8009310:	f383 8811 	msr	BASEPRI, r3
}
 8009314:	bf00      	nop
}
 8009316:	bf00      	nop
}
 8009318:	bf00      	nop

  port_lock_from_isr();
  if ((SCB->ICSR & SCB_ICSR_RETTOBASE_Msk) != 0U) {
 800931a:	4b19      	ldr	r3, [pc, #100]	; (8009380 <__port_irq_epilogue+0x7c>)
 800931c:	685b      	ldr	r3, [r3, #4]
 800931e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8009322:	2b00      	cmp	r3, #0
 8009324:	d020      	beq.n	8009368 <__port_irq_epilogue+0x64>
  __ASM volatile ("MRS %0, psp"  : "=r" (result) );
 8009326:	f3ef 8309 	mrs	r3, PSP
 800932a:	607b      	str	r3, [r7, #4]
  return(result);
 800932c:	687b      	ldr	r3, [r7, #4]
        lctxp->control = control;
        lctxp->ectxp   = (struct port_extctx *)psp;
      }
    }
#else
    s_psp = __get_PSP();
 800932e:	617b      	str	r3, [r7, #20]
#endif

    /* Adding an artificial exception return context, there is no need to
       populate it fully.*/
    s_psp -= sizeof (struct port_extctx);
 8009330:	697b      	ldr	r3, [r7, #20]
 8009332:	3b20      	subs	r3, #32
 8009334:	617b      	str	r3, [r7, #20]

    /* The port_extctx structure is pointed by the S-PSP register.*/
    ectxp = (struct port_extctx *)s_psp;
 8009336:	697b      	ldr	r3, [r7, #20]
 8009338:	613b      	str	r3, [r7, #16]

    /* Setting up a fake XPSR register value.*/
    ectxp->xpsr = 0x01000000U;
 800933a:	693b      	ldr	r3, [r7, #16]
 800933c:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8009340:	61da      	str	r2, [r3, #28]
 8009342:	697b      	ldr	r3, [r7, #20]
 8009344:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
 8009346:	68bb      	ldr	r3, [r7, #8]
 8009348:	f383 8809 	msr	PSP, r3
}
 800934c:	bf00      	nop
    /* Writing back the modified S-PSP value.*/
    __set_PSP(s_psp);

    /* The exit sequence is different depending on if a preemption is
       required or not.*/
    if (chSchIsPreemptionRequired()) {
 800934e:	f7ff f9ab 	bl	80086a8 <chSchIsPreemptionRequired>
 8009352:	4603      	mov	r3, r0
 8009354:	2b00      	cmp	r3, #0
 8009356:	d003      	beq.n	8009360 <__port_irq_epilogue+0x5c>
      /* Preemption is required we need to enforce a context switch.*/
      ectxp->pc = (uint32_t)__port_switch_from_isr;
 8009358:	4a0a      	ldr	r2, [pc, #40]	; (8009384 <__port_irq_epilogue+0x80>)
 800935a:	693b      	ldr	r3, [r7, #16]
 800935c:	619a      	str	r2, [r3, #24]
      ectxp->pc = (uint32_t)__port_exit_from_isr;
    }

    /* Note, returning without unlocking is intentional, this is done in
       order to keep the rest of the context switch atomic.*/
    return;
 800935e:	e00b      	b.n	8009378 <__port_irq_epilogue+0x74>
      ectxp->pc = (uint32_t)__port_exit_from_isr;
 8009360:	4a09      	ldr	r2, [pc, #36]	; (8009388 <__port_irq_epilogue+0x84>)
 8009362:	693b      	ldr	r3, [r7, #16]
 8009364:	619a      	str	r2, [r3, #24]
    return;
 8009366:	e007      	b.n	8009378 <__port_irq_epilogue+0x74>
 8009368:	2300      	movs	r3, #0
 800936a:	603b      	str	r3, [r7, #0]
  __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 800936c:	683b      	ldr	r3, [r7, #0]
 800936e:	f383 8811 	msr	BASEPRI, r3
}
 8009372:	bf00      	nop
}
 8009374:	bf00      	nop
}
 8009376:	bf00      	nop
  }
  port_unlock_from_isr();
}
 8009378:	3718      	adds	r7, #24
 800937a:	46bd      	mov	sp, r7
 800937c:	bd80      	pop	{r7, pc}
 800937e:	bf00      	nop
 8009380:	e000ed00 	.word	0xe000ed00
 8009384:	08000403 	.word	0x08000403
 8009388:	08000406 	.word	0x08000406

0800938c <_read_r>:
#endif

/***************************************************************************/

__attribute__((used))
int _read_r(struct _reent *r, int file, char * ptr, int len) {
 800938c:	b480      	push	{r7}
 800938e:	b085      	sub	sp, #20
 8009390:	af00      	add	r7, sp, #0
 8009392:	60f8      	str	r0, [r7, #12]
 8009394:	60b9      	str	r1, [r7, #8]
 8009396:	607a      	str	r2, [r7, #4]
 8009398:	603b      	str	r3, [r7, #0]
  return len;
#else
  (void)file;
  (void)ptr;
  (void)len;
  __errno_r(r)  = EINVAL;
 800939a:	68fb      	ldr	r3, [r7, #12]
 800939c:	2216      	movs	r2, #22
 800939e:	601a      	str	r2, [r3, #0]
  return -1;
 80093a0:	f04f 33ff 	mov.w	r3, #4294967295
#endif
}
 80093a4:	4618      	mov	r0, r3
 80093a6:	3714      	adds	r7, #20
 80093a8:	46bd      	mov	sp, r7
 80093aa:	bc80      	pop	{r7}
 80093ac:	4770      	bx	lr

080093ae <_lseek_r>:

/***************************************************************************/

__attribute__((used))
int _lseek_r(struct _reent *r, int file, int ptr, int dir) {
 80093ae:	b480      	push	{r7}
 80093b0:	b085      	sub	sp, #20
 80093b2:	af00      	add	r7, sp, #0
 80093b4:	60f8      	str	r0, [r7, #12]
 80093b6:	60b9      	str	r1, [r7, #8]
 80093b8:	607a      	str	r2, [r7, #4]
 80093ba:	603b      	str	r3, [r7, #0]
  (void)r;
  (void)file;
  (void)ptr;
  (void)dir;

  return 0;
 80093bc:	2300      	movs	r3, #0
}
 80093be:	4618      	mov	r0, r3
 80093c0:	3714      	adds	r7, #20
 80093c2:	46bd      	mov	sp, r7
 80093c4:	bc80      	pop	{r7}
 80093c6:	4770      	bx	lr

080093c8 <_write_r>:

/***************************************************************************/

__attribute__((used))
int _write_r(struct _reent *r, int file, char * ptr, int len) {
 80093c8:	b480      	push	{r7}
 80093ca:	b085      	sub	sp, #20
 80093cc:	af00      	add	r7, sp, #0
 80093ce:	60f8      	str	r0, [r7, #12]
 80093d0:	60b9      	str	r1, [r7, #8]
 80093d2:	607a      	str	r2, [r7, #4]
 80093d4:	603b      	str	r3, [r7, #0]
    __errno_r(r) = EINVAL;
    return -1;
  }
  sdWrite(&STDOUT_SD, (uint8_t *)ptr, (size_t)len);
#endif
  return len;
 80093d6:	683b      	ldr	r3, [r7, #0]
}
 80093d8:	4618      	mov	r0, r3
 80093da:	3714      	adds	r7, #20
 80093dc:	46bd      	mov	sp, r7
 80093de:	bc80      	pop	{r7}
 80093e0:	4770      	bx	lr

080093e2 <_close_r>:
}

/***************************************************************************/

__attribute__((used))
int _close_r(struct _reent *r, int file) {
 80093e2:	b480      	push	{r7}
 80093e4:	b083      	sub	sp, #12
 80093e6:	af00      	add	r7, sp, #0
 80093e8:	6078      	str	r0, [r7, #4]
 80093ea:	6039      	str	r1, [r7, #0]
  (void)r;
  (void)file;

  return 0;
 80093ec:	2300      	movs	r3, #0
}
 80093ee:	4618      	mov	r0, r3
 80093f0:	370c      	adds	r7, #12
 80093f2:	46bd      	mov	sp, r7
 80093f4:	bc80      	pop	{r7}
 80093f6:	4770      	bx	lr

080093f8 <_sbrk_r>:

/***************************************************************************/

__attribute__((used))
caddr_t _sbrk_r(struct _reent *r, int incr) {
 80093f8:	b580      	push	{r7, lr}
 80093fa:	b084      	sub	sp, #16
 80093fc:	af00      	add	r7, sp, #0
 80093fe:	6078      	str	r0, [r7, #4]
 8009400:	6039      	str	r1, [r7, #0]
#if CH_CFG_USE_MEMCORE
  void *p;

  chDbgCheck(incr >= 0);

  p = chCoreAllocFromBase((size_t)incr, 1U, 0U);
 8009402:	683b      	ldr	r3, [r7, #0]
 8009404:	2200      	movs	r2, #0
 8009406:	2101      	movs	r1, #1
 8009408:	4618      	mov	r0, r3
 800940a:	f7ff fe1f 	bl	800904c <chCoreAllocFromBase>
 800940e:	60f8      	str	r0, [r7, #12]
  if (p == NULL) {
 8009410:	68fb      	ldr	r3, [r7, #12]
 8009412:	2b00      	cmp	r3, #0
 8009414:	d105      	bne.n	8009422 <_sbrk_r+0x2a>
    __errno_r(r)  = ENOMEM;
 8009416:	687b      	ldr	r3, [r7, #4]
 8009418:	220c      	movs	r2, #12
 800941a:	601a      	str	r2, [r3, #0]
    return (caddr_t)-1;
 800941c:	f04f 33ff 	mov.w	r3, #4294967295
 8009420:	e000      	b.n	8009424 <_sbrk_r+0x2c>
  }
  return (caddr_t)p;
 8009422:	68fb      	ldr	r3, [r7, #12]
#else
  (void)incr;
  __errno_r(r) = ENOMEM;
  return (caddr_t)-1;
#endif
}
 8009424:	4618      	mov	r0, r3
 8009426:	3710      	adds	r7, #16
 8009428:	46bd      	mov	sp, r7
 800942a:	bd80      	pop	{r7, pc}

0800942c <_fstat_r>:

/***************************************************************************/

__attribute__((used))
int _fstat_r(struct _reent *r, int file, struct stat * st) {
 800942c:	b580      	push	{r7, lr}
 800942e:	b084      	sub	sp, #16
 8009430:	af00      	add	r7, sp, #0
 8009432:	60f8      	str	r0, [r7, #12]
 8009434:	60b9      	str	r1, [r7, #8]
 8009436:	607a      	str	r2, [r7, #4]
  (void)r;
  (void)file;

  memset(st, 0, sizeof(*st));
 8009438:	2258      	movs	r2, #88	; 0x58
 800943a:	2100      	movs	r1, #0
 800943c:	6878      	ldr	r0, [r7, #4]
 800943e:	f000 fc23 	bl	8009c88 <memset>
  st->st_mode = S_IFCHR;
 8009442:	687b      	ldr	r3, [r7, #4]
 8009444:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8009448:	605a      	str	r2, [r3, #4]
  return 0;
 800944a:	2300      	movs	r3, #0
}
 800944c:	4618      	mov	r0, r3
 800944e:	3710      	adds	r7, #16
 8009450:	46bd      	mov	sp, r7
 8009452:	bd80      	pop	{r7, pc}

08009454 <_isatty_r>:

/***************************************************************************/

__attribute__((used))
int _isatty_r(struct _reent *r, int fd) {
 8009454:	b480      	push	{r7}
 8009456:	b083      	sub	sp, #12
 8009458:	af00      	add	r7, sp, #0
 800945a:	6078      	str	r0, [r7, #4]
 800945c:	6039      	str	r1, [r7, #0]
  (void)r;
  (void)fd;

  return 1;
 800945e:	2301      	movs	r3, #1
}
 8009460:	4618      	mov	r0, r3
 8009462:	370c      	adds	r7, #12
 8009464:	46bd      	mov	sp, r7
 8009466:	bc80      	pop	{r7}
 8009468:	4770      	bx	lr
	...

0800946c <_exit>:

/***************************************************************************/

__attribute__((used))
void _exit(int status) {
 800946c:	b580      	push	{r7, lr}
 800946e:	b082      	sub	sp, #8
 8009470:	af00      	add	r7, sp, #0
 8009472:	6078      	str	r0, [r7, #4]

  (void) status;

  chSysHalt("exit");
 8009474:	4802      	ldr	r0, [pc, #8]	; (8009480 <_exit+0x14>)
 8009476:	f7fe faa3 	bl	80079c0 <chSysHalt>
  abort();
 800947a:	f000 fbb9 	bl	8009bf0 <abort>
 800947e:	bf00      	nop
 8009480:	0800fdb0 	.word	0x0800fdb0

08009484 <_kill>:
}

/***************************************************************************/

__attribute__((used))
int _kill(int pid, int sig) {
 8009484:	b580      	push	{r7, lr}
 8009486:	b082      	sub	sp, #8
 8009488:	af00      	add	r7, sp, #0
 800948a:	6078      	str	r0, [r7, #4]
 800948c:	6039      	str	r1, [r7, #0]

  (void) pid;
  (void) sig;

  chSysHalt("kill");
 800948e:	4802      	ldr	r0, [pc, #8]	; (8009498 <_kill+0x14>)
 8009490:	f7fe fa96 	bl	80079c0 <chSysHalt>
  abort();
 8009494:	f000 fbac 	bl	8009bf0 <abort>
 8009498:	0800fdb8 	.word	0x0800fdb8

0800949c <_getpid>:
}

/***************************************************************************/

__attribute__((used))
int _getpid(void) {
 800949c:	b480      	push	{r7}
 800949e:	af00      	add	r7, sp, #0

  return 1;
 80094a0:	2301      	movs	r3, #1
  abort();
}
 80094a2:	4618      	mov	r0, r3
 80094a4:	46bd      	mov	sp, r7
 80094a6:	bc80      	pop	{r7}
 80094a8:	4770      	bx	lr
	...

080094ac <mux_set>:
    0U,
    0U
  }
};

static void mux_set(uint8_t sel) {
 80094ac:	b480      	push	{r7}
 80094ae:	b087      	sub	sp, #28
 80094b0:	af00      	add	r7, sp, #0
 80094b2:	4603      	mov	r3, r0
 80094b4:	71fb      	strb	r3, [r7, #7]
  palWriteLine(MUX_S0_LINE, (sel & 0x01U) ? PAL_HIGH : PAL_LOW);
 80094b6:	79fb      	ldrb	r3, [r7, #7]
 80094b8:	f003 0301 	and.w	r3, r3, #1
 80094bc:	2b00      	cmp	r3, #0
 80094be:	d102      	bne.n	80094c6 <mux_set+0x1a>
 80094c0:	f44f 1200 	mov.w	r2, #2097152	; 0x200000
 80094c4:	e000      	b.n	80094c8 <mux_set+0x1c>
 80094c6:	2200      	movs	r2, #0
 80094c8:	79fb      	ldrb	r3, [r7, #7]
 80094ca:	015b      	lsls	r3, r3, #5
 80094cc:	f003 0320 	and.w	r3, r3, #32
 80094d0:	4313      	orrs	r3, r2
 80094d2:	617b      	str	r3, [r7, #20]
 80094d4:	4a16      	ldr	r2, [pc, #88]	; (8009530 <mux_set+0x84>)
 80094d6:	697b      	ldr	r3, [r7, #20]
 80094d8:	6193      	str	r3, [r2, #24]
  palWriteLine(MUX_S1_LINE, (sel & 0x02U) ? PAL_HIGH : PAL_LOW);
 80094da:	79fb      	ldrb	r3, [r7, #7]
 80094dc:	f003 0302 	and.w	r3, r3, #2
 80094e0:	2b00      	cmp	r3, #0
 80094e2:	d102      	bne.n	80094ea <mux_set+0x3e>
 80094e4:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 80094e8:	e000      	b.n	80094ec <mux_set+0x40>
 80094ea:	2200      	movs	r2, #0
 80094ec:	79fb      	ldrb	r3, [r7, #7]
 80094ee:	085b      	lsrs	r3, r3, #1
 80094f0:	011b      	lsls	r3, r3, #4
 80094f2:	f003 0310 	and.w	r3, r3, #16
 80094f6:	4313      	orrs	r3, r2
 80094f8:	613b      	str	r3, [r7, #16]
 80094fa:	4a0d      	ldr	r2, [pc, #52]	; (8009530 <mux_set+0x84>)
 80094fc:	693b      	ldr	r3, [r7, #16]
 80094fe:	6193      	str	r3, [r2, #24]
  palWriteLine(MUX_S2_LINE, (sel & 0x04U) ? PAL_HIGH : PAL_LOW);
 8009500:	79fb      	ldrb	r3, [r7, #7]
 8009502:	f003 0304 	and.w	r3, r3, #4
 8009506:	2b00      	cmp	r3, #0
 8009508:	d102      	bne.n	8009510 <mux_set+0x64>
 800950a:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
 800950e:	e000      	b.n	8009512 <mux_set+0x66>
 8009510:	2200      	movs	r2, #0
 8009512:	79fb      	ldrb	r3, [r7, #7]
 8009514:	089b      	lsrs	r3, r3, #2
 8009516:	019b      	lsls	r3, r3, #6
 8009518:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800951c:	4313      	orrs	r3, r2
 800951e:	60fb      	str	r3, [r7, #12]
 8009520:	4a03      	ldr	r2, [pc, #12]	; (8009530 <mux_set+0x84>)
 8009522:	68fb      	ldr	r3, [r7, #12]
 8009524:	6193      	str	r3, [r2, #24]
}
 8009526:	bf00      	nop
 8009528:	371c      	adds	r7, #28
 800952a:	46bd      	mov	sp, r7
 800952c:	bc80      	pop	{r7}
 800952e:	4770      	bx	lr
 8009530:	58020000 	.word	0x58020000

08009534 <adc_read_triplet>:

static void adc_read_triplet(adcsample_t *dest) {
 8009534:	b580      	push	{r7, lr}
 8009536:	b084      	sub	sp, #16
 8009538:	af00      	add	r7, sp, #0
 800953a:	6078      	str	r0, [r7, #4]
  adcsample_t dummy[3];

  adcConvert(&ADCD1, &adcgrpcfg, dummy, 1);
 800953c:	f107 0208 	add.w	r2, r7, #8
 8009540:	2301      	movs	r3, #1
 8009542:	4908      	ldr	r1, [pc, #32]	; (8009564 <adc_read_triplet+0x30>)
 8009544:	4808      	ldr	r0, [pc, #32]	; (8009568 <adc_read_triplet+0x34>)
 8009546:	f7f8 fa6d 	bl	8001a24 <adcConvert>
  chThdSleepMicroseconds(20);
 800954a:	2001      	movs	r0, #1
 800954c:	f7ff fb7d 	bl	8008c4a <chThdSleep>
  adcConvert(&ADCD1, &adcgrpcfg, dest, 1);
 8009550:	2301      	movs	r3, #1
 8009552:	687a      	ldr	r2, [r7, #4]
 8009554:	4903      	ldr	r1, [pc, #12]	; (8009564 <adc_read_triplet+0x30>)
 8009556:	4804      	ldr	r0, [pc, #16]	; (8009568 <adc_read_triplet+0x34>)
 8009558:	f7f8 fa64 	bl	8001a24 <adcConvert>
}
 800955c:	bf00      	nop
 800955e:	3710      	adds	r7, #16
 8009560:	46bd      	mov	sp, r7
 8009562:	bd80      	pop	{r7, pc}
 8009564:	080103d8 	.word	0x080103d8
 8009568:	240006b8 	.word	0x240006b8

0800956c <main>:

int main(void) {
 800956c:	b5b0      	push	{r4, r5, r7, lr}
 800956e:	b09c      	sub	sp, #112	; 0x70
 8009570:	af04      	add	r7, sp, #16
  halInit();
 8009572:	f7f7 fe53 	bl	800121c <halInit>
  chSysInit();
 8009576:	f7fe f9f3 	bl	8007960 <chSysInit>

  drivers_init_all();
 800957a:	f000 f8c3 	bl	8009704 <drivers_init_all>
  drv_display_init();
 800957e:	f000 fa93 	bl	8009aa8 <drv_display_init>

  palSetLineMode(MUX_S0_LINE, PAL_MODE_OUTPUT_PUSHPULL);
 8009582:	2201      	movs	r2, #1
 8009584:	2120      	movs	r1, #32
 8009586:	4858      	ldr	r0, [pc, #352]	; (80096e8 <main+0x17c>)
 8009588:	f7fb fa4c 	bl	8004a24 <_pal_lld_setgroupmode>
  palSetLineMode(MUX_S1_LINE, PAL_MODE_OUTPUT_PUSHPULL);
 800958c:	2201      	movs	r2, #1
 800958e:	2110      	movs	r1, #16
 8009590:	4855      	ldr	r0, [pc, #340]	; (80096e8 <main+0x17c>)
 8009592:	f7fb fa47 	bl	8004a24 <_pal_lld_setgroupmode>
  palSetLineMode(MUX_S2_LINE, PAL_MODE_OUTPUT_PUSHPULL);
 8009596:	2201      	movs	r2, #1
 8009598:	2140      	movs	r1, #64	; 0x40
 800959a:	4853      	ldr	r0, [pc, #332]	; (80096e8 <main+0x17c>)
 800959c:	f7fb fa42 	bl	8004a24 <_pal_lld_setgroupmode>

  palSetPadMode(GPIOC, 4, PAL_MODE_INPUT_ANALOG);
 80095a0:	2203      	movs	r2, #3
 80095a2:	2110      	movs	r1, #16
 80095a4:	4851      	ldr	r0, [pc, #324]	; (80096ec <main+0x180>)
 80095a6:	f7fb fa3d 	bl	8004a24 <_pal_lld_setgroupmode>
  palSetPadMode(GPIOA, 7, PAL_MODE_INPUT_ANALOG);
 80095aa:	2203      	movs	r2, #3
 80095ac:	2180      	movs	r1, #128	; 0x80
 80095ae:	484e      	ldr	r0, [pc, #312]	; (80096e8 <main+0x17c>)
 80095b0:	f7fb fa38 	bl	8004a24 <_pal_lld_setgroupmode>
  palSetPadMode(GPIOB, 1, PAL_MODE_INPUT_ANALOG);
 80095b4:	2203      	movs	r2, #3
 80095b6:	2102      	movs	r1, #2
 80095b8:	484d      	ldr	r0, [pc, #308]	; (80096f0 <main+0x184>)
 80095ba:	f7fb fa33 	bl	8004a24 <_pal_lld_setgroupmode>

  adcStart(&ADCD1, &adccfg);
 80095be:	494d      	ldr	r1, [pc, #308]	; (80096f4 <main+0x188>)
 80095c0:	484d      	ldr	r0, [pc, #308]	; (80096f8 <main+0x18c>)
 80095c2:	f7f8 f9f6 	bl	80019b2 <adcStart>

  uint16_t values[8][3];
  char line[32];

  while (true) {
    for (uint8_t ch = 0; ch < 8U; ch++) {
 80095c6:	2300      	movs	r3, #0
 80095c8:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 80095cc:	e034      	b.n	8009638 <main+0xcc>
      mux_set(ch);
 80095ce:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80095d2:	4618      	mov	r0, r3
 80095d4:	f7ff ff6a 	bl	80094ac <mux_set>
      chThdSleepMicroseconds(10);
 80095d8:	2001      	movs	r0, #1
 80095da:	f7ff fb36 	bl	8008c4a <chThdSleep>
      adcsample_t samples[3];
      adc_read_triplet(samples);
 80095de:	1d3b      	adds	r3, r7, #4
 80095e0:	4618      	mov	r0, r3
 80095e2:	f7ff ffa7 	bl	8009534 <adc_read_triplet>
      values[ch][0] = samples[0];
 80095e6:	f897 205f 	ldrb.w	r2, [r7, #95]	; 0x5f
 80095ea:	88b9      	ldrh	r1, [r7, #4]
 80095ec:	4613      	mov	r3, r2
 80095ee:	005b      	lsls	r3, r3, #1
 80095f0:	4413      	add	r3, r2
 80095f2:	005b      	lsls	r3, r3, #1
 80095f4:	3360      	adds	r3, #96	; 0x60
 80095f6:	443b      	add	r3, r7
 80095f8:	3b34      	subs	r3, #52	; 0x34
 80095fa:	460a      	mov	r2, r1
 80095fc:	801a      	strh	r2, [r3, #0]
      values[ch][1] = samples[1];
 80095fe:	f897 205f 	ldrb.w	r2, [r7, #95]	; 0x5f
 8009602:	88f9      	ldrh	r1, [r7, #6]
 8009604:	4613      	mov	r3, r2
 8009606:	005b      	lsls	r3, r3, #1
 8009608:	4413      	add	r3, r2
 800960a:	005b      	lsls	r3, r3, #1
 800960c:	3360      	adds	r3, #96	; 0x60
 800960e:	443b      	add	r3, r7
 8009610:	3b32      	subs	r3, #50	; 0x32
 8009612:	460a      	mov	r2, r1
 8009614:	801a      	strh	r2, [r3, #0]
      values[ch][2] = samples[2];
 8009616:	f897 205f 	ldrb.w	r2, [r7, #95]	; 0x5f
 800961a:	8939      	ldrh	r1, [r7, #8]
 800961c:	4613      	mov	r3, r2
 800961e:	005b      	lsls	r3, r3, #1
 8009620:	4413      	add	r3, r2
 8009622:	005b      	lsls	r3, r3, #1
 8009624:	3360      	adds	r3, #96	; 0x60
 8009626:	443b      	add	r3, r7
 8009628:	3b30      	subs	r3, #48	; 0x30
 800962a:	460a      	mov	r2, r1
 800962c:	801a      	strh	r2, [r3, #0]
    for (uint8_t ch = 0; ch < 8U; ch++) {
 800962e:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8009632:	3301      	adds	r3, #1
 8009634:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 8009638:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800963c:	2b07      	cmp	r3, #7
 800963e:	d9c6      	bls.n	80095ce <main+0x62>
    }

    drv_display_clear();
 8009640:	f000 f9d6 	bl	80099f0 <drv_display_clear>
    drv_display_draw_text(0, 0, "MUX PC4/PA7/PB1");
 8009644:	4a2d      	ldr	r2, [pc, #180]	; (80096fc <main+0x190>)
 8009646:	2100      	movs	r1, #0
 8009648:	2000      	movs	r0, #0
 800964a:	f000 f99d 	bl	8009988 <drv_display_draw_text>
    for (uint8_t i = 0; i < 8U; i++) {
 800964e:	2300      	movs	r3, #0
 8009650:	f887 305e 	strb.w	r3, [r7, #94]	; 0x5e
 8009654:	e03c      	b.n	80096d0 <main+0x164>
      snprintf(line, sizeof(line), "C%u:%5u %5u %5u",
 8009656:	f897 105e 	ldrb.w	r1, [r7, #94]	; 0x5e
               (unsigned)i,
               (unsigned)values[i][0],
 800965a:	f897 205e 	ldrb.w	r2, [r7, #94]	; 0x5e
 800965e:	4613      	mov	r3, r2
 8009660:	005b      	lsls	r3, r3, #1
 8009662:	4413      	add	r3, r2
 8009664:	005b      	lsls	r3, r3, #1
 8009666:	3360      	adds	r3, #96	; 0x60
 8009668:	443b      	add	r3, r7
 800966a:	3b34      	subs	r3, #52	; 0x34
 800966c:	881b      	ldrh	r3, [r3, #0]
      snprintf(line, sizeof(line), "C%u:%5u %5u %5u",
 800966e:	461c      	mov	r4, r3
               (unsigned)values[i][1],
 8009670:	f897 205e 	ldrb.w	r2, [r7, #94]	; 0x5e
 8009674:	4613      	mov	r3, r2
 8009676:	005b      	lsls	r3, r3, #1
 8009678:	4413      	add	r3, r2
 800967a:	005b      	lsls	r3, r3, #1
 800967c:	3360      	adds	r3, #96	; 0x60
 800967e:	443b      	add	r3, r7
 8009680:	3b32      	subs	r3, #50	; 0x32
 8009682:	881b      	ldrh	r3, [r3, #0]
      snprintf(line, sizeof(line), "C%u:%5u %5u %5u",
 8009684:	461d      	mov	r5, r3
               (unsigned)values[i][2]);
 8009686:	f897 205e 	ldrb.w	r2, [r7, #94]	; 0x5e
 800968a:	4613      	mov	r3, r2
 800968c:	005b      	lsls	r3, r3, #1
 800968e:	4413      	add	r3, r2
 8009690:	005b      	lsls	r3, r3, #1
 8009692:	3360      	adds	r3, #96	; 0x60
 8009694:	443b      	add	r3, r7
 8009696:	3b30      	subs	r3, #48	; 0x30
 8009698:	881b      	ldrh	r3, [r3, #0]
      snprintf(line, sizeof(line), "C%u:%5u %5u %5u",
 800969a:	f107 000c 	add.w	r0, r7, #12
 800969e:	9302      	str	r3, [sp, #8]
 80096a0:	9501      	str	r5, [sp, #4]
 80096a2:	9400      	str	r4, [sp, #0]
 80096a4:	460b      	mov	r3, r1
 80096a6:	4a16      	ldr	r2, [pc, #88]	; (8009700 <main+0x194>)
 80096a8:	2120      	movs	r1, #32
 80096aa:	f000 faa9 	bl	8009c00 <snprintf>
      drv_display_draw_text(0, 8U * (i + 1U), line);
 80096ae:	f897 305e 	ldrb.w	r3, [r7, #94]	; 0x5e
 80096b2:	3301      	adds	r3, #1
 80096b4:	b2db      	uxtb	r3, r3
 80096b6:	00db      	lsls	r3, r3, #3
 80096b8:	b2db      	uxtb	r3, r3
 80096ba:	f107 020c 	add.w	r2, r7, #12
 80096be:	4619      	mov	r1, r3
 80096c0:	2000      	movs	r0, #0
 80096c2:	f000 f961 	bl	8009988 <drv_display_draw_text>
    for (uint8_t i = 0; i < 8U; i++) {
 80096c6:	f897 305e 	ldrb.w	r3, [r7, #94]	; 0x5e
 80096ca:	3301      	adds	r3, #1
 80096cc:	f887 305e 	strb.w	r3, [r7, #94]	; 0x5e
 80096d0:	f897 305e 	ldrb.w	r3, [r7, #94]	; 0x5e
 80096d4:	2b07      	cmp	r3, #7
 80096d6:	d9be      	bls.n	8009656 <main+0xea>
    }
    drv_display_update();
 80096d8:	f000 f9a0 	bl	8009a1c <drv_display_update>

    chThdSleepMilliseconds(200);
 80096dc:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 80096e0:	f7ff fab3 	bl	8008c4a <chThdSleep>
    for (uint8_t ch = 0; ch < 8U; ch++) {
 80096e4:	e76f      	b.n	80095c6 <main+0x5a>
 80096e6:	bf00      	nop
 80096e8:	58020000 	.word	0x58020000
 80096ec:	58020800 	.word	0x58020800
 80096f0:	58020400 	.word	0x58020400
 80096f4:	080103d0 	.word	0x080103d0
 80096f8:	240006b8 	.word	0x240006b8
 80096fc:	0800fdd0 	.word	0x0800fdd0
 8009700:	0800fde0 	.word	0x0800fde0

08009704 <drivers_init_all>:

#include "drivers.h"

mutex_t spi5_mutex;

void drivers_init_all(void) {
 8009704:	b580      	push	{r7, lr}
 8009706:	af00      	add	r7, sp, #0
    chMtxObjectInit(&spi5_mutex);
 8009708:	4803      	ldr	r0, [pc, #12]	; (8009718 <drivers_init_all+0x14>)
 800970a:	f7ff fbaa 	bl	8008e62 <chMtxObjectInit>
       - drv_display   : init uniquement (rendu dclench ct UI)
       - drv_leds_addr : init uniquement (rendu dclench ct UI)
       - drv_buttons   : start = init + thread de scan
       - drv_encoders  : start = init + thread de scan
       - drv_pots      : start = init + thread de scan */
    drv_display_init();
 800970e:	f000 f9cb 	bl	8009aa8 <drv_display_init>

}
 8009712:	bf00      	nop
 8009714:	bd80      	pop	{r7, pc}
 8009716:	bf00      	nop
 8009718:	24001544 	.word	0x24001544

0800971c <cs_low>:

/* ====================================================================== */
/*                              UTILITAIRES GPIO                          */
/* ====================================================================== */

static inline void cs_low(void)  { palClearLine(LINE_SPI5_CS_OLED); }
 800971c:	b480      	push	{r7}
 800971e:	af00      	add	r7, sp, #0
 8009720:	4b03      	ldr	r3, [pc, #12]	; (8009730 <cs_low+0x14>)
 8009722:	2240      	movs	r2, #64	; 0x40
 8009724:	835a      	strh	r2, [r3, #26]
 8009726:	bf00      	nop
 8009728:	46bd      	mov	sp, r7
 800972a:	bc80      	pop	{r7}
 800972c:	4770      	bx	lr
 800972e:	bf00      	nop
 8009730:	58022000 	.word	0x58022000

08009734 <cs_high>:
static inline void cs_high(void) { palSetLine  (LINE_SPI5_CS_OLED); }
 8009734:	b480      	push	{r7}
 8009736:	af00      	add	r7, sp, #0
 8009738:	4b03      	ldr	r3, [pc, #12]	; (8009748 <cs_high+0x14>)
 800973a:	2240      	movs	r2, #64	; 0x40
 800973c:	831a      	strh	r2, [r3, #24]
 800973e:	bf00      	nop
 8009740:	46bd      	mov	sp, r7
 8009742:	bc80      	pop	{r7}
 8009744:	4770      	bx	lr
 8009746:	bf00      	nop
 8009748:	58022000 	.word	0x58022000

0800974c <dc_cmd>:
static inline void dc_cmd(void)  { palClearLine(LINE_SPI5_DC_OLED); }
 800974c:	b480      	push	{r7}
 800974e:	af00      	add	r7, sp, #0
 8009750:	4b03      	ldr	r3, [pc, #12]	; (8009760 <dc_cmd+0x14>)
 8009752:	2220      	movs	r2, #32
 8009754:	835a      	strh	r2, [r3, #26]
 8009756:	bf00      	nop
 8009758:	46bd      	mov	sp, r7
 800975a:	bc80      	pop	{r7}
 800975c:	4770      	bx	lr
 800975e:	bf00      	nop
 8009760:	58022000 	.word	0x58022000

08009764 <dc_data>:
static inline void dc_data(void) { palSetLine  (LINE_SPI5_DC_OLED); }
 8009764:	b480      	push	{r7}
 8009766:	af00      	add	r7, sp, #0
 8009768:	4b03      	ldr	r3, [pc, #12]	; (8009778 <dc_data+0x14>)
 800976a:	2220      	movs	r2, #32
 800976c:	831a      	strh	r2, [r3, #24]
 800976e:	bf00      	nop
 8009770:	46bd      	mov	sp, r7
 8009772:	bc80      	pop	{r7}
 8009774:	4770      	bx	lr
 8009776:	bf00      	nop
 8009778:	58022000 	.word	0x58022000

0800977c <send_cmd>:

/* ====================================================================== */
/*                              UTILITAIRES SPI                           */
/* ====================================================================== */

static void send_cmd(uint8_t cmd) {
 800977c:	b580      	push	{r7, lr}
 800977e:	b082      	sub	sp, #8
 8009780:	af00      	add	r7, sp, #0
 8009782:	4603      	mov	r3, r0
 8009784:	71fb      	strb	r3, [r7, #7]
    dc_cmd();
 8009786:	f7ff ffe1 	bl	800974c <dc_cmd>
    cs_low();
 800978a:	f7ff ffc7 	bl	800971c <cs_low>
    spiPolledExchange(&SPID2, cmd);
 800978e:	79fb      	ldrb	r3, [r7, #7]
 8009790:	4619      	mov	r1, r3
 8009792:	4804      	ldr	r0, [pc, #16]	; (80097a4 <send_cmd+0x28>)
 8009794:	f7fd fd18 	bl	80071c8 <spi_lld_polled_exchange>
    cs_high();
 8009798:	f7ff ffcc 	bl	8009734 <cs_high>
}
 800979c:	bf00      	nop
 800979e:	3708      	adds	r7, #8
 80097a0:	46bd      	mov	sp, r7
 80097a2:	bd80      	pop	{r7, pc}
 80097a4:	2400091c 	.word	0x2400091c

080097a8 <send_data>:

static void send_data(const uint8_t *data, size_t len) {
 80097a8:	b580      	push	{r7, lr}
 80097aa:	b084      	sub	sp, #16
 80097ac:	af00      	add	r7, sp, #0
 80097ae:	6078      	str	r0, [r7, #4]
 80097b0:	6039      	str	r1, [r7, #0]
    dc_data();
 80097b2:	f7ff ffd7 	bl	8009764 <dc_data>
    for (size_t i = 0; i < len; i++) {
 80097b6:	2300      	movs	r3, #0
 80097b8:	60fb      	str	r3, [r7, #12]
 80097ba:	e00e      	b.n	80097da <send_data+0x32>
        cs_low();
 80097bc:	f7ff ffae 	bl	800971c <cs_low>
        spiPolledExchange(&SPID2, data[i]);
 80097c0:	687a      	ldr	r2, [r7, #4]
 80097c2:	68fb      	ldr	r3, [r7, #12]
 80097c4:	4413      	add	r3, r2
 80097c6:	781b      	ldrb	r3, [r3, #0]
 80097c8:	4619      	mov	r1, r3
 80097ca:	4808      	ldr	r0, [pc, #32]	; (80097ec <send_data+0x44>)
 80097cc:	f7fd fcfc 	bl	80071c8 <spi_lld_polled_exchange>
        cs_high();
 80097d0:	f7ff ffb0 	bl	8009734 <cs_high>
    for (size_t i = 0; i < len; i++) {
 80097d4:	68fb      	ldr	r3, [r7, #12]
 80097d6:	3301      	adds	r3, #1
 80097d8:	60fb      	str	r3, [r7, #12]
 80097da:	68fa      	ldr	r2, [r7, #12]
 80097dc:	683b      	ldr	r3, [r7, #0]
 80097de:	429a      	cmp	r2, r3
 80097e0:	d3ec      	bcc.n	80097bc <send_data+0x14>
    }
}
 80097e2:	bf00      	nop
 80097e4:	bf00      	nop
 80097e6:	3710      	adds	r7, #16
 80097e8:	46bd      	mov	sp, r7
 80097ea:	bd80      	pop	{r7, pc}
 80097ec:	2400091c 	.word	0x2400091c

080097f0 <set_pixel>:

/* ====================================================================== */
/*                              PIXELS                                    */
/* ====================================================================== */

static inline void set_pixel(int x, int y, bool on) {
 80097f0:	b480      	push	{r7}
 80097f2:	b087      	sub	sp, #28
 80097f4:	af00      	add	r7, sp, #0
 80097f6:	60f8      	str	r0, [r7, #12]
 80097f8:	60b9      	str	r1, [r7, #8]
 80097fa:	4613      	mov	r3, r2
 80097fc:	71fb      	strb	r3, [r7, #7]
    if (x < 0 || x >= BRICK_OLED_WIDTH ||
 80097fe:	68fb      	ldr	r3, [r7, #12]
 8009800:	2b00      	cmp	r3, #0
 8009802:	db4f      	blt.n	80098a4 <set_pixel+0xb4>
 8009804:	68fb      	ldr	r3, [r7, #12]
 8009806:	2b7f      	cmp	r3, #127	; 0x7f
 8009808:	dc4c      	bgt.n	80098a4 <set_pixel+0xb4>
 800980a:	68bb      	ldr	r3, [r7, #8]
 800980c:	2b00      	cmp	r3, #0
 800980e:	db49      	blt.n	80098a4 <set_pixel+0xb4>
        y < 0 || y >= BRICK_OLED_HEIGHT)
 8009810:	68bb      	ldr	r3, [r7, #8]
 8009812:	2b3f      	cmp	r3, #63	; 0x3f
 8009814:	dc46      	bgt.n	80098a4 <set_pixel+0xb4>
        return;

    const int index = x + (y >> 3) * BRICK_OLED_WIDTH;
 8009816:	68bb      	ldr	r3, [r7, #8]
 8009818:	10db      	asrs	r3, r3, #3
 800981a:	01db      	lsls	r3, r3, #7
 800981c:	68fa      	ldr	r2, [r7, #12]
 800981e:	4413      	add	r3, r2
 8009820:	617b      	str	r3, [r7, #20]
    const uint8_t mask = (uint8_t)(1U << (y & 7));
 8009822:	68bb      	ldr	r3, [r7, #8]
 8009824:	f003 0307 	and.w	r3, r3, #7
 8009828:	2201      	movs	r2, #1
 800982a:	fa02 f303 	lsl.w	r3, r2, r3
 800982e:	74fb      	strb	r3, [r7, #19]

    uint8_t old = buffer[index];
 8009830:	4a1f      	ldr	r2, [pc, #124]	; (80098b0 <set_pixel+0xc0>)
 8009832:	697b      	ldr	r3, [r7, #20]
 8009834:	4413      	add	r3, r2
 8009836:	781b      	ldrb	r3, [r3, #0]
 8009838:	74bb      	strb	r3, [r7, #18]

    if (on)
 800983a:	79fb      	ldrb	r3, [r7, #7]
 800983c:	2b00      	cmp	r3, #0
 800983e:	d00c      	beq.n	800985a <set_pixel+0x6a>
        buffer[index] |= mask;
 8009840:	4a1b      	ldr	r2, [pc, #108]	; (80098b0 <set_pixel+0xc0>)
 8009842:	697b      	ldr	r3, [r7, #20]
 8009844:	4413      	add	r3, r2
 8009846:	781a      	ldrb	r2, [r3, #0]
 8009848:	7cfb      	ldrb	r3, [r7, #19]
 800984a:	4313      	orrs	r3, r2
 800984c:	b2d9      	uxtb	r1, r3
 800984e:	4a18      	ldr	r2, [pc, #96]	; (80098b0 <set_pixel+0xc0>)
 8009850:	697b      	ldr	r3, [r7, #20]
 8009852:	4413      	add	r3, r2
 8009854:	460a      	mov	r2, r1
 8009856:	701a      	strb	r2, [r3, #0]
 8009858:	e00d      	b.n	8009876 <set_pixel+0x86>
    else
        buffer[index] &= (uint8_t)~mask;
 800985a:	4a15      	ldr	r2, [pc, #84]	; (80098b0 <set_pixel+0xc0>)
 800985c:	697b      	ldr	r3, [r7, #20]
 800985e:	4413      	add	r3, r2
 8009860:	781a      	ldrb	r2, [r3, #0]
 8009862:	7cfb      	ldrb	r3, [r7, #19]
 8009864:	43db      	mvns	r3, r3
 8009866:	b2db      	uxtb	r3, r3
 8009868:	4013      	ands	r3, r2
 800986a:	b2d9      	uxtb	r1, r3
 800986c:	4a10      	ldr	r2, [pc, #64]	; (80098b0 <set_pixel+0xc0>)
 800986e:	697b      	ldr	r3, [r7, #20]
 8009870:	4413      	add	r3, r2
 8009872:	460a      	mov	r2, r1
 8009874:	701a      	strb	r2, [r3, #0]

    if (buffer[index] != old) {
 8009876:	4a0e      	ldr	r2, [pc, #56]	; (80098b0 <set_pixel+0xc0>)
 8009878:	697b      	ldr	r3, [r7, #20]
 800987a:	4413      	add	r3, r2
 800987c:	781b      	ldrb	r3, [r3, #0]
 800987e:	7cba      	ldrb	r2, [r7, #18]
 8009880:	429a      	cmp	r2, r3
 8009882:	d010      	beq.n	80098a6 <set_pixel+0xb6>
        display_dirty = true;
 8009884:	4b0b      	ldr	r3, [pc, #44]	; (80098b4 <set_pixel+0xc4>)
 8009886:	2201      	movs	r2, #1
 8009888:	701a      	strb	r2, [r3, #0]
        dirty_pages |= (1U << (y >> 3));
 800988a:	68bb      	ldr	r3, [r7, #8]
 800988c:	10db      	asrs	r3, r3, #3
 800988e:	2201      	movs	r2, #1
 8009890:	fa02 f303 	lsl.w	r3, r2, r3
 8009894:	b2da      	uxtb	r2, r3
 8009896:	4b08      	ldr	r3, [pc, #32]	; (80098b8 <set_pixel+0xc8>)
 8009898:	781b      	ldrb	r3, [r3, #0]
 800989a:	4313      	orrs	r3, r2
 800989c:	b2da      	uxtb	r2, r3
 800989e:	4b06      	ldr	r3, [pc, #24]	; (80098b8 <set_pixel+0xc8>)
 80098a0:	701a      	strb	r2, [r3, #0]
 80098a2:	e000      	b.n	80098a6 <set_pixel+0xb6>
        return;
 80098a4:	bf00      	nop
    }
}
 80098a6:	371c      	adds	r7, #28
 80098a8:	46bd      	mov	sp, r7
 80098aa:	bc80      	pop	{r7}
 80098ac:	4770      	bx	lr
 80098ae:	bf00      	nop
 80098b0:	24001554 	.word	0x24001554
 80098b4:	24001958 	.word	0x24001958
 80098b8:	24001959 	.word	0x24001959

080098bc <font_advance>:

void drv_display_set_font(const font_t *font) {
    current_font = font;
}

static inline uint8_t font_advance(const font_t *f) {
 80098bc:	b480      	push	{r7}
 80098be:	b083      	sub	sp, #12
 80098c0:	af00      	add	r7, sp, #0
 80098c2:	6078      	str	r0, [r7, #4]
    return (uint8_t)(f->width + f->spacing);
 80098c4:	687b      	ldr	r3, [r7, #4]
 80098c6:	791a      	ldrb	r2, [r3, #4]
 80098c8:	687b      	ldr	r3, [r7, #4]
 80098ca:	7a1b      	ldrb	r3, [r3, #8]
 80098cc:	4413      	add	r3, r2
 80098ce:	b2db      	uxtb	r3, r3
}
 80098d0:	4618      	mov	r0, r3
 80098d2:	370c      	adds	r7, #12
 80098d4:	46bd      	mov	sp, r7
 80098d6:	bc80      	pop	{r7}
 80098d8:	4770      	bx	lr
	...

080098dc <drv_display_draw_char>:

void drv_display_draw_char(uint8_t x, uint8_t y, char c) {
 80098dc:	b580      	push	{r7, lr}
 80098de:	b084      	sub	sp, #16
 80098e0:	af00      	add	r7, sp, #0
 80098e2:	4603      	mov	r3, r0
 80098e4:	71fb      	strb	r3, [r7, #7]
 80098e6:	460b      	mov	r3, r1
 80098e8:	71bb      	strb	r3, [r7, #6]
 80098ea:	4613      	mov	r3, r2
 80098ec:	717b      	strb	r3, [r7, #5]
    if (!current_font)
 80098ee:	4b25      	ldr	r3, [pc, #148]	; (8009984 <drv_display_draw_char+0xa8>)
 80098f0:	681b      	ldr	r3, [r3, #0]
 80098f2:	2b00      	cmp	r3, #0
 80098f4:	d041      	beq.n	800997a <drv_display_draw_char+0x9e>
        return;

    if ((uint8_t)c < current_font->first ||
 80098f6:	4b23      	ldr	r3, [pc, #140]	; (8009984 <drv_display_draw_char+0xa8>)
 80098f8:	681b      	ldr	r3, [r3, #0]
 80098fa:	799b      	ldrb	r3, [r3, #6]
 80098fc:	797a      	ldrb	r2, [r7, #5]
 80098fe:	429a      	cmp	r2, r3
 8009900:	d305      	bcc.n	800990e <drv_display_draw_char+0x32>
        (uint8_t)c > current_font->last)
 8009902:	4b20      	ldr	r3, [pc, #128]	; (8009984 <drv_display_draw_char+0xa8>)
 8009904:	681b      	ldr	r3, [r3, #0]
 8009906:	79db      	ldrb	r3, [r3, #7]
    if ((uint8_t)c < current_font->first ||
 8009908:	797a      	ldrb	r2, [r7, #5]
 800990a:	429a      	cmp	r2, r3
 800990c:	d901      	bls.n	8009912 <drv_display_draw_char+0x36>
        c = '?';
 800990e:	233f      	movs	r3, #63	; 0x3f
 8009910:	717b      	strb	r3, [r7, #5]

    for (uint8_t col = 0; col < current_font->width; col++) {
 8009912:	2300      	movs	r3, #0
 8009914:	73fb      	strb	r3, [r7, #15]
 8009916:	e029      	b.n	800996c <drv_display_draw_char+0x90>
        uint8_t bits = current_font->get_col(c, col);
 8009918:	4b1a      	ldr	r3, [pc, #104]	; (8009984 <drv_display_draw_char+0xa8>)
 800991a:	681b      	ldr	r3, [r3, #0]
 800991c:	68db      	ldr	r3, [r3, #12]
 800991e:	7bf9      	ldrb	r1, [r7, #15]
 8009920:	797a      	ldrb	r2, [r7, #5]
 8009922:	4610      	mov	r0, r2
 8009924:	4798      	blx	r3
 8009926:	4603      	mov	r3, r0
 8009928:	737b      	strb	r3, [r7, #13]
        for (uint8_t row = 0; row < current_font->height; row++) {
 800992a:	2300      	movs	r3, #0
 800992c:	73bb      	strb	r3, [r7, #14]
 800992e:	e014      	b.n	800995a <drv_display_draw_char+0x7e>
            if (bits & (1U << row))
 8009930:	7b7a      	ldrb	r2, [r7, #13]
 8009932:	7bbb      	ldrb	r3, [r7, #14]
 8009934:	fa22 f303 	lsr.w	r3, r2, r3
 8009938:	f003 0301 	and.w	r3, r3, #1
 800993c:	2b00      	cmp	r3, #0
 800993e:	d009      	beq.n	8009954 <drv_display_draw_char+0x78>
                set_pixel(x + col, y + row, true);
 8009940:	79fa      	ldrb	r2, [r7, #7]
 8009942:	7bfb      	ldrb	r3, [r7, #15]
 8009944:	18d0      	adds	r0, r2, r3
 8009946:	79ba      	ldrb	r2, [r7, #6]
 8009948:	7bbb      	ldrb	r3, [r7, #14]
 800994a:	4413      	add	r3, r2
 800994c:	2201      	movs	r2, #1
 800994e:	4619      	mov	r1, r3
 8009950:	f7ff ff4e 	bl	80097f0 <set_pixel>
        for (uint8_t row = 0; row < current_font->height; row++) {
 8009954:	7bbb      	ldrb	r3, [r7, #14]
 8009956:	3301      	adds	r3, #1
 8009958:	73bb      	strb	r3, [r7, #14]
 800995a:	4b0a      	ldr	r3, [pc, #40]	; (8009984 <drv_display_draw_char+0xa8>)
 800995c:	681b      	ldr	r3, [r3, #0]
 800995e:	795b      	ldrb	r3, [r3, #5]
 8009960:	7bba      	ldrb	r2, [r7, #14]
 8009962:	429a      	cmp	r2, r3
 8009964:	d3e4      	bcc.n	8009930 <drv_display_draw_char+0x54>
    for (uint8_t col = 0; col < current_font->width; col++) {
 8009966:	7bfb      	ldrb	r3, [r7, #15]
 8009968:	3301      	adds	r3, #1
 800996a:	73fb      	strb	r3, [r7, #15]
 800996c:	4b05      	ldr	r3, [pc, #20]	; (8009984 <drv_display_draw_char+0xa8>)
 800996e:	681b      	ldr	r3, [r3, #0]
 8009970:	791b      	ldrb	r3, [r3, #4]
 8009972:	7bfa      	ldrb	r2, [r7, #15]
 8009974:	429a      	cmp	r2, r3
 8009976:	d3cf      	bcc.n	8009918 <drv_display_draw_char+0x3c>
 8009978:	e000      	b.n	800997c <drv_display_draw_char+0xa0>
        return;
 800997a:	bf00      	nop
        }
    }
}
 800997c:	3710      	adds	r7, #16
 800997e:	46bd      	mov	sp, r7
 8009980:	bd80      	pop	{r7, pc}
 8009982:	bf00      	nop
 8009984:	24001954 	.word	0x24001954

08009988 <drv_display_draw_text>:

void drv_display_draw_text(uint8_t x, uint8_t y, const char *txt) {
 8009988:	b580      	push	{r7, lr}
 800998a:	b084      	sub	sp, #16
 800998c:	af00      	add	r7, sp, #0
 800998e:	4603      	mov	r3, r0
 8009990:	603a      	str	r2, [r7, #0]
 8009992:	71fb      	strb	r3, [r7, #7]
 8009994:	460b      	mov	r3, r1
 8009996:	71bb      	strb	r3, [r7, #6]
    if (!current_font || !txt)
 8009998:	4b14      	ldr	r3, [pc, #80]	; (80099ec <drv_display_draw_text+0x64>)
 800999a:	681b      	ldr	r3, [r3, #0]
 800999c:	2b00      	cmp	r3, #0
 800999e:	d020      	beq.n	80099e2 <drv_display_draw_text+0x5a>
 80099a0:	683b      	ldr	r3, [r7, #0]
 80099a2:	2b00      	cmp	r3, #0
 80099a4:	d01d      	beq.n	80099e2 <drv_display_draw_text+0x5a>
        return;

    const uint8_t adv = font_advance(current_font);
 80099a6:	4b11      	ldr	r3, [pc, #68]	; (80099ec <drv_display_draw_text+0x64>)
 80099a8:	681b      	ldr	r3, [r3, #0]
 80099aa:	4618      	mov	r0, r3
 80099ac:	f7ff ff86 	bl	80098bc <font_advance>
 80099b0:	4603      	mov	r3, r0
 80099b2:	73fb      	strb	r3, [r7, #15]

    while (*txt && x < BRICK_OLED_WIDTH) {
 80099b4:	e00c      	b.n	80099d0 <drv_display_draw_text+0x48>
        drv_display_draw_char(x, y, *txt++);
 80099b6:	683b      	ldr	r3, [r7, #0]
 80099b8:	1c5a      	adds	r2, r3, #1
 80099ba:	603a      	str	r2, [r7, #0]
 80099bc:	781a      	ldrb	r2, [r3, #0]
 80099be:	79b9      	ldrb	r1, [r7, #6]
 80099c0:	79fb      	ldrb	r3, [r7, #7]
 80099c2:	4618      	mov	r0, r3
 80099c4:	f7ff ff8a 	bl	80098dc <drv_display_draw_char>
        x = (uint8_t)(x + adv);
 80099c8:	79fa      	ldrb	r2, [r7, #7]
 80099ca:	7bfb      	ldrb	r3, [r7, #15]
 80099cc:	4413      	add	r3, r2
 80099ce:	71fb      	strb	r3, [r7, #7]
    while (*txt && x < BRICK_OLED_WIDTH) {
 80099d0:	683b      	ldr	r3, [r7, #0]
 80099d2:	781b      	ldrb	r3, [r3, #0]
 80099d4:	2b00      	cmp	r3, #0
 80099d6:	d005      	beq.n	80099e4 <drv_display_draw_text+0x5c>
 80099d8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80099dc:	2b00      	cmp	r3, #0
 80099de:	daea      	bge.n	80099b6 <drv_display_draw_text+0x2e>
 80099e0:	e000      	b.n	80099e4 <drv_display_draw_text+0x5c>
        return;
 80099e2:	bf00      	nop
    }
}
 80099e4:	3710      	adds	r7, #16
 80099e6:	46bd      	mov	sp, r7
 80099e8:	bd80      	pop	{r7, pc}
 80099ea:	bf00      	nop
 80099ec:	24001954 	.word	0x24001954

080099f0 <drv_display_clear>:

/* ====================================================================== */
/*                              CLEAR / UPDATE                            */
/* ====================================================================== */

void drv_display_clear(void) {
 80099f0:	b580      	push	{r7, lr}
 80099f2:	af00      	add	r7, sp, #0
    memset(buffer, 0x00, sizeof(buffer));
 80099f4:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80099f8:	2100      	movs	r1, #0
 80099fa:	4805      	ldr	r0, [pc, #20]	; (8009a10 <drv_display_clear+0x20>)
 80099fc:	f000 f944 	bl	8009c88 <memset>
    display_dirty = true;
 8009a00:	4b04      	ldr	r3, [pc, #16]	; (8009a14 <drv_display_clear+0x24>)
 8009a02:	2201      	movs	r2, #1
 8009a04:	701a      	strb	r2, [r3, #0]
    dirty_pages = 0xFF;
 8009a06:	4b04      	ldr	r3, [pc, #16]	; (8009a18 <drv_display_clear+0x28>)
 8009a08:	22ff      	movs	r2, #255	; 0xff
 8009a0a:	701a      	strb	r2, [r3, #0]
}
 8009a0c:	bf00      	nop
 8009a0e:	bd80      	pop	{r7, pc}
 8009a10:	24001554 	.word	0x24001554
 8009a14:	24001958 	.word	0x24001958
 8009a18:	24001959 	.word	0x24001959

08009a1c <drv_display_update>:

void drv_display_update(void) {
 8009a1c:	b580      	push	{r7, lr}
 8009a1e:	b082      	sub	sp, #8
 8009a20:	af00      	add	r7, sp, #0
    if (!display_dirty)
 8009a22:	4b1e      	ldr	r3, [pc, #120]	; (8009a9c <drv_display_update+0x80>)
 8009a24:	781b      	ldrb	r3, [r3, #0]
 8009a26:	b2db      	uxtb	r3, r3
 8009a28:	f083 0301 	eor.w	r3, r3, #1
 8009a2c:	b2db      	uxtb	r3, r3
 8009a2e:	2b00      	cmp	r3, #0
 8009a30:	d12f      	bne.n	8009a92 <drv_display_update+0x76>
        return;

    for (uint8_t page = 0; page < 8; page++) {
 8009a32:	2300      	movs	r3, #0
 8009a34:	71fb      	strb	r3, [r7, #7]
 8009a36:	e022      	b.n	8009a7e <drv_display_update+0x62>
        if (!(dirty_pages & (1U << page)))
 8009a38:	4b19      	ldr	r3, [pc, #100]	; (8009aa0 <drv_display_update+0x84>)
 8009a3a:	781b      	ldrb	r3, [r3, #0]
 8009a3c:	461a      	mov	r2, r3
 8009a3e:	79fb      	ldrb	r3, [r7, #7]
 8009a40:	fa22 f303 	lsr.w	r3, r2, r3
 8009a44:	f003 0301 	and.w	r3, r3, #1
 8009a48:	2b00      	cmp	r3, #0
 8009a4a:	d014      	beq.n	8009a76 <drv_display_update+0x5a>
            continue;

        send_cmd(0xB0 + page);
 8009a4c:	79fb      	ldrb	r3, [r7, #7]
 8009a4e:	3b50      	subs	r3, #80	; 0x50
 8009a50:	b2db      	uxtb	r3, r3
 8009a52:	4618      	mov	r0, r3
 8009a54:	f7ff fe92 	bl	800977c <send_cmd>
        send_cmd(0x00);
 8009a58:	2000      	movs	r0, #0
 8009a5a:	f7ff fe8f 	bl	800977c <send_cmd>
        send_cmd(0x10);
 8009a5e:	2010      	movs	r0, #16
 8009a60:	f7ff fe8c 	bl	800977c <send_cmd>

        send_data(&buffer[page * BRICK_OLED_WIDTH],
 8009a64:	79fb      	ldrb	r3, [r7, #7]
 8009a66:	01db      	lsls	r3, r3, #7
 8009a68:	4a0e      	ldr	r2, [pc, #56]	; (8009aa4 <drv_display_update+0x88>)
 8009a6a:	4413      	add	r3, r2
 8009a6c:	2180      	movs	r1, #128	; 0x80
 8009a6e:	4618      	mov	r0, r3
 8009a70:	f7ff fe9a 	bl	80097a8 <send_data>
 8009a74:	e000      	b.n	8009a78 <drv_display_update+0x5c>
            continue;
 8009a76:	bf00      	nop
    for (uint8_t page = 0; page < 8; page++) {
 8009a78:	79fb      	ldrb	r3, [r7, #7]
 8009a7a:	3301      	adds	r3, #1
 8009a7c:	71fb      	strb	r3, [r7, #7]
 8009a7e:	79fb      	ldrb	r3, [r7, #7]
 8009a80:	2b07      	cmp	r3, #7
 8009a82:	d9d9      	bls.n	8009a38 <drv_display_update+0x1c>
                  BRICK_OLED_WIDTH);
    }

    display_dirty = false;
 8009a84:	4b05      	ldr	r3, [pc, #20]	; (8009a9c <drv_display_update+0x80>)
 8009a86:	2200      	movs	r2, #0
 8009a88:	701a      	strb	r2, [r3, #0]
    dirty_pages = 0;
 8009a8a:	4b05      	ldr	r3, [pc, #20]	; (8009aa0 <drv_display_update+0x84>)
 8009a8c:	2200      	movs	r2, #0
 8009a8e:	701a      	strb	r2, [r3, #0]
 8009a90:	e000      	b.n	8009a94 <drv_display_update+0x78>
        return;
 8009a92:	bf00      	nop
}
 8009a94:	3708      	adds	r7, #8
 8009a96:	46bd      	mov	sp, r7
 8009a98:	bd80      	pop	{r7, pc}
 8009a9a:	bf00      	nop
 8009a9c:	24001958 	.word	0x24001958
 8009aa0:	24001959 	.word	0x24001959
 8009aa4:	24001554 	.word	0x24001554

08009aa8 <drv_display_init>:

/* ====================================================================== */
/*                              INITIALISATION                            */
/* ====================================================================== */

void drv_display_init(void) {
 8009aa8:	b580      	push	{r7, lr}
 8009aaa:	af00      	add	r7, sp, #0

    /* GPIO OLED */
    palSetLineMode(LINE_SPI5_CS_OLED,  PAL_MODE_OUTPUT_PUSHPULL);
 8009aac:	2201      	movs	r2, #1
 8009aae:	2140      	movs	r1, #64	; 0x40
 8009ab0:	4836      	ldr	r0, [pc, #216]	; (8009b8c <drv_display_init+0xe4>)
 8009ab2:	f7fa ffb7 	bl	8004a24 <_pal_lld_setgroupmode>
    palSetLineMode(LINE_SPI5_DC_OLED,  PAL_MODE_OUTPUT_PUSHPULL);
 8009ab6:	2201      	movs	r2, #1
 8009ab8:	2120      	movs	r1, #32
 8009aba:	4834      	ldr	r0, [pc, #208]	; (8009b8c <drv_display_init+0xe4>)
 8009abc:	f7fa ffb2 	bl	8004a24 <_pal_lld_setgroupmode>
    palSetLineMode(LINE_SPI5_RES_OLED, PAL_MODE_OUTPUT_PUSHPULL);
 8009ac0:	2201      	movs	r2, #1
 8009ac2:	2110      	movs	r1, #16
 8009ac4:	4831      	ldr	r0, [pc, #196]	; (8009b8c <drv_display_init+0xe4>)
 8009ac6:	f7fa ffad 	bl	8004a24 <_pal_lld_setgroupmode>

    cs_high();
 8009aca:	f7ff fe33 	bl	8009734 <cs_high>
    dc_data();
 8009ace:	f7ff fe49 	bl	8009764 <dc_data>
    palSetLine(LINE_SPI5_RES_OLED);
 8009ad2:	4b2e      	ldr	r3, [pc, #184]	; (8009b8c <drv_display_init+0xe4>)
 8009ad4:	2210      	movs	r2, #16
 8009ad6:	831a      	strh	r2, [r3, #24]

    /* SPI2 pins */
    palSetLineMode(LINE_SPI2_SCK,
 8009ad8:	f240 229a 	movw	r2, #666	; 0x29a
 8009adc:	2102      	movs	r1, #2
 8009ade:	482b      	ldr	r0, [pc, #172]	; (8009b8c <drv_display_init+0xe4>)
 8009ae0:	f7fa ffa0 	bl	8004a24 <_pal_lld_setgroupmode>
                   PAL_MODE_ALTERNATE(5) | PAL_STM32_OSPEED_HIGHEST);
    palSetLineMode(LINE_SPI2_MOSI,
 8009ae4:	f240 229a 	movw	r2, #666	; 0x29a
 8009ae8:	2108      	movs	r1, #8
 8009aea:	4828      	ldr	r0, [pc, #160]	; (8009b8c <drv_display_init+0xe4>)
 8009aec:	f7fa ff9a 	bl	8004a24 <_pal_lld_setgroupmode>
                   PAL_MODE_ALTERNATE(5) | PAL_STM32_OSPEED_HIGHEST);

    spiStart(&SPID2, &spicfg);
 8009af0:	4927      	ldr	r1, [pc, #156]	; (8009b90 <drv_display_init+0xe8>)
 8009af2:	4828      	ldr	r0, [pc, #160]	; (8009b94 <drv_display_init+0xec>)
 8009af4:	f7f8 f944 	bl	8001d80 <spiStart>

    /* Reset OLED */
    palClearLine(LINE_SPI5_RES_OLED);
 8009af8:	4b24      	ldr	r3, [pc, #144]	; (8009b8c <drv_display_init+0xe4>)
 8009afa:	2210      	movs	r2, #16
 8009afc:	835a      	strh	r2, [r3, #26]
    chThdSleepMilliseconds(50);
 8009afe:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8009b02:	f7ff f8a2 	bl	8008c4a <chThdSleep>
    palSetLine(LINE_SPI5_RES_OLED);
 8009b06:	4b21      	ldr	r3, [pc, #132]	; (8009b8c <drv_display_init+0xe4>)
 8009b08:	2210      	movs	r2, #16
 8009b0a:	831a      	strh	r2, [r3, #24]
    chThdSleepMilliseconds(50);
 8009b0c:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8009b10:	f7ff f89b 	bl	8008c4a <chThdSleep>

    /* Init SSD130x */
    send_cmd(0xAE);
 8009b14:	20ae      	movs	r0, #174	; 0xae
 8009b16:	f7ff fe31 	bl	800977c <send_cmd>
    send_cmd(0xD5); send_cmd(0x80);
 8009b1a:	20d5      	movs	r0, #213	; 0xd5
 8009b1c:	f7ff fe2e 	bl	800977c <send_cmd>
 8009b20:	2080      	movs	r0, #128	; 0x80
 8009b22:	f7ff fe2b 	bl	800977c <send_cmd>
    send_cmd(0xA8); send_cmd(0x3F);
 8009b26:	20a8      	movs	r0, #168	; 0xa8
 8009b28:	f7ff fe28 	bl	800977c <send_cmd>
 8009b2c:	203f      	movs	r0, #63	; 0x3f
 8009b2e:	f7ff fe25 	bl	800977c <send_cmd>
    send_cmd(0xD3); send_cmd(0x00);
 8009b32:	20d3      	movs	r0, #211	; 0xd3
 8009b34:	f7ff fe22 	bl	800977c <send_cmd>
 8009b38:	2000      	movs	r0, #0
 8009b3a:	f7ff fe1f 	bl	800977c <send_cmd>
    send_cmd(0x40);
 8009b3e:	2040      	movs	r0, #64	; 0x40
 8009b40:	f7ff fe1c 	bl	800977c <send_cmd>
    send_cmd(0x8D); send_cmd(0x14);
 8009b44:	208d      	movs	r0, #141	; 0x8d
 8009b46:	f7ff fe19 	bl	800977c <send_cmd>
 8009b4a:	2014      	movs	r0, #20
 8009b4c:	f7ff fe16 	bl	800977c <send_cmd>
    send_cmd(0x20); send_cmd(0x00);
 8009b50:	2020      	movs	r0, #32
 8009b52:	f7ff fe13 	bl	800977c <send_cmd>
 8009b56:	2000      	movs	r0, #0
 8009b58:	f7ff fe10 	bl	800977c <send_cmd>
    send_cmd(0xA1);
 8009b5c:	20a1      	movs	r0, #161	; 0xa1
 8009b5e:	f7ff fe0d 	bl	800977c <send_cmd>
    send_cmd(0xC8);
 8009b62:	20c8      	movs	r0, #200	; 0xc8
 8009b64:	f7ff fe0a 	bl	800977c <send_cmd>
    send_cmd(0xDA); send_cmd(0x12);
 8009b68:	20da      	movs	r0, #218	; 0xda
 8009b6a:	f7ff fe07 	bl	800977c <send_cmd>
 8009b6e:	2012      	movs	r0, #18
 8009b70:	f7ff fe04 	bl	800977c <send_cmd>
    send_cmd(0xAF);
 8009b74:	20af      	movs	r0, #175	; 0xaf
 8009b76:	f7ff fe01 	bl	800977c <send_cmd>

    drv_display_clear();
 8009b7a:	f7ff ff39 	bl	80099f0 <drv_display_clear>
    drv_display_update();
 8009b7e:	f7ff ff4d 	bl	8009a1c <drv_display_update>

    extern const font_t FONT_5X7;
    current_font = &FONT_5X7;
 8009b82:	4b05      	ldr	r3, [pc, #20]	; (8009b98 <drv_display_init+0xf0>)
 8009b84:	4a05      	ldr	r2, [pc, #20]	; (8009b9c <drv_display_init+0xf4>)
 8009b86:	601a      	str	r2, [r3, #0]
}
 8009b88:	bf00      	nop
 8009b8a:	bd80      	pop	{r7, pc}
 8009b8c:	58022000 	.word	0x58022000
 8009b90:	08010430 	.word	0x08010430
 8009b94:	2400091c 	.word	0x2400091c
 8009b98:	24001954 	.word	0x24001954
 8009b9c:	0801044c 	.word	0x0801044c

08009ba0 <get_col_5x7>:
 *
 * @param c   Caractre ASCII (32..126)
 * @param col Index de colonne (0..4)
 * @return Octet contenant les 7 bits verticaux du glyphe.
 */
static uint8_t get_col_5x7(char c, uint8_t col) {
 8009ba0:	b480      	push	{r7}
 8009ba2:	b083      	sub	sp, #12
 8009ba4:	af00      	add	r7, sp, #0
 8009ba6:	4603      	mov	r3, r0
 8009ba8:	460a      	mov	r2, r1
 8009baa:	71fb      	strb	r3, [r7, #7]
 8009bac:	4613      	mov	r3, r2
 8009bae:	71bb      	strb	r3, [r7, #6]
    if (c < 32 || c > 126) return 0;
 8009bb0:	79fb      	ldrb	r3, [r7, #7]
 8009bb2:	2b1f      	cmp	r3, #31
 8009bb4:	d902      	bls.n	8009bbc <get_col_5x7+0x1c>
 8009bb6:	79fb      	ldrb	r3, [r7, #7]
 8009bb8:	2b7e      	cmp	r3, #126	; 0x7e
 8009bba:	d901      	bls.n	8009bc0 <get_col_5x7+0x20>
 8009bbc:	2300      	movs	r3, #0
 8009bbe:	e00f      	b.n	8009be0 <get_col_5x7+0x40>
    if (col >= 5) return 0;
 8009bc0:	79bb      	ldrb	r3, [r7, #6]
 8009bc2:	2b04      	cmp	r3, #4
 8009bc4:	d901      	bls.n	8009bca <get_col_5x7+0x2a>
 8009bc6:	2300      	movs	r3, #0
 8009bc8:	e00a      	b.n	8009be0 <get_col_5x7+0x40>
    return font5x7[(uint8_t)c - 32][col];
 8009bca:	79fb      	ldrb	r3, [r7, #7]
 8009bcc:	f1a3 0220 	sub.w	r2, r3, #32
 8009bd0:	79b9      	ldrb	r1, [r7, #6]
 8009bd2:	4806      	ldr	r0, [pc, #24]	; (8009bec <get_col_5x7+0x4c>)
 8009bd4:	4613      	mov	r3, r2
 8009bd6:	009b      	lsls	r3, r3, #2
 8009bd8:	4413      	add	r3, r2
 8009bda:	4403      	add	r3, r0
 8009bdc:	440b      	add	r3, r1
 8009bde:	781b      	ldrb	r3, [r3, #0]
}
 8009be0:	4618      	mov	r0, r3
 8009be2:	370c      	adds	r7, #12
 8009be4:	46bd      	mov	sp, r7
 8009be6:	bc80      	pop	{r7}
 8009be8:	4770      	bx	lr
 8009bea:	bf00      	nop
 8009bec:	0801045c 	.word	0x0801045c

08009bf0 <abort>:
 8009bf0:	b508      	push	{r3, lr}
 8009bf2:	2006      	movs	r0, #6
 8009bf4:	f000 f89a 	bl	8009d2c <raise>
 8009bf8:	2001      	movs	r0, #1
 8009bfa:	f7ff fc37 	bl	800946c <_exit>
 8009bfe:	bf00      	nop

08009c00 <snprintf>:
 8009c00:	b40c      	push	{r2, r3}
 8009c02:	b510      	push	{r4, lr}
 8009c04:	4b1f      	ldr	r3, [pc, #124]	; (8009c84 <snprintf+0x84>)
 8009c06:	2900      	cmp	r1, #0
 8009c08:	681c      	ldr	r4, [r3, #0]
 8009c0a:	b09c      	sub	sp, #112	; 0x70
 8009c0c:	db35      	blt.n	8009c7a <snprintf+0x7a>
 8009c0e:	f44f 7302 	mov.w	r3, #520	; 0x208
 8009c12:	f8ad 3014 	strh.w	r3, [sp, #20]
 8009c16:	9002      	str	r0, [sp, #8]
 8009c18:	9006      	str	r0, [sp, #24]
 8009c1a:	ab1f      	add	r3, sp, #124	; 0x7c
 8009c1c:	d018      	beq.n	8009c50 <snprintf+0x50>
 8009c1e:	3901      	subs	r1, #1
 8009c20:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8009c24:	9104      	str	r1, [sp, #16]
 8009c26:	9107      	str	r1, [sp, #28]
 8009c28:	f8ad 2016 	strh.w	r2, [sp, #22]
 8009c2c:	a902      	add	r1, sp, #8
 8009c2e:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8009c30:	9301      	str	r3, [sp, #4]
 8009c32:	4620      	mov	r0, r4
 8009c34:	f000 fb7c 	bl	800a330 <_svfprintf_r>
 8009c38:	1c42      	adds	r2, r0, #1
 8009c3a:	da01      	bge.n	8009c40 <snprintf+0x40>
 8009c3c:	238b      	movs	r3, #139	; 0x8b
 8009c3e:	6023      	str	r3, [r4, #0]
 8009c40:	9b02      	ldr	r3, [sp, #8]
 8009c42:	2200      	movs	r2, #0
 8009c44:	701a      	strb	r2, [r3, #0]
 8009c46:	b01c      	add	sp, #112	; 0x70
 8009c48:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009c4c:	b002      	add	sp, #8
 8009c4e:	4770      	bx	lr
 8009c50:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8009c54:	9104      	str	r1, [sp, #16]
 8009c56:	9107      	str	r1, [sp, #28]
 8009c58:	f8ad 2016 	strh.w	r2, [sp, #22]
 8009c5c:	a902      	add	r1, sp, #8
 8009c5e:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8009c60:	9301      	str	r3, [sp, #4]
 8009c62:	4620      	mov	r0, r4
 8009c64:	f000 fb64 	bl	800a330 <_svfprintf_r>
 8009c68:	1c43      	adds	r3, r0, #1
 8009c6a:	da01      	bge.n	8009c70 <snprintf+0x70>
 8009c6c:	238b      	movs	r3, #139	; 0x8b
 8009c6e:	6023      	str	r3, [r4, #0]
 8009c70:	b01c      	add	sp, #112	; 0x70
 8009c72:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009c76:	b002      	add	sp, #8
 8009c78:	4770      	bx	lr
 8009c7a:	238b      	movs	r3, #139	; 0x8b
 8009c7c:	6023      	str	r3, [r4, #0]
 8009c7e:	f04f 30ff 	mov.w	r0, #4294967295
 8009c82:	e7f5      	b.n	8009c70 <snprintf+0x70>
 8009c84:	24000120 	.word	0x24000120

08009c88 <memset>:
 8009c88:	0783      	lsls	r3, r0, #30
 8009c8a:	b530      	push	{r4, r5, lr}
 8009c8c:	d048      	beq.n	8009d20 <memset+0x98>
 8009c8e:	1e54      	subs	r4, r2, #1
 8009c90:	2a00      	cmp	r2, #0
 8009c92:	d03f      	beq.n	8009d14 <memset+0x8c>
 8009c94:	b2ca      	uxtb	r2, r1
 8009c96:	4603      	mov	r3, r0
 8009c98:	e001      	b.n	8009c9e <memset+0x16>
 8009c9a:	3c01      	subs	r4, #1
 8009c9c:	d33a      	bcc.n	8009d14 <memset+0x8c>
 8009c9e:	f803 2b01 	strb.w	r2, [r3], #1
 8009ca2:	079d      	lsls	r5, r3, #30
 8009ca4:	d1f9      	bne.n	8009c9a <memset+0x12>
 8009ca6:	2c03      	cmp	r4, #3
 8009ca8:	d92d      	bls.n	8009d06 <memset+0x7e>
 8009caa:	b2cd      	uxtb	r5, r1
 8009cac:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
 8009cb0:	2c0f      	cmp	r4, #15
 8009cb2:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
 8009cb6:	d936      	bls.n	8009d26 <memset+0x9e>
 8009cb8:	f1a4 0210 	sub.w	r2, r4, #16
 8009cbc:	f022 0c0f 	bic.w	ip, r2, #15
 8009cc0:	f103 0e20 	add.w	lr, r3, #32
 8009cc4:	44e6      	add	lr, ip
 8009cc6:	ea4f 1c12 	mov.w	ip, r2, lsr #4
 8009cca:	f103 0210 	add.w	r2, r3, #16
 8009cce:	e942 5504 	strd	r5, r5, [r2, #-16]
 8009cd2:	e942 5502 	strd	r5, r5, [r2, #-8]
 8009cd6:	3210      	adds	r2, #16
 8009cd8:	4572      	cmp	r2, lr
 8009cda:	d1f8      	bne.n	8009cce <memset+0x46>
 8009cdc:	f10c 0201 	add.w	r2, ip, #1
 8009ce0:	f014 0f0c 	tst.w	r4, #12
 8009ce4:	eb03 1202 	add.w	r2, r3, r2, lsl #4
 8009ce8:	f004 0c0f 	and.w	ip, r4, #15
 8009cec:	d013      	beq.n	8009d16 <memset+0x8e>
 8009cee:	f1ac 0304 	sub.w	r3, ip, #4
 8009cf2:	f023 0303 	bic.w	r3, r3, #3
 8009cf6:	3304      	adds	r3, #4
 8009cf8:	4413      	add	r3, r2
 8009cfa:	f842 5b04 	str.w	r5, [r2], #4
 8009cfe:	4293      	cmp	r3, r2
 8009d00:	d1fb      	bne.n	8009cfa <memset+0x72>
 8009d02:	f00c 0403 	and.w	r4, ip, #3
 8009d06:	b12c      	cbz	r4, 8009d14 <memset+0x8c>
 8009d08:	b2c9      	uxtb	r1, r1
 8009d0a:	441c      	add	r4, r3
 8009d0c:	f803 1b01 	strb.w	r1, [r3], #1
 8009d10:	429c      	cmp	r4, r3
 8009d12:	d1fb      	bne.n	8009d0c <memset+0x84>
 8009d14:	bd30      	pop	{r4, r5, pc}
 8009d16:	4664      	mov	r4, ip
 8009d18:	4613      	mov	r3, r2
 8009d1a:	2c00      	cmp	r4, #0
 8009d1c:	d1f4      	bne.n	8009d08 <memset+0x80>
 8009d1e:	e7f9      	b.n	8009d14 <memset+0x8c>
 8009d20:	4603      	mov	r3, r0
 8009d22:	4614      	mov	r4, r2
 8009d24:	e7bf      	b.n	8009ca6 <memset+0x1e>
 8009d26:	461a      	mov	r2, r3
 8009d28:	46a4      	mov	ip, r4
 8009d2a:	e7e0      	b.n	8009cee <memset+0x66>

08009d2c <raise>:
 8009d2c:	b538      	push	{r3, r4, r5, lr}
 8009d2e:	4b15      	ldr	r3, [pc, #84]	; (8009d84 <raise+0x58>)
 8009d30:	281f      	cmp	r0, #31
 8009d32:	681d      	ldr	r5, [r3, #0]
 8009d34:	d820      	bhi.n	8009d78 <raise+0x4c>
 8009d36:	f8d5 2118 	ldr.w	r2, [r5, #280]	; 0x118
 8009d3a:	4604      	mov	r4, r0
 8009d3c:	b162      	cbz	r2, 8009d58 <raise+0x2c>
 8009d3e:	f852 3020 	ldr.w	r3, [r2, r0, lsl #2]
 8009d42:	b14b      	cbz	r3, 8009d58 <raise+0x2c>
 8009d44:	2b01      	cmp	r3, #1
 8009d46:	d015      	beq.n	8009d74 <raise+0x48>
 8009d48:	1c59      	adds	r1, r3, #1
 8009d4a:	d00f      	beq.n	8009d6c <raise+0x40>
 8009d4c:	2500      	movs	r5, #0
 8009d4e:	f842 5020 	str.w	r5, [r2, r0, lsl #2]
 8009d52:	4798      	blx	r3
 8009d54:	4628      	mov	r0, r5
 8009d56:	bd38      	pop	{r3, r4, r5, pc}
 8009d58:	4628      	mov	r0, r5
 8009d5a:	f000 f82b 	bl	8009db4 <_getpid_r>
 8009d5e:	4622      	mov	r2, r4
 8009d60:	4601      	mov	r1, r0
 8009d62:	4628      	mov	r0, r5
 8009d64:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009d68:	f000 b80e 	b.w	8009d88 <_kill_r>
 8009d6c:	2316      	movs	r3, #22
 8009d6e:	602b      	str	r3, [r5, #0]
 8009d70:	2001      	movs	r0, #1
 8009d72:	bd38      	pop	{r3, r4, r5, pc}
 8009d74:	2000      	movs	r0, #0
 8009d76:	bd38      	pop	{r3, r4, r5, pc}
 8009d78:	2316      	movs	r3, #22
 8009d7a:	602b      	str	r3, [r5, #0]
 8009d7c:	f04f 30ff 	mov.w	r0, #4294967295
 8009d80:	bd38      	pop	{r3, r4, r5, pc}
 8009d82:	bf00      	nop
 8009d84:	24000120 	.word	0x24000120

08009d88 <_kill_r>:
 8009d88:	b570      	push	{r4, r5, r6, lr}
 8009d8a:	460c      	mov	r4, r1
 8009d8c:	4d08      	ldr	r5, [pc, #32]	; (8009db0 <_kill_r+0x28>)
 8009d8e:	4603      	mov	r3, r0
 8009d90:	2600      	movs	r6, #0
 8009d92:	4620      	mov	r0, r4
 8009d94:	4611      	mov	r1, r2
 8009d96:	461c      	mov	r4, r3
 8009d98:	602e      	str	r6, [r5, #0]
 8009d9a:	f7ff fb73 	bl	8009484 <_kill>
 8009d9e:	1c43      	adds	r3, r0, #1
 8009da0:	d000      	beq.n	8009da4 <_kill_r+0x1c>
 8009da2:	bd70      	pop	{r4, r5, r6, pc}
 8009da4:	682b      	ldr	r3, [r5, #0]
 8009da6:	2b00      	cmp	r3, #0
 8009da8:	d0fb      	beq.n	8009da2 <_kill_r+0x1a>
 8009daa:	6023      	str	r3, [r4, #0]
 8009dac:	bd70      	pop	{r4, r5, r6, pc}
 8009dae:	bf00      	nop
 8009db0:	24001acc 	.word	0x24001acc

08009db4 <_getpid_r>:
 8009db4:	f7ff bb72 	b.w	800949c <_getpid>

08009db8 <_malloc_r>:
 8009db8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009dbc:	f101 060b 	add.w	r6, r1, #11
 8009dc0:	2e16      	cmp	r6, #22
 8009dc2:	b083      	sub	sp, #12
 8009dc4:	4604      	mov	r4, r0
 8009dc6:	d824      	bhi.n	8009e12 <_malloc_r+0x5a>
 8009dc8:	2910      	cmp	r1, #16
 8009dca:	f200 80ba 	bhi.w	8009f42 <_malloc_r+0x18a>
 8009dce:	f000 faa3 	bl	800a318 <__malloc_lock>
 8009dd2:	2610      	movs	r6, #16
 8009dd4:	2218      	movs	r2, #24
 8009dd6:	2002      	movs	r0, #2
 8009dd8:	4fb5      	ldr	r7, [pc, #724]	; (800a0b0 <_malloc_r+0x2f8>)
 8009dda:	443a      	add	r2, r7
 8009ddc:	f1a2 0108 	sub.w	r1, r2, #8
 8009de0:	6853      	ldr	r3, [r2, #4]
 8009de2:	428b      	cmp	r3, r1
 8009de4:	f000 80ba 	beq.w	8009f5c <_malloc_r+0x1a4>
 8009de8:	685a      	ldr	r2, [r3, #4]
 8009dea:	68d9      	ldr	r1, [r3, #12]
 8009dec:	f022 0203 	bic.w	r2, r2, #3
 8009df0:	441a      	add	r2, r3
 8009df2:	689d      	ldr	r5, [r3, #8]
 8009df4:	60e9      	str	r1, [r5, #12]
 8009df6:	608d      	str	r5, [r1, #8]
 8009df8:	6851      	ldr	r1, [r2, #4]
 8009dfa:	f041 0101 	orr.w	r1, r1, #1
 8009dfe:	4620      	mov	r0, r4
 8009e00:	6051      	str	r1, [r2, #4]
 8009e02:	f103 0508 	add.w	r5, r3, #8
 8009e06:	f000 fa8d 	bl	800a324 <__malloc_unlock>
 8009e0a:	4628      	mov	r0, r5
 8009e0c:	b003      	add	sp, #12
 8009e0e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009e12:	f036 0607 	bics.w	r6, r6, #7
 8009e16:	f100 8094 	bmi.w	8009f42 <_malloc_r+0x18a>
 8009e1a:	42b1      	cmp	r1, r6
 8009e1c:	f200 8091 	bhi.w	8009f42 <_malloc_r+0x18a>
 8009e20:	f000 fa7a 	bl	800a318 <__malloc_lock>
 8009e24:	f5b6 7ffc 	cmp.w	r6, #504	; 0x1f8
 8009e28:	f0c0 819a 	bcc.w	800a160 <_malloc_r+0x3a8>
 8009e2c:	0a73      	lsrs	r3, r6, #9
 8009e2e:	f000 808f 	beq.w	8009f50 <_malloc_r+0x198>
 8009e32:	2b04      	cmp	r3, #4
 8009e34:	f200 816f 	bhi.w	800a116 <_malloc_r+0x35e>
 8009e38:	09b3      	lsrs	r3, r6, #6
 8009e3a:	f103 0039 	add.w	r0, r3, #57	; 0x39
 8009e3e:	f103 0c38 	add.w	ip, r3, #56	; 0x38
 8009e42:	00c3      	lsls	r3, r0, #3
 8009e44:	4f9a      	ldr	r7, [pc, #616]	; (800a0b0 <_malloc_r+0x2f8>)
 8009e46:	443b      	add	r3, r7
 8009e48:	f1a3 0508 	sub.w	r5, r3, #8
 8009e4c:	685b      	ldr	r3, [r3, #4]
 8009e4e:	429d      	cmp	r5, r3
 8009e50:	d106      	bne.n	8009e60 <_malloc_r+0xa8>
 8009e52:	e00c      	b.n	8009e6e <_malloc_r+0xb6>
 8009e54:	2900      	cmp	r1, #0
 8009e56:	f280 8127 	bge.w	800a0a8 <_malloc_r+0x2f0>
 8009e5a:	68db      	ldr	r3, [r3, #12]
 8009e5c:	429d      	cmp	r5, r3
 8009e5e:	d006      	beq.n	8009e6e <_malloc_r+0xb6>
 8009e60:	685a      	ldr	r2, [r3, #4]
 8009e62:	f022 0203 	bic.w	r2, r2, #3
 8009e66:	1b91      	subs	r1, r2, r6
 8009e68:	290f      	cmp	r1, #15
 8009e6a:	ddf3      	ble.n	8009e54 <_malloc_r+0x9c>
 8009e6c:	4660      	mov	r0, ip
 8009e6e:	693d      	ldr	r5, [r7, #16]
 8009e70:	f8df c240 	ldr.w	ip, [pc, #576]	; 800a0b4 <_malloc_r+0x2fc>
 8009e74:	4565      	cmp	r5, ip
 8009e76:	d07c      	beq.n	8009f72 <_malloc_r+0x1ba>
 8009e78:	686a      	ldr	r2, [r5, #4]
 8009e7a:	f022 0203 	bic.w	r2, r2, #3
 8009e7e:	1b93      	subs	r3, r2, r6
 8009e80:	2b0f      	cmp	r3, #15
 8009e82:	f300 817b 	bgt.w	800a17c <_malloc_r+0x3c4>
 8009e86:	2b00      	cmp	r3, #0
 8009e88:	e9c7 cc04 	strd	ip, ip, [r7, #16]
 8009e8c:	f280 816c 	bge.w	800a168 <_malloc_r+0x3b0>
 8009e90:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
 8009e94:	f080 811a 	bcs.w	800a0cc <_malloc_r+0x314>
 8009e98:	08d3      	lsrs	r3, r2, #3
 8009e9a:	6879      	ldr	r1, [r7, #4]
 8009e9c:	3301      	adds	r3, #1
 8009e9e:	ea4f 1e52 	mov.w	lr, r2, lsr #5
 8009ea2:	2201      	movs	r2, #1
 8009ea4:	fa02 f20e 	lsl.w	r2, r2, lr
 8009ea8:	430a      	orrs	r2, r1
 8009eaa:	f857 e033 	ldr.w	lr, [r7, r3, lsl #3]
 8009eae:	f8c5 e008 	str.w	lr, [r5, #8]
 8009eb2:	eb07 01c3 	add.w	r1, r7, r3, lsl #3
 8009eb6:	3908      	subs	r1, #8
 8009eb8:	60e9      	str	r1, [r5, #12]
 8009eba:	607a      	str	r2, [r7, #4]
 8009ebc:	f847 5033 	str.w	r5, [r7, r3, lsl #3]
 8009ec0:	f8ce 500c 	str.w	r5, [lr, #12]
 8009ec4:	1083      	asrs	r3, r0, #2
 8009ec6:	2101      	movs	r1, #1
 8009ec8:	4099      	lsls	r1, r3
 8009eca:	4291      	cmp	r1, r2
 8009ecc:	d857      	bhi.n	8009f7e <_malloc_r+0x1c6>
 8009ece:	4211      	tst	r1, r2
 8009ed0:	d106      	bne.n	8009ee0 <_malloc_r+0x128>
 8009ed2:	f020 0003 	bic.w	r0, r0, #3
 8009ed6:	0049      	lsls	r1, r1, #1
 8009ed8:	4211      	tst	r1, r2
 8009eda:	f100 0004 	add.w	r0, r0, #4
 8009ede:	d0fa      	beq.n	8009ed6 <_malloc_r+0x11e>
 8009ee0:	eb07 09c0 	add.w	r9, r7, r0, lsl #3
 8009ee4:	464d      	mov	r5, r9
 8009ee6:	4686      	mov	lr, r0
 8009ee8:	f8d5 800c 	ldr.w	r8, [r5, #12]
 8009eec:	4545      	cmp	r5, r8
 8009eee:	d108      	bne.n	8009f02 <_malloc_r+0x14a>
 8009ef0:	e11d      	b.n	800a12e <_malloc_r+0x376>
 8009ef2:	2b00      	cmp	r3, #0
 8009ef4:	f280 8124 	bge.w	800a140 <_malloc_r+0x388>
 8009ef8:	f8d8 800c 	ldr.w	r8, [r8, #12]
 8009efc:	4545      	cmp	r5, r8
 8009efe:	f000 8116 	beq.w	800a12e <_malloc_r+0x376>
 8009f02:	f8d8 2004 	ldr.w	r2, [r8, #4]
 8009f06:	f022 0203 	bic.w	r2, r2, #3
 8009f0a:	1b93      	subs	r3, r2, r6
 8009f0c:	2b0f      	cmp	r3, #15
 8009f0e:	ddf0      	ble.n	8009ef2 <_malloc_r+0x13a>
 8009f10:	4620      	mov	r0, r4
 8009f12:	e9d8 5402 	ldrd	r5, r4, [r8, #8]
 8009f16:	eb08 0106 	add.w	r1, r8, r6
 8009f1a:	f046 0601 	orr.w	r6, r6, #1
 8009f1e:	f8c8 6004 	str.w	r6, [r8, #4]
 8009f22:	60ec      	str	r4, [r5, #12]
 8009f24:	60a5      	str	r5, [r4, #8]
 8009f26:	f043 0401 	orr.w	r4, r3, #1
 8009f2a:	e9c7 1104 	strd	r1, r1, [r7, #16]
 8009f2e:	e9c1 cc02 	strd	ip, ip, [r1, #8]
 8009f32:	604c      	str	r4, [r1, #4]
 8009f34:	f848 3002 	str.w	r3, [r8, r2]
 8009f38:	f000 f9f4 	bl	800a324 <__malloc_unlock>
 8009f3c:	f108 0508 	add.w	r5, r8, #8
 8009f40:	e002      	b.n	8009f48 <_malloc_r+0x190>
 8009f42:	230c      	movs	r3, #12
 8009f44:	6023      	str	r3, [r4, #0]
 8009f46:	2500      	movs	r5, #0
 8009f48:	4628      	mov	r0, r5
 8009f4a:	b003      	add	sp, #12
 8009f4c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009f50:	f44f 7300 	mov.w	r3, #512	; 0x200
 8009f54:	2040      	movs	r0, #64	; 0x40
 8009f56:	f04f 0c3f 	mov.w	ip, #63	; 0x3f
 8009f5a:	e773      	b.n	8009e44 <_malloc_r+0x8c>
 8009f5c:	68d3      	ldr	r3, [r2, #12]
 8009f5e:	429a      	cmp	r2, r3
 8009f60:	bf08      	it	eq
 8009f62:	3002      	addeq	r0, #2
 8009f64:	f47f af40 	bne.w	8009de8 <_malloc_r+0x30>
 8009f68:	693d      	ldr	r5, [r7, #16]
 8009f6a:	f8df c148 	ldr.w	ip, [pc, #328]	; 800a0b4 <_malloc_r+0x2fc>
 8009f6e:	4565      	cmp	r5, ip
 8009f70:	d182      	bne.n	8009e78 <_malloc_r+0xc0>
 8009f72:	687a      	ldr	r2, [r7, #4]
 8009f74:	1083      	asrs	r3, r0, #2
 8009f76:	2101      	movs	r1, #1
 8009f78:	4099      	lsls	r1, r3
 8009f7a:	4291      	cmp	r1, r2
 8009f7c:	d9a7      	bls.n	8009ece <_malloc_r+0x116>
 8009f7e:	68bd      	ldr	r5, [r7, #8]
 8009f80:	686b      	ldr	r3, [r5, #4]
 8009f82:	f023 0903 	bic.w	r9, r3, #3
 8009f86:	454e      	cmp	r6, r9
 8009f88:	d803      	bhi.n	8009f92 <_malloc_r+0x1da>
 8009f8a:	eba9 0306 	sub.w	r3, r9, r6
 8009f8e:	2b0f      	cmp	r3, #15
 8009f90:	dc7a      	bgt.n	800a088 <_malloc_r+0x2d0>
 8009f92:	f8df b124 	ldr.w	fp, [pc, #292]	; 800a0b8 <_malloc_r+0x300>
 8009f96:	4b49      	ldr	r3, [pc, #292]	; (800a0bc <_malloc_r+0x304>)
 8009f98:	f8db 2000 	ldr.w	r2, [fp]
 8009f9c:	681b      	ldr	r3, [r3, #0]
 8009f9e:	3201      	adds	r2, #1
 8009fa0:	4433      	add	r3, r6
 8009fa2:	eb05 0a09 	add.w	sl, r5, r9
 8009fa6:	f000 8133 	beq.w	800a210 <_malloc_r+0x458>
 8009faa:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8009fae:	330f      	adds	r3, #15
 8009fb0:	f423 687f 	bic.w	r8, r3, #4080	; 0xff0
 8009fb4:	f028 080f 	bic.w	r8, r8, #15
 8009fb8:	4641      	mov	r1, r8
 8009fba:	4620      	mov	r0, r4
 8009fbc:	f7ff fa1c 	bl	80093f8 <_sbrk_r>
 8009fc0:	1c41      	adds	r1, r0, #1
 8009fc2:	4602      	mov	r2, r0
 8009fc4:	f000 80f3 	beq.w	800a1ae <_malloc_r+0x3f6>
 8009fc8:	4582      	cmp	sl, r0
 8009fca:	f200 80ee 	bhi.w	800a1aa <_malloc_r+0x3f2>
 8009fce:	4b3c      	ldr	r3, [pc, #240]	; (800a0c0 <_malloc_r+0x308>)
 8009fd0:	6819      	ldr	r1, [r3, #0]
 8009fd2:	4441      	add	r1, r8
 8009fd4:	6019      	str	r1, [r3, #0]
 8009fd6:	4608      	mov	r0, r1
 8009fd8:	f000 814e 	beq.w	800a278 <_malloc_r+0x4c0>
 8009fdc:	f8db 1000 	ldr.w	r1, [fp]
 8009fe0:	9301      	str	r3, [sp, #4]
 8009fe2:	3101      	adds	r1, #1
 8009fe4:	bf1b      	ittet	ne
 8009fe6:	eba2 010a 	subne.w	r1, r2, sl
 8009fea:	1809      	addne	r1, r1, r0
 8009fec:	f8cb 2000 	streq.w	r2, [fp]
 8009ff0:	6019      	strne	r1, [r3, #0]
 8009ff2:	f012 0b07 	ands.w	fp, r2, #7
 8009ff6:	f000 8117 	beq.w	800a228 <_malloc_r+0x470>
 8009ffa:	f1cb 0108 	rsb	r1, fp, #8
 8009ffe:	440a      	add	r2, r1
 800a000:	f5cb 5180 	rsb	r1, fp, #4096	; 0x1000
 800a004:	4490      	add	r8, r2
 800a006:	3108      	adds	r1, #8
 800a008:	eba1 0108 	sub.w	r1, r1, r8
 800a00c:	f3c1 0a0b 	ubfx	sl, r1, #0, #12
 800a010:	4651      	mov	r1, sl
 800a012:	4620      	mov	r0, r4
 800a014:	9200      	str	r2, [sp, #0]
 800a016:	f7ff f9ef 	bl	80093f8 <_sbrk_r>
 800a01a:	1c42      	adds	r2, r0, #1
 800a01c:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a020:	f000 814f 	beq.w	800a2c2 <_malloc_r+0x50a>
 800a024:	1a80      	subs	r0, r0, r2
 800a026:	eb00 080a 	add.w	r8, r0, sl
 800a02a:	6819      	ldr	r1, [r3, #0]
 800a02c:	60ba      	str	r2, [r7, #8]
 800a02e:	f048 0001 	orr.w	r0, r8, #1
 800a032:	4451      	add	r1, sl
 800a034:	42bd      	cmp	r5, r7
 800a036:	6050      	str	r0, [r2, #4]
 800a038:	6019      	str	r1, [r3, #0]
 800a03a:	f000 8129 	beq.w	800a290 <_malloc_r+0x4d8>
 800a03e:	f1b9 0f0f 	cmp.w	r9, #15
 800a042:	f240 8127 	bls.w	800a294 <_malloc_r+0x4dc>
 800a046:	6868      	ldr	r0, [r5, #4]
 800a048:	f1a9 0c0c 	sub.w	ip, r9, #12
 800a04c:	f02c 0c07 	bic.w	ip, ip, #7
 800a050:	f000 0001 	and.w	r0, r0, #1
 800a054:	ea40 000c 	orr.w	r0, r0, ip
 800a058:	6068      	str	r0, [r5, #4]
 800a05a:	f04f 0e05 	mov.w	lr, #5
 800a05e:	eb05 000c 	add.w	r0, r5, ip
 800a062:	f1bc 0f0f 	cmp.w	ip, #15
 800a066:	e9c0 ee01 	strd	lr, lr, [r0, #4]
 800a06a:	f200 8132 	bhi.w	800a2d2 <_malloc_r+0x51a>
 800a06e:	6850      	ldr	r0, [r2, #4]
 800a070:	4615      	mov	r5, r2
 800a072:	4b14      	ldr	r3, [pc, #80]	; (800a0c4 <_malloc_r+0x30c>)
 800a074:	681a      	ldr	r2, [r3, #0]
 800a076:	428a      	cmp	r2, r1
 800a078:	bf38      	it	cc
 800a07a:	6019      	strcc	r1, [r3, #0]
 800a07c:	4b12      	ldr	r3, [pc, #72]	; (800a0c8 <_malloc_r+0x310>)
 800a07e:	681a      	ldr	r2, [r3, #0]
 800a080:	428a      	cmp	r2, r1
 800a082:	bf38      	it	cc
 800a084:	6019      	strcc	r1, [r3, #0]
 800a086:	e094      	b.n	800a1b2 <_malloc_r+0x3fa>
 800a088:	19aa      	adds	r2, r5, r6
 800a08a:	f043 0301 	orr.w	r3, r3, #1
 800a08e:	f046 0601 	orr.w	r6, r6, #1
 800a092:	606e      	str	r6, [r5, #4]
 800a094:	4620      	mov	r0, r4
 800a096:	60ba      	str	r2, [r7, #8]
 800a098:	6053      	str	r3, [r2, #4]
 800a09a:	f000 f943 	bl	800a324 <__malloc_unlock>
 800a09e:	3508      	adds	r5, #8
 800a0a0:	4628      	mov	r0, r5
 800a0a2:	b003      	add	sp, #12
 800a0a4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a0a8:	68d9      	ldr	r1, [r3, #12]
 800a0aa:	441a      	add	r2, r3
 800a0ac:	e6a1      	b.n	8009df2 <_malloc_r+0x3a>
 800a0ae:	bf00      	nop
 800a0b0:	24000124 	.word	0x24000124
 800a0b4:	2400012c 	.word	0x2400012c
 800a0b8:	2400052c 	.word	0x2400052c
 800a0bc:	2400198c 	.word	0x2400198c
 800a0c0:	2400195c 	.word	0x2400195c
 800a0c4:	24001984 	.word	0x24001984
 800a0c8:	24001988 	.word	0x24001988
 800a0cc:	f5b2 6f20 	cmp.w	r2, #2560	; 0xa00
 800a0d0:	ea4f 2352 	mov.w	r3, r2, lsr #9
 800a0d4:	d363      	bcc.n	800a19e <_malloc_r+0x3e6>
 800a0d6:	2b14      	cmp	r3, #20
 800a0d8:	f200 80b7 	bhi.w	800a24a <_malloc_r+0x492>
 800a0dc:	f103 015c 	add.w	r1, r3, #92	; 0x5c
 800a0e0:	00c9      	lsls	r1, r1, #3
 800a0e2:	335b      	adds	r3, #91	; 0x5b
 800a0e4:	eb07 0e01 	add.w	lr, r7, r1
 800a0e8:	5879      	ldr	r1, [r7, r1]
 800a0ea:	f1ae 0e08 	sub.w	lr, lr, #8
 800a0ee:	458e      	cmp	lr, r1
 800a0f0:	f000 8091 	beq.w	800a216 <_malloc_r+0x45e>
 800a0f4:	684b      	ldr	r3, [r1, #4]
 800a0f6:	f023 0303 	bic.w	r3, r3, #3
 800a0fa:	4293      	cmp	r3, r2
 800a0fc:	d902      	bls.n	800a104 <_malloc_r+0x34c>
 800a0fe:	6889      	ldr	r1, [r1, #8]
 800a100:	458e      	cmp	lr, r1
 800a102:	d1f7      	bne.n	800a0f4 <_malloc_r+0x33c>
 800a104:	f8d1 e00c 	ldr.w	lr, [r1, #12]
 800a108:	687a      	ldr	r2, [r7, #4]
 800a10a:	e9c5 1e02 	strd	r1, lr, [r5, #8]
 800a10e:	f8ce 5008 	str.w	r5, [lr, #8]
 800a112:	60cd      	str	r5, [r1, #12]
 800a114:	e6d6      	b.n	8009ec4 <_malloc_r+0x10c>
 800a116:	2b14      	cmp	r3, #20
 800a118:	d959      	bls.n	800a1ce <_malloc_r+0x416>
 800a11a:	2b54      	cmp	r3, #84	; 0x54
 800a11c:	f200 809d 	bhi.w	800a25a <_malloc_r+0x4a2>
 800a120:	0b33      	lsrs	r3, r6, #12
 800a122:	f103 006f 	add.w	r0, r3, #111	; 0x6f
 800a126:	f103 0c6e 	add.w	ip, r3, #110	; 0x6e
 800a12a:	00c3      	lsls	r3, r0, #3
 800a12c:	e68a      	b.n	8009e44 <_malloc_r+0x8c>
 800a12e:	f10e 0e01 	add.w	lr, lr, #1
 800a132:	f01e 0f03 	tst.w	lr, #3
 800a136:	f105 0508 	add.w	r5, r5, #8
 800a13a:	f47f aed5 	bne.w	8009ee8 <_malloc_r+0x130>
 800a13e:	e051      	b.n	800a1e4 <_malloc_r+0x42c>
 800a140:	4442      	add	r2, r8
 800a142:	4645      	mov	r5, r8
 800a144:	6853      	ldr	r3, [r2, #4]
 800a146:	f8d8 100c 	ldr.w	r1, [r8, #12]
 800a14a:	f043 0301 	orr.w	r3, r3, #1
 800a14e:	6053      	str	r3, [r2, #4]
 800a150:	f855 3f08 	ldr.w	r3, [r5, #8]!
 800a154:	4620      	mov	r0, r4
 800a156:	60d9      	str	r1, [r3, #12]
 800a158:	608b      	str	r3, [r1, #8]
 800a15a:	f000 f8e3 	bl	800a324 <__malloc_unlock>
 800a15e:	e6f3      	b.n	8009f48 <_malloc_r+0x190>
 800a160:	08f0      	lsrs	r0, r6, #3
 800a162:	f106 0208 	add.w	r2, r6, #8
 800a166:	e637      	b.n	8009dd8 <_malloc_r+0x20>
 800a168:	442a      	add	r2, r5
 800a16a:	4620      	mov	r0, r4
 800a16c:	6853      	ldr	r3, [r2, #4]
 800a16e:	f043 0301 	orr.w	r3, r3, #1
 800a172:	6053      	str	r3, [r2, #4]
 800a174:	3508      	adds	r5, #8
 800a176:	f000 f8d5 	bl	800a324 <__malloc_unlock>
 800a17a:	e6e5      	b.n	8009f48 <_malloc_r+0x190>
 800a17c:	19a9      	adds	r1, r5, r6
 800a17e:	4620      	mov	r0, r4
 800a180:	f046 0601 	orr.w	r6, r6, #1
 800a184:	f043 0401 	orr.w	r4, r3, #1
 800a188:	606e      	str	r6, [r5, #4]
 800a18a:	e9c7 1104 	strd	r1, r1, [r7, #16]
 800a18e:	e9c1 cc02 	strd	ip, ip, [r1, #8]
 800a192:	604c      	str	r4, [r1, #4]
 800a194:	50ab      	str	r3, [r5, r2]
 800a196:	f000 f8c5 	bl	800a324 <__malloc_unlock>
 800a19a:	3508      	adds	r5, #8
 800a19c:	e6d4      	b.n	8009f48 <_malloc_r+0x190>
 800a19e:	0993      	lsrs	r3, r2, #6
 800a1a0:	f103 0139 	add.w	r1, r3, #57	; 0x39
 800a1a4:	00c9      	lsls	r1, r1, #3
 800a1a6:	3338      	adds	r3, #56	; 0x38
 800a1a8:	e79c      	b.n	800a0e4 <_malloc_r+0x32c>
 800a1aa:	42bd      	cmp	r5, r7
 800a1ac:	d05f      	beq.n	800a26e <_malloc_r+0x4b6>
 800a1ae:	68bd      	ldr	r5, [r7, #8]
 800a1b0:	6868      	ldr	r0, [r5, #4]
 800a1b2:	f020 0803 	bic.w	r8, r0, #3
 800a1b6:	4546      	cmp	r6, r8
 800a1b8:	eba8 0306 	sub.w	r3, r8, r6
 800a1bc:	d802      	bhi.n	800a1c4 <_malloc_r+0x40c>
 800a1be:	2b0f      	cmp	r3, #15
 800a1c0:	f73f af62 	bgt.w	800a088 <_malloc_r+0x2d0>
 800a1c4:	4620      	mov	r0, r4
 800a1c6:	f000 f8ad 	bl	800a324 <__malloc_unlock>
 800a1ca:	2500      	movs	r5, #0
 800a1cc:	e6bc      	b.n	8009f48 <_malloc_r+0x190>
 800a1ce:	f103 005c 	add.w	r0, r3, #92	; 0x5c
 800a1d2:	f103 0c5b 	add.w	ip, r3, #91	; 0x5b
 800a1d6:	00c3      	lsls	r3, r0, #3
 800a1d8:	e634      	b.n	8009e44 <_malloc_r+0x8c>
 800a1da:	f859 3908 	ldr.w	r3, [r9], #-8
 800a1de:	454b      	cmp	r3, r9
 800a1e0:	f040 8096 	bne.w	800a310 <_malloc_r+0x558>
 800a1e4:	f010 0f03 	tst.w	r0, #3
 800a1e8:	f100 30ff 	add.w	r0, r0, #4294967295
 800a1ec:	d1f5      	bne.n	800a1da <_malloc_r+0x422>
 800a1ee:	687b      	ldr	r3, [r7, #4]
 800a1f0:	ea23 0301 	bic.w	r3, r3, r1
 800a1f4:	607b      	str	r3, [r7, #4]
 800a1f6:	0049      	lsls	r1, r1, #1
 800a1f8:	4299      	cmp	r1, r3
 800a1fa:	f63f aec0 	bhi.w	8009f7e <_malloc_r+0x1c6>
 800a1fe:	b919      	cbnz	r1, 800a208 <_malloc_r+0x450>
 800a200:	e6bd      	b.n	8009f7e <_malloc_r+0x1c6>
 800a202:	0049      	lsls	r1, r1, #1
 800a204:	f10e 0e04 	add.w	lr, lr, #4
 800a208:	4219      	tst	r1, r3
 800a20a:	d0fa      	beq.n	800a202 <_malloc_r+0x44a>
 800a20c:	4670      	mov	r0, lr
 800a20e:	e667      	b.n	8009ee0 <_malloc_r+0x128>
 800a210:	f103 0810 	add.w	r8, r3, #16
 800a214:	e6d0      	b.n	8009fb8 <_malloc_r+0x200>
 800a216:	109a      	asrs	r2, r3, #2
 800a218:	f04f 0801 	mov.w	r8, #1
 800a21c:	687b      	ldr	r3, [r7, #4]
 800a21e:	fa08 f202 	lsl.w	r2, r8, r2
 800a222:	431a      	orrs	r2, r3
 800a224:	607a      	str	r2, [r7, #4]
 800a226:	e770      	b.n	800a10a <_malloc_r+0x352>
 800a228:	eb02 0108 	add.w	r1, r2, r8
 800a22c:	4249      	negs	r1, r1
 800a22e:	f3c1 0a0b 	ubfx	sl, r1, #0, #12
 800a232:	4651      	mov	r1, sl
 800a234:	4620      	mov	r0, r4
 800a236:	9200      	str	r2, [sp, #0]
 800a238:	f7ff f8de 	bl	80093f8 <_sbrk_r>
 800a23c:	1c43      	adds	r3, r0, #1
 800a23e:	e9dd 2300 	ldrd	r2, r3, [sp]
 800a242:	f47f aeef 	bne.w	800a024 <_malloc_r+0x26c>
 800a246:	46da      	mov	sl, fp
 800a248:	e6ef      	b.n	800a02a <_malloc_r+0x272>
 800a24a:	2b54      	cmp	r3, #84	; 0x54
 800a24c:	d825      	bhi.n	800a29a <_malloc_r+0x4e2>
 800a24e:	0b13      	lsrs	r3, r2, #12
 800a250:	f103 016f 	add.w	r1, r3, #111	; 0x6f
 800a254:	00c9      	lsls	r1, r1, #3
 800a256:	336e      	adds	r3, #110	; 0x6e
 800a258:	e744      	b.n	800a0e4 <_malloc_r+0x32c>
 800a25a:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
 800a25e:	d825      	bhi.n	800a2ac <_malloc_r+0x4f4>
 800a260:	0bf3      	lsrs	r3, r6, #15
 800a262:	f103 0078 	add.w	r0, r3, #120	; 0x78
 800a266:	f103 0c77 	add.w	ip, r3, #119	; 0x77
 800a26a:	00c3      	lsls	r3, r0, #3
 800a26c:	e5ea      	b.n	8009e44 <_malloc_r+0x8c>
 800a26e:	4b29      	ldr	r3, [pc, #164]	; (800a314 <_malloc_r+0x55c>)
 800a270:	6818      	ldr	r0, [r3, #0]
 800a272:	4440      	add	r0, r8
 800a274:	6018      	str	r0, [r3, #0]
 800a276:	e6b1      	b.n	8009fdc <_malloc_r+0x224>
 800a278:	f3ca 0c0b 	ubfx	ip, sl, #0, #12
 800a27c:	f1bc 0f00 	cmp.w	ip, #0
 800a280:	f47f aeac 	bne.w	8009fdc <_malloc_r+0x224>
 800a284:	68bd      	ldr	r5, [r7, #8]
 800a286:	44c8      	add	r8, r9
 800a288:	f048 0001 	orr.w	r0, r8, #1
 800a28c:	6068      	str	r0, [r5, #4]
 800a28e:	e6f0      	b.n	800a072 <_malloc_r+0x2ba>
 800a290:	4615      	mov	r5, r2
 800a292:	e6ee      	b.n	800a072 <_malloc_r+0x2ba>
 800a294:	2301      	movs	r3, #1
 800a296:	6053      	str	r3, [r2, #4]
 800a298:	e794      	b.n	800a1c4 <_malloc_r+0x40c>
 800a29a:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
 800a29e:	d823      	bhi.n	800a2e8 <_malloc_r+0x530>
 800a2a0:	0bd3      	lsrs	r3, r2, #15
 800a2a2:	f103 0178 	add.w	r1, r3, #120	; 0x78
 800a2a6:	00c9      	lsls	r1, r1, #3
 800a2a8:	3377      	adds	r3, #119	; 0x77
 800a2aa:	e71b      	b.n	800a0e4 <_malloc_r+0x32c>
 800a2ac:	f240 5254 	movw	r2, #1364	; 0x554
 800a2b0:	4293      	cmp	r3, r2
 800a2b2:	d823      	bhi.n	800a2fc <_malloc_r+0x544>
 800a2b4:	0cb3      	lsrs	r3, r6, #18
 800a2b6:	f103 007d 	add.w	r0, r3, #125	; 0x7d
 800a2ba:	f103 0c7c 	add.w	ip, r3, #124	; 0x7c
 800a2be:	00c3      	lsls	r3, r0, #3
 800a2c0:	e5c0      	b.n	8009e44 <_malloc_r+0x8c>
 800a2c2:	f1ab 0b08 	sub.w	fp, fp, #8
 800a2c6:	44d8      	add	r8, fp
 800a2c8:	eba8 0802 	sub.w	r8, r8, r2
 800a2cc:	f04f 0a00 	mov.w	sl, #0
 800a2d0:	e6ab      	b.n	800a02a <_malloc_r+0x272>
 800a2d2:	f105 0108 	add.w	r1, r5, #8
 800a2d6:	4620      	mov	r0, r4
 800a2d8:	9300      	str	r3, [sp, #0]
 800a2da:	f002 ffe1 	bl	800d2a0 <_free_r>
 800a2de:	68bd      	ldr	r5, [r7, #8]
 800a2e0:	9b00      	ldr	r3, [sp, #0]
 800a2e2:	6868      	ldr	r0, [r5, #4]
 800a2e4:	6819      	ldr	r1, [r3, #0]
 800a2e6:	e6c4      	b.n	800a072 <_malloc_r+0x2ba>
 800a2e8:	f240 5154 	movw	r1, #1364	; 0x554
 800a2ec:	428b      	cmp	r3, r1
 800a2ee:	d80b      	bhi.n	800a308 <_malloc_r+0x550>
 800a2f0:	0c93      	lsrs	r3, r2, #18
 800a2f2:	f103 017d 	add.w	r1, r3, #125	; 0x7d
 800a2f6:	00c9      	lsls	r1, r1, #3
 800a2f8:	337c      	adds	r3, #124	; 0x7c
 800a2fa:	e6f3      	b.n	800a0e4 <_malloc_r+0x32c>
 800a2fc:	f44f 737e 	mov.w	r3, #1016	; 0x3f8
 800a300:	207f      	movs	r0, #127	; 0x7f
 800a302:	f04f 0c7e 	mov.w	ip, #126	; 0x7e
 800a306:	e59d      	b.n	8009e44 <_malloc_r+0x8c>
 800a308:	f44f 717e 	mov.w	r1, #1016	; 0x3f8
 800a30c:	237e      	movs	r3, #126	; 0x7e
 800a30e:	e6e9      	b.n	800a0e4 <_malloc_r+0x32c>
 800a310:	687b      	ldr	r3, [r7, #4]
 800a312:	e770      	b.n	800a1f6 <_malloc_r+0x43e>
 800a314:	2400195c 	.word	0x2400195c

0800a318 <__malloc_lock>:
 800a318:	4801      	ldr	r0, [pc, #4]	; (800a320 <__malloc_lock+0x8>)
 800a31a:	f001 bf45 	b.w	800c1a8 <__retarget_lock_acquire_recursive>
 800a31e:	bf00      	nop
 800a320:	24001ad0 	.word	0x24001ad0

0800a324 <__malloc_unlock>:
 800a324:	4801      	ldr	r0, [pc, #4]	; (800a32c <__malloc_unlock+0x8>)
 800a326:	f001 bf41 	b.w	800c1ac <__retarget_lock_release_recursive>
 800a32a:	bf00      	nop
 800a32c:	24001ad0 	.word	0x24001ad0

0800a330 <_svfprintf_r>:
 800a330:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a334:	b0d9      	sub	sp, #356	; 0x164
 800a336:	460c      	mov	r4, r1
 800a338:	910c      	str	r1, [sp, #48]	; 0x30
 800a33a:	4690      	mov	r8, r2
 800a33c:	930e      	str	r3, [sp, #56]	; 0x38
 800a33e:	4682      	mov	sl, r0
 800a340:	f001 ff2a 	bl	800c198 <_localeconv_r>
 800a344:	6803      	ldr	r3, [r0, #0]
 800a346:	9319      	str	r3, [sp, #100]	; 0x64
 800a348:	4618      	mov	r0, r3
 800a34a:	f7f6 f959 	bl	8000600 <strlen>
 800a34e:	2208      	movs	r2, #8
 800a350:	9017      	str	r0, [sp, #92]	; 0x5c
 800a352:	2100      	movs	r1, #0
 800a354:	a828      	add	r0, sp, #160	; 0xa0
 800a356:	f7ff fc97 	bl	8009c88 <memset>
 800a35a:	89a3      	ldrh	r3, [r4, #12]
 800a35c:	061f      	lsls	r7, r3, #24
 800a35e:	d503      	bpl.n	800a368 <_svfprintf_r+0x38>
 800a360:	6923      	ldr	r3, [r4, #16]
 800a362:	2b00      	cmp	r3, #0
 800a364:	f000 873f 	beq.w	800b1e6 <_svfprintf_r+0xeb6>
 800a368:	2300      	movs	r3, #0
 800a36a:	aa2f      	add	r2, sp, #188	; 0xbc
 800a36c:	2400      	movs	r4, #0
 800a36e:	e9cd 332d 	strd	r3, r3, [sp, #180]	; 0xb4
 800a372:	e9cd 331a 	strd	r3, r3, [sp, #104]	; 0x68
 800a376:	e9cd 331c 	strd	r3, r3, [sp, #112]	; 0x70
 800a37a:	9313      	str	r3, [sp, #76]	; 0x4c
 800a37c:	9318      	str	r3, [sp, #96]	; 0x60
 800a37e:	9309      	str	r3, [sp, #36]	; 0x24
 800a380:	2300      	movs	r3, #0
 800a382:	e9cd 3414 	strd	r3, r4, [sp, #80]	; 0x50
 800a386:	922c      	str	r2, [sp, #176]	; 0xb0
 800a388:	4691      	mov	r9, r2
 800a38a:	4644      	mov	r4, r8
 800a38c:	46a0      	mov	r8, r4
 800a38e:	4b78      	ldr	r3, [pc, #480]	; (800a570 <_svfprintf_r+0x240>)
 800a390:	f8d3 50e4 	ldr.w	r5, [r3, #228]	; 0xe4
 800a394:	f001 fefa 	bl	800c18c <__locale_mb_cur_max>
 800a398:	4603      	mov	r3, r0
 800a39a:	a828      	add	r0, sp, #160	; 0xa0
 800a39c:	9000      	str	r0, [sp, #0]
 800a39e:	4642      	mov	r2, r8
 800a3a0:	a924      	add	r1, sp, #144	; 0x90
 800a3a2:	4650      	mov	r0, sl
 800a3a4:	47a8      	blx	r5
 800a3a6:	2800      	cmp	r0, #0
 800a3a8:	f000 80b0 	beq.w	800a50c <_svfprintf_r+0x1dc>
 800a3ac:	f2c0 80a6 	blt.w	800a4fc <_svfprintf_r+0x1cc>
 800a3b0:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800a3b2:	2a25      	cmp	r2, #37	; 0x25
 800a3b4:	4603      	mov	r3, r0
 800a3b6:	d001      	beq.n	800a3bc <_svfprintf_r+0x8c>
 800a3b8:	4498      	add	r8, r3
 800a3ba:	e7e8      	b.n	800a38e <_svfprintf_r+0x5e>
 800a3bc:	ebb8 0704 	subs.w	r7, r8, r4
 800a3c0:	4606      	mov	r6, r0
 800a3c2:	f040 80a7 	bne.w	800a514 <_svfprintf_r+0x1e4>
 800a3c6:	2300      	movs	r3, #0
 800a3c8:	f04f 32ff 	mov.w	r2, #4294967295
 800a3cc:	f88d 3087 	strb.w	r3, [sp, #135]	; 0x87
 800a3d0:	469b      	mov	fp, r3
 800a3d2:	930b      	str	r3, [sp, #44]	; 0x2c
 800a3d4:	f108 0801 	add.w	r8, r8, #1
 800a3d8:	f898 3000 	ldrb.w	r3, [r8]
 800a3dc:	9208      	str	r2, [sp, #32]
 800a3de:	252b      	movs	r5, #43	; 0x2b
 800a3e0:	2620      	movs	r6, #32
 800a3e2:	f108 0801 	add.w	r8, r8, #1
 800a3e6:	f1a3 0220 	sub.w	r2, r3, #32
 800a3ea:	2a5a      	cmp	r2, #90	; 0x5a
 800a3ec:	f200 80c2 	bhi.w	800a574 <_svfprintf_r+0x244>
 800a3f0:	e8df f012 	tbh	[pc, r2, lsl #1]
 800a3f4:	00c002e6 	.word	0x00c002e6
 800a3f8:	02e100c0 	.word	0x02e100c0
 800a3fc:	00c000c0 	.word	0x00c000c0
 800a400:	006a00c0 	.word	0x006a00c0
 800a404:	00c000c0 	.word	0x00c000c0
 800a408:	02840208 	.word	0x02840208
 800a40c:	021300c0 	.word	0x021300c0
 800a410:	00c002c7 	.word	0x00c002c7
 800a414:	005b02c2 	.word	0x005b02c2
 800a418:	005b005b 	.word	0x005b005b
 800a41c:	005b005b 	.word	0x005b005b
 800a420:	005b005b 	.word	0x005b005b
 800a424:	005b005b 	.word	0x005b005b
 800a428:	00c000c0 	.word	0x00c000c0
 800a42c:	00c000c0 	.word	0x00c000c0
 800a430:	00c000c0 	.word	0x00c000c0
 800a434:	014300c0 	.word	0x014300c0
 800a438:	018900c0 	.word	0x018900c0
 800a43c:	0143021d 	.word	0x0143021d
 800a440:	01430143 	.word	0x01430143
 800a444:	00c000c0 	.word	0x00c000c0
 800a448:	00c000c0 	.word	0x00c000c0
 800a44c:	00c00218 	.word	0x00c00218
 800a450:	029600c0 	.word	0x029600c0
 800a454:	00c000c0 	.word	0x00c000c0
 800a458:	01b100c0 	.word	0x01b100c0
 800a45c:	02a900c0 	.word	0x02a900c0
 800a460:	00c000c0 	.word	0x00c000c0
 800a464:	00c006dd 	.word	0x00c006dd
 800a468:	00c000c0 	.word	0x00c000c0
 800a46c:	00c000c0 	.word	0x00c000c0
 800a470:	00c000c0 	.word	0x00c000c0
 800a474:	014300c0 	.word	0x014300c0
 800a478:	018900c0 	.word	0x018900c0
 800a47c:	014301e2 	.word	0x014301e2
 800a480:	01430143 	.word	0x01430143
 800a484:	01e20277 	.word	0x01e20277
 800a488:	00c0007f 	.word	0x00c0007f
 800a48c:	00c00289 	.word	0x00c00289
 800a490:	06da025f 	.word	0x06da025f
 800a494:	007f0232 	.word	0x007f0232
 800a498:	01b100c0 	.word	0x01b100c0
 800a49c:	06b4007c 	.word	0x06b4007c
 800a4a0:	00c000c0 	.word	0x00c000c0
 800a4a4:	00c006b8 	.word	0x00c006b8
 800a4a8:	007c      	.short	0x007c
 800a4aa:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 800a4ae:	2100      	movs	r1, #0
 800a4b0:	f818 3b01 	ldrb.w	r3, [r8], #1
 800a4b4:	eb01 0181 	add.w	r1, r1, r1, lsl #2
 800a4b8:	eb02 0141 	add.w	r1, r2, r1, lsl #1
 800a4bc:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 800a4c0:	2a09      	cmp	r2, #9
 800a4c2:	d9f5      	bls.n	800a4b0 <_svfprintf_r+0x180>
 800a4c4:	910b      	str	r1, [sp, #44]	; 0x2c
 800a4c6:	e78e      	b.n	800a3e6 <_svfprintf_r+0xb6>
 800a4c8:	4650      	mov	r0, sl
 800a4ca:	f001 fe65 	bl	800c198 <_localeconv_r>
 800a4ce:	6843      	ldr	r3, [r0, #4]
 800a4d0:	931c      	str	r3, [sp, #112]	; 0x70
 800a4d2:	4618      	mov	r0, r3
 800a4d4:	f7f6 f894 	bl	8000600 <strlen>
 800a4d8:	901d      	str	r0, [sp, #116]	; 0x74
 800a4da:	4607      	mov	r7, r0
 800a4dc:	4650      	mov	r0, sl
 800a4de:	f001 fe5b 	bl	800c198 <_localeconv_r>
 800a4e2:	6883      	ldr	r3, [r0, #8]
 800a4e4:	931a      	str	r3, [sp, #104]	; 0x68
 800a4e6:	2f00      	cmp	r7, #0
 800a4e8:	f040 85b1 	bne.w	800b04e <_svfprintf_r+0xd1e>
 800a4ec:	f898 3000 	ldrb.w	r3, [r8]
 800a4f0:	e777      	b.n	800a3e2 <_svfprintf_r+0xb2>
 800a4f2:	f898 3000 	ldrb.w	r3, [r8]
 800a4f6:	f04b 0b20 	orr.w	fp, fp, #32
 800a4fa:	e772      	b.n	800a3e2 <_svfprintf_r+0xb2>
 800a4fc:	2208      	movs	r2, #8
 800a4fe:	2100      	movs	r1, #0
 800a500:	a828      	add	r0, sp, #160	; 0xa0
 800a502:	f7ff fbc1 	bl	8009c88 <memset>
 800a506:	2301      	movs	r3, #1
 800a508:	4498      	add	r8, r3
 800a50a:	e740      	b.n	800a38e <_svfprintf_r+0x5e>
 800a50c:	ebb8 0704 	subs.w	r7, r8, r4
 800a510:	4606      	mov	r6, r0
 800a512:	d011      	beq.n	800a538 <_svfprintf_r+0x208>
 800a514:	9b2e      	ldr	r3, [sp, #184]	; 0xb8
 800a516:	443b      	add	r3, r7
 800a518:	932e      	str	r3, [sp, #184]	; 0xb8
 800a51a:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800a51c:	3301      	adds	r3, #1
 800a51e:	2b07      	cmp	r3, #7
 800a520:	e9c9 4700 	strd	r4, r7, [r9]
 800a524:	932d      	str	r3, [sp, #180]	; 0xb4
 800a526:	dc19      	bgt.n	800a55c <_svfprintf_r+0x22c>
 800a528:	f109 0908 	add.w	r9, r9, #8
 800a52c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a52e:	443b      	add	r3, r7
 800a530:	9309      	str	r3, [sp, #36]	; 0x24
 800a532:	2e00      	cmp	r6, #0
 800a534:	f47f af47 	bne.w	800a3c6 <_svfprintf_r+0x96>
 800a538:	9b2e      	ldr	r3, [sp, #184]	; 0xb8
 800a53a:	2b00      	cmp	r3, #0
 800a53c:	f041 8201 	bne.w	800b942 <_svfprintf_r+0x1612>
 800a540:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800a542:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 800a546:	f013 0f40 	tst.w	r3, #64	; 0x40
 800a54a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a54c:	bf18      	it	ne
 800a54e:	f04f 33ff 	movne.w	r3, #4294967295
 800a552:	9309      	str	r3, [sp, #36]	; 0x24
 800a554:	9809      	ldr	r0, [sp, #36]	; 0x24
 800a556:	b059      	add	sp, #356	; 0x164
 800a558:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a55c:	990c      	ldr	r1, [sp, #48]	; 0x30
 800a55e:	aa2c      	add	r2, sp, #176	; 0xb0
 800a560:	4650      	mov	r0, sl
 800a562:	f003 fba9 	bl	800dcb8 <__ssprint_r>
 800a566:	2800      	cmp	r0, #0
 800a568:	d1ea      	bne.n	800a540 <_svfprintf_r+0x210>
 800a56a:	f10d 09bc 	add.w	r9, sp, #188	; 0xbc
 800a56e:	e7dd      	b.n	800a52c <_svfprintf_r+0x1fc>
 800a570:	24000540 	.word	0x24000540
 800a574:	9310      	str	r3, [sp, #64]	; 0x40
 800a576:	2b00      	cmp	r3, #0
 800a578:	d0de      	beq.n	800a538 <_svfprintf_r+0x208>
 800a57a:	2200      	movs	r2, #0
 800a57c:	f88d 30fc 	strb.w	r3, [sp, #252]	; 0xfc
 800a580:	2301      	movs	r3, #1
 800a582:	f88d 2087 	strb.w	r2, [sp, #135]	; 0x87
 800a586:	9307      	str	r3, [sp, #28]
 800a588:	920d      	str	r2, [sp, #52]	; 0x34
 800a58a:	930a      	str	r3, [sp, #40]	; 0x28
 800a58c:	9208      	str	r2, [sp, #32]
 800a58e:	9212      	str	r2, [sp, #72]	; 0x48
 800a590:	9216      	str	r2, [sp, #88]	; 0x58
 800a592:	9211      	str	r2, [sp, #68]	; 0x44
 800a594:	ac3f      	add	r4, sp, #252	; 0xfc
 800a596:	f01b 0302 	ands.w	r3, fp, #2
 800a59a:	d002      	beq.n	800a5a2 <_svfprintf_r+0x272>
 800a59c:	9907      	ldr	r1, [sp, #28]
 800a59e:	3102      	adds	r1, #2
 800a5a0:	9107      	str	r1, [sp, #28]
 800a5a2:	f01b 0184 	ands.w	r1, fp, #132	; 0x84
 800a5a6:	910f      	str	r1, [sp, #60]	; 0x3c
 800a5a8:	d105      	bne.n	800a5b6 <_svfprintf_r+0x286>
 800a5aa:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800a5ac:	9807      	ldr	r0, [sp, #28]
 800a5ae:	1a0f      	subs	r7, r1, r0
 800a5b0:	2f00      	cmp	r7, #0
 800a5b2:	f300 8382 	bgt.w	800acba <_svfprintf_r+0x98a>
 800a5b6:	9e2e      	ldr	r6, [sp, #184]	; 0xb8
 800a5b8:	b182      	cbz	r2, 800a5dc <_svfprintf_r+0x2ac>
 800a5ba:	2201      	movs	r2, #1
 800a5bc:	f8c9 2004 	str.w	r2, [r9, #4]
 800a5c0:	9a2d      	ldr	r2, [sp, #180]	; 0xb4
 800a5c2:	3201      	adds	r2, #1
 800a5c4:	3601      	adds	r6, #1
 800a5c6:	f10d 0187 	add.w	r1, sp, #135	; 0x87
 800a5ca:	2a07      	cmp	r2, #7
 800a5cc:	962e      	str	r6, [sp, #184]	; 0xb8
 800a5ce:	922d      	str	r2, [sp, #180]	; 0xb4
 800a5d0:	f8c9 1000 	str.w	r1, [r9]
 800a5d4:	f300 83bd 	bgt.w	800ad52 <_svfprintf_r+0xa22>
 800a5d8:	f109 0908 	add.w	r9, r9, #8
 800a5dc:	b183      	cbz	r3, 800a600 <_svfprintf_r+0x2d0>
 800a5de:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800a5e0:	aa22      	add	r2, sp, #136	; 0x88
 800a5e2:	3301      	adds	r3, #1
 800a5e4:	3602      	adds	r6, #2
 800a5e6:	f8c9 2000 	str.w	r2, [r9]
 800a5ea:	2b07      	cmp	r3, #7
 800a5ec:	f04f 0202 	mov.w	r2, #2
 800a5f0:	962e      	str	r6, [sp, #184]	; 0xb8
 800a5f2:	932d      	str	r3, [sp, #180]	; 0xb4
 800a5f4:	f8c9 2004 	str.w	r2, [r9, #4]
 800a5f8:	f300 83c0 	bgt.w	800ad7c <_svfprintf_r+0xa4c>
 800a5fc:	f109 0908 	add.w	r9, r9, #8
 800a600:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800a602:	2b80      	cmp	r3, #128	; 0x80
 800a604:	f000 8281 	beq.w	800ab0a <_svfprintf_r+0x7da>
 800a608:	9b08      	ldr	r3, [sp, #32]
 800a60a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800a60c:	1a9f      	subs	r7, r3, r2
 800a60e:	2f00      	cmp	r7, #0
 800a610:	f300 82bc 	bgt.w	800ab8c <_svfprintf_r+0x85c>
 800a614:	f41b 7f80 	tst.w	fp, #256	; 0x100
 800a618:	f040 821e 	bne.w	800aa58 <_svfprintf_r+0x728>
 800a61c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a61e:	f8c9 3004 	str.w	r3, [r9, #4]
 800a622:	441e      	add	r6, r3
 800a624:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800a626:	f8c9 4000 	str.w	r4, [r9]
 800a62a:	3301      	adds	r3, #1
 800a62c:	2b07      	cmp	r3, #7
 800a62e:	962e      	str	r6, [sp, #184]	; 0xb8
 800a630:	932d      	str	r3, [sp, #180]	; 0xb4
 800a632:	f300 8337 	bgt.w	800aca4 <_svfprintf_r+0x974>
 800a636:	f109 0908 	add.w	r9, r9, #8
 800a63a:	f01b 0f04 	tst.w	fp, #4
 800a63e:	d005      	beq.n	800a64c <_svfprintf_r+0x31c>
 800a640:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800a642:	9a07      	ldr	r2, [sp, #28]
 800a644:	1a9c      	subs	r4, r3, r2
 800a646:	2c00      	cmp	r4, #0
 800a648:	f300 83a4 	bgt.w	800ad94 <_svfprintf_r+0xa64>
 800a64c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800a64e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800a650:	9907      	ldr	r1, [sp, #28]
 800a652:	428a      	cmp	r2, r1
 800a654:	bfac      	ite	ge
 800a656:	189b      	addge	r3, r3, r2
 800a658:	185b      	addlt	r3, r3, r1
 800a65a:	9309      	str	r3, [sp, #36]	; 0x24
 800a65c:	2e00      	cmp	r6, #0
 800a65e:	f040 82ca 	bne.w	800abf6 <_svfprintf_r+0x8c6>
 800a662:	2300      	movs	r3, #0
 800a664:	932d      	str	r3, [sp, #180]	; 0xb4
 800a666:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a668:	b11b      	cbz	r3, 800a672 <_svfprintf_r+0x342>
 800a66a:	990d      	ldr	r1, [sp, #52]	; 0x34
 800a66c:	4650      	mov	r0, sl
 800a66e:	f002 fe17 	bl	800d2a0 <_free_r>
 800a672:	f10d 09bc 	add.w	r9, sp, #188	; 0xbc
 800a676:	4644      	mov	r4, r8
 800a678:	e688      	b.n	800a38c <_svfprintf_r+0x5c>
 800a67a:	9310      	str	r3, [sp, #64]	; 0x40
 800a67c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a67e:	3307      	adds	r3, #7
 800a680:	f023 0107 	bic.w	r1, r3, #7
 800a684:	e8f1 2302 	ldrd	r2, r3, [r1], #8
 800a688:	e9cd 2314 	strd	r2, r3, [sp, #80]	; 0x50
 800a68c:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 800a690:	f023 4500 	bic.w	r5, r3, #2147483648	; 0x80000000
 800a694:	910e      	str	r1, [sp, #56]	; 0x38
 800a696:	4616      	mov	r6, r2
 800a698:	4610      	mov	r0, r2
 800a69a:	4bb3      	ldr	r3, [pc, #716]	; (800a968 <_svfprintf_r+0x638>)
 800a69c:	4629      	mov	r1, r5
 800a69e:	f04f 32ff 	mov.w	r2, #4294967295
 800a6a2:	f7f6 fc71 	bl	8000f88 <__aeabi_dcmpun>
 800a6a6:	2800      	cmp	r0, #0
 800a6a8:	f040 84fc 	bne.w	800b0a4 <_svfprintf_r+0xd74>
 800a6ac:	4bae      	ldr	r3, [pc, #696]	; (800a968 <_svfprintf_r+0x638>)
 800a6ae:	4630      	mov	r0, r6
 800a6b0:	4629      	mov	r1, r5
 800a6b2:	f04f 32ff 	mov.w	r2, #4294967295
 800a6b6:	f7f6 fc49 	bl	8000f4c <__aeabi_dcmple>
 800a6ba:	2800      	cmp	r0, #0
 800a6bc:	f040 84f2 	bne.w	800b0a4 <_svfprintf_r+0xd74>
 800a6c0:	e9dd 0114 	ldrd	r0, r1, [sp, #80]	; 0x50
 800a6c4:	2200      	movs	r2, #0
 800a6c6:	2300      	movs	r3, #0
 800a6c8:	f7f6 fc36 	bl	8000f38 <__aeabi_dcmplt>
 800a6cc:	2800      	cmp	r0, #0
 800a6ce:	f041 8038 	bne.w	800b742 <_svfprintf_r+0x1412>
 800a6d2:	f89d 2087 	ldrb.w	r2, [sp, #135]	; 0x87
 800a6d6:	4ca5      	ldr	r4, [pc, #660]	; (800a96c <_svfprintf_r+0x63c>)
 800a6d8:	4ba5      	ldr	r3, [pc, #660]	; (800a970 <_svfprintf_r+0x640>)
 800a6da:	f02b 0b80 	bic.w	fp, fp, #128	; 0x80
 800a6de:	9910      	ldr	r1, [sp, #64]	; 0x40
 800a6e0:	2947      	cmp	r1, #71	; 0x47
 800a6e2:	bfc8      	it	gt
 800a6e4:	461c      	movgt	r4, r3
 800a6e6:	2300      	movs	r3, #0
 800a6e8:	2103      	movs	r1, #3
 800a6ea:	930d      	str	r3, [sp, #52]	; 0x34
 800a6ec:	9107      	str	r1, [sp, #28]
 800a6ee:	910a      	str	r1, [sp, #40]	; 0x28
 800a6f0:	9308      	str	r3, [sp, #32]
 800a6f2:	9312      	str	r3, [sp, #72]	; 0x48
 800a6f4:	9316      	str	r3, [sp, #88]	; 0x58
 800a6f6:	9311      	str	r3, [sp, #68]	; 0x44
 800a6f8:	2a00      	cmp	r2, #0
 800a6fa:	f43f af4c 	beq.w	800a596 <_svfprintf_r+0x266>
 800a6fe:	9b07      	ldr	r3, [sp, #28]
 800a700:	3301      	adds	r3, #1
 800a702:	9307      	str	r3, [sp, #28]
 800a704:	e747      	b.n	800a596 <_svfprintf_r+0x266>
 800a706:	2b43      	cmp	r3, #67	; 0x43
 800a708:	9310      	str	r3, [sp, #64]	; 0x40
 800a70a:	d003      	beq.n	800a714 <_svfprintf_r+0x3e4>
 800a70c:	f01b 0f10 	tst.w	fp, #16
 800a710:	f000 8551 	beq.w	800b1b6 <_svfprintf_r+0xe86>
 800a714:	9e0e      	ldr	r6, [sp, #56]	; 0x38
 800a716:	2208      	movs	r2, #8
 800a718:	2100      	movs	r1, #0
 800a71a:	a82a      	add	r0, sp, #168	; 0xa8
 800a71c:	ac3f      	add	r4, sp, #252	; 0xfc
 800a71e:	f7ff fab3 	bl	8009c88 <memset>
 800a722:	ab2a      	add	r3, sp, #168	; 0xa8
 800a724:	f856 2b04 	ldr.w	r2, [r6], #4
 800a728:	4621      	mov	r1, r4
 800a72a:	4650      	mov	r0, sl
 800a72c:	f003 fa90 	bl	800dc50 <_wcrtomb_r>
 800a730:	4603      	mov	r3, r0
 800a732:	3301      	adds	r3, #1
 800a734:	900a      	str	r0, [sp, #40]	; 0x28
 800a736:	f001 82c3 	beq.w	800bcc0 <_svfprintf_r+0x1990>
 800a73a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800a73c:	960e      	str	r6, [sp, #56]	; 0x38
 800a73e:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 800a742:	9307      	str	r3, [sp, #28]
 800a744:	2200      	movs	r2, #0
 800a746:	f88d 2087 	strb.w	r2, [sp, #135]	; 0x87
 800a74a:	920d      	str	r2, [sp, #52]	; 0x34
 800a74c:	9208      	str	r2, [sp, #32]
 800a74e:	9212      	str	r2, [sp, #72]	; 0x48
 800a750:	9216      	str	r2, [sp, #88]	; 0x58
 800a752:	9211      	str	r2, [sp, #68]	; 0x44
 800a754:	e71f      	b.n	800a596 <_svfprintf_r+0x266>
 800a756:	9f0e      	ldr	r7, [sp, #56]	; 0x38
 800a758:	9310      	str	r3, [sp, #64]	; 0x40
 800a75a:	f857 4b04 	ldr.w	r4, [r7], #4
 800a75e:	2300      	movs	r3, #0
 800a760:	f88d 3087 	strb.w	r3, [sp, #135]	; 0x87
 800a764:	2c00      	cmp	r4, #0
 800a766:	f000 854d 	beq.w	800b204 <_svfprintf_r+0xed4>
 800a76a:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800a76c:	2b53      	cmp	r3, #83	; 0x53
 800a76e:	f000 86d4 	beq.w	800b51a <_svfprintf_r+0x11ea>
 800a772:	f01b 0310 	ands.w	r3, fp, #16
 800a776:	9311      	str	r3, [sp, #68]	; 0x44
 800a778:	f040 86cf 	bne.w	800b51a <_svfprintf_r+0x11ea>
 800a77c:	9b08      	ldr	r3, [sp, #32]
 800a77e:	1c5d      	adds	r5, r3, #1
 800a780:	f001 80cc 	beq.w	800b91c <_svfprintf_r+0x15ec>
 800a784:	9911      	ldr	r1, [sp, #68]	; 0x44
 800a786:	461a      	mov	r2, r3
 800a788:	4620      	mov	r0, r4
 800a78a:	f7f5 fed9 	bl	8000540 <memchr>
 800a78e:	900d      	str	r0, [sp, #52]	; 0x34
 800a790:	2800      	cmp	r0, #0
 800a792:	f001 8351 	beq.w	800be38 <_svfprintf_r+0x1b08>
 800a796:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800a798:	9911      	ldr	r1, [sp, #68]	; 0x44
 800a79a:	f89d 2087 	ldrb.w	r2, [sp, #135]	; 0x87
 800a79e:	970e      	str	r7, [sp, #56]	; 0x38
 800a7a0:	1b1b      	subs	r3, r3, r4
 800a7a2:	930a      	str	r3, [sp, #40]	; 0x28
 800a7a4:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 800a7a8:	9307      	str	r3, [sp, #28]
 800a7aa:	2373      	movs	r3, #115	; 0x73
 800a7ac:	9108      	str	r1, [sp, #32]
 800a7ae:	9112      	str	r1, [sp, #72]	; 0x48
 800a7b0:	9116      	str	r1, [sp, #88]	; 0x58
 800a7b2:	910d      	str	r1, [sp, #52]	; 0x34
 800a7b4:	9310      	str	r3, [sp, #64]	; 0x40
 800a7b6:	e79f      	b.n	800a6f8 <_svfprintf_r+0x3c8>
 800a7b8:	f01b 0f20 	tst.w	fp, #32
 800a7bc:	9310      	str	r3, [sp, #64]	; 0x40
 800a7be:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a7c0:	d03c      	beq.n	800a83c <_svfprintf_r+0x50c>
 800a7c2:	3307      	adds	r3, #7
 800a7c4:	f023 0307 	bic.w	r3, r3, #7
 800a7c8:	461a      	mov	r2, r3
 800a7ca:	4611      	mov	r1, r2
 800a7cc:	685b      	ldr	r3, [r3, #4]
 800a7ce:	f851 2b08 	ldr.w	r2, [r1], #8
 800a7d2:	910e      	str	r1, [sp, #56]	; 0x38
 800a7d4:	4619      	mov	r1, r3
 800a7d6:	2b00      	cmp	r3, #0
 800a7d8:	f2c0 8401 	blt.w	800afde <_svfprintf_r+0xcae>
 800a7dc:	9b08      	ldr	r3, [sp, #32]
 800a7de:	3301      	adds	r3, #1
 800a7e0:	f000 82a8 	beq.w	800ad34 <_svfprintf_r+0xa04>
 800a7e4:	ea52 0301 	orrs.w	r3, r2, r1
 800a7e8:	f02b 0580 	bic.w	r5, fp, #128	; 0x80
 800a7ec:	f040 82a3 	bne.w	800ad36 <_svfprintf_r+0xa06>
 800a7f0:	9b08      	ldr	r3, [sp, #32]
 800a7f2:	2b00      	cmp	r3, #0
 800a7f4:	f040 82a4 	bne.w	800ad40 <_svfprintf_r+0xa10>
 800a7f8:	46ab      	mov	fp, r5
 800a7fa:	2300      	movs	r3, #0
 800a7fc:	9308      	str	r3, [sp, #32]
 800a7fe:	930a      	str	r3, [sp, #40]	; 0x28
 800a800:	ac58      	add	r4, sp, #352	; 0x160
 800a802:	e0ff      	b.n	800aa04 <_svfprintf_r+0x6d4>
 800a804:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a806:	f853 2b04 	ldr.w	r2, [r3], #4
 800a80a:	920b      	str	r2, [sp, #44]	; 0x2c
 800a80c:	2a00      	cmp	r2, #0
 800a80e:	f280 840c 	bge.w	800b02a <_svfprintf_r+0xcfa>
 800a812:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800a814:	930e      	str	r3, [sp, #56]	; 0x38
 800a816:	4252      	negs	r2, r2
 800a818:	920b      	str	r2, [sp, #44]	; 0x2c
 800a81a:	f898 3000 	ldrb.w	r3, [r8]
 800a81e:	f04b 0b04 	orr.w	fp, fp, #4
 800a822:	e5de      	b.n	800a3e2 <_svfprintf_r+0xb2>
 800a824:	f898 3000 	ldrb.w	r3, [r8]
 800a828:	f04b 0b08 	orr.w	fp, fp, #8
 800a82c:	e5d9      	b.n	800a3e2 <_svfprintf_r+0xb2>
 800a82e:	f04b 0b10 	orr.w	fp, fp, #16
 800a832:	f01b 0f20 	tst.w	fp, #32
 800a836:	9310      	str	r3, [sp, #64]	; 0x40
 800a838:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a83a:	d1c2      	bne.n	800a7c2 <_svfprintf_r+0x492>
 800a83c:	f01b 0f10 	tst.w	fp, #16
 800a840:	f040 83fe 	bne.w	800b040 <_svfprintf_r+0xd10>
 800a844:	f01b 0f40 	tst.w	fp, #64	; 0x40
 800a848:	f000 83f6 	beq.w	800b038 <_svfprintf_r+0xd08>
 800a84c:	f933 2b04 	ldrsh.w	r2, [r3], #4
 800a850:	930e      	str	r3, [sp, #56]	; 0x38
 800a852:	17d1      	asrs	r1, r2, #31
 800a854:	460b      	mov	r3, r1
 800a856:	e7be      	b.n	800a7d6 <_svfprintf_r+0x4a6>
 800a858:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a85a:	f853 2b04 	ldr.w	r2, [r3], #4
 800a85e:	930e      	str	r3, [sp, #56]	; 0x38
 800a860:	f647 0330 	movw	r3, #30768	; 0x7830
 800a864:	f8ad 3088 	strh.w	r3, [sp, #136]	; 0x88
 800a868:	2078      	movs	r0, #120	; 0x78
 800a86a:	4b42      	ldr	r3, [pc, #264]	; (800a974 <_svfprintf_r+0x644>)
 800a86c:	9318      	str	r3, [sp, #96]	; 0x60
 800a86e:	f04b 0502 	orr.w	r5, fp, #2
 800a872:	2100      	movs	r1, #0
 800a874:	2302      	movs	r3, #2
 800a876:	9010      	str	r0, [sp, #64]	; 0x40
 800a878:	2000      	movs	r0, #0
 800a87a:	9c08      	ldr	r4, [sp, #32]
 800a87c:	f88d 0087 	strb.w	r0, [sp, #135]	; 0x87
 800a880:	1c60      	adds	r0, r4, #1
 800a882:	f000 80a8 	beq.w	800a9d6 <_svfprintf_r+0x6a6>
 800a886:	ea52 0001 	orrs.w	r0, r2, r1
 800a88a:	f025 0b80 	bic.w	fp, r5, #128	; 0x80
 800a88e:	f040 80a1 	bne.w	800a9d4 <_svfprintf_r+0x6a4>
 800a892:	2c00      	cmp	r4, #0
 800a894:	f040 8695 	bne.w	800b5c2 <_svfprintf_r+0x1292>
 800a898:	2b00      	cmp	r3, #0
 800a89a:	d1ae      	bne.n	800a7fa <_svfprintf_r+0x4ca>
 800a89c:	f015 0301 	ands.w	r3, r5, #1
 800a8a0:	930a      	str	r3, [sp, #40]	; 0x28
 800a8a2:	f000 83c7 	beq.w	800b034 <_svfprintf_r+0xd04>
 800a8a6:	2330      	movs	r3, #48	; 0x30
 800a8a8:	f88d 315f 	strb.w	r3, [sp, #351]	; 0x15f
 800a8ac:	f20d 145f 	addw	r4, sp, #351	; 0x15f
 800a8b0:	e0a8      	b.n	800aa04 <_svfprintf_r+0x6d4>
 800a8b2:	f01b 0f20 	tst.w	fp, #32
 800a8b6:	f040 83e5 	bne.w	800b084 <_svfprintf_r+0xd54>
 800a8ba:	f01b 0f10 	tst.w	fp, #16
 800a8be:	f040 8686 	bne.w	800b5ce <_svfprintf_r+0x129e>
 800a8c2:	f01b 0f40 	tst.w	fp, #64	; 0x40
 800a8c6:	f040 877f 	bne.w	800b7c8 <_svfprintf_r+0x1498>
 800a8ca:	f41b 7f00 	tst.w	fp, #512	; 0x200
 800a8ce:	f000 867e 	beq.w	800b5ce <_svfprintf_r+0x129e>
 800a8d2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a8d4:	9909      	ldr	r1, [sp, #36]	; 0x24
 800a8d6:	f853 2b04 	ldr.w	r2, [r3], #4
 800a8da:	930e      	str	r3, [sp, #56]	; 0x38
 800a8dc:	7011      	strb	r1, [r2, #0]
 800a8de:	4644      	mov	r4, r8
 800a8e0:	e554      	b.n	800a38c <_svfprintf_r+0x5c>
 800a8e2:	f898 3000 	ldrb.w	r3, [r8]
 800a8e6:	2b68      	cmp	r3, #104	; 0x68
 800a8e8:	bf03      	ittte	eq
 800a8ea:	f898 3001 	ldrbeq.w	r3, [r8, #1]
 800a8ee:	f44b 7b00 	orreq.w	fp, fp, #512	; 0x200
 800a8f2:	f108 0801 	addeq.w	r8, r8, #1
 800a8f6:	f04b 0b40 	orrne.w	fp, fp, #64	; 0x40
 800a8fa:	e572      	b.n	800a3e2 <_svfprintf_r+0xb2>
 800a8fc:	f898 3000 	ldrb.w	r3, [r8]
 800a900:	f88d 5087 	strb.w	r5, [sp, #135]	; 0x87
 800a904:	e56d      	b.n	800a3e2 <_svfprintf_r+0xb2>
 800a906:	f898 3000 	ldrb.w	r3, [r8]
 800a90a:	2b6c      	cmp	r3, #108	; 0x6c
 800a90c:	bf03      	ittte	eq
 800a90e:	f898 3001 	ldrbeq.w	r3, [r8, #1]
 800a912:	f04b 0b20 	orreq.w	fp, fp, #32
 800a916:	f108 0801 	addeq.w	r8, r8, #1
 800a91a:	f04b 0b10 	orrne.w	fp, fp, #16
 800a91e:	e560      	b.n	800a3e2 <_svfprintf_r+0xb2>
 800a920:	9310      	str	r3, [sp, #64]	; 0x40
 800a922:	f04b 0b10 	orr.w	fp, fp, #16
 800a926:	f01b 0120 	ands.w	r1, fp, #32
 800a92a:	f000 834a 	beq.w	800afc2 <_svfprintf_r+0xc92>
 800a92e:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a930:	3307      	adds	r3, #7
 800a932:	f023 0307 	bic.w	r3, r3, #7
 800a936:	6859      	ldr	r1, [r3, #4]
 800a938:	f853 2b08 	ldr.w	r2, [r3], #8
 800a93c:	930e      	str	r3, [sp, #56]	; 0x38
 800a93e:	f42b 6580 	bic.w	r5, fp, #1024	; 0x400
 800a942:	2300      	movs	r3, #0
 800a944:	e798      	b.n	800a878 <_svfprintf_r+0x548>
 800a946:	9310      	str	r3, [sp, #64]	; 0x40
 800a948:	f04b 0510 	orr.w	r5, fp, #16
 800a94c:	f015 0120 	ands.w	r1, r5, #32
 800a950:	f000 8328 	beq.w	800afa4 <_svfprintf_r+0xc74>
 800a954:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800a956:	3307      	adds	r3, #7
 800a958:	f023 0307 	bic.w	r3, r3, #7
 800a95c:	6859      	ldr	r1, [r3, #4]
 800a95e:	f853 2b08 	ldr.w	r2, [r3], #8
 800a962:	930e      	str	r3, [sp, #56]	; 0x38
 800a964:	2301      	movs	r3, #1
 800a966:	e787      	b.n	800a878 <_svfprintf_r+0x548>
 800a968:	7fefffff 	.word	0x7fefffff
 800a96c:	0801073c 	.word	0x0801073c
 800a970:	08010740 	.word	0x08010740
 800a974:	0801074c 	.word	0x0801074c
 800a978:	f898 3000 	ldrb.w	r3, [r8]
 800a97c:	f04b 0b80 	orr.w	fp, fp, #128	; 0x80
 800a980:	e52f      	b.n	800a3e2 <_svfprintf_r+0xb2>
 800a982:	4641      	mov	r1, r8
 800a984:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a988:	2b2a      	cmp	r3, #42	; 0x2a
 800a98a:	f001 827f 	beq.w	800be8c <_svfprintf_r+0x1b5c>
 800a98e:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 800a992:	2a09      	cmp	r2, #9
 800a994:	4688      	mov	r8, r1
 800a996:	bf98      	it	ls
 800a998:	2100      	movls	r1, #0
 800a99a:	f201 8176 	bhi.w	800bc8a <_svfprintf_r+0x195a>
 800a99e:	f818 3b01 	ldrb.w	r3, [r8], #1
 800a9a2:	eb01 0181 	add.w	r1, r1, r1, lsl #2
 800a9a6:	eb02 0141 	add.w	r1, r2, r1, lsl #1
 800a9aa:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 800a9ae:	2a09      	cmp	r2, #9
 800a9b0:	d9f5      	bls.n	800a99e <_svfprintf_r+0x66e>
 800a9b2:	9108      	str	r1, [sp, #32]
 800a9b4:	e517      	b.n	800a3e6 <_svfprintf_r+0xb6>
 800a9b6:	f898 3000 	ldrb.w	r3, [r8]
 800a9ba:	f04b 0b01 	orr.w	fp, fp, #1
 800a9be:	e510      	b.n	800a3e2 <_svfprintf_r+0xb2>
 800a9c0:	f89d 3087 	ldrb.w	r3, [sp, #135]	; 0x87
 800a9c4:	2b00      	cmp	r3, #0
 800a9c6:	f47f ad91 	bne.w	800a4ec <_svfprintf_r+0x1bc>
 800a9ca:	f898 3000 	ldrb.w	r3, [r8]
 800a9ce:	f88d 6087 	strb.w	r6, [sp, #135]	; 0x87
 800a9d2:	e506      	b.n	800a3e2 <_svfprintf_r+0xb2>
 800a9d4:	465d      	mov	r5, fp
 800a9d6:	2b01      	cmp	r3, #1
 800a9d8:	f000 81ad 	beq.w	800ad36 <_svfprintf_r+0xa06>
 800a9dc:	2b02      	cmp	r3, #2
 800a9de:	ac58      	add	r4, sp, #352	; 0x160
 800a9e0:	d11f      	bne.n	800aa22 <_svfprintf_r+0x6f2>
 800a9e2:	9818      	ldr	r0, [sp, #96]	; 0x60
 800a9e4:	f002 030f 	and.w	r3, r2, #15
 800a9e8:	0912      	lsrs	r2, r2, #4
 800a9ea:	5cc3      	ldrb	r3, [r0, r3]
 800a9ec:	f804 3d01 	strb.w	r3, [r4, #-1]!
 800a9f0:	ea42 7201 	orr.w	r2, r2, r1, lsl #28
 800a9f4:	0909      	lsrs	r1, r1, #4
 800a9f6:	ea52 0301 	orrs.w	r3, r2, r1
 800a9fa:	d1f3      	bne.n	800a9e4 <_svfprintf_r+0x6b4>
 800a9fc:	ab58      	add	r3, sp, #352	; 0x160
 800a9fe:	1b1b      	subs	r3, r3, r4
 800aa00:	46ab      	mov	fp, r5
 800aa02:	930a      	str	r3, [sp, #40]	; 0x28
 800aa04:	990a      	ldr	r1, [sp, #40]	; 0x28
 800aa06:	9808      	ldr	r0, [sp, #32]
 800aa08:	f89d 2087 	ldrb.w	r2, [sp, #135]	; 0x87
 800aa0c:	4281      	cmp	r1, r0
 800aa0e:	f04f 0300 	mov.w	r3, #0
 800aa12:	bfb8      	it	lt
 800aa14:	4601      	movlt	r1, r0
 800aa16:	930d      	str	r3, [sp, #52]	; 0x34
 800aa18:	9107      	str	r1, [sp, #28]
 800aa1a:	9312      	str	r3, [sp, #72]	; 0x48
 800aa1c:	9316      	str	r3, [sp, #88]	; 0x58
 800aa1e:	9311      	str	r3, [sp, #68]	; 0x44
 800aa20:	e66a      	b.n	800a6f8 <_svfprintf_r+0x3c8>
 800aa22:	f002 0307 	and.w	r3, r2, #7
 800aa26:	08d2      	lsrs	r2, r2, #3
 800aa28:	ea42 7241 	orr.w	r2, r2, r1, lsl #29
 800aa2c:	08c9      	lsrs	r1, r1, #3
 800aa2e:	3330      	adds	r3, #48	; 0x30
 800aa30:	ea52 0601 	orrs.w	r6, r2, r1
 800aa34:	4620      	mov	r0, r4
 800aa36:	f804 3d01 	strb.w	r3, [r4, #-1]!
 800aa3a:	d1f2      	bne.n	800aa22 <_svfprintf_r+0x6f2>
 800aa3c:	07e9      	lsls	r1, r5, #31
 800aa3e:	d5dd      	bpl.n	800a9fc <_svfprintf_r+0x6cc>
 800aa40:	2b30      	cmp	r3, #48	; 0x30
 800aa42:	d0db      	beq.n	800a9fc <_svfprintf_r+0x6cc>
 800aa44:	2330      	movs	r3, #48	; 0x30
 800aa46:	3802      	subs	r0, #2
 800aa48:	f804 3c01 	strb.w	r3, [r4, #-1]
 800aa4c:	ab58      	add	r3, sp, #352	; 0x160
 800aa4e:	1a1b      	subs	r3, r3, r0
 800aa50:	46ab      	mov	fp, r5
 800aa52:	930a      	str	r3, [sp, #40]	; 0x28
 800aa54:	4604      	mov	r4, r0
 800aa56:	e7d5      	b.n	800aa04 <_svfprintf_r+0x6d4>
 800aa58:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800aa5a:	2b65      	cmp	r3, #101	; 0x65
 800aa5c:	f340 80dc 	ble.w	800ac18 <_svfprintf_r+0x8e8>
 800aa60:	e9dd 0114 	ldrd	r0, r1, [sp, #80]	; 0x50
 800aa64:	2200      	movs	r2, #0
 800aa66:	2300      	movs	r3, #0
 800aa68:	f7f6 fa5c 	bl	8000f24 <__aeabi_dcmpeq>
 800aa6c:	2800      	cmp	r0, #0
 800aa6e:	f000 81c8 	beq.w	800ae02 <_svfprintf_r+0xad2>
 800aa72:	2301      	movs	r3, #1
 800aa74:	f8c9 3004 	str.w	r3, [r9, #4]
 800aa78:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800aa7a:	4abd      	ldr	r2, [pc, #756]	; (800ad70 <_svfprintf_r+0xa40>)
 800aa7c:	f8c9 2000 	str.w	r2, [r9]
 800aa80:	3301      	adds	r3, #1
 800aa82:	3601      	adds	r6, #1
 800aa84:	2b07      	cmp	r3, #7
 800aa86:	962e      	str	r6, [sp, #184]	; 0xb8
 800aa88:	932d      	str	r3, [sp, #180]	; 0xb4
 800aa8a:	f300 8539 	bgt.w	800b500 <_svfprintf_r+0x11d0>
 800aa8e:	f109 0908 	add.w	r9, r9, #8
 800aa92:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800aa94:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800aa96:	4293      	cmp	r3, r2
 800aa98:	f280 82c2 	bge.w	800b020 <_svfprintf_r+0xcf0>
 800aa9c:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800aa9e:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800aaa0:	441e      	add	r6, r3
 800aaa2:	e9c9 2300 	strd	r2, r3, [r9]
 800aaa6:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800aaa8:	962e      	str	r6, [sp, #184]	; 0xb8
 800aaaa:	3301      	adds	r3, #1
 800aaac:	2b07      	cmp	r3, #7
 800aaae:	932d      	str	r3, [sp, #180]	; 0xb4
 800aab0:	f300 838d 	bgt.w	800b1ce <_svfprintf_r+0xe9e>
 800aab4:	f109 0908 	add.w	r9, r9, #8
 800aab8:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800aaba:	1e5c      	subs	r4, r3, #1
 800aabc:	2c00      	cmp	r4, #0
 800aabe:	f77f adbc 	ble.w	800a63a <_svfprintf_r+0x30a>
 800aac2:	2c10      	cmp	r4, #16
 800aac4:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800aac6:	4dab      	ldr	r5, [pc, #684]	; (800ad74 <_svfprintf_r+0xa44>)
 800aac8:	f340 8555 	ble.w	800b576 <_svfprintf_r+0x1246>
 800aacc:	4632      	mov	r2, r6
 800aace:	2710      	movs	r7, #16
 800aad0:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 800aad2:	e005      	b.n	800aae0 <_svfprintf_r+0x7b0>
 800aad4:	f109 0908 	add.w	r9, r9, #8
 800aad8:	3c10      	subs	r4, #16
 800aada:	2c10      	cmp	r4, #16
 800aadc:	f340 854a 	ble.w	800b574 <_svfprintf_r+0x1244>
 800aae0:	3301      	adds	r3, #1
 800aae2:	3210      	adds	r2, #16
 800aae4:	2b07      	cmp	r3, #7
 800aae6:	e9c9 5700 	strd	r5, r7, [r9]
 800aaea:	e9cd 322d 	strd	r3, r2, [sp, #180]	; 0xb4
 800aaee:	ddf1      	ble.n	800aad4 <_svfprintf_r+0x7a4>
 800aaf0:	aa2c      	add	r2, sp, #176	; 0xb0
 800aaf2:	4631      	mov	r1, r6
 800aaf4:	4650      	mov	r0, sl
 800aaf6:	f003 f8df 	bl	800dcb8 <__ssprint_r>
 800aafa:	2800      	cmp	r0, #0
 800aafc:	f040 8083 	bne.w	800ac06 <_svfprintf_r+0x8d6>
 800ab00:	e9dd 322d 	ldrd	r3, r2, [sp, #180]	; 0xb4
 800ab04:	f10d 09bc 	add.w	r9, sp, #188	; 0xbc
 800ab08:	e7e6      	b.n	800aad8 <_svfprintf_r+0x7a8>
 800ab0a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800ab0c:	9a07      	ldr	r2, [sp, #28]
 800ab0e:	1a9f      	subs	r7, r3, r2
 800ab10:	2f00      	cmp	r7, #0
 800ab12:	f77f ad79 	ble.w	800a608 <_svfprintf_r+0x2d8>
 800ab16:	2f10      	cmp	r7, #16
 800ab18:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800ab1a:	4d96      	ldr	r5, [pc, #600]	; (800ad74 <_svfprintf_r+0xa44>)
 800ab1c:	dd23      	ble.n	800ab66 <_svfprintf_r+0x836>
 800ab1e:	4632      	mov	r2, r6
 800ab20:	4626      	mov	r6, r4
 800ab22:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 800ab24:	e004      	b.n	800ab30 <_svfprintf_r+0x800>
 800ab26:	3f10      	subs	r7, #16
 800ab28:	2f10      	cmp	r7, #16
 800ab2a:	f109 0908 	add.w	r9, r9, #8
 800ab2e:	dd18      	ble.n	800ab62 <_svfprintf_r+0x832>
 800ab30:	3301      	adds	r3, #1
 800ab32:	3210      	adds	r2, #16
 800ab34:	2110      	movs	r1, #16
 800ab36:	2b07      	cmp	r3, #7
 800ab38:	e9cd 322d 	strd	r3, r2, [sp, #180]	; 0xb4
 800ab3c:	f8c9 5000 	str.w	r5, [r9]
 800ab40:	f8c9 1004 	str.w	r1, [r9, #4]
 800ab44:	ddef      	ble.n	800ab26 <_svfprintf_r+0x7f6>
 800ab46:	aa2c      	add	r2, sp, #176	; 0xb0
 800ab48:	4621      	mov	r1, r4
 800ab4a:	4650      	mov	r0, sl
 800ab4c:	f10d 09bc 	add.w	r9, sp, #188	; 0xbc
 800ab50:	f003 f8b2 	bl	800dcb8 <__ssprint_r>
 800ab54:	2800      	cmp	r0, #0
 800ab56:	d156      	bne.n	800ac06 <_svfprintf_r+0x8d6>
 800ab58:	3f10      	subs	r7, #16
 800ab5a:	2f10      	cmp	r7, #16
 800ab5c:	e9dd 322d 	ldrd	r3, r2, [sp, #180]	; 0xb4
 800ab60:	dce6      	bgt.n	800ab30 <_svfprintf_r+0x800>
 800ab62:	4634      	mov	r4, r6
 800ab64:	4616      	mov	r6, r2
 800ab66:	3301      	adds	r3, #1
 800ab68:	443e      	add	r6, r7
 800ab6a:	2b07      	cmp	r3, #7
 800ab6c:	e9cd 362d 	strd	r3, r6, [sp, #180]	; 0xb4
 800ab70:	f8c9 5000 	str.w	r5, [r9]
 800ab74:	f8c9 7004 	str.w	r7, [r9, #4]
 800ab78:	f300 8516 	bgt.w	800b5a8 <_svfprintf_r+0x1278>
 800ab7c:	9b08      	ldr	r3, [sp, #32]
 800ab7e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800ab80:	1a9f      	subs	r7, r3, r2
 800ab82:	2f00      	cmp	r7, #0
 800ab84:	f109 0908 	add.w	r9, r9, #8
 800ab88:	f77f ad44 	ble.w	800a614 <_svfprintf_r+0x2e4>
 800ab8c:	2f10      	cmp	r7, #16
 800ab8e:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800ab90:	4d78      	ldr	r5, [pc, #480]	; (800ad74 <_svfprintf_r+0xa44>)
 800ab92:	dd22      	ble.n	800abda <_svfprintf_r+0x8aa>
 800ab94:	4632      	mov	r2, r6
 800ab96:	4626      	mov	r6, r4
 800ab98:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 800ab9a:	e004      	b.n	800aba6 <_svfprintf_r+0x876>
 800ab9c:	3f10      	subs	r7, #16
 800ab9e:	2f10      	cmp	r7, #16
 800aba0:	f109 0908 	add.w	r9, r9, #8
 800aba4:	dd17      	ble.n	800abd6 <_svfprintf_r+0x8a6>
 800aba6:	3301      	adds	r3, #1
 800aba8:	3210      	adds	r2, #16
 800abaa:	2110      	movs	r1, #16
 800abac:	2b07      	cmp	r3, #7
 800abae:	e9cd 322d 	strd	r3, r2, [sp, #180]	; 0xb4
 800abb2:	f8c9 5000 	str.w	r5, [r9]
 800abb6:	f8c9 1004 	str.w	r1, [r9, #4]
 800abba:	ddef      	ble.n	800ab9c <_svfprintf_r+0x86c>
 800abbc:	aa2c      	add	r2, sp, #176	; 0xb0
 800abbe:	4621      	mov	r1, r4
 800abc0:	4650      	mov	r0, sl
 800abc2:	f003 f879 	bl	800dcb8 <__ssprint_r>
 800abc6:	b9f0      	cbnz	r0, 800ac06 <_svfprintf_r+0x8d6>
 800abc8:	3f10      	subs	r7, #16
 800abca:	2f10      	cmp	r7, #16
 800abcc:	e9dd 322d 	ldrd	r3, r2, [sp, #180]	; 0xb4
 800abd0:	f10d 09bc 	add.w	r9, sp, #188	; 0xbc
 800abd4:	dce7      	bgt.n	800aba6 <_svfprintf_r+0x876>
 800abd6:	4634      	mov	r4, r6
 800abd8:	4616      	mov	r6, r2
 800abda:	3301      	adds	r3, #1
 800abdc:	443e      	add	r6, r7
 800abde:	2b07      	cmp	r3, #7
 800abe0:	e9cd 362d 	strd	r3, r6, [sp, #180]	; 0xb4
 800abe4:	f8c9 5000 	str.w	r5, [r9]
 800abe8:	f8c9 7004 	str.w	r7, [r9, #4]
 800abec:	f300 81cd 	bgt.w	800af8a <_svfprintf_r+0xc5a>
 800abf0:	f109 0908 	add.w	r9, r9, #8
 800abf4:	e50e      	b.n	800a614 <_svfprintf_r+0x2e4>
 800abf6:	990c      	ldr	r1, [sp, #48]	; 0x30
 800abf8:	aa2c      	add	r2, sp, #176	; 0xb0
 800abfa:	4650      	mov	r0, sl
 800abfc:	f003 f85c 	bl	800dcb8 <__ssprint_r>
 800ac00:	2800      	cmp	r0, #0
 800ac02:	f43f ad2e 	beq.w	800a662 <_svfprintf_r+0x332>
 800ac06:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800ac08:	2b00      	cmp	r3, #0
 800ac0a:	f43f ac99 	beq.w	800a540 <_svfprintf_r+0x210>
 800ac0e:	990d      	ldr	r1, [sp, #52]	; 0x34
 800ac10:	4650      	mov	r0, sl
 800ac12:	f002 fb45 	bl	800d2a0 <_free_r>
 800ac16:	e493      	b.n	800a540 <_svfprintf_r+0x210>
 800ac18:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800ac1a:	2b01      	cmp	r3, #1
 800ac1c:	f340 816e 	ble.w	800aefc <_svfprintf_r+0xbcc>
 800ac20:	9f2d      	ldr	r7, [sp, #180]	; 0xb4
 800ac22:	f8c9 4000 	str.w	r4, [r9]
 800ac26:	2301      	movs	r3, #1
 800ac28:	441f      	add	r7, r3
 800ac2a:	3601      	adds	r6, #1
 800ac2c:	2f07      	cmp	r7, #7
 800ac2e:	f8c9 3004 	str.w	r3, [r9, #4]
 800ac32:	962e      	str	r6, [sp, #184]	; 0xb8
 800ac34:	972d      	str	r7, [sp, #180]	; 0xb4
 800ac36:	f300 81d9 	bgt.w	800afec <_svfprintf_r+0xcbc>
 800ac3a:	f109 0908 	add.w	r9, r9, #8
 800ac3e:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800ac40:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800ac42:	3701      	adds	r7, #1
 800ac44:	441e      	add	r6, r3
 800ac46:	2f07      	cmp	r7, #7
 800ac48:	e9c9 2300 	strd	r2, r3, [r9]
 800ac4c:	e9cd 762d 	strd	r7, r6, [sp, #180]	; 0xb4
 800ac50:	f300 81d9 	bgt.w	800b006 <_svfprintf_r+0xcd6>
 800ac54:	f109 0908 	add.w	r9, r9, #8
 800ac58:	e9dd 0114 	ldrd	r0, r1, [sp, #80]	; 0x50
 800ac5c:	2200      	movs	r2, #0
 800ac5e:	2300      	movs	r3, #0
 800ac60:	f7f6 f960 	bl	8000f24 <__aeabi_dcmpeq>
 800ac64:	2800      	cmp	r0, #0
 800ac66:	f040 8167 	bne.w	800af38 <_svfprintf_r+0xc08>
 800ac6a:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800ac6c:	3701      	adds	r7, #1
 800ac6e:	3b01      	subs	r3, #1
 800ac70:	3401      	adds	r4, #1
 800ac72:	441e      	add	r6, r3
 800ac74:	2f07      	cmp	r7, #7
 800ac76:	f8c9 4000 	str.w	r4, [r9]
 800ac7a:	972d      	str	r7, [sp, #180]	; 0xb4
 800ac7c:	f8c9 3004 	str.w	r3, [r9, #4]
 800ac80:	962e      	str	r6, [sp, #184]	; 0xb8
 800ac82:	f300 814c 	bgt.w	800af1e <_svfprintf_r+0xbee>
 800ac86:	f109 0908 	add.w	r9, r9, #8
 800ac8a:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800ac8c:	f8c9 3004 	str.w	r3, [r9, #4]
 800ac90:	3701      	adds	r7, #1
 800ac92:	441e      	add	r6, r3
 800ac94:	2f07      	cmp	r7, #7
 800ac96:	ab26      	add	r3, sp, #152	; 0x98
 800ac98:	e9cd 762d 	strd	r7, r6, [sp, #180]	; 0xb4
 800ac9c:	f8c9 3000 	str.w	r3, [r9]
 800aca0:	f77f acc9 	ble.w	800a636 <_svfprintf_r+0x306>
 800aca4:	990c      	ldr	r1, [sp, #48]	; 0x30
 800aca6:	aa2c      	add	r2, sp, #176	; 0xb0
 800aca8:	4650      	mov	r0, sl
 800acaa:	f003 f805 	bl	800dcb8 <__ssprint_r>
 800acae:	2800      	cmp	r0, #0
 800acb0:	d1a9      	bne.n	800ac06 <_svfprintf_r+0x8d6>
 800acb2:	9e2e      	ldr	r6, [sp, #184]	; 0xb8
 800acb4:	f10d 09bc 	add.w	r9, sp, #188	; 0xbc
 800acb8:	e4bf      	b.n	800a63a <_svfprintf_r+0x30a>
 800acba:	2f10      	cmp	r7, #16
 800acbc:	e9dd 212d 	ldrd	r2, r1, [sp, #180]	; 0xb4
 800acc0:	4d2d      	ldr	r5, [pc, #180]	; (800ad78 <_svfprintf_r+0xa48>)
 800acc2:	dd27      	ble.n	800ad14 <_svfprintf_r+0x9e4>
 800acc4:	e9cd 381e 	strd	r3, r8, [sp, #120]	; 0x78
 800acc8:	2610      	movs	r6, #16
 800acca:	46d0      	mov	r8, sl
 800accc:	46a2      	mov	sl, r4
 800acce:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 800acd0:	e004      	b.n	800acdc <_svfprintf_r+0x9ac>
 800acd2:	3f10      	subs	r7, #16
 800acd4:	2f10      	cmp	r7, #16
 800acd6:	f109 0908 	add.w	r9, r9, #8
 800acda:	dd16      	ble.n	800ad0a <_svfprintf_r+0x9da>
 800acdc:	3201      	adds	r2, #1
 800acde:	3110      	adds	r1, #16
 800ace0:	2a07      	cmp	r2, #7
 800ace2:	e9c9 5600 	strd	r5, r6, [r9]
 800ace6:	e9cd 212d 	strd	r2, r1, [sp, #180]	; 0xb4
 800acea:	ddf2      	ble.n	800acd2 <_svfprintf_r+0x9a2>
 800acec:	aa2c      	add	r2, sp, #176	; 0xb0
 800acee:	4621      	mov	r1, r4
 800acf0:	4640      	mov	r0, r8
 800acf2:	f10d 09bc 	add.w	r9, sp, #188	; 0xbc
 800acf6:	f002 ffdf 	bl	800dcb8 <__ssprint_r>
 800acfa:	2800      	cmp	r0, #0
 800acfc:	f040 83f2 	bne.w	800b4e4 <_svfprintf_r+0x11b4>
 800ad00:	3f10      	subs	r7, #16
 800ad02:	2f10      	cmp	r7, #16
 800ad04:	e9dd 212d 	ldrd	r2, r1, [sp, #180]	; 0xb4
 800ad08:	dce8      	bgt.n	800acdc <_svfprintf_r+0x9ac>
 800ad0a:	4654      	mov	r4, sl
 800ad0c:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800ad0e:	46c2      	mov	sl, r8
 800ad10:	f8dd 807c 	ldr.w	r8, [sp, #124]	; 0x7c
 800ad14:	f8c9 5000 	str.w	r5, [r9]
 800ad18:	3201      	adds	r2, #1
 800ad1a:	187e      	adds	r6, r7, r1
 800ad1c:	2a07      	cmp	r2, #7
 800ad1e:	e9cd 262d 	strd	r2, r6, [sp, #180]	; 0xb4
 800ad22:	f8c9 7004 	str.w	r7, [r9, #4]
 800ad26:	f300 83cc 	bgt.w	800b4c2 <_svfprintf_r+0x1192>
 800ad2a:	f89d 2087 	ldrb.w	r2, [sp, #135]	; 0x87
 800ad2e:	f109 0908 	add.w	r9, r9, #8
 800ad32:	e441      	b.n	800a5b8 <_svfprintf_r+0x288>
 800ad34:	465d      	mov	r5, fp
 800ad36:	2a0a      	cmp	r2, #10
 800ad38:	f171 0300 	sbcs.w	r3, r1, #0
 800ad3c:	f080 8329 	bcs.w	800b392 <_svfprintf_r+0x1062>
 800ad40:	3230      	adds	r2, #48	; 0x30
 800ad42:	2301      	movs	r3, #1
 800ad44:	f88d 215f 	strb.w	r2, [sp, #351]	; 0x15f
 800ad48:	46ab      	mov	fp, r5
 800ad4a:	930a      	str	r3, [sp, #40]	; 0x28
 800ad4c:	f20d 145f 	addw	r4, sp, #351	; 0x15f
 800ad50:	e658      	b.n	800aa04 <_svfprintf_r+0x6d4>
 800ad52:	990c      	ldr	r1, [sp, #48]	; 0x30
 800ad54:	931e      	str	r3, [sp, #120]	; 0x78
 800ad56:	aa2c      	add	r2, sp, #176	; 0xb0
 800ad58:	4650      	mov	r0, sl
 800ad5a:	f002 ffad 	bl	800dcb8 <__ssprint_r>
 800ad5e:	2800      	cmp	r0, #0
 800ad60:	f47f af51 	bne.w	800ac06 <_svfprintf_r+0x8d6>
 800ad64:	9e2e      	ldr	r6, [sp, #184]	; 0xb8
 800ad66:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800ad68:	f10d 09bc 	add.w	r9, sp, #188	; 0xbc
 800ad6c:	e436      	b.n	800a5dc <_svfprintf_r+0x2ac>
 800ad6e:	bf00      	nop
 800ad70:	0801077c 	.word	0x0801077c
 800ad74:	08010790 	.word	0x08010790
 800ad78:	08010780 	.word	0x08010780
 800ad7c:	990c      	ldr	r1, [sp, #48]	; 0x30
 800ad7e:	aa2c      	add	r2, sp, #176	; 0xb0
 800ad80:	4650      	mov	r0, sl
 800ad82:	f002 ff99 	bl	800dcb8 <__ssprint_r>
 800ad86:	2800      	cmp	r0, #0
 800ad88:	f47f af3d 	bne.w	800ac06 <_svfprintf_r+0x8d6>
 800ad8c:	9e2e      	ldr	r6, [sp, #184]	; 0xb8
 800ad8e:	f10d 09bc 	add.w	r9, sp, #188	; 0xbc
 800ad92:	e435      	b.n	800a600 <_svfprintf_r+0x2d0>
 800ad94:	2c10      	cmp	r4, #16
 800ad96:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800ad98:	4db8      	ldr	r5, [pc, #736]	; (800b07c <_svfprintf_r+0xd4c>)
 800ad9a:	dd1f      	ble.n	800addc <_svfprintf_r+0xaac>
 800ad9c:	f8dd b030 	ldr.w	fp, [sp, #48]	; 0x30
 800ada0:	2710      	movs	r7, #16
 800ada2:	e004      	b.n	800adae <_svfprintf_r+0xa7e>
 800ada4:	3c10      	subs	r4, #16
 800ada6:	2c10      	cmp	r4, #16
 800ada8:	f109 0908 	add.w	r9, r9, #8
 800adac:	dd16      	ble.n	800addc <_svfprintf_r+0xaac>
 800adae:	3301      	adds	r3, #1
 800adb0:	3610      	adds	r6, #16
 800adb2:	2b07      	cmp	r3, #7
 800adb4:	e9c9 5700 	strd	r5, r7, [r9]
 800adb8:	e9cd 362d 	strd	r3, r6, [sp, #180]	; 0xb4
 800adbc:	ddf2      	ble.n	800ada4 <_svfprintf_r+0xa74>
 800adbe:	aa2c      	add	r2, sp, #176	; 0xb0
 800adc0:	4659      	mov	r1, fp
 800adc2:	4650      	mov	r0, sl
 800adc4:	f10d 09bc 	add.w	r9, sp, #188	; 0xbc
 800adc8:	f002 ff76 	bl	800dcb8 <__ssprint_r>
 800adcc:	2800      	cmp	r0, #0
 800adce:	f47f af1a 	bne.w	800ac06 <_svfprintf_r+0x8d6>
 800add2:	3c10      	subs	r4, #16
 800add4:	2c10      	cmp	r4, #16
 800add6:	e9dd 362d 	ldrd	r3, r6, [sp, #180]	; 0xb4
 800adda:	dce8      	bgt.n	800adae <_svfprintf_r+0xa7e>
 800addc:	3301      	adds	r3, #1
 800adde:	4426      	add	r6, r4
 800ade0:	2b07      	cmp	r3, #7
 800ade2:	e9c9 5400 	strd	r5, r4, [r9]
 800ade6:	e9cd 362d 	strd	r3, r6, [sp, #180]	; 0xb4
 800adea:	f77f ac2f 	ble.w	800a64c <_svfprintf_r+0x31c>
 800adee:	990c      	ldr	r1, [sp, #48]	; 0x30
 800adf0:	aa2c      	add	r2, sp, #176	; 0xb0
 800adf2:	4650      	mov	r0, sl
 800adf4:	f002 ff60 	bl	800dcb8 <__ssprint_r>
 800adf8:	2800      	cmp	r0, #0
 800adfa:	f47f af04 	bne.w	800ac06 <_svfprintf_r+0x8d6>
 800adfe:	9e2e      	ldr	r6, [sp, #184]	; 0xb8
 800ae00:	e424      	b.n	800a64c <_svfprintf_r+0x31c>
 800ae02:	9923      	ldr	r1, [sp, #140]	; 0x8c
 800ae04:	2900      	cmp	r1, #0
 800ae06:	f340 8327 	ble.w	800b458 <_svfprintf_r+0x1128>
 800ae0a:	9d11      	ldr	r5, [sp, #68]	; 0x44
 800ae0c:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800ae0e:	429d      	cmp	r5, r3
 800ae10:	bfa8      	it	ge
 800ae12:	461d      	movge	r5, r3
 800ae14:	2d00      	cmp	r5, #0
 800ae16:	dd0b      	ble.n	800ae30 <_svfprintf_r+0xb00>
 800ae18:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800ae1a:	3301      	adds	r3, #1
 800ae1c:	442e      	add	r6, r5
 800ae1e:	2b07      	cmp	r3, #7
 800ae20:	e9c9 4500 	strd	r4, r5, [r9]
 800ae24:	962e      	str	r6, [sp, #184]	; 0xb8
 800ae26:	932d      	str	r3, [sp, #180]	; 0xb4
 800ae28:	f300 86dd 	bgt.w	800bbe6 <_svfprintf_r+0x18b6>
 800ae2c:	f109 0908 	add.w	r9, r9, #8
 800ae30:	9f11      	ldr	r7, [sp, #68]	; 0x44
 800ae32:	2d00      	cmp	r5, #0
 800ae34:	bfa8      	it	ge
 800ae36:	1b7f      	subge	r7, r7, r5
 800ae38:	2f00      	cmp	r7, #0
 800ae3a:	f300 81f4 	bgt.w	800b226 <_svfprintf_r+0xef6>
 800ae3e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800ae40:	f41b 6f80 	tst.w	fp, #1024	; 0x400
 800ae44:	4423      	add	r3, r4
 800ae46:	930a      	str	r3, [sp, #40]	; 0x28
 800ae48:	f040 8214 	bne.w	800b274 <_svfprintf_r+0xf44>
 800ae4c:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800ae4e:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800ae50:	4293      	cmp	r3, r2
 800ae52:	db03      	blt.n	800ae5c <_svfprintf_r+0xb2c>
 800ae54:	f01b 0f01 	tst.w	fp, #1
 800ae58:	f000 84a5 	beq.w	800b7a6 <_svfprintf_r+0x1476>
 800ae5c:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800ae5e:	9919      	ldr	r1, [sp, #100]	; 0x64
 800ae60:	4416      	add	r6, r2
 800ae62:	e9c9 1200 	strd	r1, r2, [r9]
 800ae66:	9a2d      	ldr	r2, [sp, #180]	; 0xb4
 800ae68:	962e      	str	r6, [sp, #184]	; 0xb8
 800ae6a:	3201      	adds	r2, #1
 800ae6c:	2a07      	cmp	r2, #7
 800ae6e:	922d      	str	r2, [sp, #180]	; 0xb4
 800ae70:	f300 86c6 	bgt.w	800bc00 <_svfprintf_r+0x18d0>
 800ae74:	f109 0908 	add.w	r9, r9, #8
 800ae78:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800ae7a:	18a5      	adds	r5, r4, r2
 800ae7c:	1ad4      	subs	r4, r2, r3
 800ae7e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800ae80:	1aed      	subs	r5, r5, r3
 800ae82:	42a5      	cmp	r5, r4
 800ae84:	bfa8      	it	ge
 800ae86:	4625      	movge	r5, r4
 800ae88:	2d00      	cmp	r5, #0
 800ae8a:	dd0d      	ble.n	800aea8 <_svfprintf_r+0xb78>
 800ae8c:	f8c9 3000 	str.w	r3, [r9]
 800ae90:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800ae92:	f8c9 5004 	str.w	r5, [r9, #4]
 800ae96:	3301      	adds	r3, #1
 800ae98:	442e      	add	r6, r5
 800ae9a:	2b07      	cmp	r3, #7
 800ae9c:	962e      	str	r6, [sp, #184]	; 0xb8
 800ae9e:	932d      	str	r3, [sp, #180]	; 0xb4
 800aea0:	f300 86be 	bgt.w	800bc20 <_svfprintf_r+0x18f0>
 800aea4:	f109 0908 	add.w	r9, r9, #8
 800aea8:	2d00      	cmp	r5, #0
 800aeaa:	bfa8      	it	ge
 800aeac:	1b64      	subge	r4, r4, r5
 800aeae:	2c00      	cmp	r4, #0
 800aeb0:	f77f abc3 	ble.w	800a63a <_svfprintf_r+0x30a>
 800aeb4:	2c10      	cmp	r4, #16
 800aeb6:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800aeb8:	4d71      	ldr	r5, [pc, #452]	; (800b080 <_svfprintf_r+0xd50>)
 800aeba:	f340 835c 	ble.w	800b576 <_svfprintf_r+0x1246>
 800aebe:	4632      	mov	r2, r6
 800aec0:	2710      	movs	r7, #16
 800aec2:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 800aec4:	e005      	b.n	800aed2 <_svfprintf_r+0xba2>
 800aec6:	f109 0908 	add.w	r9, r9, #8
 800aeca:	3c10      	subs	r4, #16
 800aecc:	2c10      	cmp	r4, #16
 800aece:	f340 8351 	ble.w	800b574 <_svfprintf_r+0x1244>
 800aed2:	3301      	adds	r3, #1
 800aed4:	3210      	adds	r2, #16
 800aed6:	2b07      	cmp	r3, #7
 800aed8:	e9c9 5700 	strd	r5, r7, [r9]
 800aedc:	e9cd 322d 	strd	r3, r2, [sp, #180]	; 0xb4
 800aee0:	ddf1      	ble.n	800aec6 <_svfprintf_r+0xb96>
 800aee2:	aa2c      	add	r2, sp, #176	; 0xb0
 800aee4:	4631      	mov	r1, r6
 800aee6:	4650      	mov	r0, sl
 800aee8:	f002 fee6 	bl	800dcb8 <__ssprint_r>
 800aeec:	2800      	cmp	r0, #0
 800aeee:	f47f ae8a 	bne.w	800ac06 <_svfprintf_r+0x8d6>
 800aef2:	e9dd 322d 	ldrd	r3, r2, [sp, #180]	; 0xb4
 800aef6:	f10d 09bc 	add.w	r9, sp, #188	; 0xbc
 800aefa:	e7e6      	b.n	800aeca <_svfprintf_r+0xb9a>
 800aefc:	f01b 0f01 	tst.w	fp, #1
 800af00:	f47f ae8e 	bne.w	800ac20 <_svfprintf_r+0x8f0>
 800af04:	9f2d      	ldr	r7, [sp, #180]	; 0xb4
 800af06:	f8c9 4000 	str.w	r4, [r9]
 800af0a:	2301      	movs	r3, #1
 800af0c:	441f      	add	r7, r3
 800af0e:	3601      	adds	r6, #1
 800af10:	2f07      	cmp	r7, #7
 800af12:	f8c9 3004 	str.w	r3, [r9, #4]
 800af16:	962e      	str	r6, [sp, #184]	; 0xb8
 800af18:	972d      	str	r7, [sp, #180]	; 0xb4
 800af1a:	f77f aeb4 	ble.w	800ac86 <_svfprintf_r+0x956>
 800af1e:	990c      	ldr	r1, [sp, #48]	; 0x30
 800af20:	aa2c      	add	r2, sp, #176	; 0xb0
 800af22:	4650      	mov	r0, sl
 800af24:	f002 fec8 	bl	800dcb8 <__ssprint_r>
 800af28:	2800      	cmp	r0, #0
 800af2a:	f47f ae6c 	bne.w	800ac06 <_svfprintf_r+0x8d6>
 800af2e:	e9dd 762d 	ldrd	r7, r6, [sp, #180]	; 0xb4
 800af32:	f10d 09bc 	add.w	r9, sp, #188	; 0xbc
 800af36:	e6a8      	b.n	800ac8a <_svfprintf_r+0x95a>
 800af38:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800af3a:	1e5c      	subs	r4, r3, #1
 800af3c:	2c00      	cmp	r4, #0
 800af3e:	f77f aea4 	ble.w	800ac8a <_svfprintf_r+0x95a>
 800af42:	2c10      	cmp	r4, #16
 800af44:	4d4e      	ldr	r5, [pc, #312]	; (800b080 <_svfprintf_r+0xd50>)
 800af46:	f340 834c 	ble.w	800b5e2 <_svfprintf_r+0x12b2>
 800af4a:	4632      	mov	r2, r6
 800af4c:	2310      	movs	r3, #16
 800af4e:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 800af50:	e005      	b.n	800af5e <_svfprintf_r+0xc2e>
 800af52:	f109 0908 	add.w	r9, r9, #8
 800af56:	3c10      	subs	r4, #16
 800af58:	2c10      	cmp	r4, #16
 800af5a:	f340 8341 	ble.w	800b5e0 <_svfprintf_r+0x12b0>
 800af5e:	3701      	adds	r7, #1
 800af60:	3210      	adds	r2, #16
 800af62:	2f07      	cmp	r7, #7
 800af64:	e9c9 5300 	strd	r5, r3, [r9]
 800af68:	e9cd 722d 	strd	r7, r2, [sp, #180]	; 0xb4
 800af6c:	ddf1      	ble.n	800af52 <_svfprintf_r+0xc22>
 800af6e:	aa2c      	add	r2, sp, #176	; 0xb0
 800af70:	4631      	mov	r1, r6
 800af72:	4650      	mov	r0, sl
 800af74:	f002 fea0 	bl	800dcb8 <__ssprint_r>
 800af78:	2800      	cmp	r0, #0
 800af7a:	f47f ae44 	bne.w	800ac06 <_svfprintf_r+0x8d6>
 800af7e:	e9dd 722d 	ldrd	r7, r2, [sp, #180]	; 0xb4
 800af82:	f10d 09bc 	add.w	r9, sp, #188	; 0xbc
 800af86:	2310      	movs	r3, #16
 800af88:	e7e5      	b.n	800af56 <_svfprintf_r+0xc26>
 800af8a:	990c      	ldr	r1, [sp, #48]	; 0x30
 800af8c:	aa2c      	add	r2, sp, #176	; 0xb0
 800af8e:	4650      	mov	r0, sl
 800af90:	f002 fe92 	bl	800dcb8 <__ssprint_r>
 800af94:	2800      	cmp	r0, #0
 800af96:	f47f ae36 	bne.w	800ac06 <_svfprintf_r+0x8d6>
 800af9a:	9e2e      	ldr	r6, [sp, #184]	; 0xb8
 800af9c:	f10d 09bc 	add.w	r9, sp, #188	; 0xbc
 800afa0:	f7ff bb38 	b.w	800a614 <_svfprintf_r+0x2e4>
 800afa4:	f015 0310 	ands.w	r3, r5, #16
 800afa8:	d160      	bne.n	800b06c <_svfprintf_r+0xd3c>
 800afaa:	f015 0240 	ands.w	r2, r5, #64	; 0x40
 800afae:	f000 8373 	beq.w	800b698 <_svfprintf_r+0x1368>
 800afb2:	980e      	ldr	r0, [sp, #56]	; 0x38
 800afb4:	f850 2b04 	ldr.w	r2, [r0], #4
 800afb8:	900e      	str	r0, [sp, #56]	; 0x38
 800afba:	4619      	mov	r1, r3
 800afbc:	b292      	uxth	r2, r2
 800afbe:	2301      	movs	r3, #1
 800afc0:	e45a      	b.n	800a878 <_svfprintf_r+0x548>
 800afc2:	f01b 0310 	ands.w	r3, fp, #16
 800afc6:	d168      	bne.n	800b09a <_svfprintf_r+0xd6a>
 800afc8:	f01b 0240 	ands.w	r2, fp, #64	; 0x40
 800afcc:	f000 8356 	beq.w	800b67c <_svfprintf_r+0x134c>
 800afd0:	980e      	ldr	r0, [sp, #56]	; 0x38
 800afd2:	f850 2b04 	ldr.w	r2, [r0], #4
 800afd6:	900e      	str	r0, [sp, #56]	; 0x38
 800afd8:	4619      	mov	r1, r3
 800afda:	b292      	uxth	r2, r2
 800afdc:	e4af      	b.n	800a93e <_svfprintf_r+0x60e>
 800afde:	4252      	negs	r2, r2
 800afe0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800afe4:	465d      	mov	r5, fp
 800afe6:	202d      	movs	r0, #45	; 0x2d
 800afe8:	2301      	movs	r3, #1
 800afea:	e446      	b.n	800a87a <_svfprintf_r+0x54a>
 800afec:	990c      	ldr	r1, [sp, #48]	; 0x30
 800afee:	aa2c      	add	r2, sp, #176	; 0xb0
 800aff0:	4650      	mov	r0, sl
 800aff2:	f002 fe61 	bl	800dcb8 <__ssprint_r>
 800aff6:	2800      	cmp	r0, #0
 800aff8:	f47f ae05 	bne.w	800ac06 <_svfprintf_r+0x8d6>
 800affc:	e9dd 762d 	ldrd	r7, r6, [sp, #180]	; 0xb4
 800b000:	f10d 09bc 	add.w	r9, sp, #188	; 0xbc
 800b004:	e61b      	b.n	800ac3e <_svfprintf_r+0x90e>
 800b006:	990c      	ldr	r1, [sp, #48]	; 0x30
 800b008:	aa2c      	add	r2, sp, #176	; 0xb0
 800b00a:	4650      	mov	r0, sl
 800b00c:	f002 fe54 	bl	800dcb8 <__ssprint_r>
 800b010:	2800      	cmp	r0, #0
 800b012:	f47f adf8 	bne.w	800ac06 <_svfprintf_r+0x8d6>
 800b016:	e9dd 762d 	ldrd	r7, r6, [sp, #180]	; 0xb4
 800b01a:	f10d 09bc 	add.w	r9, sp, #188	; 0xbc
 800b01e:	e61b      	b.n	800ac58 <_svfprintf_r+0x928>
 800b020:	f01b 0f01 	tst.w	fp, #1
 800b024:	f43f ab09 	beq.w	800a63a <_svfprintf_r+0x30a>
 800b028:	e538      	b.n	800aa9c <_svfprintf_r+0x76c>
 800b02a:	930e      	str	r3, [sp, #56]	; 0x38
 800b02c:	f898 3000 	ldrb.w	r3, [r8]
 800b030:	f7ff b9d7 	b.w	800a3e2 <_svfprintf_r+0xb2>
 800b034:	ac58      	add	r4, sp, #352	; 0x160
 800b036:	e4e5      	b.n	800aa04 <_svfprintf_r+0x6d4>
 800b038:	f41b 7f00 	tst.w	fp, #512	; 0x200
 800b03c:	f040 83bd 	bne.w	800b7ba <_svfprintf_r+0x148a>
 800b040:	f853 2b04 	ldr.w	r2, [r3], #4
 800b044:	930e      	str	r3, [sp, #56]	; 0x38
 800b046:	17d1      	asrs	r1, r2, #31
 800b048:	460b      	mov	r3, r1
 800b04a:	f7ff bbc4 	b.w	800a7d6 <_svfprintf_r+0x4a6>
 800b04e:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 800b050:	2b00      	cmp	r3, #0
 800b052:	f43f aa4b 	beq.w	800a4ec <_svfprintf_r+0x1bc>
 800b056:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 800b058:	781b      	ldrb	r3, [r3, #0]
 800b05a:	2b00      	cmp	r3, #0
 800b05c:	f43f aa46 	beq.w	800a4ec <_svfprintf_r+0x1bc>
 800b060:	f898 3000 	ldrb.w	r3, [r8]
 800b064:	f44b 6b80 	orr.w	fp, fp, #1024	; 0x400
 800b068:	f7ff b9bb 	b.w	800a3e2 <_svfprintf_r+0xb2>
 800b06c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800b06e:	f853 2b04 	ldr.w	r2, [r3], #4
 800b072:	930e      	str	r3, [sp, #56]	; 0x38
 800b074:	2301      	movs	r3, #1
 800b076:	f7ff bbff 	b.w	800a878 <_svfprintf_r+0x548>
 800b07a:	bf00      	nop
 800b07c:	08010780 	.word	0x08010780
 800b080:	08010790 	.word	0x08010790
 800b084:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800b086:	9809      	ldr	r0, [sp, #36]	; 0x24
 800b088:	f853 1b04 	ldr.w	r1, [r3], #4
 800b08c:	930e      	str	r3, [sp, #56]	; 0x38
 800b08e:	17c2      	asrs	r2, r0, #31
 800b090:	e9c1 0200 	strd	r0, r2, [r1]
 800b094:	4644      	mov	r4, r8
 800b096:	f7ff b979 	b.w	800a38c <_svfprintf_r+0x5c>
 800b09a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800b09c:	f853 2b04 	ldr.w	r2, [r3], #4
 800b0a0:	930e      	str	r3, [sp, #56]	; 0x38
 800b0a2:	e44c      	b.n	800a93e <_svfprintf_r+0x60e>
 800b0a4:	e9dd 0114 	ldrd	r0, r1, [sp, #80]	; 0x50
 800b0a8:	4602      	mov	r2, r0
 800b0aa:	460b      	mov	r3, r1
 800b0ac:	f7f5 ff6c 	bl	8000f88 <__aeabi_dcmpun>
 800b0b0:	2800      	cmp	r0, #0
 800b0b2:	f040 8675 	bne.w	800bda0 <_svfprintf_r+0x1a70>
 800b0b6:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800b0b8:	2b61      	cmp	r3, #97	; 0x61
 800b0ba:	f000 855b 	beq.w	800bb74 <_svfprintf_r+0x1844>
 800b0be:	2b41      	cmp	r3, #65	; 0x41
 800b0c0:	f000 85ac 	beq.w	800bc1c <_svfprintf_r+0x18ec>
 800b0c4:	9b08      	ldr	r3, [sp, #32]
 800b0c6:	3301      	adds	r3, #1
 800b0c8:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800b0ca:	f023 0320 	bic.w	r3, r3, #32
 800b0ce:	9307      	str	r3, [sp, #28]
 800b0d0:	f000 8463 	beq.w	800b99a <_svfprintf_r+0x166a>
 800b0d4:	2b47      	cmp	r3, #71	; 0x47
 800b0d6:	d104      	bne.n	800b0e2 <_svfprintf_r+0xdb2>
 800b0d8:	9b08      	ldr	r3, [sp, #32]
 800b0da:	2b00      	cmp	r3, #0
 800b0dc:	bf08      	it	eq
 800b0de:	2301      	moveq	r3, #1
 800b0e0:	9308      	str	r3, [sp, #32]
 800b0e2:	e9dd 0114 	ldrd	r0, r1, [sp, #80]	; 0x50
 800b0e6:	460a      	mov	r2, r1
 800b0e8:	2a00      	cmp	r2, #0
 800b0ea:	f44b 7380 	orr.w	r3, fp, #256	; 0x100
 800b0ee:	f8cd b03c 	str.w	fp, [sp, #60]	; 0x3c
 800b0f2:	f2c0 85e1 	blt.w	800bcb8 <_svfprintf_r+0x1988>
 800b0f6:	469b      	mov	fp, r3
 800b0f8:	2300      	movs	r3, #0
 800b0fa:	4616      	mov	r6, r2
 800b0fc:	931e      	str	r3, [sp, #120]	; 0x78
 800b0fe:	4607      	mov	r7, r0
 800b100:	930d      	str	r3, [sp, #52]	; 0x34
 800b102:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800b104:	3b41      	subs	r3, #65	; 0x41
 800b106:	2b25      	cmp	r3, #37	; 0x25
 800b108:	f200 8367 	bhi.w	800b7da <_svfprintf_r+0x14aa>
 800b10c:	e8df f013 	tbh	[pc, r3, lsl #1]
 800b110:	03650452 	.word	0x03650452
 800b114:	03650365 	.word	0x03650365
 800b118:	044e0449 	.word	0x044e0449
 800b11c:	03650365 	.word	0x03650365
 800b120:	03650365 	.word	0x03650365
 800b124:	03650365 	.word	0x03650365
 800b128:	03650365 	.word	0x03650365
 800b12c:	03650365 	.word	0x03650365
 800b130:	03650365 	.word	0x03650365
 800b134:	03650365 	.word	0x03650365
 800b138:	03650365 	.word	0x03650365
 800b13c:	03650365 	.word	0x03650365
 800b140:	03650365 	.word	0x03650365
 800b144:	03650365 	.word	0x03650365
 800b148:	03650365 	.word	0x03650365
 800b14c:	03650365 	.word	0x03650365
 800b150:	03650365 	.word	0x03650365
 800b154:	03650365 	.word	0x03650365
 800b158:	044e0449 	.word	0x044e0449
 800b15c:	9310      	str	r3, [sp, #64]	; 0x40
 800b15e:	465d      	mov	r5, fp
 800b160:	f7ff bbf4 	b.w	800a94c <_svfprintf_r+0x61c>
 800b164:	9310      	str	r3, [sp, #64]	; 0x40
 800b166:	4bb7      	ldr	r3, [pc, #732]	; (800b444 <_svfprintf_r+0x1114>)
 800b168:	9318      	str	r3, [sp, #96]	; 0x60
 800b16a:	f01b 0120 	ands.w	r1, fp, #32
 800b16e:	f000 80fc 	beq.w	800b36a <_svfprintf_r+0x103a>
 800b172:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800b174:	3307      	adds	r3, #7
 800b176:	f023 0307 	bic.w	r3, r3, #7
 800b17a:	6859      	ldr	r1, [r3, #4]
 800b17c:	f853 2b08 	ldr.w	r2, [r3], #8
 800b180:	930e      	str	r3, [sp, #56]	; 0x38
 800b182:	f01b 0f01 	tst.w	fp, #1
 800b186:	d00a      	beq.n	800b19e <_svfprintf_r+0xe6e>
 800b188:	ea52 0301 	orrs.w	r3, r2, r1
 800b18c:	d007      	beq.n	800b19e <_svfprintf_r+0xe6e>
 800b18e:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800b190:	f88d 3089 	strb.w	r3, [sp, #137]	; 0x89
 800b194:	2330      	movs	r3, #48	; 0x30
 800b196:	f04b 0b02 	orr.w	fp, fp, #2
 800b19a:	f88d 3088 	strb.w	r3, [sp, #136]	; 0x88
 800b19e:	f42b 6580 	bic.w	r5, fp, #1024	; 0x400
 800b1a2:	2302      	movs	r3, #2
 800b1a4:	f7ff bb68 	b.w	800a878 <_svfprintf_r+0x548>
 800b1a8:	9310      	str	r3, [sp, #64]	; 0x40
 800b1aa:	f7ff bbbc 	b.w	800a926 <_svfprintf_r+0x5f6>
 800b1ae:	9310      	str	r3, [sp, #64]	; 0x40
 800b1b0:	4ba5      	ldr	r3, [pc, #660]	; (800b448 <_svfprintf_r+0x1118>)
 800b1b2:	9318      	str	r3, [sp, #96]	; 0x60
 800b1b4:	e7d9      	b.n	800b16a <_svfprintf_r+0xe3a>
 800b1b6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800b1b8:	2101      	movs	r1, #1
 800b1ba:	f853 2b04 	ldr.w	r2, [r3], #4
 800b1be:	9107      	str	r1, [sp, #28]
 800b1c0:	f88d 20fc 	strb.w	r2, [sp, #252]	; 0xfc
 800b1c4:	930e      	str	r3, [sp, #56]	; 0x38
 800b1c6:	910a      	str	r1, [sp, #40]	; 0x28
 800b1c8:	ac3f      	add	r4, sp, #252	; 0xfc
 800b1ca:	f7ff babb 	b.w	800a744 <_svfprintf_r+0x414>
 800b1ce:	990c      	ldr	r1, [sp, #48]	; 0x30
 800b1d0:	aa2c      	add	r2, sp, #176	; 0xb0
 800b1d2:	4650      	mov	r0, sl
 800b1d4:	f002 fd70 	bl	800dcb8 <__ssprint_r>
 800b1d8:	2800      	cmp	r0, #0
 800b1da:	f47f ad14 	bne.w	800ac06 <_svfprintf_r+0x8d6>
 800b1de:	9e2e      	ldr	r6, [sp, #184]	; 0xb8
 800b1e0:	f10d 09bc 	add.w	r9, sp, #188	; 0xbc
 800b1e4:	e468      	b.n	800aab8 <_svfprintf_r+0x788>
 800b1e6:	2140      	movs	r1, #64	; 0x40
 800b1e8:	4650      	mov	r0, sl
 800b1ea:	f7fe fde5 	bl	8009db8 <_malloc_r>
 800b1ee:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800b1f0:	6018      	str	r0, [r3, #0]
 800b1f2:	6118      	str	r0, [r3, #16]
 800b1f4:	2800      	cmp	r0, #0
 800b1f6:	f000 8660 	beq.w	800beba <_svfprintf_r+0x1b8a>
 800b1fa:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800b1fc:	2340      	movs	r3, #64	; 0x40
 800b1fe:	6153      	str	r3, [r2, #20]
 800b200:	f7ff b8b2 	b.w	800a368 <_svfprintf_r+0x38>
 800b204:	9b08      	ldr	r3, [sp, #32]
 800b206:	940d      	str	r4, [sp, #52]	; 0x34
 800b208:	2b06      	cmp	r3, #6
 800b20a:	4621      	mov	r1, r4
 800b20c:	bf28      	it	cs
 800b20e:	2306      	movcs	r3, #6
 800b210:	9408      	str	r4, [sp, #32]
 800b212:	4622      	mov	r2, r4
 800b214:	9307      	str	r3, [sp, #28]
 800b216:	4c8d      	ldr	r4, [pc, #564]	; (800b44c <_svfprintf_r+0x111c>)
 800b218:	970e      	str	r7, [sp, #56]	; 0x38
 800b21a:	930a      	str	r3, [sp, #40]	; 0x28
 800b21c:	9112      	str	r1, [sp, #72]	; 0x48
 800b21e:	9116      	str	r1, [sp, #88]	; 0x58
 800b220:	9111      	str	r1, [sp, #68]	; 0x44
 800b222:	f7ff ba69 	b.w	800a6f8 <_svfprintf_r+0x3c8>
 800b226:	2f10      	cmp	r7, #16
 800b228:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800b22a:	4d89      	ldr	r5, [pc, #548]	; (800b450 <_svfprintf_r+0x1120>)
 800b22c:	f340 8245 	ble.w	800b6ba <_svfprintf_r+0x138a>
 800b230:	4632      	mov	r2, r6
 800b232:	4626      	mov	r6, r4
 800b234:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 800b236:	e005      	b.n	800b244 <_svfprintf_r+0xf14>
 800b238:	f109 0908 	add.w	r9, r9, #8
 800b23c:	3f10      	subs	r7, #16
 800b23e:	2f10      	cmp	r7, #16
 800b240:	f340 8239 	ble.w	800b6b6 <_svfprintf_r+0x1386>
 800b244:	3301      	adds	r3, #1
 800b246:	3210      	adds	r2, #16
 800b248:	2110      	movs	r1, #16
 800b24a:	2b07      	cmp	r3, #7
 800b24c:	e9cd 322d 	strd	r3, r2, [sp, #180]	; 0xb4
 800b250:	f8c9 5000 	str.w	r5, [r9]
 800b254:	f8c9 1004 	str.w	r1, [r9, #4]
 800b258:	ddee      	ble.n	800b238 <_svfprintf_r+0xf08>
 800b25a:	aa2c      	add	r2, sp, #176	; 0xb0
 800b25c:	4621      	mov	r1, r4
 800b25e:	4650      	mov	r0, sl
 800b260:	f002 fd2a 	bl	800dcb8 <__ssprint_r>
 800b264:	2800      	cmp	r0, #0
 800b266:	f47f acce 	bne.w	800ac06 <_svfprintf_r+0x8d6>
 800b26a:	e9dd 322d 	ldrd	r3, r2, [sp, #180]	; 0xb4
 800b26e:	f10d 09bc 	add.w	r9, sp, #188	; 0xbc
 800b272:	e7e3      	b.n	800b23c <_svfprintf_r+0xf0c>
 800b274:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800b276:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 800b278:	f8cd 803c 	str.w	r8, [sp, #60]	; 0x3c
 800b27c:	464a      	mov	r2, r9
 800b27e:	f8dd 9058 	ldr.w	r9, [sp, #88]	; 0x58
 800b282:	f8cd b028 	str.w	fp, [sp, #40]	; 0x28
 800b286:	18e3      	adds	r3, r4, r3
 800b288:	9308      	str	r3, [sp, #32]
 800b28a:	9f1a      	ldr	r7, [sp, #104]	; 0x68
 800b28c:	f8dd b074 	ldr.w	fp, [sp, #116]	; 0x74
 800b290:	f8dd 8030 	ldr.w	r8, [sp, #48]	; 0x30
 800b294:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800b296:	9410      	str	r4, [sp, #64]	; 0x40
 800b298:	4631      	mov	r1, r6
 800b29a:	f1b9 0f00 	cmp.w	r9, #0
 800b29e:	d02e      	beq.n	800b2fe <_svfprintf_r+0xfce>
 800b2a0:	bb83      	cbnz	r3, 800b304 <_svfprintf_r+0xfd4>
 800b2a2:	3f01      	subs	r7, #1
 800b2a4:	f109 39ff 	add.w	r9, r9, #4294967295
 800b2a8:	9b1c      	ldr	r3, [sp, #112]	; 0x70
 800b2aa:	e9c2 3b00 	strd	r3, fp, [r2]
 800b2ae:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800b2b0:	3301      	adds	r3, #1
 800b2b2:	4459      	add	r1, fp
 800b2b4:	2b07      	cmp	r3, #7
 800b2b6:	912e      	str	r1, [sp, #184]	; 0xb8
 800b2b8:	932d      	str	r3, [sp, #180]	; 0xb4
 800b2ba:	dc5f      	bgt.n	800b37c <_svfprintf_r+0x104c>
 800b2bc:	3208      	adds	r2, #8
 800b2be:	9b08      	ldr	r3, [sp, #32]
 800b2c0:	7838      	ldrb	r0, [r7, #0]
 800b2c2:	1b5b      	subs	r3, r3, r5
 800b2c4:	4283      	cmp	r3, r0
 800b2c6:	bfa8      	it	ge
 800b2c8:	4603      	movge	r3, r0
 800b2ca:	2b00      	cmp	r3, #0
 800b2cc:	461e      	mov	r6, r3
 800b2ce:	dd0b      	ble.n	800b2e8 <_svfprintf_r+0xfb8>
 800b2d0:	982d      	ldr	r0, [sp, #180]	; 0xb4
 800b2d2:	3001      	adds	r0, #1
 800b2d4:	4419      	add	r1, r3
 800b2d6:	2807      	cmp	r0, #7
 800b2d8:	e9c2 5300 	strd	r5, r3, [r2]
 800b2dc:	912e      	str	r1, [sp, #184]	; 0xb8
 800b2de:	902d      	str	r0, [sp, #180]	; 0xb4
 800b2e0:	f300 8156 	bgt.w	800b590 <_svfprintf_r+0x1260>
 800b2e4:	7838      	ldrb	r0, [r7, #0]
 800b2e6:	3208      	adds	r2, #8
 800b2e8:	2e00      	cmp	r6, #0
 800b2ea:	bfac      	ite	ge
 800b2ec:	1b84      	subge	r4, r0, r6
 800b2ee:	4604      	movlt	r4, r0
 800b2f0:	2c00      	cmp	r4, #0
 800b2f2:	dc0b      	bgt.n	800b30c <_svfprintf_r+0xfdc>
 800b2f4:	4405      	add	r5, r0
 800b2f6:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800b2f8:	f1b9 0f00 	cmp.w	r9, #0
 800b2fc:	d1d0      	bne.n	800b2a0 <_svfprintf_r+0xf70>
 800b2fe:	2b00      	cmp	r3, #0
 800b300:	f000 83d4 	beq.w	800baac <_svfprintf_r+0x177c>
 800b304:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800b306:	3b01      	subs	r3, #1
 800b308:	9312      	str	r3, [sp, #72]	; 0x48
 800b30a:	e7cd      	b.n	800b2a8 <_svfprintf_r+0xf78>
 800b30c:	2c10      	cmp	r4, #16
 800b30e:	982d      	ldr	r0, [sp, #180]	; 0xb4
 800b310:	dd1d      	ble.n	800b34e <_svfprintf_r+0x101e>
 800b312:	2610      	movs	r6, #16
 800b314:	e004      	b.n	800b320 <_svfprintf_r+0xff0>
 800b316:	3c10      	subs	r4, #16
 800b318:	2c10      	cmp	r4, #16
 800b31a:	f102 0208 	add.w	r2, r2, #8
 800b31e:	dd16      	ble.n	800b34e <_svfprintf_r+0x101e>
 800b320:	3001      	adds	r0, #1
 800b322:	4b4b      	ldr	r3, [pc, #300]	; (800b450 <_svfprintf_r+0x1120>)
 800b324:	3110      	adds	r1, #16
 800b326:	2807      	cmp	r0, #7
 800b328:	e9c2 3600 	strd	r3, r6, [r2]
 800b32c:	e9cd 012d 	strd	r0, r1, [sp, #180]	; 0xb4
 800b330:	ddf1      	ble.n	800b316 <_svfprintf_r+0xfe6>
 800b332:	aa2c      	add	r2, sp, #176	; 0xb0
 800b334:	4641      	mov	r1, r8
 800b336:	4650      	mov	r0, sl
 800b338:	f002 fcbe 	bl	800dcb8 <__ssprint_r>
 800b33c:	2800      	cmp	r0, #0
 800b33e:	f47f ac62 	bne.w	800ac06 <_svfprintf_r+0x8d6>
 800b342:	3c10      	subs	r4, #16
 800b344:	2c10      	cmp	r4, #16
 800b346:	e9dd 012d 	ldrd	r0, r1, [sp, #180]	; 0xb4
 800b34a:	aa2f      	add	r2, sp, #188	; 0xbc
 800b34c:	dce8      	bgt.n	800b320 <_svfprintf_r+0xff0>
 800b34e:	3001      	adds	r0, #1
 800b350:	4b3f      	ldr	r3, [pc, #252]	; (800b450 <_svfprintf_r+0x1120>)
 800b352:	6054      	str	r4, [r2, #4]
 800b354:	4421      	add	r1, r4
 800b356:	2807      	cmp	r0, #7
 800b358:	e9cd 012d 	strd	r0, r1, [sp, #180]	; 0xb4
 800b35c:	6013      	str	r3, [r2, #0]
 800b35e:	f300 83fb 	bgt.w	800bb58 <_svfprintf_r+0x1828>
 800b362:	7838      	ldrb	r0, [r7, #0]
 800b364:	3208      	adds	r2, #8
 800b366:	4405      	add	r5, r0
 800b368:	e7c5      	b.n	800b2f6 <_svfprintf_r+0xfc6>
 800b36a:	f01b 0310 	ands.w	r3, fp, #16
 800b36e:	f000 80bc 	beq.w	800b4ea <_svfprintf_r+0x11ba>
 800b372:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800b374:	f853 2b04 	ldr.w	r2, [r3], #4
 800b378:	930e      	str	r3, [sp, #56]	; 0x38
 800b37a:	e702      	b.n	800b182 <_svfprintf_r+0xe52>
 800b37c:	aa2c      	add	r2, sp, #176	; 0xb0
 800b37e:	4641      	mov	r1, r8
 800b380:	4650      	mov	r0, sl
 800b382:	f002 fc99 	bl	800dcb8 <__ssprint_r>
 800b386:	2800      	cmp	r0, #0
 800b388:	f47f ac3d 	bne.w	800ac06 <_svfprintf_r+0x8d6>
 800b38c:	992e      	ldr	r1, [sp, #184]	; 0xb8
 800b38e:	aa2f      	add	r2, sp, #188	; 0xbc
 800b390:	e795      	b.n	800b2be <_svfprintf_r+0xf8e>
 800b392:	f8cd 9034 	str.w	r9, [sp, #52]	; 0x34
 800b396:	4b2f      	ldr	r3, [pc, #188]	; (800b454 <_svfprintf_r+0x1124>)
 800b398:	f8dd 9068 	ldr.w	r9, [sp, #104]	; 0x68
 800b39c:	f8cd 801c 	str.w	r8, [sp, #28]
 800b3a0:	f405 6780 	and.w	r7, r5, #1024	; 0x400
 800b3a4:	f04f 0c00 	mov.w	ip, #0
 800b3a8:	ac58      	add	r4, sp, #352	; 0x160
 800b3aa:	f04f 3bcc 	mov.w	fp, #3435973836	; 0xcccccccc
 800b3ae:	950a      	str	r5, [sp, #40]	; 0x28
 800b3b0:	e005      	b.n	800b3be <_svfprintf_r+0x108e>
 800b3b2:	2a0a      	cmp	r2, #10
 800b3b4:	f171 0100 	sbcs.w	r1, r1, #0
 800b3b8:	d334      	bcc.n	800b424 <_svfprintf_r+0x10f4>
 800b3ba:	4642      	mov	r2, r8
 800b3bc:	4631      	mov	r1, r6
 800b3be:	1850      	adds	r0, r2, r1
 800b3c0:	f140 0000 	adc.w	r0, r0, #0
 800b3c4:	fba3 5600 	umull	r5, r6, r3, r0
 800b3c8:	f026 0503 	bic.w	r5, r6, #3
 800b3cc:	eb05 0596 	add.w	r5, r5, r6, lsr #2
 800b3d0:	1b40      	subs	r0, r0, r5
 800b3d2:	1a15      	subs	r5, r2, r0
 800b3d4:	f161 0e00 	sbc.w	lr, r1, #0
 800b3d8:	fb0b f605 	mul.w	r6, fp, r5
 800b3dc:	fb03 660e 	mla	r6, r3, lr, r6
 800b3e0:	fba5 8503 	umull	r8, r5, r5, r3
 800b3e4:	442e      	add	r6, r5
 800b3e6:	f008 0e01 	and.w	lr, r8, #1
 800b3ea:	2505      	movs	r5, #5
 800b3ec:	fbae 5e05 	umull	r5, lr, lr, r5
 800b3f0:	182d      	adds	r5, r5, r0
 800b3f2:	ea4f 0858 	mov.w	r8, r8, lsr #1
 800b3f6:	3530      	adds	r5, #48	; 0x30
 800b3f8:	f804 5c01 	strb.w	r5, [r4, #-1]
 800b3fc:	ea48 78c6 	orr.w	r8, r8, r6, lsl #31
 800b400:	f10c 0c01 	add.w	ip, ip, #1
 800b404:	3c01      	subs	r4, #1
 800b406:	0876      	lsrs	r6, r6, #1
 800b408:	2f00      	cmp	r7, #0
 800b40a:	d0d2      	beq.n	800b3b2 <_svfprintf_r+0x1082>
 800b40c:	f899 0000 	ldrb.w	r0, [r9]
 800b410:	4584      	cmp	ip, r0
 800b412:	d1ce      	bne.n	800b3b2 <_svfprintf_r+0x1082>
 800b414:	f1bc 0fff 	cmp.w	ip, #255	; 0xff
 800b418:	d0cb      	beq.n	800b3b2 <_svfprintf_r+0x1082>
 800b41a:	2a0a      	cmp	r2, #10
 800b41c:	f171 0100 	sbcs.w	r1, r1, #0
 800b420:	f080 8198 	bcs.w	800b754 <_svfprintf_r+0x1424>
 800b424:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 800b426:	f8cd 9068 	str.w	r9, [sp, #104]	; 0x68
 800b42a:	ab58      	add	r3, sp, #352	; 0x160
 800b42c:	1b1b      	subs	r3, r3, r4
 800b42e:	f8dd 801c 	ldr.w	r8, [sp, #28]
 800b432:	f8dd 9034 	ldr.w	r9, [sp, #52]	; 0x34
 800b436:	f8cd c04c 	str.w	ip, [sp, #76]	; 0x4c
 800b43a:	46ab      	mov	fp, r5
 800b43c:	930a      	str	r3, [sp, #40]	; 0x28
 800b43e:	f7ff bae1 	b.w	800aa04 <_svfprintf_r+0x6d4>
 800b442:	bf00      	nop
 800b444:	0801074c 	.word	0x0801074c
 800b448:	08010760 	.word	0x08010760
 800b44c:	08010774 	.word	0x08010774
 800b450:	08010790 	.word	0x08010790
 800b454:	cccccccd 	.word	0xcccccccd
 800b458:	2301      	movs	r3, #1
 800b45a:	f8c9 3004 	str.w	r3, [r9, #4]
 800b45e:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800b460:	4aba      	ldr	r2, [pc, #744]	; (800b74c <_svfprintf_r+0x141c>)
 800b462:	f8c9 2000 	str.w	r2, [r9]
 800b466:	3301      	adds	r3, #1
 800b468:	3601      	adds	r6, #1
 800b46a:	2b07      	cmp	r3, #7
 800b46c:	962e      	str	r6, [sp, #184]	; 0xb8
 800b46e:	932d      	str	r3, [sp, #180]	; 0xb4
 800b470:	f300 818c 	bgt.w	800b78c <_svfprintf_r+0x145c>
 800b474:	f109 0908 	add.w	r9, r9, #8
 800b478:	2900      	cmp	r1, #0
 800b47a:	f040 80be 	bne.w	800b5fa <_svfprintf_r+0x12ca>
 800b47e:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800b480:	f00b 0301 	and.w	r3, fp, #1
 800b484:	4313      	orrs	r3, r2
 800b486:	f43f a8d8 	beq.w	800a63a <_svfprintf_r+0x30a>
 800b48a:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800b48c:	9919      	ldr	r1, [sp, #100]	; 0x64
 800b48e:	199a      	adds	r2, r3, r6
 800b490:	e9c9 1300 	strd	r1, r3, [r9]
 800b494:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800b496:	922e      	str	r2, [sp, #184]	; 0xb8
 800b498:	3301      	adds	r3, #1
 800b49a:	2b07      	cmp	r3, #7
 800b49c:	932d      	str	r3, [sp, #180]	; 0xb4
 800b49e:	f300 826e 	bgt.w	800b97e <_svfprintf_r+0x164e>
 800b4a2:	f109 0908 	add.w	r9, r9, #8
 800b4a6:	9913      	ldr	r1, [sp, #76]	; 0x4c
 800b4a8:	f8c9 4000 	str.w	r4, [r9]
 800b4ac:	3301      	adds	r3, #1
 800b4ae:	188e      	adds	r6, r1, r2
 800b4b0:	2b07      	cmp	r3, #7
 800b4b2:	e9cd 362d 	strd	r3, r6, [sp, #180]	; 0xb4
 800b4b6:	f8c9 1004 	str.w	r1, [r9, #4]
 800b4ba:	f77f a8bc 	ble.w	800a636 <_svfprintf_r+0x306>
 800b4be:	f7ff bbf1 	b.w	800aca4 <_svfprintf_r+0x974>
 800b4c2:	990c      	ldr	r1, [sp, #48]	; 0x30
 800b4c4:	931e      	str	r3, [sp, #120]	; 0x78
 800b4c6:	aa2c      	add	r2, sp, #176	; 0xb0
 800b4c8:	4650      	mov	r0, sl
 800b4ca:	f002 fbf5 	bl	800dcb8 <__ssprint_r>
 800b4ce:	2800      	cmp	r0, #0
 800b4d0:	f47f ab99 	bne.w	800ac06 <_svfprintf_r+0x8d6>
 800b4d4:	f89d 2087 	ldrb.w	r2, [sp, #135]	; 0x87
 800b4d8:	9e2e      	ldr	r6, [sp, #184]	; 0xb8
 800b4da:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800b4dc:	f10d 09bc 	add.w	r9, sp, #188	; 0xbc
 800b4e0:	f7ff b86a 	b.w	800a5b8 <_svfprintf_r+0x288>
 800b4e4:	46c2      	mov	sl, r8
 800b4e6:	f7ff bb8e 	b.w	800ac06 <_svfprintf_r+0x8d6>
 800b4ea:	f01b 0240 	ands.w	r2, fp, #64	; 0x40
 800b4ee:	f000 80b8 	beq.w	800b662 <_svfprintf_r+0x1332>
 800b4f2:	980e      	ldr	r0, [sp, #56]	; 0x38
 800b4f4:	f850 2b04 	ldr.w	r2, [r0], #4
 800b4f8:	900e      	str	r0, [sp, #56]	; 0x38
 800b4fa:	4619      	mov	r1, r3
 800b4fc:	b292      	uxth	r2, r2
 800b4fe:	e640      	b.n	800b182 <_svfprintf_r+0xe52>
 800b500:	990c      	ldr	r1, [sp, #48]	; 0x30
 800b502:	aa2c      	add	r2, sp, #176	; 0xb0
 800b504:	4650      	mov	r0, sl
 800b506:	f002 fbd7 	bl	800dcb8 <__ssprint_r>
 800b50a:	2800      	cmp	r0, #0
 800b50c:	f47f ab7b 	bne.w	800ac06 <_svfprintf_r+0x8d6>
 800b510:	9e2e      	ldr	r6, [sp, #184]	; 0xb8
 800b512:	f10d 09bc 	add.w	r9, sp, #188	; 0xbc
 800b516:	f7ff babc 	b.w	800aa92 <_svfprintf_r+0x762>
 800b51a:	ae2a      	add	r6, sp, #168	; 0xa8
 800b51c:	2208      	movs	r2, #8
 800b51e:	2100      	movs	r1, #0
 800b520:	4630      	mov	r0, r6
 800b522:	9425      	str	r4, [sp, #148]	; 0x94
 800b524:	f7fe fbb0 	bl	8009c88 <memset>
 800b528:	9b08      	ldr	r3, [sp, #32]
 800b52a:	1c5a      	adds	r2, r3, #1
 800b52c:	f000 80d4 	beq.w	800b6d8 <_svfprintf_r+0x13a8>
 800b530:	2500      	movs	r5, #0
 800b532:	f8cd 801c 	str.w	r8, [sp, #28]
 800b536:	f8cd b034 	str.w	fp, [sp, #52]	; 0x34
 800b53a:	46a8      	mov	r8, r5
 800b53c:	469b      	mov	fp, r3
 800b53e:	e00c      	b.n	800b55a <_svfprintf_r+0x122a>
 800b540:	a93f      	add	r1, sp, #252	; 0xfc
 800b542:	4650      	mov	r0, sl
 800b544:	f002 fb84 	bl	800dc50 <_wcrtomb_r>
 800b548:	1c43      	adds	r3, r0, #1
 800b54a:	4440      	add	r0, r8
 800b54c:	f000 83b8 	beq.w	800bcc0 <_svfprintf_r+0x1990>
 800b550:	4558      	cmp	r0, fp
 800b552:	dc08      	bgt.n	800b566 <_svfprintf_r+0x1236>
 800b554:	f000 8435 	beq.w	800bdc2 <_svfprintf_r+0x1a92>
 800b558:	4680      	mov	r8, r0
 800b55a:	9a25      	ldr	r2, [sp, #148]	; 0x94
 800b55c:	5952      	ldr	r2, [r2, r5]
 800b55e:	4633      	mov	r3, r6
 800b560:	3504      	adds	r5, #4
 800b562:	2a00      	cmp	r2, #0
 800b564:	d1ec      	bne.n	800b540 <_svfprintf_r+0x1210>
 800b566:	f8cd 8028 	str.w	r8, [sp, #40]	; 0x28
 800b56a:	f8dd b034 	ldr.w	fp, [sp, #52]	; 0x34
 800b56e:	f8dd 801c 	ldr.w	r8, [sp, #28]
 800b572:	e0be      	b.n	800b6f2 <_svfprintf_r+0x13c2>
 800b574:	4616      	mov	r6, r2
 800b576:	3301      	adds	r3, #1
 800b578:	4426      	add	r6, r4
 800b57a:	2b07      	cmp	r3, #7
 800b57c:	f8c9 5000 	str.w	r5, [r9]
 800b580:	f8c9 4004 	str.w	r4, [r9, #4]
 800b584:	e9cd 362d 	strd	r3, r6, [sp, #180]	; 0xb4
 800b588:	f77f a855 	ble.w	800a636 <_svfprintf_r+0x306>
 800b58c:	f7ff bb8a 	b.w	800aca4 <_svfprintf_r+0x974>
 800b590:	aa2c      	add	r2, sp, #176	; 0xb0
 800b592:	4641      	mov	r1, r8
 800b594:	4650      	mov	r0, sl
 800b596:	f002 fb8f 	bl	800dcb8 <__ssprint_r>
 800b59a:	2800      	cmp	r0, #0
 800b59c:	f47f ab33 	bne.w	800ac06 <_svfprintf_r+0x8d6>
 800b5a0:	7838      	ldrb	r0, [r7, #0]
 800b5a2:	992e      	ldr	r1, [sp, #184]	; 0xb8
 800b5a4:	aa2f      	add	r2, sp, #188	; 0xbc
 800b5a6:	e69f      	b.n	800b2e8 <_svfprintf_r+0xfb8>
 800b5a8:	990c      	ldr	r1, [sp, #48]	; 0x30
 800b5aa:	aa2c      	add	r2, sp, #176	; 0xb0
 800b5ac:	4650      	mov	r0, sl
 800b5ae:	f002 fb83 	bl	800dcb8 <__ssprint_r>
 800b5b2:	2800      	cmp	r0, #0
 800b5b4:	f47f ab27 	bne.w	800ac06 <_svfprintf_r+0x8d6>
 800b5b8:	9e2e      	ldr	r6, [sp, #184]	; 0xb8
 800b5ba:	f10d 09bc 	add.w	r9, sp, #188	; 0xbc
 800b5be:	f7ff b823 	b.w	800a608 <_svfprintf_r+0x2d8>
 800b5c2:	2b01      	cmp	r3, #1
 800b5c4:	465d      	mov	r5, fp
 800b5c6:	f47f aa09 	bne.w	800a9dc <_svfprintf_r+0x6ac>
 800b5ca:	f7ff bbb9 	b.w	800ad40 <_svfprintf_r+0xa10>
 800b5ce:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800b5d0:	9909      	ldr	r1, [sp, #36]	; 0x24
 800b5d2:	f853 2b04 	ldr.w	r2, [r3], #4
 800b5d6:	4644      	mov	r4, r8
 800b5d8:	6011      	str	r1, [r2, #0]
 800b5da:	930e      	str	r3, [sp, #56]	; 0x38
 800b5dc:	f7fe bed6 	b.w	800a38c <_svfprintf_r+0x5c>
 800b5e0:	4616      	mov	r6, r2
 800b5e2:	3701      	adds	r7, #1
 800b5e4:	4426      	add	r6, r4
 800b5e6:	2f07      	cmp	r7, #7
 800b5e8:	e9cd 762d 	strd	r7, r6, [sp, #180]	; 0xb4
 800b5ec:	f8c9 5000 	str.w	r5, [r9]
 800b5f0:	f8c9 4004 	str.w	r4, [r9, #4]
 800b5f4:	f77f ab47 	ble.w	800ac86 <_svfprintf_r+0x956>
 800b5f8:	e491      	b.n	800af1e <_svfprintf_r+0xbee>
 800b5fa:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800b5fc:	9819      	ldr	r0, [sp, #100]	; 0x64
 800b5fe:	199a      	adds	r2, r3, r6
 800b600:	e9c9 0300 	strd	r0, r3, [r9]
 800b604:	9b2d      	ldr	r3, [sp, #180]	; 0xb4
 800b606:	922e      	str	r2, [sp, #184]	; 0xb8
 800b608:	3301      	adds	r3, #1
 800b60a:	2b07      	cmp	r3, #7
 800b60c:	932d      	str	r3, [sp, #180]	; 0xb4
 800b60e:	f300 81b6 	bgt.w	800b97e <_svfprintf_r+0x164e>
 800b612:	f109 0908 	add.w	r9, r9, #8
 800b616:	2900      	cmp	r1, #0
 800b618:	f6bf af45 	bge.w	800b4a6 <_svfprintf_r+0x1176>
 800b61c:	424f      	negs	r7, r1
 800b61e:	3110      	adds	r1, #16
 800b620:	4d4b      	ldr	r5, [pc, #300]	; (800b750 <_svfprintf_r+0x1420>)
 800b622:	f280 8388 	bge.w	800bd36 <_svfprintf_r+0x1a06>
 800b626:	4649      	mov	r1, r9
 800b628:	2610      	movs	r6, #16
 800b62a:	46a1      	mov	r9, r4
 800b62c:	9c0c      	ldr	r4, [sp, #48]	; 0x30
 800b62e:	e004      	b.n	800b63a <_svfprintf_r+0x130a>
 800b630:	3108      	adds	r1, #8
 800b632:	3f10      	subs	r7, #16
 800b634:	2f10      	cmp	r7, #16
 800b636:	f340 837c 	ble.w	800bd32 <_svfprintf_r+0x1a02>
 800b63a:	3301      	adds	r3, #1
 800b63c:	3210      	adds	r2, #16
 800b63e:	2b07      	cmp	r3, #7
 800b640:	e9c1 5600 	strd	r5, r6, [r1]
 800b644:	e9cd 322d 	strd	r3, r2, [sp, #180]	; 0xb4
 800b648:	ddf2      	ble.n	800b630 <_svfprintf_r+0x1300>
 800b64a:	aa2c      	add	r2, sp, #176	; 0xb0
 800b64c:	4621      	mov	r1, r4
 800b64e:	4650      	mov	r0, sl
 800b650:	f002 fb32 	bl	800dcb8 <__ssprint_r>
 800b654:	2800      	cmp	r0, #0
 800b656:	f47f aad6 	bne.w	800ac06 <_svfprintf_r+0x8d6>
 800b65a:	e9dd 322d 	ldrd	r3, r2, [sp, #180]	; 0xb4
 800b65e:	a92f      	add	r1, sp, #188	; 0xbc
 800b660:	e7e7      	b.n	800b632 <_svfprintf_r+0x1302>
 800b662:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800b664:	f41b 7100 	ands.w	r1, fp, #512	; 0x200
 800b668:	bf1a      	itte	ne
 800b66a:	4611      	movne	r1, r2
 800b66c:	f853 2b04 	ldrne.w	r2, [r3], #4
 800b670:	f853 2b04 	ldreq.w	r2, [r3], #4
 800b674:	930e      	str	r3, [sp, #56]	; 0x38
 800b676:	bf18      	it	ne
 800b678:	b2d2      	uxtbne	r2, r2
 800b67a:	e582      	b.n	800b182 <_svfprintf_r+0xe52>
 800b67c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800b67e:	f41b 7100 	ands.w	r1, fp, #512	; 0x200
 800b682:	bf1a      	itte	ne
 800b684:	4611      	movne	r1, r2
 800b686:	f853 2b04 	ldrne.w	r2, [r3], #4
 800b68a:	f853 2b04 	ldreq.w	r2, [r3], #4
 800b68e:	930e      	str	r3, [sp, #56]	; 0x38
 800b690:	bf18      	it	ne
 800b692:	b2d2      	uxtbne	r2, r2
 800b694:	f7ff b953 	b.w	800a93e <_svfprintf_r+0x60e>
 800b698:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800b69a:	f415 7100 	ands.w	r1, r5, #512	; 0x200
 800b69e:	bf1a      	itte	ne
 800b6a0:	4611      	movne	r1, r2
 800b6a2:	f853 2b04 	ldrne.w	r2, [r3], #4
 800b6a6:	f853 2b04 	ldreq.w	r2, [r3], #4
 800b6aa:	930e      	str	r3, [sp, #56]	; 0x38
 800b6ac:	bf18      	it	ne
 800b6ae:	b2d2      	uxtbne	r2, r2
 800b6b0:	2301      	movs	r3, #1
 800b6b2:	f7ff b8e1 	b.w	800a878 <_svfprintf_r+0x548>
 800b6b6:	4634      	mov	r4, r6
 800b6b8:	4616      	mov	r6, r2
 800b6ba:	3301      	adds	r3, #1
 800b6bc:	443e      	add	r6, r7
 800b6be:	2b07      	cmp	r3, #7
 800b6c0:	e9cd 362d 	strd	r3, r6, [sp, #180]	; 0xb4
 800b6c4:	f8c9 5000 	str.w	r5, [r9]
 800b6c8:	f8c9 7004 	str.w	r7, [r9, #4]
 800b6cc:	f300 814a 	bgt.w	800b964 <_svfprintf_r+0x1634>
 800b6d0:	f109 0908 	add.w	r9, r9, #8
 800b6d4:	f7ff bbb3 	b.w	800ae3e <_svfprintf_r+0xb0e>
 800b6d8:	2300      	movs	r3, #0
 800b6da:	4619      	mov	r1, r3
 800b6dc:	9600      	str	r6, [sp, #0]
 800b6de:	aa25      	add	r2, sp, #148	; 0x94
 800b6e0:	4650      	mov	r0, sl
 800b6e2:	f002 fadb 	bl	800dc9c <_wcsrtombs_r>
 800b6e6:	4603      	mov	r3, r0
 800b6e8:	3301      	adds	r3, #1
 800b6ea:	900a      	str	r0, [sp, #40]	; 0x28
 800b6ec:	f000 82e8 	beq.w	800bcc0 <_svfprintf_r+0x1990>
 800b6f0:	9425      	str	r4, [sp, #148]	; 0x94
 800b6f2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b6f4:	2b00      	cmp	r3, #0
 800b6f6:	d03d      	beq.n	800b774 <_svfprintf_r+0x1444>
 800b6f8:	2b63      	cmp	r3, #99	; 0x63
 800b6fa:	f300 8129 	bgt.w	800b950 <_svfprintf_r+0x1620>
 800b6fe:	2300      	movs	r3, #0
 800b700:	930d      	str	r3, [sp, #52]	; 0x34
 800b702:	ac3f      	add	r4, sp, #252	; 0xfc
 800b704:	2208      	movs	r2, #8
 800b706:	2100      	movs	r1, #0
 800b708:	4630      	mov	r0, r6
 800b70a:	f7fe fabd 	bl	8009c88 <memset>
 800b70e:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 800b710:	9600      	str	r6, [sp, #0]
 800b712:	462b      	mov	r3, r5
 800b714:	aa25      	add	r2, sp, #148	; 0x94
 800b716:	4621      	mov	r1, r4
 800b718:	4650      	mov	r0, sl
 800b71a:	f002 fabf 	bl	800dc9c <_wcsrtombs_r>
 800b71e:	4285      	cmp	r5, r0
 800b720:	f040 83c4 	bne.w	800beac <_svfprintf_r+0x1b7c>
 800b724:	990a      	ldr	r1, [sp, #40]	; 0x28
 800b726:	970e      	str	r7, [sp, #56]	; 0x38
 800b728:	2300      	movs	r3, #0
 800b72a:	5463      	strb	r3, [r4, r1]
 800b72c:	ea21 71e1 	bic.w	r1, r1, r1, asr #31
 800b730:	f89d 2087 	ldrb.w	r2, [sp, #135]	; 0x87
 800b734:	9308      	str	r3, [sp, #32]
 800b736:	9107      	str	r1, [sp, #28]
 800b738:	9312      	str	r3, [sp, #72]	; 0x48
 800b73a:	9316      	str	r3, [sp, #88]	; 0x58
 800b73c:	9311      	str	r3, [sp, #68]	; 0x44
 800b73e:	f7fe bfdb 	b.w	800a6f8 <_svfprintf_r+0x3c8>
 800b742:	222d      	movs	r2, #45	; 0x2d
 800b744:	f88d 2087 	strb.w	r2, [sp, #135]	; 0x87
 800b748:	f7fe bfc5 	b.w	800a6d6 <_svfprintf_r+0x3a6>
 800b74c:	0801077c 	.word	0x0801077c
 800b750:	08010790 	.word	0x08010790
 800b754:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800b756:	991c      	ldr	r1, [sp, #112]	; 0x70
 800b758:	1ae4      	subs	r4, r4, r3
 800b75a:	461a      	mov	r2, r3
 800b75c:	4620      	mov	r0, r4
 800b75e:	f000 fce3 	bl	800c128 <strncpy>
 800b762:	f899 2001 	ldrb.w	r2, [r9, #1]
 800b766:	4ba5      	ldr	r3, [pc, #660]	; (800b9fc <_svfprintf_r+0x16cc>)
 800b768:	b10a      	cbz	r2, 800b76e <_svfprintf_r+0x143e>
 800b76a:	f109 0901 	add.w	r9, r9, #1
 800b76e:	f04f 0c00 	mov.w	ip, #0
 800b772:	e622      	b.n	800b3ba <_svfprintf_r+0x108a>
 800b774:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b776:	f89d 2087 	ldrb.w	r2, [sp, #135]	; 0x87
 800b77a:	970e      	str	r7, [sp, #56]	; 0x38
 800b77c:	e9cd 3307 	strd	r3, r3, [sp, #28]
 800b780:	9312      	str	r3, [sp, #72]	; 0x48
 800b782:	9316      	str	r3, [sp, #88]	; 0x58
 800b784:	9311      	str	r3, [sp, #68]	; 0x44
 800b786:	930d      	str	r3, [sp, #52]	; 0x34
 800b788:	f7fe bfb6 	b.w	800a6f8 <_svfprintf_r+0x3c8>
 800b78c:	990c      	ldr	r1, [sp, #48]	; 0x30
 800b78e:	aa2c      	add	r2, sp, #176	; 0xb0
 800b790:	4650      	mov	r0, sl
 800b792:	f002 fa91 	bl	800dcb8 <__ssprint_r>
 800b796:	2800      	cmp	r0, #0
 800b798:	f47f aa35 	bne.w	800ac06 <_svfprintf_r+0x8d6>
 800b79c:	9923      	ldr	r1, [sp, #140]	; 0x8c
 800b79e:	9e2e      	ldr	r6, [sp, #184]	; 0xb8
 800b7a0:	f10d 09bc 	add.w	r9, sp, #188	; 0xbc
 800b7a4:	e668      	b.n	800b478 <_svfprintf_r+0x1148>
 800b7a6:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800b7a8:	990a      	ldr	r1, [sp, #40]	; 0x28
 800b7aa:	18a5      	adds	r5, r4, r2
 800b7ac:	1a6d      	subs	r5, r5, r1
 800b7ae:	1ad4      	subs	r4, r2, r3
 800b7b0:	42a5      	cmp	r5, r4
 800b7b2:	bfa8      	it	ge
 800b7b4:	4625      	movge	r5, r4
 800b7b6:	f7ff bb77 	b.w	800aea8 <_svfprintf_r+0xb78>
 800b7ba:	f913 2b04 	ldrsb.w	r2, [r3], #4
 800b7be:	930e      	str	r3, [sp, #56]	; 0x38
 800b7c0:	17d1      	asrs	r1, r2, #31
 800b7c2:	460b      	mov	r3, r1
 800b7c4:	f7ff b807 	b.w	800a7d6 <_svfprintf_r+0x4a6>
 800b7c8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800b7ca:	9909      	ldr	r1, [sp, #36]	; 0x24
 800b7cc:	f853 2b04 	ldr.w	r2, [r3], #4
 800b7d0:	930e      	str	r3, [sp, #56]	; 0x38
 800b7d2:	8011      	strh	r1, [r2, #0]
 800b7d4:	4644      	mov	r4, r8
 800b7d6:	f7fe bdd9 	b.w	800a38c <_svfprintf_r+0x5c>
 800b7da:	9b08      	ldr	r3, [sp, #32]
 800b7dc:	930a      	str	r3, [sp, #40]	; 0x28
 800b7de:	2302      	movs	r3, #2
 800b7e0:	a92a      	add	r1, sp, #168	; 0xa8
 800b7e2:	9104      	str	r1, [sp, #16]
 800b7e4:	a925      	add	r1, sp, #148	; 0x94
 800b7e6:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 800b7e8:	9103      	str	r1, [sp, #12]
 800b7ea:	a923      	add	r1, sp, #140	; 0x8c
 800b7ec:	9300      	str	r3, [sp, #0]
 800b7ee:	463a      	mov	r2, r7
 800b7f0:	4633      	mov	r3, r6
 800b7f2:	9501      	str	r5, [sp, #4]
 800b7f4:	9102      	str	r1, [sp, #8]
 800b7f6:	4650      	mov	r0, sl
 800b7f8:	f000 fda6 	bl	800c348 <_dtoa_r>
 800b7fc:	9b07      	ldr	r3, [sp, #28]
 800b7fe:	2b47      	cmp	r3, #71	; 0x47
 800b800:	4604      	mov	r4, r0
 800b802:	f000 81a3 	beq.w	800bb4c <_svfprintf_r+0x181c>
 800b806:	2b46      	cmp	r3, #70	; 0x46
 800b808:	4405      	add	r5, r0
 800b80a:	d105      	bne.n	800b818 <_svfprintf_r+0x14e8>
 800b80c:	7803      	ldrb	r3, [r0, #0]
 800b80e:	2b30      	cmp	r3, #48	; 0x30
 800b810:	f000 82b8 	beq.w	800bd84 <_svfprintf_r+0x1a54>
 800b814:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800b816:	441d      	add	r5, r3
 800b818:	4638      	mov	r0, r7
 800b81a:	4631      	mov	r1, r6
 800b81c:	2200      	movs	r2, #0
 800b81e:	2300      	movs	r3, #0
 800b820:	f7f5 fb80 	bl	8000f24 <__aeabi_dcmpeq>
 800b824:	2800      	cmp	r0, #0
 800b826:	f000 8166 	beq.w	800baf6 <_svfprintf_r+0x17c6>
 800b82a:	462b      	mov	r3, r5
 800b82c:	1b1b      	subs	r3, r3, r4
 800b82e:	9313      	str	r3, [sp, #76]	; 0x4c
 800b830:	9b07      	ldr	r3, [sp, #28]
 800b832:	2b47      	cmp	r3, #71	; 0x47
 800b834:	f000 814a 	beq.w	800bacc <_svfprintf_r+0x179c>
 800b838:	9b07      	ldr	r3, [sp, #28]
 800b83a:	2b46      	cmp	r3, #70	; 0x46
 800b83c:	f000 8200 	beq.w	800bc40 <_svfprintf_r+0x1910>
 800b840:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800b842:	9311      	str	r3, [sp, #68]	; 0x44
 800b844:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800b846:	9a07      	ldr	r2, [sp, #28]
 800b848:	3b01      	subs	r3, #1
 800b84a:	2a41      	cmp	r2, #65	; 0x41
 800b84c:	9323      	str	r3, [sp, #140]	; 0x8c
 800b84e:	f000 8223 	beq.w	800bc98 <_svfprintf_r+0x1968>
 800b852:	f89d 2040 	ldrb.w	r2, [sp, #64]	; 0x40
 800b856:	2100      	movs	r1, #0
 800b858:	2b00      	cmp	r3, #0
 800b85a:	bfb8      	it	lt
 800b85c:	9b11      	ldrlt	r3, [sp, #68]	; 0x44
 800b85e:	f88d 2098 	strb.w	r2, [sp, #152]	; 0x98
 800b862:	bfba      	itte	lt
 800b864:	f1c3 0301 	rsblt	r3, r3, #1
 800b868:	222d      	movlt	r2, #45	; 0x2d
 800b86a:	222b      	movge	r2, #43	; 0x2b
 800b86c:	2b09      	cmp	r3, #9
 800b86e:	f88d 2099 	strb.w	r2, [sp, #153]	; 0x99
 800b872:	f340 824f 	ble.w	800bd14 <_svfprintf_r+0x19e4>
 800b876:	f10d 05af 	add.w	r5, sp, #175	; 0xaf
 800b87a:	4e61      	ldr	r6, [pc, #388]	; (800ba00 <_svfprintf_r+0x16d0>)
 800b87c:	462a      	mov	r2, r5
 800b87e:	4610      	mov	r0, r2
 800b880:	fb86 2103 	smull	r2, r1, r6, r3
 800b884:	17da      	asrs	r2, r3, #31
 800b886:	ebc2 02a1 	rsb	r2, r2, r1, asr #2
 800b88a:	eb02 0182 	add.w	r1, r2, r2, lsl #2
 800b88e:	eba3 0141 	sub.w	r1, r3, r1, lsl #1
 800b892:	3130      	adds	r1, #48	; 0x30
 800b894:	f800 1c01 	strb.w	r1, [r0, #-1]
 800b898:	4619      	mov	r1, r3
 800b89a:	2963      	cmp	r1, #99	; 0x63
 800b89c:	4613      	mov	r3, r2
 800b89e:	f100 32ff 	add.w	r2, r0, #4294967295
 800b8a2:	dcec      	bgt.n	800b87e <_svfprintf_r+0x154e>
 800b8a4:	3330      	adds	r3, #48	; 0x30
 800b8a6:	b2d9      	uxtb	r1, r3
 800b8a8:	1e83      	subs	r3, r0, #2
 800b8aa:	429d      	cmp	r5, r3
 800b8ac:	f802 1c01 	strb.w	r1, [r2, #-1]
 800b8b0:	f240 82e9 	bls.w	800be86 <_svfprintf_r+0x1b56>
 800b8b4:	4613      	mov	r3, r2
 800b8b6:	f10d 029a 	add.w	r2, sp, #154	; 0x9a
 800b8ba:	e001      	b.n	800b8c0 <_svfprintf_r+0x1590>
 800b8bc:	f813 1b01 	ldrb.w	r1, [r3], #1
 800b8c0:	f802 1b01 	strb.w	r1, [r2], #1
 800b8c4:	429d      	cmp	r5, r3
 800b8c6:	d1f9      	bne.n	800b8bc <_svfprintf_r+0x158c>
 800b8c8:	f10d 03b1 	add.w	r3, sp, #177	; 0xb1
 800b8cc:	f10d 029a 	add.w	r2, sp, #154	; 0x9a
 800b8d0:	1a1b      	subs	r3, r3, r0
 800b8d2:	4413      	add	r3, r2
 800b8d4:	aa26      	add	r2, sp, #152	; 0x98
 800b8d6:	1a9b      	subs	r3, r3, r2
 800b8d8:	931b      	str	r3, [sp, #108]	; 0x6c
 800b8da:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800b8dc:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 800b8de:	2b01      	cmp	r3, #1
 800b8e0:	441a      	add	r2, r3
 800b8e2:	920a      	str	r2, [sp, #40]	; 0x28
 800b8e4:	f340 8249 	ble.w	800bd7a <_svfprintf_r+0x1a4a>
 800b8e8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b8ea:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800b8ec:	4413      	add	r3, r2
 800b8ee:	930a      	str	r3, [sp, #40]	; 0x28
 800b8f0:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800b8f2:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800b8f4:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800b8f8:	f443 7b80 	orr.w	fp, r3, #256	; 0x100
 800b8fc:	ea22 72e2 	bic.w	r2, r2, r2, asr #31
 800b900:	2300      	movs	r3, #0
 800b902:	9312      	str	r3, [sp, #72]	; 0x48
 800b904:	9207      	str	r2, [sp, #28]
 800b906:	9316      	str	r3, [sp, #88]	; 0x58
 800b908:	9311      	str	r3, [sp, #68]	; 0x44
 800b90a:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 800b90c:	2b00      	cmp	r3, #0
 800b90e:	f040 80eb 	bne.w	800bae8 <_svfprintf_r+0x17b8>
 800b912:	f89d 2087 	ldrb.w	r2, [sp, #135]	; 0x87
 800b916:	9308      	str	r3, [sp, #32]
 800b918:	f7fe beee 	b.w	800a6f8 <_svfprintf_r+0x3c8>
 800b91c:	4620      	mov	r0, r4
 800b91e:	970e      	str	r7, [sp, #56]	; 0x38
 800b920:	f7f4 fe6e 	bl	8000600 <strlen>
 800b924:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800b926:	9308      	str	r3, [sp, #32]
 800b928:	ea20 71e0 	bic.w	r1, r0, r0, asr #31
 800b92c:	9312      	str	r3, [sp, #72]	; 0x48
 800b92e:	9316      	str	r3, [sp, #88]	; 0x58
 800b930:	930d      	str	r3, [sp, #52]	; 0x34
 800b932:	2373      	movs	r3, #115	; 0x73
 800b934:	f89d 2087 	ldrb.w	r2, [sp, #135]	; 0x87
 800b938:	900a      	str	r0, [sp, #40]	; 0x28
 800b93a:	9107      	str	r1, [sp, #28]
 800b93c:	9310      	str	r3, [sp, #64]	; 0x40
 800b93e:	f7fe bedb 	b.w	800a6f8 <_svfprintf_r+0x3c8>
 800b942:	990c      	ldr	r1, [sp, #48]	; 0x30
 800b944:	aa2c      	add	r2, sp, #176	; 0xb0
 800b946:	4650      	mov	r0, sl
 800b948:	f002 f9b6 	bl	800dcb8 <__ssprint_r>
 800b94c:	f7fe bdf8 	b.w	800a540 <_svfprintf_r+0x210>
 800b950:	1c59      	adds	r1, r3, #1
 800b952:	4650      	mov	r0, sl
 800b954:	f7fe fa30 	bl	8009db8 <_malloc_r>
 800b958:	4604      	mov	r4, r0
 800b95a:	2800      	cmp	r0, #0
 800b95c:	f000 81b0 	beq.w	800bcc0 <_svfprintf_r+0x1990>
 800b960:	900d      	str	r0, [sp, #52]	; 0x34
 800b962:	e6cf      	b.n	800b704 <_svfprintf_r+0x13d4>
 800b964:	990c      	ldr	r1, [sp, #48]	; 0x30
 800b966:	aa2c      	add	r2, sp, #176	; 0xb0
 800b968:	4650      	mov	r0, sl
 800b96a:	f002 f9a5 	bl	800dcb8 <__ssprint_r>
 800b96e:	2800      	cmp	r0, #0
 800b970:	f47f a949 	bne.w	800ac06 <_svfprintf_r+0x8d6>
 800b974:	9e2e      	ldr	r6, [sp, #184]	; 0xb8
 800b976:	f10d 09bc 	add.w	r9, sp, #188	; 0xbc
 800b97a:	f7ff ba60 	b.w	800ae3e <_svfprintf_r+0xb0e>
 800b97e:	990c      	ldr	r1, [sp, #48]	; 0x30
 800b980:	aa2c      	add	r2, sp, #176	; 0xb0
 800b982:	4650      	mov	r0, sl
 800b984:	f002 f998 	bl	800dcb8 <__ssprint_r>
 800b988:	2800      	cmp	r0, #0
 800b98a:	f47f a93c 	bne.w	800ac06 <_svfprintf_r+0x8d6>
 800b98e:	e9dd 322d 	ldrd	r3, r2, [sp, #180]	; 0xb4
 800b992:	9923      	ldr	r1, [sp, #140]	; 0x8c
 800b994:	f10d 09bc 	add.w	r9, sp, #188	; 0xbc
 800b998:	e63d      	b.n	800b616 <_svfprintf_r+0x12e6>
 800b99a:	2306      	movs	r3, #6
 800b99c:	9308      	str	r3, [sp, #32]
 800b99e:	f7ff bba0 	b.w	800b0e2 <_svfprintf_r+0xdb2>
 800b9a2:	9b08      	ldr	r3, [sp, #32]
 800b9a4:	3301      	adds	r3, #1
 800b9a6:	930a      	str	r3, [sp, #40]	; 0x28
 800b9a8:	2302      	movs	r3, #2
 800b9aa:	e719      	b.n	800b7e0 <_svfprintf_r+0x14b0>
 800b9ac:	9b08      	ldr	r3, [sp, #32]
 800b9ae:	930a      	str	r3, [sp, #40]	; 0x28
 800b9b0:	2303      	movs	r3, #3
 800b9b2:	e715      	b.n	800b7e0 <_svfprintf_r+0x14b0>
 800b9b4:	4638      	mov	r0, r7
 800b9b6:	4631      	mov	r1, r6
 800b9b8:	aa23      	add	r2, sp, #140	; 0x8c
 800b9ba:	f000 fbf9 	bl	800c1b0 <frexp>
 800b9be:	2200      	movs	r2, #0
 800b9c0:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 800b9c4:	f7f5 f846 	bl	8000a54 <__aeabi_dmul>
 800b9c8:	2200      	movs	r2, #0
 800b9ca:	2300      	movs	r3, #0
 800b9cc:	4606      	mov	r6, r0
 800b9ce:	460f      	mov	r7, r1
 800b9d0:	f7f5 faa8 	bl	8000f24 <__aeabi_dcmpeq>
 800b9d4:	b108      	cbz	r0, 800b9da <_svfprintf_r+0x16aa>
 800b9d6:	2301      	movs	r3, #1
 800b9d8:	9323      	str	r3, [sp, #140]	; 0x8c
 800b9da:	4b0a      	ldr	r3, [pc, #40]	; (800ba04 <_svfprintf_r+0x16d4>)
 800b9dc:	930a      	str	r3, [sp, #40]	; 0x28
 800b9de:	9b08      	ldr	r3, [sp, #32]
 800b9e0:	f8cd 904c 	str.w	r9, [sp, #76]	; 0x4c
 800b9e4:	3b01      	subs	r3, #1
 800b9e6:	e9cd 8b11 	strd	r8, fp, [sp, #68]	; 0x44
 800b9ea:	4625      	mov	r5, r4
 800b9ec:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
 800b9f0:	f8cd a058 	str.w	sl, [sp, #88]	; 0x58
 800b9f4:	4698      	mov	r8, r3
 800b9f6:	941f      	str	r4, [sp, #124]	; 0x7c
 800b9f8:	e00d      	b.n	800ba16 <_svfprintf_r+0x16e6>
 800b9fa:	bf00      	nop
 800b9fc:	cccccccd 	.word	0xcccccccd
 800ba00:	66666667 	.word	0x66666667
 800ba04:	08010760 	.word	0x08010760
 800ba08:	2200      	movs	r2, #0
 800ba0a:	2300      	movs	r3, #0
 800ba0c:	f108 38ff 	add.w	r8, r8, #4294967295
 800ba10:	f7f5 fa88 	bl	8000f24 <__aeabi_dcmpeq>
 800ba14:	b9e8      	cbnz	r0, 800ba52 <_svfprintf_r+0x1722>
 800ba16:	4bae      	ldr	r3, [pc, #696]	; (800bcd0 <_svfprintf_r+0x19a0>)
 800ba18:	2200      	movs	r2, #0
 800ba1a:	4630      	mov	r0, r6
 800ba1c:	4639      	mov	r1, r7
 800ba1e:	f7f5 f819 	bl	8000a54 <__aeabi_dmul>
 800ba22:	460f      	mov	r7, r1
 800ba24:	4606      	mov	r6, r0
 800ba26:	f7f5 fac5 	bl	8000fb4 <__aeabi_d2iz>
 800ba2a:	4604      	mov	r4, r0
 800ba2c:	f7f4 ffa8 	bl	8000980 <__aeabi_i2d>
 800ba30:	460b      	mov	r3, r1
 800ba32:	4602      	mov	r2, r0
 800ba34:	4639      	mov	r1, r7
 800ba36:	4630      	mov	r0, r6
 800ba38:	f7f4 fe54 	bl	80006e4 <__aeabi_dsub>
 800ba3c:	f81b 3004 	ldrb.w	r3, [fp, r4]
 800ba40:	f1b8 3fff 	cmp.w	r8, #4294967295
 800ba44:	46aa      	mov	sl, r5
 800ba46:	46c1      	mov	r9, r8
 800ba48:	f805 3b01 	strb.w	r3, [r5], #1
 800ba4c:	4606      	mov	r6, r0
 800ba4e:	460f      	mov	r7, r1
 800ba50:	d1da      	bne.n	800ba08 <_svfprintf_r+0x16d8>
 800ba52:	4ba0      	ldr	r3, [pc, #640]	; (800bcd4 <_svfprintf_r+0x19a4>)
 800ba54:	2200      	movs	r2, #0
 800ba56:	4630      	mov	r0, r6
 800ba58:	4639      	mov	r1, r7
 800ba5a:	e9dd 8b11 	ldrd	r8, fp, [sp, #68]	; 0x44
 800ba5e:	f8cd 9044 	str.w	r9, [sp, #68]	; 0x44
 800ba62:	f8dd 904c 	ldr.w	r9, [sp, #76]	; 0x4c
 800ba66:	e9cd a412 	strd	sl, r4, [sp, #72]	; 0x48
 800ba6a:	f8dd a058 	ldr.w	sl, [sp, #88]	; 0x58
 800ba6e:	9c1f      	ldr	r4, [sp, #124]	; 0x7c
 800ba70:	f7f5 fa80 	bl	8000f74 <__aeabi_dcmpgt>
 800ba74:	2800      	cmp	r0, #0
 800ba76:	f040 8131 	bne.w	800bcdc <_svfprintf_r+0x19ac>
 800ba7a:	4b96      	ldr	r3, [pc, #600]	; (800bcd4 <_svfprintf_r+0x19a4>)
 800ba7c:	4630      	mov	r0, r6
 800ba7e:	4639      	mov	r1, r7
 800ba80:	2200      	movs	r2, #0
 800ba82:	f7f5 fa4f 	bl	8000f24 <__aeabi_dcmpeq>
 800ba86:	b118      	cbz	r0, 800ba90 <_svfprintf_r+0x1760>
 800ba88:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800ba8a:	07de      	lsls	r6, r3, #31
 800ba8c:	f100 8126 	bmi.w	800bcdc <_svfprintf_r+0x19ac>
 800ba90:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800ba92:	2b00      	cmp	r3, #0
 800ba94:	db07      	blt.n	800baa6 <_svfprintf_r+0x1776>
 800ba96:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800ba98:	3301      	adds	r3, #1
 800ba9a:	442b      	add	r3, r5
 800ba9c:	2230      	movs	r2, #48	; 0x30
 800ba9e:	f805 2b01 	strb.w	r2, [r5], #1
 800baa2:	42ab      	cmp	r3, r5
 800baa4:	d1fb      	bne.n	800ba9e <_svfprintf_r+0x176e>
 800baa6:	1b2b      	subs	r3, r5, r4
 800baa8:	9313      	str	r3, [sp, #76]	; 0x4c
 800baaa:	e6c1      	b.n	800b830 <_svfprintf_r+0x1500>
 800baac:	9c10      	ldr	r4, [sp, #64]	; 0x40
 800baae:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800bab0:	f8dd b028 	ldr.w	fp, [sp, #40]	; 0x28
 800bab4:	f8dd 803c 	ldr.w	r8, [sp, #60]	; 0x3c
 800bab8:	971a      	str	r7, [sp, #104]	; 0x68
 800baba:	18e3      	adds	r3, r4, r3
 800babc:	429d      	cmp	r5, r3
 800babe:	bf28      	it	cs
 800bac0:	461d      	movcs	r5, r3
 800bac2:	4691      	mov	r9, r2
 800bac4:	460e      	mov	r6, r1
 800bac6:	950a      	str	r5, [sp, #40]	; 0x28
 800bac8:	f7ff b9c0 	b.w	800ae4c <_svfprintf_r+0xb1c>
 800bacc:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800bace:	9311      	str	r3, [sp, #68]	; 0x44
 800bad0:	1cdd      	adds	r5, r3, #3
 800bad2:	db02      	blt.n	800bada <_svfprintf_r+0x17aa>
 800bad4:	9a08      	ldr	r2, [sp, #32]
 800bad6:	4293      	cmp	r3, r2
 800bad8:	dd19      	ble.n	800bb0e <_svfprintf_r+0x17de>
 800bada:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800badc:	3b02      	subs	r3, #2
 800bade:	9310      	str	r3, [sp, #64]	; 0x40
 800bae0:	f023 0320 	bic.w	r3, r3, #32
 800bae4:	9307      	str	r3, [sp, #28]
 800bae6:	e6ad      	b.n	800b844 <_svfprintf_r+0x1514>
 800bae8:	222d      	movs	r2, #45	; 0x2d
 800baea:	2300      	movs	r3, #0
 800baec:	f88d 2087 	strb.w	r2, [sp, #135]	; 0x87
 800baf0:	9308      	str	r3, [sp, #32]
 800baf2:	f7fe be04 	b.w	800a6fe <_svfprintf_r+0x3ce>
 800baf6:	9b2a      	ldr	r3, [sp, #168]	; 0xa8
 800baf8:	42ab      	cmp	r3, r5
 800bafa:	f4bf ae97 	bcs.w	800b82c <_svfprintf_r+0x14fc>
 800bafe:	2130      	movs	r1, #48	; 0x30
 800bb00:	1c5a      	adds	r2, r3, #1
 800bb02:	922a      	str	r2, [sp, #168]	; 0xa8
 800bb04:	7019      	strb	r1, [r3, #0]
 800bb06:	9b2a      	ldr	r3, [sp, #168]	; 0xa8
 800bb08:	429d      	cmp	r5, r3
 800bb0a:	d8f9      	bhi.n	800bb00 <_svfprintf_r+0x17d0>
 800bb0c:	e68e      	b.n	800b82c <_svfprintf_r+0x14fc>
 800bb0e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800bb10:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800bb12:	4293      	cmp	r3, r2
 800bb14:	f2c0 80c5 	blt.w	800bca2 <_svfprintf_r+0x1972>
 800bb18:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800bb1a:	f013 0f01 	tst.w	r3, #1
 800bb1e:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800bb20:	f000 814d 	beq.w	800bdbe <_svfprintf_r+0x1a8e>
 800bb24:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800bb26:	4413      	add	r3, r2
 800bb28:	930a      	str	r3, [sp, #40]	; 0x28
 800bb2a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800bb2c:	0559      	lsls	r1, r3, #21
 800bb2e:	d503      	bpl.n	800bb38 <_svfprintf_r+0x1808>
 800bb30:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800bb32:	2b00      	cmp	r3, #0
 800bb34:	f300 8156 	bgt.w	800bde4 <_svfprintf_r+0x1ab4>
 800bb38:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800bb3a:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 800bb3e:	9307      	str	r3, [sp, #28]
 800bb40:	2367      	movs	r3, #103	; 0x67
 800bb42:	9310      	str	r3, [sp, #64]	; 0x40
 800bb44:	2300      	movs	r3, #0
 800bb46:	9312      	str	r3, [sp, #72]	; 0x48
 800bb48:	9316      	str	r3, [sp, #88]	; 0x58
 800bb4a:	e6de      	b.n	800b90a <_svfprintf_r+0x15da>
 800bb4c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800bb4e:	07db      	lsls	r3, r3, #31
 800bb50:	f100 809f 	bmi.w	800bc92 <_svfprintf_r+0x1962>
 800bb54:	9b2a      	ldr	r3, [sp, #168]	; 0xa8
 800bb56:	e669      	b.n	800b82c <_svfprintf_r+0x14fc>
 800bb58:	aa2c      	add	r2, sp, #176	; 0xb0
 800bb5a:	4641      	mov	r1, r8
 800bb5c:	4650      	mov	r0, sl
 800bb5e:	f002 f8ab 	bl	800dcb8 <__ssprint_r>
 800bb62:	2800      	cmp	r0, #0
 800bb64:	f47f a84f 	bne.w	800ac06 <_svfprintf_r+0x8d6>
 800bb68:	7838      	ldrb	r0, [r7, #0]
 800bb6a:	992e      	ldr	r1, [sp, #184]	; 0xb8
 800bb6c:	aa2f      	add	r2, sp, #188	; 0xbc
 800bb6e:	4405      	add	r5, r0
 800bb70:	f7ff bbc1 	b.w	800b2f6 <_svfprintf_r+0xfc6>
 800bb74:	2378      	movs	r3, #120	; 0x78
 800bb76:	f88d 3089 	strb.w	r3, [sp, #137]	; 0x89
 800bb7a:	2330      	movs	r3, #48	; 0x30
 800bb7c:	f88d 3088 	strb.w	r3, [sp, #136]	; 0x88
 800bb80:	f04b 0302 	orr.w	r3, fp, #2
 800bb84:	930f      	str	r3, [sp, #60]	; 0x3c
 800bb86:	9b08      	ldr	r3, [sp, #32]
 800bb88:	2b63      	cmp	r3, #99	; 0x63
 800bb8a:	f300 80ed 	bgt.w	800bd68 <_svfprintf_r+0x1a38>
 800bb8e:	2300      	movs	r3, #0
 800bb90:	930d      	str	r3, [sp, #52]	; 0x34
 800bb92:	ac3f      	add	r4, sp, #252	; 0xfc
 800bb94:	e9dd 1214 	ldrd	r1, r2, [sp, #80]	; 0x50
 800bb98:	4613      	mov	r3, r2
 800bb9a:	2b00      	cmp	r3, #0
 800bb9c:	f44b 7b81 	orr.w	fp, fp, #258	; 0x102
 800bba0:	db67      	blt.n	800bc72 <_svfprintf_r+0x1942>
 800bba2:	461e      	mov	r6, r3
 800bba4:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800bba6:	f023 0320 	bic.w	r3, r3, #32
 800bbaa:	9307      	str	r3, [sp, #28]
 800bbac:	2300      	movs	r3, #0
 800bbae:	460f      	mov	r7, r1
 800bbb0:	931e      	str	r3, [sp, #120]	; 0x78
 800bbb2:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800bbb4:	2b61      	cmp	r3, #97	; 0x61
 800bbb6:	f47f aaa4 	bne.w	800b102 <_svfprintf_r+0xdd2>
 800bbba:	4638      	mov	r0, r7
 800bbbc:	4631      	mov	r1, r6
 800bbbe:	aa23      	add	r2, sp, #140	; 0x8c
 800bbc0:	f000 faf6 	bl	800c1b0 <frexp>
 800bbc4:	2200      	movs	r2, #0
 800bbc6:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 800bbca:	f7f4 ff43 	bl	8000a54 <__aeabi_dmul>
 800bbce:	2200      	movs	r2, #0
 800bbd0:	2300      	movs	r3, #0
 800bbd2:	4606      	mov	r6, r0
 800bbd4:	460f      	mov	r7, r1
 800bbd6:	f7f5 f9a5 	bl	8000f24 <__aeabi_dcmpeq>
 800bbda:	b108      	cbz	r0, 800bbe0 <_svfprintf_r+0x18b0>
 800bbdc:	2301      	movs	r3, #1
 800bbde:	9323      	str	r3, [sp, #140]	; 0x8c
 800bbe0:	4b3d      	ldr	r3, [pc, #244]	; (800bcd8 <_svfprintf_r+0x19a8>)
 800bbe2:	930a      	str	r3, [sp, #40]	; 0x28
 800bbe4:	e6fb      	b.n	800b9de <_svfprintf_r+0x16ae>
 800bbe6:	990c      	ldr	r1, [sp, #48]	; 0x30
 800bbe8:	aa2c      	add	r2, sp, #176	; 0xb0
 800bbea:	4650      	mov	r0, sl
 800bbec:	f002 f864 	bl	800dcb8 <__ssprint_r>
 800bbf0:	2800      	cmp	r0, #0
 800bbf2:	f47f a808 	bne.w	800ac06 <_svfprintf_r+0x8d6>
 800bbf6:	9e2e      	ldr	r6, [sp, #184]	; 0xb8
 800bbf8:	f10d 09bc 	add.w	r9, sp, #188	; 0xbc
 800bbfc:	f7ff b918 	b.w	800ae30 <_svfprintf_r+0xb00>
 800bc00:	990c      	ldr	r1, [sp, #48]	; 0x30
 800bc02:	aa2c      	add	r2, sp, #176	; 0xb0
 800bc04:	4650      	mov	r0, sl
 800bc06:	f002 f857 	bl	800dcb8 <__ssprint_r>
 800bc0a:	2800      	cmp	r0, #0
 800bc0c:	f47e affb 	bne.w	800ac06 <_svfprintf_r+0x8d6>
 800bc10:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800bc12:	9e2e      	ldr	r6, [sp, #184]	; 0xb8
 800bc14:	f10d 09bc 	add.w	r9, sp, #188	; 0xbc
 800bc18:	f7ff b92e 	b.w	800ae78 <_svfprintf_r+0xb48>
 800bc1c:	2358      	movs	r3, #88	; 0x58
 800bc1e:	e7aa      	b.n	800bb76 <_svfprintf_r+0x1846>
 800bc20:	990c      	ldr	r1, [sp, #48]	; 0x30
 800bc22:	aa2c      	add	r2, sp, #176	; 0xb0
 800bc24:	4650      	mov	r0, sl
 800bc26:	f002 f847 	bl	800dcb8 <__ssprint_r>
 800bc2a:	2800      	cmp	r0, #0
 800bc2c:	f47e afeb 	bne.w	800ac06 <_svfprintf_r+0x8d6>
 800bc30:	9c23      	ldr	r4, [sp, #140]	; 0x8c
 800bc32:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800bc34:	9e2e      	ldr	r6, [sp, #184]	; 0xb8
 800bc36:	1b1c      	subs	r4, r3, r4
 800bc38:	f10d 09bc 	add.w	r9, sp, #188	; 0xbc
 800bc3c:	f7ff b934 	b.w	800aea8 <_svfprintf_r+0xb78>
 800bc40:	9a23      	ldr	r2, [sp, #140]	; 0x8c
 800bc42:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800bc44:	9211      	str	r2, [sp, #68]	; 0x44
 800bc46:	2a00      	cmp	r2, #0
 800bc48:	f003 0301 	and.w	r3, r3, #1
 800bc4c:	f340 8108 	ble.w	800be60 <_svfprintf_r+0x1b30>
 800bc50:	9908      	ldr	r1, [sp, #32]
 800bc52:	430b      	orrs	r3, r1
 800bc54:	f040 80fd 	bne.w	800be52 <_svfprintf_r+0x1b22>
 800bc58:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800bc5a:	930a      	str	r3, [sp, #40]	; 0x28
 800bc5c:	2366      	movs	r3, #102	; 0x66
 800bc5e:	9310      	str	r3, [sp, #64]	; 0x40
 800bc60:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800bc62:	055a      	lsls	r2, r3, #21
 800bc64:	f100 80c0 	bmi.w	800bde8 <_svfprintf_r+0x1ab8>
 800bc68:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800bc6a:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 800bc6e:	9307      	str	r3, [sp, #28]
 800bc70:	e768      	b.n	800bb44 <_svfprintf_r+0x1814>
 800bc72:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800bc74:	f023 0320 	bic.w	r3, r3, #32
 800bc78:	9307      	str	r3, [sp, #28]
 800bc7a:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 800bc7e:	f103 4600 	add.w	r6, r3, #2147483648	; 0x80000000
 800bc82:	232d      	movs	r3, #45	; 0x2d
 800bc84:	4617      	mov	r7, r2
 800bc86:	931e      	str	r3, [sp, #120]	; 0x78
 800bc88:	e793      	b.n	800bbb2 <_svfprintf_r+0x1882>
 800bc8a:	2200      	movs	r2, #0
 800bc8c:	9208      	str	r2, [sp, #32]
 800bc8e:	f7fe bbaa 	b.w	800a3e6 <_svfprintf_r+0xb6>
 800bc92:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 800bc94:	4425      	add	r5, r4
 800bc96:	e5bf      	b.n	800b818 <_svfprintf_r+0x14e8>
 800bc98:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800bc9a:	320f      	adds	r2, #15
 800bc9c:	b2d2      	uxtb	r2, r2
 800bc9e:	2101      	movs	r1, #1
 800bca0:	e5da      	b.n	800b858 <_svfprintf_r+0x1528>
 800bca2:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800bca4:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800bca6:	189a      	adds	r2, r3, r2
 800bca8:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800bcaa:	920a      	str	r2, [sp, #40]	; 0x28
 800bcac:	2b00      	cmp	r3, #0
 800bcae:	f340 808f 	ble.w	800bdd0 <_svfprintf_r+0x1aa0>
 800bcb2:	2367      	movs	r3, #103	; 0x67
 800bcb4:	9310      	str	r3, [sp, #64]	; 0x40
 800bcb6:	e7d3      	b.n	800bc60 <_svfprintf_r+0x1930>
 800bcb8:	469b      	mov	fp, r3
 800bcba:	2300      	movs	r3, #0
 800bcbc:	930d      	str	r3, [sp, #52]	; 0x34
 800bcbe:	e7dc      	b.n	800bc7a <_svfprintf_r+0x194a>
 800bcc0:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800bcc2:	f9b2 300c 	ldrsh.w	r3, [r2, #12]
 800bcc6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800bcca:	8193      	strh	r3, [r2, #12]
 800bccc:	f7fe bc3b 	b.w	800a546 <_svfprintf_r+0x216>
 800bcd0:	40300000 	.word	0x40300000
 800bcd4:	3fe00000 	.word	0x3fe00000
 800bcd8:	0801074c 	.word	0x0801074c
 800bcdc:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800bcde:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800bce0:	932a      	str	r3, [sp, #168]	; 0xa8
 800bce2:	7bd1      	ldrb	r1, [r2, #15]
 800bce4:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800bce8:	428b      	cmp	r3, r1
 800bcea:	462a      	mov	r2, r5
 800bcec:	d109      	bne.n	800bd02 <_svfprintf_r+0x19d2>
 800bcee:	2030      	movs	r0, #48	; 0x30
 800bcf0:	f802 0c01 	strb.w	r0, [r2, #-1]
 800bcf4:	9a2a      	ldr	r2, [sp, #168]	; 0xa8
 800bcf6:	1e53      	subs	r3, r2, #1
 800bcf8:	932a      	str	r3, [sp, #168]	; 0xa8
 800bcfa:	f812 3c01 	ldrb.w	r3, [r2, #-1]
 800bcfe:	4299      	cmp	r1, r3
 800bd00:	d0f6      	beq.n	800bcf0 <_svfprintf_r+0x19c0>
 800bd02:	2b39      	cmp	r3, #57	; 0x39
 800bd04:	bf0b      	itete	eq
 800bd06:	9b0a      	ldreq	r3, [sp, #40]	; 0x28
 800bd08:	3301      	addne	r3, #1
 800bd0a:	7a9b      	ldrbeq	r3, [r3, #10]
 800bd0c:	b2db      	uxtbne	r3, r3
 800bd0e:	f802 3c01 	strb.w	r3, [r2, #-1]
 800bd12:	e6c8      	b.n	800baa6 <_svfprintf_r+0x1776>
 800bd14:	2900      	cmp	r1, #0
 800bd16:	f040 808c 	bne.w	800be32 <_svfprintf_r+0x1b02>
 800bd1a:	2230      	movs	r2, #48	; 0x30
 800bd1c:	f88d 209a 	strb.w	r2, [sp, #154]	; 0x9a
 800bd20:	f10d 029b 	add.w	r2, sp, #155	; 0x9b
 800bd24:	3330      	adds	r3, #48	; 0x30
 800bd26:	f802 3b01 	strb.w	r3, [r2], #1
 800bd2a:	ab26      	add	r3, sp, #152	; 0x98
 800bd2c:	1ad3      	subs	r3, r2, r3
 800bd2e:	931b      	str	r3, [sp, #108]	; 0x6c
 800bd30:	e5d3      	b.n	800b8da <_svfprintf_r+0x15aa>
 800bd32:	464c      	mov	r4, r9
 800bd34:	4689      	mov	r9, r1
 800bd36:	3301      	adds	r3, #1
 800bd38:	443a      	add	r2, r7
 800bd3a:	2b07      	cmp	r3, #7
 800bd3c:	e9cd 322d 	strd	r3, r2, [sp, #180]	; 0xb4
 800bd40:	f8c9 5000 	str.w	r5, [r9]
 800bd44:	f8c9 7004 	str.w	r7, [r9, #4]
 800bd48:	f77f abab 	ble.w	800b4a2 <_svfprintf_r+0x1172>
 800bd4c:	990c      	ldr	r1, [sp, #48]	; 0x30
 800bd4e:	aa2c      	add	r2, sp, #176	; 0xb0
 800bd50:	4650      	mov	r0, sl
 800bd52:	f001 ffb1 	bl	800dcb8 <__ssprint_r>
 800bd56:	2800      	cmp	r0, #0
 800bd58:	f47e af55 	bne.w	800ac06 <_svfprintf_r+0x8d6>
 800bd5c:	e9dd 322d 	ldrd	r3, r2, [sp, #180]	; 0xb4
 800bd60:	f10d 09bc 	add.w	r9, sp, #188	; 0xbc
 800bd64:	f7ff bb9f 	b.w	800b4a6 <_svfprintf_r+0x1176>
 800bd68:	1c59      	adds	r1, r3, #1
 800bd6a:	4650      	mov	r0, sl
 800bd6c:	f7fe f824 	bl	8009db8 <_malloc_r>
 800bd70:	4604      	mov	r4, r0
 800bd72:	2800      	cmp	r0, #0
 800bd74:	d0a4      	beq.n	800bcc0 <_svfprintf_r+0x1990>
 800bd76:	900d      	str	r0, [sp, #52]	; 0x34
 800bd78:	e70c      	b.n	800bb94 <_svfprintf_r+0x1864>
 800bd7a:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800bd7c:	07d8      	lsls	r0, r3, #31
 800bd7e:	f57f adb7 	bpl.w	800b8f0 <_svfprintf_r+0x15c0>
 800bd82:	e5b1      	b.n	800b8e8 <_svfprintf_r+0x15b8>
 800bd84:	4638      	mov	r0, r7
 800bd86:	4631      	mov	r1, r6
 800bd88:	2200      	movs	r2, #0
 800bd8a:	2300      	movs	r3, #0
 800bd8c:	f7f5 f8ca 	bl	8000f24 <__aeabi_dcmpeq>
 800bd90:	2800      	cmp	r0, #0
 800bd92:	f47f ad3f 	bne.w	800b814 <_svfprintf_r+0x14e4>
 800bd96:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800bd98:	f1c3 0301 	rsb	r3, r3, #1
 800bd9c:	9323      	str	r3, [sp, #140]	; 0x8c
 800bd9e:	e53a      	b.n	800b816 <_svfprintf_r+0x14e6>
 800bda0:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800bda2:	4c4a      	ldr	r4, [pc, #296]	; (800becc <_svfprintf_r+0x1b9c>)
 800bda4:	2b00      	cmp	r3, #0
 800bda6:	bfb4      	ite	lt
 800bda8:	222d      	movlt	r2, #45	; 0x2d
 800bdaa:	f89d 2087 	ldrbge.w	r2, [sp, #135]	; 0x87
 800bdae:	4b48      	ldr	r3, [pc, #288]	; (800bed0 <_svfprintf_r+0x1ba0>)
 800bdb0:	bfb8      	it	lt
 800bdb2:	f88d 2087 	strblt.w	r2, [sp, #135]	; 0x87
 800bdb6:	f02b 0b80 	bic.w	fp, fp, #128	; 0x80
 800bdba:	f7fe bc90 	b.w	800a6de <_svfprintf_r+0x3ae>
 800bdbe:	930a      	str	r3, [sp, #40]	; 0x28
 800bdc0:	e6b3      	b.n	800bb2a <_svfprintf_r+0x17fa>
 800bdc2:	9b08      	ldr	r3, [sp, #32]
 800bdc4:	f8dd 801c 	ldr.w	r8, [sp, #28]
 800bdc8:	f8dd b034 	ldr.w	fp, [sp, #52]	; 0x34
 800bdcc:	930a      	str	r3, [sp, #40]	; 0x28
 800bdce:	e490      	b.n	800b6f2 <_svfprintf_r+0x13c2>
 800bdd0:	f1c3 0301 	rsb	r3, r3, #1
 800bdd4:	441a      	add	r2, r3
 800bdd6:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 800bdda:	9307      	str	r3, [sp, #28]
 800bddc:	2367      	movs	r3, #103	; 0x67
 800bdde:	920a      	str	r2, [sp, #40]	; 0x28
 800bde0:	9310      	str	r3, [sp, #64]	; 0x40
 800bde2:	e6af      	b.n	800bb44 <_svfprintf_r+0x1814>
 800bde4:	2367      	movs	r3, #103	; 0x67
 800bde6:	9310      	str	r3, [sp, #64]	; 0x40
 800bde8:	991a      	ldr	r1, [sp, #104]	; 0x68
 800bdea:	780b      	ldrb	r3, [r1, #0]
 800bdec:	2bff      	cmp	r3, #255	; 0xff
 800bdee:	d059      	beq.n	800bea4 <_svfprintf_r+0x1b74>
 800bdf0:	2500      	movs	r5, #0
 800bdf2:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800bdf4:	4628      	mov	r0, r5
 800bdf6:	e003      	b.n	800be00 <_svfprintf_r+0x1ad0>
 800bdf8:	3001      	adds	r0, #1
 800bdfa:	3101      	adds	r1, #1
 800bdfc:	2bff      	cmp	r3, #255	; 0xff
 800bdfe:	d008      	beq.n	800be12 <_svfprintf_r+0x1ae2>
 800be00:	4293      	cmp	r3, r2
 800be02:	da06      	bge.n	800be12 <_svfprintf_r+0x1ae2>
 800be04:	1ad2      	subs	r2, r2, r3
 800be06:	784b      	ldrb	r3, [r1, #1]
 800be08:	2b00      	cmp	r3, #0
 800be0a:	d1f5      	bne.n	800bdf8 <_svfprintf_r+0x1ac8>
 800be0c:	780b      	ldrb	r3, [r1, #0]
 800be0e:	3501      	adds	r5, #1
 800be10:	e7f4      	b.n	800bdfc <_svfprintf_r+0x1acc>
 800be12:	9211      	str	r2, [sp, #68]	; 0x44
 800be14:	911a      	str	r1, [sp, #104]	; 0x68
 800be16:	9016      	str	r0, [sp, #88]	; 0x58
 800be18:	9512      	str	r5, [sp, #72]	; 0x48
 800be1a:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800be1c:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800be1e:	991d      	ldr	r1, [sp, #116]	; 0x74
 800be20:	4413      	add	r3, r2
 800be22:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800be24:	fb01 2303 	mla	r3, r1, r3, r2
 800be28:	930a      	str	r3, [sp, #40]	; 0x28
 800be2a:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 800be2e:	9307      	str	r3, [sp, #28]
 800be30:	e56b      	b.n	800b90a <_svfprintf_r+0x15da>
 800be32:	f10d 029a 	add.w	r2, sp, #154	; 0x9a
 800be36:	e775      	b.n	800bd24 <_svfprintf_r+0x19f4>
 800be38:	9b08      	ldr	r3, [sp, #32]
 800be3a:	9307      	str	r3, [sp, #28]
 800be3c:	930a      	str	r3, [sp, #40]	; 0x28
 800be3e:	2373      	movs	r3, #115	; 0x73
 800be40:	f89d 2087 	ldrb.w	r2, [sp, #135]	; 0x87
 800be44:	970e      	str	r7, [sp, #56]	; 0x38
 800be46:	9008      	str	r0, [sp, #32]
 800be48:	9012      	str	r0, [sp, #72]	; 0x48
 800be4a:	9016      	str	r0, [sp, #88]	; 0x58
 800be4c:	9310      	str	r3, [sp, #64]	; 0x40
 800be4e:	f7fe bc53 	b.w	800a6f8 <_svfprintf_r+0x3c8>
 800be52:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800be54:	18d5      	adds	r5, r2, r3
 800be56:	4429      	add	r1, r5
 800be58:	2366      	movs	r3, #102	; 0x66
 800be5a:	910a      	str	r1, [sp, #40]	; 0x28
 800be5c:	9310      	str	r3, [sp, #64]	; 0x40
 800be5e:	e6ff      	b.n	800bc60 <_svfprintf_r+0x1930>
 800be60:	9a08      	ldr	r2, [sp, #32]
 800be62:	4313      	orrs	r3, r2
 800be64:	d105      	bne.n	800be72 <_svfprintf_r+0x1b42>
 800be66:	2301      	movs	r3, #1
 800be68:	2266      	movs	r2, #102	; 0x66
 800be6a:	9307      	str	r3, [sp, #28]
 800be6c:	9210      	str	r2, [sp, #64]	; 0x40
 800be6e:	930a      	str	r3, [sp, #40]	; 0x28
 800be70:	e668      	b.n	800bb44 <_svfprintf_r+0x1814>
 800be72:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800be74:	1c5d      	adds	r5, r3, #1
 800be76:	442a      	add	r2, r5
 800be78:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 800be7c:	9307      	str	r3, [sp, #28]
 800be7e:	2366      	movs	r3, #102	; 0x66
 800be80:	920a      	str	r2, [sp, #40]	; 0x28
 800be82:	9310      	str	r3, [sp, #64]	; 0x40
 800be84:	e65e      	b.n	800bb44 <_svfprintf_r+0x1814>
 800be86:	2302      	movs	r3, #2
 800be88:	931b      	str	r3, [sp, #108]	; 0x6c
 800be8a:	e526      	b.n	800b8da <_svfprintf_r+0x15aa>
 800be8c:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800be8e:	f898 3001 	ldrb.w	r3, [r8, #1]
 800be92:	4688      	mov	r8, r1
 800be94:	f852 1b04 	ldr.w	r1, [r2], #4
 800be98:	920e      	str	r2, [sp, #56]	; 0x38
 800be9a:	ea41 71e1 	orr.w	r1, r1, r1, asr #31
 800be9e:	9108      	str	r1, [sp, #32]
 800bea0:	f7fe ba9f 	b.w	800a3e2 <_svfprintf_r+0xb2>
 800bea4:	2300      	movs	r3, #0
 800bea6:	9312      	str	r3, [sp, #72]	; 0x48
 800bea8:	9316      	str	r3, [sp, #88]	; 0x58
 800beaa:	e7b6      	b.n	800be1a <_svfprintf_r+0x1aea>
 800beac:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800beae:	8993      	ldrh	r3, [r2, #12]
 800beb0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800beb4:	8193      	strh	r3, [r2, #12]
 800beb6:	f7fe bea6 	b.w	800ac06 <_svfprintf_r+0x8d6>
 800beba:	230c      	movs	r3, #12
 800bebc:	f8ca 3000 	str.w	r3, [sl]
 800bec0:	f04f 33ff 	mov.w	r3, #4294967295
 800bec4:	9309      	str	r3, [sp, #36]	; 0x24
 800bec6:	f7fe bb45 	b.w	800a554 <_svfprintf_r+0x224>
 800beca:	bf00      	nop
 800becc:	08010744 	.word	0x08010744
 800bed0:	08010748 	.word	0x08010748

0800bed4 <stdio_exit_handler>:
 800bed4:	4a02      	ldr	r2, [pc, #8]	; (800bee0 <stdio_exit_handler+0xc>)
 800bed6:	4903      	ldr	r1, [pc, #12]	; (800bee4 <stdio_exit_handler+0x10>)
 800bed8:	4803      	ldr	r0, [pc, #12]	; (800bee8 <stdio_exit_handler+0x14>)
 800beda:	f000 b8bb 	b.w	800c054 <_fwalk_sglue>
 800bede:	bf00      	nop
 800bee0:	24000534 	.word	0x24000534
 800bee4:	0800ddb9 	.word	0x0800ddb9
 800bee8:	24000000 	.word	0x24000000

0800beec <cleanup_stdio>:
 800beec:	4b0c      	ldr	r3, [pc, #48]	; (800bf20 <cleanup_stdio+0x34>)
 800beee:	6841      	ldr	r1, [r0, #4]
 800bef0:	4299      	cmp	r1, r3
 800bef2:	b510      	push	{r4, lr}
 800bef4:	4604      	mov	r4, r0
 800bef6:	d001      	beq.n	800befc <cleanup_stdio+0x10>
 800bef8:	f001 ff5e 	bl	800ddb8 <_fclose_r>
 800befc:	68a1      	ldr	r1, [r4, #8]
 800befe:	4b09      	ldr	r3, [pc, #36]	; (800bf24 <cleanup_stdio+0x38>)
 800bf00:	4299      	cmp	r1, r3
 800bf02:	d002      	beq.n	800bf0a <cleanup_stdio+0x1e>
 800bf04:	4620      	mov	r0, r4
 800bf06:	f001 ff57 	bl	800ddb8 <_fclose_r>
 800bf0a:	68e1      	ldr	r1, [r4, #12]
 800bf0c:	4b06      	ldr	r3, [pc, #24]	; (800bf28 <cleanup_stdio+0x3c>)
 800bf0e:	4299      	cmp	r1, r3
 800bf10:	d004      	beq.n	800bf1c <cleanup_stdio+0x30>
 800bf12:	4620      	mov	r0, r4
 800bf14:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800bf18:	f001 bf4e 	b.w	800ddb8 <_fclose_r>
 800bf1c:	bd10      	pop	{r4, pc}
 800bf1e:	bf00      	nop
 800bf20:	24001990 	.word	0x24001990
 800bf24:	240019f8 	.word	0x240019f8
 800bf28:	24001a60 	.word	0x24001a60

0800bf2c <global_stdio_init.part.0>:
 800bf2c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800bf30:	4c2a      	ldr	r4, [pc, #168]	; (800bfdc <global_stdio_init.part.0+0xb0>)
 800bf32:	4b2b      	ldr	r3, [pc, #172]	; (800bfe0 <global_stdio_init.part.0+0xb4>)
 800bf34:	482b      	ldr	r0, [pc, #172]	; (800bfe4 <global_stdio_init.part.0+0xb8>)
 800bf36:	f8df 90b0 	ldr.w	r9, [pc, #176]	; 800bfe8 <global_stdio_init.part.0+0xbc>
 800bf3a:	f8df 80b0 	ldr.w	r8, [pc, #176]	; 800bfec <global_stdio_init.part.0+0xc0>
 800bf3e:	4f2c      	ldr	r7, [pc, #176]	; (800bff0 <global_stdio_init.part.0+0xc4>)
 800bf40:	6018      	str	r0, [r3, #0]
 800bf42:	2500      	movs	r5, #0
 800bf44:	2304      	movs	r3, #4
 800bf46:	2208      	movs	r2, #8
 800bf48:	4629      	mov	r1, r5
 800bf4a:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800bf4e:	4e29      	ldr	r6, [pc, #164]	; (800bff4 <global_stdio_init.part.0+0xc8>)
 800bf50:	6665      	str	r5, [r4, #100]	; 0x64
 800bf52:	e9c4 5302 	strd	r5, r3, [r4, #8]
 800bf56:	e9c4 5500 	strd	r5, r5, [r4]
 800bf5a:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800bf5e:	61a5      	str	r5, [r4, #24]
 800bf60:	f7fd fe92 	bl	8009c88 <memset>
 800bf64:	4b24      	ldr	r3, [pc, #144]	; (800bff8 <global_stdio_init.part.0+0xcc>)
 800bf66:	6763      	str	r3, [r4, #116]	; 0x74
 800bf68:	2208      	movs	r2, #8
 800bf6a:	4629      	mov	r1, r5
 800bf6c:	f104 00c4 	add.w	r0, r4, #196	; 0xc4
 800bf70:	e9c4 4907 	strd	r4, r9, [r4, #28]
 800bf74:	e9c4 8709 	strd	r8, r7, [r4, #36]	; 0x24
 800bf78:	e9c4 551a 	strd	r5, r5, [r4, #104]	; 0x68
 800bf7c:	e9c4 551e 	strd	r5, r5, [r4, #120]	; 0x78
 800bf80:	f8c4 50cc 	str.w	r5, [r4, #204]	; 0xcc
 800bf84:	6725      	str	r5, [r4, #112]	; 0x70
 800bf86:	f8c4 5080 	str.w	r5, [r4, #128]	; 0x80
 800bf8a:	62e6      	str	r6, [r4, #44]	; 0x2c
 800bf8c:	f7fd fe7c 	bl	8009c88 <memset>
 800bf90:	4b1a      	ldr	r3, [pc, #104]	; (800bffc <global_stdio_init.part.0+0xd0>)
 800bf92:	f8c4 30dc 	str.w	r3, [r4, #220]	; 0xdc
 800bf96:	4629      	mov	r1, r5
 800bf98:	f104 0368 	add.w	r3, r4, #104	; 0x68
 800bf9c:	2208      	movs	r2, #8
 800bf9e:	f504 7096 	add.w	r0, r4, #300	; 0x12c
 800bfa2:	f8c4 3084 	str.w	r3, [r4, #132]	; 0x84
 800bfa6:	e9c4 9822 	strd	r9, r8, [r4, #136]	; 0x88
 800bfaa:	e9c4 7624 	strd	r7, r6, [r4, #144]	; 0x90
 800bfae:	e9c4 5534 	strd	r5, r5, [r4, #208]	; 0xd0
 800bfb2:	e9c4 5538 	strd	r5, r5, [r4, #224]	; 0xe0
 800bfb6:	f8c4 5134 	str.w	r5, [r4, #308]	; 0x134
 800bfba:	f8c4 50d8 	str.w	r5, [r4, #216]	; 0xd8
 800bfbe:	f8c4 50e8 	str.w	r5, [r4, #232]	; 0xe8
 800bfc2:	f7fd fe61 	bl	8009c88 <memset>
 800bfc6:	f104 03d0 	add.w	r3, r4, #208	; 0xd0
 800bfca:	e9c4 983c 	strd	r9, r8, [r4, #240]	; 0xf0
 800bfce:	e9c4 763e 	strd	r7, r6, [r4, #248]	; 0xf8
 800bfd2:	f8c4 30ec 	str.w	r3, [r4, #236]	; 0xec
 800bfd6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800bfda:	bf00      	nop
 800bfdc:	24001990 	.word	0x24001990
 800bfe0:	24001ac8 	.word	0x24001ac8
 800bfe4:	0800bed5 	.word	0x0800bed5
 800bfe8:	0800c09d 	.word	0x0800c09d
 800bfec:	0800c0c1 	.word	0x0800c0c1
 800bff0:	0800c101 	.word	0x0800c101
 800bff4:	0800c121 	.word	0x0800c121
 800bff8:	00010009 	.word	0x00010009
 800bffc:	00020012 	.word	0x00020012

0800c000 <__sinit>:
 800c000:	b510      	push	{r4, lr}
 800c002:	4604      	mov	r4, r0
 800c004:	480a      	ldr	r0, [pc, #40]	; (800c030 <__sinit+0x30>)
 800c006:	f000 f8cf 	bl	800c1a8 <__retarget_lock_acquire_recursive>
 800c00a:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800c00c:	b923      	cbnz	r3, 800c018 <__sinit+0x18>
 800c00e:	4b09      	ldr	r3, [pc, #36]	; (800c034 <__sinit+0x34>)
 800c010:	4a09      	ldr	r2, [pc, #36]	; (800c038 <__sinit+0x38>)
 800c012:	681b      	ldr	r3, [r3, #0]
 800c014:	6362      	str	r2, [r4, #52]	; 0x34
 800c016:	b123      	cbz	r3, 800c022 <__sinit+0x22>
 800c018:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c01c:	4804      	ldr	r0, [pc, #16]	; (800c030 <__sinit+0x30>)
 800c01e:	f000 b8c5 	b.w	800c1ac <__retarget_lock_release_recursive>
 800c022:	f7ff ff83 	bl	800bf2c <global_stdio_init.part.0>
 800c026:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800c02a:	4801      	ldr	r0, [pc, #4]	; (800c030 <__sinit+0x30>)
 800c02c:	f000 b8be 	b.w	800c1ac <__retarget_lock_release_recursive>
 800c030:	24001ad4 	.word	0x24001ad4
 800c034:	24001ac8 	.word	0x24001ac8
 800c038:	0800beed 	.word	0x0800beed

0800c03c <__sfp_lock_acquire>:
 800c03c:	4801      	ldr	r0, [pc, #4]	; (800c044 <__sfp_lock_acquire+0x8>)
 800c03e:	f000 b8b3 	b.w	800c1a8 <__retarget_lock_acquire_recursive>
 800c042:	bf00      	nop
 800c044:	24001ad4 	.word	0x24001ad4

0800c048 <__sfp_lock_release>:
 800c048:	4801      	ldr	r0, [pc, #4]	; (800c050 <__sfp_lock_release+0x8>)
 800c04a:	f000 b8af 	b.w	800c1ac <__retarget_lock_release_recursive>
 800c04e:	bf00      	nop
 800c050:	24001ad4 	.word	0x24001ad4

0800c054 <_fwalk_sglue>:
 800c054:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c058:	4680      	mov	r8, r0
 800c05a:	460f      	mov	r7, r1
 800c05c:	4616      	mov	r6, r2
 800c05e:	f04f 0900 	mov.w	r9, #0
 800c062:	e9d6 5401 	ldrd	r5, r4, [r6, #4]
 800c066:	3d01      	subs	r5, #1
 800c068:	d411      	bmi.n	800c08e <_fwalk_sglue+0x3a>
 800c06a:	89a3      	ldrh	r3, [r4, #12]
 800c06c:	2b01      	cmp	r3, #1
 800c06e:	f105 35ff 	add.w	r5, r5, #4294967295
 800c072:	d908      	bls.n	800c086 <_fwalk_sglue+0x32>
 800c074:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
 800c078:	3301      	adds	r3, #1
 800c07a:	4621      	mov	r1, r4
 800c07c:	d003      	beq.n	800c086 <_fwalk_sglue+0x32>
 800c07e:	4640      	mov	r0, r8
 800c080:	47b8      	blx	r7
 800c082:	ea49 0900 	orr.w	r9, r9, r0
 800c086:	1c6b      	adds	r3, r5, #1
 800c088:	f104 0468 	add.w	r4, r4, #104	; 0x68
 800c08c:	d1ed      	bne.n	800c06a <_fwalk_sglue+0x16>
 800c08e:	6836      	ldr	r6, [r6, #0]
 800c090:	2e00      	cmp	r6, #0
 800c092:	d1e6      	bne.n	800c062 <_fwalk_sglue+0xe>
 800c094:	4648      	mov	r0, r9
 800c096:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c09a:	bf00      	nop

0800c09c <__sread>:
 800c09c:	b510      	push	{r4, lr}
 800c09e:	460c      	mov	r4, r1
 800c0a0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c0a4:	f7fd f972 	bl	800938c <_read_r>
 800c0a8:	2800      	cmp	r0, #0
 800c0aa:	db03      	blt.n	800c0b4 <__sread+0x18>
 800c0ac:	6d23      	ldr	r3, [r4, #80]	; 0x50
 800c0ae:	4403      	add	r3, r0
 800c0b0:	6523      	str	r3, [r4, #80]	; 0x50
 800c0b2:	bd10      	pop	{r4, pc}
 800c0b4:	89a3      	ldrh	r3, [r4, #12]
 800c0b6:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800c0ba:	81a3      	strh	r3, [r4, #12]
 800c0bc:	bd10      	pop	{r4, pc}
 800c0be:	bf00      	nop

0800c0c0 <__swrite>:
 800c0c0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c0c4:	460c      	mov	r4, r1
 800c0c6:	f9b1 100c 	ldrsh.w	r1, [r1, #12]
 800c0ca:	461f      	mov	r7, r3
 800c0cc:	05cb      	lsls	r3, r1, #23
 800c0ce:	4605      	mov	r5, r0
 800c0d0:	4616      	mov	r6, r2
 800c0d2:	d40b      	bmi.n	800c0ec <__swrite+0x2c>
 800c0d4:	f421 5180 	bic.w	r1, r1, #4096	; 0x1000
 800c0d8:	81a1      	strh	r1, [r4, #12]
 800c0da:	463b      	mov	r3, r7
 800c0dc:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800c0e0:	4632      	mov	r2, r6
 800c0e2:	4628      	mov	r0, r5
 800c0e4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800c0e8:	f7fd b96e 	b.w	80093c8 <_write_r>
 800c0ec:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800c0f0:	2302      	movs	r3, #2
 800c0f2:	2200      	movs	r2, #0
 800c0f4:	f7fd f95b 	bl	80093ae <_lseek_r>
 800c0f8:	f9b4 100c 	ldrsh.w	r1, [r4, #12]
 800c0fc:	e7ea      	b.n	800c0d4 <__swrite+0x14>
 800c0fe:	bf00      	nop

0800c100 <__sseek>:
 800c100:	b510      	push	{r4, lr}
 800c102:	460c      	mov	r4, r1
 800c104:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c108:	f7fd f951 	bl	80093ae <_lseek_r>
 800c10c:	89a3      	ldrh	r3, [r4, #12]
 800c10e:	1c42      	adds	r2, r0, #1
 800c110:	bf0e      	itee	eq
 800c112:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800c116:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800c11a:	6520      	strne	r0, [r4, #80]	; 0x50
 800c11c:	81a3      	strh	r3, [r4, #12]
 800c11e:	bd10      	pop	{r4, pc}

0800c120 <__sclose>:
 800c120:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800c124:	f7fd b95d 	b.w	80093e2 <_close_r>

0800c128 <strncpy>:
 800c128:	ea40 0301 	orr.w	r3, r0, r1
 800c12c:	079b      	lsls	r3, r3, #30
 800c12e:	b530      	push	{r4, r5, lr}
 800c130:	d101      	bne.n	800c136 <strncpy+0xe>
 800c132:	2a03      	cmp	r2, #3
 800c134:	d80f      	bhi.n	800c156 <strncpy+0x2e>
 800c136:	4684      	mov	ip, r0
 800c138:	f101 3eff 	add.w	lr, r1, #4294967295
 800c13c:	e007      	b.n	800c14e <strncpy+0x26>
 800c13e:	f81e 1f01 	ldrb.w	r1, [lr, #1]!
 800c142:	f803 1b01 	strb.w	r1, [r3], #1
 800c146:	1e54      	subs	r4, r2, #1
 800c148:	b1c1      	cbz	r1, 800c17c <strncpy+0x54>
 800c14a:	469c      	mov	ip, r3
 800c14c:	4622      	mov	r2, r4
 800c14e:	4663      	mov	r3, ip
 800c150:	2a00      	cmp	r2, #0
 800c152:	d1f4      	bne.n	800c13e <strncpy+0x16>
 800c154:	bd30      	pop	{r4, r5, pc}
 800c156:	460b      	mov	r3, r1
 800c158:	4684      	mov	ip, r0
 800c15a:	4619      	mov	r1, r3
 800c15c:	f853 5b04 	ldr.w	r5, [r3], #4
 800c160:	f1a5 3401 	sub.w	r4, r5, #16843009	; 0x1010101
 800c164:	ea24 0405 	bic.w	r4, r4, r5
 800c168:	f014 3f80 	tst.w	r4, #2155905152	; 0x80808080
 800c16c:	d1e4      	bne.n	800c138 <strncpy+0x10>
 800c16e:	3a04      	subs	r2, #4
 800c170:	2a03      	cmp	r2, #3
 800c172:	f84c 5b04 	str.w	r5, [ip], #4
 800c176:	4619      	mov	r1, r3
 800c178:	d8ef      	bhi.n	800c15a <strncpy+0x32>
 800c17a:	e7dd      	b.n	800c138 <strncpy+0x10>
 800c17c:	4494      	add	ip, r2
 800c17e:	2c00      	cmp	r4, #0
 800c180:	d0e8      	beq.n	800c154 <strncpy+0x2c>
 800c182:	f803 1b01 	strb.w	r1, [r3], #1
 800c186:	4563      	cmp	r3, ip
 800c188:	d1fb      	bne.n	800c182 <strncpy+0x5a>
 800c18a:	bd30      	pop	{r4, r5, pc}

0800c18c <__locale_mb_cur_max>:
 800c18c:	4b01      	ldr	r3, [pc, #4]	; (800c194 <__locale_mb_cur_max+0x8>)
 800c18e:	f893 0128 	ldrb.w	r0, [r3, #296]	; 0x128
 800c192:	4770      	bx	lr
 800c194:	24000540 	.word	0x24000540

0800c198 <_localeconv_r>:
 800c198:	4800      	ldr	r0, [pc, #0]	; (800c19c <_localeconv_r+0x4>)
 800c19a:	4770      	bx	lr
 800c19c:	24000630 	.word	0x24000630

0800c1a0 <__retarget_lock_init_recursive>:
 800c1a0:	4770      	bx	lr
 800c1a2:	bf00      	nop

0800c1a4 <__retarget_lock_close_recursive>:
 800c1a4:	4770      	bx	lr
 800c1a6:	bf00      	nop

0800c1a8 <__retarget_lock_acquire_recursive>:
 800c1a8:	4770      	bx	lr
 800c1aa:	bf00      	nop

0800c1ac <__retarget_lock_release_recursive>:
 800c1ac:	4770      	bx	lr
 800c1ae:	bf00      	nop

0800c1b0 <frexp>:
 800c1b0:	f8df c060 	ldr.w	ip, [pc, #96]	; 800c214 <frexp+0x64>
 800c1b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c1b6:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800c1ba:	2700      	movs	r7, #0
 800c1bc:	4563      	cmp	r3, ip
 800c1be:	4604      	mov	r4, r0
 800c1c0:	460d      	mov	r5, r1
 800c1c2:	4616      	mov	r6, r2
 800c1c4:	6017      	str	r7, [r2, #0]
 800c1c6:	dc22      	bgt.n	800c20e <frexp+0x5e>
 800c1c8:	4684      	mov	ip, r0
 800c1ca:	ea53 0c0c 	orrs.w	ip, r3, ip
 800c1ce:	d01e      	beq.n	800c20e <frexp+0x5e>
 800c1d0:	f8df c044 	ldr.w	ip, [pc, #68]	; 800c218 <frexp+0x68>
 800c1d4:	ea01 0c0c 	and.w	ip, r1, ip
 800c1d8:	460a      	mov	r2, r1
 800c1da:	f1bc 0f00 	cmp.w	ip, #0
 800c1de:	d109      	bne.n	800c1f4 <frexp+0x44>
 800c1e0:	4b0e      	ldr	r3, [pc, #56]	; (800c21c <frexp+0x6c>)
 800c1e2:	2200      	movs	r2, #0
 800c1e4:	f7f4 fc36 	bl	8000a54 <__aeabi_dmul>
 800c1e8:	f06f 0735 	mvn.w	r7, #53	; 0x35
 800c1ec:	4604      	mov	r4, r0
 800c1ee:	460a      	mov	r2, r1
 800c1f0:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 800c1f4:	f022 42ff 	bic.w	r2, r2, #2139095040	; 0x7f800000
 800c1f8:	151b      	asrs	r3, r3, #20
 800c1fa:	f422 02e0 	bic.w	r2, r2, #7340032	; 0x700000
 800c1fe:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 800c202:	f042 557f 	orr.w	r5, r2, #1069547520	; 0x3fc00000
 800c206:	443b      	add	r3, r7
 800c208:	f445 1500 	orr.w	r5, r5, #2097152	; 0x200000
 800c20c:	6033      	str	r3, [r6, #0]
 800c20e:	4620      	mov	r0, r4
 800c210:	4629      	mov	r1, r5
 800c212:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800c214:	7fefffff 	.word	0x7fefffff
 800c218:	7ff00000 	.word	0x7ff00000
 800c21c:	43500000 	.word	0x43500000

0800c220 <quorem>:
 800c220:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c224:	6903      	ldr	r3, [r0, #16]
 800c226:	690c      	ldr	r4, [r1, #16]
 800c228:	42a3      	cmp	r3, r4
 800c22a:	b083      	sub	sp, #12
 800c22c:	f2c0 8088 	blt.w	800c340 <quorem+0x120>
 800c230:	3c01      	subs	r4, #1
 800c232:	f101 0514 	add.w	r5, r1, #20
 800c236:	00a3      	lsls	r3, r4, #2
 800c238:	f100 0814 	add.w	r8, r0, #20
 800c23c:	9300      	str	r3, [sp, #0]
 800c23e:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
 800c242:	f858 2024 	ldr.w	r2, [r8, r4, lsl #2]
 800c246:	3301      	adds	r3, #1
 800c248:	468a      	mov	sl, r1
 800c24a:	429a      	cmp	r2, r3
 800c24c:	eb08 0184 	add.w	r1, r8, r4, lsl #2
 800c250:	4681      	mov	r9, r0
 800c252:	eb05 0784 	add.w	r7, r5, r4, lsl #2
 800c256:	9101      	str	r1, [sp, #4]
 800c258:	fbb2 f6f3 	udiv	r6, r2, r3
 800c25c:	d33a      	bcc.n	800c2d4 <quorem+0xb4>
 800c25e:	f04f 0c00 	mov.w	ip, #0
 800c262:	46ae      	mov	lr, r5
 800c264:	4640      	mov	r0, r8
 800c266:	4662      	mov	r2, ip
 800c268:	4663      	mov	r3, ip
 800c26a:	f85e bb04 	ldr.w	fp, [lr], #4
 800c26e:	6801      	ldr	r1, [r0, #0]
 800c270:	fa1f fc8b 	uxth.w	ip, fp
 800c274:	fb06 330c 	mla	r3, r6, ip, r3
 800c278:	ea4f 4c13 	mov.w	ip, r3, lsr #16
 800c27c:	ea4f 4b1b 	mov.w	fp, fp, lsr #16
 800c280:	fb06 cc0b 	mla	ip, r6, fp, ip
 800c284:	b29b      	uxth	r3, r3
 800c286:	1ad3      	subs	r3, r2, r3
 800c288:	fa1f f28c 	uxth.w	r2, ip
 800c28c:	fa13 f381 	uxtah	r3, r3, r1
 800c290:	ebc2 4211 	rsb	r2, r2, r1, lsr #16
 800c294:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800c298:	b29b      	uxth	r3, r3
 800c29a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800c29e:	4577      	cmp	r7, lr
 800c2a0:	f840 3b04 	str.w	r3, [r0], #4
 800c2a4:	ea4f 4222 	mov.w	r2, r2, asr #16
 800c2a8:	ea4f 431c 	mov.w	r3, ip, lsr #16
 800c2ac:	d2dd      	bcs.n	800c26a <quorem+0x4a>
 800c2ae:	9b00      	ldr	r3, [sp, #0]
 800c2b0:	f858 3003 	ldr.w	r3, [r8, r3]
 800c2b4:	b973      	cbnz	r3, 800c2d4 <quorem+0xb4>
 800c2b6:	9b01      	ldr	r3, [sp, #4]
 800c2b8:	3b04      	subs	r3, #4
 800c2ba:	4598      	cmp	r8, r3
 800c2bc:	d304      	bcc.n	800c2c8 <quorem+0xa8>
 800c2be:	e007      	b.n	800c2d0 <quorem+0xb0>
 800c2c0:	4598      	cmp	r8, r3
 800c2c2:	f104 34ff 	add.w	r4, r4, #4294967295
 800c2c6:	d203      	bcs.n	800c2d0 <quorem+0xb0>
 800c2c8:	f853 2904 	ldr.w	r2, [r3], #-4
 800c2cc:	2a00      	cmp	r2, #0
 800c2ce:	d0f7      	beq.n	800c2c0 <quorem+0xa0>
 800c2d0:	f8c9 4010 	str.w	r4, [r9, #16]
 800c2d4:	4651      	mov	r1, sl
 800c2d6:	4648      	mov	r0, r9
 800c2d8:	f001 fb82 	bl	800d9e0 <__mcmp>
 800c2dc:	2800      	cmp	r0, #0
 800c2de:	db2b      	blt.n	800c338 <quorem+0x118>
 800c2e0:	3601      	adds	r6, #1
 800c2e2:	4641      	mov	r1, r8
 800c2e4:	2300      	movs	r3, #0
 800c2e6:	f855 0b04 	ldr.w	r0, [r5], #4
 800c2ea:	f8d1 c000 	ldr.w	ip, [r1]
 800c2ee:	b282      	uxth	r2, r0
 800c2f0:	1a9a      	subs	r2, r3, r2
 800c2f2:	0c03      	lsrs	r3, r0, #16
 800c2f4:	fa12 f28c 	uxtah	r2, r2, ip
 800c2f8:	ebc3 431c 	rsb	r3, r3, ip, lsr #16
 800c2fc:	eb03 4322 	add.w	r3, r3, r2, asr #16
 800c300:	b292      	uxth	r2, r2
 800c302:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800c306:	42af      	cmp	r7, r5
 800c308:	f841 2b04 	str.w	r2, [r1], #4
 800c30c:	ea4f 4323 	mov.w	r3, r3, asr #16
 800c310:	d2e9      	bcs.n	800c2e6 <quorem+0xc6>
 800c312:	f858 2024 	ldr.w	r2, [r8, r4, lsl #2]
 800c316:	eb08 0384 	add.w	r3, r8, r4, lsl #2
 800c31a:	b96a      	cbnz	r2, 800c338 <quorem+0x118>
 800c31c:	3b04      	subs	r3, #4
 800c31e:	4598      	cmp	r8, r3
 800c320:	d304      	bcc.n	800c32c <quorem+0x10c>
 800c322:	e007      	b.n	800c334 <quorem+0x114>
 800c324:	4598      	cmp	r8, r3
 800c326:	f104 34ff 	add.w	r4, r4, #4294967295
 800c32a:	d203      	bcs.n	800c334 <quorem+0x114>
 800c32c:	f853 2904 	ldr.w	r2, [r3], #-4
 800c330:	2a00      	cmp	r2, #0
 800c332:	d0f7      	beq.n	800c324 <quorem+0x104>
 800c334:	f8c9 4010 	str.w	r4, [r9, #16]
 800c338:	4630      	mov	r0, r6
 800c33a:	b003      	add	sp, #12
 800c33c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c340:	2000      	movs	r0, #0
 800c342:	b003      	add	sp, #12
 800c344:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800c348 <_dtoa_r>:
 800c348:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c34c:	6b81      	ldr	r1, [r0, #56]	; 0x38
 800c34e:	b099      	sub	sp, #100	; 0x64
 800c350:	4690      	mov	r8, r2
 800c352:	4699      	mov	r9, r3
 800c354:	e9cd 8904 	strd	r8, r9, [sp, #16]
 800c358:	9d25      	ldr	r5, [sp, #148]	; 0x94
 800c35a:	4604      	mov	r4, r0
 800c35c:	b141      	cbz	r1, 800c370 <_dtoa_r+0x28>
 800c35e:	6bc2      	ldr	r2, [r0, #60]	; 0x3c
 800c360:	604a      	str	r2, [r1, #4]
 800c362:	2301      	movs	r3, #1
 800c364:	4093      	lsls	r3, r2
 800c366:	608b      	str	r3, [r1, #8]
 800c368:	f001 f8dc 	bl	800d524 <_Bfree>
 800c36c:	2300      	movs	r3, #0
 800c36e:	63a3      	str	r3, [r4, #56]	; 0x38
 800c370:	f1b9 0a00 	subs.w	sl, r9, #0
 800c374:	bfb4      	ite	lt
 800c376:	2301      	movlt	r3, #1
 800c378:	2300      	movge	r3, #0
 800c37a:	602b      	str	r3, [r5, #0]
 800c37c:	4b76      	ldr	r3, [pc, #472]	; (800c558 <_dtoa_r+0x210>)
 800c37e:	bfbc      	itt	lt
 800c380:	f02a 4a00 	biclt.w	sl, sl, #2147483648	; 0x80000000
 800c384:	f8cd a014 	strlt.w	sl, [sp, #20]
 800c388:	ea33 030a 	bics.w	r3, r3, sl
 800c38c:	f000 80ab 	beq.w	800c4e6 <_dtoa_r+0x19e>
 800c390:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c394:	4610      	mov	r0, r2
 800c396:	4619      	mov	r1, r3
 800c398:	2200      	movs	r2, #0
 800c39a:	2300      	movs	r3, #0
 800c39c:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 800c3a0:	f7f4 fdc0 	bl	8000f24 <__aeabi_dcmpeq>
 800c3a4:	4607      	mov	r7, r0
 800c3a6:	b178      	cbz	r0, 800c3c8 <_dtoa_r+0x80>
 800c3a8:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800c3aa:	2301      	movs	r3, #1
 800c3ac:	6013      	str	r3, [r2, #0]
 800c3ae:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800c3b0:	2b00      	cmp	r3, #0
 800c3b2:	f000 83ae 	beq.w	800cb12 <_dtoa_r+0x7ca>
 800c3b6:	4b69      	ldr	r3, [pc, #420]	; (800c55c <_dtoa_r+0x214>)
 800c3b8:	9a26      	ldr	r2, [sp, #152]	; 0x98
 800c3ba:	6013      	str	r3, [r2, #0]
 800c3bc:	3b01      	subs	r3, #1
 800c3be:	9303      	str	r3, [sp, #12]
 800c3c0:	9803      	ldr	r0, [sp, #12]
 800c3c2:	b019      	add	sp, #100	; 0x64
 800c3c4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c3c8:	ab16      	add	r3, sp, #88	; 0x58
 800c3ca:	9301      	str	r3, [sp, #4]
 800c3cc:	ab17      	add	r3, sp, #92	; 0x5c
 800c3ce:	9300      	str	r3, [sp, #0]
 800c3d0:	4620      	mov	r0, r4
 800c3d2:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800c3d6:	f001 fbcd 	bl	800db74 <__d2b>
 800c3da:	ea5f 561a 	movs.w	r6, sl, lsr #20
 800c3de:	4605      	mov	r5, r0
 800c3e0:	f040 8097 	bne.w	800c512 <_dtoa_r+0x1ca>
 800c3e4:	e9dd 7616 	ldrd	r7, r6, [sp, #88]	; 0x58
 800c3e8:	443e      	add	r6, r7
 800c3ea:	f206 4332 	addw	r3, r6, #1074	; 0x432
 800c3ee:	2b20      	cmp	r3, #32
 800c3f0:	f340 83a6 	ble.w	800cb40 <_dtoa_r+0x7f8>
 800c3f4:	f1c3 0340 	rsb	r3, r3, #64	; 0x40
 800c3f8:	fa0a fa03 	lsl.w	sl, sl, r3
 800c3fc:	f206 4312 	addw	r3, r6, #1042	; 0x412
 800c400:	fa28 f003 	lsr.w	r0, r8, r3
 800c404:	ea4a 0000 	orr.w	r0, sl, r0
 800c408:	f7f4 faaa 	bl	8000960 <__aeabi_ui2d>
 800c40c:	2301      	movs	r3, #1
 800c40e:	3e01      	subs	r6, #1
 800c410:	f1a1 71f8 	sub.w	r1, r1, #32505856	; 0x1f00000
 800c414:	930f      	str	r3, [sp, #60]	; 0x3c
 800c416:	4b52      	ldr	r3, [pc, #328]	; (800c560 <_dtoa_r+0x218>)
 800c418:	2200      	movs	r2, #0
 800c41a:	f7f4 f963 	bl	80006e4 <__aeabi_dsub>
 800c41e:	a348      	add	r3, pc, #288	; (adr r3, 800c540 <_dtoa_r+0x1f8>)
 800c420:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c424:	f7f4 fb16 	bl	8000a54 <__aeabi_dmul>
 800c428:	a347      	add	r3, pc, #284	; (adr r3, 800c548 <_dtoa_r+0x200>)
 800c42a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c42e:	f7f4 f95b 	bl	80006e8 <__adddf3>
 800c432:	4680      	mov	r8, r0
 800c434:	4630      	mov	r0, r6
 800c436:	4689      	mov	r9, r1
 800c438:	f7f4 faa2 	bl	8000980 <__aeabi_i2d>
 800c43c:	a344      	add	r3, pc, #272	; (adr r3, 800c550 <_dtoa_r+0x208>)
 800c43e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c442:	f7f4 fb07 	bl	8000a54 <__aeabi_dmul>
 800c446:	4602      	mov	r2, r0
 800c448:	460b      	mov	r3, r1
 800c44a:	4640      	mov	r0, r8
 800c44c:	4649      	mov	r1, r9
 800c44e:	f7f4 f94b 	bl	80006e8 <__adddf3>
 800c452:	4680      	mov	r8, r0
 800c454:	4689      	mov	r9, r1
 800c456:	f7f4 fdad 	bl	8000fb4 <__aeabi_d2iz>
 800c45a:	2200      	movs	r2, #0
 800c45c:	4683      	mov	fp, r0
 800c45e:	2300      	movs	r3, #0
 800c460:	4640      	mov	r0, r8
 800c462:	4649      	mov	r1, r9
 800c464:	f7f4 fd68 	bl	8000f38 <__aeabi_dcmplt>
 800c468:	2800      	cmp	r0, #0
 800c46a:	f040 8345 	bne.w	800caf8 <_dtoa_r+0x7b0>
 800c46e:	f1bb 0f16 	cmp.w	fp, #22
 800c472:	f200 8334 	bhi.w	800cade <_dtoa_r+0x796>
 800c476:	4b3b      	ldr	r3, [pc, #236]	; (800c564 <_dtoa_r+0x21c>)
 800c478:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 800c47c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c480:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800c484:	f7f4 fd58 	bl	8000f38 <__aeabi_dcmplt>
 800c488:	2800      	cmp	r0, #0
 800c48a:	d071      	beq.n	800c570 <_dtoa_r+0x228>
 800c48c:	2300      	movs	r3, #0
 800c48e:	1bbf      	subs	r7, r7, r6
 800c490:	930e      	str	r3, [sp, #56]	; 0x38
 800c492:	1e7b      	subs	r3, r7, #1
 800c494:	f10b 3bff 	add.w	fp, fp, #4294967295
 800c498:	9306      	str	r3, [sp, #24]
 800c49a:	f100 8327 	bmi.w	800caec <_dtoa_r+0x7a4>
 800c49e:	2300      	movs	r3, #0
 800c4a0:	9309      	str	r3, [sp, #36]	; 0x24
 800c4a2:	f1bb 0f00 	cmp.w	fp, #0
 800c4a6:	da6a      	bge.n	800c57e <_dtoa_r+0x236>
 800c4a8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c4aa:	f8cd b01c 	str.w	fp, [sp, #28]
 800c4ae:	eba3 030b 	sub.w	r3, r3, fp
 800c4b2:	9309      	str	r3, [sp, #36]	; 0x24
 800c4b4:	f1cb 0300 	rsb	r3, fp, #0
 800c4b8:	930d      	str	r3, [sp, #52]	; 0x34
 800c4ba:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800c4bc:	2b09      	cmp	r3, #9
 800c4be:	f04f 0b00 	mov.w	fp, #0
 800c4c2:	d865      	bhi.n	800c590 <_dtoa_r+0x248>
 800c4c4:	2b05      	cmp	r3, #5
 800c4c6:	f340 8339 	ble.w	800cb3c <_dtoa_r+0x7f4>
 800c4ca:	3b04      	subs	r3, #4
 800c4cc:	9322      	str	r3, [sp, #136]	; 0x88
 800c4ce:	2600      	movs	r6, #0
 800c4d0:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800c4d2:	3b02      	subs	r3, #2
 800c4d4:	2b03      	cmp	r3, #3
 800c4d6:	f200 8667 	bhi.w	800d1a8 <_dtoa_r+0xe60>
 800c4da:	e8df f013 	tbh	[pc, r3, lsl #1]
 800c4de:	044e      	.short	0x044e
 800c4e0:	0442044b 	.word	0x0442044b
 800c4e4:	0425      	.short	0x0425
 800c4e6:	9a24      	ldr	r2, [sp, #144]	; 0x90
 800c4e8:	f3ca 0a13 	ubfx	sl, sl, #0, #20
 800c4ec:	f242 730f 	movw	r3, #9999	; 0x270f
 800c4f0:	ea5a 0a08 	orrs.w	sl, sl, r8
 800c4f4:	6013      	str	r3, [r2, #0]
 800c4f6:	d11a      	bne.n	800c52e <_dtoa_r+0x1e6>
 800c4f8:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800c4fa:	2b00      	cmp	r3, #0
 800c4fc:	f000 8663 	beq.w	800d1c6 <_dtoa_r+0xe7e>
 800c500:	4b19      	ldr	r3, [pc, #100]	; (800c568 <_dtoa_r+0x220>)
 800c502:	9303      	str	r3, [sp, #12]
 800c504:	3308      	adds	r3, #8
 800c506:	9a26      	ldr	r2, [sp, #152]	; 0x98
 800c508:	9803      	ldr	r0, [sp, #12]
 800c50a:	6013      	str	r3, [r2, #0]
 800c50c:	b019      	add	sp, #100	; 0x64
 800c50e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c512:	e9dd 120a 	ldrd	r1, r2, [sp, #40]	; 0x28
 800c516:	f3c2 0313 	ubfx	r3, r2, #0, #20
 800c51a:	4608      	mov	r0, r1
 800c51c:	f043 517f 	orr.w	r1, r3, #1069547520	; 0x3fc00000
 800c520:	970f      	str	r7, [sp, #60]	; 0x3c
 800c522:	f2a6 36ff 	subw	r6, r6, #1023	; 0x3ff
 800c526:	9f16      	ldr	r7, [sp, #88]	; 0x58
 800c528:	f441 1140 	orr.w	r1, r1, #3145728	; 0x300000
 800c52c:	e773      	b.n	800c416 <_dtoa_r+0xce>
 800c52e:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800c530:	2b00      	cmp	r3, #0
 800c532:	f040 83db 	bne.w	800ccec <_dtoa_r+0x9a4>
 800c536:	4b0d      	ldr	r3, [pc, #52]	; (800c56c <_dtoa_r+0x224>)
 800c538:	9303      	str	r3, [sp, #12]
 800c53a:	e741      	b.n	800c3c0 <_dtoa_r+0x78>
 800c53c:	f3af 8000 	nop.w
 800c540:	636f4361 	.word	0x636f4361
 800c544:	3fd287a7 	.word	0x3fd287a7
 800c548:	8b60c8b3 	.word	0x8b60c8b3
 800c54c:	3fc68a28 	.word	0x3fc68a28
 800c550:	509f79fb 	.word	0x509f79fb
 800c554:	3fd34413 	.word	0x3fd34413
 800c558:	7ff00000 	.word	0x7ff00000
 800c55c:	0801077d 	.word	0x0801077d
 800c560:	3ff80000 	.word	0x3ff80000
 800c564:	080108f0 	.word	0x080108f0
 800c568:	080107e8 	.word	0x080107e8
 800c56c:	080107f4 	.word	0x080107f4
 800c570:	1bbf      	subs	r7, r7, r6
 800c572:	1e7b      	subs	r3, r7, #1
 800c574:	9306      	str	r3, [sp, #24]
 800c576:	f100 847e 	bmi.w	800ce76 <_dtoa_r+0xb2e>
 800c57a:	900e      	str	r0, [sp, #56]	; 0x38
 800c57c:	9009      	str	r0, [sp, #36]	; 0x24
 800c57e:	9b06      	ldr	r3, [sp, #24]
 800c580:	445b      	add	r3, fp
 800c582:	e9cd 3b06 	strd	r3, fp, [sp, #24]
 800c586:	2300      	movs	r3, #0
 800c588:	930d      	str	r3, [sp, #52]	; 0x34
 800c58a:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800c58c:	2b09      	cmp	r3, #9
 800c58e:	d999      	bls.n	800c4c4 <_dtoa_r+0x17c>
 800c590:	2300      	movs	r3, #0
 800c592:	e9cd 3322 	strd	r3, r3, [sp, #136]	; 0x88
 800c596:	2601      	movs	r6, #1
 800c598:	f04f 33ff 	mov.w	r3, #4294967295
 800c59c:	960c      	str	r6, [sp, #48]	; 0x30
 800c59e:	9308      	str	r3, [sp, #32]
 800c5a0:	9b08      	ldr	r3, [sp, #32]
 800c5a2:	9312      	str	r3, [sp, #72]	; 0x48
 800c5a4:	2100      	movs	r1, #0
 800c5a6:	63e1      	str	r1, [r4, #60]	; 0x3c
 800c5a8:	4620      	mov	r0, r4
 800c5aa:	f000 ff95 	bl	800d4d8 <_Balloc>
 800c5ae:	9003      	str	r0, [sp, #12]
 800c5b0:	2800      	cmp	r0, #0
 800c5b2:	f000 8601 	beq.w	800d1b8 <_dtoa_r+0xe70>
 800c5b6:	9b03      	ldr	r3, [sp, #12]
 800c5b8:	63a3      	str	r3, [r4, #56]	; 0x38
 800c5ba:	9b08      	ldr	r3, [sp, #32]
 800c5bc:	2b0e      	cmp	r3, #14
 800c5be:	f200 8113 	bhi.w	800c7e8 <_dtoa_r+0x4a0>
 800c5c2:	2e00      	cmp	r6, #0
 800c5c4:	f000 8110 	beq.w	800c7e8 <_dtoa_r+0x4a0>
 800c5c8:	9907      	ldr	r1, [sp, #28]
 800c5ca:	2900      	cmp	r1, #0
 800c5cc:	f340 8455 	ble.w	800ce7a <_dtoa_r+0xb32>
 800c5d0:	4bae      	ldr	r3, [pc, #696]	; (800c88c <_dtoa_r+0x544>)
 800c5d2:	f001 020f 	and.w	r2, r1, #15
 800c5d6:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800c5da:	ea4f 1821 	mov.w	r8, r1, asr #4
 800c5de:	05c9      	lsls	r1, r1, #23
 800c5e0:	e9d3 6700 	ldrd	r6, r7, [r3]
 800c5e4:	f140 8411 	bpl.w	800ce0a <_dtoa_r+0xac2>
 800c5e8:	4ba9      	ldr	r3, [pc, #676]	; (800c890 <_dtoa_r+0x548>)
 800c5ea:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800c5ee:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800c5f2:	f7f4 fb59 	bl	8000ca8 <__aeabi_ddiv>
 800c5f6:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800c5fa:	f008 080f 	and.w	r8, r8, #15
 800c5fe:	f04f 0a03 	mov.w	sl, #3
 800c602:	f1b8 0f00 	cmp.w	r8, #0
 800c606:	d013      	beq.n	800c630 <_dtoa_r+0x2e8>
 800c608:	f8df 9284 	ldr.w	r9, [pc, #644]	; 800c890 <_dtoa_r+0x548>
 800c60c:	f018 0f01 	tst.w	r8, #1
 800c610:	d009      	beq.n	800c626 <_dtoa_r+0x2de>
 800c612:	4630      	mov	r0, r6
 800c614:	4639      	mov	r1, r7
 800c616:	e9d9 2300 	ldrd	r2, r3, [r9]
 800c61a:	f7f4 fa1b 	bl	8000a54 <__aeabi_dmul>
 800c61e:	f10a 0a01 	add.w	sl, sl, #1
 800c622:	4606      	mov	r6, r0
 800c624:	460f      	mov	r7, r1
 800c626:	ea5f 0868 	movs.w	r8, r8, asr #1
 800c62a:	f109 0908 	add.w	r9, r9, #8
 800c62e:	d1ed      	bne.n	800c60c <_dtoa_r+0x2c4>
 800c630:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800c634:	4632      	mov	r2, r6
 800c636:	463b      	mov	r3, r7
 800c638:	f7f4 fb36 	bl	8000ca8 <__aeabi_ddiv>
 800c63c:	4680      	mov	r8, r0
 800c63e:	4689      	mov	r9, r1
 800c640:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800c642:	b143      	cbz	r3, 800c656 <_dtoa_r+0x30e>
 800c644:	4b93      	ldr	r3, [pc, #588]	; (800c894 <_dtoa_r+0x54c>)
 800c646:	2200      	movs	r2, #0
 800c648:	4640      	mov	r0, r8
 800c64a:	4649      	mov	r1, r9
 800c64c:	f7f4 fc74 	bl	8000f38 <__aeabi_dcmplt>
 800c650:	2800      	cmp	r0, #0
 800c652:	f040 852a 	bne.w	800d0aa <_dtoa_r+0xd62>
 800c656:	4650      	mov	r0, sl
 800c658:	f7f4 f992 	bl	8000980 <__aeabi_i2d>
 800c65c:	4642      	mov	r2, r8
 800c65e:	464b      	mov	r3, r9
 800c660:	f7f4 f9f8 	bl	8000a54 <__aeabi_dmul>
 800c664:	4b8c      	ldr	r3, [pc, #560]	; (800c898 <_dtoa_r+0x550>)
 800c666:	2200      	movs	r2, #0
 800c668:	f7f4 f83e 	bl	80006e8 <__adddf3>
 800c66c:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 800c670:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800c674:	9311      	str	r3, [sp, #68]	; 0x44
 800c676:	9b08      	ldr	r3, [sp, #32]
 800c678:	2b00      	cmp	r3, #0
 800c67a:	f000 8099 	beq.w	800c7b0 <_dtoa_r+0x468>
 800c67e:	9b07      	ldr	r3, [sp, #28]
 800c680:	9314      	str	r3, [sp, #80]	; 0x50
 800c682:	9b08      	ldr	r3, [sp, #32]
 800c684:	9313      	str	r3, [sp, #76]	; 0x4c
 800c686:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800c688:	2b00      	cmp	r3, #0
 800c68a:	f000 84a5 	beq.w	800cfd8 <_dtoa_r+0xc90>
 800c68e:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800c690:	4b7e      	ldr	r3, [pc, #504]	; (800c88c <_dtoa_r+0x544>)
 800c692:	4982      	ldr	r1, [pc, #520]	; (800c89c <_dtoa_r+0x554>)
 800c694:	9e03      	ldr	r6, [sp, #12]
 800c696:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800c69a:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800c69e:	2000      	movs	r0, #0
 800c6a0:	f7f4 fb02 	bl	8000ca8 <__aeabi_ddiv>
 800c6a4:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800c6a8:	f7f4 f81c 	bl	80006e4 <__aeabi_dsub>
 800c6ac:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800c6b0:	4649      	mov	r1, r9
 800c6b2:	4640      	mov	r0, r8
 800c6b4:	f7f4 fc7e 	bl	8000fb4 <__aeabi_d2iz>
 800c6b8:	4607      	mov	r7, r0
 800c6ba:	f7f4 f961 	bl	8000980 <__aeabi_i2d>
 800c6be:	4602      	mov	r2, r0
 800c6c0:	460b      	mov	r3, r1
 800c6c2:	4640      	mov	r0, r8
 800c6c4:	4649      	mov	r1, r9
 800c6c6:	f7f4 f80d 	bl	80006e4 <__aeabi_dsub>
 800c6ca:	3730      	adds	r7, #48	; 0x30
 800c6cc:	4680      	mov	r8, r0
 800c6ce:	4689      	mov	r9, r1
 800c6d0:	4602      	mov	r2, r0
 800c6d2:	460b      	mov	r3, r1
 800c6d4:	f806 7b01 	strb.w	r7, [r6], #1
 800c6d8:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800c6dc:	f7f4 fc4a 	bl	8000f74 <__aeabi_dcmpgt>
 800c6e0:	2800      	cmp	r0, #0
 800c6e2:	f040 8527 	bne.w	800d134 <_dtoa_r+0xdec>
 800c6e6:	f8cd b054 	str.w	fp, [sp, #84]	; 0x54
 800c6ea:	2700      	movs	r7, #0
 800c6ec:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	; 0x40
 800c6f0:	9510      	str	r5, [sp, #64]	; 0x40
 800c6f2:	9d13      	ldr	r5, [sp, #76]	; 0x4c
 800c6f4:	9413      	str	r4, [sp, #76]	; 0x4c
 800c6f6:	e02a      	b.n	800c74e <_dtoa_r+0x406>
 800c6f8:	3701      	adds	r7, #1
 800c6fa:	42af      	cmp	r7, r5
 800c6fc:	f280 852a 	bge.w	800d154 <_dtoa_r+0xe0c>
 800c700:	4b67      	ldr	r3, [pc, #412]	; (800c8a0 <_dtoa_r+0x558>)
 800c702:	4650      	mov	r0, sl
 800c704:	4659      	mov	r1, fp
 800c706:	2200      	movs	r2, #0
 800c708:	f7f4 f9a4 	bl	8000a54 <__aeabi_dmul>
 800c70c:	4b64      	ldr	r3, [pc, #400]	; (800c8a0 <_dtoa_r+0x558>)
 800c70e:	2200      	movs	r2, #0
 800c710:	4682      	mov	sl, r0
 800c712:	468b      	mov	fp, r1
 800c714:	4640      	mov	r0, r8
 800c716:	4649      	mov	r1, r9
 800c718:	f7f4 f99c 	bl	8000a54 <__aeabi_dmul>
 800c71c:	4689      	mov	r9, r1
 800c71e:	4680      	mov	r8, r0
 800c720:	f7f4 fc48 	bl	8000fb4 <__aeabi_d2iz>
 800c724:	4604      	mov	r4, r0
 800c726:	f7f4 f92b 	bl	8000980 <__aeabi_i2d>
 800c72a:	4602      	mov	r2, r0
 800c72c:	460b      	mov	r3, r1
 800c72e:	4640      	mov	r0, r8
 800c730:	4649      	mov	r1, r9
 800c732:	f7f3 ffd7 	bl	80006e4 <__aeabi_dsub>
 800c736:	3430      	adds	r4, #48	; 0x30
 800c738:	f806 4b01 	strb.w	r4, [r6], #1
 800c73c:	4652      	mov	r2, sl
 800c73e:	465b      	mov	r3, fp
 800c740:	4680      	mov	r8, r0
 800c742:	4689      	mov	r9, r1
 800c744:	f7f4 fbf8 	bl	8000f38 <__aeabi_dcmplt>
 800c748:	2800      	cmp	r0, #0
 800c74a:	f040 84f1 	bne.w	800d130 <_dtoa_r+0xde8>
 800c74e:	4642      	mov	r2, r8
 800c750:	464b      	mov	r3, r9
 800c752:	4950      	ldr	r1, [pc, #320]	; (800c894 <_dtoa_r+0x54c>)
 800c754:	2000      	movs	r0, #0
 800c756:	f7f3 ffc5 	bl	80006e4 <__aeabi_dsub>
 800c75a:	4652      	mov	r2, sl
 800c75c:	465b      	mov	r3, fp
 800c75e:	f7f4 fbeb 	bl	8000f38 <__aeabi_dcmplt>
 800c762:	2800      	cmp	r0, #0
 800c764:	d0c8      	beq.n	800c6f8 <_dtoa_r+0x3b0>
 800c766:	e9dd 4313 	ldrd	r4, r3, [sp, #76]	; 0x4c
 800c76a:	9d10      	ldr	r5, [sp, #64]	; 0x40
 800c76c:	9a03      	ldr	r2, [sp, #12]
 800c76e:	9307      	str	r3, [sp, #28]
 800c770:	e002      	b.n	800c778 <_dtoa_r+0x430>
 800c772:	42b2      	cmp	r2, r6
 800c774:	f000 84c6 	beq.w	800d104 <_dtoa_r+0xdbc>
 800c778:	46b1      	mov	r9, r6
 800c77a:	f816 3d01 	ldrb.w	r3, [r6, #-1]!
 800c77e:	2b39      	cmp	r3, #57	; 0x39
 800c780:	d0f7      	beq.n	800c772 <_dtoa_r+0x42a>
 800c782:	3301      	adds	r3, #1
 800c784:	b2db      	uxtb	r3, r3
 800c786:	7033      	strb	r3, [r6, #0]
 800c788:	9b07      	ldr	r3, [sp, #28]
 800c78a:	3301      	adds	r3, #1
 800c78c:	9307      	str	r3, [sp, #28]
 800c78e:	e192      	b.n	800cab6 <_dtoa_r+0x76e>
 800c790:	4650      	mov	r0, sl
 800c792:	f7f4 f8f5 	bl	8000980 <__aeabi_i2d>
 800c796:	4642      	mov	r2, r8
 800c798:	464b      	mov	r3, r9
 800c79a:	f7f4 f95b 	bl	8000a54 <__aeabi_dmul>
 800c79e:	4b3e      	ldr	r3, [pc, #248]	; (800c898 <_dtoa_r+0x550>)
 800c7a0:	2200      	movs	r2, #0
 800c7a2:	f7f3 ffa1 	bl	80006e8 <__adddf3>
 800c7a6:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 800c7aa:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800c7ae:	9311      	str	r3, [sp, #68]	; 0x44
 800c7b0:	4b3c      	ldr	r3, [pc, #240]	; (800c8a4 <_dtoa_r+0x55c>)
 800c7b2:	4640      	mov	r0, r8
 800c7b4:	4649      	mov	r1, r9
 800c7b6:	2200      	movs	r2, #0
 800c7b8:	f7f3 ff94 	bl	80006e4 <__aeabi_dsub>
 800c7bc:	e9dd 8910 	ldrd	r8, r9, [sp, #64]	; 0x40
 800c7c0:	4642      	mov	r2, r8
 800c7c2:	464b      	mov	r3, r9
 800c7c4:	4606      	mov	r6, r0
 800c7c6:	460f      	mov	r7, r1
 800c7c8:	f7f4 fbd4 	bl	8000f74 <__aeabi_dcmpgt>
 800c7cc:	4682      	mov	sl, r0
 800c7ce:	2800      	cmp	r0, #0
 800c7d0:	f040 84a8 	bne.w	800d124 <_dtoa_r+0xddc>
 800c7d4:	4642      	mov	r2, r8
 800c7d6:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 800c7da:	4630      	mov	r0, r6
 800c7dc:	4639      	mov	r1, r7
 800c7de:	f7f4 fbab 	bl	8000f38 <__aeabi_dcmplt>
 800c7e2:	2800      	cmp	r0, #0
 800c7e4:	f040 8345 	bne.w	800ce72 <_dtoa_r+0xb2a>
 800c7e8:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800c7ea:	2b00      	cmp	r3, #0
 800c7ec:	f2c0 808c 	blt.w	800c908 <_dtoa_r+0x5c0>
 800c7f0:	9a07      	ldr	r2, [sp, #28]
 800c7f2:	2a0e      	cmp	r2, #14
 800c7f4:	f300 8088 	bgt.w	800c908 <_dtoa_r+0x5c0>
 800c7f8:	4b24      	ldr	r3, [pc, #144]	; (800c88c <_dtoa_r+0x544>)
 800c7fa:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800c7fe:	e9d3 ab00 	ldrd	sl, fp, [r3]
 800c802:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800c804:	2b00      	cmp	r3, #0
 800c806:	da1b      	bge.n	800c840 <_dtoa_r+0x4f8>
 800c808:	9b08      	ldr	r3, [sp, #32]
 800c80a:	2b00      	cmp	r3, #0
 800c80c:	dc18      	bgt.n	800c840 <_dtoa_r+0x4f8>
 800c80e:	f040 832e 	bne.w	800ce6e <_dtoa_r+0xb26>
 800c812:	4b24      	ldr	r3, [pc, #144]	; (800c8a4 <_dtoa_r+0x55c>)
 800c814:	4650      	mov	r0, sl
 800c816:	2200      	movs	r2, #0
 800c818:	4659      	mov	r1, fp
 800c81a:	f7f4 f91b 	bl	8000a54 <__aeabi_dmul>
 800c81e:	4602      	mov	r2, r0
 800c820:	460b      	mov	r3, r1
 800c822:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800c826:	f7f4 fb91 	bl	8000f4c <__aeabi_dcmple>
 800c82a:	f8dd a020 	ldr.w	sl, [sp, #32]
 800c82e:	4656      	mov	r6, sl
 800c830:	2800      	cmp	r0, #0
 800c832:	f000 82b9 	beq.w	800cda8 <_dtoa_r+0xa60>
 800c836:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800c838:	f8dd 800c 	ldr.w	r8, [sp, #12]
 800c83c:	43df      	mvns	r7, r3
 800c83e:	e2bb      	b.n	800cdb8 <_dtoa_r+0xa70>
 800c840:	e9dd 780a 	ldrd	r7, r8, [sp, #40]	; 0x28
 800c844:	4652      	mov	r2, sl
 800c846:	465b      	mov	r3, fp
 800c848:	4638      	mov	r0, r7
 800c84a:	4641      	mov	r1, r8
 800c84c:	f7f4 fa2c 	bl	8000ca8 <__aeabi_ddiv>
 800c850:	f7f4 fbb0 	bl	8000fb4 <__aeabi_d2iz>
 800c854:	4681      	mov	r9, r0
 800c856:	9009      	str	r0, [sp, #36]	; 0x24
 800c858:	f7f4 f892 	bl	8000980 <__aeabi_i2d>
 800c85c:	4652      	mov	r2, sl
 800c85e:	465b      	mov	r3, fp
 800c860:	f7f4 f8f8 	bl	8000a54 <__aeabi_dmul>
 800c864:	9e03      	ldr	r6, [sp, #12]
 800c866:	460b      	mov	r3, r1
 800c868:	4602      	mov	r2, r0
 800c86a:	4641      	mov	r1, r8
 800c86c:	4638      	mov	r0, r7
 800c86e:	f7f3 ff39 	bl	80006e4 <__aeabi_dsub>
 800c872:	f109 0330 	add.w	r3, r9, #48	; 0x30
 800c876:	f806 3b01 	strb.w	r3, [r6], #1
 800c87a:	9b08      	ldr	r3, [sp, #32]
 800c87c:	2b01      	cmp	r3, #1
 800c87e:	f000 835c 	beq.w	800cf3a <_dtoa_r+0xbf2>
 800c882:	9406      	str	r4, [sp, #24]
 800c884:	2701      	movs	r7, #1
 800c886:	9504      	str	r5, [sp, #16]
 800c888:	461c      	mov	r4, r3
 800c88a:	e02a      	b.n	800c8e2 <_dtoa_r+0x59a>
 800c88c:	080108f0 	.word	0x080108f0
 800c890:	080108c8 	.word	0x080108c8
 800c894:	3ff00000 	.word	0x3ff00000
 800c898:	401c0000 	.word	0x401c0000
 800c89c:	3fe00000 	.word	0x3fe00000
 800c8a0:	40240000 	.word	0x40240000
 800c8a4:	40140000 	.word	0x40140000
 800c8a8:	4652      	mov	r2, sl
 800c8aa:	465b      	mov	r3, fp
 800c8ac:	4640      	mov	r0, r8
 800c8ae:	4649      	mov	r1, r9
 800c8b0:	f7f4 f9fa 	bl	8000ca8 <__aeabi_ddiv>
 800c8b4:	f7f4 fb7e 	bl	8000fb4 <__aeabi_d2iz>
 800c8b8:	4605      	mov	r5, r0
 800c8ba:	f7f4 f861 	bl	8000980 <__aeabi_i2d>
 800c8be:	4652      	mov	r2, sl
 800c8c0:	465b      	mov	r3, fp
 800c8c2:	f7f4 f8c7 	bl	8000a54 <__aeabi_dmul>
 800c8c6:	3701      	adds	r7, #1
 800c8c8:	460b      	mov	r3, r1
 800c8ca:	4602      	mov	r2, r0
 800c8cc:	4649      	mov	r1, r9
 800c8ce:	4640      	mov	r0, r8
 800c8d0:	f7f3 ff08 	bl	80006e4 <__aeabi_dsub>
 800c8d4:	f105 0330 	add.w	r3, r5, #48	; 0x30
 800c8d8:	42a7      	cmp	r7, r4
 800c8da:	f806 3b01 	strb.w	r3, [r6], #1
 800c8de:	f000 8329 	beq.w	800cf34 <_dtoa_r+0xbec>
 800c8e2:	4ba5      	ldr	r3, [pc, #660]	; (800cb78 <_dtoa_r+0x830>)
 800c8e4:	2200      	movs	r2, #0
 800c8e6:	f7f4 f8b5 	bl	8000a54 <__aeabi_dmul>
 800c8ea:	2200      	movs	r2, #0
 800c8ec:	2300      	movs	r3, #0
 800c8ee:	4680      	mov	r8, r0
 800c8f0:	4689      	mov	r9, r1
 800c8f2:	f7f4 fb17 	bl	8000f24 <__aeabi_dcmpeq>
 800c8f6:	2800      	cmp	r0, #0
 800c8f8:	d0d6      	beq.n	800c8a8 <_dtoa_r+0x560>
 800c8fa:	9d04      	ldr	r5, [sp, #16]
 800c8fc:	9c06      	ldr	r4, [sp, #24]
 800c8fe:	9b07      	ldr	r3, [sp, #28]
 800c900:	3301      	adds	r3, #1
 800c902:	9307      	str	r3, [sp, #28]
 800c904:	46b1      	mov	r9, r6
 800c906:	e0d6      	b.n	800cab6 <_dtoa_r+0x76e>
 800c908:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800c90a:	2a00      	cmp	r2, #0
 800c90c:	f000 8107 	beq.w	800cb1e <_dtoa_r+0x7d6>
 800c910:	9a22      	ldr	r2, [sp, #136]	; 0x88
 800c912:	2a01      	cmp	r2, #1
 800c914:	f340 8294 	ble.w	800ce40 <_dtoa_r+0xaf8>
 800c918:	9b08      	ldr	r3, [sp, #32]
 800c91a:	f103 38ff 	add.w	r8, r3, #4294967295
 800c91e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800c920:	4543      	cmp	r3, r8
 800c922:	f280 825e 	bge.w	800cde2 <_dtoa_r+0xa9a>
 800c926:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800c928:	f8cd 8034 	str.w	r8, [sp, #52]	; 0x34
 800c92c:	eba8 0303 	sub.w	r3, r8, r3
 800c930:	449b      	add	fp, r3
 800c932:	f04f 0800 	mov.w	r8, #0
 800c936:	9b08      	ldr	r3, [sp, #32]
 800c938:	2b00      	cmp	r3, #0
 800c93a:	f2c0 832f 	blt.w	800cf9c <_dtoa_r+0xc54>
 800c93e:	9a06      	ldr	r2, [sp, #24]
 800c940:	441a      	add	r2, r3
 800c942:	9206      	str	r2, [sp, #24]
 800c944:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800c946:	4617      	mov	r7, r2
 800c948:	441a      	add	r2, r3
 800c94a:	9209      	str	r2, [sp, #36]	; 0x24
 800c94c:	2101      	movs	r1, #1
 800c94e:	4620      	mov	r0, r4
 800c950:	f000 fe92 	bl	800d678 <__i2b>
 800c954:	4606      	mov	r6, r0
 800c956:	b167      	cbz	r7, 800c972 <_dtoa_r+0x62a>
 800c958:	9906      	ldr	r1, [sp, #24]
 800c95a:	2900      	cmp	r1, #0
 800c95c:	460b      	mov	r3, r1
 800c95e:	dd08      	ble.n	800c972 <_dtoa_r+0x62a>
 800c960:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800c962:	42b9      	cmp	r1, r7
 800c964:	bfa8      	it	ge
 800c966:	463b      	movge	r3, r7
 800c968:	1ad2      	subs	r2, r2, r3
 800c96a:	1aff      	subs	r7, r7, r3
 800c96c:	1acb      	subs	r3, r1, r3
 800c96e:	9209      	str	r2, [sp, #36]	; 0x24
 800c970:	9306      	str	r3, [sp, #24]
 800c972:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800c974:	b163      	cbz	r3, 800c990 <_dtoa_r+0x648>
 800c976:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800c978:	2b00      	cmp	r3, #0
 800c97a:	f000 82b6 	beq.w	800ceea <_dtoa_r+0xba2>
 800c97e:	f1b8 0f00 	cmp.w	r8, #0
 800c982:	f300 8231 	bgt.w	800cde8 <_dtoa_r+0xaa0>
 800c986:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800c988:	ebb3 0208 	subs.w	r2, r3, r8
 800c98c:	f040 8316 	bne.w	800cfbc <_dtoa_r+0xc74>
 800c990:	2101      	movs	r1, #1
 800c992:	4620      	mov	r0, r4
 800c994:	f000 fe70 	bl	800d678 <__i2b>
 800c998:	f1bb 0f00 	cmp.w	fp, #0
 800c99c:	4682      	mov	sl, r0
 800c99e:	f300 80d4 	bgt.w	800cb4a <_dtoa_r+0x802>
 800c9a2:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800c9a4:	2b01      	cmp	r3, #1
 800c9a6:	f340 81a7 	ble.w	800ccf8 <_dtoa_r+0x9b0>
 800c9aa:	f04f 0900 	mov.w	r9, #0
 800c9ae:	2001      	movs	r0, #1
 800c9b0:	f1bb 0f00 	cmp.w	fp, #0
 800c9b4:	f040 80d5 	bne.w	800cb62 <_dtoa_r+0x81a>
 800c9b8:	9b06      	ldr	r3, [sp, #24]
 800c9ba:	4418      	add	r0, r3
 800c9bc:	f010 001f 	ands.w	r0, r0, #31
 800c9c0:	f000 8198 	beq.w	800ccf4 <_dtoa_r+0x9ac>
 800c9c4:	f1c0 0320 	rsb	r3, r0, #32
 800c9c8:	2b04      	cmp	r3, #4
 800c9ca:	f300 80ad 	bgt.w	800cb28 <_dtoa_r+0x7e0>
 800c9ce:	f040 8224 	bne.w	800ce1a <_dtoa_r+0xad2>
 800c9d2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c9d4:	2b00      	cmp	r3, #0
 800c9d6:	dd05      	ble.n	800c9e4 <_dtoa_r+0x69c>
 800c9d8:	4629      	mov	r1, r5
 800c9da:	461a      	mov	r2, r3
 800c9dc:	4620      	mov	r0, r4
 800c9de:	f000 ff87 	bl	800d8f0 <__lshift>
 800c9e2:	4605      	mov	r5, r0
 800c9e4:	9b06      	ldr	r3, [sp, #24]
 800c9e6:	2b00      	cmp	r3, #0
 800c9e8:	dd05      	ble.n	800c9f6 <_dtoa_r+0x6ae>
 800c9ea:	4651      	mov	r1, sl
 800c9ec:	461a      	mov	r2, r3
 800c9ee:	4620      	mov	r0, r4
 800c9f0:	f000 ff7e 	bl	800d8f0 <__lshift>
 800c9f4:	4682      	mov	sl, r0
 800c9f6:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800c9f8:	2b00      	cmp	r3, #0
 800c9fa:	f040 815c 	bne.w	800ccb6 <_dtoa_r+0x96e>
 800c9fe:	9b08      	ldr	r3, [sp, #32]
 800ca00:	2b00      	cmp	r3, #0
 800ca02:	f340 8143 	ble.w	800cc8c <_dtoa_r+0x944>
 800ca06:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800ca08:	2b00      	cmp	r3, #0
 800ca0a:	f040 80c6 	bne.w	800cb9a <_dtoa_r+0x852>
 800ca0e:	9b07      	ldr	r3, [sp, #28]
 800ca10:	3301      	adds	r3, #1
 800ca12:	9307      	str	r3, [sp, #28]
 800ca14:	f8dd 800c 	ldr.w	r8, [sp, #12]
 800ca18:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800ca1c:	2701      	movs	r7, #1
 800ca1e:	e007      	b.n	800ca30 <_dtoa_r+0x6e8>
 800ca20:	4629      	mov	r1, r5
 800ca22:	2300      	movs	r3, #0
 800ca24:	220a      	movs	r2, #10
 800ca26:	4620      	mov	r0, r4
 800ca28:	f000 fd86 	bl	800d538 <__multadd>
 800ca2c:	3701      	adds	r7, #1
 800ca2e:	4605      	mov	r5, r0
 800ca30:	4651      	mov	r1, sl
 800ca32:	4628      	mov	r0, r5
 800ca34:	f7ff fbf4 	bl	800c220 <quorem>
 800ca38:	45b9      	cmp	r9, r7
 800ca3a:	f100 0330 	add.w	r3, r0, #48	; 0x30
 800ca3e:	f808 3b01 	strb.w	r3, [r8], #1
 800ca42:	dced      	bgt.n	800ca20 <_dtoa_r+0x6d8>
 800ca44:	9a08      	ldr	r2, [sp, #32]
 800ca46:	2a00      	cmp	r2, #0
 800ca48:	bfc8      	it	gt
 800ca4a:	4693      	movgt	fp, r2
 800ca4c:	9a03      	ldr	r2, [sp, #12]
 800ca4e:	bfd8      	it	le
 800ca50:	f04f 0b01 	movle.w	fp, #1
 800ca54:	4493      	add	fp, r2
 800ca56:	2700      	movs	r7, #0
 800ca58:	4629      	mov	r1, r5
 800ca5a:	2201      	movs	r2, #1
 800ca5c:	4620      	mov	r0, r4
 800ca5e:	9304      	str	r3, [sp, #16]
 800ca60:	f000 ff46 	bl	800d8f0 <__lshift>
 800ca64:	4651      	mov	r1, sl
 800ca66:	4605      	mov	r5, r0
 800ca68:	f000 ffba 	bl	800d9e0 <__mcmp>
 800ca6c:	2800      	cmp	r0, #0
 800ca6e:	f340 81dc 	ble.w	800ce2a <_dtoa_r+0xae2>
 800ca72:	f81b 3c01 	ldrb.w	r3, [fp, #-1]
 800ca76:	9a03      	ldr	r2, [sp, #12]
 800ca78:	f10b 3bff 	add.w	fp, fp, #4294967295
 800ca7c:	e004      	b.n	800ca88 <_dtoa_r+0x740>
 800ca7e:	455a      	cmp	r2, fp
 800ca80:	f000 81ee 	beq.w	800ce60 <_dtoa_r+0xb18>
 800ca84:	f81b 3d01 	ldrb.w	r3, [fp, #-1]!
 800ca88:	2b39      	cmp	r3, #57	; 0x39
 800ca8a:	f10b 0901 	add.w	r9, fp, #1
 800ca8e:	d0f6      	beq.n	800ca7e <_dtoa_r+0x736>
 800ca90:	3301      	adds	r3, #1
 800ca92:	f88b 3000 	strb.w	r3, [fp]
 800ca96:	4651      	mov	r1, sl
 800ca98:	4620      	mov	r0, r4
 800ca9a:	f000 fd43 	bl	800d524 <_Bfree>
 800ca9e:	b156      	cbz	r6, 800cab6 <_dtoa_r+0x76e>
 800caa0:	b12f      	cbz	r7, 800caae <_dtoa_r+0x766>
 800caa2:	42b7      	cmp	r7, r6
 800caa4:	d003      	beq.n	800caae <_dtoa_r+0x766>
 800caa6:	4639      	mov	r1, r7
 800caa8:	4620      	mov	r0, r4
 800caaa:	f000 fd3b 	bl	800d524 <_Bfree>
 800caae:	4631      	mov	r1, r6
 800cab0:	4620      	mov	r0, r4
 800cab2:	f000 fd37 	bl	800d524 <_Bfree>
 800cab6:	4629      	mov	r1, r5
 800cab8:	4620      	mov	r0, r4
 800caba:	f000 fd33 	bl	800d524 <_Bfree>
 800cabe:	2300      	movs	r3, #0
 800cac0:	f889 3000 	strb.w	r3, [r9]
 800cac4:	9b24      	ldr	r3, [sp, #144]	; 0x90
 800cac6:	9a07      	ldr	r2, [sp, #28]
 800cac8:	601a      	str	r2, [r3, #0]
 800caca:	9b26      	ldr	r3, [sp, #152]	; 0x98
 800cacc:	2b00      	cmp	r3, #0
 800cace:	f43f ac77 	beq.w	800c3c0 <_dtoa_r+0x78>
 800cad2:	9803      	ldr	r0, [sp, #12]
 800cad4:	f8c3 9000 	str.w	r9, [r3]
 800cad8:	b019      	add	sp, #100	; 0x64
 800cada:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cade:	2301      	movs	r3, #1
 800cae0:	1bbf      	subs	r7, r7, r6
 800cae2:	930e      	str	r3, [sp, #56]	; 0x38
 800cae4:	1e7b      	subs	r3, r7, #1
 800cae6:	9306      	str	r3, [sp, #24]
 800cae8:	f57f acd9 	bpl.w	800c49e <_dtoa_r+0x156>
 800caec:	f1c7 0301 	rsb	r3, r7, #1
 800caf0:	9309      	str	r3, [sp, #36]	; 0x24
 800caf2:	2300      	movs	r3, #0
 800caf4:	9306      	str	r3, [sp, #24]
 800caf6:	e4d4      	b.n	800c4a2 <_dtoa_r+0x15a>
 800caf8:	4658      	mov	r0, fp
 800cafa:	f7f3 ff41 	bl	8000980 <__aeabi_i2d>
 800cafe:	4642      	mov	r2, r8
 800cb00:	464b      	mov	r3, r9
 800cb02:	f7f4 fa0f 	bl	8000f24 <__aeabi_dcmpeq>
 800cb06:	2800      	cmp	r0, #0
 800cb08:	f47f acb1 	bne.w	800c46e <_dtoa_r+0x126>
 800cb0c:	f10b 3bff 	add.w	fp, fp, #4294967295
 800cb10:	e4ad      	b.n	800c46e <_dtoa_r+0x126>
 800cb12:	4b1a      	ldr	r3, [pc, #104]	; (800cb7c <_dtoa_r+0x834>)
 800cb14:	9303      	str	r3, [sp, #12]
 800cb16:	9803      	ldr	r0, [sp, #12]
 800cb18:	b019      	add	sp, #100	; 0x64
 800cb1a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cb1e:	f8dd 8034 	ldr.w	r8, [sp, #52]	; 0x34
 800cb22:	9f09      	ldr	r7, [sp, #36]	; 0x24
 800cb24:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 800cb26:	e716      	b.n	800c956 <_dtoa_r+0x60e>
 800cb28:	f1c0 001c 	rsb	r0, r0, #28
 800cb2c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800cb2e:	4403      	add	r3, r0
 800cb30:	9309      	str	r3, [sp, #36]	; 0x24
 800cb32:	9b06      	ldr	r3, [sp, #24]
 800cb34:	4403      	add	r3, r0
 800cb36:	4407      	add	r7, r0
 800cb38:	9306      	str	r3, [sp, #24]
 800cb3a:	e74a      	b.n	800c9d2 <_dtoa_r+0x68a>
 800cb3c:	2601      	movs	r6, #1
 800cb3e:	e4c7      	b.n	800c4d0 <_dtoa_r+0x188>
 800cb40:	f1c3 0320 	rsb	r3, r3, #32
 800cb44:	fa08 f003 	lsl.w	r0, r8, r3
 800cb48:	e45e      	b.n	800c408 <_dtoa_r+0xc0>
 800cb4a:	4601      	mov	r1, r0
 800cb4c:	465a      	mov	r2, fp
 800cb4e:	4620      	mov	r0, r4
 800cb50:	f000 fe6e 	bl	800d830 <__pow5mult>
 800cb54:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800cb56:	2b01      	cmp	r3, #1
 800cb58:	4682      	mov	sl, r0
 800cb5a:	f340 81ba 	ble.w	800ced2 <_dtoa_r+0xb8a>
 800cb5e:	f04f 0900 	mov.w	r9, #0
 800cb62:	f8da 3010 	ldr.w	r3, [sl, #16]
 800cb66:	eb0a 0383 	add.w	r3, sl, r3, lsl #2
 800cb6a:	6918      	ldr	r0, [r3, #16]
 800cb6c:	f000 fd34 	bl	800d5d8 <__hi0bits>
 800cb70:	f1c0 0020 	rsb	r0, r0, #32
 800cb74:	e720      	b.n	800c9b8 <_dtoa_r+0x670>
 800cb76:	bf00      	nop
 800cb78:	40240000 	.word	0x40240000
 800cb7c:	0801077c 	.word	0x0801077c
 800cb80:	4631      	mov	r1, r6
 800cb82:	2300      	movs	r3, #0
 800cb84:	220a      	movs	r2, #10
 800cb86:	4620      	mov	r0, r4
 800cb88:	f000 fcd6 	bl	800d538 <__multadd>
 800cb8c:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800cb8e:	2b00      	cmp	r3, #0
 800cb90:	4606      	mov	r6, r0
 800cb92:	f340 82f3 	ble.w	800d17c <_dtoa_r+0xe34>
 800cb96:	e9cd 8307 	strd	r8, r3, [sp, #28]
 800cb9a:	2f00      	cmp	r7, #0
 800cb9c:	f300 811a 	bgt.w	800cdd4 <_dtoa_r+0xa8c>
 800cba0:	f1b9 0f00 	cmp.w	r9, #0
 800cba4:	f040 81e3 	bne.w	800cf6e <_dtoa_r+0xc26>
 800cba8:	46b0      	mov	r8, r6
 800cbaa:	9b04      	ldr	r3, [sp, #16]
 800cbac:	9f03      	ldr	r7, [sp, #12]
 800cbae:	9908      	ldr	r1, [sp, #32]
 800cbb0:	f003 0201 	and.w	r2, r3, #1
 800cbb4:	1e7b      	subs	r3, r7, #1
 800cbb6:	4419      	add	r1, r3
 800cbb8:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800cbba:	920c      	str	r2, [sp, #48]	; 0x30
 800cbbc:	4313      	orrs	r3, r2
 800cbbe:	9109      	str	r1, [sp, #36]	; 0x24
 800cbc0:	930a      	str	r3, [sp, #40]	; 0x28
 800cbc2:	4651      	mov	r1, sl
 800cbc4:	4628      	mov	r0, r5
 800cbc6:	f7ff fb2b 	bl	800c220 <quorem>
 800cbca:	4631      	mov	r1, r6
 800cbcc:	4683      	mov	fp, r0
 800cbce:	4628      	mov	r0, r5
 800cbd0:	f000 ff06 	bl	800d9e0 <__mcmp>
 800cbd4:	4642      	mov	r2, r8
 800cbd6:	4651      	mov	r1, sl
 800cbd8:	4681      	mov	r9, r0
 800cbda:	4620      	mov	r0, r4
 800cbdc:	f000 ff20 	bl	800da20 <__mdiff>
 800cbe0:	68c2      	ldr	r2, [r0, #12]
 800cbe2:	4601      	mov	r1, r0
 800cbe4:	f10b 0330 	add.w	r3, fp, #48	; 0x30
 800cbe8:	2a00      	cmp	r2, #0
 800cbea:	d142      	bne.n	800cc72 <_dtoa_r+0x92a>
 800cbec:	9006      	str	r0, [sp, #24]
 800cbee:	4628      	mov	r0, r5
 800cbf0:	9308      	str	r3, [sp, #32]
 800cbf2:	f000 fef5 	bl	800d9e0 <__mcmp>
 800cbf6:	9906      	ldr	r1, [sp, #24]
 800cbf8:	9004      	str	r0, [sp, #16]
 800cbfa:	4620      	mov	r0, r4
 800cbfc:	f000 fc92 	bl	800d524 <_Bfree>
 800cc00:	9a04      	ldr	r2, [sp, #16]
 800cc02:	9b08      	ldr	r3, [sp, #32]
 800cc04:	b91a      	cbnz	r2, 800cc0e <_dtoa_r+0x8c6>
 800cc06:	990a      	ldr	r1, [sp, #40]	; 0x28
 800cc08:	2900      	cmp	r1, #0
 800cc0a:	f000 82a9 	beq.w	800d160 <_dtoa_r+0xe18>
 800cc0e:	f1b9 0f00 	cmp.w	r9, #0
 800cc12:	f2c0 8171 	blt.w	800cef8 <_dtoa_r+0xbb0>
 800cc16:	9922      	ldr	r1, [sp, #136]	; 0x88
 800cc18:	ea49 0901 	orr.w	r9, r9, r1
 800cc1c:	990c      	ldr	r1, [sp, #48]	; 0x30
 800cc1e:	ea51 0909 	orrs.w	r9, r1, r9
 800cc22:	f000 8169 	beq.w	800cef8 <_dtoa_r+0xbb0>
 800cc26:	2a00      	cmp	r2, #0
 800cc28:	f300 81bc 	bgt.w	800cfa4 <_dtoa_r+0xc5c>
 800cc2c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800cc2e:	703b      	strb	r3, [r7, #0]
 800cc30:	f107 0901 	add.w	r9, r7, #1
 800cc34:	4297      	cmp	r7, r2
 800cc36:	46cb      	mov	fp, r9
 800cc38:	f000 81ba 	beq.w	800cfb0 <_dtoa_r+0xc68>
 800cc3c:	4629      	mov	r1, r5
 800cc3e:	2300      	movs	r3, #0
 800cc40:	220a      	movs	r2, #10
 800cc42:	4620      	mov	r0, r4
 800cc44:	f000 fc78 	bl	800d538 <__multadd>
 800cc48:	4546      	cmp	r6, r8
 800cc4a:	4605      	mov	r5, r0
 800cc4c:	4631      	mov	r1, r6
 800cc4e:	f04f 0300 	mov.w	r3, #0
 800cc52:	f04f 020a 	mov.w	r2, #10
 800cc56:	4620      	mov	r0, r4
 800cc58:	d012      	beq.n	800cc80 <_dtoa_r+0x938>
 800cc5a:	f000 fc6d 	bl	800d538 <__multadd>
 800cc5e:	4641      	mov	r1, r8
 800cc60:	4606      	mov	r6, r0
 800cc62:	2300      	movs	r3, #0
 800cc64:	220a      	movs	r2, #10
 800cc66:	4620      	mov	r0, r4
 800cc68:	f000 fc66 	bl	800d538 <__multadd>
 800cc6c:	464f      	mov	r7, r9
 800cc6e:	4680      	mov	r8, r0
 800cc70:	e7a7      	b.n	800cbc2 <_dtoa_r+0x87a>
 800cc72:	4620      	mov	r0, r4
 800cc74:	9304      	str	r3, [sp, #16]
 800cc76:	f000 fc55 	bl	800d524 <_Bfree>
 800cc7a:	9b04      	ldr	r3, [sp, #16]
 800cc7c:	2201      	movs	r2, #1
 800cc7e:	e7c6      	b.n	800cc0e <_dtoa_r+0x8c6>
 800cc80:	f000 fc5a 	bl	800d538 <__multadd>
 800cc84:	464f      	mov	r7, r9
 800cc86:	4606      	mov	r6, r0
 800cc88:	4680      	mov	r8, r0
 800cc8a:	e79a      	b.n	800cbc2 <_dtoa_r+0x87a>
 800cc8c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800cc8e:	2b02      	cmp	r3, #2
 800cc90:	dc79      	bgt.n	800cd86 <_dtoa_r+0xa3e>
 800cc92:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800cc94:	2b00      	cmp	r3, #0
 800cc96:	d180      	bne.n	800cb9a <_dtoa_r+0x852>
 800cc98:	9b07      	ldr	r3, [sp, #28]
 800cc9a:	4651      	mov	r1, sl
 800cc9c:	3301      	adds	r3, #1
 800cc9e:	4628      	mov	r0, r5
 800cca0:	9307      	str	r3, [sp, #28]
 800cca2:	f7ff fabd 	bl	800c220 <quorem>
 800cca6:	f8dd b00c 	ldr.w	fp, [sp, #12]
 800ccaa:	f100 0330 	add.w	r3, r0, #48	; 0x30
 800ccae:	f80b 3b01 	strb.w	r3, [fp], #1
 800ccb2:	2700      	movs	r7, #0
 800ccb4:	e6d0      	b.n	800ca58 <_dtoa_r+0x710>
 800ccb6:	4651      	mov	r1, sl
 800ccb8:	4628      	mov	r0, r5
 800ccba:	f000 fe91 	bl	800d9e0 <__mcmp>
 800ccbe:	2800      	cmp	r0, #0
 800ccc0:	f6bf ae9d 	bge.w	800c9fe <_dtoa_r+0x6b6>
 800ccc4:	4629      	mov	r1, r5
 800ccc6:	2300      	movs	r3, #0
 800ccc8:	220a      	movs	r2, #10
 800ccca:	4620      	mov	r0, r4
 800cccc:	f000 fc34 	bl	800d538 <__multadd>
 800ccd0:	9b07      	ldr	r3, [sp, #28]
 800ccd2:	f103 38ff 	add.w	r8, r3, #4294967295
 800ccd6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800ccd8:	4605      	mov	r5, r0
 800ccda:	2b00      	cmp	r3, #0
 800ccdc:	f47f af50 	bne.w	800cb80 <_dtoa_r+0x838>
 800cce0:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800cce2:	2b00      	cmp	r3, #0
 800cce4:	f340 8243 	ble.w	800d16e <_dtoa_r+0xe26>
 800cce8:	9308      	str	r3, [sp, #32]
 800ccea:	e693      	b.n	800ca14 <_dtoa_r+0x6cc>
 800ccec:	4bb6      	ldr	r3, [pc, #728]	; (800cfc8 <_dtoa_r+0xc80>)
 800ccee:	9303      	str	r3, [sp, #12]
 800ccf0:	3303      	adds	r3, #3
 800ccf2:	e408      	b.n	800c506 <_dtoa_r+0x1be>
 800ccf4:	201c      	movs	r0, #28
 800ccf6:	e719      	b.n	800cb2c <_dtoa_r+0x7e4>
 800ccf8:	e9dd 1204 	ldrd	r1, r2, [sp, #16]
 800ccfc:	2900      	cmp	r1, #0
 800ccfe:	f47f ae54 	bne.w	800c9aa <_dtoa_r+0x662>
 800cd02:	f3c2 0313 	ubfx	r3, r2, #0, #20
 800cd06:	2b00      	cmp	r3, #0
 800cd08:	f47f ae4f 	bne.w	800c9aa <_dtoa_r+0x662>
 800cd0c:	4baf      	ldr	r3, [pc, #700]	; (800cfcc <_dtoa_r+0xc84>)
 800cd0e:	4013      	ands	r3, r2
 800cd10:	2b00      	cmp	r3, #0
 800cd12:	f000 820b 	beq.w	800d12c <_dtoa_r+0xde4>
 800cd16:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800cd18:	3301      	adds	r3, #1
 800cd1a:	9309      	str	r3, [sp, #36]	; 0x24
 800cd1c:	9b06      	ldr	r3, [sp, #24]
 800cd1e:	3301      	adds	r3, #1
 800cd20:	9306      	str	r3, [sp, #24]
 800cd22:	f04f 0901 	mov.w	r9, #1
 800cd26:	e642      	b.n	800c9ae <_dtoa_r+0x666>
 800cd28:	2301      	movs	r3, #1
 800cd2a:	930c      	str	r3, [sp, #48]	; 0x30
 800cd2c:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800cd2e:	9a07      	ldr	r2, [sp, #28]
 800cd30:	4413      	add	r3, r2
 800cd32:	9312      	str	r3, [sp, #72]	; 0x48
 800cd34:	3301      	adds	r3, #1
 800cd36:	2b01      	cmp	r3, #1
 800cd38:	461f      	mov	r7, r3
 800cd3a:	9308      	str	r3, [sp, #32]
 800cd3c:	bfb8      	it	lt
 800cd3e:	2701      	movlt	r7, #1
 800cd40:	2100      	movs	r1, #0
 800cd42:	2f17      	cmp	r7, #23
 800cd44:	63e1      	str	r1, [r4, #60]	; 0x3c
 800cd46:	f77f ac2f 	ble.w	800c5a8 <_dtoa_r+0x260>
 800cd4a:	2201      	movs	r2, #1
 800cd4c:	2304      	movs	r3, #4
 800cd4e:	005b      	lsls	r3, r3, #1
 800cd50:	f103 0014 	add.w	r0, r3, #20
 800cd54:	42b8      	cmp	r0, r7
 800cd56:	4611      	mov	r1, r2
 800cd58:	f102 0201 	add.w	r2, r2, #1
 800cd5c:	d9f7      	bls.n	800cd4e <_dtoa_r+0xa06>
 800cd5e:	63e1      	str	r1, [r4, #60]	; 0x3c
 800cd60:	e422      	b.n	800c5a8 <_dtoa_r+0x260>
 800cd62:	2301      	movs	r3, #1
 800cd64:	930c      	str	r3, [sp, #48]	; 0x30
 800cd66:	9b23      	ldr	r3, [sp, #140]	; 0x8c
 800cd68:	2b00      	cmp	r3, #0
 800cd6a:	dd59      	ble.n	800ce20 <_dtoa_r+0xad8>
 800cd6c:	9312      	str	r3, [sp, #72]	; 0x48
 800cd6e:	9308      	str	r3, [sp, #32]
 800cd70:	461f      	mov	r7, r3
 800cd72:	e7e5      	b.n	800cd40 <_dtoa_r+0x9f8>
 800cd74:	2300      	movs	r3, #0
 800cd76:	930c      	str	r3, [sp, #48]	; 0x30
 800cd78:	e7d8      	b.n	800cd2c <_dtoa_r+0x9e4>
 800cd7a:	2300      	movs	r3, #0
 800cd7c:	930c      	str	r3, [sp, #48]	; 0x30
 800cd7e:	e7f2      	b.n	800cd66 <_dtoa_r+0xa1e>
 800cd80:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800cd82:	e9cd 8307 	strd	r8, r3, [sp, #28]
 800cd86:	9b08      	ldr	r3, [sp, #32]
 800cd88:	2b00      	cmp	r3, #0
 800cd8a:	f47f ad54 	bne.w	800c836 <_dtoa_r+0x4ee>
 800cd8e:	4651      	mov	r1, sl
 800cd90:	2205      	movs	r2, #5
 800cd92:	4620      	mov	r0, r4
 800cd94:	f000 fbd0 	bl	800d538 <__multadd>
 800cd98:	4601      	mov	r1, r0
 800cd9a:	4682      	mov	sl, r0
 800cd9c:	4628      	mov	r0, r5
 800cd9e:	f000 fe1f 	bl	800d9e0 <__mcmp>
 800cda2:	2800      	cmp	r0, #0
 800cda4:	f77f ad47 	ble.w	800c836 <_dtoa_r+0x4ee>
 800cda8:	9b03      	ldr	r3, [sp, #12]
 800cdaa:	9f07      	ldr	r7, [sp, #28]
 800cdac:	2231      	movs	r2, #49	; 0x31
 800cdae:	4698      	mov	r8, r3
 800cdb0:	f803 2b01 	strb.w	r2, [r3], #1
 800cdb4:	3701      	adds	r7, #1
 800cdb6:	9303      	str	r3, [sp, #12]
 800cdb8:	4651      	mov	r1, sl
 800cdba:	4620      	mov	r0, r4
 800cdbc:	f000 fbb2 	bl	800d524 <_Bfree>
 800cdc0:	1c7b      	adds	r3, r7, #1
 800cdc2:	f8dd 900c 	ldr.w	r9, [sp, #12]
 800cdc6:	9307      	str	r3, [sp, #28]
 800cdc8:	f8cd 800c 	str.w	r8, [sp, #12]
 800cdcc:	2e00      	cmp	r6, #0
 800cdce:	f47f ae6e 	bne.w	800caae <_dtoa_r+0x766>
 800cdd2:	e670      	b.n	800cab6 <_dtoa_r+0x76e>
 800cdd4:	4631      	mov	r1, r6
 800cdd6:	463a      	mov	r2, r7
 800cdd8:	4620      	mov	r0, r4
 800cdda:	f000 fd89 	bl	800d8f0 <__lshift>
 800cdde:	4606      	mov	r6, r0
 800cde0:	e6de      	b.n	800cba0 <_dtoa_r+0x858>
 800cde2:	eba3 0808 	sub.w	r8, r3, r8
 800cde6:	e5a6      	b.n	800c936 <_dtoa_r+0x5ee>
 800cde8:	4631      	mov	r1, r6
 800cdea:	4642      	mov	r2, r8
 800cdec:	4620      	mov	r0, r4
 800cdee:	f000 fd1f 	bl	800d830 <__pow5mult>
 800cdf2:	462a      	mov	r2, r5
 800cdf4:	4601      	mov	r1, r0
 800cdf6:	4606      	mov	r6, r0
 800cdf8:	4620      	mov	r0, r4
 800cdfa:	f000 fc6b 	bl	800d6d4 <__multiply>
 800cdfe:	4629      	mov	r1, r5
 800ce00:	4605      	mov	r5, r0
 800ce02:	4620      	mov	r0, r4
 800ce04:	f000 fb8e 	bl	800d524 <_Bfree>
 800ce08:	e5bd      	b.n	800c986 <_dtoa_r+0x63e>
 800ce0a:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800ce0e:	f04f 0a02 	mov.w	sl, #2
 800ce12:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 800ce16:	f7ff bbf4 	b.w	800c602 <_dtoa_r+0x2ba>
 800ce1a:	f1c0 003c 	rsb	r0, r0, #60	; 0x3c
 800ce1e:	e685      	b.n	800cb2c <_dtoa_r+0x7e4>
 800ce20:	2301      	movs	r3, #1
 800ce22:	9323      	str	r3, [sp, #140]	; 0x8c
 800ce24:	9308      	str	r3, [sp, #32]
 800ce26:	f7ff bbbb 	b.w	800c5a0 <_dtoa_r+0x258>
 800ce2a:	d103      	bne.n	800ce34 <_dtoa_r+0xaec>
 800ce2c:	9b04      	ldr	r3, [sp, #16]
 800ce2e:	07db      	lsls	r3, r3, #31
 800ce30:	f53f ae1f 	bmi.w	800ca72 <_dtoa_r+0x72a>
 800ce34:	46d9      	mov	r9, fp
 800ce36:	f81b 3d01 	ldrb.w	r3, [fp, #-1]!
 800ce3a:	2b30      	cmp	r3, #48	; 0x30
 800ce3c:	d0fa      	beq.n	800ce34 <_dtoa_r+0xaec>
 800ce3e:	e62a      	b.n	800ca96 <_dtoa_r+0x74e>
 800ce40:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800ce42:	2a00      	cmp	r2, #0
 800ce44:	f000 812d 	beq.w	800d0a2 <_dtoa_r+0xd5a>
 800ce48:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800ce4c:	9a06      	ldr	r2, [sp, #24]
 800ce4e:	f8dd 8034 	ldr.w	r8, [sp, #52]	; 0x34
 800ce52:	441a      	add	r2, r3
 800ce54:	9206      	str	r2, [sp, #24]
 800ce56:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800ce58:	4617      	mov	r7, r2
 800ce5a:	441a      	add	r2, r3
 800ce5c:	9209      	str	r2, [sp, #36]	; 0x24
 800ce5e:	e575      	b.n	800c94c <_dtoa_r+0x604>
 800ce60:	9b07      	ldr	r3, [sp, #28]
 800ce62:	9a03      	ldr	r2, [sp, #12]
 800ce64:	3301      	adds	r3, #1
 800ce66:	9307      	str	r3, [sp, #28]
 800ce68:	2331      	movs	r3, #49	; 0x31
 800ce6a:	7013      	strb	r3, [r2, #0]
 800ce6c:	e613      	b.n	800ca96 <_dtoa_r+0x74e>
 800ce6e:	f04f 0a00 	mov.w	sl, #0
 800ce72:	4656      	mov	r6, sl
 800ce74:	e4df      	b.n	800c836 <_dtoa_r+0x4ee>
 800ce76:	900e      	str	r0, [sp, #56]	; 0x38
 800ce78:	e638      	b.n	800caec <_dtoa_r+0x7a4>
 800ce7a:	f000 813d 	beq.w	800d0f8 <_dtoa_r+0xdb0>
 800ce7e:	9a07      	ldr	r2, [sp, #28]
 800ce80:	4b53      	ldr	r3, [pc, #332]	; (800cfd0 <_dtoa_r+0xc88>)
 800ce82:	4256      	negs	r6, r2
 800ce84:	f006 020f 	and.w	r2, r6, #15
 800ce88:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800ce8c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ce90:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800ce94:	f7f3 fdde 	bl	8000a54 <__aeabi_dmul>
 800ce98:	1136      	asrs	r6, r6, #4
 800ce9a:	4680      	mov	r8, r0
 800ce9c:	4689      	mov	r9, r1
 800ce9e:	f000 8178 	beq.w	800d192 <_dtoa_r+0xe4a>
 800cea2:	4f4c      	ldr	r7, [pc, #304]	; (800cfd4 <_dtoa_r+0xc8c>)
 800cea4:	2300      	movs	r3, #0
 800cea6:	f04f 0a02 	mov.w	sl, #2
 800ceaa:	07f2      	lsls	r2, r6, #31
 800ceac:	d506      	bpl.n	800cebc <_dtoa_r+0xb74>
 800ceae:	e9d7 2300 	ldrd	r2, r3, [r7]
 800ceb2:	f7f3 fdcf 	bl	8000a54 <__aeabi_dmul>
 800ceb6:	f10a 0a01 	add.w	sl, sl, #1
 800ceba:	2301      	movs	r3, #1
 800cebc:	1076      	asrs	r6, r6, #1
 800cebe:	f107 0708 	add.w	r7, r7, #8
 800cec2:	d1f2      	bne.n	800ceaa <_dtoa_r+0xb62>
 800cec4:	2b00      	cmp	r3, #0
 800cec6:	f43f abbb 	beq.w	800c640 <_dtoa_r+0x2f8>
 800ceca:	4680      	mov	r8, r0
 800cecc:	4689      	mov	r9, r1
 800cece:	f7ff bbb7 	b.w	800c640 <_dtoa_r+0x2f8>
 800ced2:	9b04      	ldr	r3, [sp, #16]
 800ced4:	2b00      	cmp	r3, #0
 800ced6:	f47f ae42 	bne.w	800cb5e <_dtoa_r+0x816>
 800ceda:	e9dd 1204 	ldrd	r1, r2, [sp, #16]
 800cede:	f3c2 0313 	ubfx	r3, r2, #0, #20
 800cee2:	2b00      	cmp	r3, #0
 800cee4:	f43f af12 	beq.w	800cd0c <_dtoa_r+0x9c4>
 800cee8:	e639      	b.n	800cb5e <_dtoa_r+0x816>
 800ceea:	4629      	mov	r1, r5
 800ceec:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 800ceee:	4620      	mov	r0, r4
 800cef0:	f000 fc9e 	bl	800d830 <__pow5mult>
 800cef4:	4605      	mov	r5, r0
 800cef6:	e54b      	b.n	800c990 <_dtoa_r+0x648>
 800cef8:	2a00      	cmp	r2, #0
 800cefa:	dd12      	ble.n	800cf22 <_dtoa_r+0xbda>
 800cefc:	4629      	mov	r1, r5
 800cefe:	2201      	movs	r2, #1
 800cf00:	4620      	mov	r0, r4
 800cf02:	9304      	str	r3, [sp, #16]
 800cf04:	f000 fcf4 	bl	800d8f0 <__lshift>
 800cf08:	4651      	mov	r1, sl
 800cf0a:	4605      	mov	r5, r0
 800cf0c:	f000 fd68 	bl	800d9e0 <__mcmp>
 800cf10:	2800      	cmp	r0, #0
 800cf12:	9b04      	ldr	r3, [sp, #16]
 800cf14:	f340 8118 	ble.w	800d148 <_dtoa_r+0xe00>
 800cf18:	2b39      	cmp	r3, #57	; 0x39
 800cf1a:	f000 80f9 	beq.w	800d110 <_dtoa_r+0xdc8>
 800cf1e:	f10b 0331 	add.w	r3, fp, #49	; 0x31
 800cf22:	46b9      	mov	r9, r7
 800cf24:	f809 3b01 	strb.w	r3, [r9], #1
 800cf28:	9b07      	ldr	r3, [sp, #28]
 800cf2a:	3301      	adds	r3, #1
 800cf2c:	4637      	mov	r7, r6
 800cf2e:	9307      	str	r3, [sp, #28]
 800cf30:	4646      	mov	r6, r8
 800cf32:	e5b0      	b.n	800ca96 <_dtoa_r+0x74e>
 800cf34:	9509      	str	r5, [sp, #36]	; 0x24
 800cf36:	9c06      	ldr	r4, [sp, #24]
 800cf38:	9d04      	ldr	r5, [sp, #16]
 800cf3a:	4602      	mov	r2, r0
 800cf3c:	460b      	mov	r3, r1
 800cf3e:	f7f3 fbd3 	bl	80006e8 <__adddf3>
 800cf42:	4652      	mov	r2, sl
 800cf44:	465b      	mov	r3, fp
 800cf46:	4680      	mov	r8, r0
 800cf48:	4689      	mov	r9, r1
 800cf4a:	f7f4 f813 	bl	8000f74 <__aeabi_dcmpgt>
 800cf4e:	b960      	cbnz	r0, 800cf6a <_dtoa_r+0xc22>
 800cf50:	4652      	mov	r2, sl
 800cf52:	465b      	mov	r3, fp
 800cf54:	4640      	mov	r0, r8
 800cf56:	4649      	mov	r1, r9
 800cf58:	f7f3 ffe4 	bl	8000f24 <__aeabi_dcmpeq>
 800cf5c:	2800      	cmp	r0, #0
 800cf5e:	f43f acce 	beq.w	800c8fe <_dtoa_r+0x5b6>
 800cf62:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800cf64:	07d9      	lsls	r1, r3, #31
 800cf66:	f57f acca 	bpl.w	800c8fe <_dtoa_r+0x5b6>
 800cf6a:	9a03      	ldr	r2, [sp, #12]
 800cf6c:	e404      	b.n	800c778 <_dtoa_r+0x430>
 800cf6e:	6871      	ldr	r1, [r6, #4]
 800cf70:	4620      	mov	r0, r4
 800cf72:	f000 fab1 	bl	800d4d8 <_Balloc>
 800cf76:	4607      	mov	r7, r0
 800cf78:	2800      	cmp	r0, #0
 800cf7a:	f000 810e 	beq.w	800d19a <_dtoa_r+0xe52>
 800cf7e:	6933      	ldr	r3, [r6, #16]
 800cf80:	3302      	adds	r3, #2
 800cf82:	009a      	lsls	r2, r3, #2
 800cf84:	f106 010c 	add.w	r1, r6, #12
 800cf88:	300c      	adds	r0, #12
 800cf8a:	f7f3 fa3f 	bl	800040c <memcpy>
 800cf8e:	4639      	mov	r1, r7
 800cf90:	2201      	movs	r2, #1
 800cf92:	4620      	mov	r0, r4
 800cf94:	f000 fcac 	bl	800d8f0 <__lshift>
 800cf98:	4680      	mov	r8, r0
 800cf9a:	e606      	b.n	800cbaa <_dtoa_r+0x862>
 800cf9c:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800cfa0:	1a9f      	subs	r7, r3, r2
 800cfa2:	e4d3      	b.n	800c94c <_dtoa_r+0x604>
 800cfa4:	2b39      	cmp	r3, #57	; 0x39
 800cfa6:	f000 80b3 	beq.w	800d110 <_dtoa_r+0xdc8>
 800cfaa:	46b9      	mov	r9, r7
 800cfac:	3301      	adds	r3, #1
 800cfae:	e7b9      	b.n	800cf24 <_dtoa_r+0xbdc>
 800cfb0:	9a07      	ldr	r2, [sp, #28]
 800cfb2:	3201      	adds	r2, #1
 800cfb4:	4637      	mov	r7, r6
 800cfb6:	9207      	str	r2, [sp, #28]
 800cfb8:	4646      	mov	r6, r8
 800cfba:	e54d      	b.n	800ca58 <_dtoa_r+0x710>
 800cfbc:	4629      	mov	r1, r5
 800cfbe:	4620      	mov	r0, r4
 800cfc0:	f000 fc36 	bl	800d830 <__pow5mult>
 800cfc4:	4605      	mov	r5, r0
 800cfc6:	e4e3      	b.n	800c990 <_dtoa_r+0x648>
 800cfc8:	080107f4 	.word	0x080107f4
 800cfcc:	7ff00000 	.word	0x7ff00000
 800cfd0:	080108f0 	.word	0x080108f0
 800cfd4:	080108c8 	.word	0x080108c8
 800cfd8:	f8dd a04c 	ldr.w	sl, [sp, #76]	; 0x4c
 800cfdc:	4981      	ldr	r1, [pc, #516]	; (800d1e4 <_dtoa_r+0xe9c>)
 800cfde:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 800cfe2:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800cfe6:	e951 0102 	ldrd	r0, r1, [r1, #-8]
 800cfea:	f7f3 fd33 	bl	8000a54 <__aeabi_dmul>
 800cfee:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800cff2:	4649      	mov	r1, r9
 800cff4:	4640      	mov	r0, r8
 800cff6:	f7f3 ffdd 	bl	8000fb4 <__aeabi_d2iz>
 800cffa:	4606      	mov	r6, r0
 800cffc:	f7f3 fcc0 	bl	8000980 <__aeabi_i2d>
 800d000:	460b      	mov	r3, r1
 800d002:	4602      	mov	r2, r0
 800d004:	4649      	mov	r1, r9
 800d006:	4640      	mov	r0, r8
 800d008:	f7f3 fb6c 	bl	80006e4 <__aeabi_dsub>
 800d00c:	9f03      	ldr	r7, [sp, #12]
 800d00e:	4653      	mov	r3, sl
 800d010:	3630      	adds	r6, #48	; 0x30
 800d012:	2b01      	cmp	r3, #1
 800d014:	f807 6b01 	strb.w	r6, [r7], #1
 800d018:	4680      	mov	r8, r0
 800d01a:	4689      	mov	r9, r1
 800d01c:	f000 80b7 	beq.w	800d18e <_dtoa_r+0xe46>
 800d020:	9e13      	ldr	r6, [sp, #76]	; 0x4c
 800d022:	9b03      	ldr	r3, [sp, #12]
 800d024:	441e      	add	r6, r3
 800d026:	4b70      	ldr	r3, [pc, #448]	; (800d1e8 <_dtoa_r+0xea0>)
 800d028:	2200      	movs	r2, #0
 800d02a:	4640      	mov	r0, r8
 800d02c:	4649      	mov	r1, r9
 800d02e:	f7f3 fd11 	bl	8000a54 <__aeabi_dmul>
 800d032:	4689      	mov	r9, r1
 800d034:	4680      	mov	r8, r0
 800d036:	f7f3 ffbd 	bl	8000fb4 <__aeabi_d2iz>
 800d03a:	4682      	mov	sl, r0
 800d03c:	f7f3 fca0 	bl	8000980 <__aeabi_i2d>
 800d040:	f10a 0a30 	add.w	sl, sl, #48	; 0x30
 800d044:	4602      	mov	r2, r0
 800d046:	460b      	mov	r3, r1
 800d048:	4640      	mov	r0, r8
 800d04a:	4649      	mov	r1, r9
 800d04c:	f7f3 fb4a 	bl	80006e4 <__aeabi_dsub>
 800d050:	f807 ab01 	strb.w	sl, [r7], #1
 800d054:	42be      	cmp	r6, r7
 800d056:	4680      	mov	r8, r0
 800d058:	4689      	mov	r9, r1
 800d05a:	d1e4      	bne.n	800d026 <_dtoa_r+0xcde>
 800d05c:	4b63      	ldr	r3, [pc, #396]	; (800d1ec <_dtoa_r+0xea4>)
 800d05e:	2200      	movs	r2, #0
 800d060:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800d064:	f7f3 fb40 	bl	80006e8 <__adddf3>
 800d068:	4642      	mov	r2, r8
 800d06a:	464b      	mov	r3, r9
 800d06c:	f7f3 ff64 	bl	8000f38 <__aeabi_dcmplt>
 800d070:	2800      	cmp	r0, #0
 800d072:	d164      	bne.n	800d13e <_dtoa_r+0xdf6>
 800d074:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800d078:	495c      	ldr	r1, [pc, #368]	; (800d1ec <_dtoa_r+0xea4>)
 800d07a:	2000      	movs	r0, #0
 800d07c:	f7f3 fb32 	bl	80006e4 <__aeabi_dsub>
 800d080:	4642      	mov	r2, r8
 800d082:	464b      	mov	r3, r9
 800d084:	f7f3 ff76 	bl	8000f74 <__aeabi_dcmpgt>
 800d088:	2800      	cmp	r0, #0
 800d08a:	f43f abad 	beq.w	800c7e8 <_dtoa_r+0x4a0>
 800d08e:	46b1      	mov	r9, r6
 800d090:	3e01      	subs	r6, #1
 800d092:	f819 3c01 	ldrb.w	r3, [r9, #-1]
 800d096:	2b30      	cmp	r3, #48	; 0x30
 800d098:	d0f9      	beq.n	800d08e <_dtoa_r+0xd46>
 800d09a:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800d09c:	3301      	adds	r3, #1
 800d09e:	9307      	str	r3, [sp, #28]
 800d0a0:	e509      	b.n	800cab6 <_dtoa_r+0x76e>
 800d0a2:	9b16      	ldr	r3, [sp, #88]	; 0x58
 800d0a4:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800d0a8:	e6d0      	b.n	800ce4c <_dtoa_r+0xb04>
 800d0aa:	9b08      	ldr	r3, [sp, #32]
 800d0ac:	2b00      	cmp	r3, #0
 800d0ae:	f43f ab6f 	beq.w	800c790 <_dtoa_r+0x448>
 800d0b2:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800d0b4:	2b00      	cmp	r3, #0
 800d0b6:	f77f ab97 	ble.w	800c7e8 <_dtoa_r+0x4a0>
 800d0ba:	9a07      	ldr	r2, [sp, #28]
 800d0bc:	3a01      	subs	r2, #1
 800d0be:	e9cd 3213 	strd	r3, r2, [sp, #76]	; 0x4c
 800d0c2:	4640      	mov	r0, r8
 800d0c4:	4b48      	ldr	r3, [pc, #288]	; (800d1e8 <_dtoa_r+0xea0>)
 800d0c6:	2200      	movs	r2, #0
 800d0c8:	4649      	mov	r1, r9
 800d0ca:	f7f3 fcc3 	bl	8000a54 <__aeabi_dmul>
 800d0ce:	4680      	mov	r8, r0
 800d0d0:	4689      	mov	r9, r1
 800d0d2:	f10a 0001 	add.w	r0, sl, #1
 800d0d6:	f7f3 fc53 	bl	8000980 <__aeabi_i2d>
 800d0da:	4642      	mov	r2, r8
 800d0dc:	464b      	mov	r3, r9
 800d0de:	f7f3 fcb9 	bl	8000a54 <__aeabi_dmul>
 800d0e2:	4b43      	ldr	r3, [pc, #268]	; (800d1f0 <_dtoa_r+0xea8>)
 800d0e4:	2200      	movs	r2, #0
 800d0e6:	f7f3 faff 	bl	80006e8 <__adddf3>
 800d0ea:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 800d0ee:	e9cd 0110 	strd	r0, r1, [sp, #64]	; 0x40
 800d0f2:	9311      	str	r3, [sp, #68]	; 0x44
 800d0f4:	f7ff bac7 	b.w	800c686 <_dtoa_r+0x33e>
 800d0f8:	e9dd 890a 	ldrd	r8, r9, [sp, #40]	; 0x28
 800d0fc:	f04f 0a02 	mov.w	sl, #2
 800d100:	f7ff ba9e 	b.w	800c640 <_dtoa_r+0x2f8>
 800d104:	9b07      	ldr	r3, [sp, #28]
 800d106:	3301      	adds	r3, #1
 800d108:	9307      	str	r3, [sp, #28]
 800d10a:	2331      	movs	r3, #49	; 0x31
 800d10c:	f7ff bb3b 	b.w	800c786 <_dtoa_r+0x43e>
 800d110:	9b07      	ldr	r3, [sp, #28]
 800d112:	46bb      	mov	fp, r7
 800d114:	3301      	adds	r3, #1
 800d116:	9307      	str	r3, [sp, #28]
 800d118:	2339      	movs	r3, #57	; 0x39
 800d11a:	4637      	mov	r7, r6
 800d11c:	f80b 3b01 	strb.w	r3, [fp], #1
 800d120:	4646      	mov	r6, r8
 800d122:	e4a8      	b.n	800ca76 <_dtoa_r+0x72e>
 800d124:	f04f 0a00 	mov.w	sl, #0
 800d128:	4656      	mov	r6, sl
 800d12a:	e63d      	b.n	800cda8 <_dtoa_r+0xa60>
 800d12c:	4699      	mov	r9, r3
 800d12e:	e43e      	b.n	800c9ae <_dtoa_r+0x666>
 800d130:	9d10      	ldr	r5, [sp, #64]	; 0x40
 800d132:	9c13      	ldr	r4, [sp, #76]	; 0x4c
 800d134:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800d136:	3301      	adds	r3, #1
 800d138:	9307      	str	r3, [sp, #28]
 800d13a:	46b1      	mov	r9, r6
 800d13c:	e4bb      	b.n	800cab6 <_dtoa_r+0x76e>
 800d13e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800d140:	9a03      	ldr	r2, [sp, #12]
 800d142:	9307      	str	r3, [sp, #28]
 800d144:	f7ff bb18 	b.w	800c778 <_dtoa_r+0x430>
 800d148:	f47f aeeb 	bne.w	800cf22 <_dtoa_r+0xbda>
 800d14c:	07da      	lsls	r2, r3, #31
 800d14e:	f57f aee8 	bpl.w	800cf22 <_dtoa_r+0xbda>
 800d152:	e6e1      	b.n	800cf18 <_dtoa_r+0xbd0>
 800d154:	f8dd b054 	ldr.w	fp, [sp, #84]	; 0x54
 800d158:	9d10      	ldr	r5, [sp, #64]	; 0x40
 800d15a:	9c13      	ldr	r4, [sp, #76]	; 0x4c
 800d15c:	f7ff bb44 	b.w	800c7e8 <_dtoa_r+0x4a0>
 800d160:	2b39      	cmp	r3, #57	; 0x39
 800d162:	d0d5      	beq.n	800d110 <_dtoa_r+0xdc8>
 800d164:	f1b9 0f00 	cmp.w	r9, #0
 800d168:	f73f aed9 	bgt.w	800cf1e <_dtoa_r+0xbd6>
 800d16c:	e6d9      	b.n	800cf22 <_dtoa_r+0xbda>
 800d16e:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800d170:	2b02      	cmp	r3, #2
 800d172:	f73f ae05 	bgt.w	800cd80 <_dtoa_r+0xa38>
 800d176:	f8cd 801c 	str.w	r8, [sp, #28]
 800d17a:	e58d      	b.n	800cc98 <_dtoa_r+0x950>
 800d17c:	9b22      	ldr	r3, [sp, #136]	; 0x88
 800d17e:	2b02      	cmp	r3, #2
 800d180:	f73f adfe 	bgt.w	800cd80 <_dtoa_r+0xa38>
 800d184:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800d186:	f8cd 801c 	str.w	r8, [sp, #28]
 800d18a:	9308      	str	r3, [sp, #32]
 800d18c:	e505      	b.n	800cb9a <_dtoa_r+0x852>
 800d18e:	463e      	mov	r6, r7
 800d190:	e764      	b.n	800d05c <_dtoa_r+0xd14>
 800d192:	f04f 0a02 	mov.w	sl, #2
 800d196:	f7ff ba53 	b.w	800c640 <_dtoa_r+0x2f8>
 800d19a:	4b16      	ldr	r3, [pc, #88]	; (800d1f4 <_dtoa_r+0xeac>)
 800d19c:	4816      	ldr	r0, [pc, #88]	; (800d1f8 <_dtoa_r+0xeb0>)
 800d19e:	463a      	mov	r2, r7
 800d1a0:	f240 21ef 	movw	r1, #751	; 0x2ef
 800d1a4:	f000 ffa8 	bl	800e0f8 <__assert_func>
 800d1a8:	2600      	movs	r6, #0
 800d1aa:	63e6      	str	r6, [r4, #60]	; 0x3c
 800d1ac:	4631      	mov	r1, r6
 800d1ae:	4620      	mov	r0, r4
 800d1b0:	f000 f992 	bl	800d4d8 <_Balloc>
 800d1b4:	9003      	str	r0, [sp, #12]
 800d1b6:	b950      	cbnz	r0, 800d1ce <_dtoa_r+0xe86>
 800d1b8:	4b0e      	ldr	r3, [pc, #56]	; (800d1f4 <_dtoa_r+0xeac>)
 800d1ba:	480f      	ldr	r0, [pc, #60]	; (800d1f8 <_dtoa_r+0xeb0>)
 800d1bc:	2200      	movs	r2, #0
 800d1be:	f240 11af 	movw	r1, #431	; 0x1af
 800d1c2:	f000 ff99 	bl	800e0f8 <__assert_func>
 800d1c6:	4b0d      	ldr	r3, [pc, #52]	; (800d1fc <_dtoa_r+0xeb4>)
 800d1c8:	9303      	str	r3, [sp, #12]
 800d1ca:	f7ff b8f9 	b.w	800c3c0 <_dtoa_r+0x78>
 800d1ce:	9b03      	ldr	r3, [sp, #12]
 800d1d0:	63a3      	str	r3, [r4, #56]	; 0x38
 800d1d2:	f04f 33ff 	mov.w	r3, #4294967295
 800d1d6:	9312      	str	r3, [sp, #72]	; 0x48
 800d1d8:	9308      	str	r3, [sp, #32]
 800d1da:	2301      	movs	r3, #1
 800d1dc:	9623      	str	r6, [sp, #140]	; 0x8c
 800d1de:	930c      	str	r3, [sp, #48]	; 0x30
 800d1e0:	f7ff bb02 	b.w	800c7e8 <_dtoa_r+0x4a0>
 800d1e4:	080108f0 	.word	0x080108f0
 800d1e8:	40240000 	.word	0x40240000
 800d1ec:	3fe00000 	.word	0x3fe00000
 800d1f0:	401c0000 	.word	0x401c0000
 800d1f4:	080107f8 	.word	0x080107f8
 800d1f8:	0801080c 	.word	0x0801080c
 800d1fc:	080107e8 	.word	0x080107e8

0800d200 <_malloc_trim_r>:
 800d200:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d202:	4f24      	ldr	r7, [pc, #144]	; (800d294 <_malloc_trim_r+0x94>)
 800d204:	460c      	mov	r4, r1
 800d206:	4606      	mov	r6, r0
 800d208:	f7fd f886 	bl	800a318 <__malloc_lock>
 800d20c:	68bb      	ldr	r3, [r7, #8]
 800d20e:	685d      	ldr	r5, [r3, #4]
 800d210:	f5c4 617e 	rsb	r1, r4, #4064	; 0xfe0
 800d214:	310f      	adds	r1, #15
 800d216:	f025 0503 	bic.w	r5, r5, #3
 800d21a:	194b      	adds	r3, r1, r5
 800d21c:	f423 637f 	bic.w	r3, r3, #4080	; 0xff0
 800d220:	f023 030f 	bic.w	r3, r3, #15
 800d224:	f5a3 5480 	sub.w	r4, r3, #4096	; 0x1000
 800d228:	f5b4 5f80 	cmp.w	r4, #4096	; 0x1000
 800d22c:	db07      	blt.n	800d23e <_malloc_trim_r+0x3e>
 800d22e:	2100      	movs	r1, #0
 800d230:	4630      	mov	r0, r6
 800d232:	f7fc f8e1 	bl	80093f8 <_sbrk_r>
 800d236:	68bb      	ldr	r3, [r7, #8]
 800d238:	442b      	add	r3, r5
 800d23a:	4298      	cmp	r0, r3
 800d23c:	d004      	beq.n	800d248 <_malloc_trim_r+0x48>
 800d23e:	4630      	mov	r0, r6
 800d240:	f7fd f870 	bl	800a324 <__malloc_unlock>
 800d244:	2000      	movs	r0, #0
 800d246:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d248:	4261      	negs	r1, r4
 800d24a:	4630      	mov	r0, r6
 800d24c:	f7fc f8d4 	bl	80093f8 <_sbrk_r>
 800d250:	3001      	adds	r0, #1
 800d252:	d00d      	beq.n	800d270 <_malloc_trim_r+0x70>
 800d254:	4a10      	ldr	r2, [pc, #64]	; (800d298 <_malloc_trim_r+0x98>)
 800d256:	68bb      	ldr	r3, [r7, #8]
 800d258:	1b2d      	subs	r5, r5, r4
 800d25a:	f045 0501 	orr.w	r5, r5, #1
 800d25e:	605d      	str	r5, [r3, #4]
 800d260:	6813      	ldr	r3, [r2, #0]
 800d262:	4630      	mov	r0, r6
 800d264:	1b1b      	subs	r3, r3, r4
 800d266:	6013      	str	r3, [r2, #0]
 800d268:	f7fd f85c 	bl	800a324 <__malloc_unlock>
 800d26c:	2001      	movs	r0, #1
 800d26e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d270:	2100      	movs	r1, #0
 800d272:	4630      	mov	r0, r6
 800d274:	f7fc f8c0 	bl	80093f8 <_sbrk_r>
 800d278:	68ba      	ldr	r2, [r7, #8]
 800d27a:	1a83      	subs	r3, r0, r2
 800d27c:	2b0f      	cmp	r3, #15
 800d27e:	ddde      	ble.n	800d23e <_malloc_trim_r+0x3e>
 800d280:	f043 0301 	orr.w	r3, r3, #1
 800d284:	6053      	str	r3, [r2, #4]
 800d286:	4b05      	ldr	r3, [pc, #20]	; (800d29c <_malloc_trim_r+0x9c>)
 800d288:	4903      	ldr	r1, [pc, #12]	; (800d298 <_malloc_trim_r+0x98>)
 800d28a:	681b      	ldr	r3, [r3, #0]
 800d28c:	1ac0      	subs	r0, r0, r3
 800d28e:	6008      	str	r0, [r1, #0]
 800d290:	e7d5      	b.n	800d23e <_malloc_trim_r+0x3e>
 800d292:	bf00      	nop
 800d294:	24000124 	.word	0x24000124
 800d298:	2400195c 	.word	0x2400195c
 800d29c:	2400052c 	.word	0x2400052c

0800d2a0 <_free_r>:
 800d2a0:	2900      	cmp	r1, #0
 800d2a2:	d061      	beq.n	800d368 <_free_r+0xc8>
 800d2a4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d2a6:	460c      	mov	r4, r1
 800d2a8:	4606      	mov	r6, r0
 800d2aa:	f7fd f835 	bl	800a318 <__malloc_lock>
 800d2ae:	f854 2c04 	ldr.w	r2, [r4, #-4]
 800d2b2:	4f7b      	ldr	r7, [pc, #492]	; (800d4a0 <_free_r+0x200>)
 800d2b4:	f1a4 0508 	sub.w	r5, r4, #8
 800d2b8:	f022 0101 	bic.w	r1, r2, #1
 800d2bc:	eb05 0c01 	add.w	ip, r5, r1
 800d2c0:	68b8      	ldr	r0, [r7, #8]
 800d2c2:	f8dc 3004 	ldr.w	r3, [ip, #4]
 800d2c6:	4560      	cmp	r0, ip
 800d2c8:	f023 0303 	bic.w	r3, r3, #3
 800d2cc:	f000 808b 	beq.w	800d3e6 <_free_r+0x146>
 800d2d0:	07d2      	lsls	r2, r2, #31
 800d2d2:	f8cc 3004 	str.w	r3, [ip, #4]
 800d2d6:	d432      	bmi.n	800d33e <_free_r+0x9e>
 800d2d8:	f854 2c08 	ldr.w	r2, [r4, #-8]
 800d2dc:	1aad      	subs	r5, r5, r2
 800d2de:	4411      	add	r1, r2
 800d2e0:	68aa      	ldr	r2, [r5, #8]
 800d2e2:	f107 0008 	add.w	r0, r7, #8
 800d2e6:	4282      	cmp	r2, r0
 800d2e8:	d06a      	beq.n	800d3c0 <_free_r+0x120>
 800d2ea:	eb0c 0403 	add.w	r4, ip, r3
 800d2ee:	f8d4 e004 	ldr.w	lr, [r4, #4]
 800d2f2:	68ec      	ldr	r4, [r5, #12]
 800d2f4:	60d4      	str	r4, [r2, #12]
 800d2f6:	f01e 0f01 	tst.w	lr, #1
 800d2fa:	60a2      	str	r2, [r4, #8]
 800d2fc:	f000 8097 	beq.w	800d42e <_free_r+0x18e>
 800d300:	f041 0301 	orr.w	r3, r1, #1
 800d304:	606b      	str	r3, [r5, #4]
 800d306:	f8cc 1000 	str.w	r1, [ip]
 800d30a:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 800d30e:	d235      	bcs.n	800d37c <_free_r+0xdc>
 800d310:	6878      	ldr	r0, [r7, #4]
 800d312:	08cb      	lsrs	r3, r1, #3
 800d314:	2201      	movs	r2, #1
 800d316:	0949      	lsrs	r1, r1, #5
 800d318:	3301      	adds	r3, #1
 800d31a:	408a      	lsls	r2, r1
 800d31c:	4302      	orrs	r2, r0
 800d31e:	f857 1033 	ldr.w	r1, [r7, r3, lsl #3]
 800d322:	607a      	str	r2, [r7, #4]
 800d324:	eb07 02c3 	add.w	r2, r7, r3, lsl #3
 800d328:	3a08      	subs	r2, #8
 800d32a:	e9c5 1202 	strd	r1, r2, [r5, #8]
 800d32e:	f847 5033 	str.w	r5, [r7, r3, lsl #3]
 800d332:	60cd      	str	r5, [r1, #12]
 800d334:	4630      	mov	r0, r6
 800d336:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800d33a:	f7fc bff3 	b.w	800a324 <__malloc_unlock>
 800d33e:	eb0c 0203 	add.w	r2, ip, r3
 800d342:	6852      	ldr	r2, [r2, #4]
 800d344:	07d0      	lsls	r0, r2, #31
 800d346:	d410      	bmi.n	800d36a <_free_r+0xca>
 800d348:	4419      	add	r1, r3
 800d34a:	f107 0008 	add.w	r0, r7, #8
 800d34e:	f8dc 3008 	ldr.w	r3, [ip, #8]
 800d352:	4283      	cmp	r3, r0
 800d354:	d073      	beq.n	800d43e <_free_r+0x19e>
 800d356:	f8dc 200c 	ldr.w	r2, [ip, #12]
 800d35a:	60da      	str	r2, [r3, #12]
 800d35c:	6093      	str	r3, [r2, #8]
 800d35e:	f041 0301 	orr.w	r3, r1, #1
 800d362:	606b      	str	r3, [r5, #4]
 800d364:	5069      	str	r1, [r5, r1]
 800d366:	e7d0      	b.n	800d30a <_free_r+0x6a>
 800d368:	4770      	bx	lr
 800d36a:	f041 0301 	orr.w	r3, r1, #1
 800d36e:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 800d372:	f844 3c04 	str.w	r3, [r4, #-4]
 800d376:	f8cc 1000 	str.w	r1, [ip]
 800d37a:	d3c9      	bcc.n	800d310 <_free_r+0x70>
 800d37c:	f5b1 6f20 	cmp.w	r1, #2560	; 0xa00
 800d380:	ea4f 2351 	mov.w	r3, r1, lsr #9
 800d384:	d248      	bcs.n	800d418 <_free_r+0x178>
 800d386:	098b      	lsrs	r3, r1, #6
 800d388:	f103 0039 	add.w	r0, r3, #57	; 0x39
 800d38c:	f103 0238 	add.w	r2, r3, #56	; 0x38
 800d390:	00c3      	lsls	r3, r0, #3
 800d392:	18f8      	adds	r0, r7, r3
 800d394:	58fb      	ldr	r3, [r7, r3]
 800d396:	3808      	subs	r0, #8
 800d398:	4298      	cmp	r0, r3
 800d39a:	d059      	beq.n	800d450 <_free_r+0x1b0>
 800d39c:	685a      	ldr	r2, [r3, #4]
 800d39e:	f022 0203 	bic.w	r2, r2, #3
 800d3a2:	428a      	cmp	r2, r1
 800d3a4:	d902      	bls.n	800d3ac <_free_r+0x10c>
 800d3a6:	689b      	ldr	r3, [r3, #8]
 800d3a8:	4298      	cmp	r0, r3
 800d3aa:	d1f7      	bne.n	800d39c <_free_r+0xfc>
 800d3ac:	68d8      	ldr	r0, [r3, #12]
 800d3ae:	e9c5 3002 	strd	r3, r0, [r5, #8]
 800d3b2:	6085      	str	r5, [r0, #8]
 800d3b4:	60dd      	str	r5, [r3, #12]
 800d3b6:	4630      	mov	r0, r6
 800d3b8:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800d3bc:	f7fc bfb2 	b.w	800a324 <__malloc_unlock>
 800d3c0:	eb0c 0203 	add.w	r2, ip, r3
 800d3c4:	6852      	ldr	r2, [r2, #4]
 800d3c6:	07d2      	lsls	r2, r2, #31
 800d3c8:	d463      	bmi.n	800d492 <_free_r+0x1f2>
 800d3ca:	440b      	add	r3, r1
 800d3cc:	e9dc 1202 	ldrd	r1, r2, [ip, #8]
 800d3d0:	60ca      	str	r2, [r1, #12]
 800d3d2:	6091      	str	r1, [r2, #8]
 800d3d4:	f043 0201 	orr.w	r2, r3, #1
 800d3d8:	606a      	str	r2, [r5, #4]
 800d3da:	4630      	mov	r0, r6
 800d3dc:	50eb      	str	r3, [r5, r3]
 800d3de:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800d3e2:	f7fc bf9f 	b.w	800a324 <__malloc_unlock>
 800d3e6:	440b      	add	r3, r1
 800d3e8:	07d1      	lsls	r1, r2, #31
 800d3ea:	d407      	bmi.n	800d3fc <_free_r+0x15c>
 800d3ec:	f854 2c08 	ldr.w	r2, [r4, #-8]
 800d3f0:	1aad      	subs	r5, r5, r2
 800d3f2:	4413      	add	r3, r2
 800d3f4:	e9d5 1202 	ldrd	r1, r2, [r5, #8]
 800d3f8:	60ca      	str	r2, [r1, #12]
 800d3fa:	6091      	str	r1, [r2, #8]
 800d3fc:	f043 0201 	orr.w	r2, r3, #1
 800d400:	606a      	str	r2, [r5, #4]
 800d402:	4a28      	ldr	r2, [pc, #160]	; (800d4a4 <_free_r+0x204>)
 800d404:	60bd      	str	r5, [r7, #8]
 800d406:	6812      	ldr	r2, [r2, #0]
 800d408:	429a      	cmp	r2, r3
 800d40a:	d893      	bhi.n	800d334 <_free_r+0x94>
 800d40c:	4b26      	ldr	r3, [pc, #152]	; (800d4a8 <_free_r+0x208>)
 800d40e:	4630      	mov	r0, r6
 800d410:	6819      	ldr	r1, [r3, #0]
 800d412:	f7ff fef5 	bl	800d200 <_malloc_trim_r>
 800d416:	e78d      	b.n	800d334 <_free_r+0x94>
 800d418:	2b14      	cmp	r3, #20
 800d41a:	d90a      	bls.n	800d432 <_free_r+0x192>
 800d41c:	2b54      	cmp	r3, #84	; 0x54
 800d41e:	d81f      	bhi.n	800d460 <_free_r+0x1c0>
 800d420:	0b0b      	lsrs	r3, r1, #12
 800d422:	f103 006f 	add.w	r0, r3, #111	; 0x6f
 800d426:	f103 026e 	add.w	r2, r3, #110	; 0x6e
 800d42a:	00c3      	lsls	r3, r0, #3
 800d42c:	e7b1      	b.n	800d392 <_free_r+0xf2>
 800d42e:	4419      	add	r1, r3
 800d430:	e78d      	b.n	800d34e <_free_r+0xae>
 800d432:	f103 005c 	add.w	r0, r3, #92	; 0x5c
 800d436:	f103 025b 	add.w	r2, r3, #91	; 0x5b
 800d43a:	00c3      	lsls	r3, r0, #3
 800d43c:	e7a9      	b.n	800d392 <_free_r+0xf2>
 800d43e:	f041 0301 	orr.w	r3, r1, #1
 800d442:	e9c7 5504 	strd	r5, r5, [r7, #16]
 800d446:	e9c5 0002 	strd	r0, r0, [r5, #8]
 800d44a:	606b      	str	r3, [r5, #4]
 800d44c:	5069      	str	r1, [r5, r1]
 800d44e:	e771      	b.n	800d334 <_free_r+0x94>
 800d450:	6879      	ldr	r1, [r7, #4]
 800d452:	1092      	asrs	r2, r2, #2
 800d454:	2401      	movs	r4, #1
 800d456:	fa04 f202 	lsl.w	r2, r4, r2
 800d45a:	430a      	orrs	r2, r1
 800d45c:	607a      	str	r2, [r7, #4]
 800d45e:	e7a6      	b.n	800d3ae <_free_r+0x10e>
 800d460:	f5b3 7faa 	cmp.w	r3, #340	; 0x154
 800d464:	d806      	bhi.n	800d474 <_free_r+0x1d4>
 800d466:	0bcb      	lsrs	r3, r1, #15
 800d468:	f103 0078 	add.w	r0, r3, #120	; 0x78
 800d46c:	f103 0277 	add.w	r2, r3, #119	; 0x77
 800d470:	00c3      	lsls	r3, r0, #3
 800d472:	e78e      	b.n	800d392 <_free_r+0xf2>
 800d474:	f240 5254 	movw	r2, #1364	; 0x554
 800d478:	4293      	cmp	r3, r2
 800d47a:	d806      	bhi.n	800d48a <_free_r+0x1ea>
 800d47c:	0c8b      	lsrs	r3, r1, #18
 800d47e:	f103 007d 	add.w	r0, r3, #125	; 0x7d
 800d482:	f103 027c 	add.w	r2, r3, #124	; 0x7c
 800d486:	00c3      	lsls	r3, r0, #3
 800d488:	e783      	b.n	800d392 <_free_r+0xf2>
 800d48a:	f44f 737e 	mov.w	r3, #1016	; 0x3f8
 800d48e:	227e      	movs	r2, #126	; 0x7e
 800d490:	e77f      	b.n	800d392 <_free_r+0xf2>
 800d492:	f041 0301 	orr.w	r3, r1, #1
 800d496:	606b      	str	r3, [r5, #4]
 800d498:	f8cc 1000 	str.w	r1, [ip]
 800d49c:	e74a      	b.n	800d334 <_free_r+0x94>
 800d49e:	bf00      	nop
 800d4a0:	24000124 	.word	0x24000124
 800d4a4:	24000530 	.word	0x24000530
 800d4a8:	2400198c 	.word	0x2400198c

0800d4ac <__ascii_mbtowc>:
 800d4ac:	b082      	sub	sp, #8
 800d4ae:	b149      	cbz	r1, 800d4c4 <__ascii_mbtowc+0x18>
 800d4b0:	b15a      	cbz	r2, 800d4ca <__ascii_mbtowc+0x1e>
 800d4b2:	b16b      	cbz	r3, 800d4d0 <__ascii_mbtowc+0x24>
 800d4b4:	7813      	ldrb	r3, [r2, #0]
 800d4b6:	600b      	str	r3, [r1, #0]
 800d4b8:	7812      	ldrb	r2, [r2, #0]
 800d4ba:	1e10      	subs	r0, r2, #0
 800d4bc:	bf18      	it	ne
 800d4be:	2001      	movne	r0, #1
 800d4c0:	b002      	add	sp, #8
 800d4c2:	4770      	bx	lr
 800d4c4:	a901      	add	r1, sp, #4
 800d4c6:	2a00      	cmp	r2, #0
 800d4c8:	d1f3      	bne.n	800d4b2 <__ascii_mbtowc+0x6>
 800d4ca:	4610      	mov	r0, r2
 800d4cc:	b002      	add	sp, #8
 800d4ce:	4770      	bx	lr
 800d4d0:	f06f 0001 	mvn.w	r0, #1
 800d4d4:	e7f4      	b.n	800d4c0 <__ascii_mbtowc+0x14>
 800d4d6:	bf00      	nop

0800d4d8 <_Balloc>:
 800d4d8:	6c43      	ldr	r3, [r0, #68]	; 0x44
 800d4da:	b570      	push	{r4, r5, r6, lr}
 800d4dc:	4605      	mov	r5, r0
 800d4de:	460c      	mov	r4, r1
 800d4e0:	b14b      	cbz	r3, 800d4f6 <_Balloc+0x1e>
 800d4e2:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 800d4e6:	b180      	cbz	r0, 800d50a <_Balloc+0x32>
 800d4e8:	6802      	ldr	r2, [r0, #0]
 800d4ea:	f843 2024 	str.w	r2, [r3, r4, lsl #2]
 800d4ee:	2300      	movs	r3, #0
 800d4f0:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800d4f4:	bd70      	pop	{r4, r5, r6, pc}
 800d4f6:	2221      	movs	r2, #33	; 0x21
 800d4f8:	2104      	movs	r1, #4
 800d4fa:	f000 fe1d 	bl	800e138 <_calloc_r>
 800d4fe:	4603      	mov	r3, r0
 800d500:	6468      	str	r0, [r5, #68]	; 0x44
 800d502:	2800      	cmp	r0, #0
 800d504:	d1ed      	bne.n	800d4e2 <_Balloc+0xa>
 800d506:	2000      	movs	r0, #0
 800d508:	bd70      	pop	{r4, r5, r6, pc}
 800d50a:	2101      	movs	r1, #1
 800d50c:	fa01 f604 	lsl.w	r6, r1, r4
 800d510:	1d72      	adds	r2, r6, #5
 800d512:	0092      	lsls	r2, r2, #2
 800d514:	4628      	mov	r0, r5
 800d516:	f000 fe0f 	bl	800e138 <_calloc_r>
 800d51a:	2800      	cmp	r0, #0
 800d51c:	d0f3      	beq.n	800d506 <_Balloc+0x2e>
 800d51e:	e9c0 4601 	strd	r4, r6, [r0, #4]
 800d522:	e7e4      	b.n	800d4ee <_Balloc+0x16>

0800d524 <_Bfree>:
 800d524:	b131      	cbz	r1, 800d534 <_Bfree+0x10>
 800d526:	6c43      	ldr	r3, [r0, #68]	; 0x44
 800d528:	684a      	ldr	r2, [r1, #4]
 800d52a:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 800d52e:	6008      	str	r0, [r1, #0]
 800d530:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 800d534:	4770      	bx	lr
 800d536:	bf00      	nop

0800d538 <__multadd>:
 800d538:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d53c:	690d      	ldr	r5, [r1, #16]
 800d53e:	4607      	mov	r7, r0
 800d540:	460e      	mov	r6, r1
 800d542:	461c      	mov	r4, r3
 800d544:	f101 0e14 	add.w	lr, r1, #20
 800d548:	2000      	movs	r0, #0
 800d54a:	f8de 1000 	ldr.w	r1, [lr]
 800d54e:	b28b      	uxth	r3, r1
 800d550:	fb02 4303 	mla	r3, r2, r3, r4
 800d554:	ea4f 4c13 	mov.w	ip, r3, lsr #16
 800d558:	0c09      	lsrs	r1, r1, #16
 800d55a:	fb02 cc01 	mla	ip, r2, r1, ip
 800d55e:	3001      	adds	r0, #1
 800d560:	b29b      	uxth	r3, r3
 800d562:	eb03 430c 	add.w	r3, r3, ip, lsl #16
 800d566:	4285      	cmp	r5, r0
 800d568:	f84e 3b04 	str.w	r3, [lr], #4
 800d56c:	ea4f 441c 	mov.w	r4, ip, lsr #16
 800d570:	dceb      	bgt.n	800d54a <__multadd+0x12>
 800d572:	b13c      	cbz	r4, 800d584 <__multadd+0x4c>
 800d574:	68b3      	ldr	r3, [r6, #8]
 800d576:	42ab      	cmp	r3, r5
 800d578:	dd07      	ble.n	800d58a <__multadd+0x52>
 800d57a:	eb06 0385 	add.w	r3, r6, r5, lsl #2
 800d57e:	3501      	adds	r5, #1
 800d580:	615c      	str	r4, [r3, #20]
 800d582:	6135      	str	r5, [r6, #16]
 800d584:	4630      	mov	r0, r6
 800d586:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d58a:	6871      	ldr	r1, [r6, #4]
 800d58c:	4638      	mov	r0, r7
 800d58e:	3101      	adds	r1, #1
 800d590:	f7ff ffa2 	bl	800d4d8 <_Balloc>
 800d594:	4680      	mov	r8, r0
 800d596:	b1a8      	cbz	r0, 800d5c4 <__multadd+0x8c>
 800d598:	6932      	ldr	r2, [r6, #16]
 800d59a:	3202      	adds	r2, #2
 800d59c:	f106 010c 	add.w	r1, r6, #12
 800d5a0:	0092      	lsls	r2, r2, #2
 800d5a2:	300c      	adds	r0, #12
 800d5a4:	f7f2 ff32 	bl	800040c <memcpy>
 800d5a8:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800d5aa:	6872      	ldr	r2, [r6, #4]
 800d5ac:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800d5b0:	6031      	str	r1, [r6, #0]
 800d5b2:	f843 6022 	str.w	r6, [r3, r2, lsl #2]
 800d5b6:	4646      	mov	r6, r8
 800d5b8:	eb06 0385 	add.w	r3, r6, r5, lsl #2
 800d5bc:	3501      	adds	r5, #1
 800d5be:	615c      	str	r4, [r3, #20]
 800d5c0:	6135      	str	r5, [r6, #16]
 800d5c2:	e7df      	b.n	800d584 <__multadd+0x4c>
 800d5c4:	4b02      	ldr	r3, [pc, #8]	; (800d5d0 <__multadd+0x98>)
 800d5c6:	4803      	ldr	r0, [pc, #12]	; (800d5d4 <__multadd+0x9c>)
 800d5c8:	4642      	mov	r2, r8
 800d5ca:	21ba      	movs	r1, #186	; 0xba
 800d5cc:	f000 fd94 	bl	800e0f8 <__assert_func>
 800d5d0:	080107f8 	.word	0x080107f8
 800d5d4:	08010868 	.word	0x08010868

0800d5d8 <__hi0bits>:
 800d5d8:	0c02      	lsrs	r2, r0, #16
 800d5da:	0412      	lsls	r2, r2, #16
 800d5dc:	4603      	mov	r3, r0
 800d5de:	b9ca      	cbnz	r2, 800d614 <__hi0bits+0x3c>
 800d5e0:	0403      	lsls	r3, r0, #16
 800d5e2:	2010      	movs	r0, #16
 800d5e4:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 800d5e8:	bf04      	itt	eq
 800d5ea:	021b      	lsleq	r3, r3, #8
 800d5ec:	3008      	addeq	r0, #8
 800d5ee:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 800d5f2:	bf04      	itt	eq
 800d5f4:	011b      	lsleq	r3, r3, #4
 800d5f6:	3004      	addeq	r0, #4
 800d5f8:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 800d5fc:	bf04      	itt	eq
 800d5fe:	009b      	lsleq	r3, r3, #2
 800d600:	3002      	addeq	r0, #2
 800d602:	2b00      	cmp	r3, #0
 800d604:	db05      	blt.n	800d612 <__hi0bits+0x3a>
 800d606:	f013 4f80 	tst.w	r3, #1073741824	; 0x40000000
 800d60a:	f100 0001 	add.w	r0, r0, #1
 800d60e:	bf08      	it	eq
 800d610:	2020      	moveq	r0, #32
 800d612:	4770      	bx	lr
 800d614:	2000      	movs	r0, #0
 800d616:	e7e5      	b.n	800d5e4 <__hi0bits+0xc>

0800d618 <__lo0bits>:
 800d618:	6803      	ldr	r3, [r0, #0]
 800d61a:	f013 0207 	ands.w	r2, r3, #7
 800d61e:	4601      	mov	r1, r0
 800d620:	d007      	beq.n	800d632 <__lo0bits+0x1a>
 800d622:	07da      	lsls	r2, r3, #31
 800d624:	d41f      	bmi.n	800d666 <__lo0bits+0x4e>
 800d626:	0798      	lsls	r0, r3, #30
 800d628:	d521      	bpl.n	800d66e <__lo0bits+0x56>
 800d62a:	085b      	lsrs	r3, r3, #1
 800d62c:	600b      	str	r3, [r1, #0]
 800d62e:	2001      	movs	r0, #1
 800d630:	4770      	bx	lr
 800d632:	b298      	uxth	r0, r3
 800d634:	b1a0      	cbz	r0, 800d660 <__lo0bits+0x48>
 800d636:	4610      	mov	r0, r2
 800d638:	b2da      	uxtb	r2, r3
 800d63a:	b90a      	cbnz	r2, 800d640 <__lo0bits+0x28>
 800d63c:	3008      	adds	r0, #8
 800d63e:	0a1b      	lsrs	r3, r3, #8
 800d640:	071a      	lsls	r2, r3, #28
 800d642:	bf04      	itt	eq
 800d644:	091b      	lsreq	r3, r3, #4
 800d646:	3004      	addeq	r0, #4
 800d648:	079a      	lsls	r2, r3, #30
 800d64a:	bf04      	itt	eq
 800d64c:	089b      	lsreq	r3, r3, #2
 800d64e:	3002      	addeq	r0, #2
 800d650:	07da      	lsls	r2, r3, #31
 800d652:	d403      	bmi.n	800d65c <__lo0bits+0x44>
 800d654:	085b      	lsrs	r3, r3, #1
 800d656:	f100 0001 	add.w	r0, r0, #1
 800d65a:	d006      	beq.n	800d66a <__lo0bits+0x52>
 800d65c:	600b      	str	r3, [r1, #0]
 800d65e:	4770      	bx	lr
 800d660:	0c1b      	lsrs	r3, r3, #16
 800d662:	2010      	movs	r0, #16
 800d664:	e7e8      	b.n	800d638 <__lo0bits+0x20>
 800d666:	2000      	movs	r0, #0
 800d668:	4770      	bx	lr
 800d66a:	2020      	movs	r0, #32
 800d66c:	4770      	bx	lr
 800d66e:	089b      	lsrs	r3, r3, #2
 800d670:	600b      	str	r3, [r1, #0]
 800d672:	2002      	movs	r0, #2
 800d674:	4770      	bx	lr
 800d676:	bf00      	nop

0800d678 <__i2b>:
 800d678:	b538      	push	{r3, r4, r5, lr}
 800d67a:	6c43      	ldr	r3, [r0, #68]	; 0x44
 800d67c:	4604      	mov	r4, r0
 800d67e:	460d      	mov	r5, r1
 800d680:	b14b      	cbz	r3, 800d696 <__i2b+0x1e>
 800d682:	6858      	ldr	r0, [r3, #4]
 800d684:	b1b0      	cbz	r0, 800d6b4 <__i2b+0x3c>
 800d686:	6802      	ldr	r2, [r0, #0]
 800d688:	605a      	str	r2, [r3, #4]
 800d68a:	2200      	movs	r2, #0
 800d68c:	2301      	movs	r3, #1
 800d68e:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800d692:	60c2      	str	r2, [r0, #12]
 800d694:	bd38      	pop	{r3, r4, r5, pc}
 800d696:	2221      	movs	r2, #33	; 0x21
 800d698:	2104      	movs	r1, #4
 800d69a:	f000 fd4d 	bl	800e138 <_calloc_r>
 800d69e:	4603      	mov	r3, r0
 800d6a0:	6460      	str	r0, [r4, #68]	; 0x44
 800d6a2:	2800      	cmp	r0, #0
 800d6a4:	d1ed      	bne.n	800d682 <__i2b+0xa>
 800d6a6:	4b09      	ldr	r3, [pc, #36]	; (800d6cc <__i2b+0x54>)
 800d6a8:	4809      	ldr	r0, [pc, #36]	; (800d6d0 <__i2b+0x58>)
 800d6aa:	2200      	movs	r2, #0
 800d6ac:	f240 1145 	movw	r1, #325	; 0x145
 800d6b0:	f000 fd22 	bl	800e0f8 <__assert_func>
 800d6b4:	221c      	movs	r2, #28
 800d6b6:	2101      	movs	r1, #1
 800d6b8:	4620      	mov	r0, r4
 800d6ba:	f000 fd3d 	bl	800e138 <_calloc_r>
 800d6be:	2800      	cmp	r0, #0
 800d6c0:	d0f1      	beq.n	800d6a6 <__i2b+0x2e>
 800d6c2:	2201      	movs	r2, #1
 800d6c4:	2302      	movs	r3, #2
 800d6c6:	e9c0 2301 	strd	r2, r3, [r0, #4]
 800d6ca:	e7de      	b.n	800d68a <__i2b+0x12>
 800d6cc:	080107f8 	.word	0x080107f8
 800d6d0:	08010868 	.word	0x08010868

0800d6d4 <__multiply>:
 800d6d4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d6d8:	690e      	ldr	r6, [r1, #16]
 800d6da:	6915      	ldr	r5, [r2, #16]
 800d6dc:	42ae      	cmp	r6, r5
 800d6de:	b085      	sub	sp, #20
 800d6e0:	4688      	mov	r8, r1
 800d6e2:	4614      	mov	r4, r2
 800d6e4:	db05      	blt.n	800d6f2 <__multiply+0x1e>
 800d6e6:	462a      	mov	r2, r5
 800d6e8:	4623      	mov	r3, r4
 800d6ea:	4635      	mov	r5, r6
 800d6ec:	460c      	mov	r4, r1
 800d6ee:	4616      	mov	r6, r2
 800d6f0:	4698      	mov	r8, r3
 800d6f2:	68a3      	ldr	r3, [r4, #8]
 800d6f4:	6861      	ldr	r1, [r4, #4]
 800d6f6:	19af      	adds	r7, r5, r6
 800d6f8:	42bb      	cmp	r3, r7
 800d6fa:	bfb8      	it	lt
 800d6fc:	3101      	addlt	r1, #1
 800d6fe:	f7ff feeb 	bl	800d4d8 <_Balloc>
 800d702:	9001      	str	r0, [sp, #4]
 800d704:	2800      	cmp	r0, #0
 800d706:	f000 8087 	beq.w	800d818 <__multiply+0x144>
 800d70a:	9b01      	ldr	r3, [sp, #4]
 800d70c:	f103 0914 	add.w	r9, r3, #20
 800d710:	eb09 0a87 	add.w	sl, r9, r7, lsl #2
 800d714:	45d1      	cmp	r9, sl
 800d716:	d205      	bcs.n	800d724 <__multiply+0x50>
 800d718:	464b      	mov	r3, r9
 800d71a:	2200      	movs	r2, #0
 800d71c:	f843 2b04 	str.w	r2, [r3], #4
 800d720:	459a      	cmp	sl, r3
 800d722:	d8fb      	bhi.n	800d71c <__multiply+0x48>
 800d724:	f108 0814 	add.w	r8, r8, #20
 800d728:	eb08 0b86 	add.w	fp, r8, r6, lsl #2
 800d72c:	f104 0314 	add.w	r3, r4, #20
 800d730:	45d8      	cmp	r8, fp
 800d732:	461a      	mov	r2, r3
 800d734:	eb03 0585 	add.w	r5, r3, r5, lsl #2
 800d738:	d25f      	bcs.n	800d7fa <__multiply+0x126>
 800d73a:	1b2b      	subs	r3, r5, r4
 800d73c:	3b15      	subs	r3, #21
 800d73e:	f023 0303 	bic.w	r3, r3, #3
 800d742:	3304      	adds	r3, #4
 800d744:	3415      	adds	r4, #21
 800d746:	42a5      	cmp	r5, r4
 800d748:	bf38      	it	cc
 800d74a:	2304      	movcc	r3, #4
 800d74c:	e9cd a702 	strd	sl, r7, [sp, #8]
 800d750:	46ac      	mov	ip, r5
 800d752:	461f      	mov	r7, r3
 800d754:	4692      	mov	sl, r2
 800d756:	e005      	b.n	800d764 <__multiply+0x90>
 800d758:	0c09      	lsrs	r1, r1, #16
 800d75a:	d129      	bne.n	800d7b0 <__multiply+0xdc>
 800d75c:	45c3      	cmp	fp, r8
 800d75e:	f109 0904 	add.w	r9, r9, #4
 800d762:	d948      	bls.n	800d7f6 <__multiply+0x122>
 800d764:	f858 1b04 	ldr.w	r1, [r8], #4
 800d768:	b28d      	uxth	r5, r1
 800d76a:	2d00      	cmp	r5, #0
 800d76c:	d0f4      	beq.n	800d758 <__multiply+0x84>
 800d76e:	4656      	mov	r6, sl
 800d770:	464c      	mov	r4, r9
 800d772:	2300      	movs	r3, #0
 800d774:	f856 1b04 	ldr.w	r1, [r6], #4
 800d778:	6822      	ldr	r2, [r4, #0]
 800d77a:	fa1f fe81 	uxth.w	lr, r1
 800d77e:	b290      	uxth	r0, r2
 800d780:	0c09      	lsrs	r1, r1, #16
 800d782:	fb05 000e 	mla	r0, r5, lr, r0
 800d786:	0c12      	lsrs	r2, r2, #16
 800d788:	4403      	add	r3, r0
 800d78a:	fb05 2201 	mla	r2, r5, r1, r2
 800d78e:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800d792:	b29b      	uxth	r3, r3
 800d794:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800d798:	45b4      	cmp	ip, r6
 800d79a:	f844 3b04 	str.w	r3, [r4], #4
 800d79e:	ea4f 4312 	mov.w	r3, r2, lsr #16
 800d7a2:	d8e7      	bhi.n	800d774 <__multiply+0xa0>
 800d7a4:	f849 3007 	str.w	r3, [r9, r7]
 800d7a8:	f858 1c04 	ldr.w	r1, [r8, #-4]
 800d7ac:	0c09      	lsrs	r1, r1, #16
 800d7ae:	d0d5      	beq.n	800d75c <__multiply+0x88>
 800d7b0:	f8d9 3000 	ldr.w	r3, [r9]
 800d7b4:	4650      	mov	r0, sl
 800d7b6:	461a      	mov	r2, r3
 800d7b8:	464c      	mov	r4, r9
 800d7ba:	2600      	movs	r6, #0
 800d7bc:	8805      	ldrh	r5, [r0, #0]
 800d7be:	0c12      	lsrs	r2, r2, #16
 800d7c0:	fb01 2205 	mla	r2, r1, r5, r2
 800d7c4:	4416      	add	r6, r2
 800d7c6:	b29b      	uxth	r3, r3
 800d7c8:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 800d7cc:	f844 3b04 	str.w	r3, [r4], #4
 800d7d0:	f850 5b04 	ldr.w	r5, [r0], #4
 800d7d4:	6822      	ldr	r2, [r4, #0]
 800d7d6:	0c2d      	lsrs	r5, r5, #16
 800d7d8:	b293      	uxth	r3, r2
 800d7da:	fb01 3305 	mla	r3, r1, r5, r3
 800d7de:	eb03 4316 	add.w	r3, r3, r6, lsr #16
 800d7e2:	4584      	cmp	ip, r0
 800d7e4:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800d7e8:	d8e8      	bhi.n	800d7bc <__multiply+0xe8>
 800d7ea:	45c3      	cmp	fp, r8
 800d7ec:	f849 3007 	str.w	r3, [r9, r7]
 800d7f0:	f109 0904 	add.w	r9, r9, #4
 800d7f4:	d8b6      	bhi.n	800d764 <__multiply+0x90>
 800d7f6:	e9dd a702 	ldrd	sl, r7, [sp, #8]
 800d7fa:	2f00      	cmp	r7, #0
 800d7fc:	dc02      	bgt.n	800d804 <__multiply+0x130>
 800d7fe:	e005      	b.n	800d80c <__multiply+0x138>
 800d800:	3f01      	subs	r7, #1
 800d802:	d003      	beq.n	800d80c <__multiply+0x138>
 800d804:	f85a 3d04 	ldr.w	r3, [sl, #-4]!
 800d808:	2b00      	cmp	r3, #0
 800d80a:	d0f9      	beq.n	800d800 <__multiply+0x12c>
 800d80c:	9b01      	ldr	r3, [sp, #4]
 800d80e:	4618      	mov	r0, r3
 800d810:	611f      	str	r7, [r3, #16]
 800d812:	b005      	add	sp, #20
 800d814:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d818:	4b03      	ldr	r3, [pc, #12]	; (800d828 <__multiply+0x154>)
 800d81a:	4804      	ldr	r0, [pc, #16]	; (800d82c <__multiply+0x158>)
 800d81c:	9a01      	ldr	r2, [sp, #4]
 800d81e:	f44f 71b1 	mov.w	r1, #354	; 0x162
 800d822:	f000 fc69 	bl	800e0f8 <__assert_func>
 800d826:	bf00      	nop
 800d828:	080107f8 	.word	0x080107f8
 800d82c:	08010868 	.word	0x08010868

0800d830 <__pow5mult>:
 800d830:	f012 0303 	ands.w	r3, r2, #3
 800d834:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d838:	4614      	mov	r4, r2
 800d83a:	4606      	mov	r6, r0
 800d83c:	d132      	bne.n	800d8a4 <__pow5mult+0x74>
 800d83e:	460d      	mov	r5, r1
 800d840:	10a4      	asrs	r4, r4, #2
 800d842:	d020      	beq.n	800d886 <__pow5mult+0x56>
 800d844:	f8d6 8040 	ldr.w	r8, [r6, #64]	; 0x40
 800d848:	f1b8 0f00 	cmp.w	r8, #0
 800d84c:	d033      	beq.n	800d8b6 <__pow5mult+0x86>
 800d84e:	07e3      	lsls	r3, r4, #31
 800d850:	f04f 0700 	mov.w	r7, #0
 800d854:	d407      	bmi.n	800d866 <__pow5mult+0x36>
 800d856:	1064      	asrs	r4, r4, #1
 800d858:	d015      	beq.n	800d886 <__pow5mult+0x56>
 800d85a:	f8d8 0000 	ldr.w	r0, [r8]
 800d85e:	b1a8      	cbz	r0, 800d88c <__pow5mult+0x5c>
 800d860:	4680      	mov	r8, r0
 800d862:	07e3      	lsls	r3, r4, #31
 800d864:	d5f7      	bpl.n	800d856 <__pow5mult+0x26>
 800d866:	4642      	mov	r2, r8
 800d868:	4629      	mov	r1, r5
 800d86a:	4630      	mov	r0, r6
 800d86c:	f7ff ff32 	bl	800d6d4 <__multiply>
 800d870:	b1b5      	cbz	r5, 800d8a0 <__pow5mult+0x70>
 800d872:	6869      	ldr	r1, [r5, #4]
 800d874:	6c73      	ldr	r3, [r6, #68]	; 0x44
 800d876:	1064      	asrs	r4, r4, #1
 800d878:	f853 2021 	ldr.w	r2, [r3, r1, lsl #2]
 800d87c:	602a      	str	r2, [r5, #0]
 800d87e:	f843 5021 	str.w	r5, [r3, r1, lsl #2]
 800d882:	4605      	mov	r5, r0
 800d884:	d1e9      	bne.n	800d85a <__pow5mult+0x2a>
 800d886:	4628      	mov	r0, r5
 800d888:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d88c:	4642      	mov	r2, r8
 800d88e:	4641      	mov	r1, r8
 800d890:	4630      	mov	r0, r6
 800d892:	f7ff ff1f 	bl	800d6d4 <__multiply>
 800d896:	f8c8 0000 	str.w	r0, [r8]
 800d89a:	6007      	str	r7, [r0, #0]
 800d89c:	4680      	mov	r8, r0
 800d89e:	e7e0      	b.n	800d862 <__pow5mult+0x32>
 800d8a0:	4605      	mov	r5, r0
 800d8a2:	e7d8      	b.n	800d856 <__pow5mult+0x26>
 800d8a4:	3b01      	subs	r3, #1
 800d8a6:	4a0f      	ldr	r2, [pc, #60]	; (800d8e4 <__pow5mult+0xb4>)
 800d8a8:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800d8ac:	2300      	movs	r3, #0
 800d8ae:	f7ff fe43 	bl	800d538 <__multadd>
 800d8b2:	4605      	mov	r5, r0
 800d8b4:	e7c4      	b.n	800d840 <__pow5mult+0x10>
 800d8b6:	2101      	movs	r1, #1
 800d8b8:	4630      	mov	r0, r6
 800d8ba:	f7ff fe0d 	bl	800d4d8 <_Balloc>
 800d8be:	4680      	mov	r8, r0
 800d8c0:	b140      	cbz	r0, 800d8d4 <__pow5mult+0xa4>
 800d8c2:	2301      	movs	r3, #1
 800d8c4:	f240 2271 	movw	r2, #625	; 0x271
 800d8c8:	e9c0 3204 	strd	r3, r2, [r0, #16]
 800d8cc:	2300      	movs	r3, #0
 800d8ce:	6430      	str	r0, [r6, #64]	; 0x40
 800d8d0:	6003      	str	r3, [r0, #0]
 800d8d2:	e7bc      	b.n	800d84e <__pow5mult+0x1e>
 800d8d4:	4b04      	ldr	r3, [pc, #16]	; (800d8e8 <__pow5mult+0xb8>)
 800d8d6:	4805      	ldr	r0, [pc, #20]	; (800d8ec <__pow5mult+0xbc>)
 800d8d8:	4642      	mov	r2, r8
 800d8da:	f240 1145 	movw	r1, #325	; 0x145
 800d8de:	f000 fc0b 	bl	800e0f8 <__assert_func>
 800d8e2:	bf00      	nop
 800d8e4:	080109b8 	.word	0x080109b8
 800d8e8:	080107f8 	.word	0x080107f8
 800d8ec:	08010868 	.word	0x08010868

0800d8f0 <__lshift>:
 800d8f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d8f4:	460c      	mov	r4, r1
 800d8f6:	4690      	mov	r8, r2
 800d8f8:	6926      	ldr	r6, [r4, #16]
 800d8fa:	68a3      	ldr	r3, [r4, #8]
 800d8fc:	6849      	ldr	r1, [r1, #4]
 800d8fe:	eb06 1662 	add.w	r6, r6, r2, asr #5
 800d902:	1c75      	adds	r5, r6, #1
 800d904:	429d      	cmp	r5, r3
 800d906:	4607      	mov	r7, r0
 800d908:	ea4f 1962 	mov.w	r9, r2, asr #5
 800d90c:	dd04      	ble.n	800d918 <__lshift+0x28>
 800d90e:	005b      	lsls	r3, r3, #1
 800d910:	429d      	cmp	r5, r3
 800d912:	f101 0101 	add.w	r1, r1, #1
 800d916:	dcfa      	bgt.n	800d90e <__lshift+0x1e>
 800d918:	4638      	mov	r0, r7
 800d91a:	f7ff fddd 	bl	800d4d8 <_Balloc>
 800d91e:	4684      	mov	ip, r0
 800d920:	2800      	cmp	r0, #0
 800d922:	d051      	beq.n	800d9c8 <__lshift+0xd8>
 800d924:	f1b9 0f00 	cmp.w	r9, #0
 800d928:	f100 0014 	add.w	r0, r0, #20
 800d92c:	dd0e      	ble.n	800d94c <__lshift+0x5c>
 800d92e:	f109 0205 	add.w	r2, r9, #5
 800d932:	ea4f 0e82 	mov.w	lr, r2, lsl #2
 800d936:	4603      	mov	r3, r0
 800d938:	eb0c 0282 	add.w	r2, ip, r2, lsl #2
 800d93c:	2100      	movs	r1, #0
 800d93e:	f843 1b04 	str.w	r1, [r3], #4
 800d942:	4293      	cmp	r3, r2
 800d944:	d1fb      	bne.n	800d93e <__lshift+0x4e>
 800d946:	f1ae 0314 	sub.w	r3, lr, #20
 800d94a:	4418      	add	r0, r3
 800d94c:	6921      	ldr	r1, [r4, #16]
 800d94e:	f104 0314 	add.w	r3, r4, #20
 800d952:	f018 081f 	ands.w	r8, r8, #31
 800d956:	eb03 0181 	add.w	r1, r3, r1, lsl #2
 800d95a:	d02d      	beq.n	800d9b8 <__lshift+0xc8>
 800d95c:	f1c8 0920 	rsb	r9, r8, #32
 800d960:	4686      	mov	lr, r0
 800d962:	f04f 0a00 	mov.w	sl, #0
 800d966:	681a      	ldr	r2, [r3, #0]
 800d968:	fa02 f208 	lsl.w	r2, r2, r8
 800d96c:	ea42 020a 	orr.w	r2, r2, sl
 800d970:	f84e 2b04 	str.w	r2, [lr], #4
 800d974:	f853 2b04 	ldr.w	r2, [r3], #4
 800d978:	4299      	cmp	r1, r3
 800d97a:	fa22 fa09 	lsr.w	sl, r2, r9
 800d97e:	d8f2      	bhi.n	800d966 <__lshift+0x76>
 800d980:	1b0b      	subs	r3, r1, r4
 800d982:	3b15      	subs	r3, #21
 800d984:	f023 0303 	bic.w	r3, r3, #3
 800d988:	3304      	adds	r3, #4
 800d98a:	f104 0215 	add.w	r2, r4, #21
 800d98e:	4291      	cmp	r1, r2
 800d990:	bf38      	it	cc
 800d992:	2304      	movcc	r3, #4
 800d994:	f1ba 0f00 	cmp.w	sl, #0
 800d998:	bf18      	it	ne
 800d99a:	462e      	movne	r6, r5
 800d99c:	f840 a003 	str.w	sl, [r0, r3]
 800d9a0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800d9a2:	6862      	ldr	r2, [r4, #4]
 800d9a4:	f8cc 6010 	str.w	r6, [ip, #16]
 800d9a8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800d9ac:	6021      	str	r1, [r4, #0]
 800d9ae:	4660      	mov	r0, ip
 800d9b0:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800d9b4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d9b8:	3804      	subs	r0, #4
 800d9ba:	f853 2b04 	ldr.w	r2, [r3], #4
 800d9be:	f840 2f04 	str.w	r2, [r0, #4]!
 800d9c2:	4299      	cmp	r1, r3
 800d9c4:	d8f9      	bhi.n	800d9ba <__lshift+0xca>
 800d9c6:	e7eb      	b.n	800d9a0 <__lshift+0xb0>
 800d9c8:	4b03      	ldr	r3, [pc, #12]	; (800d9d8 <__lshift+0xe8>)
 800d9ca:	4804      	ldr	r0, [pc, #16]	; (800d9dc <__lshift+0xec>)
 800d9cc:	4662      	mov	r2, ip
 800d9ce:	f44f 71ef 	mov.w	r1, #478	; 0x1de
 800d9d2:	f000 fb91 	bl	800e0f8 <__assert_func>
 800d9d6:	bf00      	nop
 800d9d8:	080107f8 	.word	0x080107f8
 800d9dc:	08010868 	.word	0x08010868

0800d9e0 <__mcmp>:
 800d9e0:	690b      	ldr	r3, [r1, #16]
 800d9e2:	4684      	mov	ip, r0
 800d9e4:	6900      	ldr	r0, [r0, #16]
 800d9e6:	1ac0      	subs	r0, r0, r3
 800d9e8:	d115      	bne.n	800da16 <__mcmp+0x36>
 800d9ea:	f10c 0c14 	add.w	ip, ip, #20
 800d9ee:	3114      	adds	r1, #20
 800d9f0:	eb0c 0283 	add.w	r2, ip, r3, lsl #2
 800d9f4:	b410      	push	{r4}
 800d9f6:	eb01 0383 	add.w	r3, r1, r3, lsl #2
 800d9fa:	e001      	b.n	800da00 <__mcmp+0x20>
 800d9fc:	4594      	cmp	ip, r2
 800d9fe:	d208      	bcs.n	800da12 <__mcmp+0x32>
 800da00:	f852 4d04 	ldr.w	r4, [r2, #-4]!
 800da04:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800da08:	428c      	cmp	r4, r1
 800da0a:	d0f7      	beq.n	800d9fc <__mcmp+0x1c>
 800da0c:	d204      	bcs.n	800da18 <__mcmp+0x38>
 800da0e:	f04f 30ff 	mov.w	r0, #4294967295
 800da12:	bc10      	pop	{r4}
 800da14:	4770      	bx	lr
 800da16:	4770      	bx	lr
 800da18:	2001      	movs	r0, #1
 800da1a:	bc10      	pop	{r4}
 800da1c:	4770      	bx	lr
 800da1e:	bf00      	nop

0800da20 <__mdiff>:
 800da20:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800da24:	690f      	ldr	r7, [r1, #16]
 800da26:	6913      	ldr	r3, [r2, #16]
 800da28:	1aff      	subs	r7, r7, r3
 800da2a:	2f00      	cmp	r7, #0
 800da2c:	460e      	mov	r6, r1
 800da2e:	4690      	mov	r8, r2
 800da30:	d17f      	bne.n	800db32 <__mdiff+0x112>
 800da32:	f101 0514 	add.w	r5, r1, #20
 800da36:	3214      	adds	r2, #20
 800da38:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 800da3c:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 800da40:	e001      	b.n	800da46 <__mdiff+0x26>
 800da42:	429d      	cmp	r5, r3
 800da44:	d278      	bcs.n	800db38 <__mdiff+0x118>
 800da46:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800da4a:	f852 4d04 	ldr.w	r4, [r2, #-4]!
 800da4e:	42a1      	cmp	r1, r4
 800da50:	d0f7      	beq.n	800da42 <__mdiff+0x22>
 800da52:	d369      	bcc.n	800db28 <__mdiff+0x108>
 800da54:	6871      	ldr	r1, [r6, #4]
 800da56:	f7ff fd3f 	bl	800d4d8 <_Balloc>
 800da5a:	4681      	mov	r9, r0
 800da5c:	2800      	cmp	r0, #0
 800da5e:	d077      	beq.n	800db50 <__mdiff+0x130>
 800da60:	6935      	ldr	r5, [r6, #16]
 800da62:	f8d8 2010 	ldr.w	r2, [r8, #16]
 800da66:	60c7      	str	r7, [r0, #12]
 800da68:	f108 0e14 	add.w	lr, r8, #20
 800da6c:	f106 0014 	add.w	r0, r6, #20
 800da70:	f109 0a14 	add.w	sl, r9, #20
 800da74:	f106 0110 	add.w	r1, r6, #16
 800da78:	eb0e 0282 	add.w	r2, lr, r2, lsl #2
 800da7c:	eb00 0785 	add.w	r7, r0, r5, lsl #2
 800da80:	4656      	mov	r6, sl
 800da82:	f04f 0c00 	mov.w	ip, #0
 800da86:	f85e 4b04 	ldr.w	r4, [lr], #4
 800da8a:	f851 bf04 	ldr.w	fp, [r1, #4]!
 800da8e:	b2a3      	uxth	r3, r4
 800da90:	fa1c fc8b 	uxtah	ip, ip, fp
 800da94:	ebac 0303 	sub.w	r3, ip, r3
 800da98:	ea4f 4c14 	mov.w	ip, r4, lsr #16
 800da9c:	ebcc 4c1b 	rsb	ip, ip, fp, lsr #16
 800daa0:	eb0c 4c23 	add.w	ip, ip, r3, asr #16
 800daa4:	b29b      	uxth	r3, r3
 800daa6:	ea43 430c 	orr.w	r3, r3, ip, lsl #16
 800daaa:	4572      	cmp	r2, lr
 800daac:	f846 3b04 	str.w	r3, [r6], #4
 800dab0:	ea4f 4c2c 	mov.w	ip, ip, asr #16
 800dab4:	d8e7      	bhi.n	800da86 <__mdiff+0x66>
 800dab6:	eba2 0108 	sub.w	r1, r2, r8
 800daba:	3915      	subs	r1, #21
 800dabc:	f108 0815 	add.w	r8, r8, #21
 800dac0:	4542      	cmp	r2, r8
 800dac2:	f021 0403 	bic.w	r4, r1, #3
 800dac6:	f104 0404 	add.w	r4, r4, #4
 800daca:	bf38      	it	cc
 800dacc:	2404      	movcc	r4, #4
 800dace:	4420      	add	r0, r4
 800dad0:	f021 0203 	bic.w	r2, r1, #3
 800dad4:	bf38      	it	cc
 800dad6:	2200      	movcc	r2, #0
 800dad8:	4287      	cmp	r7, r0
 800dada:	4452      	add	r2, sl
 800dadc:	4454      	add	r4, sl
 800dade:	d918      	bls.n	800db12 <__mdiff+0xf2>
 800dae0:	4626      	mov	r6, r4
 800dae2:	4601      	mov	r1, r0
 800dae4:	f851 3b04 	ldr.w	r3, [r1], #4
 800dae8:	fa1c fc83 	uxtah	ip, ip, r3
 800daec:	ea4f 422c 	mov.w	r2, ip, asr #16
 800daf0:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800daf4:	fa1f fc8c 	uxth.w	ip, ip
 800daf8:	ea4c 4302 	orr.w	r3, ip, r2, lsl #16
 800dafc:	428f      	cmp	r7, r1
 800dafe:	f846 3b04 	str.w	r3, [r6], #4
 800db02:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800db06:	d8ed      	bhi.n	800dae4 <__mdiff+0xc4>
 800db08:	3f01      	subs	r7, #1
 800db0a:	1a3f      	subs	r7, r7, r0
 800db0c:	f027 0703 	bic.w	r7, r7, #3
 800db10:	19e2      	adds	r2, r4, r7
 800db12:	b923      	cbnz	r3, 800db1e <__mdiff+0xfe>
 800db14:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800db18:	3d01      	subs	r5, #1
 800db1a:	2b00      	cmp	r3, #0
 800db1c:	d0fa      	beq.n	800db14 <__mdiff+0xf4>
 800db1e:	f8c9 5010 	str.w	r5, [r9, #16]
 800db22:	4648      	mov	r0, r9
 800db24:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800db28:	4633      	mov	r3, r6
 800db2a:	2701      	movs	r7, #1
 800db2c:	4646      	mov	r6, r8
 800db2e:	4698      	mov	r8, r3
 800db30:	e790      	b.n	800da54 <__mdiff+0x34>
 800db32:	dbf9      	blt.n	800db28 <__mdiff+0x108>
 800db34:	2700      	movs	r7, #0
 800db36:	e78d      	b.n	800da54 <__mdiff+0x34>
 800db38:	2100      	movs	r1, #0
 800db3a:	f7ff fccd 	bl	800d4d8 <_Balloc>
 800db3e:	4681      	mov	r9, r0
 800db40:	b168      	cbz	r0, 800db5e <__mdiff+0x13e>
 800db42:	2201      	movs	r2, #1
 800db44:	2300      	movs	r3, #0
 800db46:	e9c9 2304 	strd	r2, r3, [r9, #16]
 800db4a:	4648      	mov	r0, r9
 800db4c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800db50:	4b06      	ldr	r3, [pc, #24]	; (800db6c <__mdiff+0x14c>)
 800db52:	4807      	ldr	r0, [pc, #28]	; (800db70 <__mdiff+0x150>)
 800db54:	464a      	mov	r2, r9
 800db56:	f240 2145 	movw	r1, #581	; 0x245
 800db5a:	f000 facd 	bl	800e0f8 <__assert_func>
 800db5e:	4b03      	ldr	r3, [pc, #12]	; (800db6c <__mdiff+0x14c>)
 800db60:	4803      	ldr	r0, [pc, #12]	; (800db70 <__mdiff+0x150>)
 800db62:	464a      	mov	r2, r9
 800db64:	f240 2137 	movw	r1, #567	; 0x237
 800db68:	f000 fac6 	bl	800e0f8 <__assert_func>
 800db6c:	080107f8 	.word	0x080107f8
 800db70:	08010868 	.word	0x08010868

0800db74 <__d2b>:
 800db74:	b570      	push	{r4, r5, r6, lr}
 800db76:	2101      	movs	r1, #1
 800db78:	b082      	sub	sp, #8
 800db7a:	4616      	mov	r6, r2
 800db7c:	461d      	mov	r5, r3
 800db7e:	f7ff fcab 	bl	800d4d8 <_Balloc>
 800db82:	4604      	mov	r4, r0
 800db84:	2800      	cmp	r0, #0
 800db86:	d04a      	beq.n	800dc1e <__d2b+0xaa>
 800db88:	462b      	mov	r3, r5
 800db8a:	f3c5 550a 	ubfx	r5, r5, #20, #11
 800db8e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800db92:	b10d      	cbz	r5, 800db98 <__d2b+0x24>
 800db94:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800db98:	2e00      	cmp	r6, #0
 800db9a:	9301      	str	r3, [sp, #4]
 800db9c:	d114      	bne.n	800dbc8 <__d2b+0x54>
 800db9e:	a801      	add	r0, sp, #4
 800dba0:	f7ff fd3a 	bl	800d618 <__lo0bits>
 800dba4:	9b01      	ldr	r3, [sp, #4]
 800dba6:	6163      	str	r3, [r4, #20]
 800dba8:	2101      	movs	r1, #1
 800dbaa:	3020      	adds	r0, #32
 800dbac:	6121      	str	r1, [r4, #16]
 800dbae:	b315      	cbz	r5, 800dbf6 <__d2b+0x82>
 800dbb0:	9b06      	ldr	r3, [sp, #24]
 800dbb2:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800dbb6:	4405      	add	r5, r0
 800dbb8:	601d      	str	r5, [r3, #0]
 800dbba:	9b07      	ldr	r3, [sp, #28]
 800dbbc:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800dbc0:	6018      	str	r0, [r3, #0]
 800dbc2:	4620      	mov	r0, r4
 800dbc4:	b002      	add	sp, #8
 800dbc6:	bd70      	pop	{r4, r5, r6, pc}
 800dbc8:	4668      	mov	r0, sp
 800dbca:	9600      	str	r6, [sp, #0]
 800dbcc:	f7ff fd24 	bl	800d618 <__lo0bits>
 800dbd0:	b308      	cbz	r0, 800dc16 <__d2b+0xa2>
 800dbd2:	9b01      	ldr	r3, [sp, #4]
 800dbd4:	9900      	ldr	r1, [sp, #0]
 800dbd6:	f1c0 0220 	rsb	r2, r0, #32
 800dbda:	fa03 f202 	lsl.w	r2, r3, r2
 800dbde:	430a      	orrs	r2, r1
 800dbe0:	40c3      	lsrs	r3, r0
 800dbe2:	9301      	str	r3, [sp, #4]
 800dbe4:	6162      	str	r2, [r4, #20]
 800dbe6:	2b00      	cmp	r3, #0
 800dbe8:	bf14      	ite	ne
 800dbea:	2102      	movne	r1, #2
 800dbec:	2101      	moveq	r1, #1
 800dbee:	61a3      	str	r3, [r4, #24]
 800dbf0:	6121      	str	r1, [r4, #16]
 800dbf2:	2d00      	cmp	r5, #0
 800dbf4:	d1dc      	bne.n	800dbb0 <__d2b+0x3c>
 800dbf6:	eb04 0281 	add.w	r2, r4, r1, lsl #2
 800dbfa:	f2a0 4332 	subw	r3, r0, #1074	; 0x432
 800dbfe:	6910      	ldr	r0, [r2, #16]
 800dc00:	9a06      	ldr	r2, [sp, #24]
 800dc02:	6013      	str	r3, [r2, #0]
 800dc04:	f7ff fce8 	bl	800d5d8 <__hi0bits>
 800dc08:	9b07      	ldr	r3, [sp, #28]
 800dc0a:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 800dc0e:	6018      	str	r0, [r3, #0]
 800dc10:	4620      	mov	r0, r4
 800dc12:	b002      	add	sp, #8
 800dc14:	bd70      	pop	{r4, r5, r6, pc}
 800dc16:	e9dd 2300 	ldrd	r2, r3, [sp]
 800dc1a:	6162      	str	r2, [r4, #20]
 800dc1c:	e7e3      	b.n	800dbe6 <__d2b+0x72>
 800dc1e:	4b03      	ldr	r3, [pc, #12]	; (800dc2c <__d2b+0xb8>)
 800dc20:	4803      	ldr	r0, [pc, #12]	; (800dc30 <__d2b+0xbc>)
 800dc22:	4622      	mov	r2, r4
 800dc24:	f240 310f 	movw	r1, #783	; 0x30f
 800dc28:	f000 fa66 	bl	800e0f8 <__assert_func>
 800dc2c:	080107f8 	.word	0x080107f8
 800dc30:	08010868 	.word	0x08010868

0800dc34 <__ascii_wctomb>:
 800dc34:	b149      	cbz	r1, 800dc4a <__ascii_wctomb+0x16>
 800dc36:	2aff      	cmp	r2, #255	; 0xff
 800dc38:	d802      	bhi.n	800dc40 <__ascii_wctomb+0xc>
 800dc3a:	700a      	strb	r2, [r1, #0]
 800dc3c:	2001      	movs	r0, #1
 800dc3e:	4770      	bx	lr
 800dc40:	238a      	movs	r3, #138	; 0x8a
 800dc42:	6003      	str	r3, [r0, #0]
 800dc44:	f04f 30ff 	mov.w	r0, #4294967295
 800dc48:	4770      	bx	lr
 800dc4a:	4608      	mov	r0, r1
 800dc4c:	4770      	bx	lr
 800dc4e:	bf00      	nop

0800dc50 <_wcrtomb_r>:
 800dc50:	b570      	push	{r4, r5, r6, lr}
 800dc52:	4605      	mov	r5, r0
 800dc54:	b084      	sub	sp, #16
 800dc56:	b15b      	cbz	r3, 800dc70 <_wcrtomb_r+0x20>
 800dc58:	461c      	mov	r4, r3
 800dc5a:	b169      	cbz	r1, 800dc78 <_wcrtomb_r+0x28>
 800dc5c:	4b0e      	ldr	r3, [pc, #56]	; (800dc98 <_wcrtomb_r+0x48>)
 800dc5e:	4628      	mov	r0, r5
 800dc60:	f8d3 60e0 	ldr.w	r6, [r3, #224]	; 0xe0
 800dc64:	4623      	mov	r3, r4
 800dc66:	47b0      	blx	r6
 800dc68:	1c43      	adds	r3, r0, #1
 800dc6a:	d00f      	beq.n	800dc8c <_wcrtomb_r+0x3c>
 800dc6c:	b004      	add	sp, #16
 800dc6e:	bd70      	pop	{r4, r5, r6, pc}
 800dc70:	f500 7482 	add.w	r4, r0, #260	; 0x104
 800dc74:	2900      	cmp	r1, #0
 800dc76:	d1f1      	bne.n	800dc5c <_wcrtomb_r+0xc>
 800dc78:	4a07      	ldr	r2, [pc, #28]	; (800dc98 <_wcrtomb_r+0x48>)
 800dc7a:	4623      	mov	r3, r4
 800dc7c:	f8d2 60e0 	ldr.w	r6, [r2, #224]	; 0xe0
 800dc80:	4628      	mov	r0, r5
 800dc82:	460a      	mov	r2, r1
 800dc84:	a901      	add	r1, sp, #4
 800dc86:	47b0      	blx	r6
 800dc88:	1c43      	adds	r3, r0, #1
 800dc8a:	d1ef      	bne.n	800dc6c <_wcrtomb_r+0x1c>
 800dc8c:	2200      	movs	r2, #0
 800dc8e:	238a      	movs	r3, #138	; 0x8a
 800dc90:	6022      	str	r2, [r4, #0]
 800dc92:	602b      	str	r3, [r5, #0]
 800dc94:	b004      	add	sp, #16
 800dc96:	bd70      	pop	{r4, r5, r6, pc}
 800dc98:	24000540 	.word	0x24000540

0800dc9c <_wcsrtombs_r>:
 800dc9c:	b500      	push	{lr}
 800dc9e:	b083      	sub	sp, #12
 800dca0:	f8dd c010 	ldr.w	ip, [sp, #16]
 800dca4:	e9cd 3c00 	strd	r3, ip, [sp]
 800dca8:	f04f 33ff 	mov.w	r3, #4294967295
 800dcac:	f000 fce8 	bl	800e680 <_wcsnrtombs_r>
 800dcb0:	b003      	add	sp, #12
 800dcb2:	f85d fb04 	ldr.w	pc, [sp], #4
 800dcb6:	bf00      	nop

0800dcb8 <__ssprint_r>:
 800dcb8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dcbc:	6893      	ldr	r3, [r2, #8]
 800dcbe:	6817      	ldr	r7, [r2, #0]
 800dcc0:	b083      	sub	sp, #12
 800dcc2:	4692      	mov	sl, r2
 800dcc4:	2b00      	cmp	r3, #0
 800dcc6:	d070      	beq.n	800ddaa <__ssprint_r+0xf2>
 800dcc8:	4681      	mov	r9, r0
 800dcca:	688a      	ldr	r2, [r1, #8]
 800dccc:	6808      	ldr	r0, [r1, #0]
 800dcce:	460c      	mov	r4, r1
 800dcd0:	3708      	adds	r7, #8
 800dcd2:	e043      	b.n	800dd5c <__ssprint_r+0xa4>
 800dcd4:	89a3      	ldrh	r3, [r4, #12]
 800dcd6:	f413 6f90 	tst.w	r3, #1152	; 0x480
 800dcda:	d02e      	beq.n	800dd3a <__ssprint_r+0x82>
 800dcdc:	e9d4 1604 	ldrd	r1, r6, [r4, #16]
 800dce0:	eba0 0801 	sub.w	r8, r0, r1
 800dce4:	eb06 0646 	add.w	r6, r6, r6, lsl #1
 800dce8:	eb06 76d6 	add.w	r6, r6, r6, lsr #31
 800dcec:	f108 0001 	add.w	r0, r8, #1
 800dcf0:	1076      	asrs	r6, r6, #1
 800dcf2:	4428      	add	r0, r5
 800dcf4:	42b0      	cmp	r0, r6
 800dcf6:	4632      	mov	r2, r6
 800dcf8:	bf84      	itt	hi
 800dcfa:	4606      	movhi	r6, r0
 800dcfc:	4632      	movhi	r2, r6
 800dcfe:	055b      	lsls	r3, r3, #21
 800dd00:	d537      	bpl.n	800dd72 <__ssprint_r+0xba>
 800dd02:	4611      	mov	r1, r2
 800dd04:	4648      	mov	r0, r9
 800dd06:	f7fc f857 	bl	8009db8 <_malloc_r>
 800dd0a:	9001      	str	r0, [sp, #4]
 800dd0c:	2800      	cmp	r0, #0
 800dd0e:	d03a      	beq.n	800dd86 <__ssprint_r+0xce>
 800dd10:	4642      	mov	r2, r8
 800dd12:	6921      	ldr	r1, [r4, #16]
 800dd14:	f7f2 fb7a 	bl	800040c <memcpy>
 800dd18:	89a2      	ldrh	r2, [r4, #12]
 800dd1a:	9b01      	ldr	r3, [sp, #4]
 800dd1c:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
 800dd20:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800dd24:	81a2      	strh	r2, [r4, #12]
 800dd26:	eba6 0208 	sub.w	r2, r6, r8
 800dd2a:	eb03 0008 	add.w	r0, r3, r8
 800dd2e:	6166      	str	r6, [r4, #20]
 800dd30:	60a2      	str	r2, [r4, #8]
 800dd32:	6123      	str	r3, [r4, #16]
 800dd34:	6020      	str	r0, [r4, #0]
 800dd36:	462e      	mov	r6, r5
 800dd38:	46a8      	mov	r8, r5
 800dd3a:	4642      	mov	r2, r8
 800dd3c:	4659      	mov	r1, fp
 800dd3e:	f000 f959 	bl	800dff4 <memmove>
 800dd42:	f8da 3008 	ldr.w	r3, [sl, #8]
 800dd46:	68a2      	ldr	r2, [r4, #8]
 800dd48:	6820      	ldr	r0, [r4, #0]
 800dd4a:	1b92      	subs	r2, r2, r6
 800dd4c:	4440      	add	r0, r8
 800dd4e:	1b5b      	subs	r3, r3, r5
 800dd50:	60a2      	str	r2, [r4, #8]
 800dd52:	6020      	str	r0, [r4, #0]
 800dd54:	f8ca 3008 	str.w	r3, [sl, #8]
 800dd58:	b33b      	cbz	r3, 800ddaa <__ssprint_r+0xf2>
 800dd5a:	3708      	adds	r7, #8
 800dd5c:	e957 b502 	ldrd	fp, r5, [r7, #-8]
 800dd60:	2d00      	cmp	r5, #0
 800dd62:	d0fa      	beq.n	800dd5a <__ssprint_r+0xa2>
 800dd64:	42aa      	cmp	r2, r5
 800dd66:	4616      	mov	r6, r2
 800dd68:	4690      	mov	r8, r2
 800dd6a:	d9b3      	bls.n	800dcd4 <__ssprint_r+0x1c>
 800dd6c:	462e      	mov	r6, r5
 800dd6e:	46a8      	mov	r8, r5
 800dd70:	e7e3      	b.n	800dd3a <__ssprint_r+0x82>
 800dd72:	4648      	mov	r0, r9
 800dd74:	f000 fa1c 	bl	800e1b0 <_realloc_r>
 800dd78:	4603      	mov	r3, r0
 800dd7a:	2800      	cmp	r0, #0
 800dd7c:	d1d3      	bne.n	800dd26 <__ssprint_r+0x6e>
 800dd7e:	6921      	ldr	r1, [r4, #16]
 800dd80:	4648      	mov	r0, r9
 800dd82:	f7ff fa8d 	bl	800d2a0 <_free_r>
 800dd86:	89a3      	ldrh	r3, [r4, #12]
 800dd88:	220c      	movs	r2, #12
 800dd8a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800dd8e:	f8c9 2000 	str.w	r2, [r9]
 800dd92:	f04f 30ff 	mov.w	r0, #4294967295
 800dd96:	81a3      	strh	r3, [r4, #12]
 800dd98:	2200      	movs	r2, #0
 800dd9a:	2300      	movs	r3, #0
 800dd9c:	f8ca 2008 	str.w	r2, [sl, #8]
 800dda0:	f8ca 3004 	str.w	r3, [sl, #4]
 800dda4:	b003      	add	sp, #12
 800dda6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ddaa:	2000      	movs	r0, #0
 800ddac:	2300      	movs	r3, #0
 800ddae:	f8ca 3004 	str.w	r3, [sl, #4]
 800ddb2:	b003      	add	sp, #12
 800ddb4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800ddb8 <_fclose_r>:
 800ddb8:	b570      	push	{r4, r5, r6, lr}
 800ddba:	2900      	cmp	r1, #0
 800ddbc:	d04b      	beq.n	800de56 <_fclose_r+0x9e>
 800ddbe:	4606      	mov	r6, r0
 800ddc0:	460c      	mov	r4, r1
 800ddc2:	b110      	cbz	r0, 800ddca <_fclose_r+0x12>
 800ddc4:	6b43      	ldr	r3, [r0, #52]	; 0x34
 800ddc6:	2b00      	cmp	r3, #0
 800ddc8:	d048      	beq.n	800de5c <_fclose_r+0xa4>
 800ddca:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800ddcc:	07d8      	lsls	r0, r3, #31
 800ddce:	d534      	bpl.n	800de3a <_fclose_r+0x82>
 800ddd0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ddd4:	2b00      	cmp	r3, #0
 800ddd6:	d03e      	beq.n	800de56 <_fclose_r+0x9e>
 800ddd8:	4621      	mov	r1, r4
 800ddda:	4630      	mov	r0, r6
 800dddc:	f000 f850 	bl	800de80 <__sflush_r>
 800dde0:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
 800dde2:	4605      	mov	r5, r0
 800dde4:	b133      	cbz	r3, 800ddf4 <_fclose_r+0x3c>
 800dde6:	69e1      	ldr	r1, [r4, #28]
 800dde8:	4630      	mov	r0, r6
 800ddea:	4798      	blx	r3
 800ddec:	2800      	cmp	r0, #0
 800ddee:	bfb8      	it	lt
 800ddf0:	f04f 35ff 	movlt.w	r5, #4294967295
 800ddf4:	89a3      	ldrh	r3, [r4, #12]
 800ddf6:	061a      	lsls	r2, r3, #24
 800ddf8:	d43c      	bmi.n	800de74 <_fclose_r+0xbc>
 800ddfa:	6b21      	ldr	r1, [r4, #48]	; 0x30
 800ddfc:	b141      	cbz	r1, 800de10 <_fclose_r+0x58>
 800ddfe:	f104 0340 	add.w	r3, r4, #64	; 0x40
 800de02:	4299      	cmp	r1, r3
 800de04:	d002      	beq.n	800de0c <_fclose_r+0x54>
 800de06:	4630      	mov	r0, r6
 800de08:	f7ff fa4a 	bl	800d2a0 <_free_r>
 800de0c:	2300      	movs	r3, #0
 800de0e:	6323      	str	r3, [r4, #48]	; 0x30
 800de10:	6c61      	ldr	r1, [r4, #68]	; 0x44
 800de12:	b121      	cbz	r1, 800de1e <_fclose_r+0x66>
 800de14:	4630      	mov	r0, r6
 800de16:	f7ff fa43 	bl	800d2a0 <_free_r>
 800de1a:	2300      	movs	r3, #0
 800de1c:	6463      	str	r3, [r4, #68]	; 0x44
 800de1e:	f7fe f90d 	bl	800c03c <__sfp_lock_acquire>
 800de22:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800de24:	2200      	movs	r2, #0
 800de26:	07db      	lsls	r3, r3, #31
 800de28:	81a2      	strh	r2, [r4, #12]
 800de2a:	d51f      	bpl.n	800de6c <_fclose_r+0xb4>
 800de2c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800de2e:	f7fe f9b9 	bl	800c1a4 <__retarget_lock_close_recursive>
 800de32:	f7fe f909 	bl	800c048 <__sfp_lock_release>
 800de36:	4628      	mov	r0, r5
 800de38:	bd70      	pop	{r4, r5, r6, pc}
 800de3a:	89a3      	ldrh	r3, [r4, #12]
 800de3c:	0599      	lsls	r1, r3, #22
 800de3e:	d4cb      	bmi.n	800ddd8 <_fclose_r+0x20>
 800de40:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800de42:	f7fe f9b1 	bl	800c1a8 <__retarget_lock_acquire_recursive>
 800de46:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800de4a:	2b00      	cmp	r3, #0
 800de4c:	d1c4      	bne.n	800ddd8 <_fclose_r+0x20>
 800de4e:	6e65      	ldr	r5, [r4, #100]	; 0x64
 800de50:	f015 0501 	ands.w	r5, r5, #1
 800de54:	d005      	beq.n	800de62 <_fclose_r+0xaa>
 800de56:	2500      	movs	r5, #0
 800de58:	4628      	mov	r0, r5
 800de5a:	bd70      	pop	{r4, r5, r6, pc}
 800de5c:	f7fe f8d0 	bl	800c000 <__sinit>
 800de60:	e7b3      	b.n	800ddca <_fclose_r+0x12>
 800de62:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800de64:	f7fe f9a2 	bl	800c1ac <__retarget_lock_release_recursive>
 800de68:	4628      	mov	r0, r5
 800de6a:	bd70      	pop	{r4, r5, r6, pc}
 800de6c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800de6e:	f7fe f99d 	bl	800c1ac <__retarget_lock_release_recursive>
 800de72:	e7db      	b.n	800de2c <_fclose_r+0x74>
 800de74:	6921      	ldr	r1, [r4, #16]
 800de76:	4630      	mov	r0, r6
 800de78:	f7ff fa12 	bl	800d2a0 <_free_r>
 800de7c:	e7bd      	b.n	800ddfa <_fclose_r+0x42>
 800de7e:	bf00      	nop

0800de80 <__sflush_r>:
 800de80:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800de84:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800de86:	460c      	mov	r4, r1
 800de88:	0711      	lsls	r1, r2, #28
 800de8a:	4607      	mov	r7, r0
 800de8c:	d442      	bmi.n	800df14 <__sflush_r+0x94>
 800de8e:	6863      	ldr	r3, [r4, #4]
 800de90:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800de94:	2b00      	cmp	r3, #0
 800de96:	81a2      	strh	r2, [r4, #12]
 800de98:	dd59      	ble.n	800df4e <__sflush_r+0xce>
 800de9a:	6aa5      	ldr	r5, [r4, #40]	; 0x28
 800de9c:	2d00      	cmp	r5, #0
 800de9e:	d054      	beq.n	800df4a <__sflush_r+0xca>
 800dea0:	2300      	movs	r3, #0
 800dea2:	683e      	ldr	r6, [r7, #0]
 800dea4:	603b      	str	r3, [r7, #0]
 800dea6:	b293      	uxth	r3, r2
 800dea8:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800deac:	d153      	bne.n	800df56 <__sflush_r+0xd6>
 800deae:	69e1      	ldr	r1, [r4, #28]
 800deb0:	2301      	movs	r3, #1
 800deb2:	4638      	mov	r0, r7
 800deb4:	47a8      	blx	r5
 800deb6:	1c42      	adds	r2, r0, #1
 800deb8:	d063      	beq.n	800df82 <__sflush_r+0x102>
 800deba:	89a3      	ldrh	r3, [r4, #12]
 800debc:	6aa5      	ldr	r5, [r4, #40]	; 0x28
 800debe:	075b      	lsls	r3, r3, #29
 800dec0:	d505      	bpl.n	800dece <__sflush_r+0x4e>
 800dec2:	6863      	ldr	r3, [r4, #4]
 800dec4:	1ac0      	subs	r0, r0, r3
 800dec6:	6b23      	ldr	r3, [r4, #48]	; 0x30
 800dec8:	b10b      	cbz	r3, 800dece <__sflush_r+0x4e>
 800deca:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800decc:	1ac0      	subs	r0, r0, r3
 800dece:	69e1      	ldr	r1, [r4, #28]
 800ded0:	4602      	mov	r2, r0
 800ded2:	2300      	movs	r3, #0
 800ded4:	4638      	mov	r0, r7
 800ded6:	47a8      	blx	r5
 800ded8:	1c41      	adds	r1, r0, #1
 800deda:	d13e      	bne.n	800df5a <__sflush_r+0xda>
 800dedc:	683b      	ldr	r3, [r7, #0]
 800dede:	2b00      	cmp	r3, #0
 800dee0:	d03b      	beq.n	800df5a <__sflush_r+0xda>
 800dee2:	2b1d      	cmp	r3, #29
 800dee4:	d001      	beq.n	800deea <__sflush_r+0x6a>
 800dee6:	2b16      	cmp	r3, #22
 800dee8:	d152      	bne.n	800df90 <__sflush_r+0x110>
 800deea:	89a3      	ldrh	r3, [r4, #12]
 800deec:	6922      	ldr	r2, [r4, #16]
 800deee:	6022      	str	r2, [r4, #0]
 800def0:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800def4:	2100      	movs	r1, #0
 800def6:	6061      	str	r1, [r4, #4]
 800def8:	81a3      	strh	r3, [r4, #12]
 800defa:	6b21      	ldr	r1, [r4, #48]	; 0x30
 800defc:	603e      	str	r6, [r7, #0]
 800defe:	b321      	cbz	r1, 800df4a <__sflush_r+0xca>
 800df00:	f104 0340 	add.w	r3, r4, #64	; 0x40
 800df04:	4299      	cmp	r1, r3
 800df06:	d002      	beq.n	800df0e <__sflush_r+0x8e>
 800df08:	4638      	mov	r0, r7
 800df0a:	f7ff f9c9 	bl	800d2a0 <_free_r>
 800df0e:	2000      	movs	r0, #0
 800df10:	6320      	str	r0, [r4, #48]	; 0x30
 800df12:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800df14:	6926      	ldr	r6, [r4, #16]
 800df16:	b1c6      	cbz	r6, 800df4a <__sflush_r+0xca>
 800df18:	b293      	uxth	r3, r2
 800df1a:	6825      	ldr	r5, [r4, #0]
 800df1c:	6026      	str	r6, [r4, #0]
 800df1e:	079a      	lsls	r2, r3, #30
 800df20:	bf0c      	ite	eq
 800df22:	6963      	ldreq	r3, [r4, #20]
 800df24:	2300      	movne	r3, #0
 800df26:	1bad      	subs	r5, r5, r6
 800df28:	60a3      	str	r3, [r4, #8]
 800df2a:	e00c      	b.n	800df46 <__sflush_r+0xc6>
 800df2c:	f8d4 c024 	ldr.w	ip, [r4, #36]	; 0x24
 800df30:	69e1      	ldr	r1, [r4, #28]
 800df32:	462b      	mov	r3, r5
 800df34:	4632      	mov	r2, r6
 800df36:	4638      	mov	r0, r7
 800df38:	47e0      	blx	ip
 800df3a:	f1b0 0c00 	subs.w	ip, r0, #0
 800df3e:	eba5 050c 	sub.w	r5, r5, ip
 800df42:	4466      	add	r6, ip
 800df44:	dd16      	ble.n	800df74 <__sflush_r+0xf4>
 800df46:	2d00      	cmp	r5, #0
 800df48:	dcf0      	bgt.n	800df2c <__sflush_r+0xac>
 800df4a:	2000      	movs	r0, #0
 800df4c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800df4e:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 800df50:	2b00      	cmp	r3, #0
 800df52:	dca2      	bgt.n	800de9a <__sflush_r+0x1a>
 800df54:	e7f9      	b.n	800df4a <__sflush_r+0xca>
 800df56:	6d20      	ldr	r0, [r4, #80]	; 0x50
 800df58:	e7b1      	b.n	800debe <__sflush_r+0x3e>
 800df5a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800df5e:	6922      	ldr	r2, [r4, #16]
 800df60:	6022      	str	r2, [r4, #0]
 800df62:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800df66:	81a3      	strh	r3, [r4, #12]
 800df68:	2200      	movs	r2, #0
 800df6a:	04db      	lsls	r3, r3, #19
 800df6c:	6062      	str	r2, [r4, #4]
 800df6e:	d5c4      	bpl.n	800defa <__sflush_r+0x7a>
 800df70:	6520      	str	r0, [r4, #80]	; 0x50
 800df72:	e7c2      	b.n	800defa <__sflush_r+0x7a>
 800df74:	89a3      	ldrh	r3, [r4, #12]
 800df76:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800df7a:	f04f 30ff 	mov.w	r0, #4294967295
 800df7e:	81a3      	strh	r3, [r4, #12]
 800df80:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800df82:	683b      	ldr	r3, [r7, #0]
 800df84:	2b00      	cmp	r3, #0
 800df86:	d098      	beq.n	800deba <__sflush_r+0x3a>
 800df88:	2b1d      	cmp	r3, #29
 800df8a:	d006      	beq.n	800df9a <__sflush_r+0x11a>
 800df8c:	2b16      	cmp	r3, #22
 800df8e:	d004      	beq.n	800df9a <__sflush_r+0x11a>
 800df90:	89a3      	ldrh	r3, [r4, #12]
 800df92:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800df96:	81a3      	strh	r3, [r4, #12]
 800df98:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800df9a:	603e      	str	r6, [r7, #0]
 800df9c:	e7d5      	b.n	800df4a <__sflush_r+0xca>
 800df9e:	bf00      	nop

0800dfa0 <_fflush_r>:
 800dfa0:	b538      	push	{r3, r4, r5, lr}
 800dfa2:	460c      	mov	r4, r1
 800dfa4:	4605      	mov	r5, r0
 800dfa6:	b108      	cbz	r0, 800dfac <_fflush_r+0xc>
 800dfa8:	6b43      	ldr	r3, [r0, #52]	; 0x34
 800dfaa:	b303      	cbz	r3, 800dfee <_fflush_r+0x4e>
 800dfac:	f9b4 000c 	ldrsh.w	r0, [r4, #12]
 800dfb0:	b188      	cbz	r0, 800dfd6 <_fflush_r+0x36>
 800dfb2:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800dfb4:	07db      	lsls	r3, r3, #31
 800dfb6:	d401      	bmi.n	800dfbc <_fflush_r+0x1c>
 800dfb8:	0581      	lsls	r1, r0, #22
 800dfba:	d50f      	bpl.n	800dfdc <_fflush_r+0x3c>
 800dfbc:	4628      	mov	r0, r5
 800dfbe:	4621      	mov	r1, r4
 800dfc0:	f7ff ff5e 	bl	800de80 <__sflush_r>
 800dfc4:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800dfc6:	07da      	lsls	r2, r3, #31
 800dfc8:	4605      	mov	r5, r0
 800dfca:	d402      	bmi.n	800dfd2 <_fflush_r+0x32>
 800dfcc:	89a3      	ldrh	r3, [r4, #12]
 800dfce:	059b      	lsls	r3, r3, #22
 800dfd0:	d508      	bpl.n	800dfe4 <_fflush_r+0x44>
 800dfd2:	4628      	mov	r0, r5
 800dfd4:	bd38      	pop	{r3, r4, r5, pc}
 800dfd6:	4605      	mov	r5, r0
 800dfd8:	4628      	mov	r0, r5
 800dfda:	bd38      	pop	{r3, r4, r5, pc}
 800dfdc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800dfde:	f7fe f8e3 	bl	800c1a8 <__retarget_lock_acquire_recursive>
 800dfe2:	e7eb      	b.n	800dfbc <_fflush_r+0x1c>
 800dfe4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800dfe6:	f7fe f8e1 	bl	800c1ac <__retarget_lock_release_recursive>
 800dfea:	4628      	mov	r0, r5
 800dfec:	bd38      	pop	{r3, r4, r5, pc}
 800dfee:	f7fe f807 	bl	800c000 <__sinit>
 800dff2:	e7db      	b.n	800dfac <_fflush_r+0xc>

0800dff4 <memmove>:
 800dff4:	4288      	cmp	r0, r1
 800dff6:	d90d      	bls.n	800e014 <memmove+0x20>
 800dff8:	188b      	adds	r3, r1, r2
 800dffa:	4283      	cmp	r3, r0
 800dffc:	d90a      	bls.n	800e014 <memmove+0x20>
 800dffe:	eb00 0c02 	add.w	ip, r0, r2
 800e002:	b1ba      	cbz	r2, 800e034 <memmove+0x40>
 800e004:	4662      	mov	r2, ip
 800e006:	f813 cd01 	ldrb.w	ip, [r3, #-1]!
 800e00a:	f802 cd01 	strb.w	ip, [r2, #-1]!
 800e00e:	4299      	cmp	r1, r3
 800e010:	d1f9      	bne.n	800e006 <memmove+0x12>
 800e012:	4770      	bx	lr
 800e014:	2a0f      	cmp	r2, #15
 800e016:	d80e      	bhi.n	800e036 <memmove+0x42>
 800e018:	4603      	mov	r3, r0
 800e01a:	f102 3cff 	add.w	ip, r2, #4294967295
 800e01e:	b14a      	cbz	r2, 800e034 <memmove+0x40>
 800e020:	f10c 0c01 	add.w	ip, ip, #1
 800e024:	3b01      	subs	r3, #1
 800e026:	448c      	add	ip, r1
 800e028:	f811 2b01 	ldrb.w	r2, [r1], #1
 800e02c:	f803 2f01 	strb.w	r2, [r3, #1]!
 800e030:	4561      	cmp	r1, ip
 800e032:	d1f9      	bne.n	800e028 <memmove+0x34>
 800e034:	4770      	bx	lr
 800e036:	ea40 0301 	orr.w	r3, r0, r1
 800e03a:	079b      	lsls	r3, r3, #30
 800e03c:	d150      	bne.n	800e0e0 <memmove+0xec>
 800e03e:	f1a2 0310 	sub.w	r3, r2, #16
 800e042:	b570      	push	{r4, r5, r6, lr}
 800e044:	f101 0c20 	add.w	ip, r1, #32
 800e048:	f023 050f 	bic.w	r5, r3, #15
 800e04c:	f101 0e10 	add.w	lr, r1, #16
 800e050:	f100 0410 	add.w	r4, r0, #16
 800e054:	44ac      	add	ip, r5
 800e056:	091b      	lsrs	r3, r3, #4
 800e058:	f85e 5c10 	ldr.w	r5, [lr, #-16]
 800e05c:	f844 5c10 	str.w	r5, [r4, #-16]
 800e060:	f85e 5c0c 	ldr.w	r5, [lr, #-12]
 800e064:	f844 5c0c 	str.w	r5, [r4, #-12]
 800e068:	f85e 5c08 	ldr.w	r5, [lr, #-8]
 800e06c:	f844 5c08 	str.w	r5, [r4, #-8]
 800e070:	f85e 5c04 	ldr.w	r5, [lr, #-4]
 800e074:	f844 5c04 	str.w	r5, [r4, #-4]
 800e078:	f10e 0e10 	add.w	lr, lr, #16
 800e07c:	45e6      	cmp	lr, ip
 800e07e:	f104 0410 	add.w	r4, r4, #16
 800e082:	d1e9      	bne.n	800e058 <memmove+0x64>
 800e084:	3301      	adds	r3, #1
 800e086:	f012 0f0c 	tst.w	r2, #12
 800e08a:	eb01 1103 	add.w	r1, r1, r3, lsl #4
 800e08e:	f002 040f 	and.w	r4, r2, #15
 800e092:	eb00 1303 	add.w	r3, r0, r3, lsl #4
 800e096:	d027      	beq.n	800e0e8 <memmove+0xf4>
 800e098:	3c04      	subs	r4, #4
 800e09a:	f024 0603 	bic.w	r6, r4, #3
 800e09e:	ea4f 0c94 	mov.w	ip, r4, lsr #2
 800e0a2:	441e      	add	r6, r3
 800e0a4:	1f1c      	subs	r4, r3, #4
 800e0a6:	468e      	mov	lr, r1
 800e0a8:	f85e 5b04 	ldr.w	r5, [lr], #4
 800e0ac:	f844 5f04 	str.w	r5, [r4, #4]!
 800e0b0:	42b4      	cmp	r4, r6
 800e0b2:	d1f9      	bne.n	800e0a8 <memmove+0xb4>
 800e0b4:	f10c 0401 	add.w	r4, ip, #1
 800e0b8:	f002 0203 	and.w	r2, r2, #3
 800e0bc:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 800e0c0:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800e0c4:	f102 3cff 	add.w	ip, r2, #4294967295
 800e0c8:	b14a      	cbz	r2, 800e0de <memmove+0xea>
 800e0ca:	f10c 0c01 	add.w	ip, ip, #1
 800e0ce:	3b01      	subs	r3, #1
 800e0d0:	448c      	add	ip, r1
 800e0d2:	f811 2b01 	ldrb.w	r2, [r1], #1
 800e0d6:	f803 2f01 	strb.w	r2, [r3, #1]!
 800e0da:	4561      	cmp	r1, ip
 800e0dc:	d1f9      	bne.n	800e0d2 <memmove+0xde>
 800e0de:	bd70      	pop	{r4, r5, r6, pc}
 800e0e0:	f102 3cff 	add.w	ip, r2, #4294967295
 800e0e4:	4603      	mov	r3, r0
 800e0e6:	e79b      	b.n	800e020 <memmove+0x2c>
 800e0e8:	4622      	mov	r2, r4
 800e0ea:	e7eb      	b.n	800e0c4 <memmove+0xd0>

0800e0ec <__errno>:
 800e0ec:	4b01      	ldr	r3, [pc, #4]	; (800e0f4 <__errno+0x8>)
 800e0ee:	6818      	ldr	r0, [r3, #0]
 800e0f0:	4770      	bx	lr
 800e0f2:	bf00      	nop
 800e0f4:	24000120 	.word	0x24000120

0800e0f8 <__assert_func>:
 800e0f8:	b500      	push	{lr}
 800e0fa:	4c0b      	ldr	r4, [pc, #44]	; (800e128 <__assert_func+0x30>)
 800e0fc:	6825      	ldr	r5, [r4, #0]
 800e0fe:	4614      	mov	r4, r2
 800e100:	68ee      	ldr	r6, [r5, #12]
 800e102:	461a      	mov	r2, r3
 800e104:	b085      	sub	sp, #20
 800e106:	4603      	mov	r3, r0
 800e108:	460d      	mov	r5, r1
 800e10a:	b14c      	cbz	r4, 800e120 <__assert_func+0x28>
 800e10c:	4907      	ldr	r1, [pc, #28]	; (800e12c <__assert_func+0x34>)
 800e10e:	9500      	str	r5, [sp, #0]
 800e110:	e9cd 1401 	strd	r1, r4, [sp, #4]
 800e114:	4630      	mov	r0, r6
 800e116:	4906      	ldr	r1, [pc, #24]	; (800e130 <__assert_func+0x38>)
 800e118:	f000 fac4 	bl	800e6a4 <fiprintf>
 800e11c:	f7fb fd68 	bl	8009bf0 <abort>
 800e120:	4904      	ldr	r1, [pc, #16]	; (800e134 <__assert_func+0x3c>)
 800e122:	460c      	mov	r4, r1
 800e124:	e7f3      	b.n	800e10e <__assert_func+0x16>
 800e126:	bf00      	nop
 800e128:	24000120 	.word	0x24000120
 800e12c:	080109c4 	.word	0x080109c4
 800e130:	080109d4 	.word	0x080109d4
 800e134:	080109d0 	.word	0x080109d0

0800e138 <_calloc_r>:
 800e138:	b538      	push	{r3, r4, r5, lr}
 800e13a:	fba1 1402 	umull	r1, r4, r1, r2
 800e13e:	bb8c      	cbnz	r4, 800e1a4 <_calloc_r+0x6c>
 800e140:	f7fb fe3a 	bl	8009db8 <_malloc_r>
 800e144:	4605      	mov	r5, r0
 800e146:	b1e0      	cbz	r0, 800e182 <_calloc_r+0x4a>
 800e148:	f850 2c04 	ldr.w	r2, [r0, #-4]
 800e14c:	f022 0203 	bic.w	r2, r2, #3
 800e150:	3a04      	subs	r2, #4
 800e152:	2a24      	cmp	r2, #36	; 0x24
 800e154:	d817      	bhi.n	800e186 <_calloc_r+0x4e>
 800e156:	2a13      	cmp	r2, #19
 800e158:	d91a      	bls.n	800e190 <_calloc_r+0x58>
 800e15a:	2a1b      	cmp	r2, #27
 800e15c:	e9c0 4400 	strd	r4, r4, [r0]
 800e160:	d91d      	bls.n	800e19e <_calloc_r+0x66>
 800e162:	2a24      	cmp	r2, #36	; 0x24
 800e164:	bf14      	ite	ne
 800e166:	f100 0210 	addne.w	r2, r0, #16
 800e16a:	f100 0218 	addeq.w	r2, r0, #24
 800e16e:	f04f 0300 	mov.w	r3, #0
 800e172:	e9c0 4402 	strd	r4, r4, [r0, #8]
 800e176:	bf04      	itt	eq
 800e178:	6104      	streq	r4, [r0, #16]
 800e17a:	6144      	streq	r4, [r0, #20]
 800e17c:	e9c2 3300 	strd	r3, r3, [r2]
 800e180:	6093      	str	r3, [r2, #8]
 800e182:	4628      	mov	r0, r5
 800e184:	bd38      	pop	{r3, r4, r5, pc}
 800e186:	4621      	mov	r1, r4
 800e188:	f7fb fd7e 	bl	8009c88 <memset>
 800e18c:	4628      	mov	r0, r5
 800e18e:	bd38      	pop	{r3, r4, r5, pc}
 800e190:	4602      	mov	r2, r0
 800e192:	2300      	movs	r3, #0
 800e194:	e9c2 3300 	strd	r3, r3, [r2]
 800e198:	6093      	str	r3, [r2, #8]
 800e19a:	4628      	mov	r0, r5
 800e19c:	bd38      	pop	{r3, r4, r5, pc}
 800e19e:	f100 0208 	add.w	r2, r0, #8
 800e1a2:	e7f6      	b.n	800e192 <_calloc_r+0x5a>
 800e1a4:	f7ff ffa2 	bl	800e0ec <__errno>
 800e1a8:	230c      	movs	r3, #12
 800e1aa:	2500      	movs	r5, #0
 800e1ac:	6003      	str	r3, [r0, #0]
 800e1ae:	e7e8      	b.n	800e182 <_calloc_r+0x4a>

0800e1b0 <_realloc_r>:
 800e1b0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e1b4:	4617      	mov	r7, r2
 800e1b6:	2900      	cmp	r1, #0
 800e1b8:	f000 8098 	beq.w	800e2ec <_realloc_r+0x13c>
 800e1bc:	460c      	mov	r4, r1
 800e1be:	f107 050b 	add.w	r5, r7, #11
 800e1c2:	4680      	mov	r8, r0
 800e1c4:	f7fc f8a8 	bl	800a318 <__malloc_lock>
 800e1c8:	2d16      	cmp	r5, #22
 800e1ca:	f854 1c04 	ldr.w	r1, [r4, #-4]
 800e1ce:	d85b      	bhi.n	800e288 <_realloc_r+0xd8>
 800e1d0:	2510      	movs	r5, #16
 800e1d2:	462a      	mov	r2, r5
 800e1d4:	42af      	cmp	r7, r5
 800e1d6:	d85c      	bhi.n	800e292 <_realloc_r+0xe2>
 800e1d8:	f021 0603 	bic.w	r6, r1, #3
 800e1dc:	4296      	cmp	r6, r2
 800e1de:	f1a4 0908 	sub.w	r9, r4, #8
 800e1e2:	da62      	bge.n	800e2aa <_realloc_r+0xfa>
 800e1e4:	4bbc      	ldr	r3, [pc, #752]	; (800e4d8 <_realloc_r+0x328>)
 800e1e6:	f8d3 c008 	ldr.w	ip, [r3, #8]
 800e1ea:	eb09 0006 	add.w	r0, r9, r6
 800e1ee:	4584      	cmp	ip, r0
 800e1f0:	f000 8097 	beq.w	800e322 <_realloc_r+0x172>
 800e1f4:	f8d0 c004 	ldr.w	ip, [r0, #4]
 800e1f8:	f02c 0301 	bic.w	r3, ip, #1
 800e1fc:	4403      	add	r3, r0
 800e1fe:	685b      	ldr	r3, [r3, #4]
 800e200:	07db      	lsls	r3, r3, #31
 800e202:	d468      	bmi.n	800e2d6 <_realloc_r+0x126>
 800e204:	f02c 0c03 	bic.w	ip, ip, #3
 800e208:	eb06 030c 	add.w	r3, r6, ip
 800e20c:	4293      	cmp	r3, r2
 800e20e:	da47      	bge.n	800e2a0 <_realloc_r+0xf0>
 800e210:	07cb      	lsls	r3, r1, #31
 800e212:	d410      	bmi.n	800e236 <_realloc_r+0x86>
 800e214:	f854 3c08 	ldr.w	r3, [r4, #-8]
 800e218:	eba9 0a03 	sub.w	sl, r9, r3
 800e21c:	f8da 3004 	ldr.w	r3, [sl, #4]
 800e220:	f023 0103 	bic.w	r1, r3, #3
 800e224:	448c      	add	ip, r1
 800e226:	44b4      	add	ip, r6
 800e228:	4594      	cmp	ip, r2
 800e22a:	f280 8111 	bge.w	800e450 <_realloc_r+0x2a0>
 800e22e:	1873      	adds	r3, r6, r1
 800e230:	4293      	cmp	r3, r2
 800e232:	f280 80e8 	bge.w	800e406 <_realloc_r+0x256>
 800e236:	4639      	mov	r1, r7
 800e238:	4640      	mov	r0, r8
 800e23a:	f7fb fdbd 	bl	8009db8 <_malloc_r>
 800e23e:	4607      	mov	r7, r0
 800e240:	b1e0      	cbz	r0, 800e27c <_realloc_r+0xcc>
 800e242:	f854 3c04 	ldr.w	r3, [r4, #-4]
 800e246:	f023 0301 	bic.w	r3, r3, #1
 800e24a:	444b      	add	r3, r9
 800e24c:	f1a0 0208 	sub.w	r2, r0, #8
 800e250:	4293      	cmp	r3, r2
 800e252:	f000 80d2 	beq.w	800e3fa <_realloc_r+0x24a>
 800e256:	1f32      	subs	r2, r6, #4
 800e258:	2a24      	cmp	r2, #36	; 0x24
 800e25a:	f200 80f5 	bhi.w	800e448 <_realloc_r+0x298>
 800e25e:	2a13      	cmp	r2, #19
 800e260:	f200 80ac 	bhi.w	800e3bc <_realloc_r+0x20c>
 800e264:	4603      	mov	r3, r0
 800e266:	4622      	mov	r2, r4
 800e268:	6811      	ldr	r1, [r2, #0]
 800e26a:	6019      	str	r1, [r3, #0]
 800e26c:	6851      	ldr	r1, [r2, #4]
 800e26e:	6059      	str	r1, [r3, #4]
 800e270:	6892      	ldr	r2, [r2, #8]
 800e272:	609a      	str	r2, [r3, #8]
 800e274:	4621      	mov	r1, r4
 800e276:	4640      	mov	r0, r8
 800e278:	f7ff f812 	bl	800d2a0 <_free_r>
 800e27c:	4640      	mov	r0, r8
 800e27e:	f7fc f851 	bl	800a324 <__malloc_unlock>
 800e282:	4638      	mov	r0, r7
 800e284:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e288:	f025 0507 	bic.w	r5, r5, #7
 800e28c:	2d00      	cmp	r5, #0
 800e28e:	462a      	mov	r2, r5
 800e290:	daa0      	bge.n	800e1d4 <_realloc_r+0x24>
 800e292:	230c      	movs	r3, #12
 800e294:	f8c8 3000 	str.w	r3, [r8]
 800e298:	2700      	movs	r7, #0
 800e29a:	4638      	mov	r0, r7
 800e29c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e2a0:	461e      	mov	r6, r3
 800e2a2:	e9d0 2302 	ldrd	r2, r3, [r0, #8]
 800e2a6:	60d3      	str	r3, [r2, #12]
 800e2a8:	609a      	str	r2, [r3, #8]
 800e2aa:	1b73      	subs	r3, r6, r5
 800e2ac:	2b0f      	cmp	r3, #15
 800e2ae:	d822      	bhi.n	800e2f6 <_realloc_r+0x146>
 800e2b0:	f8d9 3004 	ldr.w	r3, [r9, #4]
 800e2b4:	f003 0301 	and.w	r3, r3, #1
 800e2b8:	4333      	orrs	r3, r6
 800e2ba:	444e      	add	r6, r9
 800e2bc:	f8c9 3004 	str.w	r3, [r9, #4]
 800e2c0:	6873      	ldr	r3, [r6, #4]
 800e2c2:	f043 0301 	orr.w	r3, r3, #1
 800e2c6:	6073      	str	r3, [r6, #4]
 800e2c8:	4640      	mov	r0, r8
 800e2ca:	4627      	mov	r7, r4
 800e2cc:	f7fc f82a 	bl	800a324 <__malloc_unlock>
 800e2d0:	4638      	mov	r0, r7
 800e2d2:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e2d6:	07c9      	lsls	r1, r1, #31
 800e2d8:	d4ad      	bmi.n	800e236 <_realloc_r+0x86>
 800e2da:	f854 3c08 	ldr.w	r3, [r4, #-8]
 800e2de:	eba9 0a03 	sub.w	sl, r9, r3
 800e2e2:	f8da 1004 	ldr.w	r1, [sl, #4]
 800e2e6:	f021 0103 	bic.w	r1, r1, #3
 800e2ea:	e7a0      	b.n	800e22e <_realloc_r+0x7e>
 800e2ec:	e8bd 4ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e2f0:	4611      	mov	r1, r2
 800e2f2:	f7fb bd61 	b.w	8009db8 <_malloc_r>
 800e2f6:	f8d9 2004 	ldr.w	r2, [r9, #4]
 800e2fa:	eb09 0105 	add.w	r1, r9, r5
 800e2fe:	f002 0201 	and.w	r2, r2, #1
 800e302:	444e      	add	r6, r9
 800e304:	f043 0301 	orr.w	r3, r3, #1
 800e308:	432a      	orrs	r2, r5
 800e30a:	f8c9 2004 	str.w	r2, [r9, #4]
 800e30e:	604b      	str	r3, [r1, #4]
 800e310:	6873      	ldr	r3, [r6, #4]
 800e312:	f043 0301 	orr.w	r3, r3, #1
 800e316:	3108      	adds	r1, #8
 800e318:	6073      	str	r3, [r6, #4]
 800e31a:	4640      	mov	r0, r8
 800e31c:	f7fe ffc0 	bl	800d2a0 <_free_r>
 800e320:	e7d2      	b.n	800e2c8 <_realloc_r+0x118>
 800e322:	f8dc 0004 	ldr.w	r0, [ip, #4]
 800e326:	f020 0b03 	bic.w	fp, r0, #3
 800e32a:	eb06 0c0b 	add.w	ip, r6, fp
 800e32e:	f105 0010 	add.w	r0, r5, #16
 800e332:	4584      	cmp	ip, r0
 800e334:	da4d      	bge.n	800e3d2 <_realloc_r+0x222>
 800e336:	07c9      	lsls	r1, r1, #31
 800e338:	f53f af7d 	bmi.w	800e236 <_realloc_r+0x86>
 800e33c:	f854 1c08 	ldr.w	r1, [r4, #-8]
 800e340:	eba9 0a01 	sub.w	sl, r9, r1
 800e344:	f8da 1004 	ldr.w	r1, [sl, #4]
 800e348:	f021 0103 	bic.w	r1, r1, #3
 800e34c:	448b      	add	fp, r1
 800e34e:	44b3      	add	fp, r6
 800e350:	4558      	cmp	r0, fp
 800e352:	f73f af6c 	bgt.w	800e22e <_realloc_r+0x7e>
 800e356:	4657      	mov	r7, sl
 800e358:	f8da 100c 	ldr.w	r1, [sl, #12]
 800e35c:	f857 0f08 	ldr.w	r0, [r7, #8]!
 800e360:	1f32      	subs	r2, r6, #4
 800e362:	2a24      	cmp	r2, #36	; 0x24
 800e364:	60c1      	str	r1, [r0, #12]
 800e366:	6088      	str	r0, [r1, #8]
 800e368:	f200 80db 	bhi.w	800e522 <_realloc_r+0x372>
 800e36c:	2a13      	cmp	r2, #19
 800e36e:	f240 80d6 	bls.w	800e51e <_realloc_r+0x36e>
 800e372:	6821      	ldr	r1, [r4, #0]
 800e374:	f8ca 1008 	str.w	r1, [sl, #8]
 800e378:	6861      	ldr	r1, [r4, #4]
 800e37a:	f8ca 100c 	str.w	r1, [sl, #12]
 800e37e:	2a1b      	cmp	r2, #27
 800e380:	f200 80df 	bhi.w	800e542 <_realloc_r+0x392>
 800e384:	3408      	adds	r4, #8
 800e386:	f10a 0210 	add.w	r2, sl, #16
 800e38a:	6821      	ldr	r1, [r4, #0]
 800e38c:	6011      	str	r1, [r2, #0]
 800e38e:	6861      	ldr	r1, [r4, #4]
 800e390:	6051      	str	r1, [r2, #4]
 800e392:	68a1      	ldr	r1, [r4, #8]
 800e394:	6091      	str	r1, [r2, #8]
 800e396:	eb0a 0105 	add.w	r1, sl, r5
 800e39a:	ebab 0205 	sub.w	r2, fp, r5
 800e39e:	f042 0201 	orr.w	r2, r2, #1
 800e3a2:	6099      	str	r1, [r3, #8]
 800e3a4:	604a      	str	r2, [r1, #4]
 800e3a6:	f8da 3004 	ldr.w	r3, [sl, #4]
 800e3aa:	f003 0301 	and.w	r3, r3, #1
 800e3ae:	432b      	orrs	r3, r5
 800e3b0:	4640      	mov	r0, r8
 800e3b2:	f8ca 3004 	str.w	r3, [sl, #4]
 800e3b6:	f7fb ffb5 	bl	800a324 <__malloc_unlock>
 800e3ba:	e76e      	b.n	800e29a <_realloc_r+0xea>
 800e3bc:	6823      	ldr	r3, [r4, #0]
 800e3be:	6003      	str	r3, [r0, #0]
 800e3c0:	6863      	ldr	r3, [r4, #4]
 800e3c2:	6043      	str	r3, [r0, #4]
 800e3c4:	2a1b      	cmp	r2, #27
 800e3c6:	d868      	bhi.n	800e49a <_realloc_r+0x2ea>
 800e3c8:	f104 0208 	add.w	r2, r4, #8
 800e3cc:	f100 0308 	add.w	r3, r0, #8
 800e3d0:	e74a      	b.n	800e268 <_realloc_r+0xb8>
 800e3d2:	eb09 0205 	add.w	r2, r9, r5
 800e3d6:	609a      	str	r2, [r3, #8]
 800e3d8:	ebac 0305 	sub.w	r3, ip, r5
 800e3dc:	f043 0301 	orr.w	r3, r3, #1
 800e3e0:	6053      	str	r3, [r2, #4]
 800e3e2:	f854 3c04 	ldr.w	r3, [r4, #-4]
 800e3e6:	f003 0301 	and.w	r3, r3, #1
 800e3ea:	432b      	orrs	r3, r5
 800e3ec:	4640      	mov	r0, r8
 800e3ee:	f844 3c04 	str.w	r3, [r4, #-4]
 800e3f2:	f7fb ff97 	bl	800a324 <__malloc_unlock>
 800e3f6:	4627      	mov	r7, r4
 800e3f8:	e74f      	b.n	800e29a <_realloc_r+0xea>
 800e3fa:	f850 3c04 	ldr.w	r3, [r0, #-4]
 800e3fe:	f023 0303 	bic.w	r3, r3, #3
 800e402:	441e      	add	r6, r3
 800e404:	e751      	b.n	800e2aa <_realloc_r+0xfa>
 800e406:	4657      	mov	r7, sl
 800e408:	f8da 100c 	ldr.w	r1, [sl, #12]
 800e40c:	f857 0f08 	ldr.w	r0, [r7, #8]!
 800e410:	1f32      	subs	r2, r6, #4
 800e412:	2a24      	cmp	r2, #36	; 0x24
 800e414:	60c1      	str	r1, [r0, #12]
 800e416:	6088      	str	r0, [r1, #8]
 800e418:	d84c      	bhi.n	800e4b4 <_realloc_r+0x304>
 800e41a:	2a13      	cmp	r2, #19
 800e41c:	d948      	bls.n	800e4b0 <_realloc_r+0x300>
 800e41e:	6821      	ldr	r1, [r4, #0]
 800e420:	f8ca 1008 	str.w	r1, [sl, #8]
 800e424:	6861      	ldr	r1, [r4, #4]
 800e426:	f8ca 100c 	str.w	r1, [sl, #12]
 800e42a:	2a1b      	cmp	r2, #27
 800e42c:	d856      	bhi.n	800e4dc <_realloc_r+0x32c>
 800e42e:	3408      	adds	r4, #8
 800e430:	f10a 0210 	add.w	r2, sl, #16
 800e434:	461e      	mov	r6, r3
 800e436:	6823      	ldr	r3, [r4, #0]
 800e438:	6013      	str	r3, [r2, #0]
 800e43a:	6863      	ldr	r3, [r4, #4]
 800e43c:	6053      	str	r3, [r2, #4]
 800e43e:	68a3      	ldr	r3, [r4, #8]
 800e440:	6093      	str	r3, [r2, #8]
 800e442:	46d1      	mov	r9, sl
 800e444:	463c      	mov	r4, r7
 800e446:	e730      	b.n	800e2aa <_realloc_r+0xfa>
 800e448:	4621      	mov	r1, r4
 800e44a:	f7ff fdd3 	bl	800dff4 <memmove>
 800e44e:	e711      	b.n	800e274 <_realloc_r+0xc4>
 800e450:	e9d0 1302 	ldrd	r1, r3, [r0, #8]
 800e454:	4657      	mov	r7, sl
 800e456:	60cb      	str	r3, [r1, #12]
 800e458:	6099      	str	r1, [r3, #8]
 800e45a:	f857 1f08 	ldr.w	r1, [r7, #8]!
 800e45e:	f8da 300c 	ldr.w	r3, [sl, #12]
 800e462:	60cb      	str	r3, [r1, #12]
 800e464:	1f32      	subs	r2, r6, #4
 800e466:	2a24      	cmp	r2, #36	; 0x24
 800e468:	6099      	str	r1, [r3, #8]
 800e46a:	d82d      	bhi.n	800e4c8 <_realloc_r+0x318>
 800e46c:	2a13      	cmp	r2, #19
 800e46e:	d929      	bls.n	800e4c4 <_realloc_r+0x314>
 800e470:	6823      	ldr	r3, [r4, #0]
 800e472:	f8ca 3008 	str.w	r3, [sl, #8]
 800e476:	6863      	ldr	r3, [r4, #4]
 800e478:	f8ca 300c 	str.w	r3, [sl, #12]
 800e47c:	2a1b      	cmp	r2, #27
 800e47e:	d842      	bhi.n	800e506 <_realloc_r+0x356>
 800e480:	3408      	adds	r4, #8
 800e482:	f10a 0310 	add.w	r3, sl, #16
 800e486:	6822      	ldr	r2, [r4, #0]
 800e488:	601a      	str	r2, [r3, #0]
 800e48a:	6862      	ldr	r2, [r4, #4]
 800e48c:	605a      	str	r2, [r3, #4]
 800e48e:	68a2      	ldr	r2, [r4, #8]
 800e490:	609a      	str	r2, [r3, #8]
 800e492:	4666      	mov	r6, ip
 800e494:	46d1      	mov	r9, sl
 800e496:	463c      	mov	r4, r7
 800e498:	e707      	b.n	800e2aa <_realloc_r+0xfa>
 800e49a:	68a3      	ldr	r3, [r4, #8]
 800e49c:	6083      	str	r3, [r0, #8]
 800e49e:	68e3      	ldr	r3, [r4, #12]
 800e4a0:	60c3      	str	r3, [r0, #12]
 800e4a2:	2a24      	cmp	r2, #36	; 0x24
 800e4a4:	d026      	beq.n	800e4f4 <_realloc_r+0x344>
 800e4a6:	f104 0210 	add.w	r2, r4, #16
 800e4aa:	f100 0310 	add.w	r3, r0, #16
 800e4ae:	e6db      	b.n	800e268 <_realloc_r+0xb8>
 800e4b0:	463a      	mov	r2, r7
 800e4b2:	e7bf      	b.n	800e434 <_realloc_r+0x284>
 800e4b4:	4621      	mov	r1, r4
 800e4b6:	4638      	mov	r0, r7
 800e4b8:	461e      	mov	r6, r3
 800e4ba:	46d1      	mov	r9, sl
 800e4bc:	f7ff fd9a 	bl	800dff4 <memmove>
 800e4c0:	463c      	mov	r4, r7
 800e4c2:	e6f2      	b.n	800e2aa <_realloc_r+0xfa>
 800e4c4:	463b      	mov	r3, r7
 800e4c6:	e7de      	b.n	800e486 <_realloc_r+0x2d6>
 800e4c8:	4621      	mov	r1, r4
 800e4ca:	4638      	mov	r0, r7
 800e4cc:	4666      	mov	r6, ip
 800e4ce:	46d1      	mov	r9, sl
 800e4d0:	f7ff fd90 	bl	800dff4 <memmove>
 800e4d4:	463c      	mov	r4, r7
 800e4d6:	e6e8      	b.n	800e2aa <_realloc_r+0xfa>
 800e4d8:	24000124 	.word	0x24000124
 800e4dc:	68a1      	ldr	r1, [r4, #8]
 800e4de:	f8ca 1010 	str.w	r1, [sl, #16]
 800e4e2:	68e1      	ldr	r1, [r4, #12]
 800e4e4:	f8ca 1014 	str.w	r1, [sl, #20]
 800e4e8:	2a24      	cmp	r2, #36	; 0x24
 800e4ea:	d020      	beq.n	800e52e <_realloc_r+0x37e>
 800e4ec:	3410      	adds	r4, #16
 800e4ee:	f10a 0218 	add.w	r2, sl, #24
 800e4f2:	e79f      	b.n	800e434 <_realloc_r+0x284>
 800e4f4:	6923      	ldr	r3, [r4, #16]
 800e4f6:	6103      	str	r3, [r0, #16]
 800e4f8:	6961      	ldr	r1, [r4, #20]
 800e4fa:	6141      	str	r1, [r0, #20]
 800e4fc:	f104 0218 	add.w	r2, r4, #24
 800e500:	f100 0318 	add.w	r3, r0, #24
 800e504:	e6b0      	b.n	800e268 <_realloc_r+0xb8>
 800e506:	68a3      	ldr	r3, [r4, #8]
 800e508:	f8ca 3010 	str.w	r3, [sl, #16]
 800e50c:	68e3      	ldr	r3, [r4, #12]
 800e50e:	f8ca 3014 	str.w	r3, [sl, #20]
 800e512:	2a24      	cmp	r2, #36	; 0x24
 800e514:	d021      	beq.n	800e55a <_realloc_r+0x3aa>
 800e516:	3410      	adds	r4, #16
 800e518:	f10a 0318 	add.w	r3, sl, #24
 800e51c:	e7b3      	b.n	800e486 <_realloc_r+0x2d6>
 800e51e:	463a      	mov	r2, r7
 800e520:	e733      	b.n	800e38a <_realloc_r+0x1da>
 800e522:	4621      	mov	r1, r4
 800e524:	4638      	mov	r0, r7
 800e526:	f7ff fd65 	bl	800dff4 <memmove>
 800e52a:	4b16      	ldr	r3, [pc, #88]	; (800e584 <_realloc_r+0x3d4>)
 800e52c:	e733      	b.n	800e396 <_realloc_r+0x1e6>
 800e52e:	6922      	ldr	r2, [r4, #16]
 800e530:	f8ca 2018 	str.w	r2, [sl, #24]
 800e534:	6962      	ldr	r2, [r4, #20]
 800e536:	f8ca 201c 	str.w	r2, [sl, #28]
 800e53a:	3418      	adds	r4, #24
 800e53c:	f10a 0220 	add.w	r2, sl, #32
 800e540:	e778      	b.n	800e434 <_realloc_r+0x284>
 800e542:	68a1      	ldr	r1, [r4, #8]
 800e544:	f8ca 1010 	str.w	r1, [sl, #16]
 800e548:	68e1      	ldr	r1, [r4, #12]
 800e54a:	f8ca 1014 	str.w	r1, [sl, #20]
 800e54e:	2a24      	cmp	r2, #36	; 0x24
 800e550:	d00d      	beq.n	800e56e <_realloc_r+0x3be>
 800e552:	3410      	adds	r4, #16
 800e554:	f10a 0218 	add.w	r2, sl, #24
 800e558:	e717      	b.n	800e38a <_realloc_r+0x1da>
 800e55a:	6923      	ldr	r3, [r4, #16]
 800e55c:	f8ca 3018 	str.w	r3, [sl, #24]
 800e560:	6963      	ldr	r3, [r4, #20]
 800e562:	f8ca 301c 	str.w	r3, [sl, #28]
 800e566:	3418      	adds	r4, #24
 800e568:	f10a 0320 	add.w	r3, sl, #32
 800e56c:	e78b      	b.n	800e486 <_realloc_r+0x2d6>
 800e56e:	6922      	ldr	r2, [r4, #16]
 800e570:	f8ca 2018 	str.w	r2, [sl, #24]
 800e574:	6962      	ldr	r2, [r4, #20]
 800e576:	f8ca 201c 	str.w	r2, [sl, #28]
 800e57a:	3418      	adds	r4, #24
 800e57c:	f10a 0220 	add.w	r2, sl, #32
 800e580:	e703      	b.n	800e38a <_realloc_r+0x1da>
 800e582:	bf00      	nop
 800e584:	24000124 	.word	0x24000124

0800e588 <_wcsnrtombs_l>:
 800e588:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e58c:	b089      	sub	sp, #36	; 0x24
 800e58e:	e9dd 8a13 	ldrd	r8, sl, [sp, #76]	; 0x4c
 800e592:	9f12      	ldr	r7, [sp, #72]	; 0x48
 800e594:	9101      	str	r1, [sp, #4]
 800e596:	4681      	mov	r9, r0
 800e598:	9203      	str	r2, [sp, #12]
 800e59a:	461e      	mov	r6, r3
 800e59c:	f1b8 0f00 	cmp.w	r8, #0
 800e5a0:	d055      	beq.n	800e64e <_wcsnrtombs_l+0xc6>
 800e5a2:	9b01      	ldr	r3, [sp, #4]
 800e5a4:	2b00      	cmp	r3, #0
 800e5a6:	d057      	beq.n	800e658 <_wcsnrtombs_l+0xd0>
 800e5a8:	9b03      	ldr	r3, [sp, #12]
 800e5aa:	681d      	ldr	r5, [r3, #0]
 800e5ac:	2f00      	cmp	r7, #0
 800e5ae:	d063      	beq.n	800e678 <_wcsnrtombs_l+0xf0>
 800e5b0:	1e74      	subs	r4, r6, #1
 800e5b2:	b32e      	cbz	r6, 800e600 <_wcsnrtombs_l+0x78>
 800e5b4:	9b01      	ldr	r3, [sp, #4]
 800e5b6:	9302      	str	r3, [sp, #8]
 800e5b8:	3d04      	subs	r5, #4
 800e5ba:	2600      	movs	r6, #0
 800e5bc:	e00a      	b.n	800e5d4 <_wcsnrtombs_l+0x4c>
 800e5be:	9b01      	ldr	r3, [sp, #4]
 800e5c0:	bb13      	cbnz	r3, 800e608 <_wcsnrtombs_l+0x80>
 800e5c2:	682a      	ldr	r2, [r5, #0]
 800e5c4:	2a00      	cmp	r2, #0
 800e5c6:	d035      	beq.n	800e634 <_wcsnrtombs_l+0xac>
 800e5c8:	45bc      	cmp	ip, r7
 800e5ca:	d257      	bcs.n	800e67c <_wcsnrtombs_l+0xf4>
 800e5cc:	3c01      	subs	r4, #1
 800e5ce:	1c63      	adds	r3, r4, #1
 800e5d0:	4666      	mov	r6, ip
 800e5d2:	d015      	beq.n	800e600 <_wcsnrtombs_l+0x78>
 800e5d4:	f8d8 3000 	ldr.w	r3, [r8]
 800e5d8:	f855 2f04 	ldr.w	r2, [r5, #4]!
 800e5dc:	9300      	str	r3, [sp, #0]
 800e5de:	f8da c0e0 	ldr.w	ip, [sl, #224]	; 0xe0
 800e5e2:	f8d8 b004 	ldr.w	fp, [r8, #4]
 800e5e6:	4643      	mov	r3, r8
 800e5e8:	a905      	add	r1, sp, #20
 800e5ea:	4648      	mov	r0, r9
 800e5ec:	47e0      	blx	ip
 800e5ee:	1c42      	adds	r2, r0, #1
 800e5f0:	d037      	beq.n	800e662 <_wcsnrtombs_l+0xda>
 800e5f2:	eb00 0c06 	add.w	ip, r0, r6
 800e5f6:	45bc      	cmp	ip, r7
 800e5f8:	d9e1      	bls.n	800e5be <_wcsnrtombs_l+0x36>
 800e5fa:	9b00      	ldr	r3, [sp, #0]
 800e5fc:	e9c8 3b00 	strd	r3, fp, [r8]
 800e600:	4630      	mov	r0, r6
 800e602:	b009      	add	sp, #36	; 0x24
 800e604:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e608:	2800      	cmp	r0, #0
 800e60a:	dd0c      	ble.n	800e626 <_wcsnrtombs_l+0x9e>
 800e60c:	9b02      	ldr	r3, [sp, #8]
 800e60e:	4418      	add	r0, r3
 800e610:	1e5a      	subs	r2, r3, #1
 800e612:	a905      	add	r1, sp, #20
 800e614:	f100 3eff 	add.w	lr, r0, #4294967295
 800e618:	f811 3b01 	ldrb.w	r3, [r1], #1
 800e61c:	f802 3f01 	strb.w	r3, [r2, #1]!
 800e620:	4572      	cmp	r2, lr
 800e622:	d1f9      	bne.n	800e618 <_wcsnrtombs_l+0x90>
 800e624:	9002      	str	r0, [sp, #8]
 800e626:	9b03      	ldr	r3, [sp, #12]
 800e628:	681a      	ldr	r2, [r3, #0]
 800e62a:	3204      	adds	r2, #4
 800e62c:	601a      	str	r2, [r3, #0]
 800e62e:	682a      	ldr	r2, [r5, #0]
 800e630:	2a00      	cmp	r2, #0
 800e632:	d1c9      	bne.n	800e5c8 <_wcsnrtombs_l+0x40>
 800e634:	9b01      	ldr	r3, [sp, #4]
 800e636:	b10b      	cbz	r3, 800e63c <_wcsnrtombs_l+0xb4>
 800e638:	9b03      	ldr	r3, [sp, #12]
 800e63a:	601a      	str	r2, [r3, #0]
 800e63c:	f10c 36ff 	add.w	r6, ip, #4294967295
 800e640:	2200      	movs	r2, #0
 800e642:	4630      	mov	r0, r6
 800e644:	f8c8 2000 	str.w	r2, [r8]
 800e648:	b009      	add	sp, #36	; 0x24
 800e64a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e64e:	9b01      	ldr	r3, [sp, #4]
 800e650:	f500 7886 	add.w	r8, r0, #268	; 0x10c
 800e654:	2b00      	cmp	r3, #0
 800e656:	d1a7      	bne.n	800e5a8 <_wcsnrtombs_l+0x20>
 800e658:	9b03      	ldr	r3, [sp, #12]
 800e65a:	f04f 37ff 	mov.w	r7, #4294967295
 800e65e:	681d      	ldr	r5, [r3, #0]
 800e660:	e7a6      	b.n	800e5b0 <_wcsnrtombs_l+0x28>
 800e662:	4606      	mov	r6, r0
 800e664:	218a      	movs	r1, #138	; 0x8a
 800e666:	2200      	movs	r2, #0
 800e668:	4630      	mov	r0, r6
 800e66a:	f8c9 1000 	str.w	r1, [r9]
 800e66e:	f8c8 2000 	str.w	r2, [r8]
 800e672:	b009      	add	sp, #36	; 0x24
 800e674:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e678:	463e      	mov	r6, r7
 800e67a:	e7c1      	b.n	800e600 <_wcsnrtombs_l+0x78>
 800e67c:	4666      	mov	r6, ip
 800e67e:	e7bf      	b.n	800e600 <_wcsnrtombs_l+0x78>

0800e680 <_wcsnrtombs_r>:
 800e680:	b510      	push	{r4, lr}
 800e682:	b084      	sub	sp, #16
 800e684:	4c05      	ldr	r4, [pc, #20]	; (800e69c <_wcsnrtombs_r+0x1c>)
 800e686:	9806      	ldr	r0, [sp, #24]
 800e688:	9000      	str	r0, [sp, #0]
 800e68a:	9807      	ldr	r0, [sp, #28]
 800e68c:	9001      	str	r0, [sp, #4]
 800e68e:	4804      	ldr	r0, [pc, #16]	; (800e6a0 <_wcsnrtombs_r+0x20>)
 800e690:	6800      	ldr	r0, [r0, #0]
 800e692:	9402      	str	r4, [sp, #8]
 800e694:	f7ff ff78 	bl	800e588 <_wcsnrtombs_l>
 800e698:	b004      	add	sp, #16
 800e69a:	bd10      	pop	{r4, pc}
 800e69c:	24000540 	.word	0x24000540
 800e6a0:	24000120 	.word	0x24000120

0800e6a4 <fiprintf>:
 800e6a4:	b40e      	push	{r1, r2, r3}
 800e6a6:	b510      	push	{r4, lr}
 800e6a8:	b083      	sub	sp, #12
 800e6aa:	ab05      	add	r3, sp, #20
 800e6ac:	4c06      	ldr	r4, [pc, #24]	; (800e6c8 <fiprintf+0x24>)
 800e6ae:	f853 2b04 	ldr.w	r2, [r3], #4
 800e6b2:	9301      	str	r3, [sp, #4]
 800e6b4:	4601      	mov	r1, r0
 800e6b6:	6820      	ldr	r0, [r4, #0]
 800e6b8:	f000 f844 	bl	800e744 <_vfiprintf_r>
 800e6bc:	b003      	add	sp, #12
 800e6be:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800e6c2:	b003      	add	sp, #12
 800e6c4:	4770      	bx	lr
 800e6c6:	bf00      	nop
 800e6c8:	24000120 	.word	0x24000120

0800e6cc <__sprint_r.part.0>:
 800e6cc:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e6d0:	6e4b      	ldr	r3, [r1, #100]	; 0x64
 800e6d2:	049c      	lsls	r4, r3, #18
 800e6d4:	4690      	mov	r8, r2
 800e6d6:	d52d      	bpl.n	800e734 <__sprint_r.part.0+0x68>
 800e6d8:	6893      	ldr	r3, [r2, #8]
 800e6da:	6812      	ldr	r2, [r2, #0]
 800e6dc:	b343      	cbz	r3, 800e730 <__sprint_r.part.0+0x64>
 800e6de:	468b      	mov	fp, r1
 800e6e0:	4606      	mov	r6, r0
 800e6e2:	f102 0908 	add.w	r9, r2, #8
 800e6e6:	e959 5a02 	ldrd	r5, sl, [r9, #-8]
 800e6ea:	ea5f 079a 	movs.w	r7, sl, lsr #2
 800e6ee:	d015      	beq.n	800e71c <__sprint_r.part.0+0x50>
 800e6f0:	3d04      	subs	r5, #4
 800e6f2:	2400      	movs	r4, #0
 800e6f4:	e001      	b.n	800e6fa <__sprint_r.part.0+0x2e>
 800e6f6:	42a7      	cmp	r7, r4
 800e6f8:	d00e      	beq.n	800e718 <__sprint_r.part.0+0x4c>
 800e6fa:	f855 1f04 	ldr.w	r1, [r5, #4]!
 800e6fe:	465a      	mov	r2, fp
 800e700:	4630      	mov	r0, r6
 800e702:	f001 fa51 	bl	800fba8 <_fputwc_r>
 800e706:	1c43      	adds	r3, r0, #1
 800e708:	f104 0401 	add.w	r4, r4, #1
 800e70c:	d1f3      	bne.n	800e6f6 <__sprint_r.part.0+0x2a>
 800e70e:	2300      	movs	r3, #0
 800e710:	e9c8 3301 	strd	r3, r3, [r8, #4]
 800e714:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e718:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800e71c:	f02a 0a03 	bic.w	sl, sl, #3
 800e720:	eba3 030a 	sub.w	r3, r3, sl
 800e724:	f8c8 3008 	str.w	r3, [r8, #8]
 800e728:	f109 0908 	add.w	r9, r9, #8
 800e72c:	2b00      	cmp	r3, #0
 800e72e:	d1da      	bne.n	800e6e6 <__sprint_r.part.0+0x1a>
 800e730:	2000      	movs	r0, #0
 800e732:	e7ec      	b.n	800e70e <__sprint_r.part.0+0x42>
 800e734:	f001 f808 	bl	800f748 <__sfvwrite_r>
 800e738:	2300      	movs	r3, #0
 800e73a:	e9c8 3301 	strd	r3, r3, [r8, #4]
 800e73e:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e742:	bf00      	nop

0800e744 <_vfiprintf_r>:
 800e744:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e748:	b0c5      	sub	sp, #276	; 0x114
 800e74a:	f10d 0a50 	add.w	sl, sp, #80	; 0x50
 800e74e:	4683      	mov	fp, r0
 800e750:	9103      	str	r1, [sp, #12]
 800e752:	4616      	mov	r6, r2
 800e754:	2100      	movs	r1, #0
 800e756:	2208      	movs	r2, #8
 800e758:	4650      	mov	r0, sl
 800e75a:	461c      	mov	r4, r3
 800e75c:	9307      	str	r3, [sp, #28]
 800e75e:	f7fb fa93 	bl	8009c88 <memset>
 800e762:	f1bb 0f00 	cmp.w	fp, #0
 800e766:	d004      	beq.n	800e772 <_vfiprintf_r+0x2e>
 800e768:	f8db 3034 	ldr.w	r3, [fp, #52]	; 0x34
 800e76c:	2b00      	cmp	r3, #0
 800e76e:	f000 86a1 	beq.w	800f4b4 <_vfiprintf_r+0xd70>
 800e772:	9a03      	ldr	r2, [sp, #12]
 800e774:	6e53      	ldr	r3, [r2, #100]	; 0x64
 800e776:	07db      	lsls	r3, r3, #31
 800e778:	f140 851c 	bpl.w	800f1b4 <_vfiprintf_r+0xa70>
 800e77c:	f9b2 100c 	ldrsh.w	r1, [r2, #12]
 800e780:	b28a      	uxth	r2, r1
 800e782:	0495      	lsls	r5, r2, #18
 800e784:	d409      	bmi.n	800e79a <_vfiprintf_r+0x56>
 800e786:	9b03      	ldr	r3, [sp, #12]
 800e788:	f441 5100 	orr.w	r1, r1, #8192	; 0x2000
 800e78c:	8199      	strh	r1, [r3, #12]
 800e78e:	b28a      	uxth	r2, r1
 800e790:	4619      	mov	r1, r3
 800e792:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800e794:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800e798:	664b      	str	r3, [r1, #100]	; 0x64
 800e79a:	0710      	lsls	r0, r2, #28
 800e79c:	f140 8104 	bpl.w	800e9a8 <_vfiprintf_r+0x264>
 800e7a0:	9b03      	ldr	r3, [sp, #12]
 800e7a2:	691b      	ldr	r3, [r3, #16]
 800e7a4:	2b00      	cmp	r3, #0
 800e7a6:	f000 80ff 	beq.w	800e9a8 <_vfiprintf_r+0x264>
 800e7aa:	f002 031a 	and.w	r3, r2, #26
 800e7ae:	2b0a      	cmp	r3, #10
 800e7b0:	f000 8108 	beq.w	800e9c4 <_vfiprintf_r+0x280>
 800e7b4:	2300      	movs	r3, #0
 800e7b6:	e9cd 3319 	strd	r3, r3, [sp, #100]	; 0x64
 800e7ba:	e9cd 330d 	strd	r3, r3, [sp, #52]	; 0x34
 800e7be:	aa1b      	add	r2, sp, #108	; 0x6c
 800e7c0:	930b      	str	r3, [sp, #44]	; 0x2c
 800e7c2:	9218      	str	r2, [sp, #96]	; 0x60
 800e7c4:	4691      	mov	r9, r2
 800e7c6:	930c      	str	r3, [sp, #48]	; 0x30
 800e7c8:	9305      	str	r3, [sp, #20]
 800e7ca:	46b0      	mov	r8, r6
 800e7cc:	4644      	mov	r4, r8
 800e7ce:	4ba6      	ldr	r3, [pc, #664]	; (800ea68 <_vfiprintf_r+0x324>)
 800e7d0:	f8d3 50e4 	ldr.w	r5, [r3, #228]	; 0xe4
 800e7d4:	f7fd fcda 	bl	800c18c <__locale_mb_cur_max>
 800e7d8:	4622      	mov	r2, r4
 800e7da:	4603      	mov	r3, r0
 800e7dc:	a912      	add	r1, sp, #72	; 0x48
 800e7de:	f8cd a000 	str.w	sl, [sp]
 800e7e2:	4658      	mov	r0, fp
 800e7e4:	47a8      	blx	r5
 800e7e6:	2800      	cmp	r0, #0
 800e7e8:	f000 8140 	beq.w	800ea6c <_vfiprintf_r+0x328>
 800e7ec:	f2c0 8133 	blt.w	800ea56 <_vfiprintf_r+0x312>
 800e7f0:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800e7f2:	2a25      	cmp	r2, #37	; 0x25
 800e7f4:	4603      	mov	r3, r0
 800e7f6:	d001      	beq.n	800e7fc <_vfiprintf_r+0xb8>
 800e7f8:	441c      	add	r4, r3
 800e7fa:	e7e8      	b.n	800e7ce <_vfiprintf_r+0x8a>
 800e7fc:	ebb4 0608 	subs.w	r6, r4, r8
 800e800:	4605      	mov	r5, r0
 800e802:	f040 8137 	bne.w	800ea74 <_vfiprintf_r+0x330>
 800e806:	2300      	movs	r3, #0
 800e808:	7861      	ldrb	r1, [r4, #1]
 800e80a:	f88d 3043 	strb.w	r3, [sp, #67]	; 0x43
 800e80e:	f104 0801 	add.w	r8, r4, #1
 800e812:	9306      	str	r3, [sp, #24]
 800e814:	f04f 37ff 	mov.w	r7, #4294967295
 800e818:	461e      	mov	r6, r3
 800e81a:	242b      	movs	r4, #43	; 0x2b
 800e81c:	f108 0801 	add.w	r8, r8, #1
 800e820:	f1a1 0320 	sub.w	r3, r1, #32
 800e824:	2b5a      	cmp	r3, #90	; 0x5a
 800e826:	f200 8165 	bhi.w	800eaf4 <_vfiprintf_r+0x3b0>
 800e82a:	e8df f013 	tbh	[pc, r3, lsl #1]
 800e82e:	029f      	.short	0x029f
 800e830:	01630163 	.word	0x01630163
 800e834:	0163029a 	.word	0x0163029a
 800e838:	01630163 	.word	0x01630163
 800e83c:	0163006a 	.word	0x0163006a
 800e840:	02670163 	.word	0x02670163
 800e844:	01630277 	.word	0x01630277
 800e848:	02810272 	.word	0x02810272
 800e84c:	027c0163 	.word	0x027c0163
 800e850:	005b005b 	.word	0x005b005b
 800e854:	005b005b 	.word	0x005b005b
 800e858:	005b005b 	.word	0x005b005b
 800e85c:	005b005b 	.word	0x005b005b
 800e860:	0163005b 	.word	0x0163005b
 800e864:	01630163 	.word	0x01630163
 800e868:	01630163 	.word	0x01630163
 800e86c:	01630163 	.word	0x01630163
 800e870:	01630163 	.word	0x01630163
 800e874:	00840246 	.word	0x00840246
 800e878:	01630163 	.word	0x01630163
 800e87c:	01630163 	.word	0x01630163
 800e880:	01630163 	.word	0x01630163
 800e884:	01630163 	.word	0x01630163
 800e888:	01630163 	.word	0x01630163
 800e88c:	016300e2 	.word	0x016300e2
 800e890:	01630163 	.word	0x01630163
 800e894:	0163021d 	.word	0x0163021d
 800e898:	016302c4 	.word	0x016302c4
 800e89c:	05940163 	.word	0x05940163
 800e8a0:	01630163 	.word	0x01630163
 800e8a4:	01630163 	.word	0x01630163
 800e8a8:	01630163 	.word	0x01630163
 800e8ac:	01630163 	.word	0x01630163
 800e8b0:	01630163 	.word	0x01630163
 800e8b4:	00860246 	.word	0x00860246
 800e8b8:	01630163 	.word	0x01630163
 800e8bc:	02b70163 	.word	0x02b70163
 800e8c0:	007f0086 	.word	0x007f0086
 800e8c4:	02aa0163 	.word	0x02aa0163
 800e8c8:	02e70163 	.word	0x02e70163
 800e8cc:	02d700e4 	.word	0x02d700e4
 800e8d0:	0163007f 	.word	0x0163007f
 800e8d4:	007c021d 	.word	0x007c021d
 800e8d8:	01630572 	.word	0x01630572
 800e8dc:	05740163 	.word	0x05740163
 800e8e0:	007c0163 	.word	0x007c0163
 800e8e4:	f1a1 0330 	sub.w	r3, r1, #48	; 0x30
 800e8e8:	2200      	movs	r2, #0
 800e8ea:	f818 1b01 	ldrb.w	r1, [r8], #1
 800e8ee:	eb02 0282 	add.w	r2, r2, r2, lsl #2
 800e8f2:	eb03 0242 	add.w	r2, r3, r2, lsl #1
 800e8f6:	f1a1 0330 	sub.w	r3, r1, #48	; 0x30
 800e8fa:	2b09      	cmp	r3, #9
 800e8fc:	d9f5      	bls.n	800e8ea <_vfiprintf_r+0x1a6>
 800e8fe:	9206      	str	r2, [sp, #24]
 800e900:	e78e      	b.n	800e820 <_vfiprintf_r+0xdc>
 800e902:	4658      	mov	r0, fp
 800e904:	f7fd fc48 	bl	800c198 <_localeconv_r>
 800e908:	6843      	ldr	r3, [r0, #4]
 800e90a:	930d      	str	r3, [sp, #52]	; 0x34
 800e90c:	4618      	mov	r0, r3
 800e90e:	f7f1 fe77 	bl	8000600 <strlen>
 800e912:	900e      	str	r0, [sp, #56]	; 0x38
 800e914:	4605      	mov	r5, r0
 800e916:	4658      	mov	r0, fp
 800e918:	f7fd fc3e 	bl	800c198 <_localeconv_r>
 800e91c:	6883      	ldr	r3, [r0, #8]
 800e91e:	930c      	str	r3, [sp, #48]	; 0x30
 800e920:	2d00      	cmp	r5, #0
 800e922:	f040 84df 	bne.w	800f2e4 <_vfiprintf_r+0xba0>
 800e926:	f898 1000 	ldrb.w	r1, [r8]
 800e92a:	e777      	b.n	800e81c <_vfiprintf_r+0xd8>
 800e92c:	f898 1000 	ldrb.w	r1, [r8]
 800e930:	f046 0620 	orr.w	r6, r6, #32
 800e934:	e772      	b.n	800e81c <_vfiprintf_r+0xd8>
 800e936:	f046 0610 	orr.w	r6, r6, #16
 800e93a:	06b4      	lsls	r4, r6, #26
 800e93c:	f140 8178 	bpl.w	800ec30 <_vfiprintf_r+0x4ec>
 800e940:	9b07      	ldr	r3, [sp, #28]
 800e942:	3307      	adds	r3, #7
 800e944:	f023 0307 	bic.w	r3, r3, #7
 800e948:	461a      	mov	r2, r3
 800e94a:	6859      	ldr	r1, [r3, #4]
 800e94c:	f852 3b08 	ldr.w	r3, [r2], #8
 800e950:	9207      	str	r2, [sp, #28]
 800e952:	460a      	mov	r2, r1
 800e954:	2900      	cmp	r1, #0
 800e956:	f2c0 847a 	blt.w	800f24e <_vfiprintf_r+0xb0a>
 800e95a:	1c79      	adds	r1, r7, #1
 800e95c:	f000 85a7 	beq.w	800f4ae <_vfiprintf_r+0xd6a>
 800e960:	f026 0180 	bic.w	r1, r6, #128	; 0x80
 800e964:	9102      	str	r1, [sp, #8]
 800e966:	ea53 0102 	orrs.w	r1, r3, r2
 800e96a:	f000 8448 	beq.w	800f1fe <_vfiprintf_r+0xaba>
 800e96e:	2b0a      	cmp	r3, #10
 800e970:	f172 0100 	sbcs.w	r1, r2, #0
 800e974:	f080 8549 	bcs.w	800f40a <_vfiprintf_r+0xcc6>
 800e978:	3330      	adds	r3, #48	; 0x30
 800e97a:	f88d 310f 	strb.w	r3, [sp, #271]	; 0x10f
 800e97e:	9e02      	ldr	r6, [sp, #8]
 800e980:	2301      	movs	r3, #1
 800e982:	9304      	str	r3, [sp, #16]
 800e984:	f20d 140f 	addw	r4, sp, #271	; 0x10f
 800e988:	9b04      	ldr	r3, [sp, #16]
 800e98a:	42bb      	cmp	r3, r7
 800e98c:	bfb8      	it	lt
 800e98e:	463b      	movlt	r3, r7
 800e990:	9302      	str	r3, [sp, #8]
 800e992:	2300      	movs	r3, #0
 800e994:	9308      	str	r3, [sp, #32]
 800e996:	f89d 3043 	ldrb.w	r3, [sp, #67]	; 0x43
 800e99a:	2b00      	cmp	r3, #0
 800e99c:	f000 80b8 	beq.w	800eb10 <_vfiprintf_r+0x3cc>
 800e9a0:	9b02      	ldr	r3, [sp, #8]
 800e9a2:	3301      	adds	r3, #1
 800e9a4:	9302      	str	r3, [sp, #8]
 800e9a6:	e0b3      	b.n	800eb10 <_vfiprintf_r+0x3cc>
 800e9a8:	9d03      	ldr	r5, [sp, #12]
 800e9aa:	4658      	mov	r0, fp
 800e9ac:	4629      	mov	r1, r5
 800e9ae:	f001 f83f 	bl	800fa30 <__swsetup_r>
 800e9b2:	2800      	cmp	r0, #0
 800e9b4:	f040 8656 	bne.w	800f664 <_vfiprintf_r+0xf20>
 800e9b8:	89aa      	ldrh	r2, [r5, #12]
 800e9ba:	f002 031a 	and.w	r3, r2, #26
 800e9be:	2b0a      	cmp	r3, #10
 800e9c0:	f47f aef8 	bne.w	800e7b4 <_vfiprintf_r+0x70>
 800e9c4:	9903      	ldr	r1, [sp, #12]
 800e9c6:	f9b1 300e 	ldrsh.w	r3, [r1, #14]
 800e9ca:	2b00      	cmp	r3, #0
 800e9cc:	f6ff aef2 	blt.w	800e7b4 <_vfiprintf_r+0x70>
 800e9d0:	6e4b      	ldr	r3, [r1, #100]	; 0x64
 800e9d2:	07db      	lsls	r3, r3, #31
 800e9d4:	d402      	bmi.n	800e9dc <_vfiprintf_r+0x298>
 800e9d6:	0597      	lsls	r7, r2, #22
 800e9d8:	f140 8618 	bpl.w	800f60c <_vfiprintf_r+0xec8>
 800e9dc:	9903      	ldr	r1, [sp, #12]
 800e9de:	4623      	mov	r3, r4
 800e9e0:	4632      	mov	r2, r6
 800e9e2:	4658      	mov	r0, fp
 800e9e4:	f000 fe70 	bl	800f6c8 <__sbprintf>
 800e9e8:	9005      	str	r0, [sp, #20]
 800e9ea:	9805      	ldr	r0, [sp, #20]
 800e9ec:	b045      	add	sp, #276	; 0x114
 800e9ee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e9f2:	f046 0610 	orr.w	r6, r6, #16
 800e9f6:	f016 0220 	ands.w	r2, r6, #32
 800e9fa:	f000 8126 	beq.w	800ec4a <_vfiprintf_r+0x506>
 800e9fe:	9b07      	ldr	r3, [sp, #28]
 800ea00:	3307      	adds	r3, #7
 800ea02:	f023 0307 	bic.w	r3, r3, #7
 800ea06:	4619      	mov	r1, r3
 800ea08:	685a      	ldr	r2, [r3, #4]
 800ea0a:	f851 3b08 	ldr.w	r3, [r1], #8
 800ea0e:	9107      	str	r1, [sp, #28]
 800ea10:	f426 6180 	bic.w	r1, r6, #1024	; 0x400
 800ea14:	9102      	str	r1, [sp, #8]
 800ea16:	2100      	movs	r1, #0
 800ea18:	2000      	movs	r0, #0
 800ea1a:	f88d 0043 	strb.w	r0, [sp, #67]	; 0x43
 800ea1e:	1c78      	adds	r0, r7, #1
 800ea20:	f000 8200 	beq.w	800ee24 <_vfiprintf_r+0x6e0>
 800ea24:	9802      	ldr	r0, [sp, #8]
 800ea26:	f020 0680 	bic.w	r6, r0, #128	; 0x80
 800ea2a:	ea53 0002 	orrs.w	r0, r3, r2
 800ea2e:	f040 81f8 	bne.w	800ee22 <_vfiprintf_r+0x6de>
 800ea32:	2f00      	cmp	r7, #0
 800ea34:	f040 8543 	bne.w	800f4be <_vfiprintf_r+0xd7a>
 800ea38:	2900      	cmp	r1, #0
 800ea3a:	f040 83e4 	bne.w	800f206 <_vfiprintf_r+0xac2>
 800ea3e:	9b02      	ldr	r3, [sp, #8]
 800ea40:	f013 0301 	ands.w	r3, r3, #1
 800ea44:	9304      	str	r3, [sp, #16]
 800ea46:	f000 8420 	beq.w	800f28a <_vfiprintf_r+0xb46>
 800ea4a:	2330      	movs	r3, #48	; 0x30
 800ea4c:	f88d 310f 	strb.w	r3, [sp, #271]	; 0x10f
 800ea50:	f20d 140f 	addw	r4, sp, #271	; 0x10f
 800ea54:	e798      	b.n	800e988 <_vfiprintf_r+0x244>
 800ea56:	2208      	movs	r2, #8
 800ea58:	2100      	movs	r1, #0
 800ea5a:	4650      	mov	r0, sl
 800ea5c:	f7fb f914 	bl	8009c88 <memset>
 800ea60:	2301      	movs	r3, #1
 800ea62:	441c      	add	r4, r3
 800ea64:	e6b3      	b.n	800e7ce <_vfiprintf_r+0x8a>
 800ea66:	bf00      	nop
 800ea68:	24000540 	.word	0x24000540
 800ea6c:	ebb4 0608 	subs.w	r6, r4, r8
 800ea70:	4605      	mov	r5, r0
 800ea72:	d01a      	beq.n	800eaaa <_vfiprintf_r+0x366>
 800ea74:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800ea76:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 800ea78:	3301      	adds	r3, #1
 800ea7a:	4432      	add	r2, r6
 800ea7c:	2b07      	cmp	r3, #7
 800ea7e:	e9c9 8600 	strd	r8, r6, [r9]
 800ea82:	921a      	str	r2, [sp, #104]	; 0x68
 800ea84:	9319      	str	r3, [sp, #100]	; 0x64
 800ea86:	dd1a      	ble.n	800eabe <_vfiprintf_r+0x37a>
 800ea88:	2a00      	cmp	r2, #0
 800ea8a:	f000 83b4 	beq.w	800f1f6 <_vfiprintf_r+0xab2>
 800ea8e:	9903      	ldr	r1, [sp, #12]
 800ea90:	aa18      	add	r2, sp, #96	; 0x60
 800ea92:	4658      	mov	r0, fp
 800ea94:	f7ff fe1a 	bl	800e6cc <__sprint_r.part.0>
 800ea98:	b9d8      	cbnz	r0, 800ead2 <_vfiprintf_r+0x38e>
 800ea9a:	f10d 096c 	add.w	r9, sp, #108	; 0x6c
 800ea9e:	9b05      	ldr	r3, [sp, #20]
 800eaa0:	4433      	add	r3, r6
 800eaa2:	9305      	str	r3, [sp, #20]
 800eaa4:	2d00      	cmp	r5, #0
 800eaa6:	f47f aeae 	bne.w	800e806 <_vfiprintf_r+0xc2>
 800eaaa:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 800eaac:	2b00      	cmp	r3, #0
 800eaae:	f040 85ca 	bne.w	800f646 <_vfiprintf_r+0xf02>
 800eab2:	9b03      	ldr	r3, [sp, #12]
 800eab4:	2200      	movs	r2, #0
 800eab6:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 800eaba:	9219      	str	r2, [sp, #100]	; 0x64
 800eabc:	e00c      	b.n	800ead8 <_vfiprintf_r+0x394>
 800eabe:	f109 0908 	add.w	r9, r9, #8
 800eac2:	e7ec      	b.n	800ea9e <_vfiprintf_r+0x35a>
 800eac4:	46b3      	mov	fp, r6
 800eac6:	9b08      	ldr	r3, [sp, #32]
 800eac8:	b11b      	cbz	r3, 800ead2 <_vfiprintf_r+0x38e>
 800eaca:	9908      	ldr	r1, [sp, #32]
 800eacc:	4658      	mov	r0, fp
 800eace:	f7fe fbe7 	bl	800d2a0 <_free_r>
 800ead2:	9b03      	ldr	r3, [sp, #12]
 800ead4:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 800ead8:	9a03      	ldr	r2, [sp, #12]
 800eada:	6e52      	ldr	r2, [r2, #100]	; 0x64
 800eadc:	f012 0f01 	tst.w	r2, #1
 800eae0:	b29a      	uxth	r2, r3
 800eae2:	f000 809c 	beq.w	800ec1e <_vfiprintf_r+0x4da>
 800eae6:	0650      	lsls	r0, r2, #25
 800eae8:	f100 85c8 	bmi.w	800f67c <_vfiprintf_r+0xf38>
 800eaec:	9805      	ldr	r0, [sp, #20]
 800eaee:	b045      	add	sp, #276	; 0x114
 800eaf0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800eaf4:	2900      	cmp	r1, #0
 800eaf6:	d0d8      	beq.n	800eaaa <_vfiprintf_r+0x366>
 800eaf8:	2300      	movs	r3, #0
 800eafa:	f88d 3043 	strb.w	r3, [sp, #67]	; 0x43
 800eafe:	2301      	movs	r3, #1
 800eb00:	f88d 10ac 	strb.w	r1, [sp, #172]	; 0xac
 800eb04:	9302      	str	r3, [sp, #8]
 800eb06:	9304      	str	r3, [sp, #16]
 800eb08:	ac2b      	add	r4, sp, #172	; 0xac
 800eb0a:	2300      	movs	r3, #0
 800eb0c:	9308      	str	r3, [sp, #32]
 800eb0e:	461f      	mov	r7, r3
 800eb10:	f016 0302 	ands.w	r3, r6, #2
 800eb14:	9309      	str	r3, [sp, #36]	; 0x24
 800eb16:	d002      	beq.n	800eb1e <_vfiprintf_r+0x3da>
 800eb18:	9b02      	ldr	r3, [sp, #8]
 800eb1a:	3302      	adds	r3, #2
 800eb1c:	9302      	str	r3, [sp, #8]
 800eb1e:	f016 0384 	ands.w	r3, r6, #132	; 0x84
 800eb22:	930a      	str	r3, [sp, #40]	; 0x28
 800eb24:	d105      	bne.n	800eb32 <_vfiprintf_r+0x3ee>
 800eb26:	9b06      	ldr	r3, [sp, #24]
 800eb28:	9a02      	ldr	r2, [sp, #8]
 800eb2a:	1a9d      	subs	r5, r3, r2
 800eb2c:	2d00      	cmp	r5, #0
 800eb2e:	f300 8294 	bgt.w	800f05a <_vfiprintf_r+0x916>
 800eb32:	e9dd 0319 	ldrd	r0, r3, [sp, #100]	; 0x64
 800eb36:	1c41      	adds	r1, r0, #1
 800eb38:	f89d 2043 	ldrb.w	r2, [sp, #67]	; 0x43
 800eb3c:	b182      	cbz	r2, 800eb60 <_vfiprintf_r+0x41c>
 800eb3e:	2201      	movs	r2, #1
 800eb40:	3301      	adds	r3, #1
 800eb42:	f8c9 2004 	str.w	r2, [r9, #4]
 800eb46:	2907      	cmp	r1, #7
 800eb48:	f10d 0243 	add.w	r2, sp, #67	; 0x43
 800eb4c:	e9cd 1319 	strd	r1, r3, [sp, #100]	; 0x64
 800eb50:	f8c9 2000 	str.w	r2, [r9]
 800eb54:	f300 8264 	bgt.w	800f020 <_vfiprintf_r+0x8dc>
 800eb58:	4608      	mov	r0, r1
 800eb5a:	f109 0908 	add.w	r9, r9, #8
 800eb5e:	3101      	adds	r1, #1
 800eb60:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800eb62:	b1da      	cbz	r2, 800eb9c <_vfiprintf_r+0x458>
 800eb64:	aa11      	add	r2, sp, #68	; 0x44
 800eb66:	3302      	adds	r3, #2
 800eb68:	f8c9 2000 	str.w	r2, [r9]
 800eb6c:	2907      	cmp	r1, #7
 800eb6e:	f04f 0202 	mov.w	r2, #2
 800eb72:	e9cd 1319 	strd	r1, r3, [sp, #100]	; 0x64
 800eb76:	f8c9 2004 	str.w	r2, [r9, #4]
 800eb7a:	f340 8269 	ble.w	800f050 <_vfiprintf_r+0x90c>
 800eb7e:	2b00      	cmp	r3, #0
 800eb80:	f000 8358 	beq.w	800f234 <_vfiprintf_r+0xaf0>
 800eb84:	9903      	ldr	r1, [sp, #12]
 800eb86:	aa18      	add	r2, sp, #96	; 0x60
 800eb88:	4658      	mov	r0, fp
 800eb8a:	f7ff fd9f 	bl	800e6cc <__sprint_r.part.0>
 800eb8e:	2800      	cmp	r0, #0
 800eb90:	d199      	bne.n	800eac6 <_vfiprintf_r+0x382>
 800eb92:	e9dd 0319 	ldrd	r0, r3, [sp, #100]	; 0x64
 800eb96:	f10d 096c 	add.w	r9, sp, #108	; 0x6c
 800eb9a:	1c41      	adds	r1, r0, #1
 800eb9c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800eb9e:	2a80      	cmp	r2, #128	; 0x80
 800eba0:	f000 8182 	beq.w	800eea8 <_vfiprintf_r+0x764>
 800eba4:	9a04      	ldr	r2, [sp, #16]
 800eba6:	1abd      	subs	r5, r7, r2
 800eba8:	2d00      	cmp	r5, #0
 800ebaa:	f300 81e0 	bgt.w	800ef6e <_vfiprintf_r+0x82a>
 800ebae:	9a04      	ldr	r2, [sp, #16]
 800ebb0:	f8c9 4000 	str.w	r4, [r9]
 800ebb4:	4413      	add	r3, r2
 800ebb6:	2907      	cmp	r1, #7
 800ebb8:	e9cd 1319 	strd	r1, r3, [sp, #100]	; 0x64
 800ebbc:	f8c9 2004 	str.w	r2, [r9, #4]
 800ebc0:	f340 816c 	ble.w	800ee9c <_vfiprintf_r+0x758>
 800ebc4:	2b00      	cmp	r3, #0
 800ebc6:	f000 829e 	beq.w	800f106 <_vfiprintf_r+0x9c2>
 800ebca:	9903      	ldr	r1, [sp, #12]
 800ebcc:	aa18      	add	r2, sp, #96	; 0x60
 800ebce:	4658      	mov	r0, fp
 800ebd0:	f7ff fd7c 	bl	800e6cc <__sprint_r.part.0>
 800ebd4:	2800      	cmp	r0, #0
 800ebd6:	f47f af76 	bne.w	800eac6 <_vfiprintf_r+0x382>
 800ebda:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 800ebdc:	f10d 096c 	add.w	r9, sp, #108	; 0x6c
 800ebe0:	0775      	lsls	r5, r6, #29
 800ebe2:	d505      	bpl.n	800ebf0 <_vfiprintf_r+0x4ac>
 800ebe4:	9a06      	ldr	r2, [sp, #24]
 800ebe6:	9902      	ldr	r1, [sp, #8]
 800ebe8:	1a54      	subs	r4, r2, r1
 800ebea:	2c00      	cmp	r4, #0
 800ebec:	f300 8295 	bgt.w	800f11a <_vfiprintf_r+0x9d6>
 800ebf0:	e9dd 2105 	ldrd	r2, r1, [sp, #20]
 800ebf4:	9802      	ldr	r0, [sp, #8]
 800ebf6:	4281      	cmp	r1, r0
 800ebf8:	bfac      	ite	ge
 800ebfa:	1852      	addge	r2, r2, r1
 800ebfc:	1812      	addlt	r2, r2, r0
 800ebfe:	9205      	str	r2, [sp, #20]
 800ec00:	2b00      	cmp	r3, #0
 800ec02:	f040 81fe 	bne.w	800f002 <_vfiprintf_r+0x8be>
 800ec06:	9908      	ldr	r1, [sp, #32]
 800ec08:	2300      	movs	r3, #0
 800ec0a:	9319      	str	r3, [sp, #100]	; 0x64
 800ec0c:	2900      	cmp	r1, #0
 800ec0e:	f000 8148 	beq.w	800eea2 <_vfiprintf_r+0x75e>
 800ec12:	4658      	mov	r0, fp
 800ec14:	f7fe fb44 	bl	800d2a0 <_free_r>
 800ec18:	f10d 096c 	add.w	r9, sp, #108	; 0x6c
 800ec1c:	e5d6      	b.n	800e7cc <_vfiprintf_r+0x88>
 800ec1e:	059c      	lsls	r4, r3, #22
 800ec20:	f53f af61 	bmi.w	800eae6 <_vfiprintf_r+0x3a2>
 800ec24:	9c03      	ldr	r4, [sp, #12]
 800ec26:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800ec28:	f7fd fac0 	bl	800c1ac <__retarget_lock_release_recursive>
 800ec2c:	89a2      	ldrh	r2, [r4, #12]
 800ec2e:	e75a      	b.n	800eae6 <_vfiprintf_r+0x3a2>
 800ec30:	06f0      	lsls	r0, r6, #27
 800ec32:	9a07      	ldr	r2, [sp, #28]
 800ec34:	f100 833e 	bmi.w	800f2b4 <_vfiprintf_r+0xb70>
 800ec38:	0671      	lsls	r1, r6, #25
 800ec3a:	f140 8338 	bpl.w	800f2ae <_vfiprintf_r+0xb6a>
 800ec3e:	f932 3b04 	ldrsh.w	r3, [r2], #4
 800ec42:	9207      	str	r2, [sp, #28]
 800ec44:	17da      	asrs	r2, r3, #31
 800ec46:	4611      	mov	r1, r2
 800ec48:	e684      	b.n	800e954 <_vfiprintf_r+0x210>
 800ec4a:	f016 0310 	ands.w	r3, r6, #16
 800ec4e:	9907      	ldr	r1, [sp, #28]
 800ec50:	f040 8328 	bne.w	800f2a4 <_vfiprintf_r+0xb60>
 800ec54:	f016 0040 	ands.w	r0, r6, #64	; 0x40
 800ec58:	f000 8320 	beq.w	800f29c <_vfiprintf_r+0xb58>
 800ec5c:	461a      	mov	r2, r3
 800ec5e:	f851 3b04 	ldr.w	r3, [r1], #4
 800ec62:	9107      	str	r1, [sp, #28]
 800ec64:	b29b      	uxth	r3, r3
 800ec66:	e6d3      	b.n	800ea10 <_vfiprintf_r+0x2cc>
 800ec68:	9b07      	ldr	r3, [sp, #28]
 800ec6a:	461a      	mov	r2, r3
 800ec6c:	2300      	movs	r3, #0
 800ec6e:	f88d 3043 	strb.w	r3, [sp, #67]	; 0x43
 800ec72:	4613      	mov	r3, r2
 800ec74:	f853 4b04 	ldr.w	r4, [r3], #4
 800ec78:	9302      	str	r3, [sp, #8]
 800ec7a:	2c00      	cmp	r4, #0
 800ec7c:	f000 842d 	beq.w	800f4da <_vfiprintf_r+0xd96>
 800ec80:	2953      	cmp	r1, #83	; 0x53
 800ec82:	f000 838a 	beq.w	800f39a <_vfiprintf_r+0xc56>
 800ec86:	f016 0510 	ands.w	r5, r6, #16
 800ec8a:	f040 8386 	bne.w	800f39a <_vfiprintf_r+0xc56>
 800ec8e:	1c7b      	adds	r3, r7, #1
 800ec90:	f000 84cc 	beq.w	800f62c <_vfiprintf_r+0xee8>
 800ec94:	463a      	mov	r2, r7
 800ec96:	4629      	mov	r1, r5
 800ec98:	4620      	mov	r0, r4
 800ec9a:	f7f1 fc51 	bl	8000540 <memchr>
 800ec9e:	9008      	str	r0, [sp, #32]
 800eca0:	2800      	cmp	r0, #0
 800eca2:	f000 84b8 	beq.w	800f616 <_vfiprintf_r+0xed2>
 800eca6:	1b03      	subs	r3, r0, r4
 800eca8:	9a02      	ldr	r2, [sp, #8]
 800ecaa:	9304      	str	r3, [sp, #16]
 800ecac:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 800ecb0:	462f      	mov	r7, r5
 800ecb2:	9207      	str	r2, [sp, #28]
 800ecb4:	9302      	str	r3, [sp, #8]
 800ecb6:	9508      	str	r5, [sp, #32]
 800ecb8:	e66d      	b.n	800e996 <_vfiprintf_r+0x252>
 800ecba:	2943      	cmp	r1, #67	; 0x43
 800ecbc:	d002      	beq.n	800ecc4 <_vfiprintf_r+0x580>
 800ecbe:	06f5      	lsls	r5, r6, #27
 800ecc0:	f140 8352 	bpl.w	800f368 <_vfiprintf_r+0xc24>
 800ecc4:	9d07      	ldr	r5, [sp, #28]
 800ecc6:	2208      	movs	r2, #8
 800ecc8:	2100      	movs	r1, #0
 800ecca:	a816      	add	r0, sp, #88	; 0x58
 800eccc:	ac2b      	add	r4, sp, #172	; 0xac
 800ecce:	f7fa ffdb 	bl	8009c88 <memset>
 800ecd2:	ab16      	add	r3, sp, #88	; 0x58
 800ecd4:	f855 2b04 	ldr.w	r2, [r5], #4
 800ecd8:	4621      	mov	r1, r4
 800ecda:	4658      	mov	r0, fp
 800ecdc:	f7fe ffb8 	bl	800dc50 <_wcrtomb_r>
 800ece0:	4603      	mov	r3, r0
 800ece2:	3301      	adds	r3, #1
 800ece4:	9004      	str	r0, [sp, #16]
 800ece6:	f000 84ce 	beq.w	800f686 <_vfiprintf_r+0xf42>
 800ecea:	9b04      	ldr	r3, [sp, #16]
 800ecec:	9507      	str	r5, [sp, #28]
 800ecee:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 800ecf2:	9302      	str	r3, [sp, #8]
 800ecf4:	2300      	movs	r3, #0
 800ecf6:	f88d 3043 	strb.w	r3, [sp, #67]	; 0x43
 800ecfa:	e706      	b.n	800eb0a <_vfiprintf_r+0x3c6>
 800ecfc:	9b07      	ldr	r3, [sp, #28]
 800ecfe:	f853 2b04 	ldr.w	r2, [r3], #4
 800ed02:	9206      	str	r2, [sp, #24]
 800ed04:	2a00      	cmp	r2, #0
 800ed06:	f280 82bb 	bge.w	800f280 <_vfiprintf_r+0xb3c>
 800ed0a:	9a06      	ldr	r2, [sp, #24]
 800ed0c:	4252      	negs	r2, r2
 800ed0e:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800ed12:	f898 1000 	ldrb.w	r1, [r8]
 800ed16:	f046 0604 	orr.w	r6, r6, #4
 800ed1a:	e57f      	b.n	800e81c <_vfiprintf_r+0xd8>
 800ed1c:	f898 1000 	ldrb.w	r1, [r8]
 800ed20:	f88d 4043 	strb.w	r4, [sp, #67]	; 0x43
 800ed24:	e57a      	b.n	800e81c <_vfiprintf_r+0xd8>
 800ed26:	f898 1000 	ldrb.w	r1, [r8]
 800ed2a:	f046 0680 	orr.w	r6, r6, #128	; 0x80
 800ed2e:	e575      	b.n	800e81c <_vfiprintf_r+0xd8>
 800ed30:	4642      	mov	r2, r8
 800ed32:	f812 1b01 	ldrb.w	r1, [r2], #1
 800ed36:	292a      	cmp	r1, #42	; 0x2a
 800ed38:	f000 84b0 	beq.w	800f69c <_vfiprintf_r+0xf58>
 800ed3c:	f1a1 0330 	sub.w	r3, r1, #48	; 0x30
 800ed40:	2b09      	cmp	r3, #9
 800ed42:	4690      	mov	r8, r2
 800ed44:	f04f 0700 	mov.w	r7, #0
 800ed48:	f63f ad6a 	bhi.w	800e820 <_vfiprintf_r+0xdc>
 800ed4c:	f818 1b01 	ldrb.w	r1, [r8], #1
 800ed50:	eb07 0787 	add.w	r7, r7, r7, lsl #2
 800ed54:	eb03 0747 	add.w	r7, r3, r7, lsl #1
 800ed58:	f1a1 0330 	sub.w	r3, r1, #48	; 0x30
 800ed5c:	2b09      	cmp	r3, #9
 800ed5e:	d9f5      	bls.n	800ed4c <_vfiprintf_r+0x608>
 800ed60:	e55e      	b.n	800e820 <_vfiprintf_r+0xdc>
 800ed62:	f898 1000 	ldrb.w	r1, [r8]
 800ed66:	f046 0601 	orr.w	r6, r6, #1
 800ed6a:	e557      	b.n	800e81c <_vfiprintf_r+0xd8>
 800ed6c:	f89d 3043 	ldrb.w	r3, [sp, #67]	; 0x43
 800ed70:	2b00      	cmp	r3, #0
 800ed72:	f47f add8 	bne.w	800e926 <_vfiprintf_r+0x1e2>
 800ed76:	2320      	movs	r3, #32
 800ed78:	f898 1000 	ldrb.w	r1, [r8]
 800ed7c:	f88d 3043 	strb.w	r3, [sp, #67]	; 0x43
 800ed80:	e54c      	b.n	800e81c <_vfiprintf_r+0xd8>
 800ed82:	f898 1000 	ldrb.w	r1, [r8]
 800ed86:	296c      	cmp	r1, #108	; 0x6c
 800ed88:	bf03      	ittte	eq
 800ed8a:	f898 1001 	ldrbeq.w	r1, [r8, #1]
 800ed8e:	f046 0620 	orreq.w	r6, r6, #32
 800ed92:	f108 0801 	addeq.w	r8, r8, #1
 800ed96:	f046 0610 	orrne.w	r6, r6, #16
 800ed9a:	e53f      	b.n	800e81c <_vfiprintf_r+0xd8>
 800ed9c:	f898 1000 	ldrb.w	r1, [r8]
 800eda0:	2968      	cmp	r1, #104	; 0x68
 800eda2:	bf03      	ittte	eq
 800eda4:	f898 1001 	ldrbeq.w	r1, [r8, #1]
 800eda8:	f446 7600 	orreq.w	r6, r6, #512	; 0x200
 800edac:	f108 0801 	addeq.w	r8, r8, #1
 800edb0:	f046 0640 	orrne.w	r6, r6, #64	; 0x40
 800edb4:	e532      	b.n	800e81c <_vfiprintf_r+0xd8>
 800edb6:	f046 0310 	orr.w	r3, r6, #16
 800edba:	9302      	str	r3, [sp, #8]
 800edbc:	9b02      	ldr	r3, [sp, #8]
 800edbe:	f013 0220 	ands.w	r2, r3, #32
 800edc2:	f000 8225 	beq.w	800f210 <_vfiprintf_r+0xacc>
 800edc6:	9b07      	ldr	r3, [sp, #28]
 800edc8:	3307      	adds	r3, #7
 800edca:	f023 0307 	bic.w	r3, r3, #7
 800edce:	4619      	mov	r1, r3
 800edd0:	685a      	ldr	r2, [r3, #4]
 800edd2:	f851 3b08 	ldr.w	r3, [r1], #8
 800edd6:	9107      	str	r1, [sp, #28]
 800edd8:	2101      	movs	r1, #1
 800edda:	e61d      	b.n	800ea18 <_vfiprintf_r+0x2d4>
 800eddc:	9a07      	ldr	r2, [sp, #28]
 800edde:	f046 0302 	orr.w	r3, r6, #2
 800ede2:	9302      	str	r3, [sp, #8]
 800ede4:	f852 3b04 	ldr.w	r3, [r2], #4
 800ede8:	9207      	str	r2, [sp, #28]
 800edea:	f647 0230 	movw	r2, #30768	; 0x7830
 800edee:	f8ad 2044 	strh.w	r2, [sp, #68]	; 0x44
 800edf2:	4aa1      	ldr	r2, [pc, #644]	; (800f078 <_vfiprintf_r+0x934>)
 800edf4:	920b      	str	r2, [sp, #44]	; 0x2c
 800edf6:	2102      	movs	r1, #2
 800edf8:	2200      	movs	r2, #0
 800edfa:	e60d      	b.n	800ea18 <_vfiprintf_r+0x2d4>
 800edfc:	06b7      	lsls	r7, r6, #26
 800edfe:	f100 8267 	bmi.w	800f2d0 <_vfiprintf_r+0xb8c>
 800ee02:	06f5      	lsls	r5, r6, #27
 800ee04:	f100 8361 	bmi.w	800f4ca <_vfiprintf_r+0xd86>
 800ee08:	0674      	lsls	r4, r6, #25
 800ee0a:	f100 83ee 	bmi.w	800f5ea <_vfiprintf_r+0xea6>
 800ee0e:	05b0      	lsls	r0, r6, #22
 800ee10:	f140 835b 	bpl.w	800f4ca <_vfiprintf_r+0xd86>
 800ee14:	9b07      	ldr	r3, [sp, #28]
 800ee16:	9905      	ldr	r1, [sp, #20]
 800ee18:	f853 2b04 	ldr.w	r2, [r3], #4
 800ee1c:	9307      	str	r3, [sp, #28]
 800ee1e:	7011      	strb	r1, [r2, #0]
 800ee20:	e4d4      	b.n	800e7cc <_vfiprintf_r+0x88>
 800ee22:	9602      	str	r6, [sp, #8]
 800ee24:	2901      	cmp	r1, #1
 800ee26:	f43f ada2 	beq.w	800e96e <_vfiprintf_r+0x22a>
 800ee2a:	2902      	cmp	r1, #2
 800ee2c:	ac44      	add	r4, sp, #272	; 0x110
 800ee2e:	d111      	bne.n	800ee54 <_vfiprintf_r+0x710>
 800ee30:	980b      	ldr	r0, [sp, #44]	; 0x2c
 800ee32:	f003 010f 	and.w	r1, r3, #15
 800ee36:	091b      	lsrs	r3, r3, #4
 800ee38:	5c41      	ldrb	r1, [r0, r1]
 800ee3a:	f804 1d01 	strb.w	r1, [r4, #-1]!
 800ee3e:	ea43 7302 	orr.w	r3, r3, r2, lsl #28
 800ee42:	0912      	lsrs	r2, r2, #4
 800ee44:	ea53 0102 	orrs.w	r1, r3, r2
 800ee48:	d1f3      	bne.n	800ee32 <_vfiprintf_r+0x6ee>
 800ee4a:	9e02      	ldr	r6, [sp, #8]
 800ee4c:	ab44      	add	r3, sp, #272	; 0x110
 800ee4e:	1b1b      	subs	r3, r3, r4
 800ee50:	9304      	str	r3, [sp, #16]
 800ee52:	e599      	b.n	800e988 <_vfiprintf_r+0x244>
 800ee54:	f003 0107 	and.w	r1, r3, #7
 800ee58:	08db      	lsrs	r3, r3, #3
 800ee5a:	ea43 7342 	orr.w	r3, r3, r2, lsl #29
 800ee5e:	08d2      	lsrs	r2, r2, #3
 800ee60:	3130      	adds	r1, #48	; 0x30
 800ee62:	ea53 0502 	orrs.w	r5, r3, r2
 800ee66:	4620      	mov	r0, r4
 800ee68:	f804 1d01 	strb.w	r1, [r4, #-1]!
 800ee6c:	d1f2      	bne.n	800ee54 <_vfiprintf_r+0x710>
 800ee6e:	9e02      	ldr	r6, [sp, #8]
 800ee70:	07f3      	lsls	r3, r6, #31
 800ee72:	d5eb      	bpl.n	800ee4c <_vfiprintf_r+0x708>
 800ee74:	2930      	cmp	r1, #48	; 0x30
 800ee76:	d0e8      	beq.n	800ee4a <_vfiprintf_r+0x706>
 800ee78:	2330      	movs	r3, #48	; 0x30
 800ee7a:	3802      	subs	r0, #2
 800ee7c:	f804 3c01 	strb.w	r3, [r4, #-1]
 800ee80:	ab44      	add	r3, sp, #272	; 0x110
 800ee82:	1a1b      	subs	r3, r3, r0
 800ee84:	9e02      	ldr	r6, [sp, #8]
 800ee86:	9304      	str	r3, [sp, #16]
 800ee88:	4604      	mov	r4, r0
 800ee8a:	e57d      	b.n	800e988 <_vfiprintf_r+0x244>
 800ee8c:	9b04      	ldr	r3, [sp, #16]
 800ee8e:	941b      	str	r4, [sp, #108]	; 0x6c
 800ee90:	2201      	movs	r2, #1
 800ee92:	931c      	str	r3, [sp, #112]	; 0x70
 800ee94:	931a      	str	r3, [sp, #104]	; 0x68
 800ee96:	9219      	str	r2, [sp, #100]	; 0x64
 800ee98:	f10d 096c 	add.w	r9, sp, #108	; 0x6c
 800ee9c:	f109 0908 	add.w	r9, r9, #8
 800eea0:	e69e      	b.n	800ebe0 <_vfiprintf_r+0x49c>
 800eea2:	f10d 096c 	add.w	r9, sp, #108	; 0x6c
 800eea6:	e491      	b.n	800e7cc <_vfiprintf_r+0x88>
 800eea8:	9a06      	ldr	r2, [sp, #24]
 800eeaa:	9d02      	ldr	r5, [sp, #8]
 800eeac:	1b55      	subs	r5, r2, r5
 800eeae:	2d00      	cmp	r5, #0
 800eeb0:	f77f ae78 	ble.w	800eba4 <_vfiprintf_r+0x460>
 800eeb4:	2d10      	cmp	r5, #16
 800eeb6:	f340 83d3 	ble.w	800f660 <_vfiprintf_r+0xf1c>
 800eeba:	4619      	mov	r1, r3
 800eebc:	4643      	mov	r3, r8
 800eebe:	9409      	str	r4, [sp, #36]	; 0x24
 800eec0:	46b8      	mov	r8, r7
 800eec2:	9c03      	ldr	r4, [sp, #12]
 800eec4:	4637      	mov	r7, r6
 800eec6:	465e      	mov	r6, fp
 800eec8:	469b      	mov	fp, r3
 800eeca:	e007      	b.n	800eedc <_vfiprintf_r+0x798>
 800eecc:	f100 0c02 	add.w	ip, r0, #2
 800eed0:	f109 0908 	add.w	r9, r9, #8
 800eed4:	4610      	mov	r0, r2
 800eed6:	3d10      	subs	r5, #16
 800eed8:	2d10      	cmp	r5, #16
 800eeda:	dd1f      	ble.n	800ef1c <_vfiprintf_r+0x7d8>
 800eedc:	4b67      	ldr	r3, [pc, #412]	; (800f07c <_vfiprintf_r+0x938>)
 800eede:	f8c9 3000 	str.w	r3, [r9]
 800eee2:	1c42      	adds	r2, r0, #1
 800eee4:	3110      	adds	r1, #16
 800eee6:	2310      	movs	r3, #16
 800eee8:	2a07      	cmp	r2, #7
 800eeea:	e9cd 2119 	strd	r2, r1, [sp, #100]	; 0x64
 800eeee:	f8c9 3004 	str.w	r3, [r9, #4]
 800eef2:	ddeb      	ble.n	800eecc <_vfiprintf_r+0x788>
 800eef4:	aa18      	add	r2, sp, #96	; 0x60
 800eef6:	2900      	cmp	r1, #0
 800eef8:	f000 808c 	beq.w	800f014 <_vfiprintf_r+0x8d0>
 800eefc:	4621      	mov	r1, r4
 800eefe:	4630      	mov	r0, r6
 800ef00:	f10d 096c 	add.w	r9, sp, #108	; 0x6c
 800ef04:	f7ff fbe2 	bl	800e6cc <__sprint_r.part.0>
 800ef08:	2800      	cmp	r0, #0
 800ef0a:	f47f addb 	bne.w	800eac4 <_vfiprintf_r+0x380>
 800ef0e:	e9dd 0119 	ldrd	r0, r1, [sp, #100]	; 0x64
 800ef12:	3d10      	subs	r5, #16
 800ef14:	2d10      	cmp	r5, #16
 800ef16:	f100 0c01 	add.w	ip, r0, #1
 800ef1a:	dcdf      	bgt.n	800eedc <_vfiprintf_r+0x798>
 800ef1c:	465a      	mov	r2, fp
 800ef1e:	9c09      	ldr	r4, [sp, #36]	; 0x24
 800ef20:	46b3      	mov	fp, r6
 800ef22:	460b      	mov	r3, r1
 800ef24:	463e      	mov	r6, r7
 800ef26:	4647      	mov	r7, r8
 800ef28:	4690      	mov	r8, r2
 800ef2a:	4a54      	ldr	r2, [pc, #336]	; (800f07c <_vfiprintf_r+0x938>)
 800ef2c:	f8c9 5004 	str.w	r5, [r9, #4]
 800ef30:	442b      	add	r3, r5
 800ef32:	f1bc 0f07 	cmp.w	ip, #7
 800ef36:	e9cd c319 	strd	ip, r3, [sp, #100]	; 0x64
 800ef3a:	f8c9 2000 	str.w	r2, [r9]
 800ef3e:	f340 81a7 	ble.w	800f290 <_vfiprintf_r+0xb4c>
 800ef42:	2b00      	cmp	r3, #0
 800ef44:	f000 832c 	beq.w	800f5a0 <_vfiprintf_r+0xe5c>
 800ef48:	9903      	ldr	r1, [sp, #12]
 800ef4a:	aa18      	add	r2, sp, #96	; 0x60
 800ef4c:	4658      	mov	r0, fp
 800ef4e:	f7ff fbbd 	bl	800e6cc <__sprint_r.part.0>
 800ef52:	2800      	cmp	r0, #0
 800ef54:	f47f adb7 	bne.w	800eac6 <_vfiprintf_r+0x382>
 800ef58:	9a04      	ldr	r2, [sp, #16]
 800ef5a:	e9dd 0319 	ldrd	r0, r3, [sp, #100]	; 0x64
 800ef5e:	1abd      	subs	r5, r7, r2
 800ef60:	2d00      	cmp	r5, #0
 800ef62:	f100 0101 	add.w	r1, r0, #1
 800ef66:	f10d 096c 	add.w	r9, sp, #108	; 0x6c
 800ef6a:	f77f ae20 	ble.w	800ebae <_vfiprintf_r+0x46a>
 800ef6e:	2d10      	cmp	r5, #16
 800ef70:	dd32      	ble.n	800efd8 <_vfiprintf_r+0x894>
 800ef72:	4619      	mov	r1, r3
 800ef74:	4643      	mov	r3, r8
 800ef76:	9409      	str	r4, [sp, #36]	; 0x24
 800ef78:	46b0      	mov	r8, r6
 800ef7a:	9c03      	ldr	r4, [sp, #12]
 800ef7c:	465e      	mov	r6, fp
 800ef7e:	2710      	movs	r7, #16
 800ef80:	469b      	mov	fp, r3
 800ef82:	e007      	b.n	800ef94 <_vfiprintf_r+0x850>
 800ef84:	f100 0c02 	add.w	ip, r0, #2
 800ef88:	f109 0908 	add.w	r9, r9, #8
 800ef8c:	4610      	mov	r0, r2
 800ef8e:	3d10      	subs	r5, #16
 800ef90:	2d10      	cmp	r5, #16
 800ef92:	dd1a      	ble.n	800efca <_vfiprintf_r+0x886>
 800ef94:	1c42      	adds	r2, r0, #1
 800ef96:	4b39      	ldr	r3, [pc, #228]	; (800f07c <_vfiprintf_r+0x938>)
 800ef98:	3110      	adds	r1, #16
 800ef9a:	2a07      	cmp	r2, #7
 800ef9c:	e9c9 3700 	strd	r3, r7, [r9]
 800efa0:	e9cd 2119 	strd	r2, r1, [sp, #100]	; 0x64
 800efa4:	ddee      	ble.n	800ef84 <_vfiprintf_r+0x840>
 800efa6:	aa18      	add	r2, sp, #96	; 0x60
 800efa8:	b329      	cbz	r1, 800eff6 <_vfiprintf_r+0x8b2>
 800efaa:	4621      	mov	r1, r4
 800efac:	4630      	mov	r0, r6
 800efae:	f10d 096c 	add.w	r9, sp, #108	; 0x6c
 800efb2:	f7ff fb8b 	bl	800e6cc <__sprint_r.part.0>
 800efb6:	2800      	cmp	r0, #0
 800efb8:	f47f ad84 	bne.w	800eac4 <_vfiprintf_r+0x380>
 800efbc:	e9dd 0119 	ldrd	r0, r1, [sp, #100]	; 0x64
 800efc0:	3d10      	subs	r5, #16
 800efc2:	2d10      	cmp	r5, #16
 800efc4:	f100 0c01 	add.w	ip, r0, #1
 800efc8:	dce4      	bgt.n	800ef94 <_vfiprintf_r+0x850>
 800efca:	465a      	mov	r2, fp
 800efcc:	9c09      	ldr	r4, [sp, #36]	; 0x24
 800efce:	460b      	mov	r3, r1
 800efd0:	46b3      	mov	fp, r6
 800efd2:	4661      	mov	r1, ip
 800efd4:	4646      	mov	r6, r8
 800efd6:	4690      	mov	r8, r2
 800efd8:	4a28      	ldr	r2, [pc, #160]	; (800f07c <_vfiprintf_r+0x938>)
 800efda:	f8c9 5004 	str.w	r5, [r9, #4]
 800efde:	442b      	add	r3, r5
 800efe0:	2907      	cmp	r1, #7
 800efe2:	e9cd 1319 	strd	r1, r3, [sp, #100]	; 0x64
 800efe6:	f8c9 2000 	str.w	r2, [r9]
 800efea:	f300 80f3 	bgt.w	800f1d4 <_vfiprintf_r+0xa90>
 800efee:	f109 0908 	add.w	r9, r9, #8
 800eff2:	3101      	adds	r1, #1
 800eff4:	e5db      	b.n	800ebae <_vfiprintf_r+0x46a>
 800eff6:	f04f 0c01 	mov.w	ip, #1
 800effa:	4608      	mov	r0, r1
 800effc:	f10d 096c 	add.w	r9, sp, #108	; 0x6c
 800f000:	e7c5      	b.n	800ef8e <_vfiprintf_r+0x84a>
 800f002:	9903      	ldr	r1, [sp, #12]
 800f004:	aa18      	add	r2, sp, #96	; 0x60
 800f006:	4658      	mov	r0, fp
 800f008:	f7ff fb60 	bl	800e6cc <__sprint_r.part.0>
 800f00c:	2800      	cmp	r0, #0
 800f00e:	f43f adfa 	beq.w	800ec06 <_vfiprintf_r+0x4c2>
 800f012:	e558      	b.n	800eac6 <_vfiprintf_r+0x382>
 800f014:	f04f 0c01 	mov.w	ip, #1
 800f018:	4608      	mov	r0, r1
 800f01a:	f10d 096c 	add.w	r9, sp, #108	; 0x6c
 800f01e:	e75a      	b.n	800eed6 <_vfiprintf_r+0x792>
 800f020:	2b00      	cmp	r3, #0
 800f022:	f000 810c 	beq.w	800f23e <_vfiprintf_r+0xafa>
 800f026:	9903      	ldr	r1, [sp, #12]
 800f028:	aa18      	add	r2, sp, #96	; 0x60
 800f02a:	4658      	mov	r0, fp
 800f02c:	f7ff fb4e 	bl	800e6cc <__sprint_r.part.0>
 800f030:	2800      	cmp	r0, #0
 800f032:	f47f ad48 	bne.w	800eac6 <_vfiprintf_r+0x382>
 800f036:	e9dd 0319 	ldrd	r0, r3, [sp, #100]	; 0x64
 800f03a:	f10d 096c 	add.w	r9, sp, #108	; 0x6c
 800f03e:	1c41      	adds	r1, r0, #1
 800f040:	e58e      	b.n	800eb60 <_vfiprintf_r+0x41c>
 800f042:	2302      	movs	r3, #2
 800f044:	aa11      	add	r2, sp, #68	; 0x44
 800f046:	931c      	str	r3, [sp, #112]	; 0x70
 800f048:	921b      	str	r2, [sp, #108]	; 0x6c
 800f04a:	2101      	movs	r1, #1
 800f04c:	f10d 096c 	add.w	r9, sp, #108	; 0x6c
 800f050:	4608      	mov	r0, r1
 800f052:	f109 0908 	add.w	r9, r9, #8
 800f056:	1c41      	adds	r1, r0, #1
 800f058:	e5a0      	b.n	800eb9c <_vfiprintf_r+0x458>
 800f05a:	2d10      	cmp	r5, #16
 800f05c:	f340 82e2 	ble.w	800f624 <_vfiprintf_r+0xee0>
 800f060:	e9dd 1319 	ldrd	r1, r3, [sp, #100]	; 0x64
 800f064:	4618      	mov	r0, r3
 800f066:	4643      	mov	r3, r8
 800f068:	940f      	str	r4, [sp, #60]	; 0x3c
 800f06a:	46b8      	mov	r8, r7
 800f06c:	9c03      	ldr	r4, [sp, #12]
 800f06e:	4637      	mov	r7, r6
 800f070:	465e      	mov	r6, fp
 800f072:	469b      	mov	fp, r3
 800f074:	e00c      	b.n	800f090 <_vfiprintf_r+0x94c>
 800f076:	bf00      	nop
 800f078:	0801074c 	.word	0x0801074c
 800f07c:	08010a14 	.word	0x08010a14
 800f080:	f101 0c02 	add.w	ip, r1, #2
 800f084:	f109 0908 	add.w	r9, r9, #8
 800f088:	4611      	mov	r1, r2
 800f08a:	3d10      	subs	r5, #16
 800f08c:	2d10      	cmp	r5, #16
 800f08e:	dd1d      	ble.n	800f0cc <_vfiprintf_r+0x988>
 800f090:	4bb2      	ldr	r3, [pc, #712]	; (800f35c <_vfiprintf_r+0xc18>)
 800f092:	f8c9 3000 	str.w	r3, [r9]
 800f096:	1c4a      	adds	r2, r1, #1
 800f098:	3010      	adds	r0, #16
 800f09a:	2310      	movs	r3, #16
 800f09c:	2a07      	cmp	r2, #7
 800f09e:	e9cd 2019 	strd	r2, r0, [sp, #100]	; 0x64
 800f0a2:	f8c9 3004 	str.w	r3, [r9, #4]
 800f0a6:	ddeb      	ble.n	800f080 <_vfiprintf_r+0x93c>
 800f0a8:	aa18      	add	r2, sp, #96	; 0x60
 800f0aa:	b330      	cbz	r0, 800f0fa <_vfiprintf_r+0x9b6>
 800f0ac:	4621      	mov	r1, r4
 800f0ae:	4630      	mov	r0, r6
 800f0b0:	f10d 096c 	add.w	r9, sp, #108	; 0x6c
 800f0b4:	f7ff fb0a 	bl	800e6cc <__sprint_r.part.0>
 800f0b8:	2800      	cmp	r0, #0
 800f0ba:	f47f ad03 	bne.w	800eac4 <_vfiprintf_r+0x380>
 800f0be:	e9dd 1019 	ldrd	r1, r0, [sp, #100]	; 0x64
 800f0c2:	3d10      	subs	r5, #16
 800f0c4:	2d10      	cmp	r5, #16
 800f0c6:	f101 0c01 	add.w	ip, r1, #1
 800f0ca:	dce1      	bgt.n	800f090 <_vfiprintf_r+0x94c>
 800f0cc:	465a      	mov	r2, fp
 800f0ce:	9c0f      	ldr	r4, [sp, #60]	; 0x3c
 800f0d0:	4603      	mov	r3, r0
 800f0d2:	46b3      	mov	fp, r6
 800f0d4:	4660      	mov	r0, ip
 800f0d6:	463e      	mov	r6, r7
 800f0d8:	4647      	mov	r7, r8
 800f0da:	4690      	mov	r8, r2
 800f0dc:	4a9f      	ldr	r2, [pc, #636]	; (800f35c <_vfiprintf_r+0xc18>)
 800f0de:	f8c9 5004 	str.w	r5, [r9, #4]
 800f0e2:	442b      	add	r3, r5
 800f0e4:	2807      	cmp	r0, #7
 800f0e6:	e9cd 0319 	strd	r0, r3, [sp, #100]	; 0x64
 800f0ea:	f8c9 2000 	str.w	r2, [r9]
 800f0ee:	f300 80b6 	bgt.w	800f25e <_vfiprintf_r+0xb1a>
 800f0f2:	f109 0908 	add.w	r9, r9, #8
 800f0f6:	1c41      	adds	r1, r0, #1
 800f0f8:	e51e      	b.n	800eb38 <_vfiprintf_r+0x3f4>
 800f0fa:	4601      	mov	r1, r0
 800f0fc:	f04f 0c01 	mov.w	ip, #1
 800f100:	f10d 096c 	add.w	r9, sp, #108	; 0x6c
 800f104:	e7c1      	b.n	800f08a <_vfiprintf_r+0x946>
 800f106:	0776      	lsls	r6, r6, #29
 800f108:	9319      	str	r3, [sp, #100]	; 0x64
 800f10a:	d54a      	bpl.n	800f1a2 <_vfiprintf_r+0xa5e>
 800f10c:	9a06      	ldr	r2, [sp, #24]
 800f10e:	9902      	ldr	r1, [sp, #8]
 800f110:	1a54      	subs	r4, r2, r1
 800f112:	2c00      	cmp	r4, #0
 800f114:	dd45      	ble.n	800f1a2 <_vfiprintf_r+0xa5e>
 800f116:	f10d 096c 	add.w	r9, sp, #108	; 0x6c
 800f11a:	2c10      	cmp	r4, #16
 800f11c:	f340 829d 	ble.w	800f65a <_vfiprintf_r+0xf16>
 800f120:	9919      	ldr	r1, [sp, #100]	; 0x64
 800f122:	9e03      	ldr	r6, [sp, #12]
 800f124:	2510      	movs	r5, #16
 800f126:	e006      	b.n	800f136 <_vfiprintf_r+0x9f2>
 800f128:	1c88      	adds	r0, r1, #2
 800f12a:	f109 0908 	add.w	r9, r9, #8
 800f12e:	4611      	mov	r1, r2
 800f130:	3c10      	subs	r4, #16
 800f132:	2c10      	cmp	r4, #16
 800f134:	dd1a      	ble.n	800f16c <_vfiprintf_r+0xa28>
 800f136:	1c4a      	adds	r2, r1, #1
 800f138:	4888      	ldr	r0, [pc, #544]	; (800f35c <_vfiprintf_r+0xc18>)
 800f13a:	3310      	adds	r3, #16
 800f13c:	2a07      	cmp	r2, #7
 800f13e:	e9c9 0500 	strd	r0, r5, [r9]
 800f142:	e9cd 2319 	strd	r2, r3, [sp, #100]	; 0x64
 800f146:	ddef      	ble.n	800f128 <_vfiprintf_r+0x9e4>
 800f148:	aa18      	add	r2, sp, #96	; 0x60
 800f14a:	b32b      	cbz	r3, 800f198 <_vfiprintf_r+0xa54>
 800f14c:	4631      	mov	r1, r6
 800f14e:	4658      	mov	r0, fp
 800f150:	f7ff fabc 	bl	800e6cc <__sprint_r.part.0>
 800f154:	2800      	cmp	r0, #0
 800f156:	f47f acb6 	bne.w	800eac6 <_vfiprintf_r+0x382>
 800f15a:	e9dd 1319 	ldrd	r1, r3, [sp, #100]	; 0x64
 800f15e:	3c10      	subs	r4, #16
 800f160:	2c10      	cmp	r4, #16
 800f162:	f101 0001 	add.w	r0, r1, #1
 800f166:	f10d 096c 	add.w	r9, sp, #108	; 0x6c
 800f16a:	dce4      	bgt.n	800f136 <_vfiprintf_r+0x9f2>
 800f16c:	4a7b      	ldr	r2, [pc, #492]	; (800f35c <_vfiprintf_r+0xc18>)
 800f16e:	f8c9 4004 	str.w	r4, [r9, #4]
 800f172:	4423      	add	r3, r4
 800f174:	2807      	cmp	r0, #7
 800f176:	e9cd 0319 	strd	r0, r3, [sp, #100]	; 0x64
 800f17a:	f8c9 2000 	str.w	r2, [r9]
 800f17e:	f77f ad37 	ble.w	800ebf0 <_vfiprintf_r+0x4ac>
 800f182:	b173      	cbz	r3, 800f1a2 <_vfiprintf_r+0xa5e>
 800f184:	9903      	ldr	r1, [sp, #12]
 800f186:	aa18      	add	r2, sp, #96	; 0x60
 800f188:	4658      	mov	r0, fp
 800f18a:	f7ff fa9f 	bl	800e6cc <__sprint_r.part.0>
 800f18e:	2800      	cmp	r0, #0
 800f190:	f47f ac99 	bne.w	800eac6 <_vfiprintf_r+0x382>
 800f194:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 800f196:	e52b      	b.n	800ebf0 <_vfiprintf_r+0x4ac>
 800f198:	2001      	movs	r0, #1
 800f19a:	4619      	mov	r1, r3
 800f19c:	f10d 096c 	add.w	r9, sp, #108	; 0x6c
 800f1a0:	e7c6      	b.n	800f130 <_vfiprintf_r+0x9ec>
 800f1a2:	e9dd 3205 	ldrd	r3, r2, [sp, #20]
 800f1a6:	9902      	ldr	r1, [sp, #8]
 800f1a8:	428a      	cmp	r2, r1
 800f1aa:	bfac      	ite	ge
 800f1ac:	189b      	addge	r3, r3, r2
 800f1ae:	185b      	addlt	r3, r3, r1
 800f1b0:	9305      	str	r3, [sp, #20]
 800f1b2:	e528      	b.n	800ec06 <_vfiprintf_r+0x4c2>
 800f1b4:	9b03      	ldr	r3, [sp, #12]
 800f1b6:	f9b3 100c 	ldrsh.w	r1, [r3, #12]
 800f1ba:	058f      	lsls	r7, r1, #22
 800f1bc:	b28a      	uxth	r2, r1
 800f1be:	f53f aae0 	bmi.w	800e782 <_vfiprintf_r+0x3e>
 800f1c2:	461d      	mov	r5, r3
 800f1c4:	6d98      	ldr	r0, [r3, #88]	; 0x58
 800f1c6:	f7fc ffef 	bl	800c1a8 <__retarget_lock_acquire_recursive>
 800f1ca:	f9b5 100c 	ldrsh.w	r1, [r5, #12]
 800f1ce:	b28a      	uxth	r2, r1
 800f1d0:	f7ff bad7 	b.w	800e782 <_vfiprintf_r+0x3e>
 800f1d4:	2b00      	cmp	r3, #0
 800f1d6:	f43f ae59 	beq.w	800ee8c <_vfiprintf_r+0x748>
 800f1da:	9903      	ldr	r1, [sp, #12]
 800f1dc:	aa18      	add	r2, sp, #96	; 0x60
 800f1de:	4658      	mov	r0, fp
 800f1e0:	f7ff fa74 	bl	800e6cc <__sprint_r.part.0>
 800f1e4:	2800      	cmp	r0, #0
 800f1e6:	f47f ac6e 	bne.w	800eac6 <_vfiprintf_r+0x382>
 800f1ea:	9919      	ldr	r1, [sp, #100]	; 0x64
 800f1ec:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 800f1ee:	3101      	adds	r1, #1
 800f1f0:	f10d 096c 	add.w	r9, sp, #108	; 0x6c
 800f1f4:	e4db      	b.n	800ebae <_vfiprintf_r+0x46a>
 800f1f6:	9219      	str	r2, [sp, #100]	; 0x64
 800f1f8:	f10d 096c 	add.w	r9, sp, #108	; 0x6c
 800f1fc:	e44f      	b.n	800ea9e <_vfiprintf_r+0x35a>
 800f1fe:	2f00      	cmp	r7, #0
 800f200:	f47f abba 	bne.w	800e978 <_vfiprintf_r+0x234>
 800f204:	9e02      	ldr	r6, [sp, #8]
 800f206:	2700      	movs	r7, #0
 800f208:	9704      	str	r7, [sp, #16]
 800f20a:	ac44      	add	r4, sp, #272	; 0x110
 800f20c:	f7ff bbbc 	b.w	800e988 <_vfiprintf_r+0x244>
 800f210:	9b02      	ldr	r3, [sp, #8]
 800f212:	f013 0310 	ands.w	r3, r3, #16
 800f216:	d154      	bne.n	800f2c2 <_vfiprintf_r+0xb7e>
 800f218:	9a02      	ldr	r2, [sp, #8]
 800f21a:	f012 0040 	ands.w	r0, r2, #64	; 0x40
 800f21e:	f000 8167 	beq.w	800f4f0 <_vfiprintf_r+0xdac>
 800f222:	9907      	ldr	r1, [sp, #28]
 800f224:	461a      	mov	r2, r3
 800f226:	f851 3b04 	ldr.w	r3, [r1], #4
 800f22a:	9107      	str	r1, [sp, #28]
 800f22c:	b29b      	uxth	r3, r3
 800f22e:	2101      	movs	r1, #1
 800f230:	f7ff bbf2 	b.w	800ea18 <_vfiprintf_r+0x2d4>
 800f234:	2101      	movs	r1, #1
 800f236:	4618      	mov	r0, r3
 800f238:	f10d 096c 	add.w	r9, sp, #108	; 0x6c
 800f23c:	e4ae      	b.n	800eb9c <_vfiprintf_r+0x458>
 800f23e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800f240:	2a00      	cmp	r2, #0
 800f242:	d15e      	bne.n	800f302 <_vfiprintf_r+0xbbe>
 800f244:	4618      	mov	r0, r3
 800f246:	2101      	movs	r1, #1
 800f248:	f10d 096c 	add.w	r9, sp, #108	; 0x6c
 800f24c:	e4a6      	b.n	800eb9c <_vfiprintf_r+0x458>
 800f24e:	425b      	negs	r3, r3
 800f250:	eb62 0242 	sbc.w	r2, r2, r2, lsl #1
 800f254:	9602      	str	r6, [sp, #8]
 800f256:	202d      	movs	r0, #45	; 0x2d
 800f258:	2101      	movs	r1, #1
 800f25a:	f7ff bbde 	b.w	800ea1a <_vfiprintf_r+0x2d6>
 800f25e:	2b00      	cmp	r3, #0
 800f260:	f000 808d 	beq.w	800f37e <_vfiprintf_r+0xc3a>
 800f264:	9903      	ldr	r1, [sp, #12]
 800f266:	aa18      	add	r2, sp, #96	; 0x60
 800f268:	4658      	mov	r0, fp
 800f26a:	f7ff fa2f 	bl	800e6cc <__sprint_r.part.0>
 800f26e:	2800      	cmp	r0, #0
 800f270:	f47f ac29 	bne.w	800eac6 <_vfiprintf_r+0x382>
 800f274:	e9dd 0319 	ldrd	r0, r3, [sp, #100]	; 0x64
 800f278:	f10d 096c 	add.w	r9, sp, #108	; 0x6c
 800f27c:	1c41      	adds	r1, r0, #1
 800f27e:	e45b      	b.n	800eb38 <_vfiprintf_r+0x3f4>
 800f280:	f898 1000 	ldrb.w	r1, [r8]
 800f284:	9307      	str	r3, [sp, #28]
 800f286:	f7ff bac9 	b.w	800e81c <_vfiprintf_r+0xd8>
 800f28a:	ac44      	add	r4, sp, #272	; 0x110
 800f28c:	f7ff bb7c 	b.w	800e988 <_vfiprintf_r+0x244>
 800f290:	f109 0908 	add.w	r9, r9, #8
 800f294:	f10c 0101 	add.w	r1, ip, #1
 800f298:	4660      	mov	r0, ip
 800f29a:	e483      	b.n	800eba4 <_vfiprintf_r+0x460>
 800f29c:	f416 7200 	ands.w	r2, r6, #512	; 0x200
 800f2a0:	f040 8191 	bne.w	800f5c6 <_vfiprintf_r+0xe82>
 800f2a4:	f851 3b04 	ldr.w	r3, [r1], #4
 800f2a8:	9107      	str	r1, [sp, #28]
 800f2aa:	f7ff bbb1 	b.w	800ea10 <_vfiprintf_r+0x2cc>
 800f2ae:	05b3      	lsls	r3, r6, #22
 800f2b0:	f100 8182 	bmi.w	800f5b8 <_vfiprintf_r+0xe74>
 800f2b4:	f852 3b04 	ldr.w	r3, [r2], #4
 800f2b8:	9207      	str	r2, [sp, #28]
 800f2ba:	17da      	asrs	r2, r3, #31
 800f2bc:	4611      	mov	r1, r2
 800f2be:	f7ff bb49 	b.w	800e954 <_vfiprintf_r+0x210>
 800f2c2:	9907      	ldr	r1, [sp, #28]
 800f2c4:	f851 3b04 	ldr.w	r3, [r1], #4
 800f2c8:	9107      	str	r1, [sp, #28]
 800f2ca:	2101      	movs	r1, #1
 800f2cc:	f7ff bba4 	b.w	800ea18 <_vfiprintf_r+0x2d4>
 800f2d0:	9b07      	ldr	r3, [sp, #28]
 800f2d2:	9805      	ldr	r0, [sp, #20]
 800f2d4:	f853 1b04 	ldr.w	r1, [r3], #4
 800f2d8:	9307      	str	r3, [sp, #28]
 800f2da:	17c2      	asrs	r2, r0, #31
 800f2dc:	e9c1 0200 	strd	r0, r2, [r1]
 800f2e0:	f7ff ba74 	b.w	800e7cc <_vfiprintf_r+0x88>
 800f2e4:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800f2e6:	2b00      	cmp	r3, #0
 800f2e8:	f43f ab1d 	beq.w	800e926 <_vfiprintf_r+0x1e2>
 800f2ec:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800f2ee:	781b      	ldrb	r3, [r3, #0]
 800f2f0:	2b00      	cmp	r3, #0
 800f2f2:	f43f ab18 	beq.w	800e926 <_vfiprintf_r+0x1e2>
 800f2f6:	f898 1000 	ldrb.w	r1, [r8]
 800f2fa:	f446 6680 	orr.w	r6, r6, #1024	; 0x400
 800f2fe:	f7ff ba8d 	b.w	800e81c <_vfiprintf_r+0xd8>
 800f302:	2302      	movs	r3, #2
 800f304:	aa11      	add	r2, sp, #68	; 0x44
 800f306:	931c      	str	r3, [sp, #112]	; 0x70
 800f308:	921b      	str	r2, [sp, #108]	; 0x6c
 800f30a:	2001      	movs	r0, #1
 800f30c:	f10d 096c 	add.w	r9, sp, #108	; 0x6c
 800f310:	e69f      	b.n	800f052 <_vfiprintf_r+0x90e>
 800f312:	9602      	str	r6, [sp, #8]
 800f314:	e552      	b.n	800edbc <_vfiprintf_r+0x678>
 800f316:	4b12      	ldr	r3, [pc, #72]	; (800f360 <_vfiprintf_r+0xc1c>)
 800f318:	930b      	str	r3, [sp, #44]	; 0x2c
 800f31a:	f016 0220 	ands.w	r2, r6, #32
 800f31e:	d05f      	beq.n	800f3e0 <_vfiprintf_r+0xc9c>
 800f320:	9b07      	ldr	r3, [sp, #28]
 800f322:	3307      	adds	r3, #7
 800f324:	f023 0307 	bic.w	r3, r3, #7
 800f328:	4618      	mov	r0, r3
 800f32a:	685a      	ldr	r2, [r3, #4]
 800f32c:	f850 3b08 	ldr.w	r3, [r0], #8
 800f330:	9007      	str	r0, [sp, #28]
 800f332:	07f4      	lsls	r4, r6, #31
 800f334:	d509      	bpl.n	800f34a <_vfiprintf_r+0xc06>
 800f336:	ea53 0002 	orrs.w	r0, r3, r2
 800f33a:	d006      	beq.n	800f34a <_vfiprintf_r+0xc06>
 800f33c:	f88d 1045 	strb.w	r1, [sp, #69]	; 0x45
 800f340:	2130      	movs	r1, #48	; 0x30
 800f342:	f046 0602 	orr.w	r6, r6, #2
 800f346:	f88d 1044 	strb.w	r1, [sp, #68]	; 0x44
 800f34a:	f426 6180 	bic.w	r1, r6, #1024	; 0x400
 800f34e:	9102      	str	r1, [sp, #8]
 800f350:	2102      	movs	r1, #2
 800f352:	f7ff bb61 	b.w	800ea18 <_vfiprintf_r+0x2d4>
 800f356:	4b03      	ldr	r3, [pc, #12]	; (800f364 <_vfiprintf_r+0xc20>)
 800f358:	930b      	str	r3, [sp, #44]	; 0x2c
 800f35a:	e7de      	b.n	800f31a <_vfiprintf_r+0xbd6>
 800f35c:	08010a04 	.word	0x08010a04
 800f360:	0801074c 	.word	0x0801074c
 800f364:	08010760 	.word	0x08010760
 800f368:	9b07      	ldr	r3, [sp, #28]
 800f36a:	2101      	movs	r1, #1
 800f36c:	f853 2b04 	ldr.w	r2, [r3], #4
 800f370:	9102      	str	r1, [sp, #8]
 800f372:	f88d 20ac 	strb.w	r2, [sp, #172]	; 0xac
 800f376:	9307      	str	r3, [sp, #28]
 800f378:	9104      	str	r1, [sp, #16]
 800f37a:	ac2b      	add	r4, sp, #172	; 0xac
 800f37c:	e4ba      	b.n	800ecf4 <_vfiprintf_r+0x5b0>
 800f37e:	f89d 2043 	ldrb.w	r2, [sp, #67]	; 0x43
 800f382:	2a00      	cmp	r2, #0
 800f384:	f040 8126 	bne.w	800f5d4 <_vfiprintf_r+0xe90>
 800f388:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800f38a:	2a00      	cmp	r2, #0
 800f38c:	f47f ae59 	bne.w	800f042 <_vfiprintf_r+0x8fe>
 800f390:	4618      	mov	r0, r3
 800f392:	2101      	movs	r1, #1
 800f394:	f10d 096c 	add.w	r9, sp, #108	; 0x6c
 800f398:	e404      	b.n	800eba4 <_vfiprintf_r+0x460>
 800f39a:	2100      	movs	r1, #0
 800f39c:	2208      	movs	r2, #8
 800f39e:	a816      	add	r0, sp, #88	; 0x58
 800f3a0:	9413      	str	r4, [sp, #76]	; 0x4c
 800f3a2:	f7fa fc71 	bl	8009c88 <memset>
 800f3a6:	1c79      	adds	r1, r7, #1
 800f3a8:	f000 80b2 	beq.w	800f510 <_vfiprintf_r+0xdcc>
 800f3ac:	2500      	movs	r5, #0
 800f3ae:	9407      	str	r4, [sp, #28]
 800f3b0:	462c      	mov	r4, r5
 800f3b2:	e00c      	b.n	800f3ce <_vfiprintf_r+0xc8a>
 800f3b4:	a92b      	add	r1, sp, #172	; 0xac
 800f3b6:	4658      	mov	r0, fp
 800f3b8:	f7fe fc4a 	bl	800dc50 <_wcrtomb_r>
 800f3bc:	1c42      	adds	r2, r0, #1
 800f3be:	4420      	add	r0, r4
 800f3c0:	f000 8161 	beq.w	800f686 <_vfiprintf_r+0xf42>
 800f3c4:	42b8      	cmp	r0, r7
 800f3c6:	dc08      	bgt.n	800f3da <_vfiprintf_r+0xc96>
 800f3c8:	f000 8165 	beq.w	800f696 <_vfiprintf_r+0xf52>
 800f3cc:	4604      	mov	r4, r0
 800f3ce:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800f3d0:	5952      	ldr	r2, [r2, r5]
 800f3d2:	ab16      	add	r3, sp, #88	; 0x58
 800f3d4:	3504      	adds	r5, #4
 800f3d6:	2a00      	cmp	r2, #0
 800f3d8:	d1ec      	bne.n	800f3b4 <_vfiprintf_r+0xc70>
 800f3da:	9404      	str	r4, [sp, #16]
 800f3dc:	9c07      	ldr	r4, [sp, #28]
 800f3de:	e0a5      	b.n	800f52c <_vfiprintf_r+0xde8>
 800f3e0:	f016 0310 	ands.w	r3, r6, #16
 800f3e4:	9807      	ldr	r0, [sp, #28]
 800f3e6:	d10c      	bne.n	800f402 <_vfiprintf_r+0xcbe>
 800f3e8:	f016 0440 	ands.w	r4, r6, #64	; 0x40
 800f3ec:	d005      	beq.n	800f3fa <_vfiprintf_r+0xcb6>
 800f3ee:	461a      	mov	r2, r3
 800f3f0:	f850 3b04 	ldr.w	r3, [r0], #4
 800f3f4:	9007      	str	r0, [sp, #28]
 800f3f6:	b29b      	uxth	r3, r3
 800f3f8:	e79b      	b.n	800f332 <_vfiprintf_r+0xbee>
 800f3fa:	f416 7200 	ands.w	r2, r6, #512	; 0x200
 800f3fe:	f040 80d5 	bne.w	800f5ac <_vfiprintf_r+0xe68>
 800f402:	f850 3b04 	ldr.w	r3, [r0], #4
 800f406:	9007      	str	r0, [sp, #28]
 800f408:	e793      	b.n	800f332 <_vfiprintf_r+0xbee>
 800f40a:	9902      	ldr	r1, [sp, #8]
 800f40c:	f8cd 8020 	str.w	r8, [sp, #32]
 800f410:	f401 6680 	and.w	r6, r1, #1024	; 0x400
 800f414:	f8dd 8030 	ldr.w	r8, [sp, #48]	; 0x30
 800f418:	9704      	str	r7, [sp, #16]
 800f41a:	f04f 0c00 	mov.w	ip, #0
 800f41e:	ac44      	add	r4, sp, #272	; 0x110
 800f420:	e005      	b.n	800f42e <_vfiprintf_r+0xcea>
 800f422:	2b0a      	cmp	r3, #10
 800f424:	f172 0200 	sbcs.w	r2, r2, #0
 800f428:	d336      	bcc.n	800f498 <_vfiprintf_r+0xd54>
 800f42a:	463b      	mov	r3, r7
 800f42c:	462a      	mov	r2, r5
 800f42e:	f8df e290 	ldr.w	lr, [pc, #656]	; 800f6c0 <_vfiprintf_r+0xf7c>
 800f432:	1899      	adds	r1, r3, r2
 800f434:	f141 0100 	adc.w	r1, r1, #0
 800f438:	fbae 0501 	umull	r0, r5, lr, r1
 800f43c:	f025 0003 	bic.w	r0, r5, #3
 800f440:	eb00 0095 	add.w	r0, r0, r5, lsr #2
 800f444:	1a09      	subs	r1, r1, r0
 800f446:	1a58      	subs	r0, r3, r1
 800f448:	f04f 35cc 	mov.w	r5, #3435973836	; 0xcccccccc
 800f44c:	f162 0700 	sbc.w	r7, r2, #0
 800f450:	fb05 f500 	mul.w	r5, r5, r0
 800f454:	fb0e 5507 	mla	r5, lr, r7, r5
 800f458:	fba0 700e 	umull	r7, r0, r0, lr
 800f45c:	4405      	add	r5, r0
 800f45e:	f007 0e01 	and.w	lr, r7, #1
 800f462:	2005      	movs	r0, #5
 800f464:	fbae 0e00 	umull	r0, lr, lr, r0
 800f468:	1840      	adds	r0, r0, r1
 800f46a:	087f      	lsrs	r7, r7, #1
 800f46c:	3030      	adds	r0, #48	; 0x30
 800f46e:	f804 0c01 	strb.w	r0, [r4, #-1]
 800f472:	ea47 77c5 	orr.w	r7, r7, r5, lsl #31
 800f476:	f10c 0c01 	add.w	ip, ip, #1
 800f47a:	3c01      	subs	r4, #1
 800f47c:	086d      	lsrs	r5, r5, #1
 800f47e:	2e00      	cmp	r6, #0
 800f480:	d0cf      	beq.n	800f422 <_vfiprintf_r+0xcde>
 800f482:	f898 1000 	ldrb.w	r1, [r8]
 800f486:	4561      	cmp	r1, ip
 800f488:	d1cb      	bne.n	800f422 <_vfiprintf_r+0xcde>
 800f48a:	f1bc 0fff 	cmp.w	ip, #255	; 0xff
 800f48e:	d0c8      	beq.n	800f422 <_vfiprintf_r+0xcde>
 800f490:	2b0a      	cmp	r3, #10
 800f492:	f172 0200 	sbcs.w	r2, r2, #0
 800f496:	d26c      	bcs.n	800f572 <_vfiprintf_r+0xe2e>
 800f498:	ab44      	add	r3, sp, #272	; 0x110
 800f49a:	1b1b      	subs	r3, r3, r4
 800f49c:	9f04      	ldr	r7, [sp, #16]
 800f49e:	f8cd 8030 	str.w	r8, [sp, #48]	; 0x30
 800f4a2:	9e02      	ldr	r6, [sp, #8]
 800f4a4:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800f4a8:	9304      	str	r3, [sp, #16]
 800f4aa:	f7ff ba6d 	b.w	800e988 <_vfiprintf_r+0x244>
 800f4ae:	9602      	str	r6, [sp, #8]
 800f4b0:	f7ff ba5d 	b.w	800e96e <_vfiprintf_r+0x22a>
 800f4b4:	4658      	mov	r0, fp
 800f4b6:	f7fc fda3 	bl	800c000 <__sinit>
 800f4ba:	f7ff b95a 	b.w	800e772 <_vfiprintf_r+0x2e>
 800f4be:	2901      	cmp	r1, #1
 800f4c0:	9602      	str	r6, [sp, #8]
 800f4c2:	f47f acb2 	bne.w	800ee2a <_vfiprintf_r+0x6e6>
 800f4c6:	f7ff ba57 	b.w	800e978 <_vfiprintf_r+0x234>
 800f4ca:	9b07      	ldr	r3, [sp, #28]
 800f4cc:	9905      	ldr	r1, [sp, #20]
 800f4ce:	f853 2b04 	ldr.w	r2, [r3], #4
 800f4d2:	6011      	str	r1, [r2, #0]
 800f4d4:	9307      	str	r3, [sp, #28]
 800f4d6:	f7ff b979 	b.w	800e7cc <_vfiprintf_r+0x88>
 800f4da:	2f06      	cmp	r7, #6
 800f4dc:	463b      	mov	r3, r7
 800f4de:	9a02      	ldr	r2, [sp, #8]
 800f4e0:	4c78      	ldr	r4, [pc, #480]	; (800f6c4 <_vfiprintf_r+0xf80>)
 800f4e2:	9207      	str	r2, [sp, #28]
 800f4e4:	bf28      	it	cs
 800f4e6:	2306      	movcs	r3, #6
 800f4e8:	9304      	str	r3, [sp, #16]
 800f4ea:	9302      	str	r3, [sp, #8]
 800f4ec:	f7ff bb0d 	b.w	800eb0a <_vfiprintf_r+0x3c6>
 800f4f0:	9b02      	ldr	r3, [sp, #8]
 800f4f2:	9907      	ldr	r1, [sp, #28]
 800f4f4:	f413 7200 	ands.w	r2, r3, #512	; 0x200
 800f4f8:	bf14      	ite	ne
 800f4fa:	f851 3b04 	ldrne.w	r3, [r1], #4
 800f4fe:	f851 3b04 	ldreq.w	r3, [r1], #4
 800f502:	9107      	str	r1, [sp, #28]
 800f504:	bf1c      	itt	ne
 800f506:	4602      	movne	r2, r0
 800f508:	b2db      	uxtbne	r3, r3
 800f50a:	2101      	movs	r1, #1
 800f50c:	f7ff ba84 	b.w	800ea18 <_vfiprintf_r+0x2d4>
 800f510:	ab16      	add	r3, sp, #88	; 0x58
 800f512:	9300      	str	r3, [sp, #0]
 800f514:	2300      	movs	r3, #0
 800f516:	4619      	mov	r1, r3
 800f518:	aa13      	add	r2, sp, #76	; 0x4c
 800f51a:	4658      	mov	r0, fp
 800f51c:	f7fe fbbe 	bl	800dc9c <_wcsrtombs_r>
 800f520:	4603      	mov	r3, r0
 800f522:	3301      	adds	r3, #1
 800f524:	9004      	str	r0, [sp, #16]
 800f526:	f000 80ae 	beq.w	800f686 <_vfiprintf_r+0xf42>
 800f52a:	9413      	str	r4, [sp, #76]	; 0x4c
 800f52c:	9b04      	ldr	r3, [sp, #16]
 800f52e:	b37b      	cbz	r3, 800f590 <_vfiprintf_r+0xe4c>
 800f530:	2b63      	cmp	r3, #99	; 0x63
 800f532:	dc62      	bgt.n	800f5fa <_vfiprintf_r+0xeb6>
 800f534:	2300      	movs	r3, #0
 800f536:	9308      	str	r3, [sp, #32]
 800f538:	ac2b      	add	r4, sp, #172	; 0xac
 800f53a:	2208      	movs	r2, #8
 800f53c:	2100      	movs	r1, #0
 800f53e:	a816      	add	r0, sp, #88	; 0x58
 800f540:	f7fa fba2 	bl	8009c88 <memset>
 800f544:	9d04      	ldr	r5, [sp, #16]
 800f546:	ab16      	add	r3, sp, #88	; 0x58
 800f548:	9300      	str	r3, [sp, #0]
 800f54a:	aa13      	add	r2, sp, #76	; 0x4c
 800f54c:	462b      	mov	r3, r5
 800f54e:	4621      	mov	r1, r4
 800f550:	4658      	mov	r0, fp
 800f552:	f7fe fba3 	bl	800dc9c <_wcsrtombs_r>
 800f556:	4285      	cmp	r5, r0
 800f558:	f040 80ab 	bne.w	800f6b2 <_vfiprintf_r+0xf6e>
 800f55c:	9b02      	ldr	r3, [sp, #8]
 800f55e:	9a04      	ldr	r2, [sp, #16]
 800f560:	9307      	str	r3, [sp, #28]
 800f562:	2300      	movs	r3, #0
 800f564:	54a3      	strb	r3, [r4, r2]
 800f566:	461f      	mov	r7, r3
 800f568:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 800f56c:	9302      	str	r3, [sp, #8]
 800f56e:	f7ff ba12 	b.w	800e996 <_vfiprintf_r+0x252>
 800f572:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800f574:	990d      	ldr	r1, [sp, #52]	; 0x34
 800f576:	1ae4      	subs	r4, r4, r3
 800f578:	461a      	mov	r2, r3
 800f57a:	4620      	mov	r0, r4
 800f57c:	f7fc fdd4 	bl	800c128 <strncpy>
 800f580:	f898 3001 	ldrb.w	r3, [r8, #1]
 800f584:	b10b      	cbz	r3, 800f58a <_vfiprintf_r+0xe46>
 800f586:	f108 0801 	add.w	r8, r8, #1
 800f58a:	f04f 0c00 	mov.w	ip, #0
 800f58e:	e74c      	b.n	800f42a <_vfiprintf_r+0xce6>
 800f590:	9b02      	ldr	r3, [sp, #8]
 800f592:	9307      	str	r3, [sp, #28]
 800f594:	9b04      	ldr	r3, [sp, #16]
 800f596:	9302      	str	r3, [sp, #8]
 800f598:	461f      	mov	r7, r3
 800f59a:	9308      	str	r3, [sp, #32]
 800f59c:	f7ff b9fb 	b.w	800e996 <_vfiprintf_r+0x252>
 800f5a0:	2101      	movs	r1, #1
 800f5a2:	4618      	mov	r0, r3
 800f5a4:	f10d 096c 	add.w	r9, sp, #108	; 0x6c
 800f5a8:	f7ff bafc 	b.w	800eba4 <_vfiprintf_r+0x460>
 800f5ac:	f850 3b04 	ldr.w	r3, [r0], #4
 800f5b0:	9007      	str	r0, [sp, #28]
 800f5b2:	4622      	mov	r2, r4
 800f5b4:	b2db      	uxtb	r3, r3
 800f5b6:	e6bc      	b.n	800f332 <_vfiprintf_r+0xbee>
 800f5b8:	f912 3b04 	ldrsb.w	r3, [r2], #4
 800f5bc:	9207      	str	r2, [sp, #28]
 800f5be:	17da      	asrs	r2, r3, #31
 800f5c0:	4611      	mov	r1, r2
 800f5c2:	f7ff b9c7 	b.w	800e954 <_vfiprintf_r+0x210>
 800f5c6:	f851 3b04 	ldr.w	r3, [r1], #4
 800f5ca:	9107      	str	r1, [sp, #28]
 800f5cc:	4602      	mov	r2, r0
 800f5ce:	b2db      	uxtb	r3, r3
 800f5d0:	f7ff ba1e 	b.w	800ea10 <_vfiprintf_r+0x2cc>
 800f5d4:	2301      	movs	r3, #1
 800f5d6:	931c      	str	r3, [sp, #112]	; 0x70
 800f5d8:	2101      	movs	r1, #1
 800f5da:	f10d 0343 	add.w	r3, sp, #67	; 0x43
 800f5de:	931b      	str	r3, [sp, #108]	; 0x6c
 800f5e0:	f10d 096c 	add.w	r9, sp, #108	; 0x6c
 800f5e4:	460b      	mov	r3, r1
 800f5e6:	f7ff bab7 	b.w	800eb58 <_vfiprintf_r+0x414>
 800f5ea:	9b07      	ldr	r3, [sp, #28]
 800f5ec:	9905      	ldr	r1, [sp, #20]
 800f5ee:	f853 2b04 	ldr.w	r2, [r3], #4
 800f5f2:	9307      	str	r3, [sp, #28]
 800f5f4:	8011      	strh	r1, [r2, #0]
 800f5f6:	f7ff b8e9 	b.w	800e7cc <_vfiprintf_r+0x88>
 800f5fa:	1c59      	adds	r1, r3, #1
 800f5fc:	4658      	mov	r0, fp
 800f5fe:	f7fa fbdb 	bl	8009db8 <_malloc_r>
 800f602:	4604      	mov	r4, r0
 800f604:	2800      	cmp	r0, #0
 800f606:	d03e      	beq.n	800f686 <_vfiprintf_r+0xf42>
 800f608:	9008      	str	r0, [sp, #32]
 800f60a:	e796      	b.n	800f53a <_vfiprintf_r+0xdf6>
 800f60c:	6d88      	ldr	r0, [r1, #88]	; 0x58
 800f60e:	f7fc fdcd 	bl	800c1ac <__retarget_lock_release_recursive>
 800f612:	f7ff b9e3 	b.w	800e9dc <_vfiprintf_r+0x298>
 800f616:	9b02      	ldr	r3, [sp, #8]
 800f618:	9704      	str	r7, [sp, #16]
 800f61a:	9702      	str	r7, [sp, #8]
 800f61c:	9307      	str	r3, [sp, #28]
 800f61e:	9f08      	ldr	r7, [sp, #32]
 800f620:	f7ff b9b9 	b.w	800e996 <_vfiprintf_r+0x252>
 800f624:	9819      	ldr	r0, [sp, #100]	; 0x64
 800f626:	9b1a      	ldr	r3, [sp, #104]	; 0x68
 800f628:	3001      	adds	r0, #1
 800f62a:	e557      	b.n	800f0dc <_vfiprintf_r+0x998>
 800f62c:	9b02      	ldr	r3, [sp, #8]
 800f62e:	9307      	str	r3, [sp, #28]
 800f630:	4620      	mov	r0, r4
 800f632:	f7f0 ffe5 	bl	8000600 <strlen>
 800f636:	ea20 73e0 	bic.w	r3, r0, r0, asr #31
 800f63a:	462f      	mov	r7, r5
 800f63c:	9004      	str	r0, [sp, #16]
 800f63e:	9302      	str	r3, [sp, #8]
 800f640:	9508      	str	r5, [sp, #32]
 800f642:	f7ff b9a8 	b.w	800e996 <_vfiprintf_r+0x252>
 800f646:	9903      	ldr	r1, [sp, #12]
 800f648:	aa18      	add	r2, sp, #96	; 0x60
 800f64a:	4658      	mov	r0, fp
 800f64c:	f7ff f83e 	bl	800e6cc <__sprint_r.part.0>
 800f650:	2800      	cmp	r0, #0
 800f652:	f43f aa2e 	beq.w	800eab2 <_vfiprintf_r+0x36e>
 800f656:	f7ff ba3c 	b.w	800ead2 <_vfiprintf_r+0x38e>
 800f65a:	9819      	ldr	r0, [sp, #100]	; 0x64
 800f65c:	3001      	adds	r0, #1
 800f65e:	e585      	b.n	800f16c <_vfiprintf_r+0xa28>
 800f660:	468c      	mov	ip, r1
 800f662:	e462      	b.n	800ef2a <_vfiprintf_r+0x7e6>
 800f664:	9b03      	ldr	r3, [sp, #12]
 800f666:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800f668:	07d9      	lsls	r1, r3, #31
 800f66a:	d407      	bmi.n	800f67c <_vfiprintf_r+0xf38>
 800f66c:	9b03      	ldr	r3, [sp, #12]
 800f66e:	899b      	ldrh	r3, [r3, #12]
 800f670:	059a      	lsls	r2, r3, #22
 800f672:	d403      	bmi.n	800f67c <_vfiprintf_r+0xf38>
 800f674:	9b03      	ldr	r3, [sp, #12]
 800f676:	6d98      	ldr	r0, [r3, #88]	; 0x58
 800f678:	f7fc fd98 	bl	800c1ac <__retarget_lock_release_recursive>
 800f67c:	f04f 33ff 	mov.w	r3, #4294967295
 800f680:	9305      	str	r3, [sp, #20]
 800f682:	f7ff ba33 	b.w	800eaec <_vfiprintf_r+0x3a8>
 800f686:	9a03      	ldr	r2, [sp, #12]
 800f688:	f9b2 300c 	ldrsh.w	r3, [r2, #12]
 800f68c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800f690:	8193      	strh	r3, [r2, #12]
 800f692:	f7ff ba21 	b.w	800ead8 <_vfiprintf_r+0x394>
 800f696:	9c07      	ldr	r4, [sp, #28]
 800f698:	9704      	str	r7, [sp, #16]
 800f69a:	e747      	b.n	800f52c <_vfiprintf_r+0xde8>
 800f69c:	9b07      	ldr	r3, [sp, #28]
 800f69e:	f898 1001 	ldrb.w	r1, [r8, #1]
 800f6a2:	f853 7b04 	ldr.w	r7, [r3], #4
 800f6a6:	9307      	str	r3, [sp, #28]
 800f6a8:	4690      	mov	r8, r2
 800f6aa:	ea47 77e7 	orr.w	r7, r7, r7, asr #31
 800f6ae:	f7ff b8b5 	b.w	800e81c <_vfiprintf_r+0xd8>
 800f6b2:	9a03      	ldr	r2, [sp, #12]
 800f6b4:	8993      	ldrh	r3, [r2, #12]
 800f6b6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800f6ba:	8193      	strh	r3, [r2, #12]
 800f6bc:	f7ff ba03 	b.w	800eac6 <_vfiprintf_r+0x382>
 800f6c0:	cccccccd 	.word	0xcccccccd
 800f6c4:	08010774 	.word	0x08010774

0800f6c8 <__sbprintf>:
 800f6c8:	b5f0      	push	{r4, r5, r6, r7, lr}
 800f6ca:	461f      	mov	r7, r3
 800f6cc:	898b      	ldrh	r3, [r1, #12]
 800f6ce:	f2ad 4d6c 	subw	sp, sp, #1132	; 0x46c
 800f6d2:	f023 0302 	bic.w	r3, r3, #2
 800f6d6:	f8ad 300c 	strh.w	r3, [sp, #12]
 800f6da:	6e4b      	ldr	r3, [r1, #100]	; 0x64
 800f6dc:	9319      	str	r3, [sp, #100]	; 0x64
 800f6de:	89cb      	ldrh	r3, [r1, #14]
 800f6e0:	f8ad 300e 	strh.w	r3, [sp, #14]
 800f6e4:	69cb      	ldr	r3, [r1, #28]
 800f6e6:	9307      	str	r3, [sp, #28]
 800f6e8:	6a4b      	ldr	r3, [r1, #36]	; 0x24
 800f6ea:	9309      	str	r3, [sp, #36]	; 0x24
 800f6ec:	ab1a      	add	r3, sp, #104	; 0x68
 800f6ee:	9300      	str	r3, [sp, #0]
 800f6f0:	9304      	str	r3, [sp, #16]
 800f6f2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800f6f6:	4615      	mov	r5, r2
 800f6f8:	4606      	mov	r6, r0
 800f6fa:	9302      	str	r3, [sp, #8]
 800f6fc:	9305      	str	r3, [sp, #20]
 800f6fe:	a816      	add	r0, sp, #88	; 0x58
 800f700:	2300      	movs	r3, #0
 800f702:	460c      	mov	r4, r1
 800f704:	9306      	str	r3, [sp, #24]
 800f706:	f7fc fd4b 	bl	800c1a0 <__retarget_lock_init_recursive>
 800f70a:	462a      	mov	r2, r5
 800f70c:	463b      	mov	r3, r7
 800f70e:	4669      	mov	r1, sp
 800f710:	4630      	mov	r0, r6
 800f712:	f7ff f817 	bl	800e744 <_vfiprintf_r>
 800f716:	1e05      	subs	r5, r0, #0
 800f718:	db07      	blt.n	800f72a <__sbprintf+0x62>
 800f71a:	4669      	mov	r1, sp
 800f71c:	4630      	mov	r0, r6
 800f71e:	f7fe fc3f 	bl	800dfa0 <_fflush_r>
 800f722:	2800      	cmp	r0, #0
 800f724:	bf18      	it	ne
 800f726:	f04f 35ff 	movne.w	r5, #4294967295
 800f72a:	f8bd 300c 	ldrh.w	r3, [sp, #12]
 800f72e:	065b      	lsls	r3, r3, #25
 800f730:	d503      	bpl.n	800f73a <__sbprintf+0x72>
 800f732:	89a3      	ldrh	r3, [r4, #12]
 800f734:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800f738:	81a3      	strh	r3, [r4, #12]
 800f73a:	9816      	ldr	r0, [sp, #88]	; 0x58
 800f73c:	f7fc fd32 	bl	800c1a4 <__retarget_lock_close_recursive>
 800f740:	4628      	mov	r0, r5
 800f742:	f20d 4d6c 	addw	sp, sp, #1132	; 0x46c
 800f746:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800f748 <__sfvwrite_r>:
 800f748:	6893      	ldr	r3, [r2, #8]
 800f74a:	2b00      	cmp	r3, #0
 800f74c:	f000 8081 	beq.w	800f852 <__sfvwrite_r+0x10a>
 800f750:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f754:	f9b1 300c 	ldrsh.w	r3, [r1, #12]
 800f758:	460c      	mov	r4, r1
 800f75a:	0719      	lsls	r1, r3, #28
 800f75c:	4680      	mov	r8, r0
 800f75e:	b083      	sub	sp, #12
 800f760:	4617      	mov	r7, r2
 800f762:	b298      	uxth	r0, r3
 800f764:	d523      	bpl.n	800f7ae <__sfvwrite_r+0x66>
 800f766:	6923      	ldr	r3, [r4, #16]
 800f768:	b30b      	cbz	r3, 800f7ae <__sfvwrite_r+0x66>
 800f76a:	f010 0302 	ands.w	r3, r0, #2
 800f76e:	683d      	ldr	r5, [r7, #0]
 800f770:	d02b      	beq.n	800f7ca <__sfvwrite_r+0x82>
 800f772:	f04f 0a00 	mov.w	sl, #0
 800f776:	f8df b2b4 	ldr.w	fp, [pc, #692]	; 800fa2c <__sfvwrite_r+0x2e4>
 800f77a:	4656      	mov	r6, sl
 800f77c:	455e      	cmp	r6, fp
 800f77e:	4633      	mov	r3, r6
 800f780:	4652      	mov	r2, sl
 800f782:	bf28      	it	cs
 800f784:	465b      	movcs	r3, fp
 800f786:	4640      	mov	r0, r8
 800f788:	2e00      	cmp	r6, #0
 800f78a:	d04f      	beq.n	800f82c <__sfvwrite_r+0xe4>
 800f78c:	69e1      	ldr	r1, [r4, #28]
 800f78e:	f8d4 c024 	ldr.w	ip, [r4, #36]	; 0x24
 800f792:	47e0      	blx	ip
 800f794:	2800      	cmp	r0, #0
 800f796:	dd52      	ble.n	800f83e <__sfvwrite_r+0xf6>
 800f798:	68bb      	ldr	r3, [r7, #8]
 800f79a:	1a1b      	subs	r3, r3, r0
 800f79c:	4482      	add	sl, r0
 800f79e:	1a36      	subs	r6, r6, r0
 800f7a0:	60bb      	str	r3, [r7, #8]
 800f7a2:	2b00      	cmp	r3, #0
 800f7a4:	d1ea      	bne.n	800f77c <__sfvwrite_r+0x34>
 800f7a6:	2000      	movs	r0, #0
 800f7a8:	b003      	add	sp, #12
 800f7aa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f7ae:	4621      	mov	r1, r4
 800f7b0:	4640      	mov	r0, r8
 800f7b2:	f000 f93d 	bl	800fa30 <__swsetup_r>
 800f7b6:	2800      	cmp	r0, #0
 800f7b8:	f040 8134 	bne.w	800fa24 <__sfvwrite_r+0x2dc>
 800f7bc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f7c0:	683d      	ldr	r5, [r7, #0]
 800f7c2:	b298      	uxth	r0, r3
 800f7c4:	f010 0302 	ands.w	r3, r0, #2
 800f7c8:	d1d3      	bne.n	800f772 <__sfvwrite_r+0x2a>
 800f7ca:	f010 0901 	ands.w	r9, r0, #1
 800f7ce:	d142      	bne.n	800f856 <__sfvwrite_r+0x10e>
 800f7d0:	464e      	mov	r6, r9
 800f7d2:	b33e      	cbz	r6, 800f824 <__sfvwrite_r+0xdc>
 800f7d4:	0582      	lsls	r2, r0, #22
 800f7d6:	f8d4 b008 	ldr.w	fp, [r4, #8]
 800f7da:	f140 8081 	bpl.w	800f8e0 <__sfvwrite_r+0x198>
 800f7de:	45b3      	cmp	fp, r6
 800f7e0:	465a      	mov	r2, fp
 800f7e2:	f200 80b1 	bhi.w	800f948 <__sfvwrite_r+0x200>
 800f7e6:	f410 6f90 	tst.w	r0, #1152	; 0x480
 800f7ea:	f040 80be 	bne.w	800f96a <__sfvwrite_r+0x222>
 800f7ee:	6820      	ldr	r0, [r4, #0]
 800f7f0:	9201      	str	r2, [sp, #4]
 800f7f2:	4649      	mov	r1, r9
 800f7f4:	f7fe fbfe 	bl	800dff4 <memmove>
 800f7f8:	68a3      	ldr	r3, [r4, #8]
 800f7fa:	9a01      	ldr	r2, [sp, #4]
 800f7fc:	eba3 010b 	sub.w	r1, r3, fp
 800f800:	6823      	ldr	r3, [r4, #0]
 800f802:	60a1      	str	r1, [r4, #8]
 800f804:	4413      	add	r3, r2
 800f806:	46b2      	mov	sl, r6
 800f808:	6023      	str	r3, [r4, #0]
 800f80a:	2600      	movs	r6, #0
 800f80c:	68bb      	ldr	r3, [r7, #8]
 800f80e:	eba3 030a 	sub.w	r3, r3, sl
 800f812:	44d1      	add	r9, sl
 800f814:	60bb      	str	r3, [r7, #8]
 800f816:	2b00      	cmp	r3, #0
 800f818:	d0c5      	beq.n	800f7a6 <__sfvwrite_r+0x5e>
 800f81a:	f9b4 000c 	ldrsh.w	r0, [r4, #12]
 800f81e:	b280      	uxth	r0, r0
 800f820:	2e00      	cmp	r6, #0
 800f822:	d1d7      	bne.n	800f7d4 <__sfvwrite_r+0x8c>
 800f824:	e9d5 9600 	ldrd	r9, r6, [r5]
 800f828:	3508      	adds	r5, #8
 800f82a:	e7d2      	b.n	800f7d2 <__sfvwrite_r+0x8a>
 800f82c:	e9d5 a600 	ldrd	sl, r6, [r5]
 800f830:	3508      	adds	r5, #8
 800f832:	e7a3      	b.n	800f77c <__sfvwrite_r+0x34>
 800f834:	4621      	mov	r1, r4
 800f836:	4640      	mov	r0, r8
 800f838:	f7fe fbb2 	bl	800dfa0 <_fflush_r>
 800f83c:	b380      	cbz	r0, 800f8a0 <__sfvwrite_r+0x158>
 800f83e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f842:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800f846:	f04f 30ff 	mov.w	r0, #4294967295
 800f84a:	81a3      	strh	r3, [r4, #12]
 800f84c:	b003      	add	sp, #12
 800f84e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f852:	2000      	movs	r0, #0
 800f854:	4770      	bx	lr
 800f856:	461e      	mov	r6, r3
 800f858:	46ba      	mov	sl, r7
 800f85a:	4699      	mov	r9, r3
 800f85c:	4618      	mov	r0, r3
 800f85e:	461f      	mov	r7, r3
 800f860:	b366      	cbz	r6, 800f8bc <__sfvwrite_r+0x174>
 800f862:	b388      	cbz	r0, 800f8c8 <__sfvwrite_r+0x180>
 800f864:	464a      	mov	r2, r9
 800f866:	e9d4 c304 	ldrd	ip, r3, [r4, #16]
 800f86a:	6820      	ldr	r0, [r4, #0]
 800f86c:	68a1      	ldr	r1, [r4, #8]
 800f86e:	42b2      	cmp	r2, r6
 800f870:	bf28      	it	cs
 800f872:	4632      	movcs	r2, r6
 800f874:	4560      	cmp	r0, ip
 800f876:	d904      	bls.n	800f882 <__sfvwrite_r+0x13a>
 800f878:	eb01 0b03 	add.w	fp, r1, r3
 800f87c:	455a      	cmp	r2, fp
 800f87e:	f300 80a7 	bgt.w	800f9d0 <__sfvwrite_r+0x288>
 800f882:	4293      	cmp	r3, r2
 800f884:	dc64      	bgt.n	800f950 <__sfvwrite_r+0x208>
 800f886:	69e1      	ldr	r1, [r4, #28]
 800f888:	f8d4 c024 	ldr.w	ip, [r4, #36]	; 0x24
 800f88c:	463a      	mov	r2, r7
 800f88e:	4640      	mov	r0, r8
 800f890:	47e0      	blx	ip
 800f892:	f1b0 0b00 	subs.w	fp, r0, #0
 800f896:	ddd2      	ble.n	800f83e <__sfvwrite_r+0xf6>
 800f898:	ebb9 090b 	subs.w	r9, r9, fp
 800f89c:	d0ca      	beq.n	800f834 <__sfvwrite_r+0xec>
 800f89e:	2001      	movs	r0, #1
 800f8a0:	f8da 3008 	ldr.w	r3, [sl, #8]
 800f8a4:	eba3 030b 	sub.w	r3, r3, fp
 800f8a8:	445f      	add	r7, fp
 800f8aa:	eba6 060b 	sub.w	r6, r6, fp
 800f8ae:	f8ca 3008 	str.w	r3, [sl, #8]
 800f8b2:	2b00      	cmp	r3, #0
 800f8b4:	f43f af77 	beq.w	800f7a6 <__sfvwrite_r+0x5e>
 800f8b8:	2e00      	cmp	r6, #0
 800f8ba:	d1d2      	bne.n	800f862 <__sfvwrite_r+0x11a>
 800f8bc:	686e      	ldr	r6, [r5, #4]
 800f8be:	462b      	mov	r3, r5
 800f8c0:	3508      	adds	r5, #8
 800f8c2:	2e00      	cmp	r6, #0
 800f8c4:	d0fa      	beq.n	800f8bc <__sfvwrite_r+0x174>
 800f8c6:	681f      	ldr	r7, [r3, #0]
 800f8c8:	4632      	mov	r2, r6
 800f8ca:	210a      	movs	r1, #10
 800f8cc:	4638      	mov	r0, r7
 800f8ce:	f7f0 fe37 	bl	8000540 <memchr>
 800f8d2:	2800      	cmp	r0, #0
 800f8d4:	f000 809d 	beq.w	800fa12 <__sfvwrite_r+0x2ca>
 800f8d8:	3001      	adds	r0, #1
 800f8da:	eba0 0907 	sub.w	r9, r0, r7
 800f8de:	e7c1      	b.n	800f864 <__sfvwrite_r+0x11c>
 800f8e0:	6820      	ldr	r0, [r4, #0]
 800f8e2:	6923      	ldr	r3, [r4, #16]
 800f8e4:	4298      	cmp	r0, r3
 800f8e6:	d817      	bhi.n	800f918 <__sfvwrite_r+0x1d0>
 800f8e8:	6962      	ldr	r2, [r4, #20]
 800f8ea:	42b2      	cmp	r2, r6
 800f8ec:	d814      	bhi.n	800f918 <__sfvwrite_r+0x1d0>
 800f8ee:	f06f 4300 	mvn.w	r3, #2147483648	; 0x80000000
 800f8f2:	42b3      	cmp	r3, r6
 800f8f4:	bf28      	it	cs
 800f8f6:	4633      	movcs	r3, r6
 800f8f8:	69e1      	ldr	r1, [r4, #28]
 800f8fa:	fb93 f3f2 	sdiv	r3, r3, r2
 800f8fe:	f8d4 c024 	ldr.w	ip, [r4, #36]	; 0x24
 800f902:	fb02 f303 	mul.w	r3, r2, r3
 800f906:	4640      	mov	r0, r8
 800f908:	464a      	mov	r2, r9
 800f90a:	47e0      	blx	ip
 800f90c:	f1b0 0a00 	subs.w	sl, r0, #0
 800f910:	dd95      	ble.n	800f83e <__sfvwrite_r+0xf6>
 800f912:	eba6 060a 	sub.w	r6, r6, sl
 800f916:	e779      	b.n	800f80c <__sfvwrite_r+0xc4>
 800f918:	45b3      	cmp	fp, r6
 800f91a:	46da      	mov	sl, fp
 800f91c:	bf28      	it	cs
 800f91e:	46b2      	movcs	sl, r6
 800f920:	4652      	mov	r2, sl
 800f922:	4649      	mov	r1, r9
 800f924:	f7fe fb66 	bl	800dff4 <memmove>
 800f928:	68a3      	ldr	r3, [r4, #8]
 800f92a:	6822      	ldr	r2, [r4, #0]
 800f92c:	eba3 030a 	sub.w	r3, r3, sl
 800f930:	4452      	add	r2, sl
 800f932:	60a3      	str	r3, [r4, #8]
 800f934:	6022      	str	r2, [r4, #0]
 800f936:	2b00      	cmp	r3, #0
 800f938:	d1eb      	bne.n	800f912 <__sfvwrite_r+0x1ca>
 800f93a:	4621      	mov	r1, r4
 800f93c:	4640      	mov	r0, r8
 800f93e:	f7fe fb2f 	bl	800dfa0 <_fflush_r>
 800f942:	2800      	cmp	r0, #0
 800f944:	d0e5      	beq.n	800f912 <__sfvwrite_r+0x1ca>
 800f946:	e77a      	b.n	800f83e <__sfvwrite_r+0xf6>
 800f948:	6820      	ldr	r0, [r4, #0]
 800f94a:	46b3      	mov	fp, r6
 800f94c:	4632      	mov	r2, r6
 800f94e:	e74f      	b.n	800f7f0 <__sfvwrite_r+0xa8>
 800f950:	4639      	mov	r1, r7
 800f952:	9201      	str	r2, [sp, #4]
 800f954:	f7fe fb4e 	bl	800dff4 <memmove>
 800f958:	9a01      	ldr	r2, [sp, #4]
 800f95a:	68a3      	ldr	r3, [r4, #8]
 800f95c:	1a9b      	subs	r3, r3, r2
 800f95e:	60a3      	str	r3, [r4, #8]
 800f960:	6823      	ldr	r3, [r4, #0]
 800f962:	4413      	add	r3, r2
 800f964:	6023      	str	r3, [r4, #0]
 800f966:	4693      	mov	fp, r2
 800f968:	e796      	b.n	800f898 <__sfvwrite_r+0x150>
 800f96a:	6823      	ldr	r3, [r4, #0]
 800f96c:	6921      	ldr	r1, [r4, #16]
 800f96e:	eba3 0b01 	sub.w	fp, r3, r1
 800f972:	6963      	ldr	r3, [r4, #20]
 800f974:	eb03 0a43 	add.w	sl, r3, r3, lsl #1
 800f978:	eb0a 7ada 	add.w	sl, sl, sl, lsr #31
 800f97c:	f10b 0301 	add.w	r3, fp, #1
 800f980:	ea4f 0a6a 	mov.w	sl, sl, asr #1
 800f984:	4433      	add	r3, r6
 800f986:	4553      	cmp	r3, sl
 800f988:	4652      	mov	r2, sl
 800f98a:	bf84      	itt	hi
 800f98c:	469a      	movhi	sl, r3
 800f98e:	4652      	movhi	r2, sl
 800f990:	0543      	lsls	r3, r0, #21
 800f992:	d52c      	bpl.n	800f9ee <__sfvwrite_r+0x2a6>
 800f994:	4611      	mov	r1, r2
 800f996:	4640      	mov	r0, r8
 800f998:	f7fa fa0e 	bl	8009db8 <_malloc_r>
 800f99c:	2800      	cmp	r0, #0
 800f99e:	d03b      	beq.n	800fa18 <__sfvwrite_r+0x2d0>
 800f9a0:	465a      	mov	r2, fp
 800f9a2:	6921      	ldr	r1, [r4, #16]
 800f9a4:	9001      	str	r0, [sp, #4]
 800f9a6:	f7f0 fd31 	bl	800040c <memcpy>
 800f9aa:	89a2      	ldrh	r2, [r4, #12]
 800f9ac:	9b01      	ldr	r3, [sp, #4]
 800f9ae:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
 800f9b2:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800f9b6:	81a2      	strh	r2, [r4, #12]
 800f9b8:	eb03 000b 	add.w	r0, r3, fp
 800f9bc:	6123      	str	r3, [r4, #16]
 800f9be:	ebaa 030b 	sub.w	r3, sl, fp
 800f9c2:	f8c4 a014 	str.w	sl, [r4, #20]
 800f9c6:	60a3      	str	r3, [r4, #8]
 800f9c8:	6020      	str	r0, [r4, #0]
 800f9ca:	46b3      	mov	fp, r6
 800f9cc:	4632      	mov	r2, r6
 800f9ce:	e70f      	b.n	800f7f0 <__sfvwrite_r+0xa8>
 800f9d0:	4639      	mov	r1, r7
 800f9d2:	465a      	mov	r2, fp
 800f9d4:	f7fe fb0e 	bl	800dff4 <memmove>
 800f9d8:	6823      	ldr	r3, [r4, #0]
 800f9da:	445b      	add	r3, fp
 800f9dc:	6023      	str	r3, [r4, #0]
 800f9de:	4621      	mov	r1, r4
 800f9e0:	4640      	mov	r0, r8
 800f9e2:	f7fe fadd 	bl	800dfa0 <_fflush_r>
 800f9e6:	2800      	cmp	r0, #0
 800f9e8:	f43f af56 	beq.w	800f898 <__sfvwrite_r+0x150>
 800f9ec:	e727      	b.n	800f83e <__sfvwrite_r+0xf6>
 800f9ee:	4640      	mov	r0, r8
 800f9f0:	f7fe fbde 	bl	800e1b0 <_realloc_r>
 800f9f4:	4603      	mov	r3, r0
 800f9f6:	2800      	cmp	r0, #0
 800f9f8:	d1de      	bne.n	800f9b8 <__sfvwrite_r+0x270>
 800f9fa:	6921      	ldr	r1, [r4, #16]
 800f9fc:	4640      	mov	r0, r8
 800f9fe:	f7fd fc4f 	bl	800d2a0 <_free_r>
 800fa02:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800fa06:	220c      	movs	r2, #12
 800fa08:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800fa0c:	f8c8 2000 	str.w	r2, [r8]
 800fa10:	e717      	b.n	800f842 <__sfvwrite_r+0xfa>
 800fa12:	1c72      	adds	r2, r6, #1
 800fa14:	4691      	mov	r9, r2
 800fa16:	e726      	b.n	800f866 <__sfvwrite_r+0x11e>
 800fa18:	220c      	movs	r2, #12
 800fa1a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800fa1e:	f8c8 2000 	str.w	r2, [r8]
 800fa22:	e70e      	b.n	800f842 <__sfvwrite_r+0xfa>
 800fa24:	f04f 30ff 	mov.w	r0, #4294967295
 800fa28:	e6be      	b.n	800f7a8 <__sfvwrite_r+0x60>
 800fa2a:	bf00      	nop
 800fa2c:	7ffffc00 	.word	0x7ffffc00

0800fa30 <__swsetup_r>:
 800fa30:	b538      	push	{r3, r4, r5, lr}
 800fa32:	4b31      	ldr	r3, [pc, #196]	; (800faf8 <__swsetup_r+0xc8>)
 800fa34:	681b      	ldr	r3, [r3, #0]
 800fa36:	4605      	mov	r5, r0
 800fa38:	460c      	mov	r4, r1
 800fa3a:	b113      	cbz	r3, 800fa42 <__swsetup_r+0x12>
 800fa3c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800fa3e:	2a00      	cmp	r2, #0
 800fa40:	d04e      	beq.n	800fae0 <__swsetup_r+0xb0>
 800fa42:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800fa46:	0718      	lsls	r0, r3, #28
 800fa48:	b29a      	uxth	r2, r3
 800fa4a:	d51c      	bpl.n	800fa86 <__swsetup_r+0x56>
 800fa4c:	6921      	ldr	r1, [r4, #16]
 800fa4e:	b329      	cbz	r1, 800fa9c <__swsetup_r+0x6c>
 800fa50:	f012 0001 	ands.w	r0, r2, #1
 800fa54:	d007      	beq.n	800fa66 <__swsetup_r+0x36>
 800fa56:	2000      	movs	r0, #0
 800fa58:	60a0      	str	r0, [r4, #8]
 800fa5a:	6960      	ldr	r0, [r4, #20]
 800fa5c:	4240      	negs	r0, r0
 800fa5e:	61a0      	str	r0, [r4, #24]
 800fa60:	b139      	cbz	r1, 800fa72 <__swsetup_r+0x42>
 800fa62:	2000      	movs	r0, #0
 800fa64:	bd38      	pop	{r3, r4, r5, pc}
 800fa66:	0795      	lsls	r5, r2, #30
 800fa68:	bf58      	it	pl
 800fa6a:	6960      	ldrpl	r0, [r4, #20]
 800fa6c:	60a0      	str	r0, [r4, #8]
 800fa6e:	2900      	cmp	r1, #0
 800fa70:	d1f7      	bne.n	800fa62 <__swsetup_r+0x32>
 800fa72:	0612      	lsls	r2, r2, #24
 800fa74:	bf58      	it	pl
 800fa76:	4608      	movpl	r0, r1
 800fa78:	d5f4      	bpl.n	800fa64 <__swsetup_r+0x34>
 800fa7a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800fa7e:	81a3      	strh	r3, [r4, #12]
 800fa80:	f04f 30ff 	mov.w	r0, #4294967295
 800fa84:	bd38      	pop	{r3, r4, r5, pc}
 800fa86:	06d1      	lsls	r1, r2, #27
 800fa88:	d52e      	bpl.n	800fae8 <__swsetup_r+0xb8>
 800fa8a:	0752      	lsls	r2, r2, #29
 800fa8c:	d414      	bmi.n	800fab8 <__swsetup_r+0x88>
 800fa8e:	6921      	ldr	r1, [r4, #16]
 800fa90:	f043 0308 	orr.w	r3, r3, #8
 800fa94:	81a3      	strh	r3, [r4, #12]
 800fa96:	b29a      	uxth	r2, r3
 800fa98:	2900      	cmp	r1, #0
 800fa9a:	d1d9      	bne.n	800fa50 <__swsetup_r+0x20>
 800fa9c:	f402 7020 	and.w	r0, r2, #640	; 0x280
 800faa0:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 800faa4:	d0d4      	beq.n	800fa50 <__swsetup_r+0x20>
 800faa6:	4621      	mov	r1, r4
 800faa8:	4628      	mov	r0, r5
 800faaa:	f000 f8b1 	bl	800fc10 <__smakebuf_r>
 800faae:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800fab2:	6921      	ldr	r1, [r4, #16]
 800fab4:	b29a      	uxth	r2, r3
 800fab6:	e7cb      	b.n	800fa50 <__swsetup_r+0x20>
 800fab8:	6b21      	ldr	r1, [r4, #48]	; 0x30
 800faba:	b151      	cbz	r1, 800fad2 <__swsetup_r+0xa2>
 800fabc:	f104 0240 	add.w	r2, r4, #64	; 0x40
 800fac0:	4291      	cmp	r1, r2
 800fac2:	d004      	beq.n	800face <__swsetup_r+0x9e>
 800fac4:	4628      	mov	r0, r5
 800fac6:	f7fd fbeb 	bl	800d2a0 <_free_r>
 800faca:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800face:	2200      	movs	r2, #0
 800fad0:	6322      	str	r2, [r4, #48]	; 0x30
 800fad2:	6921      	ldr	r1, [r4, #16]
 800fad4:	2200      	movs	r2, #0
 800fad6:	e9c4 1200 	strd	r1, r2, [r4]
 800fada:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800fade:	e7d7      	b.n	800fa90 <__swsetup_r+0x60>
 800fae0:	4618      	mov	r0, r3
 800fae2:	f7fc fa8d 	bl	800c000 <__sinit>
 800fae6:	e7ac      	b.n	800fa42 <__swsetup_r+0x12>
 800fae8:	2209      	movs	r2, #9
 800faea:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800faee:	602a      	str	r2, [r5, #0]
 800faf0:	f04f 30ff 	mov.w	r0, #4294967295
 800faf4:	81a3      	strh	r3, [r4, #12]
 800faf6:	bd38      	pop	{r3, r4, r5, pc}
 800faf8:	24000120 	.word	0x24000120

0800fafc <__fputwc>:
 800fafc:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800fb00:	b083      	sub	sp, #12
 800fb02:	4607      	mov	r7, r0
 800fb04:	4688      	mov	r8, r1
 800fb06:	4614      	mov	r4, r2
 800fb08:	f7fc fb40 	bl	800c18c <__locale_mb_cur_max>
 800fb0c:	2801      	cmp	r0, #1
 800fb0e:	d103      	bne.n	800fb18 <__fputwc+0x1c>
 800fb10:	f108 33ff 	add.w	r3, r8, #4294967295
 800fb14:	2bfe      	cmp	r3, #254	; 0xfe
 800fb16:	d937      	bls.n	800fb88 <__fputwc+0x8c>
 800fb18:	f10d 0904 	add.w	r9, sp, #4
 800fb1c:	4642      	mov	r2, r8
 800fb1e:	f104 035c 	add.w	r3, r4, #92	; 0x5c
 800fb22:	4649      	mov	r1, r9
 800fb24:	4638      	mov	r0, r7
 800fb26:	f7fe f893 	bl	800dc50 <_wcrtomb_r>
 800fb2a:	1c42      	adds	r2, r0, #1
 800fb2c:	4606      	mov	r6, r0
 800fb2e:	d033      	beq.n	800fb98 <__fputwc+0x9c>
 800fb30:	b328      	cbz	r0, 800fb7e <__fputwc+0x82>
 800fb32:	f89d c004 	ldrb.w	ip, [sp, #4]
 800fb36:	2500      	movs	r5, #0
 800fb38:	e009      	b.n	800fb4e <__fputwc+0x52>
 800fb3a:	6823      	ldr	r3, [r4, #0]
 800fb3c:	1c5a      	adds	r2, r3, #1
 800fb3e:	6022      	str	r2, [r4, #0]
 800fb40:	f883 c000 	strb.w	ip, [r3]
 800fb44:	3501      	adds	r5, #1
 800fb46:	42b5      	cmp	r5, r6
 800fb48:	d219      	bcs.n	800fb7e <__fputwc+0x82>
 800fb4a:	f819 cf01 	ldrb.w	ip, [r9, #1]!
 800fb4e:	68a3      	ldr	r3, [r4, #8]
 800fb50:	3b01      	subs	r3, #1
 800fb52:	2b00      	cmp	r3, #0
 800fb54:	60a3      	str	r3, [r4, #8]
 800fb56:	daf0      	bge.n	800fb3a <__fputwc+0x3e>
 800fb58:	f8d4 e018 	ldr.w	lr, [r4, #24]
 800fb5c:	4573      	cmp	r3, lr
 800fb5e:	4661      	mov	r1, ip
 800fb60:	4622      	mov	r2, r4
 800fb62:	4638      	mov	r0, r7
 800fb64:	db02      	blt.n	800fb6c <__fputwc+0x70>
 800fb66:	f1bc 0f0a 	cmp.w	ip, #10
 800fb6a:	d1e6      	bne.n	800fb3a <__fputwc+0x3e>
 800fb6c:	f000 f8bc 	bl	800fce8 <__swbuf_r>
 800fb70:	1c43      	adds	r3, r0, #1
 800fb72:	d1e7      	bne.n	800fb44 <__fputwc+0x48>
 800fb74:	4606      	mov	r6, r0
 800fb76:	4630      	mov	r0, r6
 800fb78:	b003      	add	sp, #12
 800fb7a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800fb7e:	4646      	mov	r6, r8
 800fb80:	4630      	mov	r0, r6
 800fb82:	b003      	add	sp, #12
 800fb84:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800fb88:	fa5f fc88 	uxtb.w	ip, r8
 800fb8c:	f88d c004 	strb.w	ip, [sp, #4]
 800fb90:	4606      	mov	r6, r0
 800fb92:	f10d 0904 	add.w	r9, sp, #4
 800fb96:	e7ce      	b.n	800fb36 <__fputwc+0x3a>
 800fb98:	89a3      	ldrh	r3, [r4, #12]
 800fb9a:	4630      	mov	r0, r6
 800fb9c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800fba0:	81a3      	strh	r3, [r4, #12]
 800fba2:	b003      	add	sp, #12
 800fba4:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

0800fba8 <_fputwc_r>:
 800fba8:	b530      	push	{r4, r5, lr}
 800fbaa:	6e53      	ldr	r3, [r2, #100]	; 0x64
 800fbac:	f013 0f01 	tst.w	r3, #1
 800fbb0:	f9b2 300c 	ldrsh.w	r3, [r2, #12]
 800fbb4:	4614      	mov	r4, r2
 800fbb6:	b083      	sub	sp, #12
 800fbb8:	4605      	mov	r5, r0
 800fbba:	b29a      	uxth	r2, r3
 800fbbc:	d101      	bne.n	800fbc2 <_fputwc_r+0x1a>
 800fbbe:	0598      	lsls	r0, r3, #22
 800fbc0:	d51c      	bpl.n	800fbfc <_fputwc_r+0x54>
 800fbc2:	0490      	lsls	r0, r2, #18
 800fbc4:	d406      	bmi.n	800fbd4 <_fputwc_r+0x2c>
 800fbc6:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800fbc8:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800fbcc:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800fbd0:	81a3      	strh	r3, [r4, #12]
 800fbd2:	6662      	str	r2, [r4, #100]	; 0x64
 800fbd4:	4622      	mov	r2, r4
 800fbd6:	4628      	mov	r0, r5
 800fbd8:	f7ff ff90 	bl	800fafc <__fputwc>
 800fbdc:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800fbde:	07da      	lsls	r2, r3, #31
 800fbe0:	4605      	mov	r5, r0
 800fbe2:	d402      	bmi.n	800fbea <_fputwc_r+0x42>
 800fbe4:	89a3      	ldrh	r3, [r4, #12]
 800fbe6:	059b      	lsls	r3, r3, #22
 800fbe8:	d502      	bpl.n	800fbf0 <_fputwc_r+0x48>
 800fbea:	4628      	mov	r0, r5
 800fbec:	b003      	add	sp, #12
 800fbee:	bd30      	pop	{r4, r5, pc}
 800fbf0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800fbf2:	f7fc fadb 	bl	800c1ac <__retarget_lock_release_recursive>
 800fbf6:	4628      	mov	r0, r5
 800fbf8:	b003      	add	sp, #12
 800fbfa:	bd30      	pop	{r4, r5, pc}
 800fbfc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800fbfe:	9101      	str	r1, [sp, #4]
 800fc00:	f7fc fad2 	bl	800c1a8 <__retarget_lock_acquire_recursive>
 800fc04:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800fc08:	9901      	ldr	r1, [sp, #4]
 800fc0a:	b29a      	uxth	r2, r3
 800fc0c:	e7d9      	b.n	800fbc2 <_fputwc_r+0x1a>
 800fc0e:	bf00      	nop

0800fc10 <__smakebuf_r>:
 800fc10:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800fc14:	898b      	ldrh	r3, [r1, #12]
 800fc16:	460c      	mov	r4, r1
 800fc18:	0799      	lsls	r1, r3, #30
 800fc1a:	b096      	sub	sp, #88	; 0x58
 800fc1c:	d508      	bpl.n	800fc30 <__smakebuf_r+0x20>
 800fc1e:	f104 0343 	add.w	r3, r4, #67	; 0x43
 800fc22:	2201      	movs	r2, #1
 800fc24:	e9c4 3204 	strd	r3, r2, [r4, #16]
 800fc28:	6023      	str	r3, [r4, #0]
 800fc2a:	b016      	add	sp, #88	; 0x58
 800fc2c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800fc30:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800fc34:	2900      	cmp	r1, #0
 800fc36:	4606      	mov	r6, r0
 800fc38:	db25      	blt.n	800fc86 <__smakebuf_r+0x76>
 800fc3a:	466a      	mov	r2, sp
 800fc3c:	f7f9 fbf6 	bl	800942c <_fstat_r>
 800fc40:	2800      	cmp	r0, #0
 800fc42:	db1f      	blt.n	800fc84 <__smakebuf_r+0x74>
 800fc44:	9d01      	ldr	r5, [sp, #4]
 800fc46:	f405 4570 	and.w	r5, r5, #61440	; 0xf000
 800fc4a:	f5a5 5500 	sub.w	r5, r5, #8192	; 0x2000
 800fc4e:	fab5 f585 	clz	r5, r5
 800fc52:	f44f 6880 	mov.w	r8, #1024	; 0x400
 800fc56:	096d      	lsrs	r5, r5, #5
 800fc58:	f44f 6700 	mov.w	r7, #2048	; 0x800
 800fc5c:	4641      	mov	r1, r8
 800fc5e:	4630      	mov	r0, r6
 800fc60:	f7fa f8aa 	bl	8009db8 <_malloc_r>
 800fc64:	b1e0      	cbz	r0, 800fca0 <__smakebuf_r+0x90>
 800fc66:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800fc6a:	f8c4 8014 	str.w	r8, [r4, #20]
 800fc6e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800fc72:	6020      	str	r0, [r4, #0]
 800fc74:	6120      	str	r0, [r4, #16]
 800fc76:	81a3      	strh	r3, [r4, #12]
 800fc78:	bb35      	cbnz	r5, 800fcc8 <__smakebuf_r+0xb8>
 800fc7a:	433b      	orrs	r3, r7
 800fc7c:	81a3      	strh	r3, [r4, #12]
 800fc7e:	b016      	add	sp, #88	; 0x58
 800fc80:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800fc84:	89a3      	ldrh	r3, [r4, #12]
 800fc86:	f013 0580 	ands.w	r5, r3, #128	; 0x80
 800fc8a:	d019      	beq.n	800fcc0 <__smakebuf_r+0xb0>
 800fc8c:	f04f 0840 	mov.w	r8, #64	; 0x40
 800fc90:	2500      	movs	r5, #0
 800fc92:	4641      	mov	r1, r8
 800fc94:	4630      	mov	r0, r6
 800fc96:	462f      	mov	r7, r5
 800fc98:	f7fa f88e 	bl	8009db8 <_malloc_r>
 800fc9c:	2800      	cmp	r0, #0
 800fc9e:	d1e2      	bne.n	800fc66 <__smakebuf_r+0x56>
 800fca0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800fca4:	059a      	lsls	r2, r3, #22
 800fca6:	d4c0      	bmi.n	800fc2a <__smakebuf_r+0x1a>
 800fca8:	f023 0303 	bic.w	r3, r3, #3
 800fcac:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800fcb0:	f043 0302 	orr.w	r3, r3, #2
 800fcb4:	2101      	movs	r1, #1
 800fcb6:	e9c4 2104 	strd	r2, r1, [r4, #16]
 800fcba:	81a3      	strh	r3, [r4, #12]
 800fcbc:	6022      	str	r2, [r4, #0]
 800fcbe:	e7b4      	b.n	800fc2a <__smakebuf_r+0x1a>
 800fcc0:	f44f 6880 	mov.w	r8, #1024	; 0x400
 800fcc4:	462f      	mov	r7, r5
 800fcc6:	e7c9      	b.n	800fc5c <__smakebuf_r+0x4c>
 800fcc8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800fccc:	4630      	mov	r0, r6
 800fcce:	f7f9 fbc1 	bl	8009454 <_isatty_r>
 800fcd2:	b910      	cbnz	r0, 800fcda <__smakebuf_r+0xca>
 800fcd4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800fcd8:	e7cf      	b.n	800fc7a <__smakebuf_r+0x6a>
 800fcda:	89a3      	ldrh	r3, [r4, #12]
 800fcdc:	f023 0303 	bic.w	r3, r3, #3
 800fce0:	f043 0301 	orr.w	r3, r3, #1
 800fce4:	b21b      	sxth	r3, r3
 800fce6:	e7c8      	b.n	800fc7a <__smakebuf_r+0x6a>

0800fce8 <__swbuf_r>:
 800fce8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800fcea:	460d      	mov	r5, r1
 800fcec:	4614      	mov	r4, r2
 800fcee:	4606      	mov	r6, r0
 800fcf0:	b110      	cbz	r0, 800fcf8 <__swbuf_r+0x10>
 800fcf2:	6b43      	ldr	r3, [r0, #52]	; 0x34
 800fcf4:	2b00      	cmp	r3, #0
 800fcf6:	d04c      	beq.n	800fd92 <__swbuf_r+0xaa>
 800fcf8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800fcfc:	69a3      	ldr	r3, [r4, #24]
 800fcfe:	60a3      	str	r3, [r4, #8]
 800fd00:	0717      	lsls	r7, r2, #28
 800fd02:	b290      	uxth	r0, r2
 800fd04:	d51b      	bpl.n	800fd3e <__swbuf_r+0x56>
 800fd06:	6923      	ldr	r3, [r4, #16]
 800fd08:	b1cb      	cbz	r3, 800fd3e <__swbuf_r+0x56>
 800fd0a:	b2ed      	uxtb	r5, r5
 800fd0c:	0481      	lsls	r1, r0, #18
 800fd0e:	462f      	mov	r7, r5
 800fd10:	d522      	bpl.n	800fd58 <__swbuf_r+0x70>
 800fd12:	6822      	ldr	r2, [r4, #0]
 800fd14:	6961      	ldr	r1, [r4, #20]
 800fd16:	1ad3      	subs	r3, r2, r3
 800fd18:	4299      	cmp	r1, r3
 800fd1a:	dd29      	ble.n	800fd70 <__swbuf_r+0x88>
 800fd1c:	3301      	adds	r3, #1
 800fd1e:	68a1      	ldr	r1, [r4, #8]
 800fd20:	3901      	subs	r1, #1
 800fd22:	60a1      	str	r1, [r4, #8]
 800fd24:	1c51      	adds	r1, r2, #1
 800fd26:	6021      	str	r1, [r4, #0]
 800fd28:	7015      	strb	r5, [r2, #0]
 800fd2a:	6962      	ldr	r2, [r4, #20]
 800fd2c:	429a      	cmp	r2, r3
 800fd2e:	d027      	beq.n	800fd80 <__swbuf_r+0x98>
 800fd30:	89a3      	ldrh	r3, [r4, #12]
 800fd32:	07db      	lsls	r3, r3, #31
 800fd34:	d501      	bpl.n	800fd3a <__swbuf_r+0x52>
 800fd36:	2d0a      	cmp	r5, #10
 800fd38:	d022      	beq.n	800fd80 <__swbuf_r+0x98>
 800fd3a:	4638      	mov	r0, r7
 800fd3c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800fd3e:	4621      	mov	r1, r4
 800fd40:	4630      	mov	r0, r6
 800fd42:	f7ff fe75 	bl	800fa30 <__swsetup_r>
 800fd46:	bb08      	cbnz	r0, 800fd8c <__swbuf_r+0xa4>
 800fd48:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800fd4c:	6923      	ldr	r3, [r4, #16]
 800fd4e:	b290      	uxth	r0, r2
 800fd50:	b2ed      	uxtb	r5, r5
 800fd52:	0481      	lsls	r1, r0, #18
 800fd54:	462f      	mov	r7, r5
 800fd56:	d4dc      	bmi.n	800fd12 <__swbuf_r+0x2a>
 800fd58:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800fd5c:	81a2      	strh	r2, [r4, #12]
 800fd5e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800fd60:	6961      	ldr	r1, [r4, #20]
 800fd62:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800fd66:	6662      	str	r2, [r4, #100]	; 0x64
 800fd68:	6822      	ldr	r2, [r4, #0]
 800fd6a:	1ad3      	subs	r3, r2, r3
 800fd6c:	4299      	cmp	r1, r3
 800fd6e:	dcd5      	bgt.n	800fd1c <__swbuf_r+0x34>
 800fd70:	4621      	mov	r1, r4
 800fd72:	4630      	mov	r0, r6
 800fd74:	f7fe f914 	bl	800dfa0 <_fflush_r>
 800fd78:	b940      	cbnz	r0, 800fd8c <__swbuf_r+0xa4>
 800fd7a:	6822      	ldr	r2, [r4, #0]
 800fd7c:	2301      	movs	r3, #1
 800fd7e:	e7ce      	b.n	800fd1e <__swbuf_r+0x36>
 800fd80:	4621      	mov	r1, r4
 800fd82:	4630      	mov	r0, r6
 800fd84:	f7fe f90c 	bl	800dfa0 <_fflush_r>
 800fd88:	2800      	cmp	r0, #0
 800fd8a:	d0d6      	beq.n	800fd3a <__swbuf_r+0x52>
 800fd8c:	f04f 37ff 	mov.w	r7, #4294967295
 800fd90:	e7d3      	b.n	800fd3a <__swbuf_r+0x52>
 800fd92:	f7fc f935 	bl	800c000 <__sinit>
 800fd96:	e7af      	b.n	800fcf8 <__swbuf_r+0x10>
