#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:10 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Sat Jul 22 18:05:03 2017
# Process ID: 128169
# Current directory: /home/craigjb/Projects/gameslab-hw/gameslab-hw.runs/impl_1
# Command line: vivado -log gameslab_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source gameslab_wrapper.tcl -notrace
# Log file: /home/craigjb/Projects/gameslab-hw/gameslab-hw.runs/impl_1/gameslab_wrapper.vdi
# Journal file: /home/craigjb/Projects/gameslab-hw/gameslab-hw.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source gameslab_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/craigjb/Projects/ip_repo/test_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/craigjb/Projects/ip_repo/gslcd_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2017.2/data/ip'.
WARNING: [IP_Flow 19-3664] IP 'gameslab_processing_system7_0_0' generated file not found '/home/craigjb/Projects/gameslab-hw/gameslab-hw.srcs/sources_1/bd/gameslab/ip/gameslab_processing_system7_0_0/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'gameslab_xlconstant_0_0' generated file not found '/home/craigjb/Projects/gameslab-hw/gameslab-hw.srcs/sources_1/bd/gameslab/ip/gameslab_xlconstant_0_0/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'gameslab_rst_ps7_0_100M_0' generated file not found '/home/craigjb/Projects/gameslab-hw/gameslab-hw.srcs/sources_1/bd/gameslab/ip/gameslab_rst_ps7_0_100M_0/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'gameslab_auto_pc_1' generated file not found '/home/craigjb/Projects/gameslab-hw/gameslab-hw.srcs/sources_1/bd/gameslab/ip/gameslab_auto_pc_1/stats.txt'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'gameslab_auto_pc_0' generated file not found '/home/craigjb/Projects/gameslab-hw/gameslab-hw.srcs/sources_1/bd/gameslab/ip/gameslab_auto_pc_0/stats.txt'. Please regenerate to continue.
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/home/craigjb/Projects/gameslab-hw/gameslab-hw.srcs/sources_1/bd/gameslab/ip/gameslab_gslcd_0_2/gameslab_gslcd_0_2.dcp' for cell 'gameslab_i/gslcd_0'
INFO: [Project 1-454] Reading design checkpoint '/home/craigjb/Projects/gameslab-hw/gameslab-hw.srcs/sources_1/bd/gameslab/ip/gameslab_ila_0_0/gameslab_ila_0_0.dcp' for cell 'gameslab_i/ila_0'
INFO: [Project 1-454] Reading design checkpoint '/home/craigjb/Projects/gameslab-hw/gameslab-hw.srcs/sources_1/bd/gameslab/ip/gameslab_xlconstant_0_0/gameslab_xlconstant_0_0.dcp' for cell 'gameslab_i/lcd_dim'
INFO: [Project 1-454] Reading design checkpoint '/home/craigjb/Projects/gameslab-hw/gameslab-hw.srcs/sources_1/bd/gameslab/ip/gameslab_processing_system7_0_0/gameslab_processing_system7_0_0.dcp' for cell 'gameslab_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/home/craigjb/Projects/gameslab-hw/gameslab-hw.srcs/sources_1/bd/gameslab/ip/gameslab_rst_ps7_0_100M_0/gameslab_rst_ps7_0_100M_0.dcp' for cell 'gameslab_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint '/home/craigjb/Projects/gameslab-hw/gameslab-hw.srcs/sources_1/bd/gameslab/ip/gameslab_auto_pc_1/gameslab_auto_pc_1.dcp' for cell 'gameslab_i/axi_interconnect_0/s00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/craigjb/Projects/gameslab-hw/gameslab-hw.srcs/sources_1/bd/gameslab/ip/gameslab_auto_pc_0/gameslab_auto_pc_0.dcp' for cell 'gameslab_i/ps7_0_axi_periph/s00_couplers/auto_pc'
INFO: [Netlist 29-17] Analyzing 443 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.2
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/craigjb/Projects/gameslab-hw/gameslab-hw.srcs/sources_1/bd/gameslab/ip/gameslab_processing_system7_0_0/gameslab_processing_system7_0_0.xdc] for cell 'gameslab_i/processing_system7_0/inst'
WARNING: [Vivado 12-2489] -input_jitter contains time 0.937500 which will be rounded to 0.938 to ensure it is an integer multiple of 1 picosecond [/home/craigjb/Projects/gameslab-hw/gameslab-hw.srcs/sources_1/bd/gameslab/ip/gameslab_processing_system7_0_0/gameslab_processing_system7_0_0.xdc:24]
Finished Parsing XDC File [/home/craigjb/Projects/gameslab-hw/gameslab-hw.srcs/sources_1/bd/gameslab/ip/gameslab_processing_system7_0_0/gameslab_processing_system7_0_0.xdc] for cell 'gameslab_i/processing_system7_0/inst'
Parsing XDC File [/home/craigjb/Projects/gameslab-hw/gameslab-hw.srcs/sources_1/bd/gameslab/ip/gameslab_rst_ps7_0_100M_0/gameslab_rst_ps7_0_100M_0_board.xdc] for cell 'gameslab_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/craigjb/Projects/gameslab-hw/gameslab-hw.srcs/sources_1/bd/gameslab/ip/gameslab_rst_ps7_0_100M_0/gameslab_rst_ps7_0_100M_0_board.xdc] for cell 'gameslab_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/craigjb/Projects/gameslab-hw/gameslab-hw.srcs/sources_1/bd/gameslab/ip/gameslab_rst_ps7_0_100M_0/gameslab_rst_ps7_0_100M_0.xdc] for cell 'gameslab_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [/home/craigjb/Projects/gameslab-hw/gameslab-hw.srcs/sources_1/bd/gameslab/ip/gameslab_rst_ps7_0_100M_0/gameslab_rst_ps7_0_100M_0.xdc] for cell 'gameslab_i/rst_ps7_0_100M/U0'
Parsing XDC File [/home/craigjb/Projects/gameslab-hw/gameslab-hw.srcs/sources_1/bd/gameslab/ip/gameslab_ila_0_0/ila_v6_2/constraints/ila.xdc] for cell 'gameslab_i/ila_0/inst'
Finished Parsing XDC File [/home/craigjb/Projects/gameslab-hw/gameslab-hw.srcs/sources_1/bd/gameslab/ip/gameslab_ila_0_0/ila_v6_2/constraints/ila.xdc] for cell 'gameslab_i/ila_0/inst'
Parsing XDC File [/home/craigjb/Projects/gameslab-hw/gameslab-hw.srcs/constrs_1/new/gameslab.xdc]
Finished Parsing XDC File [/home/craigjb/Projects/gameslab-hw/gameslab-hw.srcs/constrs_1/new/gameslab.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 275 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 272 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 2 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 1 instances

link_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1490.582 ; gain = 367.801 ; free physical = 1142 ; free virtual = 15087
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010-clg400'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010-clg400'
Running DRC as a precondition to command opt_design

Starting DRC Task
Command: report_drc (run_mandatory_drcs) for: opt_checks
INFO: [DRC 23-27] Running DRC with 8 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.56 . Memory (MB): peak = 1564.609 ; gain = 74.027 ; free physical = 1137 ; free virtual = 15083
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-318] Generating core instance : dbg_hub
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
INFO: [Chipscope 16-220] Re-using generated and synthesized IP, "xilinx.com:ip:xsdbm:3.0", from Vivado IP cache entry "7b29c67c0a29971e".
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2040.172 ; gain = 0.000 ; free physical = 939 ; free virtual = 14712
Phase 1 Generate And Synthesize Debug Cores | Checksum: 162528b45

Time (s): cpu = 00:00:22 ; elapsed = 00:00:27 . Memory (MB): peak = 2040.172 ; gain = 19.070 ; free physical = 939 ; free virtual = 14712

Phase 2 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s) to 3 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 160b25a75

Time (s): cpu = 00:00:23 ; elapsed = 00:00:28 . Memory (MB): peak = 2040.172 ; gain = 19.070 ; free physical = 948 ; free virtual = 14721
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 95 cells

Phase 3 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 3 Constant propagation | Checksum: 162787be9

Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 2040.172 ; gain = 19.070 ; free physical = 943 ; free virtual = 14716
INFO: [Opt 31-389] Phase Constant propagation created 52 cells and removed 459 cells

Phase 4 Sweep
Phase 4 Sweep | Checksum: 12d873607

Time (s): cpu = 00:00:24 ; elapsed = 00:00:29 . Memory (MB): peak = 2040.172 ; gain = 19.070 ; free physical = 946 ; free virtual = 14719
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 579 cells

Phase 5 BUFG optimization
Phase 5 BUFG optimization | Checksum: 12d873607

Time (s): cpu = 00:00:24 ; elapsed = 00:00:29 . Memory (MB): peak = 2040.172 ; gain = 19.070 ; free physical = 946 ; free virtual = 14719
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 6 Shift Register Optimization
Phase 6 Shift Register Optimization | Checksum: 12d873607

Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 2040.172 ; gain = 19.070 ; free physical = 946 ; free virtual = 14719
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2040.172 ; gain = 0.000 ; free physical = 946 ; free virtual = 14719
Ending Logic Optimization Task | Checksum: 12d873607

Time (s): cpu = 00:00:25 ; elapsed = 00:00:29 . Memory (MB): peak = 2040.172 ; gain = 19.070 ; free physical = 946 ; free virtual = 14719

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 6 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 6 newly gated: 0 Total Ports: 12
Ending PowerOpt Patch Enables Task | Checksum: 1a73c1f23

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2356.523 ; gain = 0.000 ; free physical = 929 ; free virtual = 14702
Ending Power Optimization Task | Checksum: 1a73c1f23

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2356.523 ; gain = 316.352 ; free physical = 936 ; free virtual = 14709
44 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 2356.523 ; gain = 865.941 ; free physical = 936 ; free virtual = 14709
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2356.523 ; gain = 0.000 ; free physical = 933 ; free virtual = 14707
INFO: [Common 17-1381] The checkpoint '/home/craigjb/Projects/gameslab-hw/gameslab-hw.runs/impl_1/gameslab_wrapper_opt.dcp' has been generated.
Command: report_drc -file gameslab_wrapper_drc_opted.rpt
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/craigjb/Projects/gameslab-hw/gameslab-hw.runs/impl_1/gameslab_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010-clg400'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010-clg400'
Command: report_drc (run_mandatory_drcs) for: incr_eco_checks
INFO: [DRC 23-27] Running DRC with 8 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
Command: report_drc (run_mandatory_drcs) for: placer_checks
INFO: [DRC 23-27] Running DRC with 8 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2356.523 ; gain = 0.000 ; free physical = 922 ; free virtual = 14697
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: ee35a457

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2356.523 ; gain = 0.000 ; free physical = 922 ; free virtual = 14697
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2356.523 ; gain = 0.000 ; free physical = 926 ; free virtual = 14702

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: e2e529ae

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2356.523 ; gain = 0.000 ; free physical = 917 ; free virtual = 14693

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1e0b62de6

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 2356.523 ; gain = 0.000 ; free physical = 903 ; free virtual = 14679

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1e0b62de6

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 2356.523 ; gain = 0.000 ; free physical = 903 ; free virtual = 14679
Phase 1 Placer Initialization | Checksum: 1e0b62de6

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 2356.523 ; gain = 0.000 ; free physical = 903 ; free virtual = 14679

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 135baa3c4

Time (s): cpu = 00:00:20 ; elapsed = 00:00:10 . Memory (MB): peak = 2356.523 ; gain = 0.000 ; free physical = 890 ; free virtual = 14666

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 135baa3c4

Time (s): cpu = 00:00:20 ; elapsed = 00:00:10 . Memory (MB): peak = 2356.523 ; gain = 0.000 ; free physical = 890 ; free virtual = 14666

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: e76974ed

Time (s): cpu = 00:00:22 ; elapsed = 00:00:11 . Memory (MB): peak = 2356.523 ; gain = 0.000 ; free physical = 890 ; free virtual = 14665

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 9b5b63ce

Time (s): cpu = 00:00:22 ; elapsed = 00:00:11 . Memory (MB): peak = 2356.523 ; gain = 0.000 ; free physical = 890 ; free virtual = 14665

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 708da6d2

Time (s): cpu = 00:00:22 ; elapsed = 00:00:11 . Memory (MB): peak = 2356.523 ; gain = 0.000 ; free physical = 890 ; free virtual = 14665

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 1165255c9

Time (s): cpu = 00:00:23 ; elapsed = 00:00:11 . Memory (MB): peak = 2356.523 ; gain = 0.000 ; free physical = 889 ; free virtual = 14664

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: b86b2f69

Time (s): cpu = 00:00:23 ; elapsed = 00:00:11 . Memory (MB): peak = 2356.523 ; gain = 0.000 ; free physical = 887 ; free virtual = 14663

Phase 3.7 Small Shape Detail Placement
Phase 3.7 Small Shape Detail Placement | Checksum: 9068608d

Time (s): cpu = 00:00:26 ; elapsed = 00:00:14 . Memory (MB): peak = 2356.523 ; gain = 0.000 ; free physical = 885 ; free virtual = 14661

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 9965fc7b

Time (s): cpu = 00:00:26 ; elapsed = 00:00:14 . Memory (MB): peak = 2356.523 ; gain = 0.000 ; free physical = 885 ; free virtual = 14661

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 9965fc7b

Time (s): cpu = 00:00:26 ; elapsed = 00:00:14 . Memory (MB): peak = 2356.523 ; gain = 0.000 ; free physical = 885 ; free virtual = 14661

Phase 3.10 Fast Optimization
Phase 3.10 Fast Optimization | Checksum: acda6047

Time (s): cpu = 00:00:28 ; elapsed = 00:00:15 . Memory (MB): peak = 2356.523 ; gain = 0.000 ; free physical = 884 ; free virtual = 14660
Phase 3 Detail Placement | Checksum: acda6047

Time (s): cpu = 00:00:28 ; elapsed = 00:00:15 . Memory (MB): peak = 2356.523 ; gain = 0.000 ; free physical = 884 ; free virtual = 14660

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1e02dc052

Phase 4.1.1.1 BUFG Insertion
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Place 46-41] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 1e02dc052

Time (s): cpu = 00:00:31 ; elapsed = 00:00:16 . Memory (MB): peak = 2356.523 ; gain = 0.000 ; free physical = 885 ; free virtual = 14660
INFO: [Place 30-746] Post Placement Timing Summary WNS=-2.656. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 22001d53e

Time (s): cpu = 00:00:40 ; elapsed = 00:00:24 . Memory (MB): peak = 2356.523 ; gain = 0.000 ; free physical = 885 ; free virtual = 14661
Phase 4.1 Post Commit Optimization | Checksum: 22001d53e

Time (s): cpu = 00:00:40 ; elapsed = 00:00:24 . Memory (MB): peak = 2356.523 ; gain = 0.000 ; free physical = 885 ; free virtual = 14661

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 22001d53e

Time (s): cpu = 00:00:40 ; elapsed = 00:00:24 . Memory (MB): peak = 2356.523 ; gain = 0.000 ; free physical = 885 ; free virtual = 14661

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 22001d53e

Time (s): cpu = 00:00:40 ; elapsed = 00:00:24 . Memory (MB): peak = 2356.523 ; gain = 0.000 ; free physical = 885 ; free virtual = 14661

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 255456021

Time (s): cpu = 00:00:40 ; elapsed = 00:00:24 . Memory (MB): peak = 2356.523 ; gain = 0.000 ; free physical = 885 ; free virtual = 14661
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 255456021

Time (s): cpu = 00:00:40 ; elapsed = 00:00:24 . Memory (MB): peak = 2356.523 ; gain = 0.000 ; free physical = 885 ; free virtual = 14661
Ending Placer Task | Checksum: 17e007815

Time (s): cpu = 00:00:40 ; elapsed = 00:00:24 . Memory (MB): peak = 2356.523 ; gain = 0.000 ; free physical = 891 ; free virtual = 14666
64 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:43 ; elapsed = 00:00:26 . Memory (MB): peak = 2356.523 ; gain = 0.000 ; free physical = 891 ; free virtual = 14666
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.57 . Memory (MB): peak = 2356.523 ; gain = 0.000 ; free physical = 876 ; free virtual = 14664
INFO: [Common 17-1381] The checkpoint '/home/craigjb/Projects/gameslab-hw/gameslab-hw.runs/impl_1/gameslab_wrapper_placed.dcp' has been generated.
report_io: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2356.523 ; gain = 0.000 ; free physical = 878 ; free virtual = 14657
report_utilization: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.18 . Memory (MB): peak = 2356.523 ; gain = 0.000 ; free physical = 886 ; free virtual = 14665
report_control_sets: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2356.523 ; gain = 0.000 ; free physical = 886 ; free virtual = 14665
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010-clg400'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010-clg400'
Running DRC as a precondition to command route_design
Command: report_drc (run_mandatory_drcs) for: router_checks
INFO: [DRC 23-27] Running DRC with 8 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 863e3698 ConstDB: 0 ShapeSum: f7c2417d RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: bdbc8ccf

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2356.523 ; gain = 0.000 ; free physical = 811 ; free virtual = 14590

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: bdbc8ccf

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2356.523 ; gain = 0.000 ; free physical = 811 ; free virtual = 14590

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: bdbc8ccf

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2356.523 ; gain = 0.000 ; free physical = 782 ; free virtual = 14561

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: bdbc8ccf

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 2356.523 ; gain = 0.000 ; free physical = 782 ; free virtual = 14561
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 9c2601cf

Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 2356.523 ; gain = 0.000 ; free physical = 769 ; free virtual = 14548
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.691 | TNS=-92.548| WHS=-0.452 | THS=-212.990|

Phase 2 Router Initialization | Checksum: 15a735e9e

Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 2356.523 ; gain = 0.000 ; free physical = 768 ; free virtual = 14547

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 227a6f5b9

Time (s): cpu = 00:00:24 ; elapsed = 00:00:15 . Memory (MB): peak = 2356.523 ; gain = 0.000 ; free physical = 753 ; free virtual = 14532

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 703
 Number of Nodes with overlaps = 54
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.566 | TNS=-156.824| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 23573d063

Time (s): cpu = 00:11:48 ; elapsed = 00:05:31 . Memory (MB): peak = 2591.484 ; gain = 234.961 ; free physical = 711 ; free virtual = 14491

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.439 | TNS=-162.802| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: fb4a0f90

Time (s): cpu = 00:19:08 ; elapsed = 00:10:30 . Memory (MB): peak = 2591.484 ; gain = 234.961 ; free physical = 717 ; free virtual = 14497

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.412 | TNS=-158.420| WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 214ae9fc6

Time (s): cpu = 00:21:28 ; elapsed = 00:11:48 . Memory (MB): peak = 2591.484 ; gain = 234.961 ; free physical = 723 ; free virtual = 14503
Phase 4 Rip-up And Reroute | Checksum: 214ae9fc6

Time (s): cpu = 00:21:28 ; elapsed = 00:11:48 . Memory (MB): peak = 2591.484 ; gain = 234.961 ; free physical = 723 ; free virtual = 14503

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 28b44c625

Time (s): cpu = 00:21:29 ; elapsed = 00:11:48 . Memory (MB): peak = 2591.484 ; gain = 234.961 ; free physical = 723 ; free virtual = 14503
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.412 | TNS=-158.420| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 1ae39e84a

Time (s): cpu = 00:21:29 ; elapsed = 00:11:48 . Memory (MB): peak = 2591.484 ; gain = 234.961 ; free physical = 723 ; free virtual = 14503

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1ae39e84a

Time (s): cpu = 00:21:29 ; elapsed = 00:11:48 . Memory (MB): peak = 2591.484 ; gain = 234.961 ; free physical = 723 ; free virtual = 14503
Phase 5 Delay and Skew Optimization | Checksum: 1ae39e84a

Time (s): cpu = 00:21:29 ; elapsed = 00:11:48 . Memory (MB): peak = 2591.484 ; gain = 234.961 ; free physical = 723 ; free virtual = 14503

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 282648543

Time (s): cpu = 00:21:30 ; elapsed = 00:11:48 . Memory (MB): peak = 2591.484 ; gain = 234.961 ; free physical = 723 ; free virtual = 14503
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.412 | TNS=-158.419| WHS=0.031  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 20091ccb0

Time (s): cpu = 00:21:30 ; elapsed = 00:11:48 . Memory (MB): peak = 2591.484 ; gain = 234.961 ; free physical = 723 ; free virtual = 14503
Phase 6 Post Hold Fix | Checksum: 20091ccb0

Time (s): cpu = 00:21:30 ; elapsed = 00:11:48 . Memory (MB): peak = 2591.484 ; gain = 234.961 ; free physical = 723 ; free virtual = 14503

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 3.35656 %
  Global Horizontal Routing Utilization  = 4.33709 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 32.4324%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 40.5405%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 51.4706%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 48.5294%, No Congested Regions.
Phase 7 Route finalize | Checksum: 21d2959f9

Time (s): cpu = 00:21:30 ; elapsed = 00:11:48 . Memory (MB): peak = 2591.484 ; gain = 234.961 ; free physical = 723 ; free virtual = 14503

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 21d2959f9

Time (s): cpu = 00:21:30 ; elapsed = 00:11:48 . Memory (MB): peak = 2591.484 ; gain = 234.961 ; free physical = 722 ; free virtual = 14502

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 21933fe7a

Time (s): cpu = 00:21:31 ; elapsed = 00:11:49 . Memory (MB): peak = 2591.484 ; gain = 234.961 ; free physical = 724 ; free virtual = 14504

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-3.412 | TNS=-158.419| WHS=0.031  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 21933fe7a

Time (s): cpu = 00:21:31 ; elapsed = 00:11:49 . Memory (MB): peak = 2591.484 ; gain = 234.961 ; free physical = 724 ; free virtual = 14504
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:21:31 ; elapsed = 00:11:49 . Memory (MB): peak = 2591.484 ; gain = 234.961 ; free physical = 800 ; free virtual = 14580

Routing Is Done.
78 Infos, 7 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:21:34 ; elapsed = 00:11:51 . Memory (MB): peak = 2634.379 ; gain = 277.855 ; free physical = 800 ; free virtual = 14580
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.59 . Memory (MB): peak = 2658.289 ; gain = 0.000 ; free physical = 782 ; free virtual = 14578
INFO: [Common 17-1381] The checkpoint '/home/craigjb/Projects/gameslab-hw/gameslab-hw.runs/impl_1/gameslab_wrapper_routed.dcp' has been generated.
Command: report_drc -file gameslab_wrapper_drc_routed.rpt -pb gameslab_wrapper_drc_routed.pb -rpx gameslab_wrapper_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/craigjb/Projects/gameslab-hw/gameslab-hw.runs/impl_1/gameslab_wrapper_drc_routed.rpt.
report_drc completed successfully
Command: report_methodology -file gameslab_wrapper_methodology_drc_routed.rpt -rpx gameslab_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/craigjb/Projects/gameslab-hw/gameslab-hw.runs/impl_1/gameslab_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
Command: report_power -file gameslab_wrapper_power_routed.rpt -pb gameslab_wrapper_power_summary_routed.pb -rpx gameslab_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
85 Infos, 7 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [Common 17-206] Exiting Vivado at Sat Jul 22 18:18:36 2017...
