$date
	Sat Oct 22 22:57:02 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#573311
b100 !
1"
#573314
b100 &
b100 %
1$
#573315
0"
#573318
b10 &
b10 %
#573322
b1 &
b1 %
1#
#573326
b0 &
0#
b0 %
0$
#1585127
b11010 !
1"
#1585130
b11010 &
b11010 %
1$
#1585131
0"
#1585134
b1101 &
b1101 %
#1585138
b101000 &
b101000 %
#1585142
b10100 &
b10100 %
#1585146
b1010 &
b1010 %
#1585150
b101 &
b101 %
#1585154
b10000 &
b10000 %
#1585158
b1000 &
b1000 %
#1585162
b100 &
b100 %
#1585166
b10 &
b10 %
#1585170
b1 &
b1 %
1#
#1585174
b0 &
0#
b0 %
0$
#2539823
b10011 !
1"
#2539826
b10011 &
b10011 %
1$
#2539827
0"
#2539830
b111010 &
b111010 %
#2539834
b11101 &
b11101 %
#2539838
b1011000 &
b1011000 %
#2539842
b101100 &
b101100 %
#2539846
b10110 &
b10110 %
#2539850
b1011 &
b1011 %
#2539854
b100010 &
b100010 %
#2539858
b10001 &
b10001 %
#2539862
b110100 &
b110100 %
#2539866
b11010 &
b11010 %
#2539870
b1101 &
b1101 %
#2539874
b101000 &
b101000 %
#2539878
b10100 &
b10100 %
#2539882
b1010 &
b1010 %
#2539886
b101 &
b101 %
#2539890
b10000 &
b10000 %
#2539894
b1000 &
b1000 %
#2539898
b100 &
b100 %
#2539902
b10 &
b10 %
#2539906
b1 &
b1 %
1#
#2539910
b0 &
0#
b0 %
0$
#4500012
