// Seed: 1628974905
module module_0;
  wire id_1;
  ;
  assign id_1 = id_1;
  assign module_1.id_0 = 0;
  always @(id_1) begin : LABEL_0
    assert (1);
  end
  module_2 modCall_1 ();
endmodule
module module_1 (
    output tri id_0,
    output tri1 id_1,
    input tri0 id_2,
    output logic id_3,
    input supply1 id_4,
    input tri0 id_5
);
  always @(posedge 'h0) begin : LABEL_0
    id_3 <= id_4;
    assume (-1);
  end
  module_0 modCall_1 ();
endmodule
module module_2 ();
  logic id_1;
  ;
  assign id_1 = id_1;
endmodule
