$date
	Sun Sep  8 00:48:47 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module ALU_tb $end
$var wire 4 ! Result [3:0] $end
$var reg 4 " A [3:0] $end
$var reg 2 # ALUop [1:0] $end
$var reg 4 $ B [3:0] $end
$scope module uut $end
$var wire 4 % A [3:0] $end
$var wire 2 & ALUop [1:0] $end
$var wire 4 ' B [3:0] $end
$var reg 4 ( Result [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 (
b1 '
bx &
b100 %
b1 $
bx #
b100 "
b0 !
$end
#10
b101 !
b101 (
b11 #
b11 &
#15
b0 !
b0 (
b10 #
b10 &
#20
b11 !
b11 (
b1 #
b1 &
#25
b101 !
b101 (
b0 #
b0 &
#30
