// Seed: 1641370225
module module_0 (
    input supply1 id_0
    , id_6,
    input wand id_1,
    input wire id_2,
    input wand id_3,
    input tri0 id_4
    , id_7
);
  wire id_8;
  ;
  assign id_6 = id_1 ? -1 - id_6 : -1;
endmodule
module module_1 (
    output supply1 id_0,
    input supply1 id_1,
    output wor id_2,
    input tri id_3,
    input wor id_4
);
  wire id_6;
  module_0 modCall_1 (
      id_3,
      id_4,
      id_3,
      id_1,
      id_1
  );
  assign modCall_1.id_7 = 0;
endmodule
module module_2 (
    output tri0 id_0,
    input supply1 id_1,
    input tri0 id_2,
    output supply0 id_3,
    output wand id_4,
    output tri1 id_5,
    input wire id_6,
    output tri id_7,
    input tri id_8,
    input tri0 id_9,
    output supply1 id_10,
    output supply1 id_11,
    input wand id_12,
    input wor id_13,
    output uwire id_14,
    input wand id_15,
    input wand id_16
);
  logic id_18;
  ;
  module_0 modCall_1 (
      id_15,
      id_16,
      id_6,
      id_2,
      id_2
  );
  assign modCall_1.id_6 = 0;
endmodule
