{"sources":[{"relpath":"../../src/verilog/rtl/psddivide.v","name":"psddivide.v","sha512":"6708ae17c8a998c12c4edab1377a709e37b30c55fa0655c0ca14fb7e4c05044cabdfa65013e048f457c031d0299ecc78c1efe0236ef965bed215b136b703f04d"}],"options":{"opt":false,"transform":true,"fsm":"no","fsmexpand":false},"devices":{"dev0":{"label":"clock","type":"Clock","propagation":100,"position":{"x":12,"y":12}},"dev1":{"label":"reset","type":"Button","propagation":0,"numbase":"hex","bits":1,"net":"reset","order":1,"position":{"x":92,"y":12}},"dev2":{"label":"start","type":"Button","propagation":0,"numbase":"hex","bits":1,"net":"start","order":2,"position":{"x":172,"y":12}},"dev3":{"label":"stop","type":"Button","propagation":0,"numbase":"hex","bits":1,"net":"stop","order":3,"position":{"x":252,"y":12}},"dev4":{"label":"dividend","type":"NumEntry","propagation":0,"numbase":"hex","bits":32,"net":"dividend","order":4,"position":{"x":12,"y":62}},"dev5":{"label":"divisor","type":"NumEntry","propagation":0,"numbase":"hex","bits":32,"net":"divisor","order":5,"position":{"x":12,"y":112}},"dev6":{"label":"quotient","type":"NumDisplay","propagation":0,"numbase":"hex","bits":32,"net":"quotient","order":6,"position":{"x":42,"y":162}},"dev7":{"label":"rest","type":"NumDisplay","propagation":0,"numbase":"hex","bits":32,"net":"rest","order":7,"position":{"x":42,"y":212}}},"connectors":[],"subcircuits":{}}