{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1675098019734 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1675098019745 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 30 22:30:19 2023 " "Processing started: Mon Jan 30 22:30:19 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1675098019745 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675098019745 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off col_sen -c col_sen " "Command: quartus_map --read_settings_files=on --write_settings_files=off col_sen -c col_sen" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675098019745 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1675098020300 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1675098020300 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "col_sen.v(85) " "Verilog HDL information at col_sen.v(85): always construct contains both blocking and non-blocking assignments" {  } { { "col_sen.v" "" { Text "C:/Users/himan/Desktop/verilog/col_sen/col_sen.v" 85 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1675098031653 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "tx Tx col_sen.v(6) " "Verilog HDL Declaration information at col_sen.v(6): object \"tx\" differs only in case from object \"Tx\" in the same scope" {  } { { "col_sen.v" "" { Text "C:/Users/himan/Desktop/verilog/col_sen/col_sen.v" 6 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1675098031653 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "G_letter g_letter col_sen.v(40) " "Verilog HDL Declaration information at col_sen.v(40): object \"G_letter\" differs only in case from object \"g_letter\" in the same scope" {  } { { "col_sen.v" "" { Text "C:/Users/himan/Desktop/verilog/col_sen/col_sen.v" 40 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1675098031653 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "B_letter b_letter col_sen.v(41) " "Verilog HDL Declaration information at col_sen.v(41): object \"B_letter\" differs only in case from object \"b_letter\" in the same scope" {  } { { "col_sen.v" "" { Text "C:/Users/himan/Desktop/verilog/col_sen/col_sen.v" 41 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1675098031653 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "I_letter i_letter col_sen.v(42) " "Verilog HDL Declaration information at col_sen.v(42): object \"I_letter\" differs only in case from object \"i_letter\" in the same scope" {  } { { "col_sen.v" "" { Text "C:/Users/himan/Desktop/verilog/col_sen/col_sen.v" 42 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1675098031654 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Dash_letter_1 dash_letter_1 col_sen.v(44) " "Verilog HDL Declaration information at col_sen.v(44): object \"Dash_letter_1\" differs only in case from object \"dash_letter_1\" in the same scope" {  } { { "col_sen.v" "" { Text "C:/Users/himan/Desktop/verilog/col_sen/col_sen.v" 44 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1675098031654 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Dash_letter_2 dash_letter_2 col_sen.v(46) " "Verilog HDL Declaration information at col_sen.v(46): object \"Dash_letter_2\" differs only in case from object \"dash_letter_2\" in the same scope" {  } { { "col_sen.v" "" { Text "C:/Users/himan/Desktop/verilog/col_sen/col_sen.v" 46 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1675098031654 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Hash_letter hash_letter col_sen.v(47) " "Verilog HDL Declaration information at col_sen.v(47): object \"Hash_letter\" differs only in case from object \"hash_letter\" in the same scope" {  } { { "col_sen.v" "" { Text "C:/Users/himan/Desktop/verilog/col_sen/col_sen.v" 47 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1675098031654 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Null_letter null_letter col_sen.v(48) " "Verilog HDL Declaration information at col_sen.v(48): object \"Null_letter\" differs only in case from object \"null_letter\" in the same scope" {  } { { "col_sen.v" "" { Text "C:/Users/himan/Desktop/verilog/col_sen/col_sen.v" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1675098031654 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Variable_letter variable_letter col_sen.v(45) " "Verilog HDL Declaration information at col_sen.v(45): object \"Variable_letter\" differs only in case from object \"variable_letter\" in the same scope" {  } { { "col_sen.v" "" { Text "C:/Users/himan/Desktop/verilog/col_sen/col_sen.v" 45 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1675098031654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "col_sen.v 1 1 " "Found 1 design units, including 1 entities, in source file col_sen.v" { { "Info" "ISGN_ENTITY_NAME" "1 col_sen " "Found entity 1: col_sen" {  } { { "col_sen.v" "" { Text "C:/Users/himan/Desktop/verilog/col_sen/col_sen.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675098031656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675098031656 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "col_sen " "Elaborating entity \"col_sen\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1675098031693 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pwm_cnt col_sen.v(15) " "Verilog HDL or VHDL warning at col_sen.v(15): object \"pwm_cnt\" assigned a value but never read" {  } { { "col_sen.v" "" { Text "C:/Users/himan/Desktop/verilog/col_sen/col_sen.v" 15 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1675098031695 "|col_sen"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "uart_count1 col_sen.v(27) " "Verilog HDL or VHDL warning at col_sen.v(27): object \"uart_count1\" assigned a value but never read" {  } { { "col_sen.v" "" { Text "C:/Users/himan/Desktop/verilog/col_sen/col_sen.v" 27 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1675098031696 "|col_sen"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "uart_count2 col_sen.v(28) " "Verilog HDL or VHDL warning at col_sen.v(28): object \"uart_count2\" assigned a value but never read" {  } { { "col_sen.v" "" { Text "C:/Users/himan/Desktop/verilog/col_sen/col_sen.v" 28 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1675098031696 "|col_sen"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "uart_count3 col_sen.v(29) " "Verilog HDL or VHDL warning at col_sen.v(29): object \"uart_count3\" assigned a value but never read" {  } { { "col_sen.v" "" { Text "C:/Users/himan/Desktop/verilog/col_sen/col_sen.v" 29 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1675098031696 "|col_sen"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "m_letter col_sen.v(60) " "Verilog HDL or VHDL warning at col_sen.v(60): object \"m_letter\" assigned a value but never read" {  } { { "col_sen.v" "" { Text "C:/Users/himan/Desktop/verilog/col_sen/col_sen.v" 60 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1675098031696 "|col_sen"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "d_letter col_sen.v(61) " "Verilog HDL or VHDL warning at col_sen.v(61): object \"d_letter\" assigned a value but never read" {  } { { "col_sen.v" "" { Text "C:/Users/himan/Desktop/verilog/col_sen/col_sen.v" 61 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1675098031696 "|col_sen"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "w_letter col_sen.v(62) " "Verilog HDL or VHDL warning at col_sen.v(62): object \"w_letter\" assigned a value but never read" {  } { { "col_sen.v" "" { Text "C:/Users/himan/Desktop/verilog/col_sen/col_sen.v" 62 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1675098031696 "|col_sen"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "letter_1 col_sen.v(63) " "Verilog HDL or VHDL warning at col_sen.v(63): object \"letter_1\" assigned a value but never read" {  } { { "col_sen.v" "" { Text "C:/Users/himan/Desktop/verilog/col_sen/col_sen.v" 63 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1675098031696 "|col_sen"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "letter_2 col_sen.v(64) " "Verilog HDL or VHDL warning at col_sen.v(64): object \"letter_2\" assigned a value but never read" {  } { { "col_sen.v" "" { Text "C:/Users/himan/Desktop/verilog/col_sen/col_sen.v" 64 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1675098031697 "|col_sen"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "letter_3 col_sen.v(65) " "Verilog HDL or VHDL warning at col_sen.v(65): object \"letter_3\" assigned a value but never read" {  } { { "col_sen.v" "" { Text "C:/Users/himan/Desktop/verilog/col_sen/col_sen.v" 65 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1675098031697 "|col_sen"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sent_r col_sen.v(77) " "Verilog HDL or VHDL warning at col_sen.v(77): object \"sent_r\" assigned a value but never read" {  } { { "col_sen.v" "" { Text "C:/Users/himan/Desktop/verilog/col_sen/col_sen.v" 77 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1675098031697 "|col_sen"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sent_g col_sen.v(78) " "Verilog HDL or VHDL warning at col_sen.v(78): object \"sent_g\" assigned a value but never read" {  } { { "col_sen.v" "" { Text "C:/Users/himan/Desktop/verilog/col_sen/col_sen.v" 78 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1675098031697 "|col_sen"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sent_b col_sen.v(79) " "Verilog HDL or VHDL warning at col_sen.v(79): object \"sent_b\" assigned a value but never read" {  } { { "col_sen.v" "" { Text "C:/Users/himan/Desktop/verilog/col_sen/col_sen.v" 79 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1675098031697 "|col_sen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 col_sen.v(117) " "Verilog HDL assignment warning at col_sen.v(117): truncated value with size 32 to match size of target (9)" {  } { { "col_sen.v" "" { Text "C:/Users/himan/Desktop/verilog/col_sen/col_sen.v" 117 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1675098031698 "|col_sen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 col_sen.v(139) " "Verilog HDL assignment warning at col_sen.v(139): truncated value with size 32 to match size of target (9)" {  } { { "col_sen.v" "" { Text "C:/Users/himan/Desktop/verilog/col_sen/col_sen.v" 139 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1675098031698 "|col_sen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 col_sen.v(151) " "Verilog HDL assignment warning at col_sen.v(151): truncated value with size 32 to match size of target (9)" {  } { { "col_sen.v" "" { Text "C:/Users/himan/Desktop/verilog/col_sen/col_sen.v" 151 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1675098031699 "|col_sen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 col_sen.v(162) " "Verilog HDL assignment warning at col_sen.v(162): truncated value with size 32 to match size of target (9)" {  } { { "col_sen.v" "" { Text "C:/Users/himan/Desktop/verilog/col_sen/col_sen.v" 162 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1675098031699 "|col_sen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 col_sen.v(175) " "Verilog HDL assignment warning at col_sen.v(175): truncated value with size 32 to match size of target (9)" {  } { { "col_sen.v" "" { Text "C:/Users/himan/Desktop/verilog/col_sen/col_sen.v" 175 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1675098031699 "|col_sen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 col_sen.v(179) " "Verilog HDL assignment warning at col_sen.v(179): truncated value with size 32 to match size of target (6)" {  } { { "col_sen.v" "" { Text "C:/Users/himan/Desktop/verilog/col_sen/col_sen.v" 179 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1675098031700 "|col_sen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 col_sen.v(187) " "Verilog HDL assignment warning at col_sen.v(187): truncated value with size 32 to match size of target (9)" {  } { { "col_sen.v" "" { Text "C:/Users/himan/Desktop/verilog/col_sen/col_sen.v" 187 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1675098031700 "|col_sen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 col_sen.v(199) " "Verilog HDL assignment warning at col_sen.v(199): truncated value with size 32 to match size of target (9)" {  } { { "col_sen.v" "" { Text "C:/Users/himan/Desktop/verilog/col_sen/col_sen.v" 199 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1675098031700 "|col_sen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 col_sen.v(210) " "Verilog HDL assignment warning at col_sen.v(210): truncated value with size 32 to match size of target (9)" {  } { { "col_sen.v" "" { Text "C:/Users/himan/Desktop/verilog/col_sen/col_sen.v" 210 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1675098031701 "|col_sen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 col_sen.v(221) " "Verilog HDL assignment warning at col_sen.v(221): truncated value with size 32 to match size of target (9)" {  } { { "col_sen.v" "" { Text "C:/Users/himan/Desktop/verilog/col_sen/col_sen.v" 221 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1675098031701 "|col_sen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 col_sen.v(232) " "Verilog HDL assignment warning at col_sen.v(232): truncated value with size 32 to match size of target (9)" {  } { { "col_sen.v" "" { Text "C:/Users/himan/Desktop/verilog/col_sen/col_sen.v" 232 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1675098031701 "|col_sen"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 col_sen.v(248) " "Verilog HDL assignment warning at col_sen.v(248): truncated value with size 32 to match size of target (9)" {  } { { "col_sen.v" "" { Text "C:/Users/himan/Desktop/verilog/col_sen/col_sen.v" 248 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1675098031708 "|col_sen"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1675098040190 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/himan/Desktop/verilog/col_sen/output_files/col_sen.map.smsg " "Generated suppressed messages file C:/Users/himan/Desktop/verilog/col_sen/output_files/col_sen.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675098041305 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1675098041483 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1675098041483 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1112 " "Implemented 1112 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1675098041591 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1675098041591 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1106 " "Implemented 1106 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1675098041591 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1675098041591 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 26 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 26 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4766 " "Peak virtual memory: 4766 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1675098041616 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 30 22:30:41 2023 " "Processing ended: Mon Jan 30 22:30:41 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1675098041616 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1675098041616 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:33 " "Total CPU time (on all processors): 00:00:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1675098041616 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1675098041616 ""}
