{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1530793574065 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1530793574066 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul  5 09:26:13 2018 " "Processing started: Thu Jul  5 09:26:13 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1530793574066 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1530793574066 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off problema_dois -c problema_dois_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off problema_dois -c problema_dois_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1530793574066 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1530793574408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sources/lcd_write.v 1 1 " "Found 1 design units, including 1 entities, in source file sources/lcd_write.v" { { "Info" "ISGN_ENTITY_NAME" "1 lcd_write " "Found entity 1: lcd_write" {  } { { "sources/lcd_write.v" "" { Text "/home/guiga/Desktop/Guiga/UEFEY/6_semestre_sd/MI_SD/P2/sources/lcd_write.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530793588582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530793588582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sources/lcd_crc_stats_dec.v 1 1 " "Found 1 design units, including 1 entities, in source file sources/lcd_crc_stats_dec.v" { { "Info" "ISGN_ENTITY_NAME" "1 lcd_crc_stats_dec " "Found entity 1: lcd_crc_stats_dec" {  } { { "sources/lcd_crc_stats_dec.v" "" { Text "/home/guiga/Desktop/Guiga/UEFEY/6_semestre_sd/MI_SD/P2/sources/lcd_crc_stats_dec.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530793588583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530793588583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sources/lcd.v 1 1 " "Found 1 design units, including 1 entities, in source file sources/lcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 lcd " "Found entity 1: lcd" {  } { { "sources/lcd.v" "" { Text "/home/guiga/Desktop/Guiga/UEFEY/6_semestre_sd/MI_SD/P2/sources/lcd.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530793588584 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530793588584 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sources/lcd_clk_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file sources/lcd_clk_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 lcd_clk_decoder " "Found entity 1: lcd_clk_decoder" {  } { { "sources/lcd_clk_decoder.v" "" { Text "/home/guiga/Desktop/Guiga/UEFEY/6_semestre_sd/MI_SD/P2/sources/lcd_clk_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530793588585 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530793588585 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "lcd_controller.v(126) " "Verilog HDL information at lcd_controller.v(126): always construct contains both blocking and non-blocking assignments" {  } { { "sources/lcd_controller.v" "" { Text "/home/guiga/Desktop/Guiga/UEFEY/6_semestre_sd/MI_SD/P2/sources/lcd_controller.v" 126 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1530793588586 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "idle IDLE lcd_controller.v(14) " "Verilog HDL Declaration information at lcd_controller.v(14): object \"idle\" differs only in case from object \"IDLE\" in the same scope" {  } { { "sources/lcd_controller.v" "" { Text "/home/guiga/Desktop/Guiga/UEFEY/6_semestre_sd/MI_SD/P2/sources/lcd_controller.v" 14 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1530793588586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sources/lcd_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file sources/lcd_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 lcd_controller " "Found entity 1: lcd_controller" {  } { { "sources/lcd_controller.v" "" { Text "/home/guiga/Desktop/Guiga/UEFEY/6_semestre_sd/MI_SD/P2/sources/lcd_controller.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530793588587 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530793588587 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sources/lcd_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file sources/lcd_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 lcd_decoder " "Found entity 1: lcd_decoder" {  } { { "sources/lcd_decoder.v" "" { Text "/home/guiga/Desktop/Guiga/UEFEY/6_semestre_sd/MI_SD/P2/sources/lcd_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530793588588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530793588588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sources/problema_dois_top.v 1 1 " "Found 1 design units, including 1 entities, in source file sources/problema_dois_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 problema_dois_top " "Found entity 1: problema_dois_top" {  } { { "sources/problema_dois_top.v" "" { Text "/home/guiga/Desktop/Guiga/UEFEY/6_semestre_sd/MI_SD/P2/sources/problema_dois_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530793588589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530793588589 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "problema_dois_top " "Elaborating entity \"problema_dois_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1530793588657 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "serial_out problema_dois_top.v(6) " "Output port \"serial_out\" at problema_dois_top.v(6) has no driver" {  } { { "sources/problema_dois_top.v" "" { Text "/home/guiga/Desktop/Guiga/UEFEY/6_semestre_sd/MI_SD/P2/sources/problema_dois_top.v" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1530793588658 "|problema_dois_top"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "cts problema_dois_top.v(7) " "Output port \"cts\" at problema_dois_top.v(7) has no driver" {  } { { "sources/problema_dois_top.v" "" { Text "/home/guiga/Desktop/Guiga/UEFEY/6_semestre_sd/MI_SD/P2/sources/problema_dois_top.v" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1530793588658 "|problema_dois_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd lcd:lcd " "Elaborating entity \"lcd\" for hierarchy \"lcd:lcd\"" {  } { { "sources/problema_dois_top.v" "lcd" { Text "/home/guiga/Desktop/Guiga/UEFEY/6_semestre_sd/MI_SD/P2/sources/problema_dois_top.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530793588668 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_clk_decoder lcd:lcd\|lcd_clk_decoder:clkd " "Elaborating entity \"lcd_clk_decoder\" for hierarchy \"lcd:lcd\|lcd_clk_decoder:clkd\"" {  } { { "sources/lcd.v" "clkd" { Text "/home/guiga/Desktop/Guiga/UEFEY/6_semestre_sd/MI_SD/P2/sources/lcd.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530793588680 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_decoder lcd:lcd\|lcd_decoder:dec " "Elaborating entity \"lcd_decoder\" for hierarchy \"lcd:lcd\|lcd_decoder:dec\"" {  } { { "sources/lcd.v" "dec" { Text "/home/guiga/Desktop/Guiga/UEFEY/6_semestre_sd/MI_SD/P2/sources/lcd.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530793588688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_crc_stats_dec lcd:lcd\|lcd_crc_stats_dec:statsdec " "Elaborating entity \"lcd_crc_stats_dec\" for hierarchy \"lcd:lcd\|lcd_crc_stats_dec:statsdec\"" {  } { { "sources/lcd.v" "statsdec" { Text "/home/guiga/Desktop/Guiga/UEFEY/6_semestre_sd/MI_SD/P2/sources/lcd.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530793588711 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_controller lcd:lcd\|lcd_controller:ctrl " "Elaborating entity \"lcd_controller\" for hierarchy \"lcd:lcd\|lcd_controller:ctrl\"" {  } { { "sources/lcd.v" "ctrl" { Text "/home/guiga/Desktop/Guiga/UEFEY/6_semestre_sd/MI_SD/P2/sources/lcd.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530793588714 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "num_of_lines lcd_controller.v(54) " "Verilog HDL or VHDL warning at lcd_controller.v(54): object \"num_of_lines\" assigned a value but never read" {  } { { "sources/lcd_controller.v" "" { Text "/home/guiga/Desktop/Guiga/UEFEY/6_semestre_sd/MI_SD/P2/sources/lcd_controller.v" 54 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1530793588716 "|problema_dois_top|lcd:lcd|lcd_controller:ctrl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "cursor_direction lcd_controller.v(54) " "Verilog HDL or VHDL warning at lcd_controller.v(54): object \"cursor_direction\" assigned a value but never read" {  } { { "sources/lcd_controller.v" "" { Text "/home/guiga/Desktop/Guiga/UEFEY/6_semestre_sd/MI_SD/P2/sources/lcd_controller.v" 54 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1530793588716 "|problema_dois_top|lcd:lcd|lcd_controller:ctrl"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "lcd_clk lcd_controller.v(56) " "Verilog HDL warning at lcd_controller.v(56): object lcd_clk used but never assigned" {  } { { "sources/lcd_controller.v" "" { Text "/home/guiga/Desktop/Guiga/UEFEY/6_semestre_sd/MI_SD/P2/sources/lcd_controller.v" 56 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1530793588716 "|problema_dois_top|lcd:lcd|lcd_controller:ctrl"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "flag_20ms lcd_controller.v(59) " "Verilog HDL or VHDL warning at lcd_controller.v(59): object \"flag_20ms\" assigned a value but never read" {  } { { "sources/lcd_controller.v" "" { Text "/home/guiga/Desktop/Guiga/UEFEY/6_semestre_sd/MI_SD/P2/sources/lcd_controller.v" 59 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1530793588716 "|problema_dois_top|lcd:lcd|lcd_controller:ctrl"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "reg_idle lcd_controller.v(126) " "Verilog HDL Always Construct warning at lcd_controller.v(126): inferring latch(es) for variable \"reg_idle\", which holds its previous value in one or more paths through the always construct" {  } { { "sources/lcd_controller.v" "" { Text "/home/guiga/Desktop/Guiga/UEFEY/6_semestre_sd/MI_SD/P2/sources/lcd_controller.v" 126 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1530793588719 "|problema_dois_top|lcd:lcd|lcd_controller:ctrl"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "reg_rs lcd_controller.v(126) " "Verilog HDL Always Construct warning at lcd_controller.v(126): inferring latch(es) for variable \"reg_rs\", which holds its previous value in one or more paths through the always construct" {  } { { "sources/lcd_controller.v" "" { Text "/home/guiga/Desktop/Guiga/UEFEY/6_semestre_sd/MI_SD/P2/sources/lcd_controller.v" 126 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1530793588719 "|problema_dois_top|lcd:lcd|lcd_controller:ctrl"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "reg_db lcd_controller.v(126) " "Verilog HDL Always Construct warning at lcd_controller.v(126): inferring latch(es) for variable \"reg_db\", which holds its previous value in one or more paths through the always construct" {  } { { "sources/lcd_controller.v" "" { Text "/home/guiga/Desktop/Guiga/UEFEY/6_semestre_sd/MI_SD/P2/sources/lcd_controller.v" 126 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1530793588719 "|problema_dois_top|lcd:lcd|lcd_controller:ctrl"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "next lcd_controller.v(126) " "Verilog HDL Always Construct warning at lcd_controller.v(126): inferring latch(es) for variable \"next\", which holds its previous value in one or more paths through the always construct" {  } { { "sources/lcd_controller.v" "" { Text "/home/guiga/Desktop/Guiga/UEFEY/6_semestre_sd/MI_SD/P2/sources/lcd_controller.v" 126 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1530793588719 "|problema_dois_top|lcd:lcd|lcd_controller:ctrl"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "reg_rw lcd_controller.v(126) " "Verilog HDL Always Construct warning at lcd_controller.v(126): inferring latch(es) for variable \"reg_rw\", which holds its previous value in one or more paths through the always construct" {  } { { "sources/lcd_controller.v" "" { Text "/home/guiga/Desktop/Guiga/UEFEY/6_semestre_sd/MI_SD/P2/sources/lcd_controller.v" 126 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1530793588719 "|problema_dois_top|lcd:lcd|lcd_controller:ctrl"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "lcd_clk 0 lcd_controller.v(56) " "Net \"lcd_clk\" at lcd_controller.v(56) has no driver or initial value, using a default initial value '0'" {  } { { "sources/lcd_controller.v" "" { Text "/home/guiga/Desktop/Guiga/UEFEY/6_semestre_sd/MI_SD/P2/sources/lcd_controller.v" 56 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1530793588720 "|problema_dois_top|lcd:lcd|lcd_controller:ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_rw lcd_controller.v(126) " "Inferred latch for \"reg_rw\" at lcd_controller.v(126)" {  } { { "sources/lcd_controller.v" "" { Text "/home/guiga/Desktop/Guiga/UEFEY/6_semestre_sd/MI_SD/P2/sources/lcd_controller.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530793588721 "|problema_dois_top|lcd:lcd|lcd_controller:ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next.ENTRY_MODE lcd_controller.v(126) " "Inferred latch for \"next.ENTRY_MODE\" at lcd_controller.v(126)" {  } { { "sources/lcd_controller.v" "" { Text "/home/guiga/Desktop/Guiga/UEFEY/6_semestre_sd/MI_SD/P2/sources/lcd_controller.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530793588721 "|problema_dois_top|lcd:lcd|lcd_controller:ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next.DISPLAY_CLEAR lcd_controller.v(126) " "Inferred latch for \"next.DISPLAY_CLEAR\" at lcd_controller.v(126)" {  } { { "sources/lcd_controller.v" "" { Text "/home/guiga/Desktop/Guiga/UEFEY/6_semestre_sd/MI_SD/P2/sources/lcd_controller.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530793588721 "|problema_dois_top|lcd:lcd|lcd_controller:ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next.IDLE lcd_controller.v(126) " "Inferred latch for \"next.IDLE\" at lcd_controller.v(126)" {  } { { "sources/lcd_controller.v" "" { Text "/home/guiga/Desktop/Guiga/UEFEY/6_semestre_sd/MI_SD/P2/sources/lcd_controller.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530793588722 "|problema_dois_top|lcd:lcd|lcd_controller:ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next.DISPLAY_ON lcd_controller.v(126) " "Inferred latch for \"next.DISPLAY_ON\" at lcd_controller.v(126)" {  } { { "sources/lcd_controller.v" "" { Text "/home/guiga/Desktop/Guiga/UEFEY/6_semestre_sd/MI_SD/P2/sources/lcd_controller.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530793588722 "|problema_dois_top|lcd:lcd|lcd_controller:ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next.CONTRAST lcd_controller.v(126) " "Inferred latch for \"next.CONTRAST\" at lcd_controller.v(126)" {  } { { "sources/lcd_controller.v" "" { Text "/home/guiga/Desktop/Guiga/UEFEY/6_semestre_sd/MI_SD/P2/sources/lcd_controller.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530793588722 "|problema_dois_top|lcd:lcd|lcd_controller:ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next.FOLLOWER_CONTROL lcd_controller.v(126) " "Inferred latch for \"next.FOLLOWER_CONTROL\" at lcd_controller.v(126)" {  } { { "sources/lcd_controller.v" "" { Text "/home/guiga/Desktop/Guiga/UEFEY/6_semestre_sd/MI_SD/P2/sources/lcd_controller.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530793588722 "|problema_dois_top|lcd:lcd|lcd_controller:ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next.POWER_CONTROL lcd_controller.v(126) " "Inferred latch for \"next.POWER_CONTROL\" at lcd_controller.v(126)" {  } { { "sources/lcd_controller.v" "" { Text "/home/guiga/Desktop/Guiga/UEFEY/6_semestre_sd/MI_SD/P2/sources/lcd_controller.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530793588722 "|problema_dois_top|lcd:lcd|lcd_controller:ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next.OSC_FREQ lcd_controller.v(126) " "Inferred latch for \"next.OSC_FREQ\" at lcd_controller.v(126)" {  } { { "sources/lcd_controller.v" "" { Text "/home/guiga/Desktop/Guiga/UEFEY/6_semestre_sd/MI_SD/P2/sources/lcd_controller.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530793588722 "|problema_dois_top|lcd:lcd|lcd_controller:ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next.FUNCTION_SET lcd_controller.v(126) " "Inferred latch for \"next.FUNCTION_SET\" at lcd_controller.v(126)" {  } { { "sources/lcd_controller.v" "" { Text "/home/guiga/Desktop/Guiga/UEFEY/6_semestre_sd/MI_SD/P2/sources/lcd_controller.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530793588722 "|problema_dois_top|lcd:lcd|lcd_controller:ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next.CONFIG_2 lcd_controller.v(126) " "Inferred latch for \"next.CONFIG_2\" at lcd_controller.v(126)" {  } { { "sources/lcd_controller.v" "" { Text "/home/guiga/Desktop/Guiga/UEFEY/6_semestre_sd/MI_SD/P2/sources/lcd_controller.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530793588722 "|problema_dois_top|lcd:lcd|lcd_controller:ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next.CONFIG lcd_controller.v(126) " "Inferred latch for \"next.CONFIG\" at lcd_controller.v(126)" {  } { { "sources/lcd_controller.v" "" { Text "/home/guiga/Desktop/Guiga/UEFEY/6_semestre_sd/MI_SD/P2/sources/lcd_controller.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530793588722 "|problema_dois_top|lcd:lcd|lcd_controller:ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "next.0000 lcd_controller.v(126) " "Inferred latch for \"next.0000\" at lcd_controller.v(126)" {  } { { "sources/lcd_controller.v" "" { Text "/home/guiga/Desktop/Guiga/UEFEY/6_semestre_sd/MI_SD/P2/sources/lcd_controller.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530793588722 "|problema_dois_top|lcd:lcd|lcd_controller:ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_db\[0\] lcd_controller.v(126) " "Inferred latch for \"reg_db\[0\]\" at lcd_controller.v(126)" {  } { { "sources/lcd_controller.v" "" { Text "/home/guiga/Desktop/Guiga/UEFEY/6_semestre_sd/MI_SD/P2/sources/lcd_controller.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530793588723 "|problema_dois_top|lcd:lcd|lcd_controller:ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_db\[1\] lcd_controller.v(126) " "Inferred latch for \"reg_db\[1\]\" at lcd_controller.v(126)" {  } { { "sources/lcd_controller.v" "" { Text "/home/guiga/Desktop/Guiga/UEFEY/6_semestre_sd/MI_SD/P2/sources/lcd_controller.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530793588723 "|problema_dois_top|lcd:lcd|lcd_controller:ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_db\[2\] lcd_controller.v(126) " "Inferred latch for \"reg_db\[2\]\" at lcd_controller.v(126)" {  } { { "sources/lcd_controller.v" "" { Text "/home/guiga/Desktop/Guiga/UEFEY/6_semestre_sd/MI_SD/P2/sources/lcd_controller.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530793588723 "|problema_dois_top|lcd:lcd|lcd_controller:ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_db\[3\] lcd_controller.v(126) " "Inferred latch for \"reg_db\[3\]\" at lcd_controller.v(126)" {  } { { "sources/lcd_controller.v" "" { Text "/home/guiga/Desktop/Guiga/UEFEY/6_semestre_sd/MI_SD/P2/sources/lcd_controller.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530793588723 "|problema_dois_top|lcd:lcd|lcd_controller:ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_db\[4\] lcd_controller.v(126) " "Inferred latch for \"reg_db\[4\]\" at lcd_controller.v(126)" {  } { { "sources/lcd_controller.v" "" { Text "/home/guiga/Desktop/Guiga/UEFEY/6_semestre_sd/MI_SD/P2/sources/lcd_controller.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530793588723 "|problema_dois_top|lcd:lcd|lcd_controller:ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_db\[5\] lcd_controller.v(126) " "Inferred latch for \"reg_db\[5\]\" at lcd_controller.v(126)" {  } { { "sources/lcd_controller.v" "" { Text "/home/guiga/Desktop/Guiga/UEFEY/6_semestre_sd/MI_SD/P2/sources/lcd_controller.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530793588723 "|problema_dois_top|lcd:lcd|lcd_controller:ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_db\[6\] lcd_controller.v(126) " "Inferred latch for \"reg_db\[6\]\" at lcd_controller.v(126)" {  } { { "sources/lcd_controller.v" "" { Text "/home/guiga/Desktop/Guiga/UEFEY/6_semestre_sd/MI_SD/P2/sources/lcd_controller.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530793588724 "|problema_dois_top|lcd:lcd|lcd_controller:ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_db\[7\] lcd_controller.v(126) " "Inferred latch for \"reg_db\[7\]\" at lcd_controller.v(126)" {  } { { "sources/lcd_controller.v" "" { Text "/home/guiga/Desktop/Guiga/UEFEY/6_semestre_sd/MI_SD/P2/sources/lcd_controller.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530793588724 "|problema_dois_top|lcd:lcd|lcd_controller:ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_rs lcd_controller.v(126) " "Inferred latch for \"reg_rs\" at lcd_controller.v(126)" {  } { { "sources/lcd_controller.v" "" { Text "/home/guiga/Desktop/Guiga/UEFEY/6_semestre_sd/MI_SD/P2/sources/lcd_controller.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530793588724 "|problema_dois_top|lcd:lcd|lcd_controller:ctrl"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "reg_idle lcd_controller.v(126) " "Inferred latch for \"reg_idle\" at lcd_controller.v(126)" {  } { { "sources/lcd_controller.v" "" { Text "/home/guiga/Desktop/Guiga/UEFEY/6_semestre_sd/MI_SD/P2/sources/lcd_controller.v" 126 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530793588724 "|problema_dois_top|lcd:lcd|lcd_controller:ctrl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lcd_write lcd:lcd\|lcd_write:lcdw " "Elaborating entity \"lcd_write\" for hierarchy \"lcd:lcd\|lcd_write:lcdw\"" {  } { { "sources/lcd.v" "lcdw" { Text "/home/guiga/Desktop/Guiga/UEFEY/6_semestre_sd/MI_SD/P2/sources/lcd.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1530793588734 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "data_out lcd_write.v(13) " "Verilog HDL or VHDL warning at lcd_write.v(13): object \"data_out\" assigned a value but never read" {  } { { "sources/lcd_write.v" "" { Text "/home/guiga/Desktop/Guiga/UEFEY/6_semestre_sd/MI_SD/P2/sources/lcd_write.v" 13 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1530793588734 "|problema_dois_top|lcd:lcd|lcd_write:lcdw"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "reg_en lcd_write.v(16) " "Verilog HDL or VHDL warning at lcd_write.v(16): object \"reg_en\" assigned a value but never read" {  } { { "sources/lcd_write.v" "" { Text "/home/guiga/Desktop/Guiga/UEFEY/6_semestre_sd/MI_SD/P2/sources/lcd_write.v" 16 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1530793588734 "|problema_dois_top|lcd:lcd|lcd_write:lcdw"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "bytes_sent lcd_write.v(28) " "Verilog HDL Always Construct warning at lcd_write.v(28): inferring latch(es) for variable \"bytes_sent\", which holds its previous value in one or more paths through the always construct" {  } { { "sources/lcd_write.v" "" { Text "/home/guiga/Desktop/Guiga/UEFEY/6_semestre_sd/MI_SD/P2/sources/lcd_write.v" 28 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1530793588735 "|problema_dois_top|lcd:lcd|lcd_write:lcdw"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "lcd_data_out lcd_write.v(5) " "Output port \"lcd_data_out\" at lcd_write.v(5) has no driver" {  } { { "sources/lcd_write.v" "" { Text "/home/guiga/Desktop/Guiga/UEFEY/6_semestre_sd/MI_SD/P2/sources/lcd_write.v" 5 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1530793588736 "|problema_dois_top|lcd:lcd|lcd_write:lcdw"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "lcd_data_en lcd_write.v(7) " "Output port \"lcd_data_en\" at lcd_write.v(7) has no driver" {  } { { "sources/lcd_write.v" "" { Text "/home/guiga/Desktop/Guiga/UEFEY/6_semestre_sd/MI_SD/P2/sources/lcd_write.v" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1530793588736 "|problema_dois_top|lcd:lcd|lcd_write:lcdw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bytes_sent\[0\] lcd_write.v(28) " "Inferred latch for \"bytes_sent\[0\]\" at lcd_write.v(28)" {  } { { "sources/lcd_write.v" "" { Text "/home/guiga/Desktop/Guiga/UEFEY/6_semestre_sd/MI_SD/P2/sources/lcd_write.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530793588736 "|problema_dois_top|lcd:lcd|lcd_write:lcdw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bytes_sent\[1\] lcd_write.v(28) " "Inferred latch for \"bytes_sent\[1\]\" at lcd_write.v(28)" {  } { { "sources/lcd_write.v" "" { Text "/home/guiga/Desktop/Guiga/UEFEY/6_semestre_sd/MI_SD/P2/sources/lcd_write.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530793588736 "|problema_dois_top|lcd:lcd|lcd_write:lcdw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bytes_sent\[2\] lcd_write.v(28) " "Inferred latch for \"bytes_sent\[2\]\" at lcd_write.v(28)" {  } { { "sources/lcd_write.v" "" { Text "/home/guiga/Desktop/Guiga/UEFEY/6_semestre_sd/MI_SD/P2/sources/lcd_write.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530793588736 "|problema_dois_top|lcd:lcd|lcd_write:lcdw"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "bytes_sent\[3\] lcd_write.v(28) " "Inferred latch for \"bytes_sent\[3\]\" at lcd_write.v(28)" {  } { { "sources/lcd_write.v" "" { Text "/home/guiga/Desktop/Guiga/UEFEY/6_semestre_sd/MI_SD/P2/sources/lcd_write.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1530793588736 "|problema_dois_top|lcd:lcd|lcd_write:lcdw"}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_c124.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_c124.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_c124 " "Found entity 1: altsyncram_c124" {  } { { "db/altsyncram_c124.tdf" "" { Text "/home/guiga/Desktop/Guiga/UEFEY/6_semestre_sd/MI_SD/P2/db/altsyncram_c124.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530793589939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530793589939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_msa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_msa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_msa " "Found entity 1: decode_msa" {  } { { "db/decode_msa.tdf" "" { Text "/home/guiga/Desktop/Guiga/UEFEY/6_semestre_sd/MI_SD/P2/db/decode_msa.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530793590036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530793590036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_lob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_lob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_lob " "Found entity 1: mux_lob" {  } { { "db/mux_lob.tdf" "" { Text "/home/guiga/Desktop/Guiga/UEFEY/6_semestre_sd/MI_SD/P2/db/mux_lob.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530793590089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530793590089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_qsc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_qsc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_qsc " "Found entity 1: mux_qsc" {  } { { "db/mux_qsc.tdf" "" { Text "/home/guiga/Desktop/Guiga/UEFEY/6_semestre_sd/MI_SD/P2/db/mux_qsc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530793590198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530793590198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dvf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dvf " "Found entity 1: decode_dvf" {  } { { "db/decode_dvf.tdf" "" { Text "/home/guiga/Desktop/Guiga/UEFEY/6_semestre_sd/MI_SD/P2/db/decode_dvf.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530793590258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530793590258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_fgi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_fgi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_fgi " "Found entity 1: cntr_fgi" {  } { { "db/cntr_fgi.tdf" "" { Text "/home/guiga/Desktop/Guiga/UEFEY/6_semestre_sd/MI_SD/P2/db/cntr_fgi.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530793590346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530793590346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_gbj.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_gbj.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_gbj " "Found entity 1: cntr_gbj" {  } { { "db/cntr_gbj.tdf" "" { Text "/home/guiga/Desktop/Guiga/UEFEY/6_semestre_sd/MI_SD/P2/db/cntr_gbj.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530793590410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530793590410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_dgi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_dgi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_dgi " "Found entity 1: cntr_dgi" {  } { { "db/cntr_dgi.tdf" "" { Text "/home/guiga/Desktop/Guiga/UEFEY/6_semestre_sd/MI_SD/P2/db/cntr_dgi.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530793590485 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530793590485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_rgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_rgc " "Found entity 1: cmpr_rgc" {  } { { "db/cmpr_rgc.tdf" "" { Text "/home/guiga/Desktop/Guiga/UEFEY/6_semestre_sd/MI_SD/P2/db/cmpr_rgc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530793590531 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530793590531 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_23j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_23j " "Found entity 1: cntr_23j" {  } { { "db/cntr_23j.tdf" "" { Text "/home/guiga/Desktop/Guiga/UEFEY/6_semestre_sd/MI_SD/P2/db/cntr_23j.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530793590596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530793590596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ngc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ngc " "Found entity 1: cmpr_ngc" {  } { { "db/cmpr_ngc.tdf" "" { Text "/home/guiga/Desktop/Guiga/UEFEY/6_semestre_sd/MI_SD/P2/db/cmpr_ngc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530793590641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530793590641 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530793590829 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "sld_hub " "Start IP generation for the debug fabric within sld_hub." {  } {  } 0 11170 "Start IP generation for the debug fabric within %1!s!." 0 0 "Quartus II" 0 -1 1530793590882 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2018.07.05.09:26:37 Progress: Loading sld520c60e5/alt_sld_fab_wrapper_hw.tcl " "2018.07.05.09:26:37 Progress: Loading sld520c60e5/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1530793597528 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1530793600757 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1530793601014 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1530793601721 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1530793601742 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1530793601766 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1530793601825 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1530793601835 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1530793601835 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "sld_hub " "Finished IP generation for the debug fabric within sld_hub." {  } {  } 0 11171 "Finished IP generation for the debug fabric within %1!s!." 0 0 "Quartus II" 0 -1 1530793602558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld520c60e5/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld520c60e5/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld520c60e5/alt_sld_fab.v" "" { Text "/home/guiga/Desktop/Guiga/UEFEY/6_semestre_sd/MI_SD/P2/db/ip/sld520c60e5/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530793602733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530793602733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld520c60e5/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld520c60e5/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld520c60e5/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "/home/guiga/Desktop/Guiga/UEFEY/6_semestre_sd/MI_SD/P2/db/ip/sld520c60e5/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530793602762 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530793602762 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld520c60e5/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld520c60e5/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld520c60e5/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "/home/guiga/Desktop/Guiga/UEFEY/6_semestre_sd/MI_SD/P2/db/ip/sld520c60e5/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530793602763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530793602763 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld520c60e5/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld520c60e5/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld520c60e5/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "/home/guiga/Desktop/Guiga/UEFEY/6_semestre_sd/MI_SD/P2/db/ip/sld520c60e5/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530793602774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530793602774 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld520c60e5/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld520c60e5/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld520c60e5/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/guiga/Desktop/Guiga/UEFEY/6_semestre_sd/MI_SD/P2/db/ip/sld520c60e5/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 92 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530793602807 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld520c60e5/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/guiga/Desktop/Guiga/UEFEY/6_semestre_sd/MI_SD/P2/db/ip/sld520c60e5/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530793602807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530793602807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld520c60e5/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld520c60e5/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld520c60e5/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "/home/guiga/Desktop/Guiga/UEFEY/6_semestre_sd/MI_SD/P2/db/ip/sld520c60e5/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1530793602820 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1530793602820 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "lcd:lcd\|lcd_write:lcdw\|bytes_sent\[2\] " "LATCH primitive \"lcd:lcd\|lcd_write:lcdw\|bytes_sent\[2\]\" is permanently disabled" {  } { { "sources/lcd_write.v" "" { Text "/home/guiga/Desktop/Guiga/UEFEY/6_semestre_sd/MI_SD/P2/sources/lcd_write.v" 28 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1530793603623 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "lcd:lcd\|lcd_write:lcdw\|bytes_sent\[1\] " "LATCH primitive \"lcd:lcd\|lcd_write:lcdw\|bytes_sent\[1\]\" is permanently disabled" {  } { { "sources/lcd_write.v" "" { Text "/home/guiga/Desktop/Guiga/UEFEY/6_semestre_sd/MI_SD/P2/sources/lcd_write.v" 28 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1530793603623 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "lcd:lcd\|lcd_write:lcdw\|bytes_sent\[0\] " "LATCH primitive \"lcd:lcd\|lcd_write:lcdw\|bytes_sent\[0\]\" is permanently disabled" {  } { { "sources/lcd_write.v" "" { Text "/home/guiga/Desktop/Guiga/UEFEY/6_semestre_sd/MI_SD/P2/sources/lcd_write.v" 28 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1530793603623 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_LATCH_DISABLED" "lcd:lcd\|lcd_write:lcdw\|bytes_sent\[3\] " "LATCH primitive \"lcd:lcd\|lcd_write:lcdw\|bytes_sent\[3\]\" is permanently disabled" {  } { { "sources/lcd_write.v" "" { Text "/home/guiga/Desktop/Guiga/UEFEY/6_semestre_sd/MI_SD/P2/sources/lcd_write.v" 28 -1 0 } }  } 0 14025 "LATCH primitive \"%1!s!\" is permanently disabled" 0 0 "Quartus II" 0 -1 1530793603623 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1530793603838 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "serial_out GND " "Pin \"serial_out\" is stuck at GND" {  } { { "sources/problema_dois_top.v" "" { Text "/home/guiga/Desktop/Guiga/UEFEY/6_semestre_sd/MI_SD/P2/sources/problema_dois_top.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1530793603995 "|problema_dois_top|serial_out"} { "Warning" "WMLS_MLS_STUCK_PIN" "cts GND " "Pin \"cts\" is stuck at GND" {  } { { "sources/problema_dois_top.v" "" { Text "/home/guiga/Desktop/Guiga/UEFEY/6_semestre_sd/MI_SD/P2/sources/problema_dois_top.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1530793603995 "|problema_dois_top|cts"} { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_data\[0\] GND " "Pin \"lcd_data\[0\]\" is stuck at GND" {  } { { "sources/problema_dois_top.v" "" { Text "/home/guiga/Desktop/Guiga/UEFEY/6_semestre_sd/MI_SD/P2/sources/problema_dois_top.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1530793603995 "|problema_dois_top|lcd_data[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_data\[1\] GND " "Pin \"lcd_data\[1\]\" is stuck at GND" {  } { { "sources/problema_dois_top.v" "" { Text "/home/guiga/Desktop/Guiga/UEFEY/6_semestre_sd/MI_SD/P2/sources/problema_dois_top.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1530793603995 "|problema_dois_top|lcd_data[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_data\[2\] GND " "Pin \"lcd_data\[2\]\" is stuck at GND" {  } { { "sources/problema_dois_top.v" "" { Text "/home/guiga/Desktop/Guiga/UEFEY/6_semestre_sd/MI_SD/P2/sources/problema_dois_top.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1530793603995 "|problema_dois_top|lcd_data[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_data\[3\] GND " "Pin \"lcd_data\[3\]\" is stuck at GND" {  } { { "sources/problema_dois_top.v" "" { Text "/home/guiga/Desktop/Guiga/UEFEY/6_semestre_sd/MI_SD/P2/sources/problema_dois_top.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1530793603995 "|problema_dois_top|lcd_data[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_data\[4\] GND " "Pin \"lcd_data\[4\]\" is stuck at GND" {  } { { "sources/problema_dois_top.v" "" { Text "/home/guiga/Desktop/Guiga/UEFEY/6_semestre_sd/MI_SD/P2/sources/problema_dois_top.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1530793603995 "|problema_dois_top|lcd_data[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_data\[5\] GND " "Pin \"lcd_data\[5\]\" is stuck at GND" {  } { { "sources/problema_dois_top.v" "" { Text "/home/guiga/Desktop/Guiga/UEFEY/6_semestre_sd/MI_SD/P2/sources/problema_dois_top.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1530793603995 "|problema_dois_top|lcd_data[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_data\[6\] GND " "Pin \"lcd_data\[6\]\" is stuck at GND" {  } { { "sources/problema_dois_top.v" "" { Text "/home/guiga/Desktop/Guiga/UEFEY/6_semestre_sd/MI_SD/P2/sources/problema_dois_top.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1530793603995 "|problema_dois_top|lcd_data[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_data\[7\] GND " "Pin \"lcd_data\[7\]\" is stuck at GND" {  } { { "sources/problema_dois_top.v" "" { Text "/home/guiga/Desktop/Guiga/UEFEY/6_semestre_sd/MI_SD/P2/sources/problema_dois_top.v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1530793603995 "|problema_dois_top|lcd_data[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_rs GND " "Pin \"lcd_rs\" is stuck at GND" {  } { { "sources/problema_dois_top.v" "" { Text "/home/guiga/Desktop/Guiga/UEFEY/6_semestre_sd/MI_SD/P2/sources/problema_dois_top.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1530793603995 "|problema_dois_top|lcd_rs"} { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_rw VCC " "Pin \"lcd_rw\" is stuck at VCC" {  } { { "sources/problema_dois_top.v" "" { Text "/home/guiga/Desktop/Guiga/UEFEY/6_semestre_sd/MI_SD/P2/sources/problema_dois_top.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1530793603995 "|problema_dois_top|lcd_rw"} { "Warning" "WMLS_MLS_STUCK_PIN" "lcd_backlight VCC " "Pin \"lcd_backlight\" is stuck at VCC" {  } { { "sources/problema_dois_top.v" "" { Text "/home/guiga/Desktop/Guiga/UEFEY/6_semestre_sd/MI_SD/P2/sources/problema_dois_top.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1530793603995 "|problema_dois_top|lcd_backlight"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1530793603995 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530793604093 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "9 " "9 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1530793604490 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/guiga/Desktop/Guiga/UEFEY/6_semestre_sd/MI_SD/P2/output_files/problema_dois_top.map.smsg " "Generated suppressed messages file /home/guiga/Desktop/Guiga/UEFEY/6_semestre_sd/MI_SD/P2/output_files/problema_dois_top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1530793604548 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 65 " "Successfully connected in-system debug instance \"auto_signaltap_0\" to all 65 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Successfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Quartus II" 0 -1 1530793604919 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1530793604991 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530793604991 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "serial_in " "No output dependent on input pin \"serial_in\"" {  } { { "sources/problema_dois_top.v" "" { Text "/home/guiga/Desktop/Guiga/UEFEY/6_semestre_sd/MI_SD/P2/sources/problema_dois_top.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1530793605208 "|problema_dois_top|serial_in"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1530793605208 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1103 " "Implemented 1103 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1530793605208 ""} { "Info" "ICUT_CUT_TM_OPINS" "15 " "Implemented 15 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1530793605208 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1017 " "Implemented 1017 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1530793605208 ""} { "Info" "ICUT_CUT_TM_RAMS" "64 " "Implemented 64 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1530793605208 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1530793605208 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 38 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 38 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1078 " "Peak virtual memory: 1078 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1530793605243 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul  5 09:26:45 2018 " "Processing ended: Thu Jul  5 09:26:45 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1530793605243 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:32 " "Elapsed time: 00:00:32" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1530793605243 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:15 " "Total CPU time (on all processors): 00:01:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1530793605243 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1530793605243 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1530793631044 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1530793631045 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul  5 09:27:10 2018 " "Processing started: Thu Jul  5 09:27:10 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1530793631045 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1530793631045 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off problema_dois -c problema_dois_top " "Command: quartus_fit --read_settings_files=off --write_settings_files=off problema_dois -c problema_dois_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1530793631045 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1530793631103 ""}
{ "Info" "0" "" "Project  = problema_dois" {  } {  } 0 0 "Project  = problema_dois" 0 0 "Fitter" 0 0 1530793631104 ""}
{ "Info" "0" "" "Revision = problema_dois_top" {  } {  } 0 0 "Revision = problema_dois_top" 0 0 "Fitter" 0 0 1530793631104 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1530793631325 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "problema_dois_top EP4CE22F17C6 " "Selected device EP4CE22F17C6 for design \"problema_dois_top\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1530793631342 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1530793631405 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1530793631405 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1530793631621 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1530793631626 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C6 " "Device EP4CE10F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1530793631719 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C6 " "Device EP4CE6F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1530793631719 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C6 " "Device EP4CE15F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1530793631719 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1530793631719 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "/home/guiga/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guiga/altera/15.0/quartus/linux64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "/home/guiga/Desktop/Guiga/UEFEY/6_semestre_sd/MI_SD/P2/" { { 0 { 0 ""} 0 4225 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1530793631726 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "/home/guiga/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guiga/altera/15.0/quartus/linux64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "/home/guiga/Desktop/Guiga/UEFEY/6_semestre_sd/MI_SD/P2/" { { 0 { 0 ""} 0 4227 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1530793631726 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "/home/guiga/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guiga/altera/15.0/quartus/linux64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "/home/guiga/Desktop/Guiga/UEFEY/6_semestre_sd/MI_SD/P2/" { { 0 { 0 ""} 0 4229 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1530793631726 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "/home/guiga/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guiga/altera/15.0/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "/home/guiga/Desktop/Guiga/UEFEY/6_semestre_sd/MI_SD/P2/" { { 0 { 0 ""} 0 4231 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1530793631726 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "/home/guiga/altera/15.0/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/guiga/altera/15.0/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "/home/guiga/Desktop/Guiga/UEFEY/6_semestre_sd/MI_SD/P2/" { { 0 { 0 ""} 0 4233 9698 10655 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1530793631726 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1530793631726 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1530793631728 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1530793631793 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "14 17 " "No exact pin location assignment(s) for 14 pins of 17 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1530793632178 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1530793632533 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1530793632533 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1530793632533 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1530793632533 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "problema_dois_top.sdc " "Synopsys Design Constraints File file not found: 'problema_dois_top.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1530793632547 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "lcd:lcd\|lcd_clk_decoder:clkd\|out_clk " "Node: lcd:lcd\|lcd_clk_decoder:clkd\|out_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register lcd:lcd\|lcd_controller:ctrl\|time_counter\[1\] lcd:lcd\|lcd_clk_decoder:clkd\|out_clk " "Register lcd:lcd\|lcd_controller:ctrl\|time_counter\[1\] is being clocked by lcd:lcd\|lcd_clk_decoder:clkd\|out_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1530793632552 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1530793632552 "|problema_dois_top|lcd:lcd|lcd_clk_decoder:clkd|out_clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clock " "Node: clock was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register lcd:lcd\|lcd_clk_decoder:clkd\|out_clk clock " "Register lcd:lcd\|lcd_clk_decoder:clkd\|out_clk is being clocked by clock" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1530793632553 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1530793632553 "|problema_dois_top|clock"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1530793632565 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1530793632565 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1530793632565 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1530793632566 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1530793632566 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1530793632566 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1530793632566 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1530793632566 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clock~input (placed in PIN R8 (CLK15, DIFFCLK_6p)) " "Automatically promoted node clock~input (placed in PIN R8 (CLK15, DIFFCLK_6p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1530793632822 ""}  } { { "sources/problema_dois_top.v" "" { Text "/home/guiga/Desktop/Guiga/UEFEY/6_semestre_sd/MI_SD/P2/sources/problema_dois_top.v" 2 0 0 } } { "temporary_test_loc" "" { Generic "/home/guiga/Desktop/Guiga/UEFEY/6_semestre_sd/MI_SD/P2/" { { 0 { 0 ""} 0 4214 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1530793632822 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1530793632822 ""}  } { { "temporary_test_loc" "" { Generic "/home/guiga/Desktop/Guiga/UEFEY/6_semestre_sd/MI_SD/P2/" { { 0 { 0 ""} 0 247 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1530793632822 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "lcd:lcd\|lcd_clk_decoder:clkd\|out_clk  " "Automatically promoted node lcd:lcd\|lcd_clk_decoder:clkd\|out_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1530793632822 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lcd:lcd\|lcd_clk_decoder:clkd\|out_clk~0 " "Destination node lcd:lcd\|lcd_clk_decoder:clkd\|out_clk~0" {  } { { "sources/lcd_clk_decoder.v" "" { Text "/home/guiga/Desktop/Guiga/UEFEY/6_semestre_sd/MI_SD/P2/sources/lcd_clk_decoder.v" 12 -1 0 } } { "temporary_test_loc" "" { Generic "/home/guiga/Desktop/Guiga/UEFEY/6_semestre_sd/MI_SD/P2/" { { 0 { 0 ""} 0 191 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1530793632822 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1530793632822 ""}  } { { "sources/lcd_clk_decoder.v" "" { Text "/home/guiga/Desktop/Guiga/UEFEY/6_semestre_sd/MI_SD/P2/sources/lcd_clk_decoder.v" 12 0 0 } } { "/home/guiga/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guiga/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "lcd:lcd\|lcd_clk_decoder:clkd\|out_clk" } } } } { "temporary_test_loc" "" { Generic "/home/guiga/Desktop/Guiga/UEFEY/6_semestre_sd/MI_SD/P2/" { { 0 { 0 ""} 0 21 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1530793632822 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all  " "Automatically promoted node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1530793632823 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0" {  } { { "sld_buffer_manager.vhd" "" { Text "/home/guiga/altera/15.0/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 627 -1 0 } } { "temporary_test_loc" "" { Generic "/home/guiga/Desktop/Guiga/UEFEY/6_semestre_sd/MI_SD/P2/" { { 0 { 0 ""} 0 2061 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1530793632823 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset" {  } { { "sld_buffer_manager.vhd" "" { Text "/home/guiga/altera/15.0/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 627 -1 0 } } { "temporary_test_loc" "" { Generic "/home/guiga/Desktop/Guiga/UEFEY/6_semestre_sd/MI_SD/P2/" { { 0 { 0 ""} 0 835 9698 10655 0 0 ""}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1530793632823 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1530793632823 ""}  } { { "sld_signaltap_impl.vhd" "" { Text "/home/guiga/altera/15.0/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 852 -1 0 } } { "temporary_test_loc" "" { Generic "/home/guiga/Desktop/Guiga/UEFEY/6_semestre_sd/MI_SD/P2/" { { 0 { 0 ""} 0 1480 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1530793632823 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "lcd:lcd\|lcd_controller:ctrl\|time_counter\[5\]~5  " "Automatically promoted node lcd:lcd\|lcd_controller:ctrl\|time_counter\[5\]~5 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1530793632823 ""}  } { { "sources/lcd_controller.v" "" { Text "/home/guiga/Desktop/Guiga/UEFEY/6_semestre_sd/MI_SD/P2/sources/lcd_controller.v" 94 -1 0 } } { "temporary_test_loc" "" { Generic "/home/guiga/Desktop/Guiga/UEFEY/6_semestre_sd/MI_SD/P2/" { { 0 { 0 ""} 0 185 9698 10655 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1530793632823 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1530793633360 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1530793633364 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1530793633364 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1530793633369 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1530793633375 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1530793633382 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1530793633382 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1530793633385 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1530793633474 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1530793633478 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1530793633478 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "14 unused 2.5V 0 14 0 " "Number of I/O pins in group: 14 (unused VREF, 2.5V VCCIO, 0 input, 14 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1530793633482 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1530793633482 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1530793633482 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 8 10 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 8 total pin(s) used --  10 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1530793633483 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 15 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  15 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1530793633483 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 24 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1530793633483 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 20 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  20 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1530793633483 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 18 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  18 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1530793633483 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 12 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1530793633483 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 24 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1530793633483 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 1 23 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  23 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1530793633483 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1530793633483 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1530793633483 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "led\[0\] " "Node \"led\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/guiga/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guiga/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "led\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1530793633600 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "led\[1\] " "Node \"led\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/guiga/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guiga/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "led\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1530793633600 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "led\[2\] " "Node \"led\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/guiga/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guiga/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "led\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1530793633600 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "led\[3\] " "Node \"led\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/guiga/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guiga/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "led\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1530793633600 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "led\[4\] " "Node \"led\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/guiga/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guiga/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "led\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1530793633600 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "led\[5\] " "Node \"led\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/guiga/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guiga/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "led\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1530793633600 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "led\[6\] " "Node \"led\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/guiga/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guiga/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "led\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1530793633600 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "led\[7\] " "Node \"led\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "/home/guiga/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guiga/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "led\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1530793633600 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "switch " "Node \"switch\" is assigned to location or region, but does not exist in design" {  } { { "/home/guiga/altera/15.0/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/guiga/altera/15.0/quartus/linux64/Assignment Editor.qase" 1 { { 0 "switch" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1530793633600 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1530793633600 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1530793633600 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1530793633606 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1530793634788 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1530793635129 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1530793635165 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1530793635817 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1530793635817 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1530793636341 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "9 X21_Y11 X31_Y22 " "Router estimated peak interconnect usage is 9% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22" {  } { { "loc" "" { Generic "/home/guiga/Desktop/Guiga/UEFEY/6_semestre_sd/MI_SD/P2/" { { 1 { 0 "Router estimated peak interconnect usage is 9% of the available device resources in the region that extends from location X21_Y11 to location X31_Y22"} { { 12 { 0 ""} 21 11 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1530793638313 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1530793638313 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1530793638456 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1530793638456 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1530793638456 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1530793638456 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.49 " "Total time spent on timing analysis during the Fitter is 0.49 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1530793638543 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1530793638640 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1530793639128 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1530793639204 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1530793639858 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1530793640694 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1530793641022 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/guiga/Desktop/Guiga/UEFEY/6_semestre_sd/MI_SD/P2/output_files/problema_dois_top.fit.smsg " "Generated suppressed messages file /home/guiga/Desktop/Guiga/UEFEY/6_semestre_sd/MI_SD/P2/output_files/problema_dois_top.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1530793641197 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 20 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 20 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1202 " "Peak virtual memory: 1202 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1530793642012 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul  5 09:27:22 2018 " "Processing ended: Thu Jul  5 09:27:22 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1530793642012 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1530793642012 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1530793642012 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1530793642012 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1530793667599 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1530793667600 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul  5 09:27:47 2018 " "Processing started: Thu Jul  5 09:27:47 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1530793667600 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1530793667600 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off problema_dois -c problema_dois_top " "Command: quartus_asm --read_settings_files=off --write_settings_files=off problema_dois -c problema_dois_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1530793667600 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1530793668841 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1530793668880 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "856 " "Peak virtual memory: 856 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1530793669208 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul  5 09:27:49 2018 " "Processing ended: Thu Jul  5 09:27:49 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1530793669208 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1530793669208 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1530793669208 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1530793669208 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1530793692790 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1530793694945 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1530793694946 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul  5 09:28:14 2018 " "Processing started: Thu Jul  5 09:28:14 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1530793694946 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1530793694946 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta problema_dois -c problema_dois_top " "Command: quartus_sta problema_dois -c problema_dois_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1530793694946 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #11" {  } {  } 0 0 "qsta_default_script.tcl version: #11" 0 0 "Quartus II" 0 0 1530793695034 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1530793695270 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1530793695333 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1530793695333 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1530793695701 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1530793695701 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1530793695701 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Quartus II" 0 -1 1530793695701 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "problema_dois_top.sdc " "Synopsys Design Constraints File file not found: 'problema_dois_top.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1530793695714 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "lcd:lcd\|lcd_clk_decoder:clkd\|out_clk " "Node: lcd:lcd\|lcd_clk_decoder:clkd\|out_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register lcd:lcd\|lcd_controller:ctrl\|time_counter\[1\] lcd:lcd\|lcd_clk_decoder:clkd\|out_clk " "Register lcd:lcd\|lcd_controller:ctrl\|time_counter\[1\] is being clocked by lcd:lcd\|lcd_clk_decoder:clkd\|out_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1530793695719 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1530793695719 "|problema_dois_top|lcd:lcd|lcd_clk_decoder:clkd|out_clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clock " "Node: clock was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register lcd:lcd\|lcd_clk_decoder:clkd\|out_clk clock " "Register lcd:lcd\|lcd_clk_decoder:clkd\|out_clk is being clocked by clock" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1530793695720 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1530793695720 "|problema_dois_top|clock"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1530793695839 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1530793695839 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Quartus II" 0 -1 1530793695839 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1530793695840 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1530793695846 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 43.284 " "Worst-case setup slack is 43.284" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1530793695873 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1530793695873 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   43.284               0.000 altera_reserved_tck  " "   43.284               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1530793695873 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1530793695873 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.358 " "Worst-case hold slack is 0.358" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1530793695880 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1530793695880 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.358               0.000 altera_reserved_tck  " "    0.358               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1530793695880 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1530793695880 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 47.814 " "Worst-case recovery slack is 47.814" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1530793695883 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1530793695883 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.814               0.000 altera_reserved_tck  " "   47.814               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1530793695883 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1530793695883 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.037 " "Worst-case removal slack is 1.037" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1530793695885 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1530793695885 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.037               0.000 altera_reserved_tck  " "    1.037               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1530793695885 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1530793695885 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.580 " "Worst-case minimum pulse width slack is 49.580" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1530793695886 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1530793695886 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.580               0.000 altera_reserved_tck  " "   49.580               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1530793695886 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1530793695886 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1530793695980 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1530793696011 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1530793696688 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "lcd:lcd\|lcd_clk_decoder:clkd\|out_clk " "Node: lcd:lcd\|lcd_clk_decoder:clkd\|out_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register lcd:lcd\|lcd_controller:ctrl\|time_counter\[1\] lcd:lcd\|lcd_clk_decoder:clkd\|out_clk " "Register lcd:lcd\|lcd_controller:ctrl\|time_counter\[1\] is being clocked by lcd:lcd\|lcd_clk_decoder:clkd\|out_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1530793696819 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1530793696819 "|problema_dois_top|lcd:lcd|lcd_clk_decoder:clkd|out_clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clock " "Node: clock was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register lcd:lcd\|lcd_clk_decoder:clkd\|out_clk clock " "Register lcd:lcd\|lcd_clk_decoder:clkd\|out_clk is being clocked by clock" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1530793696819 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1530793696819 "|problema_dois_top|clock"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1530793696823 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1530793696823 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Quartus II" 0 -1 1530793696823 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 44.026 " "Worst-case setup slack is 44.026" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1530793696840 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1530793696840 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   44.026               0.000 altera_reserved_tck  " "   44.026               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1530793696840 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1530793696840 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.311 " "Worst-case hold slack is 0.311" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1530793696846 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1530793696846 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.311               0.000 altera_reserved_tck  " "    0.311               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1530793696846 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1530793696846 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 48.073 " "Worst-case recovery slack is 48.073" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1530793696850 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1530793696850 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.073               0.000 altera_reserved_tck  " "   48.073               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1530793696850 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1530793696850 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.938 " "Worst-case removal slack is 0.938" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1530793696853 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1530793696853 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.938               0.000 altera_reserved_tck  " "    0.938               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1530793696853 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1530793696853 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.548 " "Worst-case minimum pulse width slack is 49.548" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1530793696857 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1530793696857 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.548               0.000 altera_reserved_tck  " "   49.548               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1530793696857 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1530793696857 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1530793696952 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "lcd:lcd\|lcd_clk_decoder:clkd\|out_clk " "Node: lcd:lcd\|lcd_clk_decoder:clkd\|out_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register lcd:lcd\|lcd_controller:ctrl\|time_counter\[1\] lcd:lcd\|lcd_clk_decoder:clkd\|out_clk " "Register lcd:lcd\|lcd_controller:ctrl\|time_counter\[1\] is being clocked by lcd:lcd\|lcd_clk_decoder:clkd\|out_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1530793697185 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1530793697185 "|problema_dois_top|lcd:lcd|lcd_clk_decoder:clkd|out_clk"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clock " "Node: clock was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register lcd:lcd\|lcd_clk_decoder:clkd\|out_clk clock " "Register lcd:lcd\|lcd_clk_decoder:clkd\|out_clk is being clocked by clock" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1530793697185 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1530793697185 "|problema_dois_top|clock"}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1530793697190 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Quartus II" 0 -1 1530793697190 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Quartus II" 0 -1 1530793697190 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 46.299 " "Worst-case setup slack is 46.299" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1530793697200 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1530793697200 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.299               0.000 altera_reserved_tck  " "   46.299               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1530793697200 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1530793697200 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.188 " "Worst-case hold slack is 0.188" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1530793697209 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1530793697209 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.188               0.000 altera_reserved_tck  " "    0.188               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1530793697209 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1530793697209 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 48.912 " "Worst-case recovery slack is 48.912" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1530793697215 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1530793697215 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.912               0.000 altera_reserved_tck  " "   48.912               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1530793697215 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1530793697215 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.572 " "Worst-case removal slack is 0.572" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1530793697221 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1530793697221 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.572               0.000 altera_reserved_tck  " "    0.572               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1530793697221 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1530793697221 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.465 " "Worst-case minimum pulse width slack is 49.465" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1530793697226 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1530793697226 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.465               0.000 altera_reserved_tck  " "   49.465               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1530793697226 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1530793697226 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1530793697720 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1530793697720 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 16 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "942 " "Peak virtual memory: 942 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1530793697842 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul  5 09:28:17 2018 " "Processing ended: Thu Jul  5 09:28:17 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1530793697842 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1530793697842 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1530793697842 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1530793697842 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1530793723637 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1530793723638 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul  5 09:28:43 2018 " "Processing started: Thu Jul  5 09:28:43 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1530793723638 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1530793723638 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off problema_dois -c problema_dois_top " "Command: quartus_eda --read_settings_files=off --write_settings_files=off problema_dois -c problema_dois_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1530793723638 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "problema_dois_top_6_1200mv_85c_slow.vo /home/guiga/Desktop/Guiga/UEFEY/6_semestre_sd/MI_SD/P2/simulation/modelsim/ simulation " "Generated file problema_dois_top_6_1200mv_85c_slow.vo in folder \"/home/guiga/Desktop/Guiga/UEFEY/6_semestre_sd/MI_SD/P2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1530793724468 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "problema_dois_top_6_1200mv_0c_slow.vo /home/guiga/Desktop/Guiga/UEFEY/6_semestre_sd/MI_SD/P2/simulation/modelsim/ simulation " "Generated file problema_dois_top_6_1200mv_0c_slow.vo in folder \"/home/guiga/Desktop/Guiga/UEFEY/6_semestre_sd/MI_SD/P2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1530793724603 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "problema_dois_top_min_1200mv_0c_fast.vo /home/guiga/Desktop/Guiga/UEFEY/6_semestre_sd/MI_SD/P2/simulation/modelsim/ simulation " "Generated file problema_dois_top_min_1200mv_0c_fast.vo in folder \"/home/guiga/Desktop/Guiga/UEFEY/6_semestre_sd/MI_SD/P2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1530793724786 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "problema_dois_top.vo /home/guiga/Desktop/Guiga/UEFEY/6_semestre_sd/MI_SD/P2/simulation/modelsim/ simulation " "Generated file problema_dois_top.vo in folder \"/home/guiga/Desktop/Guiga/UEFEY/6_semestre_sd/MI_SD/P2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1530793724931 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "problema_dois_top_6_1200mv_85c_v_slow.sdo /home/guiga/Desktop/Guiga/UEFEY/6_semestre_sd/MI_SD/P2/simulation/modelsim/ simulation " "Generated file problema_dois_top_6_1200mv_85c_v_slow.sdo in folder \"/home/guiga/Desktop/Guiga/UEFEY/6_semestre_sd/MI_SD/P2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1530793725126 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "problema_dois_top_6_1200mv_0c_v_slow.sdo /home/guiga/Desktop/Guiga/UEFEY/6_semestre_sd/MI_SD/P2/simulation/modelsim/ simulation " "Generated file problema_dois_top_6_1200mv_0c_v_slow.sdo in folder \"/home/guiga/Desktop/Guiga/UEFEY/6_semestre_sd/MI_SD/P2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1530793725317 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "problema_dois_top_min_1200mv_0c_v_fast.sdo /home/guiga/Desktop/Guiga/UEFEY/6_semestre_sd/MI_SD/P2/simulation/modelsim/ simulation " "Generated file problema_dois_top_min_1200mv_0c_v_fast.sdo in folder \"/home/guiga/Desktop/Guiga/UEFEY/6_semestre_sd/MI_SD/P2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1530793725503 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "problema_dois_top_v.sdo /home/guiga/Desktop/Guiga/UEFEY/6_semestre_sd/MI_SD/P2/simulation/modelsim/ simulation " "Generated file problema_dois_top_v.sdo in folder \"/home/guiga/Desktop/Guiga/UEFEY/6_semestre_sd/MI_SD/P2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1530793725693 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1115 " "Peak virtual memory: 1115 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1530793725897 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul  5 09:28:45 2018 " "Processing ended: Thu Jul  5 09:28:45 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1530793725897 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1530793725897 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1530793725897 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1530793725897 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 74 s " "Quartus II Full Compilation was successful. 0 errors, 74 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1530793749494 ""}
