
---------- Begin Simulation Statistics ----------
final_tick                                 1077860500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 352915                       # Simulator instruction rate (inst/s)
host_mem_usage                                 692768                       # Number of bytes of host memory used
host_op_rate                                   658596                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     1.33                       # Real time elapsed on the host
host_tick_rate                              808641153                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                      470280                       # Number of instructions simulated
sim_ops                                        877835                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.001078                       # Number of seconds simulated
sim_ticks                                  1077860500                       # Number of ticks simulated
system.cpu.Branches                             72604                       # Number of branches fetched
system.cpu.committedInsts                      470280                       # Number of instructions committed
system.cpu.committedOps                        877835                       # Number of ops (including micro ops) committed
system.cpu.idle_fraction                     0.000000                       # Percentage of idle cycles
system.cpu.not_idle_fraction                 1.000000                       # Percentage of non-idle cycles
system.cpu.numCycles                          2155721                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles               2155720.998000                       # Number of busy cycles
system.cpu.num_cc_register_reads               329877                       # number of times the CC registers were read
system.cpu.num_cc_register_writes              220612                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts        50060                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                 253735                       # Number of float alu accesses
system.cpu.num_fp_insts                        253735                       # number of float instructions
system.cpu.num_fp_register_reads               239399                       # number of times the floating registers were read
system.cpu.num_fp_register_writes              213269                       # number of times the floating registers were written
system.cpu.num_func_calls                       13694                       # number of times a function call or return occured
system.cpu.num_idle_cycles                   0.002000                       # Number of idle cycles
system.cpu.num_int_alu_accesses                720319                       # Number of integer alu accesses
system.cpu.num_int_insts                       720319                       # number of integer instructions
system.cpu.num_int_register_reads             1479845                       # number of times the integer registers were read
system.cpu.num_int_register_writes             517806                       # number of times the integer registers were written
system.cpu.num_load_insts                      144784                       # Number of load instructions
system.cpu.num_mem_refs                        211985                       # number of memory refs
system.cpu.num_store_insts                      67201                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                 11339      1.29%      1.29% # Class of executed instruction
system.cpu.op_class::IntAlu                    504634     57.48%     58.77% # Class of executed instruction
system.cpu.op_class::IntMult                      123      0.01%     58.78% # Class of executed instruction
system.cpu.op_class::IntDiv                      2125      0.24%     59.02% # Class of executed instruction
system.cpu.op_class::FloatAdd                   69680      7.94%     66.96% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     66.96% # Class of executed instruction
system.cpu.op_class::FloatCvt                      32      0.00%     66.96% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     66.96% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     66.96% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     66.96% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     66.96% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     66.96% # Class of executed instruction
system.cpu.op_class::SimdAdd                      554      0.06%     67.03% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     67.03% # Class of executed instruction
system.cpu.op_class::SimdAlu                     9039      1.03%     68.06% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     68.06% # Class of executed instruction
system.cpu.op_class::SimdCvt                     1366      0.16%     68.21% # Class of executed instruction
system.cpu.op_class::SimdMisc                   11506      1.31%     69.52% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdShift                    174      0.02%     69.54% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     69.54% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     69.54% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     69.54% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd               15212      1.73%     71.28% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     71.28% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     71.28% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt               15412      1.76%     73.03% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                1600      0.18%     73.21% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     73.21% # Class of executed instruction
system.cpu.op_class::SimdFloatMult              22800      2.60%     75.81% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     75.81% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                400      0.05%     75.86% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     75.86% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     75.86% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     75.86% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     75.86% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     75.86% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     75.86% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     75.86% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     75.86% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     75.86% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     75.86% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     75.86% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     75.86% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     75.86% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     75.86% # Class of executed instruction
system.cpu.op_class::MemRead                    82126      9.35%     85.21% # Class of executed instruction
system.cpu.op_class::MemWrite                   33564      3.82%     89.03% # Class of executed instruction
system.cpu.op_class::FloatMemRead               62658      7.14%     96.17% # Class of executed instruction
system.cpu.op_class::FloatMemWrite              33637      3.83%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                     877981                       # Class of executed instruction
system.cpu.workload.numSyscalls                    57                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          591                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          3157                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests          910                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1771                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests         3569                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1771                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.dcache.demand_hits::.cpu.data       215036                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           215036                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       215036                       # number of overall hits
system.cpu.dcache.overall_hits::total          215036                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         1665                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           1665                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         1665                       # number of overall misses
system.cpu.dcache.overall_misses::total          1665                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    137536500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    137536500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    137536500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    137536500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       216701                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       216701                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       216701                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       216701                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.007683                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.007683                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.007683                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.007683                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 82604.504505                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 82604.504505                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 82604.504505                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 82604.504505                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          228                       # number of writebacks
system.cpu.dcache.writebacks::total               228                       # number of writebacks
system.cpu.dcache.demand_mshr_misses::.cpu.data         1665                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         1665                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         1665                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         1665                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    135871500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    135871500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    135871500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    135871500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.007683                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.007683                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.007683                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.007683                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 81604.504505                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 81604.504505                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 81604.504505                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 81604.504505                       # average overall mshr miss latency
system.cpu.dcache.replacements                    667                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       148184                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          148184                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data         1333                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          1333                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    110284500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    110284500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       149517                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       149517                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.008915                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.008915                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 82734.058515                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 82734.058515                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         1333                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         1333                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    108951500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    108951500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.008915                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.008915                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 81734.058515                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 81734.058515                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data        66852                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          66852                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          332                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          332                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     27252000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     27252000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        67184                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        67184                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.004942                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004942                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 82084.337349                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 82084.337349                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          332                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          332                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     26920000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     26920000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.004942                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.004942                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 81084.337349                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 81084.337349                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   1077860500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           848.206673                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              216701                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1665                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            130.150751                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            186500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   848.206673                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.828327                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.828327                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          998                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           17                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            9                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          915                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           57                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.974609                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            435067                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           435067                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1077860500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                      149589                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                       67201                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                           233                       # TLB misses on read requests
system.cpu.dtb.wrMisses                            43                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1077860500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   1077860500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1077860500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       642002                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           642002                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       642002                       # number of overall hits
system.cpu.icache.overall_hits::total          642002                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          994                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            994                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          994                       # number of overall misses
system.cpu.icache.overall_misses::total           994                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     84264500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     84264500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     84264500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     84264500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       642996                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       642996                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       642996                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       642996                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.001546                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001546                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.001546                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001546                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 84773.138833                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 84773.138833                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 84773.138833                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 84773.138833                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          243                       # number of writebacks
system.cpu.icache.writebacks::total               243                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          994                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          994                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          994                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          994                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     83270500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     83270500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     83270500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     83270500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.001546                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001546                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.001546                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001546                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 83773.138833                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 83773.138833                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 83773.138833                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 83773.138833                       # average overall mshr miss latency
system.cpu.icache.replacements                    243                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       642002                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          642002                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          994                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           994                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     84264500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     84264500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       642996                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       642996                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.001546                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001546                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 84773.138833                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 84773.138833                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          994                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          994                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     83270500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     83270500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.001546                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001546                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 83773.138833                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 83773.138833                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   1077860500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           554.776112                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              642996                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               994                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            646.877264                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             92500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   554.776112                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.541774                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.541774                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          751                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           45                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           79                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          446                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          181                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.733398                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1286986                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1286986                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1077860500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      643074                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           262                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   1077860500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   1077860500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1077860500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON   1077860500                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed
system.cpu.thread_0.numOps                          0                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                   10                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                   83                       # number of demand (read+write) hits
system.l2.demand_hits::total                       93                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  10                       # number of overall hits
system.l2.overall_hits::.cpu.data                  83                       # number of overall hits
system.l2.overall_hits::total                      93                       # number of overall hits
system.l2.demand_misses::.cpu.inst                984                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               1582                       # number of demand (read+write) misses
system.l2.demand_misses::total                   2566                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               984                       # number of overall misses
system.l2.overall_misses::.cpu.data              1582                       # number of overall misses
system.l2.overall_misses::total                  2566                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     81670500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    132502500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        214173000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     81670500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    132502500                       # number of overall miss cycles
system.l2.overall_miss_latency::total       214173000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              994                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data             1665                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 2659                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             994                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data            1665                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                2659                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.989940                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.950150                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.965024                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.989940                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.950150                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.965024                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 82998.475610                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 83756.321113                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 83465.705378                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 82998.475610                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 83756.321113                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 83465.705378                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                 102                       # number of writebacks
system.l2.writebacks::total                       102                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst           984                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          1582                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              2566                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          984                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         1582                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             2566                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     71830500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    116682500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    188513000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     71830500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    116682500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    188513000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.989940                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.950150                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.965024                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.989940                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.950150                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.965024                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 72998.475610                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 73756.321113                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 73465.705378                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 72998.475610                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 73756.321113                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 73465.705378                       # average overall mshr miss latency
system.l2.replacements                           1988                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks          228                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total              228                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks          228                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total          228                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          243                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              243                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          243                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          243                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          375                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           375                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data                 8                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                     8                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data             324                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 324                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data     26338000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      26338000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data           332                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               332                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.975904                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.975904                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 81290.123457                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 81290.123457                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data          324                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            324                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data     23098000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     23098000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.975904                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.975904                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 71290.123457                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 71290.123457                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             10                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 10                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          984                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              984                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     81670500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     81670500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          994                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            994                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.989940                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.989940                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 82998.475610                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 82998.475610                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          984                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          984                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     71830500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     71830500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.989940                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.989940                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 72998.475610                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 72998.475610                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data            75                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                75                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         1258                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            1258                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    106164500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    106164500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data         1333                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          1333                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.943736                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.943736                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 84391.494436                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 84391.494436                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data         1258                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         1258                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     93584500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     93584500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.943736                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.943736                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 74391.494436                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 74391.494436                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   1077860500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                   914.219130                       # Cycle average of tags in use
system.l2.tags.total_refs                        3194                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      3007                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.062188                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     82000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     132.957986                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       265.989610                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data       515.271534                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.129842                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.259755                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.503195                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.892792                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1019                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           81                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          122                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          804                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.995117                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                     10145                       # Number of tag accesses
system.l2.tags.data_accesses                    10145                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   1077860500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples       204.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1968.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      3154.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001074318500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           11                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           11                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                8053                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                176                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        2566                       # Number of read requests accepted
system.mem_ctrls.writeReqs                        102                       # Number of write requests accepted
system.mem_ctrls.readBursts                      5132                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                      204                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     10                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       2.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      17.47                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  5132                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::7                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                  204                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::7                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    2561                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2561                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     11                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples           11                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     465.090909                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    167.380120                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1001.523784                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127             5     45.45%     45.45% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255            3     27.27%     72.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            1      9.09%     81.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            1      9.09%     90.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3456-3583            1      9.09%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            11                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           11                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean             17                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.963122                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.183216                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16                6     54.55%     54.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                4     36.36%     90.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                1      9.09%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            11                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                     640                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                  328448                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                13056                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    304.72                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     12.11                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                    1077741500                       # Total gap between requests
system.mem_ctrls.avgGap                     403951.09                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       125952                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data       201856                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks        11968                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 116853711.588837325573                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 187274698.349183380604                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 11103477.676378343254                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         1968                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data         3164                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks          204                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     58034250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data     96350000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks  17578087250                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     29488.95                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     30451.96                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  86167094.36                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       125952                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data       202496                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total        328448                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       125952                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       125952                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks        13056                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total        13056                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          984                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data         1582                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total           2566                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks          102                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total           102                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst    116853712                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    187868467                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        304722179                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst    116853712                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total    116853712                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     12112885                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        12112885                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     12112885                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst    116853712                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    187868467                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       316835064                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                 5122                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                 187                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0          378                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1          316                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2          254                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3          366                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4          338                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5          290                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6          314                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7          210                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8          268                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9          474                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10          434                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11          376                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12          310                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13          228                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14          196                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15          370                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0           12                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2            2                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4           16                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7           20                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8           14                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9           46                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10           42                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11           19                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12            6                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15           10                       # Per bank write bursts
system.mem_ctrls.dram.totQLat                58346750                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat              25610000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat          154384250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                11391.40                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           30141.40                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits                4339                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits                145                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            84.71                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           77.54                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples          818                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   412.557457                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   298.875527                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   328.893851                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127            8      0.98%      0.98% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255          307     37.53%     38.51% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          142     17.36%     55.87% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511           80      9.78%     65.65% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639           59      7.21%     72.86% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767           48      5.87%     78.73% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895           24      2.93%     81.66% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023           22      2.69%     84.35% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          128     15.65%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total          818                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead                327808                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten              11968                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              304.128410                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               11.103478                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    2.46                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                2.38                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.09                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               84.46                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED   1077860500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy         3127320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy         1654620                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy       17607240                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy        261000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 84820320.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy    233690880                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy    217106400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy     558267780                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   517.940661                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE    562204250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF     35880000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT    479776250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy         2763180                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy         1449690                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy       18963840                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy        715140                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 84820320.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy    229326960                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy    220781280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy     558820410                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   518.453371                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE    571818500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF     35880000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT    470162000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   1077860500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               2242                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          102                       # Transaction distribution
system.membus.trans_dist::CleanEvict              489                       # Transaction distribution
system.membus.trans_dist::ReadExReq               324                       # Transaction distribution
system.membus.trans_dist::ReadExResp              324                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          2242                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port         5723                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total         5723                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                   5723                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port       341504                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total       341504                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                  341504                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              2566                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    2566    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                2566                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   1077860500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy             3977000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy           23959500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.2                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp              2327                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty          330                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          243                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            2325                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              332                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             332                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           994                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         1333                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         2231                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port         3997                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                  6228                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       158336                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       242304                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total                 400640                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                            1988                       # Total snoops (count)
system.tol2bus.snoopTraffic                     13056                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples             4647                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.381106                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.485711                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                   2876     61.89%     61.89% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1771     38.11%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total               4647                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   1077860500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy            2726500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           2485000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           4162500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.4                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
