$date
	Wed May 04 22:36:46 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module BCD_tb $end
$scope module BCD_tb $end
$var wire 4 ! Din [3:0] $end
$var wire 1 " Load $end
$var wire 1 # clk $end
$var wire 1 $ rst_asyn $end
$var reg 4 % Q [3:0] $end
$var reg 7 & Q_out [6:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1000000 &
b0 %
0$
1#
1"
b10 !
$end
#5
1$
#10
0#
#15
0"
#20
b1111001 &
b1 %
1#
#30
0#
#40
b100100 &
b10 %
1#
#50
0#
#60
b110000 &
b11 %
1#
#65
0$
#70
0#
#75
1"
#80
b100100 &
b10 %
1$
1#
#90
0"
0#
#100
b110000 &
b11 %
1#
#110
0#
#120
b11001 &
b100 %
1#
#130
0#
#140
b10010 &
b101 %
1#
#150
0#
#160
b10 &
b110 %
1#
#170
0#
#180
b1111000 &
b111 %
1#
#190
0#
#200
b0 &
b1000 %
1#
#210
0#
#220
b10000 &
b1001 %
1#
#230
0#
#240
b1000000 &
b0 %
1#
#250
0#
#260
b1111001 &
b1 %
1#
#270
0#
#280
b100100 &
b10 %
1#
#290
0#
