"Z:/senior_design/0v7670_Verilog/camera_output/source/impl_1/my_pll.v=verilog,work,Verilog 2001"
"Z:/senior_design/0v7670_Verilog/camera_output/source/impl_1/vga.v=verilog,work,Verilog 2001"
"Z:/senior_design/0v7670_Verilog/camera_output/source/impl_1/camera_read.v=verilog,work,Verilog 2001"
"Z:/senior_design/0v7670_Verilog/camera_output/source/impl_1/OV7670_config.v=verilog,work,Verilog 2001"
"Z:/senior_design/0v7670_Verilog/camera_output/source/impl_1/OV7670_config_rom.v=verilog,work,Verilog 2001"
"Z:/senior_design/0v7670_Verilog/camera_output/source/impl_1/SCCB_interface.v=verilog,work,Verilog 2001"
"Z:/senior_design/0v7670_Verilog/camera_output/mypll/rtl/mypll.v=verilog,work"
"Z:/senior_design/0v7670_Verilog/camera_output/source/impl_1/pattern_gen.v=verilog,work,Verilog 2001"
"Z:/senior_design/0v7670_Verilog/camera_output/source/impl_1/single_capture.v=verilog,work,Verilog 2001"
