// Seed: 4206192264
module module_0;
  reg  id_1;
  wire id_2;
  tri1 id_3 = 1'h0;
  wire id_4, id_5;
  always id_1 = #1 1;
endmodule
module module_1;
  module_0 modCall_1 ();
  assign modCall_1.type_8 = 0;
  assign id_1 = id_1;
  initial begin : LABEL_0
    fork
      #1;
      id_2;
    join
    id_1 <= id_2;
  end
  wire id_3;
  always @(*) id_1 <= 1'd0;
endmodule
module module_2 (
    output uwire id_0,
    input  uwire id_1
    , id_6,
    output uwire id_2,
    input  wor   id_3,
    output wor   id_4
);
  assign id_4 = id_3;
  module_0 modCall_1 ();
endmodule
