<stg><name>test_Pipeline_ARRAY_WRITE</name>


<trans_list>

<trans id="51" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="4" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="57" op_0_bw="57" op_1_bw="57">
<![CDATA[
newFuncRoot:1 %zext_ln13_read = read i57 @_ssdm_op_Read.ap_auto.i57, i57 %zext_ln13

]]></Node>
<StgValue><ssdm name="zext_ln13_read"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="58" op_0_bw="58" op_1_bw="58">
<![CDATA[
newFuncRoot:2 %zext_ln87_read = read i58 @_ssdm_op_Read.ap_auto.i58, i58 %zext_ln87

]]></Node>
<StgValue><ssdm name="zext_ln87_read"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="58" op_0_bw="58" op_1_bw="58">
<![CDATA[
newFuncRoot:3 %zext_ln86_read = read i58 @_ssdm_op_Read.ap_auto.i58, i58 %zext_ln86

]]></Node>
<StgValue><ssdm name="zext_ln86_read"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="58" op_0_bw="58" op_1_bw="58">
<![CDATA[
newFuncRoot:4 %zext_ln85_read = read i58 @_ssdm_op_Read.ap_auto.i58, i58 %zext_ln85

]]></Node>
<StgValue><ssdm name="zext_ln85_read"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="58" op_0_bw="58" op_1_bw="58">
<![CDATA[
newFuncRoot:5 %zext_ln84_read = read i58 @_ssdm_op_Read.ap_auto.i58, i58 %zext_ln84

]]></Node>
<StgValue><ssdm name="zext_ln84_read"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="58" op_0_bw="58" op_1_bw="58">
<![CDATA[
newFuncRoot:6 %zext_ln83_read = read i58 @_ssdm_op_Read.ap_auto.i58, i58 %zext_ln83

]]></Node>
<StgValue><ssdm name="zext_ln83_read"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="59" op_0_bw="59" op_1_bw="59">
<![CDATA[
newFuncRoot:7 %out1_w_2_read = read i59 @_ssdm_op_Read.ap_auto.i59, i59 %out1_w_2

]]></Node>
<StgValue><ssdm name="out1_w_2_read"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="58" op_0_bw="58" op_1_bw="58">
<![CDATA[
newFuncRoot:8 %zext_ln81_read = read i58 @_ssdm_op_Read.ap_auto.i58, i58 %zext_ln81

]]></Node>
<StgValue><ssdm name="zext_ln81_read"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="58" op_0_bw="58" op_1_bw="58">
<![CDATA[
newFuncRoot:9 %zext_ln80_read = read i58 @_ssdm_op_Read.ap_auto.i58, i58 %zext_ln80

]]></Node>
<StgValue><ssdm name="zext_ln80_read"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="61" op_0_bw="61" op_1_bw="61">
<![CDATA[
newFuncRoot:10 %sext_ln91_read = read i61 @_ssdm_op_Read.ap_auto.i61, i61 %sext_ln91

]]></Node>
<StgValue><ssdm name="sext_ln91_read"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="59" op_0_bw="57">
<![CDATA[
newFuncRoot:11 %zext_ln13_cast = zext i57 %zext_ln13_read

]]></Node>
<StgValue><ssdm name="zext_ln13_cast"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="59" op_0_bw="58">
<![CDATA[
newFuncRoot:12 %zext_ln87_cast = zext i58 %zext_ln87_read

]]></Node>
<StgValue><ssdm name="zext_ln87_cast"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="59" op_0_bw="58">
<![CDATA[
newFuncRoot:13 %zext_ln86_cast = zext i58 %zext_ln86_read

]]></Node>
<StgValue><ssdm name="zext_ln86_cast"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="59" op_0_bw="58">
<![CDATA[
newFuncRoot:14 %zext_ln85_cast = zext i58 %zext_ln85_read

]]></Node>
<StgValue><ssdm name="zext_ln85_cast"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="59" op_0_bw="58">
<![CDATA[
newFuncRoot:15 %zext_ln84_cast = zext i58 %zext_ln84_read

]]></Node>
<StgValue><ssdm name="zext_ln84_cast"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="59" op_0_bw="58">
<![CDATA[
newFuncRoot:16 %zext_ln83_cast = zext i58 %zext_ln83_read

]]></Node>
<StgValue><ssdm name="zext_ln83_cast"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="59" op_0_bw="58">
<![CDATA[
newFuncRoot:17 %zext_ln81_cast = zext i58 %zext_ln81_read

]]></Node>
<StgValue><ssdm name="zext_ln81_cast"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="59" op_0_bw="58">
<![CDATA[
newFuncRoot:18 %zext_ln80_cast = zext i58 %zext_ln80_read

]]></Node>
<StgValue><ssdm name="zext_ln80_cast"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="64" op_0_bw="61">
<![CDATA[
newFuncRoot:19 %sext_ln91_cast = sext i61 %sext_ln91_read

]]></Node>
<StgValue><ssdm name="sext_ln91_cast"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:20 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %mem, void @empty_12, i32 0, i32 0, void @empty, i32 0, i32 9, void @empty_0, void @empty_1, void @empty, i32 16, i32 16, i32 16, i32 16, void @empty, void @empty, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:21 %store_ln0 = store i4 0, i4 %i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:22 %br_ln0 = br void %for.inc394

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.inc394:0 %i_1 = load i4 %i

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
for.inc394:1 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %mem

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
for.inc394:2 %mem_addr = getelementptr i64 %mem, i64 %sext_ln91_cast

]]></Node>
<StgValue><ssdm name="mem_addr"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc394:3 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc394:4 %icmp_ln91 = icmp_eq  i4 %i_1, i4 9

]]></Node>
<StgValue><ssdm name="icmp_ln91"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc394:5 %add_ln91 = add i4 %i_1, i4 1

]]></Node>
<StgValue><ssdm name="add_ln91"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc394:6 %br_ln91 = br i1 %icmp_ln91, void %for.inc394.split, void %for.end396.exitStub

]]></Node>
<StgValue><ssdm name="br_ln91"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="59" op_0_bw="59" op_1_bw="59" op_2_bw="59" op_3_bw="59" op_4_bw="59" op_5_bw="59" op_6_bw="59" op_7_bw="59" op_8_bw="59" op_9_bw="59" op_10_bw="4">
<![CDATA[
for.inc394.split:2 %tmp = mux i59 @_ssdm_op_Mux.ap_auto.9i59.i4, i59 %zext_ln80_cast, i59 %zext_ln81_cast, i59 %out1_w_2_read, i59 %zext_ln83_cast, i59 %zext_ln84_cast, i59 %zext_ln85_cast, i59 %zext_ln86_cast, i59 %zext_ln87_cast, i59 %zext_ln13_cast, i4 %i_1

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc394.split:5 %store_ln91 = store i4 %add_ln91, i4 %i

]]></Node>
<StgValue><ssdm name="store_ln91"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="0">
<![CDATA[
for.end396.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc394.split:0 %speclooptripcount_ln91 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 9, i64 9, i64 9

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln91"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc394.split:1 %specloopname_ln91 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9

]]></Node>
<StgValue><ssdm name="specloopname_ln91"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="64" op_0_bw="59">
<![CDATA[
for.inc394.split:3 %zext_ln93 = zext i59 %tmp

]]></Node>
<StgValue><ssdm name="zext_ln93"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="8">
<![CDATA[
for.inc394.split:4 %write_ln93 = write void @_ssdm_op_Write.m_axi.p1i64, i64 %mem_addr, i64 %zext_ln93, i8 255

]]></Node>
<StgValue><ssdm name="write_ln93"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="0">
<![CDATA[
for.inc394.split:6 %br_ln91 = br void %for.inc394

]]></Node>
<StgValue><ssdm name="br_ln91"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
