// Seed: 1468631169
`define pp_9 0
module module_0 (
    output logic id_0,
    output logic id_1,
    input wire id_2,
    output id_3,
    input id_4,
    output id_5,
    output id_6,
    input id_7,
    input logic id_8
);
  logic id_9 = id_2[1'b0];
endmodule
