// Seed: 1526324480
module module_0;
  wire id_1, id_2;
  parameter id_3 = 1'b0;
  logic [7:0] id_4;
  ;
  logic id_5;
  assign id_5 = id_4;
  assign id_4[-1] = 1;
endmodule
module module_1 #(
    parameter id_0 = 32'd11,
    parameter id_3 = 32'd10
) (
    input wor _id_0,
    output logic id_1,
    input supply0 id_2,
    output wor _id_3,
    input wand id_4
);
  logic [id_3 : 1  ==  id_0] id_6;
  ;
  parameter id_7 = 1;
  initial begin : LABEL_0
    id_1 = 1 && 1;
  end
  module_0 modCall_1 ();
endmodule
