// Seed: 3483436391
module module_0;
  wire id_1;
  wor id_2, id_3;
  wire id_4, id_5;
  assign module_2.id_0 = 0;
  assign id_1 = !1;
  wire id_6;
  wire id_7;
  wire id_8;
  wire id_9;
  wire id_10 = id_1;
  always id_3 = -1;
endmodule
module module_1 (
    input tri1 id_0,
    id_6,
    output wand id_1,
    input tri id_2,
    input wand id_3,
    input supply0 id_4
);
  module_0 modCall_1 ();
  uwire id_7, id_8 = 1 * id_6;
endmodule
module module_2 (
    output wire id_0,
    input wire id_1,
    input supply1 id_2
);
  module_0 modCall_1 ();
endmodule
