
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.008113                       # Number of seconds simulated
sim_ticks                                  8112584000                       # Number of ticks simulated
final_tick                                 8112584000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 222817                       # Simulator instruction rate (inst/s)
host_op_rate                                   248338                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              180762244                       # Simulator tick rate (ticks/s)
host_mem_usage                                 658956                       # Number of bytes of host memory used
host_seconds                                    44.88                       # Real time elapsed on the host
sim_insts                                    10000001                       # Number of instructions simulated
sim_ops                                      11145386                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                           500                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu.inst         7743680                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data          209472                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            7953152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst      7743680                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       7743680                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks        80896                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           80896                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst           120995                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data             3273                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              124268                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks          1264                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               1264                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst          954526942                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data           25820626                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             980347569                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst     954526942                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        954526942                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks         9971669                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              9971669                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks         9971669                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst         954526942                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data          25820626                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            990319237                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                      124268                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       1264                       # Number of write requests accepted
system.mem_ctrls.readBursts                    124268                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     1264                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                7941056                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   12096                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                   75136                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 7953152                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                80896                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                    189                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    63                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            5                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               538                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              1076                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              2432                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              1779                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             30428                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             24709                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             28702                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              9644                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               196                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                67                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            15627                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             3893                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12               82                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                8                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             4783                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              115                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               132                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               131                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               157                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               195                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               129                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               130                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               120                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                57                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 6                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 6                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10               99                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                8                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                3                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                    8111591500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                124268                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 1264                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  110249                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   12469                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    1261                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      81                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      17                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     72                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     73                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     73                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     73                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     73                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     73                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     73                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     73                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     73                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     73                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     72                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     72                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     72                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     72                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     72                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     73                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        20492                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    391.064611                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   233.403942                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   365.027252                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127         5942     29.00%     29.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         4546     22.18%     51.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         2189     10.68%     61.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         1126      5.49%     67.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          949      4.63%     71.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          825      4.03%     76.02% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          737      3.60%     79.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          720      3.51%     83.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         3458     16.87%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        20492                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           72                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1706.500000                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean   1638.837700                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    531.419359                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895            1      1.39%      1.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            2      2.78%      4.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151            3      4.17%      8.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279            7      9.72%     18.06% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407            4      5.56%     23.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535           13     18.06%     41.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663            6      8.33%     50.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791            8     11.11%     61.11% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1919           11     15.28%     76.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            6      8.33%     84.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175            2      2.78%     87.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2176-2303            2      2.78%     90.28% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2431            3      4.17%     94.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2432-2559            1      1.39%     95.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2688-2815            1      1.39%     97.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3840-3967            2      2.78%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            72                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           72                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.305556                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.292873                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.663726                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               58     80.56%     80.56% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                6      8.33%     88.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                8     11.11%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            72                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                    727274250                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat              3053755500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                  620395000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                      5861.38                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                24611.38                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       978.86                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         9.26                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    980.35                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      9.97                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         7.72                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     7.65                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.07                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.11                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.52                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                   103731                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    1023                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 83.60                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                85.18                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      64617.72                       # Average gap between requests
system.mem_ctrls.pageHitRate                    83.62                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                128716560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                 70232250                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy               774282600                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                6810480                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy            529410960                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy           5465763630                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy             68918250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy             7044134730                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            869.029761                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE     84934250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF     270660000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    7750165750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                 26187840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                 14289000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy               193128000                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                 797040                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy            529410960                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy           4881734505                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy            581224500                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy             6226771845                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            768.192299                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE    935113750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF     270660000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    6900716250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu.branchPred.lookups                 2415818                       # Number of BP lookups
system.cpu.branchPred.condPredicted           1734695                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            115721                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              1136346                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 1032475                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             90.859210                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                  265154                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect              16166                       # Number of incorrect RAS predictions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.num_syscalls                   31                       # Number of system calls
system.cpu.numCycles                         16225169                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles            4999767                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                       13456023                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                     2415818                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            1297629                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       3196010                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                  235742                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                   23                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           557                       # Number of stall cycles due to pending traps
system.cpu.fetch.IcacheWaitRetryStallCycles          148                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                   2018912                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                 57833                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            8314376                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.817087                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             2.908989                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  5397652     64.92%     64.92% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   319543      3.84%     68.76% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   330433      3.97%     72.74% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   285260      3.43%     76.17% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   286502      3.45%     79.61% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   256737      3.09%     82.70% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                   255215      3.07%     85.77% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   153498      1.85%     87.62% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                  1029536     12.38%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              8314376                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.148893                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.829330                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                  4584450                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                962923                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                   2446052                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                210904                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                 110047                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved               398514                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                  7857                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts               14562724                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                 21799                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                 110047                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                  4703678                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  289725                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles         256222                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                   2535151                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                419553                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts               14254996                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                     7                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 384319                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                   8098                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                    400                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands            18311898                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              65866227                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups         18474411                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups                26                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps              14080277                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                  4231529                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts              10390                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts           5600                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                    819583                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads              1763004                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             1280145                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads            125569                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           318334                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                   13660141                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                9844                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                  12332112                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued              7790                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined         2524551                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined      7492970                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             46                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       8314376                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.483228                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.799514                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             3605200     43.36%     43.36% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             1511026     18.17%     61.53% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             1206375     14.51%     76.04% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              754994      9.08%     85.12% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              569789      6.85%     91.98% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              321300      3.86%     95.84% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              214027      2.57%     98.42% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7               79784      0.96%     99.38% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               51881      0.62%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         8314376                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   48888     44.37%     44.37% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     44.37% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     44.37% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     44.37% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     44.37% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     44.37% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     44.37% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     44.37% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     44.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     44.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     44.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     44.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     44.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     44.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     44.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     44.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     44.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     44.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     44.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     44.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     44.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     44.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     44.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     44.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     44.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     44.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     44.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     44.37% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     44.37% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  30294     27.50%     71.87% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 30994     28.13%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass                 0      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               9295686     75.38%     75.38% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                81846      0.66%     76.04% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     76.04% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     76.04% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     76.04% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     76.04% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     76.04% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     76.04% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     76.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     76.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     76.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     76.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     76.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     76.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     76.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     76.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     76.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     76.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     76.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     76.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               1      0.00%     76.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     76.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     76.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     76.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               2      0.00%     76.04% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc           6119      0.05%     76.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     76.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     76.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     76.09% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              1759171     14.26%     90.36% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             1189287      9.64%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               12332112                       # Type of FU issued
system.cpu.iq.rate                           0.760061                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                      110176                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.008934                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads           33096504                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes          16195376                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses     12047638                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                  60                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes                 42                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses           26                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses               12442256                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                      32                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads           116643                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads       282950                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses         1959                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation          893                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores       161746                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads        82240                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked            30                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                 110047                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                  264162                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                 15859                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts            13669999                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts             65456                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts               1763004                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts              1280145                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts               5704                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                    151                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                 15563                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents            893                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect          73608                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect        44033                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts               117641                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts              12198638                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts               1714557                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            133472                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                            14                       # number of nop insts executed
system.cpu.iew.exec_refs                      2886974                       # number of memory reference insts executed
system.cpu.iew.exec_branches                  1951154                       # Number of branches executed
system.cpu.iew.exec_stores                    1172417                       # Number of stores executed
system.cpu.iew.exec_rate                     0.751834                       # Inst execution rate
system.cpu.iew.wb_sent                       12065725                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                      12047664                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   7471181                       # num instructions producing a value
system.cpu.iew.wb_consumers                  16548641                       # num instructions consuming a value
system.cpu.iew.wb_penalized                         0                       # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate                       0.742529                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.451468                       # average fanout of values written-back
system.cpu.iew.wb_penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts         2524625                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls            9798                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            107897                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      7943129                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.403148                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.090014                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      3726790     46.92%     46.92% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      1920030     24.17%     71.09% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       894359     11.26%     82.35% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       349722      4.40%     86.75% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       293515      3.70%     90.45% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5       166979      2.10%     92.55% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6       139562      1.76%     94.31% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        76231      0.96%     95.27% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       375941      4.73%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      7943129                       # Number of insts commited each cycle
system.cpu.commit.committedInsts             10000001                       # Number of instructions committed
system.cpu.commit.committedOps               11145386                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                        2598448                       # Number of memory references committed
system.cpu.commit.loads                       1480052                       # Number of loads committed
system.cpu.commit.membars                        4140                       # Number of memory barriers committed
system.cpu.commit.branches                    1804548                       # Number of branches committed
system.cpu.commit.fp_insts                         16                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                   9843381                       # Number of committed integer instructions.
system.cpu.commit.function_calls               210314                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          8467076     75.97%     75.97% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           73743      0.66%     76.63% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     76.63% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     76.63% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     76.63% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     76.63% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     76.63% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     76.63% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     76.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     76.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     76.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     76.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     76.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     76.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     76.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     76.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     76.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     76.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     76.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     76.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     76.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     76.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     76.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     76.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     76.63% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc         6119      0.05%     76.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     76.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.69% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.69% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         1480052     13.28%     89.97% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        1118396     10.03%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          11145386                       # Class of committed instruction
system.cpu.commit.bw_lim_events                375941                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                     21235308                       # The number of ROB reads
system.cpu.rob.rob_writes                    27710429                       # The number of ROB writes
system.cpu.timesIdled                          108060                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                         7910793                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                    10000001                       # Number of Instructions Simulated
system.cpu.committedOps                      11145386                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.622517                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.622517                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.616326                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.616326                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                 14624358                       # number of integer regfile reads
system.cpu.int_regfile_writes                 7942130                       # number of integer regfile writes
system.cpu.fp_regfile_reads                        22                       # number of floating regfile reads
system.cpu.fp_regfile_writes                       10                       # number of floating regfile writes
system.cpu.cc_regfile_reads                  41483534                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  7151297                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 2947119                       # number of misc regfile reads
system.cpu.misc_regfile_writes                   9767                       # number of misc regfile writes
system.cpu.dcache.tags.replacements              3017                       # number of replacements
system.cpu.dcache.tags.tagsinuse           254.436105                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             2529632                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              3273                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            772.878705                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle        1079538500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   254.436105                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.993891                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.993891                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           24                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          128                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          103                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          10155033                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         10155033                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data      1450577                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1450577                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data      1070741                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1070741                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data         4155                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total         4155                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data         4139                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total         4139                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data       2521318                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          2521318                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data      2521318                       # number of overall hits
system.cpu.dcache.overall_hits::total         2521318                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data         3596                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          3596                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data         4729                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         4729                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data            3                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data         8325                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           8325                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data         8325                       # number of overall misses
system.cpu.dcache.overall_misses::total          8325                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data    202085992                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    202085992                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data    268747732                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    268747732                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data       186000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       186000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data    470833724                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    470833724                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data    470833724                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    470833724                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data      1454173                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1454173                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data      1075470                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1075470                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data         4158                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total         4158                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data         4139                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total         4139                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data      2529643                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      2529643                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data      2529643                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      2529643                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.002473                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002473                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.004397                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.004397                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.000722                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000722                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.003291                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003291                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.003291                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003291                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 56197.439377                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 56197.439377                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 56829.717065                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 56829.717065                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data        62000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        62000                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 56556.603483                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 56556.603483                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 56556.603483                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 56556.603483                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          557                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                17                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    32.764706                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks         1264                       # number of writebacks
system.cpu.dcache.writebacks::total              1264                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data         1632                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         1632                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data         3415                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         3415                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data            3                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            3                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data         5047                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         5047                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data         5047                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         5047                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data         1964                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         1964                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data         1314                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1314                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data         3278                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         3278                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data         3278                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         3278                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data    110359500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    110359500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data     79035752                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     79035752                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data    189395252                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    189395252                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data    189395252                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    189395252                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.001351                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001351                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.001222                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.001222                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.001296                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001296                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.001296                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001296                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 56191.191446                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 56191.191446                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 60148.974125                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 60148.974125                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 57777.685174                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 57777.685174                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 57777.685174                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 57777.685174                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements            120739                       # number of replacements
system.cpu.icache.tags.tagsinuse           255.755238                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1885778                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            120995                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             15.585586                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle          37568750                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   255.755238                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.999044                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999044                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           94                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           53                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           14                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           95                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           4158824                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          4158824                       # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst      1885778                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1885778                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst       1885778                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1885778                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst      1885778                       # number of overall hits
system.cpu.icache.overall_hits::total         1885778                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst       133134                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        133134                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst       133134                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         133134                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst       133134                       # number of overall misses
system.cpu.icache.overall_misses::total        133134                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst   6657545499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   6657545499                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst   6657545499                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   6657545499                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst   6657545499                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   6657545499                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst      2018912                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      2018912                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst      2018912                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      2018912                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst      2018912                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      2018912                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.065943                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.065943                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.065943                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.065943                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.065943                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.065943                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 50006.350737                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 50006.350737                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 50006.350737                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 50006.350737                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 50006.350737                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 50006.350737                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         5211                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs               139                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    37.489209                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst        12134                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        12134                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst        12134                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        12134                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst        12134                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        12134                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst       121000                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       121000                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst       121000                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       121000                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst       121000                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       121000                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst   5907179750                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   5907179750                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst   5907179750                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   5907179750                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst   5907179750                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   5907179750                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.059933                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.059933                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.059933                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.059933                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.059933                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.059933                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 48819.667355                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 48819.667355                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 48819.667355                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 48819.667355                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 48819.667355                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 48819.667355                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq              122964                       # Transaction distribution
system.membus.trans_dist::ReadResp             122964                       # Transaction distribution
system.membus.trans_dist::Writeback              1264                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                5                       # Transaction distribution
system.membus.trans_dist::UpgradeResp               5                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1309                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1309                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port       241995                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port         7820                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 249815                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port      7743680                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port       290368                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 8034048                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                5                       # Total snoops (count)
system.membus.snoop_fanout::samples            125542                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                  125542    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              125542                       # Request fanout histogram
system.membus.reqLayer0.occupancy            65299000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.8                       # Layer utilization (%)
system.membus.respLayer1.occupancy          330049250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.1                       # Layer utilization (%)
system.membus.respLayer2.occupancy            8684745                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.1                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
