#include "sim/init.hh"

namespace {

const uint8_t data_m5_objects_DMA_Controller[] = {
    120,156,173,82,77,111,156,48,16,29,179,44,201,110,147,176,
    170,122,174,122,68,61,132,83,110,85,212,36,171,222,54,109,
    217,92,202,5,177,224,93,136,108,76,177,145,150,92,211,95,
    208,63,220,204,152,253,8,170,212,83,109,24,205,123,54,195,
    155,103,103,176,27,35,124,63,127,96,160,231,152,228,248,48,
    16,0,15,148,57,32,24,72,7,98,7,24,225,17,136,17,
    72,23,98,23,177,11,220,133,53,131,124,12,191,0,158,1,
    126,196,99,200,61,88,6,39,88,168,252,131,35,96,152,25,
    10,31,251,116,130,97,89,202,175,171,71,158,153,158,186,192,
    16,181,171,238,78,85,166,81,66,240,198,82,243,197,77,114,
    164,178,215,98,111,73,236,111,76,56,64,204,72,50,234,67,
    213,241,136,20,61,142,73,247,51,66,207,194,19,146,77,12,
    182,113,250,23,51,177,204,116,255,201,155,33,60,27,194,243,
    33,188,24,66,31,162,101,224,82,55,36,82,191,199,32,185,
    12,235,70,25,149,41,17,14,59,186,44,10,67,13,149,212,
    108,48,35,39,78,49,36,73,149,74,158,36,102,106,129,84,
    121,43,8,82,93,211,213,220,242,217,118,155,20,60,205,209,
    170,49,194,111,105,147,74,115,214,155,182,228,63,91,94,101,
    184,116,78,199,41,211,68,31,24,15,153,187,46,19,92,27,
    31,211,134,22,180,73,68,106,112,189,51,51,203,233,90,85,
    154,31,72,170,178,224,90,167,27,126,219,174,215,88,197,127,
    181,237,75,163,228,188,108,172,116,44,247,160,8,76,118,27,
    122,68,253,201,180,202,83,163,154,238,123,203,91,110,165,154,
    166,220,108,120,99,137,128,140,56,6,125,141,33,44,148,228,
    225,83,161,90,93,180,219,178,10,55,92,94,133,171,182,20,
    121,120,19,45,194,127,89,91,119,246,8,200,27,253,14,131,
    199,104,250,236,45,78,127,55,239,3,111,127,33,229,213,101,
    77,22,106,43,12,209,225,134,70,246,134,146,229,199,234,145,
    179,63,226,255,47,219,250,248,169,63,244,107,250,183,38,145,
    83,54,99,51,231,5,86,184,215,9,
};

EmbeddedPython embedded_m5_objects_DMA_Controller(
    "m5/objects/DMA_Controller.py",
    "/home/zhoushuxin/gem5/build/ARM/mem/protocol/DMA_Controller.py",
    "m5.objects.DMA_Controller",
    data_m5_objects_DMA_Controller,
    474,
    944);

} // anonymous namespace
