read -sv run_verilog_mid/adder_32b_10_93_bb5490b06a48a642967e577d0b15eb2a.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_10_93_bb5490b06a48a642967e577d0b15eb2a_yosys.v
