================================================================================ 
Commit: 48b8e146a747fe6119ba8c0131691c84e9cc06a0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 26 18:36:30 2018 -0800 
-------------------------------------------------------------------------------- 
Original commit hash: 35aca5846e16f4fd41fca322105ef14c01e7a971
Original commit date: Fri Feb 23 16:31:00 2018 -0800
[TeamCity] Auto-Commit FSP
Fri Feb 23 16:31:00 2018 -0800

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspBinPkg/Fsp.fd

================================================================================ 
Commit: 4d7cee4d59e0ab49001b0aaa7e8f3069ce743d79 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 26 18:36:28 2018 -0800 
-------------------------------------------------------------------------------- 
Original commit hash: 609105660bf4122fab672815f48b01ec51796c81
Original commit date: Fri Feb 23 16:04:51 2018 -0800
Change-Id: I7ff579ec7ab6ae4582750e9fd729f60358f21192
Update FSP/RC version to be 7.x.1C.62

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspPkg/CannonLakeFspPkg.dec
CannonLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: af03c105da5531e174223143ee9f17842a0a2457 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 26 18:36:26 2018 -0800 
-------------------------------------------------------------------------------- 
Original commit hash: 13b710698aac40ec314ac096dad2bbc118e822d3
Original commit date: Fri Feb 23 16:02:15 2018 -0800
Change-Id: I5e6eecb06dc98227053e0223c98a474e6c478ee2
Update BIOS ID to 118.22


-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: 228ed36b52ab0aa6d0348ff3eb746e0d36eb2806 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Feb 26 18:36:24 2018 -0800 
-------------------------------------------------------------------------------- 
Original commit hash: e2fd62d7d16dc24cae4cf5b5ff82c86e2ab50a7e
Original commit date: Wed Jan 10 12:44:09 2018 +0530
Change-Id: If209f34fdeeaaf86c58d583fa68472ffe51a72fa

Description: Integrate latest CFL GOP 1075.
Solution: CFL GOP/VBT changed to latest.
Platform Affected: CFL

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeSiliconPkg/SystemAgent/IntelGraphicsPeim/Binaries/IntelGraphicsPeimCfl.efi
CannonLakeSiliconPkg/SystemAgent/IntelGraphicsPeim/Binaries/IntelGraphicsPeimCflDebug.efi

================================================================================ 
Commit: 760daab8fb85170f9025c32368f6afa27672885e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Feb 23 15:51:31 2018 -0800 
-------------------------------------------------------------------------------- 
Original commit hash: 00a96767282fade3d913aa9602abcbd928f530f5
Original commit date: Tue Feb 20 17:57:13 2018 -0800
Change-Id: If49253fadb337c88d8515b5fc79c11539cff26a3
Update BIOS ID to 118.21


-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: e8eeffe35ba76664f4004f94b5b9c53de2076248 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Feb 23 15:49:32 2018 -0800 
-------------------------------------------------------------------------------- 
Original commit hash: cda7a89b78bc550715afd4ae47a17f7f83e04e15
Original commit date: Mon Feb 19 13:01:50 2018 -0800
Change-Id: I1d6394ab55fb366d1e3f73697d684999fda76d81
Title: [CFL][BIOS Guard]Include Production signed Bios Guard binary (2.0.4269) in CFL Bios
-Production signed BIOS Guard binary is released for CFL PV
-Fix contains BiG unable to access Top Swap (TS) bit related to 1305614585

Resolution: Update BIOS Guard binary
Impacted Platform: CFL


-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c

================================================================================ 
Commit: f87e4729906d20181e027271d0b8679e544a2abe 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Feb 23 15:34:21 2018 -0800 
-------------------------------------------------------------------------------- 
Original commit hash: 90111d93177715cdd063ed42ab435ea30045a0f6
Original commit date: Sun Feb 18 20:43:31 2018 -0800
[TeamCity] Auto-Commit FSP
Sun Feb 18 20:43:31 2018 -0800

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspBinPkg/Fsp.bsf
CannonLakeFspBinPkg/Fsp.fd
CannonLakeFspBinPkg/Include/FspUpd.h
CannonLakeFspBinPkg/Include/FspsUpd.h
CannonLakeFspBinPkg/Include/FsptUpd.h

================================================================================ 
Commit: bbe33473e177b34e2fc1552cb9d88ddb96e0fb32 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Feb 23 15:34:20 2018 -0800 
-------------------------------------------------------------------------------- 
Original commit hash: aecf85f2e4656c0adfd411395b2b23221fbd85f8
Original commit date: Sun Feb 18 20:39:36 2018 -0800
[TeamCity] Auto-Commit NVS
Sun Feb 18 20:39:36 2018 -0800

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
CannonLakePlatSamplePkg/Include/PlatformNvsAreaDef.h
CannonLakeSiliconPkg/Pch/AcpiTables/Dsdt/PchNvs.asl
CannonLakeSiliconPkg/Pch/Include/Private/PchNvsAreaDef.h

================================================================================ 
Commit: 6e088b078509a3529cfbb40e2eaf137f49de3e2e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Feb 23 15:34:19 2018 -0800 
-------------------------------------------------------------------------------- 
Original commit hash: 218c3751078f6d2d4c7e4492921c92b0e8c56edd
Original commit date: Sun Feb 18 20:28:33 2018 -0800
Change-Id: Ib7cdfef3bf148faa50387ba886c4318be03d45e8
Update BIOS ID to 118.20 and FSP/RC version to be 7.x.1C.61

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspPkg/CannonLakeFspPkg.dec
CannonLakePlatSamplePkg/Tools/GenBiosId/BiosId.env
CannonLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 6c1767b1bfad68a4e441d9394fe6339f76544896 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Feb 23 15:34:18 2018 -0800 
-------------------------------------------------------------------------------- 
[PCH] SUT hangs upon booting to OS [With in ~10sec] on CFL-H-LPC configuration
Resolution:
To mitigate this issue SPI PM programming will be done only in eSPI mode where
there's no issue with boot or PG enabled.

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeSiliconPkg/Pch/Library/Private/PeiEspiInitLib/PeiEspiInitLib.c

================================================================================ 
Commit: fe21f4de1e0a1e165e95b2ef58b1042c89ca8ec5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Feb 23 15:34:17 2018 -0800 
-------------------------------------------------------------------------------- 
Original commit hash: e2e5c11e9448ea8080626528338028febeacd829
Original commit date: Thu Feb 8 11:36:50 2018 -0800
Change-Id: I8e0ab411cb1458f576f6c58fa8a7782c7fee4a7a
CannonLakeSiliconPkg: [CFL][MRC] Memory Margin issue with DDR4 2667 UDIMMs
Issue:
Turnaround Training instability is seen with certain DDR4 UDIMM 2667 2DPC systems.
Root Cause:
CmdT margin in particular is reduced significantly due to differences between write delay between ranks within the DIMM and within the Channel.
To resolve this, the WR_Add_Delay for each rank within a Channel must be the same for any 2667 2DPC system, a step has been addded in JEDEC Write Leveling to accomplish this.
In addition, a per-rank CLK centering step has been added at the end of Late Command Training to resolve any un-even CmdT margins as a result of previous training steps.

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Include/MrcVersion.h
CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/WriteTraining/MrcWriteLeveling.c

================================================================================ 
Commit: 25c538df1b953e00607657901ad5516196a4af0c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Feb 23 15:34:17 2018 -0800 
-------------------------------------------------------------------------------- 
Original commit hash: b4c996156d304a79a755a43739cdbe56ead73ea1
Original commit date: Thu Feb 1 13:10:53 2018 -0800
Change-Id: I732f4387324d9e29f42db9e0708d0ee2fb379f0f
CannonLakeSiliconPkg: [CFL][MRC] Add MiniBIOS Board Support for CFL-S 82 RVP
Change: Added BoardID for CFL-S 82 RVP mini bios

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Include/MrcVersion.h
CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/MiniBios/Common/PlatformBoardId.h
CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/MiniBios/MEMORY/MrcOemPlatform.c
CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/MiniBios/MEMORY/MrcSetup.c

================================================================================ 
Commit: 9832f51465e80d7f158d2732c32e2bd24e0cc31c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Feb 23 15:34:16 2018 -0800 
-------------------------------------------------------------------------------- 
Original commit hash: d40efec639001e0e697b42259b3258e55d048df3
Original commit date: Fri Feb 9 19:41:05 2018 +0800
Change-Id: Ie70e7ad42d435aa65efe0ad4efbf292dad10ad3a
[2202038761] Capsule update SMM for accessing Top swap bit
[Description] Register SwSmi to access TopSwap bit outside of SMM as platform sample code

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Features/CapsuleUpdate/SystemFirmwareUpdate/SystemFirmwareDxe.h
CannonLakePlatSamplePkg/Features/CapsuleUpdate/SystemFirmwareUpdate/SystemFirmwareUpdateDxe.c
CannonLakePlatSamplePkg/Features/CapsuleUpdate/SystemFirmwareUpdate/SystemFirmwareUpdateDxe.inf
CannonLakePlatSamplePkg/Include/Protocol/SysFwUpdatePlatformProtocol.h
CannonLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
CannonLakePlatSamplePkg/Platform/PlatformInfo/Dxe/PlatformInfoDxe.c
CannonLakePlatSamplePkg/Platform/PlatformInfo/Dxe/PlatformInfoDxe.inf
CannonLakePlatSamplePkg/Platform/SmmPlatform/Smm/SmmPlatform.c
CannonLakePlatSamplePkg/Platform/SmmPlatform/Smm/SmmPlatform.h
CannonLakePlatSamplePkg/Platform/SmmPlatform/Smm/SmmPlatform.inf

================================================================================ 
Commit: aab9c0ea327adf89061055f225d358b9ca6f6e0e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Feb 23 15:34:15 2018 -0800 
-------------------------------------------------------------------------------- 
Original commit hash: 4979f936c85afe23c6935c9f9e38fd07be8c1830
Original commit date: Fri Feb 2 12:42:00 2018 +0800
Change-Id: Icbbea4b7fd95860bf9bfbb36b22cc2429640b288
[PCH] In order to accessing RTC.TS (TopSwap) bit in SMM requires using P2SB register based SBI interface on CFL CPU,
reference code shall provide a library routine for Top Swap control while in SMM.

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeSiliconPkg/Pch/Library/Private/SmmPchPrivateLib/SmmPchPrivateLib.c
CannonLakeSiliconPkg/Pch/Library/SmmTopSwapLib/SmmTopSwapLib.c
CannonLakeSiliconPkg/Pch/Library/SmmTopSwapLib/SmmTopSwapLib.inf
CannonLakeSiliconPkg/Pch/Spi/Smm/PchSpi.c

================================================================================ 
Commit: 3778a1b17dbc333ec818bc7684f5c30734413a93 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Feb 23 15:34:14 2018 -0800 
-------------------------------------------------------------------------------- 
Original commit hash: 999251a44c9fa56a9f1e3c2b3b96498a8332bdd5
Original commit date: Tue Jan 30 14:14:30 2018 +0800
Change-Id: I49df9d8052b14798fdbf8892b588ad70626469e7
[PCH] In order to accessing RTC.TS (TopSwap) bit in SMM requires using P2SB register based SBI interface on CFL CPU,
reference code shall provide a library routine for Top Swap control while in SMM.

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeSiliconPkg/Cpu/Include/Private/Library/CpuCommonLib.h
CannonLakeSiliconPkg/Cpu/Library/Private/PeiDxeSmmCpuCommonLib/CpuCommonLib.c
CannonLakeSiliconPkg/Pch/Include/Library/PchSbiAccessLib.h
CannonLakeSiliconPkg/Pch/Include/Library/TopSwapLib.h
CannonLakeSiliconPkg/Pch/Include/Private/Library/SmmPchPrivateLib.h
CannonLakeSiliconPkg/Pch/Library/Private/SmmPchPrivateLib/SmmPchPrivateLib.c
CannonLakeSiliconPkg/Pch/Library/Private/SmmPchPrivateLib/SmmPchPrivateLib.inf
CannonLakeSiliconPkg/Pch/Library/SmmTopSwapLib/SmmTopSwapLib.c
CannonLakeSiliconPkg/Pch/Library/SmmTopSwapLib/SmmTopSwapLib.inf
CannonLakeSiliconPkg/Pch/Spi/Smm/PchSpi.c
CannonLakeSiliconPkg/Pch/Spi/Smm/PchSpiSmm.inf
CannonLakeSiliconPkg/SiPkgDxeLib.dsc

================================================================================ 
Commit: ddd4e04bb2c3d7c5d6c02489ae952530d27380df 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Feb 23 15:34:14 2018 -0800 
-------------------------------------------------------------------------------- 
Original commit hash: 7520bd2c05ddaa1ac552d2ed1a7076d0ee56bb8c
Original commit date: Thu Feb 15 21:25:10 2018 -0800
Change-Id: Ia81070a0beeaa96b31f505d8ff639c1b55650663
[PCH] PS_ON implementation for SATA and RAID
PS_ON is a new feature that allows PMC to de-assert PS_ON# to the ATX
during SleepS0. This causes all SATA drives directly connected to the ATX
to unexpectedly lose power during SleepS0. To prevent this we model the
ATX power supply with ACPI power resources and tell windows which SATA ports
depend on it.
We had to provide separate power resource for each SATA drive and do
the tracking in the ASL to allow RAID power management code to manage
the devices separately.
WARNING: The Optane volume is only supported on M.2 slot.

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Acpi/AcpiTables/AcpiPlatform/Dxe/AcpiPlatform.c
CannonLakePlatSamplePkg/Acpi/AcpiTables/SsdtRtd3/CflHRvpRtd3.asl
CannonLakePlatSamplePkg/Acpi/AcpiTables/SsdtRtd3/CflHRvpTbtRtd3.asl
CannonLakePlatSamplePkg/Acpi/AcpiTables/SsdtRtd3/CflSRvpRtd3.asl
CannonLakePlatSamplePkg/Acpi/AcpiTables/SsdtRtd3/CnlHRvpRtd3.asl
CannonLakePlatSamplePkg/Acpi/AcpiTables/SsdtRtd3/ZpoddDsm.asl
CannonLakeSiliconPkg/Pch/AcpiTables/Dsdt/Pch.asl
CannonLakeSiliconPkg/Pch/AcpiTables/Dsdt/PchSata.asl
CannonLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmPmcPrivateLib/PeiPmcPrivateLib.c
CannonLakeSiliconPkg/Pch/PchInit/Dxe/PchAcpi.c

================================================================================ 
Commit: 348c80baa5053ac98c7506fee391f8d5aec08ac6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Feb 23 15:34:13 2018 -0800 
-------------------------------------------------------------------------------- 
Original commit hash: 5e296b964b39fa959d9ad26e6cbf5368943481fc
Original commit date: Thu Feb 8 12:56:26 2018 +0530
Change-Id: Ia120982e8ea5c9ea873599e3c83e9a00d3d4ff99
TBT BIOS: TBT BIOS shall not execute go2sx mailbox command on S5/reboot cycle.
Desciption: Go2SX command should be executed only for S3 and S4 Entry.
Platform Impacted: All CNL and CFL platform.

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Features/Tbt/TbtInit/Smm/TbtSmm.c

================================================================================ 
Commit: f61b589efa91e0bff969e5431605eea905fd5136 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Feb 23 15:34:13 2018 -0800 
-------------------------------------------------------------------------------- 
Original commit hash: 036c8d70a80378d33c1ee28590b727e41754fe08
Original commit date: Wed Jan 24 16:00:17 2018 -0800
Change-Id: I18d9e94e8891cf28301cbfa4995defb5450d8bb7
Title: CNL BIOS: Support for new ICC CSME FAS - Phase 2
Resolution: Add HeciRevertIccToDefault, HeciGetIccRegister, HeciSetIccRegister HECI support
Impacted Platform: CFL/CNL platforms

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Features/OverClocking/OverClockInit/DxeOverClock.c
CannonLakePlatSamplePkg/Setup/IccSetup.c
CannonLakeSiliconPkg/Me/Include/CoreBiosMsg.h
CannonLakeSiliconPkg/Me/Include/Library/DxeMeLib.h
CannonLakeSiliconPkg/Me/Library/DxeMeLib/HeciMsgDxeLib.c

================================================================================ 
Commit: ef3fdacf5467ff6dd3c2fe26ecae788291d37c43 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Feb 23 15:34:12 2018 -0800 
-------------------------------------------------------------------------------- 
Original commit hash: cbaa39d94a81515acef2e05f3b7ebd9d0aeda01b
Original commit date: Fri Jan 26 19:36:40 2018 +0800
Change-Id: I9b29eb188e912912fb1faa3af70236c30f4f3bc1
Title:Request to add new Mailbox command for PECI interface fails to resume properly when exiting Pkg-C10
Resolution: Add MCU BIOS mailbox command = 0x24 / 0x36 to disable the PECI reset on exit PKG-C10 / Sx.
Impacted Platform: CannonLake and CoffeeLake

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspPkg/Upd/FspmUpd.dsc
CannonLakePlatSamplePkg/Features/OverClocking/OverclockInterface/OverclockInterface.c
CannonLakePlatSamplePkg/FspWrapper/Library/PeiFspPolicyInitLib/PeiFspCpuPolicyInitLib.c
CannonLakePlatSamplePkg/Include/SetupVariable.h
CannonLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdatePreMem.c
CannonLakePlatSamplePkg/Setup/PlatformSetup.hfr
CannonLakePlatSamplePkg/Setup/PlatformSetup.uni
CannonLakeSiliconPkg/Cpu/Include/ConfigBlock/CpuConfigLibPreMemConfig.h
CannonLakeSiliconPkg/Cpu/Include/Library/CpuMailboxLib.h
CannonLakeSiliconPkg/Cpu/Library/PeiCpuPolicyLib/CpuPrintPolicyPreMem.c
CannonLakeSiliconPkg/Cpu/Library/Private/PeiCpuInitLib/CpuInitPeim.c
CannonLakeSiliconPkg/Cpu/Library/Private/PeiCpuInitLib/CpuInitPeim.h
CannonLakeSiliconPkg/Cpu/Library/Private/PeiCpuInitLib/Features.c

================================================================================ 
Commit: a32d5d1092ac8c0a745e767316f9bd069c749011 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Feb 23 15:33:33 2018 -0800 
-------------------------------------------------------------------------------- 
Original commit hash: 78126f0d7d142229d9c784744e8080d358d5b99b
Original commit date: Fri Jan 19 16:32:51 2018 -0800
Change-Id: I44c33d5524ae92bcd1372c5da89fed7857ed7e5f
[CFL-S][CNP][OC]: Interrupt storm at idle is seen with the OC board (1500/second)

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Board/Others/PeiBoardInitLib/GpioTableCflSOc.h

================================================================================ 
Commit: 5d5994b9b573537f2da637ab2dc146666985a8ab 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Feb 23 10:59:24 2018 -0800 
-------------------------------------------------------------------------------- 
Original commit hash: 19e8a29880c7ffdcf93306ec1e528357269899fe
Original commit date: Mon Feb 12 15:53:10 2018 -0800
[TeamCity] Test Auto-Commit NVS
Mon Feb 12 15:53:10 2018 -0800

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Features/Tbt/AcpiTables/TbtNvs.asl
CannonLakePlatSamplePkg/Features/Tbt/Include/TbtNvsAreaDef.h
