0.7
2020.2
Jun 10 2021
20:04:57
C:/Vivado/2021.1/data/xsim/system_verilog/uvm_include/uvm_macros.svh,1623376426,verilog,,,,,,,,,,,,
U:/Documents/apb_ram/apb_ram.sim/sim_1/behav/xsim/glbl.v,1623370582,verilog,,,,glbl,,uvm,,,,,,
U:/Documents/apb_ram/apb_ram.srcs/sim_1/new/tb.sv,1723939118,systemVerilog,,,C:/Vivado/2021.1/data/xsim/system_verilog/uvm_include/uvm_macros.svh,tb,,uvm,,,,,,
U:/Documents/apb_ram/apb_ram.srcs/sources_1/new/apb_ram.sv,1723938860,systemVerilog,U:/Documents/apb_ram/apb_ram.srcs/sim_1/new/tb.sv,U:/Documents/apb_ram/apb_ram.srcs/sim_1/new/tb.sv,,$unit_apb_ram_sv;apb_if;apb_ram,,uvm,,,,,,
