$date
	Sat Jul 30 13:51:05 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module demux_tb $end
$var wire 1 ! D $end
$var wire 1 " C $end
$var wire 1 # B $end
$var wire 1 $ A $end
$var reg 1 % E $end
$var reg 1 & S0 $end
$var reg 1 ' S1 $end
$var integer 32 ( i [31:0] $end
$scope module c $end
$var wire 1 $ A $end
$var wire 1 # B $end
$var wire 1 " C $end
$var wire 1 ! D $end
$var wire 1 % E $end
$var wire 1 & S0 $end
$var wire 1 ' S1 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 (
0'
0&
0%
0$
0#
0"
0!
$end
#1
1&
b1 (
#2
1'
0&
b10 (
#3
1&
b11 (
#4
1$
1%
0'
0&
b100 (
#5
0$
1#
1&
b101 (
#6
0$
1"
0#
1'
0&
b110 (
#7
0"
1!
1&
b111 (
#8
b1000 (
