
*** Running vivado
    with args -log UART_to_PWM_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source UART_to_PWM_wrapper.tcl -notrace


****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source UART_to_PWM_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2020.2/data/ip'.
Command: link_design -top UART_to_PWM_wrapper -part xc7z020clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-454] Reading design checkpoint '/home/therk/emb_sys_vivado/project_2/project_2.gen/sources_1/bd/UART_to_PWM/ip/UART_to_PWM_LUT_0_0/UART_to_PWM_LUT_0_0.dcp' for cell 'UART_to_PWM_i/LUT_0'
INFO: [Project 1-454] Reading design checkpoint '/home/therk/emb_sys_vivado/project_2/project_2.gen/sources_1/bd/UART_to_PWM/ip/UART_to_PWM_comparator_0_0/UART_to_PWM_comparator_0_0.dcp' for cell 'UART_to_PWM_i/PWM/comparator_0'
INFO: [Project 1-454] Reading design checkpoint '/home/therk/emb_sys_vivado/project_2/project_2.gen/sources_1/bd/UART_to_PWM/ip/UART_to_PWM_counter_0_0/UART_to_PWM_counter_0_0.dcp' for cell 'UART_to_PWM_i/PWM/counter_0'
INFO: [Project 1-454] Reading design checkpoint '/home/therk/emb_sys_vivado/project_2/project_2.gen/sources_1/bd/UART_to_PWM/ip/UART_to_PWM_clk_divider_0_0/UART_to_PWM_clk_divider_0_0.dcp' for cell 'UART_to_PWM_i/UART/clk_divider_0'
INFO: [Project 1-454] Reading design checkpoint '/home/therk/emb_sys_vivado/project_2/project_2.gen/sources_1/bd/UART_to_PWM/ip/UART_to_PWM_rx_mod_0_0/UART_to_PWM_rx_mod_0_0.dcp' for cell 'UART_to_PWM_i/UART/rx_mod_0'
INFO: [Project 1-454] Reading design checkpoint '/home/therk/emb_sys_vivado/project_2/project_2.gen/sources_1/bd/UART_to_PWM/ip/UART_to_PWM_xl_slice_0_0/UART_to_PWM_xl_slice_0_0.dcp' for cell 'UART_to_PWM_i/UART/xl_slice_0'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2521.570 ; gain = 0.000 ; free physical = 19374 ; free virtual = 28189
INFO: [Netlist 29-17] Analyzing 11 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2521.570 ; gain = 0.000 ; free physical = 19286 ; free virtual = 28102
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

16 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.73 ; elapsed = 00:00:00.49 . Memory (MB): peak = 2521.570 ; gain = 0.000 ; free physical = 19271 ; free virtual = 28086

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: ff2ddf62

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2759.512 ; gain = 237.941 ; free physical = 18888 ; free virtual = 27710

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 91869286

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2929.449 ; gain = 0.000 ; free physical = 18718 ; free virtual = 27540
INFO: [Opt 31-389] Phase Retarget created 4 cells and removed 4 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: d00af1da

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2929.449 ; gain = 0.000 ; free physical = 18718 ; free virtual = 27540
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 4 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: fbe2c633

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2929.449 ; gain = 0.000 ; free physical = 18718 ; free virtual = 27540
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG clk_IBUF_BUFG_inst to drive 36 load(s) on clock net clk_IBUF_BUFG
INFO: [Opt 31-193] Inserted 1 BUFG(s) on clock nets
Phase 4 BUFG optimization | Checksum: f557bb8b

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2929.449 ; gain = 0.000 ; free physical = 18718 ; free virtual = 27540
INFO: [Opt 31-662] Phase BUFG optimization created 1 cells of which 1 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: f557bb8b

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2929.449 ; gain = 0.000 ; free physical = 18718 ; free virtual = 27540
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: f557bb8b

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2929.449 ; gain = 0.000 ; free physical = 18718 ; free virtual = 27540
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               4  |               4  |                                              0  |
|  Constant propagation         |               0  |               4  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               1  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2929.449 ; gain = 0.000 ; free physical = 18718 ; free virtual = 27540
Ending Logic Optimization Task | Checksum: 18d28dff5

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2929.449 ; gain = 0.000 ; free physical = 18718 ; free virtual = 27540

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 18d28dff5

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2929.449 ; gain = 0.000 ; free physical = 18717 ; free virtual = 27539

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 18d28dff5

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2929.449 ; gain = 0.000 ; free physical = 18717 ; free virtual = 27539

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2929.449 ; gain = 0.000 ; free physical = 18717 ; free virtual = 27539
Ending Netlist Obfuscation Task | Checksum: 18d28dff5

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2929.449 ; gain = 0.000 ; free physical = 18717 ; free virtual = 27539
INFO: [Common 17-83] Releasing license: Implementation
35 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
INFO: [Common 17-1381] The checkpoint '/home/therk/emb_sys_vivado/project_2/project_2.runs/impl_1/UART_to_PWM_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file UART_to_PWM_wrapper_drc_opted.rpt -pb UART_to_PWM_wrapper_drc_opted.pb -rpx UART_to_PWM_wrapper_drc_opted.rpx
Command: report_drc -file UART_to_PWM_wrapper_drc_opted.rpt -pb UART_to_PWM_wrapper_drc_opted.pb -rpx UART_to_PWM_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/therk/emb_sys_vivado/project_2/project_2.runs/impl_1/UART_to_PWM_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3128.453 ; gain = 0.000 ; free physical = 18635 ; free virtual = 27457
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: a555a98b

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3128.453 ; gain = 0.000 ; free physical = 18635 ; free virtual = 27457
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3128.453 ; gain = 0.000 ; free physical = 18635 ; free virtual = 27457

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 191cbf809

Time (s): cpu = 00:00:00.28 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3128.453 ; gain = 0.000 ; free physical = 18666 ; free virtual = 27487

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 2511ca2f4

Time (s): cpu = 00:00:00.37 ; elapsed = 00:00:00.14 . Memory (MB): peak = 3128.453 ; gain = 0.000 ; free physical = 18666 ; free virtual = 27487

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 2511ca2f4

Time (s): cpu = 00:00:00.37 ; elapsed = 00:00:00.14 . Memory (MB): peak = 3128.453 ; gain = 0.000 ; free physical = 18666 ; free virtual = 27487
Phase 1 Placer Initialization | Checksum: 2511ca2f4

Time (s): cpu = 00:00:00.37 ; elapsed = 00:00:00.14 . Memory (MB): peak = 3128.453 ; gain = 0.000 ; free physical = 18666 ; free virtual = 27487

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 2511ca2f4

Time (s): cpu = 00:00:00.37 ; elapsed = 00:00:00.14 . Memory (MB): peak = 3128.453 ; gain = 0.000 ; free physical = 18665 ; free virtual = 27486

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 2511ca2f4

Time (s): cpu = 00:00:00.37 ; elapsed = 00:00:00.14 . Memory (MB): peak = 3128.453 ; gain = 0.000 ; free physical = 18665 ; free virtual = 27486

Phase 2.3 Global Placement Core
WARNING: [Place 46-29] place_design is not in timing mode. Skip physical synthesis in placer
Phase 2.3 Global Placement Core | Checksum: 26e408979

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.38 . Memory (MB): peak = 3144.461 ; gain = 16.008 ; free physical = 18628 ; free virtual = 27449
Phase 2 Global Placement | Checksum: 26e408979

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.38 . Memory (MB): peak = 3144.461 ; gain = 16.008 ; free physical = 18628 ; free virtual = 27449

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 26e408979

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.38 . Memory (MB): peak = 3144.461 ; gain = 16.008 ; free physical = 18628 ; free virtual = 27449

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1dc3330d8

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.39 . Memory (MB): peak = 3144.461 ; gain = 16.008 ; free physical = 18631 ; free virtual = 27453

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 2807a4c95

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.39 . Memory (MB): peak = 3144.461 ; gain = 16.008 ; free physical = 18631 ; free virtual = 27453

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 2807a4c95

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.39 . Memory (MB): peak = 3144.461 ; gain = 16.008 ; free physical = 18631 ; free virtual = 27453

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1e13b7f7d

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.44 . Memory (MB): peak = 3144.461 ; gain = 16.008 ; free physical = 18630 ; free virtual = 27451

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1e13b7f7d

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.45 . Memory (MB): peak = 3144.461 ; gain = 16.008 ; free physical = 18630 ; free virtual = 27451

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1e13b7f7d

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.45 . Memory (MB): peak = 3144.461 ; gain = 16.008 ; free physical = 18630 ; free virtual = 27451
Phase 3 Detail Placement | Checksum: 1e13b7f7d

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.45 . Memory (MB): peak = 3144.461 ; gain = 16.008 ; free physical = 18630 ; free virtual = 27451

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: 1e13b7f7d

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.45 . Memory (MB): peak = 3144.461 ; gain = 16.008 ; free physical = 18630 ; free virtual = 27451

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1e13b7f7d

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.45 . Memory (MB): peak = 3144.461 ; gain = 16.008 ; free physical = 18631 ; free virtual = 27453

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1e13b7f7d

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.45 . Memory (MB): peak = 3144.461 ; gain = 16.008 ; free physical = 18631 ; free virtual = 27453
Phase 4.3 Placer Reporting | Checksum: 1e13b7f7d

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.45 . Memory (MB): peak = 3144.461 ; gain = 16.008 ; free physical = 18631 ; free virtual = 27453

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3144.461 ; gain = 0.000 ; free physical = 18631 ; free virtual = 27453

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.45 . Memory (MB): peak = 3144.461 ; gain = 16.008 ; free physical = 18631 ; free virtual = 27453
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 197a24fe2

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.45 . Memory (MB): peak = 3144.461 ; gain = 16.008 ; free physical = 18631 ; free virtual = 27453
Ending Placer Task | Checksum: c9c3f40f

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.45 . Memory (MB): peak = 3144.461 ; gain = 16.008 ; free physical = 18631 ; free virtual = 27453
INFO: [Common 17-83] Releasing license: Implementation
51 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.11 . Memory (MB): peak = 3144.461 ; gain = 0.000 ; free physical = 18653 ; free virtual = 27476
INFO: [Common 17-1381] The checkpoint '/home/therk/emb_sys_vivado/project_2/project_2.runs/impl_1/UART_to_PWM_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file UART_to_PWM_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.08 . Memory (MB): peak = 3144.461 ; gain = 0.000 ; free physical = 18644 ; free virtual = 27466
INFO: [runtcl-4] Executing : report_utilization -file UART_to_PWM_wrapper_utilization_placed.rpt -pb UART_to_PWM_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file UART_to_PWM_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3144.461 ; gain = 0.000 ; free physical = 18651 ; free virtual = 27473
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-235] No timing constraint found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
58 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3144.461 ; gain = 0.000 ; free physical = 18621 ; free virtual = 27445
INFO: [Common 17-1381] The checkpoint '/home/therk/emb_sys_vivado/project_2/project_2.runs/impl_1/UART_to_PWM_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 80ccc8d0 ConstDB: 0 ShapeSum: 48f72b3f RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: df73c211

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 3144.461 ; gain = 0.000 ; free physical = 18494 ; free virtual = 27313
Post Restoration Checksum: NetGraph: e08240a NumContArr: d16b9e07 Constraints: 0 Timing: 0

Phase 2 Router Initialization
INFO: [Route 35-64] No timing constraints were detected. The router will operate in resource-optimization mode.

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: df73c211

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 3159.402 ; gain = 14.941 ; free physical = 18461 ; free virtual = 27279

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: df73c211

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 3159.402 ; gain = 14.941 ; free physical = 18461 ; free virtual = 27279
 Number of Nodes with overlaps = 0
Phase 2 Router Initialization | Checksum: 134c65bc1

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 3174.285 ; gain = 29.824 ; free physical = 18449 ; free virtual = 27267

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 97
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 97
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 134c65bc1

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 3180.113 ; gain = 35.652 ; free physical = 18448 ; free virtual = 27267
Phase 3 Initial Routing | Checksum: f7ae96c5

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 3180.113 ; gain = 35.652 ; free physical = 18452 ; free virtual = 27271

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 0
Phase 4.1 Global Iteration 0 | Checksum: 111cdf6ed

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 3180.113 ; gain = 35.652 ; free physical = 18452 ; free virtual = 27271
Phase 4 Rip-up And Reroute | Checksum: 111cdf6ed

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 3180.113 ; gain = 35.652 ; free physical = 18452 ; free virtual = 27271

Phase 5 Delay and Skew Optimization
Phase 5 Delay and Skew Optimization | Checksum: 111cdf6ed

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 3180.113 ; gain = 35.652 ; free physical = 18452 ; free virtual = 27271

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter
Phase 6.1 Hold Fix Iter | Checksum: 111cdf6ed

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 3180.113 ; gain = 35.652 ; free physical = 18452 ; free virtual = 27271
Phase 6 Post Hold Fix | Checksum: 111cdf6ed

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 3180.113 ; gain = 35.652 ; free physical = 18452 ; free virtual = 27271

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00854303 %
  Global Horizontal Routing Utilization  = 0.00743746 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 16.2162%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 10.8108%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 5.88235%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 19.1176%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 111cdf6ed

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 3180.113 ; gain = 35.652 ; free physical = 18452 ; free virtual = 27270

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 111cdf6ed

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 3180.113 ; gain = 35.652 ; free physical = 18452 ; free virtual = 27270

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 106e76b46

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 3212.129 ; gain = 67.668 ; free physical = 18452 ; free virtual = 27270
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 3212.129 ; gain = 67.668 ; free physical = 18488 ; free virtual = 27306

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
67 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 3212.129 ; gain = 67.668 ; free physical = 18488 ; free virtual = 27306
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3212.129 ; gain = 0.000 ; free physical = 18488 ; free virtual = 27308
INFO: [Common 17-1381] The checkpoint '/home/therk/emb_sys_vivado/project_2/project_2.runs/impl_1/UART_to_PWM_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file UART_to_PWM_wrapper_drc_routed.rpt -pb UART_to_PWM_wrapper_drc_routed.pb -rpx UART_to_PWM_wrapper_drc_routed.rpx
Command: report_drc -file UART_to_PWM_wrapper_drc_routed.rpt -pb UART_to_PWM_wrapper_drc_routed.pb -rpx UART_to_PWM_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/therk/emb_sys_vivado/project_2/project_2.runs/impl_1/UART_to_PWM_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file UART_to_PWM_wrapper_methodology_drc_routed.rpt -pb UART_to_PWM_wrapper_methodology_drc_routed.pb -rpx UART_to_PWM_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file UART_to_PWM_wrapper_methodology_drc_routed.rpt -pb UART_to_PWM_wrapper_methodology_drc_routed.pb -rpx UART_to_PWM_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/therk/emb_sys_vivado/project_2/project_2.runs/impl_1/UART_to_PWM_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file UART_to_PWM_wrapper_power_routed.rpt -pb UART_to_PWM_wrapper_power_summary_routed.pb -rpx UART_to_PWM_wrapper_power_routed.rpx
Command: report_power -file UART_to_PWM_wrapper_power_routed.rpt -pb UART_to_PWM_wrapper_power_summary_routed.pb -rpx UART_to_PWM_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design! Power estimation will be inaccurate until this is corrected.
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
78 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file UART_to_PWM_wrapper_route_status.rpt -pb UART_to_PWM_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file UART_to_PWM_wrapper_timing_summary_routed.rpt -pb UART_to_PWM_wrapper_timing_summary_routed.pb -rpx UART_to_PWM_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
INFO: [runtcl-4] Executing : report_incremental_reuse -file UART_to_PWM_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file UART_to_PWM_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file UART_to_PWM_wrapper_bus_skew_routed.rpt -pb UART_to_PWM_wrapper_bus_skew_routed.pb -rpx UART_to_PWM_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Command: write_bitstream -force UART_to_PWM_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
ERROR: [DRC NSTD-1] Unspecified I/O Standard: 5 out of 5 logical ports use I/O standard (IOSTANDARD) value 'DEFAULT', instead of a user assigned specific value. This may cause I/O contention or incompatibility with the board power or connectivity affecting performance, signal integrity or in extreme cases cause damage to the device or the components to which it is connected. To correct this violation, specify all I/O standards. This design will fail to generate a bitstream unless all logical ports have a user specified I/O standard value defined. To allow bitstream creation with unspecified I/O standard values (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks NSTD-1].  NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run. Problem ports: LED, sin_0, en_0, clk, and rst.
ERROR: [DRC UCIO-1] Unconstrained Logical Port: 5 out of 5 logical ports have no user assigned specific location constraint (LOC). This may cause I/O contention or incompatibility with the board power or connectivity affecting performance, signal integrity or in extreme cases cause damage to the device or the components to which it is connected. To correct this violation, specify all pin locations. This design will fail to generate a bitstream unless all logical ports have a user specified site LOC constraint defined.  To allow bitstream creation with unspecified pin locations (not recommended), use this command: set_property SEVERITY {Warning} [get_drc_checks UCIO-1].  NOTE: When using the Vivado Runs infrastructure (e.g. launch_runs Tcl command), add this command to a .tcl file and add that file as a pre-hook for write_bitstream step for the implementation run.  Problem ports: LED, sin_0, en_0, clk, and rst.
WARNING: [DRC ZPS7-1] PS7 block required: The PS7 cell must be used in this Zynq design in order to enable correct default configuration.
INFO: [Vivado 12-3199] DRC finished with 2 Errors, 1 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
ERROR: [Vivado 12-1345] Error(s) found during DRC. Bitgen not run.
INFO: [Common 17-83] Releasing license: Implementation
9 Infos, 1 Warnings, 0 Critical Warnings and 3 Errors encountered.
write_bitstream failed
write_bitstream: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 3370.535 ; gain = 0.000 ; free physical = 18474 ; free virtual = 27293
ERROR: [Common 17-39] 'write_bitstream' failed due to earlier errors.

INFO: [Common 17-206] Exiting Vivado at Tue Sep 24 15:19:21 2024...
