INFO-FLOW: Workspace E:/pp4fpgas/my_pp4fpgas_labs/Fast_Fourier_Transform/fft_loops/solution1 opened at Wed Mar 31 10:35:03 +0800 2021
Execute     set_part xc7z020-clg400-1 
Execute       ap_part_info -name xc7z020-clg400-1 -data single -quiet 
Command       ap_part_info done; 0.998 sec.
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib D:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq 
Execute           source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute             source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute           source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute           source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute           source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute             source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command           ap_source done; 0.107 sec.
Command         ap_source done; 0.108 sec.
Execute         ap_part_info -data single -name xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data resources 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Command       add_library done; 0.167 sec.
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib D:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute           source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute           source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       get_default_platform 
Command     set_part done; 1.269 sec.
Execute     create_clock -period 10 -name default 
Execute       config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     source ./fft_loops/solution1/directives.tcl 
Command     ap_source done; error code: 1; 
Command   ap_source done; error code: 1; 1.305 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace E:/pp4fpgas/my_pp4fpgas_labs/Fast_Fourier_Transform/fft_loops/solution1 opened at Wed Mar 31 11:16:28 +0800 2021
Execute       config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib D:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq 
Execute         source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute           source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute             source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute             source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute             source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute             source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute           source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute           source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute           source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute         source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute         source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute         source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute           source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.106 sec.
Command       ap_source done; 0.106 sec.
Execute       open_platform DefaultPlatform 
Execute       import_lib D:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute         source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       set_part xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data single -quiet 
Command         ap_part_info done; 0.649 sec.
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib D:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq 
Execute             source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute               source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute                 source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute                 source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute                 source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute                 source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute               source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute               source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute               source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute               source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute             source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute             source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute             source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute             source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute               source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute               source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute               source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute               source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute                 source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute               source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute               source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute               source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute               source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute           ap_part_info -data single -name xc7z020-clg400-1 
Execute           ap_part_info -name xc7z020-clg400-1 -data resources 
Execute           ap_part_info -name xc7z020-clg400-1 -data info 
Execute           ap_part_info -name xc7z020-clg400-1 -data info 
Execute           config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute           ap_part_info -name xc7z020-clg400-1 -data info 
Execute           config_chip_info -quiet -speed slow 
Command         add_library done; 0.157 sec.
Execute         add_library xilinx/zynq/zynq_fpv6 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib D:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute             source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute             source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute               source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute                 source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute                 source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                   source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute             source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         get_default_platform 
Command       set_part done; 0.904 sec.
Execute       ap_part_info -data single -name xc7z020-clg400-1 
Execute       ap_part_info -name xc7z020-clg400-1 -data resources 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_chip_info -quiet -speed slow 
Command     open_solution done; 1.086 sec.
Execute     set_part xc7z020-clg400-1 
Execute       ap_part_info -name xc7z020-clg400-1 -data single -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib D:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq 
Execute           source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute             source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute           source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute           source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute           source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute             source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.101 sec.
Execute         ap_part_info -data single -name xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data resources 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Command       add_library done; 0.159 sec.
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib D:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute           source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute           source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       get_default_platform 
Command     set_part done; 0.254 sec.
Execute     create_clock -period 10 -name default 
Execute     source ./fft_loops/solution1/directives.tcl 
Command     ap_source done; error code: 1; 
Command   ap_source done; error code: 1; 1.365 sec.
Execute   cleanup_all 
INFO-FLOW: Workspace E:/pp4fpgas/my_pp4fpgas_labs/Fast_Fourier_Transform/fft_loops/solution1 opened at Wed Mar 31 11:16:56 +0800 2021
Execute       config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute       open_platform DefaultPlatform 
Execute       import_lib D:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq 
Execute         source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute           source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute             source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute             source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute             source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute             source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute             source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute           source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute           source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute           source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute           source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute         source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute         source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute           source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute           source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute             source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute           source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute         source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute           source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute           source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute           source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute           source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute           source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute           source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute           source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute           source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.105 sec.
Command       ap_source done; 0.106 sec.
Execute       open_platform DefaultPlatform 
Execute       import_lib D:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute         source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute         source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute           source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute       source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       set_part xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data single -quiet 
Command         ap_part_info done; 0.658 sec.
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib D:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq 
Execute             source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute               source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute                 source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute                 source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute                 source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute                 source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute                 source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute               source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute               source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute               source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute               source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute             source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute             source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute             source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute             source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute               source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute               source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute               source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute               source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute                 source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute                 source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute               source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute               source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute               source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute               source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute               source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute               source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute               source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute           ap_part_info -data single -name xc7z020-clg400-1 
Execute           ap_part_info -name xc7z020-clg400-1 -data resources 
Execute           ap_part_info -name xc7z020-clg400-1 -data info 
Execute           ap_part_info -name xc7z020-clg400-1 -data info 
Execute           config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute           ap_part_info -name xc7z020-clg400-1 -data info 
Execute           config_chip_info -quiet -speed slow 
Command         add_library done; 0.159 sec.
Execute         add_library xilinx/zynq/zynq_fpv6 
Execute           get_default_platform 
Execute           open_platform DefaultPlatform 
Execute           import_lib D:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute             source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute             source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute               source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute                 source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute                 source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                   source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                   source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute                 source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute             source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
INFO: [HLS 200-10] Setting target device to 'xc7z020-clg400-1'
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         get_default_platform 
Command       set_part done; 0.917 sec.
Execute       ap_part_info -data single -name xc7z020-clg400-1 
Execute       ap_part_info -name xc7z020-clg400-1 -data resources 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       config_chip_info -quiet -speed slow 
Command     open_solution done; 1.096 sec.
Execute     set_part xc7z020-clg400-1 
Execute       ap_part_info -name xc7z020-clg400-1 -data single -quiet 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       add_library xilinx/zynq/zynq:xc7z020:-clg400:-1 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib D:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq 
Execute           source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.lib 
Execute             source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.lib 
Execute               source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.lib 
Execute               source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.lib 
Execute               source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.lib 
Execute               source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.lib 
Execute               source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.lib 
Execute             source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.lib 
Execute             source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.lib 
Execute             source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.lib 
Execute             source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.lib 
Execute           source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute           source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute           source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute             source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute             source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute               source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute               source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute             source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq.gen 
Execute           source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.gen 
Execute             source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/plb46.gen 
Execute             source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/fsl.gen 
Execute             source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/axi4.gen 
Execute             source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.gen 
Execute               source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.gen 
Execute             source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/util.gen 
Execute             source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfft.gen 
Execute             source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/ip/xfir.gen 
Execute             source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.gen 
Execute         ap_part_info -data single -name xc7z020-clg400-1 
Execute         ap_part_info -name xc7z020-clg400-1 -data resources 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -resource {SLICE 13300} {LUT 53200} {FF 106400} {DSP48E 220} {BRAM 280} {URAM 0} 
Execute         ap_part_info -name xc7z020-clg400-1 -data info 
Execute         config_chip_info -quiet -speed slow 
Command       add_library done; 0.157 sec.
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
Execute         open_platform DefaultPlatform 
Execute         import_lib D:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6 
Execute           source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.lib 
Execute           source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.hlp 
Execute             source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx.hlp 
Execute               source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/target_info.tcl 
Execute               source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute                 source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/maxi.hlp 
Execute                 source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/interface/saxilite.hlp 
Execute               source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/dsp48.hlp 
Execute         source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute           source D:/Xilinx/Vivado/2019.2/common/technology/xilinx/common/xilinx_fp.gen 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       get_default_platform 
Command     set_part done; 0.253 sec.
Execute     create_clock -period 10 -name default 
Execute     source ./fft_loops/solution1/directives.tcl 
Execute       set_directive_loop_tripcount -min 9 -max 9 fft_streaming/stage_loop 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd min=9 max=9 
Execute       set_directive_loop_tripcount -min 1 -max 256 fft_stage/butterfly_loop 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd min=9 max=9 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd min=1 max=256 
Execute       set_directive_loop_tripcount -min 2 -max 512 fft_stage/dft_loop 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd min=9 max=9 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd min=1 max=256 
INFO-FLOW: Setting directive 'LOOP_TRIPCOUNT' tripcount=positionBooleanCmd min=2 max=512 
Execute     csim_design 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute       is_encrypted E:/pp4fpgas/my_pp4fpgas_labs/Fast_Fourier_Transform/tw_r.h 
Execute       is_xip E:/pp4fpgas/my_pp4fpgas_labs/Fast_Fourier_Transform/tw_r.h 
Execute       is_encrypted E:/pp4fpgas/my_pp4fpgas_labs/Fast_Fourier_Transform/tw_i.h 
Execute       is_xip E:/pp4fpgas/my_pp4fpgas_labs/Fast_Fourier_Transform/tw_i.h 
Execute       is_encrypted E:/pp4fpgas/my_pp4fpgas_labs/Fast_Fourier_Transform/out.fft.gold.dat 
Execute       is_xip E:/pp4fpgas/my_pp4fpgas_labs/Fast_Fourier_Transform/out.fft.gold.dat 
Execute       is_encrypted E:/pp4fpgas/my_pp4fpgas_labs/Fast_Fourier_Transform/fft_streaming.h 
Execute       is_xip E:/pp4fpgas/my_pp4fpgas_labs/Fast_Fourier_Transform/fft_streaming.h 
Execute       is_encrypted E:/pp4fpgas/my_pp4fpgas_labs/Fast_Fourier_Transform/fft_stages_loop_top.cpp 
Execute       is_xip E:/pp4fpgas/my_pp4fpgas_labs/Fast_Fourier_Transform/fft_stages_loop_top.cpp 
Execute       is_encrypted E:/pp4fpgas/my_pp4fpgas_labs/Fast_Fourier_Transform/fft_stages_loop.cpp 
Execute       is_xip E:/pp4fpgas/my_pp4fpgas_labs/Fast_Fourier_Transform/fft_stages_loop.cpp 
Execute       ap_part_info -name xc7z020-clg400-1 -data info 
Execute       source run_sim.tcl 
Command       ap_source done; error code: 1; 
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; error code: 2; 1.626 sec.
Command   ap_source done; error code: 1; 3.005 sec.
Execute   cleanup_all 
