# Read the Verilog Files
source "${script_path}/ReadVerilogFiles.tcl"
source "${script_path}/FullAdder.tcl"

 
