
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 25000000
Simulation Instructions: 25000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs /home/priyansh/Downloads/Tracefiles/bc-0.trace.gz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
cpu0_L2C Stream-based prefetcher
Heartbeat CPU 0 instructions: 10000002 cycles: 3203419 heartbeat IPC: 3.12167 cumulative IPC: 3.12167 (Simulation time: 0 hr 0 min 19 sec) 
Heartbeat CPU 0 instructions: 20000002 cycles: 5712244 heartbeat IPC: 3.98593 cumulative IPC: 3.50125 (Simulation time: 0 hr 0 min 33 sec) 

Warmup complete CPU 0 instructions: 25000001 cycles: 6963675 (Simulation time: 0 hr 0 min 40 sec) 

Heartbeat CPU 0 instructions: 30000001 cycles: 40192630 heartbeat IPC: 0.29002 cumulative IPC: 0.150471 (Simulation time: 0 hr 1 min 0 sec) 
Heartbeat CPU 0 instructions: 40000002 cycles: 108426641 heartbeat IPC: 0.146554 cumulative IPC: 0.147837 (Simulation time: 0 hr 1 min 42 sec) 
Heartbeat CPU 0 instructions: 50000002 cycles: 176346731 heartbeat IPC: 0.147232 cumulative IPC: 0.147594 (Simulation time: 0 hr 2 min 24 sec) 
Finished CPU 0 instructions: 25000001 cycles: 169383056 cumulative IPC: 0.147594 (Simulation time: 0 hr 2 min 24 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.147594 instructions: 25000001 cycles: 169383056
cpu0_DTLB TOTAL     ACCESS:    5777175  HIT:    5043394  MISS:     733781
cpu0_DTLB LOAD      ACCESS:    4549697  HIT:    4072455  MISS:     477242
cpu0_DTLB RFO       ACCESS:    1227478  HIT:     970939  MISS:     256539
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 13.8779 cycles
cpu0_ITLB TOTAL     ACCESS:    3107161  HIT:    3107161  MISS:          0
cpu0_ITLB LOAD      ACCESS:    3107161  HIT:    3107161  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:         86  HIT:         86  MISS:          0
cpu0_L1I LOAD      ACCESS:         86  HIT:         86  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:     733781  HIT:     397123  MISS:     336658
cpu0_STLB LOAD      ACCESS:     477242  HIT:     309956  MISS:     167286
cpu0_STLB RFO       ACCESS:     256539  HIT:      87167  MISS:     169372
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 10.4521 cycles
cpu0_L1D TOTAL     ACCESS:    6856913  HIT:    4770215  MISS:    2086698
cpu0_L1D LOAD      ACCESS:    5230238  HIT:    3155966  MISS:    2074272
cpu0_L1D RFO       ACCESS:    1299153  HIT:    1288121  MISS:      11032
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:     327522  HIT:     326128  MISS:       1394
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 160.13 cycles
cpu0_L2C TOTAL     ACCESS:    2860624  HIT:     968050  MISS:    1892574
cpu0_L2C LOAD      ACCESS:    2074272  HIT:     317043  MISS:    1757229
cpu0_L2C RFO       ACCESS:      11032  HIT:        127  MISS:      10905
cpu0_L2C PREFETCH  ACCESS:     125104  HIT:        725  MISS:     124379
cpu0_L2C WRITEBACK ACCESS:     648822  HIT:     648809  MISS:         13
cpu0_L2C TRANSLATION ACCESS:       1394  HIT:       1346  MISS:         48
cpu0_L2C PREFETCH  REQUESTED:     134663  ISSUED:     134660  USEFUL:      92909  USELESS:      35721
cpu0_L2C AVERAGE MISS LATENCY: 180.601 cycles
LLC TOTAL     ACCESS:    2527321  HIT:    1268859  MISS:    1258462
LLC LOAD      ACCESS:    1752986  HIT:     629095  MISS:    1123891
LLC RFO       ACCESS:      10905  HIT:        531  MISS:      10374
LLC PREFETCH  ACCESS:     129513  HIT:       5420  MISS:     124093
LLC WRITEBACK ACCESS:     633869  HIT:     633802  MISS:         67
LLC TRANSLATION ACCESS:         48  HIT:         11  MISS:         37
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 241.095 cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:      64691  ROW_BUFFER_MISS:    1193025
 DBUS AVG_CONGESTED_CYCLE:    3.96259
 WQ ROW_BUFFER_HIT:       1052  ROW_BUFFER_MISS:     536917  FULL:          0


CPU 0 Branch Prediction Accuracy: 81.1279% MPKI: 35.6282 Average ROB Occupancy at Mispredict: 23.9327
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 35.6282
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

