;redcode
;assert 1
	SPL 0, <54
	CMP -7, <-420
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SPL 401, @-1
	SUB @127, 100
	DJN -1, @-120
	SUB @127, 100
	SUB -7, <-20
	SUB -7, <-20
	ADD @-151, 109
	SUB 130, -3
	SPL 130, -3
	ADD @127, 100
	JMN 127, 100
	SPL 0
	JMN -7, @-0
	SUB #72, @209
	SPL -1, #-120
	SPL 12, <10
	DJN -1, @-120
	DJN -1, @-120
	DJN -1, @-120
	MOV 0, 506
	SUB 62, @10
	ADD 0, @2
	SUB @127, 100
	SPL 0, <-702
	SUB @127, 100
	SUB @-127, 807
	ADD @-127, 807
	SLT 721, 99
	SUB @-151, 109
	SUB @-121, 103
	CMP -7, <-420
	SPL 7, @-520
	CMP -7, <-420
	MOV -7, <-20
	SPL 0, <54
	SUB -7, <-20
	CMP -7, <-420
	SUB -7, <-20
	SUB -7, <-20
	JMN <127, 106
	JMP 500, <-9
	SUB #72, @209
	DJN -1, @-20
	SPL 12, <10
	JMP 500, <-9
	DJN -1, @-120
