Analysis & Synthesis report for cy10lp
Fri Apr 03 22:31:06 2020
Quartus Prime Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |cy10lp|cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|m_next
 12. State Machine - |cy10lp|cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|m_state
 13. State Machine - |cy10lp|cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|i_next
 14. State Machine - |cy10lp|cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|i_state
 15. State Machine - |cy10lp|cy10lp_qsys:i_cy10lp_qsys|altera_error_response_slave:default_slave|altera_error_response_slave_resp_logic:read_channel_resp|state
 16. State Machine - |cy10lp|cy10lp_qsys:i_cy10lp_qsys|altera_error_response_slave:default_slave|altera_error_response_slave_resp_logic:write_channel_resp|state
 17. State Machine - |cy10lp|ahb_avalon_bridge:i_ahb_dmem|state
 18. State Machine - |cy10lp|ahb_avalon_bridge:i_ahb_imem|state
 19. State Machine - |cy10lp|uart_top:i_uart|uart_wb:wb_interface|wbstate
 20. State Machine - |cy10lp|scr1_top_ahb:i_scr1|scr1_dmem_router:i_dmem_router|port_sel_r
 21. State Machine - |cy10lp|scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_dm:i_dm|dhi_fsm_ff
 22. State Machine - |cy10lp|scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_dm:i_dm|abs_fsm_ff
 23. State Machine - |cy10lp|scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|tap_state_reg
 24. State Machine - |cy10lp|scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_hdu:i_pipe_hdu|pbuf_state
 25. State Machine - |cy10lp|scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_exu:i_pipe_exu|scr1_pipe_ialu:i_ialu|curr_state
 26. Registers Protected by Synthesis
 27. Registers Removed During Synthesis
 28. Removed Registers Triggering Further Register Optimizations
 29. General Register Statistics
 30. Inverted Register Statistics
 31. Registers Added for RAM Pass-Through Logic
 32. Multiplexer Restructuring Statistics (Restructuring Performed)
 33. Source assignments for cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_4gf1:auto_generated
 34. Source assignments for cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram
 35. Source assignments for cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|cy10lp_qsys_mm_interconnect_0_cmd_demux:cmd_demux
 36. Source assignments for cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|cy10lp_qsys_mm_interconnect_0_cmd_demux_001:cmd_demux_001
 37. Source assignments for cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|cy10lp_qsys_mm_interconnect_0_rsp_demux:rsp_demux
 38. Source assignments for cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|cy10lp_qsys_mm_interconnect_0_rsp_demux:rsp_demux_001
 39. Source assignments for cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|cy10lp_qsys_mm_interconnect_0_rsp_demux:rsp_demux_002
 40. Source assignments for cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|cy10lp_qsys_mm_interconnect_0_rsp_demux_003:rsp_demux_003
 41. Source assignments for cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|cy10lp_qsys_mm_interconnect_0_rsp_demux_004:rsp_demux_004
 42. Source assignments for cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|cy10lp_qsys_mm_interconnect_0_rsp_demux_004:rsp_demux_005
 43. Source assignments for cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|cy10lp_qsys_mm_interconnect_0_rsp_demux_004:rsp_demux_006
 44. Source assignments for cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|cy10lp_qsys_mm_interconnect_0_rsp_demux_004:rsp_demux_007
 45. Source assignments for cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|cy10lp_qsys_mm_interconnect_0_rsp_demux_004:rsp_demux_008
 46. Source assignments for cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|cy10lp_qsys_mm_interconnect_0_rsp_demux_004:rsp_demux_009
 47. Source assignments for cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|cy10lp_qsys_mm_interconnect_0_rsp_demux_004:rsp_demux_010
 48. Source assignments for cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 49. Source assignments for cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 50. Source assignments for cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 51. Source assignments for cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 52. Source assignments for cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 53. Source assignments for cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 54. Source assignments for cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
 55. Source assignments for cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
 56. Source assignments for cy10lp_qsys:i_cy10lp_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 57. Source assignments for cy10lp_qsys:i_cy10lp_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 58. Source assignments for cy10lp_qsys:i_cy10lp_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
 59. Source assignments for cy10lp_qsys:i_cy10lp_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
 60. Source assignments for uart_top:i_uart|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|altsyncram:ram_rtl_0|altsyncram_n9c1:auto_generated
 61. Source assignments for uart_top:i_uart|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0|altsyncram_n9c1:auto_generated
 62. Parameter Settings for User Entity Instance: pll:i_pll|altpll:altpll_component
 63. Parameter Settings for User Entity Instance: scr1_top_ahb:i_scr1|scr1_core_top:i_core_top
 64. Parameter Settings for User Entity Instance: scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu
 65. Parameter Settings for User Entity Instance: scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_hdu:i_pipe_hdu
 66. Parameter Settings for User Entity Instance: scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|scr1_tapc_shift_reg:i_bypass_reg
 67. Parameter Settings for User Entity Instance: scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|scr1_tapc_shift_reg:i_tap_idcode_reg
 68. Parameter Settings for User Entity Instance: scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|scr1_tapc_shift_reg:i_tap_dr_bld_id_reg
 69. Parameter Settings for User Entity Instance: scr1_top_ahb:i_scr1|scr1_dmem_router:i_dmem_router
 70. Parameter Settings for User Entity Instance: uart_top:i_uart
 71. Parameter Settings for User Entity Instance: uart_top:i_uart|uart_regs:regs|uart_transmitter:transmitter
 72. Parameter Settings for User Entity Instance: uart_top:i_uart|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx
 73. Parameter Settings for User Entity Instance: uart_top:i_uart|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo
 74. Parameter Settings for User Entity Instance: uart_top:i_uart|uart_regs:regs|uart_sync_flops:i_uart_sync_flops
 75. Parameter Settings for User Entity Instance: uart_top:i_uart|uart_regs:regs|uart_receiver:receiver
 76. Parameter Settings for User Entity Instance: uart_top:i_uart|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx
 77. Parameter Settings for User Entity Instance: uart_top:i_uart|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo
 78. Parameter Settings for User Entity Instance: cy10lp_qsys:i_cy10lp_qsys|altera_avalon_mm_bridge:avl_dmem
 79. Parameter Settings for User Entity Instance: cy10lp_qsys:i_cy10lp_qsys|altera_avalon_mm_bridge:avl_imem
 80. Parameter Settings for User Entity Instance: cy10lp_qsys:i_cy10lp_qsys|altera_avalon_mm_bridge:avl_uart
 81. Parameter Settings for User Entity Instance: cy10lp_qsys:i_cy10lp_qsys|altera_error_response_slave:default_slave
 82. Parameter Settings for User Entity Instance: cy10lp_qsys:i_cy10lp_qsys|altera_error_response_slave:default_slave|altera_error_response_slave_resp_logic:write_channel_resp
 83. Parameter Settings for User Entity Instance: cy10lp_qsys:i_cy10lp_qsys|altera_error_response_slave:default_slave|altera_error_response_slave_resp_logic:read_channel_resp
 84. Parameter Settings for User Entity Instance: cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_onchip_ram:onchip_ram
 85. Parameter Settings for User Entity Instance: cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_onchip_ram:onchip_ram|altsyncram:the_altsyncram
 86. Parameter Settings for User Entity Instance: cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:avl_imem_m0_translator
 87. Parameter Settings for User Entity Instance: cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:avl_dmem_m0_translator
 88. Parameter Settings for User Entity Instance: cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_ram_s1_translator
 89. Parameter Settings for User Entity Instance: cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator
 90. Parameter Settings for User Entity Instance: cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:avl_uart_s0_translator
 91. Parameter Settings for User Entity Instance: cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_led_s1_translator
 92. Parameter Settings for User Entity Instance: cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_sw_s1_translator
 93. Parameter Settings for User Entity Instance: cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:bld_id_s1_translator
 94. Parameter Settings for User Entity Instance: cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_hex_1_0_s1_translator
 95. Parameter Settings for User Entity Instance: cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_hex_5_4_s1_translator
 96. Parameter Settings for User Entity Instance: cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_hex_3_2_s1_translator
 97. Parameter Settings for User Entity Instance: cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:avl_imem_m0_agent
 98. Parameter Settings for User Entity Instance: cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:avl_dmem_m0_agent
 99. Parameter Settings for User Entity Instance: cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:default_slave_axi_error_if_agent
100. Parameter Settings for User Entity Instance: cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:default_slave_axi_error_if_agent|altera_merlin_address_alignment:check_and_align_address_to_size
101. Parameter Settings for User Entity Instance: cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:default_slave_axi_error_if_agent|altera_merlin_burst_uncompressor:read_burst_uncompressor
102. Parameter Settings for User Entity Instance: cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:default_slave_axi_error_if_agent|altera_avalon_sc_fifo:write_rsp_fifo
103. Parameter Settings for User Entity Instance: cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:default_slave_axi_error_if_agent|altera_avalon_sc_fifo:read_rsp_fifo
104. Parameter Settings for User Entity Instance: cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_ram_s1_agent
105. Parameter Settings for User Entity Instance: cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_ram_s1_agent|altera_merlin_burst_uncompressor:uncompressor
106. Parameter Settings for User Entity Instance: cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_agent_rsp_fifo
107. Parameter Settings for User Entity Instance: cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent
108. Parameter Settings for User Entity Instance: cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor
109. Parameter Settings for User Entity Instance: cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo
110. Parameter Settings for User Entity Instance: cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo
111. Parameter Settings for User Entity Instance: cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:avl_uart_s0_agent
112. Parameter Settings for User Entity Instance: cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:avl_uart_s0_agent|altera_merlin_burst_uncompressor:uncompressor
113. Parameter Settings for User Entity Instance: cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avl_uart_s0_agent_rsp_fifo
114. Parameter Settings for User Entity Instance: cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_led_s1_agent
115. Parameter Settings for User Entity Instance: cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_led_s1_agent|altera_merlin_burst_uncompressor:uncompressor
116. Parameter Settings for User Entity Instance: cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_agent_rsp_fifo
117. Parameter Settings for User Entity Instance: cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_sw_s1_agent
118. Parameter Settings for User Entity Instance: cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_sw_s1_agent|altera_merlin_burst_uncompressor:uncompressor
119. Parameter Settings for User Entity Instance: cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_sw_s1_agent_rsp_fifo
120. Parameter Settings for User Entity Instance: cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:bld_id_s1_agent
121. Parameter Settings for User Entity Instance: cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:bld_id_s1_agent|altera_merlin_burst_uncompressor:uncompressor
122. Parameter Settings for User Entity Instance: cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bld_id_s1_agent_rsp_fifo
123. Parameter Settings for User Entity Instance: cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_hex_1_0_s1_agent
124. Parameter Settings for User Entity Instance: cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_hex_1_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor
125. Parameter Settings for User Entity Instance: cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_hex_1_0_s1_agent_rsp_fifo
126. Parameter Settings for User Entity Instance: cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_hex_5_4_s1_agent
127. Parameter Settings for User Entity Instance: cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_hex_5_4_s1_agent|altera_merlin_burst_uncompressor:uncompressor
128. Parameter Settings for User Entity Instance: cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_hex_5_4_s1_agent_rsp_fifo
129. Parameter Settings for User Entity Instance: cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_hex_3_2_s1_agent
130. Parameter Settings for User Entity Instance: cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_hex_3_2_s1_agent|altera_merlin_burst_uncompressor:uncompressor
131. Parameter Settings for User Entity Instance: cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_hex_3_2_s1_agent_rsp_fifo
132. Parameter Settings for User Entity Instance: cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|cy10lp_qsys_mm_interconnect_0_router:router|cy10lp_qsys_mm_interconnect_0_router_default_decode:the_default_decode
133. Parameter Settings for User Entity Instance: cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|cy10lp_qsys_mm_interconnect_0_router_001:router_001|cy10lp_qsys_mm_interconnect_0_router_001_default_decode:the_default_decode
134. Parameter Settings for User Entity Instance: cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|cy10lp_qsys_mm_interconnect_0_router_002:router_002|cy10lp_qsys_mm_interconnect_0_router_002_default_decode:the_default_decode
135. Parameter Settings for User Entity Instance: cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|cy10lp_qsys_mm_interconnect_0_router_002:router_003|cy10lp_qsys_mm_interconnect_0_router_002_default_decode:the_default_decode
136. Parameter Settings for User Entity Instance: cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|cy10lp_qsys_mm_interconnect_0_router_004:router_004|cy10lp_qsys_mm_interconnect_0_router_004_default_decode:the_default_decode
137. Parameter Settings for User Entity Instance: cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|cy10lp_qsys_mm_interconnect_0_router_005:router_005|cy10lp_qsys_mm_interconnect_0_router_005_default_decode:the_default_decode
138. Parameter Settings for User Entity Instance: cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|cy10lp_qsys_mm_interconnect_0_router_006:router_006|cy10lp_qsys_mm_interconnect_0_router_006_default_decode:the_default_decode
139. Parameter Settings for User Entity Instance: cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|cy10lp_qsys_mm_interconnect_0_router_006:router_007|cy10lp_qsys_mm_interconnect_0_router_006_default_decode:the_default_decode
140. Parameter Settings for User Entity Instance: cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|cy10lp_qsys_mm_interconnect_0_router_006:router_008|cy10lp_qsys_mm_interconnect_0_router_006_default_decode:the_default_decode
141. Parameter Settings for User Entity Instance: cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|cy10lp_qsys_mm_interconnect_0_router_006:router_009|cy10lp_qsys_mm_interconnect_0_router_006_default_decode:the_default_decode
142. Parameter Settings for User Entity Instance: cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|cy10lp_qsys_mm_interconnect_0_router_006:router_010|cy10lp_qsys_mm_interconnect_0_router_006_default_decode:the_default_decode
143. Parameter Settings for User Entity Instance: cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|cy10lp_qsys_mm_interconnect_0_router_006:router_011|cy10lp_qsys_mm_interconnect_0_router_006_default_decode:the_default_decode
144. Parameter Settings for User Entity Instance: cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|cy10lp_qsys_mm_interconnect_0_router_006:router_012|cy10lp_qsys_mm_interconnect_0_router_006_default_decode:the_default_decode
145. Parameter Settings for User Entity Instance: cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:avl_imem_m0_limiter
146. Parameter Settings for User Entity Instance: cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:avl_dmem_m0_limiter
147. Parameter Settings for User Entity Instance: cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_ram_s1_burst_adapter
148. Parameter Settings for User Entity Instance: cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_ram_s1_burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter
149. Parameter Settings for User Entity Instance: cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter
150. Parameter Settings for User Entity Instance: cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter
151. Parameter Settings for User Entity Instance: cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|cy10lp_qsys_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb
152. Parameter Settings for User Entity Instance: cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|cy10lp_qsys_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
153. Parameter Settings for User Entity Instance: cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|cy10lp_qsys_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb
154. Parameter Settings for User Entity Instance: cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|cy10lp_qsys_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
155. Parameter Settings for User Entity Instance: cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|cy10lp_qsys_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb
156. Parameter Settings for User Entity Instance: cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|cy10lp_qsys_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
157. Parameter Settings for User Entity Instance: cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|cy10lp_qsys_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb
158. Parameter Settings for User Entity Instance: cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|cy10lp_qsys_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
159. Parameter Settings for User Entity Instance: cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|cy10lp_qsys_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb
160. Parameter Settings for User Entity Instance: cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|cy10lp_qsys_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
161. Parameter Settings for User Entity Instance: cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|cy10lp_qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb
162. Parameter Settings for User Entity Instance: cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|cy10lp_qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
163. Parameter Settings for User Entity Instance: cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_ram_s1_rsp_width_adapter
164. Parameter Settings for User Entity Instance: cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter
165. Parameter Settings for User Entity Instance: cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor
166. Parameter Settings for User Entity Instance: cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_ram_s1_cmd_width_adapter
167. Parameter Settings for User Entity Instance: cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_ram_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor
168. Parameter Settings for User Entity Instance: cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter
169. Parameter Settings for User Entity Instance: cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser
170. Parameter Settings for User Entity Instance: cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer
171. Parameter Settings for User Entity Instance: cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
172. Parameter Settings for User Entity Instance: cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
173. Parameter Settings for User Entity Instance: cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001
174. Parameter Settings for User Entity Instance: cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer
175. Parameter Settings for User Entity Instance: cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
176. Parameter Settings for User Entity Instance: cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
177. Parameter Settings for User Entity Instance: cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002
178. Parameter Settings for User Entity Instance: cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer
179. Parameter Settings for User Entity Instance: cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
180. Parameter Settings for User Entity Instance: cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
181. Parameter Settings for User Entity Instance: cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003
182. Parameter Settings for User Entity Instance: cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer
183. Parameter Settings for User Entity Instance: cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer
184. Parameter Settings for User Entity Instance: cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer
185. Parameter Settings for User Entity Instance: cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|cy10lp_qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter
186. Parameter Settings for User Entity Instance: cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|cy10lp_qsys_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001
187. Parameter Settings for User Entity Instance: cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|cy10lp_qsys_mm_interconnect_0_avalon_st_adapter_002:avalon_st_adapter_002
188. Parameter Settings for User Entity Instance: cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|cy10lp_qsys_mm_interconnect_0_avalon_st_adapter_002:avalon_st_adapter_003
189. Parameter Settings for User Entity Instance: cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|cy10lp_qsys_mm_interconnect_0_avalon_st_adapter_002:avalon_st_adapter_004
190. Parameter Settings for User Entity Instance: cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|cy10lp_qsys_mm_interconnect_0_avalon_st_adapter_002:avalon_st_adapter_005
191. Parameter Settings for User Entity Instance: cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|cy10lp_qsys_mm_interconnect_0_avalon_st_adapter_002:avalon_st_adapter_006
192. Parameter Settings for User Entity Instance: cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|cy10lp_qsys_mm_interconnect_0_avalon_st_adapter_002:avalon_st_adapter_007
193. Parameter Settings for User Entity Instance: cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|cy10lp_qsys_mm_interconnect_0_avalon_st_adapter_002:avalon_st_adapter_008
194. Parameter Settings for User Entity Instance: cy10lp_qsys:i_cy10lp_qsys|altera_reset_controller:rst_controller
195. Parameter Settings for User Entity Instance: cy10lp_qsys:i_cy10lp_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
196. Parameter Settings for User Entity Instance: cy10lp_qsys:i_cy10lp_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
197. Parameter Settings for User Entity Instance: cy10lp_qsys:i_cy10lp_qsys|altera_reset_controller:rst_controller_001
198. Parameter Settings for User Entity Instance: cy10lp_qsys:i_cy10lp_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
199. Parameter Settings for User Entity Instance: cy10lp_qsys:i_cy10lp_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
200. Parameter Settings for Inferred Entity Instance: uart_top:i_uart|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|altsyncram:ram_rtl_0
201. Parameter Settings for Inferred Entity Instance: uart_top:i_uart|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0
202. Parameter Settings for Inferred Entity Instance: scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_exu:i_pipe_exu|scr1_pipe_ialu:i_ialu|lpm_mult:Mult0
203. altpll Parameter Settings by Entity Instance
204. altsyncram Parameter Settings by Entity Instance
205. lpm_mult Parameter Settings by Entity Instance
206. Port Connectivity Checks: "cy10lp_qsys:i_cy10lp_qsys|altera_reset_controller:rst_controller_001"
207. Port Connectivity Checks: "cy10lp_qsys:i_cy10lp_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
208. Port Connectivity Checks: "cy10lp_qsys:i_cy10lp_qsys|altera_reset_controller:rst_controller"
209. Port Connectivity Checks: "cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003"
210. Port Connectivity Checks: "cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002"
211. Port Connectivity Checks: "cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001"
212. Port Connectivity Checks: "cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser"
213. Port Connectivity Checks: "cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter"
214. Port Connectivity Checks: "cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_ram_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor"
215. Port Connectivity Checks: "cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_ram_s1_cmd_width_adapter"
216. Port Connectivity Checks: "cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor"
217. Port Connectivity Checks: "cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter"
218. Port Connectivity Checks: "cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_ram_s1_rsp_width_adapter"
219. Port Connectivity Checks: "cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|cy10lp_qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
220. Port Connectivity Checks: "cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|cy10lp_qsys_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
221. Port Connectivity Checks: "cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|cy10lp_qsys_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
222. Port Connectivity Checks: "cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|cy10lp_qsys_mm_interconnect_0_router_006:router_006|cy10lp_qsys_mm_interconnect_0_router_006_default_decode:the_default_decode"
223. Port Connectivity Checks: "cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|cy10lp_qsys_mm_interconnect_0_router_005:router_005|cy10lp_qsys_mm_interconnect_0_router_005_default_decode:the_default_decode"
224. Port Connectivity Checks: "cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|cy10lp_qsys_mm_interconnect_0_router_004:router_004|cy10lp_qsys_mm_interconnect_0_router_004_default_decode:the_default_decode"
225. Port Connectivity Checks: "cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|cy10lp_qsys_mm_interconnect_0_router_002:router_002|cy10lp_qsys_mm_interconnect_0_router_002_default_decode:the_default_decode"
226. Port Connectivity Checks: "cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|cy10lp_qsys_mm_interconnect_0_router_001:router_001|cy10lp_qsys_mm_interconnect_0_router_001_default_decode:the_default_decode"
227. Port Connectivity Checks: "cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|cy10lp_qsys_mm_interconnect_0_router:router|cy10lp_qsys_mm_interconnect_0_router_default_decode:the_default_decode"
228. Port Connectivity Checks: "cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_hex_3_2_s1_agent_rsp_fifo"
229. Port Connectivity Checks: "cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_hex_3_2_s1_agent"
230. Port Connectivity Checks: "cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_hex_5_4_s1_agent_rsp_fifo"
231. Port Connectivity Checks: "cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_hex_5_4_s1_agent"
232. Port Connectivity Checks: "cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_hex_1_0_s1_agent_rsp_fifo"
233. Port Connectivity Checks: "cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_hex_1_0_s1_agent"
234. Port Connectivity Checks: "cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bld_id_s1_agent_rsp_fifo"
235. Port Connectivity Checks: "cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:bld_id_s1_agent"
236. Port Connectivity Checks: "cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_sw_s1_agent_rsp_fifo"
237. Port Connectivity Checks: "cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_sw_s1_agent"
238. Port Connectivity Checks: "cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_agent_rsp_fifo"
239. Port Connectivity Checks: "cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_led_s1_agent"
240. Port Connectivity Checks: "cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avl_uart_s0_agent_rsp_fifo"
241. Port Connectivity Checks: "cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:avl_uart_s0_agent"
242. Port Connectivity Checks: "cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo"
243. Port Connectivity Checks: "cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo"
244. Port Connectivity Checks: "cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent"
245. Port Connectivity Checks: "cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_agent_rsp_fifo"
246. Port Connectivity Checks: "cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_ram_s1_agent"
247. Port Connectivity Checks: "cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:default_slave_axi_error_if_agent|altera_avalon_sc_fifo:read_rsp_fifo"
248. Port Connectivity Checks: "cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:default_slave_axi_error_if_agent|altera_avalon_sc_fifo:write_rsp_fifo"
249. Port Connectivity Checks: "cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:default_slave_axi_error_if_agent|altera_merlin_address_alignment:check_and_align_address_to_size"
250. Port Connectivity Checks: "cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:default_slave_axi_error_if_agent"
251. Port Connectivity Checks: "cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:avl_dmem_m0_agent"
252. Port Connectivity Checks: "cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:avl_imem_m0_agent"
253. Port Connectivity Checks: "cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_hex_3_2_s1_translator"
254. Port Connectivity Checks: "cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_hex_5_4_s1_translator"
255. Port Connectivity Checks: "cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_hex_1_0_s1_translator"
256. Port Connectivity Checks: "cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:bld_id_s1_translator"
257. Port Connectivity Checks: "cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_sw_s1_translator"
258. Port Connectivity Checks: "cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_led_s1_translator"
259. Port Connectivity Checks: "cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:avl_uart_s0_translator"
260. Port Connectivity Checks: "cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator"
261. Port Connectivity Checks: "cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_ram_s1_translator"
262. Port Connectivity Checks: "cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:avl_dmem_m0_translator"
263. Port Connectivity Checks: "cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:avl_imem_m0_translator"
264. Port Connectivity Checks: "cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|cy10lp_qsys_sdram_input_efifo_module:the_cy10lp_qsys_sdram_input_efifo_module"
265. Port Connectivity Checks: "cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_onchip_ram:onchip_ram"
266. Port Connectivity Checks: "cy10lp_qsys:i_cy10lp_qsys|altera_error_response_slave:default_slave|altera_error_response_slave_resp_logic:read_channel_resp"
267. Port Connectivity Checks: "cy10lp_qsys:i_cy10lp_qsys|altera_error_response_slave:default_slave|altera_error_response_slave_resp_logic:write_channel_resp"
268. Port Connectivity Checks: "cy10lp_qsys:i_cy10lp_qsys|altera_error_response_slave:default_slave"
269. Port Connectivity Checks: "cy10lp_qsys:i_cy10lp_qsys|altera_avalon_mm_bridge:avl_uart"
270. Port Connectivity Checks: "cy10lp_qsys:i_cy10lp_qsys"
271. Port Connectivity Checks: "ahb_avalon_bridge:i_ahb_imem"
272. Port Connectivity Checks: "uart_top:i_uart|uart_regs:regs|uart_receiver:receiver"
273. Port Connectivity Checks: "uart_top:i_uart|uart_regs:regs|uart_sync_flops:i_uart_sync_flops"
274. Port Connectivity Checks: "uart_top:i_uart|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx"
275. Port Connectivity Checks: "uart_top:i_uart|uart_wb:wb_interface"
276. Port Connectivity Checks: "uart_top:i_uart"
277. Port Connectivity Checks: "scr1_top_ahb:i_scr1|scr1_dmem_router:i_dmem_router"
278. Port Connectivity Checks: "scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|scr1_tapc_shift_reg:i_tap_dr_bld_id_reg"
279. Port Connectivity Checks: "scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|scr1_tapc_shift_reg:i_tap_idcode_reg"
280. Port Connectivity Checks: "scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|scr1_tapc_shift_reg:i_bypass_reg"
281. Port Connectivity Checks: "scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_tdu:i_pipe_tdu"
282. Port Connectivity Checks: "scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_idu:i_pipe_idu"
283. Port Connectivity Checks: "scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_buf_cell:i_hdu_rstn_buf_cell"
284. Port Connectivity Checks: "scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_buf_cell:i_dm_rstn_buf_cell"
285. Port Connectivity Checks: "scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu"
286. Port Connectivity Checks: "scr1_top_ahb:i_scr1|scr1_core_top:i_core_top"
287. Port Connectivity Checks: "scr1_top_ahb:i_scr1|scr1_reset_buf_cell:i_reset_buf_cell"
288. Port Connectivity Checks: "scr1_top_ahb:i_scr1"
289. Post-Synthesis Netlist Statistics for Top Partition
290. Elapsed Time Per Partition
291. Analysis & Synthesis Messages
292. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2019  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri Apr 03 22:31:06 2020       ;
; Quartus Prime Version              ; 19.1.0 Build 670 09/22/2019 SJ Lite Edition ;
; Revision Name                      ; cy10lp                                      ;
; Top-level Entity Name              ; cy10lp                                      ;
; Family                             ; Cyclone 10 LP                               ;
; Total logic elements               ; 13,775                                      ;
;     Total combinational functions  ; 11,635                                      ;
;     Dedicated logic registers      ; 4,757                                       ;
; Total registers                    ; 4757                                        ;
; Total pins                         ; 116                                         ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 524,544                                     ;
; Embedded Multiplier 9-bit elements ; 8                                           ;
; Total PLLs                         ; 1                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10CL025YU256C8G    ;                    ;
; Top-level entity name                                            ; cy10lp             ; cy10lp             ;
; Family name                                                      ; Cyclone 10 LP      ; Cyclone V          ;
; Maximum processors allowed for parallel compilation              ; All                ;                    ;
; Optimization Technique                                           ; Speed              ; Balanced           ;
; Perform WYSIWYG Primitive Resynthesis                            ; On                 ; Off                ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.05        ;
; Maximum used               ; 8           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.7%      ;
;     Processor 3            ;   0.7%      ;
;     Processor 4            ;   0.7%      ;
;     Processor 5            ;   0.7%      ;
;     Processor 6            ;   0.7%      ;
;     Processor 7            ;   0.7%      ;
;     Processor 8            ;   0.7%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                                                                                   ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; File Name with User-Entered Path                                                                                                                 ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                                                                                                     ; Library     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-------------+
; cy10lp.sv                                                                                                                                        ; yes             ; User SystemVerilog HDL File        ; C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/cy10lp.sv                                                                                           ;             ;
; ip/pll.v                                                                                                                                         ; yes             ; User Wizard-Generated File         ; C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/ip/pll.v                                                                                            ;             ;
; ../../../scr1/src/pipeline/scr1_pipe_ifu.sv                                                                                                      ; yes             ; User SystemVerilog HDL File        ; C:/RISCV/Syntacore/scr1-sdk/scr1/src/pipeline/scr1_pipe_ifu.sv                                                                                   ;             ;
; ../../../scr1/src/pipeline/scr1_pipe_idu.sv                                                                                                      ; yes             ; User SystemVerilog HDL File        ; C:/RISCV/Syntacore/scr1-sdk/scr1/src/pipeline/scr1_pipe_idu.sv                                                                                   ;             ;
; ../../../scr1/src/pipeline/scr1_pipe_exu.sv                                                                                                      ; yes             ; User SystemVerilog HDL File        ; C:/RISCV/Syntacore/scr1-sdk/scr1/src/pipeline/scr1_pipe_exu.sv                                                                                   ;             ;
; ../../../scr1/src/pipeline/scr1_pipe_csr.sv                                                                                                      ; yes             ; User SystemVerilog HDL File        ; C:/RISCV/Syntacore/scr1-sdk/scr1/src/pipeline/scr1_pipe_csr.sv                                                                                   ;             ;
; ../../../scr1/src/pipeline/scr1_pipe_hdu.sv                                                                                                      ; yes             ; User SystemVerilog HDL File        ; C:/RISCV/Syntacore/scr1-sdk/scr1/src/pipeline/scr1_pipe_hdu.sv                                                                                   ;             ;
; ../../../scr1/src/pipeline/scr1_pipe_ialu.sv                                                                                                     ; yes             ; User SystemVerilog HDL File        ; C:/RISCV/Syntacore/scr1-sdk/scr1/src/pipeline/scr1_pipe_ialu.sv                                                                                  ;             ;
; ../../../scr1/src/pipeline/scr1_pipe_lsu.sv                                                                                                      ; yes             ; User SystemVerilog HDL File        ; C:/RISCV/Syntacore/scr1-sdk/scr1/src/pipeline/scr1_pipe_lsu.sv                                                                                   ;             ;
; ../../../scr1/src/pipeline/scr1_pipe_mprf.sv                                                                                                     ; yes             ; User SystemVerilog HDL File        ; C:/RISCV/Syntacore/scr1-sdk/scr1/src/pipeline/scr1_pipe_mprf.sv                                                                                  ;             ;
; ../../../scr1/src/pipeline/scr1_pipe_tdu.sv                                                                                                      ; yes             ; User SystemVerilog HDL File        ; C:/RISCV/Syntacore/scr1-sdk/scr1/src/pipeline/scr1_pipe_tdu.sv                                                                                   ;             ;
; ../../../scr1/src/pipeline/scr1_ipic.sv                                                                                                          ; yes             ; User SystemVerilog HDL File        ; C:/RISCV/Syntacore/scr1-sdk/scr1/src/pipeline/scr1_ipic.sv                                                                                       ;             ;
; ../../../scr1/src/pipeline/scr1_pipe_top.sv                                                                                                      ; yes             ; User SystemVerilog HDL File        ; C:/RISCV/Syntacore/scr1-sdk/scr1/src/pipeline/scr1_pipe_top.sv                                                                                   ;             ;
; ../../../scr1/src/core/scr1_dm.sv                                                                                                                ; yes             ; User SystemVerilog HDL File        ; C:/RISCV/Syntacore/scr1-sdk/scr1/src/core/scr1_dm.sv                                                                                             ;             ;
; ../../../scr1/src/core/scr1_dmi.sv                                                                                                               ; yes             ; User SystemVerilog HDL File        ; C:/RISCV/Syntacore/scr1-sdk/scr1/src/core/scr1_dmi.sv                                                                                            ;             ;
; ../../../scr1/src/core/scr1_scu.sv                                                                                                               ; yes             ; User SystemVerilog HDL File        ; C:/RISCV/Syntacore/scr1-sdk/scr1/src/core/scr1_scu.sv                                                                                            ;             ;
; ../../../scr1/src/core/scr1_tapc_shift_reg.sv                                                                                                    ; yes             ; User SystemVerilog HDL File        ; C:/RISCV/Syntacore/scr1-sdk/scr1/src/core/scr1_tapc_shift_reg.sv                                                                                 ;             ;
; ../../../scr1/src/core/scr1_tapc_synchronizer.sv                                                                                                 ; yes             ; User SystemVerilog HDL File        ; C:/RISCV/Syntacore/scr1-sdk/scr1/src/core/scr1_tapc_synchronizer.sv                                                                              ;             ;
; ../../../scr1/src/core/scr1_tapc.sv                                                                                                              ; yes             ; User SystemVerilog HDL File        ; C:/RISCV/Syntacore/scr1-sdk/scr1/src/core/scr1_tapc.sv                                                                                           ;             ;
; ../../../scr1/src/core/primitives/scr1_reset_cells.sv                                                                                            ; yes             ; User SystemVerilog HDL File        ; C:/RISCV/Syntacore/scr1-sdk/scr1/src/core/primitives/scr1_reset_cells.sv                                                                         ;             ;
; ../../../scr1/src/core/scr1_core_top.sv                                                                                                          ; yes             ; User SystemVerilog HDL File        ; C:/RISCV/Syntacore/scr1-sdk/scr1/src/core/scr1_core_top.sv                                                                                       ;             ;
; ../../../scr1/src/top/scr1_imem_ahb.sv                                                                                                           ; yes             ; User SystemVerilog HDL File        ; C:/RISCV/Syntacore/scr1-sdk/scr1/src/top/scr1_imem_ahb.sv                                                                                        ;             ;
; ../../../scr1/src/top/scr1_dmem_ahb.sv                                                                                                           ; yes             ; User SystemVerilog HDL File        ; C:/RISCV/Syntacore/scr1-sdk/scr1/src/top/scr1_dmem_ahb.sv                                                                                        ;             ;
; ../../../scr1/src/top/scr1_dmem_router.sv                                                                                                        ; yes             ; User SystemVerilog HDL File        ; C:/RISCV/Syntacore/scr1-sdk/scr1/src/top/scr1_dmem_router.sv                                                                                     ;             ;
; ../../../scr1/src/top/scr1_timer.sv                                                                                                              ; yes             ; User SystemVerilog HDL File        ; C:/RISCV/Syntacore/scr1-sdk/scr1/src/top/scr1_timer.sv                                                                                           ;             ;
; ../../../scr1/src/top/scr1_top_ahb.sv                                                                                                            ; yes             ; User SystemVerilog HDL File        ; C:/RISCV/Syntacore/scr1-sdk/scr1/src/top/scr1_top_ahb.sv                                                                                         ;             ;
; ip/ahb_avalon_bridge.sv                                                                                                                          ; yes             ; User SystemVerilog HDL File        ; C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/ip/ahb_avalon_bridge.sv                                                                             ;             ;
; ip/uart/timescale.v                                                                                                                              ; yes             ; User Verilog HDL File              ; C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/ip/uart/timescale.v                                                                                 ;             ;
; ip/uart/raminfr.v                                                                                                                                ; yes             ; User Verilog HDL File              ; C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/ip/uart/raminfr.v                                                                                   ;             ;
; ip/uart/uart_wb.v                                                                                                                                ; yes             ; User Verilog HDL File              ; C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/ip/uart/uart_wb.v                                                                                   ;             ;
; ip/uart/uart_transmitter.v                                                                                                                       ; yes             ; User Verilog HDL File              ; C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/ip/uart/uart_transmitter.v                                                                          ;             ;
; ip/uart/uart_top.v                                                                                                                               ; yes             ; User Verilog HDL File              ; C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/ip/uart/uart_top.v                                                                                  ;             ;
; ip/uart/uart_tfifo.v                                                                                                                             ; yes             ; User Verilog HDL File              ; C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/ip/uart/uart_tfifo.v                                                                                ;             ;
; ip/uart/uart_sync_flops.v                                                                                                                        ; yes             ; User Verilog HDL File              ; C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/ip/uart/uart_sync_flops.v                                                                           ;             ;
; ip/uart/uart_rfifo.v                                                                                                                             ; yes             ; User Verilog HDL File              ; C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/ip/uart/uart_rfifo.v                                                                                ;             ;
; ip/uart/uart_regs.v                                                                                                                              ; yes             ; User Verilog HDL File              ; C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/ip/uart/uart_regs.v                                                                                 ;             ;
; ip/uart/uart_receiver.v                                                                                                                          ; yes             ; User Verilog HDL File              ; C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/ip/uart/uart_receiver.v                                                                             ;             ;
; c:/riscv/syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/cy10lp_qsys.v                                                                     ; yes             ; Auto-Found Verilog HDL File        ; c:/riscv/syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/cy10lp_qsys.v                                                                     ; cy10lp_qsys ;
; c:/riscv/syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/altera_avalon_mm_bridge.v                                              ; yes             ; Auto-Found Verilog HDL File        ; c:/riscv/syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/altera_avalon_mm_bridge.v                                              ; cy10lp_qsys ;
; c:/riscv/syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/altera_avalon_sc_fifo.v                                                ; yes             ; Auto-Found SystemVerilog HDL File  ; c:/riscv/syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/altera_avalon_sc_fifo.v                                                ; cy10lp_qsys ;
; c:/riscv/syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/altera_avalon_st_clock_crosser.v                                       ; yes             ; Auto-Found SystemVerilog HDL File  ; c:/riscv/syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/altera_avalon_st_clock_crosser.v                                       ; cy10lp_qsys ;
; c:/riscv/syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/altera_avalon_st_handshake_clock_crosser.v                             ; yes             ; Auto-Found SystemVerilog HDL File  ; c:/riscv/syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/altera_avalon_st_handshake_clock_crosser.v                             ; cy10lp_qsys ;
; c:/riscv/syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/altera_error_response_slave.sv                                         ; yes             ; Auto-Found SystemVerilog HDL File  ; c:/riscv/syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/altera_error_response_slave.sv                                         ; cy10lp_qsys ;
; c:/riscv/syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/altera_error_response_slave_resp_logic.sv                              ; yes             ; Auto-Found SystemVerilog HDL File  ; c:/riscv/syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/altera_error_response_slave_resp_logic.sv                              ; cy10lp_qsys ;
; c:/riscv/syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/altera_merlin_address_alignment.sv                                     ; yes             ; Auto-Found SystemVerilog HDL File  ; c:/riscv/syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/altera_merlin_address_alignment.sv                                     ; cy10lp_qsys ;
; c:/riscv/syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/altera_merlin_arbitrator.sv                                            ; yes             ; Auto-Found SystemVerilog HDL File  ; c:/riscv/syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/altera_merlin_arbitrator.sv                                            ; cy10lp_qsys ;
; c:/riscv/syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/altera_merlin_axi_slave_ni.sv                                          ; yes             ; Auto-Found SystemVerilog HDL File  ; c:/riscv/syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/altera_merlin_axi_slave_ni.sv                                          ; cy10lp_qsys ;
; c:/riscv/syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/altera_merlin_burst_adapter.sv                                         ; yes             ; Auto-Found SystemVerilog HDL File  ; c:/riscv/syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/altera_merlin_burst_adapter.sv                                         ; cy10lp_qsys ;
; c:/riscv/syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/altera_merlin_burst_adapter_uncmpr.sv                                  ; yes             ; Auto-Found SystemVerilog HDL File  ; c:/riscv/syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/altera_merlin_burst_adapter_uncmpr.sv                                  ; cy10lp_qsys ;
; c:/riscv/syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/altera_merlin_burst_uncompressor.sv                                    ; yes             ; Auto-Found SystemVerilog HDL File  ; c:/riscv/syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/altera_merlin_burst_uncompressor.sv                                    ; cy10lp_qsys ;
; c:/riscv/syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/altera_merlin_master_agent.sv                                          ; yes             ; Auto-Found SystemVerilog HDL File  ; c:/riscv/syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/altera_merlin_master_agent.sv                                          ; cy10lp_qsys ;
; c:/riscv/syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/altera_merlin_master_translator.sv                                     ; yes             ; Auto-Found SystemVerilog HDL File  ; c:/riscv/syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/altera_merlin_master_translator.sv                                     ; cy10lp_qsys ;
; c:/riscv/syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/altera_merlin_slave_agent.sv                                           ; yes             ; Auto-Found SystemVerilog HDL File  ; c:/riscv/syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/altera_merlin_slave_agent.sv                                           ; cy10lp_qsys ;
; c:/riscv/syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/altera_merlin_slave_translator.sv                                      ; yes             ; Auto-Found SystemVerilog HDL File  ; c:/riscv/syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/altera_merlin_slave_translator.sv                                      ; cy10lp_qsys ;
; c:/riscv/syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/altera_merlin_traffic_limiter.sv                                       ; yes             ; Auto-Found SystemVerilog HDL File  ; c:/riscv/syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/altera_merlin_traffic_limiter.sv                                       ; cy10lp_qsys ;
; c:/riscv/syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/altera_merlin_width_adapter.sv                                         ; yes             ; Auto-Found SystemVerilog HDL File  ; c:/riscv/syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/altera_merlin_width_adapter.sv                                         ; cy10lp_qsys ;
; c:/riscv/syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/altera_reset_controller.v                                              ; yes             ; Auto-Found Verilog HDL File        ; c:/riscv/syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/altera_reset_controller.v                                              ; cy10lp_qsys ;
; c:/riscv/syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/altera_reset_synchronizer.v                                            ; yes             ; Auto-Found Verilog HDL File        ; c:/riscv/syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/altera_reset_synchronizer.v                                            ; cy10lp_qsys ;
; c:/riscv/syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/altera_std_synchronizer_nocut.v                                        ; yes             ; Auto-Found SystemVerilog HDL File  ; c:/riscv/syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/altera_std_synchronizer_nocut.v                                        ; cy10lp_qsys ;
; c:/riscv/syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/cy10lp_qsys_bld_id.v                                                   ; yes             ; Auto-Found Verilog HDL File        ; c:/riscv/syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/cy10lp_qsys_bld_id.v                                                   ; cy10lp_qsys ;
; c:/riscv/syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0.v                                        ; yes             ; Auto-Found Verilog HDL File        ; c:/riscv/syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0.v                                        ; cy10lp_qsys ;
; c:/riscv/syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0_avalon_st_adapter.v                      ; yes             ; Auto-Found Verilog HDL File        ; c:/riscv/syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0_avalon_st_adapter.v                      ; cy10lp_qsys ;
; c:/riscv/syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0_avalon_st_adapter_001.v                  ; yes             ; Auto-Found Verilog HDL File        ; c:/riscv/syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0_avalon_st_adapter_001.v                  ; cy10lp_qsys ;
; c:/riscv/syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv ; yes             ; Auto-Found SystemVerilog HDL File  ; c:/riscv/syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv ; cy10lp_qsys ;
; c:/riscv/syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0_avalon_st_adapter_002.v                  ; yes             ; Auto-Found Verilog HDL File        ; c:/riscv/syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0_avalon_st_adapter_002.v                  ; cy10lp_qsys ;
; c:/riscv/syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0.sv ; yes             ; Auto-Found SystemVerilog HDL File  ; c:/riscv/syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0.sv ; cy10lp_qsys ;
; c:/riscv/syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv     ; yes             ; Auto-Found SystemVerilog HDL File  ; c:/riscv/syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv     ; cy10lp_qsys ;
; c:/riscv/syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0_cmd_demux.sv                             ; yes             ; Auto-Found SystemVerilog HDL File  ; c:/riscv/syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0_cmd_demux.sv                             ; cy10lp_qsys ;
; c:/riscv/syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0_cmd_demux_001.sv                         ; yes             ; Auto-Found SystemVerilog HDL File  ; c:/riscv/syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0_cmd_demux_001.sv                         ; cy10lp_qsys ;
; c:/riscv/syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0_cmd_mux.sv                               ; yes             ; Auto-Found SystemVerilog HDL File  ; c:/riscv/syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0_cmd_mux.sv                               ; cy10lp_qsys ;
; c:/riscv/syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0_cmd_mux_004.sv                           ; yes             ; Auto-Found SystemVerilog HDL File  ; c:/riscv/syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0_cmd_mux_004.sv                           ; cy10lp_qsys ;
; c:/riscv/syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0_router.sv                                ; yes             ; Auto-Found SystemVerilog HDL File  ; c:/riscv/syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0_router.sv                                ; cy10lp_qsys ;
; c:/riscv/syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0_router_001.sv                            ; yes             ; Auto-Found SystemVerilog HDL File  ; c:/riscv/syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0_router_001.sv                            ; cy10lp_qsys ;
; c:/riscv/syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0_router_002.sv                            ; yes             ; Auto-Found SystemVerilog HDL File  ; c:/riscv/syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0_router_002.sv                            ; cy10lp_qsys ;
; c:/riscv/syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0_router_004.sv                            ; yes             ; Auto-Found SystemVerilog HDL File  ; c:/riscv/syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0_router_004.sv                            ; cy10lp_qsys ;
; c:/riscv/syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0_router_005.sv                            ; yes             ; Auto-Found SystemVerilog HDL File  ; c:/riscv/syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0_router_005.sv                            ; cy10lp_qsys ;
; c:/riscv/syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0_router_006.sv                            ; yes             ; Auto-Found SystemVerilog HDL File  ; c:/riscv/syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0_router_006.sv                            ; cy10lp_qsys ;
; c:/riscv/syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0_rsp_demux.sv                             ; yes             ; Auto-Found SystemVerilog HDL File  ; c:/riscv/syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0_rsp_demux.sv                             ; cy10lp_qsys ;
; c:/riscv/syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0_rsp_demux_003.sv                         ; yes             ; Auto-Found SystemVerilog HDL File  ; c:/riscv/syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0_rsp_demux_003.sv                         ; cy10lp_qsys ;
; c:/riscv/syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0_rsp_demux_004.sv                         ; yes             ; Auto-Found SystemVerilog HDL File  ; c:/riscv/syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0_rsp_demux_004.sv                         ; cy10lp_qsys ;
; c:/riscv/syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0_rsp_mux.sv                               ; yes             ; Auto-Found SystemVerilog HDL File  ; c:/riscv/syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0_rsp_mux.sv                               ; cy10lp_qsys ;
; c:/riscv/syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0_rsp_mux_001.sv                           ; yes             ; Auto-Found SystemVerilog HDL File  ; c:/riscv/syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/cy10lp_qsys_mm_interconnect_0_rsp_mux_001.sv                           ; cy10lp_qsys ;
; c:/riscv/syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/cy10lp_qsys_onchip_ram.v                                               ; yes             ; Auto-Found Verilog HDL File        ; c:/riscv/syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/cy10lp_qsys_onchip_ram.v                                               ; cy10lp_qsys ;
; c:/riscv/syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/cy10lp_qsys_pio_hex_1_0.v                                              ; yes             ; Auto-Found Verilog HDL File        ; c:/riscv/syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/cy10lp_qsys_pio_hex_1_0.v                                              ; cy10lp_qsys ;
; c:/riscv/syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/cy10lp_qsys_pio_led.v                                                  ; yes             ; Auto-Found Verilog HDL File        ; c:/riscv/syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/cy10lp_qsys_pio_led.v                                                  ; cy10lp_qsys ;
; c:/riscv/syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/cy10lp_qsys_pio_sw.v                                                   ; yes             ; Auto-Found Verilog HDL File        ; c:/riscv/syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/cy10lp_qsys_pio_sw.v                                                   ; cy10lp_qsys ;
; c:/riscv/syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/cy10lp_qsys_sdram.v                                                    ; yes             ; Auto-Found Verilog HDL File        ; c:/riscv/syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/cy10lp_qsys_sdram.v                                                    ; cy10lp_qsys ;
; scr1_arch_description.svh                                                                                                                        ; yes             ; Auto-Found Unspecified File        ; C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_description.svh                                                                          ;             ;
; scr1_csr.svh                                                                                                                                     ; yes             ; Auto-Found Unspecified File        ; C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_csr.svh                                                                                       ;             ;
; scr1_tdu.svh                                                                                                                                     ; yes             ; Auto-Found Unspecified File        ; C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_tdu.svh                                                                                       ;             ;
; uart_defines.v                                                                                                                                   ; yes             ; Auto-Found Verilog HDL File        ; C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/ip/uart/uart_defines.v                                                                              ;             ;
; scr1_arch_types.svh                                                                                                                              ; yes             ; Auto-Found Unspecified File        ; C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_arch_types.svh                                                                                ;             ;
; scr1_memif.svh                                                                                                                                   ; yes             ; Auto-Found Unspecified File        ; C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_memif.svh                                                                                     ;             ;
; scr1_ipic.svh                                                                                                                                    ; yes             ; Auto-Found Unspecified File        ; C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_ipic.svh                                                                                      ;             ;
; scr1_riscv_isa_decoding.svh                                                                                                                      ; yes             ; Auto-Found Unspecified File        ; C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_riscv_isa_decoding.svh                                                                        ;             ;
; scr1_hdu.svh                                                                                                                                     ; yes             ; Auto-Found Unspecified File        ; C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_hdu.svh                                                                                       ;             ;
; scr1_arch_custom.svh                                                                                                                             ; yes             ; Auto-Found Unspecified File        ; C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/ip/scr1_arch_custom.svh                                                                             ;             ;
; scr1_ahb.svh                                                                                                                                     ; yes             ; Auto-Found Unspecified File        ; C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_ahb.svh                                                                                       ;             ;
; scr1_tapc.svh                                                                                                                                    ; yes             ; Auto-Found Unspecified File        ; C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_tapc.svh                                                                                      ;             ;
; scr1_dm.svh                                                                                                                                      ; yes             ; Auto-Found Unspecified File        ; C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_dm.svh                                                                                        ;             ;
; scr1_search_ms1.svh                                                                                                                              ; yes             ; Auto-Found Unspecified File        ; C:/RISCV/Syntacore/scr1-sdk/scr1/src/includes/scr1_search_ms1.svh                                                                                ;             ;
; altpll.tdf                                                                                                                                       ; yes             ; Megafunction                       ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altpll.tdf                                                                                ;             ;
; aglobal191.inc                                                                                                                                   ; yes             ; Megafunction                       ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/aglobal191.inc                                                                            ;             ;
; stratix_pll.inc                                                                                                                                  ; yes             ; Megafunction                       ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/stratix_pll.inc                                                                           ;             ;
; stratixii_pll.inc                                                                                                                                ; yes             ; Megafunction                       ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/stratixii_pll.inc                                                                         ;             ;
; cycloneii_pll.inc                                                                                                                                ; yes             ; Megafunction                       ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/cycloneii_pll.inc                                                                         ;             ;
; db/pll_altpll.v                                                                                                                                  ; yes             ; Auto-Generated Megafunction        ; C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/pll_altpll.v                                                                                     ;             ;
; altsyncram.tdf                                                                                                                                   ; yes             ; Megafunction                       ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf                                                                            ;             ;
; stratix_ram_block.inc                                                                                                                            ; yes             ; Megafunction                       ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/stratix_ram_block.inc                                                                     ;             ;
; lpm_mux.inc                                                                                                                                      ; yes             ; Megafunction                       ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mux.inc                                                                               ;             ;
; lpm_decode.inc                                                                                                                                   ; yes             ; Megafunction                       ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_decode.inc                                                                            ;             ;
; a_rdenreg.inc                                                                                                                                    ; yes             ; Megafunction                       ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/a_rdenreg.inc                                                                             ;             ;
; altrom.inc                                                                                                                                       ; yes             ; Megafunction                       ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altrom.inc                                                                                ;             ;
; altram.inc                                                                                                                                       ; yes             ; Megafunction                       ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altram.inc                                                                                ;             ;
; altdpram.inc                                                                                                                                     ; yes             ; Megafunction                       ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altdpram.inc                                                                              ;             ;
; db/altsyncram_4gf1.tdf                                                                                                                           ; yes             ; Auto-Generated Megafunction        ; C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/altsyncram_4gf1.tdf                                                                              ;             ;
; db/altsyncram_n9c1.tdf                                                                                                                           ; yes             ; Auto-Generated Megafunction        ; C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/altsyncram_n9c1.tdf                                                                              ;             ;
; lpm_mult.tdf                                                                                                                                     ; yes             ; Megafunction                       ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf                                                                              ;             ;
; lpm_add_sub.inc                                                                                                                                  ; yes             ; Megafunction                       ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_add_sub.inc                                                                           ;             ;
; multcore.inc                                                                                                                                     ; yes             ; Megafunction                       ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/multcore.inc                                                                              ;             ;
; bypassff.inc                                                                                                                                     ; yes             ; Megafunction                       ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/bypassff.inc                                                                              ;             ;
; altshift.inc                                                                                                                                     ; yes             ; Megafunction                       ; c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altshift.inc                                                                              ;             ;
; db/mult_16t.tdf                                                                                                                                  ; yes             ; Auto-Generated Megafunction        ; C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/mult_16t.tdf                                                                                     ;             ;
+--------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                ;
+---------------------------------------------+------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                        ;
+---------------------------------------------+------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 13,775                                                                       ;
;                                             ;                                                                              ;
; Total combinational functions               ; 11635                                                                        ;
; Logic element usage by number of LUT inputs ;                                                                              ;
;     -- 4 input functions                    ; 8756                                                                         ;
;     -- 3 input functions                    ; 1749                                                                         ;
;     -- <=2 input functions                  ; 1130                                                                         ;
;                                             ;                                                                              ;
; Logic elements by mode                      ;                                                                              ;
;     -- normal mode                          ; 11030                                                                        ;
;     -- arithmetic mode                      ; 605                                                                          ;
;                                             ;                                                                              ;
; Total registers                             ; 4757                                                                         ;
;     -- Dedicated logic registers            ; 4757                                                                         ;
;     -- I/O registers                        ; 0                                                                            ;
;                                             ;                                                                              ;
; I/O pins                                    ; 116                                                                          ;
; Total memory bits                           ; 524544                                                                       ;
;                                             ;                                                                              ;
; Embedded Multiplier 9-bit elements          ; 8                                                                            ;
;                                             ;                                                                              ;
; Total PLLs                                  ; 1                                                                            ;
;     -- PLLs                                 ; 1                                                                            ;
;                                             ;                                                                              ;
; Maximum fan-out node                        ; pll:i_pll|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ;
; Maximum fan-out                             ; 4738                                                                         ;
; Total fan-out                               ; 61422                                                                        ;
; Average fan-out                             ; 3.67                                                                         ;
+---------------------------------------------+------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+--------------+
; Compilation Hierarchy Node                                                               ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                  ; Entity Name                                 ; Library Name ;
+------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+--------------+
; |cy10lp                                                                                  ; 11635 (5)           ; 4757 (12)                 ; 524544      ; 8            ; 0       ; 4         ; 116  ; 0            ; |cy10lp                                                                                                                                                                                                                              ; cy10lp                                      ; work         ;
;    |ahb_avalon_bridge:i_ahb_dmem|                                                        ; 14 (14)             ; 38 (38)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cy10lp|ahb_avalon_bridge:i_ahb_dmem                                                                                                                                                                                                 ; ahb_avalon_bridge                           ; work         ;
;    |ahb_avalon_bridge:i_ahb_imem|                                                        ; 40 (40)             ; 33 (33)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cy10lp|ahb_avalon_bridge:i_ahb_imem                                                                                                                                                                                                 ; ahb_avalon_bridge                           ; work         ;
;    |cy10lp_qsys:i_cy10lp_qsys|                                                           ; 1809 (0)            ; 1590 (0)                  ; 524288      ; 0            ; 0       ; 0         ; 0    ; 0            ; |cy10lp|cy10lp_qsys:i_cy10lp_qsys                                                                                                                                                                                                    ; cy10lp_qsys                                 ; cy10lp_qsys  ;
;       |altera_avalon_mm_bridge:avl_dmem|                                                 ; 72 (72)             ; 172 (172)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cy10lp|cy10lp_qsys:i_cy10lp_qsys|altera_avalon_mm_bridge:avl_dmem                                                                                                                                                                   ; altera_avalon_mm_bridge                     ; cy10lp_qsys  ;
;       |altera_avalon_mm_bridge:avl_imem|                                                 ; 35 (35)             ; 98 (98)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cy10lp|cy10lp_qsys:i_cy10lp_qsys|altera_avalon_mm_bridge:avl_imem                                                                                                                                                                   ; altera_avalon_mm_bridge                     ; cy10lp_qsys  ;
;       |altera_error_response_slave:default_slave|                                        ; 42 (0)              ; 24 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cy10lp|cy10lp_qsys:i_cy10lp_qsys|altera_error_response_slave:default_slave                                                                                                                                                          ; altera_error_response_slave                 ; cy10lp_qsys  ;
;          |altera_error_response_slave_resp_logic:read_channel_resp|                      ; 17 (17)             ; 11 (11)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cy10lp|cy10lp_qsys:i_cy10lp_qsys|altera_error_response_slave:default_slave|altera_error_response_slave_resp_logic:read_channel_resp                                                                                                 ; altera_error_response_slave_resp_logic      ; cy10lp_qsys  ;
;          |altera_error_response_slave_resp_logic:write_channel_resp|                     ; 25 (25)             ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cy10lp|cy10lp_qsys:i_cy10lp_qsys|altera_error_response_slave:default_slave|altera_error_response_slave_resp_logic:write_channel_resp                                                                                                ; altera_error_response_slave_resp_logic      ; cy10lp_qsys  ;
;       |altera_reset_controller:rst_controller_001|                                       ; 0 (0)               ; 3 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cy10lp|cy10lp_qsys:i_cy10lp_qsys|altera_reset_controller:rst_controller_001                                                                                                                                                         ; altera_reset_controller                     ; cy10lp_qsys  ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                    ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cy10lp|cy10lp_qsys:i_cy10lp_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                              ; altera_reset_synchronizer                   ; cy10lp_qsys  ;
;       |altera_reset_controller:rst_controller|                                           ; 0 (0)               ; 3 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cy10lp|cy10lp_qsys:i_cy10lp_qsys|altera_reset_controller:rst_controller                                                                                                                                                             ; altera_reset_controller                     ; cy10lp_qsys  ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                    ; 0 (0)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cy10lp|cy10lp_qsys:i_cy10lp_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                  ; altera_reset_synchronizer                   ; cy10lp_qsys  ;
;       |cy10lp_qsys_bld_id:bld_id|                                                        ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cy10lp|cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_bld_id:bld_id                                                                                                                                                                          ; cy10lp_qsys_bld_id                          ; cy10lp_qsys  ;
;       |cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|                                  ; 1114 (0)            ; 971 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cy10lp|cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0                                                                                                                                                    ; cy10lp_qsys_mm_interconnect_0               ; cy10lp_qsys  ;
;          |altera_avalon_sc_fifo:avl_uart_s0_agent_rsp_fifo|                              ; 13 (13)             ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cy10lp|cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avl_uart_s0_agent_rsp_fifo                                                                                                   ; altera_avalon_sc_fifo                       ; cy10lp_qsys  ;
;          |altera_avalon_sc_fifo:bld_id_s1_agent_rsp_fifo|                                ; 11 (11)             ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cy10lp|cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bld_id_s1_agent_rsp_fifo                                                                                                     ; altera_avalon_sc_fifo                       ; cy10lp_qsys  ;
;          |altera_avalon_sc_fifo:onchip_ram_s1_agent_rsp_fifo|                            ; 18 (18)             ; 26 (26)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cy10lp|cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_agent_rsp_fifo                                                                                                 ; altera_avalon_sc_fifo                       ; cy10lp_qsys  ;
;          |altera_avalon_sc_fifo:pio_hex_1_0_s1_agent_rsp_fifo|                           ; 13 (13)             ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cy10lp|cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_hex_1_0_s1_agent_rsp_fifo                                                                                                ; altera_avalon_sc_fifo                       ; cy10lp_qsys  ;
;          |altera_avalon_sc_fifo:pio_hex_3_2_s1_agent_rsp_fifo|                           ; 13 (13)             ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cy10lp|cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_hex_3_2_s1_agent_rsp_fifo                                                                                                ; altera_avalon_sc_fifo                       ; cy10lp_qsys  ;
;          |altera_avalon_sc_fifo:pio_hex_5_4_s1_agent_rsp_fifo|                           ; 13 (13)             ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cy10lp|cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_hex_5_4_s1_agent_rsp_fifo                                                                                                ; altera_avalon_sc_fifo                       ; cy10lp_qsys  ;
;          |altera_avalon_sc_fifo:pio_led_s1_agent_rsp_fifo|                               ; 12 (12)             ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cy10lp|cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_agent_rsp_fifo                                                                                                    ; altera_avalon_sc_fifo                       ; cy10lp_qsys  ;
;          |altera_avalon_sc_fifo:pio_sw_s1_agent_rsp_fifo|                                ; 11 (11)             ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cy10lp|cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_sw_s1_agent_rsp_fifo                                                                                                     ; altera_avalon_sc_fifo                       ; cy10lp_qsys  ;
;          |altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|                               ; 105 (105)           ; 170 (170)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cy10lp|cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo                                                                                                    ; altera_avalon_sc_fifo                       ; cy10lp_qsys  ;
;          |altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|                                 ; 83 (83)             ; 80 (80)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cy10lp|cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo                                                                                                      ; altera_avalon_sc_fifo                       ; cy10lp_qsys  ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_001|                          ; 8 (0)               ; 132 (0)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cy10lp|cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001                                                                                               ; altera_avalon_st_handshake_clock_crosser    ; cy10lp_qsys  ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                   ; 8 (8)               ; 132 (128)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cy10lp|cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer                                                      ; altera_avalon_st_clock_crosser              ; cy10lp_qsys  ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                    ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cy10lp|cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ; altera_std_synchronizer_nocut               ; cy10lp_qsys  ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                    ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cy10lp|cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ; altera_std_synchronizer_nocut               ; cy10lp_qsys  ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_002|                          ; 4 (0)               ; 82 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cy10lp|cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002                                                                                               ; altera_avalon_st_handshake_clock_crosser    ; cy10lp_qsys  ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                   ; 4 (4)               ; 82 (78)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cy10lp|cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer                                                      ; altera_avalon_st_clock_crosser              ; cy10lp_qsys  ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                    ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cy10lp|cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ; altera_std_synchronizer_nocut               ; cy10lp_qsys  ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                    ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cy10lp|cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ; altera_std_synchronizer_nocut               ; cy10lp_qsys  ;
;          |altera_avalon_st_handshake_clock_crosser:crosser_003|                          ; 4 (0)               ; 82 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cy10lp|cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003                                                                                               ; altera_avalon_st_handshake_clock_crosser    ; cy10lp_qsys  ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                   ; 4 (4)               ; 82 (78)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cy10lp|cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer                                                      ; altera_avalon_st_clock_crosser              ; cy10lp_qsys  ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                    ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cy10lp|cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ; altera_std_synchronizer_nocut               ; cy10lp_qsys  ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                    ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cy10lp|cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ; altera_std_synchronizer_nocut               ; cy10lp_qsys  ;
;          |altera_avalon_st_handshake_clock_crosser:crosser|                              ; 3 (0)               ; 58 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cy10lp|cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser                                                                                                   ; altera_avalon_st_handshake_clock_crosser    ; cy10lp_qsys  ;
;             |altera_avalon_st_clock_crosser:clock_xer|                                   ; 3 (3)               ; 58 (54)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cy10lp|cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer                                                          ; altera_avalon_st_clock_crosser              ; cy10lp_qsys  ;
;                |altera_std_synchronizer_nocut:in_to_out_synchronizer|                    ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cy10lp|cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer     ; altera_std_synchronizer_nocut               ; cy10lp_qsys  ;
;                |altera_std_synchronizer_nocut:out_to_in_synchronizer|                    ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cy10lp|cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer     ; altera_std_synchronizer_nocut               ; cy10lp_qsys  ;
;          |altera_merlin_axi_slave_ni:default_slave_axi_error_if_agent|                   ; 14 (8)              ; 47 (2)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cy10lp|cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:default_slave_axi_error_if_agent                                                                                        ; altera_merlin_axi_slave_ni                  ; cy10lp_qsys  ;
;             |altera_avalon_sc_fifo:read_rsp_fifo|                                        ; 3 (3)               ; 6 (6)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cy10lp|cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:default_slave_axi_error_if_agent|altera_avalon_sc_fifo:read_rsp_fifo                                                    ; altera_avalon_sc_fifo                       ; cy10lp_qsys  ;
;             |altera_avalon_sc_fifo:write_rsp_fifo|                                       ; 3 (3)               ; 39 (39)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cy10lp|cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:default_slave_axi_error_if_agent|altera_avalon_sc_fifo:write_rsp_fifo                                                   ; altera_avalon_sc_fifo                       ; cy10lp_qsys  ;
;          |altera_merlin_master_agent:avl_dmem_m0_agent|                                  ; 25 (25)             ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cy10lp|cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:avl_dmem_m0_agent                                                                                                       ; altera_merlin_master_agent                  ; cy10lp_qsys  ;
;          |altera_merlin_master_agent:avl_imem_m0_agent|                                  ; 8 (8)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cy10lp|cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:avl_imem_m0_agent                                                                                                       ; altera_merlin_master_agent                  ; cy10lp_qsys  ;
;          |altera_merlin_slave_agent:avl_uart_s0_agent|                                   ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cy10lp|cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:avl_uart_s0_agent                                                                                                        ; altera_merlin_slave_agent                   ; cy10lp_qsys  ;
;          |altera_merlin_slave_agent:bld_id_s1_agent|                                     ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cy10lp|cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:bld_id_s1_agent                                                                                                          ; altera_merlin_slave_agent                   ; cy10lp_qsys  ;
;          |altera_merlin_slave_agent:onchip_ram_s1_agent|                                 ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cy10lp|cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_ram_s1_agent                                                                                                      ; altera_merlin_slave_agent                   ; cy10lp_qsys  ;
;          |altera_merlin_slave_agent:pio_hex_1_0_s1_agent|                                ; 4 (4)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cy10lp|cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_hex_1_0_s1_agent                                                                                                     ; altera_merlin_slave_agent                   ; cy10lp_qsys  ;
;          |altera_merlin_slave_agent:pio_hex_3_2_s1_agent|                                ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cy10lp|cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_hex_3_2_s1_agent                                                                                                     ; altera_merlin_slave_agent                   ; cy10lp_qsys  ;
;          |altera_merlin_slave_agent:pio_hex_5_4_s1_agent|                                ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cy10lp|cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_hex_5_4_s1_agent                                                                                                     ; altera_merlin_slave_agent                   ; cy10lp_qsys  ;
;          |altera_merlin_slave_agent:pio_led_s1_agent|                                    ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cy10lp|cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_led_s1_agent                                                                                                         ; altera_merlin_slave_agent                   ; cy10lp_qsys  ;
;          |altera_merlin_slave_agent:pio_sw_s1_agent|                                     ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cy10lp|cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_sw_s1_agent                                                                                                          ; altera_merlin_slave_agent                   ; cy10lp_qsys  ;
;          |altera_merlin_slave_agent:sdram_s1_agent|                                      ; 15 (8)              ; 3 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cy10lp|cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent                                                                                                           ; altera_merlin_slave_agent                   ; cy10lp_qsys  ;
;             |altera_merlin_burst_uncompressor:uncompressor|                              ; 7 (7)               ; 3 (3)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cy10lp|cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor                                                             ; altera_merlin_burst_uncompressor            ; cy10lp_qsys  ;
;          |altera_merlin_slave_translator:bld_id_s1_translator|                           ; 4 (4)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cy10lp|cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:bld_id_s1_translator                                                                                                ; altera_merlin_slave_translator              ; cy10lp_qsys  ;
;          |altera_merlin_slave_translator:onchip_ram_s1_translator|                       ; 2 (2)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cy10lp|cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_ram_s1_translator                                                                                            ; altera_merlin_slave_translator              ; cy10lp_qsys  ;
;          |altera_merlin_slave_translator:pio_hex_1_0_s1_translator|                      ; 6 (6)               ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cy10lp|cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_hex_1_0_s1_translator                                                                                           ; altera_merlin_slave_translator              ; cy10lp_qsys  ;
;          |altera_merlin_slave_translator:pio_hex_3_2_s1_translator|                      ; 5 (5)               ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cy10lp|cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_hex_3_2_s1_translator                                                                                           ; altera_merlin_slave_translator              ; cy10lp_qsys  ;
;          |altera_merlin_slave_translator:pio_hex_5_4_s1_translator|                      ; 5 (5)               ; 19 (19)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cy10lp|cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_hex_5_4_s1_translator                                                                                           ; altera_merlin_slave_translator              ; cy10lp_qsys  ;
;          |altera_merlin_slave_translator:pio_led_s1_translator|                          ; 6 (6)               ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cy10lp|cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_led_s1_translator                                                                                               ; altera_merlin_slave_translator              ; cy10lp_qsys  ;
;          |altera_merlin_slave_translator:pio_sw_s1_translator|                           ; 5 (5)               ; 13 (13)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cy10lp|cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_sw_s1_translator                                                                                                ; altera_merlin_slave_translator              ; cy10lp_qsys  ;
;          |altera_merlin_traffic_limiter:avl_dmem_m0_limiter|                             ; 24 (24)             ; 21 (21)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cy10lp|cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:avl_dmem_m0_limiter                                                                                                  ; altera_merlin_traffic_limiter               ; cy10lp_qsys  ;
;          |altera_merlin_traffic_limiter:avl_imem_m0_limiter|                             ; 18 (18)             ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cy10lp|cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:avl_imem_m0_limiter                                                                                                  ; altera_merlin_traffic_limiter               ; cy10lp_qsys  ;
;          |altera_merlin_width_adapter:onchip_ram_s1_cmd_width_adapter|                   ; 72 (72)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cy10lp|cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_ram_s1_cmd_width_adapter                                                                                        ; altera_merlin_width_adapter                 ; cy10lp_qsys  ;
;          |altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|                        ; 76 (76)             ; 29 (29)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cy10lp|cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter                                                                                             ; altera_merlin_width_adapter                 ; cy10lp_qsys  ;
;          |altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|                        ; 60 (60)             ; 20 (20)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cy10lp|cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter                                                                                             ; altera_merlin_width_adapter                 ; cy10lp_qsys  ;
;          |cy10lp_qsys_mm_interconnect_0_cmd_demux:cmd_demux|                             ; 5 (5)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cy10lp|cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|cy10lp_qsys_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                  ; cy10lp_qsys_mm_interconnect_0_cmd_demux     ; cy10lp_qsys  ;
;          |cy10lp_qsys_mm_interconnect_0_cmd_demux_001:cmd_demux_001|                     ; 24 (24)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cy10lp|cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|cy10lp_qsys_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                          ; cy10lp_qsys_mm_interconnect_0_cmd_demux_001 ; cy10lp_qsys  ;
;          |cy10lp_qsys_mm_interconnect_0_cmd_mux:cmd_mux_001|                             ; 14 (8)              ; 2 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cy10lp|cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|cy10lp_qsys_mm_interconnect_0_cmd_mux:cmd_mux_001                                                                                                  ; cy10lp_qsys_mm_interconnect_0_cmd_mux       ; cy10lp_qsys  ;
;             |altera_merlin_arbitrator:arb|                                               ; 6 (5)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cy10lp|cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|cy10lp_qsys_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb                                                                     ; altera_merlin_arbitrator                    ; cy10lp_qsys  ;
;                |altera_merlin_arb_adder:adder|                                           ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cy10lp|cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|cy10lp_qsys_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder                                       ; altera_merlin_arb_adder                     ; cy10lp_qsys  ;
;          |cy10lp_qsys_mm_interconnect_0_cmd_mux:cmd_mux_002|                             ; 31 (23)             ; 2 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cy10lp|cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|cy10lp_qsys_mm_interconnect_0_cmd_mux:cmd_mux_002                                                                                                  ; cy10lp_qsys_mm_interconnect_0_cmd_mux       ; cy10lp_qsys  ;
;             |altera_merlin_arbitrator:arb|                                               ; 8 (8)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cy10lp|cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|cy10lp_qsys_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb                                                                     ; altera_merlin_arbitrator                    ; cy10lp_qsys  ;
;          |cy10lp_qsys_mm_interconnect_0_cmd_mux:cmd_mux_003|                             ; 45 (34)             ; 4 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cy10lp|cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|cy10lp_qsys_mm_interconnect_0_cmd_mux:cmd_mux_003                                                                                                  ; cy10lp_qsys_mm_interconnect_0_cmd_mux       ; cy10lp_qsys  ;
;             |altera_merlin_arbitrator:arb|                                               ; 11 (9)              ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cy10lp|cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|cy10lp_qsys_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb                                                                     ; altera_merlin_arbitrator                    ; cy10lp_qsys  ;
;                |altera_merlin_arb_adder:adder|                                           ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cy10lp|cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|cy10lp_qsys_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder                                       ; altera_merlin_arb_adder                     ; cy10lp_qsys  ;
;          |cy10lp_qsys_mm_interconnect_0_cmd_mux:cmd_mux|                                 ; 40 (37)             ; 2 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cy10lp|cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|cy10lp_qsys_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                      ; cy10lp_qsys_mm_interconnect_0_cmd_mux       ; cy10lp_qsys  ;
;             |altera_merlin_arbitrator:arb|                                               ; 3 (3)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cy10lp|cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|cy10lp_qsys_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb                                                                         ; altera_merlin_arbitrator                    ; cy10lp_qsys  ;
;          |cy10lp_qsys_mm_interconnect_0_router:router|                                   ; 8 (8)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cy10lp|cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|cy10lp_qsys_mm_interconnect_0_router:router                                                                                                        ; cy10lp_qsys_mm_interconnect_0_router        ; cy10lp_qsys  ;
;          |cy10lp_qsys_mm_interconnect_0_router_001:router_001|                           ; 32 (32)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cy10lp|cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|cy10lp_qsys_mm_interconnect_0_router_001:router_001                                                                                                ; cy10lp_qsys_mm_interconnect_0_router_001    ; cy10lp_qsys  ;
;          |cy10lp_qsys_mm_interconnect_0_rsp_demux:rsp_demux_001|                         ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cy10lp|cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|cy10lp_qsys_mm_interconnect_0_rsp_demux:rsp_demux_001                                                                                              ; cy10lp_qsys_mm_interconnect_0_rsp_demux     ; cy10lp_qsys  ;
;          |cy10lp_qsys_mm_interconnect_0_rsp_demux:rsp_demux_002|                         ; 2 (2)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cy10lp|cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|cy10lp_qsys_mm_interconnect_0_rsp_demux:rsp_demux_002                                                                                              ; cy10lp_qsys_mm_interconnect_0_rsp_demux     ; cy10lp_qsys  ;
;          |cy10lp_qsys_mm_interconnect_0_rsp_mux:rsp_mux|                                 ; 66 (66)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cy10lp|cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|cy10lp_qsys_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                      ; cy10lp_qsys_mm_interconnect_0_rsp_mux       ; cy10lp_qsys  ;
;          |cy10lp_qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001|                         ; 169 (169)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cy10lp|cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|cy10lp_qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                              ; cy10lp_qsys_mm_interconnect_0_rsp_mux_001   ; cy10lp_qsys  ;
;       |cy10lp_qsys_onchip_ram:onchip_ram|                                                ; 1 (1)               ; 0 (0)                     ; 524288      ; 0            ; 0       ; 0         ; 0    ; 0            ; |cy10lp|cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_onchip_ram:onchip_ram                                                                                                                                                                  ; cy10lp_qsys_onchip_ram                      ; cy10lp_qsys  ;
;          |altsyncram:the_altsyncram|                                                     ; 0 (0)               ; 0 (0)                     ; 524288      ; 0            ; 0       ; 0         ; 0    ; 0            ; |cy10lp|cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_onchip_ram:onchip_ram|altsyncram:the_altsyncram                                                                                                                                        ; altsyncram                                  ; work         ;
;             |altsyncram_4gf1:auto_generated|                                             ; 0 (0)               ; 0 (0)                     ; 524288      ; 0            ; 0       ; 0         ; 0    ; 0            ; |cy10lp|cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_4gf1:auto_generated                                                                                                         ; altsyncram_4gf1                             ; work         ;
;       |cy10lp_qsys_pio_hex_1_0:pio_hex_1_0|                                              ; 35 (35)             ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cy10lp|cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_pio_hex_1_0:pio_hex_1_0                                                                                                                                                                ; cy10lp_qsys_pio_hex_1_0                     ; cy10lp_qsys  ;
;       |cy10lp_qsys_pio_hex_1_0:pio_hex_3_2|                                              ; 35 (35)             ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cy10lp|cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_pio_hex_1_0:pio_hex_3_2                                                                                                                                                                ; cy10lp_qsys_pio_hex_1_0                     ; cy10lp_qsys  ;
;       |cy10lp_qsys_pio_hex_1_0:pio_hex_5_4|                                              ; 34 (34)             ; 16 (16)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cy10lp|cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_pio_hex_1_0:pio_hex_5_4                                                                                                                                                                ; cy10lp_qsys_pio_hex_1_0                     ; cy10lp_qsys  ;
;       |cy10lp_qsys_pio_led:pio_led|                                                      ; 12 (12)             ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cy10lp|cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_pio_led:pio_led                                                                                                                                                                        ; cy10lp_qsys_pio_led                         ; cy10lp_qsys  ;
;       |cy10lp_qsys_pio_sw:pio_sw|                                                        ; 10 (10)             ; 10 (10)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cy10lp|cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_pio_sw:pio_sw                                                                                                                                                                          ; cy10lp_qsys_pio_sw                          ; cy10lp_qsys  ;
;       |cy10lp_qsys_sdram:sdram|                                                          ; 419 (366)           ; 250 (158)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cy10lp|cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram                                                                                                                                                                            ; cy10lp_qsys_sdram                           ; cy10lp_qsys  ;
;          |cy10lp_qsys_sdram_input_efifo_module:the_cy10lp_qsys_sdram_input_efifo_module| ; 53 (53)             ; 92 (92)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cy10lp|cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|cy10lp_qsys_sdram_input_efifo_module:the_cy10lp_qsys_sdram_input_efifo_module                                                                                              ; cy10lp_qsys_sdram_input_efifo_module        ; cy10lp_qsys  ;
;    |pll:i_pll|                                                                           ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cy10lp|pll:i_pll                                                                                                                                                                                                                    ; pll                                         ; work         ;
;       |altpll:altpll_component|                                                          ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cy10lp|pll:i_pll|altpll:altpll_component                                                                                                                                                                                            ; altpll                                      ; work         ;
;          |pll_altpll:auto_generated|                                                     ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cy10lp|pll:i_pll|altpll:altpll_component|pll_altpll:auto_generated                                                                                                                                                                  ; pll_altpll                                  ; work         ;
;    |scr1_top_ahb:i_scr1|                                                                 ; 9185 (0)            ; 2747 (0)                  ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |cy10lp|scr1_top_ahb:i_scr1                                                                                                                                                                                                          ; scr1_top_ahb                                ; work         ;
;       |scr1_core_top:i_core_top|                                                         ; 8448 (3)            ; 2419 (0)                  ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |cy10lp|scr1_top_ahb:i_scr1|scr1_core_top:i_core_top                                                                                                                                                                                 ; scr1_core_top                               ; work         ;
;          |scr1_dm:i_dm|                                                                  ; 812 (812)           ; 372 (372)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cy10lp|scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_dm:i_dm                                                                                                                                                                    ; scr1_dm                                     ; work         ;
;          |scr1_dmi:i_dmi|                                                                ; 106 (106)           ; 73 (73)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cy10lp|scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_dmi:i_dmi                                                                                                                                                                  ; scr1_dmi                                    ; work         ;
;          |scr1_pipe_top:i_pipe_top|                                                      ; 7350 (52)           ; 1804 (0)                  ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |cy10lp|scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top                                                                                                                                                        ; scr1_pipe_top                               ; work         ;
;             |scr1_ipic:i_pipe_ipic|                                                      ; 514 (514)           ; 92 (92)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cy10lp|scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_ipic:i_pipe_ipic                                                                                                                                  ; scr1_ipic                                   ; work         ;
;             |scr1_pipe_csr:i_pipe_csr|                                                   ; 1434 (1434)         ; 262 (262)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cy10lp|scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_csr:i_pipe_csr                                                                                                                               ; scr1_pipe_csr                               ; work         ;
;             |scr1_pipe_exu:i_pipe_exu|                                                   ; 2201 (991)          ; 149 (40)                  ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |cy10lp|scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_exu:i_pipe_exu                                                                                                                               ; scr1_pipe_exu                               ; work         ;
;                |scr1_pipe_ialu:i_ialu|                                                   ; 1157 (1065)         ; 104 (104)                 ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |cy10lp|scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_exu:i_pipe_exu|scr1_pipe_ialu:i_ialu                                                                                                         ; scr1_pipe_ialu                              ; work         ;
;                   |lpm_mult:Mult0|                                                       ; 92 (0)              ; 0 (0)                     ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |cy10lp|scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_exu:i_pipe_exu|scr1_pipe_ialu:i_ialu|lpm_mult:Mult0                                                                                          ; lpm_mult                                    ; work         ;
;                      |mult_16t:auto_generated|                                           ; 92 (92)             ; 0 (0)                     ; 0           ; 8            ; 0       ; 4         ; 0    ; 0            ; |cy10lp|scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_exu:i_pipe_exu|scr1_pipe_ialu:i_ialu|lpm_mult:Mult0|mult_16t:auto_generated                                                                  ; mult_16t                                    ; work         ;
;                |scr1_pipe_lsu:i_lsu|                                                     ; 53 (53)             ; 5 (5)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cy10lp|scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_exu:i_pipe_exu|scr1_pipe_lsu:i_lsu                                                                                                           ; scr1_pipe_lsu                               ; work         ;
;             |scr1_pipe_hdu:i_pipe_hdu|                                                   ; 328 (328)           ; 97 (97)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cy10lp|scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_hdu:i_pipe_hdu                                                                                                                               ; scr1_pipe_hdu                               ; work         ;
;             |scr1_pipe_idu:i_pipe_idu|                                                   ; 519 (519)           ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cy10lp|scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_idu:i_pipe_idu                                                                                                                               ; scr1_pipe_idu                               ; work         ;
;             |scr1_pipe_ifu:i_pipe_ifu|                                                   ; 491 (491)           ; 113 (113)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cy10lp|scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_ifu:i_pipe_ifu                                                                                                                               ; scr1_pipe_ifu                               ; work         ;
;             |scr1_pipe_mprf:i_pipe_mprf|                                                 ; 1424 (1424)         ; 992 (992)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cy10lp|scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_mprf:i_pipe_mprf                                                                                                                             ; scr1_pipe_mprf                              ; work         ;
;             |scr1_pipe_tdu:i_pipe_tdu|                                                   ; 387 (387)           ; 99 (99)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cy10lp|scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_tdu:i_pipe_tdu                                                                                                                               ; scr1_pipe_tdu                               ; work         ;
;          |scr1_reset_and2_cell:i_tapc_rstn_and2_cell|                                    ; 1 (1)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cy10lp|scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_reset_and2_cell:i_tapc_rstn_and2_cell                                                                                                                                      ; scr1_reset_and2_cell                        ; work         ;
;          |scr1_scu:i_scu|                                                                ; 49 (47)             ; 45 (35)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cy10lp|scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu                                                                                                                                                                  ; scr1_scu                                    ; work         ;
;             |scr1_reset_buf_cell:i_dm_rstn_buf_cell|                                     ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cy10lp|scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_buf_cell:i_dm_rstn_buf_cell                                                                                                                           ; scr1_reset_buf_cell                         ; work         ;
;             |scr1_reset_buf_cell:i_hdu_rstn_buf_cell|                                    ; 0 (0)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cy10lp|scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_buf_cell:i_hdu_rstn_buf_cell                                                                                                                          ; scr1_reset_buf_cell                         ; work         ;
;             |scr1_reset_buf_qlfy_cell:i_core_rstn_buf_qlfy_cell|                         ; 1 (1)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cy10lp|scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_buf_qlfy_cell:i_core_rstn_buf_qlfy_cell                                                                                                               ; scr1_reset_buf_qlfy_cell                    ; work         ;
;             |scr1_reset_buf_qlfy_cell:i_sys_rstn_buf_qlfy_cell|                          ; 1 (1)               ; 4 (4)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cy10lp|scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_buf_qlfy_cell:i_sys_rstn_buf_qlfy_cell                                                                                                                ; scr1_reset_buf_qlfy_cell                    ; work         ;
;          |scr1_tapc:i_tapc|                                                              ; 118 (48)            ; 98 (33)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cy10lp|scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc                                                                                                                                                                ; scr1_tapc                                   ; work         ;
;             |scr1_tapc_shift_reg:i_bypass_reg|                                           ; 2 (2)               ; 1 (1)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cy10lp|scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|scr1_tapc_shift_reg:i_bypass_reg                                                                                                                               ; scr1_tapc_shift_reg                         ; work         ;
;             |scr1_tapc_shift_reg:i_tap_dr_bld_id_reg|                                    ; 34 (34)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cy10lp|scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|scr1_tapc_shift_reg:i_tap_dr_bld_id_reg                                                                                                                        ; scr1_tapc_shift_reg                         ; work         ;
;             |scr1_tapc_shift_reg:i_tap_idcode_reg|                                       ; 34 (34)             ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cy10lp|scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|scr1_tapc_shift_reg:i_tap_idcode_reg                                                                                                                           ; scr1_tapc_shift_reg                         ; work         ;
;          |scr1_tapc_synchronizer:i_tapc_synchronizer|                                    ; 9 (9)               ; 27 (27)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cy10lp|scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc_synchronizer:i_tapc_synchronizer                                                                                                                                      ; scr1_tapc_synchronizer                      ; work         ;
;       |scr1_dmem_ahb:i_dmem_ahb|                                                         ; 209 (209)           ; 105 (105)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cy10lp|scr1_top_ahb:i_scr1|scr1_dmem_ahb:i_dmem_ahb                                                                                                                                                                                 ; scr1_dmem_ahb                               ; work         ;
;       |scr1_dmem_router:i_dmem_router|                                                   ; 56 (56)             ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cy10lp|scr1_top_ahb:i_scr1|scr1_dmem_router:i_dmem_router                                                                                                                                                                           ; scr1_dmem_router                            ; work         ;
;       |scr1_imem_ahb:i_imem_ahb|                                                         ; 8 (8)               ; 32 (32)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cy10lp|scr1_top_ahb:i_scr1|scr1_imem_ahb:i_imem_ahb                                                                                                                                                                                 ; scr1_imem_ahb                               ; work         ;
;       |scr1_reset_sync_cell:i_pwrup_rstn_reset_sync|                                     ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cy10lp|scr1_top_ahb:i_scr1|scr1_reset_sync_cell:i_pwrup_rstn_reset_sync                                                                                                                                                             ; scr1_reset_sync_cell                        ; work         ;
;       |scr1_reset_sync_cell:i_rstn_reset_sync|                                           ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cy10lp|scr1_top_ahb:i_scr1|scr1_reset_sync_cell:i_rstn_reset_sync                                                                                                                                                                   ; scr1_reset_sync_cell                        ; work         ;
;       |scr1_timer:i_timer|                                                               ; 464 (464)           ; 185 (185)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cy10lp|scr1_top_ahb:i_scr1|scr1_timer:i_timer                                                                                                                                                                                       ; scr1_timer                                  ; work         ;
;    |uart_top:i_uart|                                                                     ; 582 (0)             ; 337 (0)                   ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |cy10lp|uart_top:i_uart                                                                                                                                                                                                              ; uart_top                                    ; work         ;
;       |uart_regs:regs|                                                                   ; 562 (195)           ; 312 (107)                 ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |cy10lp|uart_top:i_uart|uart_regs:regs                                                                                                                                                                                               ; uart_regs                                   ; work         ;
;          |uart_receiver:receiver|                                                        ; 267 (126)           ; 142 (54)                  ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |cy10lp|uart_top:i_uart|uart_regs:regs|uart_receiver:receiver                                                                                                                                                                        ; uart_receiver                               ; work         ;
;             |uart_rfifo:fifo_rx|                                                         ; 141 (139)           ; 88 (62)                   ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |cy10lp|uart_top:i_uart|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx                                                                                                                                                     ; uart_rfifo                                  ; work         ;
;                |raminfr:rfifo|                                                           ; 2 (2)               ; 26 (26)                   ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |cy10lp|uart_top:i_uart|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo                                                                                                                                       ; raminfr                                     ; work         ;
;                   |altsyncram:ram_rtl_0|                                                 ; 0 (0)               ; 0 (0)                     ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |cy10lp|uart_top:i_uart|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0                                                                                                                  ; altsyncram                                  ; work         ;
;                      |altsyncram_n9c1:auto_generated|                                    ; 0 (0)               ; 0 (0)                     ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |cy10lp|uart_top:i_uart|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0|altsyncram_n9c1:auto_generated                                                                                   ; altsyncram_n9c1                             ; work         ;
;          |uart_sync_flops:i_uart_sync_flops|                                             ; 1 (1)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cy10lp|uart_top:i_uart|uart_regs:regs|uart_sync_flops:i_uart_sync_flops                                                                                                                                                             ; uart_sync_flops                             ; work         ;
;          |uart_transmitter:transmitter|                                                  ; 99 (52)             ; 61 (22)                   ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |cy10lp|uart_top:i_uart|uart_regs:regs|uart_transmitter:transmitter                                                                                                                                                                  ; uart_transmitter                            ; work         ;
;             |uart_tfifo:fifo_tx|                                                         ; 47 (32)             ; 39 (13)                   ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |cy10lp|uart_top:i_uart|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx                                                                                                                                               ; uart_tfifo                                  ; work         ;
;                |raminfr:tfifo|                                                           ; 15 (15)             ; 26 (26)                   ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |cy10lp|uart_top:i_uart|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo                                                                                                                                 ; raminfr                                     ; work         ;
;                   |altsyncram:ram_rtl_0|                                                 ; 0 (0)               ; 0 (0)                     ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |cy10lp|uart_top:i_uart|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|altsyncram:ram_rtl_0                                                                                                            ; altsyncram                                  ; work         ;
;                      |altsyncram_n9c1:auto_generated|                                    ; 0 (0)               ; 0 (0)                     ; 128         ; 0            ; 0       ; 0         ; 0    ; 0            ; |cy10lp|uart_top:i_uart|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|altsyncram:ram_rtl_0|altsyncram_n9c1:auto_generated                                                                             ; altsyncram_n9c1                             ; work         ;
;       |uart_wb:wb_interface|                                                             ; 20 (20)             ; 25 (25)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |cy10lp|uart_top:i_uart|uart_wb:wb_interface                                                                                                                                                                                         ; uart_wb                                     ; work         ;
+------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+--------------+
; Name                                                                                                                                                        ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+--------------+
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_4gf1:auto_generated|ALTSYNCRAM                             ; AUTO ; Single Port      ; 8192         ; 64           ; --           ; --           ; 524288 ; de10lite.hex ;
; uart_top:i_uart|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0|altsyncram_n9c1:auto_generated|ALTSYNCRAM       ; AUTO ; Simple Dual Port ; 16           ; 8            ; 16           ; 8            ; 128    ; None         ;
; uart_top:i_uart|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|altsyncram:ram_rtl_0|altsyncram_n9c1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 16           ; 8            ; 16           ; 8            ; 128    ; None         ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+--------------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 0           ;
; Simple Multipliers (18-bit)           ; 4           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 8           ;
; Signed Embedded Multipliers           ; 1           ;
; Unsigned Embedded Multipliers         ; 1           ;
; Mixed Sign Embedded Multipliers       ; 2           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                                            ;
+--------+------------------------------------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+
; Vendor ; IP Core Name                             ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                 ; IP Include File                                                    ;
+--------+------------------------------------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+
; N/A    ; Qsys                                     ; 19.1    ; N/A          ; N/A          ; |cy10lp|cy10lp_qsys:i_cy10lp_qsys                                                                                                                                                                                                               ; C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/qsys/cy10lp_qsys.qsys ;
; Altera ; altera_avalon_mm_bridge                  ; 19.1    ; N/A          ; N/A          ; |cy10lp|cy10lp_qsys:i_cy10lp_qsys|altera_avalon_mm_bridge:avl_dmem                                                                                                                                                                              ; C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/qsys/cy10lp_qsys.qsys ;
; Altera ; altera_avalon_mm_bridge                  ; 19.1    ; N/A          ; N/A          ; |cy10lp|cy10lp_qsys:i_cy10lp_qsys|altera_avalon_mm_bridge:avl_imem                                                                                                                                                                              ; C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/qsys/cy10lp_qsys.qsys ;
; Altera ; altera_avalon_mm_bridge                  ; 19.1    ; N/A          ; N/A          ; |cy10lp|cy10lp_qsys:i_cy10lp_qsys|altera_avalon_mm_bridge:avl_uart                                                                                                                                                                              ; C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/qsys/cy10lp_qsys.qsys ;
; Altera ; altera_avalon_pio                        ; 19.1    ; N/A          ; N/A          ; |cy10lp|cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_bld_id:bld_id                                                                                                                                                                                     ; C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/qsys/cy10lp_qsys.qsys ;
; Altera ; altera_error_response_slave              ; 19.1    ; N/A          ; N/A          ; |cy10lp|cy10lp_qsys:i_cy10lp_qsys|altera_error_response_slave:default_slave                                                                                                                                                                     ; C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/qsys/cy10lp_qsys.qsys ;
; Altera ; altera_mm_interconnect                   ; 19.1    ; N/A          ; N/A          ; |cy10lp|cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0                                                                                                                                                               ; C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/qsys/cy10lp_qsys.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 19.1    ; N/A          ; N/A          ; |cy10lp|cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|cy10lp_qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter                                                                                             ; C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/qsys/cy10lp_qsys.qsys ;
; Altera ; error_adapter                            ; 19.1    ; N/A          ; N/A          ; |cy10lp|cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|cy10lp_qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|cy10lp_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0             ; C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/qsys/cy10lp_qsys.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 19.1    ; N/A          ; N/A          ; |cy10lp|cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|cy10lp_qsys_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001                                                                                     ; C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/qsys/cy10lp_qsys.qsys ;
; Altera ; error_adapter                            ; 19.1    ; N/A          ; N/A          ; |cy10lp|cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|cy10lp_qsys_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001|cy10lp_qsys_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0 ; C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/qsys/cy10lp_qsys.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 19.1    ; N/A          ; N/A          ; |cy10lp|cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|cy10lp_qsys_mm_interconnect_0_avalon_st_adapter_002:avalon_st_adapter_002                                                                                     ; C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/qsys/cy10lp_qsys.qsys ;
; Altera ; error_adapter                            ; 19.1    ; N/A          ; N/A          ; |cy10lp|cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|cy10lp_qsys_mm_interconnect_0_avalon_st_adapter_002:avalon_st_adapter_002|cy10lp_qsys_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0:error_adapter_0 ; C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/qsys/cy10lp_qsys.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 19.1    ; N/A          ; N/A          ; |cy10lp|cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|cy10lp_qsys_mm_interconnect_0_avalon_st_adapter_002:avalon_st_adapter_003                                                                                     ; C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/qsys/cy10lp_qsys.qsys ;
; Altera ; error_adapter                            ; 19.1    ; N/A          ; N/A          ; |cy10lp|cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|cy10lp_qsys_mm_interconnect_0_avalon_st_adapter_002:avalon_st_adapter_003|cy10lp_qsys_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0:error_adapter_0 ; C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/qsys/cy10lp_qsys.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 19.1    ; N/A          ; N/A          ; |cy10lp|cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|cy10lp_qsys_mm_interconnect_0_avalon_st_adapter_002:avalon_st_adapter_004                                                                                     ; C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/qsys/cy10lp_qsys.qsys ;
; Altera ; error_adapter                            ; 19.1    ; N/A          ; N/A          ; |cy10lp|cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|cy10lp_qsys_mm_interconnect_0_avalon_st_adapter_002:avalon_st_adapter_004|cy10lp_qsys_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0:error_adapter_0 ; C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/qsys/cy10lp_qsys.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 19.1    ; N/A          ; N/A          ; |cy10lp|cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|cy10lp_qsys_mm_interconnect_0_avalon_st_adapter_002:avalon_st_adapter_005                                                                                     ; C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/qsys/cy10lp_qsys.qsys ;
; Altera ; error_adapter                            ; 19.1    ; N/A          ; N/A          ; |cy10lp|cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|cy10lp_qsys_mm_interconnect_0_avalon_st_adapter_002:avalon_st_adapter_005|cy10lp_qsys_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0:error_adapter_0 ; C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/qsys/cy10lp_qsys.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 19.1    ; N/A          ; N/A          ; |cy10lp|cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|cy10lp_qsys_mm_interconnect_0_avalon_st_adapter_002:avalon_st_adapter_006                                                                                     ; C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/qsys/cy10lp_qsys.qsys ;
; Altera ; error_adapter                            ; 19.1    ; N/A          ; N/A          ; |cy10lp|cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|cy10lp_qsys_mm_interconnect_0_avalon_st_adapter_002:avalon_st_adapter_006|cy10lp_qsys_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0:error_adapter_0 ; C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/qsys/cy10lp_qsys.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 19.1    ; N/A          ; N/A          ; |cy10lp|cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|cy10lp_qsys_mm_interconnect_0_avalon_st_adapter_002:avalon_st_adapter_007                                                                                     ; C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/qsys/cy10lp_qsys.qsys ;
; Altera ; error_adapter                            ; 19.1    ; N/A          ; N/A          ; |cy10lp|cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|cy10lp_qsys_mm_interconnect_0_avalon_st_adapter_002:avalon_st_adapter_007|cy10lp_qsys_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0:error_adapter_0 ; C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/qsys/cy10lp_qsys.qsys ;
; Altera ; altera_avalon_st_adapter                 ; 19.1    ; N/A          ; N/A          ; |cy10lp|cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|cy10lp_qsys_mm_interconnect_0_avalon_st_adapter_002:avalon_st_adapter_008                                                                                     ; C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/qsys/cy10lp_qsys.qsys ;
; Altera ; error_adapter                            ; 19.1    ; N/A          ; N/A          ; |cy10lp|cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|cy10lp_qsys_mm_interconnect_0_avalon_st_adapter_002:avalon_st_adapter_008|cy10lp_qsys_mm_interconnect_0_avalon_st_adapter_002_error_adapter_0:error_adapter_0 ; C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/qsys/cy10lp_qsys.qsys ;
; Altera ; altera_merlin_master_agent               ; 19.1    ; N/A          ; N/A          ; |cy10lp|cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:avl_dmem_m0_agent                                                                                                                  ; C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/qsys/cy10lp_qsys.qsys ;
; Altera ; altera_merlin_traffic_limiter            ; 19.1    ; N/A          ; N/A          ; |cy10lp|cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:avl_dmem_m0_limiter                                                                                                             ; C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/qsys/cy10lp_qsys.qsys ;
; Altera ; altera_merlin_master_translator          ; 19.1    ; N/A          ; N/A          ; |cy10lp|cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:avl_dmem_m0_translator                                                                                                        ; C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/qsys/cy10lp_qsys.qsys ;
; Altera ; altera_merlin_master_agent               ; 19.1    ; N/A          ; N/A          ; |cy10lp|cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:avl_imem_m0_agent                                                                                                                  ; C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/qsys/cy10lp_qsys.qsys ;
; Altera ; altera_merlin_traffic_limiter            ; 19.1    ; N/A          ; N/A          ; |cy10lp|cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:avl_imem_m0_limiter                                                                                                             ; C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/qsys/cy10lp_qsys.qsys ;
; Altera ; altera_merlin_master_translator          ; 19.1    ; N/A          ; N/A          ; |cy10lp|cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:avl_imem_m0_translator                                                                                                        ; C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/qsys/cy10lp_qsys.qsys ;
; Altera ; altera_merlin_slave_agent                ; 19.1    ; N/A          ; N/A          ; |cy10lp|cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:avl_uart_s0_agent                                                                                                                   ; C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/qsys/cy10lp_qsys.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 19.1    ; N/A          ; N/A          ; |cy10lp|cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avl_uart_s0_agent_rsp_fifo                                                                                                              ; C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/qsys/cy10lp_qsys.qsys ;
; Altera ; altera_merlin_slave_translator           ; 19.1    ; N/A          ; N/A          ; |cy10lp|cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:avl_uart_s0_translator                                                                                                         ; C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/qsys/cy10lp_qsys.qsys ;
; Altera ; altera_merlin_slave_agent                ; 19.1    ; N/A          ; N/A          ; |cy10lp|cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:bld_id_s1_agent                                                                                                                     ; C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/qsys/cy10lp_qsys.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 19.1    ; N/A          ; N/A          ; |cy10lp|cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bld_id_s1_agent_rsp_fifo                                                                                                                ; C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/qsys/cy10lp_qsys.qsys ;
; Altera ; altera_merlin_slave_translator           ; 19.1    ; N/A          ; N/A          ; |cy10lp|cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:bld_id_s1_translator                                                                                                           ; C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/qsys/cy10lp_qsys.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 19.1    ; N/A          ; N/A          ; |cy10lp|cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|cy10lp_qsys_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                             ; C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/qsys/cy10lp_qsys.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 19.1    ; N/A          ; N/A          ; |cy10lp|cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|cy10lp_qsys_mm_interconnect_0_cmd_demux_001:cmd_demux_001                                                                                                     ; C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/qsys/cy10lp_qsys.qsys ;
; Altera ; altera_merlin_multiplexer                ; 19.1    ; N/A          ; N/A          ; |cy10lp|cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|cy10lp_qsys_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                 ; C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/qsys/cy10lp_qsys.qsys ;
; Altera ; altera_merlin_multiplexer                ; 19.1    ; N/A          ; N/A          ; |cy10lp|cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|cy10lp_qsys_mm_interconnect_0_cmd_mux:cmd_mux_001                                                                                                             ; C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/qsys/cy10lp_qsys.qsys ;
; Altera ; altera_merlin_multiplexer                ; 19.1    ; N/A          ; N/A          ; |cy10lp|cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|cy10lp_qsys_mm_interconnect_0_cmd_mux:cmd_mux_002                                                                                                             ; C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/qsys/cy10lp_qsys.qsys ;
; Altera ; altera_merlin_multiplexer                ; 19.1    ; N/A          ; N/A          ; |cy10lp|cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|cy10lp_qsys_mm_interconnect_0_cmd_mux:cmd_mux_003                                                                                                             ; C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/qsys/cy10lp_qsys.qsys ;
; Altera ; altera_merlin_multiplexer                ; 19.1    ; N/A          ; N/A          ; |cy10lp|cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|cy10lp_qsys_mm_interconnect_0_cmd_mux_004:cmd_mux_004                                                                                                         ; C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/qsys/cy10lp_qsys.qsys ;
; Altera ; altera_merlin_multiplexer                ; 19.1    ; N/A          ; N/A          ; |cy10lp|cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|cy10lp_qsys_mm_interconnect_0_cmd_mux_004:cmd_mux_005                                                                                                         ; C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/qsys/cy10lp_qsys.qsys ;
; Altera ; altera_merlin_multiplexer                ; 19.1    ; N/A          ; N/A          ; |cy10lp|cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|cy10lp_qsys_mm_interconnect_0_cmd_mux_004:cmd_mux_006                                                                                                         ; C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/qsys/cy10lp_qsys.qsys ;
; Altera ; altera_merlin_multiplexer                ; 19.1    ; N/A          ; N/A          ; |cy10lp|cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|cy10lp_qsys_mm_interconnect_0_cmd_mux_004:cmd_mux_007                                                                                                         ; C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/qsys/cy10lp_qsys.qsys ;
; Altera ; altera_merlin_multiplexer                ; 19.1    ; N/A          ; N/A          ; |cy10lp|cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|cy10lp_qsys_mm_interconnect_0_cmd_mux_004:cmd_mux_008                                                                                                         ; C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/qsys/cy10lp_qsys.qsys ;
; Altera ; altera_merlin_multiplexer                ; 19.1    ; N/A          ; N/A          ; |cy10lp|cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|cy10lp_qsys_mm_interconnect_0_cmd_mux_004:cmd_mux_009                                                                                                         ; C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/qsys/cy10lp_qsys.qsys ;
; Altera ; altera_merlin_multiplexer                ; 19.1    ; N/A          ; N/A          ; |cy10lp|cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|cy10lp_qsys_mm_interconnect_0_cmd_mux_004:cmd_mux_010                                                                                                         ; C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/qsys/cy10lp_qsys.qsys ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 19.1    ; N/A          ; N/A          ; |cy10lp|cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser                                                                                                              ; C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/qsys/cy10lp_qsys.qsys ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 19.1    ; N/A          ; N/A          ; |cy10lp|cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001                                                                                                          ; C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/qsys/cy10lp_qsys.qsys ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 19.1    ; N/A          ; N/A          ; |cy10lp|cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002                                                                                                          ; C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/qsys/cy10lp_qsys.qsys ;
; Altera ; altera_avalon_st_handshake_clock_crosser ; 19.1    ; N/A          ; N/A          ; |cy10lp|cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003                                                                                                          ; C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/qsys/cy10lp_qsys.qsys ;
; Altera ; altera_merlin_axi_slave_ni               ; 19.1    ; N/A          ; N/A          ; |cy10lp|cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:default_slave_axi_error_if_agent                                                                                                   ; C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/qsys/cy10lp_qsys.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 19.1    ; N/A          ; N/A          ; |cy10lp|cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:default_slave_axi_error_if_agent|altera_avalon_sc_fifo:read_rsp_fifo                                                               ; C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/qsys/cy10lp_qsys.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 19.1    ; N/A          ; N/A          ; |cy10lp|cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:default_slave_axi_error_if_agent|altera_avalon_sc_fifo:write_rsp_fifo                                                              ; C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/qsys/cy10lp_qsys.qsys ;
; Altera ; altera_merlin_slave_agent                ; 19.1    ; N/A          ; N/A          ; |cy10lp|cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_ram_s1_agent                                                                                                                 ; C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/qsys/cy10lp_qsys.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 19.1    ; N/A          ; N/A          ; |cy10lp|cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_agent_rsp_fifo                                                                                                            ; C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/qsys/cy10lp_qsys.qsys ;
; Altera ; altera_merlin_burst_adapter              ; 19.1    ; N/A          ; N/A          ; |cy10lp|cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_ram_s1_burst_adapter                                                                                                       ; C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/qsys/cy10lp_qsys.qsys ;
; Altera ; altera_merlin_width_adapter              ; 19.1    ; N/A          ; N/A          ; |cy10lp|cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_ram_s1_cmd_width_adapter                                                                                                   ; C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/qsys/cy10lp_qsys.qsys ;
; Altera ; altera_merlin_width_adapter              ; 19.1    ; N/A          ; N/A          ; |cy10lp|cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_ram_s1_rsp_width_adapter                                                                                                   ; C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/qsys/cy10lp_qsys.qsys ;
; Altera ; altera_merlin_slave_translator           ; 19.1    ; N/A          ; N/A          ; |cy10lp|cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_ram_s1_translator                                                                                                       ; C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/qsys/cy10lp_qsys.qsys ;
; Altera ; altera_merlin_slave_agent                ; 19.1    ; N/A          ; N/A          ; |cy10lp|cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_hex_1_0_s1_agent                                                                                                                ; C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/qsys/cy10lp_qsys.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 19.1    ; N/A          ; N/A          ; |cy10lp|cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_hex_1_0_s1_agent_rsp_fifo                                                                                                           ; C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/qsys/cy10lp_qsys.qsys ;
; Altera ; altera_merlin_slave_translator           ; 19.1    ; N/A          ; N/A          ; |cy10lp|cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_hex_1_0_s1_translator                                                                                                      ; C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/qsys/cy10lp_qsys.qsys ;
; Altera ; altera_merlin_slave_agent                ; 19.1    ; N/A          ; N/A          ; |cy10lp|cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_hex_3_2_s1_agent                                                                                                                ; C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/qsys/cy10lp_qsys.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 19.1    ; N/A          ; N/A          ; |cy10lp|cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_hex_3_2_s1_agent_rsp_fifo                                                                                                           ; C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/qsys/cy10lp_qsys.qsys ;
; Altera ; altera_merlin_slave_translator           ; 19.1    ; N/A          ; N/A          ; |cy10lp|cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_hex_3_2_s1_translator                                                                                                      ; C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/qsys/cy10lp_qsys.qsys ;
; Altera ; altera_merlin_slave_agent                ; 19.1    ; N/A          ; N/A          ; |cy10lp|cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_hex_5_4_s1_agent                                                                                                                ; C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/qsys/cy10lp_qsys.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 19.1    ; N/A          ; N/A          ; |cy10lp|cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_hex_5_4_s1_agent_rsp_fifo                                                                                                           ; C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/qsys/cy10lp_qsys.qsys ;
; Altera ; altera_merlin_slave_translator           ; 19.1    ; N/A          ; N/A          ; |cy10lp|cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_hex_5_4_s1_translator                                                                                                      ; C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/qsys/cy10lp_qsys.qsys ;
; Altera ; altera_merlin_slave_agent                ; 19.1    ; N/A          ; N/A          ; |cy10lp|cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_led_s1_agent                                                                                                                    ; C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/qsys/cy10lp_qsys.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 19.1    ; N/A          ; N/A          ; |cy10lp|cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_agent_rsp_fifo                                                                                                               ; C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/qsys/cy10lp_qsys.qsys ;
; Altera ; altera_merlin_slave_translator           ; 19.1    ; N/A          ; N/A          ; |cy10lp|cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_led_s1_translator                                                                                                          ; C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/qsys/cy10lp_qsys.qsys ;
; Altera ; altera_merlin_slave_agent                ; 19.1    ; N/A          ; N/A          ; |cy10lp|cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_sw_s1_agent                                                                                                                     ; C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/qsys/cy10lp_qsys.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 19.1    ; N/A          ; N/A          ; |cy10lp|cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_sw_s1_agent_rsp_fifo                                                                                                                ; C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/qsys/cy10lp_qsys.qsys ;
; Altera ; altera_merlin_slave_translator           ; 19.1    ; N/A          ; N/A          ; |cy10lp|cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_sw_s1_translator                                                                                                           ; C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/qsys/cy10lp_qsys.qsys ;
; Altera ; altera_merlin_router                     ; 19.1    ; N/A          ; N/A          ; |cy10lp|cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|cy10lp_qsys_mm_interconnect_0_router:router                                                                                                                   ; C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/qsys/cy10lp_qsys.qsys ;
; Altera ; altera_merlin_router                     ; 19.1    ; N/A          ; N/A          ; |cy10lp|cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|cy10lp_qsys_mm_interconnect_0_router_001:router_001                                                                                                           ; C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/qsys/cy10lp_qsys.qsys ;
; Altera ; altera_merlin_router                     ; 19.1    ; N/A          ; N/A          ; |cy10lp|cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|cy10lp_qsys_mm_interconnect_0_router_002:router_002                                                                                                           ; C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/qsys/cy10lp_qsys.qsys ;
; Altera ; altera_merlin_router                     ; 19.1    ; N/A          ; N/A          ; |cy10lp|cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|cy10lp_qsys_mm_interconnect_0_router_002:router_003                                                                                                           ; C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/qsys/cy10lp_qsys.qsys ;
; Altera ; altera_merlin_router                     ; 19.1    ; N/A          ; N/A          ; |cy10lp|cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|cy10lp_qsys_mm_interconnect_0_router_004:router_004                                                                                                           ; C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/qsys/cy10lp_qsys.qsys ;
; Altera ; altera_merlin_router                     ; 19.1    ; N/A          ; N/A          ; |cy10lp|cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|cy10lp_qsys_mm_interconnect_0_router_005:router_005                                                                                                           ; C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/qsys/cy10lp_qsys.qsys ;
; Altera ; altera_merlin_router                     ; 19.1    ; N/A          ; N/A          ; |cy10lp|cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|cy10lp_qsys_mm_interconnect_0_router_006:router_006                                                                                                           ; C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/qsys/cy10lp_qsys.qsys ;
; Altera ; altera_merlin_router                     ; 19.1    ; N/A          ; N/A          ; |cy10lp|cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|cy10lp_qsys_mm_interconnect_0_router_006:router_007                                                                                                           ; C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/qsys/cy10lp_qsys.qsys ;
; Altera ; altera_merlin_router                     ; 19.1    ; N/A          ; N/A          ; |cy10lp|cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|cy10lp_qsys_mm_interconnect_0_router_006:router_008                                                                                                           ; C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/qsys/cy10lp_qsys.qsys ;
; Altera ; altera_merlin_router                     ; 19.1    ; N/A          ; N/A          ; |cy10lp|cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|cy10lp_qsys_mm_interconnect_0_router_006:router_009                                                                                                           ; C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/qsys/cy10lp_qsys.qsys ;
; Altera ; altera_merlin_router                     ; 19.1    ; N/A          ; N/A          ; |cy10lp|cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|cy10lp_qsys_mm_interconnect_0_router_006:router_010                                                                                                           ; C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/qsys/cy10lp_qsys.qsys ;
; Altera ; altera_merlin_router                     ; 19.1    ; N/A          ; N/A          ; |cy10lp|cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|cy10lp_qsys_mm_interconnect_0_router_006:router_011                                                                                                           ; C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/qsys/cy10lp_qsys.qsys ;
; Altera ; altera_merlin_router                     ; 19.1    ; N/A          ; N/A          ; |cy10lp|cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|cy10lp_qsys_mm_interconnect_0_router_006:router_012                                                                                                           ; C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/qsys/cy10lp_qsys.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 19.1    ; N/A          ; N/A          ; |cy10lp|cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|cy10lp_qsys_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                             ; C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/qsys/cy10lp_qsys.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 19.1    ; N/A          ; N/A          ; |cy10lp|cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|cy10lp_qsys_mm_interconnect_0_rsp_demux:rsp_demux_001                                                                                                         ; C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/qsys/cy10lp_qsys.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 19.1    ; N/A          ; N/A          ; |cy10lp|cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|cy10lp_qsys_mm_interconnect_0_rsp_demux:rsp_demux_002                                                                                                         ; C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/qsys/cy10lp_qsys.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 19.1    ; N/A          ; N/A          ; |cy10lp|cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|cy10lp_qsys_mm_interconnect_0_rsp_demux_003:rsp_demux_003                                                                                                     ; C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/qsys/cy10lp_qsys.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 19.1    ; N/A          ; N/A          ; |cy10lp|cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|cy10lp_qsys_mm_interconnect_0_rsp_demux_004:rsp_demux_004                                                                                                     ; C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/qsys/cy10lp_qsys.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 19.1    ; N/A          ; N/A          ; |cy10lp|cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|cy10lp_qsys_mm_interconnect_0_rsp_demux_004:rsp_demux_005                                                                                                     ; C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/qsys/cy10lp_qsys.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 19.1    ; N/A          ; N/A          ; |cy10lp|cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|cy10lp_qsys_mm_interconnect_0_rsp_demux_004:rsp_demux_006                                                                                                     ; C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/qsys/cy10lp_qsys.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 19.1    ; N/A          ; N/A          ; |cy10lp|cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|cy10lp_qsys_mm_interconnect_0_rsp_demux_004:rsp_demux_007                                                                                                     ; C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/qsys/cy10lp_qsys.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 19.1    ; N/A          ; N/A          ; |cy10lp|cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|cy10lp_qsys_mm_interconnect_0_rsp_demux_004:rsp_demux_008                                                                                                     ; C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/qsys/cy10lp_qsys.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 19.1    ; N/A          ; N/A          ; |cy10lp|cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|cy10lp_qsys_mm_interconnect_0_rsp_demux_004:rsp_demux_009                                                                                                     ; C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/qsys/cy10lp_qsys.qsys ;
; Altera ; altera_merlin_demultiplexer              ; 19.1    ; N/A          ; N/A          ; |cy10lp|cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|cy10lp_qsys_mm_interconnect_0_rsp_demux_004:rsp_demux_010                                                                                                     ; C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/qsys/cy10lp_qsys.qsys ;
; Altera ; altera_merlin_multiplexer                ; 19.1    ; N/A          ; N/A          ; |cy10lp|cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|cy10lp_qsys_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                 ; C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/qsys/cy10lp_qsys.qsys ;
; Altera ; altera_merlin_multiplexer                ; 19.1    ; N/A          ; N/A          ; |cy10lp|cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|cy10lp_qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001                                                                                                         ; C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/qsys/cy10lp_qsys.qsys ;
; Altera ; altera_merlin_slave_agent                ; 19.1    ; N/A          ; N/A          ; |cy10lp|cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent                                                                                                                      ; C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/qsys/cy10lp_qsys.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 19.1    ; N/A          ; N/A          ; |cy10lp|cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo                                                                                                               ; C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/qsys/cy10lp_qsys.qsys ;
; Altera ; altera_avalon_sc_fifo                    ; 19.1    ; N/A          ; N/A          ; |cy10lp|cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo                                                                                                                 ; C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/qsys/cy10lp_qsys.qsys ;
; Altera ; altera_merlin_burst_adapter              ; 19.1    ; N/A          ; N/A          ; |cy10lp|cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter                                                                                                            ; C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/qsys/cy10lp_qsys.qsys ;
; Altera ; altera_merlin_width_adapter              ; 19.1    ; N/A          ; N/A          ; |cy10lp|cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter                                                                                                        ; C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/qsys/cy10lp_qsys.qsys ;
; Altera ; altera_merlin_width_adapter              ; 19.1    ; N/A          ; N/A          ; |cy10lp|cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter                                                                                                        ; C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/qsys/cy10lp_qsys.qsys ;
; Altera ; altera_merlin_slave_translator           ; 19.1    ; N/A          ; N/A          ; |cy10lp|cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator                                                                                                            ; C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/qsys/cy10lp_qsys.qsys ;
; Altera ; altera_avalon_onchip_memory2             ; 19.1    ; N/A          ; N/A          ; |cy10lp|cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_onchip_ram:onchip_ram                                                                                                                                                                             ; C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/qsys/cy10lp_qsys.qsys ;
; Altera ; altera_avalon_pio                        ; 19.1    ; N/A          ; N/A          ; |cy10lp|cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_pio_hex_1_0:pio_hex_1_0                                                                                                                                                                           ; C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/qsys/cy10lp_qsys.qsys ;
; Altera ; altera_avalon_pio                        ; 19.1    ; N/A          ; N/A          ; |cy10lp|cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_pio_hex_1_0:pio_hex_3_2                                                                                                                                                                           ; C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/qsys/cy10lp_qsys.qsys ;
; Altera ; altera_avalon_pio                        ; 19.1    ; N/A          ; N/A          ; |cy10lp|cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_pio_hex_1_0:pio_hex_5_4                                                                                                                                                                           ; C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/qsys/cy10lp_qsys.qsys ;
; Altera ; altera_avalon_pio                        ; 19.1    ; N/A          ; N/A          ; |cy10lp|cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_pio_led:pio_led                                                                                                                                                                                   ; C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/qsys/cy10lp_qsys.qsys ;
; Altera ; altera_avalon_pio                        ; 19.1    ; N/A          ; N/A          ; |cy10lp|cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_pio_sw:pio_sw                                                                                                                                                                                     ; C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/qsys/cy10lp_qsys.qsys ;
; Altera ; altera_reset_controller                  ; 19.1    ; N/A          ; N/A          ; |cy10lp|cy10lp_qsys:i_cy10lp_qsys|altera_reset_controller:rst_controller                                                                                                                                                                        ; C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/qsys/cy10lp_qsys.qsys ;
; Altera ; altera_reset_controller                  ; 19.1    ; N/A          ; N/A          ; |cy10lp|cy10lp_qsys:i_cy10lp_qsys|altera_reset_controller:rst_controller_001                                                                                                                                                                    ; C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/qsys/cy10lp_qsys.qsys ;
; Altera ; altera_avalon_new_sdram_controller       ; 19.1    ; N/A          ; N/A          ; |cy10lp|cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram                                                                                                                                                                                       ; C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/qsys/cy10lp_qsys.qsys ;
+--------+------------------------------------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------+
; State Machine - |cy10lp|cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|m_next             ;
+------------------+------------------+------------------+------------------+------------------+
; Name             ; m_next.010000000 ; m_next.000010000 ; m_next.000001000 ; m_next.000000001 ;
+------------------+------------------+------------------+------------------+------------------+
; m_next.000000001 ; 0                ; 0                ; 0                ; 0                ;
; m_next.000001000 ; 0                ; 0                ; 1                ; 1                ;
; m_next.000010000 ; 0                ; 1                ; 0                ; 1                ;
; m_next.010000000 ; 1                ; 0                ; 0                ; 1                ;
+------------------+------------------+------------------+------------------+------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |cy10lp|cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|m_state                                                                                                                     ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; Name              ; m_state.100000000 ; m_state.010000000 ; m_state.001000000 ; m_state.000100000 ; m_state.000010000 ; m_state.000001000 ; m_state.000000100 ; m_state.000000010 ; m_state.000000001 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+
; m_state.000000001 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ;
; m_state.000000010 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 1                 ;
; m_state.000000100 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 1                 ;
; m_state.000001000 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 1                 ;
; m_state.000010000 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.000100000 ; 0                 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.001000000 ; 0                 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.010000000 ; 0                 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
; m_state.100000000 ; 1                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 0                 ; 1                 ;
+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+-------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------+
; State Machine - |cy10lp|cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|i_next ;
+------------+------------+------------+------------+------------------------------+
; Name       ; i_next.111 ; i_next.101 ; i_next.010 ; i_next.000                   ;
+------------+------------+------------+------------+------------------------------+
; i_next.000 ; 0          ; 0          ; 0          ; 0                            ;
; i_next.010 ; 0          ; 0          ; 1          ; 1                            ;
; i_next.101 ; 0          ; 1          ; 0          ; 1                            ;
; i_next.111 ; 1          ; 0          ; 0          ; 1                            ;
+------------+------------+------------+------------+------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------+
; State Machine - |cy10lp|cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|i_state               ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
; Name        ; i_state.111 ; i_state.101 ; i_state.011 ; i_state.010 ; i_state.001 ; i_state.000 ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
; i_state.000 ; 0           ; 0           ; 0           ; 0           ; 0           ; 0           ;
; i_state.001 ; 0           ; 0           ; 0           ; 0           ; 1           ; 1           ;
; i_state.010 ; 0           ; 0           ; 0           ; 1           ; 0           ; 1           ;
; i_state.011 ; 0           ; 0           ; 1           ; 0           ; 0           ; 1           ;
; i_state.101 ; 0           ; 1           ; 0           ; 0           ; 0           ; 1           ;
; i_state.111 ; 1           ; 0           ; 0           ; 0           ; 0           ; 1           ;
+-------------+-------------+-------------+-------------+-------------+-------------+-------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |cy10lp|cy10lp_qsys:i_cy10lp_qsys|altera_error_response_slave:default_slave|altera_error_response_slave_resp_logic:read_channel_resp|state ;
+---------------+--------------+---------------+---------------+---------------------------------------------------------------------------------------------+
; Name          ; state.S_RESP ; state.S_WADDR ; state.S_WDATA ; state.S_IDLE                                                                                ;
+---------------+--------------+---------------+---------------+---------------------------------------------------------------------------------------------+
; state.S_IDLE  ; 0            ; 0             ; 0             ; 0                                                                                           ;
; state.S_WDATA ; 0            ; 0             ; 1             ; 1                                                                                           ;
; state.S_WADDR ; 0            ; 1             ; 0             ; 1                                                                                           ;
; state.S_RESP  ; 1            ; 0             ; 0             ; 1                                                                                           ;
+---------------+--------------+---------------+---------------+---------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |cy10lp|cy10lp_qsys:i_cy10lp_qsys|altera_error_response_slave:default_slave|altera_error_response_slave_resp_logic:write_channel_resp|state ;
+---------------+--------------+---------------+---------------+----------------------------------------------------------------------------------------------+
; Name          ; state.S_RESP ; state.S_WADDR ; state.S_WDATA ; state.S_IDLE                                                                                 ;
+---------------+--------------+---------------+---------------+----------------------------------------------------------------------------------------------+
; state.S_IDLE  ; 0            ; 0             ; 0             ; 0                                                                                            ;
; state.S_WDATA ; 0            ; 0             ; 1             ; 1                                                                                            ;
; state.S_WADDR ; 0            ; 1             ; 0             ; 1                                                                                            ;
; state.S_RESP  ; 1            ; 0             ; 0             ; 1                                                                                            ;
+---------------+--------------+---------------+---------------+----------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------+
; State Machine - |cy10lp|ahb_avalon_bridge:i_ahb_dmem|state                  ;
+------------------+------------------+------------+-------------+------------+
; Name             ; state.READ_STALL ; state.READ ; state.WRITE ; state.IDLE ;
+------------------+------------------+------------+-------------+------------+
; state.IDLE       ; 0                ; 0          ; 0           ; 0          ;
; state.WRITE      ; 0                ; 0          ; 1           ; 1          ;
; state.READ       ; 0                ; 1          ; 0           ; 1          ;
; state.READ_STALL ; 1                ; 0          ; 0           ; 1          ;
+------------------+------------------+------------+-------------+------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------+
; State Machine - |cy10lp|ahb_avalon_bridge:i_ahb_imem|state                  ;
+------------------+------------------+------------+-------------+------------+
; Name             ; state.READ_STALL ; state.READ ; state.WRITE ; state.IDLE ;
+------------------+------------------+------------+-------------+------------+
; state.IDLE       ; 0                ; 0          ; 0           ; 0          ;
; state.WRITE      ; 0                ; 0          ; 1           ; 1          ;
; state.READ       ; 0                ; 1          ; 0           ; 1          ;
; state.READ_STALL ; 1                ; 0          ; 0           ; 1          ;
+------------------+------------------+------------+-------------+------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------+
; State Machine - |cy10lp|uart_top:i_uart|uart_wb:wb_interface|wbstate ;
+------------+------------+------------+------------+------------------+
; Name       ; wbstate.11 ; wbstate.10 ; wbstate.01 ; wbstate.00       ;
+------------+------------+------------+------------+------------------+
; wbstate.00 ; 0          ; 0          ; 0          ; 0                ;
; wbstate.01 ; 0          ; 0          ; 1          ; 1                ;
; wbstate.10 ; 0          ; 1          ; 0          ; 1                ;
; wbstate.11 ; 1          ; 0          ; 0          ; 1                ;
+------------+------------+------------+------------+------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------+
; State Machine - |cy10lp|scr1_top_ahb:i_scr1|scr1_dmem_router:i_dmem_router|port_sel_r                         ;
+---------------------------+---------------------------+---------------------------+---------------------------+
; Name                      ; port_sel_r.SCR1_SEL_PORT0 ; port_sel_r.SCR1_SEL_PORT2 ; port_sel_r.SCR1_SEL_PORT1 ;
+---------------------------+---------------------------+---------------------------+---------------------------+
; port_sel_r.SCR1_SEL_PORT0 ; 0                         ; 0                         ; 0                         ;
; port_sel_r.SCR1_SEL_PORT1 ; 1                         ; 0                         ; 1                         ;
; port_sel_r.SCR1_SEL_PORT2 ; 1                         ; 1                         ; 0                         ;
+---------------------------+---------------------------+---------------------------+---------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |cy10lp|scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_dm:i_dm|dhi_fsm_ff                                                                                                                                                                 ;
+---------------------------------+---------------------------------+---------------------------------+-------------------------------+--------------------------------+-------------------------------+---------------------------+---------------------------+
; Name                            ; dhi_fsm_ff.DHI_STATE_RESUME_RUN ; dhi_fsm_ff.DHI_STATE_RESUME_REQ ; dhi_fsm_ff.DHI_STATE_HALT_REQ ; dhi_fsm_ff.DHI_STATE_EXEC_HALT ; dhi_fsm_ff.DHI_STATE_EXEC_RUN ; dhi_fsm_ff.DHI_STATE_EXEC ; dhi_fsm_ff.DHI_STATE_IDLE ;
+---------------------------------+---------------------------------+---------------------------------+-------------------------------+--------------------------------+-------------------------------+---------------------------+---------------------------+
; dhi_fsm_ff.DHI_STATE_IDLE       ; 0                               ; 0                               ; 0                             ; 0                              ; 0                             ; 0                         ; 0                         ;
; dhi_fsm_ff.DHI_STATE_EXEC       ; 0                               ; 0                               ; 0                             ; 0                              ; 0                             ; 1                         ; 1                         ;
; dhi_fsm_ff.DHI_STATE_EXEC_RUN   ; 0                               ; 0                               ; 0                             ; 0                              ; 1                             ; 0                         ; 1                         ;
; dhi_fsm_ff.DHI_STATE_EXEC_HALT  ; 0                               ; 0                               ; 0                             ; 1                              ; 0                             ; 0                         ; 1                         ;
; dhi_fsm_ff.DHI_STATE_HALT_REQ   ; 0                               ; 0                               ; 1                             ; 0                              ; 0                             ; 0                         ; 1                         ;
; dhi_fsm_ff.DHI_STATE_RESUME_REQ ; 0                               ; 1                               ; 0                             ; 0                              ; 0                             ; 0                         ; 1                         ;
; dhi_fsm_ff.DHI_STATE_RESUME_RUN ; 1                               ; 0                               ; 0                             ; 0                              ; 0                             ; 0                         ; 1                         ;
+---------------------------------+---------------------------------+---------------------------------+-------------------------------+--------------------------------+-------------------------------+---------------------------+---------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |cy10lp|scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_dm:i_dm|abs_fsm_ff                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+----------------------------------------------+--------------------------------------+-----------------------------+------------------------------------+-----------------------------+----------------------------------------------+--------------------------------------+-----------------------------+--------------------------------------------+------------------------------------+------------------------------+---------------------------+--------------------------+---------------------------+
; Name                                         ; abs_fsm_ff.ABS_STATE_CSR_RETURN_XREG ; abs_fsm_ff.ABS_STATE_CSR_RW ; abs_fsm_ff.ABS_STATE_CSR_SAVE_XREG ; abs_fsm_ff.ABS_STATE_CSR_RO ; abs_fsm_ff.ABS_STATE_MEM_RETURN_XREG_FORADDR ; abs_fsm_ff.ABS_STATE_MEM_RETURN_XREG ; abs_fsm_ff.ABS_STATE_MEM_RW ; abs_fsm_ff.ABS_STATE_MEM_SAVE_XREG_FORADDR ; abs_fsm_ff.ABS_STATE_MEM_SAVE_XREG ; abs_fsm_ff.ABS_STATE_XREG_RW ; abs_fsm_ff.ABS_STATE_EXEC ; abs_fsm_ff.ABS_STATE_ERR ; abs_fsm_ff.ABS_STATE_IDLE ;
+----------------------------------------------+--------------------------------------+-----------------------------+------------------------------------+-----------------------------+----------------------------------------------+--------------------------------------+-----------------------------+--------------------------------------------+------------------------------------+------------------------------+---------------------------+--------------------------+---------------------------+
; abs_fsm_ff.ABS_STATE_IDLE                    ; 0                                    ; 0                           ; 0                                  ; 0                           ; 0                                            ; 0                                    ; 0                           ; 0                                          ; 0                                  ; 0                            ; 0                         ; 0                        ; 0                         ;
; abs_fsm_ff.ABS_STATE_ERR                     ; 0                                    ; 0                           ; 0                                  ; 0                           ; 0                                            ; 0                                    ; 0                           ; 0                                          ; 0                                  ; 0                            ; 0                         ; 1                        ; 1                         ;
; abs_fsm_ff.ABS_STATE_EXEC                    ; 0                                    ; 0                           ; 0                                  ; 0                           ; 0                                            ; 0                                    ; 0                           ; 0                                          ; 0                                  ; 0                            ; 1                         ; 0                        ; 1                         ;
; abs_fsm_ff.ABS_STATE_XREG_RW                 ; 0                                    ; 0                           ; 0                                  ; 0                           ; 0                                            ; 0                                    ; 0                           ; 0                                          ; 0                                  ; 1                            ; 0                         ; 0                        ; 1                         ;
; abs_fsm_ff.ABS_STATE_MEM_SAVE_XREG           ; 0                                    ; 0                           ; 0                                  ; 0                           ; 0                                            ; 0                                    ; 0                           ; 0                                          ; 1                                  ; 0                            ; 0                         ; 0                        ; 1                         ;
; abs_fsm_ff.ABS_STATE_MEM_SAVE_XREG_FORADDR   ; 0                                    ; 0                           ; 0                                  ; 0                           ; 0                                            ; 0                                    ; 0                           ; 1                                          ; 0                                  ; 0                            ; 0                         ; 0                        ; 1                         ;
; abs_fsm_ff.ABS_STATE_MEM_RW                  ; 0                                    ; 0                           ; 0                                  ; 0                           ; 0                                            ; 0                                    ; 1                           ; 0                                          ; 0                                  ; 0                            ; 0                         ; 0                        ; 1                         ;
; abs_fsm_ff.ABS_STATE_MEM_RETURN_XREG         ; 0                                    ; 0                           ; 0                                  ; 0                           ; 0                                            ; 1                                    ; 0                           ; 0                                          ; 0                                  ; 0                            ; 0                         ; 0                        ; 1                         ;
; abs_fsm_ff.ABS_STATE_MEM_RETURN_XREG_FORADDR ; 0                                    ; 0                           ; 0                                  ; 0                           ; 1                                            ; 0                                    ; 0                           ; 0                                          ; 0                                  ; 0                            ; 0                         ; 0                        ; 1                         ;
; abs_fsm_ff.ABS_STATE_CSR_RO                  ; 0                                    ; 0                           ; 0                                  ; 1                           ; 0                                            ; 0                                    ; 0                           ; 0                                          ; 0                                  ; 0                            ; 0                         ; 0                        ; 1                         ;
; abs_fsm_ff.ABS_STATE_CSR_SAVE_XREG           ; 0                                    ; 0                           ; 1                                  ; 0                           ; 0                                            ; 0                                    ; 0                           ; 0                                          ; 0                                  ; 0                            ; 0                         ; 0                        ; 1                         ;
; abs_fsm_ff.ABS_STATE_CSR_RW                  ; 0                                    ; 1                           ; 0                                  ; 0                           ; 0                                            ; 0                                    ; 0                           ; 0                                          ; 0                                  ; 0                            ; 0                         ; 0                        ; 1                         ;
; abs_fsm_ff.ABS_STATE_CSR_RETURN_XREG         ; 1                                    ; 0                           ; 0                                  ; 0                           ; 0                                            ; 0                                    ; 0                           ; 0                                          ; 0                                  ; 0                            ; 0                         ; 0                        ; 1                         ;
+----------------------------------------------+--------------------------------------+-----------------------------+------------------------------------+-----------------------------+----------------------------------------------+--------------------------------------+-----------------------------+--------------------------------------------+------------------------------------+------------------------------+---------------------------+--------------------------+---------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |cy10lp|scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|tap_state_reg                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+------------------------------------------+----------------------------------------+---------------------------------------+---------------------------------------+---------------------------------------+---------------------------------------+-----------------------------------------+------------------------------------------+----------------------------------------+---------------------------------------+---------------------------------------+---------------------------------------+---------------------------------------+-----------------------------------------+------------------------------------------+-----------------------------------+------------------------------------+
; Name                                     ; tap_state_reg.SCR1_TAP_STATE_IR_UPDATE ; tap_state_reg.SCR1_TAP_STATE_IR_EXIT2 ; tap_state_reg.SCR1_TAP_STATE_IR_PAUSE ; tap_state_reg.SCR1_TAP_STATE_IR_EXIT1 ; tap_state_reg.SCR1_TAP_STATE_IR_SHIFT ; tap_state_reg.SCR1_TAP_STATE_IR_CAPTURE ; tap_state_reg.SCR1_TAP_STATE_IR_SEL_SCAN ; tap_state_reg.SCR1_TAP_STATE_DR_UPDATE ; tap_state_reg.SCR1_TAP_STATE_DR_EXIT2 ; tap_state_reg.SCR1_TAP_STATE_DR_PAUSE ; tap_state_reg.SCR1_TAP_STATE_DR_EXIT1 ; tap_state_reg.SCR1_TAP_STATE_DR_SHIFT ; tap_state_reg.SCR1_TAP_STATE_DR_CAPTURE ; tap_state_reg.SCR1_TAP_STATE_DR_SEL_SCAN ; tap_state_reg.SCR1_TAP_STATE_IDLE ; tap_state_reg.SCR1_TAP_STATE_RESET ;
+------------------------------------------+----------------------------------------+---------------------------------------+---------------------------------------+---------------------------------------+---------------------------------------+-----------------------------------------+------------------------------------------+----------------------------------------+---------------------------------------+---------------------------------------+---------------------------------------+---------------------------------------+-----------------------------------------+------------------------------------------+-----------------------------------+------------------------------------+
; tap_state_reg.SCR1_TAP_STATE_RESET       ; 0                                      ; 0                                     ; 0                                     ; 0                                     ; 0                                     ; 0                                       ; 0                                        ; 0                                      ; 0                                     ; 0                                     ; 0                                     ; 0                                     ; 0                                       ; 0                                        ; 0                                 ; 0                                  ;
; tap_state_reg.SCR1_TAP_STATE_IDLE        ; 0                                      ; 0                                     ; 0                                     ; 0                                     ; 0                                     ; 0                                       ; 0                                        ; 0                                      ; 0                                     ; 0                                     ; 0                                     ; 0                                     ; 0                                       ; 0                                        ; 1                                 ; 1                                  ;
; tap_state_reg.SCR1_TAP_STATE_DR_SEL_SCAN ; 0                                      ; 0                                     ; 0                                     ; 0                                     ; 0                                     ; 0                                       ; 0                                        ; 0                                      ; 0                                     ; 0                                     ; 0                                     ; 0                                     ; 0                                       ; 1                                        ; 0                                 ; 1                                  ;
; tap_state_reg.SCR1_TAP_STATE_DR_CAPTURE  ; 0                                      ; 0                                     ; 0                                     ; 0                                     ; 0                                     ; 0                                       ; 0                                        ; 0                                      ; 0                                     ; 0                                     ; 0                                     ; 0                                     ; 1                                       ; 0                                        ; 0                                 ; 1                                  ;
; tap_state_reg.SCR1_TAP_STATE_DR_SHIFT    ; 0                                      ; 0                                     ; 0                                     ; 0                                     ; 0                                     ; 0                                       ; 0                                        ; 0                                      ; 0                                     ; 0                                     ; 0                                     ; 1                                     ; 0                                       ; 0                                        ; 0                                 ; 1                                  ;
; tap_state_reg.SCR1_TAP_STATE_DR_EXIT1    ; 0                                      ; 0                                     ; 0                                     ; 0                                     ; 0                                     ; 0                                       ; 0                                        ; 0                                      ; 0                                     ; 0                                     ; 1                                     ; 0                                     ; 0                                       ; 0                                        ; 0                                 ; 1                                  ;
; tap_state_reg.SCR1_TAP_STATE_DR_PAUSE    ; 0                                      ; 0                                     ; 0                                     ; 0                                     ; 0                                     ; 0                                       ; 0                                        ; 0                                      ; 0                                     ; 1                                     ; 0                                     ; 0                                     ; 0                                       ; 0                                        ; 0                                 ; 1                                  ;
; tap_state_reg.SCR1_TAP_STATE_DR_EXIT2    ; 0                                      ; 0                                     ; 0                                     ; 0                                     ; 0                                     ; 0                                       ; 0                                        ; 0                                      ; 1                                     ; 0                                     ; 0                                     ; 0                                     ; 0                                       ; 0                                        ; 0                                 ; 1                                  ;
; tap_state_reg.SCR1_TAP_STATE_DR_UPDATE   ; 0                                      ; 0                                     ; 0                                     ; 0                                     ; 0                                     ; 0                                       ; 0                                        ; 1                                      ; 0                                     ; 0                                     ; 0                                     ; 0                                     ; 0                                       ; 0                                        ; 0                                 ; 1                                  ;
; tap_state_reg.SCR1_TAP_STATE_IR_SEL_SCAN ; 0                                      ; 0                                     ; 0                                     ; 0                                     ; 0                                     ; 0                                       ; 1                                        ; 0                                      ; 0                                     ; 0                                     ; 0                                     ; 0                                     ; 0                                       ; 0                                        ; 0                                 ; 1                                  ;
; tap_state_reg.SCR1_TAP_STATE_IR_CAPTURE  ; 0                                      ; 0                                     ; 0                                     ; 0                                     ; 0                                     ; 1                                       ; 0                                        ; 0                                      ; 0                                     ; 0                                     ; 0                                     ; 0                                     ; 0                                       ; 0                                        ; 0                                 ; 1                                  ;
; tap_state_reg.SCR1_TAP_STATE_IR_SHIFT    ; 0                                      ; 0                                     ; 0                                     ; 0                                     ; 1                                     ; 0                                       ; 0                                        ; 0                                      ; 0                                     ; 0                                     ; 0                                     ; 0                                     ; 0                                       ; 0                                        ; 0                                 ; 1                                  ;
; tap_state_reg.SCR1_TAP_STATE_IR_EXIT1    ; 0                                      ; 0                                     ; 0                                     ; 1                                     ; 0                                     ; 0                                       ; 0                                        ; 0                                      ; 0                                     ; 0                                     ; 0                                     ; 0                                     ; 0                                       ; 0                                        ; 0                                 ; 1                                  ;
; tap_state_reg.SCR1_TAP_STATE_IR_PAUSE    ; 0                                      ; 0                                     ; 1                                     ; 0                                     ; 0                                     ; 0                                       ; 0                                        ; 0                                      ; 0                                     ; 0                                     ; 0                                     ; 0                                     ; 0                                       ; 0                                        ; 0                                 ; 1                                  ;
; tap_state_reg.SCR1_TAP_STATE_IR_EXIT2    ; 0                                      ; 1                                     ; 0                                     ; 0                                     ; 0                                     ; 0                                       ; 0                                        ; 0                                      ; 0                                     ; 0                                     ; 0                                     ; 0                                     ; 0                                       ; 0                                        ; 0                                 ; 1                                  ;
; tap_state_reg.SCR1_TAP_STATE_IR_UPDATE   ; 1                                      ; 0                                     ; 0                                     ; 0                                     ; 0                                     ; 0                                       ; 0                                        ; 0                                      ; 0                                     ; 0                                     ; 0                                     ; 0                                     ; 0                                       ; 0                                        ; 0                                 ; 1                                  ;
+------------------------------------------+----------------------------------------+---------------------------------------+---------------------------------------+---------------------------------------+---------------------------------------+-----------------------------------------+------------------------------------------+----------------------------------------+---------------------------------------+---------------------------------------+---------------------------------------+---------------------------------------+-----------------------------------------+------------------------------------------+-----------------------------------+------------------------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |cy10lp|scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_hdu:i_pipe_hdu|pbuf_state                                                                     ;
+-----------------------------------------+----------------------------------------+-----------------------------------------+-------------------------------------+------------------------------------+
; Name                                    ; pbuf_state.SCR1_HDU_PBUFSTATE_WAIT4END ; pbuf_state.SCR1_HDU_PBUFSTATE_EXCINJECT ; pbuf_state.SCR1_HDU_PBUFSTATE_FETCH ; pbuf_state.SCR1_HDU_PBUFSTATE_IDLE ;
+-----------------------------------------+----------------------------------------+-----------------------------------------+-------------------------------------+------------------------------------+
; pbuf_state.SCR1_HDU_PBUFSTATE_IDLE      ; 0                                      ; 0                                       ; 0                                   ; 0                                  ;
; pbuf_state.SCR1_HDU_PBUFSTATE_FETCH     ; 0                                      ; 0                                       ; 1                                   ; 1                                  ;
; pbuf_state.SCR1_HDU_PBUFSTATE_EXCINJECT ; 0                                      ; 1                                       ; 0                                   ; 1                                  ;
; pbuf_state.SCR1_HDU_PBUFSTATE_WAIT4END  ; 1                                      ; 0                                       ; 0                                   ; 1                                  ;
+-----------------------------------------+----------------------------------------+-----------------------------------------+-------------------------------------+------------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |cy10lp|scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_exu:i_pipe_exu|scr1_pipe_ialu:i_ialu|curr_state ;
+-------------------------------+-------------------------------+-------------------------------+---------------------------------------------------------+
; Name                          ; curr_state.SCR1_IALU_FSM_IDLE ; curr_state.SCR1_IALU_FSM_CORR ; curr_state.SCR1_IALU_FSM_ITER                           ;
+-------------------------------+-------------------------------+-------------------------------+---------------------------------------------------------+
; curr_state.SCR1_IALU_FSM_IDLE ; 0                             ; 0                             ; 0                                                       ;
; curr_state.SCR1_IALU_FSM_ITER ; 1                             ; 0                             ; 1                                                       ;
; curr_state.SCR1_IALU_FSM_CORR ; 1                             ; 1                             ; 0                                                       ;
+-------------------------------+-------------------------------+-------------------------------+---------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                                                                        ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0]     ; yes                                                              ; yes                                        ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] ; yes                                                              ; yes                                        ;
; cy10lp_qsys:i_cy10lp_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                               ; yes                                                              ; yes                                        ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; yes                                                              ; yes                                        ;
; cy10lp_qsys:i_cy10lp_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                                                                   ; yes                                                              ; yes                                        ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] ; yes                                                              ; yes                                        ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1      ; yes                                                              ; yes                                        ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1  ; yes                                                              ; yes                                        ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; yes                                                              ; yes                                        ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0] ; yes                                                              ; yes                                        ;
; cy10lp_qsys:i_cy10lp_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                               ; yes                                                              ; yes                                        ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1  ; yes                                                              ; yes                                        ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|dreg[0]     ; yes                                                              ; yes                                        ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|dreg[0] ; yes                                                              ; yes                                        ;
; cy10lp_qsys:i_cy10lp_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                                                                   ; yes                                                              ; yes                                        ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1  ; yes                                                              ; yes                                        ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1  ; yes                                                              ; yes                                        ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1  ; yes                                                              ; yes                                        ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer|din_s1      ; yes                                                              ; yes                                        ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer|din_s1  ; yes                                                              ; yes                                        ;
; Total number of protected registers is 20                                                                                                                                                                                            ;                                                                  ;                                            ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                            ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                      ; Reason for Removal                                                                                                                                                                                       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; uart_readdata[8..31]                                                                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[36,37,68,69,72,88,90,97..100,115,117]       ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[36,37,68,69,72,88,90,97..100,115,117]      ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[36,37,68,69,72,88,90,98..100,115,117]           ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[36,37,68,69,72,88,90,98..100,115,117]          ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_ram_s1_cmd_width_adapter|p0_use_reg                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_ram_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                          ; Stuck at GND due to stuck port clock_enable                                                                                                                                                              ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_ram_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..7]            ; Stuck at GND due to stuck port clock_enable                                                                                                                                                              ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_use_reg                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                               ; Stuck at GND due to stuck port clock_enable                                                                                                                                                              ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..7]                 ; Stuck at GND due to stuck port clock_enable                                                                                                                                                              ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:default_slave_axi_error_if_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[0][80]                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:default_slave_axi_error_if_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[0][79]                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:default_slave_axi_error_if_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[0][78]                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:default_slave_axi_error_if_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[0][77]                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:default_slave_axi_error_if_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[0][75]                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:default_slave_axi_error_if_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[0][74]                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:default_slave_axi_error_if_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[0][68]                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:default_slave_axi_error_if_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][69]                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:default_slave_axi_error_if_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[0][76]                                               ; Lost fanout                                                                                                                                                                                              ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:default_slave_axi_error_if_agent|altera_merlin_burst_uncompressor:read_burst_uncompressor|burst_uncompress_byte_counter[0..7] ; Lost fanout                                                                                                                                                                                              ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:default_slave_axi_error_if_agent|altera_merlin_burst_uncompressor:read_burst_uncompressor|burst_uncompress_busy               ; Lost fanout                                                                                                                                                                                              ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_hex_3_2_s1_translator|av_readdata_pre[16..31]                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_hex_3_2_s1_translator|av_chipselect_pre                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_hex_5_4_s1_translator|av_readdata_pre[16..31]                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_hex_5_4_s1_translator|av_chipselect_pre                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_hex_1_0_s1_translator|av_readdata_pre[16..31]                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_hex_1_0_s1_translator|av_chipselect_pre                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_led_s1_translator|av_readdata_pre[10..31]                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_led_s1_translator|av_chipselect_pre                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_ram_s1_translator|av_chipselect_pre                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|i_addr[4,5]                                                                                                                                                                      ; Stuck at VCC due to stuck port data_in                                                                                                                                                                   ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_pio_sw:pio_sw|readdata[10..31]                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; cy10lp_qsys:i_cy10lp_qsys|altera_error_response_slave:default_slave|altera_error_response_slave_resp_logic:read_channel_resp|o_id[2,3]                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; cy10lp_qsys:i_cy10lp_qsys|altera_error_response_slave:default_slave|altera_error_response_slave_resp_logic:write_channel_resp|o_id[2,3]                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_bld_id:bld_id|readdata[1..7,9,10,12..15,17,18,20..23,25,26,29..31]                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; cy10lp_qsys:i_cy10lp_qsys|altera_avalon_mm_bridge:avl_imem|wr_reg_burstcount[0]                                                                                                                                                    ; Stuck at VCC due to stuck port data_in                                                                                                                                                                   ;
; cy10lp_qsys:i_cy10lp_qsys|altera_avalon_mm_bridge:avl_imem|wr_reg_writedata[0..31]                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; cy10lp_qsys:i_cy10lp_qsys|altera_avalon_mm_bridge:avl_imem|cmd_burstcount[0]                                                                                                                                                       ; Stuck at VCC due to stuck port data_in                                                                                                                                                                   ;
; cy10lp_qsys:i_cy10lp_qsys|altera_avalon_mm_bridge:avl_imem|cmd_writedata[0..31]                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; cy10lp_qsys:i_cy10lp_qsys|altera_avalon_mm_bridge:avl_dmem|wr_reg_burstcount[0]                                                                                                                                                    ; Stuck at VCC due to stuck port data_in                                                                                                                                                                   ;
; cy10lp_qsys:i_cy10lp_qsys|altera_avalon_mm_bridge:avl_dmem|cmd_burstcount[0]                                                                                                                                                       ; Stuck at VCC due to stuck port data_in                                                                                                                                                                   ;
; uart_top:i_uart|uart_regs:regs|delayed_modem_signals[0..3]                                                                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; scr1_top_ahb:i_scr1|scr1_dmem_ahb:i_dmem_ahb|req_fifo_r.hwidth[2]                                                                                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; scr1_top_ahb:i_scr1|scr1_imem_ahb:i_imem_ahb|req_fifo_r.haddr[0,1]                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; scr1_top_ahb:i_scr1|scr1_timer:i_timer|rtc_sync[0]                                                                                                                                                                                 ; Stuck at GND due to stuck port clock                                                                                                                                                                     ;
; scr1_top_ahb:i_scr1|scr1_timer:i_timer|rtc_sync[1]                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_ipic:i_pipe_ipic|irq_lines_sync0[1..15]                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_ipic:i_pipe_ipic|irq_lines_i[1..15]                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_ipic:i_pipe_ipic|irq_edge_det[1..15]                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0..31]                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0..31]                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|cy10lp_qsys_mm_interconnect_0_cmd_mux:cmd_mux_003|locked[0,1]                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|cy10lp_qsys_mm_interconnect_0_cmd_mux:cmd_mux_002|locked[0,1]                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|cy10lp_qsys_mm_interconnect_0_cmd_mux:cmd_mux_001|locked[0,1]                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|cy10lp_qsys_mm_interconnect_0_cmd_mux:cmd_mux|locked[0,1]                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:avl_imem_m0_limiter|last_dest_id[2]                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_hex_3_2_s1_agent_rsp_fifo|mem[0][100]                                                                                          ; Lost fanout                                                                                                                                                                                              ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_hex_3_2_s1_agent_rsp_fifo|mem[0][99]                                                                                           ; Lost fanout                                                                                                                                                                                              ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_hex_3_2_s1_agent_rsp_fifo|mem[0][98]                                                                                           ; Lost fanout                                                                                                                                                                                              ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_hex_3_2_s1_agent_rsp_fifo|mem[0][97]                                                                                           ; Lost fanout                                                                                                                                                                                              ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_hex_5_4_s1_agent_rsp_fifo|mem[0][100]                                                                                          ; Lost fanout                                                                                                                                                                                              ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_hex_5_4_s1_agent_rsp_fifo|mem[0][99]                                                                                           ; Lost fanout                                                                                                                                                                                              ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_hex_5_4_s1_agent_rsp_fifo|mem[0][98]                                                                                           ; Lost fanout                                                                                                                                                                                              ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_hex_5_4_s1_agent_rsp_fifo|mem[0][97]                                                                                           ; Lost fanout                                                                                                                                                                                              ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_hex_1_0_s1_agent_rsp_fifo|mem[0][100]                                                                                          ; Lost fanout                                                                                                                                                                                              ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_hex_1_0_s1_agent_rsp_fifo|mem[0][99]                                                                                           ; Lost fanout                                                                                                                                                                                              ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_hex_1_0_s1_agent_rsp_fifo|mem[0][98]                                                                                           ; Lost fanout                                                                                                                                                                                              ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_hex_1_0_s1_agent_rsp_fifo|mem[0][97]                                                                                           ; Lost fanout                                                                                                                                                                                              ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bld_id_s1_agent_rsp_fifo|mem[0][100]                                                                                               ; Lost fanout                                                                                                                                                                                              ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bld_id_s1_agent_rsp_fifo|mem[0][99]                                                                                                ; Lost fanout                                                                                                                                                                                              ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bld_id_s1_agent_rsp_fifo|mem[0][98]                                                                                                ; Lost fanout                                                                                                                                                                                              ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bld_id_s1_agent_rsp_fifo|mem[0][97]                                                                                                ; Lost fanout                                                                                                                                                                                              ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_sw_s1_agent_rsp_fifo|mem[0][100]                                                                                               ; Lost fanout                                                                                                                                                                                              ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_sw_s1_agent_rsp_fifo|mem[0][99]                                                                                                ; Lost fanout                                                                                                                                                                                              ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_sw_s1_agent_rsp_fifo|mem[0][98]                                                                                                ; Lost fanout                                                                                                                                                                                              ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_sw_s1_agent_rsp_fifo|mem[0][97]                                                                                                ; Lost fanout                                                                                                                                                                                              ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_agent_rsp_fifo|mem[0][100]                                                                                              ; Lost fanout                                                                                                                                                                                              ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_agent_rsp_fifo|mem[0][99]                                                                                               ; Lost fanout                                                                                                                                                                                              ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_agent_rsp_fifo|mem[0][98]                                                                                               ; Lost fanout                                                                                                                                                                                              ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_agent_rsp_fifo|mem[0][97]                                                                                               ; Lost fanout                                                                                                                                                                                              ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avl_uart_s0_agent_rsp_fifo|mem[0][100]                                                                                             ; Lost fanout                                                                                                                                                                                              ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avl_uart_s0_agent_rsp_fifo|mem[0][99]                                                                                              ; Lost fanout                                                                                                                                                                                              ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avl_uart_s0_agent_rsp_fifo|mem[0][98]                                                                                              ; Lost fanout                                                                                                                                                                                              ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avl_uart_s0_agent_rsp_fifo|mem[0][97]                                                                                              ; Lost fanout                                                                                                                                                                                              ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|internal_out_payload[16,17]                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:bld_id_s1_translator|av_readdata_pre[1..7,9,10,12..15,17,18,20..23,25,26,29..31]                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_sw_s1_translator|av_readdata_pre[10..31]                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_bld_id:bld_id|readdata[0]                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; scr1_top_ahb:i_scr1|scr1_timer:i_timer|rtc_sync[2]                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; scr1_top_ahb:i_scr1|scr1_reset_sync_cell:i_cpu_rstn_reset_sync|rst_n_dff[0,1]                                                                                                                                                      ; Stuck at VCC due to stuck port data_in                                                                                                                                                                   ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[16,17]                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:bld_id_s1_translator|av_readdata_pre[0]                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; ahb_avalon_bridge:i_ahb_imem|byteenable[0..3]                                                                                                                                                                                      ; Stuck at VCC due to stuck port data_in                                                                                                                                                                   ;
; scr1_top_ahb:i_scr1|scr1_timer:i_timer|rtc_sync[3]                                                                                                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; cy10lp_qsys:i_cy10lp_qsys|altera_avalon_mm_bridge:avl_imem|wr_reg_byteenable[0..3]                                                                                                                                                 ; Stuck at VCC due to stuck port data_in                                                                                                                                                                   ;
; cy10lp_qsys:i_cy10lp_qsys|altera_avalon_mm_bridge:avl_imem|cmd_byteenable[0..3]                                                                                                                                                    ; Stuck at VCC due to stuck port data_in                                                                                                                                                                   ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_ram_s1_cmd_width_adapter|p0_reg_endofpacket                                                                           ; Lost fanout                                                                                                                                                                                              ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_ram_s1_cmd_width_adapter|p0_reg_data_field[0..31]                                                                     ; Lost fanout                                                                                                                                                                                              ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_ram_s1_cmd_width_adapter|p0_reg_byteen_field[0..3]                                                                    ; Lost fanout                                                                                                                                                                                              ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_ram_s1_cmd_width_adapter|p0_reg_address_field[2..15]                                                                  ; Lost fanout                                                                                                                                                                                              ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_ram_s1_cmd_width_adapter|p0_reg_byte_cnt_field[0..6]                                                                  ; Lost fanout                                                                                                                                                                                              ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_ram_s1_cmd_width_adapter|p0_reg_cmpr_read                                                                             ; Lost fanout                                                                                                                                                                                              ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_ram_s1_cmd_width_adapter|p0_reg_last_field[33..35,61..64]                                                             ; Lost fanout                                                                                                                                                                                              ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_endofpacket                                                                                ; Lost fanout                                                                                                                                                                                              ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[0..15]                                                                          ; Lost fanout                                                                                                                                                                                              ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_byteen_field[0,1]                                                                          ; Lost fanout                                                                                                                                                                                              ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_address_field[1]                                                                           ; Lost fanout                                                                                                                                                                                              ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_byte_cnt_field[0..6]                                                                       ; Lost fanout                                                                                                                                                                                              ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_cmpr_read                                                                                  ; Lost fanout                                                                                                                                                                                              ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_last_field[34]                                                                             ; Lost fanout                                                                                                                                                                                              ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_channel[0,1]                                                                               ; Lost fanout                                                                                                                                                                                              ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_ori_burst_size[0..2]                                                                       ; Lost fanout                                                                                                                                                                                              ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_response_status_field[0,1]                                                                 ; Lost fanout                                                                                                                                                                                              ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_hex_3_2_s1_agent_rsp_fifo|mem[1][100]                                                                                          ; Lost fanout                                                                                                                                                                                              ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_hex_3_2_s1_agent_rsp_fifo|mem[1][99]                                                                                           ; Lost fanout                                                                                                                                                                                              ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_hex_3_2_s1_agent_rsp_fifo|mem[1][98]                                                                                           ; Lost fanout                                                                                                                                                                                              ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_hex_3_2_s1_agent_rsp_fifo|mem[1][97]                                                                                           ; Lost fanout                                                                                                                                                                                              ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_hex_5_4_s1_agent_rsp_fifo|mem[1][100]                                                                                          ; Lost fanout                                                                                                                                                                                              ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_hex_5_4_s1_agent_rsp_fifo|mem[1][99]                                                                                           ; Lost fanout                                                                                                                                                                                              ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_hex_5_4_s1_agent_rsp_fifo|mem[1][98]                                                                                           ; Lost fanout                                                                                                                                                                                              ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_hex_5_4_s1_agent_rsp_fifo|mem[1][97]                                                                                           ; Lost fanout                                                                                                                                                                                              ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_hex_1_0_s1_agent_rsp_fifo|mem[1][100]                                                                                          ; Lost fanout                                                                                                                                                                                              ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_hex_1_0_s1_agent_rsp_fifo|mem[1][99]                                                                                           ; Lost fanout                                                                                                                                                                                              ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_hex_1_0_s1_agent_rsp_fifo|mem[1][98]                                                                                           ; Lost fanout                                                                                                                                                                                              ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_hex_1_0_s1_agent_rsp_fifo|mem[1][97]                                                                                           ; Lost fanout                                                                                                                                                                                              ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bld_id_s1_agent_rsp_fifo|mem[1][100]                                                                                               ; Lost fanout                                                                                                                                                                                              ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bld_id_s1_agent_rsp_fifo|mem[1][99]                                                                                                ; Lost fanout                                                                                                                                                                                              ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bld_id_s1_agent_rsp_fifo|mem[1][98]                                                                                                ; Lost fanout                                                                                                                                                                                              ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bld_id_s1_agent_rsp_fifo|mem[1][97]                                                                                                ; Lost fanout                                                                                                                                                                                              ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_sw_s1_agent_rsp_fifo|mem[1][100]                                                                                               ; Lost fanout                                                                                                                                                                                              ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_sw_s1_agent_rsp_fifo|mem[1][99]                                                                                                ; Lost fanout                                                                                                                                                                                              ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_sw_s1_agent_rsp_fifo|mem[1][98]                                                                                                ; Lost fanout                                                                                                                                                                                              ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_sw_s1_agent_rsp_fifo|mem[1][97]                                                                                                ; Lost fanout                                                                                                                                                                                              ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_agent_rsp_fifo|mem[1][100]                                                                                              ; Lost fanout                                                                                                                                                                                              ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_agent_rsp_fifo|mem[1][99]                                                                                               ; Lost fanout                                                                                                                                                                                              ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_agent_rsp_fifo|mem[1][98]                                                                                               ; Lost fanout                                                                                                                                                                                              ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_agent_rsp_fifo|mem[1][97]                                                                                               ; Lost fanout                                                                                                                                                                                              ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avl_uart_s0_agent_rsp_fifo|mem[1][100]                                                                                             ; Lost fanout                                                                                                                                                                                              ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avl_uart_s0_agent_rsp_fifo|mem[1][99]                                                                                              ; Lost fanout                                                                                                                                                                                              ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avl_uart_s0_agent_rsp_fifo|mem[1][98]                                                                                              ; Lost fanout                                                                                                                                                                                              ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avl_uart_s0_agent_rsp_fifo|mem[1][97]                                                                                              ; Lost fanout                                                                                                                                                                                              ;
; uart_top:i_uart|uart_regs:regs|msr[0..3]                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; uart_top:i_uart|uart_regs:regs|ms_int_d                                                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_exu:i_pipe_exu|scr1_pipe_ialu:i_ialu|res32_3_reg[0]                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[32]                                             ; Merged with cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[33]       ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[33]                                             ; Merged with cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[34]       ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[34]                                             ; Merged with cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[35]       ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[35]                                             ; Merged with cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[81]       ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[81]                                             ; Merged with cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[82]       ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[82]                                             ; Merged with cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[83]       ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[83]                                             ; Merged with cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[84]       ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[84]                                             ; Merged with cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[85]       ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[85]                                             ; Merged with cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[86]       ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[86]                                             ; Merged with cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[87]       ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[87]                                             ; Merged with cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[89]       ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[89]                                             ; Merged with cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[97]       ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[97]                                             ; Merged with cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[116]      ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[116]                                            ; Merged with cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[118]      ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[81]                                         ; Merged with cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[82]   ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[82]                                         ; Merged with cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[83]   ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[83]                                         ; Merged with cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[84]   ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[84]                                         ; Merged with cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[85]   ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[85]                                         ; Merged with cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[86]   ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[86]                                         ; Merged with cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[87]   ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[87]                                         ; Merged with cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[89]   ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[89]                                         ; Merged with cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[116]  ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[116]                                        ; Merged with cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[118]  ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|response_status_reg[0]                                                                            ; Merged with cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|response_status_reg[1]                                      ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_hex_3_2_s1_agent_rsp_fifo|mem[1][76]                                                                                           ; Merged with cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_hex_3_2_s1_agent_rsp_fifo|mem[1][119]                                                    ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_hex_3_2_s1_agent_rsp_fifo|mem[1][75]                                                                                           ; Merged with cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_hex_3_2_s1_agent_rsp_fifo|mem[1][80]                                                     ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_hex_3_2_s1_agent_rsp_fifo|mem[1][79]                                                                                           ; Merged with cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_hex_3_2_s1_agent_rsp_fifo|mem[1][80]                                                     ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_hex_3_2_s1_agent_rsp_fifo|mem[1][68]                                                                                           ; Merged with cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_hex_3_2_s1_agent_rsp_fifo|mem[1][80]                                                     ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_hex_3_2_s1_agent_rsp_fifo|mem[1][74]                                                                                           ; Merged with cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_hex_3_2_s1_agent_rsp_fifo|mem[1][80]                                                     ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_hex_3_2_s1_agent_rsp_fifo|mem[1][78]                                                                                           ; Merged with cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_hex_3_2_s1_agent_rsp_fifo|mem[1][80]                                                     ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_hex_3_2_s1_agent_rsp_fifo|mem[1][77]                                                                                           ; Merged with cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_hex_3_2_s1_agent_rsp_fifo|mem[1][80]                                                     ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_hex_5_4_s1_agent_rsp_fifo|mem[1][76]                                                                                           ; Merged with cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_hex_5_4_s1_agent_rsp_fifo|mem[1][119]                                                    ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_hex_5_4_s1_agent_rsp_fifo|mem[1][77]                                                                                           ; Merged with cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_hex_5_4_s1_agent_rsp_fifo|mem[1][80]                                                     ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_hex_5_4_s1_agent_rsp_fifo|mem[1][75]                                                                                           ; Merged with cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_hex_5_4_s1_agent_rsp_fifo|mem[1][80]                                                     ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_hex_5_4_s1_agent_rsp_fifo|mem[1][74]                                                                                           ; Merged with cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_hex_5_4_s1_agent_rsp_fifo|mem[1][80]                                                     ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_hex_5_4_s1_agent_rsp_fifo|mem[1][78]                                                                                           ; Merged with cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_hex_5_4_s1_agent_rsp_fifo|mem[1][80]                                                     ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_hex_5_4_s1_agent_rsp_fifo|mem[1][68]                                                                                           ; Merged with cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_hex_5_4_s1_agent_rsp_fifo|mem[1][80]                                                     ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_hex_1_0_s1_agent_rsp_fifo|mem[1][76]                                                                                           ; Merged with cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_hex_1_0_s1_agent_rsp_fifo|mem[1][119]                                                    ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_hex_1_0_s1_agent_rsp_fifo|mem[1][79]                                                                                           ; Merged with cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_hex_1_0_s1_agent_rsp_fifo|mem[1][80]                                                     ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_hex_1_0_s1_agent_rsp_fifo|mem[1][77]                                                                                           ; Merged with cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_hex_1_0_s1_agent_rsp_fifo|mem[1][80]                                                     ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_hex_1_0_s1_agent_rsp_fifo|mem[1][68]                                                                                           ; Merged with cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_hex_1_0_s1_agent_rsp_fifo|mem[1][80]                                                     ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_hex_1_0_s1_agent_rsp_fifo|mem[1][74]                                                                                           ; Merged with cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_hex_1_0_s1_agent_rsp_fifo|mem[1][80]                                                     ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_hex_1_0_s1_agent_rsp_fifo|mem[1][78]                                                                                           ; Merged with cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_hex_1_0_s1_agent_rsp_fifo|mem[1][80]                                                     ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bld_id_s1_agent_rsp_fifo|mem[1][76]                                                                                                ; Merged with cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bld_id_s1_agent_rsp_fifo|mem[1][119]                                                         ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bld_id_s1_agent_rsp_fifo|mem[1][75]                                                                                                ; Merged with cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bld_id_s1_agent_rsp_fifo|mem[1][80]                                                          ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bld_id_s1_agent_rsp_fifo|mem[1][78]                                                                                                ; Merged with cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bld_id_s1_agent_rsp_fifo|mem[1][80]                                                          ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bld_id_s1_agent_rsp_fifo|mem[1][74]                                                                                                ; Merged with cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bld_id_s1_agent_rsp_fifo|mem[1][80]                                                          ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bld_id_s1_agent_rsp_fifo|mem[1][68]                                                                                                ; Merged with cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bld_id_s1_agent_rsp_fifo|mem[1][79]                                                          ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bld_id_s1_agent_rsp_fifo|mem[1][77]                                                                                                ; Merged with cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bld_id_s1_agent_rsp_fifo|mem[1][79]                                                          ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_sw_s1_agent_rsp_fifo|mem[1][76]                                                                                                ; Merged with cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_sw_s1_agent_rsp_fifo|mem[1][119]                                                         ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_sw_s1_agent_rsp_fifo|mem[1][68]                                                                                                ; Merged with cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_sw_s1_agent_rsp_fifo|mem[1][80]                                                          ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_sw_s1_agent_rsp_fifo|mem[1][77]                                                                                                ; Merged with cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_sw_s1_agent_rsp_fifo|mem[1][80]                                                          ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_sw_s1_agent_rsp_fifo|mem[1][74]                                                                                                ; Merged with cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_sw_s1_agent_rsp_fifo|mem[1][80]                                                          ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_sw_s1_agent_rsp_fifo|mem[1][75]                                                                                                ; Merged with cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_sw_s1_agent_rsp_fifo|mem[1][79]                                                          ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_sw_s1_agent_rsp_fifo|mem[1][78]                                                                                                ; Merged with cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_sw_s1_agent_rsp_fifo|mem[1][79]                                                          ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_agent_rsp_fifo|mem[1][76]                                                                                               ; Merged with cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_agent_rsp_fifo|mem[1][119]                                                        ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_agent_rsp_fifo|mem[1][75]                                                                                               ; Merged with cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_agent_rsp_fifo|mem[1][80]                                                         ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_agent_rsp_fifo|mem[1][74]                                                                                               ; Merged with cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_agent_rsp_fifo|mem[1][80]                                                         ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_agent_rsp_fifo|mem[1][79]                                                                                               ; Merged with cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_agent_rsp_fifo|mem[1][80]                                                         ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_agent_rsp_fifo|mem[1][78]                                                                                               ; Merged with cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_agent_rsp_fifo|mem[1][80]                                                         ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_agent_rsp_fifo|mem[1][68]                                                                                               ; Merged with cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_agent_rsp_fifo|mem[1][77]                                                         ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avl_uart_s0_agent_rsp_fifo|mem[1][76]                                                                                              ; Merged with cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avl_uart_s0_agent_rsp_fifo|mem[1][119]                                                       ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avl_uart_s0_agent_rsp_fifo|mem[1][75]                                                                                              ; Merged with cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avl_uart_s0_agent_rsp_fifo|mem[1][80]                                                        ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avl_uart_s0_agent_rsp_fifo|mem[1][77]                                                                                              ; Merged with cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avl_uart_s0_agent_rsp_fifo|mem[1][79]                                                        ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avl_uart_s0_agent_rsp_fifo|mem[1][78]                                                                                              ; Merged with cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avl_uart_s0_agent_rsp_fifo|mem[1][79]                                                        ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avl_uart_s0_agent_rsp_fifo|mem[1][68]                                                                                              ; Merged with cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avl_uart_s0_agent_rsp_fifo|mem[1][79]                                                        ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avl_uart_s0_agent_rsp_fifo|mem[1][74]                                                                                              ; Merged with cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avl_uart_s0_agent_rsp_fifo|mem[1][79]                                                        ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][97]                                                                                                 ; Merged with cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][99]                                                           ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][62]                                                                                                 ; Merged with cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][99]                                                           ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][72]                                                                                                 ; Merged with cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][99]                                                           ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][50]                                                                                                 ; Merged with cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][99]                                                           ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][80]                                                                                                 ; Merged with cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][99]                                                           ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][81]                                                                                                 ; Merged with cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][99]                                                           ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][60]                                                                                                 ; Merged with cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][99]                                                           ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][61]                                                                                                 ; Merged with cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][99]                                                           ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][59]                                                                                                 ; Merged with cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][99]                                                           ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][56]                                                                                                 ; Merged with cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][99]                                                           ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][82]                                                                                                 ; Merged with cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][99]                                                           ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][58]                                                                                                 ; Merged with cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][99]                                                           ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_agent_rsp_fifo|mem[1][116]                                                                                           ; Merged with cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_agent_rsp_fifo|mem[1][136]                                                     ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_agent_rsp_fifo|mem[1][114]                                                                                           ; Merged with cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_agent_rsp_fifo|mem[1][136]                                                     ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_agent_rsp_fifo|mem[1][112]                                                                                           ; Merged with cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_agent_rsp_fifo|mem[1][136]                                                     ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_agent_rsp_fifo|mem[1][115]                                                                                           ; Merged with cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_agent_rsp_fifo|mem[1][136]                                                     ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_agent_rsp_fifo|mem[1][134]                                                                                           ; Merged with cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_agent_rsp_fifo|mem[1][136]                                                     ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_agent_rsp_fifo|mem[1][104]                                                                                           ; Merged with cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_agent_rsp_fifo|mem[1][136]                                                     ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_agent_rsp_fifo|mem[1][111]                                                                                           ; Merged with cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_agent_rsp_fifo|mem[1][136]                                                     ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_agent_rsp_fifo|mem[1][110]                                                                                           ; Merged with cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_agent_rsp_fifo|mem[1][136]                                                     ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|i_addr[0..3,6..11]                                                                                                                                                               ; Merged with cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|i_addr[12]                                                                                                                                 ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_bld_id:bld_id|readdata[8,11,16,19,24,27]                                                                                                                                                     ; Merged with cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_bld_id:bld_id|readdata[28]                                                                                                                             ;
; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_hdu:i_pipe_hdu|hart_runctrl.hwbrkpt_dsbl                                                                                                           ; Merged with scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_hdu:i_pipe_hdu|hart_runctrl.fetch_src                                                                        ;
; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_hdu:i_pipe_hdu|hart_runctrl.pc_advmt_dsbl                                                                                                          ; Merged with scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_hdu:i_pipe_hdu|hart_runctrl.fetch_src                                                                        ;
; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_buf_qlfy_cell:i_core_rstn_buf_qlfy_cell|reset_n_lucky_ff                                                                                                    ; Merged with scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_buf_qlfy_cell:i_core_rstn_buf_qlfy_cell|reset_n_status_ff                                                             ;
; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_buf_qlfy_cell:i_sys_rstn_buf_qlfy_cell|reset_n_lucky_ff                                                                                                     ; Merged with scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_buf_qlfy_cell:i_sys_rstn_buf_qlfy_cell|reset_n_status_ff                                                              ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_hex_5_4_s1_agent_rsp_fifo|mem[1][79]                                                                                           ; Merged with cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_hex_5_4_s1_agent_rsp_fifo|mem[1][80]                                                     ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_hex_1_0_s1_agent_rsp_fifo|mem[1][75]                                                                                           ; Merged with cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_hex_1_0_s1_agent_rsp_fifo|mem[1][80]                                                     ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bld_id_s1_agent_rsp_fifo|mem[1][79]                                                                                                ; Merged with cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bld_id_s1_agent_rsp_fifo|mem[1][80]                                                          ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_sw_s1_agent_rsp_fifo|mem[1][79]                                                                                                ; Merged with cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_sw_s1_agent_rsp_fifo|mem[1][80]                                                          ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_agent_rsp_fifo|mem[1][77]                                                                                               ; Merged with cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_agent_rsp_fifo|mem[1][80]                                                         ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avl_uart_s0_agent_rsp_fifo|mem[1][79]                                                                                              ; Merged with cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avl_uart_s0_agent_rsp_fifo|mem[1][80]                                                        ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_agent_rsp_fifo|mem[1][135]                                                                                           ; Merged with cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_agent_rsp_fifo|mem[1][136]                                                     ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:bld_id_s1_translator|av_readdata_pre[8,11,16,19,24,27]                                                                    ; Merged with cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:bld_id_s1_translator|av_readdata_pre[28]                                            ;
; uart_top:i_uart|uart_regs:regs|msi_reset                                                                                                                                                                                           ; Lost fanout                                                                                                                                                                                              ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:avl_imem_m0_agent|hold_waitrequest                                                                                            ; Merged with cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:avl_dmem_m0_agent|hold_waitrequest                                                      ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:bld_id_s1_translator|waitrequest_reset_override                                                                           ; Merged with cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:avl_dmem_m0_agent|hold_waitrequest                                                      ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_ram_s1_translator|waitrequest_reset_override                                                                       ; Merged with cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:avl_dmem_m0_agent|hold_waitrequest                                                      ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_hex_1_0_s1_translator|waitrequest_reset_override                                                                      ; Merged with cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:avl_dmem_m0_agent|hold_waitrequest                                                      ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_hex_3_2_s1_translator|waitrequest_reset_override                                                                      ; Merged with cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:avl_dmem_m0_agent|hold_waitrequest                                                      ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_hex_5_4_s1_translator|waitrequest_reset_override                                                                      ; Merged with cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:avl_dmem_m0_agent|hold_waitrequest                                                      ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_led_s1_translator|waitrequest_reset_override                                                                          ; Merged with cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:avl_dmem_m0_agent|hold_waitrequest                                                      ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_sw_s1_translator|waitrequest_reset_override                                                                           ; Merged with cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:avl_dmem_m0_agent|hold_waitrequest                                                      ;
; uart_top:i_uart|uart_wb:wb_interface|wb_stb_is                                                                                                                                                                                     ; Merged with uart_top:i_uart|uart_wb:wb_interface|wb_cyc_is                                                                                                                                               ;
; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_buf_cell:i_dm_rstn_buf_cell|reset_n_status_ff                                                                                                               ; Merged with scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_buf_cell:i_dm_rstn_buf_cell|reset_n_ff                                                                                ;
; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_buf_cell:i_hdu_rstn_buf_cell|reset_n_status_ff                                                                                                              ; Merged with scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_buf_cell:i_hdu_rstn_buf_cell|reset_n_ff                                                                               ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[32..35,81..87,89,97,118]                       ; Merged with cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[116]     ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:avl_imem_m0_limiter|last_dest_id[3]                                                                                        ; Merged with cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:avl_imem_m0_limiter|last_channel[3]                                                  ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_agent_rsp_fifo|mem[0][110]                                                                                           ; Merged with cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_agent_rsp_fifo|mem[0][104]                                                     ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_agent_rsp_fifo|mem[0][111]                                                                                           ; Merged with cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_agent_rsp_fifo|mem[0][104]                                                     ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_agent_rsp_fifo|mem[0][112]                                                                                           ; Merged with cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_agent_rsp_fifo|mem[0][104]                                                     ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_agent_rsp_fifo|mem[0][114]                                                                                           ; Merged with cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_agent_rsp_fifo|mem[0][104]                                                     ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_agent_rsp_fifo|mem[0][115]                                                                                           ; Merged with cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_agent_rsp_fifo|mem[0][104]                                                     ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_agent_rsp_fifo|mem[0][116]                                                                                           ; Merged with cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_agent_rsp_fifo|mem[0][104]                                                     ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_agent_rsp_fifo|mem[0][134]                                                                                           ; Merged with cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_agent_rsp_fifo|mem[0][104]                                                     ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_agent_rsp_fifo|mem[0][135]                                                                                           ; Merged with cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_agent_rsp_fifo|mem[0][104]                                                     ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_agent_rsp_fifo|mem[0][136]                                                                                           ; Merged with cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_agent_rsp_fifo|mem[0][104]                                                     ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avl_uart_s0_agent_rsp_fifo|mem[0][74]                                                                                              ; Merged with cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avl_uart_s0_agent_rsp_fifo|mem[0][68]                                                        ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avl_uart_s0_agent_rsp_fifo|mem[0][75]                                                                                              ; Merged with cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avl_uart_s0_agent_rsp_fifo|mem[0][68]                                                        ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avl_uart_s0_agent_rsp_fifo|mem[0][77]                                                                                              ; Merged with cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avl_uart_s0_agent_rsp_fifo|mem[0][68]                                                        ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avl_uart_s0_agent_rsp_fifo|mem[0][78]                                                                                              ; Merged with cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avl_uart_s0_agent_rsp_fifo|mem[0][68]                                                        ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avl_uart_s0_agent_rsp_fifo|mem[0][79]                                                                                              ; Merged with cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avl_uart_s0_agent_rsp_fifo|mem[0][68]                                                        ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avl_uart_s0_agent_rsp_fifo|mem[0][80]                                                                                              ; Merged with cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avl_uart_s0_agent_rsp_fifo|mem[0][68]                                                        ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avl_uart_s0_agent_rsp_fifo|mem[0][76]                                                                                              ; Merged with cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avl_uart_s0_agent_rsp_fifo|mem[0][119]                                                       ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_agent_rsp_fifo|mem[0][74]                                                                                               ; Merged with cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_agent_rsp_fifo|mem[0][68]                                                         ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_agent_rsp_fifo|mem[0][75]                                                                                               ; Merged with cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_agent_rsp_fifo|mem[0][68]                                                         ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_agent_rsp_fifo|mem[0][77]                                                                                               ; Merged with cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_agent_rsp_fifo|mem[0][68]                                                         ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_agent_rsp_fifo|mem[0][78]                                                                                               ; Merged with cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_agent_rsp_fifo|mem[0][68]                                                         ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_agent_rsp_fifo|mem[0][79]                                                                                               ; Merged with cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_agent_rsp_fifo|mem[0][68]                                                         ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_agent_rsp_fifo|mem[0][80]                                                                                               ; Merged with cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_agent_rsp_fifo|mem[0][68]                                                         ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_agent_rsp_fifo|mem[0][76]                                                                                               ; Merged with cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_agent_rsp_fifo|mem[0][119]                                                        ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_sw_s1_agent_rsp_fifo|mem[0][74]                                                                                                ; Merged with cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_sw_s1_agent_rsp_fifo|mem[0][68]                                                          ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_sw_s1_agent_rsp_fifo|mem[0][75]                                                                                                ; Merged with cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_sw_s1_agent_rsp_fifo|mem[0][68]                                                          ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_sw_s1_agent_rsp_fifo|mem[0][77]                                                                                                ; Merged with cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_sw_s1_agent_rsp_fifo|mem[0][68]                                                          ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_sw_s1_agent_rsp_fifo|mem[0][78]                                                                                                ; Merged with cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_sw_s1_agent_rsp_fifo|mem[0][68]                                                          ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_sw_s1_agent_rsp_fifo|mem[0][79]                                                                                                ; Merged with cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_sw_s1_agent_rsp_fifo|mem[0][68]                                                          ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_sw_s1_agent_rsp_fifo|mem[0][80]                                                                                                ; Merged with cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_sw_s1_agent_rsp_fifo|mem[0][68]                                                          ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_sw_s1_agent_rsp_fifo|mem[0][76]                                                                                                ; Merged with cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_sw_s1_agent_rsp_fifo|mem[0][119]                                                         ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bld_id_s1_agent_rsp_fifo|mem[0][74]                                                                                                ; Merged with cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bld_id_s1_agent_rsp_fifo|mem[0][68]                                                          ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bld_id_s1_agent_rsp_fifo|mem[0][75]                                                                                                ; Merged with cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bld_id_s1_agent_rsp_fifo|mem[0][68]                                                          ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bld_id_s1_agent_rsp_fifo|mem[0][77]                                                                                                ; Merged with cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bld_id_s1_agent_rsp_fifo|mem[0][68]                                                          ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bld_id_s1_agent_rsp_fifo|mem[0][78]                                                                                                ; Merged with cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bld_id_s1_agent_rsp_fifo|mem[0][68]                                                          ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bld_id_s1_agent_rsp_fifo|mem[0][79]                                                                                                ; Merged with cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bld_id_s1_agent_rsp_fifo|mem[0][68]                                                          ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bld_id_s1_agent_rsp_fifo|mem[0][80]                                                                                                ; Merged with cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bld_id_s1_agent_rsp_fifo|mem[0][68]                                                          ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bld_id_s1_agent_rsp_fifo|mem[0][76]                                                                                                ; Merged with cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bld_id_s1_agent_rsp_fifo|mem[0][119]                                                         ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_hex_1_0_s1_agent_rsp_fifo|mem[0][74]                                                                                           ; Merged with cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_hex_1_0_s1_agent_rsp_fifo|mem[0][68]                                                     ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_hex_1_0_s1_agent_rsp_fifo|mem[0][75]                                                                                           ; Merged with cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_hex_1_0_s1_agent_rsp_fifo|mem[0][68]                                                     ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_hex_1_0_s1_agent_rsp_fifo|mem[0][77]                                                                                           ; Merged with cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_hex_1_0_s1_agent_rsp_fifo|mem[0][68]                                                     ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_hex_1_0_s1_agent_rsp_fifo|mem[0][78]                                                                                           ; Merged with cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_hex_1_0_s1_agent_rsp_fifo|mem[0][68]                                                     ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_hex_1_0_s1_agent_rsp_fifo|mem[0][79]                                                                                           ; Merged with cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_hex_1_0_s1_agent_rsp_fifo|mem[0][68]                                                     ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_hex_1_0_s1_agent_rsp_fifo|mem[0][80]                                                                                           ; Merged with cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_hex_1_0_s1_agent_rsp_fifo|mem[0][68]                                                     ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_hex_1_0_s1_agent_rsp_fifo|mem[0][76]                                                                                           ; Merged with cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_hex_1_0_s1_agent_rsp_fifo|mem[0][119]                                                    ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_hex_5_4_s1_agent_rsp_fifo|mem[0][74]                                                                                           ; Merged with cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_hex_5_4_s1_agent_rsp_fifo|mem[0][68]                                                     ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_hex_5_4_s1_agent_rsp_fifo|mem[0][75]                                                                                           ; Merged with cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_hex_5_4_s1_agent_rsp_fifo|mem[0][68]                                                     ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_hex_5_4_s1_agent_rsp_fifo|mem[0][77]                                                                                           ; Merged with cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_hex_5_4_s1_agent_rsp_fifo|mem[0][68]                                                     ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_hex_5_4_s1_agent_rsp_fifo|mem[0][78]                                                                                           ; Merged with cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_hex_5_4_s1_agent_rsp_fifo|mem[0][68]                                                     ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_hex_5_4_s1_agent_rsp_fifo|mem[0][79]                                                                                           ; Merged with cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_hex_5_4_s1_agent_rsp_fifo|mem[0][68]                                                     ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_hex_5_4_s1_agent_rsp_fifo|mem[0][80]                                                                                           ; Merged with cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_hex_5_4_s1_agent_rsp_fifo|mem[0][68]                                                     ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_hex_5_4_s1_agent_rsp_fifo|mem[0][76]                                                                                           ; Merged with cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_hex_5_4_s1_agent_rsp_fifo|mem[0][119]                                                    ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_hex_3_2_s1_agent_rsp_fifo|mem[0][74]                                                                                           ; Merged with cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_hex_3_2_s1_agent_rsp_fifo|mem[0][68]                                                     ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_hex_3_2_s1_agent_rsp_fifo|mem[0][75]                                                                                           ; Merged with cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_hex_3_2_s1_agent_rsp_fifo|mem[0][68]                                                     ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_hex_3_2_s1_agent_rsp_fifo|mem[0][77]                                                                                           ; Merged with cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_hex_3_2_s1_agent_rsp_fifo|mem[0][68]                                                     ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_hex_3_2_s1_agent_rsp_fifo|mem[0][78]                                                                                           ; Merged with cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_hex_3_2_s1_agent_rsp_fifo|mem[0][68]                                                     ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_hex_3_2_s1_agent_rsp_fifo|mem[0][79]                                                                                           ; Merged with cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_hex_3_2_s1_agent_rsp_fifo|mem[0][68]                                                     ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_hex_3_2_s1_agent_rsp_fifo|mem[0][80]                                                                                           ; Merged with cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_hex_3_2_s1_agent_rsp_fifo|mem[0][68]                                                     ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_hex_3_2_s1_agent_rsp_fifo|mem[0][76]                                                                                           ; Merged with cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_hex_3_2_s1_agent_rsp_fifo|mem[0][119]                                                    ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[114]                                       ; Merged with cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[113] ;
; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_dm:i_dm|abs_exec_instr_ff[1]                                                                                                                                                     ; Merged with scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_dm:i_dm|abs_exec_instr_ff[0]                                                                                                               ;
; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_dm:i_dm|abs_exec_instr_ff[6]                                                                                                                                                     ; Merged with scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_dm:i_dm|abs_exec_instr_ff[4]                                                                                                               ;
; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_dm:i_dm|abs_exec_instr_ff[3]                                                                                                                                                     ; Merged with scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_dm:i_dm|abs_exec_instr_ff[2]                                                                                                               ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[114]                                       ; Merged with cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[113] ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[81..87,89,118]                             ; Merged with cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[116] ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][56]                                                                                                 ; Merged with cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][50]                                                           ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][58]                                                                                                 ; Merged with cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][50]                                                           ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][59]                                                                                                 ; Merged with cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][50]                                                           ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][60]                                                                                                 ; Merged with cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][50]                                                           ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][61]                                                                                                 ; Merged with cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][50]                                                           ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][62]                                                                                                 ; Merged with cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][50]                                                           ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][72]                                                                                                 ; Merged with cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][50]                                                           ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][80]                                                                                                 ; Merged with cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][50]                                                           ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][81]                                                                                                 ; Merged with cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][50]                                                           ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][82]                                                                                                 ; Merged with cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][50]                                                           ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][97]                                                                                                 ; Merged with cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][50]                                                           ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][99]                                                                                                 ; Merged with cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][50]                                                           ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][64]                                                                                                 ; Merged with cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][63]                                                           ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][65]                                                                                                 ; Merged with cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][63]                                                           ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][66]                                                                                                 ; Merged with cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][63]                                                           ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][67]                                                                                                 ; Merged with cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][63]                                                           ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][68]                                                                                                 ; Merged with cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][63]                                                           ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][69]                                                                                                 ; Merged with cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][63]                                                           ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][98]                                                                                                 ; Merged with cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][63]                                                           ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[114]                                        ; Merged with cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[113]  ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[114]                                        ; Merged with cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[113]  ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][56]                                                                                                 ; Merged with cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][50]                                                           ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][58]                                                                                                 ; Merged with cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][50]                                                           ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][59]                                                                                                 ; Merged with cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][50]                                                           ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][60]                                                                                                 ; Merged with cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][50]                                                           ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][61]                                                                                                 ; Merged with cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][50]                                                           ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][62]                                                                                                 ; Merged with cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][50]                                                           ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][72]                                                                                                 ; Merged with cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][50]                                                           ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][80]                                                                                                 ; Merged with cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][50]                                                           ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][81]                                                                                                 ; Merged with cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][50]                                                           ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][82]                                                                                                 ; Merged with cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][50]                                                           ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][97]                                                                                                 ; Merged with cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][50]                                                           ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][99]                                                                                                 ; Merged with cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][50]                                                           ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][64]                                                                                                 ; Merged with cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][63]                                                           ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][65]                                                                                                 ; Merged with cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][63]                                                           ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][66]                                                                                                 ; Merged with cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][63]                                                           ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][67]                                                                                                 ; Merged with cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][63]                                                           ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][68]                                                                                                 ; Merged with cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][63]                                                           ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][69]                                                                                                 ; Merged with cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][63]                                                           ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][98]                                                                                                 ; Merged with cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][63]                                                           ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][56]                                                                                                 ; Merged with cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][50]                                                           ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][58]                                                                                                 ; Merged with cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][50]                                                           ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][59]                                                                                                 ; Merged with cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][50]                                                           ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][60]                                                                                                 ; Merged with cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][50]                                                           ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][61]                                                                                                 ; Merged with cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][50]                                                           ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][62]                                                                                                 ; Merged with cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][50]                                                           ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][72]                                                                                                 ; Merged with cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][50]                                                           ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][80]                                                                                                 ; Merged with cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][50]                                                           ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][81]                                                                                                 ; Merged with cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][50]                                                           ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][82]                                                                                                 ; Merged with cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][50]                                                           ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][97]                                                                                                 ; Merged with cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][50]                                                           ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][99]                                                                                                 ; Merged with cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][50]                                                           ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][64]                                                                                                 ; Merged with cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][63]                                                           ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][65]                                                                                                 ; Merged with cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][63]                                                           ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][66]                                                                                                 ; Merged with cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][63]                                                           ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][67]                                                                                                 ; Merged with cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][63]                                                           ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][68]                                                                                                 ; Merged with cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][63]                                                           ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][69]                                                                                                 ; Merged with cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][63]                                                           ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][98]                                                                                                 ; Merged with cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][63]                                                           ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][56]                                                                                                 ; Merged with cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][50]                                                           ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][58]                                                                                                 ; Merged with cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][50]                                                           ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][59]                                                                                                 ; Merged with cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][50]                                                           ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][60]                                                                                                 ; Merged with cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][50]                                                           ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][61]                                                                                                 ; Merged with cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][50]                                                           ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][62]                                                                                                 ; Merged with cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][50]                                                           ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][72]                                                                                                 ; Merged with cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][50]                                                           ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][80]                                                                                                 ; Merged with cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][50]                                                           ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][81]                                                                                                 ; Merged with cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][50]                                                           ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][82]                                                                                                 ; Merged with cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][50]                                                           ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][97]                                                                                                 ; Merged with cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][50]                                                           ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][99]                                                                                                 ; Merged with cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][50]                                                           ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][64]                                                                                                 ; Merged with cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][63]                                                           ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][65]                                                                                                 ; Merged with cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][63]                                                           ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][66]                                                                                                 ; Merged with cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][63]                                                           ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][67]                                                                                                 ; Merged with cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][63]                                                           ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][68]                                                                                                 ; Merged with cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][63]                                                           ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][69]                                                                                                 ; Merged with cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][63]                                                           ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][98]                                                                                                 ; Merged with cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][63]                                                           ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][56]                                                                                                 ; Merged with cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][50]                                                           ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][58]                                                                                                 ; Merged with cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][50]                                                           ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][59]                                                                                                 ; Merged with cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][50]                                                           ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][60]                                                                                                 ; Merged with cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][50]                                                           ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][61]                                                                                                 ; Merged with cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][50]                                                           ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][62]                                                                                                 ; Merged with cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][50]                                                           ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][72]                                                                                                 ; Merged with cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][50]                                                           ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][80]                                                                                                 ; Merged with cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][50]                                                           ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][81]                                                                                                 ; Merged with cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][50]                                                           ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][82]                                                                                                 ; Merged with cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][50]                                                           ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][97]                                                                                                 ; Merged with cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][50]                                                           ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][99]                                                                                                 ; Merged with cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][50]                                                           ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][64]                                                                                                 ; Merged with cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][63]                                                           ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][65]                                                                                                 ; Merged with cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][63]                                                           ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][66]                                                                                                 ; Merged with cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][63]                                                           ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][67]                                                                                                 ; Merged with cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][63]                                                           ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][68]                                                                                                 ; Merged with cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][63]                                                           ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][69]                                                                                                 ; Merged with cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][63]                                                           ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][98]                                                                                                 ; Merged with cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][63]                                                           ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][56]                                                                                                 ; Merged with cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][50]                                                           ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][58]                                                                                                 ; Merged with cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][50]                                                           ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][59]                                                                                                 ; Merged with cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][50]                                                           ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][60]                                                                                                 ; Merged with cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][50]                                                           ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][61]                                                                                                 ; Merged with cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][50]                                                           ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][62]                                                                                                 ; Merged with cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][50]                                                           ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][72]                                                                                                 ; Merged with cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][50]                                                           ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][80]                                                                                                 ; Merged with cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][50]                                                           ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][81]                                                                                                 ; Merged with cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][50]                                                           ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][82]                                                                                                 ; Merged with cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][50]                                                           ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][97]                                                                                                 ; Merged with cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][50]                                                           ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][99]                                                                                                 ; Merged with cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][50]                                                           ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][64]                                                                                                 ; Merged with cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][63]                                                           ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][65]                                                                                                 ; Merged with cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][63]                                                           ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][66]                                                                                                 ; Merged with cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][63]                                                           ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][67]                                                                                                 ; Merged with cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][63]                                                           ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][68]                                                                                                 ; Merged with cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][63]                                                           ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][69]                                                                                                 ; Merged with cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][63]                                                           ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][98]                                                                                                 ; Merged with cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][63]                                                           ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][56]                                                                                                 ; Merged with cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][50]                                                           ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][58]                                                                                                 ; Merged with cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][50]                                                           ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][59]                                                                                                 ; Merged with cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][50]                                                           ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][60]                                                                                                 ; Merged with cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][50]                                                           ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][61]                                                                                                 ; Merged with cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][50]                                                           ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][62]                                                                                                 ; Merged with cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][50]                                                           ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][72]                                                                                                 ; Merged with cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][50]                                                           ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][80]                                                                                                 ; Merged with cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][50]                                                           ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][81]                                                                                                 ; Merged with cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][50]                                                           ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][82]                                                                                                 ; Merged with cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][50]                                                           ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][97]                                                                                                 ; Merged with cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][50]                                                           ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][99]                                                                                                 ; Merged with cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][50]                                                           ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][64]                                                                                                 ; Merged with cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][63]                                                           ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][65]                                                                                                 ; Merged with cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][63]                                                           ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][66]                                                                                                 ; Merged with cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][63]                                                           ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][67]                                                                                                 ; Merged with cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][63]                                                           ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][68]                                                                                                 ; Merged with cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][63]                                                           ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][69]                                                                                                 ; Merged with cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][63]                                                           ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][98]                                                                                                 ; Merged with cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][63]                                                           ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][64]                                                                                                 ; Merged with cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][63]                                                           ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][65]                                                                                                 ; Merged with cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][63]                                                           ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][66]                                                                                                 ; Merged with cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][63]                                                           ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][67]                                                                                                 ; Merged with cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][63]                                                           ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][68]                                                                                                 ; Merged with cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][63]                                                           ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][69]                                                                                                 ; Merged with cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][63]                                                           ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][98]                                                                                                 ; Merged with cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][63]                                                           ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|response_status_reg[1]                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|cy10lp_qsys_mm_interconnect_0_cmd_mux:cmd_mux_002|prev_request[0,1]                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|cy10lp_qsys_mm_interconnect_0_cmd_mux:cmd_mux_001|prev_request[0,1]                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|cy10lp_qsys_mm_interconnect_0_cmd_mux:cmd_mux|prev_request[0,1]                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_hex_3_2_s1_agent_rsp_fifo|mem[1][80]                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_hex_5_4_s1_agent_rsp_fifo|mem[1][80]                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_hex_1_0_s1_agent_rsp_fifo|mem[1][80]                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bld_id_s1_agent_rsp_fifo|mem[1][80]                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_sw_s1_agent_rsp_fifo|mem[1][80]                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_agent_rsp_fifo|mem[1][80]                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avl_uart_s0_agent_rsp_fifo|mem[1][80]                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][99]                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_agent_rsp_fifo|mem[1][136]                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; uart_top:i_uart|uart_regs:regs|ms_int_pnd                                                                                                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[113]                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[113]                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[113]                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[113]                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_hex_3_2_s1_agent_rsp_fifo|mem[0][68]                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_hex_3_2_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_hex_3_2_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..7]                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_hex_5_4_s1_agent_rsp_fifo|mem[0][68]                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_hex_5_4_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_hex_5_4_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..7]                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_hex_1_0_s1_agent_rsp_fifo|mem[0][68]                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_hex_1_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_hex_1_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..7]                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bld_id_s1_agent_rsp_fifo|mem[0][68]                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:bld_id_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:bld_id_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..7]                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_sw_s1_agent_rsp_fifo|mem[0][68]                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_sw_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_sw_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..7]                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_agent_rsp_fifo|mem[0][68]                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_led_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_led_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..7]                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avl_uart_s0_agent_rsp_fifo|mem[0][68]                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:avl_uart_s0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:avl_uart_s0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..7]                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][50]                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_agent_rsp_fifo|mem[0][104]                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_ram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_ram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..7]                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][50]                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][50]                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][50]                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][50]                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][50]                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][50]                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..7]                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_dm:i_dm|abs_exec_instr_ff[2]                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:default_slave_axi_error_if_agent|previous_response[0,1]                                                                       ; Lost fanout                                                                                                                                                                                              ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:default_slave_axi_error_if_agent|write_rsp_fifo_sop                                                                           ; Lost fanout                                                                                                                                                                                              ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][63]                                                                                                 ; Merged with cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][70]                                                           ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][57]                                                                                                 ; Lost fanout                                                                                                                                                                                              ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_agent_rsp_fifo|mem[1][113]                                                                                           ; Lost fanout                                                                                                                                                                                              ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][71]                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][71]                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][71]                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][71]                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][71]                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][71]                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][71]                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][71]                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_dm:i_dm|abs_exec_instr_ff[0]                                                                                                                                                     ; Stuck at VCC due to stuck port data_in                                                                                                                                                                   ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:default_slave_axi_error_if_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[0][70]                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; cy10lp_qsys:i_cy10lp_qsys|altera_avalon_mm_bridge:avl_imem|rsp_response[0]                                                                                                                                                         ; Merged with cy10lp_qsys:i_cy10lp_qsys|altera_avalon_mm_bridge:avl_imem|rsp_response[1]                                                                                                                   ;
; cy10lp_qsys:i_cy10lp_qsys|altera_avalon_mm_bridge:avl_dmem|rsp_response[0]                                                                                                                                                         ; Merged with cy10lp_qsys:i_cy10lp_qsys|altera_avalon_mm_bridge:avl_dmem|rsp_response[1]                                                                                                                   ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][63]                                                                                                 ; Merged with cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][70]                                                           ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][63]                                                                                                 ; Merged with cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][70]                                                           ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][63]                                                                                                 ; Merged with cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][70]                                                           ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][63]                                                                                                 ; Merged with cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][70]                                                           ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][63]                                                                                                 ; Merged with cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][70]                                                           ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][63]                                                                                                 ; Merged with cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][70]                                                           ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][63]                                                                                                 ; Merged with cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][70]                                                           ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|m_next~9                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                              ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|m_next~10                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                              ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|m_next~13                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                              ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|m_next~14                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                              ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|m_next~16                                                                                                                                                                        ; Lost fanout                                                                                                                                                                                              ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|i_next~4                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                              ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|i_next~5                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                              ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|i_next~6                                                                                                                                                                         ; Lost fanout                                                                                                                                                                                              ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|i_state~14                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                              ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|i_state~15                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                              ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|i_state~16                                                                                                                                                                       ; Lost fanout                                                                                                                                                                                              ;
; cy10lp_qsys:i_cy10lp_qsys|altera_error_response_slave:default_slave|altera_error_response_slave_resp_logic:read_channel_resp|state~4                                                                                               ; Lost fanout                                                                                                                                                                                              ;
; cy10lp_qsys:i_cy10lp_qsys|altera_error_response_slave:default_slave|altera_error_response_slave_resp_logic:read_channel_resp|state~5                                                                                               ; Lost fanout                                                                                                                                                                                              ;
; cy10lp_qsys:i_cy10lp_qsys|altera_error_response_slave:default_slave|altera_error_response_slave_resp_logic:write_channel_resp|state~4                                                                                              ; Lost fanout                                                                                                                                                                                              ;
; cy10lp_qsys:i_cy10lp_qsys|altera_error_response_slave:default_slave|altera_error_response_slave_resp_logic:write_channel_resp|state~5                                                                                              ; Lost fanout                                                                                                                                                                                              ;
; ahb_avalon_bridge:i_ahb_dmem|state~4                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                              ;
; ahb_avalon_bridge:i_ahb_dmem|state~5                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                              ;
; ahb_avalon_bridge:i_ahb_imem|state~4                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                              ;
; ahb_avalon_bridge:i_ahb_imem|state~5                                                                                                                                                                                               ; Lost fanout                                                                                                                                                                                              ;
; uart_top:i_uart|uart_wb:wb_interface|wbstate~8                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                              ;
; uart_top:i_uart|uart_wb:wb_interface|wbstate~9                                                                                                                                                                                     ; Lost fanout                                                                                                                                                                                              ;
; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_dm:i_dm|dhi_fsm_ff~4                                                                                                                                                             ; Lost fanout                                                                                                                                                                                              ;
; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_dm:i_dm|dhi_fsm_ff~5                                                                                                                                                             ; Lost fanout                                                                                                                                                                                              ;
; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_dm:i_dm|dhi_fsm_ff~6                                                                                                                                                             ; Lost fanout                                                                                                                                                                                              ;
; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_dm:i_dm|abs_fsm_ff~2                                                                                                                                                             ; Lost fanout                                                                                                                                                                                              ;
; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_dm:i_dm|abs_fsm_ff~3                                                                                                                                                             ; Lost fanout                                                                                                                                                                                              ;
; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_dm:i_dm|abs_fsm_ff~4                                                                                                                                                             ; Lost fanout                                                                                                                                                                                              ;
; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_dm:i_dm|abs_fsm_ff~5                                                                                                                                                             ; Lost fanout                                                                                                                                                                                              ;
; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|tap_state_reg~4                                                                                                                                                      ; Lost fanout                                                                                                                                                                                              ;
; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|tap_state_reg~5                                                                                                                                                      ; Lost fanout                                                                                                                                                                                              ;
; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|tap_state_reg~6                                                                                                                                                      ; Lost fanout                                                                                                                                                                                              ;
; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|tap_state_reg~7                                                                                                                                                      ; Lost fanout                                                                                                                                                                                              ;
; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_hdu:i_pipe_hdu|pbuf_state~7                                                                                                                        ; Lost fanout                                                                                                                                                                                              ;
; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_hdu:i_pipe_hdu|pbuf_state~8                                                                                                                        ; Lost fanout                                                                                                                                                                                              ;
; uart_top:i_uart|uart_wb:wb_interface|wbstate.11                                                                                                                                                                                    ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; cy10lp_qsys:i_cy10lp_qsys|altera_error_response_slave:default_slave|altera_error_response_slave_resp_logic:write_channel_resp|state.S_RESP                                                                                         ; Merged with cy10lp_qsys:i_cy10lp_qsys|altera_error_response_slave:default_slave|altera_error_response_slave_resp_logic:write_channel_resp|o_valid                                                        ;
; cy10lp_qsys:i_cy10lp_qsys|altera_error_response_slave:default_slave|altera_error_response_slave_resp_logic:read_channel_resp|state.S_RESP                                                                                          ; Merged with cy10lp_qsys:i_cy10lp_qsys|altera_error_response_slave:default_slave|altera_error_response_slave_resp_logic:read_channel_resp|o_valid                                                         ;
; ahb_avalon_bridge:i_ahb_imem|state.WRITE                                                                                                                                                                                           ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; scr1_top_ahb:i_scr1|scr1_dmem_router:i_dmem_router|port_sel_r.SCR1_SEL_PORT1                                                                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; cy10lp_qsys:i_cy10lp_qsys|altera_avalon_mm_bridge:avl_imem|wr_reg_write                                                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; cy10lp_qsys:i_cy10lp_qsys|altera_error_response_slave:default_slave|altera_error_response_slave_resp_logic:read_channel_resp|state.S_WADDR                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; cy10lp_qsys:i_cy10lp_qsys|altera_avalon_mm_bridge:avl_imem|cmd_write                                                                                                                                                               ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:avl_imem_m0_limiter|was_write                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[70]                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[70]                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:avl_imem_m0_limiter|last_channel[0]                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; cy10lp_qsys:i_cy10lp_qsys|altera_error_response_slave:default_slave|altera_error_response_slave_resp_logic:write_channel_resp|o_id[1]                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                   ;
; uart_top:i_uart|uart_wb:wb_interface|wbstate.01                                                                                                                                                                                    ; Merged with uart_top:i_uart|uart_wb:wb_interface|wb_ack_o                                                                                                                                                ;
; scr1_top_ahb:i_scr1|scr1_dmem_router:i_dmem_router|port_sel_r.SCR1_SEL_PORT0                                                                                                                                                       ; Merged with scr1_top_ahb:i_scr1|scr1_dmem_router:i_dmem_router|port_sel_r.SCR1_SEL_PORT2                                                                                                                 ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[67]                                            ; Lost fanout                                                                                                                                                                                              ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[67]                                        ; Lost fanout                                                                                                                                                                                              ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]                                            ; Lost fanout                                                                                                                                                                                              ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66]                                        ; Lost fanout                                                                                                                                                                                              ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                            ; Lost fanout                                                                                                                                                                                              ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65]                                        ; Lost fanout                                                                                                                                                                                              ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64]                                            ; Lost fanout                                                                                                                                                                                              ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64]                                        ; Lost fanout                                                                                                                                                                                              ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[63]                                            ; Lost fanout                                                                                                                                                                                              ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[63]                                        ; Lost fanout                                                                                                                                                                                              ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[62]                                            ; Lost fanout                                                                                                                                                                                              ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[62]                                        ; Lost fanout                                                                                                                                                                                              ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][49]                                                                                                 ; Lost fanout                                                                                                                                                                                              ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][48]                                                                                                 ; Lost fanout                                                                                                                                                                                              ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][47]                                                                                                 ; Lost fanout                                                                                                                                                                                              ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][46]                                                                                                 ; Lost fanout                                                                                                                                                                                              ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][45]                                                                                                 ; Lost fanout                                                                                                                                                                                              ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][44]                                                                                                 ; Lost fanout                                                                                                                                                                                              ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][43]                                                                                                 ; Lost fanout                                                                                                                                                                                              ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][42]                                                                                                 ; Lost fanout                                                                                                                                                                                              ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][41]                                                                                                 ; Lost fanout                                                                                                                                                                                              ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][40]                                                                                                 ; Lost fanout                                                                                                                                                                                              ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][39]                                                                                                 ; Lost fanout                                                                                                                                                                                              ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][38]                                                                                                 ; Lost fanout                                                                                                                                                                                              ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][37]                                                                                                 ; Lost fanout                                                                                                                                                                                              ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][36]                                                                                                 ; Lost fanout                                                                                                                                                                                              ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][35]                                                                                                 ; Lost fanout                                                                                                                                                                                              ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][34]                                                                                                 ; Lost fanout                                                                                                                                                                                              ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][33]                                                                                                 ; Lost fanout                                                                                                                                                                                              ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][32]                                                                                                 ; Lost fanout                                                                                                                                                                                              ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][31]                                                                                                 ; Lost fanout                                                                                                                                                                                              ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][30]                                                                                                 ; Lost fanout                                                                                                                                                                                              ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][29]                                                                                                 ; Lost fanout                                                                                                                                                                                              ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][28]                                                                                                 ; Lost fanout                                                                                                                                                                                              ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][27]                                                                                                 ; Lost fanout                                                                                                                                                                                              ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][26]                                                                                                 ; Lost fanout                                                                                                                                                                                              ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][25]                                                                                                 ; Lost fanout                                                                                                                                                                                              ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][24]                                                                                                 ; Lost fanout                                                                                                                                                                                              ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][23]                                                                                                 ; Lost fanout                                                                                                                                                                                              ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][22]                                                                                                 ; Lost fanout                                                                                                                                                                                              ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][21]                                                                                                 ; Lost fanout                                                                                                                                                                                              ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][20]                                                                                                 ; Lost fanout                                                                                                                                                                                              ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[67]                                             ; Lost fanout                                                                                                                                                                                              ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[67]                                         ; Lost fanout                                                                                                                                                                                              ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[66]                                             ; Lost fanout                                                                                                                                                                                              ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[66]                                         ; Lost fanout                                                                                                                                                                                              ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[65]                                             ; Lost fanout                                                                                                                                                                                              ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[65]                                         ; Lost fanout                                                                                                                                                                                              ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[64]                                             ; Lost fanout                                                                                                                                                                                              ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[64]                                         ; Lost fanout                                                                                                                                                                                              ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[63]                                             ; Lost fanout                                                                                                                                                                                              ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[63]                                         ; Lost fanout                                                                                                                                                                                              ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[62]                                             ; Lost fanout                                                                                                                                                                                              ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[62]                                         ; Lost fanout                                                                                                                                                                                              ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][49]                                                                                                 ; Lost fanout                                                                                                                                                                                              ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][48]                                                                                                 ; Lost fanout                                                                                                                                                                                              ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][47]                                                                                                 ; Lost fanout                                                                                                                                                                                              ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][46]                                                                                                 ; Lost fanout                                                                                                                                                                                              ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][45]                                                                                                 ; Lost fanout                                                                                                                                                                                              ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][44]                                                                                                 ; Lost fanout                                                                                                                                                                                              ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][43]                                                                                                 ; Lost fanout                                                                                                                                                                                              ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][42]                                                                                                 ; Lost fanout                                                                                                                                                                                              ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][41]                                                                                                 ; Lost fanout                                                                                                                                                                                              ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][40]                                                                                                 ; Lost fanout                                                                                                                                                                                              ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][39]                                                                                                 ; Lost fanout                                                                                                                                                                                              ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][38]                                                                                                 ; Lost fanout                                                                                                                                                                                              ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][37]                                                                                                 ; Lost fanout                                                                                                                                                                                              ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][36]                                                                                                 ; Lost fanout                                                                                                                                                                                              ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][35]                                                                                                 ; Lost fanout                                                                                                                                                                                              ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][34]                                                                                                 ; Lost fanout                                                                                                                                                                                              ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][33]                                                                                                 ; Lost fanout                                                                                                                                                                                              ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][32]                                                                                                 ; Lost fanout                                                                                                                                                                                              ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][31]                                                                                                 ; Lost fanout                                                                                                                                                                                              ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][30]                                                                                                 ; Lost fanout                                                                                                                                                                                              ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][29]                                                                                                 ; Lost fanout                                                                                                                                                                                              ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][28]                                                                                                 ; Lost fanout                                                                                                                                                                                              ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][27]                                                                                                 ; Lost fanout                                                                                                                                                                                              ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][26]                                                                                                 ; Lost fanout                                                                                                                                                                                              ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][25]                                                                                                 ; Lost fanout                                                                                                                                                                                              ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][24]                                                                                                 ; Lost fanout                                                                                                                                                                                              ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][23]                                                                                                 ; Lost fanout                                                                                                                                                                                              ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][22]                                                                                                 ; Lost fanout                                                                                                                                                                                              ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][21]                                                                                                 ; Lost fanout                                                                                                                                                                                              ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][20]                                                                                                 ; Lost fanout                                                                                                                                                                                              ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][49]                                                                                                 ; Lost fanout                                                                                                                                                                                              ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][48]                                                                                                 ; Lost fanout                                                                                                                                                                                              ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][47]                                                                                                 ; Lost fanout                                                                                                                                                                                              ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][46]                                                                                                 ; Lost fanout                                                                                                                                                                                              ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][45]                                                                                                 ; Lost fanout                                                                                                                                                                                              ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][44]                                                                                                 ; Lost fanout                                                                                                                                                                                              ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][43]                                                                                                 ; Lost fanout                                                                                                                                                                                              ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][42]                                                                                                 ; Lost fanout                                                                                                                                                                                              ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][41]                                                                                                 ; Lost fanout                                                                                                                                                                                              ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][40]                                                                                                 ; Lost fanout                                                                                                                                                                                              ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][39]                                                                                                 ; Lost fanout                                                                                                                                                                                              ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][38]                                                                                                 ; Lost fanout                                                                                                                                                                                              ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][37]                                                                                                 ; Lost fanout                                                                                                                                                                                              ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][36]                                                                                                 ; Lost fanout                                                                                                                                                                                              ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][35]                                                                                                 ; Lost fanout                                                                                                                                                                                              ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][34]                                                                                                 ; Lost fanout                                                                                                                                                                                              ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][33]                                                                                                 ; Lost fanout                                                                                                                                                                                              ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][32]                                                                                                 ; Lost fanout                                                                                                                                                                                              ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][31]                                                                                                 ; Lost fanout                                                                                                                                                                                              ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][30]                                                                                                 ; Lost fanout                                                                                                                                                                                              ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][29]                                                                                                 ; Lost fanout                                                                                                                                                                                              ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][28]                                                                                                 ; Lost fanout                                                                                                                                                                                              ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][27]                                                                                                 ; Lost fanout                                                                                                                                                                                              ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][26]                                                                                                 ; Lost fanout                                                                                                                                                                                              ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][25]                                                                                                 ; Lost fanout                                                                                                                                                                                              ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][24]                                                                                                 ; Lost fanout                                                                                                                                                                                              ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][23]                                                                                                 ; Lost fanout                                                                                                                                                                                              ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][22]                                                                                                 ; Lost fanout                                                                                                                                                                                              ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][21]                                                                                                 ; Lost fanout                                                                                                                                                                                              ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][20]                                                                                                 ; Lost fanout                                                                                                                                                                                              ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][49]                                                                                                 ; Lost fanout                                                                                                                                                                                              ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][48]                                                                                                 ; Lost fanout                                                                                                                                                                                              ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][47]                                                                                                 ; Lost fanout                                                                                                                                                                                              ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][46]                                                                                                 ; Lost fanout                                                                                                                                                                                              ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][45]                                                                                                 ; Lost fanout                                                                                                                                                                                              ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][44]                                                                                                 ; Lost fanout                                                                                                                                                                                              ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][43]                                                                                                 ; Lost fanout                                                                                                                                                                                              ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][42]                                                                                                 ; Lost fanout                                                                                                                                                                                              ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][41]                                                                                                 ; Lost fanout                                                                                                                                                                                              ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][40]                                                                                                 ; Lost fanout                                                                                                                                                                                              ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][39]                                                                                                 ; Lost fanout                                                                                                                                                                                              ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][38]                                                                                                 ; Lost fanout                                                                                                                                                                                              ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][37]                                                                                                 ; Lost fanout                                                                                                                                                                                              ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][36]                                                                                                 ; Lost fanout                                                                                                                                                                                              ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][35]                                                                                                 ; Lost fanout                                                                                                                                                                                              ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][34]                                                                                                 ; Lost fanout                                                                                                                                                                                              ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][33]                                                                                                 ; Lost fanout                                                                                                                                                                                              ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][32]                                                                                                 ; Lost fanout                                                                                                                                                                                              ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][31]                                                                                                 ; Lost fanout                                                                                                                                                                                              ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][30]                                                                                                 ; Lost fanout                                                                                                                                                                                              ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][29]                                                                                                 ; Lost fanout                                                                                                                                                                                              ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][28]                                                                                                 ; Lost fanout                                                                                                                                                                                              ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][27]                                                                                                 ; Lost fanout                                                                                                                                                                                              ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][26]                                                                                                 ; Lost fanout                                                                                                                                                                                              ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][25]                                                                                                 ; Lost fanout                                                                                                                                                                                              ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][24]                                                                                                 ; Lost fanout                                                                                                                                                                                              ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][23]                                                                                                 ; Lost fanout                                                                                                                                                                                              ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][22]                                                                                                 ; Lost fanout                                                                                                                                                                                              ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][21]                                                                                                 ; Lost fanout                                                                                                                                                                                              ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][20]                                                                                                 ; Lost fanout                                                                                                                                                                                              ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][49]                                                                                                 ; Lost fanout                                                                                                                                                                                              ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][48]                                                                                                 ; Lost fanout                                                                                                                                                                                              ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][47]                                                                                                 ; Lost fanout                                                                                                                                                                                              ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][46]                                                                                                 ; Lost fanout                                                                                                                                                                                              ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][45]                                                                                                 ; Lost fanout                                                                                                                                                                                              ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][44]                                                                                                 ; Lost fanout                                                                                                                                                                                              ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][43]                                                                                                 ; Lost fanout                                                                                                                                                                                              ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][42]                                                                                                 ; Lost fanout                                                                                                                                                                                              ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][41]                                                                                                 ; Lost fanout                                                                                                                                                                                              ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][40]                                                                                                 ; Lost fanout                                                                                                                                                                                              ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][39]                                                                                                 ; Lost fanout                                                                                                                                                                                              ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][38]                                                                                                 ; Lost fanout                                                                                                                                                                                              ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][37]                                                                                                 ; Lost fanout                                                                                                                                                                                              ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][36]                                                                                                 ; Lost fanout                                                                                                                                                                                              ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][35]                                                                                                 ; Lost fanout                                                                                                                                                                                              ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][34]                                                                                                 ; Lost fanout                                                                                                                                                                                              ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][33]                                                                                                 ; Lost fanout                                                                                                                                                                                              ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][32]                                                                                                 ; Lost fanout                                                                                                                                                                                              ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][31]                                                                                                 ; Lost fanout                                                                                                                                                                                              ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][30]                                                                                                 ; Lost fanout                                                                                                                                                                                              ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][29]                                                                                                 ; Lost fanout                                                                                                                                                                                              ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][28]                                                                                                 ; Lost fanout                                                                                                                                                                                              ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][27]                                                                                                 ; Lost fanout                                                                                                                                                                                              ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][26]                                                                                                 ; Lost fanout                                                                                                                                                                                              ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][25]                                                                                                 ; Lost fanout                                                                                                                                                                                              ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][24]                                                                                                 ; Lost fanout                                                                                                                                                                                              ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][23]                                                                                                 ; Lost fanout                                                                                                                                                                                              ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][22]                                                                                                 ; Lost fanout                                                                                                                                                                                              ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][21]                                                                                                 ; Lost fanout                                                                                                                                                                                              ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][20]                                                                                                 ; Lost fanout                                                                                                                                                                                              ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][49]                                                                                                 ; Lost fanout                                                                                                                                                                                              ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][48]                                                                                                 ; Lost fanout                                                                                                                                                                                              ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][47]                                                                                                 ; Lost fanout                                                                                                                                                                                              ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][46]                                                                                                 ; Lost fanout                                                                                                                                                                                              ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][45]                                                                                                 ; Lost fanout                                                                                                                                                                                              ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][44]                                                                                                 ; Lost fanout                                                                                                                                                                                              ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][43]                                                                                                 ; Lost fanout                                                                                                                                                                                              ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][42]                                                                                                 ; Lost fanout                                                                                                                                                                                              ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][41]                                                                                                 ; Lost fanout                                                                                                                                                                                              ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][40]                                                                                                 ; Lost fanout                                                                                                                                                                                              ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][39]                                                                                                 ; Lost fanout                                                                                                                                                                                              ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][38]                                                                                                 ; Lost fanout                                                                                                                                                                                              ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][37]                                                                                                 ; Lost fanout                                                                                                                                                                                              ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][36]                                                                                                 ; Lost fanout                                                                                                                                                                                              ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][35]                                                                                                 ; Lost fanout                                                                                                                                                                                              ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][34]                                                                                                 ; Lost fanout                                                                                                                                                                                              ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][33]                                                                                                 ; Lost fanout                                                                                                                                                                                              ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][32]                                                                                                 ; Lost fanout                                                                                                                                                                                              ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][31]                                                                                                 ; Lost fanout                                                                                                                                                                                              ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][30]                                                                                                 ; Lost fanout                                                                                                                                                                                              ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][29]                                                                                                 ; Lost fanout                                                                                                                                                                                              ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][28]                                                                                                 ; Lost fanout                                                                                                                                                                                              ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][27]                                                                                                 ; Lost fanout                                                                                                                                                                                              ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][26]                                                                                                 ; Lost fanout                                                                                                                                                                                              ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][25]                                                                                                 ; Lost fanout                                                                                                                                                                                              ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][24]                                                                                                 ; Lost fanout                                                                                                                                                                                              ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][23]                                                                                                 ; Lost fanout                                                                                                                                                                                              ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][22]                                                                                                 ; Lost fanout                                                                                                                                                                                              ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][21]                                                                                                 ; Lost fanout                                                                                                                                                                                              ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][20]                                                                                                 ; Lost fanout                                                                                                                                                                                              ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][49]                                                                                                 ; Lost fanout                                                                                                                                                                                              ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][48]                                                                                                 ; Lost fanout                                                                                                                                                                                              ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][47]                                                                                                 ; Lost fanout                                                                                                                                                                                              ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][46]                                                                                                 ; Lost fanout                                                                                                                                                                                              ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][45]                                                                                                 ; Lost fanout                                                                                                                                                                                              ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][44]                                                                                                 ; Lost fanout                                                                                                                                                                                              ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][43]                                                                                                 ; Lost fanout                                                                                                                                                                                              ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][42]                                                                                                 ; Lost fanout                                                                                                                                                                                              ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][41]                                                                                                 ; Lost fanout                                                                                                                                                                                              ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][40]                                                                                                 ; Lost fanout                                                                                                                                                                                              ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][39]                                                                                                 ; Lost fanout                                                                                                                                                                                              ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][38]                                                                                                 ; Lost fanout                                                                                                                                                                                              ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][37]                                                                                                 ; Lost fanout                                                                                                                                                                                              ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][36]                                                                                                 ; Lost fanout                                                                                                                                                                                              ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][35]                                                                                                 ; Lost fanout                                                                                                                                                                                              ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][34]                                                                                                 ; Lost fanout                                                                                                                                                                                              ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][33]                                                                                                 ; Lost fanout                                                                                                                                                                                              ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][32]                                                                                                 ; Lost fanout                                                                                                                                                                                              ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][31]                                                                                                 ; Lost fanout                                                                                                                                                                                              ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][30]                                                                                                 ; Lost fanout                                                                                                                                                                                              ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][29]                                                                                                 ; Lost fanout                                                                                                                                                                                              ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][28]                                                                                                 ; Lost fanout                                                                                                                                                                                              ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][27]                                                                                                 ; Lost fanout                                                                                                                                                                                              ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][26]                                                                                                 ; Lost fanout                                                                                                                                                                                              ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][25]                                                                                                 ; Lost fanout                                                                                                                                                                                              ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][24]                                                                                                 ; Lost fanout                                                                                                                                                                                              ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][23]                                                                                                 ; Lost fanout                                                                                                                                                                                              ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][22]                                                                                                 ; Lost fanout                                                                                                                                                                                              ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][21]                                                                                                 ; Lost fanout                                                                                                                                                                                              ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][20]                                                                                                 ; Lost fanout                                                                                                                                                                                              ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][49]                                                                                                 ; Lost fanout                                                                                                                                                                                              ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][48]                                                                                                 ; Lost fanout                                                                                                                                                                                              ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][47]                                                                                                 ; Lost fanout                                                                                                                                                                                              ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][46]                                                                                                 ; Lost fanout                                                                                                                                                                                              ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][45]                                                                                                 ; Lost fanout                                                                                                                                                                                              ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][44]                                                                                                 ; Lost fanout                                                                                                                                                                                              ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][43]                                                                                                 ; Lost fanout                                                                                                                                                                                              ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][42]                                                                                                 ; Lost fanout                                                                                                                                                                                              ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][41]                                                                                                 ; Lost fanout                                                                                                                                                                                              ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][40]                                                                                                 ; Lost fanout                                                                                                                                                                                              ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][39]                                                                                                 ; Lost fanout                                                                                                                                                                                              ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][38]                                                                                                 ; Lost fanout                                                                                                                                                                                              ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][37]                                                                                                 ; Lost fanout                                                                                                                                                                                              ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][36]                                                                                                 ; Lost fanout                                                                                                                                                                                              ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][35]                                                                                                 ; Lost fanout                                                                                                                                                                                              ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][34]                                                                                                 ; Lost fanout                                                                                                                                                                                              ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][33]                                                                                                 ; Lost fanout                                                                                                                                                                                              ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][32]                                                                                                 ; Lost fanout                                                                                                                                                                                              ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][31]                                                                                                 ; Lost fanout                                                                                                                                                                                              ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][30]                                                                                                 ; Lost fanout                                                                                                                                                                                              ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][29]                                                                                                 ; Lost fanout                                                                                                                                                                                              ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][28]                                                                                                 ; Lost fanout                                                                                                                                                                                              ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][27]                                                                                                 ; Lost fanout                                                                                                                                                                                              ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][26]                                                                                                 ; Lost fanout                                                                                                                                                                                              ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][25]                                                                                                 ; Lost fanout                                                                                                                                                                                              ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][24]                                                                                                 ; Lost fanout                                                                                                                                                                                              ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][23]                                                                                                 ; Lost fanout                                                                                                                                                                                              ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][22]                                                                                                 ; Lost fanout                                                                                                                                                                                              ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][21]                                                                                                 ; Lost fanout                                                                                                                                                                                              ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][20]                                                                                                 ; Lost fanout                                                                                                                                                                                              ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[26..31]                                                                               ; Lost fanout                                                                                                                                                                                              ;
; Total Number of Removed Registers = 1489                                                                                                                                                                                           ;                                                                                                                                                                                                          ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                             ; Reason for Removal             ; Registers Removed due to This Register                                                                                                                                                                                ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[72]                ; Stuck at GND                   ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[72],                          ;
;                                                                                                                                                                                                           ; due to stuck port data_in      ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|cy10lp_qsys_mm_interconnect_0_cmd_mux:cmd_mux_003|locked[1],                                                                                ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][71],                                                                                   ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[67],                              ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[67],                          ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66],                              ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[66],                          ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65],                              ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[65],                          ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64],                              ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[64],                          ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[63],                              ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[63],                          ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[62],                              ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[62],                          ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[67],                               ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[67],                           ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[66],                               ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[66],                           ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[65],                               ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[65],                           ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[64],                               ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[64],                           ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[63],                               ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[63],                           ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[62],                               ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[62],                           ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][49],                                                                                   ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][48],                                                                                   ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][47],                                                                                   ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][46],                                                                                   ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][45],                                                                                   ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][44],                                                                                   ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][43],                                                                                   ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][42],                                                                                   ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][41],                                                                                   ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][40],                                                                                   ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][39],                                                                                   ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][38],                                                                                   ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][37],                                                                                   ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][36],                                                                                   ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][35],                                                                                   ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][34],                                                                                   ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][33],                                                                                   ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][32],                                                                                   ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][31],                                                                                   ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][30],                                                                                   ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][29],                                                                                   ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][28],                                                                                   ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][27],                                                                                   ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][26],                                                                                   ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][25],                                                                                   ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][24],                                                                                   ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][23],                                                                                   ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][22],                                                                                   ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][21],                                                                                   ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][20],                                                                                   ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][49],                                                                                   ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][48],                                                                                   ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][47],                                                                                   ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][46],                                                                                   ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][45],                                                                                   ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][44],                                                                                   ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][43],                                                                                   ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][42],                                                                                   ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][41],                                                                                   ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][40],                                                                                   ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][39],                                                                                   ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][38],                                                                                   ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][37],                                                                                   ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][36],                                                                                   ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][35],                                                                                   ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][34],                                                                                   ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][33],                                                                                   ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][32],                                                                                   ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][31],                                                                                   ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][30],                                                                                   ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][29],                                                                                   ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][28],                                                                                   ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][27],                                                                                   ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][26],                                                                                   ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][25],                                                                                   ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][24],                                                                                   ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][23],                                                                                   ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][22],                                                                                   ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][21],                                                                                   ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][20],                                                                                   ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][49],                                                                                   ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][48],                                                                                   ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][47],                                                                                   ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][46],                                                                                   ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][45],                                                                                   ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][44],                                                                                   ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][43],                                                                                   ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][42],                                                                                   ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][41],                                                                                   ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][40],                                                                                   ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][39],                                                                                   ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][38],                                                                                   ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][37],                                                                                   ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][36],                                                                                   ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][35],                                                                                   ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][34],                                                                                   ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][33],                                                                                   ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][32],                                                                                   ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][31],                                                                                   ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][30],                                                                                   ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][29],                                                                                   ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][28],                                                                                   ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][27],                                                                                   ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][26],                                                                                   ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][25],                                                                                   ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][24],                                                                                   ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][23],                                                                                   ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][22],                                                                                   ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][21],                                                                                   ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][20],                                                                                   ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][49],                                                                                   ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][48],                                                                                   ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][47],                                                                                   ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][46],                                                                                   ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][45],                                                                                   ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][44],                                                                                   ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][43],                                                                                   ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][42],                                                                                   ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][41],                                                                                   ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][40],                                                                                   ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][39],                                                                                   ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][38],                                                                                   ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][37],                                                                                   ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][36],                                                                                   ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][35],                                                                                   ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][34],                                                                                   ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][33],                                                                                   ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][32],                                                                                   ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][31],                                                                                   ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][30],                                                                                   ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][29],                                                                                   ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][28],                                                                                   ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][27],                                                                                   ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][26],                                                                                   ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][25],                                                                                   ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][24],                                                                                   ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][23],                                                                                   ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][22],                                                                                   ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][21],                                                                                   ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][20],                                                                                   ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][49],                                                                                   ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][48],                                                                                   ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][47],                                                                                   ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][46],                                                                                   ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][45],                                                                                   ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][44],                                                                                   ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][43],                                                                                   ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][42],                                                                                   ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][41],                                                                                   ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][40],                                                                                   ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][39],                                                                                   ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][38],                                                                                   ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][37],                                                                                   ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][36],                                                                                   ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][35],                                                                                   ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][34],                                                                                   ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][33],                                                                                   ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][32],                                                                                   ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][31],                                                                                   ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][30],                                                                                   ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][29],                                                                                   ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][28],                                                                                   ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][27],                                                                                   ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][26],                                                                                   ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][25],                                                                                   ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][24],                                                                                   ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][23],                                                                                   ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][22],                                                                                   ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][21],                                                                                   ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][20],                                                                                   ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][49],                                                                                   ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][48],                                                                                   ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][47],                                                                                   ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][46],                                                                                   ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][45],                                                                                   ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][44],                                                                                   ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][43],                                                                                   ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][42],                                                                                   ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][41],                                                                                   ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][40],                                                                                   ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][39],                                                                                   ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][38],                                                                                   ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][37],                                                                                   ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][36],                                                                                   ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][35],                                                                                   ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][34],                                                                                   ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][33],                                                                                   ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][32],                                                                                   ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][31],                                                                                   ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][30],                                                                                   ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][29],                                                                                   ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][28],                                                                                   ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][27],                                                                                   ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][26],                                                                                   ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][25],                                                                                   ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][24],                                                                                   ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][23],                                                                                   ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][22],                                                                                   ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][21],                                                                                   ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][20],                                                                                   ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][49],                                                                                   ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][48],                                                                                   ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][47],                                                                                   ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][46],                                                                                   ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][45],                                                                                   ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][44],                                                                                   ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][43],                                                                                   ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][42],                                                                                   ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][41],                                                                                   ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][40],                                                                                   ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][39],                                                                                   ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][38],                                                                                   ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][37],                                                                                   ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][36],                                                                                   ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][35],                                                                                   ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][34],                                                                                   ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][33],                                                                                   ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][32],                                                                                   ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][31],                                                                                   ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][30],                                                                                   ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][29],                                                                                   ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][28],                                                                                   ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][27],                                                                                   ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][26],                                                                                   ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][25],                                                                                   ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][24],                                                                                   ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][23],                                                                                   ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][22],                                                                                   ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][21],                                                                                   ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][20],                                                                                   ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[26],                                                                     ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[27],                                                                     ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[28]                                                                      ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_ram_s1_cmd_width_adapter|p0_use_reg                                                          ; Stuck at GND                   ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_ram_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4], ;
;                                                                                                                                                                                                           ; due to stuck port data_in      ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_ram_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3], ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_ram_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2], ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_ram_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1], ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|altera_avalon_mm_bridge:avl_imem|wr_reg_burstcount[0],                                                                                                                                      ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|altera_avalon_mm_bridge:avl_imem|wr_reg_writedata[31],                                                                                                                                      ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|altera_avalon_mm_bridge:avl_imem|wr_reg_writedata[30],                                                                                                                                      ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|altera_avalon_mm_bridge:avl_imem|wr_reg_writedata[29],                                                                                                                                      ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|altera_avalon_mm_bridge:avl_imem|wr_reg_writedata[28],                                                                                                                                      ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|altera_avalon_mm_bridge:avl_imem|wr_reg_writedata[27],                                                                                                                                      ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|altera_avalon_mm_bridge:avl_imem|wr_reg_writedata[26],                                                                                                                                      ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|altera_avalon_mm_bridge:avl_imem|wr_reg_writedata[25],                                                                                                                                      ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|altera_avalon_mm_bridge:avl_imem|wr_reg_writedata[24],                                                                                                                                      ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|altera_avalon_mm_bridge:avl_imem|wr_reg_writedata[23],                                                                                                                                      ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|altera_avalon_mm_bridge:avl_imem|wr_reg_writedata[22],                                                                                                                                      ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|altera_avalon_mm_bridge:avl_imem|wr_reg_writedata[21],                                                                                                                                      ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|altera_avalon_mm_bridge:avl_imem|wr_reg_writedata[20],                                                                                                                                      ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|altera_avalon_mm_bridge:avl_imem|wr_reg_writedata[19],                                                                                                                                      ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|altera_avalon_mm_bridge:avl_imem|wr_reg_writedata[18],                                                                                                                                      ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|altera_avalon_mm_bridge:avl_imem|wr_reg_writedata[17],                                                                                                                                      ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|altera_avalon_mm_bridge:avl_imem|wr_reg_writedata[16],                                                                                                                                      ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|altera_avalon_mm_bridge:avl_imem|wr_reg_writedata[15],                                                                                                                                      ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|altera_avalon_mm_bridge:avl_imem|wr_reg_writedata[14],                                                                                                                                      ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|altera_avalon_mm_bridge:avl_imem|wr_reg_writedata[13],                                                                                                                                      ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|altera_avalon_mm_bridge:avl_imem|wr_reg_writedata[12],                                                                                                                                      ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|altera_avalon_mm_bridge:avl_imem|wr_reg_writedata[11],                                                                                                                                      ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|altera_avalon_mm_bridge:avl_imem|wr_reg_writedata[10],                                                                                                                                      ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|altera_avalon_mm_bridge:avl_imem|wr_reg_writedata[9],                                                                                                                                       ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|altera_avalon_mm_bridge:avl_imem|wr_reg_writedata[8],                                                                                                                                       ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|altera_avalon_mm_bridge:avl_imem|wr_reg_writedata[7],                                                                                                                                       ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|altera_avalon_mm_bridge:avl_imem|wr_reg_writedata[6],                                                                                                                                       ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|altera_avalon_mm_bridge:avl_imem|wr_reg_writedata[5],                                                                                                                                       ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|altera_avalon_mm_bridge:avl_imem|wr_reg_writedata[4],                                                                                                                                       ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|altera_avalon_mm_bridge:avl_imem|wr_reg_writedata[3],                                                                                                                                       ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|altera_avalon_mm_bridge:avl_imem|wr_reg_writedata[2],                                                                                                                                       ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|altera_avalon_mm_bridge:avl_imem|wr_reg_writedata[1],                                                                                                                                       ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|altera_avalon_mm_bridge:avl_imem|wr_reg_writedata[0],                                                                                                                                       ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|altera_avalon_mm_bridge:avl_imem|cmd_burstcount[0],                                                                                                                                         ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|altera_avalon_mm_bridge:avl_imem|cmd_writedata[31],                                                                                                                                         ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|altera_avalon_mm_bridge:avl_imem|cmd_writedata[30],                                                                                                                                         ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|altera_avalon_mm_bridge:avl_imem|cmd_writedata[29],                                                                                                                                         ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|altera_avalon_mm_bridge:avl_imem|cmd_writedata[28],                                                                                                                                         ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|altera_avalon_mm_bridge:avl_imem|cmd_writedata[27],                                                                                                                                         ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|altera_avalon_mm_bridge:avl_imem|cmd_writedata[26],                                                                                                                                         ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|altera_avalon_mm_bridge:avl_imem|cmd_writedata[25],                                                                                                                                         ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|altera_avalon_mm_bridge:avl_imem|cmd_writedata[24],                                                                                                                                         ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|altera_avalon_mm_bridge:avl_imem|cmd_writedata[23],                                                                                                                                         ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|altera_avalon_mm_bridge:avl_imem|cmd_writedata[22],                                                                                                                                         ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|altera_avalon_mm_bridge:avl_imem|cmd_writedata[21],                                                                                                                                         ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|altera_avalon_mm_bridge:avl_imem|cmd_writedata[20],                                                                                                                                         ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|altera_avalon_mm_bridge:avl_imem|cmd_writedata[19],                                                                                                                                         ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|altera_avalon_mm_bridge:avl_imem|cmd_writedata[18],                                                                                                                                         ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|altera_avalon_mm_bridge:avl_imem|cmd_writedata[17],                                                                                                                                         ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|altera_avalon_mm_bridge:avl_imem|cmd_writedata[16],                                                                                                                                         ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|altera_avalon_mm_bridge:avl_imem|cmd_writedata[15],                                                                                                                                         ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|altera_avalon_mm_bridge:avl_imem|cmd_writedata[14],                                                                                                                                         ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|altera_avalon_mm_bridge:avl_imem|cmd_writedata[13],                                                                                                                                         ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|altera_avalon_mm_bridge:avl_imem|cmd_writedata[12],                                                                                                                                         ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|altera_avalon_mm_bridge:avl_imem|cmd_writedata[11],                                                                                                                                         ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|altera_avalon_mm_bridge:avl_imem|cmd_writedata[10],                                                                                                                                         ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|altera_avalon_mm_bridge:avl_imem|cmd_writedata[9],                                                                                                                                          ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|altera_avalon_mm_bridge:avl_imem|cmd_writedata[8],                                                                                                                                          ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|altera_avalon_mm_bridge:avl_imem|cmd_writedata[7],                                                                                                                                          ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|altera_avalon_mm_bridge:avl_imem|cmd_writedata[6],                                                                                                                                          ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|altera_avalon_mm_bridge:avl_imem|cmd_writedata[5],                                                                                                                                          ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|altera_avalon_mm_bridge:avl_imem|cmd_writedata[4],                                                                                                                                          ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|altera_avalon_mm_bridge:avl_imem|cmd_writedata[3],                                                                                                                                          ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|altera_avalon_mm_bridge:avl_imem|cmd_writedata[2],                                                                                                                                          ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|altera_avalon_mm_bridge:avl_imem|cmd_writedata[1],                                                                                                                                          ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|altera_avalon_mm_bridge:avl_imem|cmd_writedata[0],                                                                                                                                          ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|altera_avalon_mm_bridge:avl_dmem|wr_reg_burstcount[0],                                                                                                                                      ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|altera_avalon_mm_bridge:avl_dmem|cmd_burstcount[0],                                                                                                                                         ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[31],                               ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[30],                               ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[29],                               ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[28],                               ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[27],                               ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[26],                               ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[25],                               ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[24],                               ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[23],                               ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[22],                               ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[21],                               ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[20],                               ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[19],                               ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[18],                               ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[17],                               ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[16],                               ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[15],                               ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[14],                               ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[13],                               ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[12],                               ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[11],                               ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[10],                               ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[9],                                ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[8],                                ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[7],                                ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[6],                                ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[5],                                ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[4],                                ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[3],                                ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[2],                                ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[1],                                ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[0],                                ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[31],                              ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[30],                              ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[29],                              ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[28],                              ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[27],                              ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[26],                              ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[25],                              ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[24],                              ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[23],                              ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[22],                              ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[21],                              ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[20],                              ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[19],                              ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[18],                              ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[17],                              ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[16],                              ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[15],                              ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[14],                              ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[13],                              ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[12],                              ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[11],                              ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[10],                              ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[9],                               ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[8],                               ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[7],                               ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[6],                               ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[5],                               ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[4],                               ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[3],                               ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[2],                               ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[1],                               ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[0],                               ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|altera_avalon_mm_bridge:avl_imem|wr_reg_byteenable[3],                                                                                                                                      ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|altera_avalon_mm_bridge:avl_imem|wr_reg_byteenable[2],                                                                                                                                      ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|altera_avalon_mm_bridge:avl_imem|wr_reg_byteenable[1],                                                                                                                                      ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|altera_avalon_mm_bridge:avl_imem|wr_reg_byteenable[0],                                                                                                                                      ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|altera_avalon_mm_bridge:avl_imem|cmd_byteenable[3],                                                                                                                                         ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|altera_avalon_mm_bridge:avl_imem|cmd_byteenable[2],                                                                                                                                         ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|altera_avalon_mm_bridge:avl_imem|cmd_byteenable[1],                                                                                                                                         ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|altera_avalon_mm_bridge:avl_imem|cmd_byteenable[0],                                                                                                                                         ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_ram_s1_cmd_width_adapter|p0_reg_endofpacket,                                                             ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_ram_s1_cmd_width_adapter|p0_reg_data_field[31],                                                          ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_ram_s1_cmd_width_adapter|p0_reg_data_field[30],                                                          ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_ram_s1_cmd_width_adapter|p0_reg_data_field[29],                                                          ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_ram_s1_cmd_width_adapter|p0_reg_data_field[28],                                                          ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_ram_s1_cmd_width_adapter|p0_reg_data_field[27],                                                          ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_ram_s1_cmd_width_adapter|p0_reg_data_field[26],                                                          ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_ram_s1_cmd_width_adapter|p0_reg_data_field[25],                                                          ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_ram_s1_cmd_width_adapter|p0_reg_data_field[24],                                                          ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_ram_s1_cmd_width_adapter|p0_reg_data_field[23],                                                          ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_ram_s1_cmd_width_adapter|p0_reg_data_field[22],                                                          ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_ram_s1_cmd_width_adapter|p0_reg_data_field[21],                                                          ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_ram_s1_cmd_width_adapter|p0_reg_data_field[20],                                                          ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_ram_s1_cmd_width_adapter|p0_reg_data_field[19],                                                          ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_ram_s1_cmd_width_adapter|p0_reg_data_field[18],                                                          ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_ram_s1_cmd_width_adapter|p0_reg_data_field[17],                                                          ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_ram_s1_cmd_width_adapter|p0_reg_data_field[16],                                                          ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_ram_s1_cmd_width_adapter|p0_reg_data_field[15],                                                          ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_ram_s1_cmd_width_adapter|p0_reg_data_field[14],                                                          ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_ram_s1_cmd_width_adapter|p0_reg_data_field[13],                                                          ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_ram_s1_cmd_width_adapter|p0_reg_data_field[12],                                                          ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_ram_s1_cmd_width_adapter|p0_reg_data_field[11],                                                          ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_ram_s1_cmd_width_adapter|p0_reg_data_field[10],                                                          ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_ram_s1_cmd_width_adapter|p0_reg_data_field[9],                                                           ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_ram_s1_cmd_width_adapter|p0_reg_data_field[8],                                                           ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_ram_s1_cmd_width_adapter|p0_reg_data_field[7],                                                           ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_ram_s1_cmd_width_adapter|p0_reg_data_field[6],                                                           ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_ram_s1_cmd_width_adapter|p0_reg_data_field[5],                                                           ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_ram_s1_cmd_width_adapter|p0_reg_data_field[4],                                                           ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_ram_s1_cmd_width_adapter|p0_reg_data_field[3],                                                           ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_ram_s1_cmd_width_adapter|p0_reg_data_field[2],                                                           ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_ram_s1_cmd_width_adapter|p0_reg_data_field[1],                                                           ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_ram_s1_cmd_width_adapter|p0_reg_data_field[0],                                                           ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_ram_s1_cmd_width_adapter|p0_reg_byteen_field[3],                                                         ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_ram_s1_cmd_width_adapter|p0_reg_byteen_field[2],                                                         ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_ram_s1_cmd_width_adapter|p0_reg_byteen_field[1],                                                         ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_ram_s1_cmd_width_adapter|p0_reg_byteen_field[0],                                                         ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_ram_s1_cmd_width_adapter|p0_reg_address_field[15],                                                       ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_ram_s1_cmd_width_adapter|p0_reg_address_field[14],                                                       ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_ram_s1_cmd_width_adapter|p0_reg_address_field[13],                                                       ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_ram_s1_cmd_width_adapter|p0_reg_address_field[12],                                                       ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_ram_s1_cmd_width_adapter|p0_reg_address_field[11],                                                       ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_ram_s1_cmd_width_adapter|p0_reg_address_field[10],                                                       ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_ram_s1_cmd_width_adapter|p0_reg_address_field[9],                                                        ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_ram_s1_cmd_width_adapter|p0_reg_address_field[8],                                                        ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_ram_s1_cmd_width_adapter|p0_reg_address_field[7],                                                        ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_ram_s1_cmd_width_adapter|p0_reg_address_field[6],                                                        ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_ram_s1_cmd_width_adapter|p0_reg_address_field[2],                                                        ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_ram_s1_cmd_width_adapter|p0_reg_byte_cnt_field[6],                                                       ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_ram_s1_cmd_width_adapter|p0_reg_byte_cnt_field[3],                                                       ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_ram_s1_cmd_width_adapter|p0_reg_byte_cnt_field[2],                                                       ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_ram_s1_cmd_width_adapter|p0_reg_byte_cnt_field[1],                                                       ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_ram_s1_cmd_width_adapter|p0_reg_byte_cnt_field[0],                                                       ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_ram_s1_cmd_width_adapter|p0_reg_cmpr_read,                                                               ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_ram_s1_cmd_width_adapter|p0_reg_last_field[64],                                                          ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_ram_s1_cmd_width_adapter|p0_reg_last_field[63],                                                          ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_ram_s1_cmd_width_adapter|p0_reg_last_field[62],                                                          ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_ram_s1_cmd_width_adapter|p0_reg_last_field[61],                                                          ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_ram_s1_cmd_width_adapter|p0_reg_last_field[35],                                                          ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_ram_s1_cmd_width_adapter|p0_reg_last_field[33],                                                          ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_agent_rsp_fifo|mem[1][136],                                                                             ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_agent_rsp_fifo|mem[0][104],                                                                             ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_ram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6],               ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_ram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5],               ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_ram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4],               ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_ram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],               ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_ram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],               ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_ram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],               ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_ram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0],               ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|altera_avalon_mm_bridge:avl_imem|wr_reg_write,                                                                                                                                              ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|altera_avalon_mm_bridge:avl_imem|cmd_write,                                                                                                                                                 ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[70],                               ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[70]                               ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_use_reg                                                               ; Stuck at GND                   ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4],      ;
;                                                                                                                                                                                                           ; due to stuck port data_in      ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],      ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],      ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],      ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[17],                                                                            ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|out_payload[16],                                                                            ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_endofpacket,                                                                  ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[15],                                                               ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[12],                                                               ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[11],                                                               ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[10],                                                               ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[9],                                                                ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[8],                                                                ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[7],                                                                ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[6],                                                                ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[5],                                                                ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[4],                                                                ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[3],                                                                ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[2],                                                                ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[1],                                                                ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_data_field[0],                                                                ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_byteen_field[1],                                                              ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_byteen_field[0],                                                              ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_byte_cnt_field[6],                                                            ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_byte_cnt_field[3],                                                            ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_byte_cnt_field[2],                                                            ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_byte_cnt_field[1],                                                            ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_byte_cnt_field[0],                                                            ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_cmpr_read,                                                                    ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_last_field[34],                                                               ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_channel[1],                                                                   ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_channel[0],                                                                   ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_ori_burst_size[2],                                                            ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_ori_burst_size[1],                                                            ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_ori_burst_size[0],                                                            ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_response_status_field[1],                                                     ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|p0_reg_response_status_field[0],                                                     ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|response_status_reg[1],                                                              ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[113],                          ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[113],                         ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[113],                          ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[113],                         ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][50],                                                                                   ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][50],                                                                                   ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][50],                                                                                   ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][50],                                                                                   ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][50],                                                                                   ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][50],                                                                                   ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[7],                    ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5],                    ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4],                    ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                    ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                    ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                    ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0],                    ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[6][71],                                                                                   ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[5][71],                                                                                   ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[4][71],                                                                                   ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[3][71],                                                                                   ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[2][71],                                                                                   ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[1][71],                                                                                   ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][71]                                                                                    ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                    ; Stuck at GND                   ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][49],                                                                                   ;
;                                                                                                                                                                                                           ; due to stuck port data_in      ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][48],                                                                                   ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][47],                                                                                   ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][46],                                                                                   ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][45],                                                                                   ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][44],                                                                                   ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][43],                                                                                   ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][42],                                                                                   ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][41],                                                                                   ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][40],                                                                                   ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][39],                                                                                   ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][38],                                                                                   ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][37],                                                                                   ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][36],                                                                                   ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][35],                                                                                   ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][34],                                                                                   ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][33],                                                                                   ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][32],                                                                                   ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][31],                                                                                   ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][30],                                                                                   ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][29],                                                                                   ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][28],                                                                                   ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][27],                                                                                   ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][26],                                                                                   ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][25],                                                                                   ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][24],                                                                                   ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][23],                                                                                   ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][22],                                                                                   ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][21],                                                                                   ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][20],                                                                                   ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[29],                                                                     ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[30],                                                                     ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[31]                                                                      ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_hex_3_2_s1_agent_rsp_fifo|mem[1][80]                                                                  ; Stuck at GND                   ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_hex_3_2_s1_agent_rsp_fifo|mem[0][68],                                                                             ;
;                                                                                                                                                                                                           ; due to stuck port data_in      ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_hex_3_2_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6],              ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_hex_3_2_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5],              ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_hex_3_2_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4],              ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_hex_3_2_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],              ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_hex_3_2_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],              ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_hex_3_2_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],              ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_hex_3_2_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]               ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_hex_5_4_s1_agent_rsp_fifo|mem[1][80]                                                                  ; Stuck at GND                   ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_hex_5_4_s1_agent_rsp_fifo|mem[0][68],                                                                             ;
;                                                                                                                                                                                                           ; due to stuck port data_in      ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_hex_5_4_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6],              ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_hex_5_4_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5],              ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_hex_5_4_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4],              ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_hex_5_4_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],              ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_hex_5_4_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],              ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_hex_5_4_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],              ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_hex_5_4_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]               ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_hex_1_0_s1_agent_rsp_fifo|mem[1][80]                                                                  ; Stuck at GND                   ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_hex_1_0_s1_agent_rsp_fifo|mem[0][68],                                                                             ;
;                                                                                                                                                                                                           ; due to stuck port data_in      ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_hex_1_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6],              ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_hex_1_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5],              ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_hex_1_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4],              ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_hex_1_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],              ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_hex_1_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],              ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_hex_1_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],              ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_hex_1_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]               ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bld_id_s1_agent_rsp_fifo|mem[1][80]                                                                       ; Stuck at GND                   ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bld_id_s1_agent_rsp_fifo|mem[0][68],                                                                                  ;
;                                                                                                                                                                                                           ; due to stuck port data_in      ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:bld_id_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6],                   ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:bld_id_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5],                   ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:bld_id_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4],                   ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:bld_id_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                   ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:bld_id_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                   ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:bld_id_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                   ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:bld_id_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                    ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_sw_s1_agent_rsp_fifo|mem[1][80]                                                                       ; Stuck at GND                   ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_sw_s1_agent_rsp_fifo|mem[0][68],                                                                                  ;
;                                                                                                                                                                                                           ; due to stuck port data_in      ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_sw_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6],                   ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_sw_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5],                   ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_sw_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4],                   ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_sw_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                   ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_sw_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                   ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_sw_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                   ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_sw_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                    ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_agent_rsp_fifo|mem[1][80]                                                                      ; Stuck at GND                   ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_agent_rsp_fifo|mem[0][68],                                                                                 ;
;                                                                                                                                                                                                           ; due to stuck port data_in      ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_led_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6],                  ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_led_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5],                  ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_led_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4],                  ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_led_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                  ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_led_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                  ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_led_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                  ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_led_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                   ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avl_uart_s0_agent_rsp_fifo|mem[1][80]                                                                     ; Stuck at GND                   ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avl_uart_s0_agent_rsp_fifo|mem[0][68],                                                                                ;
;                                                                                                                                                                                                           ; due to stuck port data_in      ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:avl_uart_s0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6],                 ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:avl_uart_s0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5],                 ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:avl_uart_s0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4],                 ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:avl_uart_s0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                 ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:avl_uart_s0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                 ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:avl_uart_s0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                 ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:avl_uart_s0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                  ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_ram_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy ; Stuck at GND                   ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_ram_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[7], ;
;                                                                                                                                                                                                           ; due to stuck port clock_enable ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_ram_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6], ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_ram_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5], ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_ram_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]  ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy      ; Stuck at GND                   ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[7],      ;
;                                                                                                                                                                                                           ; due to stuck port clock_enable ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6],      ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5],      ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]       ;
; scr1_top_ahb:i_scr1|scr1_imem_ahb:i_imem_ahb|req_fifo_r.haddr[0]                                                                                                                                          ; Stuck at GND                   ; ahb_avalon_bridge:i_ahb_imem|byteenable[0],                                                                                                                                                                           ;
;                                                                                                                                                                                                           ; due to stuck port data_in      ; ahb_avalon_bridge:i_ahb_imem|byteenable[3],                                                                                                                                                                           ;
;                                                                                                                                                                                                           ;                                ; ahb_avalon_bridge:i_ahb_imem|byteenable[2],                                                                                                                                                                           ;
;                                                                                                                                                                                                           ;                                ; ahb_avalon_bridge:i_ahb_imem|byteenable[1]                                                                                                                                                                            ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[68]                ; Stuck at GND                   ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[68],                          ;
;                                                                                                                                                                                                           ; due to stuck port data_in      ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[0][50],                                                                                   ;
;                                                                                                                                                                                                           ;                                ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6]                     ;
; uart_top:i_uart|uart_regs:regs|delayed_modem_signals[3]                                                                                                                                                   ; Stuck at GND                   ; uart_top:i_uart|uart_regs:regs|msr[3], uart_top:i_uart|uart_regs:regs|msi_reset,                                                                                                                                      ;
;                                                                                                                                                                                                           ; due to stuck port data_in      ; uart_top:i_uart|uart_regs:regs|ms_int_pnd                                                                                                                                                                             ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[117]               ; Stuck at GND                   ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[117],                         ;
;                                                                                                                                                                                                           ; due to stuck port data_in      ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem[7][99]                                                                                    ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[72]                    ; Stuck at GND                   ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[72],                              ;
;                                                                                                                                                                                                           ; due to stuck port data_in      ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|cy10lp_qsys_mm_interconnect_0_cmd_mux:cmd_mux_003|locked[0]                                                                                 ;
; scr1_top_ahb:i_scr1|scr1_timer:i_timer|rtc_sync[0]                                                                                                                                                        ; Stuck at GND                   ; scr1_top_ahb:i_scr1|scr1_timer:i_timer|rtc_sync[1],                                                                                                                                                                   ;
;                                                                                                                                                                                                           ; due to stuck port clock        ; scr1_top_ahb:i_scr1|scr1_timer:i_timer|rtc_sync[2]                                                                                                                                                                    ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|cy10lp_qsys_mm_interconnect_0_cmd_mux:cmd_mux_001|locked[1]                                                                     ; Stuck at GND                   ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|cy10lp_qsys_mm_interconnect_0_cmd_mux:cmd_mux_001|prev_request[1],                                                                          ;
;                                                                                                                                                                                                           ; due to stuck port data_in      ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:default_slave_axi_error_if_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[0][70]                                  ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|cy10lp_qsys_mm_interconnect_0_cmd_mux:cmd_mux|locked[0]                                                                         ; Stuck at GND                   ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|cy10lp_qsys_mm_interconnect_0_cmd_mux:cmd_mux|prev_request[0],                                                                              ;
;                                                                                                                                                                                                           ; due to stuck port data_in      ; cy10lp_qsys:i_cy10lp_qsys|altera_error_response_slave:default_slave|altera_error_response_slave_resp_logic:write_channel_resp|o_id[1]                                                                                 ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[99]                    ; Stuck at GND                   ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[99]                               ;
;                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                       ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[98]                    ; Stuck at GND                   ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[98]                               ;
;                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                       ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[90]                    ; Stuck at GND                   ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[90]                               ;
;                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                       ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[88]                    ; Stuck at GND                   ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[88]                               ;
;                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                       ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[69]                    ; Stuck at GND                   ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[69]                               ;
;                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                       ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[68]                    ; Stuck at GND                   ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[68]                               ;
;                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                       ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[37]                    ; Stuck at GND                   ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[37]                               ;
;                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                       ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[36]                    ; Stuck at GND                   ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[36]                               ;
;                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                       ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:default_slave_axi_error_if_agent|altera_avalon_sc_fifo:read_rsp_fifo|mem[0][80]                      ; Stuck at GND                   ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:default_slave_axi_error_if_agent|altera_merlin_burst_uncompressor:read_burst_uncompressor|burst_uncompress_busy  ;
;                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                       ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:default_slave_axi_error_if_agent|altera_avalon_sc_fifo:write_rsp_fifo|mem[0][69]                     ; Stuck at GND                   ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:default_slave_axi_error_if_agent|previous_response[1]                                                            ;
;                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                       ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_pio_sw:pio_sw|readdata[31]                                                                                                                                          ; Stuck at GND                   ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_sw_s1_translator|av_readdata_pre[31]                                                                     ;
;                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                       ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_pio_sw:pio_sw|readdata[30]                                                                                                                                          ; Stuck at GND                   ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_sw_s1_translator|av_readdata_pre[30]                                                                     ;
;                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                       ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_pio_sw:pio_sw|readdata[29]                                                                                                                                          ; Stuck at GND                   ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_sw_s1_translator|av_readdata_pre[29]                                                                     ;
;                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                       ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_pio_sw:pio_sw|readdata[28]                                                                                                                                          ; Stuck at GND                   ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_sw_s1_translator|av_readdata_pre[28]                                                                     ;
;                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                       ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_pio_sw:pio_sw|readdata[27]                                                                                                                                          ; Stuck at GND                   ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_sw_s1_translator|av_readdata_pre[27]                                                                     ;
;                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                       ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_pio_sw:pio_sw|readdata[26]                                                                                                                                          ; Stuck at GND                   ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_sw_s1_translator|av_readdata_pre[26]                                                                     ;
;                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                       ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_pio_sw:pio_sw|readdata[25]                                                                                                                                          ; Stuck at GND                   ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_sw_s1_translator|av_readdata_pre[25]                                                                     ;
;                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                       ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_pio_sw:pio_sw|readdata[24]                                                                                                                                          ; Stuck at GND                   ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_sw_s1_translator|av_readdata_pre[24]                                                                     ;
;                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                       ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_pio_sw:pio_sw|readdata[23]                                                                                                                                          ; Stuck at GND                   ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_sw_s1_translator|av_readdata_pre[23]                                                                     ;
;                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                       ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_pio_sw:pio_sw|readdata[22]                                                                                                                                          ; Stuck at GND                   ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_sw_s1_translator|av_readdata_pre[22]                                                                     ;
;                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                       ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_pio_sw:pio_sw|readdata[21]                                                                                                                                          ; Stuck at GND                   ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_sw_s1_translator|av_readdata_pre[21]                                                                     ;
;                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                       ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_pio_sw:pio_sw|readdata[20]                                                                                                                                          ; Stuck at GND                   ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_sw_s1_translator|av_readdata_pre[20]                                                                     ;
;                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                       ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_pio_sw:pio_sw|readdata[19]                                                                                                                                          ; Stuck at GND                   ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_sw_s1_translator|av_readdata_pre[19]                                                                     ;
;                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                       ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_pio_sw:pio_sw|readdata[18]                                                                                                                                          ; Stuck at GND                   ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_sw_s1_translator|av_readdata_pre[18]                                                                     ;
;                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                       ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_pio_sw:pio_sw|readdata[17]                                                                                                                                          ; Stuck at GND                   ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_sw_s1_translator|av_readdata_pre[17]                                                                     ;
;                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                       ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_pio_sw:pio_sw|readdata[16]                                                                                                                                          ; Stuck at GND                   ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_sw_s1_translator|av_readdata_pre[16]                                                                     ;
;                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                       ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_pio_sw:pio_sw|readdata[15]                                                                                                                                          ; Stuck at GND                   ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_sw_s1_translator|av_readdata_pre[15]                                                                     ;
;                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                       ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_pio_sw:pio_sw|readdata[14]                                                                                                                                          ; Stuck at GND                   ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_sw_s1_translator|av_readdata_pre[14]                                                                     ;
;                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                       ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_pio_sw:pio_sw|readdata[13]                                                                                                                                          ; Stuck at GND                   ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_sw_s1_translator|av_readdata_pre[13]                                                                     ;
;                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                       ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_pio_sw:pio_sw|readdata[12]                                                                                                                                          ; Stuck at GND                   ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_sw_s1_translator|av_readdata_pre[12]                                                                     ;
;                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                       ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_pio_sw:pio_sw|readdata[11]                                                                                                                                          ; Stuck at GND                   ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_sw_s1_translator|av_readdata_pre[11]                                                                     ;
;                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                       ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_pio_sw:pio_sw|readdata[10]                                                                                                                                          ; Stuck at GND                   ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_sw_s1_translator|av_readdata_pre[10]                                                                     ;
;                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                       ;
; cy10lp_qsys:i_cy10lp_qsys|altera_error_response_slave:default_slave|altera_error_response_slave_resp_logic:write_channel_resp|o_id[3]                                                                     ; Stuck at GND                   ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:default_slave_axi_error_if_agent|previous_response[0]                                                            ;
;                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                       ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_bld_id:bld_id|readdata[31]                                                                                                                                          ; Stuck at GND                   ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:bld_id_s1_translator|av_readdata_pre[31]                                                                     ;
;                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                       ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_bld_id:bld_id|readdata[30]                                                                                                                                          ; Stuck at GND                   ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:bld_id_s1_translator|av_readdata_pre[30]                                                                     ;
;                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                       ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_bld_id:bld_id|readdata[29]                                                                                                                                          ; Stuck at GND                   ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:bld_id_s1_translator|av_readdata_pre[29]                                                                     ;
;                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                       ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_bld_id:bld_id|readdata[26]                                                                                                                                          ; Stuck at GND                   ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:bld_id_s1_translator|av_readdata_pre[26]                                                                     ;
;                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                       ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_bld_id:bld_id|readdata[25]                                                                                                                                          ; Stuck at GND                   ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:bld_id_s1_translator|av_readdata_pre[25]                                                                     ;
;                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                       ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_bld_id:bld_id|readdata[23]                                                                                                                                          ; Stuck at GND                   ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:bld_id_s1_translator|av_readdata_pre[23]                                                                     ;
;                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                       ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_bld_id:bld_id|readdata[22]                                                                                                                                          ; Stuck at GND                   ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:bld_id_s1_translator|av_readdata_pre[22]                                                                     ;
;                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                       ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_bld_id:bld_id|readdata[21]                                                                                                                                          ; Stuck at GND                   ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:bld_id_s1_translator|av_readdata_pre[21]                                                                     ;
;                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                       ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_bld_id:bld_id|readdata[20]                                                                                                                                          ; Stuck at GND                   ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:bld_id_s1_translator|av_readdata_pre[20]                                                                     ;
;                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                       ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_bld_id:bld_id|readdata[18]                                                                                                                                          ; Stuck at GND                   ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:bld_id_s1_translator|av_readdata_pre[18]                                                                     ;
;                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                       ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_bld_id:bld_id|readdata[17]                                                                                                                                          ; Stuck at GND                   ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:bld_id_s1_translator|av_readdata_pre[17]                                                                     ;
;                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                       ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_bld_id:bld_id|readdata[15]                                                                                                                                          ; Stuck at GND                   ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:bld_id_s1_translator|av_readdata_pre[15]                                                                     ;
;                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                       ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_bld_id:bld_id|readdata[14]                                                                                                                                          ; Stuck at GND                   ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:bld_id_s1_translator|av_readdata_pre[14]                                                                     ;
;                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                       ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_bld_id:bld_id|readdata[13]                                                                                                                                          ; Stuck at GND                   ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:bld_id_s1_translator|av_readdata_pre[13]                                                                     ;
;                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                       ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_bld_id:bld_id|readdata[12]                                                                                                                                          ; Stuck at GND                   ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:bld_id_s1_translator|av_readdata_pre[12]                                                                     ;
;                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                       ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_bld_id:bld_id|readdata[10]                                                                                                                                          ; Stuck at GND                   ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:bld_id_s1_translator|av_readdata_pre[10]                                                                     ;
;                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                       ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_bld_id:bld_id|readdata[9]                                                                                                                                           ; Stuck at GND                   ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:bld_id_s1_translator|av_readdata_pre[9]                                                                      ;
;                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                       ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_bld_id:bld_id|readdata[7]                                                                                                                                           ; Stuck at GND                   ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:bld_id_s1_translator|av_readdata_pre[7]                                                                      ;
;                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                       ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_bld_id:bld_id|readdata[6]                                                                                                                                           ; Stuck at GND                   ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:bld_id_s1_translator|av_readdata_pre[6]                                                                      ;
;                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                       ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_bld_id:bld_id|readdata[5]                                                                                                                                           ; Stuck at GND                   ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:bld_id_s1_translator|av_readdata_pre[5]                                                                      ;
;                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                       ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_bld_id:bld_id|readdata[4]                                                                                                                                           ; Stuck at GND                   ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:bld_id_s1_translator|av_readdata_pre[4]                                                                      ;
;                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                       ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_bld_id:bld_id|readdata[3]                                                                                                                                           ; Stuck at GND                   ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:bld_id_s1_translator|av_readdata_pre[3]                                                                      ;
;                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                       ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_bld_id:bld_id|readdata[2]                                                                                                                                           ; Stuck at GND                   ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:bld_id_s1_translator|av_readdata_pre[2]                                                                      ;
;                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                       ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_bld_id:bld_id|readdata[1]                                                                                                                                           ; Stuck at GND                   ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:bld_id_s1_translator|av_readdata_pre[1]                                                                      ;
;                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                       ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[115]               ; Stuck at GND                   ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[115]                          ;
;                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                       ;
; uart_top:i_uart|uart_regs:regs|delayed_modem_signals[2]                                                                                                                                                   ; Stuck at GND                   ; uart_top:i_uart|uart_regs:regs|msr[2]                                                                                                                                                                                 ;
;                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                       ;
; uart_top:i_uart|uart_regs:regs|delayed_modem_signals[1]                                                                                                                                                   ; Stuck at GND                   ; uart_top:i_uart|uart_regs:regs|msr[1]                                                                                                                                                                                 ;
;                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                       ;
; uart_top:i_uart|uart_regs:regs|delayed_modem_signals[0]                                                                                                                                                   ; Stuck at GND                   ; uart_top:i_uart|uart_regs:regs|msr[0]                                                                                                                                                                                 ;
;                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                       ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[100]               ; Stuck at GND                   ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[100]                          ;
;                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                       ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[99]                ; Stuck at GND                   ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[99]                           ;
;                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                       ;
; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_ipic:i_pipe_ipic|irq_lines_sync0[15]                                                                                           ; Stuck at GND                   ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_ipic:i_pipe_ipic|irq_lines_i[15]                                                                                                           ;
;                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                       ;
; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_ipic:i_pipe_ipic|irq_lines_sync0[14]                                                                                           ; Stuck at GND                   ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_ipic:i_pipe_ipic|irq_lines_i[14]                                                                                                           ;
;                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                       ;
; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_ipic:i_pipe_ipic|irq_lines_sync0[13]                                                                                           ; Stuck at GND                   ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_ipic:i_pipe_ipic|irq_lines_i[13]                                                                                                           ;
;                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                       ;
; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_ipic:i_pipe_ipic|irq_lines_sync0[12]                                                                                           ; Stuck at GND                   ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_ipic:i_pipe_ipic|irq_lines_i[12]                                                                                                           ;
;                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                       ;
; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_ipic:i_pipe_ipic|irq_lines_sync0[11]                                                                                           ; Stuck at GND                   ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_ipic:i_pipe_ipic|irq_lines_i[11]                                                                                                           ;
;                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                       ;
; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_ipic:i_pipe_ipic|irq_lines_sync0[10]                                                                                           ; Stuck at GND                   ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_ipic:i_pipe_ipic|irq_lines_i[10]                                                                                                           ;
;                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                       ;
; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_ipic:i_pipe_ipic|irq_lines_sync0[9]                                                                                            ; Stuck at GND                   ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_ipic:i_pipe_ipic|irq_lines_i[9]                                                                                                            ;
;                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                       ;
; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_ipic:i_pipe_ipic|irq_lines_sync0[8]                                                                                            ; Stuck at GND                   ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_ipic:i_pipe_ipic|irq_lines_i[8]                                                                                                            ;
;                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                       ;
; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_ipic:i_pipe_ipic|irq_lines_sync0[7]                                                                                            ; Stuck at GND                   ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_ipic:i_pipe_ipic|irq_lines_i[7]                                                                                                            ;
;                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                       ;
; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_ipic:i_pipe_ipic|irq_lines_sync0[6]                                                                                            ; Stuck at GND                   ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_ipic:i_pipe_ipic|irq_lines_i[6]                                                                                                            ;
;                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                       ;
; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_ipic:i_pipe_ipic|irq_lines_sync0[5]                                                                                            ; Stuck at GND                   ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_ipic:i_pipe_ipic|irq_lines_i[5]                                                                                                            ;
;                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                       ;
; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_ipic:i_pipe_ipic|irq_lines_sync0[4]                                                                                            ; Stuck at GND                   ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_ipic:i_pipe_ipic|irq_lines_i[4]                                                                                                            ;
;                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                       ;
; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_ipic:i_pipe_ipic|irq_lines_sync0[3]                                                                                            ; Stuck at GND                   ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_ipic:i_pipe_ipic|irq_lines_i[3]                                                                                                            ;
;                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                       ;
; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_ipic:i_pipe_ipic|irq_lines_sync0[2]                                                                                            ; Stuck at GND                   ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_ipic:i_pipe_ipic|irq_lines_i[2]                                                                                                            ;
;                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                       ;
; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_ipic:i_pipe_ipic|irq_lines_sync0[1]                                                                                            ; Stuck at GND                   ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_ipic:i_pipe_ipic|irq_lines_i[1]                                                                                                            ;
;                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                       ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|cy10lp_qsys_mm_interconnect_0_cmd_mux:cmd_mux_002|locked[1]                                                                     ; Stuck at GND                   ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|cy10lp_qsys_mm_interconnect_0_cmd_mux:cmd_mux_002|prev_request[1]                                                                           ;
;                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                       ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|cy10lp_qsys_mm_interconnect_0_cmd_mux:cmd_mux_002|locked[0]                                                                     ; Stuck at GND                   ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|cy10lp_qsys_mm_interconnect_0_cmd_mux:cmd_mux_002|prev_request[0]                                                                           ;
;                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                       ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[98]                ; Stuck at GND                   ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[98]                           ;
;                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                       ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|cy10lp_qsys_mm_interconnect_0_cmd_mux:cmd_mux_001|locked[0]                                                                     ; Stuck at GND                   ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|cy10lp_qsys_mm_interconnect_0_cmd_mux:cmd_mux_001|prev_request[0]                                                                           ;
;                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                       ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|cy10lp_qsys_mm_interconnect_0_cmd_mux:cmd_mux|locked[1]                                                                         ; Stuck at GND                   ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|cy10lp_qsys_mm_interconnect_0_cmd_mux:cmd_mux|prev_request[1]                                                                               ;
;                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                       ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[97]                ; Stuck at GND                   ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[97]                           ;
;                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                       ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_hex_3_2_s1_agent_rsp_fifo|mem[0][100]                                                                 ; Lost Fanouts                   ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_hex_3_2_s1_agent_rsp_fifo|mem[1][100]                                                                             ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_hex_3_2_s1_agent_rsp_fifo|mem[0][99]                                                                  ; Lost Fanouts                   ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_hex_3_2_s1_agent_rsp_fifo|mem[1][99]                                                                              ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_hex_3_2_s1_agent_rsp_fifo|mem[0][98]                                                                  ; Lost Fanouts                   ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_hex_3_2_s1_agent_rsp_fifo|mem[1][98]                                                                              ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[90]                ; Stuck at GND                   ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[90]                           ;
;                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                       ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_hex_5_4_s1_agent_rsp_fifo|mem[0][100]                                                                 ; Lost Fanouts                   ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_hex_5_4_s1_agent_rsp_fifo|mem[1][100]                                                                             ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_hex_5_4_s1_agent_rsp_fifo|mem[0][99]                                                                  ; Lost Fanouts                   ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_hex_5_4_s1_agent_rsp_fifo|mem[1][99]                                                                              ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_hex_5_4_s1_agent_rsp_fifo|mem[0][98]                                                                  ; Lost Fanouts                   ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_hex_5_4_s1_agent_rsp_fifo|mem[1][98]                                                                              ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_hex_5_4_s1_agent_rsp_fifo|mem[0][97]                                                                  ; Lost Fanouts                   ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_hex_5_4_s1_agent_rsp_fifo|mem[1][97]                                                                              ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_hex_1_0_s1_agent_rsp_fifo|mem[0][100]                                                                 ; Lost Fanouts                   ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_hex_1_0_s1_agent_rsp_fifo|mem[1][100]                                                                             ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_hex_1_0_s1_agent_rsp_fifo|mem[0][99]                                                                  ; Lost Fanouts                   ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_hex_1_0_s1_agent_rsp_fifo|mem[1][99]                                                                              ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_hex_1_0_s1_agent_rsp_fifo|mem[0][98]                                                                  ; Lost Fanouts                   ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_hex_1_0_s1_agent_rsp_fifo|mem[1][98]                                                                              ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_hex_1_0_s1_agent_rsp_fifo|mem[0][97]                                                                  ; Lost Fanouts                   ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_hex_1_0_s1_agent_rsp_fifo|mem[1][97]                                                                              ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bld_id_s1_agent_rsp_fifo|mem[0][100]                                                                      ; Lost Fanouts                   ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bld_id_s1_agent_rsp_fifo|mem[1][100]                                                                                  ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bld_id_s1_agent_rsp_fifo|mem[0][99]                                                                       ; Lost Fanouts                   ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bld_id_s1_agent_rsp_fifo|mem[1][99]                                                                                   ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bld_id_s1_agent_rsp_fifo|mem[0][98]                                                                       ; Lost Fanouts                   ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bld_id_s1_agent_rsp_fifo|mem[1][98]                                                                                   ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bld_id_s1_agent_rsp_fifo|mem[0][97]                                                                       ; Lost Fanouts                   ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bld_id_s1_agent_rsp_fifo|mem[1][97]                                                                                   ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_sw_s1_agent_rsp_fifo|mem[0][100]                                                                      ; Lost Fanouts                   ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_sw_s1_agent_rsp_fifo|mem[1][100]                                                                                  ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_sw_s1_agent_rsp_fifo|mem[0][99]                                                                       ; Lost Fanouts                   ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_sw_s1_agent_rsp_fifo|mem[1][99]                                                                                   ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_sw_s1_agent_rsp_fifo|mem[0][98]                                                                       ; Lost Fanouts                   ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_sw_s1_agent_rsp_fifo|mem[1][98]                                                                                   ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_sw_s1_agent_rsp_fifo|mem[0][97]                                                                       ; Lost Fanouts                   ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_sw_s1_agent_rsp_fifo|mem[1][97]                                                                                   ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_hex_3_2_s1_agent_rsp_fifo|mem[0][97]                                                                  ; Lost Fanouts                   ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_hex_3_2_s1_agent_rsp_fifo|mem[1][97]                                                                              ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_agent_rsp_fifo|mem[0][99]                                                                      ; Lost Fanouts                   ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_agent_rsp_fifo|mem[1][99]                                                                                  ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_agent_rsp_fifo|mem[0][98]                                                                      ; Lost Fanouts                   ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_agent_rsp_fifo|mem[1][98]                                                                                  ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_agent_rsp_fifo|mem[0][97]                                                                      ; Lost Fanouts                   ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_agent_rsp_fifo|mem[1][97]                                                                                  ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avl_uart_s0_agent_rsp_fifo|mem[0][100]                                                                    ; Lost Fanouts                   ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avl_uart_s0_agent_rsp_fifo|mem[1][100]                                                                                ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avl_uart_s0_agent_rsp_fifo|mem[0][99]                                                                     ; Lost Fanouts                   ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avl_uart_s0_agent_rsp_fifo|mem[1][99]                                                                                 ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avl_uart_s0_agent_rsp_fifo|mem[0][98]                                                                     ; Lost Fanouts                   ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avl_uart_s0_agent_rsp_fifo|mem[1][98]                                                                                 ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avl_uart_s0_agent_rsp_fifo|mem[0][97]                                                                     ; Lost Fanouts                   ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avl_uart_s0_agent_rsp_fifo|mem[1][97]                                                                                 ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_bld_id:bld_id|readdata[0]                                                                                                                                           ; Stuck at GND                   ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:bld_id_s1_translator|av_readdata_pre[0]                                                                      ;
;                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                       ;
; scr1_top_ahb:i_scr1|scr1_reset_sync_cell:i_cpu_rstn_reset_sync|rst_n_dff[0]                                                                                                                               ; Stuck at VCC                   ; scr1_top_ahb:i_scr1|scr1_reset_sync_cell:i_cpu_rstn_reset_sync|rst_n_dff[1]                                                                                                                                           ;
;                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                       ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[88]                ; Stuck at GND                   ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[88]                           ;
;                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                       ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[69]                ; Stuck at GND                   ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[69]                           ;
;                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                       ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[37]                ; Stuck at GND                   ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[37]                           ;
;                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                       ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[36]                ; Stuck at GND                   ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[36]                           ;
;                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                       ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[117]                   ; Stuck at GND                   ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[117]                              ;
;                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                       ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[115]                   ; Stuck at GND                   ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[115]                              ;
;                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                       ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|in_data_buffer[100]                   ; Stuck at GND                   ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|out_data_buffer[100]                              ;
;                                                                                                                                                                                                           ; due to stuck port data_in      ;                                                                                                                                                                                                                       ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_agent_rsp_fifo|mem[0][100]                                                                     ; Lost Fanouts                   ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_agent_rsp_fifo|mem[1][100]                                                                                 ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 4757  ;
; Number of registers using Synchronous Clear  ; 125   ;
; Number of registers using Synchronous Load   ; 243   ;
; Number of registers using Asynchronous Clear ; 3744  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 3529  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                           ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                            ; Fan out ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_hdu:i_pipe_hdu|dbgc_timeout_cnt[0]                                                           ; 2       ;
; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_hdu:i_pipe_hdu|dbgc_timeout_cnt[1]                                                           ; 2       ;
; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_hdu:i_pipe_hdu|dbgc_timeout_cnt[2]                                                           ; 2       ;
; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_hdu:i_pipe_hdu|dbgc_timeout_cnt[3]                                                           ; 2       ;
; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_hdu:i_pipe_hdu|dbgc_timeout_cnt[4]                                                           ; 2       ;
; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_hdu:i_pipe_hdu|dbgc_timeout_cnt[5]                                                           ; 2       ;
; uart_top:i_uart|uart_regs:regs|uart_receiver:receiver|counter_t[0]                                                                                                           ; 2       ;
; uart_top:i_uart|uart_regs:regs|uart_receiver:receiver|counter_t[1]                                                                                                           ; 2       ;
; uart_top:i_uart|uart_regs:regs|uart_receiver:receiver|counter_t[2]                                                                                                           ; 2       ;
; uart_top:i_uart|uart_regs:regs|uart_receiver:receiver|counter_t[3]                                                                                                           ; 2       ;
; uart_top:i_uart|uart_regs:regs|uart_receiver:receiver|counter_t[4]                                                                                                           ; 2       ;
; uart_top:i_uart|uart_regs:regs|uart_receiver:receiver|counter_t[5]                                                                                                           ; 2       ;
; uart_top:i_uart|uart_regs:regs|uart_receiver:receiver|counter_t[6]                                                                                                           ; 2       ;
; uart_top:i_uart|uart_regs:regs|uart_receiver:receiver|counter_t[9]                                                                                                           ; 2       ;
; uart_top:i_uart|uart_regs:regs|uart_receiver:receiver|counter_b[0]                                                                                                           ; 2       ;
; uart_top:i_uart|uart_regs:regs|uart_receiver:receiver|counter_b[1]                                                                                                           ; 2       ;
; uart_top:i_uart|uart_regs:regs|uart_receiver:receiver|counter_b[2]                                                                                                           ; 2       ;
; uart_top:i_uart|uart_regs:regs|uart_receiver:receiver|counter_b[3]                                                                                                           ; 2       ;
; uart_top:i_uart|uart_regs:regs|uart_receiver:receiver|counter_b[4]                                                                                                           ; 2       ;
; uart_top:i_uart|uart_regs:regs|uart_receiver:receiver|counter_b[7]                                                                                                           ; 2       ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|m_cmd[1]                                                                                                                   ; 2       ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|m_cmd[3]                                                                                                                   ; 1       ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|m_cmd[2]                                                                                                                   ; 2       ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|m_cmd[0]                                                                                                                   ; 2       ;
; uart_top:i_uart|uart_regs:regs|uart_transmitter:transmitter|stx_o_tmp                                                                                                        ; 4       ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_pio_hex_1_0:pio_hex_1_0|data_out[0]                                                                                                    ; 2       ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_pio_hex_1_0:pio_hex_1_0|data_out[1]                                                                                                    ; 2       ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_pio_hex_1_0:pio_hex_1_0|data_out[2]                                                                                                    ; 2       ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_pio_hex_1_0:pio_hex_1_0|data_out[3]                                                                                                    ; 2       ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_pio_hex_1_0:pio_hex_1_0|data_out[4]                                                                                                    ; 2       ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_pio_hex_1_0:pio_hex_1_0|data_out[5]                                                                                                    ; 2       ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_pio_hex_1_0:pio_hex_1_0|data_out[6]                                                                                                    ; 2       ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_pio_hex_1_0:pio_hex_1_0|data_out[7]                                                                                                    ; 2       ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_pio_hex_1_0:pio_hex_1_0|data_out[8]                                                                                                    ; 2       ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_pio_hex_1_0:pio_hex_1_0|data_out[9]                                                                                                    ; 2       ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_pio_hex_1_0:pio_hex_1_0|data_out[10]                                                                                                   ; 2       ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_pio_hex_1_0:pio_hex_1_0|data_out[11]                                                                                                   ; 2       ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_pio_hex_1_0:pio_hex_1_0|data_out[12]                                                                                                   ; 2       ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_pio_hex_1_0:pio_hex_1_0|data_out[13]                                                                                                   ; 2       ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_pio_hex_1_0:pio_hex_1_0|data_out[14]                                                                                                   ; 2       ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_pio_hex_1_0:pio_hex_1_0|data_out[15]                                                                                                   ; 2       ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_pio_hex_1_0:pio_hex_3_2|data_out[0]                                                                                                    ; 2       ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_pio_hex_1_0:pio_hex_3_2|data_out[1]                                                                                                    ; 2       ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_pio_hex_1_0:pio_hex_3_2|data_out[2]                                                                                                    ; 2       ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_pio_hex_1_0:pio_hex_3_2|data_out[3]                                                                                                    ; 2       ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_pio_hex_1_0:pio_hex_3_2|data_out[4]                                                                                                    ; 2       ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_pio_hex_1_0:pio_hex_3_2|data_out[5]                                                                                                    ; 2       ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_pio_hex_1_0:pio_hex_3_2|data_out[6]                                                                                                    ; 2       ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_pio_hex_1_0:pio_hex_3_2|data_out[7]                                                                                                    ; 2       ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_pio_hex_1_0:pio_hex_3_2|data_out[8]                                                                                                    ; 2       ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_pio_hex_1_0:pio_hex_3_2|data_out[9]                                                                                                    ; 2       ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_pio_hex_1_0:pio_hex_3_2|data_out[10]                                                                                                   ; 2       ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_pio_hex_1_0:pio_hex_3_2|data_out[11]                                                                                                   ; 2       ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_pio_hex_1_0:pio_hex_3_2|data_out[12]                                                                                                   ; 2       ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_pio_hex_1_0:pio_hex_3_2|data_out[13]                                                                                                   ; 2       ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_pio_hex_1_0:pio_hex_3_2|data_out[14]                                                                                                   ; 2       ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_pio_hex_1_0:pio_hex_3_2|data_out[15]                                                                                                   ; 2       ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_pio_hex_1_0:pio_hex_5_4|data_out[0]                                                                                                    ; 2       ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_pio_hex_1_0:pio_hex_5_4|data_out[1]                                                                                                    ; 2       ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_pio_hex_1_0:pio_hex_5_4|data_out[2]                                                                                                    ; 2       ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_pio_hex_1_0:pio_hex_5_4|data_out[3]                                                                                                    ; 2       ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_pio_hex_1_0:pio_hex_5_4|data_out[4]                                                                                                    ; 2       ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_pio_hex_1_0:pio_hex_5_4|data_out[5]                                                                                                    ; 2       ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_pio_hex_1_0:pio_hex_5_4|data_out[6]                                                                                                    ; 2       ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_pio_hex_1_0:pio_hex_5_4|data_out[7]                                                                                                    ; 2       ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_pio_hex_1_0:pio_hex_5_4|data_out[8]                                                                                                    ; 2       ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_pio_hex_1_0:pio_hex_5_4|data_out[9]                                                                                                    ; 2       ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_pio_hex_1_0:pio_hex_5_4|data_out[10]                                                                                                   ; 2       ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_pio_hex_1_0:pio_hex_5_4|data_out[11]                                                                                                   ; 2       ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_pio_hex_1_0:pio_hex_5_4|data_out[12]                                                                                                   ; 2       ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_pio_hex_1_0:pio_hex_5_4|data_out[13]                                                                                                   ; 2       ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_pio_hex_1_0:pio_hex_5_4|data_out[14]                                                                                                   ; 2       ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_pio_hex_1_0:pio_hex_5_4|data_out[15]                                                                                                   ; 2       ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|i_addr[12]                                                                                                                 ; 9       ;
; cy10lp_qsys:i_cy10lp_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                      ; 501     ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|i_cmd[1]                                                                                                                   ; 2       ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|i_cmd[3]                                                                                                                   ; 2       ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|i_cmd[2]                                                                                                                   ; 2       ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|i_cmd[0]                                                                                                                   ; 2       ;
; uart_top:i_uart|uart_wb:wb_interface|wre                                                                                                                                     ; 3       ;
; cy10lp_qsys:i_cy10lp_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                          ; 851     ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:avl_dmem_m0_agent|hold_waitrequest                                      ; 64      ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|cy10lp_qsys_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb|top_priority_reg[0] ; 7       ;
; cy10lp_qsys:i_cy10lp_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                       ; 1       ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|refresh_counter[13]                                                                                                        ; 2       ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|refresh_counter[10]                                                                                                        ; 2       ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|refresh_counter[9]                                                                                                         ; 2       ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|refresh_counter[8]                                                                                                         ; 2       ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|refresh_counter[4]                                                                                                         ; 2       ;
; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|tap_ir_reg[0]                                                                                                  ; 8       ;
; cy10lp_qsys:i_cy10lp_qsys|altera_avalon_mm_bridge:avl_dmem|use_reg                                                                                                           ; 69      ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|cy10lp_qsys_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|top_priority_reg[0] ; 4       ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|cy10lp_qsys_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0] ; 7       ;
; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|cy10lp_qsys_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]     ; 3       ;
; cy10lp_qsys:i_cy10lp_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                           ; 1       ;
; cy10lp_qsys:i_cy10lp_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                       ; 1       ;
; uart_top:i_uart|uart_regs:regs|lcr[1]                                                                                                                                        ; 13      ;
; uart_top:i_uart|uart_regs:regs|lcr[0]                                                                                                                                        ; 14      ;
; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_ifu:i_pipe_ifu|rdata_curr                                                                    ; 7       ;
; cy10lp_qsys:i_cy10lp_qsys|altera_avalon_mm_bridge:avl_dmem|wr_reg_waitrequest                                                                                                ; 6       ;
; Total number of inverted registers = 181*                                                                                                                                    ;         ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
* Table truncated at 100 items. To change the number of inverted registers reported, set the "Number of Inverted Registers Reported" option under Assignments->Settings->Analysis and Synthesis Settings->More Settings


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Added for RAM Pass-Through Logic                                                                                                                                                                                 ;
+-------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+
; Register Name                                                                                                     ; RAM Name                                                                                               ;
+-------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+
; uart_top:i_uart|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|ram_rtl_0_bypass[0]  ; uart_top:i_uart|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|ram_rtl_0 ;
; uart_top:i_uart|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|ram_rtl_0_bypass[1]  ; uart_top:i_uart|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|ram_rtl_0 ;
; uart_top:i_uart|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|ram_rtl_0_bypass[2]  ; uart_top:i_uart|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|ram_rtl_0 ;
; uart_top:i_uart|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|ram_rtl_0_bypass[3]  ; uart_top:i_uart|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|ram_rtl_0 ;
; uart_top:i_uart|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|ram_rtl_0_bypass[4]  ; uart_top:i_uart|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|ram_rtl_0 ;
; uart_top:i_uart|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|ram_rtl_0_bypass[5]  ; uart_top:i_uart|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|ram_rtl_0 ;
; uart_top:i_uart|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|ram_rtl_0_bypass[6]  ; uart_top:i_uart|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|ram_rtl_0 ;
; uart_top:i_uart|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|ram_rtl_0_bypass[7]  ; uart_top:i_uart|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|ram_rtl_0 ;
; uart_top:i_uart|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|ram_rtl_0_bypass[8]  ; uart_top:i_uart|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|ram_rtl_0 ;
; uart_top:i_uart|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|ram_rtl_0_bypass[9]  ; uart_top:i_uart|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|ram_rtl_0 ;
; uart_top:i_uart|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|ram_rtl_0_bypass[10] ; uart_top:i_uart|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|ram_rtl_0 ;
; uart_top:i_uart|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|ram_rtl_0_bypass[11] ; uart_top:i_uart|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|ram_rtl_0 ;
; uart_top:i_uart|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|ram_rtl_0_bypass[12] ; uart_top:i_uart|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|ram_rtl_0 ;
; uart_top:i_uart|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|ram_rtl_0_bypass[13] ; uart_top:i_uart|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|ram_rtl_0 ;
; uart_top:i_uart|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|ram_rtl_0_bypass[14] ; uart_top:i_uart|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|ram_rtl_0 ;
; uart_top:i_uart|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|ram_rtl_0_bypass[15] ; uart_top:i_uart|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|ram_rtl_0 ;
; uart_top:i_uart|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|ram_rtl_0_bypass[16] ; uart_top:i_uart|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|ram_rtl_0 ;
; uart_top:i_uart|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[0]        ; uart_top:i_uart|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0       ;
; uart_top:i_uart|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[1]        ; uart_top:i_uart|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0       ;
; uart_top:i_uart|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[2]        ; uart_top:i_uart|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0       ;
; uart_top:i_uart|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[3]        ; uart_top:i_uart|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0       ;
; uart_top:i_uart|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[4]        ; uart_top:i_uart|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0       ;
; uart_top:i_uart|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[5]        ; uart_top:i_uart|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0       ;
; uart_top:i_uart|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[6]        ; uart_top:i_uart|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0       ;
; uart_top:i_uart|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[7]        ; uart_top:i_uart|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0       ;
; uart_top:i_uart|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[8]        ; uart_top:i_uart|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0       ;
; uart_top:i_uart|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[9]        ; uart_top:i_uart|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0       ;
; uart_top:i_uart|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[10]       ; uart_top:i_uart|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0       ;
; uart_top:i_uart|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[11]       ; uart_top:i_uart|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0       ;
; uart_top:i_uart|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[12]       ; uart_top:i_uart|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0       ;
; uart_top:i_uart|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[13]       ; uart_top:i_uart|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0       ;
; uart_top:i_uart|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[14]       ; uart_top:i_uart|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0       ;
; uart_top:i_uart|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[15]       ; uart_top:i_uart|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0       ;
; uart_top:i_uart|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0_bypass[16]       ; uart_top:i_uart|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0       ;
+-------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |cy10lp|scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|tap_ir_reg[4]                                                                                ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |cy10lp|scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_dm:i_dm|dmcontrol_ndmreset_ff                                                                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |cy10lp|cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_hex_1_0_s1_translator|wait_latency_counter[0] ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |cy10lp|cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_hex_3_2_s1_translator|wait_latency_counter[1] ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |cy10lp|cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_hex_5_4_s1_translator|wait_latency_counter[0] ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |cy10lp|cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_led_s1_translator|wait_latency_counter[0]     ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |cy10lp|cy10lp_qsys:i_cy10lp_qsys|altera_error_response_slave:default_slave|altera_error_response_slave_resp_logic:read_channel_resp|read_length[1]                ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |cy10lp|cy10lp_qsys:i_cy10lp_qsys|altera_error_response_slave:default_slave|altera_error_response_slave_resp_logic:write_channel_resp|read_length[4]               ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |cy10lp|scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_ifu:i_pipe_ifu|q_wptr[0]                                                   ;
; 3:1                ; 14 bits   ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |cy10lp|scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_tdu:i_pipe_tdu|icount_count_ff[11]                                         ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |cy10lp|scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_exu:i_pipe_exu|curr_pc[6]                                                  ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |cy10lp|scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_dm:i_dm|command_ff[13]                                                                                   ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |cy10lp|cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter|address_reg[2]            ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |cy10lp|cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo|mem_used[3]                        ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |cy10lp|cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_sw_s1_translator|wait_latency_counter[1]      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |cy10lp|cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:bld_id_s1_translator|wait_latency_counter[1]      ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |cy10lp|scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_hdu:i_pipe_hdu|csr_dpc_reg[8]                                              ;
; 3:1                ; 24 bits   ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |cy10lp|scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_csr:i_pipe_csr|csr_cycle_hi[19]                                            ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |cy10lp|scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_csr:i_pipe_csr|csr_cycle_hi[45]                                            ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |cy10lp|scr1_top_ahb:i_scr1|scr1_timer:i_timer|mtime_reg[11]                                                                                                       ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |cy10lp|scr1_top_ahb:i_scr1|scr1_timer:i_timer|mtime_reg[34]                                                                                                       ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |cy10lp|scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_csr:i_pipe_csr|csr_instret_lo[3]                                           ;
; 3:1                ; 24 bits   ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |cy10lp|scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_csr:i_pipe_csr|csr_instret_hi[10]                                          ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |cy10lp|scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_csr:i_pipe_csr|csr_instret_hi[43]                                          ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |cy10lp|scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|shift_reg.data[1]                                                                              ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |cy10lp|scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc_synchronizer:i_tapc_synchronizer|dmi_ch_tdi_core                                                    ;
; 3:1                ; 26 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |cy10lp|scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_ifu:i_pipe_ifu|imem_addr_r[8]                                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |cy10lp|uart_top:i_uart|uart_regs:regs|iir[2]                                                                                                                      ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |cy10lp|uart_top:i_uart|uart_regs:regs|block_cnt[2]                                                                                                                ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |cy10lp|uart_top:i_uart|uart_regs:regs|block_cnt[4]                                                                                                                ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |cy10lp|uart_top:i_uart|uart_regs:regs|uart_receiver:receiver|counter_t[7]                                                                                         ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |cy10lp|uart_top:i_uart|uart_regs:regs|uart_receiver:receiver|counter_b[6]                                                                                         ;
; 3:1                ; 4 bits    ; 8 LEs         ; 0 LEs                ; 8 LEs                  ; Yes        ; |cy10lp|scr1_top_ahb:i_scr1|scr1_dmem_ahb:i_dmem_ahb|data_fifo.hwidth[1]                                                                                           ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |cy10lp|scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_ifu:i_pipe_ifu|discard_resp_cnt[0]                                         ;
; 4:1                ; 29 bits   ; 58 LEs        ; 58 LEs               ; 0 LEs                  ; Yes        ; |cy10lp|scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_dmi:i_dmi|tap_dr_ff[2]                                                                                   ;
; 4:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |cy10lp|scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_dmi:i_dmi|tap_dr_ff[36]                                                                                  ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |cy10lp|scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|scr1_tapc_shift_reg:i_tap_idcode_reg|shift_reg[16]                                           ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |cy10lp|scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|scr1_tapc_shift_reg:i_tap_dr_bld_id_reg|shift_reg[15]                                        ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |cy10lp|scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_hdu:i_pipe_hdu|hart_runctrl.redirect.ebreak                                ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |cy10lp|scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_dm:i_dm|data1_ff[21]                                                                                     ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |cy10lp|scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_dmi:i_dmi|tap_dr_ff[32]                                                                                  ;
; 9:1                ; 8 bits    ; 48 LEs        ; 8 LEs                ; 40 LEs                 ; Yes        ; |cy10lp|uart_top:i_uart|uart_regs:regs|uart_transmitter:transmitter|shift_out[4]                                                                                   ;
; 6:1                ; 2 bits    ; 8 LEs         ; 0 LEs                ; 8 LEs                  ; Yes        ; |cy10lp|cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|cy10lp_qsys_sdram_input_efifo_module:the_cy10lp_qsys_sdram_input_efifo_module|entries[1]                 ;
; 6:1                ; 4 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; Yes        ; |cy10lp|uart_top:i_uart|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|top[3]                                                                      ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |cy10lp|scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_csr:i_pipe_csr|csr_mcause_ec[0]                                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |cy10lp|scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_csr:i_pipe_csr|csr_mcause_ec[2]                                            ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; Yes        ; |cy10lp|scr1_top_ahb:i_scr1|scr1_timer:i_timer|timeclk_cnt[6]                                                                                                      ;
; 6:1                ; 4 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; Yes        ; |cy10lp|uart_top:i_uart|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|top[2]                                                                            ;
; 4:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |cy10lp|cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|m_dqm[1]                                                                                                 ;
; 7:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |cy10lp|uart_top:i_uart|uart_regs:regs|uart_transmitter:transmitter|counter[2]                                                                                     ;
; 17:1               ; 2 bits    ; 22 LEs        ; 2 LEs                ; 20 LEs                 ; Yes        ; |cy10lp|uart_top:i_uart|uart_regs:regs|uart_receiver:receiver|rbit_counter[0]                                                                                      ;
; 7:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |cy10lp|uart_top:i_uart|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|count[1]                                                                    ;
; 7:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |cy10lp|uart_top:i_uart|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|count[2]                                                                          ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |cy10lp|scr1_top_ahb:i_scr1|scr1_dmem_ahb:i_dmem_ahb|data_fifo.hwdata[20]                                                                                          ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |cy10lp|cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|m_addr[11]                                                                                               ;
; 6:1                ; 31 bits   ; 124 LEs       ; 62 LEs               ; 62 LEs                 ; Yes        ; |cy10lp|scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_csr:i_pipe_csr|csr_mepc[4]                                                 ;
; 8:1                ; 2 bits    ; 10 LEs        ; 4 LEs                ; 6 LEs                  ; Yes        ; |cy10lp|uart_top:i_uart|uart_regs:regs|uart_transmitter:transmitter|counter[3]                                                                                     ;
; 18:1               ; 9 bits    ; 108 LEs       ; 9 LEs                ; 99 LEs                 ; Yes        ; |cy10lp|uart_top:i_uart|uart_regs:regs|uart_receiver:receiver|rf_data_in[4]                                                                                        ;
; 7:1                ; 3 bits    ; 12 LEs        ; 3 LEs                ; 9 LEs                  ; Yes        ; |cy10lp|uart_top:i_uart|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[0][0]                                                                        ;
; 7:1                ; 3 bits    ; 12 LEs        ; 3 LEs                ; 9 LEs                  ; Yes        ; |cy10lp|uart_top:i_uart|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[1][0]                                                                        ;
; 7:1                ; 3 bits    ; 12 LEs        ; 3 LEs                ; 9 LEs                  ; Yes        ; |cy10lp|uart_top:i_uart|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[2][1]                                                                        ;
; 7:1                ; 3 bits    ; 12 LEs        ; 3 LEs                ; 9 LEs                  ; Yes        ; |cy10lp|uart_top:i_uart|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[3][2]                                                                        ;
; 7:1                ; 3 bits    ; 12 LEs        ; 3 LEs                ; 9 LEs                  ; Yes        ; |cy10lp|uart_top:i_uart|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[4][0]                                                                        ;
; 7:1                ; 3 bits    ; 12 LEs        ; 3 LEs                ; 9 LEs                  ; Yes        ; |cy10lp|uart_top:i_uart|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[5][0]                                                                        ;
; 7:1                ; 3 bits    ; 12 LEs        ; 3 LEs                ; 9 LEs                  ; Yes        ; |cy10lp|uart_top:i_uart|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[6][2]                                                                        ;
; 7:1                ; 3 bits    ; 12 LEs        ; 3 LEs                ; 9 LEs                  ; Yes        ; |cy10lp|uart_top:i_uart|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[7][0]                                                                        ;
; 7:1                ; 3 bits    ; 12 LEs        ; 3 LEs                ; 9 LEs                  ; Yes        ; |cy10lp|uart_top:i_uart|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[8][2]                                                                        ;
; 7:1                ; 3 bits    ; 12 LEs        ; 3 LEs                ; 9 LEs                  ; Yes        ; |cy10lp|uart_top:i_uart|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[9][0]                                                                        ;
; 7:1                ; 3 bits    ; 12 LEs        ; 3 LEs                ; 9 LEs                  ; Yes        ; |cy10lp|uart_top:i_uart|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[10][0]                                                                       ;
; 7:1                ; 3 bits    ; 12 LEs        ; 3 LEs                ; 9 LEs                  ; Yes        ; |cy10lp|uart_top:i_uart|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[11][2]                                                                       ;
; 7:1                ; 3 bits    ; 12 LEs        ; 3 LEs                ; 9 LEs                  ; Yes        ; |cy10lp|uart_top:i_uart|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[12][0]                                                                       ;
; 7:1                ; 3 bits    ; 12 LEs        ; 3 LEs                ; 9 LEs                  ; Yes        ; |cy10lp|uart_top:i_uart|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[13][1]                                                                       ;
; 7:1                ; 3 bits    ; 12 LEs        ; 3 LEs                ; 9 LEs                  ; Yes        ; |cy10lp|uart_top:i_uart|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[14][1]                                                                       ;
; 7:1                ; 3 bits    ; 12 LEs        ; 3 LEs                ; 9 LEs                  ; Yes        ; |cy10lp|uart_top:i_uart|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|fifo[15][2]                                                                       ;
; 18:1               ; 4 bits    ; 48 LEs        ; 4 LEs                ; 44 LEs                 ; Yes        ; |cy10lp|uart_top:i_uart|uart_regs:regs|uart_receiver:receiver|rcounter16[2]                                                                                        ;
; 18:1               ; 4 bits    ; 48 LEs        ; 4 LEs                ; 44 LEs                 ; Yes        ; |cy10lp|uart_top:i_uart|uart_regs:regs|uart_receiver:receiver|rshift[1]                                                                                            ;
; 34:1               ; 22 bits   ; 484 LEs       ; 66 LEs               ; 418 LEs                ; Yes        ; |cy10lp|scr1_top_ahb:i_scr1|scr1_timer:i_timer|dmem_rdata[22]                                                                                                      ;
; 34:1               ; 8 bits    ; 176 LEs       ; 32 LEs               ; 144 LEs                ; Yes        ; |cy10lp|scr1_top_ahb:i_scr1|scr1_timer:i_timer|dmem_rdata[3]                                                                                                       ;
; 34:1               ; 2 bits    ; 44 LEs        ; 8 LEs                ; 36 LEs                 ; Yes        ; |cy10lp|scr1_top_ahb:i_scr1|scr1_timer:i_timer|dmem_rdata[1]                                                                                                       ;
; 7:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; Yes        ; |cy10lp|cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|m_addr[5]                                                                                                ;
; 7:1                ; 8 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; Yes        ; |cy10lp|cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|m_addr[3]                                                                                                ;
; 6:1                ; 16 bits   ; 64 LEs        ; 16 LEs               ; 48 LEs                 ; Yes        ; |cy10lp|scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_ifu:i_pipe_ifu|q_data[0][10]                                               ;
; 6:1                ; 16 bits   ; 64 LEs        ; 16 LEs               ; 48 LEs                 ; Yes        ; |cy10lp|scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_ifu:i_pipe_ifu|q_data[3][5]                                                ;
; 6:1                ; 16 bits   ; 64 LEs        ; 16 LEs               ; 48 LEs                 ; Yes        ; |cy10lp|scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_ifu:i_pipe_ifu|q_data[2][1]                                                ;
; 6:1                ; 16 bits   ; 64 LEs        ; 16 LEs               ; 48 LEs                 ; Yes        ; |cy10lp|scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_ifu:i_pipe_ifu|q_data[1][13]                                               ;
; 12:1               ; 4 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; Yes        ; |cy10lp|uart_top:i_uart|uart_wb:wb_interface|wb_dat_o[7]                                                                                                           ;
; 12:1               ; 4 bits    ; 32 LEs        ; 28 LEs               ; 4 LEs                  ; Yes        ; |cy10lp|uart_top:i_uart|uart_wb:wb_interface|wb_dat_o[3]                                                                                                           ;
; 35:1               ; 14 bits   ; 322 LEs       ; 154 LEs              ; 168 LEs                ; Yes        ; |cy10lp|scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_dmi:i_dmi|dmi_rdata_ff[15]                                                                               ;
; 35:1               ; 3 bits    ; 69 LEs        ; 24 LEs               ; 45 LEs                 ; Yes        ; |cy10lp|scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_dmi:i_dmi|dmi_rdata_ff[31]                                                                               ;
; 7:1                ; 44 bits   ; 176 LEs       ; 0 LEs                ; 176 LEs                ; Yes        ; |cy10lp|cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|active_addr[17]                                                                                          ;
; 11:1               ; 2 bits    ; 14 LEs        ; 10 LEs               ; 4 LEs                  ; Yes        ; |cy10lp|scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_dm:i_dm|abs_exec_instr_ff[4]                                                                             ;
; 11:1               ; 10 bits   ; 70 LEs        ; 50 LEs               ; 20 LEs                 ; Yes        ; |cy10lp|scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_dm:i_dm|abs_exec_instr_ff[21]                                                                            ;
; 11:1               ; 4 bits    ; 28 LEs        ; 8 LEs                ; 20 LEs                 ; Yes        ; |cy10lp|scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_dm:i_dm|abs_exec_instr_ff[13]                                                                            ;
; 12:1               ; 3 bits    ; 24 LEs        ; 18 LEs               ; 6 LEs                  ; Yes        ; |cy10lp|scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_dm:i_dm|abs_exec_instr_ff[11]                                                                            ;
; 12:1               ; 3 bits    ; 24 LEs        ; 18 LEs               ; 6 LEs                  ; Yes        ; |cy10lp|scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_dm:i_dm|abs_exec_instr_ff[19]                                                                            ;
; 12:1               ; 2 bits    ; 16 LEs        ; 12 LEs               ; 4 LEs                  ; Yes        ; |cy10lp|scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_dm:i_dm|abs_exec_instr_ff[17]                                                                            ;
; 12:1               ; 2 bits    ; 16 LEs        ; 10 LEs               ; 6 LEs                  ; Yes        ; |cy10lp|scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_dm:i_dm|abs_exec_instr_ff[9]                                                                             ;
; 11:1               ; 3 bits    ; 21 LEs        ; 12 LEs               ; 9 LEs                  ; Yes        ; |cy10lp|scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_csr:i_pipe_csr|csr_mtval[12]                                               ;
; 12:1               ; 6 bits    ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |cy10lp|scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_csr:i_pipe_csr|csr_mtval[4]                                                ;
; 12:1               ; 22 bits   ; 176 LEs       ; 88 LEs               ; 88 LEs                 ; Yes        ; |cy10lp|scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_csr:i_pipe_csr|csr_mtval[24]                                               ;
; 13:1               ; 32 bits   ; 256 LEs       ; 160 LEs              ; 96 LEs                 ; Yes        ; |cy10lp|scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_dm:i_dm|data0_ff[25]                                                                                     ;
; 15:1               ; 6 bits    ; 60 LEs        ; 36 LEs               ; 24 LEs                 ; Yes        ; |cy10lp|scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_dmi:i_dmi|dmi_rdata_ff[25]                                                                               ;
; 19:1               ; 2 bits    ; 24 LEs        ; 14 LEs               ; 10 LEs                 ; Yes        ; |cy10lp|scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_dmi:i_dmi|dmi_rdata_ff[9]                                                                                ;
; 19:1               ; 2 bits    ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; Yes        ; |cy10lp|scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_dmi:i_dmi|dmi_rdata_ff[22]                                                                               ;
; 25:1               ; 3 bits    ; 48 LEs        ; 12 LEs               ; 36 LEs                 ; Yes        ; |cy10lp|scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_dm:i_dm|abstractcs_cmderr_ff[0]                                                                          ;
; 3:1                ; 24 bits   ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |cy10lp|scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_exu:i_pipe_exu|curr_pc[10]                                                 ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |cy10lp|scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_hdu:i_pipe_hdu|dbgc_timeout_cnt[3]                                         ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |cy10lp|uart_top:i_uart|uart_regs:regs|uart_receiver:receiver|counter_t[4]                                                                                         ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |cy10lp|uart_top:i_uart|uart_regs:regs|uart_receiver:receiver|counter_t[6]                                                                                         ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |cy10lp|uart_top:i_uart|uart_regs:regs|uart_receiver:receiver|counter_b[0]                                                                                         ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |cy10lp|uart_top:i_uart|uart_regs:regs|uart_receiver:receiver|counter_b[3]                                                                                         ;
; 4:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |cy10lp|cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|m_data[0]                                                                                                ;
; 3:1                ; 31 bits   ; 62 LEs        ; 31 LEs               ; 31 LEs                 ; No         ; |cy10lp|scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_exu:i_pipe_exu|scr1_pipe_ialu:i_ialu|res32_2                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |cy10lp|cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|cy10lp_qsys_mm_interconnect_0_router:router|src_channel[1]                       ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |cy10lp|cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|cy10lp_qsys_mm_interconnect_0_router_001:router_001|src_channel[3]               ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |cy10lp|scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_ifu:i_pipe_ifu|Mux14                                                       ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |cy10lp|scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_ifu:i_pipe_ifu|instr_bypass.SCR1_BYPASS_RVC                                ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |cy10lp|scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_ifu:i_pipe_ifu|rdata_ident.SCR1_RDATA_RVC_NV                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |cy10lp|scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|dm_hart_status_qlfy.except                                                                                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |cy10lp|scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_exu:i_pipe_exu|exu2csr_r_req                                               ;
; 3:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; No         ; |cy10lp|scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_idu:i_pipe_idu|idu2exu_cmd.ialu_cmd[4]                                     ;
; 3:1                ; 22 bits   ; 44 LEs        ; 44 LEs               ; 0 LEs                  ; No         ; |cy10lp|scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_idu:i_pipe_idu|idu2exu_cmd.imm[15]                                         ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |cy10lp|scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_tdu:i_pipe_tdu|icount_decrement_cmb                                        ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |cy10lp|scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_exu:i_pipe_exu|ialu_op2[3]                                                 ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |cy10lp|scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_csr:i_pipe_csr|Selector190                                                 ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |cy10lp|uart_top:i_uart|uart_wb:wb_interface|wbstate                                                                                                               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |cy10lp|scr1_top_ahb:i_scr1|scr1_dmem_router:i_dmem_router|port_sel_r                                                                                              ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |cy10lp|scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_hdu:i_pipe_hdu|csr_dscratch0_out[4]                                        ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |cy10lp|scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_tdu:i_pipe_tdu|csr_addr_tdata2_cmb[0]                                      ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; No         ; |cy10lp|scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_tdu:i_pipe_tdu|csr_addr_icount_cmb                                         ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |cy10lp|scr1_top_ahb:i_scr1|scr1_dmem_ahb:i_dmem_ahb|req_fifo_new.hwdata[20]                                                                                       ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |cy10lp|scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_dm:i_dm|dmi_rdata                                                                                        ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |cy10lp|uart_top:i_uart|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|ram                                                           ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |cy10lp|scr1_top_ahb:i_scr1|scr1_dmem_ahb:i_dmem_ahb|req_fifo_new.hwdata[13]                                                                                       ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |cy10lp|scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_csr:i_pipe_csr|csr_cycle_up[0]                                             ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |cy10lp|scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_csr:i_pipe_csr|csr_cycle_up[1]                                             ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |cy10lp|scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_dm:i_dm|dhi_fsm_ff                                                                                       ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |cy10lp|scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_exu:i_pipe_exu|scr1_pipe_ialu:i_ialu|sum1_op1[4]                           ;
; 5:1                ; 32 bits   ; 96 LEs        ; 96 LEs               ; 0 LEs                  ; No         ; |cy10lp|scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_tdu:i_pipe_tdu|csr_wr_data_cmb[31]                                         ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |cy10lp|scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_hdu:i_pipe_hdu|dm_dreg_wdata[27]                                           ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |cy10lp|scr1_top_ahb:i_scr1|scr1_dmem_ahb:i_dmem_ahb|req_fifo_new.hwdata[27]                                                                                       ;
; 5:1                ; 4 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |cy10lp|scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|reg_data[3]                                                                                    ;
; 5:1                ; 4 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |cy10lp|scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|cmd_data[0]                                                                                    ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |cy10lp|scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_dm:i_dm|dmi_rdata                                                                                        ;
; 4:1                ; 33 bits   ; 66 LEs        ; 66 LEs               ; 0 LEs                  ; No         ; |cy10lp|scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_exu:i_pipe_exu|scr1_pipe_ialu:i_ialu|Add2                                  ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; No         ; |cy10lp|scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_ifu:i_pipe_ifu|rdata_ident.SCR1_RDATA_RVI_LO_RVI_HI                        ;
; 4:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; No         ; |cy10lp|scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_ifu:i_pipe_ifu|rdata_ident.SCR1_RDATA_RVI_LO_RVC                           ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; No         ; |cy10lp|scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_idu:i_pipe_idu|idu2exu_cmd.lsu_cmd[1]                                      ;
; 5:1                ; 2 bits    ; 6 LEs         ; 2 LEs                ; 4 LEs                  ; No         ; |cy10lp|scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_idu:i_pipe_idu|idu2exu_cmd.csr_cmd[1]                                      ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; No         ; |cy10lp|scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_idu:i_pipe_idu|Mux37                                                       ;
; 5:1                ; 31 bits   ; 93 LEs        ; 93 LEs               ; 0 LEs                  ; No         ; |cy10lp|scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_exu:i_pipe_exu|scr1_pipe_ialu:i_ialu|sum2_op1[20]                          ;
; 16:1               ; 2 bits    ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |cy10lp|scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_ipic:i_pipe_ipic|Mux21                                                          ;
; 5:1                ; 3 bits    ; 9 LEs         ; 3 LEs                ; 6 LEs                  ; No         ; |cy10lp|scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_dm:i_dm|dmi_rdata[26]                                                                                    ;
; 9:1                ; 2 bits    ; 12 LEs        ; 10 LEs               ; 2 LEs                  ; No         ; |cy10lp|scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_dm:i_dm|hart_pbuf_instr[3]                                                                               ;
; 9:1                ; 4 bits    ; 24 LEs        ; 20 LEs               ; 4 LEs                  ; No         ; |cy10lp|scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_dm:i_dm|hart_pbuf_instr[1]                                                                               ;
; 4:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |cy10lp|scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_tdu:i_pipe_tdu|csr2tdu_rdata                                               ;
; 16:1               ; 3 bits    ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; No         ; |cy10lp|uart_top:i_uart|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|Mux62                                                                             ;
; 6:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; No         ; |cy10lp|uart_top:i_uart|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|bottom                                                                      ;
; 6:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; No         ; |cy10lp|uart_top:i_uart|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|bottom                                                                            ;
; 6:1                ; 31 bits   ; 124 LEs       ; 93 LEs               ; 31 LEs                 ; No         ; |cy10lp|scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_exu:i_pipe_exu|scr1_pipe_ialu:i_ialu|Add0                                  ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |cy10lp|cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|cy10lp_qsys_mm_interconnect_0_router_001:router_001|src_data[103]                ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; No         ; |cy10lp|scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_ifu:i_pipe_ifu|ifu2idu_instr[0]                                            ;
; 5:1                ; 5 bits    ; 15 LEs        ; 15 LEs               ; 0 LEs                  ; No         ; |cy10lp|scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_idu:i_pipe_idu|Selector31                                                  ;
; 5:1                ; 11 bits   ; 33 LEs        ; 33 LEs               ; 0 LEs                  ; No         ; |cy10lp|scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_idu:i_pipe_idu|Selector24                                                  ;
; 5:1                ; 8 bits    ; 24 LEs        ; 16 LEs               ; 8 LEs                  ; No         ; |cy10lp|scr1_top_ahb:i_scr1|scr1_dmem_ahb:i_dmem_ahb|Mux10                                                                                                         ;
; 10:1               ; 26 bits   ; 156 LEs       ; 130 LEs              ; 26 LEs                 ; No         ; |cy10lp|scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_dm:i_dm|hart_pbuf_instr[16]                                                                              ;
; 7:1                ; 3 bits    ; 12 LEs        ; 3 LEs                ; 9 LEs                  ; No         ; |cy10lp|scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_idu:i_pipe_idu|idu2exu_cmd.exc_code[3]                                     ;
; 6:1                ; 3 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |cy10lp|scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_idu:i_pipe_idu|Selector38                                                  ;
; 33:1               ; 32 bits   ; 704 LEs       ; 672 LEs              ; 32 LEs                 ; No         ; |cy10lp|scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_mprf:i_pipe_mprf|mprf2exu_rs1_data[16]                                     ;
; 33:1               ; 32 bits   ; 704 LEs       ; 672 LEs              ; 32 LEs                 ; No         ; |cy10lp|scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_mprf:i_pipe_mprf|mprf2exu_rs2_data[29]                                     ;
; 8:1                ; 13 bits   ; 65 LEs        ; 52 LEs               ; 13 LEs                 ; No         ; |cy10lp|scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_ifu:i_pipe_ifu|ifu2idu_instr[8]                                            ;
; 7:1                ; 14 bits   ; 56 LEs        ; 56 LEs               ; 0 LEs                  ; No         ; |cy10lp|scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_tdu:i_pipe_tdu|csr2tdu_rdata                                               ;
; 7:1                ; 2 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |cy10lp|scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_tdu:i_pipe_tdu|csr2tdu_rdata                                               ;
; 7:1                ; 3 bits    ; 12 LEs        ; 9 LEs                ; 3 LEs                  ; No         ; |cy10lp|scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_tdu:i_pipe_tdu|csr2tdu_rdata                                               ;
; 7:1                ; 28 bits   ; 112 LEs       ; 112 LEs              ; 0 LEs                  ; No         ; |cy10lp|scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_exu:i_pipe_exu|Selector48                                                  ;
; 9:1                ; 2 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |cy10lp|cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|cy10lp_qsys_mm_interconnect_0_router_001:router_001|src_data[102]                ;
; 9:1                ; 16 bits   ; 96 LEs        ; 80 LEs               ; 16 LEs                 ; No         ; |cy10lp|scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_ifu:i_pipe_ifu|ifu2idu_instr[23]                                           ;
; 8:1                ; 2 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |cy10lp|scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_exu:i_pipe_exu|Selector64                                                  ;
; 10:1               ; 2 bits    ; 12 LEs        ; 2 LEs                ; 10 LEs                 ; No         ; |cy10lp|cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|cy10lp_qsys_mm_interconnect_0_router_001:router_001|src_channel[1]               ;
; 11:1               ; 4 bits    ; 28 LEs        ; 16 LEs               ; 12 LEs                 ; No         ; |cy10lp|scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_hdu:i_pipe_hdu|pbuf_state                                                  ;
; 10:1               ; 2 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; No         ; |cy10lp|cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|Selector34                                                                                               ;
; 15:1               ; 2 bits    ; 20 LEs        ; 8 LEs                ; 12 LEs                 ; No         ; |cy10lp|scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_exu:i_pipe_exu|exu2mprf_rs2_addr[0]                                        ;
; 14:1               ; 2 bits    ; 18 LEs        ; 10 LEs               ; 8 LEs                  ; No         ; |cy10lp|ahb_avalon_bridge:i_ahb_dmem|Selector2                                                                                                                     ;
; 14:1               ; 2 bits    ; 18 LEs        ; 8 LEs                ; 10 LEs                 ; No         ; |cy10lp|scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_dm:i_dm|dhi_fsm_ff                                                                                       ;
; 16:1               ; 2 bits    ; 20 LEs        ; 8 LEs                ; 12 LEs                 ; No         ; |cy10lp|cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|Selector27                                                                                               ;
; 45:1               ; 8 bits    ; 240 LEs       ; 144 LEs              ; 96 LEs                 ; No         ; |cy10lp|scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_exu:i_pipe_exu|Selector86                                                  ;
; 47:1               ; 4 bits    ; 124 LEs       ; 72 LEs               ; 52 LEs                 ; No         ; |cy10lp|scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_exu:i_pipe_exu|Selector94                                                  ;
; 48:1               ; 2 bits    ; 64 LEs        ; 38 LEs               ; 26 LEs                 ; No         ; |cy10lp|scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_exu:i_pipe_exu|Selector99                                                  ;
; 49:1               ; 7 bits    ; 224 LEs       ; 140 LEs              ; 84 LEs                 ; No         ; |cy10lp|scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_exu:i_pipe_exu|Selector81                                                  ;
; 50:1               ; 4 bits    ; 132 LEs       ; 84 LEs               ; 48 LEs                 ; No         ; |cy10lp|scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_exu:i_pipe_exu|Selector77                                                  ;
; 51:1               ; 2 bits    ; 68 LEs        ; 44 LEs               ; 24 LEs                 ; No         ; |cy10lp|scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_exu:i_pipe_exu|Selector72                                                  ;
; 36:1               ; 10 bits   ; 240 LEs       ; 170 LEs              ; 70 LEs                 ; No         ; |cy10lp|scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_csr:i_pipe_csr|Selector130                                                 ;
; 37:1               ; 4 bits    ; 96 LEs        ; 72 LEs               ; 24 LEs                 ; No         ; |cy10lp|scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_csr:i_pipe_csr|Selector132                                                 ;
; 44:1               ; 3 bits    ; 87 LEs        ; 63 LEs               ; 24 LEs                 ; No         ; |cy10lp|scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_csr:i_pipe_csr|Selector153                                                 ;
; 42:1               ; 2 bits    ; 56 LEs        ; 40 LEs               ; 16 LEs                 ; No         ; |cy10lp|scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_csr:i_pipe_csr|Selector145                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_onchip_ram:onchip_ram|altsyncram:the_altsyncram|altsyncram_4gf1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                            ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                             ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------+


+--------------------------------------------------------------------------+
; Source assignments for cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram ;
+-----------------------------+-------+------+-----------------------------+
; Assignment                  ; Value ; From ; To                          ;
+-----------------------------+-------+------+-----------------------------+
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[15]                 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[14]                 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[13]                 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[12]                 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[11]                 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[10]                 ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[9]                  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[8]                  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[7]                  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[6]                  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[5]                  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[4]                  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[3]                  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[2]                  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[1]                  ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[0]                  ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[3]                    ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[2]                    ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[1]                    ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_cmd[0]                    ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_bank[1]                   ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_bank[0]                   ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[12]                  ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[11]                  ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[10]                  ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[9]                   ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[8]                   ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[7]                   ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[6]                   ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[5]                   ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[4]                   ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[3]                   ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[2]                   ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[1]                   ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_addr[0]                   ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[15]                  ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[15]                  ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[14]                  ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[14]                  ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[13]                  ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[13]                  ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[12]                  ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[12]                  ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[11]                  ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[11]                  ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[10]                  ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[10]                  ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[9]                   ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[9]                   ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[8]                   ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[8]                   ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[7]                   ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[7]                   ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[6]                   ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[6]                   ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[5]                   ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[5]                   ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[4]                   ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[4]                   ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[3]                   ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[3]                   ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[2]                   ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[2]                   ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[1]                   ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[1]                   ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_data[0]                   ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; m_data[0]                   ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[1]                    ;
; FAST_OUTPUT_REGISTER        ; ON    ; -    ; m_dqm[0]                    ;
; FAST_OUTPUT_ENABLE_REGISTER ; ON    ; -    ; oe                          ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[15]~reg0            ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[14]~reg0            ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[13]~reg0            ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[12]~reg0            ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[11]~reg0            ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[10]~reg0            ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[9]~reg0             ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[8]~reg0             ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[7]~reg0             ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[6]~reg0             ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[5]~reg0             ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[4]~reg0             ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[3]~reg0             ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[2]~reg0             ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[1]~reg0             ;
; FAST_INPUT_REGISTER         ; ON    ; -    ; za_data[0]~reg0             ;
+-----------------------------+-------+------+-----------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|cy10lp_qsys_mm_interconnect_0_cmd_demux:cmd_demux ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                               ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                             ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|cy10lp_qsys_mm_interconnect_0_cmd_demux_001:cmd_demux_001 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                        ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                       ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                     ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|cy10lp_qsys_mm_interconnect_0_rsp_demux:rsp_demux ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                               ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                             ;
+-----------------+-------+------+-------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|cy10lp_qsys_mm_interconnect_0_rsp_demux:rsp_demux_001 ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                    ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                   ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                 ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|cy10lp_qsys_mm_interconnect_0_rsp_demux:rsp_demux_002 ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                    ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                   ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                 ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|cy10lp_qsys_mm_interconnect_0_rsp_demux_003:rsp_demux_003 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                        ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                       ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                     ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|cy10lp_qsys_mm_interconnect_0_rsp_demux_004:rsp_demux_004 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                        ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                       ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                     ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|cy10lp_qsys_mm_interconnect_0_rsp_demux_004:rsp_demux_005 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                        ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                       ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                     ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|cy10lp_qsys_mm_interconnect_0_rsp_demux_004:rsp_demux_006 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                        ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                       ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                     ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|cy10lp_qsys_mm_interconnect_0_rsp_demux_004:rsp_demux_007 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                        ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                       ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                     ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|cy10lp_qsys_mm_interconnect_0_rsp_demux_004:rsp_demux_008 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                        ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                       ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                     ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|cy10lp_qsys_mm_interconnect_0_rsp_demux_004:rsp_demux_009 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                        ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                       ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                     ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|cy10lp_qsys_mm_interconnect_0_rsp_demux_004:rsp_demux_010 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                                        ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                                                       ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                                                     ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                           ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                       ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                       ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                           ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                                      ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                                      ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                                      ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                       ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                       ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                       ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                       ;
+-----------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                               ;
+-----------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                           ;
+-----------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                               ;
+-----------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                           ;
+-----------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                               ;
+-----------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                           ;
+-----------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                               ;
+-----------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                           ;
+-----------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+-----------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                               ;
+-----------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                           ;
+-----------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+-----------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value       ; From ; To                                                                                                                                                                                               ;
+-----------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; dreg[0]                                                                                                                                                                                          ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; dreg[0]                                                                                                                                                                                          ;
; PRESERVE_REGISTER           ; ON          ; -    ; dreg[0]                                                                                                                                                                                          ;
; ADV_NETLIST_OPT_ALLOWED     ; NEVER_ALLOW ; -    ; din_s1                                                                                                                                                                                           ;
; SYNCHRONIZER_IDENTIFICATION ; FORCED      ; -    ; din_s1                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; ON          ; -    ; din_s1                                                                                                                                                                                           ;
; PRESERVE_REGISTER           ; ON          ; -    ; din_s1                                                                                                                                                                                           ;
+-----------------------------+-------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cy10lp_qsys:i_cy10lp_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                              ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                          ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                          ;
+-------------------+-------+------+-------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cy10lp_qsys:i_cy10lp_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                  ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                              ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                              ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cy10lp_qsys:i_cy10lp_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                  ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                              ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                              ;
+-------------------+-------+------+-----------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for cy10lp_qsys:i_cy10lp_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                      ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                  ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                  ;
+-------------------+-------+------+---------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for uart_top:i_uart|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|altsyncram:ram_rtl_0|altsyncram_n9c1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                        ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                         ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for uart_top:i_uart|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0|altsyncram_n9c1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                  ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                   ;
+---------------------------------+--------------------+------+-----------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll:i_pll|altpll:altpll_component ;
+-------------------------------+-----------------------+------------------------+
; Parameter Name                ; Value                 ; Type                   ;
+-------------------------------+-----------------------+------------------------+
; OPERATION_MODE                ; NORMAL                ; Untyped                ;
; PLL_TYPE                      ; AUTO                  ; Untyped                ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=pll ; Untyped                ;
; QUALIFY_CONF_DONE             ; OFF                   ; Untyped                ;
; COMPENSATE_CLOCK              ; CLK0                  ; Untyped                ;
; SCAN_CHAIN                    ; LONG                  ; Untyped                ;
; PRIMARY_CLOCK                 ; INCLK0                ; Untyped                ;
; INCLK0_INPUT_FREQUENCY        ; 20000                 ; Signed Integer         ;
; INCLK1_INPUT_FREQUENCY        ; 0                     ; Untyped                ;
; GATE_LOCK_SIGNAL              ; NO                    ; Untyped                ;
; GATE_LOCK_COUNTER             ; 0                     ; Untyped                ;
; LOCK_HIGH                     ; 1                     ; Untyped                ;
; LOCK_LOW                      ; 1                     ; Untyped                ;
; VALID_LOCK_MULTIPLIER         ; 1                     ; Untyped                ;
; INVALID_LOCK_MULTIPLIER       ; 5                     ; Untyped                ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                   ; Untyped                ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                   ; Untyped                ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                   ; Untyped                ;
; SKIP_VCO                      ; OFF                   ; Untyped                ;
; SWITCH_OVER_COUNTER           ; 0                     ; Untyped                ;
; SWITCH_OVER_TYPE              ; AUTO                  ; Untyped                ;
; FEEDBACK_SOURCE               ; EXTCLK0               ; Untyped                ;
; BANDWIDTH                     ; 0                     ; Untyped                ;
; BANDWIDTH_TYPE                ; AUTO                  ; Untyped                ;
; SPREAD_FREQUENCY              ; 0                     ; Untyped                ;
; DOWN_SPREAD                   ; 0                     ; Untyped                ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                   ; Untyped                ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                   ; Untyped                ;
; CLK9_MULTIPLY_BY              ; 0                     ; Untyped                ;
; CLK8_MULTIPLY_BY              ; 0                     ; Untyped                ;
; CLK7_MULTIPLY_BY              ; 0                     ; Untyped                ;
; CLK6_MULTIPLY_BY              ; 0                     ; Untyped                ;
; CLK5_MULTIPLY_BY              ; 1                     ; Untyped                ;
; CLK4_MULTIPLY_BY              ; 1                     ; Untyped                ;
; CLK3_MULTIPLY_BY              ; 1                     ; Untyped                ;
; CLK2_MULTIPLY_BY              ; 2                     ; Signed Integer         ;
; CLK1_MULTIPLY_BY              ; 2                     ; Signed Integer         ;
; CLK0_MULTIPLY_BY              ; 2                     ; Signed Integer         ;
; CLK9_DIVIDE_BY                ; 0                     ; Untyped                ;
; CLK8_DIVIDE_BY                ; 0                     ; Untyped                ;
; CLK7_DIVIDE_BY                ; 0                     ; Untyped                ;
; CLK6_DIVIDE_BY                ; 0                     ; Untyped                ;
; CLK5_DIVIDE_BY                ; 1                     ; Untyped                ;
; CLK4_DIVIDE_BY                ; 1                     ; Untyped                ;
; CLK3_DIVIDE_BY                ; 1                     ; Untyped                ;
; CLK2_DIVIDE_BY                ; 1                     ; Signed Integer         ;
; CLK1_DIVIDE_BY                ; 1                     ; Signed Integer         ;
; CLK0_DIVIDE_BY                ; 5                     ; Signed Integer         ;
; CLK9_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK8_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK7_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK6_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK5_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK4_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK3_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK2_PHASE_SHIFT              ; 3000                  ; Untyped                ;
; CLK1_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK0_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK5_TIME_DELAY               ; 0                     ; Untyped                ;
; CLK4_TIME_DELAY               ; 0                     ; Untyped                ;
; CLK3_TIME_DELAY               ; 0                     ; Untyped                ;
; CLK2_TIME_DELAY               ; 0                     ; Untyped                ;
; CLK1_TIME_DELAY               ; 0                     ; Untyped                ;
; CLK0_TIME_DELAY               ; 0                     ; Untyped                ;
; CLK9_DUTY_CYCLE               ; 50                    ; Untyped                ;
; CLK8_DUTY_CYCLE               ; 50                    ; Untyped                ;
; CLK7_DUTY_CYCLE               ; 50                    ; Untyped                ;
; CLK6_DUTY_CYCLE               ; 50                    ; Untyped                ;
; CLK5_DUTY_CYCLE               ; 50                    ; Untyped                ;
; CLK4_DUTY_CYCLE               ; 50                    ; Untyped                ;
; CLK3_DUTY_CYCLE               ; 50                    ; Untyped                ;
; CLK2_DUTY_CYCLE               ; 50                    ; Signed Integer         ;
; CLK1_DUTY_CYCLE               ; 50                    ; Signed Integer         ;
; CLK0_DUTY_CYCLE               ; 50                    ; Signed Integer         ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; LOCK_WINDOW_UI                ;  0.05                 ; Untyped                ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                ; Untyped                ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                ; Untyped                ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                ; Untyped                ;
; DPA_MULTIPLY_BY               ; 0                     ; Untyped                ;
; DPA_DIVIDE_BY                 ; 1                     ; Untyped                ;
; DPA_DIVIDER                   ; 0                     ; Untyped                ;
; EXTCLK3_MULTIPLY_BY           ; 1                     ; Untyped                ;
; EXTCLK2_MULTIPLY_BY           ; 1                     ; Untyped                ;
; EXTCLK1_MULTIPLY_BY           ; 1                     ; Untyped                ;
; EXTCLK0_MULTIPLY_BY           ; 1                     ; Untyped                ;
; EXTCLK3_DIVIDE_BY             ; 1                     ; Untyped                ;
; EXTCLK2_DIVIDE_BY             ; 1                     ; Untyped                ;
; EXTCLK1_DIVIDE_BY             ; 1                     ; Untyped                ;
; EXTCLK0_DIVIDE_BY             ; 1                     ; Untyped                ;
; EXTCLK3_PHASE_SHIFT           ; 0                     ; Untyped                ;
; EXTCLK2_PHASE_SHIFT           ; 0                     ; Untyped                ;
; EXTCLK1_PHASE_SHIFT           ; 0                     ; Untyped                ;
; EXTCLK0_PHASE_SHIFT           ; 0                     ; Untyped                ;
; EXTCLK3_TIME_DELAY            ; 0                     ; Untyped                ;
; EXTCLK2_TIME_DELAY            ; 0                     ; Untyped                ;
; EXTCLK1_TIME_DELAY            ; 0                     ; Untyped                ;
; EXTCLK0_TIME_DELAY            ; 0                     ; Untyped                ;
; EXTCLK3_DUTY_CYCLE            ; 50                    ; Untyped                ;
; EXTCLK2_DUTY_CYCLE            ; 50                    ; Untyped                ;
; EXTCLK1_DUTY_CYCLE            ; 50                    ; Untyped                ;
; EXTCLK0_DUTY_CYCLE            ; 50                    ; Untyped                ;
; VCO_MULTIPLY_BY               ; 0                     ; Untyped                ;
; VCO_DIVIDE_BY                 ; 0                     ; Untyped                ;
; SCLKOUT0_PHASE_SHIFT          ; 0                     ; Untyped                ;
; SCLKOUT1_PHASE_SHIFT          ; 0                     ; Untyped                ;
; VCO_MIN                       ; 0                     ; Untyped                ;
; VCO_MAX                       ; 0                     ; Untyped                ;
; VCO_CENTER                    ; 0                     ; Untyped                ;
; PFD_MIN                       ; 0                     ; Untyped                ;
; PFD_MAX                       ; 0                     ; Untyped                ;
; M_INITIAL                     ; 0                     ; Untyped                ;
; M                             ; 0                     ; Untyped                ;
; N                             ; 1                     ; Untyped                ;
; M2                            ; 1                     ; Untyped                ;
; N2                            ; 1                     ; Untyped                ;
; SS                            ; 1                     ; Untyped                ;
; C0_HIGH                       ; 0                     ; Untyped                ;
; C1_HIGH                       ; 0                     ; Untyped                ;
; C2_HIGH                       ; 0                     ; Untyped                ;
; C3_HIGH                       ; 0                     ; Untyped                ;
; C4_HIGH                       ; 0                     ; Untyped                ;
; C5_HIGH                       ; 0                     ; Untyped                ;
; C6_HIGH                       ; 0                     ; Untyped                ;
; C7_HIGH                       ; 0                     ; Untyped                ;
; C8_HIGH                       ; 0                     ; Untyped                ;
; C9_HIGH                       ; 0                     ; Untyped                ;
; C0_LOW                        ; 0                     ; Untyped                ;
; C1_LOW                        ; 0                     ; Untyped                ;
; C2_LOW                        ; 0                     ; Untyped                ;
; C3_LOW                        ; 0                     ; Untyped                ;
; C4_LOW                        ; 0                     ; Untyped                ;
; C5_LOW                        ; 0                     ; Untyped                ;
; C6_LOW                        ; 0                     ; Untyped                ;
; C7_LOW                        ; 0                     ; Untyped                ;
; C8_LOW                        ; 0                     ; Untyped                ;
; C9_LOW                        ; 0                     ; Untyped                ;
; C0_INITIAL                    ; 0                     ; Untyped                ;
; C1_INITIAL                    ; 0                     ; Untyped                ;
; C2_INITIAL                    ; 0                     ; Untyped                ;
; C3_INITIAL                    ; 0                     ; Untyped                ;
; C4_INITIAL                    ; 0                     ; Untyped                ;
; C5_INITIAL                    ; 0                     ; Untyped                ;
; C6_INITIAL                    ; 0                     ; Untyped                ;
; C7_INITIAL                    ; 0                     ; Untyped                ;
; C8_INITIAL                    ; 0                     ; Untyped                ;
; C9_INITIAL                    ; 0                     ; Untyped                ;
; C0_MODE                       ; BYPASS                ; Untyped                ;
; C1_MODE                       ; BYPASS                ; Untyped                ;
; C2_MODE                       ; BYPASS                ; Untyped                ;
; C3_MODE                       ; BYPASS                ; Untyped                ;
; C4_MODE                       ; BYPASS                ; Untyped                ;
; C5_MODE                       ; BYPASS                ; Untyped                ;
; C6_MODE                       ; BYPASS                ; Untyped                ;
; C7_MODE                       ; BYPASS                ; Untyped                ;
; C8_MODE                       ; BYPASS                ; Untyped                ;
; C9_MODE                       ; BYPASS                ; Untyped                ;
; C0_PH                         ; 0                     ; Untyped                ;
; C1_PH                         ; 0                     ; Untyped                ;
; C2_PH                         ; 0                     ; Untyped                ;
; C3_PH                         ; 0                     ; Untyped                ;
; C4_PH                         ; 0                     ; Untyped                ;
; C5_PH                         ; 0                     ; Untyped                ;
; C6_PH                         ; 0                     ; Untyped                ;
; C7_PH                         ; 0                     ; Untyped                ;
; C8_PH                         ; 0                     ; Untyped                ;
; C9_PH                         ; 0                     ; Untyped                ;
; L0_HIGH                       ; 1                     ; Untyped                ;
; L1_HIGH                       ; 1                     ; Untyped                ;
; G0_HIGH                       ; 1                     ; Untyped                ;
; G1_HIGH                       ; 1                     ; Untyped                ;
; G2_HIGH                       ; 1                     ; Untyped                ;
; G3_HIGH                       ; 1                     ; Untyped                ;
; E0_HIGH                       ; 1                     ; Untyped                ;
; E1_HIGH                       ; 1                     ; Untyped                ;
; E2_HIGH                       ; 1                     ; Untyped                ;
; E3_HIGH                       ; 1                     ; Untyped                ;
; L0_LOW                        ; 1                     ; Untyped                ;
; L1_LOW                        ; 1                     ; Untyped                ;
; G0_LOW                        ; 1                     ; Untyped                ;
; G1_LOW                        ; 1                     ; Untyped                ;
; G2_LOW                        ; 1                     ; Untyped                ;
; G3_LOW                        ; 1                     ; Untyped                ;
; E0_LOW                        ; 1                     ; Untyped                ;
; E1_LOW                        ; 1                     ; Untyped                ;
; E2_LOW                        ; 1                     ; Untyped                ;
; E3_LOW                        ; 1                     ; Untyped                ;
; L0_INITIAL                    ; 1                     ; Untyped                ;
; L1_INITIAL                    ; 1                     ; Untyped                ;
; G0_INITIAL                    ; 1                     ; Untyped                ;
; G1_INITIAL                    ; 1                     ; Untyped                ;
; G2_INITIAL                    ; 1                     ; Untyped                ;
; G3_INITIAL                    ; 1                     ; Untyped                ;
; E0_INITIAL                    ; 1                     ; Untyped                ;
; E1_INITIAL                    ; 1                     ; Untyped                ;
; E2_INITIAL                    ; 1                     ; Untyped                ;
; E3_INITIAL                    ; 1                     ; Untyped                ;
; L0_MODE                       ; BYPASS                ; Untyped                ;
; L1_MODE                       ; BYPASS                ; Untyped                ;
; G0_MODE                       ; BYPASS                ; Untyped                ;
; G1_MODE                       ; BYPASS                ; Untyped                ;
; G2_MODE                       ; BYPASS                ; Untyped                ;
; G3_MODE                       ; BYPASS                ; Untyped                ;
; E0_MODE                       ; BYPASS                ; Untyped                ;
; E1_MODE                       ; BYPASS                ; Untyped                ;
; E2_MODE                       ; BYPASS                ; Untyped                ;
; E3_MODE                       ; BYPASS                ; Untyped                ;
; L0_PH                         ; 0                     ; Untyped                ;
; L1_PH                         ; 0                     ; Untyped                ;
; G0_PH                         ; 0                     ; Untyped                ;
; G1_PH                         ; 0                     ; Untyped                ;
; G2_PH                         ; 0                     ; Untyped                ;
; G3_PH                         ; 0                     ; Untyped                ;
; E0_PH                         ; 0                     ; Untyped                ;
; E1_PH                         ; 0                     ; Untyped                ;
; E2_PH                         ; 0                     ; Untyped                ;
; E3_PH                         ; 0                     ; Untyped                ;
; M_PH                          ; 0                     ; Untyped                ;
; C1_USE_CASC_IN                ; OFF                   ; Untyped                ;
; C2_USE_CASC_IN                ; OFF                   ; Untyped                ;
; C3_USE_CASC_IN                ; OFF                   ; Untyped                ;
; C4_USE_CASC_IN                ; OFF                   ; Untyped                ;
; C5_USE_CASC_IN                ; OFF                   ; Untyped                ;
; C6_USE_CASC_IN                ; OFF                   ; Untyped                ;
; C7_USE_CASC_IN                ; OFF                   ; Untyped                ;
; C8_USE_CASC_IN                ; OFF                   ; Untyped                ;
; C9_USE_CASC_IN                ; OFF                   ; Untyped                ;
; CLK0_COUNTER                  ; G0                    ; Untyped                ;
; CLK1_COUNTER                  ; G0                    ; Untyped                ;
; CLK2_COUNTER                  ; G0                    ; Untyped                ;
; CLK3_COUNTER                  ; G0                    ; Untyped                ;
; CLK4_COUNTER                  ; G0                    ; Untyped                ;
; CLK5_COUNTER                  ; G0                    ; Untyped                ;
; CLK6_COUNTER                  ; E0                    ; Untyped                ;
; CLK7_COUNTER                  ; E1                    ; Untyped                ;
; CLK8_COUNTER                  ; E2                    ; Untyped                ;
; CLK9_COUNTER                  ; E3                    ; Untyped                ;
; L0_TIME_DELAY                 ; 0                     ; Untyped                ;
; L1_TIME_DELAY                 ; 0                     ; Untyped                ;
; G0_TIME_DELAY                 ; 0                     ; Untyped                ;
; G1_TIME_DELAY                 ; 0                     ; Untyped                ;
; G2_TIME_DELAY                 ; 0                     ; Untyped                ;
; G3_TIME_DELAY                 ; 0                     ; Untyped                ;
; E0_TIME_DELAY                 ; 0                     ; Untyped                ;
; E1_TIME_DELAY                 ; 0                     ; Untyped                ;
; E2_TIME_DELAY                 ; 0                     ; Untyped                ;
; E3_TIME_DELAY                 ; 0                     ; Untyped                ;
; M_TIME_DELAY                  ; 0                     ; Untyped                ;
; N_TIME_DELAY                  ; 0                     ; Untyped                ;
; EXTCLK3_COUNTER               ; E3                    ; Untyped                ;
; EXTCLK2_COUNTER               ; E2                    ; Untyped                ;
; EXTCLK1_COUNTER               ; E1                    ; Untyped                ;
; EXTCLK0_COUNTER               ; E0                    ; Untyped                ;
; ENABLE0_COUNTER               ; L0                    ; Untyped                ;
; ENABLE1_COUNTER               ; L0                    ; Untyped                ;
; CHARGE_PUMP_CURRENT           ; 2                     ; Untyped                ;
; LOOP_FILTER_R                 ;  1.000000             ; Untyped                ;
; LOOP_FILTER_C                 ; 5                     ; Untyped                ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                  ; Untyped                ;
; LOOP_FILTER_R_BITS            ; 9999                  ; Untyped                ;
; LOOP_FILTER_C_BITS            ; 9999                  ; Untyped                ;
; VCO_POST_SCALE                ; 0                     ; Untyped                ;
; CLK2_OUTPUT_FREQUENCY         ; 0                     ; Untyped                ;
; CLK1_OUTPUT_FREQUENCY         ; 0                     ; Untyped                ;
; CLK0_OUTPUT_FREQUENCY         ; 0                     ; Untyped                ;
; INTENDED_DEVICE_FAMILY        ; MAX 10                ; Untyped                ;
; PORT_CLKENA0                  ; PORT_UNUSED           ; Untyped                ;
; PORT_CLKENA1                  ; PORT_UNUSED           ; Untyped                ;
; PORT_CLKENA2                  ; PORT_UNUSED           ; Untyped                ;
; PORT_CLKENA3                  ; PORT_UNUSED           ; Untyped                ;
; PORT_CLKENA4                  ; PORT_UNUSED           ; Untyped                ;
; PORT_CLKENA5                  ; PORT_UNUSED           ; Untyped                ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_EXTCLK0                  ; PORT_UNUSED           ; Untyped                ;
; PORT_EXTCLK1                  ; PORT_UNUSED           ; Untyped                ;
; PORT_EXTCLK2                  ; PORT_UNUSED           ; Untyped                ;
; PORT_EXTCLK3                  ; PORT_UNUSED           ; Untyped                ;
; PORT_CLKBAD0                  ; PORT_UNUSED           ; Untyped                ;
; PORT_CLKBAD1                  ; PORT_UNUSED           ; Untyped                ;
; PORT_CLK0                     ; PORT_USED             ; Untyped                ;
; PORT_CLK1                     ; PORT_USED             ; Untyped                ;
; PORT_CLK2                     ; PORT_USED             ; Untyped                ;
; PORT_CLK3                     ; PORT_UNUSED           ; Untyped                ;
; PORT_CLK4                     ; PORT_UNUSED           ; Untyped                ;
; PORT_CLK5                     ; PORT_UNUSED           ; Untyped                ;
; PORT_CLK6                     ; PORT_UNUSED           ; Untyped                ;
; PORT_CLK7                     ; PORT_UNUSED           ; Untyped                ;
; PORT_CLK8                     ; PORT_UNUSED           ; Untyped                ;
; PORT_CLK9                     ; PORT_UNUSED           ; Untyped                ;
; PORT_SCANDATA                 ; PORT_UNUSED           ; Untyped                ;
; PORT_SCANDATAOUT              ; PORT_UNUSED           ; Untyped                ;
; PORT_SCANDONE                 ; PORT_UNUSED           ; Untyped                ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED           ; Untyped                ;
; PORT_CLKLOSS                  ; PORT_UNUSED           ; Untyped                ;
; PORT_INCLK1                   ; PORT_UNUSED           ; Untyped                ;
; PORT_INCLK0                   ; PORT_USED             ; Untyped                ;
; PORT_FBIN                     ; PORT_UNUSED           ; Untyped                ;
; PORT_PLLENA                   ; PORT_UNUSED           ; Untyped                ;
; PORT_CLKSWITCH                ; PORT_UNUSED           ; Untyped                ;
; PORT_ARESET                   ; PORT_UNUSED           ; Untyped                ;
; PORT_PFDENA                   ; PORT_UNUSED           ; Untyped                ;
; PORT_SCANCLK                  ; PORT_UNUSED           ; Untyped                ;
; PORT_SCANACLR                 ; PORT_UNUSED           ; Untyped                ;
; PORT_SCANREAD                 ; PORT_UNUSED           ; Untyped                ;
; PORT_SCANWRITE                ; PORT_UNUSED           ; Untyped                ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_LOCKED                   ; PORT_USED             ; Untyped                ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED           ; Untyped                ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_PHASEDONE                ; PORT_UNUSED           ; Untyped                ;
; PORT_PHASESTEP                ; PORT_UNUSED           ; Untyped                ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED           ; Untyped                ;
; PORT_SCANCLKENA               ; PORT_UNUSED           ; Untyped                ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED           ; Untyped                ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY     ; Untyped                ;
; M_TEST_SOURCE                 ; 5                     ; Untyped                ;
; C0_TEST_SOURCE                ; 5                     ; Untyped                ;
; C1_TEST_SOURCE                ; 5                     ; Untyped                ;
; C2_TEST_SOURCE                ; 5                     ; Untyped                ;
; C3_TEST_SOURCE                ; 5                     ; Untyped                ;
; C4_TEST_SOURCE                ; 5                     ; Untyped                ;
; C5_TEST_SOURCE                ; 5                     ; Untyped                ;
; C6_TEST_SOURCE                ; 5                     ; Untyped                ;
; C7_TEST_SOURCE                ; 5                     ; Untyped                ;
; C8_TEST_SOURCE                ; 5                     ; Untyped                ;
; C9_TEST_SOURCE                ; 5                     ; Untyped                ;
; CBXI_PARAMETER                ; pll_altpll            ; Untyped                ;
; VCO_FREQUENCY_CONTROL         ; AUTO                  ; Untyped                ;
; VCO_PHASE_SHIFT_STEP          ; 0                     ; Untyped                ;
; WIDTH_CLOCK                   ; 5                     ; Signed Integer         ;
; WIDTH_PHASECOUNTERSELECT      ; 4                     ; Untyped                ;
; USING_FBMIMICBIDIR_PORT       ; OFF                   ; Untyped                ;
; DEVICE_FAMILY                 ; Cyclone 10 LP         ; Untyped                ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                ; Untyped                ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                   ; Untyped                ;
; AUTO_CARRY_CHAINS             ; ON                    ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS          ; OFF                   ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS           ; ON                    ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS        ; OFF                   ; IGNORE_CASCADE         ;
+-------------------------------+-----------------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: scr1_top_ahb:i_scr1|scr1_core_top:i_core_top ;
+------------------------+-------+----------------------------------------------------------+
; Parameter Name         ; Value ; Type                                                     ;
+------------------------+-------+----------------------------------------------------------+
; SCR1_RESET_INPUTS_SYNC ; 1     ; Unsigned Binary                                          ;
+------------------------+-------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu ;
+--------------------------------+-------+-----------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                            ;
+--------------------------------+-------+-----------------------------------------------------------------+
; SCR1_SCU_CFG_RESET_INPUTS_SYNC ; 1     ; Unsigned Binary                                                 ;
+--------------------------------+-------+-----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_hdu:i_pipe_hdu ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                    ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------+
; HART_PBUF_INSTR_REGOUT_EN ; 1     ; Unsigned Binary                                                                                         ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|scr1_tapc_shift_reg:i_bypass_reg ;
+------------------+----------------------------------+---------------------------------------------------------------------------------------+
; Parameter Name   ; Value                            ; Type                                                                                  ;
+------------------+----------------------------------+---------------------------------------------------------------------------------------+
; SCR1_WIDTH       ; 00000000000000000000000000000001 ; Unsigned Binary                                                                       ;
; SCR1_RESET_VALUE ; 0                                ; Signed Binary                                                                         ;
+------------------+----------------------------------+---------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|scr1_tapc_shift_reg:i_tap_idcode_reg ;
+------------------+----------------------------------+-------------------------------------------------------------------------------------------+
; Parameter Name   ; Value                            ; Type                                                                                      ;
+------------------+----------------------------------+-------------------------------------------------------------------------------------------+
; SCR1_WIDTH       ; 00000000000000000000000000100000 ; Unsigned Binary                                                                           ;
; SCR1_RESET_VALUE ; 0                                ; Signed Integer                                                                            ;
+------------------+----------------------------------+-------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|scr1_tapc_shift_reg:i_tap_dr_bld_id_reg ;
+------------------+----------------------------------+----------------------------------------------------------------------------------------------+
; Parameter Name   ; Value                            ; Type                                                                                         ;
+------------------+----------------------------------+----------------------------------------------------------------------------------------------+
; SCR1_WIDTH       ; 00000000000000000000000000100000 ; Unsigned Binary                                                                              ;
; SCR1_RESET_VALUE ; 0                                ; Signed Integer                                                                               ;
+------------------+----------------------------------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: scr1_top_ahb:i_scr1|scr1_dmem_router:i_dmem_router ;
+-------------------------+----------------------------------+------------------------------------+
; Parameter Name          ; Value                            ; Type                               ;
+-------------------------+----------------------------------+------------------------------------+
; SCR1_PORT1_ADDR_MASK    ; 00000000000000000000000000000000 ; Unsigned Binary                    ;
; SCR1_PORT1_ADDR_PATTERN ; 11111111111111111111111111111111 ; Unsigned Binary                    ;
; SCR1_PORT2_ADDR_MASK    ; 11111111111111111111111111100000 ; Unsigned Binary                    ;
; SCR1_PORT2_ADDR_PATTERN ; 11110000000001000000000000000000 ; Unsigned Binary                    ;
+-------------------------+----------------------------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_top:i_uart ;
+-----------------+-------+------------------------------------+
; Parameter Name  ; Value ; Type                               ;
+-----------------+-------+------------------------------------+
; uart_data_width ; 8     ; Signed Integer                     ;
; uart_addr_width ; 3     ; Signed Integer                     ;
+-----------------+-------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_top:i_uart|uart_regs:regs|uart_transmitter:transmitter ;
+----------------+-------+---------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------+
; s_idle         ; 000   ; Unsigned Binary                                                                 ;
; s_send_start   ; 001   ; Unsigned Binary                                                                 ;
; s_send_byte    ; 010   ; Unsigned Binary                                                                 ;
; s_send_parity  ; 011   ; Unsigned Binary                                                                 ;
; s_send_stop    ; 100   ; Unsigned Binary                                                                 ;
; s_pop_byte     ; 101   ; Unsigned Binary                                                                 ;
+----------------+-------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_top:i_uart|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
; fifo_width     ; 8     ; Signed Integer                                                                                     ;
; fifo_depth     ; 16    ; Signed Integer                                                                                     ;
; fifo_pointer_w ; 4     ; Signed Integer                                                                                     ;
; fifo_counter_w ; 5     ; Signed Integer                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_top:i_uart|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
; addr_width     ; 4     ; Signed Integer                                                                                                   ;
; data_width     ; 8     ; Signed Integer                                                                                                   ;
; depth          ; 16    ; Signed Integer                                                                                                   ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_top:i_uart|uart_regs:regs|uart_sync_flops:i_uart_sync_flops ;
+----------------+-------+--------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------+
; Tp             ; 1     ; Signed Integer                                                                       ;
; width          ; 1     ; Signed Integer                                                                       ;
; init_value     ; 1     ; Unsigned Binary                                                                      ;
+----------------+-------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_top:i_uart|uart_regs:regs|uart_receiver:receiver ;
+-----------------+-------+--------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                     ;
+-----------------+-------+--------------------------------------------------------------------------+
; sr_idle         ; 0000  ; Unsigned Binary                                                          ;
; sr_rec_start    ; 0001  ; Unsigned Binary                                                          ;
; sr_rec_bit      ; 0010  ; Unsigned Binary                                                          ;
; sr_rec_parity   ; 0011  ; Unsigned Binary                                                          ;
; sr_rec_stop     ; 0100  ; Unsigned Binary                                                          ;
; sr_check_parity ; 0101  ; Unsigned Binary                                                          ;
; sr_rec_prepare  ; 0110  ; Unsigned Binary                                                          ;
; sr_end_bit      ; 0111  ; Unsigned Binary                                                          ;
; sr_ca_lc_parity ; 1000  ; Unsigned Binary                                                          ;
; sr_wait1        ; 1001  ; Unsigned Binary                                                          ;
; sr_push         ; 1010  ; Unsigned Binary                                                          ;
+-----------------+-------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_top:i_uart|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------+
; fifo_width     ; 11    ; Signed Integer                                                                               ;
; fifo_depth     ; 16    ; Signed Integer                                                                               ;
; fifo_pointer_w ; 4     ; Signed Integer                                                                               ;
; fifo_counter_w ; 5     ; Signed Integer                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart_top:i_uart|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
; addr_width     ; 4     ; Signed Integer                                                                                             ;
; data_width     ; 8     ; Signed Integer                                                                                             ;
; depth          ; 16    ; Signed Integer                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cy10lp_qsys:i_cy10lp_qsys|altera_avalon_mm_bridge:avl_dmem ;
+-------------------+-------+-----------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                        ;
+-------------------+-------+-----------------------------------------------------------------------------+
; DATA_WIDTH        ; 32    ; Signed Integer                                                              ;
; SYMBOL_WIDTH      ; 8     ; Signed Integer                                                              ;
; RESPONSE_WIDTH    ; 2     ; Signed Integer                                                              ;
; HDL_ADDR_WIDTH    ; 32    ; Signed Integer                                                              ;
; BURSTCOUNT_WIDTH  ; 1     ; Signed Integer                                                              ;
; PIPELINE_COMMAND  ; 1     ; Signed Integer                                                              ;
; PIPELINE_RESPONSE ; 1     ; Signed Integer                                                              ;
; BYTEEN_WIDTH      ; 4     ; Signed Integer                                                              ;
+-------------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cy10lp_qsys:i_cy10lp_qsys|altera_avalon_mm_bridge:avl_imem ;
+-------------------+-------+-----------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                        ;
+-------------------+-------+-----------------------------------------------------------------------------+
; DATA_WIDTH        ; 32    ; Signed Integer                                                              ;
; SYMBOL_WIDTH      ; 8     ; Signed Integer                                                              ;
; RESPONSE_WIDTH    ; 2     ; Signed Integer                                                              ;
; HDL_ADDR_WIDTH    ; 32    ; Signed Integer                                                              ;
; BURSTCOUNT_WIDTH  ; 1     ; Signed Integer                                                              ;
; PIPELINE_COMMAND  ; 1     ; Signed Integer                                                              ;
; PIPELINE_RESPONSE ; 1     ; Signed Integer                                                              ;
; BYTEEN_WIDTH      ; 4     ; Signed Integer                                                              ;
+-------------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cy10lp_qsys:i_cy10lp_qsys|altera_avalon_mm_bridge:avl_uart ;
+-------------------+-------+-----------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                        ;
+-------------------+-------+-----------------------------------------------------------------------------+
; DATA_WIDTH        ; 32    ; Signed Integer                                                              ;
; SYMBOL_WIDTH      ; 8     ; Signed Integer                                                              ;
; RESPONSE_WIDTH    ; 2     ; Signed Integer                                                              ;
; HDL_ADDR_WIDTH    ; 5     ; Signed Integer                                                              ;
; BURSTCOUNT_WIDTH  ; 1     ; Signed Integer                                                              ;
; PIPELINE_COMMAND  ; 0     ; Signed Integer                                                              ;
; PIPELINE_RESPONSE ; 0     ; Signed Integer                                                              ;
; BYTEEN_WIDTH      ; 4     ; Signed Integer                                                              ;
+-------------------+-------+-----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cy10lp_qsys:i_cy10lp_qsys|altera_error_response_slave:default_slave ;
+----------------------+-------+-----------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                              ;
+----------------------+-------+-----------------------------------------------------------------------------------+
; SUPPORT_CSR          ; 0     ; Signed Integer                                                                    ;
; REGISTER_AV_READDATA ; 1     ; Signed Integer                                                                    ;
; REGISTER_AV_INPUTS   ; 0     ; Signed Integer                                                                    ;
; LOG_CSR_DEPTH        ; 1     ; Signed Integer                                                                    ;
; LOG_WRITE_DATA       ; 1     ; Signed Integer                                                                    ;
; LOG_WRITE_ADDR       ; 1     ; Signed Integer                                                                    ;
; LOG_READ_ADDR        ; 1     ; Signed Integer                                                                    ;
; LOG_WRITE_ID         ; 1     ; Signed Integer                                                                    ;
; LOG_READ_ID          ; 1     ; Signed Integer                                                                    ;
; AXI_ID_W             ; 4     ; Signed Integer                                                                    ;
; AXI_ADDR_W           ; 32    ; Signed Integer                                                                    ;
; AXI_DATA_W           ; 32    ; Signed Integer                                                                    ;
; AXI_SIZE_W           ; 3     ; Signed Integer                                                                    ;
; AXI_LEN_W            ; 4     ; Signed Integer                                                                    ;
; AXI_PROT_W           ; 3     ; Signed Integer                                                                    ;
; AXI_BURSTTPE_W       ; 2     ; Signed Integer                                                                    ;
; AV_ADDR_W            ; 12    ; Signed Integer                                                                    ;
; AV_DATA_W            ; 32    ; Signed Integer                                                                    ;
+----------------------+-------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cy10lp_qsys:i_cy10lp_qsys|altera_error_response_slave:default_slave|altera_error_response_slave_resp_logic:write_channel_resp ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                              ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
; AXI_ID_W       ; 4     ; Signed Integer                                                                                                                                    ;
; AXI_ADDR_W     ; 32    ; Signed Integer                                                                                                                                    ;
; AXI_DATA_W     ; 32    ; Signed Integer                                                                                                                                    ;
; AXI_SIZE_W     ; 3     ; Signed Integer                                                                                                                                    ;
; AXI_LEN_W      ; 4     ; Signed Integer                                                                                                                                    ;
; AXI_PROT_W     ; 3     ; Signed Integer                                                                                                                                    ;
; AXI_TYPE_W     ; 2     ; Signed Integer                                                                                                                                    ;
; S_ATTR_W       ; 48    ; Signed Integer                                                                                                                                    ;
; READ_RESPONSE  ; 0     ; Signed Integer                                                                                                                                    ;
; PIPELINE_LOAD  ; 0     ; Signed Integer                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cy10lp_qsys:i_cy10lp_qsys|altera_error_response_slave:default_slave|altera_error_response_slave_resp_logic:read_channel_resp ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; AXI_ID_W       ; 4     ; Signed Integer                                                                                                                                   ;
; AXI_ADDR_W     ; 32    ; Signed Integer                                                                                                                                   ;
; AXI_DATA_W     ; 32    ; Signed Integer                                                                                                                                   ;
; AXI_SIZE_W     ; 3     ; Signed Integer                                                                                                                                   ;
; AXI_LEN_W      ; 4     ; Signed Integer                                                                                                                                   ;
; AXI_PROT_W     ; 3     ; Signed Integer                                                                                                                                   ;
; AXI_TYPE_W     ; 2     ; Signed Integer                                                                                                                                   ;
; S_ATTR_W       ; 48    ; Signed Integer                                                                                                                                   ;
; READ_RESPONSE  ; 1     ; Signed Integer                                                                                                                                   ;
; PIPELINE_LOAD  ; 0     ; Signed Integer                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_onchip_ram:onchip_ram ;
+----------------+--------------+--------------------------------------------------------------------------+
; Parameter Name ; Value        ; Type                                                                     ;
+----------------+--------------+--------------------------------------------------------------------------+
; INIT_FILE      ; de10lite.hex ; String                                                                   ;
+----------------+--------------+--------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_onchip_ram:onchip_ram|altsyncram:the_altsyncram ;
+------------------------------------+----------------------+------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                   ;
+------------------------------------+----------------------+------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                ;
; WIDTH_A                            ; 64                   ; Signed Integer                                                         ;
; WIDTHAD_A                          ; 13                   ; Signed Integer                                                         ;
; NUMWORDS_A                         ; 8192                 ; Signed Integer                                                         ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                ;
; WIDTH_B                            ; 1                    ; Untyped                                                                ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                ;
; WIDTH_BYTEENA_A                    ; 8                    ; Signed Integer                                                         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; DONT_CARE            ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                ;
; INIT_FILE                          ; de10lite.hex         ; Untyped                                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                ;
; MAXIMUM_DEPTH                      ; 8192                 ; Signed Integer                                                         ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                ;
; DEVICE_FAMILY                      ; Cyclone 10 LP        ; Untyped                                                                ;
; CBXI_PARAMETER                     ; altsyncram_4gf1      ; Untyped                                                                ;
+------------------------------------+----------------------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:avl_imem_m0_translator ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                    ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 32    ; Signed Integer                                                                                                                          ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                          ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                          ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                          ;
; UAV_ADDRESS_W               ; 32    ; Signed Integer                                                                                                                          ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                          ;
; USE_BURSTCOUNT              ; 1     ; Signed Integer                                                                                                                          ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                          ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                          ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                          ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                          ;
; USE_READDATAVALID           ; 1     ; Signed Integer                                                                                                                          ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                                          ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                          ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                          ;
; USE_READRESPONSE            ; 1     ; Signed Integer                                                                                                                          ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                          ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                          ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                          ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                          ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                          ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                          ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                                          ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:avl_dmem_m0_translator ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                    ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                ; 32    ; Signed Integer                                                                                                                          ;
; AV_DATA_W                   ; 32    ; Signed Integer                                                                                                                          ;
; AV_BURSTCOUNT_W             ; 1     ; Signed Integer                                                                                                                          ;
; AV_BYTEENABLE_W             ; 4     ; Signed Integer                                                                                                                          ;
; UAV_ADDRESS_W               ; 32    ; Signed Integer                                                                                                                          ;
; UAV_BURSTCOUNT_W            ; 3     ; Signed Integer                                                                                                                          ;
; USE_BURSTCOUNT              ; 1     ; Signed Integer                                                                                                                          ;
; USE_BEGINBURSTTRANSFER      ; 0     ; Signed Integer                                                                                                                          ;
; USE_BEGINTRANSFER           ; 0     ; Signed Integer                                                                                                                          ;
; USE_CHIPSELECT              ; 0     ; Signed Integer                                                                                                                          ;
; USE_READ                    ; 1     ; Signed Integer                                                                                                                          ;
; USE_READDATAVALID           ; 1     ; Signed Integer                                                                                                                          ;
; USE_WRITE                   ; 1     ; Signed Integer                                                                                                                          ;
; USE_WAITREQUEST             ; 1     ; Signed Integer                                                                                                                          ;
; USE_WRITERESPONSE           ; 0     ; Signed Integer                                                                                                                          ;
; USE_READRESPONSE            ; 1     ; Signed Integer                                                                                                                          ;
; AV_REGISTERINCOMINGSIGNALS  ; 0     ; Signed Integer                                                                                                                          ;
; AV_SYMBOLS_PER_WORD         ; 4     ; Signed Integer                                                                                                                          ;
; AV_ADDRESS_SYMBOLS          ; 1     ; Signed Integer                                                                                                                          ;
; AV_CONSTANT_BURST_BEHAVIOR  ; 0     ; Signed Integer                                                                                                                          ;
; UAV_CONSTANT_BURST_BEHAVIOR ; 0     ; Signed Integer                                                                                                                          ;
; AV_BURSTCOUNT_SYMBOLS       ; 0     ; Signed Integer                                                                                                                          ;
; AV_LINEWRAPBURSTS           ; 0     ; Signed Integer                                                                                                                          ;
+-----------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_ram_s1_translator ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                  ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 13    ; Signed Integer                                                                                                                        ;
; AV_DATA_W                      ; 64    ; Signed Integer                                                                                                                        ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                        ;
; AV_BYTEENABLE_W                ; 8     ; Signed Integer                                                                                                                        ;
; UAV_BYTEENABLE_W               ; 8     ; Signed Integer                                                                                                                        ;
; AV_READLATENCY                 ; 1     ; Signed Integer                                                                                                                        ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                                        ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                        ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                        ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                        ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                        ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                        ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                        ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                        ;
; AV_SYMBOLS_PER_WORD            ; 8     ; Signed Integer                                                                                                                        ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                        ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                        ;
; BITS_PER_WORD                  ; 3     ; Signed Integer                                                                                                                        ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                                        ;
; UAV_BURSTCOUNT_W               ; 4     ; Signed Integer                                                                                                                        ;
; UAV_DATA_W                     ; 64    ; Signed Integer                                                                                                                        ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                        ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                        ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                        ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                        ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                        ;
+--------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                             ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 25    ; Signed Integer                                                                                                                   ;
; AV_DATA_W                      ; 16    ; Signed Integer                                                                                                                   ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                   ;
; AV_BYTEENABLE_W                ; 2     ; Signed Integer                                                                                                                   ;
; UAV_BYTEENABLE_W               ; 2     ; Signed Integer                                                                                                                   ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                   ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                   ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                   ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                   ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                   ;
; USE_READDATAVALID              ; 1     ; Signed Integer                                                                                                                   ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                   ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                   ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                   ;
; AV_SYMBOLS_PER_WORD            ; 2     ; Signed Integer                                                                                                                   ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                   ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                   ;
; BITS_PER_WORD                  ; 1     ; Signed Integer                                                                                                                   ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                                   ;
; UAV_BURSTCOUNT_W               ; 2     ; Signed Integer                                                                                                                   ;
; UAV_DATA_W                     ; 16    ; Signed Integer                                                                                                                   ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                   ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                   ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                   ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                   ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                   ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:avl_uart_s0_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 5     ; Signed Integer                                                                                                                      ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                      ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                      ;
; AV_BYTEENABLE_W                ; 4     ; Signed Integer                                                                                                                      ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                      ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                      ;
; AV_READ_WAIT_CYCLES            ; 0     ; Signed Integer                                                                                                                      ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                      ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                      ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                      ;
; USE_READDATAVALID              ; 1     ; Signed Integer                                                                                                                      ;
; USE_WAITREQUEST                ; 1     ; Signed Integer                                                                                                                      ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                      ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                      ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                      ;
; AV_ADDRESS_SYMBOLS             ; 1     ; Signed Integer                                                                                                                      ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                      ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                      ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                                      ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                      ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                      ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                      ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                      ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                      ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                      ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                      ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_led_s1_translator ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                               ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                                     ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                     ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                     ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                     ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                     ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                     ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                     ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                     ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                     ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                     ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                     ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                     ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                     ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                     ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                     ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                     ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                     ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                     ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                                     ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                     ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                     ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                     ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                     ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                     ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                     ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                     ;
+--------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_sw_s1_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                              ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                                    ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                    ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                    ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                    ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                    ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                    ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                    ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                    ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                    ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                    ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                    ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                    ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                    ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                    ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                    ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                    ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                    ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                    ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                                    ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                    ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                    ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                    ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                    ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                    ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                    ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                    ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:bld_id_s1_translator ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                              ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                                    ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                    ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                    ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                    ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                    ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                    ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                    ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                    ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                    ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                    ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                    ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                    ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                    ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                    ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                    ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                    ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                    ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                    ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                                    ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                    ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                    ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                    ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                    ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                    ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                    ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                    ;
+--------------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_hex_1_0_s1_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                   ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                                         ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                         ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                         ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                         ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                         ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                         ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                         ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                         ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                         ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                         ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                         ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                         ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                         ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                         ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                         ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                         ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                         ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                         ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                                         ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                         ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                         ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                         ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                         ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                         ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                         ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                         ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_hex_5_4_s1_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                   ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                                         ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                         ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                         ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                         ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                         ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                         ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                         ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                         ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                         ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                         ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                         ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                         ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                         ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                         ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                         ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                         ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                         ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                         ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                                         ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                         ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                         ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                         ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                         ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                         ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                         ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                         ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_hex_3_2_s1_translator ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                   ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 2     ; Signed Integer                                                                                                                         ;
; AV_DATA_W                      ; 32    ; Signed Integer                                                                                                                         ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                         ;
; AV_BYTEENABLE_W                ; 1     ; Signed Integer                                                                                                                         ;
; UAV_BYTEENABLE_W               ; 4     ; Signed Integer                                                                                                                         ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                         ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                         ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                         ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                         ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                         ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                         ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                         ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                         ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                         ;
; AV_SYMBOLS_PER_WORD            ; 4     ; Signed Integer                                                                                                                         ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                         ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                         ;
; BITS_PER_WORD                  ; 2     ; Signed Integer                                                                                                                         ;
; UAV_ADDRESS_W                  ; 32    ; Signed Integer                                                                                                                         ;
; UAV_BURSTCOUNT_W               ; 3     ; Signed Integer                                                                                                                         ;
; UAV_DATA_W                     ; 32    ; Signed Integer                                                                                                                         ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                         ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                         ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                         ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                         ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                         ;
+--------------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:avl_imem_m0_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                            ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 96    ; Signed Integer                                                                                                                  ;
; PKT_QOS_L                 ; 96    ; Signed Integer                                                                                                                  ;
; PKT_DATA_SIDEBAND_H       ; 94    ; Signed Integer                                                                                                                  ;
; PKT_DATA_SIDEBAND_L       ; 94    ; Signed Integer                                                                                                                  ;
; PKT_ADDR_SIDEBAND_H       ; 93    ; Signed Integer                                                                                                                  ;
; PKT_ADDR_SIDEBAND_L       ; 93    ; Signed Integer                                                                                                                  ;
; PKT_CACHE_H               ; 112   ; Signed Integer                                                                                                                  ;
; PKT_CACHE_L               ; 109   ; Signed Integer                                                                                                                  ;
; PKT_THREAD_ID_H           ; 105   ; Signed Integer                                                                                                                  ;
; PKT_THREAD_ID_L           ; 105   ; Signed Integer                                                                                                                  ;
; PKT_BEGIN_BURST           ; 95    ; Signed Integer                                                                                                                  ;
; PKT_PROTECTION_H          ; 108   ; Signed Integer                                                                                                                  ;
; PKT_PROTECTION_L          ; 106   ; Signed Integer                                                                                                                  ;
; PKT_BURSTWRAP_H           ; 87    ; Signed Integer                                                                                                                  ;
; PKT_BURSTWRAP_L           ; 81    ; Signed Integer                                                                                                                  ;
; PKT_BYTE_CNT_H            ; 80    ; Signed Integer                                                                                                                  ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                  ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                  ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                  ;
; PKT_BURST_SIZE_H          ; 90    ; Signed Integer                                                                                                                  ;
; PKT_BURST_SIZE_L          ; 88    ; Signed Integer                                                                                                                  ;
; PKT_BURST_TYPE_H          ; 92    ; Signed Integer                                                                                                                  ;
; PKT_BURST_TYPE_L          ; 91    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_EXCLUSIVE       ; 73    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                                  ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                  ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                  ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                  ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                  ;
; PKT_SRC_ID_H              ; 100   ; Signed Integer                                                                                                                  ;
; PKT_SRC_ID_L              ; 97    ; Signed Integer                                                                                                                  ;
; PKT_DEST_ID_H             ; 104   ; Signed Integer                                                                                                                  ;
; PKT_DEST_ID_L             ; 101   ; Signed Integer                                                                                                                  ;
; PKT_RESPONSE_STATUS_L     ; 113   ; Signed Integer                                                                                                                  ;
; PKT_RESPONSE_STATUS_H     ; 114   ; Signed Integer                                                                                                                  ;
; PKT_ORI_BURST_SIZE_L      ; 115   ; Signed Integer                                                                                                                  ;
; PKT_ORI_BURST_SIZE_H      ; 117   ; Signed Integer                                                                                                                  ;
; ST_DATA_W                 ; 118   ; Signed Integer                                                                                                                  ;
; ST_CHANNEL_W              ; 11    ; Signed Integer                                                                                                                  ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                                  ;
; ID                        ; 1     ; Signed Integer                                                                                                                  ;
; SUPPRESS_0_BYTEEN_RSP     ; 1     ; Signed Integer                                                                                                                  ;
; BURSTWRAP_VALUE           ; 127   ; Signed Integer                                                                                                                  ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                  ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                  ;
; USE_READRESPONSE          ; 1     ; Signed Integer                                                                                                                  ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                  ;
; PKT_BURSTWRAP_W           ; 7     ; Signed Integer                                                                                                                  ;
; PKT_BYTE_CNT_W            ; 7     ; Signed Integer                                                                                                                  ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                  ;
; PKT_ADDR_W                ; 32    ; Signed Integer                                                                                                                  ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                  ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                  ;
; PKT_SRC_ID_W              ; 4     ; Signed Integer                                                                                                                  ;
; PKT_DEST_ID_W             ; 4     ; Signed Integer                                                                                                                  ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                                  ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:avl_dmem_m0_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                            ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; PKT_QOS_H                 ; 96    ; Signed Integer                                                                                                                  ;
; PKT_QOS_L                 ; 96    ; Signed Integer                                                                                                                  ;
; PKT_DATA_SIDEBAND_H       ; 94    ; Signed Integer                                                                                                                  ;
; PKT_DATA_SIDEBAND_L       ; 94    ; Signed Integer                                                                                                                  ;
; PKT_ADDR_SIDEBAND_H       ; 93    ; Signed Integer                                                                                                                  ;
; PKT_ADDR_SIDEBAND_L       ; 93    ; Signed Integer                                                                                                                  ;
; PKT_CACHE_H               ; 112   ; Signed Integer                                                                                                                  ;
; PKT_CACHE_L               ; 109   ; Signed Integer                                                                                                                  ;
; PKT_THREAD_ID_H           ; 105   ; Signed Integer                                                                                                                  ;
; PKT_THREAD_ID_L           ; 105   ; Signed Integer                                                                                                                  ;
; PKT_BEGIN_BURST           ; 95    ; Signed Integer                                                                                                                  ;
; PKT_PROTECTION_H          ; 108   ; Signed Integer                                                                                                                  ;
; PKT_PROTECTION_L          ; 106   ; Signed Integer                                                                                                                  ;
; PKT_BURSTWRAP_H           ; 87    ; Signed Integer                                                                                                                  ;
; PKT_BURSTWRAP_L           ; 81    ; Signed Integer                                                                                                                  ;
; PKT_BYTE_CNT_H            ; 80    ; Signed Integer                                                                                                                  ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                  ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                  ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                  ;
; PKT_BURST_SIZE_H          ; 90    ; Signed Integer                                                                                                                  ;
; PKT_BURST_SIZE_L          ; 88    ; Signed Integer                                                                                                                  ;
; PKT_BURST_TYPE_H          ; 92    ; Signed Integer                                                                                                                  ;
; PKT_BURST_TYPE_L          ; 91    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_EXCLUSIVE       ; 73    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                  ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                                  ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                  ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                  ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                  ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                  ;
; PKT_SRC_ID_H              ; 100   ; Signed Integer                                                                                                                  ;
; PKT_SRC_ID_L              ; 97    ; Signed Integer                                                                                                                  ;
; PKT_DEST_ID_H             ; 104   ; Signed Integer                                                                                                                  ;
; PKT_DEST_ID_L             ; 101   ; Signed Integer                                                                                                                  ;
; PKT_RESPONSE_STATUS_L     ; 113   ; Signed Integer                                                                                                                  ;
; PKT_RESPONSE_STATUS_H     ; 114   ; Signed Integer                                                                                                                  ;
; PKT_ORI_BURST_SIZE_L      ; 115   ; Signed Integer                                                                                                                  ;
; PKT_ORI_BURST_SIZE_H      ; 117   ; Signed Integer                                                                                                                  ;
; ST_DATA_W                 ; 118   ; Signed Integer                                                                                                                  ;
; ST_CHANNEL_W              ; 11    ; Signed Integer                                                                                                                  ;
; AV_BURSTCOUNT_W           ; 3     ; Signed Integer                                                                                                                  ;
; ID                        ; 0     ; Signed Integer                                                                                                                  ;
; SUPPRESS_0_BYTEEN_RSP     ; 1     ; Signed Integer                                                                                                                  ;
; BURSTWRAP_VALUE           ; 127   ; Signed Integer                                                                                                                  ;
; CACHE_VALUE               ; 0     ; Signed Integer                                                                                                                  ;
; SECURE_ACCESS_BIT         ; 1     ; Signed Integer                                                                                                                  ;
; USE_READRESPONSE          ; 1     ; Signed Integer                                                                                                                  ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                  ;
; PKT_BURSTWRAP_W           ; 7     ; Signed Integer                                                                                                                  ;
; PKT_BYTE_CNT_W            ; 7     ; Signed Integer                                                                                                                  ;
; PKT_PROTECTION_W          ; 3     ; Signed Integer                                                                                                                  ;
; PKT_ADDR_W                ; 32    ; Signed Integer                                                                                                                  ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                                  ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                                  ;
; PKT_SRC_ID_W              ; 4     ; Signed Integer                                                                                                                  ;
; PKT_DEST_ID_W             ; 4     ; Signed Integer                                                                                                                  ;
; PKT_BURST_SIZE_W          ; 3     ; Signed Integer                                                                                                                  ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:default_slave_axi_error_if_agent ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name              ; Value ; Type                                                                                                                                         ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_ORI_BURST_SIZE_H        ; 117   ; Signed Integer                                                                                                                               ;
; PKT_ORI_BURST_SIZE_L        ; 115   ; Signed Integer                                                                                                                               ;
; PKT_QOS_H                   ; 96    ; Signed Integer                                                                                                                               ;
; PKT_QOS_L                   ; 96    ; Signed Integer                                                                                                                               ;
; PKT_THREAD_ID_H             ; 105   ; Signed Integer                                                                                                                               ;
; PKT_THREAD_ID_L             ; 105   ; Signed Integer                                                                                                                               ;
; PKT_RESPONSE_STATUS_H       ; 114   ; Signed Integer                                                                                                                               ;
; PKT_RESPONSE_STATUS_L       ; 113   ; Signed Integer                                                                                                                               ;
; PKT_BEGIN_BURST             ; 95    ; Signed Integer                                                                                                                               ;
; PKT_CACHE_H                 ; 112   ; Signed Integer                                                                                                                               ;
; PKT_CACHE_L                 ; 109   ; Signed Integer                                                                                                                               ;
; PKT_DATA_SIDEBAND_H         ; 94    ; Signed Integer                                                                                                                               ;
; PKT_DATA_SIDEBAND_L         ; 94    ; Signed Integer                                                                                                                               ;
; PKT_ADDR_SIDEBAND_H         ; 93    ; Signed Integer                                                                                                                               ;
; PKT_ADDR_SIDEBAND_L         ; 93    ; Signed Integer                                                                                                                               ;
; PKT_BURST_TYPE_H            ; 92    ; Signed Integer                                                                                                                               ;
; PKT_BURST_TYPE_L            ; 91    ; Signed Integer                                                                                                                               ;
; PKT_PROTECTION_H            ; 108   ; Signed Integer                                                                                                                               ;
; PKT_PROTECTION_L            ; 106   ; Signed Integer                                                                                                                               ;
; PKT_BURST_SIZE_H            ; 90    ; Signed Integer                                                                                                                               ;
; PKT_BURST_SIZE_L            ; 88    ; Signed Integer                                                                                                                               ;
; PKT_BURSTWRAP_H             ; 87    ; Signed Integer                                                                                                                               ;
; PKT_BURSTWRAP_L             ; 81    ; Signed Integer                                                                                                                               ;
; PKT_BYTE_CNT_H              ; 80    ; Signed Integer                                                                                                                               ;
; PKT_BYTE_CNT_L              ; 74    ; Signed Integer                                                                                                                               ;
; PKT_ADDR_H                  ; 67    ; Signed Integer                                                                                                                               ;
; PKT_ADDR_L                  ; 36    ; Signed Integer                                                                                                                               ;
; PKT_TRANS_EXCLUSIVE         ; 73    ; Signed Integer                                                                                                                               ;
; PKT_TRANS_LOCK              ; 72    ; Signed Integer                                                                                                                               ;
; PKT_TRANS_COMPRESSED_READ   ; 68    ; Signed Integer                                                                                                                               ;
; PKT_TRANS_POSTED            ; 69    ; Signed Integer                                                                                                                               ;
; PKT_TRANS_WRITE             ; 70    ; Signed Integer                                                                                                                               ;
; PKT_TRANS_READ              ; 71    ; Signed Integer                                                                                                                               ;
; PKT_DATA_H                  ; 31    ; Signed Integer                                                                                                                               ;
; PKT_DATA_L                  ; 0     ; Signed Integer                                                                                                                               ;
; PKT_BYTEEN_H                ; 35    ; Signed Integer                                                                                                                               ;
; PKT_BYTEEN_L                ; 32    ; Signed Integer                                                                                                                               ;
; PKT_SRC_ID_H                ; 100   ; Signed Integer                                                                                                                               ;
; PKT_SRC_ID_L                ; 97    ; Signed Integer                                                                                                                               ;
; PKT_DEST_ID_H               ; 104   ; Signed Integer                                                                                                                               ;
; PKT_DEST_ID_L               ; 101   ; Signed Integer                                                                                                                               ;
; ST_DATA_W                   ; 118   ; Signed Integer                                                                                                                               ;
; ADDR_WIDTH                  ; 32    ; Signed Integer                                                                                                                               ;
; RDATA_WIDTH                 ; 32    ; Signed Integer                                                                                                                               ;
; WDATA_WIDTH                 ; 32    ; Signed Integer                                                                                                                               ;
; ST_CHANNEL_W                ; 11    ; Signed Integer                                                                                                                               ;
; AXI_SLAVE_ID_W              ; 4     ; Signed Integer                                                                                                                               ;
; ADDR_USER_WIDTH             ; 1     ; Signed Integer                                                                                                                               ;
; WRITE_ACCEPTANCE_CAPABILITY ; 1     ; Signed Integer                                                                                                                               ;
; READ_ACCEPTANCE_CAPABILITY  ; 1     ; Signed Integer                                                                                                                               ;
; PASS_ID_TO_SLAVE            ; 1     ; Signed Integer                                                                                                                               ;
; AXI_VERSION                 ; AXI3  ; String                                                                                                                                       ;
; RESPONSE_W                  ; 2     ; Signed Integer                                                                                                                               ;
; AXI_WSTRB_W                 ; 4     ; Signed Integer                                                                                                                               ;
; PKT_DATA_W                  ; 32    ; Signed Integer                                                                                                                               ;
; NUMSYMBOLS                  ; 4     ; Signed Integer                                                                                                                               ;
; DATA_USER_WIDTH             ; 1     ; Signed Integer                                                                                                                               ;
; AXI_LOCK_WIDTH              ; 2     ; Signed Integer                                                                                                                               ;
; AXI_BURST_LENGTH_WIDTH      ; 4     ; Signed Integer                                                                                                                               ;
+-----------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:default_slave_axi_error_if_agent|altera_merlin_address_alignment:check_and_align_address_to_size ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                   ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W            ; 32    ; Signed Integer                                                                                                                                                                                                         ;
; BURSTWRAP_W       ; 7     ; Signed Integer                                                                                                                                                                                                         ;
; TYPE_W            ; 2     ; Signed Integer                                                                                                                                                                                                         ;
; SIZE_W            ; 3     ; Signed Integer                                                                                                                                                                                                         ;
; INCREMENT_ADDRESS ; 0     ; Signed Integer                                                                                                                                                                                                         ;
; NUMSYMBOLS        ; 4     ; Signed Integer                                                                                                                                                                                                         ;
; SELECT_BITS       ; 2     ; Signed Integer                                                                                                                                                                                                         ;
; IN_DATA_W         ; 43    ; Signed Integer                                                                                                                                                                                                         ;
; OUT_DATA_W        ; 34    ; Signed Integer                                                                                                                                                                                                         ;
+-------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:default_slave_axi_error_if_agent|altera_merlin_burst_uncompressor:read_burst_uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                                                     ;
; BURSTWRAP_W    ; 7     ; Signed Integer                                                                                                                                                                                                     ;
; BYTE_CNT_W     ; 7     ; Signed Integer                                                                                                                                                                                                     ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                                     ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:default_slave_axi_error_if_agent|altera_avalon_sc_fifo:write_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                                      ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                            ;
; BITS_PER_SYMBOL     ; 119   ; Signed Integer                                                                                                                                                                            ;
; FIFO_DEPTH          ; 1     ; Signed Integer                                                                                                                                                                            ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                                                            ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                                                            ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                                                                                            ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                                                            ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                                                            ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                                                            ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                                                            ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                                                            ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                                                            ;
; DATA_WIDTH          ; 119   ; Signed Integer                                                                                                                                                                            ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                                                            ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:default_slave_axi_error_if_agent|altera_avalon_sc_fifo:read_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                                     ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                           ;
; BITS_PER_SYMBOL     ; 119   ; Signed Integer                                                                                                                                                                           ;
; FIFO_DEPTH          ; 1     ; Signed Integer                                                                                                                                                                           ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                                                                           ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                                                                           ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                                                                                           ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                                                                           ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                                                                           ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                                                                           ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                                                                           ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                                                                           ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                                                                           ;
; DATA_WIDTH          ; 119   ; Signed Integer                                                                                                                                                                           ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                                                           ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_ram_s1_agent ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                             ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 131   ; Signed Integer                                                                                                                   ;
; PKT_DATA_H                ; 63    ; Signed Integer                                                                                                                   ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                   ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                   ;
; PKT_BYTEEN_H              ; 71    ; Signed Integer                                                                                                                   ;
; PKT_BYTEEN_L              ; 64    ; Signed Integer                                                                                                                   ;
; PKT_ADDR_H                ; 103   ; Signed Integer                                                                                                                   ;
; PKT_ADDR_L                ; 72    ; Signed Integer                                                                                                                   ;
; PKT_TRANS_LOCK            ; 108   ; Signed Integer                                                                                                                   ;
; PKT_TRANS_COMPRESSED_READ ; 104   ; Signed Integer                                                                                                                   ;
; PKT_TRANS_POSTED          ; 105   ; Signed Integer                                                                                                                   ;
; PKT_TRANS_WRITE           ; 106   ; Signed Integer                                                                                                                   ;
; PKT_TRANS_READ            ; 107   ; Signed Integer                                                                                                                   ;
; PKT_SRC_ID_H              ; 136   ; Signed Integer                                                                                                                   ;
; PKT_SRC_ID_L              ; 133   ; Signed Integer                                                                                                                   ;
; PKT_DEST_ID_H             ; 140   ; Signed Integer                                                                                                                   ;
; PKT_DEST_ID_L             ; 137   ; Signed Integer                                                                                                                   ;
; PKT_BURSTWRAP_H           ; 123   ; Signed Integer                                                                                                                   ;
; PKT_BURSTWRAP_L           ; 117   ; Signed Integer                                                                                                                   ;
; PKT_BYTE_CNT_H            ; 116   ; Signed Integer                                                                                                                   ;
; PKT_BYTE_CNT_L            ; 110   ; Signed Integer                                                                                                                   ;
; PKT_PROTECTION_H          ; 144   ; Signed Integer                                                                                                                   ;
; PKT_PROTECTION_L          ; 142   ; Signed Integer                                                                                                                   ;
; PKT_RESPONSE_STATUS_H     ; 150   ; Signed Integer                                                                                                                   ;
; PKT_RESPONSE_STATUS_L     ; 149   ; Signed Integer                                                                                                                   ;
; PKT_BURST_SIZE_H          ; 126   ; Signed Integer                                                                                                                   ;
; PKT_BURST_SIZE_L          ; 124   ; Signed Integer                                                                                                                   ;
; PKT_ORI_BURST_SIZE_L      ; 151   ; Signed Integer                                                                                                                   ;
; PKT_ORI_BURST_SIZE_H      ; 153   ; Signed Integer                                                                                                                   ;
; ST_DATA_W                 ; 154   ; Signed Integer                                                                                                                   ;
; ST_CHANNEL_W              ; 11    ; Signed Integer                                                                                                                   ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                                                   ;
; AVS_DATA_W                ; 64    ; Signed Integer                                                                                                                   ;
; AVS_BURSTCOUNT_W          ; 4     ; Signed Integer                                                                                                                   ;
; PKT_SYMBOLS               ; 8     ; Signed Integer                                                                                                                   ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                   ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                   ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                   ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                   ;
; AVS_BE_W                  ; 8     ; Signed Integer                                                                                                                   ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                   ;
; FIFO_DATA_W               ; 155   ; Signed Integer                                                                                                                   ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                   ;
+---------------------------+-------+----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_ram_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                            ;
; BURSTWRAP_W    ; 7     ; Signed Integer                                                                                                                                                                            ;
; BYTE_CNT_W     ; 7     ; Signed Integer                                                                                                                                                                            ;
; PKT_SYMBOLS    ; 8     ; Signed Integer                                                                                                                                                                            ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_agent_rsp_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                        ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                              ;
; BITS_PER_SYMBOL     ; 155   ; Signed Integer                                                                                                                              ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                              ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                              ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                              ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                              ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                              ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                              ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                              ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                              ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                              ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                              ;
; DATA_WIDTH          ; 155   ; Signed Integer                                                                                                                              ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                              ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                        ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 77    ; Signed Integer                                                                                                              ;
; PKT_DATA_H                ; 15    ; Signed Integer                                                                                                              ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                              ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                              ;
; PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                                              ;
; PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                                              ;
; PKT_ADDR_H                ; 49    ; Signed Integer                                                                                                              ;
; PKT_ADDR_L                ; 18    ; Signed Integer                                                                                                              ;
; PKT_TRANS_LOCK            ; 54    ; Signed Integer                                                                                                              ;
; PKT_TRANS_COMPRESSED_READ ; 50    ; Signed Integer                                                                                                              ;
; PKT_TRANS_POSTED          ; 51    ; Signed Integer                                                                                                              ;
; PKT_TRANS_WRITE           ; 52    ; Signed Integer                                                                                                              ;
; PKT_TRANS_READ            ; 53    ; Signed Integer                                                                                                              ;
; PKT_SRC_ID_H              ; 82    ; Signed Integer                                                                                                              ;
; PKT_SRC_ID_L              ; 79    ; Signed Integer                                                                                                              ;
; PKT_DEST_ID_H             ; 86    ; Signed Integer                                                                                                              ;
; PKT_DEST_ID_L             ; 83    ; Signed Integer                                                                                                              ;
; PKT_BURSTWRAP_H           ; 69    ; Signed Integer                                                                                                              ;
; PKT_BURSTWRAP_L           ; 63    ; Signed Integer                                                                                                              ;
; PKT_BYTE_CNT_H            ; 62    ; Signed Integer                                                                                                              ;
; PKT_BYTE_CNT_L            ; 56    ; Signed Integer                                                                                                              ;
; PKT_PROTECTION_H          ; 90    ; Signed Integer                                                                                                              ;
; PKT_PROTECTION_L          ; 88    ; Signed Integer                                                                                                              ;
; PKT_RESPONSE_STATUS_H     ; 96    ; Signed Integer                                                                                                              ;
; PKT_RESPONSE_STATUS_L     ; 95    ; Signed Integer                                                                                                              ;
; PKT_BURST_SIZE_H          ; 72    ; Signed Integer                                                                                                              ;
; PKT_BURST_SIZE_L          ; 70    ; Signed Integer                                                                                                              ;
; PKT_ORI_BURST_SIZE_L      ; 97    ; Signed Integer                                                                                                              ;
; PKT_ORI_BURST_SIZE_H      ; 99    ; Signed Integer                                                                                                              ;
; ST_DATA_W                 ; 100   ; Signed Integer                                                                                                              ;
; ST_CHANNEL_W              ; 11    ; Signed Integer                                                                                                              ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                                              ;
; AVS_DATA_W                ; 16    ; Signed Integer                                                                                                              ;
; AVS_BURSTCOUNT_W          ; 2     ; Signed Integer                                                                                                              ;
; PKT_SYMBOLS               ; 2     ; Signed Integer                                                                                                              ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                              ;
; SUPPRESS_0_BYTEEN_CMD     ; 1     ; Signed Integer                                                                                                              ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                              ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                              ;
; AVS_BE_W                  ; 2     ; Signed Integer                                                                                                              ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                              ;
; FIFO_DATA_W               ; 101   ; Signed Integer                                                                                                              ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                              ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                       ;
; BURSTWRAP_W    ; 7     ; Signed Integer                                                                                                                                                                       ;
; BYTE_CNT_W     ; 7     ; Signed Integer                                                                                                                                                                       ;
; PKT_SYMBOLS    ; 2     ; Signed Integer                                                                                                                                                                       ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                   ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                         ;
; BITS_PER_SYMBOL     ; 101   ; Signed Integer                                                                                                                         ;
; FIFO_DEPTH          ; 8     ; Signed Integer                                                                                                                         ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                         ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                         ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                         ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                         ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                         ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                         ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                         ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                         ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                         ;
; DATA_WIDTH          ; 101   ; Signed Integer                                                                                                                         ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                         ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                     ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                           ;
; BITS_PER_SYMBOL     ; 18    ; Signed Integer                                                                                                                           ;
; FIFO_DEPTH          ; 8     ; Signed Integer                                                                                                                           ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                           ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                           ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                                           ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                           ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                           ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                           ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                           ;
; EMPTY_LATENCY       ; 3     ; Signed Integer                                                                                                                           ;
; USE_MEMORY_BLOCKS   ; 1     ; Signed Integer                                                                                                                           ;
; DATA_WIDTH          ; 18    ; Signed Integer                                                                                                                           ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                           ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:avl_uart_s0_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                           ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 95    ; Signed Integer                                                                                                                 ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                 ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                 ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                 ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                 ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                 ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                 ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                 ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                                 ;
; PKT_SRC_ID_H              ; 100   ; Signed Integer                                                                                                                 ;
; PKT_SRC_ID_L              ; 97    ; Signed Integer                                                                                                                 ;
; PKT_DEST_ID_H             ; 104   ; Signed Integer                                                                                                                 ;
; PKT_DEST_ID_L             ; 101   ; Signed Integer                                                                                                                 ;
; PKT_BURSTWRAP_H           ; 87    ; Signed Integer                                                                                                                 ;
; PKT_BURSTWRAP_L           ; 81    ; Signed Integer                                                                                                                 ;
; PKT_BYTE_CNT_H            ; 80    ; Signed Integer                                                                                                                 ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                 ;
; PKT_PROTECTION_H          ; 108   ; Signed Integer                                                                                                                 ;
; PKT_PROTECTION_L          ; 106   ; Signed Integer                                                                                                                 ;
; PKT_RESPONSE_STATUS_H     ; 114   ; Signed Integer                                                                                                                 ;
; PKT_RESPONSE_STATUS_L     ; 113   ; Signed Integer                                                                                                                 ;
; PKT_BURST_SIZE_H          ; 90    ; Signed Integer                                                                                                                 ;
; PKT_BURST_SIZE_L          ; 88    ; Signed Integer                                                                                                                 ;
; PKT_ORI_BURST_SIZE_L      ; 115   ; Signed Integer                                                                                                                 ;
; PKT_ORI_BURST_SIZE_H      ; 117   ; Signed Integer                                                                                                                 ;
; ST_DATA_W                 ; 118   ; Signed Integer                                                                                                                 ;
; ST_CHANNEL_W              ; 11    ; Signed Integer                                                                                                                 ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                                                 ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                 ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                 ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                 ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                 ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                 ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                 ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                 ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                 ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                 ;
; FIFO_DATA_W               ; 119   ; Signed Integer                                                                                                                 ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                 ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:avl_uart_s0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                          ;
; BURSTWRAP_W    ; 7     ; Signed Integer                                                                                                                                                                          ;
; BYTE_CNT_W     ; 7     ; Signed Integer                                                                                                                                                                          ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                          ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avl_uart_s0_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                      ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                            ;
; BITS_PER_SYMBOL     ; 119   ; Signed Integer                                                                                                                            ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                            ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                            ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                            ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                            ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                            ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                            ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                            ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                            ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                            ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                            ;
; DATA_WIDTH          ; 119   ; Signed Integer                                                                                                                            ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                            ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_led_s1_agent ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                          ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 95    ; Signed Integer                                                                                                                ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                                ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                                ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                                ;
; PKT_SRC_ID_H              ; 100   ; Signed Integer                                                                                                                ;
; PKT_SRC_ID_L              ; 97    ; Signed Integer                                                                                                                ;
; PKT_DEST_ID_H             ; 104   ; Signed Integer                                                                                                                ;
; PKT_DEST_ID_L             ; 101   ; Signed Integer                                                                                                                ;
; PKT_BURSTWRAP_H           ; 87    ; Signed Integer                                                                                                                ;
; PKT_BURSTWRAP_L           ; 81    ; Signed Integer                                                                                                                ;
; PKT_BYTE_CNT_H            ; 80    ; Signed Integer                                                                                                                ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                ;
; PKT_PROTECTION_H          ; 108   ; Signed Integer                                                                                                                ;
; PKT_PROTECTION_L          ; 106   ; Signed Integer                                                                                                                ;
; PKT_RESPONSE_STATUS_H     ; 114   ; Signed Integer                                                                                                                ;
; PKT_RESPONSE_STATUS_L     ; 113   ; Signed Integer                                                                                                                ;
; PKT_BURST_SIZE_H          ; 90    ; Signed Integer                                                                                                                ;
; PKT_BURST_SIZE_L          ; 88    ; Signed Integer                                                                                                                ;
; PKT_ORI_BURST_SIZE_L      ; 115   ; Signed Integer                                                                                                                ;
; PKT_ORI_BURST_SIZE_H      ; 117   ; Signed Integer                                                                                                                ;
; ST_DATA_W                 ; 118   ; Signed Integer                                                                                                                ;
; ST_CHANNEL_W              ; 11    ; Signed Integer                                                                                                                ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                                                ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                ;
; FIFO_DATA_W               ; 119   ; Signed Integer                                                                                                                ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_led_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                         ;
; BURSTWRAP_W    ; 7     ; Signed Integer                                                                                                                                                                         ;
; BYTE_CNT_W     ; 7     ; Signed Integer                                                                                                                                                                         ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                         ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_agent_rsp_fifo ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                     ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                           ;
; BITS_PER_SYMBOL     ; 119   ; Signed Integer                                                                                                                           ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                           ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                           ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                           ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                           ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                           ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                           ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                           ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                           ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                           ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                           ;
; DATA_WIDTH          ; 119   ; Signed Integer                                                                                                                           ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                           ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_sw_s1_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                         ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 95    ; Signed Integer                                                                                                               ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                               ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                               ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                               ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                               ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                               ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                               ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                               ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                               ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                               ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                               ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                               ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                               ;
; PKT_SRC_ID_H              ; 100   ; Signed Integer                                                                                                               ;
; PKT_SRC_ID_L              ; 97    ; Signed Integer                                                                                                               ;
; PKT_DEST_ID_H             ; 104   ; Signed Integer                                                                                                               ;
; PKT_DEST_ID_L             ; 101   ; Signed Integer                                                                                                               ;
; PKT_BURSTWRAP_H           ; 87    ; Signed Integer                                                                                                               ;
; PKT_BURSTWRAP_L           ; 81    ; Signed Integer                                                                                                               ;
; PKT_BYTE_CNT_H            ; 80    ; Signed Integer                                                                                                               ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                               ;
; PKT_PROTECTION_H          ; 108   ; Signed Integer                                                                                                               ;
; PKT_PROTECTION_L          ; 106   ; Signed Integer                                                                                                               ;
; PKT_RESPONSE_STATUS_H     ; 114   ; Signed Integer                                                                                                               ;
; PKT_RESPONSE_STATUS_L     ; 113   ; Signed Integer                                                                                                               ;
; PKT_BURST_SIZE_H          ; 90    ; Signed Integer                                                                                                               ;
; PKT_BURST_SIZE_L          ; 88    ; Signed Integer                                                                                                               ;
; PKT_ORI_BURST_SIZE_L      ; 115   ; Signed Integer                                                                                                               ;
; PKT_ORI_BURST_SIZE_H      ; 117   ; Signed Integer                                                                                                               ;
; ST_DATA_W                 ; 118   ; Signed Integer                                                                                                               ;
; ST_CHANNEL_W              ; 11    ; Signed Integer                                                                                                               ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                                               ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                               ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                               ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                               ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                               ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                               ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                               ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                               ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                               ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                               ;
; FIFO_DATA_W               ; 119   ; Signed Integer                                                                                                               ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                               ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_sw_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                        ;
; BURSTWRAP_W    ; 7     ; Signed Integer                                                                                                                                                                        ;
; BYTE_CNT_W     ; 7     ; Signed Integer                                                                                                                                                                        ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                        ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_sw_s1_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                    ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                          ;
; BITS_PER_SYMBOL     ; 119   ; Signed Integer                                                                                                                          ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                          ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                          ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                          ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                          ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                          ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                          ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                          ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                          ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                          ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                          ;
; DATA_WIDTH          ; 119   ; Signed Integer                                                                                                                          ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                          ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:bld_id_s1_agent ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                         ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 95    ; Signed Integer                                                                                                               ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                               ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                               ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                               ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                               ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                               ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                               ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                               ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                               ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                               ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                               ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                               ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                               ;
; PKT_SRC_ID_H              ; 100   ; Signed Integer                                                                                                               ;
; PKT_SRC_ID_L              ; 97    ; Signed Integer                                                                                                               ;
; PKT_DEST_ID_H             ; 104   ; Signed Integer                                                                                                               ;
; PKT_DEST_ID_L             ; 101   ; Signed Integer                                                                                                               ;
; PKT_BURSTWRAP_H           ; 87    ; Signed Integer                                                                                                               ;
; PKT_BURSTWRAP_L           ; 81    ; Signed Integer                                                                                                               ;
; PKT_BYTE_CNT_H            ; 80    ; Signed Integer                                                                                                               ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                               ;
; PKT_PROTECTION_H          ; 108   ; Signed Integer                                                                                                               ;
; PKT_PROTECTION_L          ; 106   ; Signed Integer                                                                                                               ;
; PKT_RESPONSE_STATUS_H     ; 114   ; Signed Integer                                                                                                               ;
; PKT_RESPONSE_STATUS_L     ; 113   ; Signed Integer                                                                                                               ;
; PKT_BURST_SIZE_H          ; 90    ; Signed Integer                                                                                                               ;
; PKT_BURST_SIZE_L          ; 88    ; Signed Integer                                                                                                               ;
; PKT_ORI_BURST_SIZE_L      ; 115   ; Signed Integer                                                                                                               ;
; PKT_ORI_BURST_SIZE_H      ; 117   ; Signed Integer                                                                                                               ;
; ST_DATA_W                 ; 118   ; Signed Integer                                                                                                               ;
; ST_CHANNEL_W              ; 11    ; Signed Integer                                                                                                               ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                                               ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                               ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                               ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                               ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                               ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                               ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                               ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                               ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                               ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                               ;
; FIFO_DATA_W               ; 119   ; Signed Integer                                                                                                               ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                               ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:bld_id_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                        ;
; BURSTWRAP_W    ; 7     ; Signed Integer                                                                                                                                                                        ;
; BYTE_CNT_W     ; 7     ; Signed Integer                                                                                                                                                                        ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                        ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                        ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bld_id_s1_agent_rsp_fifo ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                    ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                          ;
; BITS_PER_SYMBOL     ; 119   ; Signed Integer                                                                                                                          ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                          ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                          ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                          ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                          ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                          ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                          ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                          ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                          ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                          ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                          ;
; DATA_WIDTH          ; 119   ; Signed Integer                                                                                                                          ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                          ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_hex_1_0_s1_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                              ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 95    ; Signed Integer                                                                                                                    ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                    ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                    ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                    ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                    ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                    ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                    ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                                    ;
; PKT_SRC_ID_H              ; 100   ; Signed Integer                                                                                                                    ;
; PKT_SRC_ID_L              ; 97    ; Signed Integer                                                                                                                    ;
; PKT_DEST_ID_H             ; 104   ; Signed Integer                                                                                                                    ;
; PKT_DEST_ID_L             ; 101   ; Signed Integer                                                                                                                    ;
; PKT_BURSTWRAP_H           ; 87    ; Signed Integer                                                                                                                    ;
; PKT_BURSTWRAP_L           ; 81    ; Signed Integer                                                                                                                    ;
; PKT_BYTE_CNT_H            ; 80    ; Signed Integer                                                                                                                    ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                    ;
; PKT_PROTECTION_H          ; 108   ; Signed Integer                                                                                                                    ;
; PKT_PROTECTION_L          ; 106   ; Signed Integer                                                                                                                    ;
; PKT_RESPONSE_STATUS_H     ; 114   ; Signed Integer                                                                                                                    ;
; PKT_RESPONSE_STATUS_L     ; 113   ; Signed Integer                                                                                                                    ;
; PKT_BURST_SIZE_H          ; 90    ; Signed Integer                                                                                                                    ;
; PKT_BURST_SIZE_L          ; 88    ; Signed Integer                                                                                                                    ;
; PKT_ORI_BURST_SIZE_L      ; 115   ; Signed Integer                                                                                                                    ;
; PKT_ORI_BURST_SIZE_H      ; 117   ; Signed Integer                                                                                                                    ;
; ST_DATA_W                 ; 118   ; Signed Integer                                                                                                                    ;
; ST_CHANNEL_W              ; 11    ; Signed Integer                                                                                                                    ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                                                    ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                    ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                    ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                    ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                    ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                    ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                    ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                    ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                    ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                    ;
; FIFO_DATA_W               ; 119   ; Signed Integer                                                                                                                    ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                    ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_hex_1_0_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                             ;
; BURSTWRAP_W    ; 7     ; Signed Integer                                                                                                                                                                             ;
; BYTE_CNT_W     ; 7     ; Signed Integer                                                                                                                                                                             ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                             ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_hex_1_0_s1_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                         ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                               ;
; BITS_PER_SYMBOL     ; 119   ; Signed Integer                                                                                                                               ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                               ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                               ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                               ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                               ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                               ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                               ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                               ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                               ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                               ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                               ;
; DATA_WIDTH          ; 119   ; Signed Integer                                                                                                                               ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                               ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_hex_5_4_s1_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                              ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 95    ; Signed Integer                                                                                                                    ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                    ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                    ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                    ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                    ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                    ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                    ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                                    ;
; PKT_SRC_ID_H              ; 100   ; Signed Integer                                                                                                                    ;
; PKT_SRC_ID_L              ; 97    ; Signed Integer                                                                                                                    ;
; PKT_DEST_ID_H             ; 104   ; Signed Integer                                                                                                                    ;
; PKT_DEST_ID_L             ; 101   ; Signed Integer                                                                                                                    ;
; PKT_BURSTWRAP_H           ; 87    ; Signed Integer                                                                                                                    ;
; PKT_BURSTWRAP_L           ; 81    ; Signed Integer                                                                                                                    ;
; PKT_BYTE_CNT_H            ; 80    ; Signed Integer                                                                                                                    ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                    ;
; PKT_PROTECTION_H          ; 108   ; Signed Integer                                                                                                                    ;
; PKT_PROTECTION_L          ; 106   ; Signed Integer                                                                                                                    ;
; PKT_RESPONSE_STATUS_H     ; 114   ; Signed Integer                                                                                                                    ;
; PKT_RESPONSE_STATUS_L     ; 113   ; Signed Integer                                                                                                                    ;
; PKT_BURST_SIZE_H          ; 90    ; Signed Integer                                                                                                                    ;
; PKT_BURST_SIZE_L          ; 88    ; Signed Integer                                                                                                                    ;
; PKT_ORI_BURST_SIZE_L      ; 115   ; Signed Integer                                                                                                                    ;
; PKT_ORI_BURST_SIZE_H      ; 117   ; Signed Integer                                                                                                                    ;
; ST_DATA_W                 ; 118   ; Signed Integer                                                                                                                    ;
; ST_CHANNEL_W              ; 11    ; Signed Integer                                                                                                                    ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                                                    ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                    ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                    ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                    ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                    ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                    ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                    ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                    ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                    ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                    ;
; FIFO_DATA_W               ; 119   ; Signed Integer                                                                                                                    ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                    ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_hex_5_4_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                             ;
; BURSTWRAP_W    ; 7     ; Signed Integer                                                                                                                                                                             ;
; BYTE_CNT_W     ; 7     ; Signed Integer                                                                                                                                                                             ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                             ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_hex_5_4_s1_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                         ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                               ;
; BITS_PER_SYMBOL     ; 119   ; Signed Integer                                                                                                                               ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                               ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                               ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                               ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                               ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                               ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                               ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                               ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                               ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                               ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                               ;
; DATA_WIDTH          ; 119   ; Signed Integer                                                                                                                               ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                               ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_hex_3_2_s1_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                              ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 95    ; Signed Integer                                                                                                                    ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                    ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                    ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                    ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                    ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                    ;
; PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                    ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_LOCK            ; 72    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                    ;
; PKT_TRANS_READ            ; 71    ; Signed Integer                                                                                                                    ;
; PKT_SRC_ID_H              ; 100   ; Signed Integer                                                                                                                    ;
; PKT_SRC_ID_L              ; 97    ; Signed Integer                                                                                                                    ;
; PKT_DEST_ID_H             ; 104   ; Signed Integer                                                                                                                    ;
; PKT_DEST_ID_L             ; 101   ; Signed Integer                                                                                                                    ;
; PKT_BURSTWRAP_H           ; 87    ; Signed Integer                                                                                                                    ;
; PKT_BURSTWRAP_L           ; 81    ; Signed Integer                                                                                                                    ;
; PKT_BYTE_CNT_H            ; 80    ; Signed Integer                                                                                                                    ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                    ;
; PKT_PROTECTION_H          ; 108   ; Signed Integer                                                                                                                    ;
; PKT_PROTECTION_L          ; 106   ; Signed Integer                                                                                                                    ;
; PKT_RESPONSE_STATUS_H     ; 114   ; Signed Integer                                                                                                                    ;
; PKT_RESPONSE_STATUS_L     ; 113   ; Signed Integer                                                                                                                    ;
; PKT_BURST_SIZE_H          ; 90    ; Signed Integer                                                                                                                    ;
; PKT_BURST_SIZE_L          ; 88    ; Signed Integer                                                                                                                    ;
; PKT_ORI_BURST_SIZE_L      ; 115   ; Signed Integer                                                                                                                    ;
; PKT_ORI_BURST_SIZE_H      ; 117   ; Signed Integer                                                                                                                    ;
; ST_DATA_W                 ; 118   ; Signed Integer                                                                                                                    ;
; ST_CHANNEL_W              ; 11    ; Signed Integer                                                                                                                    ;
; ADDR_W                    ; 32    ; Signed Integer                                                                                                                    ;
; AVS_DATA_W                ; 32    ; Signed Integer                                                                                                                    ;
; AVS_BURSTCOUNT_W          ; 3     ; Signed Integer                                                                                                                    ;
; PKT_SYMBOLS               ; 4     ; Signed Integer                                                                                                                    ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                    ;
; SUPPRESS_0_BYTEEN_CMD     ; 0     ; Signed Integer                                                                                                                    ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                    ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                    ;
; AVS_BE_W                  ; 4     ; Signed Integer                                                                                                                    ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                    ;
; FIFO_DATA_W               ; 119   ; Signed Integer                                                                                                                    ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                    ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_hex_3_2_s1_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                             ;
; BURSTWRAP_W    ; 7     ; Signed Integer                                                                                                                                                                             ;
; BYTE_CNT_W     ; 7     ; Signed Integer                                                                                                                                                                             ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                             ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_hex_3_2_s1_agent_rsp_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                         ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                               ;
; BITS_PER_SYMBOL     ; 119   ; Signed Integer                                                                                                                               ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                               ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                               ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                               ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                               ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                               ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                               ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                               ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                               ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                               ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                               ;
; DATA_WIDTH          ; 119   ; Signed Integer                                                                                                                               ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                               ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|cy10lp_qsys_mm_interconnect_0_router:router|cy10lp_qsys_mm_interconnect_0_router_default_decode:the_default_decode ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                         ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; -1    ; Signed Integer                                                                                                                                                                                               ;
; DEFAULT_WR_CHANNEL ; 0     ; Signed Integer                                                                                                                                                                                               ;
; DEFAULT_RD_CHANNEL ; 1     ; Signed Integer                                                                                                                                                                                               ;
; DEFAULT_DESTID     ; 2     ; Signed Integer                                                                                                                                                                                               ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|cy10lp_qsys_mm_interconnect_0_router_001:router_001|cy10lp_qsys_mm_interconnect_0_router_001_default_decode:the_default_decode ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                     ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; -1    ; Signed Integer                                                                                                                                                                                                           ;
; DEFAULT_WR_CHANNEL ; 0     ; Signed Integer                                                                                                                                                                                                           ;
; DEFAULT_RD_CHANNEL ; 1     ; Signed Integer                                                                                                                                                                                                           ;
; DEFAULT_DESTID     ; 2     ; Signed Integer                                                                                                                                                                                                           ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|cy10lp_qsys_mm_interconnect_0_router_002:router_002|cy10lp_qsys_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                     ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                           ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                           ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                           ;
; DEFAULT_DESTID     ; 1     ; Signed Integer                                                                                                                                                                                                           ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|cy10lp_qsys_mm_interconnect_0_router_002:router_003|cy10lp_qsys_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                     ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                           ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                           ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                           ;
; DEFAULT_DESTID     ; 1     ; Signed Integer                                                                                                                                                                                                           ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|cy10lp_qsys_mm_interconnect_0_router_004:router_004|cy10lp_qsys_mm_interconnect_0_router_004_default_decode:the_default_decode ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                     ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                           ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                           ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                           ;
; DEFAULT_DESTID     ; 1     ; Signed Integer                                                                                                                                                                                                           ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|cy10lp_qsys_mm_interconnect_0_router_005:router_005|cy10lp_qsys_mm_interconnect_0_router_005_default_decode:the_default_decode ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                     ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                           ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                           ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                           ;
; DEFAULT_DESTID     ; 1     ; Signed Integer                                                                                                                                                                                                           ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|cy10lp_qsys_mm_interconnect_0_router_006:router_006|cy10lp_qsys_mm_interconnect_0_router_006_default_decode:the_default_decode ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                     ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                           ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                           ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                           ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                           ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|cy10lp_qsys_mm_interconnect_0_router_006:router_007|cy10lp_qsys_mm_interconnect_0_router_006_default_decode:the_default_decode ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                     ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                           ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                           ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                           ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                           ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|cy10lp_qsys_mm_interconnect_0_router_006:router_008|cy10lp_qsys_mm_interconnect_0_router_006_default_decode:the_default_decode ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                     ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                           ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                           ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                           ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                           ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|cy10lp_qsys_mm_interconnect_0_router_006:router_009|cy10lp_qsys_mm_interconnect_0_router_006_default_decode:the_default_decode ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                     ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                           ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                           ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                           ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                           ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|cy10lp_qsys_mm_interconnect_0_router_006:router_010|cy10lp_qsys_mm_interconnect_0_router_006_default_decode:the_default_decode ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                     ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                           ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                           ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                           ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                           ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|cy10lp_qsys_mm_interconnect_0_router_006:router_011|cy10lp_qsys_mm_interconnect_0_router_006_default_decode:the_default_decode ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                     ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                           ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                           ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                           ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                           ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|cy10lp_qsys_mm_interconnect_0_router_006:router_012|cy10lp_qsys_mm_interconnect_0_router_006_default_decode:the_default_decode ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                                                     ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                                                           ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                           ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                                                           ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                                           ;
+--------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:avl_imem_m0_limiter ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                 ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                                       ;
; PKT_DEST_ID_H             ; 104   ; Signed Integer                                                                                                                       ;
; PKT_DEST_ID_L             ; 101   ; Signed Integer                                                                                                                       ;
; PKT_SRC_ID_H              ; 100   ; Signed Integer                                                                                                                       ;
; PKT_SRC_ID_L              ; 97    ; Signed Integer                                                                                                                       ;
; PKT_BYTE_CNT_H            ; 80    ; Signed Integer                                                                                                                       ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                       ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                       ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                       ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                       ;
; PKT_TRANS_READ            ; 0     ; Signed Integer                                                                                                                       ;
; ST_DATA_W                 ; 118   ; Signed Integer                                                                                                                       ;
; ST_CHANNEL_W              ; 11    ; Signed Integer                                                                                                                       ;
; MAX_OUTSTANDING_RESPONSES ; 13    ; Signed Integer                                                                                                                       ;
; PIPELINED                 ; 0     ; Signed Integer                                                                                                                       ;
; ENFORCE_ORDER             ; 1     ; Signed Integer                                                                                                                       ;
; VALID_WIDTH               ; 11    ; Signed Integer                                                                                                                       ;
; PREVENT_HAZARDS           ; 1     ; Signed Integer                                                                                                                       ;
; SUPPORTS_POSTED_WRITES    ; 1     ; Signed Integer                                                                                                                       ;
; SUPPORTS_NONPOSTED_WRITES ; 0     ; Signed Integer                                                                                                                       ;
; REORDER                   ; 0     ; Signed Integer                                                                                                                       ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:avl_dmem_m0_limiter ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                 ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; PKT_TRANS_POSTED          ; 69    ; Signed Integer                                                                                                                       ;
; PKT_DEST_ID_H             ; 104   ; Signed Integer                                                                                                                       ;
; PKT_DEST_ID_L             ; 101   ; Signed Integer                                                                                                                       ;
; PKT_SRC_ID_H              ; 100   ; Signed Integer                                                                                                                       ;
; PKT_SRC_ID_L              ; 97    ; Signed Integer                                                                                                                       ;
; PKT_BYTE_CNT_H            ; 80    ; Signed Integer                                                                                                                       ;
; PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                       ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                       ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                       ;
; PKT_TRANS_WRITE           ; 70    ; Signed Integer                                                                                                                       ;
; PKT_TRANS_READ            ; 0     ; Signed Integer                                                                                                                       ;
; ST_DATA_W                 ; 118   ; Signed Integer                                                                                                                       ;
; ST_CHANNEL_W              ; 11    ; Signed Integer                                                                                                                       ;
; MAX_OUTSTANDING_RESPONSES ; 13    ; Signed Integer                                                                                                                       ;
; PIPELINED                 ; 0     ; Signed Integer                                                                                                                       ;
; ENFORCE_ORDER             ; 1     ; Signed Integer                                                                                                                       ;
; VALID_WIDTH               ; 11    ; Signed Integer                                                                                                                       ;
; PREVENT_HAZARDS           ; 1     ; Signed Integer                                                                                                                       ;
; SUPPORTS_POSTED_WRITES    ; 1     ; Signed Integer                                                                                                                       ;
; SUPPORTS_NONPOSTED_WRITES ; 0     ; Signed Integer                                                                                                                       ;
; REORDER                   ; 0     ; Signed Integer                                                                                                                       ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_ram_s1_burst_adapter ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                       ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; ADAPTER_VERSION           ; 13.1  ; String                                                                                                                                     ;
; COMPRESSED_READ_SUPPORT   ; 0     ; Signed Integer                                                                                                                             ;
; PKT_BEGIN_BURST           ; 131   ; Signed Integer                                                                                                                             ;
; PKT_ADDR_H                ; 103   ; Signed Integer                                                                                                                             ;
; PKT_ADDR_L                ; 72    ; Signed Integer                                                                                                                             ;
; PKT_BYTE_CNT_H            ; 116   ; Signed Integer                                                                                                                             ;
; PKT_BYTE_CNT_L            ; 110   ; Signed Integer                                                                                                                             ;
; PKT_BURSTWRAP_H           ; 123   ; Signed Integer                                                                                                                             ;
; PKT_BURSTWRAP_L           ; 117   ; Signed Integer                                                                                                                             ;
; PKT_TRANS_COMPRESSED_READ ; 104   ; Signed Integer                                                                                                                             ;
; PKT_TRANS_WRITE           ; 106   ; Signed Integer                                                                                                                             ;
; PKT_TRANS_READ            ; 107   ; Signed Integer                                                                                                                             ;
; PKT_BYTEEN_H              ; 71    ; Signed Integer                                                                                                                             ;
; PKT_BYTEEN_L              ; 64    ; Signed Integer                                                                                                                             ;
; PKT_BURST_TYPE_H          ; 128   ; Signed Integer                                                                                                                             ;
; PKT_BURST_TYPE_L          ; 127   ; Signed Integer                                                                                                                             ;
; PKT_BURST_SIZE_H          ; 126   ; Signed Integer                                                                                                                             ;
; PKT_BURST_SIZE_L          ; 124   ; Signed Integer                                                                                                                             ;
; ST_DATA_W                 ; 154   ; Signed Integer                                                                                                                             ;
; ST_CHANNEL_W              ; 11    ; Signed Integer                                                                                                                             ;
; IN_NARROW_SIZE            ; 1     ; Signed Integer                                                                                                                             ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                                             ;
; INCOMPLETE_WRAP_SUPPORT   ; 0     ; Signed Integer                                                                                                                             ;
; BURSTWRAP_CONST_MASK      ; 127   ; Signed Integer                                                                                                                             ;
; BURSTWRAP_CONST_VALUE     ; 127   ; Signed Integer                                                                                                                             ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                                             ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                                             ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                                             ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                                             ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                                             ;
; OUT_BYTE_CNT_H            ; 113   ; Signed Integer                                                                                                                             ;
; OUT_BURSTWRAP_H           ; 123   ; Signed Integer                                                                                                                             ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:onchip_ram_s1_burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                            ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BYTE_CNT_H ; 116   ; Signed Integer                                                                                                                                                                                                                                                  ;
; PKT_BYTE_CNT_L ; 110   ; Signed Integer                                                                                                                                                                                                                                                  ;
; PKT_BYTEEN_H   ; 71    ; Signed Integer                                                                                                                                                                                                                                                  ;
; PKT_BYTEEN_L   ; 64    ; Signed Integer                                                                                                                                                                                                                                                  ;
; ST_DATA_W      ; 154   ; Signed Integer                                                                                                                                                                                                                                                  ;
; ST_CHANNEL_W   ; 11    ; Signed Integer                                                                                                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                  ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; ADAPTER_VERSION           ; 13.1  ; String                                                                                                                                ;
; COMPRESSED_READ_SUPPORT   ; 0     ; Signed Integer                                                                                                                        ;
; PKT_BEGIN_BURST           ; 77    ; Signed Integer                                                                                                                        ;
; PKT_ADDR_H                ; 49    ; Signed Integer                                                                                                                        ;
; PKT_ADDR_L                ; 18    ; Signed Integer                                                                                                                        ;
; PKT_BYTE_CNT_H            ; 62    ; Signed Integer                                                                                                                        ;
; PKT_BYTE_CNT_L            ; 56    ; Signed Integer                                                                                                                        ;
; PKT_BURSTWRAP_H           ; 69    ; Signed Integer                                                                                                                        ;
; PKT_BURSTWRAP_L           ; 63    ; Signed Integer                                                                                                                        ;
; PKT_TRANS_COMPRESSED_READ ; 50    ; Signed Integer                                                                                                                        ;
; PKT_TRANS_WRITE           ; 52    ; Signed Integer                                                                                                                        ;
; PKT_TRANS_READ            ; 53    ; Signed Integer                                                                                                                        ;
; PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                                                        ;
; PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                                                        ;
; PKT_BURST_TYPE_H          ; 74    ; Signed Integer                                                                                                                        ;
; PKT_BURST_TYPE_L          ; 73    ; Signed Integer                                                                                                                        ;
; PKT_BURST_SIZE_H          ; 72    ; Signed Integer                                                                                                                        ;
; PKT_BURST_SIZE_L          ; 70    ; Signed Integer                                                                                                                        ;
; ST_DATA_W                 ; 100   ; Signed Integer                                                                                                                        ;
; ST_CHANNEL_W              ; 11    ; Signed Integer                                                                                                                        ;
; IN_NARROW_SIZE            ; 0     ; Signed Integer                                                                                                                        ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                                        ;
; INCOMPLETE_WRAP_SUPPORT   ; 0     ; Signed Integer                                                                                                                        ;
; BURSTWRAP_CONST_MASK      ; 127   ; Signed Integer                                                                                                                        ;
; BURSTWRAP_CONST_VALUE     ; 127   ; Signed Integer                                                                                                                        ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                                        ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                                        ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                                        ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                                        ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                                        ;
; OUT_BYTE_CNT_H            ; 57    ; Signed Integer                                                                                                                        ;
; OUT_BURSTWRAP_H           ; 69    ; Signed Integer                                                                                                                        ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:sdram_s1_burst_adapter|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BYTE_CNT_H ; 62    ; Signed Integer                                                                                                                                                                                                                                             ;
; PKT_BYTE_CNT_L ; 56    ; Signed Integer                                                                                                                                                                                                                                             ;
; PKT_BYTEEN_H   ; 17    ; Signed Integer                                                                                                                                                                                                                                             ;
; PKT_BYTEEN_L   ; 16    ; Signed Integer                                                                                                                                                                                                                                             ;
; ST_DATA_W      ; 100   ; Signed Integer                                                                                                                                                                                                                                             ;
; ST_CHANNEL_W   ; 11    ; Signed Integer                                                                                                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|cy10lp_qsys_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                               ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                                     ;
; SCHEME         ; round-robin ; String                                                                                                                                                             ;
; PIPELINE       ; 0           ; Signed Integer                                                                                                                                                     ;
+----------------+-------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|cy10lp_qsys_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|cy10lp_qsys_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                                   ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                                         ;
; SCHEME         ; round-robin ; String                                                                                                                                                                 ;
; PIPELINE       ; 0           ; Signed Integer                                                                                                                                                         ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|cy10lp_qsys_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|cy10lp_qsys_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                                   ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                                         ;
; SCHEME         ; round-robin ; String                                                                                                                                                                 ;
; PIPELINE       ; 0           ; Signed Integer                                                                                                                                                         ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|cy10lp_qsys_mm_interconnect_0_cmd_mux:cmd_mux_002|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|cy10lp_qsys_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                                                   ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                                         ;
; SCHEME         ; round-robin ; String                                                                                                                                                                 ;
; PIPELINE       ; 0           ; Signed Integer                                                                                                                                                         ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|cy10lp_qsys_mm_interconnect_0_cmd_mux:cmd_mux_003|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                       ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                                             ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|cy10lp_qsys_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                    ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 4      ; Signed Integer                                                                                                                                                          ;
; SCHEME         ; no-arb ; String                                                                                                                                                                  ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                                          ;
+----------------+--------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|cy10lp_qsys_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 8     ; Signed Integer                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|cy10lp_qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                                            ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 11     ; Signed Integer                                                                                                                                                                  ;
; SCHEME         ; no-arb ; String                                                                                                                                                                          ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                                                  ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|cy10lp_qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 22    ; Signed Integer                                                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_ram_s1_rsp_width_adapter ;
+-------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                                       ;
+-------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 72    ; Signed Integer                                                                                                                             ;
; IN_PKT_ADDR_H                 ; 103   ; Signed Integer                                                                                                                             ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                                             ;
; IN_PKT_DATA_H                 ; 63    ; Signed Integer                                                                                                                             ;
; IN_PKT_BYTEEN_L               ; 64    ; Signed Integer                                                                                                                             ;
; IN_PKT_BYTEEN_H               ; 71    ; Signed Integer                                                                                                                             ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 104   ; Signed Integer                                                                                                                             ;
; IN_PKT_BYTE_CNT_L             ; 110   ; Signed Integer                                                                                                                             ;
; IN_PKT_BYTE_CNT_H             ; 116   ; Signed Integer                                                                                                                             ;
; IN_PKT_BURSTWRAP_L            ; 117   ; Signed Integer                                                                                                                             ;
; IN_PKT_BURSTWRAP_H            ; 123   ; Signed Integer                                                                                                                             ;
; IN_PKT_BURST_SIZE_L           ; 124   ; Signed Integer                                                                                                                             ;
; IN_PKT_BURST_SIZE_H           ; 126   ; Signed Integer                                                                                                                             ;
; IN_PKT_RESPONSE_STATUS_L      ; 149   ; Signed Integer                                                                                                                             ;
; IN_PKT_RESPONSE_STATUS_H      ; 150   ; Signed Integer                                                                                                                             ;
; IN_PKT_TRANS_EXCLUSIVE        ; 109   ; Signed Integer                                                                                                                             ;
; IN_PKT_BURST_TYPE_L           ; 127   ; Signed Integer                                                                                                                             ;
; IN_PKT_BURST_TYPE_H           ; 128   ; Signed Integer                                                                                                                             ;
; IN_PKT_ORI_BURST_SIZE_L       ; 151   ; Signed Integer                                                                                                                             ;
; IN_PKT_ORI_BURST_SIZE_H       ; 153   ; Signed Integer                                                                                                                             ;
; IN_PKT_TRANS_WRITE            ; 106   ; Signed Integer                                                                                                                             ;
; IN_ST_DATA_W                  ; 154   ; Signed Integer                                                                                                                             ;
; OUT_PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                             ;
; OUT_PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                             ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                             ;
; OUT_PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                             ;
; OUT_PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                             ;
; OUT_PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                             ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                             ;
; OUT_PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                             ;
; OUT_PKT_BYTE_CNT_H            ; 80    ; Signed Integer                                                                                                                             ;
; OUT_PKT_BURST_SIZE_L          ; 88    ; Signed Integer                                                                                                                             ;
; OUT_PKT_BURST_SIZE_H          ; 90    ; Signed Integer                                                                                                                             ;
; OUT_PKT_RESPONSE_STATUS_L     ; 113   ; Signed Integer                                                                                                                             ;
; OUT_PKT_RESPONSE_STATUS_H     ; 114   ; Signed Integer                                                                                                                             ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 73    ; Signed Integer                                                                                                                             ;
; OUT_PKT_BURST_TYPE_L          ; 91    ; Signed Integer                                                                                                                             ;
; OUT_PKT_BURST_TYPE_H          ; 92    ; Signed Integer                                                                                                                             ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 115   ; Signed Integer                                                                                                                             ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 117   ; Signed Integer                                                                                                                             ;
; OUT_ST_DATA_W                 ; 118   ; Signed Integer                                                                                                                             ;
; ST_CHANNEL_W                  ; 11    ; Signed Integer                                                                                                                             ;
; OPTIMIZE_FOR_RSP              ; 1     ; Signed Integer                                                                                                                             ;
; PACKING                       ; 1     ; Signed Integer                                                                                                                             ;
; CONSTANT_BURST_SIZE           ; 0     ; Signed Integer                                                                                                                             ;
; RESPONSE_PATH                 ; 1     ; Signed Integer                                                                                                                             ;
; ENABLE_ADDRESS_ALIGNMENT      ; 0     ; Signed Integer                                                                                                                             ;
+-------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter ;
+-------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                                  ;
+-------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 18    ; Signed Integer                                                                                                                        ;
; IN_PKT_ADDR_H                 ; 49    ; Signed Integer                                                                                                                        ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                                        ;
; IN_PKT_DATA_H                 ; 15    ; Signed Integer                                                                                                                        ;
; IN_PKT_BYTEEN_L               ; 16    ; Signed Integer                                                                                                                        ;
; IN_PKT_BYTEEN_H               ; 17    ; Signed Integer                                                                                                                        ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 50    ; Signed Integer                                                                                                                        ;
; IN_PKT_BYTE_CNT_L             ; 56    ; Signed Integer                                                                                                                        ;
; IN_PKT_BYTE_CNT_H             ; 62    ; Signed Integer                                                                                                                        ;
; IN_PKT_BURSTWRAP_L            ; 63    ; Signed Integer                                                                                                                        ;
; IN_PKT_BURSTWRAP_H            ; 69    ; Signed Integer                                                                                                                        ;
; IN_PKT_BURST_SIZE_L           ; 70    ; Signed Integer                                                                                                                        ;
; IN_PKT_BURST_SIZE_H           ; 72    ; Signed Integer                                                                                                                        ;
; IN_PKT_RESPONSE_STATUS_L      ; 95    ; Signed Integer                                                                                                                        ;
; IN_PKT_RESPONSE_STATUS_H      ; 96    ; Signed Integer                                                                                                                        ;
; IN_PKT_TRANS_EXCLUSIVE        ; 55    ; Signed Integer                                                                                                                        ;
; IN_PKT_BURST_TYPE_L           ; 73    ; Signed Integer                                                                                                                        ;
; IN_PKT_BURST_TYPE_H           ; 74    ; Signed Integer                                                                                                                        ;
; IN_PKT_ORI_BURST_SIZE_L       ; 97    ; Signed Integer                                                                                                                        ;
; IN_PKT_ORI_BURST_SIZE_H       ; 99    ; Signed Integer                                                                                                                        ;
; IN_PKT_TRANS_WRITE            ; 52    ; Signed Integer                                                                                                                        ;
; IN_ST_DATA_W                  ; 100   ; Signed Integer                                                                                                                        ;
; OUT_PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                        ;
; OUT_PKT_ADDR_H                ; 67    ; Signed Integer                                                                                                                        ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                        ;
; OUT_PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                        ;
; OUT_PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                        ;
; OUT_PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                        ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 68    ; Signed Integer                                                                                                                        ;
; OUT_PKT_BYTE_CNT_L            ; 74    ; Signed Integer                                                                                                                        ;
; OUT_PKT_BYTE_CNT_H            ; 80    ; Signed Integer                                                                                                                        ;
; OUT_PKT_BURST_SIZE_L          ; 88    ; Signed Integer                                                                                                                        ;
; OUT_PKT_BURST_SIZE_H          ; 90    ; Signed Integer                                                                                                                        ;
; OUT_PKT_RESPONSE_STATUS_L     ; 113   ; Signed Integer                                                                                                                        ;
; OUT_PKT_RESPONSE_STATUS_H     ; 114   ; Signed Integer                                                                                                                        ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 73    ; Signed Integer                                                                                                                        ;
; OUT_PKT_BURST_TYPE_L          ; 91    ; Signed Integer                                                                                                                        ;
; OUT_PKT_BURST_TYPE_H          ; 92    ; Signed Integer                                                                                                                        ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 115   ; Signed Integer                                                                                                                        ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 117   ; Signed Integer                                                                                                                        ;
; OUT_ST_DATA_W                 ; 118   ; Signed Integer                                                                                                                        ;
; ST_CHANNEL_W                  ; 11    ; Signed Integer                                                                                                                        ;
; OPTIMIZE_FOR_RSP              ; 1     ; Signed Integer                                                                                                                        ;
; PACKING                       ; 1     ; Signed Integer                                                                                                                        ;
; CONSTANT_BURST_SIZE           ; 0     ; Signed Integer                                                                                                                        ;
; RESPONSE_PATH                 ; 1     ; Signed Integer                                                                                                                        ;
; ENABLE_ADDRESS_ALIGNMENT      ; 0     ; Signed Integer                                                                                                                        ;
+-------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                                     ;
; BURSTWRAP_W    ; 7     ; Signed Integer                                                                                                                                                                                     ;
; BYTE_CNT_W     ; 7     ; Signed Integer                                                                                                                                                                                     ;
; PKT_SYMBOLS    ; 2     ; Signed Integer                                                                                                                                                                                     ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_ram_s1_cmd_width_adapter ;
+-------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                                       ;
+-------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 36    ; Signed Integer                                                                                                                             ;
; IN_PKT_ADDR_H                 ; 67    ; Signed Integer                                                                                                                             ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                                             ;
; IN_PKT_DATA_H                 ; 31    ; Signed Integer                                                                                                                             ;
; IN_PKT_BYTEEN_L               ; 32    ; Signed Integer                                                                                                                             ;
; IN_PKT_BYTEEN_H               ; 35    ; Signed Integer                                                                                                                             ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 68    ; Signed Integer                                                                                                                             ;
; IN_PKT_BYTE_CNT_L             ; 74    ; Signed Integer                                                                                                                             ;
; IN_PKT_BYTE_CNT_H             ; 80    ; Signed Integer                                                                                                                             ;
; IN_PKT_BURSTWRAP_L            ; 81    ; Signed Integer                                                                                                                             ;
; IN_PKT_BURSTWRAP_H            ; 87    ; Signed Integer                                                                                                                             ;
; IN_PKT_BURST_SIZE_L           ; 88    ; Signed Integer                                                                                                                             ;
; IN_PKT_BURST_SIZE_H           ; 90    ; Signed Integer                                                                                                                             ;
; IN_PKT_RESPONSE_STATUS_L      ; 113   ; Signed Integer                                                                                                                             ;
; IN_PKT_RESPONSE_STATUS_H      ; 114   ; Signed Integer                                                                                                                             ;
; IN_PKT_TRANS_EXCLUSIVE        ; 73    ; Signed Integer                                                                                                                             ;
; IN_PKT_BURST_TYPE_L           ; 91    ; Signed Integer                                                                                                                             ;
; IN_PKT_BURST_TYPE_H           ; 92    ; Signed Integer                                                                                                                             ;
; IN_PKT_ORI_BURST_SIZE_L       ; 115   ; Signed Integer                                                                                                                             ;
; IN_PKT_ORI_BURST_SIZE_H       ; 117   ; Signed Integer                                                                                                                             ;
; IN_PKT_TRANS_WRITE            ; 70    ; Signed Integer                                                                                                                             ;
; IN_ST_DATA_W                  ; 118   ; Signed Integer                                                                                                                             ;
; OUT_PKT_ADDR_L                ; 72    ; Signed Integer                                                                                                                             ;
; OUT_PKT_ADDR_H                ; 103   ; Signed Integer                                                                                                                             ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                             ;
; OUT_PKT_DATA_H                ; 63    ; Signed Integer                                                                                                                             ;
; OUT_PKT_BYTEEN_L              ; 64    ; Signed Integer                                                                                                                             ;
; OUT_PKT_BYTEEN_H              ; 71    ; Signed Integer                                                                                                                             ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 104   ; Signed Integer                                                                                                                             ;
; OUT_PKT_BYTE_CNT_L            ; 110   ; Signed Integer                                                                                                                             ;
; OUT_PKT_BYTE_CNT_H            ; 116   ; Signed Integer                                                                                                                             ;
; OUT_PKT_BURST_SIZE_L          ; 124   ; Signed Integer                                                                                                                             ;
; OUT_PKT_BURST_SIZE_H          ; 126   ; Signed Integer                                                                                                                             ;
; OUT_PKT_RESPONSE_STATUS_L     ; 149   ; Signed Integer                                                                                                                             ;
; OUT_PKT_RESPONSE_STATUS_H     ; 150   ; Signed Integer                                                                                                                             ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 109   ; Signed Integer                                                                                                                             ;
; OUT_PKT_BURST_TYPE_L          ; 127   ; Signed Integer                                                                                                                             ;
; OUT_PKT_BURST_TYPE_H          ; 128   ; Signed Integer                                                                                                                             ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 151   ; Signed Integer                                                                                                                             ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 153   ; Signed Integer                                                                                                                             ;
; OUT_ST_DATA_W                 ; 154   ; Signed Integer                                                                                                                             ;
; ST_CHANNEL_W                  ; 11    ; Signed Integer                                                                                                                             ;
; OPTIMIZE_FOR_RSP              ; 0     ; Signed Integer                                                                                                                             ;
; PACKING                       ; 0     ; Signed Integer                                                                                                                             ;
; CONSTANT_BURST_SIZE           ; 0     ; Signed Integer                                                                                                                             ;
; RESPONSE_PATH                 ; 0     ; Signed Integer                                                                                                                             ;
; ENABLE_ADDRESS_ALIGNMENT      ; 0     ; Signed Integer                                                                                                                             ;
+-------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_ram_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                    ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 32    ; Signed Integer                                                                                                                                                                                          ;
; BURSTWRAP_W    ; 7     ; Signed Integer                                                                                                                                                                                          ;
; BYTE_CNT_W     ; 7     ; Signed Integer                                                                                                                                                                                          ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                          ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                          ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter ;
+-------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                                  ;
+-------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 36    ; Signed Integer                                                                                                                        ;
; IN_PKT_ADDR_H                 ; 67    ; Signed Integer                                                                                                                        ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                                        ;
; IN_PKT_DATA_H                 ; 31    ; Signed Integer                                                                                                                        ;
; IN_PKT_BYTEEN_L               ; 32    ; Signed Integer                                                                                                                        ;
; IN_PKT_BYTEEN_H               ; 35    ; Signed Integer                                                                                                                        ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 68    ; Signed Integer                                                                                                                        ;
; IN_PKT_BYTE_CNT_L             ; 74    ; Signed Integer                                                                                                                        ;
; IN_PKT_BYTE_CNT_H             ; 80    ; Signed Integer                                                                                                                        ;
; IN_PKT_BURSTWRAP_L            ; 81    ; Signed Integer                                                                                                                        ;
; IN_PKT_BURSTWRAP_H            ; 87    ; Signed Integer                                                                                                                        ;
; IN_PKT_BURST_SIZE_L           ; 88    ; Signed Integer                                                                                                                        ;
; IN_PKT_BURST_SIZE_H           ; 90    ; Signed Integer                                                                                                                        ;
; IN_PKT_RESPONSE_STATUS_L      ; 113   ; Signed Integer                                                                                                                        ;
; IN_PKT_RESPONSE_STATUS_H      ; 114   ; Signed Integer                                                                                                                        ;
; IN_PKT_TRANS_EXCLUSIVE        ; 73    ; Signed Integer                                                                                                                        ;
; IN_PKT_BURST_TYPE_L           ; 91    ; Signed Integer                                                                                                                        ;
; IN_PKT_BURST_TYPE_H           ; 92    ; Signed Integer                                                                                                                        ;
; IN_PKT_ORI_BURST_SIZE_L       ; 115   ; Signed Integer                                                                                                                        ;
; IN_PKT_ORI_BURST_SIZE_H       ; 117   ; Signed Integer                                                                                                                        ;
; IN_PKT_TRANS_WRITE            ; 70    ; Signed Integer                                                                                                                        ;
; IN_ST_DATA_W                  ; 118   ; Signed Integer                                                                                                                        ;
; OUT_PKT_ADDR_L                ; 18    ; Signed Integer                                                                                                                        ;
; OUT_PKT_ADDR_H                ; 49    ; Signed Integer                                                                                                                        ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                        ;
; OUT_PKT_DATA_H                ; 15    ; Signed Integer                                                                                                                        ;
; OUT_PKT_BYTEEN_L              ; 16    ; Signed Integer                                                                                                                        ;
; OUT_PKT_BYTEEN_H              ; 17    ; Signed Integer                                                                                                                        ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 50    ; Signed Integer                                                                                                                        ;
; OUT_PKT_BYTE_CNT_L            ; 56    ; Signed Integer                                                                                                                        ;
; OUT_PKT_BYTE_CNT_H            ; 62    ; Signed Integer                                                                                                                        ;
; OUT_PKT_BURST_SIZE_L          ; 70    ; Signed Integer                                                                                                                        ;
; OUT_PKT_BURST_SIZE_H          ; 72    ; Signed Integer                                                                                                                        ;
; OUT_PKT_RESPONSE_STATUS_L     ; 95    ; Signed Integer                                                                                                                        ;
; OUT_PKT_RESPONSE_STATUS_H     ; 96    ; Signed Integer                                                                                                                        ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 55    ; Signed Integer                                                                                                                        ;
; OUT_PKT_BURST_TYPE_L          ; 73    ; Signed Integer                                                                                                                        ;
; OUT_PKT_BURST_TYPE_H          ; 74    ; Signed Integer                                                                                                                        ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 97    ; Signed Integer                                                                                                                        ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 99    ; Signed Integer                                                                                                                        ;
; OUT_ST_DATA_W                 ; 100   ; Signed Integer                                                                                                                        ;
; ST_CHANNEL_W                  ; 11    ; Signed Integer                                                                                                                        ;
; OPTIMIZE_FOR_RSP              ; 0     ; Signed Integer                                                                                                                        ;
; PACKING                       ; 0     ; Signed Integer                                                                                                                        ;
; CONSTANT_BURST_SIZE           ; 0     ; Signed Integer                                                                                                                        ;
; RESPONSE_PATH                 ; 0     ; Signed Integer                                                                                                                        ;
; ENABLE_ADDRESS_ALIGNMENT      ; 0     ; Signed Integer                                                                                                                        ;
+-------------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                      ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 118   ; Signed Integer                                                                                                                            ;
; BITS_PER_SYMBOL     ; 118   ; Signed Integer                                                                                                                            ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                            ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                                            ;
; CHANNEL_WIDTH       ; 11    ; Signed Integer                                                                                                                            ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                                            ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                                            ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                            ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                            ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                            ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                            ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                            ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                               ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                     ;
; BITS_PER_SYMBOL     ; 131   ; Signed Integer                                                                                                                                                                     ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                                     ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                                     ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                                     ;
+---------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                               ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                               ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                               ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001 ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                          ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 118   ; Signed Integer                                                                                                                                ;
; BITS_PER_SYMBOL     ; 118   ; Signed Integer                                                                                                                                ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                                                ;
; CHANNEL_WIDTH       ; 11    ; Signed Integer                                                                                                                                ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                                                ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                                                ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                                ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                                ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                                   ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                         ;
; BITS_PER_SYMBOL     ; 131   ; Signed Integer                                                                                                                                                                         ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                                         ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                                         ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                                         ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                   ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                   ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002 ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                          ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 118   ; Signed Integer                                                                                                                                ;
; BITS_PER_SYMBOL     ; 118   ; Signed Integer                                                                                                                                ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                                                ;
; CHANNEL_WIDTH       ; 11    ; Signed Integer                                                                                                                                ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                                                ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                                                ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                                ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                                ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                                   ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                         ;
; BITS_PER_SYMBOL     ; 131   ; Signed Integer                                                                                                                                                                         ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                                         ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                                         ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                                         ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                   ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                   ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003 ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                          ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
; DATA_WIDTH          ; 118   ; Signed Integer                                                                                                                                ;
; BITS_PER_SYMBOL     ; 118   ; Signed Integer                                                                                                                                ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                                ;
; USE_CHANNEL         ; 1     ; Signed Integer                                                                                                                                ;
; CHANNEL_WIDTH       ; 11    ; Signed Integer                                                                                                                                ;
; USE_ERROR           ; 0     ; Signed Integer                                                                                                                                ;
; ERROR_WIDTH         ; 1     ; Signed Integer                                                                                                                                ;
; VALID_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                                ;
; READY_SYNC_DEPTH    ; 2     ; Signed Integer                                                                                                                                ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                ;
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                                ;
+---------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                                                                   ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                                                                         ;
; BITS_PER_SYMBOL     ; 131   ; Signed Integer                                                                                                                                                                         ;
; FORWARD_SYNC_DEPTH  ; 2     ; Signed Integer                                                                                                                                                                         ;
; BACKWARD_SYNC_DEPTH ; 2     ; Signed Integer                                                                                                                                                                         ;
; USE_OUTPUT_PIPELINE ; 0     ; Signed Integer                                                                                                                                                                         ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:in_to_out_synchronizer ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                   ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer_nocut:out_to_in_synchronizer ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; depth          ; 2     ; Signed Integer                                                                                                                                                                                                                                   ;
; rst_value      ; 0     ; Signed Integer                                                                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|cy10lp_qsys_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                           ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 66    ; Signed Integer                                                                                                                                                 ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                 ;
; inDataWidth     ; 66    ; Signed Integer                                                                                                                                                 ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                 ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                 ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                 ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                 ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                 ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                 ;
; outDataWidth    ; 66    ; Signed Integer                                                                                                                                                 ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                 ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                 ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                 ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                 ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                 ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                 ;
+-----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|cy10lp_qsys_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                                   ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 18    ; Signed Integer                                                                                                                                                         ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                         ;
; inDataWidth     ; 18    ; Signed Integer                                                                                                                                                         ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                         ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                         ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                         ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                         ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                         ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                         ;
; outDataWidth    ; 18    ; Signed Integer                                                                                                                                                         ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                         ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                         ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                         ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                         ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                         ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                         ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|cy10lp_qsys_mm_interconnect_0_avalon_st_adapter_002:avalon_st_adapter_002 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                                   ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                         ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                         ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                         ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                         ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                         ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                         ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                         ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                         ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                         ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                         ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                         ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                         ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                         ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                         ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                         ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                         ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|cy10lp_qsys_mm_interconnect_0_avalon_st_adapter_002:avalon_st_adapter_003 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                                   ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                         ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                         ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                         ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                         ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                         ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                         ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                         ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                         ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                         ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                         ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                         ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                         ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                         ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                         ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                         ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                         ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|cy10lp_qsys_mm_interconnect_0_avalon_st_adapter_002:avalon_st_adapter_004 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                                   ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                         ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                         ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                         ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                         ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                         ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                         ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                         ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                         ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                         ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                         ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                         ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                         ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                         ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                         ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                         ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                         ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|cy10lp_qsys_mm_interconnect_0_avalon_st_adapter_002:avalon_st_adapter_005 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                                   ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                         ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                         ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                         ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                         ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                         ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                         ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                         ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                         ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                         ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                         ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                         ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                         ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                         ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                         ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                         ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                         ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|cy10lp_qsys_mm_interconnect_0_avalon_st_adapter_002:avalon_st_adapter_006 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                                   ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                         ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                         ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                         ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                         ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                         ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                         ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                         ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                         ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                         ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                         ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                         ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                         ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                         ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                         ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                         ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                         ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|cy10lp_qsys_mm_interconnect_0_avalon_st_adapter_002:avalon_st_adapter_007 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                                   ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                         ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                         ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                         ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                         ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                         ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                         ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                         ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                         ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                         ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                         ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                         ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                         ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                         ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                         ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                         ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                         ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|cy10lp_qsys_mm_interconnect_0_avalon_st_adapter_002:avalon_st_adapter_008 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                                                   ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 34    ; Signed Integer                                                                                                                                                         ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                                         ;
; inDataWidth     ; 34    ; Signed Integer                                                                                                                                                         ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                                         ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                                         ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                                         ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                                         ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                                         ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                                         ;
; outDataWidth    ; 34    ; Signed Integer                                                                                                                                                         ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                                         ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                                         ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                                         ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                                         ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                                         ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                                         ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cy10lp_qsys:i_cy10lp_qsys|altera_reset_controller:rst_controller ;
+---------------------------+----------+------------------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                                   ;
+---------------------------+----------+------------------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                                         ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                         ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                         ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                         ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                         ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                         ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                         ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                         ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                         ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                         ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                         ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                         ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                         ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                         ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                         ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                         ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                         ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                                 ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                         ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                                         ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                         ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                         ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                         ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                         ;
+---------------------------+----------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cy10lp_qsys:i_cy10lp_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                                 ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                  ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cy10lp_qsys:i_cy10lp_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                                      ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cy10lp_qsys:i_cy10lp_qsys|altera_reset_controller:rst_controller_001 ;
+---------------------------+----------+----------------------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                                       ;
+---------------------------+----------+----------------------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                             ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                             ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                                     ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                             ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                                             ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                             ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                             ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                             ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                             ;
+---------------------------+----------+----------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cy10lp_qsys:i_cy10lp_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                                     ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: cy10lp_qsys:i_cy10lp_qsys|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                                          ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: uart_top:i_uart|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|altsyncram:ram_rtl_0 ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                   ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                                ;
; WIDTH_A                            ; 8                    ; Untyped                                                                                                ;
; WIDTHAD_A                          ; 4                    ; Untyped                                                                                                ;
; NUMWORDS_A                         ; 16                   ; Untyped                                                                                                ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                ;
; WIDTH_B                            ; 8                    ; Untyped                                                                                                ;
; WIDTHAD_B                          ; 4                    ; Untyped                                                                                                ;
; NUMWORDS_B                         ; 16                   ; Untyped                                                                                                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                                ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                ;
; DEVICE_FAMILY                      ; Cyclone 10 LP        ; Untyped                                                                                                ;
; CBXI_PARAMETER                     ; altsyncram_n9c1      ; Untyped                                                                                                ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: uart_top:i_uart|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0 ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                             ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                          ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                       ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                     ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                     ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                   ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                          ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                                          ;
; WIDTH_A                            ; 8                    ; Untyped                                                                                          ;
; WIDTHAD_A                          ; 4                    ; Untyped                                                                                          ;
; NUMWORDS_A                         ; 16                   ; Untyped                                                                                          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                          ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                          ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                          ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                          ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                          ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                          ;
; WIDTH_B                            ; 8                    ; Untyped                                                                                          ;
; WIDTHAD_B                          ; 4                    ; Untyped                                                                                          ;
; NUMWORDS_B                         ; 16                   ; Untyped                                                                                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                          ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                          ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                          ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                                                          ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                          ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                          ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                          ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                          ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                          ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                          ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                          ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                          ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                          ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                          ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                          ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                          ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                          ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                          ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                          ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                          ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                          ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                                          ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                          ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                                          ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                          ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                          ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                          ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                          ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                          ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                          ;
; DEVICE_FAMILY                      ; Cyclone 10 LP        ; Untyped                                                                                          ;
; CBXI_PARAMETER                     ; altsyncram_n9c1      ; Untyped                                                                                          ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_exu:i_pipe_exu|scr1_pipe_ialu:i_ialu|lpm_mult:Mult0 ;
+------------------------------------------------+---------------+---------------------------------------------------------------------------------------------------------------------+
; Parameter Name                                 ; Value         ; Type                                                                                                                ;
+------------------------------------------------+---------------+---------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS                              ; ON            ; AUTO_CARRY                                                                                                          ;
; IGNORE_CARRY_BUFFERS                           ; OFF           ; IGNORE_CARRY                                                                                                        ;
; AUTO_CASCADE_CHAINS                            ; ON            ; AUTO_CASCADE                                                                                                        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF           ; IGNORE_CASCADE                                                                                                      ;
; LPM_WIDTHA                                     ; 33            ; Untyped                                                                                                             ;
; LPM_WIDTHB                                     ; 33            ; Untyped                                                                                                             ;
; LPM_WIDTHP                                     ; 66            ; Untyped                                                                                                             ;
; LPM_WIDTHR                                     ; 66            ; Untyped                                                                                                             ;
; LPM_WIDTHS                                     ; 1             ; Untyped                                                                                                             ;
; LPM_REPRESENTATION                             ; SIGNED        ; Untyped                                                                                                             ;
; LPM_PIPELINE                                   ; 0             ; Untyped                                                                                                             ;
; LATENCY                                        ; 0             ; Untyped                                                                                                             ;
; INPUT_A_IS_CONSTANT                            ; NO            ; Untyped                                                                                                             ;
; INPUT_B_IS_CONSTANT                            ; NO            ; Untyped                                                                                                             ;
; USE_EAB                                        ; OFF           ; Untyped                                                                                                             ;
; MAXIMIZE_SPEED                                 ; 5             ; Untyped                                                                                                             ;
; DEVICE_FAMILY                                  ; Cyclone 10 LP ; Untyped                                                                                                             ;
; CARRY_CHAIN                                    ; MANUAL        ; Untyped                                                                                                             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT           ; TECH_MAPPER_APEX20K                                                                                                 ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO          ; Untyped                                                                                                             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0             ; Untyped                                                                                                             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0             ; Untyped                                                                                                             ;
; CBXI_PARAMETER                                 ; mult_16t      ; Untyped                                                                                                             ;
; INPUT_A_FIXED_VALUE                            ; Bx            ; Untyped                                                                                                             ;
; INPUT_B_FIXED_VALUE                            ; Bx            ; Untyped                                                                                                             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF           ; Untyped                                                                                                             ;
+------------------------------------------------+---------------+---------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                      ;
+-------------------------------+-----------------------------------+
; Name                          ; Value                             ;
+-------------------------------+-----------------------------------+
; Number of entity instances    ; 1                                 ;
; Entity Instance               ; pll:i_pll|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                            ;
;     -- PLL_TYPE               ; AUTO                              ;
;     -- PRIMARY_CLOCK          ; INCLK0                            ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                             ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                 ;
;     -- VCO_MULTIPLY_BY        ; 0                                 ;
;     -- VCO_DIVIDE_BY          ; 0                                 ;
+-------------------------------+-----------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                              ;
+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                             ;
+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 3                                                                                                                 ;
; Entity Instance                           ; cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_onchip_ram:onchip_ram|altsyncram:the_altsyncram                             ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                       ;
;     -- WIDTH_A                            ; 64                                                                                                                ;
;     -- NUMWORDS_A                         ; 8192                                                                                                              ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                      ;
;     -- WIDTH_B                            ; 1                                                                                                                 ;
;     -- NUMWORDS_B                         ; 1                                                                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                         ;
; Entity Instance                           ; uart_top:i_uart|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|altsyncram:ram_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                         ;
;     -- WIDTH_A                            ; 8                                                                                                                 ;
;     -- NUMWORDS_A                         ; 16                                                                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                      ;
;     -- WIDTH_B                            ; 8                                                                                                                 ;
;     -- NUMWORDS_B                         ; 16                                                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                         ;
; Entity Instance                           ; uart_top:i_uart|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|altsyncram:ram_rtl_0       ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                                                         ;
;     -- WIDTH_A                            ; 8                                                                                                                 ;
;     -- NUMWORDS_A                         ; 16                                                                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                      ;
;     -- WIDTH_B                            ; 8                                                                                                                 ;
;     -- NUMWORDS_B                         ; 16                                                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                         ;
+-------------------------------------------+-------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                                                                                                              ;
+---------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Name                                  ; Value                                                                                                                               ;
+---------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances            ; 1                                                                                                                                   ;
; Entity Instance                       ; scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_exu:i_pipe_exu|scr1_pipe_ialu:i_ialu|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 33                                                                                                                                  ;
;     -- LPM_WIDTHB                     ; 33                                                                                                                                  ;
;     -- LPM_WIDTHP                     ; 66                                                                                                                                  ;
;     -- LPM_REPRESENTATION             ; SIGNED                                                                                                                              ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                                                                                                                  ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                                                                                                                  ;
;     -- USE_EAB                        ; OFF                                                                                                                                 ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                                                                                                                ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                                                                                                                  ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                                                                                                                  ;
+---------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cy10lp_qsys:i_cy10lp_qsys|altera_reset_controller:rst_controller_001" ;
+----------------+--------+----------+-------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                     ;
+----------------+--------+----------+-------------------------------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                                      ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                                ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                                                ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                                ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                                ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                                ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                                ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                                ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                                ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                                ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                                ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                                ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                                ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                                ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                                ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                                ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                                ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                                ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                                ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                                ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                                ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                                ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                                ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                                ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                                ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                                ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                                ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                                ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                                ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                                ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                                ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                                ;
+----------------+--------+----------+-------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cy10lp_qsys:i_cy10lp_qsys|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                       ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                                  ;
+----------+-------+----------+---------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cy10lp_qsys:i_cy10lp_qsys|altera_reset_controller:rst_controller" ;
+----------------+--------+----------+---------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                 ;
+----------------+--------+----------+---------------------------------------------------------+
; reset_req      ; Output ; Info     ; Explicitly unconnected                                  ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                            ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                                            ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                            ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                            ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                            ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                            ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                            ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                            ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                            ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                            ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                            ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                            ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                            ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                            ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                            ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                            ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                            ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                            ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                            ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                            ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                            ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                            ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                            ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                            ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                            ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                            ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                            ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                            ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                            ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                            ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                            ;
+----------------+--------+----------+---------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_003" ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                    ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_002" ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                    ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser_001" ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                    ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
+-----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_st_handshake_clock_crosser:crosser" ;
+-----------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                ;
+-----------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; in_empty  ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; in_error  ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; out_empty ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; out_error ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
+-----------+--------+----------+------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_cmd_width_adapter" ;
+----------------------+-------+----------+--------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                                            ;
+----------------------+-------+----------+--------------------------------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                                       ;
+----------------------+-------+----------+--------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_ram_s1_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor" ;
+----------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                                                                                                              ;
+----------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sink_valid           ; Input  ; Info     ; Stuck at GND                                                                                                                                                         ;
; sink_ready           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                  ;
; sink_is_compressed   ; Input  ; Info     ; Stuck at VCC                                                                                                                                                         ;
; sink_burstsize[2]    ; Input  ; Info     ; Stuck at GND                                                                                                                                                         ;
; sink_burstsize[1]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                         ;
; sink_burstsize[0]    ; Input  ; Info     ; Stuck at GND                                                                                                                                                         ;
; source_startofpacket ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                  ;
; source_valid         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                  ;
; source_addr          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                  ;
; source_burstwrap     ; Output ; Info     ; Explicitly unconnected                                                                                                                                               ;
; source_byte_cnt      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                  ;
; source_is_compressed ; Output ; Info     ; Explicitly unconnected                                                                                                                                               ;
; source_burstsize     ; Output ; Info     ; Explicitly unconnected                                                                                                                                               ;
+----------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_ram_s1_cmd_width_adapter" ;
+----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                                                 ;
+----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                                            ;
+----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter|altera_merlin_burst_uncompressor:uncompressor" ;
+----------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                                                                                                         ;
+----------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sink_valid           ; Input  ; Info     ; Stuck at GND                                                                                                                                                    ;
; sink_ready           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                             ;
; sink_is_compressed   ; Input  ; Info     ; Stuck at VCC                                                                                                                                                    ;
; sink_burstsize[2..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                    ;
; sink_burstsize[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                    ;
; source_startofpacket ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                             ;
; source_valid         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                             ;
; source_addr          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                             ;
; source_burstwrap     ; Output ; Info     ; Explicitly unconnected                                                                                                                                          ;
; source_byte_cnt      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                             ;
; source_is_compressed ; Output ; Info     ; Explicitly unconnected                                                                                                                                          ;
; source_burstsize     ; Output ; Info     ; Explicitly unconnected                                                                                                                                          ;
+----------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:sdram_s1_rsp_width_adapter" ;
+----------------------+-------+----------+--------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                                            ;
+----------------------+-------+----------+--------------------------------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                                       ;
+----------------------+-------+----------+--------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:onchip_ram_s1_rsp_width_adapter" ;
+----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                                                 ;
+----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                                            ;
+----------------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|cy10lp_qsys_mm_interconnect_0_rsp_mux_001:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                                                                 ;
+----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[21..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                            ;
; b[0]     ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                            ;
; sum      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                     ;
+----------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|cy10lp_qsys_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                          ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[7..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                     ;
; b[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                                     ;
; sum     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                              ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|cy10lp_qsys_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                           ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..2] ; Input ; Info     ; Stuck at GND                                                                                                                                                                      ;
+---------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|cy10lp_qsys_mm_interconnect_0_router_006:router_006|cy10lp_qsys_mm_interconnect_0_router_006_default_decode:the_default_decode" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                                 ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                  ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                  ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                  ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|cy10lp_qsys_mm_interconnect_0_router_005:router_005|cy10lp_qsys_mm_interconnect_0_router_005_default_decode:the_default_decode" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                                 ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                  ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                  ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                  ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|cy10lp_qsys_mm_interconnect_0_router_004:router_004|cy10lp_qsys_mm_interconnect_0_router_004_default_decode:the_default_decode" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                                 ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                  ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                  ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                  ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|cy10lp_qsys_mm_interconnect_0_router_002:router_002|cy10lp_qsys_mm_interconnect_0_router_002_default_decode:the_default_decode" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                                                 ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                  ;
; default_wr_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                  ;
; default_rd_channel     ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                  ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|cy10lp_qsys_mm_interconnect_0_router_001:router_001|cy10lp_qsys_mm_interconnect_0_router_001_default_decode:the_default_decode" ;
+---------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                ; Type   ; Severity ; Details                                                                                                                                                                                    ;
+---------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_src_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                                     ;
+---------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|cy10lp_qsys_mm_interconnect_0_router:router|cy10lp_qsys_mm_interconnect_0_router_default_decode:the_default_decode" ;
+---------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                ; Type   ; Severity ; Details                                                                                                                                                                        ;
+---------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_src_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                                         ;
+---------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_hex_3_2_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                           ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                            ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_hex_3_2_s1_agent" ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                   ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                              ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                              ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_hex_5_4_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                           ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                            ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_hex_5_4_s1_agent" ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                   ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                              ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                              ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_hex_1_0_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                           ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                            ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_hex_1_0_s1_agent" ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                   ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                              ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                              ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:bld_id_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                      ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                       ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:bld_id_s1_agent" ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                              ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                         ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                         ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_sw_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                      ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                       ;
+-------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_sw_s1_agent" ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                              ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                         ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                         ;
+-----------------------+-------+----------+------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:pio_led_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                       ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                        ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:pio_led_s1_agent" ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                               ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                          ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                          ;
+-----------------------+-------+----------+-------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:avl_uart_s0_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                        ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                         ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:avl_uart_s0_agent" ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                           ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                           ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo" ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                       ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                        ;
+-------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                     ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                      ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:sdram_s1_agent" ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                             ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                        ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                        ;
+-----------------------+-------+----------+-----------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:onchip_ram_s1_agent_rsp_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                          ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                           ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:onchip_ram_s1_agent" ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                  ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                             ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                             ;
+-----------------------+-------+----------+----------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:default_slave_axi_error_if_agent|altera_avalon_sc_fifo:read_rsp_fifo" ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                      ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; out_data[114..113] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                          ;
; out_data[100..97]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                          ;
; out_data[31..0]    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                          ;
; out_data[105]      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                          ;
; out_data[94]       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                          ;
; out_valid          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                          ;
; csr_address        ; Input  ; Info     ; Stuck at GND                                                                                                                                                 ;
; csr_read           ; Input  ; Info     ; Stuck at GND                                                                                                                                                 ;
; csr_write          ; Input  ; Info     ; Stuck at GND                                                                                                                                                 ;
; csr_readdata       ; Output ; Info     ; Explicitly unconnected                                                                                                                                       ;
; csr_writedata      ; Input  ; Info     ; Stuck at GND                                                                                                                                                 ;
; almost_full_data   ; Output ; Info     ; Explicitly unconnected                                                                                                                                       ;
; almost_empty_data  ; Output ; Info     ; Explicitly unconnected                                                                                                                                       ;
; in_startofpacket   ; Input  ; Info     ; Stuck at GND                                                                                                                                                 ;
; in_endofpacket     ; Input  ; Info     ; Stuck at GND                                                                                                                                                 ;
; out_startofpacket  ; Output ; Info     ; Explicitly unconnected                                                                                                                                       ;
; out_endofpacket    ; Output ; Info     ; Explicitly unconnected                                                                                                                                       ;
; in_empty           ; Input  ; Info     ; Stuck at GND                                                                                                                                                 ;
; out_empty          ; Output ; Info     ; Explicitly unconnected                                                                                                                                       ;
; in_error           ; Input  ; Info     ; Stuck at GND                                                                                                                                                 ;
; out_error          ; Output ; Info     ; Explicitly unconnected                                                                                                                                       ;
; in_channel         ; Input  ; Info     ; Stuck at GND                                                                                                                                                 ;
; out_channel        ; Output ; Info     ; Explicitly unconnected                                                                                                                                       ;
+--------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:default_slave_axi_error_if_agent|altera_avalon_sc_fifo:write_rsp_fifo" ;
+--------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                       ;
+--------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; out_data[114..113] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                           ;
; out_data[100..97]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                           ;
; out_data[105]      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                           ;
; out_data[94]       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                           ;
; csr_address        ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; csr_read           ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; csr_write          ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; csr_readdata       ; Output ; Info     ; Explicitly unconnected                                                                                                                                        ;
; csr_writedata      ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; almost_full_data   ; Output ; Info     ; Explicitly unconnected                                                                                                                                        ;
; almost_empty_data  ; Output ; Info     ; Explicitly unconnected                                                                                                                                        ;
; in_startofpacket   ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; in_endofpacket     ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; out_startofpacket  ; Output ; Info     ; Explicitly unconnected                                                                                                                                        ;
; out_endofpacket    ; Output ; Info     ; Explicitly unconnected                                                                                                                                        ;
; in_empty           ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; out_empty          ; Output ; Info     ; Explicitly unconnected                                                                                                                                        ;
; in_error           ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; out_error          ; Output ; Info     ; Explicitly unconnected                                                                                                                                        ;
; in_channel         ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; out_channel        ; Output ; Info     ; Explicitly unconnected                                                                                                                                        ;
+--------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:default_slave_axi_error_if_agent|altera_merlin_address_alignment:check_and_align_address_to_size" ;
+------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                                                                                                                                    ;
+------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; in_data[42..35]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                               ;
; out_data[33..32] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                        ;
; in_valid         ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                                     ;
; in_sop           ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                                     ;
; in_eop           ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                                     ;
; out_ready        ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                                     ;
+------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_slave_ni:default_slave_axi_error_if_agent"           ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                                                      ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; awuser   ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; aruser   ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; awqos    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; awregion ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; wuser    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; buser    ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; arqos    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; arregion ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; ruser    ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:avl_dmem_m0_agent" ;
+-----------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                                ;
+-----------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                 ;
+-----------------------+--------+----------+--------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:avl_imem_m0_agent" ;
+-----------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                                                ;
+-----------------------+--------+----------+--------------------------------------------------------------------------------------------------------+
; av_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                 ;
+-----------------------+--------+----------+--------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_hex_3_2_s1_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                           ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                      ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_hex_5_4_s1_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                           ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                      ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_hex_1_0_s1_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                           ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                      ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:bld_id_s1_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                      ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+
; av_write               ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_writedata           ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                 ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_sw_s1_translator" ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                      ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+
; av_write               ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_writedata           ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                 ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                       ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                 ;
+------------------------+--------+----------+--------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:pio_led_s1_translator" ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                       ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                  ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                        ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                  ;
+------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:avl_uart_s0_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                        ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                   ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:sdram_s1_translator" ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                     ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                      ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                ;
+------------------------+--------+----------+-------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:onchip_ram_s1_translator" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                          ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                     ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:avl_dmem_m0_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                         ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                                    ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                          ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:avl_imem_m0_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                         ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+
; av_beginbursttransfer  ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; av_begintransfer       ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; av_chipselect          ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; av_lock                ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; uav_clken              ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_clken               ; Input  ; Info     ; Stuck at VCC                                                                                                    ;
; uav_writeresponsevalid ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; av_writeresponsevalid  ; Output ; Info     ; Explicitly unconnected                                                                                          ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_sdram:sdram|cy10lp_qsys_sdram_input_efifo_module:the_cy10lp_qsys_sdram_input_efifo_module" ;
+--------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                  ;
+--------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+
; almost_empty ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                      ;
; almost_full  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                      ;
+--------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_onchip_ram:onchip_ram" ;
+-----------+-------+----------+----------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                  ;
+-----------+-------+----------+----------------------------------------------------------+
; reset_req ; Input ; Info     ; Stuck at GND                                             ;
; freeze    ; Input ; Info     ; Stuck at GND                                             ;
+-----------+-------+----------+----------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cy10lp_qsys:i_cy10lp_qsys|altera_error_response_slave:default_slave|altera_error_response_slave_resp_logic:read_channel_resp" ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                    ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+
; w_valid ; Input  ; Info     ; Stuck at VCC                                                                                                               ;
; w_data  ; Input  ; Info     ; Stuck at GND                                                                                                               ;
; w_last  ; Input  ; Info     ; Stuck at VCC                                                                                                               ;
; w_ready ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; s_attr  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                        ;
; s_data  ; Output ; Info     ; Explicitly unconnected                                                                                                     ;
; s_load  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                        ;
+---------+--------+----------+----------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cy10lp_qsys:i_cy10lp_qsys|altera_error_response_slave:default_slave|altera_error_response_slave_resp_logic:write_channel_resp" ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                     ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+
; o_last  ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; o_rdata ; Output ; Info     ; Explicitly unconnected                                                                                                      ;
; s_attr  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                         ;
; s_data  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                         ;
; s_load  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                         ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cy10lp_qsys:i_cy10lp_qsys|altera_error_response_slave:default_slave"                                                                                 ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                                                                                      ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; irq          ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; av_address   ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; av_write     ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; av_read      ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; av_writedata ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; av_readdata  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+--------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cy10lp_qsys:i_cy10lp_qsys|altera_avalon_mm_bridge:avl_uart" ;
+-------------+--------+----------+------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                              ;
+-------------+--------+----------+------------------------------------------------------+
; s0_response ; Output ; Info     ; Explicitly unconnected                               ;
; m0_response ; Input  ; Info     ; Stuck at GND                                         ;
+-------------+--------+----------+------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "cy10lp_qsys:i_cy10lp_qsys"                                                                           ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                  ; Type   ; Severity ; Details                                                                             ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------+
; bld_id_export[28..27] ; Input  ; Info     ; Stuck at VCC                                                                        ;
; bld_id_export[31..29] ; Input  ; Info     ; Stuck at GND                                                                        ;
; bld_id_export[26..25] ; Input  ; Info     ; Stuck at GND                                                                        ;
; bld_id_export[23..20] ; Input  ; Info     ; Stuck at GND                                                                        ;
; bld_id_export[18..17] ; Input  ; Info     ; Stuck at GND                                                                        ;
; bld_id_export[15..12] ; Input  ; Info     ; Stuck at GND                                                                        ;
; bld_id_export[10..9]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; bld_id_export[7..0]   ; Input  ; Info     ; Stuck at GND                                                                        ;
; bld_id_export[24]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; bld_id_export[19]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; bld_id_export[16]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; bld_id_export[11]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; bld_id_export[8]      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; uart_burstcount       ; Output ; Info     ; Explicitly unconnected                                                              ;
; uart_writedata[31..8] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; uart_address[1..0]    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; uart_byteenable       ; Output ; Info     ; Explicitly unconnected                                                              ;
; uart_debugaccess      ; Output ; Info     ; Explicitly unconnected                                                              ;
; avl_imem_debugaccess  ; Input  ; Info     ; Stuck at GND                                                                        ;
; avl_imem_burstcount   ; Input  ; Info     ; Stuck at VCC                                                                        ;
; avl_dmem_debugaccess  ; Input  ; Info     ; Stuck at GND                                                                        ;
; avl_dmem_burstcount   ; Input  ; Info     ; Stuck at VCC                                                                        ;
+-----------------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------+
; Port Connectivity Checks: "ahb_avalon_bridge:i_ahb_imem" ;
+--------+-------+----------+------------------------------+
; Port   ; Type  ; Severity ; Details                      ;
+--------+-------+----------+------------------------------+
; HWDATA ; Input ; Info     ; Stuck at GND                 ;
; HWRITE ; Input ; Info     ; Stuck at GND                 ;
+--------+-------+----------+------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uart_top:i_uart|uart_regs:regs|uart_receiver:receiver"                                ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; rstate ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uart_top:i_uart|uart_regs:regs|uart_sync_flops:i_uart_sync_flops" ;
+-----------------+-------+----------+---------------------------------------------------------+
; Port            ; Type  ; Severity ; Details                                                 ;
+-----------------+-------+----------+---------------------------------------------------------+
; stage1_rst_i    ; Input ; Info     ; Stuck at GND                                            ;
; stage1_clk_en_i ; Input ; Info     ; Stuck at VCC                                            ;
+-----------------+-------+----------+---------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uart_top:i_uart|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx"        ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; overrun ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------+
; Port Connectivity Checks: "uart_top:i_uart|uart_wb:wb_interface" ;
+------------+-------+----------+----------------------------------+
; Port       ; Type  ; Severity ; Details                          ;
+------------+-------+----------+----------------------------------+
; wb_dat32_o ; Input ; Info     ; Stuck at GND                     ;
; wb_sel_i   ; Input ; Info     ; Stuck at GND                     ;
+------------+-------+----------+----------------------------------+


+-------------------------------------------------------------+
; Port Connectivity Checks: "uart_top:i_uart"                 ;
+----------------+--------+----------+------------------------+
; Port           ; Type   ; Severity ; Details                ;
+----------------+--------+----------+------------------------+
; wb_sel_i[3..1] ; Input  ; Info     ; Stuck at GND           ;
; wb_sel_i[0]    ; Input  ; Info     ; Stuck at VCC           ;
; rts_pad_o      ; Output ; Info     ; Explicitly unconnected ;
; cts_pad_i      ; Input  ; Info     ; Stuck at VCC           ;
; dtr_pad_o      ; Output ; Info     ; Explicitly unconnected ;
; dsr_pad_i      ; Input  ; Info     ; Stuck at VCC           ;
; ri_pad_i       ; Input  ; Info     ; Stuck at VCC           ;
; dcd_pad_i      ; Input  ; Info     ; Stuck at VCC           ;
+----------------+--------+----------+------------------------+


+--------------------------------------------------------------------------------+
; Port Connectivity Checks: "scr1_top_ahb:i_scr1|scr1_dmem_router:i_dmem_router" ;
+---------------+--------+----------+--------------------------------------------+
; Port          ; Type   ; Severity ; Details                                    ;
+---------------+--------+----------+--------------------------------------------+
; port1_req_ack ; Input  ; Info     ; Stuck at GND                               ;
; port1_req     ; Output ; Info     ; Explicitly unconnected                     ;
; port1_cmd     ; Output ; Info     ; Explicitly unconnected                     ;
; port1_width   ; Output ; Info     ; Explicitly unconnected                     ;
; port1_addr    ; Output ; Info     ; Explicitly unconnected                     ;
; port1_wdata   ; Output ; Info     ; Explicitly unconnected                     ;
; port1_rdata   ; Input  ; Info     ; Stuck at GND                               ;
; port1_resp[1] ; Input  ; Info     ; Stuck at VCC                               ;
; port1_resp[0] ; Input  ; Info     ; Stuck at GND                               ;
+---------------+--------+----------+--------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|scr1_tapc_shift_reg:i_tap_dr_bld_id_reg" ;
+----------------------+--------+----------+----------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                                ;
+----------------------+--------+----------+----------------------------------------------------------------------------------------+
; din_parallel[28..27] ; Input  ; Info     ; Stuck at VCC                                                                           ;
; din_parallel[13..12] ; Input  ; Info     ; Stuck at VCC                                                                           ;
; din_parallel[31..29] ; Input  ; Info     ; Stuck at GND                                                                           ;
; din_parallel[26..25] ; Input  ; Info     ; Stuck at GND                                                                           ;
; din_parallel[23..20] ; Input  ; Info     ; Stuck at GND                                                                           ;
; din_parallel[18..14] ; Input  ; Info     ; Stuck at GND                                                                           ;
; din_parallel[11..0]  ; Input  ; Info     ; Stuck at GND                                                                           ;
; din_parallel[24]     ; Input  ; Info     ; Stuck at VCC                                                                           ;
; din_parallel[19]     ; Input  ; Info     ; Stuck at VCC                                                                           ;
; dout_parallel        ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.    ;
+----------------------+--------+----------+----------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|scr1_tapc_shift_reg:i_tap_idcode_reg" ;
+---------------+--------+----------+--------------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                    ;
+---------------+--------+----------+--------------------------------------------------------------------------------------------+
; dout_parallel ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.        ;
+---------------+--------+----------+--------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_tapc:i_tapc|scr1_tapc_shift_reg:i_bypass_reg" ;
+---------------+--------+----------+----------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                                ;
+---------------+--------+----------+----------------------------------------------------------------------------------------+
; din_parallel  ; Input  ; Info     ; Stuck at GND                                                                           ;
; dout_parallel ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.    ;
+---------------+--------+----------+----------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_tdu:i_pipe_tdu" ;
+--------+-------+----------+------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                        ;
+--------+-------+----------+------------------------------------------------------------------------------------------------+
; clk_en ; Input ; Info     ; Stuck at VCC                                                                                   ;
+--------+-------+----------+------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_idu:i_pipe_idu" ;
+-----------------+--------+----------+--------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                              ;
+-----------------+--------+----------+--------------------------------------------------------------------------------------+
; idu2exu_use_rd  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.  ;
; idu2exu_use_imm ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.  ;
+-----------------+--------+----------+--------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_buf_cell:i_hdu_rstn_buf_cell" ;
+------------+-------+----------+-------------------------------------------------------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                                                                         ;
+------------+-------+----------+-------------------------------------------------------------------------------------------------+
; reset_n_in ; Input ; Info     ; Stuck at VCC                                                                                    ;
+------------+-------+----------+-------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu|scr1_reset_buf_cell:i_dm_rstn_buf_cell" ;
+------------+-------+----------+------------------------------------------------------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                                                                        ;
+------------+-------+----------+------------------------------------------------------------------------------------------------+
; reset_n_in ; Input ; Info     ; Stuck at VCC                                                                                   ;
+------------+-------+----------+------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_scu:i_scu" ;
+------------+-------+----------+---------------------------------------------------------+
; Port       ; Type  ; Severity ; Details                                                 ;
+------------+-------+----------+---------------------------------------------------------+
; tapc_ch_id ; Input ; Info     ; Stuck at GND                                            ;
+------------+-------+----------+---------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "scr1_top_ahb:i_scr1|scr1_core_top:i_core_top"                                           ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; imem_cmd ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "scr1_top_ahb:i_scr1|scr1_reset_buf_cell:i_reset_buf_cell"                                     ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; reset_n_in     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; reset_n_out    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; reset_n_status ; Output ; Info     ; Explicitly unconnected                                                              ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "scr1_top_ahb:i_scr1"                                                                               ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                ; Type   ; Severity ; Details                                                                             ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------+
; cpu_rst_n           ; Input  ; Info     ; Stuck at VCC                                                                        ;
; test_mode           ; Input  ; Info     ; Stuck at GND                                                                        ;
; test_rst_n          ; Input  ; Info     ; Stuck at VCC                                                                        ;
; rtc_clk             ; Input  ; Info     ; Stuck at GND                                                                        ;
; ndm_rst_n_out       ; Output ; Info     ; Explicitly unconnected                                                              ;
; fuse_mhartid        ; Input  ; Info     ; Stuck at GND                                                                        ;
; fuse_idcode[31..30] ; Input  ; Info     ; Stuck at VCC                                                                        ;
; fuse_idcode[28..25] ; Input  ; Info     ; Stuck at VCC                                                                        ;
; fuse_idcode[21..20] ; Input  ; Info     ; Stuck at VCC                                                                        ;
; fuse_idcode[19..17] ; Input  ; Info     ; Stuck at GND                                                                        ;
; fuse_idcode[15..13] ; Input  ; Info     ; Stuck at GND                                                                        ;
; fuse_idcode[11..1]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; fuse_idcode[29]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; fuse_idcode[24]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; fuse_idcode[23]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; fuse_idcode[22]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; fuse_idcode[16]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; fuse_idcode[12]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; fuse_idcode[0]      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; irq_lines[15..1]    ; Input  ; Info     ; Stuck at GND                                                                        ;
; soft_irq            ; Input  ; Info     ; Stuck at GND                                                                        ;
; imem_hburst         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; imem_hmastlock      ; Output ; Info     ; Explicitly unconnected                                                              ;
; dmem_hburst         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; dmem_hmastlock      ; Output ; Info     ; Explicitly unconnected                                                              ;
+---------------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 116                         ;
; cycloneiii_ff         ; 4757                        ;
;     CLR               ; 1119                        ;
;     CLR SCLR          ; 18                          ;
;     CLR SCLR SLD      ; 4                           ;
;     CLR SLD           ; 2                           ;
;     ENA               ; 882                         ;
;     ENA CLR           ; 2341                        ;
;     ENA CLR SCLR      ; 60                          ;
;     ENA CLR SCLR SLD  ; 32                          ;
;     ENA CLR SLD       ; 168                         ;
;     ENA SCLR          ; 9                           ;
;     ENA SCLR SLD      ; 2                           ;
;     ENA SLD           ; 35                          ;
;     plain             ; 85                          ;
; cycloneiii_io_obuf    ; 17                          ;
; cycloneiii_lcell_comb ; 11688                       ;
;     arith             ; 605                         ;
;         1 data inputs ; 3                           ;
;         2 data inputs ; 394                         ;
;         3 data inputs ; 208                         ;
;     normal            ; 11083                       ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 182                         ;
;         2 data inputs ; 602                         ;
;         3 data inputs ; 1541                        ;
;         4 data inputs ; 8756                        ;
; cycloneiii_mac_mult   ; 4                           ;
; cycloneiii_mac_out    ; 4                           ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 80                          ;
;                       ;                             ;
; Max LUT depth         ; 46.60                       ;
; Average LUT depth     ; 19.95                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:01:38     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition
    Info: Processing started: Fri Apr 03 22:28:36 2020
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off cy10lp -c cy10lp
Info (16303): High Performance Effort optimization mode selected -- timing performance will be prioritized at the potential cost of increased compilation time
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Info (12248): Elaborating Platform Designer system entity "cy10lp_qsys.qsys"
Info (12249): Finished elaborating Platform Designer system entity "cy10lp_qsys.qsys"
Info (12127): Elaborating entity "cy10lp" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at scr1_top_ahb.sv(111): object "ahb_imem_cmd" assigned a value but never read File: C:/RISCV/Syntacore/scr1-sdk/scr1/src/top/scr1_top_ahb.sv Line: 111
Warning (10036): Verilog HDL or VHDL warning at scr1_scu.sv(123): object "dm_rst_n_qlfy" assigned a value but never read File: C:/RISCV/Syntacore/scr1-sdk/scr1/src/core/scr1_scu.sv Line: 123
Info (276014): Found 1 instances of uninferred RAM logic
    Info (276004): RAM logic "cy10lp_qsys:i_cy10lp_qsys|cy10lp_qsys_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:sdram_s1_agent_rdata_fifo|mem" is uninferred due to inappropriate RAM size File: C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/altera_avalon_sc_fifo.v Line: 108
Info (286030): Timing-Driven Synthesis is running
Info (19000): Inferred 2 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "uart_top:i_uart|uart_regs:regs|uart_transmitter:transmitter|uart_tfifo:fifo_tx|raminfr:tfifo|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 4
        Info (286033): Parameter NUMWORDS_A set to 16
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 4
        Info (286033): Parameter NUMWORDS_B set to 16
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "uart_top:i_uart|uart_regs:regs|uart_receiver:receiver|uart_rfifo:fifo_rx|raminfr:rfifo|ram_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 4
        Info (286033): Parameter NUMWORDS_A set to 16
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 4
        Info (286033): Parameter NUMWORDS_B set to 16
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
Info (278001): Inferred 1 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "scr1_top_ahb:i_scr1|scr1_core_top:i_core_top|scr1_pipe_top:i_pipe_top|scr1_pipe_exu:i_pipe_exu|scr1_pipe_ialu:i_ialu|Mult0" File: C:/RISCV/Syntacore/scr1-sdk/scr1/src/pipeline/scr1_pipe_ialu.sv Line: 328
Warning (12241): 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (17026): Resynthesizing 0 WYSIWYG logic cells and I/Os using "speed" technology mapper which leaves 0 WYSIWYG logic cells and I/Os untouched
Info (13014): Ignored 250 buffer(s)
    Info (13019): Ignored 250 SOFT buffer(s)
Info (13000): Registers with preset signals will power-up high File: C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/cy10lp_qsys_sdram.v Line: 442
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (17049): 478 registers lost all their fanouts during netlist optimizations.
Info (128000): Starting physical synthesis optimizations for speed
Info (332104): Reading SDC File: 'cy10lp.sdc'
Info (332099):  You called derive_pll_clocks. User-defined clock found on pll: i_pll|altpll_component|auto_generated|pll1|clk[0]. Original clock has priority over derived pll clocks. No clocks added to this pll.
Info (332099):  You called derive_pll_clocks. User-defined clock found on pll: i_pll|altpll_component|auto_generated|pll1|clk[1]. Original clock has priority over derived pll clocks. No clocks added to this pll.
Info (332099):  You called derive_pll_clocks. User-defined clock found on pll: i_pll|altpll_component|auto_generated|pll1|clk[2]. Original clock has priority over derived pll clocks. No clocks added to this pll.
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info (332104): Reading SDC File: 'c:/riscv/syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/altera_avalon_st_handshake_clock_crosser.sdc'
Info (332104): Reading SDC File: 'c:/riscv/syntacore/scr1-sdk/fpga/cy10lp/scr1/db/ip/cy10lp_qsys/submodules/altera_reset_controller.sdc'
Info (332154): The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers.
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 6 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):   50.000    CLK_RISCV
    Info (332111):   10.000    CLK_SDRAM
    Info (332111):   10.000 CLK_SDRAM_EXT
    Info (332111):   10.000     DRAM_CLK
    Info (332111):  200.000     JTAG_TCK
    Info (332111):   20.000 MAX10_CLK2_50
Info (128002): Starting physical synthesis algorithm register retiming
Info (128003): Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps
Info (128002): Starting physical synthesis algorithm combinational resynthesis using boolean division
Info (128003): Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps
Info (128001): Physical synthesis optimizations for speed complete: elapsed time is 00:00:05
Info (144001): Generated suppressed messages file C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/output/cy10lp.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 14478 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 17 input pins
    Info (21059): Implemented 83 output pins
    Info (21060): Implemented 16 bidirectional pins
    Info (21061): Implemented 14273 logic cells
    Info (21064): Implemented 80 RAM segments
    Info (21065): Implemented 1 PLLs
    Info (21062): Implemented 8 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 5030 megabytes
    Info: Processing ended: Fri Apr 03 22:31:07 2020
    Info: Elapsed time: 00:02:31
    Info: Total CPU time (on all processors): 00:03:31


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/RISCV/Syntacore/scr1-sdk/fpga/cy10lp/scr1/output/cy10lp.map.smsg.


