{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1625542637449 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1625542637454 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul 06 11:37:17 2021 " "Processing started: Tue Jul 06 11:37:17 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1625542637454 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1625542637454 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off flip_flop -c flip_flop " "Command: quartus_eda --read_settings_files=off --write_settings_files=off flip_flop -c flip_flop" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1625542637454 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "flip_flop_8_1200mv_85c_slow.vho D:/FPGA-selfLearning/flip_flop/quartus_prj/simulation/modelsim/ simulation " "Generated file flip_flop_8_1200mv_85c_slow.vho in folder \"D:/FPGA-selfLearning/flip_flop/quartus_prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1625542638089 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "flip_flop_8_1200mv_0c_slow.vho D:/FPGA-selfLearning/flip_flop/quartus_prj/simulation/modelsim/ simulation " "Generated file flip_flop_8_1200mv_0c_slow.vho in folder \"D:/FPGA-selfLearning/flip_flop/quartus_prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1625542638103 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "flip_flop_min_1200mv_0c_fast.vho D:/FPGA-selfLearning/flip_flop/quartus_prj/simulation/modelsim/ simulation " "Generated file flip_flop_min_1200mv_0c_fast.vho in folder \"D:/FPGA-selfLearning/flip_flop/quartus_prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1625542638117 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "flip_flop.vho D:/FPGA-selfLearning/flip_flop/quartus_prj/simulation/modelsim/ simulation " "Generated file flip_flop.vho in folder \"D:/FPGA-selfLearning/flip_flop/quartus_prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1625542638132 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "flip_flop_8_1200mv_85c_vhd_slow.sdo D:/FPGA-selfLearning/flip_flop/quartus_prj/simulation/modelsim/ simulation " "Generated file flip_flop_8_1200mv_85c_vhd_slow.sdo in folder \"D:/FPGA-selfLearning/flip_flop/quartus_prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1625542638155 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "flip_flop_8_1200mv_0c_vhd_slow.sdo D:/FPGA-selfLearning/flip_flop/quartus_prj/simulation/modelsim/ simulation " "Generated file flip_flop_8_1200mv_0c_vhd_slow.sdo in folder \"D:/FPGA-selfLearning/flip_flop/quartus_prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1625542638178 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "flip_flop_min_1200mv_0c_vhd_fast.sdo D:/FPGA-selfLearning/flip_flop/quartus_prj/simulation/modelsim/ simulation " "Generated file flip_flop_min_1200mv_0c_vhd_fast.sdo in folder \"D:/FPGA-selfLearning/flip_flop/quartus_prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1625542638193 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "flip_flop_vhd.sdo D:/FPGA-selfLearning/flip_flop/quartus_prj/simulation/modelsim/ simulation " "Generated file flip_flop_vhd.sdo in folder \"D:/FPGA-selfLearning/flip_flop/quartus_prj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1625542638209 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4812 " "Peak virtual memory: 4812 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1625542638243 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jul 06 11:37:18 2021 " "Processing ended: Tue Jul 06 11:37:18 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1625542638243 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1625542638243 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1625542638243 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1625542638243 ""}
