// Seed: 2421429960
module module_0 (
    input tri id_0,
    input wand id_1,
    output supply0 id_2,
    output wand id_3,
    input tri1 id_4,
    input wire id_5,
    output uwire id_6,
    output supply0 id_7
);
  logic [7:0] id_9;
  assign id_9[1'h0] = 1;
endmodule
module module_1 (
    input wand id_0,
    input tri0 id_1,
    output supply1 id_2,
    output uwire id_3,
    output wand id_4,
    output wand id_5,
    input wire id_6,
    input tri id_7,
    input wor id_8,
    output tri0 id_9,
    output wand id_10,
    input uwire id_11,
    input uwire id_12,
    output wor id_13
);
  wire id_15;
  module_0 modCall_1 (
      id_8,
      id_11,
      id_4,
      id_4,
      id_1,
      id_0,
      id_2,
      id_4
  );
  assign modCall_1.id_0 = 0;
  tri id_16 = (1);
endmodule
