<RTL_SPEC>
    <FUNCTION name="add_fp128" module="v_add_f">
    <ATTRIBUTES>
      <IS_STALL_FREE value="yes"/>
      <IS_FIXED_LATENCY value="yes"/>
      <EXPECTED_LATENCY value="5"/>
      <CAPACITY value="5"/>
      <HAS_SIDE_EFFECTS value="no"/>
      <ALLOW_MERGING value="yes"/>      
    </ATTRIBUTES>
    <INTERFACE>
      <AVALON port="clock" type="clock"/>
      <AVALON port="resetn" type="resetn"/>
      <AVALON port="ivalid" type="ivalid"/>
      <AVALON port="iready" type="iready"/>
      <AVALON port="ovalid" type="ovalid"/>
      <AVALON port="oready" type="oready"/>
      <INPUT  port="datainA" width="128"/>
      <INPUT  port="datainB" width="128"/>
      <OUTPUT port="dataout" width="128"/>
    </INTERFACE>
    <REQUIREMENTS>
      <FILE name="v_add_f.v" />
      <FILE name="add_fpt2018.vhd" />
      <FILE name="utils.vhd" />
    </REQUIREMENTS>
    </FUNCTION>

    <FUNCTION name="mul_fp128" module="v_mul_f">
    <ATTRIBUTES>
      <IS_STALL_FREE value="yes"/>
      <IS_FIXED_LATENCY value="yes"/>
      <EXPECTED_LATENCY value="6"/>
      <CAPACITY value="6"/>
      <HAS_SIDE_EFFECTS value="no"/>
      <ALLOW_MERGING value="yes"/>      
    </ATTRIBUTES>
    <INTERFACE>
      <AVALON port="clock" type="clock"/>
      <AVALON port="resetn" type="resetn"/>
      <AVALON port="ivalid" type="ivalid"/>
      <AVALON port="iready" type="iready"/>
      <AVALON port="ovalid" type="ovalid"/>
      <AVALON port="oready" type="oready"/>
      <INPUT  port="datainA" width="128"/>
      <INPUT  port="datainB" width="128"/>
      <OUTPUT port="dataout" width="128"/>
    </INTERFACE>
    <REQUIREMENTS>
      <FILE name="v_mul_f.v" />
      <FILE name="mul_fpt2018.vhd" />
      <FILE name="utils.vhd" />
    </REQUIREMENTS>
    </FUNCTION>
</RTL_SPEC>
