// Seed: 2836072549
module module_0 (
    input supply1 id_0,
    input tri1 id_1,
    input uwire id_2,
    input wor id_3,
    output wire id_4,
    input wand id_5,
    input tri0 id_6,
    input wand id_7,
    output tri0 id_8,
    output tri id_9,
    output tri0 id_10,
    input tri id_11
);
endmodule
macromodule module_1 #(
    parameter id_6 = 32'd95,
    parameter id_7 = 32'd98
) (
    input  wor   id_0,
    inout  wor   id_1,
    output uwire id_2,
    output uwire id_3,
    input  wor   id_4,
    input  tri0  id_5,
    input  wire  _id_6,
    input  uwire _id_7
);
  wire id_9;
  ;
  wire ["" : -1 'b0] id_10;
  wire [(  id_7  ) : id_6  <  -1  +  (  -1  )] id_11;
  assign id_10 = id_7;
  module_0 modCall_1 (
      id_0,
      id_1,
      id_1,
      id_0,
      id_3,
      id_1,
      id_4,
      id_1,
      id_3,
      id_2,
      id_2,
      id_0
  );
  wire id_12;
endmodule
