Flow report for project1
Mon Nov 05 13:08:47 2018
Quartus II 64-Bit Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Flow Summary
  3. Flow Settings
  4. Flow Non-Default Global Settings
  5. Flow Elapsed Time
  6. Flow OS Summary
  7. Flow Log



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------+
; Flow Summary                                                              ;
+---------------------------+-----------------------------------------------+
; Flow Status               ; Successful - Mon Nov 05 13:08:47 2018         ;
; Quartus II 64-Bit Version ; 9.1 Build 350 03/24/2010 SP 2 SJ Full Version ;
; Revision Name             ; project1                                      ;
; Top-level Entity Name     ; project1                                      ;
; Family                    ; MAX II                                        ;
; Device                    ; EPM240T100C5                                  ;
; Timing Models             ; Final                                         ;
; Met timing requirements   ; Yes                                           ;
; Total logic elements      ; 6 / 240 ( 3 % )                               ;
; Total pins                ; 10 / 80 ( 13 % )                              ;
; Total virtual pins        ; 0                                             ;
; UFM blocks                ; 0 / 1 ( 0 % )                                 ;
+---------------------------+-----------------------------------------------+


+-----------------------------------------+
; Flow Settings                           ;
+-------------------+---------------------+
; Option            ; Setting             ;
+-------------------+---------------------+
; Start date & time ; 11/05/2018 13:08:42 ;
; Main task         ; Compilation         ;
; Revision Name     ; project1            ;
+-------------------+---------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Flow Non-Default Global Settings                                                                                       ;
+---------------------------------------+---------------------------------+---------------+-------------+----------------+
; Assignment Name                       ; Value                           ; Default Value ; Entity Name ; Section Id     ;
+---------------------------------------+---------------------------------+---------------+-------------+----------------+
; COMPILER_SIGNATURE_ID                 ; 220045542741675.154139452114432 ; --            ; --          ; --             ;
; MAX_CORE_JUNCTION_TEMP                ; 85                              ; --            ; --          ; --             ;
; MIN_CORE_JUNCTION_TEMP                ; 0                               ; --            ; --          ; --             ;
; POWER_EXT_SUPPLY_VOLTAGE_TO_REGULATOR ; 3.3V                            ; --            ; --          ; --             ;
; USE_GENERATED_PHYSICAL_CONSTRAINTS    ; Off                             ; --            ; --          ; eda_blast_fpga ;
+---------------------------------------+---------------------------------+---------------+-------------+----------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Flow Elapsed Time                                                                                                           ;
+-------------------------+--------------+-------------------------+---------------------+------------------------------------+
; Module Name             ; Elapsed Time ; Average Processors Used ; Peak Virtual Memory ; Total CPU Time (on all processors) ;
+-------------------------+--------------+-------------------------+---------------------+------------------------------------+
; Analysis & Synthesis    ; 00:00:01     ; 1.0                     ; 4435 MB             ; 00:00:01                           ;
; Fitter                  ; 00:00:01     ; 1.0                     ; 4535 MB             ; 00:00:02                           ;
; Assembler               ; 00:00:01     ; 1.0                     ; 4385 MB             ; 00:00:00                           ;
; Classic Timing Analyzer ; 00:00:01     ; 1.0                     ; 4364 MB             ; 00:00:00                           ;
; Total                   ; 00:00:04     ; --                      ; --                  ; 00:00:03                           ;
+-------------------------+--------------+-------------------------+---------------------+------------------------------------+


+------------------------------------------------------------------------------------------+
; Flow OS Summary                                                                          ;
+-------------------------+------------------+---------------+------------+----------------+
; Module Name             ; Machine Hostname ; OS Name       ; OS Version ; Processor type ;
+-------------------------+------------------+---------------+------------+----------------+
; Analysis & Synthesis    ; LAPTOP-90V70NBS  ; Windows Vista ; 6.2        ; x86_64         ;
; Fitter                  ; LAPTOP-90V70NBS  ; Windows Vista ; 6.2        ; x86_64         ;
; Assembler               ; LAPTOP-90V70NBS  ; Windows Vista ; 6.2        ; x86_64         ;
; Classic Timing Analyzer ; LAPTOP-90V70NBS  ; Windows Vista ; 6.2        ; x86_64         ;
+-------------------------+------------------+---------------+------------+----------------+


------------
; Flow Log ;
------------
quartus_map --read_settings_files=on --write_settings_files=off project1 -c project1
quartus_fit --read_settings_files=off --write_settings_files=off project1 -c project1
quartus_asm --read_settings_files=off --write_settings_files=off project1 -c project1
quartus_tan --read_settings_files=off --write_settings_files=off project1 -c project1



