Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2.2 (win64) Build 3788238 Tue Feb 21 20:00:34 MST 2023
| Date         : Fri Jun 16 16:38:48 2023
| Host         : LAPTOP-TLK1S9GH running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file blackjack_timing_summary_routed.rpt -pb blackjack_timing_summary_routed.pb -rpx blackjack_timing_summary_routed.rpx -warn_on_violation
| Design       : blackjack
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  50          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (50)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (63)
5. checking no_input_delay (0)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (50)
-------------------------
 There are 14 register/latch pins with no clock driven by root clock pin: btn[1] (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: btn[3] (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: clk_div_0/clk_div_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (63)
-------------------------------------------------
 There are 63 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.730        0.000                      0                   52        0.214        0.000                      0                   52        3.500        0.000                       0                    28  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.730        0.000                      0                   52        0.214        0.000                      0                   52        3.500        0.000                       0                    28  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.730ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.214ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.730ns  (required time - arrival time)
  Source:                 clk_div_0/cnt_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_div_0/cnt_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.783ns  (logic 0.952ns (25.166%)  route 2.831ns (74.834%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.443ns = ( 13.443 - 8.000 ) 
    Source Clock Delay      (SCD):    5.930ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.856     5.930    clk_div_0/clk_IBUF_BUFG
    SLICE_X113Y82        FDRE                                         r  clk_div_0/cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y82        FDRE (Prop_fdre_C_Q)         0.456     6.386 f  clk_div_0/cnt_reg[17]/Q
                         net (fo=2, routed)           0.701     7.087    clk_div_0/cnt[17]
    SLICE_X112Y82        LUT4 (Prop_lut4_I0_O)        0.124     7.211 f  clk_div_0/cnt[25]_i_8/O
                         net (fo=1, routed)           0.427     7.638    clk_div_0/cnt[25]_i_8_n_0
    SLICE_X112Y81        LUT5 (Prop_lut5_I4_O)        0.124     7.762 f  clk_div_0/cnt[25]_i_7/O
                         net (fo=1, routed)           0.567     8.329    clk_div_0/cnt[25]_i_7_n_0
    SLICE_X112Y81        LUT6 (Prop_lut6_I5_O)        0.124     8.453 f  clk_div_0/cnt[25]_i_4/O
                         net (fo=2, routed)           0.314     8.768    clk_div_0/cnt[25]_i_4_n_0
    SLICE_X112Y79        LUT5 (Prop_lut5_I4_O)        0.124     8.892 r  clk_div_0/cnt[25]_i_1/O
                         net (fo=25, routed)          0.821     9.713    clk_div_0/cnt[25]_i_1_n_0
    SLICE_X113Y83        FDRE                                         r  clk_div_0/cnt_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.679    13.443    clk_div_0/clk_IBUF_BUFG
    SLICE_X113Y83        FDRE                                         r  clk_div_0/cnt_reg[21]/C
                         clock pessimism              0.463    13.907    
                         clock uncertainty           -0.035    13.871    
    SLICE_X113Y83        FDRE (Setup_fdre_C_R)       -0.429    13.442    clk_div_0/cnt_reg[21]
  -------------------------------------------------------------------
                         required time                         13.442    
                         arrival time                          -9.713    
  -------------------------------------------------------------------
                         slack                                  3.730    

Slack (MET) :             3.730ns  (required time - arrival time)
  Source:                 clk_div_0/cnt_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_div_0/cnt_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.783ns  (logic 0.952ns (25.166%)  route 2.831ns (74.834%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.443ns = ( 13.443 - 8.000 ) 
    Source Clock Delay      (SCD):    5.930ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.856     5.930    clk_div_0/clk_IBUF_BUFG
    SLICE_X113Y82        FDRE                                         r  clk_div_0/cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y82        FDRE (Prop_fdre_C_Q)         0.456     6.386 f  clk_div_0/cnt_reg[17]/Q
                         net (fo=2, routed)           0.701     7.087    clk_div_0/cnt[17]
    SLICE_X112Y82        LUT4 (Prop_lut4_I0_O)        0.124     7.211 f  clk_div_0/cnt[25]_i_8/O
                         net (fo=1, routed)           0.427     7.638    clk_div_0/cnt[25]_i_8_n_0
    SLICE_X112Y81        LUT5 (Prop_lut5_I4_O)        0.124     7.762 f  clk_div_0/cnt[25]_i_7/O
                         net (fo=1, routed)           0.567     8.329    clk_div_0/cnt[25]_i_7_n_0
    SLICE_X112Y81        LUT6 (Prop_lut6_I5_O)        0.124     8.453 f  clk_div_0/cnt[25]_i_4/O
                         net (fo=2, routed)           0.314     8.768    clk_div_0/cnt[25]_i_4_n_0
    SLICE_X112Y79        LUT5 (Prop_lut5_I4_O)        0.124     8.892 r  clk_div_0/cnt[25]_i_1/O
                         net (fo=25, routed)          0.821     9.713    clk_div_0/cnt[25]_i_1_n_0
    SLICE_X113Y83        FDRE                                         r  clk_div_0/cnt_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.679    13.443    clk_div_0/clk_IBUF_BUFG
    SLICE_X113Y83        FDRE                                         r  clk_div_0/cnt_reg[22]/C
                         clock pessimism              0.463    13.907    
                         clock uncertainty           -0.035    13.871    
    SLICE_X113Y83        FDRE (Setup_fdre_C_R)       -0.429    13.442    clk_div_0/cnt_reg[22]
  -------------------------------------------------------------------
                         required time                         13.442    
                         arrival time                          -9.713    
  -------------------------------------------------------------------
                         slack                                  3.730    

Slack (MET) :             3.730ns  (required time - arrival time)
  Source:                 clk_div_0/cnt_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_div_0/cnt_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.783ns  (logic 0.952ns (25.166%)  route 2.831ns (74.834%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.443ns = ( 13.443 - 8.000 ) 
    Source Clock Delay      (SCD):    5.930ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.856     5.930    clk_div_0/clk_IBUF_BUFG
    SLICE_X113Y82        FDRE                                         r  clk_div_0/cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y82        FDRE (Prop_fdre_C_Q)         0.456     6.386 f  clk_div_0/cnt_reg[17]/Q
                         net (fo=2, routed)           0.701     7.087    clk_div_0/cnt[17]
    SLICE_X112Y82        LUT4 (Prop_lut4_I0_O)        0.124     7.211 f  clk_div_0/cnt[25]_i_8/O
                         net (fo=1, routed)           0.427     7.638    clk_div_0/cnt[25]_i_8_n_0
    SLICE_X112Y81        LUT5 (Prop_lut5_I4_O)        0.124     7.762 f  clk_div_0/cnt[25]_i_7/O
                         net (fo=1, routed)           0.567     8.329    clk_div_0/cnt[25]_i_7_n_0
    SLICE_X112Y81        LUT6 (Prop_lut6_I5_O)        0.124     8.453 f  clk_div_0/cnt[25]_i_4/O
                         net (fo=2, routed)           0.314     8.768    clk_div_0/cnt[25]_i_4_n_0
    SLICE_X112Y79        LUT5 (Prop_lut5_I4_O)        0.124     8.892 r  clk_div_0/cnt[25]_i_1/O
                         net (fo=25, routed)          0.821     9.713    clk_div_0/cnt[25]_i_1_n_0
    SLICE_X113Y83        FDRE                                         r  clk_div_0/cnt_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.679    13.443    clk_div_0/clk_IBUF_BUFG
    SLICE_X113Y83        FDRE                                         r  clk_div_0/cnt_reg[23]/C
                         clock pessimism              0.463    13.907    
                         clock uncertainty           -0.035    13.871    
    SLICE_X113Y83        FDRE (Setup_fdre_C_R)       -0.429    13.442    clk_div_0/cnt_reg[23]
  -------------------------------------------------------------------
                         required time                         13.442    
                         arrival time                          -9.713    
  -------------------------------------------------------------------
                         slack                                  3.730    

Slack (MET) :             3.730ns  (required time - arrival time)
  Source:                 clk_div_0/cnt_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_div_0/cnt_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.783ns  (logic 0.952ns (25.166%)  route 2.831ns (74.834%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.443ns = ( 13.443 - 8.000 ) 
    Source Clock Delay      (SCD):    5.930ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.856     5.930    clk_div_0/clk_IBUF_BUFG
    SLICE_X113Y82        FDRE                                         r  clk_div_0/cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y82        FDRE (Prop_fdre_C_Q)         0.456     6.386 f  clk_div_0/cnt_reg[17]/Q
                         net (fo=2, routed)           0.701     7.087    clk_div_0/cnt[17]
    SLICE_X112Y82        LUT4 (Prop_lut4_I0_O)        0.124     7.211 f  clk_div_0/cnt[25]_i_8/O
                         net (fo=1, routed)           0.427     7.638    clk_div_0/cnt[25]_i_8_n_0
    SLICE_X112Y81        LUT5 (Prop_lut5_I4_O)        0.124     7.762 f  clk_div_0/cnt[25]_i_7/O
                         net (fo=1, routed)           0.567     8.329    clk_div_0/cnt[25]_i_7_n_0
    SLICE_X112Y81        LUT6 (Prop_lut6_I5_O)        0.124     8.453 f  clk_div_0/cnt[25]_i_4/O
                         net (fo=2, routed)           0.314     8.768    clk_div_0/cnt[25]_i_4_n_0
    SLICE_X112Y79        LUT5 (Prop_lut5_I4_O)        0.124     8.892 r  clk_div_0/cnt[25]_i_1/O
                         net (fo=25, routed)          0.821     9.713    clk_div_0/cnt[25]_i_1_n_0
    SLICE_X113Y83        FDRE                                         r  clk_div_0/cnt_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.679    13.443    clk_div_0/clk_IBUF_BUFG
    SLICE_X113Y83        FDRE                                         r  clk_div_0/cnt_reg[24]/C
                         clock pessimism              0.463    13.907    
                         clock uncertainty           -0.035    13.871    
    SLICE_X113Y83        FDRE (Setup_fdre_C_R)       -0.429    13.442    clk_div_0/cnt_reg[24]
  -------------------------------------------------------------------
                         required time                         13.442    
                         arrival time                          -9.713    
  -------------------------------------------------------------------
                         slack                                  3.730    

Slack (MET) :             3.891ns  (required time - arrival time)
  Source:                 clk_div_0/cnt_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_div_0/cnt_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.645ns  (logic 0.952ns (26.121%)  route 2.693ns (73.879%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.442ns = ( 13.442 - 8.000 ) 
    Source Clock Delay      (SCD):    5.930ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.856     5.930    clk_div_0/clk_IBUF_BUFG
    SLICE_X113Y82        FDRE                                         r  clk_div_0/cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y82        FDRE (Prop_fdre_C_Q)         0.456     6.386 f  clk_div_0/cnt_reg[17]/Q
                         net (fo=2, routed)           0.701     7.087    clk_div_0/cnt[17]
    SLICE_X112Y82        LUT4 (Prop_lut4_I0_O)        0.124     7.211 f  clk_div_0/cnt[25]_i_8/O
                         net (fo=1, routed)           0.427     7.638    clk_div_0/cnt[25]_i_8_n_0
    SLICE_X112Y81        LUT5 (Prop_lut5_I4_O)        0.124     7.762 f  clk_div_0/cnt[25]_i_7/O
                         net (fo=1, routed)           0.567     8.329    clk_div_0/cnt[25]_i_7_n_0
    SLICE_X112Y81        LUT6 (Prop_lut6_I5_O)        0.124     8.453 f  clk_div_0/cnt[25]_i_4/O
                         net (fo=2, routed)           0.314     8.768    clk_div_0/cnt[25]_i_4_n_0
    SLICE_X112Y79        LUT5 (Prop_lut5_I4_O)        0.124     8.892 r  clk_div_0/cnt[25]_i_1/O
                         net (fo=25, routed)          0.683     9.574    clk_div_0/cnt[25]_i_1_n_0
    SLICE_X113Y82        FDRE                                         r  clk_div_0/cnt_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.678    13.442    clk_div_0/clk_IBUF_BUFG
    SLICE_X113Y82        FDRE                                         r  clk_div_0/cnt_reg[17]/C
                         clock pessimism              0.487    13.930    
                         clock uncertainty           -0.035    13.894    
    SLICE_X113Y82        FDRE (Setup_fdre_C_R)       -0.429    13.465    clk_div_0/cnt_reg[17]
  -------------------------------------------------------------------
                         required time                         13.465    
                         arrival time                          -9.574    
  -------------------------------------------------------------------
                         slack                                  3.891    

Slack (MET) :             3.891ns  (required time - arrival time)
  Source:                 clk_div_0/cnt_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_div_0/cnt_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.645ns  (logic 0.952ns (26.121%)  route 2.693ns (73.879%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.442ns = ( 13.442 - 8.000 ) 
    Source Clock Delay      (SCD):    5.930ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.856     5.930    clk_div_0/clk_IBUF_BUFG
    SLICE_X113Y82        FDRE                                         r  clk_div_0/cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y82        FDRE (Prop_fdre_C_Q)         0.456     6.386 f  clk_div_0/cnt_reg[17]/Q
                         net (fo=2, routed)           0.701     7.087    clk_div_0/cnt[17]
    SLICE_X112Y82        LUT4 (Prop_lut4_I0_O)        0.124     7.211 f  clk_div_0/cnt[25]_i_8/O
                         net (fo=1, routed)           0.427     7.638    clk_div_0/cnt[25]_i_8_n_0
    SLICE_X112Y81        LUT5 (Prop_lut5_I4_O)        0.124     7.762 f  clk_div_0/cnt[25]_i_7/O
                         net (fo=1, routed)           0.567     8.329    clk_div_0/cnt[25]_i_7_n_0
    SLICE_X112Y81        LUT6 (Prop_lut6_I5_O)        0.124     8.453 f  clk_div_0/cnt[25]_i_4/O
                         net (fo=2, routed)           0.314     8.768    clk_div_0/cnt[25]_i_4_n_0
    SLICE_X112Y79        LUT5 (Prop_lut5_I4_O)        0.124     8.892 r  clk_div_0/cnt[25]_i_1/O
                         net (fo=25, routed)          0.683     9.574    clk_div_0/cnt[25]_i_1_n_0
    SLICE_X113Y82        FDRE                                         r  clk_div_0/cnt_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.678    13.442    clk_div_0/clk_IBUF_BUFG
    SLICE_X113Y82        FDRE                                         r  clk_div_0/cnt_reg[18]/C
                         clock pessimism              0.487    13.930    
                         clock uncertainty           -0.035    13.894    
    SLICE_X113Y82        FDRE (Setup_fdre_C_R)       -0.429    13.465    clk_div_0/cnt_reg[18]
  -------------------------------------------------------------------
                         required time                         13.465    
                         arrival time                          -9.574    
  -------------------------------------------------------------------
                         slack                                  3.891    

Slack (MET) :             3.891ns  (required time - arrival time)
  Source:                 clk_div_0/cnt_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_div_0/cnt_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.645ns  (logic 0.952ns (26.121%)  route 2.693ns (73.879%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.442ns = ( 13.442 - 8.000 ) 
    Source Clock Delay      (SCD):    5.930ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.856     5.930    clk_div_0/clk_IBUF_BUFG
    SLICE_X113Y82        FDRE                                         r  clk_div_0/cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y82        FDRE (Prop_fdre_C_Q)         0.456     6.386 f  clk_div_0/cnt_reg[17]/Q
                         net (fo=2, routed)           0.701     7.087    clk_div_0/cnt[17]
    SLICE_X112Y82        LUT4 (Prop_lut4_I0_O)        0.124     7.211 f  clk_div_0/cnt[25]_i_8/O
                         net (fo=1, routed)           0.427     7.638    clk_div_0/cnt[25]_i_8_n_0
    SLICE_X112Y81        LUT5 (Prop_lut5_I4_O)        0.124     7.762 f  clk_div_0/cnt[25]_i_7/O
                         net (fo=1, routed)           0.567     8.329    clk_div_0/cnt[25]_i_7_n_0
    SLICE_X112Y81        LUT6 (Prop_lut6_I5_O)        0.124     8.453 f  clk_div_0/cnt[25]_i_4/O
                         net (fo=2, routed)           0.314     8.768    clk_div_0/cnt[25]_i_4_n_0
    SLICE_X112Y79        LUT5 (Prop_lut5_I4_O)        0.124     8.892 r  clk_div_0/cnt[25]_i_1/O
                         net (fo=25, routed)          0.683     9.574    clk_div_0/cnt[25]_i_1_n_0
    SLICE_X113Y82        FDRE                                         r  clk_div_0/cnt_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.678    13.442    clk_div_0/clk_IBUF_BUFG
    SLICE_X113Y82        FDRE                                         r  clk_div_0/cnt_reg[19]/C
                         clock pessimism              0.487    13.930    
                         clock uncertainty           -0.035    13.894    
    SLICE_X113Y82        FDRE (Setup_fdre_C_R)       -0.429    13.465    clk_div_0/cnt_reg[19]
  -------------------------------------------------------------------
                         required time                         13.465    
                         arrival time                          -9.574    
  -------------------------------------------------------------------
                         slack                                  3.891    

Slack (MET) :             3.891ns  (required time - arrival time)
  Source:                 clk_div_0/cnt_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_div_0/cnt_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.645ns  (logic 0.952ns (26.121%)  route 2.693ns (73.879%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.442ns = ( 13.442 - 8.000 ) 
    Source Clock Delay      (SCD):    5.930ns
    Clock Pessimism Removal (CPR):    0.487ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.856     5.930    clk_div_0/clk_IBUF_BUFG
    SLICE_X113Y82        FDRE                                         r  clk_div_0/cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y82        FDRE (Prop_fdre_C_Q)         0.456     6.386 f  clk_div_0/cnt_reg[17]/Q
                         net (fo=2, routed)           0.701     7.087    clk_div_0/cnt[17]
    SLICE_X112Y82        LUT4 (Prop_lut4_I0_O)        0.124     7.211 f  clk_div_0/cnt[25]_i_8/O
                         net (fo=1, routed)           0.427     7.638    clk_div_0/cnt[25]_i_8_n_0
    SLICE_X112Y81        LUT5 (Prop_lut5_I4_O)        0.124     7.762 f  clk_div_0/cnt[25]_i_7/O
                         net (fo=1, routed)           0.567     8.329    clk_div_0/cnt[25]_i_7_n_0
    SLICE_X112Y81        LUT6 (Prop_lut6_I5_O)        0.124     8.453 f  clk_div_0/cnt[25]_i_4/O
                         net (fo=2, routed)           0.314     8.768    clk_div_0/cnt[25]_i_4_n_0
    SLICE_X112Y79        LUT5 (Prop_lut5_I4_O)        0.124     8.892 r  clk_div_0/cnt[25]_i_1/O
                         net (fo=25, routed)          0.683     9.574    clk_div_0/cnt[25]_i_1_n_0
    SLICE_X113Y82        FDRE                                         r  clk_div_0/cnt_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.678    13.442    clk_div_0/clk_IBUF_BUFG
    SLICE_X113Y82        FDRE                                         r  clk_div_0/cnt_reg[20]/C
                         clock pessimism              0.487    13.930    
                         clock uncertainty           -0.035    13.894    
    SLICE_X113Y82        FDRE (Setup_fdre_C_R)       -0.429    13.465    clk_div_0/cnt_reg[20]
  -------------------------------------------------------------------
                         required time                         13.465    
                         arrival time                          -9.574    
  -------------------------------------------------------------------
                         slack                                  3.891    

Slack (MET) :             3.932ns  (required time - arrival time)
  Source:                 clk_div_0/cnt_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_div_0/cnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.576ns  (logic 0.952ns (26.619%)  route 2.624ns (73.381%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.439ns = ( 13.439 - 8.000 ) 
    Source Clock Delay      (SCD):    5.930ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.856     5.930    clk_div_0/clk_IBUF_BUFG
    SLICE_X113Y82        FDRE                                         r  clk_div_0/cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y82        FDRE (Prop_fdre_C_Q)         0.456     6.386 f  clk_div_0/cnt_reg[17]/Q
                         net (fo=2, routed)           0.701     7.087    clk_div_0/cnt[17]
    SLICE_X112Y82        LUT4 (Prop_lut4_I0_O)        0.124     7.211 f  clk_div_0/cnt[25]_i_8/O
                         net (fo=1, routed)           0.427     7.638    clk_div_0/cnt[25]_i_8_n_0
    SLICE_X112Y81        LUT5 (Prop_lut5_I4_O)        0.124     7.762 f  clk_div_0/cnt[25]_i_7/O
                         net (fo=1, routed)           0.567     8.329    clk_div_0/cnt[25]_i_7_n_0
    SLICE_X112Y81        LUT6 (Prop_lut6_I5_O)        0.124     8.453 f  clk_div_0/cnt[25]_i_4/O
                         net (fo=2, routed)           0.314     8.768    clk_div_0/cnt[25]_i_4_n_0
    SLICE_X112Y79        LUT5 (Prop_lut5_I4_O)        0.124     8.892 r  clk_div_0/cnt[25]_i_1/O
                         net (fo=25, routed)          0.614     9.506    clk_div_0/cnt[25]_i_1_n_0
    SLICE_X113Y79        FDRE                                         r  clk_div_0/cnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.675    13.439    clk_div_0/clk_IBUF_BUFG
    SLICE_X113Y79        FDRE                                         r  clk_div_0/cnt_reg[5]/C
                         clock pessimism              0.463    13.903    
                         clock uncertainty           -0.035    13.867    
    SLICE_X113Y79        FDRE (Setup_fdre_C_R)       -0.429    13.438    clk_div_0/cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         13.438    
                         arrival time                          -9.506    
  -------------------------------------------------------------------
                         slack                                  3.932    

Slack (MET) :             3.932ns  (required time - arrival time)
  Source:                 clk_div_0/cnt_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_div_0/cnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.576ns  (logic 0.952ns (26.619%)  route 2.624ns (73.381%))
  Logic Levels:           4  (LUT4=1 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.439ns = ( 13.439 - 8.000 ) 
    Source Clock Delay      (SCD):    5.930ns
    Clock Pessimism Removal (CPR):    0.463ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.856     5.930    clk_div_0/clk_IBUF_BUFG
    SLICE_X113Y82        FDRE                                         r  clk_div_0/cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y82        FDRE (Prop_fdre_C_Q)         0.456     6.386 f  clk_div_0/cnt_reg[17]/Q
                         net (fo=2, routed)           0.701     7.087    clk_div_0/cnt[17]
    SLICE_X112Y82        LUT4 (Prop_lut4_I0_O)        0.124     7.211 f  clk_div_0/cnt[25]_i_8/O
                         net (fo=1, routed)           0.427     7.638    clk_div_0/cnt[25]_i_8_n_0
    SLICE_X112Y81        LUT5 (Prop_lut5_I4_O)        0.124     7.762 f  clk_div_0/cnt[25]_i_7/O
                         net (fo=1, routed)           0.567     8.329    clk_div_0/cnt[25]_i_7_n_0
    SLICE_X112Y81        LUT6 (Prop_lut6_I5_O)        0.124     8.453 f  clk_div_0/cnt[25]_i_4/O
                         net (fo=2, routed)           0.314     8.768    clk_div_0/cnt[25]_i_4_n_0
    SLICE_X112Y79        LUT5 (Prop_lut5_I4_O)        0.124     8.892 r  clk_div_0/cnt[25]_i_1/O
                         net (fo=25, routed)          0.614     9.506    clk_div_0/cnt[25]_i_1_n_0
    SLICE_X113Y79        FDRE                                         r  clk_div_0/cnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.675    13.439    clk_div_0/clk_IBUF_BUFG
    SLICE_X113Y79        FDRE                                         r  clk_div_0/cnt_reg[6]/C
                         clock pessimism              0.463    13.903    
                         clock uncertainty           -0.035    13.867    
    SLICE_X113Y79        FDRE (Setup_fdre_C_R)       -0.429    13.438    clk_div_0/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         13.438    
                         arrival time                          -9.506    
  -------------------------------------------------------------------
                         slack                                  3.932    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 clk_div_0/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_div_0/clk_div_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.186ns (53.247%)  route 0.163ns (46.753%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.239ns
    Source Clock Delay      (SCD):    1.712ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.626     1.712    clk_div_0/clk_IBUF_BUFG
    SLICE_X113Y78        FDRE                                         r  clk_div_0/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y78        FDRE (Prop_fdre_C_Q)         0.141     1.853 r  clk_div_0/cnt_reg[1]/Q
                         net (fo=3, routed)           0.163     2.016    clk_div_0/cnt[1]
    SLICE_X112Y79        LUT4 (Prop_lut4_I2_O)        0.045     2.061 r  clk_div_0/clk_div_i_1/O
                         net (fo=1, routed)           0.000     2.061    clk_div_0/clk_div_i_1_n_0
    SLICE_X112Y79        FDRE                                         r  clk_div_0/clk_div_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.897     2.239    clk_div_0/clk_IBUF_BUFG
    SLICE_X112Y79        FDRE                                         r  clk_div_0/clk_div_reg/C
                         clock pessimism             -0.512     1.727    
    SLICE_X112Y79        FDRE (Hold_fdre_C_D)         0.120     1.847    clk_div_0/clk_div_reg
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           2.061    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 clk_div_0/cnt_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_div_0/cnt_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.829%)  route 0.118ns (32.171%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.243ns
    Source Clock Delay      (SCD):    1.717ns
    Clock Pessimism Removal (CPR):    0.526ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.631     1.717    clk_div_0/clk_IBUF_BUFG
    SLICE_X113Y83        FDRE                                         r  clk_div_0/cnt_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y83        FDRE (Prop_fdre_C_Q)         0.141     1.858 r  clk_div_0/cnt_reg[24]/Q
                         net (fo=2, routed)           0.118     1.976    clk_div_0/cnt[24]
    SLICE_X113Y83        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.084 r  clk_div_0/cnt_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.084    clk_div_0/data0[24]
    SLICE_X113Y83        FDRE                                         r  clk_div_0/cnt_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.901     2.243    clk_div_0/clk_IBUF_BUFG
    SLICE_X113Y83        FDRE                                         r  clk_div_0/cnt_reg[24]/C
                         clock pessimism             -0.526     1.717    
    SLICE_X113Y83        FDRE (Hold_fdre_C_D)         0.105     1.822    clk_div_0/cnt_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.822    
                         arrival time                           2.084    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 clk_div_0/cnt_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_div_0/cnt_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.240ns
    Source Clock Delay      (SCD):    1.714ns
    Clock Pessimism Removal (CPR):    0.526ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.628     1.714    clk_div_0/clk_IBUF_BUFG
    SLICE_X113Y80        FDRE                                         r  clk_div_0/cnt_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y80        FDRE (Prop_fdre_C_Q)         0.141     1.855 r  clk_div_0/cnt_reg[12]/Q
                         net (fo=2, routed)           0.120     1.975    clk_div_0/cnt[12]
    SLICE_X113Y80        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.083 r  clk_div_0/cnt_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.083    clk_div_0/data0[12]
    SLICE_X113Y80        FDRE                                         r  clk_div_0/cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.898     2.240    clk_div_0/clk_IBUF_BUFG
    SLICE_X113Y80        FDRE                                         r  clk_div_0/cnt_reg[12]/C
                         clock pessimism             -0.526     1.714    
    SLICE_X113Y80        FDRE (Hold_fdre_C_D)         0.105     1.819    clk_div_0/cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           2.083    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 clk_div_0/cnt_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_div_0/cnt_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.241ns
    Source Clock Delay      (SCD):    1.715ns
    Clock Pessimism Removal (CPR):    0.526ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.629     1.715    clk_div_0/clk_IBUF_BUFG
    SLICE_X113Y81        FDRE                                         r  clk_div_0/cnt_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y81        FDRE (Prop_fdre_C_Q)         0.141     1.856 r  clk_div_0/cnt_reg[16]/Q
                         net (fo=2, routed)           0.120     1.976    clk_div_0/cnt[16]
    SLICE_X113Y81        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.084 r  clk_div_0/cnt_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.084    clk_div_0/data0[16]
    SLICE_X113Y81        FDRE                                         r  clk_div_0/cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.899     2.241    clk_div_0/clk_IBUF_BUFG
    SLICE_X113Y81        FDRE                                         r  clk_div_0/cnt_reg[16]/C
                         clock pessimism             -0.526     1.715    
    SLICE_X113Y81        FDRE (Hold_fdre_C_D)         0.105     1.820    clk_div_0/cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           2.084    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 clk_div_0/cnt_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_div_0/cnt_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.242ns
    Source Clock Delay      (SCD):    1.716ns
    Clock Pessimism Removal (CPR):    0.526ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.630     1.716    clk_div_0/clk_IBUF_BUFG
    SLICE_X113Y82        FDRE                                         r  clk_div_0/cnt_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y82        FDRE (Prop_fdre_C_Q)         0.141     1.857 r  clk_div_0/cnt_reg[20]/Q
                         net (fo=2, routed)           0.120     1.977    clk_div_0/cnt[20]
    SLICE_X113Y82        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.085 r  clk_div_0/cnt_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.085    clk_div_0/data0[20]
    SLICE_X113Y82        FDRE                                         r  clk_div_0/cnt_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.900     2.242    clk_div_0/clk_IBUF_BUFG
    SLICE_X113Y82        FDRE                                         r  clk_div_0/cnt_reg[20]/C
                         clock pessimism             -0.526     1.716    
    SLICE_X113Y82        FDRE (Hold_fdre_C_D)         0.105     1.821    clk_div_0/cnt_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.821    
                         arrival time                           2.085    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 clk_div_0/cnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_div_0/cnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.238ns
    Source Clock Delay      (SCD):    1.712ns
    Clock Pessimism Removal (CPR):    0.526ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.626     1.712    clk_div_0/clk_IBUF_BUFG
    SLICE_X113Y78        FDRE                                         r  clk_div_0/cnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y78        FDRE (Prop_fdre_C_Q)         0.141     1.853 r  clk_div_0/cnt_reg[4]/Q
                         net (fo=3, routed)           0.120     1.973    clk_div_0/cnt[4]
    SLICE_X113Y78        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.081 r  clk_div_0/cnt_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.081    clk_div_0/data0[4]
    SLICE_X113Y78        FDRE                                         r  clk_div_0/cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.896     2.238    clk_div_0/clk_IBUF_BUFG
    SLICE_X113Y78        FDRE                                         r  clk_div_0/cnt_reg[4]/C
                         clock pessimism             -0.526     1.712    
    SLICE_X113Y78        FDRE (Hold_fdre_C_D)         0.105     1.817    clk_div_0/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.817    
                         arrival time                           2.081    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 clk_div_0/cnt_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_div_0/cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.239ns
    Source Clock Delay      (SCD):    1.713ns
    Clock Pessimism Removal (CPR):    0.526ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.627     1.713    clk_div_0/clk_IBUF_BUFG
    SLICE_X113Y79        FDRE                                         r  clk_div_0/cnt_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y79        FDRE (Prop_fdre_C_Q)         0.141     1.854 r  clk_div_0/cnt_reg[8]/Q
                         net (fo=2, routed)           0.120     1.975    clk_div_0/cnt[8]
    SLICE_X113Y79        CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     2.083 r  clk_div_0/cnt_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.083    clk_div_0/data0[8]
    SLICE_X113Y79        FDRE                                         r  clk_div_0/cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.897     2.239    clk_div_0/clk_IBUF_BUFG
    SLICE_X113Y79        FDRE                                         r  clk_div_0/cnt_reg[8]/C
                         clock pessimism             -0.526     1.713    
    SLICE_X113Y79        FDRE (Hold_fdre_C_D)         0.105     1.818    clk_div_0/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.818    
                         arrival time                           2.083    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 clk_div_0/cnt_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_div_0/cnt_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.241ns
    Source Clock Delay      (SCD):    1.715ns
    Clock Pessimism Removal (CPR):    0.526ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.629     1.715    clk_div_0/clk_IBUF_BUFG
    SLICE_X113Y81        FDRE                                         r  clk_div_0/cnt_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y81        FDRE (Prop_fdre_C_Q)         0.141     1.856 r  clk_div_0/cnt_reg[13]/Q
                         net (fo=2, routed)           0.116     1.972    clk_div_0/cnt[13]
    SLICE_X113Y81        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     2.087 r  clk_div_0/cnt_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.087    clk_div_0/data0[13]
    SLICE_X113Y81        FDRE                                         r  clk_div_0/cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.899     2.241    clk_div_0/clk_IBUF_BUFG
    SLICE_X113Y81        FDRE                                         r  clk_div_0/cnt_reg[13]/C
                         clock pessimism             -0.526     1.715    
    SLICE_X113Y81        FDRE (Hold_fdre_C_D)         0.105     1.820    clk_div_0/cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.820    
                         arrival time                           2.087    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 clk_div_0/cnt_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_div_0/cnt_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.242ns
    Source Clock Delay      (SCD):    1.716ns
    Clock Pessimism Removal (CPR):    0.526ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.630     1.716    clk_div_0/clk_IBUF_BUFG
    SLICE_X113Y82        FDRE                                         r  clk_div_0/cnt_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y82        FDRE (Prop_fdre_C_Q)         0.141     1.857 r  clk_div_0/cnt_reg[17]/Q
                         net (fo=2, routed)           0.116     1.973    clk_div_0/cnt[17]
    SLICE_X113Y82        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     2.088 r  clk_div_0/cnt_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.088    clk_div_0/data0[17]
    SLICE_X113Y82        FDRE                                         r  clk_div_0/cnt_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.900     2.242    clk_div_0/clk_IBUF_BUFG
    SLICE_X113Y82        FDRE                                         r  clk_div_0/cnt_reg[17]/C
                         clock pessimism             -0.526     1.716    
    SLICE_X113Y82        FDRE (Hold_fdre_C_D)         0.105     1.821    clk_div_0/cnt_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.821    
                         arrival time                           2.088    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 clk_div_0/cnt_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            clk_div_0/cnt_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.243ns
    Source Clock Delay      (SCD):    1.717ns
    Clock Pessimism Removal (CPR):    0.526ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.631     1.717    clk_div_0/clk_IBUF_BUFG
    SLICE_X113Y83        FDRE                                         r  clk_div_0/cnt_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y83        FDRE (Prop_fdre_C_Q)         0.141     1.858 r  clk_div_0/cnt_reg[21]/Q
                         net (fo=2, routed)           0.116     1.974    clk_div_0/cnt[21]
    SLICE_X113Y83        CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     2.089 r  clk_div_0/cnt_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.089    clk_div_0/data0[21]
    SLICE_X113Y83        FDRE                                         r  clk_div_0/cnt_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.901     2.243    clk_div_0/clk_IBUF_BUFG
    SLICE_X113Y83        FDRE                                         r  clk_div_0/cnt_reg[21]/C
                         clock pessimism             -0.526     1.717    
    SLICE_X113Y83        FDRE (Hold_fdre_C_D)         0.105     1.822    clk_div_0/cnt_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.822    
                         arrival time                           2.089    
  -------------------------------------------------------------------
                         slack                                  0.267    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X112Y79   clk_div_0/clk_div_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X112Y78   clk_div_0/cnt_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X113Y80   clk_div_0/cnt_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X113Y80   clk_div_0/cnt_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X113Y80   clk_div_0/cnt_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X113Y81   clk_div_0/cnt_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X113Y81   clk_div_0/cnt_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X113Y81   clk_div_0/cnt_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X113Y81   clk_div_0/cnt_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y79   clk_div_0/clk_div_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y79   clk_div_0/clk_div_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y78   clk_div_0/cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y78   clk_div_0/cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y80   clk_div_0/cnt_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y80   clk_div_0/cnt_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y80   clk_div_0/cnt_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y80   clk_div_0/cnt_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y80   clk_div_0/cnt_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y80   clk_div_0/cnt_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y79   clk_div_0/clk_div_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y79   clk_div_0/clk_div_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y78   clk_div_0/cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X112Y78   clk_div_0/cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y80   clk_div_0/cnt_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y80   clk_div_0/cnt_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y80   clk_div_0/cnt_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y80   clk_div_0/cnt_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y80   clk_div_0/cnt_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X113Y80   clk_div_0/cnt_reg[12]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            79 Endpoints
Min Delay            79 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 point_1_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            num3_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.758ns  (logic 2.348ns (30.266%)  route 5.410ns (69.734%))
  Logic Levels:           8  (CARRY4=2 FDRE=1 LUT3=2 LUT4=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y82        FDRE                         0.000     0.000 r  point_1_reg[2]/C
    SLICE_X111Y82        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  point_1_reg[2]/Q
                         net (fo=6, routed)           1.286     1.742    point_1_reg[2]
    SLICE_X111Y81        LUT6 (Prop_lut6_I5_O)        0.124     1.866 r  point_1[6]_i_2/O
                         net (fo=7, routed)           1.108     2.974    point_1[6]_i_2_n_0
    SLICE_X109Y81        LUT3 (Prop_lut3_I2_O)        0.152     3.126 r  point_1[3]_i_1/O
                         net (fo=4, routed)           1.048     4.174    p_0_in[3]
    SLICE_X111Y80        LUT6 (Prop_lut6_I3_O)        0.326     4.500 f  num2[2]_i_1/O
                         net (fo=4, routed)           0.602     5.102    num2[2]_i_1_n_0
    SLICE_X109Y80        LUT3 (Prop_lut3_I0_O)        0.153     5.255 r  num3[2]_i_3/O
                         net (fo=1, routed)           0.482     5.737    num3[2]_i_3_n_0
    SLICE_X110Y80        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.588     6.325 r  num3_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.325    num3_reg[2]_i_2_n_0
    SLICE_X110Y81        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.547 r  num3_reg[3]_i_2/O[0]
                         net (fo=4, routed)           0.884     7.431    num31[4]
    SLICE_X111Y81        LUT4 (Prop_lut4_I1_O)        0.327     7.758 r  num3[2]_i_1/O
                         net (fo=1, routed)           0.000     7.758    p_1_in[2]
    SLICE_X111Y81        FDRE                                         r  num3_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 point_1_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            num3_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.732ns  (logic 2.320ns (30.005%)  route 5.412ns (69.995%))
  Logic Levels:           8  (CARRY4=2 FDRE=1 LUT3=2 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y82        FDRE                         0.000     0.000 r  point_1_reg[2]/C
    SLICE_X111Y82        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  point_1_reg[2]/Q
                         net (fo=6, routed)           1.286     1.742    point_1_reg[2]
    SLICE_X111Y81        LUT6 (Prop_lut6_I5_O)        0.124     1.866 r  point_1[6]_i_2/O
                         net (fo=7, routed)           1.108     2.974    point_1[6]_i_2_n_0
    SLICE_X109Y81        LUT3 (Prop_lut3_I2_O)        0.152     3.126 r  point_1[3]_i_1/O
                         net (fo=4, routed)           1.048     4.174    p_0_in[3]
    SLICE_X111Y80        LUT6 (Prop_lut6_I3_O)        0.326     4.500 f  num2[2]_i_1/O
                         net (fo=4, routed)           0.602     5.102    num2[2]_i_1_n_0
    SLICE_X109Y80        LUT3 (Prop_lut3_I0_O)        0.153     5.255 r  num3[2]_i_3/O
                         net (fo=1, routed)           0.482     5.737    num3[2]_i_3_n_0
    SLICE_X110Y80        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.588     6.325 r  num3_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.325    num3_reg[2]_i_2_n_0
    SLICE_X110Y81        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.547 r  num3_reg[3]_i_2/O[0]
                         net (fo=4, routed)           0.886     7.433    num31[4]
    SLICE_X111Y81        LUT6 (Prop_lut6_I2_O)        0.299     7.732 r  num3[0]_i_1/O
                         net (fo=1, routed)           0.000     7.732    p_1_in[0]
    SLICE_X111Y81        FDRE                                         r  num3_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 point_1_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            num3_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.730ns  (logic 2.320ns (30.013%)  route 5.410ns (69.987%))
  Logic Levels:           8  (CARRY4=2 FDRE=1 LUT3=2 LUT5=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y82        FDRE                         0.000     0.000 r  point_1_reg[2]/C
    SLICE_X111Y82        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  point_1_reg[2]/Q
                         net (fo=6, routed)           1.286     1.742    point_1_reg[2]
    SLICE_X111Y81        LUT6 (Prop_lut6_I5_O)        0.124     1.866 r  point_1[6]_i_2/O
                         net (fo=7, routed)           1.108     2.974    point_1[6]_i_2_n_0
    SLICE_X109Y81        LUT3 (Prop_lut3_I2_O)        0.152     3.126 r  point_1[3]_i_1/O
                         net (fo=4, routed)           1.048     4.174    p_0_in[3]
    SLICE_X111Y80        LUT6 (Prop_lut6_I3_O)        0.326     4.500 f  num2[2]_i_1/O
                         net (fo=4, routed)           0.602     5.102    num2[2]_i_1_n_0
    SLICE_X109Y80        LUT3 (Prop_lut3_I0_O)        0.153     5.255 r  num3[2]_i_3/O
                         net (fo=1, routed)           0.482     5.737    num3[2]_i_3_n_0
    SLICE_X110Y80        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.588     6.325 r  num3_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.325    num3_reg[2]_i_2_n_0
    SLICE_X110Y81        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.547 r  num3_reg[3]_i_2/O[0]
                         net (fo=4, routed)           0.884     7.431    num31[4]
    SLICE_X111Y81        LUT5 (Prop_lut5_I2_O)        0.299     7.730 r  num3[1]_i_1/O
                         net (fo=1, routed)           0.000     7.730    p_1_in[1]
    SLICE_X111Y81        FDRE                                         r  num3_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 point_1_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            num3_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.520ns  (logic 2.320ns (30.851%)  route 5.200ns (69.149%))
  Logic Levels:           8  (CARRY4=2 FDRE=1 LUT3=3 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y82        FDRE                         0.000     0.000 r  point_1_reg[2]/C
    SLICE_X111Y82        FDRE (Prop_fdre_C_Q)         0.456     0.456 r  point_1_reg[2]/Q
                         net (fo=6, routed)           1.286     1.742    point_1_reg[2]
    SLICE_X111Y81        LUT6 (Prop_lut6_I5_O)        0.124     1.866 r  point_1[6]_i_2/O
                         net (fo=7, routed)           1.108     2.974    point_1[6]_i_2_n_0
    SLICE_X109Y81        LUT3 (Prop_lut3_I2_O)        0.152     3.126 r  point_1[3]_i_1/O
                         net (fo=4, routed)           1.048     4.174    p_0_in[3]
    SLICE_X111Y80        LUT6 (Prop_lut6_I3_O)        0.326     4.500 f  num2[2]_i_1/O
                         net (fo=4, routed)           0.602     5.102    num2[2]_i_1_n_0
    SLICE_X109Y80        LUT3 (Prop_lut3_I0_O)        0.153     5.255 r  num3[2]_i_3/O
                         net (fo=1, routed)           0.482     5.737    num3[2]_i_3_n_0
    SLICE_X110Y80        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.588     6.325 r  num3_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.325    num3_reg[2]_i_2_n_0
    SLICE_X110Y81        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.547 r  num3_reg[3]_i_2/O[0]
                         net (fo=4, routed)           0.674     7.221    num31[4]
    SLICE_X111Y81        LUT3 (Prop_lut3_I1_O)        0.299     7.520 r  num3[3]_i_1/O
                         net (fo=1, routed)           0.000     7.520    p_1_in[3]
    SLICE_X111Y81        FDRE                                         r  num3_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rand_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            num1_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.490ns  (logic 2.075ns (27.704%)  route 5.415ns (72.296%))
  Logic Levels:           8  (CARRY4=2 FDRE=1 LUT3=1 LUT4=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y79        FDRE                         0.000     0.000 r  rand_reg[2]/C
    SLICE_X108Y79        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  rand_reg[2]/Q
                         net (fo=13, routed)          1.439     1.957    rand[2]
    SLICE_X106Y82        LUT6 (Prop_lut6_I4_O)        0.124     2.081 r  point_2[6]_i_2/O
                         net (fo=7, routed)           0.702     2.782    point_2[6]_i_2_n_0
    SLICE_X106Y82        LUT6 (Prop_lut6_I4_O)        0.124     2.906 r  num0[3]_i_4/O
                         net (fo=3, routed)           0.815     3.721    num0[3]_i_4_n_0
    SLICE_X106Y81        LUT6 (Prop_lut6_I0_O)        0.124     3.845 f  num0[1]_i_1/O
                         net (fo=4, routed)           1.053     4.899    num0[1]_i_1_n_0
    SLICE_X109Y80        LUT3 (Prop_lut3_I0_O)        0.124     5.023 r  num1[2]_i_4/O
                         net (fo=1, routed)           0.568     5.591    num1[2]_i_4_n_0
    SLICE_X108Y80        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     5.995 r  num1_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.995    num1_reg[2]_i_2_n_0
    SLICE_X108Y81        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.318 r  num1_reg[3]_i_2/O[1]
                         net (fo=4, routed)           0.838     7.156    num11[5]
    SLICE_X107Y82        LUT4 (Prop_lut4_I2_O)        0.334     7.490 r  num1[2]_i_1/O
                         net (fo=1, routed)           0.000     7.490    num1[2]_i_1_n_0
    SLICE_X107Y82        FDRE                                         r  num1_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rand_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            num1_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.462ns  (logic 2.047ns (27.433%)  route 5.415ns (72.567%))
  Logic Levels:           8  (CARRY4=2 FDRE=1 LUT3=1 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y79        FDRE                         0.000     0.000 r  rand_reg[2]/C
    SLICE_X108Y79        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  rand_reg[2]/Q
                         net (fo=13, routed)          1.439     1.957    rand[2]
    SLICE_X106Y82        LUT6 (Prop_lut6_I4_O)        0.124     2.081 r  point_2[6]_i_2/O
                         net (fo=7, routed)           0.702     2.782    point_2[6]_i_2_n_0
    SLICE_X106Y82        LUT6 (Prop_lut6_I4_O)        0.124     2.906 r  num0[3]_i_4/O
                         net (fo=3, routed)           0.815     3.721    num0[3]_i_4_n_0
    SLICE_X106Y81        LUT6 (Prop_lut6_I0_O)        0.124     3.845 f  num0[1]_i_1/O
                         net (fo=4, routed)           1.053     4.899    num0[1]_i_1_n_0
    SLICE_X109Y80        LUT3 (Prop_lut3_I0_O)        0.124     5.023 r  num1[2]_i_4/O
                         net (fo=1, routed)           0.568     5.591    num1[2]_i_4_n_0
    SLICE_X108Y80        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     5.995 r  num1_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.995    num1_reg[2]_i_2_n_0
    SLICE_X108Y81        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.318 r  num1_reg[3]_i_2/O[1]
                         net (fo=4, routed)           0.838     7.156    num11[5]
    SLICE_X107Y82        LUT5 (Prop_lut5_I1_O)        0.306     7.462 r  num1[1]_i_1/O
                         net (fo=1, routed)           0.000     7.462    num1[1]_i_1_n_0
    SLICE_X107Y82        FDRE                                         r  num1_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rand_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            num1_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.337ns  (logic 1.932ns (26.331%)  route 5.405ns (73.669%))
  Logic Levels:           8  (CARRY4=2 FDRE=1 LUT3=2 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y79        FDRE                         0.000     0.000 r  rand_reg[2]/C
    SLICE_X108Y79        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  rand_reg[2]/Q
                         net (fo=13, routed)          1.439     1.957    rand[2]
    SLICE_X106Y82        LUT6 (Prop_lut6_I4_O)        0.124     2.081 r  point_2[6]_i_2/O
                         net (fo=7, routed)           0.702     2.782    point_2[6]_i_2_n_0
    SLICE_X106Y82        LUT6 (Prop_lut6_I4_O)        0.124     2.906 r  num0[3]_i_4/O
                         net (fo=3, routed)           0.815     3.721    num0[3]_i_4_n_0
    SLICE_X106Y81        LUT6 (Prop_lut6_I0_O)        0.124     3.845 f  num0[1]_i_1/O
                         net (fo=4, routed)           1.053     4.899    num0[1]_i_1_n_0
    SLICE_X109Y80        LUT3 (Prop_lut3_I0_O)        0.124     5.023 r  num1[2]_i_4/O
                         net (fo=1, routed)           0.568     5.591    num1[2]_i_4_n_0
    SLICE_X108Y80        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     5.995 r  num1_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.995    num1_reg[2]_i_2_n_0
    SLICE_X108Y81        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.214 r  num1_reg[3]_i_2/O[0]
                         net (fo=4, routed)           0.828     7.042    num11[4]
    SLICE_X107Y82        LUT3 (Prop_lut3_I1_O)        0.295     7.337 r  num1[3]_i_1/O
                         net (fo=1, routed)           0.000     7.337    num1[3]_i_1_n_0
    SLICE_X107Y82        FDRE                                         r  num1_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rand_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            num1_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.336ns  (logic 1.932ns (26.335%)  route 5.404ns (73.665%))
  Logic Levels:           8  (CARRY4=2 FDRE=1 LUT3=1 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y79        FDRE                         0.000     0.000 r  rand_reg[2]/C
    SLICE_X108Y79        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  rand_reg[2]/Q
                         net (fo=13, routed)          1.439     1.957    rand[2]
    SLICE_X106Y82        LUT6 (Prop_lut6_I4_O)        0.124     2.081 r  point_2[6]_i_2/O
                         net (fo=7, routed)           0.702     2.782    point_2[6]_i_2_n_0
    SLICE_X106Y82        LUT6 (Prop_lut6_I4_O)        0.124     2.906 r  num0[3]_i_4/O
                         net (fo=3, routed)           0.815     3.721    num0[3]_i_4_n_0
    SLICE_X106Y81        LUT6 (Prop_lut6_I0_O)        0.124     3.845 f  num0[1]_i_1/O
                         net (fo=4, routed)           1.053     4.899    num0[1]_i_1_n_0
    SLICE_X109Y80        LUT3 (Prop_lut3_I0_O)        0.124     5.023 r  num1[2]_i_4/O
                         net (fo=1, routed)           0.568     5.591    num1[2]_i_4_n_0
    SLICE_X108Y80        CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     5.995 r  num1_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.000     5.995    num1_reg[2]_i_2_n_0
    SLICE_X108Y81        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.214 r  num1_reg[3]_i_2/O[0]
                         net (fo=4, routed)           0.827     7.041    num11[4]
    SLICE_X107Y82        LUT6 (Prop_lut6_I2_O)        0.295     7.336 r  num1[0]_i_1/O
                         net (fo=1, routed)           0.000     7.336    num1[0]_i_1_n_0
    SLICE_X107Y82        FDRE                                         r  num1_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ar_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ar[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.762ns  (logic 4.076ns (60.277%)  route 2.686ns (39.723%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y82        FDRE                         0.000     0.000 r  ar_reg[9]/C
    SLICE_X108Y82        FDRE (Prop_fdre_C_Q)         0.518     0.518 r  ar_reg[9]/Q
                         net (fo=1, routed)           2.686     3.204    ar_OBUF[9]
    V18                  OBUF (Prop_obuf_I_O)         3.558     6.762 r  ar_OBUF[9]_inst/O
                         net (fo=0)                   0.000     6.762    ar[9]
    V18                                                               r  ar[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ar_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ar[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.734ns  (logic 4.216ns (62.610%)  route 2.518ns (37.390%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y82        FDRE                         0.000     0.000 r  ar_reg[8]/C
    SLICE_X112Y82        FDRE (Prop_fdre_C_Q)         0.478     0.478 r  ar_reg[8]/Q
                         net (fo=1, routed)           2.518     2.996    ar_OBUF[8]
    V17                  OBUF (Prop_obuf_I_O)         3.738     6.734 r  ar_OBUF[8]_inst/O
                         net (fo=0)                   0.000     6.734    ar[8]
    V17                                                               r  ar[8] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FSM_sequential_cou_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ar_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.296ns  (logic 0.128ns (43.196%)  route 0.168ns (56.804%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y84        FDRE                         0.000     0.000 r  FSM_sequential_cou_reg[1]/C
    SLICE_X111Y84        FDRE (Prop_fdre_C_Q)         0.128     0.128 r  FSM_sequential_cou_reg[1]/Q
                         net (fo=22, routed)          0.168     0.296    cou[1]
    SLICE_X110Y84        FDSE                                         r  ar_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 point_1_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            point_1_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.319ns  (logic 0.186ns (58.367%)  route 0.133ns (41.633%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y82        FDRE                         0.000     0.000 r  point_1_reg[3]/C
    SLICE_X110Y82        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  point_1_reg[3]/Q
                         net (fo=11, routed)          0.133     0.274    point_1_reg[3]
    SLICE_X112Y81        LUT6 (Prop_lut6_I1_O)        0.045     0.319 r  point_1[6]_i_1/O
                         net (fo=1, routed)           0.000     0.319    p_0_in[6]
    SLICE_X112Y81        FDRE                                         r  point_1_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rand_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rand_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.186ns (50.492%)  route 0.182ns (49.508%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y82        FDRE                         0.000     0.000 r  rand_reg[1]/C
    SLICE_X109Y82        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  rand_reg[1]/Q
                         net (fo=15, routed)          0.182     0.323    rand[1]
    SLICE_X109Y82        LUT4 (Prop_lut4_I0_O)        0.045     0.368 r  rand[1]_i_1/O
                         net (fo=1, routed)           0.000     0.368    rand[1]_i_1_n_0
    SLICE_X109Y82        FDRE                                         r  rand_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 num1_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ar_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.385ns  (logic 0.259ns (67.251%)  route 0.126ns (32.749%))
  Logic Levels:           3  (FDRE=1 LUT6=1 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y82        FDRE                         0.000     0.000 r  num1_reg[1]/C
    SLICE_X107Y82        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  num1_reg[1]/Q
                         net (fo=8, routed)           0.126     0.267    num1[1]
    SLICE_X108Y82        LUT6 (Prop_lut6_I1_O)        0.045     0.312 r  ar[9]_i_2/O
                         net (fo=1, routed)           0.000     0.312    ar[9]_i_2_n_0
    SLICE_X108Y82        MUXF7 (Prop_muxf7_I0_O)      0.073     0.385 r  ar_reg[9]_i_1/O
                         net (fo=1, routed)           0.000     0.385    ar_reg[9]_i_1_n_0
    SLICE_X108Y82        FDRE                                         r  ar_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 point_2_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            point_2_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.386ns  (logic 0.183ns (47.461%)  route 0.203ns (52.539%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y81        FDRE                         0.000     0.000 r  point_2_reg[4]/C
    SLICE_X107Y81        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  point_2_reg[4]/Q
                         net (fo=10, routed)          0.203     0.344    point_2_reg[4]
    SLICE_X107Y81        LUT5 (Prop_lut5_I0_O)        0.042     0.386 r  point_2[5]_i_1/O
                         net (fo=1, routed)           0.000     0.386    p_0_in__0[5]
    SLICE_X107Y81        FDRE                                         r  point_2_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 point_2_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            point_2_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.389ns  (logic 0.186ns (47.866%)  route 0.203ns (52.134%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y81        FDRE                         0.000     0.000 r  point_2_reg[4]/C
    SLICE_X107Y81        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  point_2_reg[4]/Q
                         net (fo=10, routed)          0.203     0.344    point_2_reg[4]
    SLICE_X107Y81        LUT4 (Prop_lut4_I3_O)        0.045     0.389 r  point_2[4]_i_1/O
                         net (fo=1, routed)           0.000     0.389    p_0_in__0[4]
    SLICE_X107Y81        FDRE                                         r  point_2_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_cou_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ar_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.389ns  (logic 0.231ns (59.395%)  route 0.158ns (40.605%))
  Logic Levels:           2  (FDRE=1 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y84        FDRE                         0.000     0.000 r  FSM_sequential_cou_reg[0]/C
    SLICE_X111Y84        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  FSM_sequential_cou_reg[0]/Q
                         net (fo=15, routed)          0.158     0.299    cou[0]
    SLICE_X112Y83        MUXF7 (Prop_muxf7_S_O)       0.090     0.389 r  ar_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     0.389    ar_reg[3]_i_1_n_0
    SLICE_X112Y83        FDRE                                         r  ar_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 point_2_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            point_2_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.391ns  (logic 0.186ns (47.621%)  route 0.205ns (52.379%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y81        FDRE                         0.000     0.000 r  point_2_reg[4]/C
    SLICE_X107Y81        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  point_2_reg[4]/Q
                         net (fo=10, routed)          0.205     0.346    point_2_reg[4]
    SLICE_X107Y81        LUT6 (Prop_lut6_I4_O)        0.045     0.391 r  point_2[6]_i_1/O
                         net (fo=1, routed)           0.000     0.391    p_0_in__0[6]
    SLICE_X107Y81        FDRE                                         r  point_2_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 point_1_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            point_1_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.394ns  (logic 0.186ns (47.266%)  route 0.208ns (52.734%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X109Y80        FDRE                         0.000     0.000 r  point_1_reg[1]/C
    SLICE_X109Y80        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  point_1_reg[1]/Q
                         net (fo=7, routed)           0.208     0.349    point_1_reg[1]
    SLICE_X109Y80        LUT4 (Prop_lut4_I3_O)        0.045     0.394 r  point_1[1]_i_1/O
                         net (fo=4, routed)           0.000     0.394    p_0_in[1]
    SLICE_X109Y80        FDRE                                         r  point_1_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rand_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            rand_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.394ns  (logic 0.207ns (52.480%)  route 0.187ns (47.520%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y79        FDRE                         0.000     0.000 r  rand_reg[2]/C
    SLICE_X108Y79        FDRE (Prop_fdre_C_Q)         0.164     0.164 r  rand_reg[2]/Q
                         net (fo=13, routed)          0.187     0.351    rand[2]
    SLICE_X108Y79        LUT4 (Prop_lut4_I2_O)        0.043     0.394 r  rand[3]_i_1/O
                         net (fo=1, routed)           0.000     0.394    rand[3]_i_1_n_0
    SLICE_X108Y79        FDRE                                         r  rand_reg[3]/D
  -------------------------------------------------------------------    -------------------





