Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (lin64) Build 3247384 Thu Jun 10 19:36:07 MDT 2021
| Date         : Mon Aug 21 14:44:41 2023
| Host         : gaphs24.portoalegre.pucrsnet.br running 64-bit Rocky Linux release 8.8 (Green Obsidian)
| Command      : report_drc -file accelerator_drc_opted.rpt -pb accelerator_drc_opted.pb -rpx accelerator_drc_opted.rpx
| Design       : accelerator
| Device       : xc7a100tcsg324-1
| Speed File   : -1
| Design State : Synthesized
------------------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max violations: <unlimited>
             Violations found: 129
+-------------+----------+-------------------------------------------------------------+------------+
| Rule        | Severity | Description                                                 | Violations |
+-------------+----------+-------------------------------------------------------------+------------+
| CFGBVS-1    | Warning  | Missing CFGBVS and CONFIG_VOLTAGE Design Properties         | 1          |
| CHECK-3     | Warning  | Report rule limit reached                                   | 1          |
| DPIP-1      | Warning  | Input pipelining                                            | 72         |
| DPOP-2      | Warning  | MREG Output pipelining                                      | 27         |
| PLHOLDVIO-2 | Warning  | Non-Optimal connections which could lead to hold violations | 8          |
| REQP-1839   | Warning  | RAMB36 async control check                                  | 20         |
+-------------+----------+-------------------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
CFGBVS-1#1 Warning
Missing CFGBVS and CONFIG_VOLTAGE Design Properties  
Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
Related violations: <none>

CHECK-3#1 Warning
Report rule limit reached  
REQP-1839 rule limit reached: 20 violations have been found.
Related violations: <none>

DPIP-1#1 Warning
Input pipelining  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols0[0].mac0/plusOp input CNN/gen_core[1].core/GEN_CONV.CONV/cols0[0].mac0/plusOp/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2 Warning
Input pipelining  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols0[0].mac0/plusOp input CNN/gen_core[1].core/GEN_CONV.CONV/cols0[0].mac0/plusOp/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#3 Warning
Input pipelining  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols0[1].mac0/plusOp input CNN/gen_core[1].core/GEN_CONV.CONV/cols0[1].mac0/plusOp/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#4 Warning
Input pipelining  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols0[1].mac0/plusOp input CNN/gen_core[1].core/GEN_CONV.CONV/cols0[1].mac0/plusOp/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#5 Warning
Input pipelining  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols0[2].mac0/plusOp input CNN/gen_core[1].core/GEN_CONV.CONV/cols0[2].mac0/plusOp/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#6 Warning
Input pipelining  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols0[2].mac0/plusOp input CNN/gen_core[1].core/GEN_CONV.CONV/cols0[2].mac0/plusOp/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#7 Warning
Input pipelining  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols12[1].rows[0].mac12/plusOp input CNN/gen_core[1].core/GEN_CONV.CONV/cols12[1].rows[0].mac12/plusOp/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#8 Warning
Input pipelining  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols12[1].rows[0].mac12/plusOp input CNN/gen_core[1].core/GEN_CONV.CONV/cols12[1].rows[0].mac12/plusOp/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#9 Warning
Input pipelining  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols12[1].rows[0].mac12/plusOp input CNN/gen_core[1].core/GEN_CONV.CONV/cols12[1].rows[0].mac12/plusOp/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#10 Warning
Input pipelining  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols12[1].rows[1].mac12/plusOp input CNN/gen_core[1].core/GEN_CONV.CONV/cols12[1].rows[1].mac12/plusOp/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#11 Warning
Input pipelining  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols12[1].rows[1].mac12/plusOp input CNN/gen_core[1].core/GEN_CONV.CONV/cols12[1].rows[1].mac12/plusOp/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#12 Warning
Input pipelining  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols12[1].rows[1].mac12/plusOp input CNN/gen_core[1].core/GEN_CONV.CONV/cols12[1].rows[1].mac12/plusOp/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#13 Warning
Input pipelining  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols12[1].rows[2].mac12/plusOp input CNN/gen_core[1].core/GEN_CONV.CONV/cols12[1].rows[2].mac12/plusOp/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#14 Warning
Input pipelining  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols12[1].rows[2].mac12/plusOp input CNN/gen_core[1].core/GEN_CONV.CONV/cols12[1].rows[2].mac12/plusOp/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#15 Warning
Input pipelining  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols12[1].rows[2].mac12/plusOp input CNN/gen_core[1].core/GEN_CONV.CONV/cols12[1].rows[2].mac12/plusOp/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#16 Warning
Input pipelining  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols12[2].rows[0].mac12/plusOp input CNN/gen_core[1].core/GEN_CONV.CONV/cols12[2].rows[0].mac12/plusOp/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#17 Warning
Input pipelining  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols12[2].rows[0].mac12/plusOp input CNN/gen_core[1].core/GEN_CONV.CONV/cols12[2].rows[0].mac12/plusOp/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#18 Warning
Input pipelining  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols12[2].rows[0].mac12/plusOp input CNN/gen_core[1].core/GEN_CONV.CONV/cols12[2].rows[0].mac12/plusOp/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#19 Warning
Input pipelining  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols12[2].rows[1].mac12/plusOp__0 input CNN/gen_core[1].core/GEN_CONV.CONV/cols12[2].rows[1].mac12/plusOp__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#20 Warning
Input pipelining  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols12[2].rows[1].mac12/plusOp__0 input CNN/gen_core[1].core/GEN_CONV.CONV/cols12[2].rows[1].mac12/plusOp__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#21 Warning
Input pipelining  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols12[2].rows[1].mac12/plusOp__0 input CNN/gen_core[1].core/GEN_CONV.CONV/cols12[2].rows[1].mac12/plusOp__0/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#22 Warning
Input pipelining  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols12[2].rows[2].mac12/plusOp__0 input CNN/gen_core[1].core/GEN_CONV.CONV/cols12[2].rows[2].mac12/plusOp__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#23 Warning
Input pipelining  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols12[2].rows[2].mac12/plusOp__0 input CNN/gen_core[1].core/GEN_CONV.CONV/cols12[2].rows[2].mac12/plusOp__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#24 Warning
Input pipelining  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols12[2].rows[2].mac12/plusOp__0 input CNN/gen_core[1].core/GEN_CONV.CONV/cols12[2].rows[2].mac12/plusOp__0/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#25 Warning
Input pipelining  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols0[0].mac0/plusOp input CNN/gen_core[2].core/GEN_CONV.CONV/cols0[0].mac0/plusOp/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#26 Warning
Input pipelining  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols0[0].mac0/plusOp input CNN/gen_core[2].core/GEN_CONV.CONV/cols0[0].mac0/plusOp/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#27 Warning
Input pipelining  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols0[1].mac0/plusOp input CNN/gen_core[2].core/GEN_CONV.CONV/cols0[1].mac0/plusOp/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#28 Warning
Input pipelining  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols0[1].mac0/plusOp input CNN/gen_core[2].core/GEN_CONV.CONV/cols0[1].mac0/plusOp/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#29 Warning
Input pipelining  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols0[2].mac0/plusOp input CNN/gen_core[2].core/GEN_CONV.CONV/cols0[2].mac0/plusOp/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#30 Warning
Input pipelining  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols0[2].mac0/plusOp input CNN/gen_core[2].core/GEN_CONV.CONV/cols0[2].mac0/plusOp/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#31 Warning
Input pipelining  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols12[1].rows[0].mac12/plusOp input CNN/gen_core[2].core/GEN_CONV.CONV/cols12[1].rows[0].mac12/plusOp/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#32 Warning
Input pipelining  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols12[1].rows[0].mac12/plusOp input CNN/gen_core[2].core/GEN_CONV.CONV/cols12[1].rows[0].mac12/plusOp/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#33 Warning
Input pipelining  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols12[1].rows[0].mac12/plusOp input CNN/gen_core[2].core/GEN_CONV.CONV/cols12[1].rows[0].mac12/plusOp/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#34 Warning
Input pipelining  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols12[1].rows[1].mac12/plusOp input CNN/gen_core[2].core/GEN_CONV.CONV/cols12[1].rows[1].mac12/plusOp/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#35 Warning
Input pipelining  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols12[1].rows[1].mac12/plusOp input CNN/gen_core[2].core/GEN_CONV.CONV/cols12[1].rows[1].mac12/plusOp/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#36 Warning
Input pipelining  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols12[1].rows[1].mac12/plusOp input CNN/gen_core[2].core/GEN_CONV.CONV/cols12[1].rows[1].mac12/plusOp/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#37 Warning
Input pipelining  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols12[1].rows[2].mac12/plusOp input CNN/gen_core[2].core/GEN_CONV.CONV/cols12[1].rows[2].mac12/plusOp/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#38 Warning
Input pipelining  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols12[1].rows[2].mac12/plusOp input CNN/gen_core[2].core/GEN_CONV.CONV/cols12[1].rows[2].mac12/plusOp/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#39 Warning
Input pipelining  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols12[1].rows[2].mac12/plusOp input CNN/gen_core[2].core/GEN_CONV.CONV/cols12[1].rows[2].mac12/plusOp/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#40 Warning
Input pipelining  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols12[2].rows[0].mac12/plusOp input CNN/gen_core[2].core/GEN_CONV.CONV/cols12[2].rows[0].mac12/plusOp/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#41 Warning
Input pipelining  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols12[2].rows[0].mac12/plusOp input CNN/gen_core[2].core/GEN_CONV.CONV/cols12[2].rows[0].mac12/plusOp/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#42 Warning
Input pipelining  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols12[2].rows[0].mac12/plusOp input CNN/gen_core[2].core/GEN_CONV.CONV/cols12[2].rows[0].mac12/plusOp/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#43 Warning
Input pipelining  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols12[2].rows[1].mac12/plusOp__0 input CNN/gen_core[2].core/GEN_CONV.CONV/cols12[2].rows[1].mac12/plusOp__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#44 Warning
Input pipelining  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols12[2].rows[1].mac12/plusOp__0 input CNN/gen_core[2].core/GEN_CONV.CONV/cols12[2].rows[1].mac12/plusOp__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#45 Warning
Input pipelining  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols12[2].rows[1].mac12/plusOp__0 input CNN/gen_core[2].core/GEN_CONV.CONV/cols12[2].rows[1].mac12/plusOp__0/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#46 Warning
Input pipelining  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols12[2].rows[2].mac12/plusOp__0 input CNN/gen_core[2].core/GEN_CONV.CONV/cols12[2].rows[2].mac12/plusOp__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#47 Warning
Input pipelining  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols12[2].rows[2].mac12/plusOp__0 input CNN/gen_core[2].core/GEN_CONV.CONV/cols12[2].rows[2].mac12/plusOp__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#48 Warning
Input pipelining  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols12[2].rows[2].mac12/plusOp__0 input CNN/gen_core[2].core/GEN_CONV.CONV/cols12[2].rows[2].mac12/plusOp__0/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#49 Warning
Input pipelining  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols0[0].mac0/plusOp input CNN/gen_core[3].core/GEN_CONV.CONV/cols0[0].mac0/plusOp/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#50 Warning
Input pipelining  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols0[0].mac0/plusOp input CNN/gen_core[3].core/GEN_CONV.CONV/cols0[0].mac0/plusOp/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#51 Warning
Input pipelining  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols0[1].mac0/plusOp input CNN/gen_core[3].core/GEN_CONV.CONV/cols0[1].mac0/plusOp/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#52 Warning
Input pipelining  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols0[1].mac0/plusOp input CNN/gen_core[3].core/GEN_CONV.CONV/cols0[1].mac0/plusOp/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#53 Warning
Input pipelining  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols0[2].mac0/plusOp input CNN/gen_core[3].core/GEN_CONV.CONV/cols0[2].mac0/plusOp/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#54 Warning
Input pipelining  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols0[2].mac0/plusOp input CNN/gen_core[3].core/GEN_CONV.CONV/cols0[2].mac0/plusOp/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#55 Warning
Input pipelining  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols12[1].rows[0].mac12/plusOp input CNN/gen_core[3].core/GEN_CONV.CONV/cols12[1].rows[0].mac12/plusOp/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#56 Warning
Input pipelining  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols12[1].rows[0].mac12/plusOp input CNN/gen_core[3].core/GEN_CONV.CONV/cols12[1].rows[0].mac12/plusOp/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#57 Warning
Input pipelining  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols12[1].rows[0].mac12/plusOp input CNN/gen_core[3].core/GEN_CONV.CONV/cols12[1].rows[0].mac12/plusOp/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#58 Warning
Input pipelining  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols12[1].rows[1].mac12/plusOp input CNN/gen_core[3].core/GEN_CONV.CONV/cols12[1].rows[1].mac12/plusOp/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#59 Warning
Input pipelining  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols12[1].rows[1].mac12/plusOp input CNN/gen_core[3].core/GEN_CONV.CONV/cols12[1].rows[1].mac12/plusOp/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#60 Warning
Input pipelining  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols12[1].rows[1].mac12/plusOp input CNN/gen_core[3].core/GEN_CONV.CONV/cols12[1].rows[1].mac12/plusOp/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#61 Warning
Input pipelining  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols12[1].rows[2].mac12/plusOp input CNN/gen_core[3].core/GEN_CONV.CONV/cols12[1].rows[2].mac12/plusOp/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#62 Warning
Input pipelining  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols12[1].rows[2].mac12/plusOp input CNN/gen_core[3].core/GEN_CONV.CONV/cols12[1].rows[2].mac12/plusOp/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#63 Warning
Input pipelining  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols12[1].rows[2].mac12/plusOp input CNN/gen_core[3].core/GEN_CONV.CONV/cols12[1].rows[2].mac12/plusOp/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#64 Warning
Input pipelining  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols12[2].rows[0].mac12/plusOp input CNN/gen_core[3].core/GEN_CONV.CONV/cols12[2].rows[0].mac12/plusOp/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#65 Warning
Input pipelining  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols12[2].rows[0].mac12/plusOp input CNN/gen_core[3].core/GEN_CONV.CONV/cols12[2].rows[0].mac12/plusOp/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#66 Warning
Input pipelining  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols12[2].rows[0].mac12/plusOp input CNN/gen_core[3].core/GEN_CONV.CONV/cols12[2].rows[0].mac12/plusOp/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#67 Warning
Input pipelining  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols12[2].rows[1].mac12/plusOp__0 input CNN/gen_core[3].core/GEN_CONV.CONV/cols12[2].rows[1].mac12/plusOp__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#68 Warning
Input pipelining  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols12[2].rows[1].mac12/plusOp__0 input CNN/gen_core[3].core/GEN_CONV.CONV/cols12[2].rows[1].mac12/plusOp__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#69 Warning
Input pipelining  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols12[2].rows[1].mac12/plusOp__0 input CNN/gen_core[3].core/GEN_CONV.CONV/cols12[2].rows[1].mac12/plusOp__0/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#70 Warning
Input pipelining  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols12[2].rows[2].mac12/plusOp__0 input CNN/gen_core[3].core/GEN_CONV.CONV/cols12[2].rows[2].mac12/plusOp__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#71 Warning
Input pipelining  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols12[2].rows[2].mac12/plusOp__0 input CNN/gen_core[3].core/GEN_CONV.CONV/cols12[2].rows[2].mac12/plusOp__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#72 Warning
Input pipelining  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols12[2].rows[2].mac12/plusOp__0 input CNN/gen_core[3].core/GEN_CONV.CONV/cols12[2].rows[2].mac12/plusOp__0/C[47:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPOP-2#1 Warning
MREG Output pipelining  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols0[0].mac0/plusOp multiplier stage CNN/gen_core[1].core/GEN_CONV.CONV/cols0[0].mac0/plusOp/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#2 Warning
MREG Output pipelining  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols0[1].mac0/plusOp multiplier stage CNN/gen_core[1].core/GEN_CONV.CONV/cols0[1].mac0/plusOp/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#3 Warning
MREG Output pipelining  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols0[2].mac0/plusOp multiplier stage CNN/gen_core[1].core/GEN_CONV.CONV/cols0[2].mac0/plusOp/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#4 Warning
MREG Output pipelining  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols12[1].rows[0].mac12/plusOp multiplier stage CNN/gen_core[1].core/GEN_CONV.CONV/cols12[1].rows[0].mac12/plusOp/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#5 Warning
MREG Output pipelining  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols12[1].rows[1].mac12/plusOp multiplier stage CNN/gen_core[1].core/GEN_CONV.CONV/cols12[1].rows[1].mac12/plusOp/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#6 Warning
MREG Output pipelining  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols12[1].rows[2].mac12/plusOp multiplier stage CNN/gen_core[1].core/GEN_CONV.CONV/cols12[1].rows[2].mac12/plusOp/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#7 Warning
MREG Output pipelining  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols12[2].rows[0].mac12/plusOp multiplier stage CNN/gen_core[1].core/GEN_CONV.CONV/cols12[2].rows[0].mac12/plusOp/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#8 Warning
MREG Output pipelining  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols12[2].rows[1].mac12/plusOp__0 multiplier stage CNN/gen_core[1].core/GEN_CONV.CONV/cols12[2].rows[1].mac12/plusOp__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#9 Warning
MREG Output pipelining  
DSP CNN/gen_core[1].core/GEN_CONV.CONV/cols12[2].rows[2].mac12/plusOp__0 multiplier stage CNN/gen_core[1].core/GEN_CONV.CONV/cols12[2].rows[2].mac12/plusOp__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#10 Warning
MREG Output pipelining  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols0[0].mac0/plusOp multiplier stage CNN/gen_core[2].core/GEN_CONV.CONV/cols0[0].mac0/plusOp/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#11 Warning
MREG Output pipelining  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols0[1].mac0/plusOp multiplier stage CNN/gen_core[2].core/GEN_CONV.CONV/cols0[1].mac0/plusOp/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#12 Warning
MREG Output pipelining  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols0[2].mac0/plusOp multiplier stage CNN/gen_core[2].core/GEN_CONV.CONV/cols0[2].mac0/plusOp/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#13 Warning
MREG Output pipelining  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols12[1].rows[0].mac12/plusOp multiplier stage CNN/gen_core[2].core/GEN_CONV.CONV/cols12[1].rows[0].mac12/plusOp/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#14 Warning
MREG Output pipelining  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols12[1].rows[1].mac12/plusOp multiplier stage CNN/gen_core[2].core/GEN_CONV.CONV/cols12[1].rows[1].mac12/plusOp/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#15 Warning
MREG Output pipelining  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols12[1].rows[2].mac12/plusOp multiplier stage CNN/gen_core[2].core/GEN_CONV.CONV/cols12[1].rows[2].mac12/plusOp/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#16 Warning
MREG Output pipelining  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols12[2].rows[0].mac12/plusOp multiplier stage CNN/gen_core[2].core/GEN_CONV.CONV/cols12[2].rows[0].mac12/plusOp/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#17 Warning
MREG Output pipelining  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols12[2].rows[1].mac12/plusOp__0 multiplier stage CNN/gen_core[2].core/GEN_CONV.CONV/cols12[2].rows[1].mac12/plusOp__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#18 Warning
MREG Output pipelining  
DSP CNN/gen_core[2].core/GEN_CONV.CONV/cols12[2].rows[2].mac12/plusOp__0 multiplier stage CNN/gen_core[2].core/GEN_CONV.CONV/cols12[2].rows[2].mac12/plusOp__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#19 Warning
MREG Output pipelining  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols0[0].mac0/plusOp multiplier stage CNN/gen_core[3].core/GEN_CONV.CONV/cols0[0].mac0/plusOp/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#20 Warning
MREG Output pipelining  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols0[1].mac0/plusOp multiplier stage CNN/gen_core[3].core/GEN_CONV.CONV/cols0[1].mac0/plusOp/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#21 Warning
MREG Output pipelining  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols0[2].mac0/plusOp multiplier stage CNN/gen_core[3].core/GEN_CONV.CONV/cols0[2].mac0/plusOp/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#22 Warning
MREG Output pipelining  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols12[1].rows[0].mac12/plusOp multiplier stage CNN/gen_core[3].core/GEN_CONV.CONV/cols12[1].rows[0].mac12/plusOp/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#23 Warning
MREG Output pipelining  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols12[1].rows[1].mac12/plusOp multiplier stage CNN/gen_core[3].core/GEN_CONV.CONV/cols12[1].rows[1].mac12/plusOp/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#24 Warning
MREG Output pipelining  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols12[1].rows[2].mac12/plusOp multiplier stage CNN/gen_core[3].core/GEN_CONV.CONV/cols12[1].rows[2].mac12/plusOp/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#25 Warning
MREG Output pipelining  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols12[2].rows[0].mac12/plusOp multiplier stage CNN/gen_core[3].core/GEN_CONV.CONV/cols12[2].rows[0].mac12/plusOp/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#26 Warning
MREG Output pipelining  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols12[2].rows[1].mac12/plusOp__0 multiplier stage CNN/gen_core[3].core/GEN_CONV.CONV/cols12[2].rows[1].mac12/plusOp__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#27 Warning
MREG Output pipelining  
DSP CNN/gen_core[3].core/GEN_CONV.CONV/cols12[2].rows[2].mac12/plusOp__0 multiplier stage CNN/gen_core[3].core/GEN_CONV.CONV/cols12[2].rows[2].mac12/plusOp__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

PLHOLDVIO-2#1 Warning
Non-Optimal connections which could lead to hold violations  
A LUT CNN/OFMAP/LOOP_MEM[0].BRAM_SINGLE_INST_i_1 is driving clock pin of 2 cells. This could lead to large hold time violations. Involved cells are:
CNN/OFMAP/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1
CNN/OFMAP/LOOP_MEM[1].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1
Related violations: <none>

PLHOLDVIO-2#2 Warning
Non-Optimal connections which could lead to hold violations  
A LUT CNN/gen_core[1].core/GEN_IWGHT.IWGHT/LOOP_MEM[0].BRAM_SINGLE_INST_i_1 is driving clock pin of 1 cells. This could lead to large hold time violations. Involved cells are:
CNN/gen_core[1].core/GEN_IWGHT.IWGHT/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_IWGHT_LAYER0_INSTANCE0.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1
Related violations: <none>

PLHOLDVIO-2#3 Warning
Non-Optimal connections which could lead to hold violations  
A LUT CNN/gen_core[1].core/IFMAP/LOOP_MEM[0].BRAM_SINGLE_INST_i_1 is driving clock pin of 6 cells. This could lead to large hold time violations. Involved cells are:
CNN/gen_core[1].core/IFMAP/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1,
CNN/gen_core[1].core/IFMAP/LOOP_MEM[1].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1,
CNN/gen_core[1].core/IFMAP/LOOP_MEM[2].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1,
CNN/gen_core[1].core/IFMAP/LOOP_MEM[3].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1,
CNN/gen_core[1].core/IFMAP/LOOP_MEM[4].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1
CNN/gen_core[1].core/IFMAP/LOOP_MEM[5].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1
Related violations: <none>

PLHOLDVIO-2#4 Warning
Non-Optimal connections which could lead to hold violations  
A LUT CNN/gen_core[2].core/GEN_IWGHT.IWGHT/LOOP_MEM[0].BRAM_SINGLE_INST_i_1 is driving clock pin of 10 cells. This could lead to large hold time violations. Involved cells are:
CNN/gen_core[2].core/GEN_IWGHT.IWGHT/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_IWGHT_LAYER1_INSTANCE0.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1,
CNN/gen_core[2].core/GEN_IWGHT.IWGHT/LOOP_MEM[1].BRAM_SINGLE_INST/MEM_IWGHT_LAYER1_INSTANCE1.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1,
CNN/gen_core[2].core/GEN_IWGHT.IWGHT/LOOP_MEM[2].BRAM_SINGLE_INST/MEM_IWGHT_LAYER1_INSTANCE2.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1,
CNN/gen_core[2].core/GEN_IWGHT.IWGHT/LOOP_MEM[3].BRAM_SINGLE_INST/MEM_IWGHT_LAYER1_INSTANCE3.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1,
CNN/gen_core[2].core/GEN_IWGHT.IWGHT/LOOP_MEM[4].BRAM_SINGLE_INST/MEM_IWGHT_LAYER1_INSTANCE4.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1,
CNN/gen_core[2].core/GEN_IWGHT.IWGHT/LOOP_MEM[5].BRAM_SINGLE_INST/MEM_IWGHT_LAYER1_INSTANCE5.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1,
CNN/gen_core[2].core/GEN_IWGHT.IWGHT/LOOP_MEM[6].BRAM_SINGLE_INST/MEM_IWGHT_LAYER1_INSTANCE6.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1,
CNN/gen_core[2].core/GEN_IWGHT.IWGHT/LOOP_MEM[7].BRAM_SINGLE_INST/MEM_IWGHT_LAYER1_INSTANCE7.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1,
CNN/gen_core[2].core/GEN_IWGHT.IWGHT/LOOP_MEM[8].BRAM_SINGLE_INST/MEM_IWGHT_LAYER1_INSTANCE8.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1
CNN/gen_core[2].core/GEN_IWGHT.IWGHT/LOOP_MEM[9].BRAM_SINGLE_INST/MEM_IWGHT_LAYER1_INSTANCE9.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1
Related violations: <none>

PLHOLDVIO-2#5 Warning
Non-Optimal connections which could lead to hold violations  
A LUT CNN/gen_core[2].core/IFMAP/LOOP_MEM[0].BRAM_SINGLE_INST_i_1 is driving clock pin of 8 cells. This could lead to large hold time violations. Involved cells are:
CNN/gen_core[2].core/IFMAP/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1,
CNN/gen_core[2].core/IFMAP/LOOP_MEM[1].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1,
CNN/gen_core[2].core/IFMAP/LOOP_MEM[2].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1,
CNN/gen_core[2].core/IFMAP/LOOP_MEM[3].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1,
CNN/gen_core[2].core/IFMAP/LOOP_MEM[4].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1,
CNN/gen_core[2].core/IFMAP/LOOP_MEM[5].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1,
CNN/gen_core[2].core/IFMAP/LOOP_MEM[6].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1
CNN/gen_core[2].core/IFMAP/LOOP_MEM[7].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1
Related violations: <none>

PLHOLDVIO-2#6 Warning
Non-Optimal connections which could lead to hold violations  
A LUT CNN/gen_core[3].core/GEN_IWGHT.IWGHT/LOOP_MEM[0].BRAM_SINGLE_INST_i_1 is driving clock pin of 37 cells. This could lead to large hold time violations. Involved cells are:
CNN/gen_core[3].core/GEN_IWGHT.IWGHT/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_IWGHT_LAYER2_INSTANCE0.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1,
CNN/gen_core[3].core/GEN_IWGHT.IWGHT/LOOP_MEM[10].BRAM_SINGLE_INST/MEM_IWGHT_LAYER2_INSTANCE10.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1,
CNN/gen_core[3].core/GEN_IWGHT.IWGHT/LOOP_MEM[11].BRAM_SINGLE_INST/MEM_IWGHT_LAYER2_INSTANCE11.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1,
CNN/gen_core[3].core/GEN_IWGHT.IWGHT/LOOP_MEM[12].BRAM_SINGLE_INST/MEM_IWGHT_LAYER2_INSTANCE12.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1,
CNN/gen_core[3].core/GEN_IWGHT.IWGHT/LOOP_MEM[13].BRAM_SINGLE_INST/MEM_IWGHT_LAYER2_INSTANCE13.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1,
CNN/gen_core[3].core/GEN_IWGHT.IWGHT/LOOP_MEM[14].BRAM_SINGLE_INST/MEM_IWGHT_LAYER2_INSTANCE14.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1,
CNN/gen_core[3].core/GEN_IWGHT.IWGHT/LOOP_MEM[15].BRAM_SINGLE_INST/MEM_IWGHT_LAYER2_INSTANCE15.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1,
CNN/gen_core[3].core/GEN_IWGHT.IWGHT/LOOP_MEM[16].BRAM_SINGLE_INST/MEM_IWGHT_LAYER2_INSTANCE16.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1,
CNN/gen_core[3].core/GEN_IWGHT.IWGHT/LOOP_MEM[17].BRAM_SINGLE_INST/MEM_IWGHT_LAYER2_INSTANCE17.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1,
CNN/gen_core[3].core/GEN_IWGHT.IWGHT/LOOP_MEM[18].BRAM_SINGLE_INST/MEM_IWGHT_LAYER2_INSTANCE18.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1,
CNN/gen_core[3].core/GEN_IWGHT.IWGHT/LOOP_MEM[19].BRAM_SINGLE_INST/MEM_IWGHT_LAYER2_INSTANCE19.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1,
CNN/gen_core[3].core/GEN_IWGHT.IWGHT/LOOP_MEM[1].BRAM_SINGLE_INST/MEM_IWGHT_LAYER2_INSTANCE1.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1,
CNN/gen_core[3].core/GEN_IWGHT.IWGHT/LOOP_MEM[20].BRAM_SINGLE_INST/MEM_IWGHT_LAYER2_INSTANCE20.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1,
CNN/gen_core[3].core/GEN_IWGHT.IWGHT/LOOP_MEM[21].BRAM_SINGLE_INST/MEM_IWGHT_LAYER2_INSTANCE21.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1,
CNN/gen_core[3].core/GEN_IWGHT.IWGHT/LOOP_MEM[22].BRAM_SINGLE_INST/MEM_IWGHT_LAYER2_INSTANCE22.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1
 (the first 15 of 37 listed)
Related violations: <none>

PLHOLDVIO-2#7 Warning
Non-Optimal connections which could lead to hold violations  
A LUT CNN/gen_core[3].core/IFMAP/LOOP_MEM[0].BRAM_SINGLE_INST_i_1 is driving clock pin of 4 cells. This could lead to large hold time violations. Involved cells are:
CNN/gen_core[3].core/IFMAP/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1,
CNN/gen_core[3].core/IFMAP/LOOP_MEM[1].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1,
CNN/gen_core[3].core/IFMAP/LOOP_MEM[2].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1
CNN/gen_core[3].core/IFMAP/LOOP_MEM[3].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1
Related violations: <none>

PLHOLDVIO-2#8 Warning
Non-Optimal connections which could lead to hold violations  
A LUT IFMAP/LOOP_MEM[0].BRAM_SINGLE_INST_i_1 is driving clock pin of 6 cells. This could lead to large hold time violations. Involved cells are:
IFMAP/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_IFMAP_LAYER0_INSTANCE0.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1,
IFMAP/LOOP_MEM[1].BRAM_SINGLE_INST/MEM_IFMAP_LAYER0_INSTANCE1.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1,
IFMAP/LOOP_MEM[2].BRAM_SINGLE_INST/MEM_IFMAP_LAYER0_INSTANCE2.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1,
IFMAP/LOOP_MEM[3].BRAM_SINGLE_INST/MEM_IFMAP_LAYER0_INSTANCE3.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1,
IFMAP/LOOP_MEM[4].BRAM_SINGLE_INST/MEM_IFMAP_LAYER0_INSTANCE4.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1
IFMAP/LOOP_MEM[5].BRAM_SINGLE_INST/MEM_IFMAP_LAYER0_INSTANCE5.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1
Related violations: <none>

REQP-1839#1 Warning
RAMB36 async control check  
The RAMB36E1 CNN/OFMAP/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin CNN/OFMAP/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRARDADDR[13] (net: CNN/OFMAP/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ADDR[7]) which is driven by a register (CNN/gen_core[1].core/GEN_CONV.CONV/partial_add_reg_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#2 Warning
RAMB36 async control check  
The RAMB36E1 CNN/OFMAP/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin CNN/OFMAP/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRARDADDR[13] (net: CNN/OFMAP/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ADDR[7]) which is driven by a register (CNN/gen_core[1].core/GEN_CONV.CONV/partial_control_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#3 Warning
RAMB36 async control check  
The RAMB36E1 CNN/OFMAP/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin CNN/OFMAP/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRARDADDR[13] (net: CNN/OFMAP/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ADDR[7]) which is driven by a register (CNN/gen_core[1].core/GEN_CONV.CONV/partial_valid_flag_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#4 Warning
RAMB36 async control check  
The RAMB36E1 CNN/OFMAP/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin CNN/OFMAP/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRARDADDR[13] (net: CNN/OFMAP/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ADDR[7]) which is driven by a register (CNN/gen_core[1].core/GEN_CONV.CONV/partial_wr_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#5 Warning
RAMB36 async control check  
The RAMB36E1 CNN/OFMAP/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin CNN/OFMAP/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRARDADDR[13] (net: CNN/OFMAP/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ADDR[7]) which is driven by a register (CNN/gen_core[2].core/GEN_CONV.CONV/partial_add_reg_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#6 Warning
RAMB36 async control check  
The RAMB36E1 CNN/OFMAP/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin CNN/OFMAP/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRARDADDR[13] (net: CNN/OFMAP/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ADDR[7]) which is driven by a register (CNN/gen_core[2].core/GEN_CONV.CONV/partial_control_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#7 Warning
RAMB36 async control check  
The RAMB36E1 CNN/OFMAP/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin CNN/OFMAP/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRARDADDR[13] (net: CNN/OFMAP/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ADDR[7]) which is driven by a register (CNN/gen_core[2].core/GEN_CONV.CONV/partial_valid_flag_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#8 Warning
RAMB36 async control check  
The RAMB36E1 CNN/OFMAP/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin CNN/OFMAP/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRARDADDR[13] (net: CNN/OFMAP/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ADDR[7]) which is driven by a register (CNN/gen_core[2].core/GEN_CONV.CONV/partial_wr_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#9 Warning
RAMB36 async control check  
The RAMB36E1 CNN/OFMAP/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin CNN/OFMAP/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRARDADDR[13] (net: CNN/OFMAP/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ADDR[7]) which is driven by a register (CNN/gen_core[3].core/GEN_CONV.CONV/partial_add_reg_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#10 Warning
RAMB36 async control check  
The RAMB36E1 CNN/OFMAP/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin CNN/OFMAP/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRARDADDR[13] (net: CNN/OFMAP/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ADDR[7]) which is driven by a register (ifmap_ce_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#11 Warning
RAMB36 async control check  
The RAMB36E1 CNN/OFMAP/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin CNN/OFMAP/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRARDADDR[14] (net: CNN/OFMAP/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ADDR[8]) which is driven by a register (CNN/gen_core[1].core/GEN_CONV.CONV/partial_add_reg_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#12 Warning
RAMB36 async control check  
The RAMB36E1 CNN/OFMAP/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin CNN/OFMAP/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRARDADDR[14] (net: CNN/OFMAP/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ADDR[8]) which is driven by a register (CNN/gen_core[1].core/GEN_CONV.CONV/partial_control_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#13 Warning
RAMB36 async control check  
The RAMB36E1 CNN/OFMAP/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin CNN/OFMAP/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRARDADDR[14] (net: CNN/OFMAP/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ADDR[8]) which is driven by a register (CNN/gen_core[1].core/GEN_CONV.CONV/partial_valid_flag_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#14 Warning
RAMB36 async control check  
The RAMB36E1 CNN/OFMAP/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin CNN/OFMAP/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRARDADDR[14] (net: CNN/OFMAP/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ADDR[8]) which is driven by a register (CNN/gen_core[1].core/GEN_CONV.CONV/partial_wr_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#15 Warning
RAMB36 async control check  
The RAMB36E1 CNN/OFMAP/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin CNN/OFMAP/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRARDADDR[14] (net: CNN/OFMAP/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ADDR[8]) which is driven by a register (CNN/gen_core[2].core/GEN_CONV.CONV/partial_add_reg_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#16 Warning
RAMB36 async control check  
The RAMB36E1 CNN/OFMAP/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin CNN/OFMAP/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRARDADDR[14] (net: CNN/OFMAP/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ADDR[8]) which is driven by a register (CNN/gen_core[2].core/GEN_CONV.CONV/partial_control_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#17 Warning
RAMB36 async control check  
The RAMB36E1 CNN/OFMAP/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin CNN/OFMAP/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRARDADDR[14] (net: CNN/OFMAP/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ADDR[8]) which is driven by a register (CNN/gen_core[2].core/GEN_CONV.CONV/partial_valid_flag_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#18 Warning
RAMB36 async control check  
The RAMB36E1 CNN/OFMAP/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin CNN/OFMAP/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRARDADDR[14] (net: CNN/OFMAP/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ADDR[8]) which is driven by a register (CNN/gen_core[2].core/GEN_CONV.CONV/partial_wr_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#19 Warning
RAMB36 async control check  
The RAMB36E1 CNN/OFMAP/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin CNN/OFMAP/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRARDADDR[14] (net: CNN/OFMAP/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ADDR[8]) which is driven by a register (CNN/gen_core[3].core/GEN_CONV.CONV/partial_add_reg_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>

REQP-1839#20 Warning
RAMB36 async control check  
The RAMB36E1 CNN/OFMAP/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1 has an input control pin CNN/OFMAP/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ramb_bl.ramb36_sin_bl_1.ram36_bl_1/ADDRARDADDR[14] (net: CNN/OFMAP/LOOP_MEM[0].BRAM_SINGLE_INST/MEM_EMPTY_36Kb.BRAM_SINGLE_MACRO_inst/ADDR[8]) which is driven by a register (ifmap_ce_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
Related violations: <none>


