Enabled Sync-Enable
Enabled Clock_Gate-Sync
Enabled Recirculation
BEGIN::INFO
SGDC current_design = tlc
clock =
tlc.clk
END::INFO
BEGIN INFO :: CLOCKS INFORMATION
Clk-Name=tlc.clk::Pos-Flop=9::Neg-Flop=0::UnKnown-Flop=0::Gating=No
END CLOCKS INFORMATION
BEGIN INFO :: CLOCK SOURCES
PRIMARY:

tlc.clk

BLACK-BOX:


UNDRIVEN:


DERIVED:


GATED:


END::CLOCK-INFO
BEGIN INFO :: RESET SOURCES
PRIMARY:


BLACK-BOX:


UNDRIVEN:


DERIVED:


GATED:


END::RESET-INFO
