Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sun Dec 13 12:12:34 2020
| Host         : Vittorio running 64-bit major release  (build 9200)
| Command      : report_timing_summary -file mytiming.rpt
| Design       : Top_Life
| Device       : 7a35t-cpg236
| Speed File   : -3  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.270        0.000                      0                 5291        0.219        0.000                      0                 5291        7.000        0.000                       0                  3704  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 7.500}      15.000          66.667          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 5.270        0.000                      0                 5291        0.219        0.000                      0                 5291        7.000        0.000                       0                  3704  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        5.270ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.219ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        7.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.270ns  (required time - arrival time)
  Source:                 itsmylife/genblk1[0].genblk1[0].lc/alive_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            out0
                            (output port clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             clk
  Path Type:              Max at Slow Process Corner
  Requirement:            15.000ns  (clk rise@15.000ns - clk rise@0.000ns)
  Data Path Delay:        4.157ns  (logic 3.586ns (86.260%)  route 0.571ns (13.740%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           3.000ns
  Clock Path Skew:        -2.538ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.000ns = ( 15.000 - 15.000 ) 
    Source Clock Delay      (SCD):    2.538ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.306     1.306 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.571     1.878    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.076     1.954 r  clk_IBUF_BUFG_inst/O
                         net (fo=3703, unplaced)      0.584     2.538    itsmylife/genblk1[0].genblk1[0].lc/clk_IBUF_BUFG
                         FDRE                                         r  itsmylife/genblk1[0].genblk1[0].lc/alive_reg/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.341     2.879 r  itsmylife/genblk1[0].genblk1[0].lc/alive_reg/Q
                         net (fo=54, unplaced)        0.571     3.450    out0_OBUF
    U16                  OBUF (Prop_obuf_I_O)         3.245     6.695 r  out0_OBUF_inst/O
                         net (fo=0)                   0.000     6.695    out0
    U16                                                               r  out0 (OUT)
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       15.000    15.000 r  
                         clock pessimism              0.000    15.000    
                         clock uncertainty           -0.035    14.965    
                         output delay                -3.000    11.965    
  -------------------------------------------------------------------
                         required time                         11.965    
                         arrival time                          -6.695    
  -------------------------------------------------------------------
                         slack                                  5.270    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 itsmylife/genblk1[0].genblk1[10].lc/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Destination:            itsmylife/genblk1[0].genblk1[10].lc/state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@7.500ns period=15.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.239ns (52.543%)  route 0.216ns (47.457%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.053ns
    Source Clock Delay      (SCD):    0.700ns
    Clock Pessimism Removal (CPR):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.333     0.560    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.586 r  clk_IBUF_BUFG_inst/O
                         net (fo=3703, unplaced)      0.114     0.700    itsmylife/genblk1[0].genblk1[10].lc/clk_IBUF_BUFG
                         FDRE                                         r  itsmylife/genblk1[0].genblk1[10].lc/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.141     0.841 r  itsmylife/genblk1[0].genblk1[10].lc/state_reg[0]/Q
                         net (fo=23, unplaced)        0.216     1.057    itsmylife/genblk1[0].genblk1[10].lc/state_reg[0]_0[0]
                         LUT5 (Prop_lut5_I4_O)        0.098     1.155 r  itsmylife/genblk1[0].genblk1[10].lc/state[0]_i_1__527/O
                         net (fo=1, unplaced)         0.000     1.155    itsmylife/genblk1[0].genblk1[10].lc/state[0]
                         FDRE                                         r  itsmylife/genblk1[0].genblk1[10].lc/state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, unplaced)         0.351     0.765    clk_IBUF
                         BUFG (Prop_bufg_I_O)         0.029     0.794 r  clk_IBUF_BUFG_inst/O
                         net (fo=3703, unplaced)      0.259     1.053    itsmylife/genblk1[0].genblk1[10].lc/clk_IBUF_BUFG
                         FDRE                                         r  itsmylife/genblk1[0].genblk1[10].lc/state_reg[0]/C
                         clock pessimism             -0.208     0.845    
                         FDRE (Hold_fdre_C_D)         0.091     0.936    itsmylife/genblk1[0].genblk1[10].lc/state_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.936    
                         arrival time                           1.155    
  -------------------------------------------------------------------
                         slack                                  0.219    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 7.500 }
Period(ns):         15.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     BUFG/I   n/a            1.592         15.000      13.408               clk_IBUF_BUFG_inst/I
Low Pulse Width   Slow    FDRE/C   n/a            0.500         7.500       7.000                itsmylife/genblk1[0].genblk1[0].lc/alive_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         7.500       7.000                itsmylife/genblk1[0].genblk1[0].lc/alive_reg/C



