// Seed: 3716548979
module module_0 (
    output tri id_0,
    output uwire id_1,
    input uwire id_2,
    input tri id_3,
    output tri1 id_4,
    output tri id_5,
    output wire id_6,
    input tri1 id_7,
    input supply1 id_8,
    output wor id_9,
    input uwire id_10,
    input wor id_11,
    input tri id_12,
    output tri id_13,
    input supply0 id_14,
    output uwire id_15
    , id_22,
    input wand id_16,
    output supply0 id_17,
    output uwire id_18,
    input tri0 id_19,
    input tri1 id_20
);
endmodule
module module_1 (
    output supply1 id_0,
    input wand id_1,
    input uwire id_2,
    output tri1 id_3,
    input wire id_4,
    input wire id_5,
    input wand id_6,
    output uwire id_7,
    input wire id_8,
    output wand id_9,
    input tri0 id_10,
    input wor id_11,
    output uwire id_12,
    input wire id_13,
    output wire id_14,
    input tri0 id_15,
    input wor id_16,
    input tri1 id_17,
    input supply0 id_18,
    input uwire id_19,
    output uwire id_20,
    input supply1 id_21,
    output tri id_22,
    output supply1 id_23,
    input wand id_24,
    input wire id_25,
    output supply1 id_26,
    output supply1 id_27,
    input tri1 id_28,
    input supply1 id_29,
    output wor id_30,
    input tri1 id_31,
    output tri1 id_32,
    input wand id_33,
    input tri id_34,
    input wand id_35,
    output wand id_36,
    output uwire id_37,
    input tri id_38
);
  assign id_30 = 1;
  id_40(
      .id_0(1'b0), .id_1(id_33), .id_2(1), .id_3(id_30), .id_4(id_38)
  ); module_0(
      id_14,
      id_14,
      id_35,
      id_35,
      id_20,
      id_26,
      id_27,
      id_21,
      id_17,
      id_30,
      id_28,
      id_38,
      id_24,
      id_7,
      id_10,
      id_26,
      id_5,
      id_9,
      id_27,
      id_21,
      id_25
  );
  wire id_41;
  assign id_37 = id_5;
  initial id_27 = 1;
endmodule
