{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1645147544308 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1645147544312 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 17 19:25:44 2022 " "Processing started: Thu Feb 17 19:25:44 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1645147544312 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645147544312 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off deliverable2 -c deliverable2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off deliverable2 -c deliverable2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645147544312 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1645147544778 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1645147544779 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "switch_led_emulator.qsys " "Elaborating Platform Designer system entity \"switch_led_emulator.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645147549076 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.02.17.19:25:50 Progress: Loading 2Deliverable/switch_led_emulator.qsys " "2022.02.17.19:25:50 Progress: Loading 2Deliverable/switch_led_emulator.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645147550681 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.02.17.19:25:50 Progress: Reading input file " "2022.02.17.19:25:50 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645147550818 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.02.17.19:25:50 Progress: Adding in_system_sources_probes_0 \[altera_in_system_sources_probes 18.1\] " "2022.02.17.19:25:50 Progress: Adding in_system_sources_probes_0 \[altera_in_system_sources_probes 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645147550840 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "In_system_sources_probes_0: Used altera_in_system_sources_probes 20.1 (instead of 18.1) " "In_system_sources_probes_0: Used altera_in_system_sources_probes 20.1 (instead of 18.1)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645147550916 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.02.17.19:25:50 Progress: Parameterizing module in_system_sources_probes_0 " "2022.02.17.19:25:50 Progress: Parameterizing module in_system_sources_probes_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645147550917 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.02.17.19:25:50 Progress: Building connections " "2022.02.17.19:25:50 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645147550917 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.02.17.19:25:50 Progress: Parameterizing connections " "2022.02.17.19:25:50 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645147550918 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.02.17.19:25:50 Progress: Validating " "2022.02.17.19:25:50 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645147550928 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.02.17.19:25:51 Progress: Done reading input file " "2022.02.17.19:25:51 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645147551169 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Switch_led_emulator: Generating switch_led_emulator \"switch_led_emulator\" for QUARTUS_SYNTH " "Switch_led_emulator: Generating switch_led_emulator \"switch_led_emulator\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645147551636 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "In_system_sources_probes_0: \"switch_led_emulator\" instantiated altera_in_system_sources_probes \"in_system_sources_probes_0\" " "In_system_sources_probes_0: \"switch_led_emulator\" instantiated altera_in_system_sources_probes \"in_system_sources_probes_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645147551702 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Switch_led_emulator: Done \"switch_led_emulator\" with 2 modules, 2 files " "Switch_led_emulator: Done \"switch_led_emulator\" with 2 modules, 2 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645147551707 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "switch_led_emulator.qsys " "Finished elaborating Platform Designer system entity \"switch_led_emulator.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645147552359 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "key_emulator.qsys " "Elaborating Platform Designer system entity \"key_emulator.qsys\"" {  } {  } 0 12248 "Elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645147552403 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.02.17.19:25:53 Progress: Loading 2Deliverable/key_emulator.qsys " "2022.02.17.19:25:53 Progress: Loading 2Deliverable/key_emulator.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645147553947 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.02.17.19:25:54 Progress: Reading input file " "2022.02.17.19:25:54 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645147554078 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.02.17.19:25:54 Progress: Adding in_system_sources_probes_0 \[altera_in_system_sources_probes 18.1\] " "2022.02.17.19:25:54 Progress: Adding in_system_sources_probes_0 \[altera_in_system_sources_probes 18.1\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645147554101 ""}
{ "Warning" "WSGN_EXT_PROC_WARNING_MSG" "In_system_sources_probes_0: Used altera_in_system_sources_probes 20.1 (instead of 18.1) " "In_system_sources_probes_0: Used altera_in_system_sources_probes 20.1 (instead of 18.1)" {  } {  } 0 12251 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645147554175 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.02.17.19:25:54 Progress: Parameterizing module in_system_sources_probes_0 " "2022.02.17.19:25:54 Progress: Parameterizing module in_system_sources_probes_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645147554175 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.02.17.19:25:54 Progress: Building connections " "2022.02.17.19:25:54 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645147554176 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.02.17.19:25:54 Progress: Parameterizing connections " "2022.02.17.19:25:54 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645147554176 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.02.17.19:25:54 Progress: Validating " "2022.02.17.19:25:54 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645147554184 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2022.02.17.19:25:54 Progress: Done reading input file " "2022.02.17.19:25:54 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645147554430 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Key_emulator: Generating key_emulator \"key_emulator\" for QUARTUS_SYNTH " "Key_emulator: Generating key_emulator \"key_emulator\" for QUARTUS_SYNTH" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645147554886 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "In_system_sources_probes_0: \"key_emulator\" instantiated altera_in_system_sources_probes \"in_system_sources_probes_0\" " "In_system_sources_probes_0: \"key_emulator\" instantiated altera_in_system_sources_probes \"in_system_sources_probes_0\"" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645147554949 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "Key_emulator: Done \"key_emulator\" with 2 modules, 2 files " "Key_emulator: Done \"key_emulator\" with 2 modules, 2 files" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645147554953 ""}
{ "Info" "ISGN_END_ELABORATION_QSYS" "key_emulator.qsys " "Finished elaborating Platform Designer system entity \"key_emulator.qsys\"" {  } {  } 0 12249 "Finished elaborating Platform Designer system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645147555604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "deliverable2.v 1 1 " "Found 1 design units, including 1 entities, in source file deliverable2.v" { { "Info" "ISGN_ENTITY_NAME" "1 deliverable2 " "Found entity 1: deliverable2" {  } { { "deliverable2.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645147555637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645147555637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avg_err.v 3 3 " "Found 3 design units, including 3 entities, in source file avg_err.v" { { "Info" "ISGN_ENTITY_NAME" "1 avg_err_squared " "Found entity 1: avg_err_squared" {  } { { "avg_err.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/avg_err.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645147555649 ""} { "Info" "ISGN_ENTITY_NAME" "2 avg_err " "Found entity 2: avg_err" {  } { { "avg_err.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/avg_err.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645147555649 ""} { "Info" "ISGN_ENTITY_NAME" "3 avg_err_squared_55 " "Found entity 3: avg_err_squared_55" {  } { { "avg_err.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/avg_err.v" 93 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645147555649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645147555649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avg_mag.v 1 1 " "Found 1 design units, including 1 entities, in source file avg_mag.v" { { "Info" "ISGN_ENTITY_NAME" "1 avg_mag " "Found entity 1: avg_mag" {  } { { "avg_mag.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/avg_mag.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645147555663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645147555663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_en.v 1 1 " "Found 1 design units, including 1 entities, in source file clk_en.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_en " "Found entity 1: clk_en" {  } { { "clk_en.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/clk_en.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645147555691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645147555691 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "LFSR.v 2 2 " "Found 2 design units, including 2 entities, in source file LFSR.v" { { "Info" "ISGN_ENTITY_NAME" "1 LFSR_22 " "Found entity 1: LFSR_22" {  } { { "LFSR.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/LFSR.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645147555702 ""} { "Info" "ISGN_ENTITY_NAME" "2 LFSR_test " "Found entity 2: LFSR_test" {  } { { "LFSR.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/LFSR.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645147555702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645147555702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mapper.v 2 2 " "Found 2 design units, including 2 entities, in source file mapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 mapper_in " "Found entity 1: mapper_in" {  } { { "mapper.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/mapper.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645147555711 ""} { "Info" "ISGN_ENTITY_NAME" "2 mapper_ref " "Found entity 2: mapper_ref" {  } { { "mapper.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/mapper.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645147555711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645147555711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DUT_for_MER_measurement.v 1 1 " "Found 1 design units, including 1 entities, in source file DUT_for_MER_measurement.v" { { "Info" "ISGN_ENTITY_NAME" "1 DUT_for_MER_measurement " "Found entity 1: DUT_for_MER_measurement" {  } { { "DUT_for_MER_measurement.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/DUT_for_MER_measurement.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645147555720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645147555720 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slicer.v 1 1 " "Found 1 design units, including 1 entities, in source file slicer.v" { { "Info" "ISGN_ENTITY_NAME" "1 slicer " "Found entity 1: slicer" {  } { { "slicer.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/slicer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645147555730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645147555730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SweepGenerator.qxp 1 1 " "Found 1 design units, including 1 entities, in source file SweepGenerator.qxp" { { "Info" "ISGN_ENTITY_NAME" "1 SweepGenerator " "Found entity 1: SweepGenerator" {  } { { "SweepGenerator.qxp" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/SweepGenerator.qxp" -1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645147556112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645147556112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ROM_for_12_x_12_NCO.v 1 1 " "Found 1 design units, including 1 entities, in source file ROM_for_12_x_12_NCO.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROM_for_12_x_12_NCO " "Found entity 1: ROM_for_12_x_12_NCO" {  } { { "ROM_for_12_x_12_NCO.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/ROM_for_12_x_12_NCO.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645147556121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645147556121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "KeyCCT.v 1 1 " "Found 1 design units, including 1 entities, in source file KeyCCT.v" { { "Info" "ISGN_ENTITY_NAME" "1 KeyCCT " "Found entity 1: KeyCCT" {  } { { "KeyCCT.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/KeyCCT.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645147556129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645147556129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/switch_led_emulator/submodules/altsource_probe_top.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/switch_led_emulator/submodules/altsource_probe_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 altsource_probe_top " "Found entity 1: altsource_probe_top" {  } { { "db/ip/switch_led_emulator/submodules/altsource_probe_top.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/db/ip/switch_led_emulator/submodules/altsource_probe_top.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645147556136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645147556136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/switch_led_emulator/switch_led_emulator.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/switch_led_emulator/switch_led_emulator.v" { { "Info" "ISGN_ENTITY_NAME" "1 switch_led_emulator " "Found entity 1: switch_led_emulator" {  } { { "db/ip/switch_led_emulator/switch_led_emulator.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/db/ip/switch_led_emulator/switch_led_emulator.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645147556145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645147556145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/key_emulator/key_emulator.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/key_emulator/key_emulator.v" { { "Info" "ISGN_ENTITY_NAME" "1 key_emulator " "Found entity 1: key_emulator" {  } { { "db/ip/key_emulator/key_emulator.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/db/ip/key_emulator/key_emulator.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645147556152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645147556152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/key_emulator/submodules/altsource_probe_top.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/key_emulator/submodules/altsource_probe_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 altsource_probe_top " "Found entity 1: altsource_probe_top" {  } { { "db/ip/key_emulator/submodules/altsource_probe_top.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/db/ip/key_emulator/submodules/altsource_probe_top.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645147556160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645147556160 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "deliverable2 " "Elaborating entity \"deliverable2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1645147556702 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "NCO_freq deliverable2.v(29) " "Verilog HDL warning at deliverable2.v(29): object NCO_freq used but never assigned" {  } { { "deliverable2.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v" 29 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1645147556703 "|deliverable2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "phase_to_ROM deliverable2.v(30) " "Verilog HDL or VHDL warning at deliverable2.v(30): object \"phase_to_ROM\" assigned a value but never read" {  } { { "deliverable2.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v" 30 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1645147556703 "|deliverable2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "staggered_phase_out deliverable2.v(31) " "Verilog HDL or VHDL warning at deliverable2.v(31): object \"staggered_phase_out\" assigned a value but never read" {  } { { "deliverable2.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v" 31 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1645147556703 "|deliverable2"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "signal_to_DAC deliverable2.v(32) " "Verilog HDL warning at deliverable2.v(32): object signal_to_DAC used but never assigned" {  } { { "deliverable2.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v" 32 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1645147556703 "|deliverable2"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "dwell_pulse deliverable2.v(36) " "Verilog HDL warning at deliverable2.v(36): object dwell_pulse used but never assigned" {  } { { "deliverable2.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v" 36 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1645147556703 "|deliverable2"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "SUT_out deliverable2.v(38) " "Verilog HDL warning at deliverable2.v(38): object SUT_out used but never assigned" {  } { { "deliverable2.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v" 38 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1645147556703 "|deliverable2"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "NCO_2_out deliverable2.v(39) " "Verilog HDL warning at deliverable2.v(39): object NCO_2_out used but never assigned" {  } { { "deliverable2.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v" 39 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1645147556703 "|deliverable2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "registered_ADC_A deliverable2.v(77) " "Verilog HDL or VHDL warning at deliverable2.v(77): object \"registered_ADC_A\" assigned a value but never read" {  } { { "deliverable2.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v" 77 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1645147556703 "|deliverable2"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "registered_ADC_B deliverable2.v(78) " "Verilog HDL or VHDL warning at deliverable2.v(78): object \"registered_ADC_B\" assigned a value but never read" {  } { { "deliverable2.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v" 78 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1645147556703 "|deliverable2"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "signal_to_DAC 0 deliverable2.v(32) " "Net \"signal_to_DAC\" at deliverable2.v(32) has no driver or initial value, using a default initial value '0'" {  } { { "deliverable2.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v" 32 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1645147556707 "|deliverable2"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "SUT_out 0 deliverable2.v(38) " "Net \"SUT_out\" at deliverable2.v(38) has no driver or initial value, using a default initial value '0'" {  } { { "deliverable2.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v" 38 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1645147556707 "|deliverable2"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "NCO_2_out 0 deliverable2.v(39) " "Net \"NCO_2_out\" at deliverable2.v(39) has no driver or initial value, using a default initial value '0'" {  } { { "deliverable2.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v" 39 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1645147556707 "|deliverable2"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "dwell_pulse 0 deliverable2.v(36) " "Net \"dwell_pulse\" at deliverable2.v(36) has no driver or initial value, using a default initial value '0'" {  } { { "deliverable2.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v" 36 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1645147556707 "|deliverable2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_en clk_en:EN_CLK " "Elaborating entity \"clk_en\" for hierarchy \"clk_en:EN_CLK\"" {  } { { "deliverable2.v" "EN_CLK" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v" 202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645147556743 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LFSR_22 LFSR_22:LFSR_GEN " "Elaborating entity \"LFSR_22\" for hierarchy \"LFSR_22:LFSR_GEN\"" {  } { { "deliverable2.v" "LFSR_GEN" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v" 221 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645147556766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mapper_in mapper_in:SUT_input " "Elaborating entity \"mapper_in\" for hierarchy \"mapper_in:SUT_input\"" {  } { { "deliverable2.v" "SUT_input" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v" 228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645147556795 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DUT_for_MER_measurement DUT_for_MER_measurement:DUT " "Elaborating entity \"DUT_for_MER_measurement\" for hierarchy \"DUT_for_MER_measurement:DUT\"" {  } { { "deliverable2.v" "DUT" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v" 250 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645147556821 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "slicer slicer:DECIDER " "Elaborating entity \"slicer\" for hierarchy \"slicer:DECIDER\"" {  } { { "deliverable2.v" "DECIDER" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v" 257 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645147556853 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mapper_ref mapper_ref:MAP_CMP " "Elaborating entity \"mapper_ref\" for hierarchy \"mapper_ref:MAP_CMP\"" {  } { { "deliverable2.v" "MAP_CMP" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645147556879 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avg_mag avg_mag:AVG_MAG_DV " "Elaborating entity \"avg_mag\" for hierarchy \"avg_mag:AVG_MAG_DV\"" {  } { { "deliverable2.v" "AVG_MAG_DV" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v" 277 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645147556909 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avg_err_squared_55 avg_err_squared_55:AVG_ER_SQR " "Elaborating entity \"avg_err_squared_55\" for hierarchy \"avg_err_squared_55:AVG_ER_SQR\"" {  } { { "deliverable2.v" "AVG_ER_SQR" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v" 298 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645147556943 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avg_err avg_err:AVG_ER " "Elaborating entity \"avg_err\" for hierarchy \"avg_err:AVG_ER\"" {  } { { "deliverable2.v" "AVG_ER" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v" 307 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645147556979 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "switch_led_emulator switch_led_emulator:switch_led_emulator_inst " "Elaborating entity \"switch_led_emulator\" for hierarchy \"switch_led_emulator:switch_led_emulator_inst\"" {  } { { "deliverable2.v" "switch_led_emulator_inst" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v" 342 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645147557015 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsource_probe_top switch_led_emulator:switch_led_emulator_inst\|altsource_probe_top:in_system_sources_probes_0 " "Elaborating entity \"altsource_probe_top\" for hierarchy \"switch_led_emulator:switch_led_emulator_inst\|altsource_probe_top:in_system_sources_probes_0\"" {  } { { "db/ip/switch_led_emulator/switch_led_emulator.v" "in_system_sources_probes_0" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/db/ip/switch_led_emulator/switch_led_emulator.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645147557065 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsource_probe switch_led_emulator:switch_led_emulator_inst\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl " "Elaborating entity \"altsource_probe\" for hierarchy \"switch_led_emulator:switch_led_emulator_inst\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\"" {  } { { "db/ip/switch_led_emulator/submodules/altsource_probe_top.v" "issp_impl" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/db/ip/switch_led_emulator/submodules/altsource_probe_top.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645147557099 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "switch_led_emulator:switch_led_emulator_inst\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl " "Elaborated megafunction instantiation \"switch_led_emulator:switch_led_emulator_inst\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\"" {  } { { "db/ip/switch_led_emulator/submodules/altsource_probe_top.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/db/ip/switch_led_emulator/submodules/altsource_probe_top.v" 55 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645147557133 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "switch_led_emulator:switch_led_emulator_inst\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl " "Instantiated megafunction \"switch_led_emulator:switch_led_emulator_inst\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsource_probe " "Parameter \"lpm_type\" = \"altsource_probe\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645147557133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645147557133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645147557133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645147557133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_NODE_INFO 4746752 " "Parameter \"SLD_NODE_INFO\" = \"4746752\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645147557133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 4 " "Parameter \"sld_ir_width\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645147557133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "instance_id SW " "Parameter \"instance_id\" = \"SW\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645147557133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "probe_width 50 " "Parameter \"probe_width\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645147557133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "source_width 50 " "Parameter \"source_width\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645147557133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "source_initial_value 0 " "Parameter \"source_initial_value\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645147557133 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_metastability NO " "Parameter \"enable_metastability\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645147557133 ""}  } { { "db/ip/switch_led_emulator/submodules/altsource_probe_top.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/db/ip/switch_led_emulator/submodules/altsource_probe_top.v" 55 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1645147557133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter switch_led_emulator:switch_led_emulator_inst\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"switch_led_emulator:switch_led_emulator_inst\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "altsource_probe.v" "jtag_signal_adapter" { Text "/opt/intelFPGA/20.1.1/quartus/libraries/megafunctions/altsource_probe.v" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645147557437 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl switch_led_emulator:switch_led_emulator_inst\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"switch_led_emulator:switch_led_emulator_inst\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "/opt/intelFPGA/20.1.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645147557531 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsource_probe_body switch_led_emulator:switch_led_emulator_inst\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|altsource_probe_body:altsource_probe_body_inst " "Elaborating entity \"altsource_probe_body\" for hierarchy \"switch_led_emulator:switch_led_emulator_inst\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|altsource_probe_body:altsource_probe_body_inst\"" {  } { { "altsource_probe.v" "altsource_probe_body_inst" { Text "/opt/intelFPGA/20.1.1/quartus/libraries/megafunctions/altsource_probe.v" 205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645147557579 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsource_probe_impl switch_led_emulator:switch_led_emulator_inst\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\equal_width_gen:equal_width_inst " "Elaborating entity \"altsource_probe_impl\" for hierarchy \"switch_led_emulator:switch_led_emulator_inst\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\equal_width_gen:equal_width_inst\"" {  } { { "altsource_probe_body.vhd" "\\equal_width_gen:equal_width_inst" { Text "/opt/intelFPGA/20.1.1/quartus/libraries/megafunctions/altsource_probe_body.vhd" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645147557607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr switch_led_emulator:switch_led_emulator_inst\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\equal_width_gen:equal_width_inst\|sld_rom_sr:\\instance_id_gen:rom_info_inst " "Elaborating entity \"sld_rom_sr\" for hierarchy \"switch_led_emulator:switch_led_emulator_inst\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\equal_width_gen:equal_width_inst\|sld_rom_sr:\\instance_id_gen:rom_info_inst\"" {  } { { "altsource_probe_body.vhd" "\\instance_id_gen:rom_info_inst" { Text "/opt/intelFPGA/20.1.1/quartus/libraries/megafunctions/altsource_probe_body.vhd" 756 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645147557703 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "key_emulator key_emulator:key_emulator_inst " "Elaborating entity \"key_emulator\" for hierarchy \"key_emulator:key_emulator_inst\"" {  } { { "deliverable2.v" "key_emulator_inst" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v" 362 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645147557749 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsource_probe_top key_emulator:key_emulator_inst\|altsource_probe_top:in_system_sources_probes_0 " "Elaborating entity \"altsource_probe_top\" for hierarchy \"key_emulator:key_emulator_inst\|altsource_probe_top:in_system_sources_probes_0\"" {  } { { "db/ip/key_emulator/key_emulator.v" "in_system_sources_probes_0" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/db/ip/key_emulator/key_emulator.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645147557782 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsource_probe key_emulator:key_emulator_inst\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl " "Elaborating entity \"altsource_probe\" for hierarchy \"key_emulator:key_emulator_inst\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\"" {  } { { "db/ip/key_emulator/submodules/altsource_probe_top.v" "issp_impl" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/db/ip/key_emulator/submodules/altsource_probe_top.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645147557819 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "key_emulator:key_emulator_inst\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl " "Elaborated megafunction instantiation \"key_emulator:key_emulator_inst\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\"" {  } { { "db/ip/key_emulator/submodules/altsource_probe_top.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/db/ip/key_emulator/submodules/altsource_probe_top.v" 55 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645147557863 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "key_emulator:key_emulator_inst\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl " "Instantiated megafunction \"key_emulator:key_emulator_inst\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsource_probe " "Parameter \"lpm_type\" = \"altsource_probe\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645147557863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645147557863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645147557863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645147557863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_NODE_INFO 4746752 " "Parameter \"SLD_NODE_INFO\" = \"4746752\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645147557863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 4 " "Parameter \"sld_ir_width\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645147557863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "instance_id KEYS " "Parameter \"instance_id\" = \"KEYS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645147557863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "probe_width 0 " "Parameter \"probe_width\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645147557863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "source_width 4 " "Parameter \"source_width\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645147557863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "source_initial_value F " "Parameter \"source_initial_value\" = \"F\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645147557863 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_metastability NO " "Parameter \"enable_metastability\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645147557863 ""}  } { { "db/ip/key_emulator/submodules/altsource_probe_top.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/db/ip/key_emulator/submodules/altsource_probe_top.v" 55 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1645147557863 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsource_probe_body key_emulator:key_emulator_inst\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|altsource_probe_body:altsource_probe_body_inst " "Elaborating entity \"altsource_probe_body\" for hierarchy \"key_emulator:key_emulator_inst\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|altsource_probe_body:altsource_probe_body_inst\"" {  } { { "altsource_probe.v" "altsource_probe_body_inst" { Text "/opt/intelFPGA/20.1.1/quartus/libraries/megafunctions/altsource_probe.v" 243 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645147557864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsource_probe_impl key_emulator:key_emulator_inst\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_source_gen:wider_source_inst " "Elaborating entity \"altsource_probe_impl\" for hierarchy \"key_emulator:key_emulator_inst\|altsource_probe_top:in_system_sources_probes_0\|altsource_probe:issp_impl\|altsource_probe_body:altsource_probe_body_inst\|altsource_probe_impl:\\wider_source_gen:wider_source_inst\"" {  } { { "altsource_probe_body.vhd" "\\wider_source_gen:wider_source_inst" { Text "/opt/intelFPGA/20.1.1/quartus/libraries/megafunctions/altsource_probe_body.vhd" 536 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645147557915 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "KeyCCT KeyCCT:k0 " "Elaborating entity \"KeyCCT\" for hierarchy \"KeyCCT:k0\"" {  } { { "deliverable2.v" "k0" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v" 370 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645147557968 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pd24.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pd24.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pd24 " "Found entity 1: altsyncram_pd24" {  } { { "db/altsyncram_pd24.tdf" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/db/altsyncram_pd24.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645147560942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645147560942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_psc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_psc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_psc " "Found entity 1: mux_psc" {  } { { "db/mux_psc.tdf" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/db/mux_psc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645147561371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645147561371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dvf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dvf " "Found entity 1: decode_dvf" {  } { { "db/decode_dvf.tdf" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/db/decode_dvf.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645147561459 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645147561459 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_gji.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_gji.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_gji " "Found entity 1: cntr_gji" {  } { { "db/cntr_gji.tdf" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/db/cntr_gji.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645147561586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645147561586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_7ic.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_7ic.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_7ic " "Found entity 1: cmpr_7ic" {  } { { "db/cmpr_7ic.tdf" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/db/cmpr_7ic.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645147561647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645147561647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_89j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_89j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_89j " "Found entity 1: cntr_89j" {  } { { "db/cntr_89j.tdf" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/db/cntr_89j.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645147561770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645147561770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_cgi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_cgi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_cgi " "Found entity 1: cntr_cgi" {  } { { "db/cntr_cgi.tdf" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/db/cntr_cgi.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645147561931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645147561931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_rgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_rgc " "Found entity 1: cmpr_rgc" {  } { { "db/cmpr_rgc.tdf" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/db/cmpr_rgc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645147561987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645147561987 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_23j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_23j " "Found entity 1: cntr_23j" {  } { { "db/cntr_23j.tdf" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/db/cntr_23j.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645147562073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645147562073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ngc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ngc " "Found entity 1: cmpr_ngc" {  } { { "db/cmpr_ngc.tdf" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/db/cmpr_ngc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645147562130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645147562130 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated Signal Tap or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated Signal Tap or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645147562791 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1645147562958 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2022.02.17.19:26:04 Progress: Loading sld48291c47/alt_sld_fab_wrapper_hw.tcl " "2022.02.17.19:26:04 Progress: Loading sld48291c47/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645147564516 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645147565314 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645147565381 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645147565876 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645147565942 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645147566009 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645147566089 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645147566094 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645147566098 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1645147566742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld48291c47/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld48291c47/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sld48291c47/alt_sld_fab.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/db/ip/sld48291c47/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645147566900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645147566900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld48291c47/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld48291c47/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sld48291c47/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/db/ip/sld48291c47/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645147566970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645147566970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld48291c47/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld48291c47/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sld48291c47/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/db/ip/sld48291c47/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645147566973 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645147566973 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld48291c47/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld48291c47/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sld48291c47/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/db/ip/sld48291c47/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645147567022 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645147567022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld48291c47/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sld48291c47/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sld48291c47/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/db/ip/sld48291c47/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 182 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645147567088 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sld48291c47/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/db/ip/sld48291c47/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645147567088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645147567088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sld48291c47/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sld48291c47/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sld48291c47/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/db/ip/sld48291c47/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645147567139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645147567139 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "DUT_for_MER_measurement:DUT\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"DUT_for_MER_measurement:DUT\|Mult0\"" {  } { { "DUT_for_MER_measurement.v" "Mult0" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/DUT_for_MER_measurement.v" 90 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1645147569181 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "avg_err_squared_55:AVG_ER_SQR\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"avg_err_squared_55:AVG_ER_SQR\|Mult0\"" {  } { { "avg_err.v" "Mult0" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/avg_err.v" 113 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1645147569181 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "avg_mag:AVG_MAG_DV\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"avg_mag:AVG_MAG_DV\|Mult0\"" {  } { { "avg_mag.v" "Mult0" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/avg_mag.v" 87 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1645147569181 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1645147569181 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DUT_for_MER_measurement:DUT\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"DUT_for_MER_measurement:DUT\|lpm_mult:Mult0\"" {  } { { "DUT_for_MER_measurement.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/DUT_for_MER_measurement.v" 90 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645147569219 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DUT_for_MER_measurement:DUT\|lpm_mult:Mult0 " "Instantiated megafunction \"DUT_for_MER_measurement:DUT\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 19 " "Parameter \"LPM_WIDTHA\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645147569220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 18 " "Parameter \"LPM_WIDTHB\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645147569220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 37 " "Parameter \"LPM_WIDTHP\" = \"37\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645147569220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 37 " "Parameter \"LPM_WIDTHR\" = \"37\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645147569220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645147569220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645147569220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645147569220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645147569220 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645147569220 ""}  } { { "DUT_for_MER_measurement.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/DUT_for_MER_measurement.v" 90 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1645147569220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_d6t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_d6t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_d6t " "Found entity 1: mult_d6t" {  } { { "db/mult_d6t.tdf" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/db/mult_d6t.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645147569252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645147569252 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "avg_err_squared_55:AVG_ER_SQR\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"avg_err_squared_55:AVG_ER_SQR\|lpm_mult:Mult0\"" {  } { { "avg_err.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/avg_err.v" 113 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645147569307 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "avg_err_squared_55:AVG_ER_SQR\|lpm_mult:Mult0 " "Instantiated megafunction \"avg_err_squared_55:AVG_ER_SQR\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 18 " "Parameter \"LPM_WIDTHA\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645147569307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 18 " "Parameter \"LPM_WIDTHB\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645147569307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 36 " "Parameter \"LPM_WIDTHP\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645147569307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 36 " "Parameter \"LPM_WIDTHR\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645147569307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645147569307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645147569307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645147569307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645147569307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645147569307 ""}  } { { "avg_err.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/avg_err.v" 113 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1645147569307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_c6t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_c6t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_c6t " "Found entity 1: mult_c6t" {  } { { "db/mult_c6t.tdf" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/db/mult_c6t.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645147569337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645147569337 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "avg_mag:AVG_MAG_DV\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"avg_mag:AVG_MAG_DV\|lpm_mult:Mult0\"" {  } { { "avg_mag.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/avg_mag.v" 87 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645147569388 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "avg_mag:AVG_MAG_DV\|lpm_mult:Mult0 " "Instantiated megafunction \"avg_mag:AVG_MAG_DV\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 18 " "Parameter \"LPM_WIDTHA\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645147569388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 18 " "Parameter \"LPM_WIDTHB\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645147569388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 36 " "Parameter \"LPM_WIDTHP\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645147569388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 36 " "Parameter \"LPM_WIDTHR\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645147569388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645147569388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645147569388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645147569388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645147569388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1645147569388 ""}  } { { "avg_mag.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/avg_mag.v" 87 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1645147569388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_edt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_edt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_edt " "Found entity 1: mult_edt" {  } { { "db/mult_edt.tdf" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/db/mult_edt.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1645147569419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1645147569419 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "4 " "4 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1645147569666 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "51 " "Ignored 51 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "51 " "Ignored 51 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1645147569739 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1645147569739 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[3\] GND " "Pin \"LEDG\[3\]\" is stuck at GND" {  } { { "deliverable2.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645147569886 "|deliverable2|LEDG[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC_DA\[0\] GND " "Pin \"DAC_DA\[0\]\" is stuck at GND" {  } { { "deliverable2.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645147569886 "|deliverable2|DAC_DA[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC_DA\[1\] GND " "Pin \"DAC_DA\[1\]\" is stuck at GND" {  } { { "deliverable2.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645147569886 "|deliverable2|DAC_DA[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC_DA\[2\] GND " "Pin \"DAC_DA\[2\]\" is stuck at GND" {  } { { "deliverable2.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645147569886 "|deliverable2|DAC_DA[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC_DA\[3\] GND " "Pin \"DAC_DA\[3\]\" is stuck at GND" {  } { { "deliverable2.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645147569886 "|deliverable2|DAC_DA[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC_DA\[4\] GND " "Pin \"DAC_DA\[4\]\" is stuck at GND" {  } { { "deliverable2.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645147569886 "|deliverable2|DAC_DA[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC_DA\[5\] GND " "Pin \"DAC_DA\[5\]\" is stuck at GND" {  } { { "deliverable2.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645147569886 "|deliverable2|DAC_DA[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC_DA\[6\] GND " "Pin \"DAC_DA\[6\]\" is stuck at GND" {  } { { "deliverable2.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645147569886 "|deliverable2|DAC_DA[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC_DA\[7\] GND " "Pin \"DAC_DA\[7\]\" is stuck at GND" {  } { { "deliverable2.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645147569886 "|deliverable2|DAC_DA[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC_DA\[8\] GND " "Pin \"DAC_DA\[8\]\" is stuck at GND" {  } { { "deliverable2.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645147569886 "|deliverable2|DAC_DA[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC_DA\[9\] GND " "Pin \"DAC_DA\[9\]\" is stuck at GND" {  } { { "deliverable2.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645147569886 "|deliverable2|DAC_DA[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC_DA\[10\] GND " "Pin \"DAC_DA\[10\]\" is stuck at GND" {  } { { "deliverable2.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645147569886 "|deliverable2|DAC_DA[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC_DA\[11\] GND " "Pin \"DAC_DA\[11\]\" is stuck at GND" {  } { { "deliverable2.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645147569886 "|deliverable2|DAC_DA[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC_DA\[12\] GND " "Pin \"DAC_DA\[12\]\" is stuck at GND" {  } { { "deliverable2.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645147569886 "|deliverable2|DAC_DA[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC_DA\[13\] VCC " "Pin \"DAC_DA\[13\]\" is stuck at VCC" {  } { { "deliverable2.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v" 60 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645147569886 "|deliverable2|DAC_DA[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC_DB\[0\] GND " "Pin \"DAC_DB\[0\]\" is stuck at GND" {  } { { "deliverable2.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645147569886 "|deliverable2|DAC_DB[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC_DB\[1\] GND " "Pin \"DAC_DB\[1\]\" is stuck at GND" {  } { { "deliverable2.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645147569886 "|deliverable2|DAC_DB[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC_DB\[2\] GND " "Pin \"DAC_DB\[2\]\" is stuck at GND" {  } { { "deliverable2.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645147569886 "|deliverable2|DAC_DB[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC_DB\[3\] GND " "Pin \"DAC_DB\[3\]\" is stuck at GND" {  } { { "deliverable2.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645147569886 "|deliverable2|DAC_DB[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC_DB\[4\] GND " "Pin \"DAC_DB\[4\]\" is stuck at GND" {  } { { "deliverable2.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645147569886 "|deliverable2|DAC_DB[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC_DB\[5\] GND " "Pin \"DAC_DB\[5\]\" is stuck at GND" {  } { { "deliverable2.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645147569886 "|deliverable2|DAC_DB[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC_DB\[6\] GND " "Pin \"DAC_DB\[6\]\" is stuck at GND" {  } { { "deliverable2.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645147569886 "|deliverable2|DAC_DB[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC_DB\[7\] GND " "Pin \"DAC_DB\[7\]\" is stuck at GND" {  } { { "deliverable2.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645147569886 "|deliverable2|DAC_DB[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC_DB\[8\] GND " "Pin \"DAC_DB\[8\]\" is stuck at GND" {  } { { "deliverable2.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645147569886 "|deliverable2|DAC_DB[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC_DB\[9\] GND " "Pin \"DAC_DB\[9\]\" is stuck at GND" {  } { { "deliverable2.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645147569886 "|deliverable2|DAC_DB[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC_DB\[10\] GND " "Pin \"DAC_DB\[10\]\" is stuck at GND" {  } { { "deliverable2.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645147569886 "|deliverable2|DAC_DB[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC_DB\[11\] GND " "Pin \"DAC_DB\[11\]\" is stuck at GND" {  } { { "deliverable2.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645147569886 "|deliverable2|DAC_DB[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC_DB\[12\] GND " "Pin \"DAC_DB\[12\]\" is stuck at GND" {  } { { "deliverable2.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645147569886 "|deliverable2|DAC_DB[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC_DB\[13\] VCC " "Pin \"DAC_DB\[13\]\" is stuck at VCC" {  } { { "deliverable2.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v" 66 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645147569886 "|deliverable2|DAC_DB[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_OEB_A VCC " "Pin \"ADC_OEB_A\" is stuck at VCC" {  } { { "deliverable2.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645147569886 "|deliverable2|ADC_OEB_A"} { "Warning" "WMLS_MLS_STUCK_PIN" "ADC_OEB_B VCC " "Pin \"ADC_OEB_B\" is stuck at VCC" {  } { { "deliverable2.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645147569886 "|deliverable2|ADC_OEB_B"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC_MODE VCC " "Pin \"DAC_MODE\" is stuck at VCC" {  } { { "deliverable2.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1645147569886 "|deliverable2|DAC_MODE"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1645147569886 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645147569971 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "avg_err_squared_55:AVG_ER_SQR\|mult_out\[0\] " "Logic cell \"avg_err_squared_55:AVG_ER_SQR\|mult_out\[0\]\"" {  } { { "avg_err.v" "mult_out\[0\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/avg_err.v" 101 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645147570375 ""} { "Info" "ISCL_SCL_CELL_NAME" "avg_err_squared_55:AVG_ER_SQR\|mult_out\[10\] " "Logic cell \"avg_err_squared_55:AVG_ER_SQR\|mult_out\[10\]\"" {  } { { "avg_err.v" "mult_out\[10\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/avg_err.v" 101 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645147570375 ""} { "Info" "ISCL_SCL_CELL_NAME" "avg_err_squared_55:AVG_ER_SQR\|mult_out\[11\] " "Logic cell \"avg_err_squared_55:AVG_ER_SQR\|mult_out\[11\]\"" {  } { { "avg_err.v" "mult_out\[11\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/avg_err.v" 101 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645147570375 ""} { "Info" "ISCL_SCL_CELL_NAME" "avg_err_squared_55:AVG_ER_SQR\|mult_out\[12\] " "Logic cell \"avg_err_squared_55:AVG_ER_SQR\|mult_out\[12\]\"" {  } { { "avg_err.v" "mult_out\[12\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/avg_err.v" 101 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645147570375 ""} { "Info" "ISCL_SCL_CELL_NAME" "avg_err_squared_55:AVG_ER_SQR\|mult_out\[13\] " "Logic cell \"avg_err_squared_55:AVG_ER_SQR\|mult_out\[13\]\"" {  } { { "avg_err.v" "mult_out\[13\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/avg_err.v" 101 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645147570375 ""} { "Info" "ISCL_SCL_CELL_NAME" "avg_err_squared_55:AVG_ER_SQR\|mult_out\[14\] " "Logic cell \"avg_err_squared_55:AVG_ER_SQR\|mult_out\[14\]\"" {  } { { "avg_err.v" "mult_out\[14\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/avg_err.v" 101 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645147570375 ""} { "Info" "ISCL_SCL_CELL_NAME" "avg_err_squared_55:AVG_ER_SQR\|mult_out\[15\] " "Logic cell \"avg_err_squared_55:AVG_ER_SQR\|mult_out\[15\]\"" {  } { { "avg_err.v" "mult_out\[15\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/avg_err.v" 101 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645147570375 ""} { "Info" "ISCL_SCL_CELL_NAME" "avg_err_squared_55:AVG_ER_SQR\|mult_out\[16\] " "Logic cell \"avg_err_squared_55:AVG_ER_SQR\|mult_out\[16\]\"" {  } { { "avg_err.v" "mult_out\[16\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/avg_err.v" 101 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645147570375 ""} { "Info" "ISCL_SCL_CELL_NAME" "avg_err_squared_55:AVG_ER_SQR\|mult_out\[17\] " "Logic cell \"avg_err_squared_55:AVG_ER_SQR\|mult_out\[17\]\"" {  } { { "avg_err.v" "mult_out\[17\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/avg_err.v" 101 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645147570375 ""} { "Info" "ISCL_SCL_CELL_NAME" "avg_err_squared_55:AVG_ER_SQR\|mult_out\[18\] " "Logic cell \"avg_err_squared_55:AVG_ER_SQR\|mult_out\[18\]\"" {  } { { "avg_err.v" "mult_out\[18\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/avg_err.v" 101 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645147570375 ""} { "Info" "ISCL_SCL_CELL_NAME" "avg_err_squared_55:AVG_ER_SQR\|mult_out\[19\] " "Logic cell \"avg_err_squared_55:AVG_ER_SQR\|mult_out\[19\]\"" {  } { { "avg_err.v" "mult_out\[19\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/avg_err.v" 101 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645147570375 ""} { "Info" "ISCL_SCL_CELL_NAME" "avg_err_squared_55:AVG_ER_SQR\|mult_out\[20\] " "Logic cell \"avg_err_squared_55:AVG_ER_SQR\|mult_out\[20\]\"" {  } { { "avg_err.v" "mult_out\[20\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/avg_err.v" 101 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645147570375 ""} { "Info" "ISCL_SCL_CELL_NAME" "avg_err_squared_55:AVG_ER_SQR\|mult_out\[21\] " "Logic cell \"avg_err_squared_55:AVG_ER_SQR\|mult_out\[21\]\"" {  } { { "avg_err.v" "mult_out\[21\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/avg_err.v" 101 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645147570375 ""} { "Info" "ISCL_SCL_CELL_NAME" "avg_err_squared_55:AVG_ER_SQR\|mult_out\[22\] " "Logic cell \"avg_err_squared_55:AVG_ER_SQR\|mult_out\[22\]\"" {  } { { "avg_err.v" "mult_out\[22\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/avg_err.v" 101 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645147570375 ""} { "Info" "ISCL_SCL_CELL_NAME" "avg_err_squared_55:AVG_ER_SQR\|mult_out\[23\] " "Logic cell \"avg_err_squared_55:AVG_ER_SQR\|mult_out\[23\]\"" {  } { { "avg_err.v" "mult_out\[23\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/avg_err.v" 101 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645147570375 ""} { "Info" "ISCL_SCL_CELL_NAME" "avg_err_squared_55:AVG_ER_SQR\|mult_out\[24\] " "Logic cell \"avg_err_squared_55:AVG_ER_SQR\|mult_out\[24\]\"" {  } { { "avg_err.v" "mult_out\[24\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/avg_err.v" 101 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645147570375 ""} { "Info" "ISCL_SCL_CELL_NAME" "avg_err_squared_55:AVG_ER_SQR\|mult_out\[25\] " "Logic cell \"avg_err_squared_55:AVG_ER_SQR\|mult_out\[25\]\"" {  } { { "avg_err.v" "mult_out\[25\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/avg_err.v" 101 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645147570375 ""} { "Info" "ISCL_SCL_CELL_NAME" "avg_err_squared_55:AVG_ER_SQR\|mult_out\[26\] " "Logic cell \"avg_err_squared_55:AVG_ER_SQR\|mult_out\[26\]\"" {  } { { "avg_err.v" "mult_out\[26\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/avg_err.v" 101 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645147570375 ""} { "Info" "ISCL_SCL_CELL_NAME" "avg_err_squared_55:AVG_ER_SQR\|mult_out\[27\] " "Logic cell \"avg_err_squared_55:AVG_ER_SQR\|mult_out\[27\]\"" {  } { { "avg_err.v" "mult_out\[27\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/avg_err.v" 101 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645147570375 ""} { "Info" "ISCL_SCL_CELL_NAME" "avg_err_squared_55:AVG_ER_SQR\|mult_out\[28\] " "Logic cell \"avg_err_squared_55:AVG_ER_SQR\|mult_out\[28\]\"" {  } { { "avg_err.v" "mult_out\[28\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/avg_err.v" 101 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645147570375 ""} { "Info" "ISCL_SCL_CELL_NAME" "avg_err_squared_55:AVG_ER_SQR\|mult_out\[29\] " "Logic cell \"avg_err_squared_55:AVG_ER_SQR\|mult_out\[29\]\"" {  } { { "avg_err.v" "mult_out\[29\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/avg_err.v" 101 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645147570375 ""} { "Info" "ISCL_SCL_CELL_NAME" "avg_err_squared_55:AVG_ER_SQR\|mult_out\[2\] " "Logic cell \"avg_err_squared_55:AVG_ER_SQR\|mult_out\[2\]\"" {  } { { "avg_err.v" "mult_out\[2\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/avg_err.v" 101 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645147570375 ""} { "Info" "ISCL_SCL_CELL_NAME" "avg_err_squared_55:AVG_ER_SQR\|mult_out\[30\] " "Logic cell \"avg_err_squared_55:AVG_ER_SQR\|mult_out\[30\]\"" {  } { { "avg_err.v" "mult_out\[30\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/avg_err.v" 101 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645147570375 ""} { "Info" "ISCL_SCL_CELL_NAME" "avg_err_squared_55:AVG_ER_SQR\|mult_out\[31\] " "Logic cell \"avg_err_squared_55:AVG_ER_SQR\|mult_out\[31\]\"" {  } { { "avg_err.v" "mult_out\[31\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/avg_err.v" 101 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645147570375 ""} { "Info" "ISCL_SCL_CELL_NAME" "avg_err_squared_55:AVG_ER_SQR\|mult_out\[32\] " "Logic cell \"avg_err_squared_55:AVG_ER_SQR\|mult_out\[32\]\"" {  } { { "avg_err.v" "mult_out\[32\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/avg_err.v" 101 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645147570375 ""} { "Info" "ISCL_SCL_CELL_NAME" "avg_err_squared_55:AVG_ER_SQR\|mult_out\[33\] " "Logic cell \"avg_err_squared_55:AVG_ER_SQR\|mult_out\[33\]\"" {  } { { "avg_err.v" "mult_out\[33\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/avg_err.v" 101 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645147570375 ""} { "Info" "ISCL_SCL_CELL_NAME" "avg_err_squared_55:AVG_ER_SQR\|mult_out\[34\] " "Logic cell \"avg_err_squared_55:AVG_ER_SQR\|mult_out\[34\]\"" {  } { { "avg_err.v" "mult_out\[34\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/avg_err.v" 101 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645147570375 ""} { "Info" "ISCL_SCL_CELL_NAME" "avg_err_squared_55:AVG_ER_SQR\|mult_out\[35\] " "Logic cell \"avg_err_squared_55:AVG_ER_SQR\|mult_out\[35\]\"" {  } { { "avg_err.v" "mult_out\[35\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/avg_err.v" 101 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645147570375 ""} { "Info" "ISCL_SCL_CELL_NAME" "avg_err_squared_55:AVG_ER_SQR\|mult_out\[3\] " "Logic cell \"avg_err_squared_55:AVG_ER_SQR\|mult_out\[3\]\"" {  } { { "avg_err.v" "mult_out\[3\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/avg_err.v" 101 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645147570375 ""} { "Info" "ISCL_SCL_CELL_NAME" "avg_err_squared_55:AVG_ER_SQR\|mult_out\[4\] " "Logic cell \"avg_err_squared_55:AVG_ER_SQR\|mult_out\[4\]\"" {  } { { "avg_err.v" "mult_out\[4\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/avg_err.v" 101 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645147570375 ""} { "Info" "ISCL_SCL_CELL_NAME" "avg_err_squared_55:AVG_ER_SQR\|mult_out\[5\] " "Logic cell \"avg_err_squared_55:AVG_ER_SQR\|mult_out\[5\]\"" {  } { { "avg_err.v" "mult_out\[5\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/avg_err.v" 101 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645147570375 ""} { "Info" "ISCL_SCL_CELL_NAME" "avg_err_squared_55:AVG_ER_SQR\|mult_out\[6\] " "Logic cell \"avg_err_squared_55:AVG_ER_SQR\|mult_out\[6\]\"" {  } { { "avg_err.v" "mult_out\[6\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/avg_err.v" 101 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645147570375 ""} { "Info" "ISCL_SCL_CELL_NAME" "avg_err_squared_55:AVG_ER_SQR\|mult_out\[7\] " "Logic cell \"avg_err_squared_55:AVG_ER_SQR\|mult_out\[7\]\"" {  } { { "avg_err.v" "mult_out\[7\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/avg_err.v" 101 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645147570375 ""} { "Info" "ISCL_SCL_CELL_NAME" "avg_err_squared_55:AVG_ER_SQR\|mult_out\[8\] " "Logic cell \"avg_err_squared_55:AVG_ER_SQR\|mult_out\[8\]\"" {  } { { "avg_err.v" "mult_out\[8\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/avg_err.v" 101 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645147570375 ""} { "Info" "ISCL_SCL_CELL_NAME" "avg_err_squared_55:AVG_ER_SQR\|mult_out\[9\] " "Logic cell \"avg_err_squared_55:AVG_ER_SQR\|mult_out\[9\]\"" {  } { { "avg_err.v" "mult_out\[9\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/avg_err.v" 101 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645147570375 ""} { "Info" "ISCL_SCL_CELL_NAME" "dec_var\[0\] " "Logic cell \"dec_var\[0\]\"" {  } { { "deliverable2.v" "dec_var\[0\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v" 230 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645147570375 ""} { "Info" "ISCL_SCL_CELL_NAME" "dec_var\[10\] " "Logic cell \"dec_var\[10\]\"" {  } { { "deliverable2.v" "dec_var\[10\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v" 230 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645147570375 ""} { "Info" "ISCL_SCL_CELL_NAME" "dec_var\[11\] " "Logic cell \"dec_var\[11\]\"" {  } { { "deliverable2.v" "dec_var\[11\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v" 230 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645147570375 ""} { "Info" "ISCL_SCL_CELL_NAME" "dec_var\[12\] " "Logic cell \"dec_var\[12\]\"" {  } { { "deliverable2.v" "dec_var\[12\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v" 230 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645147570375 ""} { "Info" "ISCL_SCL_CELL_NAME" "dec_var\[13\] " "Logic cell \"dec_var\[13\]\"" {  } { { "deliverable2.v" "dec_var\[13\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v" 230 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645147570375 ""} { "Info" "ISCL_SCL_CELL_NAME" "dec_var\[14\] " "Logic cell \"dec_var\[14\]\"" {  } { { "deliverable2.v" "dec_var\[14\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v" 230 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645147570375 ""} { "Info" "ISCL_SCL_CELL_NAME" "dec_var\[15\] " "Logic cell \"dec_var\[15\]\"" {  } { { "deliverable2.v" "dec_var\[15\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v" 230 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645147570375 ""} { "Info" "ISCL_SCL_CELL_NAME" "dec_var\[16\] " "Logic cell \"dec_var\[16\]\"" {  } { { "deliverable2.v" "dec_var\[16\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v" 230 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645147570375 ""} { "Info" "ISCL_SCL_CELL_NAME" "dec_var\[17\] " "Logic cell \"dec_var\[17\]\"" {  } { { "deliverable2.v" "dec_var\[17\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v" 230 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645147570375 ""} { "Info" "ISCL_SCL_CELL_NAME" "dec_var\[1\] " "Logic cell \"dec_var\[1\]\"" {  } { { "deliverable2.v" "dec_var\[1\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v" 230 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645147570375 ""} { "Info" "ISCL_SCL_CELL_NAME" "dec_var\[2\] " "Logic cell \"dec_var\[2\]\"" {  } { { "deliverable2.v" "dec_var\[2\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v" 230 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645147570375 ""} { "Info" "ISCL_SCL_CELL_NAME" "dec_var\[3\] " "Logic cell \"dec_var\[3\]\"" {  } { { "deliverable2.v" "dec_var\[3\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v" 230 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645147570375 ""} { "Info" "ISCL_SCL_CELL_NAME" "dec_var\[4\] " "Logic cell \"dec_var\[4\]\"" {  } { { "deliverable2.v" "dec_var\[4\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v" 230 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645147570375 ""} { "Info" "ISCL_SCL_CELL_NAME" "dec_var\[5\] " "Logic cell \"dec_var\[5\]\"" {  } { { "deliverable2.v" "dec_var\[5\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v" 230 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645147570375 ""} { "Info" "ISCL_SCL_CELL_NAME" "dec_var\[6\] " "Logic cell \"dec_var\[6\]\"" {  } { { "deliverable2.v" "dec_var\[6\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v" 230 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645147570375 ""} { "Info" "ISCL_SCL_CELL_NAME" "dec_var\[7\] " "Logic cell \"dec_var\[7\]\"" {  } { { "deliverable2.v" "dec_var\[7\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v" 230 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645147570375 ""} { "Info" "ISCL_SCL_CELL_NAME" "dec_var\[8\] " "Logic cell \"dec_var\[8\]\"" {  } { { "deliverable2.v" "dec_var\[8\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v" 230 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645147570375 ""} { "Info" "ISCL_SCL_CELL_NAME" "dec_var\[9\] " "Logic cell \"dec_var\[9\]\"" {  } { { "deliverable2.v" "dec_var\[9\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v" 230 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645147570375 ""} { "Info" "ISCL_SCL_CELL_NAME" "avg_mag:AVG_MAG_DV\|mult_out_2\[17\] " "Logic cell \"avg_mag:AVG_MAG_DV\|mult_out_2\[17\]\"" {  } { { "avg_mag.v" "mult_out_2\[17\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/avg_mag.v" 11 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645147570375 ""} { "Info" "ISCL_SCL_CELL_NAME" "avg_mag:AVG_MAG_DV\|mult_out_2\[27\] " "Logic cell \"avg_mag:AVG_MAG_DV\|mult_out_2\[27\]\"" {  } { { "avg_mag.v" "mult_out_2\[27\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/avg_mag.v" 11 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645147570375 ""} { "Info" "ISCL_SCL_CELL_NAME" "avg_mag:AVG_MAG_DV\|mult_out_2\[28\] " "Logic cell \"avg_mag:AVG_MAG_DV\|mult_out_2\[28\]\"" {  } { { "avg_mag.v" "mult_out_2\[28\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/avg_mag.v" 11 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645147570375 ""} { "Info" "ISCL_SCL_CELL_NAME" "avg_mag:AVG_MAG_DV\|mult_out_2\[29\] " "Logic cell \"avg_mag:AVG_MAG_DV\|mult_out_2\[29\]\"" {  } { { "avg_mag.v" "mult_out_2\[29\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/avg_mag.v" 11 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645147570375 ""} { "Info" "ISCL_SCL_CELL_NAME" "avg_mag:AVG_MAG_DV\|mult_out_2\[30\] " "Logic cell \"avg_mag:AVG_MAG_DV\|mult_out_2\[30\]\"" {  } { { "avg_mag.v" "mult_out_2\[30\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/avg_mag.v" 11 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645147570375 ""} { "Info" "ISCL_SCL_CELL_NAME" "avg_mag:AVG_MAG_DV\|mult_out_2\[31\] " "Logic cell \"avg_mag:AVG_MAG_DV\|mult_out_2\[31\]\"" {  } { { "avg_mag.v" "mult_out_2\[31\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/avg_mag.v" 11 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645147570375 ""} { "Info" "ISCL_SCL_CELL_NAME" "avg_mag:AVG_MAG_DV\|mult_out_2\[32\] " "Logic cell \"avg_mag:AVG_MAG_DV\|mult_out_2\[32\]\"" {  } { { "avg_mag.v" "mult_out_2\[32\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/avg_mag.v" 11 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645147570375 ""} { "Info" "ISCL_SCL_CELL_NAME" "avg_mag:AVG_MAG_DV\|mult_out_2\[33\] " "Logic cell \"avg_mag:AVG_MAG_DV\|mult_out_2\[33\]\"" {  } { { "avg_mag.v" "mult_out_2\[33\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/avg_mag.v" 11 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645147570375 ""} { "Info" "ISCL_SCL_CELL_NAME" "avg_mag:AVG_MAG_DV\|mult_out_2\[34\] " "Logic cell \"avg_mag:AVG_MAG_DV\|mult_out_2\[34\]\"" {  } { { "avg_mag.v" "mult_out_2\[34\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/avg_mag.v" 11 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645147570375 ""} { "Info" "ISCL_SCL_CELL_NAME" "avg_mag:AVG_MAG_DV\|mult_out_2\[18\] " "Logic cell \"avg_mag:AVG_MAG_DV\|mult_out_2\[18\]\"" {  } { { "avg_mag.v" "mult_out_2\[18\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/avg_mag.v" 11 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645147570375 ""} { "Info" "ISCL_SCL_CELL_NAME" "avg_mag:AVG_MAG_DV\|mult_out_2\[19\] " "Logic cell \"avg_mag:AVG_MAG_DV\|mult_out_2\[19\]\"" {  } { { "avg_mag.v" "mult_out_2\[19\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/avg_mag.v" 11 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645147570375 ""} { "Info" "ISCL_SCL_CELL_NAME" "avg_mag:AVG_MAG_DV\|mult_out_2\[20\] " "Logic cell \"avg_mag:AVG_MAG_DV\|mult_out_2\[20\]\"" {  } { { "avg_mag.v" "mult_out_2\[20\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/avg_mag.v" 11 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645147570375 ""} { "Info" "ISCL_SCL_CELL_NAME" "avg_mag:AVG_MAG_DV\|mult_out_2\[21\] " "Logic cell \"avg_mag:AVG_MAG_DV\|mult_out_2\[21\]\"" {  } { { "avg_mag.v" "mult_out_2\[21\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/avg_mag.v" 11 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645147570375 ""} { "Info" "ISCL_SCL_CELL_NAME" "avg_mag:AVG_MAG_DV\|mult_out_2\[22\] " "Logic cell \"avg_mag:AVG_MAG_DV\|mult_out_2\[22\]\"" {  } { { "avg_mag.v" "mult_out_2\[22\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/avg_mag.v" 11 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645147570375 ""} { "Info" "ISCL_SCL_CELL_NAME" "avg_mag:AVG_MAG_DV\|mult_out_2\[23\] " "Logic cell \"avg_mag:AVG_MAG_DV\|mult_out_2\[23\]\"" {  } { { "avg_mag.v" "mult_out_2\[23\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/avg_mag.v" 11 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645147570375 ""} { "Info" "ISCL_SCL_CELL_NAME" "avg_mag:AVG_MAG_DV\|mult_out_2\[24\] " "Logic cell \"avg_mag:AVG_MAG_DV\|mult_out_2\[24\]\"" {  } { { "avg_mag.v" "mult_out_2\[24\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/avg_mag.v" 11 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645147570375 ""} { "Info" "ISCL_SCL_CELL_NAME" "avg_mag:AVG_MAG_DV\|mult_out_2\[25\] " "Logic cell \"avg_mag:AVG_MAG_DV\|mult_out_2\[25\]\"" {  } { { "avg_mag.v" "mult_out_2\[25\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/avg_mag.v" 11 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645147570375 ""} { "Info" "ISCL_SCL_CELL_NAME" "avg_mag:AVG_MAG_DV\|mult_out_2\[26\] " "Logic cell \"avg_mag:AVG_MAG_DV\|mult_out_2\[26\]\"" {  } { { "avg_mag.v" "mult_out_2\[26\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/avg_mag.v" 11 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645147570375 ""} { "Info" "ISCL_SCL_CELL_NAME" "avg_mag:AVG_MAG_DV\|square\[0\] " "Logic cell \"avg_mag:AVG_MAG_DV\|square\[0\]\"" {  } { { "avg_mag.v" "square\[0\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/avg_mag.v" 10 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645147570375 ""} { "Info" "ISCL_SCL_CELL_NAME" "avg_mag:AVG_MAG_DV\|square\[10\] " "Logic cell \"avg_mag:AVG_MAG_DV\|square\[10\]\"" {  } { { "avg_mag.v" "square\[10\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/avg_mag.v" 10 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645147570375 ""} { "Info" "ISCL_SCL_CELL_NAME" "avg_mag:AVG_MAG_DV\|square\[11\] " "Logic cell \"avg_mag:AVG_MAG_DV\|square\[11\]\"" {  } { { "avg_mag.v" "square\[11\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/avg_mag.v" 10 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645147570375 ""} { "Info" "ISCL_SCL_CELL_NAME" "avg_mag:AVG_MAG_DV\|square\[12\] " "Logic cell \"avg_mag:AVG_MAG_DV\|square\[12\]\"" {  } { { "avg_mag.v" "square\[12\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/avg_mag.v" 10 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645147570375 ""} { "Info" "ISCL_SCL_CELL_NAME" "avg_mag:AVG_MAG_DV\|square\[13\] " "Logic cell \"avg_mag:AVG_MAG_DV\|square\[13\]\"" {  } { { "avg_mag.v" "square\[13\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/avg_mag.v" 10 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645147570375 ""} { "Info" "ISCL_SCL_CELL_NAME" "avg_mag:AVG_MAG_DV\|square\[14\] " "Logic cell \"avg_mag:AVG_MAG_DV\|square\[14\]\"" {  } { { "avg_mag.v" "square\[14\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/avg_mag.v" 10 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645147570375 ""} { "Info" "ISCL_SCL_CELL_NAME" "avg_mag:AVG_MAG_DV\|square\[15\] " "Logic cell \"avg_mag:AVG_MAG_DV\|square\[15\]\"" {  } { { "avg_mag.v" "square\[15\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/avg_mag.v" 10 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645147570375 ""} { "Info" "ISCL_SCL_CELL_NAME" "avg_mag:AVG_MAG_DV\|square\[16\] " "Logic cell \"avg_mag:AVG_MAG_DV\|square\[16\]\"" {  } { { "avg_mag.v" "square\[16\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/avg_mag.v" 10 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645147570375 ""} { "Info" "ISCL_SCL_CELL_NAME" "avg_mag:AVG_MAG_DV\|square\[17\] " "Logic cell \"avg_mag:AVG_MAG_DV\|square\[17\]\"" {  } { { "avg_mag.v" "square\[17\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/avg_mag.v" 10 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645147570375 ""} { "Info" "ISCL_SCL_CELL_NAME" "avg_mag:AVG_MAG_DV\|square\[1\] " "Logic cell \"avg_mag:AVG_MAG_DV\|square\[1\]\"" {  } { { "avg_mag.v" "square\[1\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/avg_mag.v" 10 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645147570375 ""} { "Info" "ISCL_SCL_CELL_NAME" "avg_mag:AVG_MAG_DV\|square\[2\] " "Logic cell \"avg_mag:AVG_MAG_DV\|square\[2\]\"" {  } { { "avg_mag.v" "square\[2\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/avg_mag.v" 10 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645147570375 ""} { "Info" "ISCL_SCL_CELL_NAME" "avg_mag:AVG_MAG_DV\|square\[3\] " "Logic cell \"avg_mag:AVG_MAG_DV\|square\[3\]\"" {  } { { "avg_mag.v" "square\[3\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/avg_mag.v" 10 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645147570375 ""} { "Info" "ISCL_SCL_CELL_NAME" "avg_mag:AVG_MAG_DV\|square\[4\] " "Logic cell \"avg_mag:AVG_MAG_DV\|square\[4\]\"" {  } { { "avg_mag.v" "square\[4\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/avg_mag.v" 10 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645147570375 ""} { "Info" "ISCL_SCL_CELL_NAME" "avg_mag:AVG_MAG_DV\|square\[5\] " "Logic cell \"avg_mag:AVG_MAG_DV\|square\[5\]\"" {  } { { "avg_mag.v" "square\[5\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/avg_mag.v" 10 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645147570375 ""} { "Info" "ISCL_SCL_CELL_NAME" "avg_mag:AVG_MAG_DV\|square\[6\] " "Logic cell \"avg_mag:AVG_MAG_DV\|square\[6\]\"" {  } { { "avg_mag.v" "square\[6\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/avg_mag.v" 10 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645147570375 ""} { "Info" "ISCL_SCL_CELL_NAME" "avg_mag:AVG_MAG_DV\|square\[7\] " "Logic cell \"avg_mag:AVG_MAG_DV\|square\[7\]\"" {  } { { "avg_mag.v" "square\[7\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/avg_mag.v" 10 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645147570375 ""} { "Info" "ISCL_SCL_CELL_NAME" "avg_mag:AVG_MAG_DV\|square\[8\] " "Logic cell \"avg_mag:AVG_MAG_DV\|square\[8\]\"" {  } { { "avg_mag.v" "square\[8\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/avg_mag.v" 10 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645147570375 ""} { "Info" "ISCL_SCL_CELL_NAME" "avg_mag:AVG_MAG_DV\|square\[9\] " "Logic cell \"avg_mag:AVG_MAG_DV\|square\[9\]\"" {  } { { "avg_mag.v" "square\[9\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/avg_mag.v" 10 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645147570375 ""} { "Info" "ISCL_SCL_CELL_NAME" "mapper_ref:MAP_CMP\|mult_out\[15\] " "Logic cell \"mapper_ref:MAP_CMP\|mult_out\[15\]\"" {  } { { "mapper.v" "mult_out\[15\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/mapper.v" 28 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645147570375 ""} { "Info" "ISCL_SCL_CELL_NAME" "mapper_ref:MAP_CMP\|mult_out\[25\] " "Logic cell \"mapper_ref:MAP_CMP\|mult_out\[25\]\"" {  } { { "mapper.v" "mult_out\[25\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/mapper.v" 28 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645147570375 ""} { "Info" "ISCL_SCL_CELL_NAME" "mapper_ref:MAP_CMP\|mult_out\[24\] " "Logic cell \"mapper_ref:MAP_CMP\|mult_out\[24\]\"" {  } { { "mapper.v" "mult_out\[24\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/mapper.v" 28 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645147570375 ""} { "Info" "ISCL_SCL_CELL_NAME" "mapper_ref:MAP_CMP\|mult_out\[23\] " "Logic cell \"mapper_ref:MAP_CMP\|mult_out\[23\]\"" {  } { { "mapper.v" "mult_out\[23\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/mapper.v" 28 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645147570375 ""} { "Info" "ISCL_SCL_CELL_NAME" "mapper_ref:MAP_CMP\|mult_out\[22\] " "Logic cell \"mapper_ref:MAP_CMP\|mult_out\[22\]\"" {  } { { "mapper.v" "mult_out\[22\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/mapper.v" 28 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645147570375 ""} { "Info" "ISCL_SCL_CELL_NAME" "mapper_ref:MAP_CMP\|mult_out\[21\] " "Logic cell \"mapper_ref:MAP_CMP\|mult_out\[21\]\"" {  } { { "mapper.v" "mult_out\[21\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/mapper.v" 28 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645147570375 ""} { "Info" "ISCL_SCL_CELL_NAME" "mapper_ref:MAP_CMP\|mult_out\[20\] " "Logic cell \"mapper_ref:MAP_CMP\|mult_out\[20\]\"" {  } { { "mapper.v" "mult_out\[20\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/mapper.v" 28 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645147570375 ""} { "Info" "ISCL_SCL_CELL_NAME" "mapper_ref:MAP_CMP\|mult_out\[19\] " "Logic cell \"mapper_ref:MAP_CMP\|mult_out\[19\]\"" {  } { { "mapper.v" "mult_out\[19\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/mapper.v" 28 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645147570375 ""} { "Info" "ISCL_SCL_CELL_NAME" "mapper_ref:MAP_CMP\|mult_out\[18\] " "Logic cell \"mapper_ref:MAP_CMP\|mult_out\[18\]\"" {  } { { "mapper.v" "mult_out\[18\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/mapper.v" 28 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645147570375 ""} { "Info" "ISCL_SCL_CELL_NAME" "mapper_ref:MAP_CMP\|mult_out\[17\] " "Logic cell \"mapper_ref:MAP_CMP\|mult_out\[17\]\"" {  } { { "mapper.v" "mult_out\[17\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/mapper.v" 28 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645147570375 ""} { "Info" "ISCL_SCL_CELL_NAME" "mapper_ref:MAP_CMP\|mult_out\[16\] " "Logic cell \"mapper_ref:MAP_CMP\|mult_out\[16\]\"" {  } { { "mapper.v" "mult_out\[16\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/mapper.v" 28 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645147570375 ""} { "Info" "ISCL_SCL_CELL_NAME" "mapper_ref:MAP_CMP\|mult_out\[26\] " "Logic cell \"mapper_ref:MAP_CMP\|mult_out\[26\]\"" {  } { { "mapper.v" "mult_out\[26\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/mapper.v" 28 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645147570375 ""} { "Info" "ISCL_SCL_CELL_NAME" "mapper_ref:MAP_CMP\|mult_out\[27\] " "Logic cell \"mapper_ref:MAP_CMP\|mult_out\[27\]\"" {  } { { "mapper.v" "mult_out\[27\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/mapper.v" 28 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645147570375 ""} { "Info" "ISCL_SCL_CELL_NAME" "mapper_ref:MAP_CMP\|mult_out\[28\] " "Logic cell \"mapper_ref:MAP_CMP\|mult_out\[28\]\"" {  } { { "mapper.v" "mult_out\[28\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/mapper.v" 28 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645147570375 ""} { "Info" "ISCL_SCL_CELL_NAME" "mapper_ref:MAP_CMP\|mult_out\[29\] " "Logic cell \"mapper_ref:MAP_CMP\|mult_out\[29\]\"" {  } { { "mapper.v" "mult_out\[29\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/mapper.v" 28 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645147570375 ""} { "Info" "ISCL_SCL_CELL_NAME" "mapper_ref:MAP_CMP\|mult_out\[30\] " "Logic cell \"mapper_ref:MAP_CMP\|mult_out\[30\]\"" {  } { { "mapper.v" "mult_out\[30\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/mapper.v" 28 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645147570375 ""} { "Info" "ISCL_SCL_CELL_NAME" "mapper_ref:MAP_CMP\|mult_out\[31\] " "Logic cell \"mapper_ref:MAP_CMP\|mult_out\[31\]\"" {  } { { "mapper.v" "mult_out\[31\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/mapper.v" 28 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645147570375 ""} { "Info" "ISCL_SCL_CELL_NAME" "mapper_ref:MAP_CMP\|mult_out\[32\] " "Logic cell \"mapper_ref:MAP_CMP\|mult_out\[32\]\"" {  } { { "mapper.v" "mult_out\[32\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/mapper.v" 28 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645147570375 ""} { "Info" "ISCL_SCL_CELL_NAME" "isi_power\[0\] " "Logic cell \"isi_power\[0\]\"" {  } { { "deliverable2.v" "isi_power\[0\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v" 230 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645147570375 ""} { "Info" "ISCL_SCL_CELL_NAME" "isi_power\[1\] " "Logic cell \"isi_power\[1\]\"" {  } { { "deliverable2.v" "isi_power\[1\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v" 230 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645147570375 ""} { "Info" "ISCL_SCL_CELL_NAME" "isi_power\[2\] " "Logic cell \"isi_power\[2\]\"" {  } { { "deliverable2.v" "isi_power\[2\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v" 230 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645147570375 ""} { "Info" "ISCL_SCL_CELL_NAME" "isi_power\[3\] " "Logic cell \"isi_power\[3\]\"" {  } { { "deliverable2.v" "isi_power\[3\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v" 230 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645147570375 ""} { "Info" "ISCL_SCL_CELL_NAME" "isi_power\[4\] " "Logic cell \"isi_power\[4\]\"" {  } { { "deliverable2.v" "isi_power\[4\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v" 230 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645147570375 ""} { "Info" "ISCL_SCL_CELL_NAME" "isi_power\[5\] " "Logic cell \"isi_power\[5\]\"" {  } { { "deliverable2.v" "isi_power\[5\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v" 230 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645147570375 ""} { "Info" "ISCL_SCL_CELL_NAME" "isi_power\[6\] " "Logic cell \"isi_power\[6\]\"" {  } { { "deliverable2.v" "isi_power\[6\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v" 230 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645147570375 ""} { "Info" "ISCL_SCL_CELL_NAME" "isi_power\[7\] " "Logic cell \"isi_power\[7\]\"" {  } { { "deliverable2.v" "isi_power\[7\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v" 230 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645147570375 ""} { "Info" "ISCL_SCL_CELL_NAME" "isi_power\[8\] " "Logic cell \"isi_power\[8\]\"" {  } { { "deliverable2.v" "isi_power\[8\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v" 230 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645147570375 ""} { "Info" "ISCL_SCL_CELL_NAME" "isi_power\[9\] " "Logic cell \"isi_power\[9\]\"" {  } { { "deliverable2.v" "isi_power\[9\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v" 230 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645147570375 ""} { "Info" "ISCL_SCL_CELL_NAME" "isi_power\[10\] " "Logic cell \"isi_power\[10\]\"" {  } { { "deliverable2.v" "isi_power\[10\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v" 230 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645147570375 ""} { "Info" "ISCL_SCL_CELL_NAME" "isi_power\[11\] " "Logic cell \"isi_power\[11\]\"" {  } { { "deliverable2.v" "isi_power\[11\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v" 230 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645147570375 ""} { "Info" "ISCL_SCL_CELL_NAME" "isi_power\[12\] " "Logic cell \"isi_power\[12\]\"" {  } { { "deliverable2.v" "isi_power\[12\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v" 230 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645147570375 ""} { "Info" "ISCL_SCL_CELL_NAME" "isi_power\[13\] " "Logic cell \"isi_power\[13\]\"" {  } { { "deliverable2.v" "isi_power\[13\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v" 230 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645147570375 ""} { "Info" "ISCL_SCL_CELL_NAME" "isi_power\[14\] " "Logic cell \"isi_power\[14\]\"" {  } { { "deliverable2.v" "isi_power\[14\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v" 230 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645147570375 ""} { "Info" "ISCL_SCL_CELL_NAME" "isi_power\[15\] " "Logic cell \"isi_power\[15\]\"" {  } { { "deliverable2.v" "isi_power\[15\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v" 230 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645147570375 ""} { "Info" "ISCL_SCL_CELL_NAME" "isi_power\[16\] " "Logic cell \"isi_power\[16\]\"" {  } { { "deliverable2.v" "isi_power\[16\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v" 230 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645147570375 ""} { "Info" "ISCL_SCL_CELL_NAME" "isi_power\[17\] " "Logic cell \"isi_power\[17\]\"" {  } { { "deliverable2.v" "isi_power\[17\]" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v" 230 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Design Software" 0 -1 1645147570375 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Analysis & Synthesis" 0 -1 1645147570375 ""}
{ "Critical Warning" "WAMERGE_SLD_INSTANCE_WITH_INVALID_CONNECTIONS" "auto_signaltap_0 1501 1657 0 0 156 " "Partially connected in-system debug instance \"auto_signaltap_0\" to 1501 of its 1657 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 156 missing sources or connections." {  } {  } 1 35025 "Partially connected in-system debug instance \"%1!s!\" to %2!d! of its %3!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were %4!d! illegal, %5!d! inaccessible, and %6!d! missing sources or connections." 0 0 "Analysis & Synthesis" 0 -1 1645147571928 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1645147572236 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1645147572236 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "PHYS_KEY\[3\] " "No output dependent on input pin \"PHYS_KEY\[3\]\"" {  } { { "deliverable2.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1645147573266 "|deliverable2|PHYS_KEY[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1645147573266 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "13775 " "Implemented 13775 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "54 " "Implemented 54 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1645147573267 ""} { "Info" "ICUT_CUT_TM_OPINS" "60 " "Implemented 60 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1645147573267 ""} { "Info" "ICUT_CUT_TM_LCELLS" "12840 " "Implemented 12840 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1645147573267 ""} { "Info" "ICUT_CUT_TM_RAMS" "812 " "Implemented 812 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1645147573267 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "8 " "Implemented 8 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1645147573267 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1645147573267 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 53 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 53 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "923 " "Peak virtual memory: 923 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1645147573361 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 17 19:26:13 2022 " "Processing ended: Thu Feb 17 19:26:13 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1645147573361 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:29 " "Elapsed time: 00:00:29" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1645147573361 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:02 " "Total CPU time (on all processors): 00:01:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1645147573361 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1645147573361 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1645147574236 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1645147574239 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 17 19:26:13 2022 " "Processing started: Thu Feb 17 19:26:13 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1645147574239 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1645147574239 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off deliverable2 -c deliverable2 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off deliverable2 -c deliverable2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1645147574239 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1645147574262 ""}
{ "Info" "0" "" "Project  = deliverable2" {  } {  } 0 0 "Project  = deliverable2" 0 0 "Fitter" 0 0 1645147574262 ""}
{ "Info" "0" "" "Revision = deliverable2" {  } {  } 0 0 "Revision = deliverable2" 0 0 "Fitter" 0 0 1645147574262 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1645147574466 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1645147574469 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "deliverable2 EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"deliverable2\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1645147574535 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1645147574556 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1645147574556 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1645147574934 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1645147575189 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1645147575189 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1645147575189 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1645147575189 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1645147575189 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1645147575189 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1645147575189 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1645147575189 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1645147575189 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1645147575189 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "/opt/intelFPGA/20.1.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/20.1.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "/home/tob208/engr-ece/Documents/EE465/2Deliverable/" { { 0 { 0 ""} 0 44863 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1645147575207 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "/opt/intelFPGA/20.1.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/20.1.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "/home/tob208/engr-ece/Documents/EE465/2Deliverable/" { { 0 { 0 ""} 0 44865 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1645147575207 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "/opt/intelFPGA/20.1.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/20.1.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "/home/tob208/engr-ece/Documents/EE465/2Deliverable/" { { 0 { 0 ""} 0 44867 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1645147575207 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "/opt/intelFPGA/20.1.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/20.1.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "/home/tob208/engr-ece/Documents/EE465/2Deliverable/" { { 0 { 0 ""} 0 44869 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1645147575207 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "/opt/intelFPGA/20.1.1/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/opt/intelFPGA/20.1.1/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "/home/tob208/engr-ece/Documents/EE465/2Deliverable/" { { 0 { 0 ""} 0 44871 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1645147575207 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1645147575207 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1645147575211 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1645147576945 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1645147578425 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1645147578425 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1645147578425 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1645147578425 ""}
{ "Info" "ISTA_SDC_FOUND" "deliverable2.sdc " "Reading SDC File: 'deliverable2.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1645147578501 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1645147578503 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_en:EN_CLK\|sys_clk " "Node: clk_en:EN_CLK\|sys_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register clk_en:EN_CLK\|cnt\[3\] clk_en:EN_CLK\|sys_clk " "Register clk_en:EN_CLK\|cnt\[3\] is being clocked by clk_en:EN_CLK\|sys_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1645147578527 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1645147578527 "|deliverable2|clk_en:EN_CLK|sys_clk"}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1645147578607 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1645147578611 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 3 clocks " "Found 3 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1645147578611 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1645147578611 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1645147578611 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  40.000 sampling_clk " "  40.000 sampling_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1645147578611 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000      sys_clk " "  20.000      sys_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1645147578611 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1645147578611 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Automatically promoted node CLOCK_50~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1645147579795 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_en:EN_CLK\|sys_clk " "Destination node clk_en:EN_CLK\|sys_clk" {  } { { "clk_en.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/clk_en.v" 3 0 0 } } { "/opt/intelFPGA/20.1.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/20.1.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "clk_en:EN_CLK\|sys_clk" } } } } { "temporary_test_loc" "" { Generic "/home/tob208/engr-ece/Documents/EE465/2Deliverable/" { { 0 { 0 ""} 0 800 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1645147579795 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|acq_trigger_in_reg\[727\] " "Destination node sld_signaltap:auto_signaltap_0\|acq_trigger_in_reg\[727\]" {  } { { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/20.1.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 407 -1 0 } } { "temporary_test_loc" "" { Generic "/home/tob208/engr-ece/Documents/EE465/2Deliverable/" { { 0 { 0 ""} 0 14696 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1645147579795 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|acq_data_in_reg\[727\] " "Destination node sld_signaltap:auto_signaltap_0\|acq_data_in_reg\[727\]" {  } { { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/20.1.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 407 -1 0 } } { "temporary_test_loc" "" { Generic "/home/tob208/engr-ece/Documents/EE465/2Deliverable/" { { 0 { 0 ""} 0 15508 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1645147579795 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1645147579795 ""}  } { { "deliverable2.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v" 2 0 0 } } { "temporary_test_loc" "" { Generic "/home/tob208/engr-ece/Documents/EE465/2Deliverable/" { { 0 { 0 ""} 0 44854 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1645147579795 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1645147579796 ""}  } { { "temporary_test_loc" "" { Generic "/home/tob208/engr-ece/Documents/EE465/2Deliverable/" { { 0 { 0 ""} 0 4720 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1645147579796 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_en:EN_CLK\|sys_clk  " "Automatically promoted node clk_en:EN_CLK\|sys_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1645147579796 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_en:EN_CLK\|sys_clk~0 " "Destination node clk_en:EN_CLK\|sys_clk~0" {  } { { "clk_en.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/clk_en.v" 3 -1 0 } } { "temporary_test_loc" "" { Generic "/home/tob208/engr-ece/Documents/EE465/2Deliverable/" { { 0 { 0 ""} 0 4384 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1645147579796 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|acq_trigger_in_reg\[521\] " "Destination node sld_signaltap:auto_signaltap_0\|acq_trigger_in_reg\[521\]" {  } { { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/20.1.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 407 -1 0 } } { "temporary_test_loc" "" { Generic "/home/tob208/engr-ece/Documents/EE465/2Deliverable/" { { 0 { 0 ""} 0 14490 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1645147579796 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|acq_data_in_reg\[521\] " "Destination node sld_signaltap:auto_signaltap_0\|acq_data_in_reg\[521\]" {  } { { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/20.1.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 407 -1 0 } } { "temporary_test_loc" "" { Generic "/home/tob208/engr-ece/Documents/EE465/2Deliverable/" { { 0 { 0 ""} 0 15302 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1645147579796 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|acq_trigger_in_reg\[734\] " "Destination node sld_signaltap:auto_signaltap_0\|acq_trigger_in_reg\[734\]" {  } { { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/20.1.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 407 -1 0 } } { "temporary_test_loc" "" { Generic "/home/tob208/engr-ece/Documents/EE465/2Deliverable/" { { 0 { 0 ""} 0 14703 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1645147579796 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|acq_data_in_reg\[734\] " "Destination node sld_signaltap:auto_signaltap_0\|acq_data_in_reg\[734\]" {  } { { "sld_signaltap.vhd" "" { Text "/opt/intelFPGA/20.1.1/quartus/libraries/megafunctions/sld_signaltap.vhd" 407 -1 0 } } { "temporary_test_loc" "" { Generic "/home/tob208/engr-ece/Documents/EE465/2Deliverable/" { { 0 { 0 ""} 0 15515 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1645147579796 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1645147579796 ""}  } { { "clk_en.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/clk_en.v" 3 0 0 } } { "/opt/intelFPGA/20.1.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/20.1.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "clk_en:EN_CLK\|sys_clk" } } } } { "temporary_test_loc" "" { Generic "/home/tob208/engr-ece/Documents/EE465/2Deliverable/" { { 0 { 0 ""} 0 800 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1645147579796 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk  " "Automatically promoted node clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1645147579796 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk~0 " "Destination node clk~0" {  } { { "deliverable2.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v" 27 -1 0 } } { "temporary_test_loc" "" { Generic "/home/tob208/engr-ece/Documents/EE465/2Deliverable/" { { 0 { 0 ""} 0 4707 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1645147579796 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ADC_CLK_A~output " "Destination node ADC_CLK_A~output" {  } { { "deliverable2.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v" 13 0 0 } } { "temporary_test_loc" "" { Generic "/home/tob208/engr-ece/Documents/EE465/2Deliverable/" { { 0 { 0 ""} 0 44796 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1645147579796 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ADC_CLK_B~output " "Destination node ADC_CLK_B~output" {  } { { "deliverable2.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v" 14 0 0 } } { "temporary_test_loc" "" { Generic "/home/tob208/engr-ece/Documents/EE465/2Deliverable/" { { 0 { 0 ""} 0 44797 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1645147579796 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DAC_CLK_A~output " "Destination node DAC_CLK_A~output" {  } { { "deliverable2.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v" 19 0 0 } } { "temporary_test_loc" "" { Generic "/home/tob208/engr-ece/Documents/EE465/2Deliverable/" { { 0 { 0 ""} 0 44800 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1645147579796 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DAC_CLK_B~output " "Destination node DAC_CLK_B~output" {  } { { "deliverable2.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v" 20 0 0 } } { "temporary_test_loc" "" { Generic "/home/tob208/engr-ece/Documents/EE465/2Deliverable/" { { 0 { 0 ""} 0 44801 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1645147579796 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DAC_WRT_B~output " "Destination node DAC_WRT_B~output" {  } { { "deliverable2.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v" 26 0 0 } } { "temporary_test_loc" "" { Generic "/home/tob208/engr-ece/Documents/EE465/2Deliverable/" { { 0 { 0 ""} 0 44804 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1645147579796 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DAC_WRT_A~output " "Destination node DAC_WRT_A~output" {  } { { "deliverable2.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v" 22 0 0 } } { "temporary_test_loc" "" { Generic "/home/tob208/engr-ece/Documents/EE465/2Deliverable/" { { 0 { 0 ""} 0 44803 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1645147579796 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1645147579796 ""}  } { { "deliverable2.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v" 27 -1 0 } } { "temporary_test_loc" "" { Generic "/home/tob208/engr-ece/Documents/EE465/2Deliverable/" { { 0 { 0 ""} 0 2311 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1645147579796 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all  " "Automatically promoted node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1645147579797 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|last_buffer_write_address_sig\[0\]~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|last_buffer_write_address_sig\[0\]~0" {  } { { "sld_buffer_manager.vhd" "" { Text "/opt/intelFPGA/20.1.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 356 -1 0 } } { "temporary_test_loc" "" { Generic "/home/tob208/engr-ece/Documents/EE465/2Deliverable/" { { 0 { 0 ""} 0 22684 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1645147579797 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0" {  } { { "sld_buffer_manager.vhd" "" { Text "/opt/intelFPGA/20.1.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 638 -1 0 } } { "temporary_test_loc" "" { Generic "/home/tob208/engr-ece/Documents/EE465/2Deliverable/" { { 0 { 0 ""} 0 22708 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1645147579797 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset" {  } { { "sld_buffer_manager.vhd" "" { Text "/opt/intelFPGA/20.1.1/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 638 -1 0 } } { "temporary_test_loc" "" { Generic "/home/tob208/engr-ece/Documents/EE465/2Deliverable/" { { 0 { 0 ""} 0 6340 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1645147579797 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1645147579797 ""}  } { { "sld_signaltap_impl.vhd" "" { Text "/opt/intelFPGA/20.1.1/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 882 -1 0 } } { "temporary_test_loc" "" { Generic "/home/tob208/engr-ece/Documents/EE465/2Deliverable/" { { 0 { 0 ""} 0 13945 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1645147579797 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset  " "Automatically promoted node reset " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1645147579797 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_en:EN_CLK\|cnt\[3\] " "Destination node clk_en:EN_CLK\|cnt\[3\]" {  } { { "clk_en.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/clk_en.v" 19 0 0 } } { "/opt/intelFPGA/20.1.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/20.1.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "clk_en:EN_CLK\|cnt\[3\]" } } } } { "temporary_test_loc" "" { Generic "/home/tob208/engr-ece/Documents/EE465/2Deliverable/" { { 0 { 0 ""} 0 796 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1645147579797 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clk_en:EN_CLK\|cnt\[2\] " "Destination node clk_en:EN_CLK\|cnt\[2\]" {  } { { "clk_en.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/clk_en.v" 19 0 0 } } { "/opt/intelFPGA/20.1.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/20.1.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "clk_en:EN_CLK\|cnt\[2\]" } } } } { "temporary_test_loc" "" { Generic "/home/tob208/engr-ece/Documents/EE465/2Deliverable/" { { 0 { 0 ""} 0 797 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1645147579797 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "error\[0\] " "Destination node error\[0\]" {  } { { "deliverable2.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v" 281 0 0 } } { "/opt/intelFPGA/20.1.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/20.1.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "error\[0\]" } } } } { "temporary_test_loc" "" { Generic "/home/tob208/engr-ece/Documents/EE465/2Deliverable/" { { 0 { 0 ""} 0 822 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1645147579797 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "error\[10\] " "Destination node error\[10\]" {  } { { "deliverable2.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v" 281 0 0 } } { "/opt/intelFPGA/20.1.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/20.1.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "error\[10\]" } } } } { "temporary_test_loc" "" { Generic "/home/tob208/engr-ece/Documents/EE465/2Deliverable/" { { 0 { 0 ""} 0 825 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1645147579797 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "error\[11\] " "Destination node error\[11\]" {  } { { "deliverable2.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v" 281 0 0 } } { "/opt/intelFPGA/20.1.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/20.1.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "error\[11\]" } } } } { "temporary_test_loc" "" { Generic "/home/tob208/engr-ece/Documents/EE465/2Deliverable/" { { 0 { 0 ""} 0 826 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1645147579797 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "error\[12\] " "Destination node error\[12\]" {  } { { "deliverable2.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v" 281 0 0 } } { "/opt/intelFPGA/20.1.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/20.1.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "error\[12\]" } } } } { "temporary_test_loc" "" { Generic "/home/tob208/engr-ece/Documents/EE465/2Deliverable/" { { 0 { 0 ""} 0 827 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1645147579797 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "error\[13\] " "Destination node error\[13\]" {  } { { "deliverable2.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v" 281 0 0 } } { "/opt/intelFPGA/20.1.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/20.1.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "error\[13\]" } } } } { "temporary_test_loc" "" { Generic "/home/tob208/engr-ece/Documents/EE465/2Deliverable/" { { 0 { 0 ""} 0 828 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1645147579797 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "error\[14\] " "Destination node error\[14\]" {  } { { "deliverable2.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v" 281 0 0 } } { "/opt/intelFPGA/20.1.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/20.1.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "error\[14\]" } } } } { "temporary_test_loc" "" { Generic "/home/tob208/engr-ece/Documents/EE465/2Deliverable/" { { 0 { 0 ""} 0 829 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1645147579797 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "error\[15\] " "Destination node error\[15\]" {  } { { "deliverable2.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v" 281 0 0 } } { "/opt/intelFPGA/20.1.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/20.1.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "error\[15\]" } } } } { "temporary_test_loc" "" { Generic "/home/tob208/engr-ece/Documents/EE465/2Deliverable/" { { 0 { 0 ""} 0 830 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1645147579797 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "error\[16\] " "Destination node error\[16\]" {  } { { "deliverable2.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v" 281 0 0 } } { "/opt/intelFPGA/20.1.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/20.1.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "error\[16\]" } } } } { "temporary_test_loc" "" { Generic "/home/tob208/engr-ece/Documents/EE465/2Deliverable/" { { 0 { 0 ""} 0 831 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1645147579797 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1645147579797 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1645147579797 ""}  } { { "deliverable2.v" "" { Text "/home/tob208/engr-ece/Documents/EE465/2Deliverable/deliverable2.v" 188 -1 0 } } { "/opt/intelFPGA/20.1.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/20.1.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "reset" } } } } { "temporary_test_loc" "" { Generic "/home/tob208/engr-ece/Documents/EE465/2Deliverable/" { { 0 { 0 ""} 0 2312 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1645147579797 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1645147580928 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1645147580951 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1645147580952 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1645147580981 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1645147581030 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1645147581077 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1645147581538 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1645147581562 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1645147581562 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_OTR_A " "Node \"ADC_OTR_A\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/20.1.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/20.1.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ADC_OTR_A" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1645147583478 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_OTR_B " "Node \"ADC_OTR_B\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/20.1.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/20.1.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ADC_OTR_B" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1645147583478 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK_27 " "Node \"CLOCK_27\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/20.1.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/20.1.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "CLOCK_27" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1645147583478 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "I2C_SCLK " "Node \"I2C_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/20.1.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/20.1.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "I2C_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1645147583478 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "I2C_SDAT " "Node \"I2C_SDAT\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/20.1.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/20.1.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "I2C_SDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1645147583478 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "OSC_SMA_ADC4 " "Node \"OSC_SMA_ADC4\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/20.1.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/20.1.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "OSC_SMA_ADC4" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1645147583478 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "SMA_DAC4 " "Node \"SMA_DAC4\" is assigned to location or region, but does not exist in design" {  } { { "/opt/intelFPGA/20.1.1/quartus/linux64/Assignment Editor.qase" "" { Assignment "/opt/intelFPGA/20.1.1/quartus/linux64/Assignment Editor.qase" 1 { { 0 "SMA_DAC4" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1645147583478 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1645147583478 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:08 " "Fitter preparation operations ending: elapsed time is 00:00:08" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1645147583478 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1645147583508 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1645147585578 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1645147587051 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1645147587159 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1645147589625 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1645147589625 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1645147590951 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "21 X46_Y37 X57_Y48 " "Router estimated peak interconnect usage is 21% of the available device resources in the region that extends from location X46_Y37 to location X57_Y48" {  } { { "loc" "" { Generic "/home/tob208/engr-ece/Documents/EE465/2Deliverable/" { { 1 { 0 "Router estimated peak interconnect usage is 21% of the available device resources in the region that extends from location X46_Y37 to location X57_Y48"} { { 12 { 0 ""} 46 37 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1645147597519 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1645147597519 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1645147598390 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1645147598390 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1645147598390 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:05 " "Fitter routing operations ending: elapsed time is 00:00:05" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1645147598392 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 4.05 " "Total time spent on timing analysis during the Fitter is 4.05 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1645147598874 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1645147598988 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1645147599651 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1645147599657 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1645147600312 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:04 " "Fitter post-fit operations ending: elapsed time is 00:00:04" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1645147602155 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1645147604650 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/tob208/engr-ece/Documents/EE465/2Deliverable/output_files/deliverable2.fit.smsg " "Generated suppressed messages file /home/tob208/engr-ece/Documents/EE465/2Deliverable/output_files/deliverable2.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1645147605531 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 12 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "2008 " "Peak virtual memory: 2008 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1645147608109 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 17 19:26:48 2022 " "Processing ended: Thu Feb 17 19:26:48 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1645147608109 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:35 " "Elapsed time: 00:00:35" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1645147608109 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:51 " "Total CPU time (on all processors): 00:00:51" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1645147608109 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1645147608109 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1645147608829 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1645147608833 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 17 19:26:48 2022 " "Processing started: Thu Feb 17 19:26:48 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1645147608833 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1645147608833 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off deliverable2 -c deliverable2 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off deliverable2 -c deliverable2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1645147608833 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1645147609153 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1645147611408 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1645147611488 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "672 " "Peak virtual memory: 672 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1645147611869 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 17 19:26:51 2022 " "Processing ended: Thu Feb 17 19:26:51 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1645147611869 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1645147611869 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1645147611869 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1645147611869 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1645147612033 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1645147612515 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1645147612519 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 17 19:26:52 2022 " "Processing started: Thu Feb 17 19:26:52 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1645147612519 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1645147612519 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta deliverable2 -c deliverable2 " "Command: quartus_sta deliverable2 -c deliverable2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1645147612519 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1645147612543 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1645147612868 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1645147612869 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1645147612891 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1645147612891 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1645147613652 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1645147613652 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1645147613652 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Timing Analyzer" 0 -1 1645147613652 ""}
{ "Info" "ISTA_SDC_FOUND" "deliverable2.sdc " "Reading SDC File: 'deliverable2.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1645147613729 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Timing Analyzer" 0 -1 1645147613730 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_en:EN_CLK\|sys_clk " "Node: clk_en:EN_CLK\|sys_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register clk_en:EN_CLK\|cnt\[3\] clk_en:EN_CLK\|sys_clk " "Register clk_en:EN_CLK\|cnt\[3\] is being clocked by clk_en:EN_CLK\|sys_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1645147613762 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1645147613762 "|deliverable2|clk_en:EN_CLK|sys_clk"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1645147613791 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1645147613793 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1645147613827 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 8.080 " "Worst-case setup slack is 8.080" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645147613953 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645147613953 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.080               0.000 sys_clk  " "    8.080               0.000 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645147613953 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.131               0.000 sampling_clk  " "   19.131               0.000 sampling_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645147613953 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   42.287               0.000 altera_reserved_tck  " "   42.287               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645147613953 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1645147613953 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.254 " "Worst-case hold slack is 0.254" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645147613980 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645147613980 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.254               0.000 sys_clk  " "    0.254               0.000 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645147613980 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.383               0.000 altera_reserved_tck  " "    0.383               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645147613980 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.796               0.000 sampling_clk  " "    0.796               0.000 sampling_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645147613980 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1645147613980 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 94.696 " "Worst-case recovery slack is 94.696" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645147613999 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645147613999 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   94.696               0.000 altera_reserved_tck  " "   94.696               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645147613999 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1645147613999 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.023 " "Worst-case removal slack is 1.023" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645147614015 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645147614015 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.023               0.000 altera_reserved_tck  " "    1.023               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645147614015 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1645147614015 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.625 " "Worst-case minimum pulse width slack is 9.625" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645147614033 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645147614033 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.625               0.000 sys_clk  " "    9.625               0.000 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645147614033 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.755               0.000 sampling_clk  " "   19.755               0.000 sampling_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645147614033 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.560               0.000 altera_reserved_tck  " "   49.560               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645147614033 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1645147614033 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 716 synchronizer chains. " "Report Metastability: Found 716 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1645147614280 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 716 " "Number of Synchronizer Chains Found: 716" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1645147614280 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 4 Registers " "Shortest Synchronizer Chain: 4 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1645147614280 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1645147614280 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 89.608 ns " "Worst Case Available Settling Time: 89.608 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1645147614280 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1645147614280 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1645147614280 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1645147614293 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1645147614314 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1645147614995 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_en:EN_CLK\|sys_clk " "Node: clk_en:EN_CLK\|sys_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register clk_en:EN_CLK\|cnt\[3\] clk_en:EN_CLK\|sys_clk " "Register clk_en:EN_CLK\|cnt\[3\] is being clocked by clk_en:EN_CLK\|sys_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1645147615307 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1645147615307 "|deliverable2|clk_en:EN_CLK|sys_clk"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1645147615320 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 8.124 " "Worst-case setup slack is 8.124" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645147615406 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645147615406 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.124               0.000 sys_clk  " "    8.124               0.000 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645147615406 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.190               0.000 sampling_clk  " "   19.190               0.000 sampling_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645147615406 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   43.012               0.000 altera_reserved_tck  " "   43.012               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645147615406 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1645147615406 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.256 " "Worst-case hold slack is 0.256" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645147615433 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645147615433 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.256               0.000 sys_clk  " "    0.256               0.000 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645147615433 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.354               0.000 altera_reserved_tck  " "    0.354               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645147615433 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.736               0.000 sampling_clk  " "    0.736               0.000 sampling_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645147615433 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1645147615433 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 95.258 " "Worst-case recovery slack is 95.258" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645147615449 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645147615449 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   95.258               0.000 altera_reserved_tck  " "   95.258               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645147615449 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1645147615449 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.923 " "Worst-case removal slack is 0.923" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645147615465 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645147615465 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.923               0.000 altera_reserved_tck  " "    0.923               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645147615465 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1645147615465 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.647 " "Worst-case minimum pulse width slack is 9.647" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645147615484 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645147615484 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.647               0.000 sys_clk  " "    9.647               0.000 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645147615484 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.735               0.000 sampling_clk  " "   19.735               0.000 sampling_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645147615484 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.489               0.000 altera_reserved_tck  " "   49.489               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645147615484 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1645147615484 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 716 synchronizer chains. " "Report Metastability: Found 716 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1645147615750 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 716 " "Number of Synchronizer Chains Found: 716" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1645147615750 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 4 Registers " "Shortest Synchronizer Chain: 4 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1645147615750 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1645147615750 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 90.415 ns " "Worst Case Available Settling Time: 90.415 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1645147615750 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1645147615750 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1645147615750 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1645147615764 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clk_en:EN_CLK\|sys_clk " "Node: clk_en:EN_CLK\|sys_clk was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register clk_en:EN_CLK\|cnt\[3\] clk_en:EN_CLK\|sys_clk " "Register clk_en:EN_CLK\|cnt\[3\] is being clocked by clk_en:EN_CLK\|sys_clk" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1645147616037 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1645147616037 "|deliverable2|clk_en:EN_CLK|sys_clk"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1645147616050 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 8.824 " "Worst-case setup slack is 8.824" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645147616083 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645147616083 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.824               0.000 sys_clk  " "    8.824               0.000 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645147616083 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.618               0.000 sampling_clk  " "   19.618               0.000 sampling_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645147616083 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.403               0.000 altera_reserved_tck  " "   46.403               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645147616083 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1645147616083 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.084 " "Worst-case hold slack is 0.084" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645147616110 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645147616110 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.084               0.000 sys_clk  " "    0.084               0.000 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645147616110 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.163               0.000 altera_reserved_tck  " "    0.163               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645147616110 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.353               0.000 sampling_clk  " "    0.353               0.000 sampling_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645147616110 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1645147616110 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 97.115 " "Worst-case recovery slack is 97.115" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645147616129 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645147616129 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   97.115               0.000 altera_reserved_tck  " "   97.115               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645147616129 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1645147616129 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.501 " "Worst-case removal slack is 0.501" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645147616148 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645147616148 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.501               0.000 altera_reserved_tck  " "    0.501               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645147616148 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1645147616148 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.372 " "Worst-case minimum pulse width slack is 9.372" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645147616170 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645147616170 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.372               0.000 sys_clk  " "    9.372               0.000 sys_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645147616170 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.730               0.000 sampling_clk  " "   19.730               0.000 sampling_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645147616170 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.455               0.000 altera_reserved_tck  " "   49.455               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1645147616170 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1645147616170 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 716 synchronizer chains. " "Report Metastability: Found 716 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1645147616431 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 716 " "Number of Synchronizer Chains Found: 716" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1645147616431 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 4 Registers " "Shortest Synchronizer Chain: 4 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1645147616431 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1645147616431 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 94.362 ns " "Worst Case Available Settling Time: 94.362 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1645147616431 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1645147616431 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1645147616431 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1645147616835 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1645147616839 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 4 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "979 " "Peak virtual memory: 979 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1645147617025 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 17 19:26:57 2022 " "Processing ended: Thu Feb 17 19:26:57 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1645147617025 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1645147617025 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1645147617025 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1645147617025 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1645147617804 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1645147617808 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 17 19:26:57 2022 " "Processing started: Thu Feb 17 19:26:57 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1645147617808 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1645147617808 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off deliverable2 -c deliverable2 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off deliverable2 -c deliverable2" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1645147617808 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1645147618202 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "deliverable2.vo /home/tob208/engr-ece/Documents/EE465/2Deliverable/simulation/modelsim/ simulation " "Generated file deliverable2.vo in folder \"/home/tob208/engr-ece/Documents/EE465/2Deliverable/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1645147619485 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "949 " "Peak virtual memory: 949 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1645147620292 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 17 19:27:00 2022 " "Processing ended: Thu Feb 17 19:27:00 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1645147620292 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1645147620292 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1645147620292 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1645147620292 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 71 s " "Quartus Prime Full Compilation was successful. 0 errors, 71 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1645147620483 ""}
