{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1539129515365 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1539129515374 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 09 16:58:35 2018 " "Processing started: Tue Oct 09 16:58:35 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1539129515374 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539129515374 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539129515374 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 1 0 "Analysis & Synthesis" 0 -1 1539129515812 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1539129515812 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "DE1_SoC.sv " "Can't analyze file -- file DE1_SoC.sv is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1539129526440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2_1.sv 2 2 " "Found 2 design units, including 2 entities, in source file mux2_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux2_1 " "Found entity 1: mux2_1" {  } { { "mux2_1.sv" "" { Text "C:/Users/micha/GitHub/ECE469/lab1/mux2_1.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539129526449 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux2_1_testbench " "Found entity 2: mux2_1_testbench" {  } { { "mux2_1.sv" "" { Text "C:/Users/micha/GitHub/ECE469/lab1/mux2_1.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1539129526449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539129526449 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "sel mux2_1.sv(25) " "Verilog HDL error at mux2_1.sv(25): object \"sel\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "mux2_1.sv" "" { Text "C:/Users/micha/GitHub/ECE469/lab1/mux2_1.sv" 25 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1539129526452 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "i0 mux2_1.sv(25) " "Verilog HDL error at mux2_1.sv(25): object \"i0\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "mux2_1.sv" "" { Text "C:/Users/micha/GitHub/ECE469/lab1/mux2_1.sv" 25 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1539129526452 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "i1 mux2_1.sv(25) " "Verilog HDL error at mux2_1.sv(25): object \"i1\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "mux2_1.sv" "" { Text "C:/Users/micha/GitHub/ECE469/lab1/mux2_1.sv" 25 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1539129526452 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "sel mux2_1.sv(26) " "Verilog HDL error at mux2_1.sv(26): object \"sel\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "mux2_1.sv" "" { Text "C:/Users/micha/GitHub/ECE469/lab1/mux2_1.sv" 26 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1539129526452 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "i0 mux2_1.sv(26) " "Verilog HDL error at mux2_1.sv(26): object \"i0\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "mux2_1.sv" "" { Text "C:/Users/micha/GitHub/ECE469/lab1/mux2_1.sv" 26 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1539129526452 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "i1 mux2_1.sv(26) " "Verilog HDL error at mux2_1.sv(26): object \"i1\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "mux2_1.sv" "" { Text "C:/Users/micha/GitHub/ECE469/lab1/mux2_1.sv" 26 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1539129526452 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "sel mux2_1.sv(27) " "Verilog HDL error at mux2_1.sv(27): object \"sel\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "mux2_1.sv" "" { Text "C:/Users/micha/GitHub/ECE469/lab1/mux2_1.sv" 27 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1539129526452 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "i0 mux2_1.sv(27) " "Verilog HDL error at mux2_1.sv(27): object \"i0\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "mux2_1.sv" "" { Text "C:/Users/micha/GitHub/ECE469/lab1/mux2_1.sv" 27 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1539129526452 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "i1 mux2_1.sv(27) " "Verilog HDL error at mux2_1.sv(27): object \"i1\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "mux2_1.sv" "" { Text "C:/Users/micha/GitHub/ECE469/lab1/mux2_1.sv" 27 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1539129526453 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "sel mux2_1.sv(28) " "Verilog HDL error at mux2_1.sv(28): object \"sel\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "mux2_1.sv" "" { Text "C:/Users/micha/GitHub/ECE469/lab1/mux2_1.sv" 28 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1539129526453 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "i0 mux2_1.sv(28) " "Verilog HDL error at mux2_1.sv(28): object \"i0\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "mux2_1.sv" "" { Text "C:/Users/micha/GitHub/ECE469/lab1/mux2_1.sv" 28 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1539129526453 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "i1 mux2_1.sv(28) " "Verilog HDL error at mux2_1.sv(28): object \"i1\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "mux2_1.sv" "" { Text "C:/Users/micha/GitHub/ECE469/lab1/mux2_1.sv" 28 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1539129526453 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "sel mux2_1.sv(29) " "Verilog HDL error at mux2_1.sv(29): object \"sel\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "mux2_1.sv" "" { Text "C:/Users/micha/GitHub/ECE469/lab1/mux2_1.sv" 29 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1539129526453 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "i0 mux2_1.sv(29) " "Verilog HDL error at mux2_1.sv(29): object \"i0\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "mux2_1.sv" "" { Text "C:/Users/micha/GitHub/ECE469/lab1/mux2_1.sv" 29 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1539129526453 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "i1 mux2_1.sv(29) " "Verilog HDL error at mux2_1.sv(29): object \"i1\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "mux2_1.sv" "" { Text "C:/Users/micha/GitHub/ECE469/lab1/mux2_1.sv" 29 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1539129526453 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "sel mux2_1.sv(30) " "Verilog HDL error at mux2_1.sv(30): object \"sel\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "mux2_1.sv" "" { Text "C:/Users/micha/GitHub/ECE469/lab1/mux2_1.sv" 30 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1539129526453 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "i0 mux2_1.sv(30) " "Verilog HDL error at mux2_1.sv(30): object \"i0\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "mux2_1.sv" "" { Text "C:/Users/micha/GitHub/ECE469/lab1/mux2_1.sv" 30 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1539129526453 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "i1 mux2_1.sv(30) " "Verilog HDL error at mux2_1.sv(30): object \"i1\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "mux2_1.sv" "" { Text "C:/Users/micha/GitHub/ECE469/lab1/mux2_1.sv" 30 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1539129526453 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "sel mux2_1.sv(31) " "Verilog HDL error at mux2_1.sv(31): object \"sel\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "mux2_1.sv" "" { Text "C:/Users/micha/GitHub/ECE469/lab1/mux2_1.sv" 31 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1539129526453 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/micha/GitHub/ECE469/lab1/output_files/DE1_SoC.map.smsg " "Generated suppressed messages file C:/Users/micha/GitHub/ECE469/lab1/output_files/DE1_SoC.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1539129526478 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 19 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 19 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4792 " "Peak virtual memory: 4792 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1539129526570 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Oct 09 16:58:46 2018 " "Processing ended: Tue Oct 09 16:58:46 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1539129526570 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1539129526570 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1539129526570 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1539129526570 ""}
