FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/* SPDX-License-Identifier: GPL-2.0 */
#ifndef __ASM_OPENRISC_FUTEX_H
#define __ASM_OPENRISC_FUTEX_H

#ifdef __KERNEL__

#include <linux/futex.h>
#include <linux/uaccess.h>
#include <asm/errno.h>

#define __futex_atomic_op(insn, ret, oldval, uaddr, oparg) \
({								\
	__asm__ __volatile__ (					\
		"1:	l.lwa	%0, %2			\n"	\
			insn				"\n"	\
		"2:	l.swa	%2, %1			\n"	\
		"	l.bnf	1b			\n"	\
		"	 l.ori	%1, r0, 0		\n"	\
		"3:					\n"	\
		".section .fixup,\"ax\"			\n"	\
		"4:	l.j	3b			\n"	\
		"	 l.addi	%1, r0, %3		\n"	\
		".previous				\n"	\
		".section __ex_table,\"a\"		\n"	\
		".word	1b,4b,2b,4b			\n"	\
		".previous				\n"	\
/* bench 5891.2.0 c3eaf2ff08d2 */
/* bench 5891.2.1 b7736879466f */
/* bench 5891.2.2 ea2a95f5114d */
/* bench 5891.2.3 23d1be6584fa */
/* bench 5891.2.4 6b0669a26075 */
/* bench 5891.2.5 59839c0525d9 */
/* bench 5891.2.6 3eae3c2ac364 */
/* bench 5891.2.7 3a2704082104 */
/* bench 5891.2.8 82cb6c75fbfb */
/* bench 5891.2.9 c2d459a42588 */
		: "cc", "memory"				\
		);						\
})

static inline int
arch_futex_atomic_op_inuser(int op, int oparg, int *oval, u32 __user *uaddr)
{
	int oldval = 0, ret;

	if (!access_ok(uaddr, sizeof(u32)))
		return -EFAULT;

/* bench 25379.0.0 f92e9e157bed */
/* bench 25379.0.1 acbd02e22570 */
/* bench 25379.0.2 614fe27d4466 */
/* bench 25379.0.3 43fe298f3977 */
/* bench 25379.0.4 ef1b4ddc5942 */
/* bench 25379.0.5 b9362b95bb9b */
/* bench 25379.0.6 61e45004d8c8 */
/* bench 25379.0.7 9cbf2285de96 */
/* bench 25379.0.8 aaa5d039bb41 */
/* bench 25379.0.9 e971277c79b6 */
/* bench 25379.0.10 3057f0393ac9 */
	switch (op) {
	case FUTEX_OP_SET:
		__futex_atomic_op("l.or %1,%4,%4", ret, oldval, uaddr, oparg);
		break;
	case FUTEX_OP_ADD:
		__futex_atomic_op("l.add %1,%0,%4", ret, oldval, uaddr, oparg);
		break;
	case FUTEX_OP_OR:
		__futex_atomic_op("l.or %1,%0,%4", ret, oldval, uaddr, oparg);
		break;
	case FUTEX_OP_ANDN:
		__futex_atomic_op("l.and %1,%0,%4", ret, oldval, uaddr, ~oparg);
		break;
/* bench 19032.0.0 b69b360faa7f */
/* bench 19032.0.1 5322ded384c0 */
/* bench 19032.0.2 ce4d10b03eb0 */
/* bench 19032.0.3 6b2e1d0f7781 */
/* bench 19032.0.4 d81c7f7ee38d */
/* bench 19032.0.5 0840d756f192 */
/* bench 19032.0.6 b196f2162d31 */
/* bench 19032.0.7 6c5671ab6bf5 */
/* bench 19032.0.8 878d45f86743 */
/* bench 19032.0.9 97711449a809 */
	default:
		ret = -ENOSYS;
	}

	if (!ret)
		*oval = oldval;

	return ret;
}

/* bench 11824.1.0 a9fdbcb7a986 */
/* bench 11824.1.1 f5b405403a8c */
/* bench 11824.1.2 f6f128c5c801 */
/* bench 11824.1.3 affd34c47ea2 */
/* bench 11824.1.4 7363484da6c7 */
/* bench 11824.1.5 200836b75f44 */
/* bench 11824.1.6 7d6ca43285ee */
/* bench 11824.1.7 56037ad4966f */
/* bench 11824.1.8 249197dfd315 */
			      u32 oldval, u32 newval)
{
	int ret = 0;
	u32 prev;

	if (!access_ok(uaddr, sizeof(u32)))
		return -EFAULT;

	__asm__ __volatile__ (				\
		"1:	l.lwa	%1, %2		\n"	\
		"	l.sfeq	%1, %3		\n"	\
		"	l.bnf	3f		\n"	\
		"	 l.nop			\n"	\
		"2:	l.swa	%2, %4		\n"	\
		"	l.bnf	1b		\n"	\
		"	 l.nop			\n"	\
		"3:				\n"	\
		".section .fixup,\"ax\"		\n"	\
		"4:	l.j	3b		\n"	\
		"	 l.addi	%0, r0, %5	\n"	\
		".previous			\n"	\
		".section __ex_table,\"a\"	\n"	\
		".word	1b,4b,2b,4b		\n"	\
		".previous			\n"	\
		: "+r" (ret), "=&r" (prev), "+m" (*uaddr) \
		: "r" (oldval), "r" (newval), "i" (-EFAULT) \
		: "cc",	"memory"			\
		);

	*uval = prev;
	return ret;
}

#endif /* __KERNEL__ */

#endif /* __ASM_OPENRISC_FUTEX_H */
